
---------- Begin Simulation Statistics ----------
final_tick                               2541833214500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 217987                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741760                       # Number of bytes of host memory used
host_op_rate                                   217985                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    19.24                       # Real time elapsed on the host
host_tick_rate                              614540062                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4193894                       # Number of instructions simulated
sim_ops                                       4193894                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011823                       # Number of seconds simulated
sim_ticks                                 11823369500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             44.680426                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  378382                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               846863                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2413                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             75370                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            803228                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              52582                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          278509                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           225927                       # Number of indirect misses.
system.cpu.branchPred.lookups                  975404                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   64022                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26597                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4193894                       # Number of instructions committed
system.cpu.committedOps                       4193894                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.635176                       # CPI: cycles per instruction
system.cpu.discardedOps                        189261                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   607073                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1451064                       # DTB hits
system.cpu.dtb.data_misses                       7671                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   405597                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       848626                       # DTB read hits
system.cpu.dtb.read_misses                       6883                       # DTB read misses
system.cpu.dtb.write_accesses                  201476                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      602438                       # DTB write hits
system.cpu.dtb.write_misses                       788                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18020                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3372216                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1027430                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           658767                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16737687                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.177457                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  955042                       # ITB accesses
system.cpu.itb.fetch_acv                          541                       # ITB acv
system.cpu.itb.fetch_hits                      948261                       # ITB hits
system.cpu.itb.fetch_misses                      6781                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.51%      9.51% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.92% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4175     69.15%     79.07% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     79.86% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     79.93% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     79.98% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.84%     94.82% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.89%     98.71% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.29%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6038                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14381                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2412     47.41%     47.41% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.50% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.24%     47.74% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2659     52.26%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5088                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2399     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2399     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4815                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10915695000     92.29%     92.29% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9152000      0.08%     92.37% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17627000      0.15%     92.52% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               885249000      7.48%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11827723000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994610                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.902219                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946344                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 870                      
system.cpu.kern.mode_good::user                   870                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 870                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591837                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743590                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7990836000     67.56%     67.56% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3836887000     32.44%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23633332                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85412      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2540209     60.57%     62.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3673      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 838896     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592374     14.12%     97.06% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104675      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4193894                       # Class of committed instruction
system.cpu.quiesceCycles                        13407                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6895645                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          440                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155582                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        312768                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541833214500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541833214500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22808458                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22808458                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22808458                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22808458                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116966.451282                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116966.451282                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116966.451282                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116966.451282                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13044493                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13044493                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13044493                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13044493                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66894.835897                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66894.835897                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66894.835897                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66894.835897                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22458961                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22458961                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116973.755208                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116973.755208                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12844996                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12844996                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66901.020833                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66901.020833                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541833214500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.276514                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539410922000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.276514                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204782                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204782                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541833214500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128104                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34836                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86577                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34147                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29002                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29002                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87167                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40831                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       260848                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       260848                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208476                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       208894                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 470116                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11115584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11115584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6687232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6687665                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17814513                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               66                       # Total snoops (count)
system.membus.snoopTraffic                       4224                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157415                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002808                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052915                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  156973     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     442      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157415                       # Request fanout histogram
system.membus.reqLayer0.occupancy              353000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           820736038                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375675000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541833214500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          462248000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541833214500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541833214500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541833214500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541833214500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541833214500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541833214500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541833214500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541833214500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541833214500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541833214500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541833214500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541833214500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541833214500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541833214500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541833214500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541833214500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541833214500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541833214500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541833214500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541833214500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541833214500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541833214500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541833214500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541833214500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541833214500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541833214500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541833214500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541833214500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5574656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4468992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10043648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5574656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5574656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2229504                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2229504                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87104                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69828                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156932                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34836                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34836                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         471494695                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         377979560                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             849474255                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    471494695                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        471494695                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188567565                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188567565                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188567565                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        471494695                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        377979560                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1038041820                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    119023.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77334.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69324.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000124364750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7319                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7319                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              406797                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111776                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156932                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121193                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156932                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121193                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10274                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2170                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6738                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9919                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8487                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10642                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11961                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13498                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5510                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6789                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9886                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6852                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10599                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7939                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8020                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5434                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9921                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5669                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.71                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2002435500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  733290000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4752273000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13653.78                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32403.78                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103857                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80240                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.82                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.42                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156932                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121193                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134211                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12135                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     312                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81545                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.461291                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.399336                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.587122                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34366     42.14%     42.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24460     30.00%     72.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10017     12.28%     84.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4578      5.61%     90.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2327      2.85%     92.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1522      1.87%     94.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          934      1.15%     95.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          546      0.67%     96.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2795      3.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81545                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7319                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.036480                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.430183                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.705772                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1286     17.57%     17.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5556     75.91%     93.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           285      3.89%     97.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            89      1.22%     98.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            42      0.57%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            21      0.29%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           12      0.16%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           10      0.14%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            9      0.12%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      0.07%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7319                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7319                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.258369                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.241434                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.776854                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6496     88.76%     88.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               97      1.33%     90.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              471      6.44%     96.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              176      2.40%     98.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               73      1.00%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7319                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9386112                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  657536                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7615680                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10043648                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7756352                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       793.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       644.12                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    849.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    656.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11823364500                       # Total gap between requests
system.mem_ctrls.avgGap                      42510.97                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4949376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4436736                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7615680                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 418609601.941307842731                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 375251403.586769402027                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 644120950.461710572243                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87104                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69828                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121193                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2514025000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2238248000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 290298410000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28862.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32053.73                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2395339.75                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            314602680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            167196315                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           559276200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          308700360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     933023520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5170887240                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        185742720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7639429035                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        646.129602                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    430732750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    394680000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10997956750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            267707160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            142266960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           487861920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          312453540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     933023520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5107406910                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        239199840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7489919850                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.484376                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    569883500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    394680000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10858806000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541833214500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              999458                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              140500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11816169500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541833214500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1629274                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1629274                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1629274                       # number of overall hits
system.cpu.icache.overall_hits::total         1629274                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87168                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87168                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87168                       # number of overall misses
system.cpu.icache.overall_misses::total         87168                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5366999000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5366999000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5366999000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5366999000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1716442                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1716442                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1716442                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1716442                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050784                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050784                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050784                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050784                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61570.748440                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61570.748440                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61570.748440                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61570.748440                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86577                       # number of writebacks
system.cpu.icache.writebacks::total             86577                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87168                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87168                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87168                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87168                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5279832000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5279832000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5279832000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5279832000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050784                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050784                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050784                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050784                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60570.759912                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60570.759912                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60570.759912                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60570.759912                       # average overall mshr miss latency
system.cpu.icache.replacements                  86577                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1629274                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1629274                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87168                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87168                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5366999000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5366999000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1716442                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1716442                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050784                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050784                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61570.748440                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61570.748440                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87168                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87168                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5279832000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5279832000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050784                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050784                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60570.759912                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60570.759912                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541833214500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.804380                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1652646                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86655                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.071560                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.804380                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995712                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995712                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          386                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3520051                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3520051                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541833214500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1311901                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1311901                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1311901                       # number of overall hits
system.cpu.dcache.overall_hits::total         1311901                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105636                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105636                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105636                       # number of overall misses
system.cpu.dcache.overall_misses::total        105636                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6769420500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6769420500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6769420500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6769420500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1417537                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1417537                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1417537                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1417537                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074521                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074521                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074521                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074521                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64082.514484                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64082.514484                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64082.514484                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64082.514484                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34660                       # number of writebacks
system.cpu.dcache.writebacks::total             34660                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36685                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36685                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36685                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36685                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68951                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68951                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68951                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68951                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4386253500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4386253500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4386253500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4386253500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21606000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21606000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048641                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048641                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048641                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048641                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63614.066511                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63614.066511                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63614.066511                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63614.066511                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104376.811594                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104376.811594                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68804                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       781239                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          781239                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49149                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49149                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3292821500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3292821500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       830388                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       830388                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059188                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059188                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66996.714074                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66996.714074                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9214                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9214                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        39935                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39935                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2665391000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2665391000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21606000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21606000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048092                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048092                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66743.232753                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66743.232753                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200055.555556                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200055.555556                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530662                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530662                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56487                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56487                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3476599000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3476599000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587149                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587149                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096206                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096206                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61546.886894                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61546.886894                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27471                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27471                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29016                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29016                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1720862500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1720862500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049418                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049418                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59307.364902                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59307.364902                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10285                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10285                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          895                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          895                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     62400000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     62400000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080054                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080054                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 69720.670391                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 69720.670391                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          895                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          895                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     61505000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     61505000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080054                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080054                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 68720.670391                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 68720.670391                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11113                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11113                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11113                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11113                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541833214500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.450221                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1378567                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68804                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.036146                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.450221                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978955                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978955                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          725                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          251                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2949488                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2949488                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2548428671500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 997073                       # Simulator instruction rate (inst/s)
host_mem_usage                                 745856                       # Number of bytes of host memory used
host_op_rate                                   997056                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     6.23                       # Real time elapsed on the host
host_tick_rate                              695956834                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6212882                       # Number of instructions simulated
sim_ops                                       6212882                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004337                       # Number of seconds simulated
sim_ticks                                  4336678000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             34.061076                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  100316                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               294518                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                858                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24439                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            270189                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              19432                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          132741                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           113309                       # Number of indirect misses.
system.cpu.branchPred.lookups                  337791                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   27051                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        10820                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1276594                       # Number of instructions committed
system.cpu.committedOps                       1276594                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.733633                       # CPI: cycles per instruction
system.cpu.discardedOps                         62143                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                    57013                       # DTB accesses
system.cpu.dtb.data_acv                            31                       # DTB access violations
system.cpu.dtb.data_hits                       415259                       # DTB hits
system.cpu.dtb.data_misses                       1523                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                    36575                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                       249184                       # DTB read hits
system.cpu.dtb.read_misses                       1267                       # DTB read misses
system.cpu.dtb.write_accesses                   20438                       # DTB write accesses
system.cpu.dtb.write_acv                           18                       # DTB write access violations
system.cpu.dtb.write_hits                      166075                       # DTB write hits
system.cpu.dtb.write_misses                       256                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                 690                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1024570                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            293234                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           181349                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         6477520                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.148508                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  161156                       # ITB accesses
system.cpu.itb.fetch_acv                          110                       # ITB acv
system.cpu.itb.fetch_hits                      159770                       # ITB hits
system.cpu.itb.fetch_misses                      1386                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   163      4.34%      4.34% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.21%      4.55% # number of callpals executed
system.cpu.kern.callpal::swpipl                  2990     79.63%     84.18% # number of callpals executed
system.cpu.kern.callpal::rdps                     104      2.77%     86.95% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.03%     86.98% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.03%     87.00% # number of callpals executed
system.cpu.kern.callpal::rti                      231      6.15%     93.16% # number of callpals executed
system.cpu.kern.callpal::callsys                   45      1.20%     94.35% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.11%     94.46% # number of callpals executed
system.cpu.kern.callpal::rdunique                 207      5.51%     99.97% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.03%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   3755                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       5457                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       51                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1323     40.73%     40.73% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      23      0.71%     41.44% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       4      0.12%     41.56% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    1898     58.44%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3248                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1322     49.49%     49.49% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       23      0.86%     50.36% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        4      0.15%     50.51% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1322     49.49%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  2671                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               2866824000     66.06%     66.06% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                39897500      0.92%     66.98% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 4901000      0.11%     67.10% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              1427842500     32.90%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           4339465000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999244                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.696523                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.822352                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 207                      
system.cpu.kern.mode_good::user                   207                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               394                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 207                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.525381                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.688852                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         3819202500     88.01%     88.01% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            520262500     11.99%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      163                       # number of times the context was actually changed
system.cpu.numCycles                          8596115                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        51                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               21455      1.68%      1.68% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  803396     62.93%     64.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2340      0.18%     64.80% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.80% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                   501      0.04%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    11      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    2      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     9      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::MemRead                 251091     19.67%     84.51% # Class of committed instruction
system.cpu.op_class_0::MemWrite                165479     12.96%     97.47% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               857      0.07%     97.54% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              862      0.07%     97.60% # Class of committed instruction
system.cpu.op_class_0::IprAccess                30591      2.40%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1276594                       # Class of committed instruction
system.cpu.quiesceCycles                        77241                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         2118595                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1191936                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 143                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        148                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          119                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        75072                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        150083                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED   6595457000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   6595457000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        18665                       # number of demand (read+write) misses
system.iocache.demand_misses::total             18665                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        18665                       # number of overall misses
system.iocache.overall_misses::total            18665                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2198629127                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2198629127                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2198629127                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2198629127                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        18665                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           18665                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        18665                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          18665                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117794.220573                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117794.220573                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117794.220573                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117794.220573                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs            12                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    3                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs            4                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          18624                       # number of writebacks
system.iocache.writebacks::total                18624                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        18665                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        18665                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        18665                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        18665                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1264294215                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1264294215                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1264294215                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1264294215                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67736.095098                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67736.095098                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67736.095098                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67736.095098                       # average overall mshr miss latency
system.iocache.replacements                     18665                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           41                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               41                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4727482                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4727482                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           41                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             41                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115304.439024                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115304.439024                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           41                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2677482                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2677482                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65304.439024                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65304.439024                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        18624                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        18624                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2193901645                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2193901645                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        18624                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        18624                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117799.701729                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117799.701729                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        18624                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        18624                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1261616733                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1261616733                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67741.448293                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67741.448293                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   6595457000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  18665                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                18665                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               167985                       # Number of tag accesses
system.iocache.tags.data_accesses              167985                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   6595457000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 469                       # Transaction distribution
system.membus.trans_dist::ReadResp              50401                       # Transaction distribution
system.membus.trans_dist::WriteReq                420                       # Transaction distribution
system.membus.trans_dist::WriteResp               420                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        27364                       # Transaction distribution
system.membus.trans_dist::WritebackClean        41547                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6097                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                5                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6453                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6453                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          41548                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8384                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         18624                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        37330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        37330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       124643                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       124643                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         1778                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        44391                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        46169                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 208142                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1191936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1191936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      5318080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      5318080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         1479                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      1506176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      1507655                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8017671                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               43                       # Total snoops (count)
system.membus.snoopTraffic                       2752                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             75903                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001502                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.038726                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   75789     99.85%     99.85% # Request fanout histogram
system.membus.snoop_fanout::1                     114      0.15%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               75903                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1495000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           432350852                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization              10.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             221983                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           81320000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.9                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   6595457000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          220773750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.1                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED   6595457000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED   6595457000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED   6595457000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED   6595457000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED   6595457000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED   6595457000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED   6595457000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED   6595457000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED   6595457000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED   6595457000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED   6595457000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED   6595457000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED   6595457000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED   6595457000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED   6595457000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED   6595457000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED   6595457000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED   6595457000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED   6595457000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED   6595457000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED   6595457000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED   6595457000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED   6595457000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED   6595457000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED   6595457000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED   6595457000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED   6595457000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   6595457000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        2659072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         946816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3605888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      2659072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2659072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1751296                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1751296                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           41548                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           14794                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               56342                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        27364                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              27364                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         613158736                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         218327485                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             831486221                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    613158736                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        613158736                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      403833533                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            403833533                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      403833533                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        613158736                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        218327485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1235319754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     68074.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     38711.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     14748.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000094180500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4183                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4183                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              153659                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              64358                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       56342                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      68871                       # Number of write requests accepted
system.mem_ctrls.readBursts                     56342                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    68871                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2883                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   797                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3034                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               945                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3393                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2905                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2434                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2498                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3788                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4759                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3738                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4031                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5434                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3503                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4853                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3226                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3574                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.36                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    849633500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  267295000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1851989750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15893.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34643.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        61                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    38041                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   48216                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.16                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.83                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 56342                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                68871                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   48384                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4941                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    242                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        35272                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    220.521660                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   145.841998                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   241.193979                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        14292     40.52%     40.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10663     30.23%     70.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4500     12.76%     83.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1910      5.42%     88.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1041      2.95%     91.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          579      1.64%     93.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          350      0.99%     94.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          263      0.75%     95.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1674      4.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        35272                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4183                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      12.779106                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean      7.764912                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.329333                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3            1172     28.02%     28.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              37      0.88%     28.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11             94      2.25%     31.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15           459     10.97%     42.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19          1971     47.12%     89.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           288      6.89%     96.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27            75      1.79%     97.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            31      0.74%     98.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            23      0.55%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            13      0.31%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43             7      0.17%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             4      0.10%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             2      0.05%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             1      0.02%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             3      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-67             1      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::76-79             1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::84-87             1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4183                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4183                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.272771                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.254126                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.831553                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3602     86.11%     86.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              245      5.86%     91.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              224      5.36%     97.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               65      1.55%     98.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               21      0.50%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                6      0.14%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                9      0.22%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                6      0.14%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.07%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4183                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                3421376                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  184512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4356416                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3605888                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4407744                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       788.94                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1004.55                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    831.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1016.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.85                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    4336678000                       # Total gap between requests
system.mem_ctrls.avgGap                      34634.41                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      2477504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       943872                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4356416                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 571290743.744405269623                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 217648624.131189823151                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1004551410.088551640511                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        41548                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        14794                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        68871                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   1322919250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    529070500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 110068821250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31840.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35762.51                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1598188.23                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.97                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            147705180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             78488190                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           219105180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          188207100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     342354480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1876115100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         87062880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         2939038110                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        677.716471                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    209543750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    144820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   3986649000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            104436780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             55490490                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           163006200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          167447160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     342354480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1856062500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        103833600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         2792631210                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        643.956321                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    253514000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    144820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3942377500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   6595457000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  510                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 510                       # Transaction distribution
system.iobus.trans_dist::WriteReq               19044                       # Transaction distribution
system.iobus.trans_dist::WriteResp              19044                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          816                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1778                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        37330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        37330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   39108                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          488                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          459                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1479                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1192264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1192264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1193743                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               108500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                17500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            18706000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.4                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1358000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            97334127                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               2.2                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              800000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              522000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               47000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 102                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            51                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    285657.137142                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           51    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              51                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6554657000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     40800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   6595457000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       463280                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           463280                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       463280                       # number of overall hits
system.cpu.icache.overall_hits::total          463280                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        41548                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          41548                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        41548                       # number of overall misses
system.cpu.icache.overall_misses::total         41548                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   2712997000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2712997000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   2712997000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2712997000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       504828                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       504828                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       504828                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       504828                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.082301                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.082301                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.082301                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.082301                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65297.896409                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65297.896409                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65297.896409                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65297.896409                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        41547                       # number of writebacks
system.cpu.icache.writebacks::total             41547                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        41548                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        41548                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        41548                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        41548                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   2671449000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2671449000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   2671449000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2671449000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.082301                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.082301                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.082301                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.082301                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64297.896409                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64297.896409                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64297.896409                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64297.896409                       # average overall mshr miss latency
system.cpu.icache.replacements                  41547                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       463280                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          463280                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        41548                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         41548                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2712997000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2712997000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       504828                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       504828                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.082301                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.082301                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65297.896409                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65297.896409                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        41548                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        41548                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   2671449000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2671449000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.082301                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.082301                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64297.896409                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64297.896409                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   6595457000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.997372                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              525532                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             41547                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             12.649096                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.997372                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          114                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          270                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          128                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1051204                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1051204                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   6595457000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       380041                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           380041                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       380041                       # number of overall hits
system.cpu.dcache.overall_hits::total          380041                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        21753                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          21753                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        21753                       # number of overall misses
system.cpu.dcache.overall_misses::total         21753                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1446863500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1446863500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1446863500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1446863500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       401794                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       401794                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       401794                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       401794                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.054140                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.054140                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.054140                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.054140                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66513.285524                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66513.285524                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66513.285524                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66513.285524                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         8740                       # number of writebacks
system.cpu.dcache.writebacks::total              8740                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         7258                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         7258                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         7258                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         7258                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        14495                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        14495                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        14495                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        14495                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          889                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          889                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    977281000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    977281000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    977281000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    977281000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     91291000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     91291000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.036076                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.036076                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.036076                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.036076                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67421.938600                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67421.938600                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67421.938600                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67421.938600                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 102689.538808                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 102689.538808                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  14796                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       232746                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          232746                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         9442                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          9442                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    681318000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    681318000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       242188                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       242188                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.038986                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.038986                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72158.229189                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72158.229189                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1404                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1404                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         8038                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8038                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          469                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          469                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    585269000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    585269000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     91291000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     91291000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.033189                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.033189                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72812.764369                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72812.764369                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 194650.319829                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 194650.319829                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       147295                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         147295                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        12311                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        12311                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    765545500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    765545500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       159606                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       159606                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.077134                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.077134                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62183.859963                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62183.859963                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         5854                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         5854                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         6457                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         6457                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          420                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          420                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    392012000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    392012000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.040456                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.040456                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60711.166176                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60711.166176                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         5008                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         5008                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          306                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          306                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     23607000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     23607000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         5314                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         5314                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.057584                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.057584                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 77147.058824                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 77147.058824                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          306                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          306                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     23301000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     23301000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.057584                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.057584                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 76147.058824                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76147.058824                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         5195                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         5195                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         5195                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         5195                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   6595457000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              357013                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             14796                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             24.129021                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          288                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          622                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           89                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            839402                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           839402                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2856471546000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 265023                       # Simulator instruction rate (inst/s)
host_mem_usage                                 745856                       # Number of bytes of host memory used
host_op_rate                                   265023                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1768.95                       # Real time elapsed on the host
host_tick_rate                              174138845                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   468812446                       # Number of instructions simulated
sim_ops                                     468812446                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.308043                       # Number of seconds simulated
sim_ticks                                308042874500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             18.993125                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                27152122                       # Number of BTB hits
system.cpu.branchPred.BTBLookups            142957634                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2112                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           1786142                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted         145095748                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits           10489954                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        83999509                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         73509555                       # Number of indirect misses.
system.cpu.branchPred.lookups               156875219                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 5238985                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       234752                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   462599564                       # Number of instructions committed
system.cpu.committedOps                     462599564                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.331253                       # CPI: cycles per instruction
system.cpu.discardedOps                      20605562                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                161598754                       # DTB accesses
system.cpu.dtb.data_acv                             7                       # DTB access violations
system.cpu.dtb.data_hits                    164292580                       # DTB hits
system.cpu.dtb.data_misses                       2117                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                107129162                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                    108604778                       # DTB read hits
system.cpu.dtb.read_misses                        762                       # DTB read misses
system.cpu.dtb.write_accesses                54469592                       # DTB write accesses
system.cpu.dtb.write_acv                            7                       # DTB write access violations
system.cpu.dtb.write_hits                    55687802                       # DTB write hits
system.cpu.dtb.write_misses                      1355                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                1645                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          265852790                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         120207535                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         61029280                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        72185673                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.751172                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               136712107                       # ITB accesses
system.cpu.itb.fetch_acv                          116                       # ITB acv
system.cpu.itb.fetch_hits                   136711822                       # ITB hits
system.cpu.itb.fetch_misses                       285                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                    23      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::tbi                        1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpipl                 13502      0.26%      0.26% # number of callpals executed
system.cpu.kern.callpal::rdps                     897      0.02%      0.28% # number of callpals executed
system.cpu.kern.callpal::rti                     2062      0.04%      0.32% # number of callpals executed
system.cpu.kern.callpal::callsys                 1047      0.02%      0.34% # number of callpals executed
system.cpu.kern.callpal::rdunique             5132654     99.66%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                5150186                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    5152398                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      165                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     5695     35.74%     35.74% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      55      0.35%     36.08% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     316      1.98%     38.07% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    9869     61.93%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                15935                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      5694     48.42%     48.42% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       55      0.47%     48.89% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      316      2.69%     51.58% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     5694     48.42%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 11759                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             300638977500     97.60%     97.60% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               105066000      0.03%     97.64% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               331607500      0.11%     97.74% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              6952618000      2.26%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         308028269000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999824                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.576958                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.737935                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1991                      
system.cpu.kern.mode_good::user                  1991                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              2085                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1991                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.954916                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.976938                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        29275563500      9.50%      9.50% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         278752705500     90.50%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                       23                       # number of times the context was actually changed
system.cpu.numCycles                        615837064                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       165                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            21255442      4.59%      4.59% # Class of committed instruction
system.cpu.op_class_0::IntAlu               257798168     55.73%     60.32% # Class of committed instruction
system.cpu.op_class_0::IntMult                  12950      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  1270      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     6      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     2      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::MemRead              122605735     26.50%     86.83% # Class of committed instruction
system.cpu.op_class_0::MemWrite              55688694     12.04%     98.87% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               468      0.00%     98.87% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              454      0.00%     98.87% # Class of committed instruction
system.cpu.op_class_0::IprAccess              5236375      1.13%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                462599564                       # Class of committed instruction
system.cpu.quiesceCycles                       248685                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       543651391                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  4526080                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 551                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        554                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          142                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       670198                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1340168                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 308042874500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 308042874500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        70873                       # number of demand (read+write) misses
system.iocache.demand_misses::total             70873                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        70873                       # number of overall misses
system.iocache.overall_misses::total            70873                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   8344334030                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   8344334030                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   8344334030                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   8344334030                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        70873                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           70873                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        70873                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          70873                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117736.430375                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117736.430375                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117736.430375                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117736.430375                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs            80                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    6                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    13.333333                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          70720                       # number of writebacks
system.iocache.writebacks::total                70720                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        70873                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        70873                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        70873                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        70873                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   4796662937                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   4796662937                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   4796662937                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   4796662937                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67679.693776                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67679.693776                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67679.693776                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67679.693776                       # average overall mshr miss latency
system.iocache.replacements                     70873                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          153                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              153                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     19036445                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     19036445                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          153                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            153                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 124421.209150                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 124421.209150                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          153                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          153                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     11386445                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     11386445                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 74421.209150                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 74421.209150                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        70720                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        70720                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   8325297585                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   8325297585                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        70720                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        70720                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117721.968114                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117721.968114                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        70720                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        70720                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   4785276492                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   4785276492                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67665.108767                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67665.108767                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 308042874500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  70889                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                70889                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               637857                       # Number of tag accesses
system.iocache.tags.data_accesses              637857                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 308042874500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 569                       # Transaction distribution
system.membus.trans_dist::ReadResp             487788                       # Transaction distribution
system.membus.trans_dist::WriteReq               1270                       # Transaction distribution
system.membus.trans_dist::WriteResp              1270                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       324769                       # Transaction distribution
system.membus.trans_dist::WritebackClean       221304                       # Transaction distribution
system.membus.trans_dist::CleanEvict           123897                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               18                       # Transaction distribution
system.membus.trans_dist::ReadExReq            112031                       # Transaction distribution
system.membus.trans_dist::ReadExResp           112031                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         221304                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        265915                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         70720                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       141758                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       141758                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       663912                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       663912                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3678                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1133397                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1137075                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1942745                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      4526848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      4526848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     28326912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     28326912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         5637                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     40437888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     40443525                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                73297285                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              141                       # Total snoops (count)
system.membus.snoopTraffic                       9024                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            671827                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000211                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.014537                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  671685     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                     142      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              671827                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3678000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3599372712                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy             826195                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2034432250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.7                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 308042874500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         1180284500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.4                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 308042874500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 308042874500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 308042874500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 308042874500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 308042874500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 308042874500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 308042874500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 308042874500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 308042874500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 308042874500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 308042874500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 308042874500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 308042874500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 308042874500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 308042874500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 308042874500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 308042874500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 308042874500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 308042874500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 308042874500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 308042874500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 308042874500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 308042874500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 308042874500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 308042874500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 308042874500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 308042874500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 308042874500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       14163456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       24178752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           38342976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     14163456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      14163456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     20785216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        20785216                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          221304                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          377793                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide           12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              599109                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       324769                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             324769                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          45978846                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          78491515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           2493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             124472855                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     45978846                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         45978846                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       67475075                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             67475075                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       67475075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         45978846                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         78491515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          2493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            191947930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    544922.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    209262.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    367647.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples        12.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000629022250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        32880                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        32880                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1667481                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             514075                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      599109                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     546073                       # Number of write requests accepted
system.mem_ctrls.readBursts                    599109                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   546073                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  22188                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1151                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             32507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             29000                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             32177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             40043                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             24926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             35810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             18653                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             33849                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             36903                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             34948                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            42038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            59495                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            41000                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            47704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            32777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            35091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             30385                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             27655                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             32358                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             45597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             22192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             35792                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             18358                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             35080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             37948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             34829                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            37709                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            48595                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            36115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            43096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            29325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            29887                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.71                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8930652750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2884605000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             19747921500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15479.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34229.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       210                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   342745                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  376534                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 59.41                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.10                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                599109                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               546073                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  523231                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   51954                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1736                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  24757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  28690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  29499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  29372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  29560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  29930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  30112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  30930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  32033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  33440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  32683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  32837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  33191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  33007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  33337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  33605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    721                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       402569                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    178.352610                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   120.313942                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   212.341496                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       204022     50.68%     50.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       117572     29.21%     79.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        36309      9.02%     88.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        14567      3.62%     92.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         7588      1.88%     94.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3995      0.99%     95.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2659      0.66%     96.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1817      0.45%     96.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        14040      3.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       402569                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        32880                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.546137                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.666091                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            4185     12.73%     12.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           3461     10.53%     23.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         19802     60.23%     83.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          3608     10.97%     94.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39          1342      4.08%     98.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           344      1.05%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            83      0.25%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            30      0.09%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            12      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             4      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         32880                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        32880                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.573023                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.494260                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.569090                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         32282     98.18%     98.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           469      1.43%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            49      0.15%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            11      0.03%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35            16      0.05%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39             3      0.01%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43             4      0.01%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             4      0.01%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51            10      0.03%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             3      0.01%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             2      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             3      0.01%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             4      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             2      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             3      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             1      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             4      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             2      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             3      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-115            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-131            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-147            3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         32880                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               36922944                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1420032                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                34874944                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                38342976                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             34948672                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       119.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       113.21                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    124.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    113.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.82                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.94                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  308040984000                       # Total gap between requests
system.mem_ctrls.avgGap                     268988.67                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     13392768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     23529408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          768                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     34874944                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 43476960.867017231882                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 76383549.004961639643                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 2493.159438427458                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 113214577.862277418375                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       221304                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       377793                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide           12                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       546073                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   7288762500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  12457944500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide      1214500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 7302188079000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32935.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32975.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    101208.33                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13372182.98                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    64.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1756197240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            933448560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2355885840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1552970880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     24316387680.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      96297798420                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      37195580640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       164408269260                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        533.718787                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  95801358000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  10286120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 201955396500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1118102580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            594300795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1763330100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1291516740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     24316387680.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      59555682780                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      68136309600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       156775630275                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        508.940941                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 176531749500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  10286120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 121225005000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 308042874500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  722                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 722                       # Transaction distribution
system.iobus.trans_dist::WriteReq               71990                       # Transaction distribution
system.iobus.trans_dist::WriteResp              71990                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          962                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           76                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         2640                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3678                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       141746                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       141746                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  145424                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3848                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          304                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1485                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5637                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      4527304                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      4527304                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  4532941                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1077500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                66500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            71026000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2408000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           369315030                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             2534000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 330                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           165                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    283703.727290                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          165    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             165                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    307910874500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    132000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 308042874500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    139635517                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        139635517                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    139635517                       # number of overall hits
system.cpu.icache.overall_hits::total       139635517                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       221303                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         221303                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       221303                       # number of overall misses
system.cpu.icache.overall_misses::total        221303                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  14698785500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  14698785500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  14698785500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  14698785500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    139856820                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    139856820                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    139856820                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    139856820                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001582                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001582                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001582                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001582                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 66419.278094                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 66419.278094                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 66419.278094                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 66419.278094                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       221304                       # number of writebacks
system.cpu.icache.writebacks::total            221304                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       221303                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       221303                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       221303                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       221303                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  14477481500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  14477481500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  14477481500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  14477481500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001582                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001582                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001582                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001582                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 65419.273575                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 65419.273575                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 65419.273575                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 65419.273575                       # average overall mshr miss latency
system.cpu.icache.replacements                 221304                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    139635517                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       139635517                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       221303                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        221303                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  14698785500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  14698785500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    139856820                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    139856820                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001582                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001582                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 66419.278094                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 66419.278094                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       221303                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       221303                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  14477481500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  14477481500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001582                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001582                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 65419.273575                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 65419.273575                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 308042874500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           139865341                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            221816                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            630.546674                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          120                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          333                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         279934944                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        279934944                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 308042874500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    148089104                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        148089104                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    148089104                       # number of overall hits
system.cpu.dcache.overall_hits::total       148089104                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       469603                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         469603                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       469603                       # number of overall misses
system.cpu.dcache.overall_misses::total        469603                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  30290837000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  30290837000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  30290837000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  30290837000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    148558707                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    148558707                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    148558707                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    148558707                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003161                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003161                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003161                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003161                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64503.073873                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64503.073873                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64503.073873                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64503.073873                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       254049                       # number of writebacks
system.cpu.dcache.writebacks::total            254049                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        94387                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        94387                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        94387                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        94387                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       375216                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       375216                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       375216                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       375216                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1839                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1839                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  24140068500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  24140068500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  24140068500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  24140068500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     89114000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     89114000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002526                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002526                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002526                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002526                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64336.458200                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64336.458200                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64336.458200                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64336.458200                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 48457.857531                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 48457.857531                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 377793                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    102899797                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       102899797                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       263627                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        263627                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  17896222000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  17896222000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    103163424                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    103163424                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002555                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002555                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67884.632454                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67884.632454                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          460                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          460                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       263167                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       263167                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          569                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          569                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  17600203500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  17600203500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     89114000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     89114000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002551                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002551                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66878.459305                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66878.459305                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 156615.114236                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 156615.114236                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     45189307                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       45189307                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       205976                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       205976                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  12394615000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12394615000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     45395283                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     45395283                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004537                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004537                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60175.044665                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60175.044665                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        93927                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        93927                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       112049                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       112049                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1270                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1270                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   6539865000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6539865000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002468                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002468                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58366.116610                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58366.116610                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     10284116                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     10284116                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         2601                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         2601                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    204086000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    204086000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     10286717                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     10286717                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000253                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000253                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 78464.436755                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 78464.436755                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            6                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            6                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         2595                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         2595                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    201185000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    201185000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000252                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000252                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 77527.938343                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 77527.938343                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     10286705                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     10286705                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     10286705                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     10286705                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 308042874500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           169109427                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            378817                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            446.414567                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          170                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          480                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          364                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         338642051                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        338642051                       # Number of data accesses

---------- End Simulation Statistics   ----------
