{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700328965811 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700328965812 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 18 23:06:05 2023 " "Processing started: Sat Nov 18 23:06:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700328965812 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700328965812 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off t2b_riscv_cpu -c t2b_riscv_cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off t2b_riscv_cpu -c t2b_riscv_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700328965812 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700328966338 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700328966338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_codes/store_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_codes/store_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 store_extend " "Found entity 1: store_extend" {  } { { "verilog_codes/store_extend.v" "" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/verilog_codes/store_extend.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700328976938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700328976938 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sign_extend.v(24) " "Verilog HDL warning at sign_extend.v(24): extended using \"x\" or \"z\"" {  } { { "verilog_codes/sign_extend.v" "" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/verilog_codes/sign_extend.v" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1700328976939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_codes/sign_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_codes/sign_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "verilog_codes/sign_extend.v" "" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/verilog_codes/sign_extend.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700328976940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700328976940 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 sgn_zero_extend.v(14) " "Verilog HDL Expression warning at sgn_zero_extend.v(14): truncated literal to match 2 bits" {  } { { "verilog_codes/sgn_zero_extend.v" "" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/verilog_codes/sgn_zero_extend.v" 14 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1700328976943 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 sgn_zero_extend.v(16) " "Verilog HDL Expression warning at sgn_zero_extend.v(16): truncated literal to match 2 bits" {  } { { "verilog_codes/sgn_zero_extend.v" "" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/verilog_codes/sgn_zero_extend.v" 16 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1700328976943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_codes/sgn_zero_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_codes/sgn_zero_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 sgn_zero_extend " "Found entity 1: sgn_zero_extend" {  } { { "verilog_codes/sgn_zero_extend.v" "" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/verilog_codes/sgn_zero_extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700328976944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700328976944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_codes/reset_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_codes/reset_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 reset_ff " "Found entity 1: reset_ff" {  } { { "verilog_codes/reset_ff.v" "" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/verilog_codes/reset_ff.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700328976948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700328976948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_codes/reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_codes/reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "verilog_codes/reg_file.v" "" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/verilog_codes/reg_file.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700328976950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700328976950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_codes/mux4.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_codes/mux4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "verilog_codes/mux4.v" "" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/verilog_codes/mux4.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700328976953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700328976953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_codes/mux3.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_codes/mux3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "verilog_codes/mux3.v" "" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/verilog_codes/mux3.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700328976954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700328976954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_codes/mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_codes/mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "verilog_codes/mux2.v" "" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/verilog_codes/mux2.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700328976958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700328976958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_codes/main_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_codes/main_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_decoder " "Found entity 1: main_decoder" {  } { { "verilog_codes/main_decoder.v" "" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/verilog_codes/main_decoder.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700328976961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700328976961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_codes/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_codes/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "verilog_codes/controller.v" "" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/verilog_codes/controller.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700328976963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700328976963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_codes/alu_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_codes/alu_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_decoder " "Found entity 1: alu_decoder" {  } { { "verilog_codes/alu_decoder.v" "" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/verilog_codes/alu_decoder.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700328976966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700328976966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_codes/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_codes/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "verilog_codes/alu.v" "" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/verilog_codes/alu.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700328976970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700328976970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_codes/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_codes/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "verilog_codes/adder.v" "" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/verilog_codes/adder.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700328976972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700328976972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_codes/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_codes/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "verilog_codes/datapath.v" "" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/verilog_codes/datapath.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700328976976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700328976976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file instr_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 instr_mem " "Found entity 1: instr_mem" {  } { { "instr_mem.v" "" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/instr_mem.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700328976978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700328976978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file data_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "data_mem.v" "" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/data_mem.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700328976981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700328976981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscv_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file riscv_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_cpu " "Found entity 1: riscv_cpu" {  } { { "riscv_cpu.v" "" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/riscv_cpu.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700328976984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700328976983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t2b_riscv_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file t2b_riscv_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 t2b_riscv_cpu " "Found entity 1: t2b_riscv_cpu" {  } { { "t2b_riscv_cpu.v" "" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/t2b_riscv_cpu.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700328976987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700328976987 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCSrc riscv_cpu.v(19) " "Verilog HDL Implicit Net warning at riscv_cpu.v(19): created implicit net for \"PCSrc\"" {  } { { "riscv_cpu.v" "" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/riscv_cpu.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700328976987 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "unsign riscv_cpu.v(20) " "Verilog HDL Implicit Net warning at riscv_cpu.v(20): created implicit net for \"unsign\"" {  } { { "riscv_cpu.v" "" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/riscv_cpu.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700328976987 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "t2b_riscv_cpu " "Elaborating entity \"t2b_riscv_cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700328977038 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 t2b_riscv_cpu.v(36) " "Verilog HDL assignment warning at t2b_riscv_cpu.v(36): truncated value with size 32 to match size of target (1)" {  } { { "t2b_riscv_cpu.v" "" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/t2b_riscv_cpu.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700328977040 "|t2b_riscv_cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riscv_cpu riscv_cpu:rvsingle " "Elaborating entity \"riscv_cpu\" for hierarchy \"riscv_cpu:rvsingle\"" {  } { { "t2b_riscv_cpu.v" "rvsingle" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/t2b_riscv_cpu.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700328977043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller riscv_cpu:rvsingle\|controller:c " "Elaborating entity \"controller\" for hierarchy \"riscv_cpu:rvsingle\|controller:c\"" {  } { { "riscv_cpu.v" "c" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/riscv_cpu.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700328977047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_decoder riscv_cpu:rvsingle\|controller:c\|main_decoder:md " "Elaborating entity \"main_decoder\" for hierarchy \"riscv_cpu:rvsingle\|controller:c\|main_decoder:md\"" {  } { { "verilog_codes/controller.v" "md" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/verilog_codes/controller.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700328977049 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "main_decoder.v(25) " "Verilog HDL Case Statement warning at main_decoder.v(25): incomplete case statement has no default case item" {  } { { "verilog_codes/main_decoder.v" "" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/verilog_codes/main_decoder.v" 25 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1700328977053 "|t2b_riscv_cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "controls main_decoder.v(19) " "Verilog HDL Always Construct warning at main_decoder.v(19): inferring latch(es) for variable \"controls\", which holds its previous value in one or more paths through the always construct" {  } { { "verilog_codes/main_decoder.v" "" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/verilog_codes/main_decoder.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1700328977054 "|t2b_riscv_cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[0\] main_decoder.v(19) " "Inferred latch for \"controls\[0\]\" at main_decoder.v(19)" {  } { { "verilog_codes/main_decoder.v" "" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/verilog_codes/main_decoder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700328977054 "|t2b_riscv_cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[1\] main_decoder.v(19) " "Inferred latch for \"controls\[1\]\" at main_decoder.v(19)" {  } { { "verilog_codes/main_decoder.v" "" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/verilog_codes/main_decoder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700328977054 "|t2b_riscv_cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[2\] main_decoder.v(19) " "Inferred latch for \"controls\[2\]\" at main_decoder.v(19)" {  } { { "verilog_codes/main_decoder.v" "" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/verilog_codes/main_decoder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700328977054 "|t2b_riscv_cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[3\] main_decoder.v(19) " "Inferred latch for \"controls\[3\]\" at main_decoder.v(19)" {  } { { "verilog_codes/main_decoder.v" "" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/verilog_codes/main_decoder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700328977054 "|t2b_riscv_cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[4\] main_decoder.v(19) " "Inferred latch for \"controls\[4\]\" at main_decoder.v(19)" {  } { { "verilog_codes/main_decoder.v" "" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/verilog_codes/main_decoder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700328977054 "|t2b_riscv_cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[5\] main_decoder.v(19) " "Inferred latch for \"controls\[5\]\" at main_decoder.v(19)" {  } { { "verilog_codes/main_decoder.v" "" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/verilog_codes/main_decoder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700328977054 "|t2b_riscv_cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[6\] main_decoder.v(19) " "Inferred latch for \"controls\[6\]\" at main_decoder.v(19)" {  } { { "verilog_codes/main_decoder.v" "" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/verilog_codes/main_decoder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700328977054 "|t2b_riscv_cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[7\] main_decoder.v(19) " "Inferred latch for \"controls\[7\]\" at main_decoder.v(19)" {  } { { "verilog_codes/main_decoder.v" "" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/verilog_codes/main_decoder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700328977055 "|t2b_riscv_cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[8\] main_decoder.v(19) " "Inferred latch for \"controls\[8\]\" at main_decoder.v(19)" {  } { { "verilog_codes/main_decoder.v" "" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/verilog_codes/main_decoder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700328977055 "|t2b_riscv_cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[9\] main_decoder.v(19) " "Inferred latch for \"controls\[9\]\" at main_decoder.v(19)" {  } { { "verilog_codes/main_decoder.v" "" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/verilog_codes/main_decoder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700328977055 "|t2b_riscv_cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[10\] main_decoder.v(19) " "Inferred latch for \"controls\[10\]\" at main_decoder.v(19)" {  } { { "verilog_codes/main_decoder.v" "" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/verilog_codes/main_decoder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700328977055 "|t2b_riscv_cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[11\] main_decoder.v(19) " "Inferred latch for \"controls\[11\]\" at main_decoder.v(19)" {  } { { "verilog_codes/main_decoder.v" "" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/verilog_codes/main_decoder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700328977055 "|t2b_riscv_cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[12\] main_decoder.v(19) " "Inferred latch for \"controls\[12\]\" at main_decoder.v(19)" {  } { { "verilog_codes/main_decoder.v" "" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/verilog_codes/main_decoder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700328977055 "|t2b_riscv_cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[13\] main_decoder.v(19) " "Inferred latch for \"controls\[13\]\" at main_decoder.v(19)" {  } { { "verilog_codes/main_decoder.v" "" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/verilog_codes/main_decoder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700328977055 "|t2b_riscv_cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[14\] main_decoder.v(19) " "Inferred latch for \"controls\[14\]\" at main_decoder.v(19)" {  } { { "verilog_codes/main_decoder.v" "" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/verilog_codes/main_decoder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700328977055 "|t2b_riscv_cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[15\] main_decoder.v(19) " "Inferred latch for \"controls\[15\]\" at main_decoder.v(19)" {  } { { "verilog_codes/main_decoder.v" "" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/verilog_codes/main_decoder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700328977055 "|t2b_riscv_cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_decoder riscv_cpu:rvsingle\|controller:c\|alu_decoder:ad " "Elaborating entity \"alu_decoder\" for hierarchy \"riscv_cpu:rvsingle\|controller:c\|alu_decoder:ad\"" {  } { { "verilog_codes/controller.v" "ad" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/verilog_codes/controller.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700328977056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath riscv_cpu:rvsingle\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"riscv_cpu:rvsingle\|datapath:dp\"" {  } { { "riscv_cpu.v" "dp" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/riscv_cpu.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700328977059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_ff riscv_cpu:rvsingle\|datapath:dp\|reset_ff:pcreg " "Elaborating entity \"reset_ff\" for hierarchy \"riscv_cpu:rvsingle\|datapath:dp\|reset_ff:pcreg\"" {  } { { "verilog_codes/datapath.v" "pcreg" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/verilog_codes/datapath.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700328977065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder riscv_cpu:rvsingle\|datapath:dp\|adder:pcadd4 " "Elaborating entity \"adder\" for hierarchy \"riscv_cpu:rvsingle\|datapath:dp\|adder:pcadd4\"" {  } { { "verilog_codes/datapath.v" "pcadd4" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/verilog_codes/datapath.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700328977067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 riscv_cpu:rvsingle\|datapath:dp\|mux2:pcmux " "Elaborating entity \"mux2\" for hierarchy \"riscv_cpu:rvsingle\|datapath:dp\|mux2:pcmux\"" {  } { { "verilog_codes/datapath.v" "pcmux" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/verilog_codes/datapath.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700328977069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file riscv_cpu:rvsingle\|datapath:dp\|reg_file:rf " "Elaborating entity \"reg_file\" for hierarchy \"riscv_cpu:rvsingle\|datapath:dp\|reg_file:rf\"" {  } { { "verilog_codes/datapath.v" "rf" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/verilog_codes/datapath.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700328977072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend riscv_cpu:rvsingle\|datapath:dp\|sign_extend:ext " "Elaborating entity \"sign_extend\" for hierarchy \"riscv_cpu:rvsingle\|datapath:dp\|sign_extend:ext\"" {  } { { "verilog_codes/datapath.v" "ext" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/verilog_codes/datapath.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700328977076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu riscv_cpu:rvsingle\|datapath:dp\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"riscv_cpu:rvsingle\|datapath:dp\|alu:alu\"" {  } { { "verilog_codes/datapath.v" "alu" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/verilog_codes/datapath.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700328977079 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "unsign alu.v(21) " "Verilog HDL Always Construct warning at alu.v(21): variable \"unsign\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "verilog_codes/alu.v" "" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/verilog_codes/alu.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1700328977080 "|t2b_riscv_cpu|riscv_cpu:rvsingle|datapath:dp|alu:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op7b5 alu.v(25) " "Verilog HDL Always Construct warning at alu.v(25): variable \"op7b5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "verilog_codes/alu.v" "" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/verilog_codes/alu.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1700328977080 "|t2b_riscv_cpu|riscv_cpu:rvsingle|datapath:dp|alu:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 riscv_cpu:rvsingle\|datapath:dp\|mux4:resultmux " "Elaborating entity \"mux4\" for hierarchy \"riscv_cpu:rvsingle\|datapath:dp\|mux4:resultmux\"" {  } { { "verilog_codes/datapath.v" "resultmux" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/verilog_codes/datapath.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700328977081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sgn_zero_extend riscv_cpu:rvsingle\|datapath:dp\|sgn_zero_extend:sgn_ext " "Elaborating entity \"sgn_zero_extend\" for hierarchy \"riscv_cpu:rvsingle\|datapath:dp\|sgn_zero_extend:sgn_ext\"" {  } { { "verilog_codes/datapath.v" "sgn_ext" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/verilog_codes/datapath.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700328977083 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "sgn_zero_extend.v(14) " "Verilog HDL Case Statement warning at sgn_zero_extend.v(14): case item expression covers a value already covered by a previous case item" {  } { { "verilog_codes/sgn_zero_extend.v" "" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/verilog_codes/sgn_zero_extend.v" 14 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1700328977084 "|t2b_riscv_cpu|riscv_cpu:rvsingle|datapath:dp|sgn_zero_extend:sgn_ext"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "sgn_zero_extend.v(16) " "Verilog HDL Case Statement warning at sgn_zero_extend.v(16): case item expression covers a value already covered by a previous case item" {  } { { "verilog_codes/sgn_zero_extend.v" "" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/verilog_codes/sgn_zero_extend.v" 16 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1700328977084 "|t2b_riscv_cpu|riscv_cpu:rvsingle|datapath:dp|sgn_zero_extend:sgn_ext"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "store_extend riscv_cpu:rvsingle\|datapath:dp\|store_extend:store_ext " "Elaborating entity \"store_extend\" for hierarchy \"riscv_cpu:rvsingle\|datapath:dp\|store_extend:store_ext\"" {  } { { "verilog_codes/datapath.v" "store_ext" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/verilog_codes/datapath.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700328977085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_mem instr_mem:imem " "Elaborating entity \"instr_mem\" for hierarchy \"instr_mem:imem\"" {  } { { "t2b_riscv_cpu.v" "imem" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/t2b_riscv_cpu.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700328977088 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instr_ram.data_a 0 instr_mem.v(10) " "Net \"instr_ram.data_a\" at instr_mem.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "instr_mem.v" "" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/instr_mem.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1700328977089 "|t2b_riscv_cpu|instr_mem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instr_ram.waddr_a 0 instr_mem.v(10) " "Net \"instr_ram.waddr_a\" at instr_mem.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "instr_mem.v" "" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/instr_mem.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1700328977089 "|t2b_riscv_cpu|instr_mem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instr_ram.we_a 0 instr_mem.v(10) " "Net \"instr_ram.we_a\" at instr_mem.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "instr_mem.v" "" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/instr_mem.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1700328977089 "|t2b_riscv_cpu|instr_mem:imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem data_mem:dmem " "Elaborating entity \"data_mem\" for hierarchy \"data_mem:dmem\"" {  } { { "t2b_riscv_cpu.v" "dmem" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/t2b_riscv_cpu.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700328977091 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "riscv_cpu:rvsingle\|datapath:dp\|reg_file:rf\|reg_file_arr " "RAM logic \"riscv_cpu:rvsingle\|datapath:dp\|reg_file:rf\|reg_file_arr\" is uninferred due to asynchronous read logic" {  } { { "verilog_codes/reg_file.v" "reg_file_arr" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/verilog_codes/reg_file.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1700328977598 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "data_mem:dmem\|data_ram " "RAM logic \"data_mem:dmem\|data_ram\" is uninferred due to asynchronous read logic" {  } { { "data_mem.v" "data_ram" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/data_mem.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1700328977598 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1700328977598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|controller:c\|main_decoder:md\|controls\[10\] " "Latch riscv_cpu:rvsingle\|controller:c\|main_decoder:md\|controls\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|datapath:dp\|reset_ff:pcreg\|q\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|datapath:dp\|reset_ff:pcreg\|q\[10\]" {  } { { "verilog_codes/reset_ff.v" "" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/verilog_codes/reset_ff.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700328983916 ""}  } { { "verilog_codes/main_decoder.v" "" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/verilog_codes/main_decoder.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700328983916 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|controller:c\|main_decoder:md\|controls\[13\] " "Latch riscv_cpu:rvsingle\|controller:c\|main_decoder:md\|controls\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|datapath:dp\|reset_ff:pcreg\|q\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|datapath:dp\|reset_ff:pcreg\|q\[10\]" {  } { { "verilog_codes/reset_ff.v" "" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/verilog_codes/reset_ff.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700328983917 ""}  } { { "verilog_codes/main_decoder.v" "" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/verilog_codes/main_decoder.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700328983917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|controller:c\|main_decoder:md\|controls\[14\] " "Latch riscv_cpu:rvsingle\|controller:c\|main_decoder:md\|controls\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|datapath:dp\|reset_ff:pcreg\|q\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|datapath:dp\|reset_ff:pcreg\|q\[10\]" {  } { { "verilog_codes/reset_ff.v" "" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/verilog_codes/reset_ff.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700328983917 ""}  } { { "verilog_codes/main_decoder.v" "" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/verilog_codes/main_decoder.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700328983917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|controller:c\|main_decoder:md\|controls\[12\] " "Latch riscv_cpu:rvsingle\|controller:c\|main_decoder:md\|controls\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|datapath:dp\|reset_ff:pcreg\|q\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|datapath:dp\|reset_ff:pcreg\|q\[10\]" {  } { { "verilog_codes/reset_ff.v" "" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/verilog_codes/reset_ff.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700328983917 ""}  } { { "verilog_codes/main_decoder.v" "" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/verilog_codes/main_decoder.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700328983917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|controller:c\|main_decoder:md\|controls\[11\] " "Latch riscv_cpu:rvsingle\|controller:c\|main_decoder:md\|controls\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|datapath:dp\|reset_ff:pcreg\|q\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|datapath:dp\|reset_ff:pcreg\|q\[10\]" {  } { { "verilog_codes/reset_ff.v" "" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/verilog_codes/reset_ff.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700328983917 ""}  } { { "verilog_codes/main_decoder.v" "" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/verilog_codes/main_decoder.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700328983917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|controller:c\|main_decoder:md\|controls\[0\] " "Latch riscv_cpu:rvsingle\|controller:c\|main_decoder:md\|controls\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|datapath:dp\|reset_ff:pcreg\|q\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|datapath:dp\|reset_ff:pcreg\|q\[10\]" {  } { { "verilog_codes/reset_ff.v" "" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/verilog_codes/reset_ff.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700328983917 ""}  } { { "verilog_codes/main_decoder.v" "" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/verilog_codes/main_decoder.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700328983917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|controller:c\|main_decoder:md\|controls\[4\] " "Latch riscv_cpu:rvsingle\|controller:c\|main_decoder:md\|controls\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|datapath:dp\|reset_ff:pcreg\|q\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|datapath:dp\|reset_ff:pcreg\|q\[10\]" {  } { { "verilog_codes/reset_ff.v" "" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/verilog_codes/reset_ff.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700328983917 ""}  } { { "verilog_codes/main_decoder.v" "" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/verilog_codes/main_decoder.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700328983917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|controller:c\|main_decoder:md\|controls\[3\] " "Latch riscv_cpu:rvsingle\|controller:c\|main_decoder:md\|controls\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|datapath:dp\|reset_ff:pcreg\|q\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|datapath:dp\|reset_ff:pcreg\|q\[10\]" {  } { { "verilog_codes/reset_ff.v" "" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/verilog_codes/reset_ff.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700328983917 ""}  } { { "verilog_codes/main_decoder.v" "" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/verilog_codes/main_decoder.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700328983917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|controller:c\|main_decoder:md\|controls\[2\] " "Latch riscv_cpu:rvsingle\|controller:c\|main_decoder:md\|controls\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|datapath:dp\|reset_ff:pcreg\|q\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|datapath:dp\|reset_ff:pcreg\|q\[10\]" {  } { { "verilog_codes/reset_ff.v" "" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/verilog_codes/reset_ff.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700328983917 ""}  } { { "verilog_codes/main_decoder.v" "" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/verilog_codes/main_decoder.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700328983917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|controller:c\|main_decoder:md\|controls\[7\] " "Latch riscv_cpu:rvsingle\|controller:c\|main_decoder:md\|controls\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|datapath:dp\|reset_ff:pcreg\|q\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|datapath:dp\|reset_ff:pcreg\|q\[10\]" {  } { { "verilog_codes/reset_ff.v" "" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/verilog_codes/reset_ff.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700328983917 ""}  } { { "verilog_codes/main_decoder.v" "" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/verilog_codes/main_decoder.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700328983917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|controller:c\|main_decoder:md\|controls\[6\] " "Latch riscv_cpu:rvsingle\|controller:c\|main_decoder:md\|controls\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|datapath:dp\|reset_ff:pcreg\|q\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|datapath:dp\|reset_ff:pcreg\|q\[10\]" {  } { { "verilog_codes/reset_ff.v" "" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/verilog_codes/reset_ff.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700328983917 ""}  } { { "verilog_codes/main_decoder.v" "" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/verilog_codes/main_decoder.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700328983917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|controller:c\|main_decoder:md\|controls\[5\] " "Latch riscv_cpu:rvsingle\|controller:c\|main_decoder:md\|controls\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|datapath:dp\|reset_ff:pcreg\|q\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|datapath:dp\|reset_ff:pcreg\|q\[10\]" {  } { { "verilog_codes/reset_ff.v" "" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/verilog_codes/reset_ff.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700328983917 ""}  } { { "verilog_codes/main_decoder.v" "" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/verilog_codes/main_decoder.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700328983917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|controller:c\|main_decoder:md\|controls\[1\] " "Latch riscv_cpu:rvsingle\|controller:c\|main_decoder:md\|controls\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|datapath:dp\|reset_ff:pcreg\|q\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|datapath:dp\|reset_ff:pcreg\|q\[10\]" {  } { { "verilog_codes/reset_ff.v" "" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/verilog_codes/reset_ff.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700328983917 ""}  } { { "verilog_codes/main_decoder.v" "" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/verilog_codes/main_decoder.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700328983917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|controller:c\|main_decoder:md\|controls\[8\] " "Latch riscv_cpu:rvsingle\|controller:c\|main_decoder:md\|controls\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|datapath:dp\|reset_ff:pcreg\|q\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|datapath:dp\|reset_ff:pcreg\|q\[10\]" {  } { { "verilog_codes/reset_ff.v" "" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/verilog_codes/reset_ff.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700328983917 ""}  } { { "verilog_codes/main_decoder.v" "" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/verilog_codes/main_decoder.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700328983917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|controller:c\|main_decoder:md\|controls\[9\] " "Latch riscv_cpu:rvsingle\|controller:c\|main_decoder:md\|controls\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|datapath:dp\|reset_ff:pcreg\|q\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|datapath:dp\|reset_ff:pcreg\|q\[10\]" {  } { { "verilog_codes/reset_ff.v" "" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/verilog_codes/reset_ff.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700328983917 ""}  } { { "verilog_codes/main_decoder.v" "" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/verilog_codes/main_decoder.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700328983917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|controller:c\|main_decoder:md\|controls\[15\] " "Latch riscv_cpu:rvsingle\|controller:c\|main_decoder:md\|controls\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|datapath:dp\|reset_ff:pcreg\|q\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|datapath:dp\|reset_ff:pcreg\|q\[10\]" {  } { { "verilog_codes/reset_ff.v" "" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/verilog_codes/reset_ff.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700328983917 ""}  } { { "verilog_codes/main_decoder.v" "" { Text "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/verilog_codes/main_decoder.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700328983917 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1700328990456 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/output_files/t2b_riscv_cpu.map.smsg " "Generated suppressed messages file C:/Users/asrin/Downloads/ab#3162_Task2A/t2b_riscv_cpu/output_files/t2b_riscv_cpu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700329005249 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1700329005551 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700329005551 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7873 " "Implemented 7873 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1700329005942 ""} { "Info" "ICUT_CUT_TM_OPINS" "97 " "Implemented 97 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1700329005942 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7709 " "Implemented 7709 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1700329005942 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1700329005942 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4802 " "Peak virtual memory: 4802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700329005972 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 18 23:06:45 2023 " "Processing ended: Sat Nov 18 23:06:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700329005972 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700329005972 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700329005972 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700329005972 ""}
