INFO-FLOW: Workspace /home/carlositcr/InterfacesZynq/GapJuntion/hls/hls_gapjuntion_prj/solution1 opened at Thu May 13 15:11:17 CST 2021
Execute     set_part xc7z045ffg900-2 
Execute       add_library xilinx/zynq/zynq:xc7z045:ffg900:-2 
Execute         get_default_platform 
Execute         license_isbetapart xc7z045 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute               source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute               source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute               source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute               source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute           config_chip_info -quiet -speed medium 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute               source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute               source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute               source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute               source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute               source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute               source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute               source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 54650}  {LUT 218600}    {FF 437200} {DSP48E 900}   {BRAM 1090}  
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z045ffg900-2'
Execute       get_default_platform 
Command     set_part done; 0.16 sec.
Execute     create_clock -period 5 -name default 
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     csim_design -compiler clang 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute       is_encrypted /home/carlositcr/InterfacesZynq/GapJuntion/hls/gjip_test.cpp 
Execute       is_xip /home/carlositcr/InterfacesZynq/GapJuntion/hls/gjip_test.cpp 
Execute       is_encrypted /home/carlositcr/InterfacesZynq/GapJuntion/hls/gjip.cpp 
Execute       is_xip /home/carlositcr/InterfacesZynq/GapJuntion/hls/gjip.cpp 
Execute       get_default_platform 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 1.85 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 4.98 sec.
Command   ap_source done; error code: 1; 5.16 sec.
Execute   cleanup_all 
