<html>
<head>
<title>Ejemplo2.c</title>
<meta http-equiv="Content-Type" content="text/html; charset=utf-8">
<style type="text/css">
.s0 { color: #7a7e85;}
.s1 { color: #bcbec4;}
.s2 { color: #b3ae60;}
.s3 { color: #6aab73;}
.s4 { color: #2aacb8;}
.s5 { color: #cf8e6d;}
.s6 { color: #bcbec4;}
.ln { color: #4b5059; font-weight: normal; font-style: normal; }
</style>
</head>
<body bgcolor="#1e1f22">
<table CELLSPACING=0 CELLPADDING=5 COLS=1 WIDTH="100%" BGCOLOR="#606060" >
<tr><td><center>
<font face="Arial, Helvetica" color="#000000">
Ejemplo2.c</font>
</center></td></tr></table>
<pre><a name="l1"><span class="ln">1    </span></a><span class="s0">/* 
<a name="l2"><span class="ln">2    </span></a>*    @brief    Configuracion del periferico DAC para transferencia M2P con LLI Simple e ISR via GPDMA 
<a name="l3"><span class="ln">3    </span></a>*/</span>
<a name="l4"><span class="ln">4    </span></a>
<a name="l5"><span class="ln">5    </span></a><span class="s2">#include </span><span class="s3">&quot;LPC17xx.h&quot;</span>
<a name="l6"><span class="ln">6    </span></a><span class="s2">#include </span><span class="s3">&quot;lpc17xx_gpdma.h&quot;</span>
<a name="l7"><span class="ln">7    </span></a>
<a name="l8"><span class="ln">8    </span></a><span class="s2">#define </span><span class="s1">DAC_BUFFER_START    </span><span class="s4">0x20080000    </span><span class="s0">//Primera direccion de la WaveForm</span>
<a name="l9"><span class="ln">9    </span></a><span class="s2">#define </span><span class="s1">NUM_WAVE_SAMPLES    </span><span class="s4">382</span>
<a name="l10"><span class="ln">10   </span></a><span class="s5">volatile </span><span class="s1">uint32_t </span><span class="s6">*</span><span class="s1">dac_samples </span><span class="s6">= (</span><span class="s5">volatile </span><span class="s1">uint32_t </span><span class="s6">*)</span><span class="s1">DAC_BUFFER_START</span><span class="s6">;</span>
<a name="l11"><span class="ln">11   </span></a><span class="s5">volatile bool </span><span class="s1">DAC_FLAG </span><span class="s6">= </span><span class="s5">false</span><span class="s6">;</span>
<a name="l12"><span class="ln">12   </span></a><span class="s5">volatile </span><span class="s1">uint32_t DMA_CH0_TC </span><span class="s6">= </span><span class="s4">0</span><span class="s6">;</span>
<a name="l13"><span class="ln">13   </span></a><span class="s5">volatile </span><span class="s1">uint32_t DMA_CH0_ERR </span><span class="s6">= </span><span class="s4">0</span><span class="s6">;</span>
<a name="l14"><span class="ln">14   </span></a>
<a name="l15"><span class="ln">15   </span></a><span class="s5">void </span><span class="s1">cfgDMA</span><span class="s6">(</span><span class="s5">void</span><span class="s6">);</span>
<a name="l16"><span class="ln">16   </span></a><span class="s5">void </span><span class="s1">loadDACwave</span><span class="s6">(</span><span class="s5">void</span><span class="s6">);</span>
<a name="l17"><span class="ln">17   </span></a>
<a name="l18"><span class="ln">18   </span></a><span class="s5">int </span><span class="s1">main</span><span class="s6">(</span><span class="s5">void</span><span class="s6">){</span>
<a name="l19"><span class="ln">19   </span></a>    <span class="s1">cfgDMA</span><span class="s6">();</span>
<a name="l20"><span class="ln">20   </span></a>
<a name="l21"><span class="ln">21   </span></a>    <span class="s5">while</span><span class="s6">(</span><span class="s4">1</span><span class="s6">){</span>
<a name="l22"><span class="ln">22   </span></a>        <span class="s5">if</span><span class="s6">(</span><span class="s1">DAC_FLAG</span><span class="s6">){</span>
<a name="l23"><span class="ln">23   </span></a>            <span class="s1">loadDACwave</span><span class="s6">();</span>
<a name="l24"><span class="ln">24   </span></a>        <span class="s6">}</span>
<a name="l25"><span class="ln">25   </span></a>    <span class="s6">}</span>
<a name="l26"><span class="ln">26   </span></a>    <span class="s5">return </span><span class="s4">0</span><span class="s6">;</span>
<a name="l27"><span class="ln">27   </span></a><span class="s6">}</span>
<a name="l28"><span class="ln">28   </span></a><span class="s5">void </span><span class="s1">loadDACwave</span><span class="s6">(</span><span class="s5">void</span><span class="s6">){</span>
<a name="l29"><span class="ln">29   </span></a>    <span class="s1">GPDMA_ChannelCmd</span><span class="s6">(</span><span class="s1">LPC_GPDMACH0</span><span class="s6">, </span><span class="s1">ENABLE</span><span class="s6">);    </span><span class="s0">//Inicializacion de envio de datos por canal 0 de DMA</span>
<a name="l30"><span class="ln">30   </span></a>    <span class="s1">NVIC_EnableIRQ</span><span class="s6">(</span><span class="s1">DMA_IRQn</span><span class="s6">);    </span><span class="s0">//Habilitacion de interrupcion por DMA cuando termina de transferir los datos</span>
<a name="l31"><span class="ln">31   </span></a>    <span class="s5">return</span><span class="s6">;</span>
<a name="l32"><span class="ln">32   </span></a><span class="s6">}</span>
<a name="l33"><span class="ln">33   </span></a><span class="s5">void </span><span class="s1">cfgDAC</span><span class="s6">(</span><span class="s5">void</span><span class="s6">){</span>
<a name="l34"><span class="ln">34   </span></a>    <span class="s1">uint32_t counDAC </span><span class="s6">= </span><span class="s4">65535</span><span class="s6">;    </span><span class="s0">//Numero de cuentas para el timer dedicado del DAC</span>
<a name="l35"><span class="ln">35   </span></a>    <span class="s1">DAC_CONVERTER_CFG_Type cfgDAC</span><span class="s6">;</span>
<a name="l36"><span class="ln">36   </span></a>
<a name="l37"><span class="ln">37   </span></a>    <span class="s1">cfgDAC</span><span class="s6">.</span><span class="s1">CNT_ENA </span><span class="s6">= </span><span class="s1">SET</span><span class="s6">;    </span><span class="s0">//Habilitacion de TIMER dedicado al DAC</span>
<a name="l38"><span class="ln">38   </span></a>    <span class="s1">cfgDAC</span><span class="s6">.</span><span class="s1">DMA_ENA </span><span class="s6">= </span><span class="s1">SET</span><span class="s6">;    </span><span class="s0">//Habilitacion de DAC por DMA</span>
<a name="l39"><span class="ln">39   </span></a>
<a name="l40"><span class="ln">40   </span></a>    <span class="s1">DAC_Init</span><span class="s6">(</span><span class="s1">LPC_DAC</span><span class="s6">);    </span><span class="s0">//Inicializacion del DAC</span>
<a name="l41"><span class="ln">41   </span></a>
<a name="l42"><span class="ln">42   </span></a>    <span class="s1">DAC_SetBias</span><span class="s6">(</span><span class="s1">LPC_DAC</span><span class="s6">, </span><span class="s1">DAC_MAX_CURRENT_350uA</span><span class="s6">);</span>
<a name="l43"><span class="ln">43   </span></a>
<a name="l44"><span class="ln">44   </span></a>    <span class="s1">DAC_ConfigDAConverterControl</span><span class="s6">(</span><span class="s1">LPC_DAC</span><span class="s6">, &amp;</span><span class="s1">cfgDAC</span><span class="s6">);    </span><span class="s0">//Configuracion del DAC</span>
<a name="l45"><span class="ln">45   </span></a>    <span class="s1">DAC_SetDMATimeOut</span><span class="s6">(</span><span class="s1">LPC_DAC</span><span class="s6">, </span><span class="s1">countDAC</span><span class="s6">);    </span><span class="s0">//Establecimiento del valor de recarga para el timer dedicado</span>
<a name="l46"><span class="ln">46   </span></a>    <span class="s5">return</span><span class="s6">;</span>
<a name="l47"><span class="ln">47   </span></a><span class="s6">}</span>
<a name="l48"><span class="ln">48   </span></a><span class="s5">void </span><span class="s1">cfgDMA</span><span class="s6">(</span><span class="s5">void</span><span class="s6">){</span>
<a name="l49"><span class="ln">49   </span></a>    <span class="s1">GPDMA_LLI_Type cfgDAC_LLI0_CH0</span><span class="s6">;    </span><span class="s0">//Estructura para lista enlazada para canal 0 del DMA</span>
<a name="l50"><span class="ln">50   </span></a>    <span class="s1">GPDMA_Channel_CFG_Type cfgDAC_DMA_CH0</span><span class="s6">;    </span><span class="s0">//Estructura de configuracion para canal 0 del DMA</span>
<a name="l51"><span class="ln">51   </span></a>
<a name="l52"><span class="ln">52   </span></a>    <span class="s1">NVIC_DisableIRQ</span><span class="s6">(</span><span class="s1">DMA_IRQn</span><span class="s6">);    </span><span class="s0">//Deshabilitacion de interupcion por DMA</span>
<a name="l53"><span class="ln">53   </span></a>    <span class="s1">GPDMA_Init</span><span class="s6">();    </span><span class="s0">//Inicializacion del controlador GPDMA</span>
<a name="l54"><span class="ln">54   </span></a>
<a name="l55"><span class="ln">55   </span></a>    <span class="s1">cfgDAC_LLI0_CH0</span><span class="s6">.</span><span class="s1">SrcAddr </span><span class="s6">= (</span><span class="s1">uint32_t</span><span class="s6">)</span><span class="s1">dac_samples</span><span class="s6">; </span><span class="s0">//Direccion de Fuente de datos (Memoria)</span>
<a name="l56"><span class="ln">56   </span></a>    <span class="s1">cfgDAC_LLI0_CH0</span><span class="s6">.</span><span class="s1">DstAddr </span><span class="s6">= (</span><span class="s1">uint32_t</span><span class="s6">)&amp;(</span><span class="s1">LPC_DAC</span><span class="s6">-&gt;</span><span class="s1">DACR</span><span class="s6">); </span><span class="s0">//Direccion de destino de datos(Periferico)</span>
<a name="l57"><span class="ln">57   </span></a>    <span class="s1">cfgDAC_LLI0_CH0</span><span class="s6">.</span><span class="s1">NextLLI </span><span class="s6">= (</span><span class="s1">uint32_t</span><span class="s6">)&amp;</span><span class="s1">cfgDAC_LLI0_CH0</span><span class="s6">; </span><span class="s0">//Proxima direccion de destino de datos: LLI Repetitiva</span>
<a name="l58"><span class="ln">58   </span></a>    <span class="s1">cfgDAC_LLI0_CH0</span><span class="s6">.</span><span class="s1">Control </span><span class="s6">= (</span><span class="s1">NUM_WAVE_SAMPLES </span><span class="s6">&lt;&lt; </span><span class="s4">0</span><span class="s6">)      </span><span class="s0">//Tamaño de la transferencia de la LLI</span>
<a name="l59"><span class="ln">59   </span></a>                            <span class="s6">| (</span><span class="s4">2 </span><span class="s6">&lt;&lt; </span><span class="s4">18</span><span class="s6">)                   </span><span class="s0">//Ancho de la transferencia Fuente (32 bit)</span>
<a name="l60"><span class="ln">60   </span></a>                            <span class="s6">| (</span><span class="s4">2 </span><span class="s6">&lt;&lt; </span><span class="s4">21</span><span class="s6">)                   </span><span class="s0">//Ancho de la transferencia Destino (32 bit)</span>
<a name="l61"><span class="ln">61   </span></a>                            <span class="s6">| (</span><span class="s4">1 </span><span class="s6">&lt;&lt; </span><span class="s4">26</span><span class="s6">)                   </span><span class="s0">//SI=1: Con incremento de la direccion de Fuente</span>
<a name="l62"><span class="ln">62   </span></a>                            <span class="s6">&amp; </span><span class="s1">~</span><span class="s6">(</span><span class="s4">1 </span><span class="s6">&lt;&lt; </span><span class="s4">27</span><span class="s6">);                 </span><span class="s0">//DI=0: Sin incremento de la direccion de Destino</span>
<a name="l63"><span class="ln">63   </span></a>
<a name="l64"><span class="ln">64   </span></a>
<a name="l65"><span class="ln">65   </span></a>    <span class="s1">cfgDAC_DMA_CH0</span><span class="s6">.</span><span class="s1">ChannelNum </span><span class="s6">= </span><span class="s4">0</span><span class="s6">;    </span><span class="s0">//Seleccion del canal de transferencia</span>
<a name="l66"><span class="ln">66   </span></a>    <span class="s1">cfgDAC_DMA_CH0</span><span class="s6">.</span><span class="s1">SrcConn </span><span class="s6">= </span><span class="s4">0</span><span class="s6">;    </span><span class="s0">//Periferico de fuente de datos (Sin Uso)</span>
<a name="l67"><span class="ln">67   </span></a>    <span class="s1">cfgDAC_DMA_CH0</span><span class="s6">.</span><span class="s1">DstConn </span><span class="s6">= </span><span class="s1">GPDMA_CONN_DAC</span><span class="s6">;    </span><span class="s0">//Periferico de destino de datos (DAC)</span>
<a name="l68"><span class="ln">68   </span></a>    <span class="s1">cfgDAC_DMA_CH0</span><span class="s6">.</span><span class="s1">SrcMemAddr </span><span class="s6">= (</span><span class="s1">uint32_t</span><span class="s6">)</span><span class="s1">dac_samples</span><span class="s6">;    </span><span class="s0">//Direccion de fuente de datos en memoria</span>
<a name="l69"><span class="ln">69   </span></a>    <span class="s1">cfgDAC_DMA_CH0</span><span class="s6">.</span><span class="s1">DstMemAddr </span><span class="s6">= </span><span class="s4">0</span><span class="s6">;    </span><span class="s0">//Direccion de destino de datos en memoria(Sin Uso)</span>
<a name="l70"><span class="ln">70   </span></a>    <span class="s1">cfgDAC_DMA_CH0</span><span class="s6">.</span><span class="s1">TransferType </span><span class="s6">= </span><span class="s1">GPDMA_TRANSFERTYPE_M2P</span><span class="s6">;    </span><span class="s0">//Tipo de transferencia (Memoria a Periferico)</span>
<a name="l71"><span class="ln">71   </span></a>    <span class="s1">cfgDAC_DMA_CH0</span><span class="s6">.</span><span class="s1">TransferSize </span><span class="s6">= </span><span class="s1">NUM_WAVE_SAMPLES</span><span class="s6">;    </span><span class="s0">//Tamaño de transferencia de datos</span>
<a name="l72"><span class="ln">72   </span></a>    <span class="s1">cfgDAC_DMA_CH0</span><span class="s6">.</span><span class="s1">TransferWidth </span><span class="s4">0</span><span class="s6">;    </span><span class="s0">//Ancho de transferencia de datos (Sin Uso)</span>
<a name="l73"><span class="ln">73   </span></a>    <span class="s1">cfgDAC_DMA_CH0</span><span class="s6">.</span><span class="s1">DMALLI </span><span class="s6">= (</span><span class="s1">uint32_t</span><span class="s6">)&amp;</span><span class="s1">cfgDAC_LLI0_CH0</span><span class="s6">;    </span><span class="s0">//Lista enlazada incial</span>
<a name="l74"><span class="ln">74   </span></a>    <span class="s1">GPDMA_Setup</span><span class="s6">(&amp;</span><span class="s1">cfgDAC_DMA_CH0</span><span class="s6">);    </span><span class="s0">//Configuracion del canal 0 de DMA</span>
<a name="l75"><span class="ln">75   </span></a>    <span class="s5">return</span><span class="s6">;</span>
<a name="l76"><span class="ln">76   </span></a><span class="s6">}</span>
<a name="l77"><span class="ln">77   </span></a><span class="s5">void </span><span class="s1">DMA_IRQHandler</span><span class="s6">(</span><span class="s5">void</span><span class="s6">){</span>
<a name="l78"><span class="ln">78   </span></a>    <span class="s5">if</span><span class="s6">(</span><span class="s1">GPDMA_IntGetStatus</span><span class="s6">(</span><span class="s1">GPDMA_STAT_INT</span><span class="s6">, </span><span class="s4">0</span><span class="s6">)){</span>
<a name="l79"><span class="ln">79   </span></a>        <span class="s5">if</span><span class="s6">(</span><span class="s1">GPDMA_Int_Get_Status</span><span class="s6">(</span><span class="s1">GPDMA_STAT_INTTC</span><span class="s6">, </span><span class="s4">0</span><span class="s6">)){    </span><span class="s0">//Verifica interrupcion por cuenta terminal</span>
<a name="l80"><span class="ln">80   </span></a>            <span class="s1">GPDMA_ClearPending</span><span class="s6">(</span><span class="s1">GPDMA_STATCLR_INTTC</span><span class="s6">, </span><span class="s4">0</span><span class="s6">);    </span><span class="s0">//Limpia la bandera de interrupcion por cuenta terminal</span>
<a name="l81"><span class="ln">81   </span></a>        <span class="s6">}</span>
<a name="l82"><span class="ln">82   </span></a>        <span class="s5">if</span><span class="s6">(</span><span class="s1">GPDMA_IntGetStatus</span><span class="s6">(</span><span class="s1">GPDMA_STAT_INTERR</span><span class="s6">, </span><span class="s4">0</span><span class="s6">)){    </span><span class="s0">//Verifica Interrupcion por error terminal</span>
<a name="l83"><span class="ln">83   </span></a>            <span class="s1">GPDMA_ClearPending</span><span class="s6">(</span><span class="s1">GPDMA_STATCLR_INTERR</span><span class="s6">, </span><span class="s4">7</span><span class="s6">);    </span><span class="s0">//Limpia la bandera de interrupcion por error terminal</span>
<a name="l84"><span class="ln">84   </span></a>        <span class="s6">}</span>
<a name="l85"><span class="ln">85   </span></a>    <span class="s6">}</span>
<a name="l86"><span class="ln">86   </span></a>    <span class="s5">return</span><span class="s6">;</span>
<a name="l87"><span class="ln">87   </span></a><span class="s6">}</span></pre>
</body>
</html>