set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
	{{"Slow Model"} {DivideConquer4b.vho DivideConquer4b_vhd.sdo}}
	{{"Fast Model"} {DivideConquer4b_fast.vho DivideConquer4b_vhd_fast.sdo}}
}
