INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:14:48 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : bicg
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.463ns  (required time - arrival time)
  Source:                 buffer19/outs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Destination:            buffer12/fifo/Memory_reg[1][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.200ns  (clk rise@7.200ns - clk rise@0.000ns)
  Data Path Delay:        5.420ns  (logic 1.096ns (20.223%)  route 4.324ns (79.777%))
  Logic Levels:           10  (CARRY4=1 LUT2=2 LUT3=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.683 - 7.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=862, unset)          0.508     0.508    buffer19/clk
    SLICE_X69Y113        FDRE                                         r  buffer19/outs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y113        FDRE (Prop_fdre_C_Q)         0.198     0.706 r  buffer19/outs_reg[1]/Q
                         net (fo=5, routed)           0.418     1.124    buffer19/control/Q[1]
    SLICE_X70Y114        LUT2 (Prop_lut2_I0_O)        0.121     1.245 r  buffer19/control/result0_carry_i_6/O
                         net (fo=1, routed)           0.000     1.245    cmpi1/S[0]
    SLICE_X70Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     1.483 r  cmpi1/result0_carry/CO[3]
                         net (fo=19, routed)          0.777     2.259    control_merge0/tehb/control/CO[0]
    SLICE_X60Y117        LUT6 (Prop_lut6_I4_O)        0.043     2.302 f  control_merge0/tehb/control/transmitValue_i_2__21/O
                         net (fo=10, routed)          0.466     2.768    control_merge1/tehb/control/transmitValue_reg_16
    SLICE_X65Y116        LUT5 (Prop_lut5_I2_O)        0.043     2.811 f  control_merge1/tehb/control/Full_i_2__0/O
                         net (fo=11, routed)          0.450     3.261    fork6/control/generateBlocks[1].regblock/transmitValue_reg_5
    SLICE_X66Y114        LUT2 (Prop_lut2_I1_O)        0.045     3.306 r  fork6/control/generateBlocks[1].regblock/a_loadEn_INST_0_i_3/O
                         net (fo=5, routed)           0.384     3.691    fork6/control/generateBlocks[1].regblock/transmitValue_reg_2
    SLICE_X60Y114        LUT6 (Prop_lut6_I0_O)        0.126     3.817 f  fork6/control/generateBlocks[1].regblock/a_loadEn_INST_0_i_5/O
                         net (fo=17, routed)          0.327     4.144    fork6/control/generateBlocks[1].regblock/transmitValue_reg_1
    SLICE_X60Y114        LUT5 (Prop_lut5_I3_O)        0.043     4.187 f  fork6/control/generateBlocks[1].regblock/a_loadEn_INST_0_i_1/O
                         net (fo=39, routed)          0.649     4.836    buffer12/fifo/Head_reg[1]_0
    SLICE_X56Y105        LUT5 (Prop_lut5_I1_O)        0.043     4.879 r  buffer12/fifo/Head[1]_i_2__0/O
                         net (fo=8, routed)           0.301     5.180    buffer12/fifo/Empty_reg_1
    SLICE_X56Y104        LUT5 (Prop_lut5_I2_O)        0.054     5.234 f  buffer12/fifo/Tail[1]_i_2__1/O
                         net (fo=6, routed)           0.304     5.538    buffer12/fifo/Tail[1]_i_2__1_n_0
    SLICE_X56Y103        LUT3 (Prop_lut3_I2_O)        0.142     5.680 r  buffer12/fifo/Memory[1][4]_i_1/O
                         net (fo=5, routed)           0.248     5.928    buffer12/fifo/Memory[1]_1
    SLICE_X54Y103        FDRE                                         r  buffer12/fifo/Memory_reg[1][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.200     7.200 r  
                                                      0.000     7.200 r  clk (IN)
                         net (fo=862, unset)          0.483     7.683    buffer12/fifo/clk
    SLICE_X54Y103        FDRE                                         r  buffer12/fifo/Memory_reg[1][0]/C
                         clock pessimism              0.000     7.683    
                         clock uncertainty           -0.035     7.647    
    SLICE_X54Y103        FDRE (Setup_fdre_C_CE)      -0.257     7.390    buffer12/fifo/Memory_reg[1][0]
  -------------------------------------------------------------------
                         required time                          7.390    
                         arrival time                          -5.928    
  -------------------------------------------------------------------
                         slack                                  1.463    




