# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_3.srcs/sources_1/new/Carry_genertor.v" \
"../../../../project_3.srcs/sources_1/new/Error_Tolerant_Adder.v" \
"../../../../project_3.srcs/sources_1/new/Full_Adder.v" \
"../../../../project_3.srcs/sources_1/new/sum_generator.v" \
"../../../../project_3.srcs/sim_1/new/Error_Tolerant_adder_test_bench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
