set_max_delay 4.0 -through [get_ports {clk0}] -to clk* -ignore_clock_latency -reset_path
