===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 23.7704 seconds

  ----User Time----  ----Wall Time----  ----Name----
    4.8326 ( 16.5%)    4.8326 ( 20.3%)  FIR Parser
   12.4057 ( 42.3%)    8.7707 ( 36.9%)  'firrtl.circuit' Pipeline
    0.7430 (  2.5%)    0.7430 (  3.1%)    EmitMetadata
    2.2615 (  7.7%)    1.1317 (  4.8%)    'firrtl.module' Pipeline
    2.0196 (  6.9%)    1.0148 (  4.3%)      CSE
    0.0013 (  0.0%)    0.0008 (  0.0%)        (A) DominanceInfo
    0.2371 (  0.8%)    0.1229 (  0.5%)      LowerCHIRRTL
    0.1439 (  0.5%)    0.1439 (  0.6%)    InferWidths
    0.8858 (  3.0%)    0.8858 (  3.7%)    InferResets
    0.0509 (  0.2%)    0.0509 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.1022 (  0.3%)    0.1022 (  0.4%)    PrefixModules
    0.0518 (  0.2%)    0.0518 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.7361 (  2.5%)    0.7361 (  3.1%)    LowerFIRRTLTypes
    3.2960 ( 11.2%)    1.6526 (  7.0%)    'firrtl.module' Pipeline
    1.2603 (  4.3%)    0.6682 (  2.8%)      ExpandWhens
    2.0304 (  6.9%)    1.0583 (  4.5%)      Canonicalizer
    0.6022 (  2.1%)    0.6022 (  2.5%)    Inliner
    1.9122 (  6.5%)    1.9122 (  8.0%)    IMConstProp
    0.0527 (  0.2%)    0.0527 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0003 (  0.0%)    0.0003 (  0.0%)    BlackBoxReader
    1.7042 (  5.8%)    0.8535 (  3.6%)    'firrtl.module' Pipeline
    1.7013 (  5.8%)    0.8523 (  3.6%)      Canonicalizer
    1.3907 (  4.7%)    1.3907 (  5.9%)  LowerFIRRTLToHW
    0.3211 (  1.1%)    0.3211 (  1.4%)  HWMemSimImpl
    3.2722 ( 11.1%)    1.6373 (  6.9%)  'hw.module' Pipeline
    0.0956 (  0.3%)    0.0530 (  0.2%)    HWCleanup
    1.0172 (  3.5%)    0.5140 (  2.2%)    CSE
    0.0019 (  0.0%)    0.0010 (  0.0%)      (A) DominanceInfo
    2.1280 (  7.3%)    1.0752 (  4.5%)    Canonicalizer
    0.0204 (  0.1%)    0.0112 (  0.0%)    HWLegalizeModules
    0.5971 (  2.0%)    0.5971 (  2.5%)  HWLegalizeNames
    0.6190 (  2.1%)    0.3099 (  1.3%)  'hw.module' Pipeline
    0.6149 (  2.1%)    0.3083 (  1.3%)    PrettifyVerilog
    5.8945 ( 20.1%)    5.8945 ( 24.8%)  ExportVerilog emission
    0.0116 (  0.0%)    0.0116 (  0.0%)  Rest
   29.3495 (100.0%)   23.7704 (100.0%)  Total

{
  totalTime: 23.817,
  maxMemory: 811536384
}
