library std;
library ieee;
use ieee.std_logic_1164.all;
library work;
use work.components_init.all;

entity se9 is
  port (
	--Doesn't need a clock as whenever the input comes, output should be given. It is a combinational circuit

	di : in std_logic_vector(8 downto 0);
	do : out std_logic_vector(15 downto 0)
  ) ;
end entity ; -- se9 

architecture SE9 of se9 is

begin
do(8 downto 0) <= di(8 downto 0);
do(9) <= di(5);
do(10) <= di(5);
do(11) <= di(5);
do(12) <= di(5);
do(13) <= di(5);
do(14) <= di(5);
do(15) <= di(5);

end architecture ; -- SE9
