

================================================================
== Synthesis Summary Report of 'loop_uhat_sparse'
================================================================
+ General Information: 
    * Date:           Fri Aug  2 15:04:20 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        sparsefpgaimp
    * Solution:       loop_uhat_sparse_imp (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z007s-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------------------+--------+-------+---------+-----------+----------+---------+-------+----------+------------+-----------+-------------+--------------+-----+
    |                     Modules                    |  Issue |       | Latency |  Latency  | Iteration|         |  Trip |          |            |           |             |              |     |
    |                     & Loops                    |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count | Pipelined|    BRAM    |    DSP    |      FF     |      LUT     | URAM|
    +------------------------------------------------+--------+-------+---------+-----------+----------+---------+-------+----------+------------+-----------+-------------+--------------+-----+
    |+ loop_uhat_sparse                              |  Timing|  -0.49|        -|          -|         -|        -|      -|        no|  764 (764%)|  99 (150%)|  18313 (63%)|  18500 (128%)|    -|
    | + loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1    |  Timing|  -0.49|    85247|  8.525e+05|         -|    85247|      -|        no|           -|          -|    120 (~0%)|      159 (1%)|    -|
    |  o VITIS_LOOP_57_1                             |      II|   7.30|    85245|  8.524e+05|        11|        5|  17048|       yes|           -|          -|            -|             -|    -|
    | + loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6    |       -|   0.23|    17052|  1.705e+05|         -|    17052|      -|        no|           -|          -|    172 (~0%)|      902 (6%)|    -|
    |  o VITIS_LOOP_96_6                             |       -|   7.30|    17050|  1.705e+05|         4|        1|  17048|       yes|           -|          -|            -|             -|    -|
    | o VITIS_LOOP_66_2                              |       -|   7.30|        -|          -|         -|        -|      -|        no|           -|          -|            -|             -|    -|
    |  + loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3   |       -|   0.01|    17145|  1.714e+05|         -|    17145|      -|        no|           -|          -|     480 (1%)|     110 (~0%)|    -|
    |   o VITIS_LOOP_70_3                            |       -|   7.30|    17143|  1.714e+05|        97|        1|  17048|       yes|           -|          -|            -|             -|    -|
    |    + pow_generic_double_s                      |      II|   0.01|       87|    870.000|         -|        1|      -|       yes|    30 (30%)|  85 (128%)|  14821 (51%)|   13419 (93%)|    -|
    |  o VITIS_LOOP_74_4                             |       -|   7.30|        -|          -|         -|        -|      -|        no|           -|          -|            -|             -|    -|
    |   + loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5  |       -|   0.00|        -|          -|         -|        -|      -|        no|           -|          -|     526 (1%)|      258 (1%)|    -|
    |    o VITIS_LOOP_83_5                           |      II|   7.30|        -|          -|        18|        7|      -|       yes|           -|          -|            -|             -|    -|
    |   + pow_generic_double_s                       |      II|   0.01|       87|    870.000|         -|        1|      -|       yes|    30 (30%)|  85 (128%)|  14821 (51%)|   13419 (93%)|    -|
    +------------------------------------------------+--------+-------+---------+-----------+----------+---------+-------+----------+------------+-----------+-------------+--------------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+----------------+------------+---------------+--------+----------+
| Interface      | Data Width | Address Width | Offset | Register |
+----------------+------------+---------------+--------+----------+
| s_axi_CTRL_BUS | 32         | 6             | 16     | 0        |
+----------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+----------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface      | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+----------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_CTRL_BUS | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_CTRL_BUS | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_CTRL_BUS | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_CTRL_BUS | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_CTRL_BUS | ELEMENTS | 0x10   | 32    | W      | Data signal of ELEMENTS          |                                                                      |
| s_axi_CTRL_BUS | tol_1    | 0x18   | 32    | W      | Data signal of tol               |                                                                      |
| s_axi_CTRL_BUS | tol_2    | 0x1c   | 32    | W      | Data signal of tol               |                                                                      |
| s_axi_CTRL_BUS | L_exp_1  | 0x24   | 32    | W      | Data signal of L_exp             |                                                                      |
| s_axi_CTRL_BUS | L_exp_2  | 0x28   | 32    | W      | Data signal of L_exp             |                                                                      |
| s_axi_CTRL_BUS | R_exp_1  | 0x30   | 32    | W      | Data signal of R_exp             |                                                                      |
| s_axi_CTRL_BUS | R_exp_2  | 0x34   | 32    | W      | Data signal of R_exp             |                                                                      |
+----------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* AXIS
+-----------+-----------+---------------+-------+-------+-------+--------+-------+--------+
| Interface | Direction | Register Mode | TDATA | TKEEP | TLAST | TREADY | TSTRB | TVALID |
+-----------+-----------+---------------+-------+-------+-------+--------+-------+--------+
| inStream  | in        | both          | 64    | 8     | 1     | 1      | 8     | 1      |
| outStream | out       | both          | 64    | 8     | 1     | 1      | 8     | 1      |
+-----------+-----------+---------------+-------+-------+-------+--------+-------+--------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-----------+-----------+--------------------------------------------------------+
| Argument  | Direction | Datatype                                               |
+-----------+-----------+--------------------------------------------------------+
| inStream  | in        | stream<hls::axis<ap_int<64>, 0, 0, 0, '8', false>, 0>& |
| outStream | out       | stream<hls::axis<ap_int<64>, 0, 0, 0, '8', false>, 0>& |
| ELEMENTS  | in        | int                                                    |
| tol       | in        | double                                                 |
| L_exp     | in        | double                                                 |
| R_exp     | in        | double                                                 |
+-----------+-----------+--------------------------------------------------------+

* SW-to-HW Mapping
+-----------+----------------+-----------+------------------------------------+
| Argument  | HW Interface   | HW Type   | HW Info                            |
+-----------+----------------+-----------+------------------------------------+
| inStream  | inStream       | interface |                                    |
| outStream | outStream      | interface |                                    |
| ELEMENTS  | s_axi_CTRL_BUS | register  | name=ELEMENTS offset=0x10 range=32 |
| tol       | s_axi_CTRL_BUS | register  | name=tol_1 offset=0x18 range=32    |
| tol       | s_axi_CTRL_BUS | register  | name=tol_2 offset=0x1c range=32    |
| L_exp     | s_axi_CTRL_BUS | register  | name=L_exp_1 offset=0x24 range=32  |
| L_exp     | s_axi_CTRL_BUS | register  | name=L_exp_2 offset=0x28 range=32  |
| R_exp     | s_axi_CTRL_BUS | register  | name=R_exp_1 offset=0x30 range=32  |
| R_exp     | s_axi_CTRL_BUS | register  | name=R_exp_2 offset=0x34 range=32  |
+-----------+----------------+-----------+------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.


================================================================
== Bind Op Report
================================================================
+------------------------------------------------------------+-----+--------+---------------+------+-----------+---------+
| Name                                                       | DSP | Pragma | Variable      | Op   | Impl      | Latency |
+------------------------------------------------------------+-----+--------+---------------+------+-----------+---------+
| + loop_uhat_sparse                                         | 99  |        |               |      |           |         |
|   dadddsub_64ns_64ns_64_7_full_dsp_1_U76                   | 3   |        | error         | dadd | fulldsp   | 6       |
|   add_ln78_fu_495_p2                                       |     |        | add_ln78      | add  | fabric    | 0       |
|   dmul_64ns_64ns_64_7_max_dsp_1_U77                        | 11  |        | uhat_f        | dmul | maxdsp    | 6       |
|   dadddsub_64ns_64ns_64_7_full_dsp_1_U76                   | 3   |        | deviation     | dadd | fulldsp   | 6       |
|   dmul_64ns_64ns_64_7_max_dsp_1_U77                        | 11  |        | mul3          | dmul | maxdsp    | 6       |
|   dadddsub_64ns_64ns_64_7_full_dsp_1_U76                   | 3   |        | error_3       | dadd | fulldsp   | 6       |
|  + loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1               | 0   |        |               |      |           |         |
|    add_ln57_fu_168_p2                                      |     |        | add_ln57      | add  | fabric    | 0       |
|  + loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3               | 0   |        |               |      |           |         |
|    add_ln70_fu_160_p2                                      |     |        | add_ln70      | add  | fabric    | 0       |
|   + pow_generic_double_s (grp_pow_generic_double_s_fu_111) | 85  |        |               |      |           |         |
|     b_exp_fu_1317_p2                                       |     |        | b_exp         | add  | fabric    | 0       |
|     m_exp_fu_1692_p2                                       |     |        | m_exp         | add  | fabric    | 0       |
|     add_ln373_fu_1537_p2                                   |     |        | add_ln373     | add  | fabric    | 0       |
|     sub_ln422_fu_1543_p2                                   |     |        | sub_ln422     | sub  | fabric    | 0       |
|     b_exp_1_fu_1347_p2                                     |     |        | b_exp_1       | add  | fabric    | 0       |
|     mul_12s_80ns_90_5_1_U12                                | 5   |        | Elog2         | mul  | auto      | 4       |
|     mul_54s_6ns_54_5_1_U18                                 | 3   |        | mul_ln516     | mul  | auto      | 4       |
|     mul_71ns_4ns_75_5_1_U26                                |     |        | mul_ln44      | mul  | auto      | 4       |
|     mul_73ns_6ns_79_5_1_U19                                | 4   |        | mul_ln44_1    | mul  | auto      | 4       |
|     mul_83ns_6ns_89_5_1_U23                                | 5   |        | mul_ln44_2    | mul  | auto      | 4       |
|     mul_92ns_6ns_98_5_1_U25                                | 5   |        | mul_ln44_3    | mul  | auto      | 4       |
|     mul_87ns_6ns_93_5_1_U24                                | 5   |        | mul_ln44_4    | mul  | auto      | 4       |
|     mul_82ns_6ns_88_5_1_U22                                | 5   |        | mul_ln44_5    | mul  | auto      | 4       |
|     add_ln44_6_fu_1300_p2                                  |     |        | add_ln44_6    | add  | fabric    | 0       |
|     mul_77ns_6ns_83_5_1_U20                                | 4   |        | mul_ln44_6    | mul  | auto      | 4       |
|     sub_ln44_6_fu_1399_p2                                  |     |        | sub_ln44_6    | sub  | fabric    | 0       |
|     add_ln209_fu_1462_p2                                   |     |        | add_ln209     | add  | fabric    | 0       |
|     add_ln209_1_fu_1467_p2                                 |     |        | add_ln209_1   | add  | fabric    | 0       |
|     add_ln209_4_fu_1436_p2                                 |     |        | add_ln209_4   | add  | fabric    | 0       |
|     mul_40ns_40ns_80_2_1_U14                               | 5   |        | mul_ln522     | mul  | auto      | 1       |
|     sub_ln522_fu_1592_p2                                   |     |        | sub_ln522     | sub  | fabric    | 0       |
|     e_frac_1_fu_1679_p2                                    |     |        | e_frac_1      | sub  | fabric    | 0       |
|     mul_77s_54s_130_5_1_U21                                | 15  |        | m_frac_l      | mul  | auto      | 4       |
|     sub_ln545_fu_2046_p2                                   |     |        | sub_ln545     | sub  | fabric    | 0       |
|     mac_muladd_16s_15ns_19s_31_4_1_U27                     | 1   |        | mul_ln563     | mul  | dsp_slice | 3       |
|     mac_muladd_16s_15ns_19s_31_4_1_U27                     | 1   |        | add_ln563     | add  | dsp_slice | 3       |
|     add_ln563_1_fu_2251_p2                                 |     |        | add_ln563_1   | add  | fabric    | 0       |
|     mul_13s_71s_71_5_1_U13                                 | 4   |        | mul_ln568     | mul  | auto      | 4       |
|     m_diff_fu_2287_p2                                      |     |        | m_diff        | sub  | fabric    | 0       |
|     exp_Z4_m_1_fu_2362_p2                                  |     |        | exp_Z4_m_1    | add  | fabric    | 0       |
|     mul_43ns_36ns_79_3_1_U15                               | 6   |        | mul_ln258     | mul  | auto      | 2       |
|     add_ln265_fu_2405_p2                                   |     |        | add_ln265     | add  | fabric    | 0       |
|     exp_Z2P_m_1_fu_2414_p2                                 |     |        | exp_Z2P_m_1   | add  | fabric    | 0       |
|     mul_49ns_44ns_93_5_1_U16                               | 9   |        | mul_ln277     | mul  | auto      | 4       |
|     add_ln280_fu_2478_p2                                   |     |        | add_ln280     | add  | fabric    | 0       |
|     exp_Z1P_m_1_l_fu_2487_p2                               |     |        | exp_Z1P_m_1_l | add  | fabric    | 0       |
|     add_ln616_fu_2521_p2                                   |     |        | add_ln616     | add  | fabric    | 0       |
|     mul_50ns_50ns_100_5_1_U17                              | 9   |        | mul_ln616     | mul  | auto      | 4       |
|     add_ln616_1_fu_2536_p2                                 |     |        | add_ln616_1   | add  | fabric    | 0       |
|     r_exp_1_fu_2550_p2                                     |     |        | r_exp_1       | add  | fabric    | 0       |
|     out_exp_fu_2644_p2                                     |     |        | out_exp       | add  | fabric    | 0       |
|  + loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6               | 0   |        |               |      |           |         |
|    add_ln96_fu_138_p2                                      |     |        | add_ln96      | add  | fabric    | 0       |
|    sub_ln140_fu_194_p2                                     |     |        | sub_ln140     | sub  | fabric    | 0       |
|    sub_ln140_1_fu_206_p2                                   |     |        | sub_ln140_1   | sub  | fabric    | 0       |
|    sub_ln140_2_fu_368_p2                                   |     |        | sub_ln140_2   | sub  | fabric    | 0       |
|  + loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5               | 0   |        |               |      |           |         |
|    add_ln83_fu_143_p2                                      |     |        | add_ln83      | add  | fabric    | 0       |
|  + pow_generic_double_s (grp_pow_generic_double_s_fu_344)  | 85  |        |               |      |           |         |
|    b_exp_fu_1317_p2                                        |     |        | b_exp         | add  | fabric    | 0       |
|    m_exp_fu_1692_p2                                        |     |        | m_exp         | add  | fabric    | 0       |
|    add_ln373_fu_1537_p2                                    |     |        | add_ln373     | add  | fabric    | 0       |
|    sub_ln422_fu_1543_p2                                    |     |        | sub_ln422     | sub  | fabric    | 0       |
|    b_exp_1_fu_1347_p2                                      |     |        | b_exp_1       | add  | fabric    | 0       |
|    mul_12s_80ns_90_5_1_U12                                 | 5   |        | Elog2         | mul  | auto      | 4       |
|    mul_54s_6ns_54_5_1_U18                                  | 3   |        | mul_ln516     | mul  | auto      | 4       |
|    mul_71ns_4ns_75_5_1_U26                                 |     |        | mul_ln44      | mul  | auto      | 4       |
|    mul_73ns_6ns_79_5_1_U19                                 | 4   |        | mul_ln44_1    | mul  | auto      | 4       |
|    mul_83ns_6ns_89_5_1_U23                                 | 5   |        | mul_ln44_2    | mul  | auto      | 4       |
|    mul_92ns_6ns_98_5_1_U25                                 | 5   |        | mul_ln44_3    | mul  | auto      | 4       |
|    mul_87ns_6ns_93_5_1_U24                                 | 5   |        | mul_ln44_4    | mul  | auto      | 4       |
|    mul_82ns_6ns_88_5_1_U22                                 | 5   |        | mul_ln44_5    | mul  | auto      | 4       |
|    add_ln44_6_fu_1300_p2                                   |     |        | add_ln44_6    | add  | fabric    | 0       |
|    mul_77ns_6ns_83_5_1_U20                                 | 4   |        | mul_ln44_6    | mul  | auto      | 4       |
|    sub_ln44_6_fu_1399_p2                                   |     |        | sub_ln44_6    | sub  | fabric    | 0       |
|    add_ln209_fu_1462_p2                                    |     |        | add_ln209     | add  | fabric    | 0       |
|    add_ln209_1_fu_1467_p2                                  |     |        | add_ln209_1   | add  | fabric    | 0       |
|    add_ln209_4_fu_1436_p2                                  |     |        | add_ln209_4   | add  | fabric    | 0       |
|    mul_40ns_40ns_80_2_1_U14                                | 5   |        | mul_ln522     | mul  | auto      | 1       |
|    sub_ln522_fu_1592_p2                                    |     |        | sub_ln522     | sub  | fabric    | 0       |
|    e_frac_1_fu_1679_p2                                     |     |        | e_frac_1      | sub  | fabric    | 0       |
|    mul_77s_54s_130_5_1_U21                                 | 15  |        | m_frac_l      | mul  | auto      | 4       |
|    sub_ln545_fu_2046_p2                                    |     |        | sub_ln545     | sub  | fabric    | 0       |
|    mac_muladd_16s_15ns_19s_31_4_1_U27                      | 1   |        | mul_ln563     | mul  | dsp_slice | 3       |
|    mac_muladd_16s_15ns_19s_31_4_1_U27                      | 1   |        | add_ln563     | add  | dsp_slice | 3       |
|    add_ln563_1_fu_2251_p2                                  |     |        | add_ln563_1   | add  | fabric    | 0       |
|    mul_13s_71s_71_5_1_U13                                  | 4   |        | mul_ln568     | mul  | auto      | 4       |
|    m_diff_fu_2287_p2                                       |     |        | m_diff        | sub  | fabric    | 0       |
|    exp_Z4_m_1_fu_2362_p2                                   |     |        | exp_Z4_m_1    | add  | fabric    | 0       |
|    mul_43ns_36ns_79_3_1_U15                                | 6   |        | mul_ln258     | mul  | auto      | 2       |
|    add_ln265_fu_2405_p2                                    |     |        | add_ln265     | add  | fabric    | 0       |
|    exp_Z2P_m_1_fu_2414_p2                                  |     |        | exp_Z2P_m_1   | add  | fabric    | 0       |
|    mul_49ns_44ns_93_5_1_U16                                | 9   |        | mul_ln277     | mul  | auto      | 4       |
|    add_ln280_fu_2478_p2                                    |     |        | add_ln280     | add  | fabric    | 0       |
|    exp_Z1P_m_1_l_fu_2487_p2                                |     |        | exp_Z1P_m_1_l | add  | fabric    | 0       |
|    add_ln616_fu_2521_p2                                    |     |        | add_ln616     | add  | fabric    | 0       |
|    mul_50ns_50ns_100_5_1_U17                               | 9   |        | mul_ln616     | mul  | auto      | 4       |
|    add_ln616_1_fu_2536_p2                                  |     |        | add_ln616_1   | add  | fabric    | 0       |
|    r_exp_1_fu_2550_p2                                      |     |        | r_exp_1       | add  | fabric    | 0       |
|    out_exp_fu_2644_p2                                      |     |        | out_exp       | add  | fabric    | 0       |
+------------------------------------------------------------+-----+--------+---------------+------+-----------+---------+


================================================================
== Storage Report
================================================================
+-----------------------------------------------------------------------------+---------------+-----------+------+------+--------+-----------------------------------------------------------------------+------+---------+------------------+
| Name                                                                        | Usage         | Type      | BRAM | URAM | Pragma | Variable                                                              | Impl | Latency | Bitwidth, Depth, |
|                                                                             |               |           |      |      |        |                                                                       |      |         | Banks            |
+-----------------------------------------------------------------------------+---------------+-----------+------+------+--------+-----------------------------------------------------------------------+------+---------+------------------+
| + loop_uhat_sparse                                                          |               |           | 764  | 0    |        |                                                                       |      |         |                  |
|   CTRL_BUS_s_axi_U                                                          | interface     | s_axilite |      |      |        |                                                                       |      |         |                  |
|   input_data_rowStart_U                                                     | ram_s2p array |           | 64   |      |        | input_data_rowStart                                                   | auto | 1       | 32, 17048, 1     |
|   input_data_colIndex_U                                                     | ram_1p array  |           | 30   |      |        | input_data_colIndex                                                   | auto | 1       | 15, 17048, 1     |
|   input_data_value_U                                                        | ram_1p array  |           | 128  |      |        | input_data_value                                                      | auto | 1       | 64, 17048, 1     |
|   input_data_L_U                                                            | ram_1p array  |           | 128  |      |        | input_data_L                                                          | auto | 1       | 64, 17048, 1     |
|   input_data_R_U                                                            | ram_1p array  |           | 128  |      |        | input_data_R                                                          | auto | 1       | 64, 17048, 1     |
|   output_data_U                                                             | ram_1p array  |           | 128  |      |        | output_data                                                           | auto | 1       | 64, 17048, 1     |
|   integral_U                                                                | ram_1p array  |           | 128  |      |        | integral                                                              | auto | 1       | 64, 17048, 1     |
|  + loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3                                |               |           | 0    | 0    |        |                                                                       |      |         |                  |
|   + pow_generic_double_s (grp_pow_generic_double_s_fu_111)                  |               |           | 30   | 0    |        |                                                                       |      |         |                  |
|     pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_U | rom_1p        |           |      |      |        | pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array | auto | 1       | 6, 64, 1         |
|     pow_reduce_anonymous_namespace_log0_lut_table_array_U                   | rom_1p        |           | 4    |      |        | pow_reduce_anonymous_namespace_log0_lut_table_array                   | auto | 1       | 109, 64, 1       |
|     pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_U    | rom_1p        |           | 3    |      |        | pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array    | auto | 1       | 105, 16, 1       |
|     pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_U    | rom_1p        |           | 3    |      |        | pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array    | auto | 1       | 102, 64, 1       |
|     pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_U   | rom_1p        |           | 3    |      |        | pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array   | auto | 1       | 97, 64, 1        |
|     pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_U   | rom_1p        |           | 3    |      |        | pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array   | auto | 1       | 92, 64, 1        |
|     pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_U   | rom_1p        |           | 3    |      |        | pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array   | auto | 1       | 87, 64, 1        |
|     pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_U   | rom_1p        |           | 3    |      |        | pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array   | auto | 1       | 82, 64, 1        |
|     pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_U   | rom_1p        |           | 3    |      |        | pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array   | auto | 1       | 77, 64, 1        |
|     pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U           | rom_1p        |           | 2    |      |        | pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array           | auto | 1       | 58, 256, 1       |
|     pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_U             | rom_2p        |           | 1    |      |        | pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array             | auto | 1       | 26, 256, 1       |
|     pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_U             | rom_1p        |           | 2    |      |        | pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array             | auto | 1       | 42, 256, 1       |
|  + pow_generic_double_s (grp_pow_generic_double_s_fu_344)                   |               |           | 30   | 0    |        |                                                                       |      |         |                  |
|    pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_U  | rom_1p        |           |      |      |        | pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array | auto | 1       | 6, 64, 1         |
|    pow_reduce_anonymous_namespace_log0_lut_table_array_U                    | rom_1p        |           | 4    |      |        | pow_reduce_anonymous_namespace_log0_lut_table_array                   | auto | 1       | 109, 64, 1       |
|    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_U     | rom_1p        |           | 3    |      |        | pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array    | auto | 1       | 105, 16, 1       |
|    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_U     | rom_1p        |           | 3    |      |        | pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array    | auto | 1       | 102, 64, 1       |
|    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_U    | rom_1p        |           | 3    |      |        | pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array   | auto | 1       | 97, 64, 1        |
|    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_U    | rom_1p        |           | 3    |      |        | pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array   | auto | 1       | 92, 64, 1        |
|    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_U    | rom_1p        |           | 3    |      |        | pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array   | auto | 1       | 87, 64, 1        |
|    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_U    | rom_1p        |           | 3    |      |        | pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array   | auto | 1       | 82, 64, 1        |
|    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_U    | rom_1p        |           | 3    |      |        | pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array   | auto | 1       | 77, 64, 1        |
|    pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U            | rom_1p        |           | 2    |      |        | pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array           | auto | 1       | 58, 256, 1       |
|    pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_U              | rom_2p        |           | 1    |      |        | pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array             | auto | 1       | 26, 256, 1       |
|    pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_U              | rom_1p        |           | 2    |      |        | pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array             | auto | 1       | 42, 256, 1       |
+-----------------------------------------------------------------------------+---------------+-----------+------+------+--------+-----------------------------------------------------------------------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+----------------------------------------------+----------------------------------------------------------------------+
| Type      | Options                                      | Location                                                             |
+-----------+----------------------------------------------+----------------------------------------------------------------------+
| interface | axis port=inStream                           | sparsefpgaimp/loop_uhat_sparse.cpp:38 in loop_uhat_sparse, inStream  |
| interface | axis port=outStream                          | sparsefpgaimp/loop_uhat_sparse.cpp:39 in loop_uhat_sparse, outStream |
| interface | mode=s_axilite port=R_exp bundle=CTRL_BUS    | sparsefpgaimp/loop_uhat_sparse.cpp:40 in loop_uhat_sparse, R_exp     |
| interface | mode=s_axilite port=L_exp bundle=CTRL_BUS    | sparsefpgaimp/loop_uhat_sparse.cpp:41 in loop_uhat_sparse, L_exp     |
| interface | mode=s_axilite port=tol bundle=CTRL_BUS      | sparsefpgaimp/loop_uhat_sparse.cpp:42 in loop_uhat_sparse, tol       |
| interface | mode=s_axilite port=ELEMENTS bundle=CTRL_BUS | sparsefpgaimp/loop_uhat_sparse.cpp:43 in loop_uhat_sparse, ELEMENTS  |
| interface | mode=s_axilite port=return bundle=CTRL_BUS   | sparsefpgaimp/loop_uhat_sparse.cpp:44 in loop_uhat_sparse, return    |
+-----------+----------------------------------------------+----------------------------------------------------------------------+


