
ArgosV2_I_Save.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000184  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001660c  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001598  08016798  08016798  00026798  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08017d30  08017d30  0003043c  2**0
                  CONTENTS
  4 .ARM          00000008  08017d30  08017d30  00027d30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08017d38  08017d38  0003043c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08017d38  08017d38  00027d38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08017d3c  08017d3c  00027d3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000043c  20000000  08017d40  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00007eac  2000043c  0801817c  0003043c  2**2
                  ALLOC
 10 ._user_heap_stack 00000800  200082e8  0801817c  000382e8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0003043c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0003faf9  00000000  00000000  00030465  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00008209  00000000  00000000  0006ff5e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00002780  00000000  00000000  00078168  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000023f8  00000000  00000000  0007a8e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000340c3  00000000  00000000  0007cce0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000305ed  00000000  00000000  000b0da3  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000f705e  00000000  00000000  000e1390  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001d83ee  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000b2b8  00000000  00000000  001d846c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000043c 	.word	0x2000043c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0801677c 	.word	0x0801677c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000440 	.word	0x20000440
 80001c4:	0801677c 	.word	0x0801677c

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000316:	f1a4 0401 	sub.w	r4, r4, #1
 800031a:	d1e9      	bne.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpun>:
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x10>
 8000a8e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a92:	d10a      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000a94:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	d102      	bne.n	8000aa4 <__aeabi_dcmpun+0x20>
 8000a9e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa2:	d102      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	f04f 0001 	mov.w	r0, #1
 8000aae:	4770      	bx	lr

08000ab0 <__aeabi_d2iz>:
 8000ab0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ab4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ab8:	d215      	bcs.n	8000ae6 <__aeabi_d2iz+0x36>
 8000aba:	d511      	bpl.n	8000ae0 <__aeabi_d2iz+0x30>
 8000abc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ac0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ac4:	d912      	bls.n	8000aec <__aeabi_d2iz+0x3c>
 8000ac6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aca:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ace:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ad2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ad6:	fa23 f002 	lsr.w	r0, r3, r2
 8000ada:	bf18      	it	ne
 8000adc:	4240      	negne	r0, r0
 8000ade:	4770      	bx	lr
 8000ae0:	f04f 0000 	mov.w	r0, #0
 8000ae4:	4770      	bx	lr
 8000ae6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aea:	d105      	bne.n	8000af8 <__aeabi_d2iz+0x48>
 8000aec:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000af0:	bf08      	it	eq
 8000af2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000af6:	4770      	bx	lr
 8000af8:	f04f 0000 	mov.w	r0, #0
 8000afc:	4770      	bx	lr
 8000afe:	bf00      	nop

08000b00 <__aeabi_uldivmod>:
 8000b00:	b953      	cbnz	r3, 8000b18 <__aeabi_uldivmod+0x18>
 8000b02:	b94a      	cbnz	r2, 8000b18 <__aeabi_uldivmod+0x18>
 8000b04:	2900      	cmp	r1, #0
 8000b06:	bf08      	it	eq
 8000b08:	2800      	cmpeq	r0, #0
 8000b0a:	bf1c      	itt	ne
 8000b0c:	f04f 31ff 	movne.w	r1, #4294967295
 8000b10:	f04f 30ff 	movne.w	r0, #4294967295
 8000b14:	f000 b974 	b.w	8000e00 <__aeabi_idiv0>
 8000b18:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b1c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b20:	f000 f806 	bl	8000b30 <__udivmoddi4>
 8000b24:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b28:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b2c:	b004      	add	sp, #16
 8000b2e:	4770      	bx	lr

08000b30 <__udivmoddi4>:
 8000b30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b34:	468c      	mov	ip, r1
 8000b36:	4604      	mov	r4, r0
 8000b38:	9e08      	ldr	r6, [sp, #32]
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d14b      	bne.n	8000bd6 <__udivmoddi4+0xa6>
 8000b3e:	428a      	cmp	r2, r1
 8000b40:	4615      	mov	r5, r2
 8000b42:	d967      	bls.n	8000c14 <__udivmoddi4+0xe4>
 8000b44:	fab2 f282 	clz	r2, r2
 8000b48:	b14a      	cbz	r2, 8000b5e <__udivmoddi4+0x2e>
 8000b4a:	f1c2 0720 	rsb	r7, r2, #32
 8000b4e:	fa01 f302 	lsl.w	r3, r1, r2
 8000b52:	fa20 f707 	lsr.w	r7, r0, r7
 8000b56:	4095      	lsls	r5, r2
 8000b58:	ea47 0c03 	orr.w	ip, r7, r3
 8000b5c:	4094      	lsls	r4, r2
 8000b5e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000b62:	fbbc f7fe 	udiv	r7, ip, lr
 8000b66:	fa1f f885 	uxth.w	r8, r5
 8000b6a:	fb0e c317 	mls	r3, lr, r7, ip
 8000b6e:	fb07 f908 	mul.w	r9, r7, r8
 8000b72:	0c21      	lsrs	r1, r4, #16
 8000b74:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000b78:	4599      	cmp	r9, r3
 8000b7a:	d909      	bls.n	8000b90 <__udivmoddi4+0x60>
 8000b7c:	18eb      	adds	r3, r5, r3
 8000b7e:	f107 31ff 	add.w	r1, r7, #4294967295
 8000b82:	f080 811c 	bcs.w	8000dbe <__udivmoddi4+0x28e>
 8000b86:	4599      	cmp	r9, r3
 8000b88:	f240 8119 	bls.w	8000dbe <__udivmoddi4+0x28e>
 8000b8c:	3f02      	subs	r7, #2
 8000b8e:	442b      	add	r3, r5
 8000b90:	eba3 0309 	sub.w	r3, r3, r9
 8000b94:	fbb3 f0fe 	udiv	r0, r3, lr
 8000b98:	fb0e 3310 	mls	r3, lr, r0, r3
 8000b9c:	fb00 f108 	mul.w	r1, r0, r8
 8000ba0:	b2a4      	uxth	r4, r4
 8000ba2:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ba6:	42a1      	cmp	r1, r4
 8000ba8:	d909      	bls.n	8000bbe <__udivmoddi4+0x8e>
 8000baa:	192c      	adds	r4, r5, r4
 8000bac:	f100 33ff 	add.w	r3, r0, #4294967295
 8000bb0:	f080 8107 	bcs.w	8000dc2 <__udivmoddi4+0x292>
 8000bb4:	42a1      	cmp	r1, r4
 8000bb6:	f240 8104 	bls.w	8000dc2 <__udivmoddi4+0x292>
 8000bba:	3802      	subs	r0, #2
 8000bbc:	442c      	add	r4, r5
 8000bbe:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000bc2:	2700      	movs	r7, #0
 8000bc4:	1a64      	subs	r4, r4, r1
 8000bc6:	b11e      	cbz	r6, 8000bd0 <__udivmoddi4+0xa0>
 8000bc8:	2300      	movs	r3, #0
 8000bca:	40d4      	lsrs	r4, r2
 8000bcc:	e9c6 4300 	strd	r4, r3, [r6]
 8000bd0:	4639      	mov	r1, r7
 8000bd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bd6:	428b      	cmp	r3, r1
 8000bd8:	d909      	bls.n	8000bee <__udivmoddi4+0xbe>
 8000bda:	2e00      	cmp	r6, #0
 8000bdc:	f000 80ec 	beq.w	8000db8 <__udivmoddi4+0x288>
 8000be0:	2700      	movs	r7, #0
 8000be2:	e9c6 0100 	strd	r0, r1, [r6]
 8000be6:	4638      	mov	r0, r7
 8000be8:	4639      	mov	r1, r7
 8000bea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bee:	fab3 f783 	clz	r7, r3
 8000bf2:	2f00      	cmp	r7, #0
 8000bf4:	d148      	bne.n	8000c88 <__udivmoddi4+0x158>
 8000bf6:	428b      	cmp	r3, r1
 8000bf8:	d302      	bcc.n	8000c00 <__udivmoddi4+0xd0>
 8000bfa:	4282      	cmp	r2, r0
 8000bfc:	f200 80fb 	bhi.w	8000df6 <__udivmoddi4+0x2c6>
 8000c00:	1a84      	subs	r4, r0, r2
 8000c02:	eb61 0303 	sbc.w	r3, r1, r3
 8000c06:	2001      	movs	r0, #1
 8000c08:	469c      	mov	ip, r3
 8000c0a:	2e00      	cmp	r6, #0
 8000c0c:	d0e0      	beq.n	8000bd0 <__udivmoddi4+0xa0>
 8000c0e:	e9c6 4c00 	strd	r4, ip, [r6]
 8000c12:	e7dd      	b.n	8000bd0 <__udivmoddi4+0xa0>
 8000c14:	b902      	cbnz	r2, 8000c18 <__udivmoddi4+0xe8>
 8000c16:	deff      	udf	#255	; 0xff
 8000c18:	fab2 f282 	clz	r2, r2
 8000c1c:	2a00      	cmp	r2, #0
 8000c1e:	f040 808f 	bne.w	8000d40 <__udivmoddi4+0x210>
 8000c22:	2701      	movs	r7, #1
 8000c24:	1b49      	subs	r1, r1, r5
 8000c26:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8000c2a:	fa1f f985 	uxth.w	r9, r5
 8000c2e:	fbb1 fef8 	udiv	lr, r1, r8
 8000c32:	fb08 111e 	mls	r1, r8, lr, r1
 8000c36:	fb09 f00e 	mul.w	r0, r9, lr
 8000c3a:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8000c3e:	ea4c 4301 	orr.w	r3, ip, r1, lsl #16
 8000c42:	4298      	cmp	r0, r3
 8000c44:	d907      	bls.n	8000c56 <__udivmoddi4+0x126>
 8000c46:	18eb      	adds	r3, r5, r3
 8000c48:	f10e 31ff 	add.w	r1, lr, #4294967295
 8000c4c:	d202      	bcs.n	8000c54 <__udivmoddi4+0x124>
 8000c4e:	4298      	cmp	r0, r3
 8000c50:	f200 80cd 	bhi.w	8000dee <__udivmoddi4+0x2be>
 8000c54:	468e      	mov	lr, r1
 8000c56:	1a1b      	subs	r3, r3, r0
 8000c58:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c5c:	fb08 3310 	mls	r3, r8, r0, r3
 8000c60:	fb09 f900 	mul.w	r9, r9, r0
 8000c64:	b2a4      	uxth	r4, r4
 8000c66:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c6a:	45a1      	cmp	r9, r4
 8000c6c:	d907      	bls.n	8000c7e <__udivmoddi4+0x14e>
 8000c6e:	192c      	adds	r4, r5, r4
 8000c70:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c74:	d202      	bcs.n	8000c7c <__udivmoddi4+0x14c>
 8000c76:	45a1      	cmp	r9, r4
 8000c78:	f200 80b6 	bhi.w	8000de8 <__udivmoddi4+0x2b8>
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	eba4 0409 	sub.w	r4, r4, r9
 8000c82:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
 8000c86:	e79e      	b.n	8000bc6 <__udivmoddi4+0x96>
 8000c88:	f1c7 0520 	rsb	r5, r7, #32
 8000c8c:	40bb      	lsls	r3, r7
 8000c8e:	fa22 fc05 	lsr.w	ip, r2, r5
 8000c92:	ea4c 0c03 	orr.w	ip, ip, r3
 8000c96:	fa21 f405 	lsr.w	r4, r1, r5
 8000c9a:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c9e:	fbb4 f9fe 	udiv	r9, r4, lr
 8000ca2:	fa1f f88c 	uxth.w	r8, ip
 8000ca6:	fb0e 4419 	mls	r4, lr, r9, r4
 8000caa:	fa20 f305 	lsr.w	r3, r0, r5
 8000cae:	40b9      	lsls	r1, r7
 8000cb0:	fb09 fa08 	mul.w	sl, r9, r8
 8000cb4:	4319      	orrs	r1, r3
 8000cb6:	0c0b      	lsrs	r3, r1, #16
 8000cb8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000cbc:	45a2      	cmp	sl, r4
 8000cbe:	fa02 f207 	lsl.w	r2, r2, r7
 8000cc2:	fa00 f307 	lsl.w	r3, r0, r7
 8000cc6:	d90b      	bls.n	8000ce0 <__udivmoddi4+0x1b0>
 8000cc8:	eb1c 0404 	adds.w	r4, ip, r4
 8000ccc:	f109 30ff 	add.w	r0, r9, #4294967295
 8000cd0:	f080 8088 	bcs.w	8000de4 <__udivmoddi4+0x2b4>
 8000cd4:	45a2      	cmp	sl, r4
 8000cd6:	f240 8085 	bls.w	8000de4 <__udivmoddi4+0x2b4>
 8000cda:	f1a9 0902 	sub.w	r9, r9, #2
 8000cde:	4464      	add	r4, ip
 8000ce0:	eba4 040a 	sub.w	r4, r4, sl
 8000ce4:	fbb4 f0fe 	udiv	r0, r4, lr
 8000ce8:	fb0e 4410 	mls	r4, lr, r0, r4
 8000cec:	fb00 fa08 	mul.w	sl, r0, r8
 8000cf0:	b289      	uxth	r1, r1
 8000cf2:	ea41 4404 	orr.w	r4, r1, r4, lsl #16
 8000cf6:	45a2      	cmp	sl, r4
 8000cf8:	d908      	bls.n	8000d0c <__udivmoddi4+0x1dc>
 8000cfa:	eb1c 0404 	adds.w	r4, ip, r4
 8000cfe:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d02:	d26b      	bcs.n	8000ddc <__udivmoddi4+0x2ac>
 8000d04:	45a2      	cmp	sl, r4
 8000d06:	d969      	bls.n	8000ddc <__udivmoddi4+0x2ac>
 8000d08:	3802      	subs	r0, #2
 8000d0a:	4464      	add	r4, ip
 8000d0c:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d10:	fba0 8902 	umull	r8, r9, r0, r2
 8000d14:	eba4 040a 	sub.w	r4, r4, sl
 8000d18:	454c      	cmp	r4, r9
 8000d1a:	4641      	mov	r1, r8
 8000d1c:	46ce      	mov	lr, r9
 8000d1e:	d354      	bcc.n	8000dca <__udivmoddi4+0x29a>
 8000d20:	d051      	beq.n	8000dc6 <__udivmoddi4+0x296>
 8000d22:	2e00      	cmp	r6, #0
 8000d24:	d069      	beq.n	8000dfa <__udivmoddi4+0x2ca>
 8000d26:	1a5a      	subs	r2, r3, r1
 8000d28:	eb64 040e 	sbc.w	r4, r4, lr
 8000d2c:	fa04 f505 	lsl.w	r5, r4, r5
 8000d30:	fa22 f307 	lsr.w	r3, r2, r7
 8000d34:	40fc      	lsrs	r4, r7
 8000d36:	431d      	orrs	r5, r3
 8000d38:	e9c6 5400 	strd	r5, r4, [r6]
 8000d3c:	2700      	movs	r7, #0
 8000d3e:	e747      	b.n	8000bd0 <__udivmoddi4+0xa0>
 8000d40:	4095      	lsls	r5, r2
 8000d42:	f1c2 0320 	rsb	r3, r2, #32
 8000d46:	fa21 f003 	lsr.w	r0, r1, r3
 8000d4a:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8000d4e:	fbb0 f7f8 	udiv	r7, r0, r8
 8000d52:	fa1f f985 	uxth.w	r9, r5
 8000d56:	fb08 0017 	mls	r0, r8, r7, r0
 8000d5a:	fa24 f303 	lsr.w	r3, r4, r3
 8000d5e:	4091      	lsls	r1, r2
 8000d60:	fb07 fc09 	mul.w	ip, r7, r9
 8000d64:	430b      	orrs	r3, r1
 8000d66:	0c19      	lsrs	r1, r3, #16
 8000d68:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000d6c:	458c      	cmp	ip, r1
 8000d6e:	fa04 f402 	lsl.w	r4, r4, r2
 8000d72:	d907      	bls.n	8000d84 <__udivmoddi4+0x254>
 8000d74:	1869      	adds	r1, r5, r1
 8000d76:	f107 30ff 	add.w	r0, r7, #4294967295
 8000d7a:	d231      	bcs.n	8000de0 <__udivmoddi4+0x2b0>
 8000d7c:	458c      	cmp	ip, r1
 8000d7e:	d92f      	bls.n	8000de0 <__udivmoddi4+0x2b0>
 8000d80:	3f02      	subs	r7, #2
 8000d82:	4429      	add	r1, r5
 8000d84:	eba1 010c 	sub.w	r1, r1, ip
 8000d88:	fbb1 f0f8 	udiv	r0, r1, r8
 8000d8c:	fb08 1c10 	mls	ip, r8, r0, r1
 8000d90:	fb00 fe09 	mul.w	lr, r0, r9
 8000d94:	b299      	uxth	r1, r3
 8000d96:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000d9a:	458e      	cmp	lr, r1
 8000d9c:	d907      	bls.n	8000dae <__udivmoddi4+0x27e>
 8000d9e:	1869      	adds	r1, r5, r1
 8000da0:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da4:	d218      	bcs.n	8000dd8 <__udivmoddi4+0x2a8>
 8000da6:	458e      	cmp	lr, r1
 8000da8:	d916      	bls.n	8000dd8 <__udivmoddi4+0x2a8>
 8000daa:	3802      	subs	r0, #2
 8000dac:	4429      	add	r1, r5
 8000dae:	eba1 010e 	sub.w	r1, r1, lr
 8000db2:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000db6:	e73a      	b.n	8000c2e <__udivmoddi4+0xfe>
 8000db8:	4637      	mov	r7, r6
 8000dba:	4630      	mov	r0, r6
 8000dbc:	e708      	b.n	8000bd0 <__udivmoddi4+0xa0>
 8000dbe:	460f      	mov	r7, r1
 8000dc0:	e6e6      	b.n	8000b90 <__udivmoddi4+0x60>
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	e6fb      	b.n	8000bbe <__udivmoddi4+0x8e>
 8000dc6:	4543      	cmp	r3, r8
 8000dc8:	d2ab      	bcs.n	8000d22 <__udivmoddi4+0x1f2>
 8000dca:	ebb8 0102 	subs.w	r1, r8, r2
 8000dce:	eb69 020c 	sbc.w	r2, r9, ip
 8000dd2:	3801      	subs	r0, #1
 8000dd4:	4696      	mov	lr, r2
 8000dd6:	e7a4      	b.n	8000d22 <__udivmoddi4+0x1f2>
 8000dd8:	4618      	mov	r0, r3
 8000dda:	e7e8      	b.n	8000dae <__udivmoddi4+0x27e>
 8000ddc:	4608      	mov	r0, r1
 8000dde:	e795      	b.n	8000d0c <__udivmoddi4+0x1dc>
 8000de0:	4607      	mov	r7, r0
 8000de2:	e7cf      	b.n	8000d84 <__udivmoddi4+0x254>
 8000de4:	4681      	mov	r9, r0
 8000de6:	e77b      	b.n	8000ce0 <__udivmoddi4+0x1b0>
 8000de8:	3802      	subs	r0, #2
 8000dea:	442c      	add	r4, r5
 8000dec:	e747      	b.n	8000c7e <__udivmoddi4+0x14e>
 8000dee:	f1ae 0e02 	sub.w	lr, lr, #2
 8000df2:	442b      	add	r3, r5
 8000df4:	e72f      	b.n	8000c56 <__udivmoddi4+0x126>
 8000df6:	4638      	mov	r0, r7
 8000df8:	e707      	b.n	8000c0a <__udivmoddi4+0xda>
 8000dfa:	4637      	mov	r7, r6
 8000dfc:	e6e8      	b.n	8000bd0 <__udivmoddi4+0xa0>
 8000dfe:	bf00      	nop

08000e00 <__aeabi_idiv0>:
 8000e00:	4770      	bx	lr
 8000e02:	bf00      	nop

08000e04 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e04:	b480      	push	{r7}
 8000e06:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e08:	4b04      	ldr	r3, [pc, #16]	; (8000e1c <__NVIC_GetPriorityGrouping+0x18>)
 8000e0a:	68db      	ldr	r3, [r3, #12]
 8000e0c:	0a1b      	lsrs	r3, r3, #8
 8000e0e:	f003 0307 	and.w	r3, r3, #7
}
 8000e12:	4618      	mov	r0, r3
 8000e14:	46bd      	mov	sp, r7
 8000e16:	bc80      	pop	{r7}
 8000e18:	4770      	bx	lr
 8000e1a:	bf00      	nop
 8000e1c:	e000ed00 	.word	0xe000ed00

08000e20 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e20:	b480      	push	{r7}
 8000e22:	b083      	sub	sp, #12
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	4603      	mov	r3, r0
 8000e28:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	db0b      	blt.n	8000e4a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e32:	79fb      	ldrb	r3, [r7, #7]
 8000e34:	f003 021f 	and.w	r2, r3, #31
 8000e38:	4906      	ldr	r1, [pc, #24]	; (8000e54 <__NVIC_EnableIRQ+0x34>)
 8000e3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e3e:	095b      	lsrs	r3, r3, #5
 8000e40:	2001      	movs	r0, #1
 8000e42:	fa00 f202 	lsl.w	r2, r0, r2
 8000e46:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000e4a:	bf00      	nop
 8000e4c:	370c      	adds	r7, #12
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	bc80      	pop	{r7}
 8000e52:	4770      	bx	lr
 8000e54:	e000e100 	.word	0xe000e100

08000e58 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e58:	b480      	push	{r7}
 8000e5a:	b083      	sub	sp, #12
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	4603      	mov	r3, r0
 8000e60:	6039      	str	r1, [r7, #0]
 8000e62:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	db0a      	blt.n	8000e82 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e6c:	683b      	ldr	r3, [r7, #0]
 8000e6e:	b2da      	uxtb	r2, r3
 8000e70:	490c      	ldr	r1, [pc, #48]	; (8000ea4 <__NVIC_SetPriority+0x4c>)
 8000e72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e76:	0112      	lsls	r2, r2, #4
 8000e78:	b2d2      	uxtb	r2, r2
 8000e7a:	440b      	add	r3, r1
 8000e7c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e80:	e00a      	b.n	8000e98 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e82:	683b      	ldr	r3, [r7, #0]
 8000e84:	b2da      	uxtb	r2, r3
 8000e86:	4908      	ldr	r1, [pc, #32]	; (8000ea8 <__NVIC_SetPriority+0x50>)
 8000e88:	79fb      	ldrb	r3, [r7, #7]
 8000e8a:	f003 030f 	and.w	r3, r3, #15
 8000e8e:	3b04      	subs	r3, #4
 8000e90:	0112      	lsls	r2, r2, #4
 8000e92:	b2d2      	uxtb	r2, r2
 8000e94:	440b      	add	r3, r1
 8000e96:	761a      	strb	r2, [r3, #24]
}
 8000e98:	bf00      	nop
 8000e9a:	370c      	adds	r7, #12
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	bc80      	pop	{r7}
 8000ea0:	4770      	bx	lr
 8000ea2:	bf00      	nop
 8000ea4:	e000e100 	.word	0xe000e100
 8000ea8:	e000ed00 	.word	0xe000ed00

08000eac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000eac:	b480      	push	{r7}
 8000eae:	b089      	sub	sp, #36	; 0x24
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	60f8      	str	r0, [r7, #12]
 8000eb4:	60b9      	str	r1, [r7, #8]
 8000eb6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000eb8:	68fb      	ldr	r3, [r7, #12]
 8000eba:	f003 0307 	and.w	r3, r3, #7
 8000ebe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ec0:	69fb      	ldr	r3, [r7, #28]
 8000ec2:	f1c3 0307 	rsb	r3, r3, #7
 8000ec6:	2b04      	cmp	r3, #4
 8000ec8:	bf28      	it	cs
 8000eca:	2304      	movcs	r3, #4
 8000ecc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ece:	69fb      	ldr	r3, [r7, #28]
 8000ed0:	3304      	adds	r3, #4
 8000ed2:	2b06      	cmp	r3, #6
 8000ed4:	d902      	bls.n	8000edc <NVIC_EncodePriority+0x30>
 8000ed6:	69fb      	ldr	r3, [r7, #28]
 8000ed8:	3b03      	subs	r3, #3
 8000eda:	e000      	b.n	8000ede <NVIC_EncodePriority+0x32>
 8000edc:	2300      	movs	r3, #0
 8000ede:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ee0:	f04f 32ff 	mov.w	r2, #4294967295
 8000ee4:	69bb      	ldr	r3, [r7, #24]
 8000ee6:	fa02 f303 	lsl.w	r3, r2, r3
 8000eea:	43da      	mvns	r2, r3
 8000eec:	68bb      	ldr	r3, [r7, #8]
 8000eee:	401a      	ands	r2, r3
 8000ef0:	697b      	ldr	r3, [r7, #20]
 8000ef2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ef4:	f04f 31ff 	mov.w	r1, #4294967295
 8000ef8:	697b      	ldr	r3, [r7, #20]
 8000efa:	fa01 f303 	lsl.w	r3, r1, r3
 8000efe:	43d9      	mvns	r1, r3
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f04:	4313      	orrs	r3, r2
         );
}
 8000f06:	4618      	mov	r0, r3
 8000f08:	3724      	adds	r7, #36	; 0x24
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	bc80      	pop	{r7}
 8000f0e:	4770      	bx	lr

08000f10 <LL_TIM_DisableARRPreload>:
  * @rmtoll CR1          ARPE          LL_TIM_DisableARRPreload
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableARRPreload(TIM_TypeDef *TIMx)
{
 8000f10:	b480      	push	{r7}
 8000f12:	b083      	sub	sp, #12
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	601a      	str	r2, [r3, #0]
}
 8000f24:	bf00      	nop
 8000f26:	370c      	adds	r7, #12
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	bc80      	pop	{r7}
 8000f2c:	4770      	bx	lr

08000f2e <LL_TIM_SetClockSource>:
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
{
 8000f2e:	b480      	push	{r7}
 8000f30:	b083      	sub	sp, #12
 8000f32:	af00      	add	r7, sp, #0
 8000f34:	6078      	str	r0, [r7, #4]
 8000f36:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	689b      	ldr	r3, [r3, #8]
 8000f3c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000f40:	f023 0307 	bic.w	r3, r3, #7
 8000f44:	683a      	ldr	r2, [r7, #0]
 8000f46:	431a      	orrs	r2, r3
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	609a      	str	r2, [r3, #8]
}
 8000f4c:	bf00      	nop
 8000f4e:	370c      	adds	r7, #12
 8000f50:	46bd      	mov	sp, r7
 8000f52:	bc80      	pop	{r7}
 8000f54:	4770      	bx	lr

08000f56 <LL_TIM_SetTriggerOutput>:
  *         @arg @ref LL_TIM_TRGO_OC3REF
  *         @arg @ref LL_TIM_TRGO_OC4REF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
 8000f56:	b480      	push	{r7}
 8000f58:	b083      	sub	sp, #12
 8000f5a:	af00      	add	r7, sp, #0
 8000f5c:	6078      	str	r0, [r7, #4]
 8000f5e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	685b      	ldr	r3, [r3, #4]
 8000f64:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8000f68:	683b      	ldr	r3, [r7, #0]
 8000f6a:	431a      	orrs	r2, r3
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	605a      	str	r2, [r3, #4]
}
 8000f70:	bf00      	nop
 8000f72:	370c      	adds	r7, #12
 8000f74:	46bd      	mov	sp, r7
 8000f76:	bc80      	pop	{r7}
 8000f78:	4770      	bx	lr

08000f7a <LL_TIM_DisableMasterSlaveMode>:
  * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
 8000f7a:	b480      	push	{r7}
 8000f7c:	b083      	sub	sp, #12
 8000f7e:	af00      	add	r7, sp, #0
 8000f80:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	689b      	ldr	r3, [r3, #8]
 8000f86:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	609a      	str	r2, [r3, #8]
}
 8000f8e:	bf00      	nop
 8000f90:	370c      	adds	r7, #12
 8000f92:	46bd      	mov	sp, r7
 8000f94:	bc80      	pop	{r7}
 8000f96:	4770      	bx	lr

08000f98 <LL_TIM_EnableIT_UPDATE>:
  * @rmtoll DIER         UIE           LL_TIM_EnableIT_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableIT_UPDATE(TIM_TypeDef *TIMx)
{
 8000f98:	b480      	push	{r7}
 8000f9a:	b083      	sub	sp, #12
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	68db      	ldr	r3, [r3, #12]
 8000fa4:	f043 0201 	orr.w	r2, r3, #1
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	60da      	str	r2, [r3, #12]
}
 8000fac:	bf00      	nop
 8000fae:	370c      	adds	r7, #12
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	bc80      	pop	{r7}
 8000fb4:	4770      	bx	lr
	...

08000fb8 <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
  *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000fb8:	b480      	push	{r7}
 8000fba:	b085      	sub	sp, #20
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8000fc0:	4b08      	ldr	r3, [pc, #32]	; (8000fe4 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000fc2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000fc4:	4907      	ldr	r1, [pc, #28]	; (8000fe4 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	4313      	orrs	r3, r2
 8000fca:	640b      	str	r3, [r1, #64]	; 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8000fcc:	4b05      	ldr	r3, [pc, #20]	; (8000fe4 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000fce:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	4013      	ands	r3, r2
 8000fd4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000fd6:	68fb      	ldr	r3, [r7, #12]
}
 8000fd8:	bf00      	nop
 8000fda:	3714      	adds	r7, #20
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	bc80      	pop	{r7}
 8000fe0:	4770      	bx	lr
 8000fe2:	bf00      	nop
 8000fe4:	40023800 	.word	0x40023800

08000fe8 <HAL_GPIO_EXTI_Callback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{ // Strobe CHK
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b082      	sub	sp, #8
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	4603      	mov	r3, r0
 8000ff0:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin & STROBE0_Pin)
 8000ff2:	88fb      	ldrh	r3, [r7, #6]
 8000ff4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d00c      	beq.n	8001016 <HAL_GPIO_EXTI_Callback+0x2e>
	{
		HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 8000ffc:	2101      	movs	r1, #1
 8000ffe:	4835      	ldr	r0, [pc, #212]	; (80010d4 <HAL_GPIO_EXTI_Callback+0xec>)
 8001000:	f005 fb0b 	bl	800661a <HAL_GPIO_TogglePin>
		stbchk0 = 1;
 8001004:	4b34      	ldr	r3, [pc, #208]	; (80010d8 <HAL_GPIO_EXTI_Callback+0xf0>)
 8001006:	2201      	movs	r2, #1
 8001008:	701a      	strb	r2, [r3, #0]
		stb0++;
 800100a:	4b34      	ldr	r3, [pc, #208]	; (80010dc <HAL_GPIO_EXTI_Callback+0xf4>)
 800100c:	881b      	ldrh	r3, [r3, #0]
 800100e:	3301      	adds	r3, #1
 8001010:	b29a      	uxth	r2, r3
 8001012:	4b32      	ldr	r3, [pc, #200]	; (80010dc <HAL_GPIO_EXTI_Callback+0xf4>)
 8001014:	801a      	strh	r2, [r3, #0]
	}
	if (GPIO_Pin & STROBE1_Pin)
 8001016:	88fb      	ldrh	r3, [r7, #6]
 8001018:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800101c:	2b00      	cmp	r3, #0
 800101e:	d00c      	beq.n	800103a <HAL_GPIO_EXTI_Callback+0x52>
	{
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8001020:	2180      	movs	r1, #128	; 0x80
 8001022:	482c      	ldr	r0, [pc, #176]	; (80010d4 <HAL_GPIO_EXTI_Callback+0xec>)
 8001024:	f005 faf9 	bl	800661a <HAL_GPIO_TogglePin>
		stbchk1 = 1;
 8001028:	4b2d      	ldr	r3, [pc, #180]	; (80010e0 <HAL_GPIO_EXTI_Callback+0xf8>)
 800102a:	2201      	movs	r2, #1
 800102c:	701a      	strb	r2, [r3, #0]
		stb1++;
 800102e:	4b2d      	ldr	r3, [pc, #180]	; (80010e4 <HAL_GPIO_EXTI_Callback+0xfc>)
 8001030:	881b      	ldrh	r3, [r3, #0]
 8001032:	3301      	adds	r3, #1
 8001034:	b29a      	uxth	r2, r3
 8001036:	4b2b      	ldr	r3, [pc, #172]	; (80010e4 <HAL_GPIO_EXTI_Callback+0xfc>)
 8001038:	801a      	strh	r2, [r3, #0]
	}
	if (GPIO_Pin & STROBE2_Pin)
 800103a:	88fb      	ldrh	r3, [r7, #6]
 800103c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001040:	2b00      	cmp	r3, #0
 8001042:	d008      	beq.n	8001056 <HAL_GPIO_EXTI_Callback+0x6e>
	{
		//HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
		stbchk2 = 1;
 8001044:	4b28      	ldr	r3, [pc, #160]	; (80010e8 <HAL_GPIO_EXTI_Callback+0x100>)
 8001046:	2201      	movs	r2, #1
 8001048:	701a      	strb	r2, [r3, #0]
		stb2++;
 800104a:	4b28      	ldr	r3, [pc, #160]	; (80010ec <HAL_GPIO_EXTI_Callback+0x104>)
 800104c:	881b      	ldrh	r3, [r3, #0]
 800104e:	3301      	adds	r3, #1
 8001050:	b29a      	uxth	r2, r3
 8001052:	4b26      	ldr	r3, [pc, #152]	; (80010ec <HAL_GPIO_EXTI_Callback+0x104>)
 8001054:	801a      	strh	r2, [r3, #0]
	}
	if (GPIO_Pin & STROBE3_Pin)
 8001056:	88fb      	ldrh	r3, [r7, #6]
 8001058:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800105c:	2b00      	cmp	r3, #0
 800105e:	d008      	beq.n	8001072 <HAL_GPIO_EXTI_Callback+0x8a>
	{
		stbchk3 = 1;
 8001060:	4b23      	ldr	r3, [pc, #140]	; (80010f0 <HAL_GPIO_EXTI_Callback+0x108>)
 8001062:	2201      	movs	r2, #1
 8001064:	701a      	strb	r2, [r3, #0]
		stb3++;
 8001066:	4b23      	ldr	r3, [pc, #140]	; (80010f4 <HAL_GPIO_EXTI_Callback+0x10c>)
 8001068:	881b      	ldrh	r3, [r3, #0]
 800106a:	3301      	adds	r3, #1
 800106c:	b29a      	uxth	r2, r3
 800106e:	4b21      	ldr	r3, [pc, #132]	; (80010f4 <HAL_GPIO_EXTI_Callback+0x10c>)
 8001070:	801a      	strh	r2, [r3, #0]
	 {
	 stb_all++;
	 HAL_GPIO_WritePin(STROBE_DRV_GPIO_Port, STROBE_DRV_Pin, SET);
	 }
	 */
	if ((stbchk0 == 1 && stbchk1) == 1 || (stbchk2 == 1 && stbchk3 == 1)) // if (stbchk0 == 1 && stbchk1 == 1 && stbchk2 == 1 && stbchk3 == 1)
 8001072:	4b19      	ldr	r3, [pc, #100]	; (80010d8 <HAL_GPIO_EXTI_Callback+0xf0>)
 8001074:	781b      	ldrb	r3, [r3, #0]
 8001076:	2b01      	cmp	r3, #1
 8001078:	d105      	bne.n	8001086 <HAL_GPIO_EXTI_Callback+0x9e>
 800107a:	4b19      	ldr	r3, [pc, #100]	; (80010e0 <HAL_GPIO_EXTI_Callback+0xf8>)
 800107c:	781b      	ldrb	r3, [r3, #0]
 800107e:	2b00      	cmp	r3, #0
 8001080:	d001      	beq.n	8001086 <HAL_GPIO_EXTI_Callback+0x9e>
 8001082:	2301      	movs	r3, #1
 8001084:	e000      	b.n	8001088 <HAL_GPIO_EXTI_Callback+0xa0>
 8001086:	2300      	movs	r3, #0
 8001088:	2b01      	cmp	r3, #1
 800108a:	d007      	beq.n	800109c <HAL_GPIO_EXTI_Callback+0xb4>
 800108c:	4b16      	ldr	r3, [pc, #88]	; (80010e8 <HAL_GPIO_EXTI_Callback+0x100>)
 800108e:	781b      	ldrb	r3, [r3, #0]
 8001090:	2b01      	cmp	r3, #1
 8001092:	d11a      	bne.n	80010ca <HAL_GPIO_EXTI_Callback+0xe2>
 8001094:	4b16      	ldr	r3, [pc, #88]	; (80010f0 <HAL_GPIO_EXTI_Callback+0x108>)
 8001096:	781b      	ldrb	r3, [r3, #0]
 8001098:	2b01      	cmp	r3, #1
 800109a:	d116      	bne.n	80010ca <HAL_GPIO_EXTI_Callback+0xe2>
	{
		HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 800109c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80010a0:	480c      	ldr	r0, [pc, #48]	; (80010d4 <HAL_GPIO_EXTI_Callback+0xec>)
 80010a2:	f005 faba 	bl	800661a <HAL_GPIO_TogglePin>
		HAL_GPIO_WritePin(STROBE_DRV_GPIO_Port, STROBE_DRV_Pin, GPIO_PIN_SET);
 80010a6:	2201      	movs	r2, #1
 80010a8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80010ac:	4812      	ldr	r0, [pc, #72]	; (80010f8 <HAL_GPIO_EXTI_Callback+0x110>)
 80010ae:	f005 fa9c 	bl	80065ea <HAL_GPIO_WritePin>
		stbchk0 = 0;
 80010b2:	4b09      	ldr	r3, [pc, #36]	; (80010d8 <HAL_GPIO_EXTI_Callback+0xf0>)
 80010b4:	2200      	movs	r2, #0
 80010b6:	701a      	strb	r2, [r3, #0]
		stbchk1 = 0;
 80010b8:	4b09      	ldr	r3, [pc, #36]	; (80010e0 <HAL_GPIO_EXTI_Callback+0xf8>)
 80010ba:	2200      	movs	r2, #0
 80010bc:	701a      	strb	r2, [r3, #0]
		stbchk2 = 0;
 80010be:	4b0a      	ldr	r3, [pc, #40]	; (80010e8 <HAL_GPIO_EXTI_Callback+0x100>)
 80010c0:	2200      	movs	r2, #0
 80010c2:	701a      	strb	r2, [r3, #0]
		stbchk3 = 0;
 80010c4:	4b0a      	ldr	r3, [pc, #40]	; (80010f0 <HAL_GPIO_EXTI_Callback+0x108>)
 80010c6:	2200      	movs	r2, #0
 80010c8:	701a      	strb	r2, [r3, #0]
	}
}
 80010ca:	bf00      	nop
 80010cc:	3708      	adds	r7, #8
 80010ce:	46bd      	mov	sp, r7
 80010d0:	bd80      	pop	{r7, pc}
 80010d2:	bf00      	nop
 80010d4:	40020400 	.word	0x40020400
 80010d8:	20000f6c 	.word	0x20000f6c
 80010dc:	20000d3c 	.word	0x20000d3c
 80010e0:	20000a18 	.word	0x20000a18
 80010e4:	2000090a 	.word	0x2000090a
 80010e8:	20001108 	.word	0x20001108
 80010ec:	20000860 	.word	0x20000860
 80010f0:	20000908 	.word	0x20000908
 80010f4:	20000f6e 	.word	0x20000f6e
 80010f8:	40021000 	.word	0x40021000

080010fc <CAN_Transmit>:

void CAN_Transmit(int data)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b082      	sub	sp, #8
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]
	TxMailBox = HAL_CAN_GetTxMailboxesFreeLevel(&hcan1);
 8001104:	4809      	ldr	r0, [pc, #36]	; (800112c <CAN_Transmit+0x30>)
 8001106:	f002 fc63 	bl	80039d0 <HAL_CAN_GetTxMailboxesFreeLevel>
 800110a:	4602      	mov	r2, r0
 800110c:	4b08      	ldr	r3, [pc, #32]	; (8001130 <CAN_Transmit+0x34>)
 800110e:	601a      	str	r2, [r3, #0]
	TxData[0] = data;
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	b2da      	uxtb	r2, r3
 8001114:	4b07      	ldr	r3, [pc, #28]	; (8001134 <CAN_Transmit+0x38>)
 8001116:	701a      	strb	r2, [r3, #0]
	HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailBox);
 8001118:	4b05      	ldr	r3, [pc, #20]	; (8001130 <CAN_Transmit+0x34>)
 800111a:	4a06      	ldr	r2, [pc, #24]	; (8001134 <CAN_Transmit+0x38>)
 800111c:	4906      	ldr	r1, [pc, #24]	; (8001138 <CAN_Transmit+0x3c>)
 800111e:	4803      	ldr	r0, [pc, #12]	; (800112c <CAN_Transmit+0x30>)
 8001120:	f002 fb7c 	bl	800381c <HAL_CAN_AddTxMessage>
}
 8001124:	bf00      	nop
 8001126:	3708      	adds	r7, #8
 8001128:	46bd      	mov	sp, r7
 800112a:	bd80      	pop	{r7, pc}
 800112c:	2000103c 	.word	0x2000103c
 8001130:	200008a4 	.word	0x200008a4
 8001134:	20000cac 	.word	0x20000cac
 8001138:	20001064 	.word	0x20001064

0800113c <ADC_Print>:
	LL_TIM_ClearFlag_UPDATE(TIM3);
	LL_TIM_EnableCounter(TIM3);
}

void ADC_Print()
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b082      	sub	sp, #8
 8001140:	af00      	add	r7, sp, #0
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*) adcValue, 4);
 8001142:	2204      	movs	r2, #4
 8001144:	491d      	ldr	r1, [pc, #116]	; (80011bc <ADC_Print+0x80>)
 8001146:	481e      	ldr	r0, [pc, #120]	; (80011c0 <ADC_Print+0x84>)
 8001148:	f001 fd44 	bl	8002bd4 <HAL_ADC_Start_DMA>
	for (int i = 0; i < 4; i++)
 800114c:	2300      	movs	r3, #0
 800114e:	607b      	str	r3, [r7, #4]
 8001150:	e008      	b.n	8001164 <ADC_Print+0x28>
	{
		HAL_DMA_PollForTransfer(&hdma_adc1, HAL_DMA_FULL_TRANSFER, 1000);
 8001152:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001156:	2100      	movs	r1, #0
 8001158:	481a      	ldr	r0, [pc, #104]	; (80011c4 <ADC_Print+0x88>)
 800115a:	f003 f95e 	bl	800441a <HAL_DMA_PollForTransfer>
	for (int i = 0; i < 4; i++)
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	3301      	adds	r3, #1
 8001162:	607b      	str	r3, [r7, #4]
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	2b03      	cmp	r3, #3
 8001168:	ddf3      	ble.n	8001152 <ADC_Print+0x16>
	}
	HAL_ADC_Stop_DMA(&hadc1);
 800116a:	4815      	ldr	r0, [pc, #84]	; (80011c0 <ADC_Print+0x84>)
 800116c:	f001 fe10 	bl	8002d90 <HAL_ADC_Stop_DMA>
	switch (setcdsvalue)
 8001170:	4b15      	ldr	r3, [pc, #84]	; (80011c8 <ADC_Print+0x8c>)
 8001172:	781b      	ldrb	r3, [r3, #0]
 8001174:	3b01      	subs	r3, #1
 8001176:	2b03      	cmp	r3, #3
 8001178:	d80a      	bhi.n	8001190 <ADC_Print+0x54>
 800117a:	a201      	add	r2, pc, #4	; (adr r2, 8001180 <ADC_Print+0x44>)
 800117c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001180:	080011a3 	.word	0x080011a3
 8001184:	080011a3 	.word	0x080011a3
 8001188:	080011a3 	.word	0x080011a3
 800118c:	080011a3 	.word	0x080011a3
	case 4:
		break;
		sprintf(buf, "#%04d%04d%04d%04d\r\n", adcValue[0], adcValue[1],
				adcValue[2], adcValue[3]);
	default:
		sprintf(buf, "#%04d%04d\r\n", adcValue[0], adcValue[1]);
 8001190:	4b0a      	ldr	r3, [pc, #40]	; (80011bc <ADC_Print+0x80>)
 8001192:	681a      	ldr	r2, [r3, #0]
 8001194:	4b09      	ldr	r3, [pc, #36]	; (80011bc <ADC_Print+0x80>)
 8001196:	685b      	ldr	r3, [r3, #4]
 8001198:	490c      	ldr	r1, [pc, #48]	; (80011cc <ADC_Print+0x90>)
 800119a:	480d      	ldr	r0, [pc, #52]	; (80011d0 <ADC_Print+0x94>)
 800119c:	f013 faaa 	bl	80146f4 <siprintf>
		break;
 80011a0:	e000      	b.n	80011a4 <ADC_Print+0x68>
		break;
 80011a2:	bf00      	nop
	}
	CDC_Transmit_FS((uint8_t*) buf, strlen(buf));
 80011a4:	480a      	ldr	r0, [pc, #40]	; (80011d0 <ADC_Print+0x94>)
 80011a6:	f7ff f80f 	bl	80001c8 <strlen>
 80011aa:	4603      	mov	r3, r0
 80011ac:	4619      	mov	r1, r3
 80011ae:	4808      	ldr	r0, [pc, #32]	; (80011d0 <ADC_Print+0x94>)
 80011b0:	f012 f8e8 	bl	8013384 <CDC_Transmit_FS>
}
 80011b4:	bf00      	nop
 80011b6:	3708      	adds	r7, #8
 80011b8:	46bd      	mov	sp, r7
 80011ba:	bd80      	pop	{r7, pc}
 80011bc:	200010f8 	.word	0x200010f8
 80011c0:	2000090c 	.word	0x2000090c
 80011c4:	200009b8 	.word	0x200009b8
 80011c8:	20000909 	.word	0x20000909
 80011cc:	08016798 	.word	0x08016798
 80011d0:	20000f70 	.word	0x20000f70

080011d4 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b082      	sub	sp, #8
 80011d8:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN 1 */
	WheelParam wP;
	memcpy(&wP, (void*) (BACKUP_FLASH_ADDR), sizeof(WheelParam));
 80011da:	4b44      	ldr	r3, [pc, #272]	; (80012ec <main+0x118>)
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	607b      	str	r3, [r7, #4]

	stb0 = 0;
 80011e0:	4b43      	ldr	r3, [pc, #268]	; (80012f0 <main+0x11c>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	801a      	strh	r2, [r3, #0]
	stb1 = 0;
 80011e6:	4b43      	ldr	r3, [pc, #268]	; (80012f4 <main+0x120>)
 80011e8:	2200      	movs	r2, #0
 80011ea:	801a      	strh	r2, [r3, #0]
	stb2 = 0;
 80011ec:	4b42      	ldr	r3, [pc, #264]	; (80012f8 <main+0x124>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	801a      	strh	r2, [r3, #0]
	stb3 = 0;
 80011f2:	4b42      	ldr	r3, [pc, #264]	; (80012fc <main+0x128>)
 80011f4:	2200      	movs	r2, #0
 80011f6:	801a      	strh	r2, [r3, #0]
	stb_all = 0;
 80011f8:	4b41      	ldr	r3, [pc, #260]	; (8001300 <main+0x12c>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	801a      	strh	r2, [r3, #0]
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80011fe:	f001 fad5 	bl	80027ac <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8001202:	f000 f895 	bl	8001330 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001206:	f000 fb63 	bl	80018d0 <MX_GPIO_Init>
	MX_DMA_Init();
 800120a:	f000 fb03 	bl	8001814 <MX_DMA_Init>
	MX_USART3_UART_Init();
 800120e:	f000 fad7 	bl	80017c0 <MX_USART3_UART_Init>
	MX_USB_DEVICE_Init();
 8001212:	f011 fd8b 	bl	8012d2c <MX_USB_DEVICE_Init>
	MX_TIM3_Init();
 8001216:	f000 fa11 	bl	800163c <MX_TIM3_Init>
	MX_ADC1_Init();
 800121a:	f000 f8d1 	bl	80013c0 <MX_ADC1_Init>
	MX_SDIO_SD_Init();
 800121e:	f000 f9b7 	bl	8001590 <MX_SDIO_SD_Init>
	MX_TIM8_Init();
 8001222:	f000 fa4b 	bl	80016bc <MX_TIM8_Init>
	MX_FATFS_Init();
 8001226:	f00b fc9f 	bl	800cb68 <MX_FATFS_Init>
	MX_LWIP_Init();
 800122a:	f00b fd87 	bl	800cd3c <MX_LWIP_Init>
	MX_SPI2_Init();
 800122e:	f000 f9cf 	bl	80015d0 <MX_SPI2_Init>
	MX_CAN1_Init();
 8001232:	f000 f941 	bl	80014b8 <MX_CAN1_Init>
	MX_USART2_UART_Init();
 8001236:	f000 fa99 	bl	800176c <MX_USART2_UART_Init>
	/* USER CODE BEGIN 2 */
	LL_TIM_EnableIT_UPDATE(TIM3);
 800123a:	4832      	ldr	r0, [pc, #200]	; (8001304 <main+0x130>)
 800123c:	f7ff feac 	bl	8000f98 <LL_TIM_EnableIT_UPDATE>
	HAL_TIM_Encoder_Start(&htim8, TIM_CHANNEL_1); // DMI TIMER
 8001240:	2100      	movs	r1, #0
 8001242:	4831      	ldr	r0, [pc, #196]	; (8001308 <main+0x134>)
 8001244:	f008 fe31 	bl	8009eaa <HAL_TIM_Encoder_Start>
	//udp_echoserver_init(); // UDP

	HAL_CAN_Start(&hcan1); // CANBUS
 8001248:	4830      	ldr	r0, [pc, #192]	; (800130c <main+0x138>)
 800124a:	f002 faa3 	bl	8003794 <HAL_CAN_Start>
	HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 800124e:	2102      	movs	r1, #2
 8001250:	482e      	ldr	r0, [pc, #184]	; (800130c <main+0x138>)
 8001252:	f002 fbf1 	bl	8003a38 <HAL_CAN_ActivateNotification>

	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	UFlag = 0;
 8001256:	4b2e      	ldr	r3, [pc, #184]	; (8001310 <main+0x13c>)
 8001258:	2200      	movs	r2, #0
 800125a:	701a      	strb	r2, [r3, #0]
	bFlag = 0;
 800125c:	4b2d      	ldr	r3, [pc, #180]	; (8001314 <main+0x140>)
 800125e:	2200      	movs	r2, #0
 8001260:	701a      	strb	r2, [r3, #0]

	while (1)
	{
		// MX_LWIP_Process();
		// UDP_INPUT();
		switch (UFlag)
 8001262:	4b2b      	ldr	r3, [pc, #172]	; (8001310 <main+0x13c>)
 8001264:	781b      	ldrb	r3, [r3, #0]
 8001266:	2b01      	cmp	r3, #1
 8001268:	d11b      	bne.n	80012a2 <main+0xce>
		{
		/* Key board Input */
		case 1:
			CDC_Transmit_FS((uint8_t*) "Input EncoderTargetCount\r\n", 26);
 800126a:	211a      	movs	r1, #26
 800126c:	482a      	ldr	r0, [pc, #168]	; (8001318 <main+0x144>)
 800126e:	f012 f889 	bl	8013384 <CDC_Transmit_FS>
			while (!EnterFlag)
 8001272:	bf00      	nop
 8001274:	4b29      	ldr	r3, [pc, #164]	; (800131c <main+0x148>)
 8001276:	781b      	ldrb	r3, [r3, #0]
 8001278:	2b00      	cmp	r3, #0
 800127a:	d0fb      	beq.n	8001274 <main+0xa0>
			{
			}
			EnterFlag = 0;
 800127c:	4b27      	ldr	r3, [pc, #156]	; (800131c <main+0x148>)
 800127e:	2200      	movs	r2, #0
 8001280:	701a      	strb	r2, [r3, #0]
			encoderval = atoi(URxbuf);
 8001282:	4827      	ldr	r0, [pc, #156]	; (8001320 <main+0x14c>)
 8001284:	f012 fcbe 	bl	8013c04 <atoi>
 8001288:	4602      	mov	r2, r0
 800128a:	4b26      	ldr	r3, [pc, #152]	; (8001324 <main+0x150>)
 800128c:	601a      	str	r2, [r3, #0]
			wP.encoderTargetCount = encoderval;
 800128e:	4b25      	ldr	r3, [pc, #148]	; (8001324 <main+0x150>)
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	607b      	str	r3, [r7, #4]
			UFlag = 0;
 8001294:	4b1e      	ldr	r3, [pc, #120]	; (8001310 <main+0x13c>)
 8001296:	2200      	movs	r2, #0
 8001298:	701a      	strb	r2, [r3, #0]
			bFlag = 0;
 800129a:	4b1e      	ldr	r3, [pc, #120]	; (8001314 <main+0x140>)
 800129c:	2200      	movs	r2, #0
 800129e:	701a      	strb	r2, [r3, #0]
			break;
 80012a0:	e002      	b.n	80012a8 <main+0xd4>
		default:
			UFlag = 0;
 80012a2:	4b1b      	ldr	r3, [pc, #108]	; (8001310 <main+0x13c>)
 80012a4:	2200      	movs	r2, #0
 80012a6:	701a      	strb	r2, [r3, #0]
		}

		if (bFlag == 1)
 80012a8:	4b1a      	ldr	r3, [pc, #104]	; (8001314 <main+0x140>)
 80012aa:	781b      	ldrb	r3, [r3, #0]
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d0d8      	beq.n	8001262 <main+0x8e>
		{
			A_PLS_CNT = TIM8->CNT;
 80012b0:	4b1d      	ldr	r3, [pc, #116]	; (8001328 <main+0x154>)
 80012b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012b4:	b21a      	sxth	r2, r3
 80012b6:	4b1d      	ldr	r3, [pc, #116]	; (800132c <main+0x158>)
 80012b8:	801a      	strh	r2, [r3, #0]

			if (A_PLS_CNT >= wP.encoderTargetCount)
 80012ba:	4b1c      	ldr	r3, [pc, #112]	; (800132c <main+0x158>)
 80012bc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80012c0:	461a      	mov	r2, r3
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	429a      	cmp	r2, r3
 80012c6:	db05      	blt.n	80012d4 <main+0x100>
			{
				TIM8->CNT = 0;
 80012c8:	4b17      	ldr	r3, [pc, #92]	; (8001328 <main+0x154>)
 80012ca:	2200      	movs	r2, #0
 80012cc:	625a      	str	r2, [r3, #36]	; 0x24
				ADC_Print();
 80012ce:	f7ff ff35 	bl	800113c <ADC_Print>
 80012d2:	e7c6      	b.n	8001262 <main+0x8e>
				//DSLR_Action(); // Driver Control
			}
			else if (A_PLS_CNT <= 0)
 80012d4:	4b15      	ldr	r3, [pc, #84]	; (800132c <main+0x158>)
 80012d6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80012da:	2b00      	cmp	r3, #0
 80012dc:	dcc1      	bgt.n	8001262 <main+0x8e>
			{
				A_PLS_CNT = 0;
 80012de:	4b13      	ldr	r3, [pc, #76]	; (800132c <main+0x158>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	801a      	strh	r2, [r3, #0]
				//B_PLS_CNT = 0;
				TIM8->CNT = 0;
 80012e4:	4b10      	ldr	r3, [pc, #64]	; (8001328 <main+0x154>)
 80012e6:	2200      	movs	r2, #0
 80012e8:	625a      	str	r2, [r3, #36]	; 0x24
		switch (UFlag)
 80012ea:	e7ba      	b.n	8001262 <main+0x8e>
 80012ec:	080e0000 	.word	0x080e0000
 80012f0:	20000d3c 	.word	0x20000d3c
 80012f4:	2000090a 	.word	0x2000090a
 80012f8:	20000860 	.word	0x20000860
 80012fc:	20000f6e 	.word	0x20000f6e
 8001300:	20000cb4 	.word	0x20000cb4
 8001304:	40000400 	.word	0x40000400
 8001308:	20000818 	.word	0x20000818
 800130c:	2000103c 	.word	0x2000103c
 8001310:	2000045d 	.word	0x2000045d
 8001314:	2000045c 	.word	0x2000045c
 8001318:	080167a4 	.word	0x080167a4
 800131c:	2000045e 	.word	0x2000045e
 8001320:	200079c4 	.word	0x200079c4
 8001324:	20000460 	.word	0x20000460
 8001328:	40010400 	.word	0x40010400
 800132c:	20000458 	.word	0x20000458

08001330 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	b092      	sub	sp, #72	; 0x48
 8001334:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct =
 8001336:	f107 0318 	add.w	r3, r7, #24
 800133a:	2230      	movs	r2, #48	; 0x30
 800133c:	2100      	movs	r1, #0
 800133e:	4618      	mov	r0, r3
 8001340:	f012 fcb2 	bl	8013ca8 <memset>
	{ 0 };
	RCC_ClkInitTypeDef RCC_ClkInitStruct =
 8001344:	1d3b      	adds	r3, r7, #4
 8001346:	2200      	movs	r2, #0
 8001348:	601a      	str	r2, [r3, #0]
 800134a:	605a      	str	r2, [r3, #4]
 800134c:	609a      	str	r2, [r3, #8]
 800134e:	60da      	str	r2, [r3, #12]
 8001350:	611a      	str	r2, [r3, #16]
	{ 0 };

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001352:	2302      	movs	r3, #2
 8001354:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001356:	2301      	movs	r3, #1
 8001358:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800135a:	2310      	movs	r3, #16
 800135c:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800135e:	2302      	movs	r3, #2
 8001360:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001362:	2300      	movs	r3, #0
 8001364:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLM = 13;
 8001366:	230d      	movs	r3, #13
 8001368:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLN = 195;
 800136a:	23c3      	movs	r3, #195	; 0xc3
 800136c:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800136e:	2302      	movs	r3, #2
 8001370:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLQ = 5;
 8001372:	2305      	movs	r3, #5
 8001374:	647b      	str	r3, [r7, #68]	; 0x44
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001376:	f107 0318 	add.w	r3, r7, #24
 800137a:	4618      	mov	r0, r3
 800137c:	f006 fad4 	bl	8007928 <HAL_RCC_OscConfig>
 8001380:	4603      	mov	r3, r0
 8001382:	2b00      	cmp	r3, #0
 8001384:	d001      	beq.n	800138a <SystemClock_Config+0x5a>
	{
		Error_Handler();
 8001386:	f000 fbb5 	bl	8001af4 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 800138a:	230f      	movs	r3, #15
 800138c:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800138e:	2302      	movs	r3, #2
 8001390:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001392:	2300      	movs	r3, #0
 8001394:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001396:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800139a:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800139c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80013a0:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80013a2:	1d3b      	adds	r3, r7, #4
 80013a4:	2103      	movs	r1, #3
 80013a6:	4618      	mov	r0, r3
 80013a8:	f006 fd0e 	bl	8007dc8 <HAL_RCC_ClockConfig>
 80013ac:	4603      	mov	r3, r0
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d001      	beq.n	80013b6 <SystemClock_Config+0x86>
	{
		Error_Handler();
 80013b2:	f000 fb9f 	bl	8001af4 <Error_Handler>
	}
}
 80013b6:	bf00      	nop
 80013b8:	3748      	adds	r7, #72	; 0x48
 80013ba:	46bd      	mov	sp, r7
 80013bc:	bd80      	pop	{r7, pc}
	...

080013c0 <MX_ADC1_Init>:
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b084      	sub	sp, #16
 80013c4:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	ADC_ChannelConfTypeDef sConfig =
 80013c6:	463b      	mov	r3, r7
 80013c8:	2200      	movs	r2, #0
 80013ca:	601a      	str	r2, [r3, #0]
 80013cc:	605a      	str	r2, [r3, #4]
 80013ce:	609a      	str	r2, [r3, #8]
 80013d0:	60da      	str	r2, [r3, #12]
	/* USER CODE BEGIN ADC1_Init 1 */

	/* USER CODE END ADC1_Init 1 */
	/** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	 */
	hadc1.Instance = ADC1;
 80013d2:	4b36      	ldr	r3, [pc, #216]	; (80014ac <MX_ADC1_Init+0xec>)
 80013d4:	4a36      	ldr	r2, [pc, #216]	; (80014b0 <MX_ADC1_Init+0xf0>)
 80013d6:	601a      	str	r2, [r3, #0]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80013d8:	4b34      	ldr	r3, [pc, #208]	; (80014ac <MX_ADC1_Init+0xec>)
 80013da:	2200      	movs	r2, #0
 80013dc:	605a      	str	r2, [r3, #4]
	hadc1.Init.Resolution = ADC_RESOLUTION_10B;
 80013de:	4b33      	ldr	r3, [pc, #204]	; (80014ac <MX_ADC1_Init+0xec>)
 80013e0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80013e4:	609a      	str	r2, [r3, #8]
	hadc1.Init.ScanConvMode = ENABLE;
 80013e6:	4b31      	ldr	r3, [pc, #196]	; (80014ac <MX_ADC1_Init+0xec>)
 80013e8:	2201      	movs	r2, #1
 80013ea:	611a      	str	r2, [r3, #16]
	hadc1.Init.ContinuousConvMode = DISABLE;
 80013ec:	4b2f      	ldr	r3, [pc, #188]	; (80014ac <MX_ADC1_Init+0xec>)
 80013ee:	2200      	movs	r2, #0
 80013f0:	761a      	strb	r2, [r3, #24]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 80013f2:	4b2e      	ldr	r3, [pc, #184]	; (80014ac <MX_ADC1_Init+0xec>)
 80013f4:	2200      	movs	r2, #0
 80013f6:	f883 2020 	strb.w	r2, [r3, #32]
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80013fa:	4b2c      	ldr	r3, [pc, #176]	; (80014ac <MX_ADC1_Init+0xec>)
 80013fc:	2200      	movs	r2, #0
 80013fe:	62da      	str	r2, [r3, #44]	; 0x2c
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001400:	4b2a      	ldr	r3, [pc, #168]	; (80014ac <MX_ADC1_Init+0xec>)
 8001402:	4a2c      	ldr	r2, [pc, #176]	; (80014b4 <MX_ADC1_Init+0xf4>)
 8001404:	629a      	str	r2, [r3, #40]	; 0x28
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001406:	4b29      	ldr	r3, [pc, #164]	; (80014ac <MX_ADC1_Init+0xec>)
 8001408:	2200      	movs	r2, #0
 800140a:	60da      	str	r2, [r3, #12]
	hadc1.Init.NbrOfConversion = 4;
 800140c:	4b27      	ldr	r3, [pc, #156]	; (80014ac <MX_ADC1_Init+0xec>)
 800140e:	2204      	movs	r2, #4
 8001410:	61da      	str	r2, [r3, #28]
	hadc1.Init.DMAContinuousRequests = DISABLE;
 8001412:	4b26      	ldr	r3, [pc, #152]	; (80014ac <MX_ADC1_Init+0xec>)
 8001414:	2200      	movs	r2, #0
 8001416:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800141a:	4b24      	ldr	r3, [pc, #144]	; (80014ac <MX_ADC1_Init+0xec>)
 800141c:	2201      	movs	r2, #1
 800141e:	615a      	str	r2, [r3, #20]
	if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001420:	4822      	ldr	r0, [pc, #136]	; (80014ac <MX_ADC1_Init+0xec>)
 8001422:	f001 fa53 	bl	80028cc <HAL_ADC_Init>
 8001426:	4603      	mov	r3, r0
 8001428:	2b00      	cmp	r3, #0
 800142a:	d001      	beq.n	8001430 <MX_ADC1_Init+0x70>
	{
		Error_Handler();
 800142c:	f000 fb62 	bl	8001af4 <Error_Handler>
	}
	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_3;
 8001430:	2303      	movs	r3, #3
 8001432:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 1;
 8001434:	2301      	movs	r3, #1
 8001436:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001438:	2300      	movs	r3, #0
 800143a:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800143c:	463b      	mov	r3, r7
 800143e:	4619      	mov	r1, r3
 8001440:	481a      	ldr	r0, [pc, #104]	; (80014ac <MX_ADC1_Init+0xec>)
 8001442:	f001 fd1b 	bl	8002e7c <HAL_ADC_ConfigChannel>
 8001446:	4603      	mov	r3, r0
 8001448:	2b00      	cmp	r3, #0
 800144a:	d001      	beq.n	8001450 <MX_ADC1_Init+0x90>
	{
		Error_Handler();
 800144c:	f000 fb52 	bl	8001af4 <Error_Handler>
	}
	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_4;
 8001450:	2304      	movs	r3, #4
 8001452:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 2;
 8001454:	2302      	movs	r3, #2
 8001456:	607b      	str	r3, [r7, #4]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001458:	463b      	mov	r3, r7
 800145a:	4619      	mov	r1, r3
 800145c:	4813      	ldr	r0, [pc, #76]	; (80014ac <MX_ADC1_Init+0xec>)
 800145e:	f001 fd0d 	bl	8002e7c <HAL_ADC_ConfigChannel>
 8001462:	4603      	mov	r3, r0
 8001464:	2b00      	cmp	r3, #0
 8001466:	d001      	beq.n	800146c <MX_ADC1_Init+0xac>
	{
		Error_Handler();
 8001468:	f000 fb44 	bl	8001af4 <Error_Handler>
	}
	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_5;
 800146c:	2305      	movs	r3, #5
 800146e:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 3;
 8001470:	2303      	movs	r3, #3
 8001472:	607b      	str	r3, [r7, #4]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001474:	463b      	mov	r3, r7
 8001476:	4619      	mov	r1, r3
 8001478:	480c      	ldr	r0, [pc, #48]	; (80014ac <MX_ADC1_Init+0xec>)
 800147a:	f001 fcff 	bl	8002e7c <HAL_ADC_ConfigChannel>
 800147e:	4603      	mov	r3, r0
 8001480:	2b00      	cmp	r3, #0
 8001482:	d001      	beq.n	8001488 <MX_ADC1_Init+0xc8>
	{
		Error_Handler();
 8001484:	f000 fb36 	bl	8001af4 <Error_Handler>
	}
	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_6;
 8001488:	2306      	movs	r3, #6
 800148a:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 4;
 800148c:	2304      	movs	r3, #4
 800148e:	607b      	str	r3, [r7, #4]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001490:	463b      	mov	r3, r7
 8001492:	4619      	mov	r1, r3
 8001494:	4805      	ldr	r0, [pc, #20]	; (80014ac <MX_ADC1_Init+0xec>)
 8001496:	f001 fcf1 	bl	8002e7c <HAL_ADC_ConfigChannel>
 800149a:	4603      	mov	r3, r0
 800149c:	2b00      	cmp	r3, #0
 800149e:	d001      	beq.n	80014a4 <MX_ADC1_Init+0xe4>
	{
		Error_Handler();
 80014a0:	f000 fb28 	bl	8001af4 <Error_Handler>
	}
	/* USER CODE BEGIN ADC1_Init 2 */

	/* USER CODE END ADC1_Init 2 */

}
 80014a4:	bf00      	nop
 80014a6:	3710      	adds	r7, #16
 80014a8:	46bd      	mov	sp, r7
 80014aa:	bd80      	pop	{r7, pc}
 80014ac:	2000090c 	.word	0x2000090c
 80014b0:	40012000 	.word	0x40012000
 80014b4:	0f000001 	.word	0x0f000001

080014b8 <MX_CAN1_Init>:
 * @brief CAN1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_CAN1_Init(void)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b08a      	sub	sp, #40	; 0x28
 80014bc:	af00      	add	r7, sp, #0
	/* USER CODE END CAN1_Init 0 */

	/* USER CODE BEGIN CAN1_Init 1 */

	/* USER CODE END CAN1_Init 1 */
	hcan1.Instance = CAN1;
 80014be:	4b31      	ldr	r3, [pc, #196]	; (8001584 <MX_CAN1_Init+0xcc>)
 80014c0:	4a31      	ldr	r2, [pc, #196]	; (8001588 <MX_CAN1_Init+0xd0>)
 80014c2:	601a      	str	r2, [r3, #0]
	hcan1.Init.Prescaler = 2;
 80014c4:	4b2f      	ldr	r3, [pc, #188]	; (8001584 <MX_CAN1_Init+0xcc>)
 80014c6:	2202      	movs	r2, #2
 80014c8:	605a      	str	r2, [r3, #4]
	hcan1.Init.Mode = CAN_MODE_NORMAL;
 80014ca:	4b2e      	ldr	r3, [pc, #184]	; (8001584 <MX_CAN1_Init+0xcc>)
 80014cc:	2200      	movs	r2, #0
 80014ce:	609a      	str	r2, [r3, #8]
	hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80014d0:	4b2c      	ldr	r3, [pc, #176]	; (8001584 <MX_CAN1_Init+0xcc>)
 80014d2:	2200      	movs	r2, #0
 80014d4:	60da      	str	r2, [r3, #12]
	hcan1.Init.TimeSeg1 = CAN_BS1_13TQ;
 80014d6:	4b2b      	ldr	r3, [pc, #172]	; (8001584 <MX_CAN1_Init+0xcc>)
 80014d8:	f44f 2240 	mov.w	r2, #786432	; 0xc0000
 80014dc:	611a      	str	r2, [r3, #16]
	hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 80014de:	4b29      	ldr	r3, [pc, #164]	; (8001584 <MX_CAN1_Init+0xcc>)
 80014e0:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80014e4:	615a      	str	r2, [r3, #20]
	hcan1.Init.TimeTriggeredMode = DISABLE;
 80014e6:	4b27      	ldr	r3, [pc, #156]	; (8001584 <MX_CAN1_Init+0xcc>)
 80014e8:	2200      	movs	r2, #0
 80014ea:	761a      	strb	r2, [r3, #24]
	hcan1.Init.AutoBusOff = DISABLE;
 80014ec:	4b25      	ldr	r3, [pc, #148]	; (8001584 <MX_CAN1_Init+0xcc>)
 80014ee:	2200      	movs	r2, #0
 80014f0:	765a      	strb	r2, [r3, #25]
	hcan1.Init.AutoWakeUp = DISABLE;
 80014f2:	4b24      	ldr	r3, [pc, #144]	; (8001584 <MX_CAN1_Init+0xcc>)
 80014f4:	2200      	movs	r2, #0
 80014f6:	769a      	strb	r2, [r3, #26]
	hcan1.Init.AutoRetransmission = DISABLE;
 80014f8:	4b22      	ldr	r3, [pc, #136]	; (8001584 <MX_CAN1_Init+0xcc>)
 80014fa:	2200      	movs	r2, #0
 80014fc:	76da      	strb	r2, [r3, #27]
	hcan1.Init.ReceiveFifoLocked = DISABLE;
 80014fe:	4b21      	ldr	r3, [pc, #132]	; (8001584 <MX_CAN1_Init+0xcc>)
 8001500:	2200      	movs	r2, #0
 8001502:	771a      	strb	r2, [r3, #28]
	hcan1.Init.TransmitFifoPriority = DISABLE;
 8001504:	4b1f      	ldr	r3, [pc, #124]	; (8001584 <MX_CAN1_Init+0xcc>)
 8001506:	2200      	movs	r2, #0
 8001508:	775a      	strb	r2, [r3, #29]
	if (HAL_CAN_Init(&hcan1) != HAL_OK)
 800150a:	481e      	ldr	r0, [pc, #120]	; (8001584 <MX_CAN1_Init+0xcc>)
 800150c:	f001 ff67 	bl	80033de <HAL_CAN_Init>
 8001510:	4603      	mov	r3, r0
 8001512:	2b00      	cmp	r3, #0
 8001514:	d001      	beq.n	800151a <MX_CAN1_Init+0x62>
	{
		Error_Handler();
 8001516:	f000 faed 	bl	8001af4 <Error_Handler>
	}
	/* USER CODE BEGIN CAN1_Init 2 */
	sFilterConfig.FilterBank = 0;
 800151a:	2300      	movs	r3, #0
 800151c:	617b      	str	r3, [r7, #20]
	sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 800151e:	2300      	movs	r3, #0
 8001520:	61bb      	str	r3, [r7, #24]
	sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8001522:	2301      	movs	r3, #1
 8001524:	61fb      	str	r3, [r7, #28]
	sFilterConfig.FilterIdHigh = 0x0000 << 5;
 8001526:	2300      	movs	r3, #0
 8001528:	603b      	str	r3, [r7, #0]
	sFilterConfig.FilterIdLow = 0x0000;
 800152a:	2300      	movs	r3, #0
 800152c:	607b      	str	r3, [r7, #4]
	sFilterConfig.FilterMaskIdHigh = 0x0000 << 5;
 800152e:	2300      	movs	r3, #0
 8001530:	60bb      	str	r3, [r7, #8]
	sFilterConfig.FilterMaskIdLow = 0x0000;
 8001532:	2300      	movs	r3, #0
 8001534:	60fb      	str	r3, [r7, #12]
	//sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
	sFilterConfig.FilterFIFOAssignment = 0;
 8001536:	2300      	movs	r3, #0
 8001538:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterActivation = ENABLE;
 800153a:	2301      	movs	r3, #1
 800153c:	623b      	str	r3, [r7, #32]
	//sFilterConfig.SlaveStartFilterBank = 14;
	sFilterConfig.SlaveStartFilterBank = 0;
 800153e:	2300      	movs	r3, #0
 8001540:	627b      	str	r3, [r7, #36]	; 0x24

	if (HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig) != HAL_OK)
 8001542:	463b      	mov	r3, r7
 8001544:	4619      	mov	r1, r3
 8001546:	480f      	ldr	r0, [pc, #60]	; (8001584 <MX_CAN1_Init+0xcc>)
 8001548:	f002 f844 	bl	80035d4 <HAL_CAN_ConfigFilter>
 800154c:	4603      	mov	r3, r0
 800154e:	2b00      	cmp	r3, #0
 8001550:	d001      	beq.n	8001556 <MX_CAN1_Init+0x9e>
	{
		/* Filter configuration Error */
		Error_Handler();
 8001552:	f000 facf 	bl	8001af4 <Error_Handler>
	}

	/*##-5- Configure Transmission process #####################################*/
	TxHeader.StdId = 0x01;
 8001556:	4b0d      	ldr	r3, [pc, #52]	; (800158c <MX_CAN1_Init+0xd4>)
 8001558:	2201      	movs	r2, #1
 800155a:	601a      	str	r2, [r3, #0]
	TxHeader.ExtId = 0x01;
 800155c:	4b0b      	ldr	r3, [pc, #44]	; (800158c <MX_CAN1_Init+0xd4>)
 800155e:	2201      	movs	r2, #1
 8001560:	605a      	str	r2, [r3, #4]
	TxHeader.RTR = CAN_RTR_DATA;
 8001562:	4b0a      	ldr	r3, [pc, #40]	; (800158c <MX_CAN1_Init+0xd4>)
 8001564:	2200      	movs	r2, #0
 8001566:	60da      	str	r2, [r3, #12]
	TxHeader.IDE = CAN_ID_STD;
 8001568:	4b08      	ldr	r3, [pc, #32]	; (800158c <MX_CAN1_Init+0xd4>)
 800156a:	2200      	movs	r2, #0
 800156c:	609a      	str	r2, [r3, #8]
	TxHeader.DLC = 8;
 800156e:	4b07      	ldr	r3, [pc, #28]	; (800158c <MX_CAN1_Init+0xd4>)
 8001570:	2208      	movs	r2, #8
 8001572:	611a      	str	r2, [r3, #16]
	TxHeader.TransmitGlobalTime = DISABLE;
 8001574:	4b05      	ldr	r3, [pc, #20]	; (800158c <MX_CAN1_Init+0xd4>)
 8001576:	2200      	movs	r2, #0
 8001578:	751a      	strb	r2, [r3, #20]
	/* USER CODE END CAN1_Init 2 */

}
 800157a:	bf00      	nop
 800157c:	3728      	adds	r7, #40	; 0x28
 800157e:	46bd      	mov	sp, r7
 8001580:	bd80      	pop	{r7, pc}
 8001582:	bf00      	nop
 8001584:	2000103c 	.word	0x2000103c
 8001588:	40006400 	.word	0x40006400
 800158c:	20001064 	.word	0x20001064

08001590 <MX_SDIO_SD_Init>:
 * @brief SDIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_SDIO_SD_Init(void)
{
 8001590:	b480      	push	{r7}
 8001592:	af00      	add	r7, sp, #0
	/* USER CODE END SDIO_Init 0 */

	/* USER CODE BEGIN SDIO_Init 1 */

	/* USER CODE END SDIO_Init 1 */
	hsd.Instance = SDIO;
 8001594:	4b0c      	ldr	r3, [pc, #48]	; (80015c8 <MX_SDIO_SD_Init+0x38>)
 8001596:	4a0d      	ldr	r2, [pc, #52]	; (80015cc <MX_SDIO_SD_Init+0x3c>)
 8001598:	601a      	str	r2, [r3, #0]
	hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 800159a:	4b0b      	ldr	r3, [pc, #44]	; (80015c8 <MX_SDIO_SD_Init+0x38>)
 800159c:	2200      	movs	r2, #0
 800159e:	605a      	str	r2, [r3, #4]
	hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 80015a0:	4b09      	ldr	r3, [pc, #36]	; (80015c8 <MX_SDIO_SD_Init+0x38>)
 80015a2:	2200      	movs	r2, #0
 80015a4:	609a      	str	r2, [r3, #8]
	hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 80015a6:	4b08      	ldr	r3, [pc, #32]	; (80015c8 <MX_SDIO_SD_Init+0x38>)
 80015a8:	2200      	movs	r2, #0
 80015aa:	60da      	str	r2, [r3, #12]
	hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 80015ac:	4b06      	ldr	r3, [pc, #24]	; (80015c8 <MX_SDIO_SD_Init+0x38>)
 80015ae:	2200      	movs	r2, #0
 80015b0:	611a      	str	r2, [r3, #16]
	hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 80015b2:	4b05      	ldr	r3, [pc, #20]	; (80015c8 <MX_SDIO_SD_Init+0x38>)
 80015b4:	2200      	movs	r2, #0
 80015b6:	615a      	str	r2, [r3, #20]
	hsd.Init.ClockDiv = 1;
 80015b8:	4b03      	ldr	r3, [pc, #12]	; (80015c8 <MX_SDIO_SD_Init+0x38>)
 80015ba:	2201      	movs	r2, #1
 80015bc:	619a      	str	r2, [r3, #24]
	/* USER CODE BEGIN SDIO_Init 2 */

	/* USER CODE END SDIO_Init 2 */

}
 80015be:	bf00      	nop
 80015c0:	46bd      	mov	sp, r7
 80015c2:	bc80      	pop	{r7}
 80015c4:	4770      	bx	lr
 80015c6:	bf00      	nop
 80015c8:	20000cb8 	.word	0x20000cb8
 80015cc:	40012c00 	.word	0x40012c00

080015d0 <MX_SPI2_Init>:
 * @brief SPI2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI2_Init(void)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI2_Init 1 */

	/* USER CODE END SPI2_Init 1 */
	/* SPI2 parameter configuration*/
	hspi2.Instance = SPI2;
 80015d4:	4b17      	ldr	r3, [pc, #92]	; (8001634 <MX_SPI2_Init+0x64>)
 80015d6:	4a18      	ldr	r2, [pc, #96]	; (8001638 <MX_SPI2_Init+0x68>)
 80015d8:	601a      	str	r2, [r3, #0]
	hspi2.Init.Mode = SPI_MODE_MASTER;
 80015da:	4b16      	ldr	r3, [pc, #88]	; (8001634 <MX_SPI2_Init+0x64>)
 80015dc:	f44f 7282 	mov.w	r2, #260	; 0x104
 80015e0:	605a      	str	r2, [r3, #4]
	hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80015e2:	4b14      	ldr	r3, [pc, #80]	; (8001634 <MX_SPI2_Init+0x64>)
 80015e4:	2200      	movs	r2, #0
 80015e6:	609a      	str	r2, [r3, #8]
	hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80015e8:	4b12      	ldr	r3, [pc, #72]	; (8001634 <MX_SPI2_Init+0x64>)
 80015ea:	2200      	movs	r2, #0
 80015ec:	60da      	str	r2, [r3, #12]
	hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80015ee:	4b11      	ldr	r3, [pc, #68]	; (8001634 <MX_SPI2_Init+0x64>)
 80015f0:	2200      	movs	r2, #0
 80015f2:	611a      	str	r2, [r3, #16]
	hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80015f4:	4b0f      	ldr	r3, [pc, #60]	; (8001634 <MX_SPI2_Init+0x64>)
 80015f6:	2200      	movs	r2, #0
 80015f8:	615a      	str	r2, [r3, #20]
	hspi2.Init.NSS = SPI_NSS_SOFT;
 80015fa:	4b0e      	ldr	r3, [pc, #56]	; (8001634 <MX_SPI2_Init+0x64>)
 80015fc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001600:	619a      	str	r2, [r3, #24]
	hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001602:	4b0c      	ldr	r3, [pc, #48]	; (8001634 <MX_SPI2_Init+0x64>)
 8001604:	2200      	movs	r2, #0
 8001606:	61da      	str	r2, [r3, #28]
	hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001608:	4b0a      	ldr	r3, [pc, #40]	; (8001634 <MX_SPI2_Init+0x64>)
 800160a:	2200      	movs	r2, #0
 800160c:	621a      	str	r2, [r3, #32]
	hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800160e:	4b09      	ldr	r3, [pc, #36]	; (8001634 <MX_SPI2_Init+0x64>)
 8001610:	2200      	movs	r2, #0
 8001612:	625a      	str	r2, [r3, #36]	; 0x24
	hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001614:	4b07      	ldr	r3, [pc, #28]	; (8001634 <MX_SPI2_Init+0x64>)
 8001616:	2200      	movs	r2, #0
 8001618:	629a      	str	r2, [r3, #40]	; 0x28
	hspi2.Init.CRCPolynomial = 10;
 800161a:	4b06      	ldr	r3, [pc, #24]	; (8001634 <MX_SPI2_Init+0x64>)
 800161c:	220a      	movs	r2, #10
 800161e:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001620:	4804      	ldr	r0, [pc, #16]	; (8001634 <MX_SPI2_Init+0x64>)
 8001622:	f008 f9f5 	bl	8009a10 <HAL_SPI_Init>
 8001626:	4603      	mov	r3, r0
 8001628:	2b00      	cmp	r3, #0
 800162a:	d001      	beq.n	8001630 <MX_SPI2_Init+0x60>
	{
		Error_Handler();
 800162c:	f000 fa62 	bl	8001af4 <Error_Handler>
	}
	/* USER CODE BEGIN SPI2_Init 2 */

	/* USER CODE END SPI2_Init 2 */

}
 8001630:	bf00      	nop
 8001632:	bd80      	pop	{r7, pc}
 8001634:	200007c0 	.word	0x200007c0
 8001638:	40003800 	.word	0x40003800

0800163c <MX_TIM3_Init>:
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b086      	sub	sp, #24
 8001640:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	LL_TIM_InitTypeDef TIM_InitStruct =
 8001642:	1d3b      	adds	r3, r7, #4
 8001644:	2200      	movs	r2, #0
 8001646:	601a      	str	r2, [r3, #0]
 8001648:	605a      	str	r2, [r3, #4]
 800164a:	609a      	str	r2, [r3, #8]
 800164c:	60da      	str	r2, [r3, #12]
 800164e:	611a      	str	r2, [r3, #16]
	{ 0 };

	/* Peripheral clock enable */
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 8001650:	2002      	movs	r0, #2
 8001652:	f7ff fcb1 	bl	8000fb8 <LL_APB1_GRP1_EnableClock>

	/* TIM3 interrupt Init */
	NVIC_SetPriority(TIM3_IRQn,
 8001656:	f7ff fbd5 	bl	8000e04 <__NVIC_GetPriorityGrouping>
 800165a:	4603      	mov	r3, r0
 800165c:	2200      	movs	r2, #0
 800165e:	2101      	movs	r1, #1
 8001660:	4618      	mov	r0, r3
 8001662:	f7ff fc23 	bl	8000eac <NVIC_EncodePriority>
 8001666:	4603      	mov	r3, r0
 8001668:	4619      	mov	r1, r3
 800166a:	201d      	movs	r0, #29
 800166c:	f7ff fbf4 	bl	8000e58 <__NVIC_SetPriority>
			NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 1, 0));
	NVIC_EnableIRQ(TIM3_IRQn);
 8001670:	201d      	movs	r0, #29
 8001672:	f7ff fbd5 	bl	8000e20 <__NVIC_EnableIRQ>

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	TIM_InitStruct.Prescaler = 5999;
 8001676:	f241 736f 	movw	r3, #5999	; 0x176f
 800167a:	80bb      	strh	r3, [r7, #4]
	TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 800167c:	2300      	movs	r3, #0
 800167e:	60bb      	str	r3, [r7, #8]
	TIM_InitStruct.Autoreload = 44;
 8001680:	232c      	movs	r3, #44	; 0x2c
 8001682:	60fb      	str	r3, [r7, #12]
	TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8001684:	2300      	movs	r3, #0
 8001686:	613b      	str	r3, [r7, #16]
	LL_TIM_Init(TIM3, &TIM_InitStruct);
 8001688:	1d3b      	adds	r3, r7, #4
 800168a:	4619      	mov	r1, r3
 800168c:	480a      	ldr	r0, [pc, #40]	; (80016b8 <MX_TIM3_Init+0x7c>)
 800168e:	f009 fed3 	bl	800b438 <LL_TIM_Init>
	LL_TIM_DisableARRPreload(TIM3);
 8001692:	4809      	ldr	r0, [pc, #36]	; (80016b8 <MX_TIM3_Init+0x7c>)
 8001694:	f7ff fc3c 	bl	8000f10 <LL_TIM_DisableARRPreload>
	LL_TIM_SetClockSource(TIM3, LL_TIM_CLOCKSOURCE_INTERNAL);
 8001698:	2100      	movs	r1, #0
 800169a:	4807      	ldr	r0, [pc, #28]	; (80016b8 <MX_TIM3_Init+0x7c>)
 800169c:	f7ff fc47 	bl	8000f2e <LL_TIM_SetClockSource>
	LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_RESET);
 80016a0:	2100      	movs	r1, #0
 80016a2:	4805      	ldr	r0, [pc, #20]	; (80016b8 <MX_TIM3_Init+0x7c>)
 80016a4:	f7ff fc57 	bl	8000f56 <LL_TIM_SetTriggerOutput>
	LL_TIM_DisableMasterSlaveMode(TIM3);
 80016a8:	4803      	ldr	r0, [pc, #12]	; (80016b8 <MX_TIM3_Init+0x7c>)
 80016aa:	f7ff fc66 	bl	8000f7a <LL_TIM_DisableMasterSlaveMode>
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */

}
 80016ae:	bf00      	nop
 80016b0:	3718      	adds	r7, #24
 80016b2:	46bd      	mov	sp, r7
 80016b4:	bd80      	pop	{r7, pc}
 80016b6:	bf00      	nop
 80016b8:	40000400 	.word	0x40000400

080016bc <MX_TIM8_Init>:
 * @brief TIM8 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM8_Init(void)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	b08c      	sub	sp, #48	; 0x30
 80016c0:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM8_Init 0 */

	/* USER CODE END TIM8_Init 0 */

	TIM_Encoder_InitTypeDef sConfig =
 80016c2:	f107 030c 	add.w	r3, r7, #12
 80016c6:	2224      	movs	r2, #36	; 0x24
 80016c8:	2100      	movs	r1, #0
 80016ca:	4618      	mov	r0, r3
 80016cc:	f012 faec 	bl	8013ca8 <memset>
	{ 0 };
	TIM_MasterConfigTypeDef sMasterConfig =
 80016d0:	1d3b      	adds	r3, r7, #4
 80016d2:	2200      	movs	r2, #0
 80016d4:	601a      	str	r2, [r3, #0]
 80016d6:	605a      	str	r2, [r3, #4]
	{ 0 };

	/* USER CODE BEGIN TIM8_Init 1 */

	/* USER CODE END TIM8_Init 1 */
	htim8.Instance = TIM8;
 80016d8:	4b22      	ldr	r3, [pc, #136]	; (8001764 <MX_TIM8_Init+0xa8>)
 80016da:	4a23      	ldr	r2, [pc, #140]	; (8001768 <MX_TIM8_Init+0xac>)
 80016dc:	601a      	str	r2, [r3, #0]
	htim8.Init.Prescaler = 0;
 80016de:	4b21      	ldr	r3, [pc, #132]	; (8001764 <MX_TIM8_Init+0xa8>)
 80016e0:	2200      	movs	r2, #0
 80016e2:	605a      	str	r2, [r3, #4]
	htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016e4:	4b1f      	ldr	r3, [pc, #124]	; (8001764 <MX_TIM8_Init+0xa8>)
 80016e6:	2200      	movs	r2, #0
 80016e8:	609a      	str	r2, [r3, #8]
	htim8.Init.Period = 65535;
 80016ea:	4b1e      	ldr	r3, [pc, #120]	; (8001764 <MX_TIM8_Init+0xa8>)
 80016ec:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80016f0:	60da      	str	r2, [r3, #12]
	htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016f2:	4b1c      	ldr	r3, [pc, #112]	; (8001764 <MX_TIM8_Init+0xa8>)
 80016f4:	2200      	movs	r2, #0
 80016f6:	611a      	str	r2, [r3, #16]
	htim8.Init.RepetitionCounter = 0;
 80016f8:	4b1a      	ldr	r3, [pc, #104]	; (8001764 <MX_TIM8_Init+0xa8>)
 80016fa:	2200      	movs	r2, #0
 80016fc:	615a      	str	r2, [r3, #20]
	htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80016fe:	4b19      	ldr	r3, [pc, #100]	; (8001764 <MX_TIM8_Init+0xa8>)
 8001700:	2280      	movs	r2, #128	; 0x80
 8001702:	619a      	str	r2, [r3, #24]
	sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001704:	2301      	movs	r3, #1
 8001706:	60fb      	str	r3, [r7, #12]
	sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001708:	2300      	movs	r3, #0
 800170a:	613b      	str	r3, [r7, #16]
	sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800170c:	2301      	movs	r3, #1
 800170e:	617b      	str	r3, [r7, #20]
	sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001710:	2300      	movs	r3, #0
 8001712:	61bb      	str	r3, [r7, #24]
	sConfig.IC1Filter = 0;
 8001714:	2300      	movs	r3, #0
 8001716:	61fb      	str	r3, [r7, #28]
	sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001718:	2300      	movs	r3, #0
 800171a:	623b      	str	r3, [r7, #32]
	sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800171c:	2301      	movs	r3, #1
 800171e:	627b      	str	r3, [r7, #36]	; 0x24
	sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001720:	2300      	movs	r3, #0
 8001722:	62bb      	str	r3, [r7, #40]	; 0x28
	sConfig.IC2Filter = 0;
 8001724:	2300      	movs	r3, #0
 8001726:	62fb      	str	r3, [r7, #44]	; 0x2c
	if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 8001728:	f107 030c 	add.w	r3, r7, #12
 800172c:	4619      	mov	r1, r3
 800172e:	480d      	ldr	r0, [pc, #52]	; (8001764 <MX_TIM8_Init+0xa8>)
 8001730:	f008 fb15 	bl	8009d5e <HAL_TIM_Encoder_Init>
 8001734:	4603      	mov	r3, r0
 8001736:	2b00      	cmp	r3, #0
 8001738:	d001      	beq.n	800173e <MX_TIM8_Init+0x82>
	{
		Error_Handler();
 800173a:	f000 f9db 	bl	8001af4 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800173e:	2300      	movs	r3, #0
 8001740:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001742:	2300      	movs	r3, #0
 8001744:	60bb      	str	r3, [r7, #8]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001746:	1d3b      	adds	r3, r7, #4
 8001748:	4619      	mov	r1, r3
 800174a:	4806      	ldr	r0, [pc, #24]	; (8001764 <MX_TIM8_Init+0xa8>)
 800174c:	f008 fcfc 	bl	800a148 <HAL_TIMEx_MasterConfigSynchronization>
 8001750:	4603      	mov	r3, r0
 8001752:	2b00      	cmp	r3, #0
 8001754:	d001      	beq.n	800175a <MX_TIM8_Init+0x9e>
	{
		Error_Handler();
 8001756:	f000 f9cd 	bl	8001af4 <Error_Handler>
	}
	/* USER CODE BEGIN TIM8_Init 2 */

	/* USER CODE END TIM8_Init 2 */

}
 800175a:	bf00      	nop
 800175c:	3730      	adds	r7, #48	; 0x30
 800175e:	46bd      	mov	sp, r7
 8001760:	bd80      	pop	{r7, pc}
 8001762:	bf00      	nop
 8001764:	20000818 	.word	0x20000818
 8001768:	40010400 	.word	0x40010400

0800176c <MX_USART2_UART_Init>:
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 8001770:	4b11      	ldr	r3, [pc, #68]	; (80017b8 <MX_USART2_UART_Init+0x4c>)
 8001772:	4a12      	ldr	r2, [pc, #72]	; (80017bc <MX_USART2_UART_Init+0x50>)
 8001774:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 8001776:	4b10      	ldr	r3, [pc, #64]	; (80017b8 <MX_USART2_UART_Init+0x4c>)
 8001778:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800177c:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800177e:	4b0e      	ldr	r3, [pc, #56]	; (80017b8 <MX_USART2_UART_Init+0x4c>)
 8001780:	2200      	movs	r2, #0
 8001782:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8001784:	4b0c      	ldr	r3, [pc, #48]	; (80017b8 <MX_USART2_UART_Init+0x4c>)
 8001786:	2200      	movs	r2, #0
 8001788:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 800178a:	4b0b      	ldr	r3, [pc, #44]	; (80017b8 <MX_USART2_UART_Init+0x4c>)
 800178c:	2200      	movs	r2, #0
 800178e:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8001790:	4b09      	ldr	r3, [pc, #36]	; (80017b8 <MX_USART2_UART_Init+0x4c>)
 8001792:	220c      	movs	r2, #12
 8001794:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001796:	4b08      	ldr	r3, [pc, #32]	; (80017b8 <MX_USART2_UART_Init+0x4c>)
 8001798:	2200      	movs	r2, #0
 800179a:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800179c:	4b06      	ldr	r3, [pc, #24]	; (80017b8 <MX_USART2_UART_Init+0x4c>)
 800179e:	2200      	movs	r2, #0
 80017a0:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK)
 80017a2:	4805      	ldr	r0, [pc, #20]	; (80017b8 <MX_USART2_UART_Init+0x4c>)
 80017a4:	f008 fd4a 	bl	800a23c <HAL_UART_Init>
 80017a8:	4603      	mov	r3, r0
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d001      	beq.n	80017b2 <MX_USART2_UART_Init+0x46>
	{
		Error_Handler();
 80017ae:	f000 f9a1 	bl	8001af4 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 80017b2:	bf00      	nop
 80017b4:	bd80      	pop	{r7, pc}
 80017b6:	bf00      	nop
 80017b8:	20000ffc 	.word	0x20000ffc
 80017bc:	40004400 	.word	0x40004400

080017c0 <MX_USART3_UART_Init>:
 * @brief USART3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART3_UART_Init(void)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	af00      	add	r7, sp, #0
	/* USER CODE END USART3_Init 0 */

	/* USER CODE BEGIN USART3_Init 1 */

	/* USER CODE END USART3_Init 1 */
	huart3.Instance = USART3;
 80017c4:	4b11      	ldr	r3, [pc, #68]	; (800180c <MX_USART3_UART_Init+0x4c>)
 80017c6:	4a12      	ldr	r2, [pc, #72]	; (8001810 <MX_USART3_UART_Init+0x50>)
 80017c8:	601a      	str	r2, [r3, #0]
	huart3.Init.BaudRate = 115200;
 80017ca:	4b10      	ldr	r3, [pc, #64]	; (800180c <MX_USART3_UART_Init+0x4c>)
 80017cc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80017d0:	605a      	str	r2, [r3, #4]
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80017d2:	4b0e      	ldr	r3, [pc, #56]	; (800180c <MX_USART3_UART_Init+0x4c>)
 80017d4:	2200      	movs	r2, #0
 80017d6:	609a      	str	r2, [r3, #8]
	huart3.Init.StopBits = UART_STOPBITS_1;
 80017d8:	4b0c      	ldr	r3, [pc, #48]	; (800180c <MX_USART3_UART_Init+0x4c>)
 80017da:	2200      	movs	r2, #0
 80017dc:	60da      	str	r2, [r3, #12]
	huart3.Init.Parity = UART_PARITY_NONE;
 80017de:	4b0b      	ldr	r3, [pc, #44]	; (800180c <MX_USART3_UART_Init+0x4c>)
 80017e0:	2200      	movs	r2, #0
 80017e2:	611a      	str	r2, [r3, #16]
	huart3.Init.Mode = UART_MODE_TX_RX;
 80017e4:	4b09      	ldr	r3, [pc, #36]	; (800180c <MX_USART3_UART_Init+0x4c>)
 80017e6:	220c      	movs	r2, #12
 80017e8:	615a      	str	r2, [r3, #20]
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017ea:	4b08      	ldr	r3, [pc, #32]	; (800180c <MX_USART3_UART_Init+0x4c>)
 80017ec:	2200      	movs	r2, #0
 80017ee:	619a      	str	r2, [r3, #24]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80017f0:	4b06      	ldr	r3, [pc, #24]	; (800180c <MX_USART3_UART_Init+0x4c>)
 80017f2:	2200      	movs	r2, #0
 80017f4:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart3) != HAL_OK)
 80017f6:	4805      	ldr	r0, [pc, #20]	; (800180c <MX_USART3_UART_Init+0x4c>)
 80017f8:	f008 fd20 	bl	800a23c <HAL_UART_Init>
 80017fc:	4603      	mov	r3, r0
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d001      	beq.n	8001806 <MX_USART3_UART_Init+0x46>
	{
		Error_Handler();
 8001802:	f000 f977 	bl	8001af4 <Error_Handler>
	}
	/* USER CODE BEGIN USART3_Init 2 */

	/* USER CODE END USART3_Init 2 */

}
 8001806:	bf00      	nop
 8001808:	bd80      	pop	{r7, pc}
 800180a:	bf00      	nop
 800180c:	20000864 	.word	0x20000864
 8001810:	40004800 	.word	0x40004800

08001814 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	b082      	sub	sp, #8
 8001818:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA2_CLK_ENABLE();
 800181a:	2300      	movs	r3, #0
 800181c:	607b      	str	r3, [r7, #4]
 800181e:	4b2b      	ldr	r3, [pc, #172]	; (80018cc <MX_DMA_Init+0xb8>)
 8001820:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001822:	4a2a      	ldr	r2, [pc, #168]	; (80018cc <MX_DMA_Init+0xb8>)
 8001824:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001828:	6313      	str	r3, [r2, #48]	; 0x30
 800182a:	4b28      	ldr	r3, [pc, #160]	; (80018cc <MX_DMA_Init+0xb8>)
 800182c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800182e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001832:	607b      	str	r3, [r7, #4]
 8001834:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_DMA1_CLK_ENABLE();
 8001836:	2300      	movs	r3, #0
 8001838:	603b      	str	r3, [r7, #0]
 800183a:	4b24      	ldr	r3, [pc, #144]	; (80018cc <MX_DMA_Init+0xb8>)
 800183c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800183e:	4a23      	ldr	r2, [pc, #140]	; (80018cc <MX_DMA_Init+0xb8>)
 8001840:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001844:	6313      	str	r3, [r2, #48]	; 0x30
 8001846:	4b21      	ldr	r3, [pc, #132]	; (80018cc <MX_DMA_Init+0xb8>)
 8001848:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800184a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800184e:	603b      	str	r3, [r7, #0]
 8001850:	683b      	ldr	r3, [r7, #0]

	/* DMA interrupt init */
	/* DMA1_Stream3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 1, 0);
 8001852:	2200      	movs	r2, #0
 8001854:	2101      	movs	r1, #1
 8001856:	200e      	movs	r0, #14
 8001858:	f002 fc11 	bl	800407e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 800185c:	200e      	movs	r0, #14
 800185e:	f002 fc2a 	bl	80040b6 <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream4_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 1, 0);
 8001862:	2200      	movs	r2, #0
 8001864:	2101      	movs	r1, #1
 8001866:	200f      	movs	r0, #15
 8001868:	f002 fc09 	bl	800407e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 800186c:	200f      	movs	r0, #15
 800186e:	f002 fc22 	bl	80040b6 <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream5_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 1, 0);
 8001872:	2200      	movs	r2, #0
 8001874:	2101      	movs	r1, #1
 8001876:	2010      	movs	r0, #16
 8001878:	f002 fc01 	bl	800407e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 800187c:	2010      	movs	r0, #16
 800187e:	f002 fc1a 	bl	80040b6 <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream6_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 1, 0);
 8001882:	2200      	movs	r2, #0
 8001884:	2101      	movs	r1, #1
 8001886:	2011      	movs	r0, #17
 8001888:	f002 fbf9 	bl	800407e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 800188c:	2011      	movs	r0, #17
 800188e:	f002 fc12 	bl	80040b6 <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream0_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 1, 0);
 8001892:	2200      	movs	r2, #0
 8001894:	2101      	movs	r1, #1
 8001896:	2038      	movs	r0, #56	; 0x38
 8001898:	f002 fbf1 	bl	800407e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800189c:	2038      	movs	r0, #56	; 0x38
 800189e:	f002 fc0a 	bl	80040b6 <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 1, 0);
 80018a2:	2200      	movs	r2, #0
 80018a4:	2101      	movs	r1, #1
 80018a6:	203b      	movs	r0, #59	; 0x3b
 80018a8:	f002 fbe9 	bl	800407e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 80018ac:	203b      	movs	r0, #59	; 0x3b
 80018ae:	f002 fc02 	bl	80040b6 <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream6_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 1, 0);
 80018b2:	2200      	movs	r2, #0
 80018b4:	2101      	movs	r1, #1
 80018b6:	2045      	movs	r0, #69	; 0x45
 80018b8:	f002 fbe1 	bl	800407e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 80018bc:	2045      	movs	r0, #69	; 0x45
 80018be:	f002 fbfa 	bl	80040b6 <HAL_NVIC_EnableIRQ>

}
 80018c2:	bf00      	nop
 80018c4:	3708      	adds	r7, #8
 80018c6:	46bd      	mov	sp, r7
 80018c8:	bd80      	pop	{r7, pc}
 80018ca:	bf00      	nop
 80018cc:	40023800 	.word	0x40023800

080018d0 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b08e      	sub	sp, #56	; 0x38
 80018d4:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct =
 80018d6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80018da:	2200      	movs	r2, #0
 80018dc:	601a      	str	r2, [r3, #0]
 80018de:	605a      	str	r2, [r3, #4]
 80018e0:	609a      	str	r2, [r3, #8]
 80018e2:	60da      	str	r2, [r3, #12]
 80018e4:	611a      	str	r2, [r3, #16]
	{ 0 };

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80018e6:	2300      	movs	r3, #0
 80018e8:	623b      	str	r3, [r7, #32]
 80018ea:	4b7c      	ldr	r3, [pc, #496]	; (8001adc <MX_GPIO_Init+0x20c>)
 80018ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ee:	4a7b      	ldr	r2, [pc, #492]	; (8001adc <MX_GPIO_Init+0x20c>)
 80018f0:	f043 0304 	orr.w	r3, r3, #4
 80018f4:	6313      	str	r3, [r2, #48]	; 0x30
 80018f6:	4b79      	ldr	r3, [pc, #484]	; (8001adc <MX_GPIO_Init+0x20c>)
 80018f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018fa:	f003 0304 	and.w	r3, r3, #4
 80018fe:	623b      	str	r3, [r7, #32]
 8001900:	6a3b      	ldr	r3, [r7, #32]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8001902:	2300      	movs	r3, #0
 8001904:	61fb      	str	r3, [r7, #28]
 8001906:	4b75      	ldr	r3, [pc, #468]	; (8001adc <MX_GPIO_Init+0x20c>)
 8001908:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800190a:	4a74      	ldr	r2, [pc, #464]	; (8001adc <MX_GPIO_Init+0x20c>)
 800190c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001910:	6313      	str	r3, [r2, #48]	; 0x30
 8001912:	4b72      	ldr	r3, [pc, #456]	; (8001adc <MX_GPIO_Init+0x20c>)
 8001914:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001916:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800191a:	61fb      	str	r3, [r7, #28]
 800191c:	69fb      	ldr	r3, [r7, #28]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800191e:	2300      	movs	r3, #0
 8001920:	61bb      	str	r3, [r7, #24]
 8001922:	4b6e      	ldr	r3, [pc, #440]	; (8001adc <MX_GPIO_Init+0x20c>)
 8001924:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001926:	4a6d      	ldr	r2, [pc, #436]	; (8001adc <MX_GPIO_Init+0x20c>)
 8001928:	f043 0301 	orr.w	r3, r3, #1
 800192c:	6313      	str	r3, [r2, #48]	; 0x30
 800192e:	4b6b      	ldr	r3, [pc, #428]	; (8001adc <MX_GPIO_Init+0x20c>)
 8001930:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001932:	f003 0301 	and.w	r3, r3, #1
 8001936:	61bb      	str	r3, [r7, #24]
 8001938:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800193a:	2300      	movs	r3, #0
 800193c:	617b      	str	r3, [r7, #20]
 800193e:	4b67      	ldr	r3, [pc, #412]	; (8001adc <MX_GPIO_Init+0x20c>)
 8001940:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001942:	4a66      	ldr	r2, [pc, #408]	; (8001adc <MX_GPIO_Init+0x20c>)
 8001944:	f043 0302 	orr.w	r3, r3, #2
 8001948:	6313      	str	r3, [r2, #48]	; 0x30
 800194a:	4b64      	ldr	r3, [pc, #400]	; (8001adc <MX_GPIO_Init+0x20c>)
 800194c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800194e:	f003 0302 	and.w	r3, r3, #2
 8001952:	617b      	str	r3, [r7, #20]
 8001954:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOF_CLK_ENABLE();
 8001956:	2300      	movs	r3, #0
 8001958:	613b      	str	r3, [r7, #16]
 800195a:	4b60      	ldr	r3, [pc, #384]	; (8001adc <MX_GPIO_Init+0x20c>)
 800195c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800195e:	4a5f      	ldr	r2, [pc, #380]	; (8001adc <MX_GPIO_Init+0x20c>)
 8001960:	f043 0320 	orr.w	r3, r3, #32
 8001964:	6313      	str	r3, [r2, #48]	; 0x30
 8001966:	4b5d      	ldr	r3, [pc, #372]	; (8001adc <MX_GPIO_Init+0x20c>)
 8001968:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800196a:	f003 0320 	and.w	r3, r3, #32
 800196e:	613b      	str	r3, [r7, #16]
 8001970:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8001972:	2300      	movs	r3, #0
 8001974:	60fb      	str	r3, [r7, #12]
 8001976:	4b59      	ldr	r3, [pc, #356]	; (8001adc <MX_GPIO_Init+0x20c>)
 8001978:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800197a:	4a58      	ldr	r2, [pc, #352]	; (8001adc <MX_GPIO_Init+0x20c>)
 800197c:	f043 0310 	orr.w	r3, r3, #16
 8001980:	6313      	str	r3, [r2, #48]	; 0x30
 8001982:	4b56      	ldr	r3, [pc, #344]	; (8001adc <MX_GPIO_Init+0x20c>)
 8001984:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001986:	f003 0310 	and.w	r3, r3, #16
 800198a:	60fb      	str	r3, [r7, #12]
 800198c:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 800198e:	2300      	movs	r3, #0
 8001990:	60bb      	str	r3, [r7, #8]
 8001992:	4b52      	ldr	r3, [pc, #328]	; (8001adc <MX_GPIO_Init+0x20c>)
 8001994:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001996:	4a51      	ldr	r2, [pc, #324]	; (8001adc <MX_GPIO_Init+0x20c>)
 8001998:	f043 0308 	orr.w	r3, r3, #8
 800199c:	6313      	str	r3, [r2, #48]	; 0x30
 800199e:	4b4f      	ldr	r3, [pc, #316]	; (8001adc <MX_GPIO_Init+0x20c>)
 80019a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019a2:	f003 0308 	and.w	r3, r3, #8
 80019a6:	60bb      	str	r3, [r7, #8]
 80019a8:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOG_CLK_ENABLE();
 80019aa:	2300      	movs	r3, #0
 80019ac:	607b      	str	r3, [r7, #4]
 80019ae:	4b4b      	ldr	r3, [pc, #300]	; (8001adc <MX_GPIO_Init+0x20c>)
 80019b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019b2:	4a4a      	ldr	r2, [pc, #296]	; (8001adc <MX_GPIO_Init+0x20c>)
 80019b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80019b8:	6313      	str	r3, [r2, #48]	; 0x30
 80019ba:	4b48      	ldr	r3, [pc, #288]	; (8001adc <MX_GPIO_Init+0x20c>)
 80019bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80019c2:	607b      	str	r3, [r7, #4]
 80019c4:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, LD1_Pin | LD3_Pin | LD2_Pin, GPIO_PIN_RESET);
 80019c6:	2200      	movs	r2, #0
 80019c8:	f244 0181 	movw	r1, #16513	; 0x4081
 80019cc:	4844      	ldr	r0, [pc, #272]	; (8001ae0 <MX_GPIO_Init+0x210>)
 80019ce:	f004 fe0c 	bl	80065ea <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(STROBE_DRV_GPIO_Port, STROBE_DRV_Pin, GPIO_PIN_RESET);
 80019d2:	2200      	movs	r2, #0
 80019d4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80019d8:	4842      	ldr	r0, [pc, #264]	; (8001ae4 <MX_GPIO_Init+0x214>)
 80019da:	f004 fe06 	bl	80065ea <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOG,
 80019de:	2200      	movs	r2, #0
 80019e0:	f245 7170 	movw	r1, #22384	; 0x5770
 80019e4:	4840      	ldr	r0, [pc, #256]	; (8001ae8 <MX_GPIO_Init+0x218>)
 80019e6:	f004 fe00 	bl	80065ea <HAL_GPIO_WritePin>
			SIG_SHUTTER_Pin | SIG_AUTOFOCUS_Pin | USB_PowerSW_Pin
					| ENCODER_Z_Pin | CS0_Pin | CS1_Pin | CS2_Pin | CS3_Pin,
			GPIO_PIN_RESET);

	/*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
	GPIO_InitStruct.Pin = LD1_Pin | LD3_Pin | LD2_Pin;
 80019ea:	f244 0381 	movw	r3, #16513	; 0x4081
 80019ee:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019f0:	2301      	movs	r3, #1
 80019f2:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019f4:	2300      	movs	r3, #0
 80019f6:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019f8:	2303      	movs	r3, #3
 80019fa:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019fc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a00:	4619      	mov	r1, r3
 8001a02:	4837      	ldr	r0, [pc, #220]	; (8001ae0 <MX_GPIO_Init+0x210>)
 8001a04:	f004 fc3c 	bl	8006280 <HAL_GPIO_Init>

	/*Configure GPIO pin : PWRCHECK_Pin */
	GPIO_InitStruct.Pin = PWRCHECK_Pin;
 8001a08:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001a0c:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a0e:	2300      	movs	r3, #0
 8001a10:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001a12:	2302      	movs	r3, #2
 8001a14:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(PWRCHECK_GPIO_Port, &GPIO_InitStruct);
 8001a16:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a1a:	4619      	mov	r1, r3
 8001a1c:	4833      	ldr	r0, [pc, #204]	; (8001aec <MX_GPIO_Init+0x21c>)
 8001a1e:	f004 fc2f 	bl	8006280 <HAL_GPIO_Init>

	/*Configure GPIO pin : STROBE_DRV_Pin */
	GPIO_InitStruct.Pin = STROBE_DRV_Pin;
 8001a22:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001a26:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a28:	2301      	movs	r3, #1
 8001a2a:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a30:	2303      	movs	r3, #3
 8001a32:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_GPIO_Init(STROBE_DRV_GPIO_Port, &GPIO_InitStruct);
 8001a34:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a38:	4619      	mov	r1, r3
 8001a3a:	482a      	ldr	r0, [pc, #168]	; (8001ae4 <MX_GPIO_Init+0x214>)
 8001a3c:	f004 fc20 	bl	8006280 <HAL_GPIO_Init>

	/*Configure GPIO pins : STROBE0_Pin STROBE1_Pin STROBE2_Pin STROBE3_Pin
	 STROBE_CHK_Pin */
	GPIO_InitStruct.Pin = STROBE0_Pin | STROBE1_Pin | STROBE2_Pin | STROBE3_Pin
 8001a40:	f44f 43f8 	mov.w	r3, #31744	; 0x7c00
 8001a44:	627b      	str	r3, [r7, #36]	; 0x24
			| STROBE_CHK_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001a46:	4b2a      	ldr	r3, [pc, #168]	; (8001af0 <MX_GPIO_Init+0x220>)
 8001a48:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001a4e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a52:	4619      	mov	r1, r3
 8001a54:	4823      	ldr	r0, [pc, #140]	; (8001ae4 <MX_GPIO_Init+0x214>)
 8001a56:	f004 fc13 	bl	8006280 <HAL_GPIO_Init>

	/*Configure GPIO pin : CardDetect_Pin */
	GPIO_InitStruct.Pin = CardDetect_Pin;
 8001a5a:	2304      	movs	r3, #4
 8001a5c:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a5e:	2300      	movs	r3, #0
 8001a60:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a62:	2301      	movs	r3, #1
 8001a64:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(CardDetect_GPIO_Port, &GPIO_InitStruct);
 8001a66:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a6a:	4619      	mov	r1, r3
 8001a6c:	481e      	ldr	r0, [pc, #120]	; (8001ae8 <MX_GPIO_Init+0x218>)
 8001a6e:	f004 fc07 	bl	8006280 <HAL_GPIO_Init>

	/*Configure GPIO pin : SIG_SHUTTER_Pin */
	GPIO_InitStruct.Pin = SIG_SHUTTER_Pin;
 8001a72:	2310      	movs	r3, #16
 8001a74:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a76:	2301      	movs	r3, #1
 8001a78:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a7e:	2303      	movs	r3, #3
 8001a80:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_GPIO_Init(SIG_SHUTTER_GPIO_Port, &GPIO_InitStruct);
 8001a82:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a86:	4619      	mov	r1, r3
 8001a88:	4817      	ldr	r0, [pc, #92]	; (8001ae8 <MX_GPIO_Init+0x218>)
 8001a8a:	f004 fbf9 	bl	8006280 <HAL_GPIO_Init>

	/*Configure GPIO pins : SIG_AUTOFOCUS_Pin USB_PowerSW_Pin ENCODER_Z_Pin CS0_Pin
	 CS1_Pin CS2_Pin CS3_Pin */
	GPIO_InitStruct.Pin = SIG_AUTOFOCUS_Pin | USB_PowerSW_Pin | ENCODER_Z_Pin
 8001a8e:	f245 7360 	movw	r3, #22368	; 0x5760
 8001a92:	627b      	str	r3, [r7, #36]	; 0x24
			| CS0_Pin | CS1_Pin | CS2_Pin | CS3_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a94:	2301      	movs	r3, #1
 8001a96:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a98:	2300      	movs	r3, #0
 8001a9a:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001aa0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001aa4:	4619      	mov	r1, r3
 8001aa6:	4810      	ldr	r0, [pc, #64]	; (8001ae8 <MX_GPIO_Init+0x218>)
 8001aa8:	f004 fbea 	bl	8006280 <HAL_GPIO_Init>

	/*Configure GPIO pin : USB_OverCurrent_Pin */
	GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8001aac:	2380      	movs	r3, #128	; 0x80
 8001aae:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001ab8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001abc:	4619      	mov	r1, r3
 8001abe:	480a      	ldr	r0, [pc, #40]	; (8001ae8 <MX_GPIO_Init+0x218>)
 8001ac0:	f004 fbde 	bl	8006280 <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	2100      	movs	r1, #0
 8001ac8:	2028      	movs	r0, #40	; 0x28
 8001aca:	f002 fad8 	bl	800407e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001ace:	2028      	movs	r0, #40	; 0x28
 8001ad0:	f002 faf1 	bl	80040b6 <HAL_NVIC_EnableIRQ>

}
 8001ad4:	bf00      	nop
 8001ad6:	3738      	adds	r7, #56	; 0x38
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	bd80      	pop	{r7, pc}
 8001adc:	40023800 	.word	0x40023800
 8001ae0:	40020400 	.word	0x40020400
 8001ae4:	40021000 	.word	0x40021000
 8001ae8:	40021800 	.word	0x40021800
 8001aec:	40021400 	.word	0x40021400
 8001af0:	10110000 	.word	0x10110000

08001af4 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8001af4:	b480      	push	{r7}
 8001af6:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 8001af8:	bf00      	nop
 8001afa:	46bd      	mov	sp, r7
 8001afc:	bc80      	pop	{r7}
 8001afe:	4770      	bx	lr

08001b00 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b082      	sub	sp, #8
 8001b04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b06:	2300      	movs	r3, #0
 8001b08:	607b      	str	r3, [r7, #4]
 8001b0a:	4b1e      	ldr	r3, [pc, #120]	; (8001b84 <HAL_MspInit+0x84>)
 8001b0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b0e:	4a1d      	ldr	r2, [pc, #116]	; (8001b84 <HAL_MspInit+0x84>)
 8001b10:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b14:	6453      	str	r3, [r2, #68]	; 0x44
 8001b16:	4b1b      	ldr	r3, [pc, #108]	; (8001b84 <HAL_MspInit+0x84>)
 8001b18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b1a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b1e:	607b      	str	r3, [r7, #4]
 8001b20:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b22:	2300      	movs	r3, #0
 8001b24:	603b      	str	r3, [r7, #0]
 8001b26:	4b17      	ldr	r3, [pc, #92]	; (8001b84 <HAL_MspInit+0x84>)
 8001b28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b2a:	4a16      	ldr	r2, [pc, #88]	; (8001b84 <HAL_MspInit+0x84>)
 8001b2c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b30:	6413      	str	r3, [r2, #64]	; 0x40
 8001b32:	4b14      	ldr	r3, [pc, #80]	; (8001b84 <HAL_MspInit+0x84>)
 8001b34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b3a:	603b      	str	r3, [r7, #0]
 8001b3c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 1, 0);
 8001b3e:	2200      	movs	r2, #0
 8001b40:	2101      	movs	r1, #1
 8001b42:	f06f 000b 	mvn.w	r0, #11
 8001b46:	f002 fa9a 	bl	800407e <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 1, 0);
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	2101      	movs	r1, #1
 8001b4e:	f06f 000a 	mvn.w	r0, #10
 8001b52:	f002 fa94 	bl	800407e <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 1, 0);
 8001b56:	2200      	movs	r2, #0
 8001b58:	2101      	movs	r1, #1
 8001b5a:	f06f 0009 	mvn.w	r0, #9
 8001b5e:	f002 fa8e 	bl	800407e <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 1, 0);
 8001b62:	2200      	movs	r2, #0
 8001b64:	2101      	movs	r1, #1
 8001b66:	f06f 0004 	mvn.w	r0, #4
 8001b6a:	f002 fa88 	bl	800407e <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 1, 0);
 8001b6e:	2200      	movs	r2, #0
 8001b70:	2101      	movs	r1, #1
 8001b72:	f06f 0001 	mvn.w	r0, #1
 8001b76:	f002 fa82 	bl	800407e <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b7a:	bf00      	nop
 8001b7c:	3708      	adds	r7, #8
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	bd80      	pop	{r7, pc}
 8001b82:	bf00      	nop
 8001b84:	40023800 	.word	0x40023800

08001b88 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b08a      	sub	sp, #40	; 0x28
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b90:	f107 0314 	add.w	r3, r7, #20
 8001b94:	2200      	movs	r2, #0
 8001b96:	601a      	str	r2, [r3, #0]
 8001b98:	605a      	str	r2, [r3, #4]
 8001b9a:	609a      	str	r2, [r3, #8]
 8001b9c:	60da      	str	r2, [r3, #12]
 8001b9e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	4a33      	ldr	r2, [pc, #204]	; (8001c74 <HAL_ADC_MspInit+0xec>)
 8001ba6:	4293      	cmp	r3, r2
 8001ba8:	d15f      	bne.n	8001c6a <HAL_ADC_MspInit+0xe2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001baa:	2300      	movs	r3, #0
 8001bac:	613b      	str	r3, [r7, #16]
 8001bae:	4b32      	ldr	r3, [pc, #200]	; (8001c78 <HAL_ADC_MspInit+0xf0>)
 8001bb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bb2:	4a31      	ldr	r2, [pc, #196]	; (8001c78 <HAL_ADC_MspInit+0xf0>)
 8001bb4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001bb8:	6453      	str	r3, [r2, #68]	; 0x44
 8001bba:	4b2f      	ldr	r3, [pc, #188]	; (8001c78 <HAL_ADC_MspInit+0xf0>)
 8001bbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bbe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001bc2:	613b      	str	r3, [r7, #16]
 8001bc4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	60fb      	str	r3, [r7, #12]
 8001bca:	4b2b      	ldr	r3, [pc, #172]	; (8001c78 <HAL_ADC_MspInit+0xf0>)
 8001bcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bce:	4a2a      	ldr	r2, [pc, #168]	; (8001c78 <HAL_ADC_MspInit+0xf0>)
 8001bd0:	f043 0301 	orr.w	r3, r3, #1
 8001bd4:	6313      	str	r3, [r2, #48]	; 0x30
 8001bd6:	4b28      	ldr	r3, [pc, #160]	; (8001c78 <HAL_ADC_MspInit+0xf0>)
 8001bd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bda:	f003 0301 	and.w	r3, r3, #1
 8001bde:	60fb      	str	r3, [r7, #12]
 8001be0:	68fb      	ldr	r3, [r7, #12]
    PA3     ------> ADC1_IN3
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = CDS0_Pin|CDS1_Pin|CDS2_Pin|CDS3_Pin;
 8001be2:	2378      	movs	r3, #120	; 0x78
 8001be4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001be6:	2303      	movs	r3, #3
 8001be8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bea:	2300      	movs	r3, #0
 8001bec:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bee:	f107 0314 	add.w	r3, r7, #20
 8001bf2:	4619      	mov	r1, r3
 8001bf4:	4821      	ldr	r0, [pc, #132]	; (8001c7c <HAL_ADC_MspInit+0xf4>)
 8001bf6:	f004 fb43 	bl	8006280 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001bfa:	4b21      	ldr	r3, [pc, #132]	; (8001c80 <HAL_ADC_MspInit+0xf8>)
 8001bfc:	4a21      	ldr	r2, [pc, #132]	; (8001c84 <HAL_ADC_MspInit+0xfc>)
 8001bfe:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001c00:	4b1f      	ldr	r3, [pc, #124]	; (8001c80 <HAL_ADC_MspInit+0xf8>)
 8001c02:	2200      	movs	r2, #0
 8001c04:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001c06:	4b1e      	ldr	r3, [pc, #120]	; (8001c80 <HAL_ADC_MspInit+0xf8>)
 8001c08:	2200      	movs	r2, #0
 8001c0a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001c0c:	4b1c      	ldr	r3, [pc, #112]	; (8001c80 <HAL_ADC_MspInit+0xf8>)
 8001c0e:	2200      	movs	r2, #0
 8001c10:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001c12:	4b1b      	ldr	r3, [pc, #108]	; (8001c80 <HAL_ADC_MspInit+0xf8>)
 8001c14:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001c18:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001c1a:	4b19      	ldr	r3, [pc, #100]	; (8001c80 <HAL_ADC_MspInit+0xf8>)
 8001c1c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001c20:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001c22:	4b17      	ldr	r3, [pc, #92]	; (8001c80 <HAL_ADC_MspInit+0xf8>)
 8001c24:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001c28:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001c2a:	4b15      	ldr	r3, [pc, #84]	; (8001c80 <HAL_ADC_MspInit+0xf8>)
 8001c2c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001c30:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001c32:	4b13      	ldr	r3, [pc, #76]	; (8001c80 <HAL_ADC_MspInit+0xf8>)
 8001c34:	2200      	movs	r2, #0
 8001c36:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001c38:	4b11      	ldr	r3, [pc, #68]	; (8001c80 <HAL_ADC_MspInit+0xf8>)
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001c3e:	4810      	ldr	r0, [pc, #64]	; (8001c80 <HAL_ADC_MspInit+0xf8>)
 8001c40:	f002 fa54 	bl	80040ec <HAL_DMA_Init>
 8001c44:	4603      	mov	r3, r0
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d001      	beq.n	8001c4e <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8001c4a:	f7ff ff53 	bl	8001af4 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	4a0b      	ldr	r2, [pc, #44]	; (8001c80 <HAL_ADC_MspInit+0xf8>)
 8001c52:	639a      	str	r2, [r3, #56]	; 0x38
 8001c54:	4a0a      	ldr	r2, [pc, #40]	; (8001c80 <HAL_ADC_MspInit+0xf8>)
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 1, 0);
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	2101      	movs	r1, #1
 8001c5e:	2012      	movs	r0, #18
 8001c60:	f002 fa0d 	bl	800407e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001c64:	2012      	movs	r0, #18
 8001c66:	f002 fa26 	bl	80040b6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001c6a:	bf00      	nop
 8001c6c:	3728      	adds	r7, #40	; 0x28
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	bd80      	pop	{r7, pc}
 8001c72:	bf00      	nop
 8001c74:	40012000 	.word	0x40012000
 8001c78:	40023800 	.word	0x40023800
 8001c7c:	40020000 	.word	0x40020000
 8001c80:	200009b8 	.word	0x200009b8
 8001c84:	40026410 	.word	0x40026410

08001c88 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b08a      	sub	sp, #40	; 0x28
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c90:	f107 0314 	add.w	r3, r7, #20
 8001c94:	2200      	movs	r2, #0
 8001c96:	601a      	str	r2, [r3, #0]
 8001c98:	605a      	str	r2, [r3, #4]
 8001c9a:	609a      	str	r2, [r3, #8]
 8001c9c:	60da      	str	r2, [r3, #12]
 8001c9e:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	4a29      	ldr	r2, [pc, #164]	; (8001d4c <HAL_CAN_MspInit+0xc4>)
 8001ca6:	4293      	cmp	r3, r2
 8001ca8:	d14c      	bne.n	8001d44 <HAL_CAN_MspInit+0xbc>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001caa:	2300      	movs	r3, #0
 8001cac:	613b      	str	r3, [r7, #16]
 8001cae:	4b28      	ldr	r3, [pc, #160]	; (8001d50 <HAL_CAN_MspInit+0xc8>)
 8001cb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cb2:	4a27      	ldr	r2, [pc, #156]	; (8001d50 <HAL_CAN_MspInit+0xc8>)
 8001cb4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001cb8:	6413      	str	r3, [r2, #64]	; 0x40
 8001cba:	4b25      	ldr	r3, [pc, #148]	; (8001d50 <HAL_CAN_MspInit+0xc8>)
 8001cbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cbe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001cc2:	613b      	str	r3, [r7, #16]
 8001cc4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	60fb      	str	r3, [r7, #12]
 8001cca:	4b21      	ldr	r3, [pc, #132]	; (8001d50 <HAL_CAN_MspInit+0xc8>)
 8001ccc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cce:	4a20      	ldr	r2, [pc, #128]	; (8001d50 <HAL_CAN_MspInit+0xc8>)
 8001cd0:	f043 0302 	orr.w	r3, r3, #2
 8001cd4:	6313      	str	r3, [r2, #48]	; 0x30
 8001cd6:	4b1e      	ldr	r3, [pc, #120]	; (8001d50 <HAL_CAN_MspInit+0xc8>)
 8001cd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cda:	f003 0302 	and.w	r3, r3, #2
 8001cde:	60fb      	str	r3, [r7, #12]
 8001ce0:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001ce2:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001ce6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ce8:	2302      	movs	r3, #2
 8001cea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cec:	2300      	movs	r3, #0
 8001cee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cf0:	2303      	movs	r3, #3
 8001cf2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001cf4:	2309      	movs	r3, #9
 8001cf6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cf8:	f107 0314 	add.w	r3, r7, #20
 8001cfc:	4619      	mov	r1, r3
 8001cfe:	4815      	ldr	r0, [pc, #84]	; (8001d54 <HAL_CAN_MspInit+0xcc>)
 8001d00:	f004 fabe 	bl	8006280 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 1, 0);
 8001d04:	2200      	movs	r2, #0
 8001d06:	2101      	movs	r1, #1
 8001d08:	2013      	movs	r0, #19
 8001d0a:	f002 f9b8 	bl	800407e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 8001d0e:	2013      	movs	r0, #19
 8001d10:	f002 f9d1 	bl	80040b6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 1, 0);
 8001d14:	2200      	movs	r2, #0
 8001d16:	2101      	movs	r1, #1
 8001d18:	2014      	movs	r0, #20
 8001d1a:	f002 f9b0 	bl	800407e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8001d1e:	2014      	movs	r0, #20
 8001d20:	f002 f9c9 	bl	80040b6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 1, 0);
 8001d24:	2200      	movs	r2, #0
 8001d26:	2101      	movs	r1, #1
 8001d28:	2015      	movs	r0, #21
 8001d2a:	f002 f9a8 	bl	800407e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8001d2e:	2015      	movs	r0, #21
 8001d30:	f002 f9c1 	bl	80040b6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_SCE_IRQn, 1, 0);
 8001d34:	2200      	movs	r2, #0
 8001d36:	2101      	movs	r1, #1
 8001d38:	2016      	movs	r0, #22
 8001d3a:	f002 f9a0 	bl	800407e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
 8001d3e:	2016      	movs	r0, #22
 8001d40:	f002 f9b9 	bl	80040b6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8001d44:	bf00      	nop
 8001d46:	3728      	adds	r7, #40	; 0x28
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	bd80      	pop	{r7, pc}
 8001d4c:	40006400 	.word	0x40006400
 8001d50:	40023800 	.word	0x40023800
 8001d54:	40020400 	.word	0x40020400

08001d58 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b08a      	sub	sp, #40	; 0x28
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d60:	f107 0314 	add.w	r3, r7, #20
 8001d64:	2200      	movs	r2, #0
 8001d66:	601a      	str	r2, [r3, #0]
 8001d68:	605a      	str	r2, [r3, #4]
 8001d6a:	609a      	str	r2, [r3, #8]
 8001d6c:	60da      	str	r2, [r3, #12]
 8001d6e:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	4a70      	ldr	r2, [pc, #448]	; (8001f38 <HAL_SD_MspInit+0x1e0>)
 8001d76:	4293      	cmp	r3, r2
 8001d78:	f040 80da 	bne.w	8001f30 <HAL_SD_MspInit+0x1d8>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	613b      	str	r3, [r7, #16]
 8001d80:	4b6e      	ldr	r3, [pc, #440]	; (8001f3c <HAL_SD_MspInit+0x1e4>)
 8001d82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d84:	4a6d      	ldr	r2, [pc, #436]	; (8001f3c <HAL_SD_MspInit+0x1e4>)
 8001d86:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001d8a:	6453      	str	r3, [r2, #68]	; 0x44
 8001d8c:	4b6b      	ldr	r3, [pc, #428]	; (8001f3c <HAL_SD_MspInit+0x1e4>)
 8001d8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d90:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001d94:	613b      	str	r3, [r7, #16]
 8001d96:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d98:	2300      	movs	r3, #0
 8001d9a:	60fb      	str	r3, [r7, #12]
 8001d9c:	4b67      	ldr	r3, [pc, #412]	; (8001f3c <HAL_SD_MspInit+0x1e4>)
 8001d9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001da0:	4a66      	ldr	r2, [pc, #408]	; (8001f3c <HAL_SD_MspInit+0x1e4>)
 8001da2:	f043 0304 	orr.w	r3, r3, #4
 8001da6:	6313      	str	r3, [r2, #48]	; 0x30
 8001da8:	4b64      	ldr	r3, [pc, #400]	; (8001f3c <HAL_SD_MspInit+0x1e4>)
 8001daa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dac:	f003 0304 	and.w	r3, r3, #4
 8001db0:	60fb      	str	r3, [r7, #12]
 8001db2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001db4:	2300      	movs	r3, #0
 8001db6:	60bb      	str	r3, [r7, #8]
 8001db8:	4b60      	ldr	r3, [pc, #384]	; (8001f3c <HAL_SD_MspInit+0x1e4>)
 8001dba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dbc:	4a5f      	ldr	r2, [pc, #380]	; (8001f3c <HAL_SD_MspInit+0x1e4>)
 8001dbe:	f043 0308 	orr.w	r3, r3, #8
 8001dc2:	6313      	str	r3, [r2, #48]	; 0x30
 8001dc4:	4b5d      	ldr	r3, [pc, #372]	; (8001f3c <HAL_SD_MspInit+0x1e4>)
 8001dc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dc8:	f003 0308 	and.w	r3, r3, #8
 8001dcc:	60bb      	str	r3, [r7, #8]
 8001dce:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 8001dd0:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8001dd4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dd6:	2302      	movs	r3, #2
 8001dd8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001dda:	2301      	movs	r3, #1
 8001ddc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dde:	2303      	movs	r3, #3
 8001de0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001de2:	230c      	movs	r3, #12
 8001de4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001de6:	f107 0314 	add.w	r3, r7, #20
 8001dea:	4619      	mov	r1, r3
 8001dec:	4854      	ldr	r0, [pc, #336]	; (8001f40 <HAL_SD_MspInit+0x1e8>)
 8001dee:	f004 fa47 	bl	8006280 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001df2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001df6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001df8:	2302      	movs	r3, #2
 8001dfa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e00:	2303      	movs	r3, #3
 8001e02:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001e04:	230c      	movs	r3, #12
 8001e06:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e08:	f107 0314 	add.w	r3, r7, #20
 8001e0c:	4619      	mov	r1, r3
 8001e0e:	484c      	ldr	r0, [pc, #304]	; (8001f40 <HAL_SD_MspInit+0x1e8>)
 8001e10:	f004 fa36 	bl	8006280 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001e14:	2304      	movs	r3, #4
 8001e16:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e18:	2302      	movs	r3, #2
 8001e1a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001e1c:	2301      	movs	r3, #1
 8001e1e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e20:	2303      	movs	r3, #3
 8001e22:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001e24:	230c      	movs	r3, #12
 8001e26:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001e28:	f107 0314 	add.w	r3, r7, #20
 8001e2c:	4619      	mov	r1, r3
 8001e2e:	4845      	ldr	r0, [pc, #276]	; (8001f44 <HAL_SD_MspInit+0x1ec>)
 8001e30:	f004 fa26 	bl	8006280 <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream3;
 8001e34:	4b44      	ldr	r3, [pc, #272]	; (8001f48 <HAL_SD_MspInit+0x1f0>)
 8001e36:	4a45      	ldr	r2, [pc, #276]	; (8001f4c <HAL_SD_MspInit+0x1f4>)
 8001e38:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 8001e3a:	4b43      	ldr	r3, [pc, #268]	; (8001f48 <HAL_SD_MspInit+0x1f0>)
 8001e3c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001e40:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001e42:	4b41      	ldr	r3, [pc, #260]	; (8001f48 <HAL_SD_MspInit+0x1f0>)
 8001e44:	2200      	movs	r2, #0
 8001e46:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e48:	4b3f      	ldr	r3, [pc, #252]	; (8001f48 <HAL_SD_MspInit+0x1f0>)
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001e4e:	4b3e      	ldr	r3, [pc, #248]	; (8001f48 <HAL_SD_MspInit+0x1f0>)
 8001e50:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001e54:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001e56:	4b3c      	ldr	r3, [pc, #240]	; (8001f48 <HAL_SD_MspInit+0x1f0>)
 8001e58:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001e5c:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001e5e:	4b3a      	ldr	r3, [pc, #232]	; (8001f48 <HAL_SD_MspInit+0x1f0>)
 8001e60:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001e64:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 8001e66:	4b38      	ldr	r3, [pc, #224]	; (8001f48 <HAL_SD_MspInit+0x1f0>)
 8001e68:	2220      	movs	r2, #32
 8001e6a:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001e6c:	4b36      	ldr	r3, [pc, #216]	; (8001f48 <HAL_SD_MspInit+0x1f0>)
 8001e6e:	2200      	movs	r2, #0
 8001e70:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001e72:	4b35      	ldr	r3, [pc, #212]	; (8001f48 <HAL_SD_MspInit+0x1f0>)
 8001e74:	2204      	movs	r2, #4
 8001e76:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001e78:	4b33      	ldr	r3, [pc, #204]	; (8001f48 <HAL_SD_MspInit+0x1f0>)
 8001e7a:	2203      	movs	r2, #3
 8001e7c:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 8001e7e:	4b32      	ldr	r3, [pc, #200]	; (8001f48 <HAL_SD_MspInit+0x1f0>)
 8001e80:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8001e84:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8001e86:	4b30      	ldr	r3, [pc, #192]	; (8001f48 <HAL_SD_MspInit+0x1f0>)
 8001e88:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001e8c:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 8001e8e:	482e      	ldr	r0, [pc, #184]	; (8001f48 <HAL_SD_MspInit+0x1f0>)
 8001e90:	f002 f92c 	bl	80040ec <HAL_DMA_Init>
 8001e94:	4603      	mov	r3, r0
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d001      	beq.n	8001e9e <HAL_SD_MspInit+0x146>
    {
      Error_Handler();
 8001e9a:	f7ff fe2b 	bl	8001af4 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmarx,hdma_sdio_rx);
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	4a29      	ldr	r2, [pc, #164]	; (8001f48 <HAL_SD_MspInit+0x1f0>)
 8001ea2:	641a      	str	r2, [r3, #64]	; 0x40
 8001ea4:	4a28      	ldr	r2, [pc, #160]	; (8001f48 <HAL_SD_MspInit+0x1f0>)
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream6;
 8001eaa:	4b29      	ldr	r3, [pc, #164]	; (8001f50 <HAL_SD_MspInit+0x1f8>)
 8001eac:	4a29      	ldr	r2, [pc, #164]	; (8001f54 <HAL_SD_MspInit+0x1fc>)
 8001eae:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 8001eb0:	4b27      	ldr	r3, [pc, #156]	; (8001f50 <HAL_SD_MspInit+0x1f8>)
 8001eb2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001eb6:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001eb8:	4b25      	ldr	r3, [pc, #148]	; (8001f50 <HAL_SD_MspInit+0x1f8>)
 8001eba:	2240      	movs	r2, #64	; 0x40
 8001ebc:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001ebe:	4b24      	ldr	r3, [pc, #144]	; (8001f50 <HAL_SD_MspInit+0x1f8>)
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001ec4:	4b22      	ldr	r3, [pc, #136]	; (8001f50 <HAL_SD_MspInit+0x1f8>)
 8001ec6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001eca:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001ecc:	4b20      	ldr	r3, [pc, #128]	; (8001f50 <HAL_SD_MspInit+0x1f8>)
 8001ece:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001ed2:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001ed4:	4b1e      	ldr	r3, [pc, #120]	; (8001f50 <HAL_SD_MspInit+0x1f8>)
 8001ed6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001eda:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 8001edc:	4b1c      	ldr	r3, [pc, #112]	; (8001f50 <HAL_SD_MspInit+0x1f8>)
 8001ede:	2220      	movs	r2, #32
 8001ee0:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001ee2:	4b1b      	ldr	r3, [pc, #108]	; (8001f50 <HAL_SD_MspInit+0x1f8>)
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001ee8:	4b19      	ldr	r3, [pc, #100]	; (8001f50 <HAL_SD_MspInit+0x1f8>)
 8001eea:	2204      	movs	r2, #4
 8001eec:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001eee:	4b18      	ldr	r3, [pc, #96]	; (8001f50 <HAL_SD_MspInit+0x1f8>)
 8001ef0:	2203      	movs	r2, #3
 8001ef2:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 8001ef4:	4b16      	ldr	r3, [pc, #88]	; (8001f50 <HAL_SD_MspInit+0x1f8>)
 8001ef6:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8001efa:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 8001efc:	4b14      	ldr	r3, [pc, #80]	; (8001f50 <HAL_SD_MspInit+0x1f8>)
 8001efe:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001f02:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 8001f04:	4812      	ldr	r0, [pc, #72]	; (8001f50 <HAL_SD_MspInit+0x1f8>)
 8001f06:	f002 f8f1 	bl	80040ec <HAL_DMA_Init>
 8001f0a:	4603      	mov	r3, r0
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d001      	beq.n	8001f14 <HAL_SD_MspInit+0x1bc>
    {
      Error_Handler();
 8001f10:	f7ff fdf0 	bl	8001af4 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmatx,hdma_sdio_tx);
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	4a0e      	ldr	r2, [pc, #56]	; (8001f50 <HAL_SD_MspInit+0x1f8>)
 8001f18:	63da      	str	r2, [r3, #60]	; 0x3c
 8001f1a:	4a0d      	ldr	r2, [pc, #52]	; (8001f50 <HAL_SD_MspInit+0x1f8>)
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 1, 0);
 8001f20:	2200      	movs	r2, #0
 8001f22:	2101      	movs	r1, #1
 8001f24:	2031      	movs	r0, #49	; 0x31
 8001f26:	f002 f8aa 	bl	800407e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 8001f2a:	2031      	movs	r0, #49	; 0x31
 8001f2c:	f002 f8c3 	bl	80040b6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 8001f30:	bf00      	nop
 8001f32:	3728      	adds	r7, #40	; 0x28
 8001f34:	46bd      	mov	sp, r7
 8001f36:	bd80      	pop	{r7, pc}
 8001f38:	40012c00 	.word	0x40012c00
 8001f3c:	40023800 	.word	0x40023800
 8001f40:	40020800 	.word	0x40020800
 8001f44:	40020c00 	.word	0x40020c00
 8001f48:	20000700 	.word	0x20000700
 8001f4c:	40026458 	.word	0x40026458
 8001f50:	20000c4c 	.word	0x20000c4c
 8001f54:	400264a0 	.word	0x400264a0

08001f58 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b08a      	sub	sp, #40	; 0x28
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f60:	f107 0314 	add.w	r3, r7, #20
 8001f64:	2200      	movs	r2, #0
 8001f66:	601a      	str	r2, [r3, #0]
 8001f68:	605a      	str	r2, [r3, #4]
 8001f6a:	609a      	str	r2, [r3, #8]
 8001f6c:	60da      	str	r2, [r3, #12]
 8001f6e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	4a5a      	ldr	r2, [pc, #360]	; (80020e0 <HAL_SPI_MspInit+0x188>)
 8001f76:	4293      	cmp	r3, r2
 8001f78:	f040 80ad 	bne.w	80020d6 <HAL_SPI_MspInit+0x17e>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001f7c:	2300      	movs	r3, #0
 8001f7e:	613b      	str	r3, [r7, #16]
 8001f80:	4b58      	ldr	r3, [pc, #352]	; (80020e4 <HAL_SPI_MspInit+0x18c>)
 8001f82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f84:	4a57      	ldr	r2, [pc, #348]	; (80020e4 <HAL_SPI_MspInit+0x18c>)
 8001f86:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001f8a:	6413      	str	r3, [r2, #64]	; 0x40
 8001f8c:	4b55      	ldr	r3, [pc, #340]	; (80020e4 <HAL_SPI_MspInit+0x18c>)
 8001f8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f90:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001f94:	613b      	str	r3, [r7, #16]
 8001f96:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f98:	2300      	movs	r3, #0
 8001f9a:	60fb      	str	r3, [r7, #12]
 8001f9c:	4b51      	ldr	r3, [pc, #324]	; (80020e4 <HAL_SPI_MspInit+0x18c>)
 8001f9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fa0:	4a50      	ldr	r2, [pc, #320]	; (80020e4 <HAL_SPI_MspInit+0x18c>)
 8001fa2:	f043 0304 	orr.w	r3, r3, #4
 8001fa6:	6313      	str	r3, [r2, #48]	; 0x30
 8001fa8:	4b4e      	ldr	r3, [pc, #312]	; (80020e4 <HAL_SPI_MspInit+0x18c>)
 8001faa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fac:	f003 0304 	and.w	r3, r3, #4
 8001fb0:	60fb      	str	r3, [r7, #12]
 8001fb2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	60bb      	str	r3, [r7, #8]
 8001fb8:	4b4a      	ldr	r3, [pc, #296]	; (80020e4 <HAL_SPI_MspInit+0x18c>)
 8001fba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fbc:	4a49      	ldr	r2, [pc, #292]	; (80020e4 <HAL_SPI_MspInit+0x18c>)
 8001fbe:	f043 0302 	orr.w	r3, r3, #2
 8001fc2:	6313      	str	r3, [r2, #48]	; 0x30
 8001fc4:	4b47      	ldr	r3, [pc, #284]	; (80020e4 <HAL_SPI_MspInit+0x18c>)
 8001fc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fc8:	f003 0302 	and.w	r3, r3, #2
 8001fcc:	60bb      	str	r3, [r7, #8]
 8001fce:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001fd0:	230c      	movs	r3, #12
 8001fd2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fd4:	2302      	movs	r3, #2
 8001fd6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fd8:	2300      	movs	r3, #0
 8001fda:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fdc:	2303      	movs	r3, #3
 8001fde:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001fe0:	2305      	movs	r3, #5
 8001fe2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001fe4:	f107 0314 	add.w	r3, r7, #20
 8001fe8:	4619      	mov	r1, r3
 8001fea:	483f      	ldr	r0, [pc, #252]	; (80020e8 <HAL_SPI_MspInit+0x190>)
 8001fec:	f004 f948 	bl	8006280 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001ff0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001ff4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ff6:	2302      	movs	r3, #2
 8001ff8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ffe:	2303      	movs	r3, #3
 8002000:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002002:	2305      	movs	r3, #5
 8002004:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002006:	f107 0314 	add.w	r3, r7, #20
 800200a:	4619      	mov	r1, r3
 800200c:	4837      	ldr	r0, [pc, #220]	; (80020ec <HAL_SPI_MspInit+0x194>)
 800200e:	f004 f937 	bl	8006280 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Stream3;
 8002012:	4b37      	ldr	r3, [pc, #220]	; (80020f0 <HAL_SPI_MspInit+0x198>)
 8002014:	4a37      	ldr	r2, [pc, #220]	; (80020f4 <HAL_SPI_MspInit+0x19c>)
 8002016:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 8002018:	4b35      	ldr	r3, [pc, #212]	; (80020f0 <HAL_SPI_MspInit+0x198>)
 800201a:	2200      	movs	r2, #0
 800201c:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800201e:	4b34      	ldr	r3, [pc, #208]	; (80020f0 <HAL_SPI_MspInit+0x198>)
 8002020:	2200      	movs	r2, #0
 8002022:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002024:	4b32      	ldr	r3, [pc, #200]	; (80020f0 <HAL_SPI_MspInit+0x198>)
 8002026:	2200      	movs	r2, #0
 8002028:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800202a:	4b31      	ldr	r3, [pc, #196]	; (80020f0 <HAL_SPI_MspInit+0x198>)
 800202c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002030:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002032:	4b2f      	ldr	r3, [pc, #188]	; (80020f0 <HAL_SPI_MspInit+0x198>)
 8002034:	2200      	movs	r2, #0
 8002036:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002038:	4b2d      	ldr	r3, [pc, #180]	; (80020f0 <HAL_SPI_MspInit+0x198>)
 800203a:	2200      	movs	r2, #0
 800203c:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 800203e:	4b2c      	ldr	r3, [pc, #176]	; (80020f0 <HAL_SPI_MspInit+0x198>)
 8002040:	2200      	movs	r2, #0
 8002042:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002044:	4b2a      	ldr	r3, [pc, #168]	; (80020f0 <HAL_SPI_MspInit+0x198>)
 8002046:	2200      	movs	r2, #0
 8002048:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800204a:	4b29      	ldr	r3, [pc, #164]	; (80020f0 <HAL_SPI_MspInit+0x198>)
 800204c:	2200      	movs	r2, #0
 800204e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8002050:	4827      	ldr	r0, [pc, #156]	; (80020f0 <HAL_SPI_MspInit+0x198>)
 8002052:	f002 f84b 	bl	80040ec <HAL_DMA_Init>
 8002056:	4603      	mov	r3, r0
 8002058:	2b00      	cmp	r3, #0
 800205a:	d001      	beq.n	8002060 <HAL_SPI_MspInit+0x108>
    {
      Error_Handler();
 800205c:	f7ff fd4a 	bl	8001af4 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	4a23      	ldr	r2, [pc, #140]	; (80020f0 <HAL_SPI_MspInit+0x198>)
 8002064:	64da      	str	r2, [r3, #76]	; 0x4c
 8002066:	4a22      	ldr	r2, [pc, #136]	; (80020f0 <HAL_SPI_MspInit+0x198>)
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream4;
 800206c:	4b22      	ldr	r3, [pc, #136]	; (80020f8 <HAL_SPI_MspInit+0x1a0>)
 800206e:	4a23      	ldr	r2, [pc, #140]	; (80020fc <HAL_SPI_MspInit+0x1a4>)
 8002070:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 8002072:	4b21      	ldr	r3, [pc, #132]	; (80020f8 <HAL_SPI_MspInit+0x1a0>)
 8002074:	2200      	movs	r2, #0
 8002076:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002078:	4b1f      	ldr	r3, [pc, #124]	; (80020f8 <HAL_SPI_MspInit+0x1a0>)
 800207a:	2240      	movs	r2, #64	; 0x40
 800207c:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800207e:	4b1e      	ldr	r3, [pc, #120]	; (80020f8 <HAL_SPI_MspInit+0x1a0>)
 8002080:	2200      	movs	r2, #0
 8002082:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002084:	4b1c      	ldr	r3, [pc, #112]	; (80020f8 <HAL_SPI_MspInit+0x1a0>)
 8002086:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800208a:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800208c:	4b1a      	ldr	r3, [pc, #104]	; (80020f8 <HAL_SPI_MspInit+0x1a0>)
 800208e:	2200      	movs	r2, #0
 8002090:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002092:	4b19      	ldr	r3, [pc, #100]	; (80020f8 <HAL_SPI_MspInit+0x1a0>)
 8002094:	2200      	movs	r2, #0
 8002096:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8002098:	4b17      	ldr	r3, [pc, #92]	; (80020f8 <HAL_SPI_MspInit+0x1a0>)
 800209a:	2200      	movs	r2, #0
 800209c:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800209e:	4b16      	ldr	r3, [pc, #88]	; (80020f8 <HAL_SPI_MspInit+0x1a0>)
 80020a0:	2200      	movs	r2, #0
 80020a2:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80020a4:	4b14      	ldr	r3, [pc, #80]	; (80020f8 <HAL_SPI_MspInit+0x1a0>)
 80020a6:	2200      	movs	r2, #0
 80020a8:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 80020aa:	4813      	ldr	r0, [pc, #76]	; (80020f8 <HAL_SPI_MspInit+0x1a0>)
 80020ac:	f002 f81e 	bl	80040ec <HAL_DMA_Init>
 80020b0:	4603      	mov	r3, r0
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d001      	beq.n	80020ba <HAL_SPI_MspInit+0x162>
    {
      Error_Handler();
 80020b6:	f7ff fd1d 	bl	8001af4 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	4a0e      	ldr	r2, [pc, #56]	; (80020f8 <HAL_SPI_MspInit+0x1a0>)
 80020be:	649a      	str	r2, [r3, #72]	; 0x48
 80020c0:	4a0d      	ldr	r2, [pc, #52]	; (80020f8 <HAL_SPI_MspInit+0x1a0>)
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 1, 0);
 80020c6:	2200      	movs	r2, #0
 80020c8:	2101      	movs	r1, #1
 80020ca:	2024      	movs	r0, #36	; 0x24
 80020cc:	f001 ffd7 	bl	800407e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 80020d0:	2024      	movs	r0, #36	; 0x24
 80020d2:	f001 fff0 	bl	80040b6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80020d6:	bf00      	nop
 80020d8:	3728      	adds	r7, #40	; 0x28
 80020da:	46bd      	mov	sp, r7
 80020dc:	bd80      	pop	{r7, pc}
 80020de:	bf00      	nop
 80020e0:	40003800 	.word	0x40003800
 80020e4:	40023800 	.word	0x40023800
 80020e8:	40020800 	.word	0x40020800
 80020ec:	40020400 	.word	0x40020400
 80020f0:	200008a8 	.word	0x200008a8
 80020f4:	40026058 	.word	0x40026058
 80020f8:	2000107c 	.word	0x2000107c
 80020fc:	40026070 	.word	0x40026070

08002100 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	b08a      	sub	sp, #40	; 0x28
 8002104:	af00      	add	r7, sp, #0
 8002106:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002108:	f107 0314 	add.w	r3, r7, #20
 800210c:	2200      	movs	r2, #0
 800210e:	601a      	str	r2, [r3, #0]
 8002110:	605a      	str	r2, [r3, #4]
 8002112:	609a      	str	r2, [r3, #8]
 8002114:	60da      	str	r2, [r3, #12]
 8002116:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM8)
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	4a19      	ldr	r2, [pc, #100]	; (8002184 <HAL_TIM_Encoder_MspInit+0x84>)
 800211e:	4293      	cmp	r3, r2
 8002120:	d12b      	bne.n	800217a <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002122:	2300      	movs	r3, #0
 8002124:	613b      	str	r3, [r7, #16]
 8002126:	4b18      	ldr	r3, [pc, #96]	; (8002188 <HAL_TIM_Encoder_MspInit+0x88>)
 8002128:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800212a:	4a17      	ldr	r2, [pc, #92]	; (8002188 <HAL_TIM_Encoder_MspInit+0x88>)
 800212c:	f043 0302 	orr.w	r3, r3, #2
 8002130:	6453      	str	r3, [r2, #68]	; 0x44
 8002132:	4b15      	ldr	r3, [pc, #84]	; (8002188 <HAL_TIM_Encoder_MspInit+0x88>)
 8002134:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002136:	f003 0302 	and.w	r3, r3, #2
 800213a:	613b      	str	r3, [r7, #16]
 800213c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800213e:	2300      	movs	r3, #0
 8002140:	60fb      	str	r3, [r7, #12]
 8002142:	4b11      	ldr	r3, [pc, #68]	; (8002188 <HAL_TIM_Encoder_MspInit+0x88>)
 8002144:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002146:	4a10      	ldr	r2, [pc, #64]	; (8002188 <HAL_TIM_Encoder_MspInit+0x88>)
 8002148:	f043 0304 	orr.w	r3, r3, #4
 800214c:	6313      	str	r3, [r2, #48]	; 0x30
 800214e:	4b0e      	ldr	r3, [pc, #56]	; (8002188 <HAL_TIM_Encoder_MspInit+0x88>)
 8002150:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002152:	f003 0304 	and.w	r3, r3, #4
 8002156:	60fb      	str	r3, [r7, #12]
 8002158:	68fb      	ldr	r3, [r7, #12]
    /**TIM8 GPIO Configuration
    PC6     ------> TIM8_CH1
    PC7     ------> TIM8_CH2
    */
    GPIO_InitStruct.Pin = ENCODER_A_Pin|ENCODER_B_Pin;
 800215a:	23c0      	movs	r3, #192	; 0xc0
 800215c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800215e:	2302      	movs	r3, #2
 8002160:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002162:	2300      	movs	r3, #0
 8002164:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002166:	2300      	movs	r3, #0
 8002168:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800216a:	2303      	movs	r3, #3
 800216c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800216e:	f107 0314 	add.w	r3, r7, #20
 8002172:	4619      	mov	r1, r3
 8002174:	4805      	ldr	r0, [pc, #20]	; (800218c <HAL_TIM_Encoder_MspInit+0x8c>)
 8002176:	f004 f883 	bl	8006280 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 800217a:	bf00      	nop
 800217c:	3728      	adds	r7, #40	; 0x28
 800217e:	46bd      	mov	sp, r7
 8002180:	bd80      	pop	{r7, pc}
 8002182:	bf00      	nop
 8002184:	40010400 	.word	0x40010400
 8002188:	40023800 	.word	0x40023800
 800218c:	40020800 	.word	0x40020800

08002190 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	b08c      	sub	sp, #48	; 0x30
 8002194:	af00      	add	r7, sp, #0
 8002196:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002198:	f107 031c 	add.w	r3, r7, #28
 800219c:	2200      	movs	r2, #0
 800219e:	601a      	str	r2, [r3, #0]
 80021a0:	605a      	str	r2, [r3, #4]
 80021a2:	609a      	str	r2, [r3, #8]
 80021a4:	60da      	str	r2, [r3, #12]
 80021a6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	4a65      	ldr	r2, [pc, #404]	; (8002344 <HAL_UART_MspInit+0x1b4>)
 80021ae:	4293      	cmp	r3, r2
 80021b0:	f040 8091 	bne.w	80022d6 <HAL_UART_MspInit+0x146>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80021b4:	2300      	movs	r3, #0
 80021b6:	61bb      	str	r3, [r7, #24]
 80021b8:	4b63      	ldr	r3, [pc, #396]	; (8002348 <HAL_UART_MspInit+0x1b8>)
 80021ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021bc:	4a62      	ldr	r2, [pc, #392]	; (8002348 <HAL_UART_MspInit+0x1b8>)
 80021be:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80021c2:	6413      	str	r3, [r2, #64]	; 0x40
 80021c4:	4b60      	ldr	r3, [pc, #384]	; (8002348 <HAL_UART_MspInit+0x1b8>)
 80021c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021cc:	61bb      	str	r3, [r7, #24]
 80021ce:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80021d0:	2300      	movs	r3, #0
 80021d2:	617b      	str	r3, [r7, #20]
 80021d4:	4b5c      	ldr	r3, [pc, #368]	; (8002348 <HAL_UART_MspInit+0x1b8>)
 80021d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021d8:	4a5b      	ldr	r2, [pc, #364]	; (8002348 <HAL_UART_MspInit+0x1b8>)
 80021da:	f043 0308 	orr.w	r3, r3, #8
 80021de:	6313      	str	r3, [r2, #48]	; 0x30
 80021e0:	4b59      	ldr	r3, [pc, #356]	; (8002348 <HAL_UART_MspInit+0x1b8>)
 80021e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021e4:	f003 0308 	and.w	r3, r3, #8
 80021e8:	617b      	str	r3, [r7, #20]
 80021ea:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80021ec:	2360      	movs	r3, #96	; 0x60
 80021ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021f0:	2302      	movs	r3, #2
 80021f2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021f4:	2300      	movs	r3, #0
 80021f6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021f8:	2303      	movs	r3, #3
 80021fa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80021fc:	2307      	movs	r3, #7
 80021fe:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002200:	f107 031c 	add.w	r3, r7, #28
 8002204:	4619      	mov	r1, r3
 8002206:	4851      	ldr	r0, [pc, #324]	; (800234c <HAL_UART_MspInit+0x1bc>)
 8002208:	f004 f83a 	bl	8006280 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 800220c:	4b50      	ldr	r3, [pc, #320]	; (8002350 <HAL_UART_MspInit+0x1c0>)
 800220e:	4a51      	ldr	r2, [pc, #324]	; (8002354 <HAL_UART_MspInit+0x1c4>)
 8002210:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8002212:	4b4f      	ldr	r3, [pc, #316]	; (8002350 <HAL_UART_MspInit+0x1c0>)
 8002214:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002218:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800221a:	4b4d      	ldr	r3, [pc, #308]	; (8002350 <HAL_UART_MspInit+0x1c0>)
 800221c:	2200      	movs	r2, #0
 800221e:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002220:	4b4b      	ldr	r3, [pc, #300]	; (8002350 <HAL_UART_MspInit+0x1c0>)
 8002222:	2200      	movs	r2, #0
 8002224:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002226:	4b4a      	ldr	r3, [pc, #296]	; (8002350 <HAL_UART_MspInit+0x1c0>)
 8002228:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800222c:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800222e:	4b48      	ldr	r3, [pc, #288]	; (8002350 <HAL_UART_MspInit+0x1c0>)
 8002230:	2200      	movs	r2, #0
 8002232:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002234:	4b46      	ldr	r3, [pc, #280]	; (8002350 <HAL_UART_MspInit+0x1c0>)
 8002236:	2200      	movs	r2, #0
 8002238:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 800223a:	4b45      	ldr	r3, [pc, #276]	; (8002350 <HAL_UART_MspInit+0x1c0>)
 800223c:	2200      	movs	r2, #0
 800223e:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002240:	4b43      	ldr	r3, [pc, #268]	; (8002350 <HAL_UART_MspInit+0x1c0>)
 8002242:	2200      	movs	r2, #0
 8002244:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002246:	4b42      	ldr	r3, [pc, #264]	; (8002350 <HAL_UART_MspInit+0x1c0>)
 8002248:	2200      	movs	r2, #0
 800224a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800224c:	4840      	ldr	r0, [pc, #256]	; (8002350 <HAL_UART_MspInit+0x1c0>)
 800224e:	f001 ff4d 	bl	80040ec <HAL_DMA_Init>
 8002252:	4603      	mov	r3, r0
 8002254:	2b00      	cmp	r3, #0
 8002256:	d001      	beq.n	800225c <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8002258:	f7ff fc4c 	bl	8001af4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	4a3c      	ldr	r2, [pc, #240]	; (8002350 <HAL_UART_MspInit+0x1c0>)
 8002260:	635a      	str	r2, [r3, #52]	; 0x34
 8002262:	4a3b      	ldr	r2, [pc, #236]	; (8002350 <HAL_UART_MspInit+0x1c0>)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8002268:	4b3b      	ldr	r3, [pc, #236]	; (8002358 <HAL_UART_MspInit+0x1c8>)
 800226a:	4a3c      	ldr	r2, [pc, #240]	; (800235c <HAL_UART_MspInit+0x1cc>)
 800226c:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 800226e:	4b3a      	ldr	r3, [pc, #232]	; (8002358 <HAL_UART_MspInit+0x1c8>)
 8002270:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002274:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002276:	4b38      	ldr	r3, [pc, #224]	; (8002358 <HAL_UART_MspInit+0x1c8>)
 8002278:	2240      	movs	r2, #64	; 0x40
 800227a:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800227c:	4b36      	ldr	r3, [pc, #216]	; (8002358 <HAL_UART_MspInit+0x1c8>)
 800227e:	2200      	movs	r2, #0
 8002280:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002282:	4b35      	ldr	r3, [pc, #212]	; (8002358 <HAL_UART_MspInit+0x1c8>)
 8002284:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002288:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800228a:	4b33      	ldr	r3, [pc, #204]	; (8002358 <HAL_UART_MspInit+0x1c8>)
 800228c:	2200      	movs	r2, #0
 800228e:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002290:	4b31      	ldr	r3, [pc, #196]	; (8002358 <HAL_UART_MspInit+0x1c8>)
 8002292:	2200      	movs	r2, #0
 8002294:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8002296:	4b30      	ldr	r3, [pc, #192]	; (8002358 <HAL_UART_MspInit+0x1c8>)
 8002298:	2200      	movs	r2, #0
 800229a:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800229c:	4b2e      	ldr	r3, [pc, #184]	; (8002358 <HAL_UART_MspInit+0x1c8>)
 800229e:	2200      	movs	r2, #0
 80022a0:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80022a2:	4b2d      	ldr	r3, [pc, #180]	; (8002358 <HAL_UART_MspInit+0x1c8>)
 80022a4:	2200      	movs	r2, #0
 80022a6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80022a8:	482b      	ldr	r0, [pc, #172]	; (8002358 <HAL_UART_MspInit+0x1c8>)
 80022aa:	f001 ff1f 	bl	80040ec <HAL_DMA_Init>
 80022ae:	4603      	mov	r3, r0
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d001      	beq.n	80022b8 <HAL_UART_MspInit+0x128>
    {
      Error_Handler();
 80022b4:	f7ff fc1e 	bl	8001af4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	4a27      	ldr	r2, [pc, #156]	; (8002358 <HAL_UART_MspInit+0x1c8>)
 80022bc:	631a      	str	r2, [r3, #48]	; 0x30
 80022be:	4a26      	ldr	r2, [pc, #152]	; (8002358 <HAL_UART_MspInit+0x1c8>)
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 1, 0);
 80022c4:	2200      	movs	r2, #0
 80022c6:	2101      	movs	r1, #1
 80022c8:	2026      	movs	r0, #38	; 0x26
 80022ca:	f001 fed8 	bl	800407e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80022ce:	2026      	movs	r0, #38	; 0x26
 80022d0:	f001 fef1 	bl	80040b6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80022d4:	e031      	b.n	800233a <HAL_UART_MspInit+0x1aa>
  else if(huart->Instance==USART3)
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	4a21      	ldr	r2, [pc, #132]	; (8002360 <HAL_UART_MspInit+0x1d0>)
 80022dc:	4293      	cmp	r3, r2
 80022de:	d12c      	bne.n	800233a <HAL_UART_MspInit+0x1aa>
    __HAL_RCC_USART3_CLK_ENABLE();
 80022e0:	2300      	movs	r3, #0
 80022e2:	613b      	str	r3, [r7, #16]
 80022e4:	4b18      	ldr	r3, [pc, #96]	; (8002348 <HAL_UART_MspInit+0x1b8>)
 80022e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022e8:	4a17      	ldr	r2, [pc, #92]	; (8002348 <HAL_UART_MspInit+0x1b8>)
 80022ea:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80022ee:	6413      	str	r3, [r2, #64]	; 0x40
 80022f0:	4b15      	ldr	r3, [pc, #84]	; (8002348 <HAL_UART_MspInit+0x1b8>)
 80022f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022f4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80022f8:	613b      	str	r3, [r7, #16]
 80022fa:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80022fc:	2300      	movs	r3, #0
 80022fe:	60fb      	str	r3, [r7, #12]
 8002300:	4b11      	ldr	r3, [pc, #68]	; (8002348 <HAL_UART_MspInit+0x1b8>)
 8002302:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002304:	4a10      	ldr	r2, [pc, #64]	; (8002348 <HAL_UART_MspInit+0x1b8>)
 8002306:	f043 0308 	orr.w	r3, r3, #8
 800230a:	6313      	str	r3, [r2, #48]	; 0x30
 800230c:	4b0e      	ldr	r3, [pc, #56]	; (8002348 <HAL_UART_MspInit+0x1b8>)
 800230e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002310:	f003 0308 	and.w	r3, r3, #8
 8002314:	60fb      	str	r3, [r7, #12]
 8002316:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8002318:	f44f 7340 	mov.w	r3, #768	; 0x300
 800231c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800231e:	2302      	movs	r3, #2
 8002320:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002322:	2300      	movs	r3, #0
 8002324:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002326:	2303      	movs	r3, #3
 8002328:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800232a:	2307      	movs	r3, #7
 800232c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800232e:	f107 031c 	add.w	r3, r7, #28
 8002332:	4619      	mov	r1, r3
 8002334:	4805      	ldr	r0, [pc, #20]	; (800234c <HAL_UART_MspInit+0x1bc>)
 8002336:	f003 ffa3 	bl	8006280 <HAL_GPIO_Init>
}
 800233a:	bf00      	nop
 800233c:	3730      	adds	r7, #48	; 0x30
 800233e:	46bd      	mov	sp, r7
 8002340:	bd80      	pop	{r7, pc}
 8002342:	bf00      	nop
 8002344:	40004400 	.word	0x40004400
 8002348:	40023800 	.word	0x40023800
 800234c:	40020c00 	.word	0x40020c00
 8002350:	20000760 	.word	0x20000760
 8002354:	40026088 	.word	0x40026088
 8002358:	20000954 	.word	0x20000954
 800235c:	400260a0 	.word	0x400260a0
 8002360:	40004800 	.word	0x40004800

08002364 <LL_TIM_DisableCounter>:
{
 8002364:	b480      	push	{r7}
 8002366:	b083      	sub	sp, #12
 8002368:	af00      	add	r7, sp, #0
 800236a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	f023 0201 	bic.w	r2, r3, #1
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	601a      	str	r2, [r3, #0]
}
 8002378:	bf00      	nop
 800237a:	370c      	adds	r7, #12
 800237c:	46bd      	mov	sp, r7
 800237e:	bc80      	pop	{r7}
 8002380:	4770      	bx	lr

08002382 <LL_TIM_ClearFlag_UPDATE>:
{
 8002382:	b480      	push	{r7}
 8002384:	b083      	sub	sp, #12
 8002386:	af00      	add	r7, sp, #0
 8002388:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	f06f 0201 	mvn.w	r2, #1
 8002390:	611a      	str	r2, [r3, #16]
}
 8002392:	bf00      	nop
 8002394:	370c      	adds	r7, #12
 8002396:	46bd      	mov	sp, r7
 8002398:	bc80      	pop	{r7}
 800239a:	4770      	bx	lr

0800239c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800239c:	b480      	push	{r7}
 800239e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80023a0:	bf00      	nop
 80023a2:	46bd      	mov	sp, r7
 80023a4:	bc80      	pop	{r7}
 80023a6:	4770      	bx	lr

080023a8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80023a8:	b480      	push	{r7}
 80023aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80023ac:	e7fe      	b.n	80023ac <HardFault_Handler+0x4>

080023ae <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80023ae:	b480      	push	{r7}
 80023b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80023b2:	e7fe      	b.n	80023b2 <MemManage_Handler+0x4>

080023b4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80023b4:	b480      	push	{r7}
 80023b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80023b8:	e7fe      	b.n	80023b8 <BusFault_Handler+0x4>

080023ba <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80023ba:	b480      	push	{r7}
 80023bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80023be:	e7fe      	b.n	80023be <UsageFault_Handler+0x4>

080023c0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80023c0:	b480      	push	{r7}
 80023c2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80023c4:	bf00      	nop
 80023c6:	46bd      	mov	sp, r7
 80023c8:	bc80      	pop	{r7}
 80023ca:	4770      	bx	lr

080023cc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80023cc:	b480      	push	{r7}
 80023ce:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80023d0:	bf00      	nop
 80023d2:	46bd      	mov	sp, r7
 80023d4:	bc80      	pop	{r7}
 80023d6:	4770      	bx	lr

080023d8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80023d8:	b480      	push	{r7}
 80023da:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80023dc:	bf00      	nop
 80023de:	46bd      	mov	sp, r7
 80023e0:	bc80      	pop	{r7}
 80023e2:	4770      	bx	lr

080023e4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80023e8:	f000 fa32 	bl	8002850 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80023ec:	bf00      	nop
 80023ee:	bd80      	pop	{r7, pc}

080023f0 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 80023f4:	4802      	ldr	r0, [pc, #8]	; (8002400 <DMA1_Stream3_IRQHandler+0x10>)
 80023f6:	f002 f8ef 	bl	80045d8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 80023fa:	bf00      	nop
 80023fc:	bd80      	pop	{r7, pc}
 80023fe:	bf00      	nop
 8002400:	200008a8 	.word	0x200008a8

08002404 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8002408:	4802      	ldr	r0, [pc, #8]	; (8002414 <DMA1_Stream4_IRQHandler+0x10>)
 800240a:	f002 f8e5 	bl	80045d8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 800240e:	bf00      	nop
 8002410:	bd80      	pop	{r7, pc}
 8002412:	bf00      	nop
 8002414:	2000107c 	.word	0x2000107c

08002418 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 800241c:	4802      	ldr	r0, [pc, #8]	; (8002428 <DMA1_Stream5_IRQHandler+0x10>)
 800241e:	f002 f8db 	bl	80045d8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8002422:	bf00      	nop
 8002424:	bd80      	pop	{r7, pc}
 8002426:	bf00      	nop
 8002428:	20000760 	.word	0x20000760

0800242c <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8002430:	4802      	ldr	r0, [pc, #8]	; (800243c <DMA1_Stream6_IRQHandler+0x10>)
 8002432:	f002 f8d1 	bl	80045d8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8002436:	bf00      	nop
 8002438:	bd80      	pop	{r7, pc}
 800243a:	bf00      	nop
 800243c:	20000954 	.word	0x20000954

08002440 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8002440:	b580      	push	{r7, lr}
 8002442:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002444:	4802      	ldr	r0, [pc, #8]	; (8002450 <ADC_IRQHandler+0x10>)
 8002446:	f000 fa84 	bl	8002952 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 800244a:	bf00      	nop
 800244c:	bd80      	pop	{r7, pc}
 800244e:	bf00      	nop
 8002450:	2000090c 	.word	0x2000090c

08002454 <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupts.
  */
void CAN1_TX_IRQHandler(void)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002458:	4802      	ldr	r0, [pc, #8]	; (8002464 <CAN1_TX_IRQHandler+0x10>)
 800245a:	f001 fb12 	bl	8003a82 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 800245e:	bf00      	nop
 8002460:	bd80      	pop	{r7, pc}
 8002462:	bf00      	nop
 8002464:	2000103c 	.word	0x2000103c

08002468 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 800246c:	4802      	ldr	r0, [pc, #8]	; (8002478 <CAN1_RX0_IRQHandler+0x10>)
 800246e:	f001 fb08 	bl	8003a82 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8002472:	bf00      	nop
 8002474:	bd80      	pop	{r7, pc}
 8002476:	bf00      	nop
 8002478:	2000103c 	.word	0x2000103c

0800247c <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002480:	4802      	ldr	r0, [pc, #8]	; (800248c <CAN1_RX1_IRQHandler+0x10>)
 8002482:	f001 fafe 	bl	8003a82 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8002486:	bf00      	nop
 8002488:	bd80      	pop	{r7, pc}
 800248a:	bf00      	nop
 800248c:	2000103c 	.word	0x2000103c

08002490 <CAN1_SCE_IRQHandler>:

/**
  * @brief This function handles CAN1 SCE interrupt.
  */
void CAN1_SCE_IRQHandler(void)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_SCE_IRQn 0 */

  /* USER CODE END CAN1_SCE_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002494:	4802      	ldr	r0, [pc, #8]	; (80024a0 <CAN1_SCE_IRQHandler+0x10>)
 8002496:	f001 faf4 	bl	8003a82 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_SCE_IRQn 1 */

  /* USER CODE END CAN1_SCE_IRQn 1 */
}
 800249a:	bf00      	nop
 800249c:	bd80      	pop	{r7, pc}
 800249e:	bf00      	nop
 80024a0:	2000103c 	.word	0x2000103c

080024a4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */
	LL_TIM_DisableCounter(TIM3);
 80024a8:	4808      	ldr	r0, [pc, #32]	; (80024cc <TIM3_IRQHandler+0x28>)
 80024aa:	f7ff ff5b 	bl	8002364 <LL_TIM_DisableCounter>
	// -- FLIR VERSIOKN --
	/*
	 //HAL_GPIO_WritePin(SIG_SHUTTER_GPIO_Port, SIG_SHUTTER_Pin, RESET);
	 */

	HAL_GPIO_WritePin(SIG_AUTOFOCUS_GPIO_Port, SIG_AUTOFOCUS_Pin, RESET);
 80024ae:	2200      	movs	r2, #0
 80024b0:	2120      	movs	r1, #32
 80024b2:	4807      	ldr	r0, [pc, #28]	; (80024d0 <TIM3_IRQHandler+0x2c>)
 80024b4:	f004 f899 	bl	80065ea <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SIG_SHUTTER_GPIO_Port, SIG_SHUTTER_Pin, RESET);
 80024b8:	2200      	movs	r2, #0
 80024ba:	2110      	movs	r1, #16
 80024bc:	4804      	ldr	r0, [pc, #16]	; (80024d0 <TIM3_IRQHandler+0x2c>)
 80024be:	f004 f894 	bl	80065ea <HAL_GPIO_WritePin>

  /* USER CODE END TIM3_IRQn 0 */
  /* USER CODE BEGIN TIM3_IRQn 1 */
	LL_TIM_ClearFlag_UPDATE(TIM3);
 80024c2:	4802      	ldr	r0, [pc, #8]	; (80024cc <TIM3_IRQHandler+0x28>)
 80024c4:	f7ff ff5d 	bl	8002382 <LL_TIM_ClearFlag_UPDATE>
  /* USER CODE END TIM3_IRQn 1 */
}
 80024c8:	bf00      	nop
 80024ca:	bd80      	pop	{r7, pc}
 80024cc:	40000400 	.word	0x40000400
 80024d0:	40021800 	.word	0x40021800

080024d4 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 80024d8:	4802      	ldr	r0, [pc, #8]	; (80024e4 <SPI2_IRQHandler+0x10>)
 80024da:	f007 fb23 	bl	8009b24 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 80024de:	bf00      	nop
 80024e0:	bd80      	pop	{r7, pc}
 80024e2:	bf00      	nop
 80024e4:	200007c0 	.word	0x200007c0

080024e8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80024ec:	4802      	ldr	r0, [pc, #8]	; (80024f8 <USART2_IRQHandler+0x10>)
 80024ee:	f007 fef3 	bl	800a2d8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80024f2:	bf00      	nop
 80024f4:	bd80      	pop	{r7, pc}
 80024f6:	bf00      	nop
 80024f8:	20000ffc 	.word	0x20000ffc

080024fc <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI Line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8002500:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8002504:	f004 f8a2 	bl	800664c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 8002508:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800250c:	f004 f89e 	bl	800664c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8002510:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8002514:	f004 f89a 	bl	800664c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8002518:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800251c:	f004 f896 	bl	800664c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 8002520:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002524:	f004 f892 	bl	800664c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002528:	bf00      	nop
 800252a:	bd80      	pop	{r7, pc}

0800252c <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 800252c:	b580      	push	{r7, lr}
 800252e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 8002530:	4802      	ldr	r0, [pc, #8]	; (800253c <SDIO_IRQHandler+0x10>)
 8002532:	f006 fa87 	bl	8008a44 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 8002536:	bf00      	nop
 8002538:	bd80      	pop	{r7, pc}
 800253a:	bf00      	nop
 800253c:	20000cb8 	.word	0x20000cb8

08002540 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 Stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002544:	4802      	ldr	r0, [pc, #8]	; (8002550 <DMA2_Stream0_IRQHandler+0x10>)
 8002546:	f002 f847 	bl	80045d8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800254a:	bf00      	nop
 800254c:	bd80      	pop	{r7, pc}
 800254e:	bf00      	nop
 8002550:	200009b8 	.word	0x200009b8

08002554 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 Stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8002554:	b580      	push	{r7, lr}
 8002556:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 8002558:	4802      	ldr	r0, [pc, #8]	; (8002564 <DMA2_Stream3_IRQHandler+0x10>)
 800255a:	f002 f83d 	bl	80045d8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 800255e:	bf00      	nop
 8002560:	bd80      	pop	{r7, pc}
 8002562:	bf00      	nop
 8002564:	20000700 	.word	0x20000700

08002568 <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 800256c:	4802      	ldr	r0, [pc, #8]	; (8002578 <ETH_IRQHandler+0x10>)
 800256e:	f002 fde5 	bl	800513c <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 8002572:	bf00      	nop
 8002574:	bd80      	pop	{r7, pc}
 8002576:	bf00      	nop
 8002578:	20002eac 	.word	0x20002eac

0800257c <ETH_WKUP_IRQHandler>:

/**
  * @brief This function handles Ethernet wake-up interrupt through EXTI line 19.
  */
void ETH_WKUP_IRQHandler(void)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_WKUP_IRQn 0 */

  /* USER CODE END ETH_WKUP_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 8002580:	4802      	ldr	r0, [pc, #8]	; (800258c <ETH_WKUP_IRQHandler+0x10>)
 8002582:	f002 fddb 	bl	800513c <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_WKUP_IRQn 1 */

  /* USER CODE END ETH_WKUP_IRQn 1 */
}
 8002586:	bf00      	nop
 8002588:	bd80      	pop	{r7, pc}
 800258a:	bf00      	nop
 800258c:	20002eac 	.word	0x20002eac

08002590 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002590:	b580      	push	{r7, lr}
 8002592:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8002594:	4802      	ldr	r0, [pc, #8]	; (80025a0 <OTG_FS_IRQHandler+0x10>)
 8002596:	f004 f9b0 	bl	80068fa <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800259a:	bf00      	nop
 800259c:	bd80      	pop	{r7, pc}
 800259e:	bf00      	nop
 80025a0:	20007ee4 	.word	0x20007ee4

080025a4 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 Stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 80025a8:	4802      	ldr	r0, [pc, #8]	; (80025b4 <DMA2_Stream6_IRQHandler+0x10>)
 80025aa:	f002 f815 	bl	80045d8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 80025ae:	bf00      	nop
 80025b0:	bd80      	pop	{r7, pc}
 80025b2:	bf00      	nop
 80025b4:	20000c4c 	.word	0x20000c4c

080025b8 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b086      	sub	sp, #24
 80025bc:	af00      	add	r7, sp, #0
 80025be:	60f8      	str	r0, [r7, #12]
 80025c0:	60b9      	str	r1, [r7, #8]
 80025c2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025c4:	2300      	movs	r3, #0
 80025c6:	617b      	str	r3, [r7, #20]
 80025c8:	e00a      	b.n	80025e0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80025ca:	f3af 8000 	nop.w
 80025ce:	4601      	mov	r1, r0
 80025d0:	68bb      	ldr	r3, [r7, #8]
 80025d2:	1c5a      	adds	r2, r3, #1
 80025d4:	60ba      	str	r2, [r7, #8]
 80025d6:	b2ca      	uxtb	r2, r1
 80025d8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025da:	697b      	ldr	r3, [r7, #20]
 80025dc:	3301      	adds	r3, #1
 80025de:	617b      	str	r3, [r7, #20]
 80025e0:	697a      	ldr	r2, [r7, #20]
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	429a      	cmp	r2, r3
 80025e6:	dbf0      	blt.n	80025ca <_read+0x12>
	}

return len;
 80025e8:	687b      	ldr	r3, [r7, #4]
}
 80025ea:	4618      	mov	r0, r3
 80025ec:	3718      	adds	r7, #24
 80025ee:	46bd      	mov	sp, r7
 80025f0:	bd80      	pop	{r7, pc}

080025f2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80025f2:	b580      	push	{r7, lr}
 80025f4:	b086      	sub	sp, #24
 80025f6:	af00      	add	r7, sp, #0
 80025f8:	60f8      	str	r0, [r7, #12]
 80025fa:	60b9      	str	r1, [r7, #8]
 80025fc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025fe:	2300      	movs	r3, #0
 8002600:	617b      	str	r3, [r7, #20]
 8002602:	e009      	b.n	8002618 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002604:	68bb      	ldr	r3, [r7, #8]
 8002606:	1c5a      	adds	r2, r3, #1
 8002608:	60ba      	str	r2, [r7, #8]
 800260a:	781b      	ldrb	r3, [r3, #0]
 800260c:	4618      	mov	r0, r3
 800260e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002612:	697b      	ldr	r3, [r7, #20]
 8002614:	3301      	adds	r3, #1
 8002616:	617b      	str	r3, [r7, #20]
 8002618:	697a      	ldr	r2, [r7, #20]
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	429a      	cmp	r2, r3
 800261e:	dbf1      	blt.n	8002604 <_write+0x12>
	}
	return len;
 8002620:	687b      	ldr	r3, [r7, #4]
}
 8002622:	4618      	mov	r0, r3
 8002624:	3718      	adds	r7, #24
 8002626:	46bd      	mov	sp, r7
 8002628:	bd80      	pop	{r7, pc}

0800262a <_close>:

int _close(int file)
{
 800262a:	b480      	push	{r7}
 800262c:	b083      	sub	sp, #12
 800262e:	af00      	add	r7, sp, #0
 8002630:	6078      	str	r0, [r7, #4]
	return -1;
 8002632:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002636:	4618      	mov	r0, r3
 8002638:	370c      	adds	r7, #12
 800263a:	46bd      	mov	sp, r7
 800263c:	bc80      	pop	{r7}
 800263e:	4770      	bx	lr

08002640 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002640:	b480      	push	{r7}
 8002642:	b083      	sub	sp, #12
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]
 8002648:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800264a:	683b      	ldr	r3, [r7, #0]
 800264c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002650:	605a      	str	r2, [r3, #4]
	return 0;
 8002652:	2300      	movs	r3, #0
}
 8002654:	4618      	mov	r0, r3
 8002656:	370c      	adds	r7, #12
 8002658:	46bd      	mov	sp, r7
 800265a:	bc80      	pop	{r7}
 800265c:	4770      	bx	lr

0800265e <_isatty>:

int _isatty(int file)
{
 800265e:	b480      	push	{r7}
 8002660:	b083      	sub	sp, #12
 8002662:	af00      	add	r7, sp, #0
 8002664:	6078      	str	r0, [r7, #4]
	return 1;
 8002666:	2301      	movs	r3, #1
}
 8002668:	4618      	mov	r0, r3
 800266a:	370c      	adds	r7, #12
 800266c:	46bd      	mov	sp, r7
 800266e:	bc80      	pop	{r7}
 8002670:	4770      	bx	lr

08002672 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002672:	b480      	push	{r7}
 8002674:	b085      	sub	sp, #20
 8002676:	af00      	add	r7, sp, #0
 8002678:	60f8      	str	r0, [r7, #12]
 800267a:	60b9      	str	r1, [r7, #8]
 800267c:	607a      	str	r2, [r7, #4]
	return 0;
 800267e:	2300      	movs	r3, #0
}
 8002680:	4618      	mov	r0, r3
 8002682:	3714      	adds	r7, #20
 8002684:	46bd      	mov	sp, r7
 8002686:	bc80      	pop	{r7}
 8002688:	4770      	bx	lr
	...

0800268c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800268c:	b480      	push	{r7}
 800268e:	b087      	sub	sp, #28
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002694:	4a14      	ldr	r2, [pc, #80]	; (80026e8 <_sbrk+0x5c>)
 8002696:	4b15      	ldr	r3, [pc, #84]	; (80026ec <_sbrk+0x60>)
 8002698:	1ad3      	subs	r3, r2, r3
 800269a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800269c:	697b      	ldr	r3, [r7, #20]
 800269e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80026a0:	4b13      	ldr	r3, [pc, #76]	; (80026f0 <_sbrk+0x64>)
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d102      	bne.n	80026ae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80026a8:	4b11      	ldr	r3, [pc, #68]	; (80026f0 <_sbrk+0x64>)
 80026aa:	4a12      	ldr	r2, [pc, #72]	; (80026f4 <_sbrk+0x68>)
 80026ac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80026ae:	4b10      	ldr	r3, [pc, #64]	; (80026f0 <_sbrk+0x64>)
 80026b0:	681a      	ldr	r2, [r3, #0]
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	4413      	add	r3, r2
 80026b6:	693a      	ldr	r2, [r7, #16]
 80026b8:	429a      	cmp	r2, r3
 80026ba:	d205      	bcs.n	80026c8 <_sbrk+0x3c>
  {
    errno = ENOMEM;
 80026bc:	4b0e      	ldr	r3, [pc, #56]	; (80026f8 <_sbrk+0x6c>)
 80026be:	220c      	movs	r2, #12
 80026c0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80026c2:	f04f 33ff 	mov.w	r3, #4294967295
 80026c6:	e009      	b.n	80026dc <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 80026c8:	4b09      	ldr	r3, [pc, #36]	; (80026f0 <_sbrk+0x64>)
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80026ce:	4b08      	ldr	r3, [pc, #32]	; (80026f0 <_sbrk+0x64>)
 80026d0:	681a      	ldr	r2, [r3, #0]
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	4413      	add	r3, r2
 80026d6:	4a06      	ldr	r2, [pc, #24]	; (80026f0 <_sbrk+0x64>)
 80026d8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80026da:	68fb      	ldr	r3, [r7, #12]
}
 80026dc:	4618      	mov	r0, r3
 80026de:	371c      	adds	r7, #28
 80026e0:	46bd      	mov	sp, r7
 80026e2:	bc80      	pop	{r7}
 80026e4:	4770      	bx	lr
 80026e6:	bf00      	nop
 80026e8:	20020000 	.word	0x20020000
 80026ec:	00000400 	.word	0x00000400
 80026f0:	20000464 	.word	0x20000464
 80026f4:	200082e8 	.word	0x200082e8
 80026f8:	200082e4 	.word	0x200082e4

080026fc <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80026fc:	b480      	push	{r7}
 80026fe:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8002700:	4b12      	ldr	r3, [pc, #72]	; (800274c <SystemInit+0x50>)
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	4a11      	ldr	r2, [pc, #68]	; (800274c <SystemInit+0x50>)
 8002706:	f043 0301 	orr.w	r3, r3, #1
 800270a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800270c:	4b0f      	ldr	r3, [pc, #60]	; (800274c <SystemInit+0x50>)
 800270e:	2200      	movs	r2, #0
 8002710:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8002712:	4b0e      	ldr	r3, [pc, #56]	; (800274c <SystemInit+0x50>)
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	4a0d      	ldr	r2, [pc, #52]	; (800274c <SystemInit+0x50>)
 8002718:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800271c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002720:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8002722:	4b0a      	ldr	r3, [pc, #40]	; (800274c <SystemInit+0x50>)
 8002724:	4a0a      	ldr	r2, [pc, #40]	; (8002750 <SystemInit+0x54>)
 8002726:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8002728:	4b08      	ldr	r3, [pc, #32]	; (800274c <SystemInit+0x50>)
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	4a07      	ldr	r2, [pc, #28]	; (800274c <SystemInit+0x50>)
 800272e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002732:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8002734:	4b05      	ldr	r3, [pc, #20]	; (800274c <SystemInit+0x50>)
 8002736:	2200      	movs	r2, #0
 8002738:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800273a:	4b06      	ldr	r3, [pc, #24]	; (8002754 <SystemInit+0x58>)
 800273c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002740:	609a      	str	r2, [r3, #8]
#endif
}
 8002742:	bf00      	nop
 8002744:	46bd      	mov	sp, r7
 8002746:	bc80      	pop	{r7}
 8002748:	4770      	bx	lr
 800274a:	bf00      	nop
 800274c:	40023800 	.word	0x40023800
 8002750:	24003010 	.word	0x24003010
 8002754:	e000ed00 	.word	0xe000ed00

08002758 <Reset_Handler>:
 8002758:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002790 <LoopFillZerobss+0x14>
 800275c:	2100      	movs	r1, #0
 800275e:	e003      	b.n	8002768 <LoopCopyDataInit>

08002760 <CopyDataInit>:
 8002760:	4b0c      	ldr	r3, [pc, #48]	; (8002794 <LoopFillZerobss+0x18>)
 8002762:	585b      	ldr	r3, [r3, r1]
 8002764:	5043      	str	r3, [r0, r1]
 8002766:	3104      	adds	r1, #4

08002768 <LoopCopyDataInit>:
 8002768:	480b      	ldr	r0, [pc, #44]	; (8002798 <LoopFillZerobss+0x1c>)
 800276a:	4b0c      	ldr	r3, [pc, #48]	; (800279c <LoopFillZerobss+0x20>)
 800276c:	1842      	adds	r2, r0, r1
 800276e:	429a      	cmp	r2, r3
 8002770:	d3f6      	bcc.n	8002760 <CopyDataInit>
 8002772:	4a0b      	ldr	r2, [pc, #44]	; (80027a0 <LoopFillZerobss+0x24>)
 8002774:	e002      	b.n	800277c <LoopFillZerobss>

08002776 <FillZerobss>:
 8002776:	2300      	movs	r3, #0
 8002778:	f842 3b04 	str.w	r3, [r2], #4

0800277c <LoopFillZerobss>:
 800277c:	4b09      	ldr	r3, [pc, #36]	; (80027a4 <LoopFillZerobss+0x28>)
 800277e:	429a      	cmp	r2, r3
 8002780:	d3f9      	bcc.n	8002776 <FillZerobss>
 8002782:	f7ff ffbb 	bl	80026fc <SystemInit>
 8002786:	f011 fa41 	bl	8013c0c <__libc_init_array>
 800278a:	f7fe fd23 	bl	80011d4 <main>
 800278e:	4770      	bx	lr
 8002790:	20020000 	.word	0x20020000
 8002794:	08017d40 	.word	0x08017d40
 8002798:	20000000 	.word	0x20000000
 800279c:	2000043c 	.word	0x2000043c
 80027a0:	2000043c 	.word	0x2000043c
 80027a4:	200082e8 	.word	0x200082e8

080027a8 <CAN2_RX0_IRQHandler>:
 80027a8:	e7fe      	b.n	80027a8 <CAN2_RX0_IRQHandler>
	...

080027ac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80027b0:	4b0e      	ldr	r3, [pc, #56]	; (80027ec <HAL_Init+0x40>)
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	4a0d      	ldr	r2, [pc, #52]	; (80027ec <HAL_Init+0x40>)
 80027b6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80027ba:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 80027bc:	4b0b      	ldr	r3, [pc, #44]	; (80027ec <HAL_Init+0x40>)
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	4a0a      	ldr	r2, [pc, #40]	; (80027ec <HAL_Init+0x40>)
 80027c2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80027c6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80027c8:	4b08      	ldr	r3, [pc, #32]	; (80027ec <HAL_Init+0x40>)
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	4a07      	ldr	r2, [pc, #28]	; (80027ec <HAL_Init+0x40>)
 80027ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80027d2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80027d4:	2003      	movs	r0, #3
 80027d6:	f001 fc47 	bl	8004068 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80027da:	2001      	movs	r0, #1
 80027dc:	f000 f808 	bl	80027f0 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 80027e0:	f7ff f98e 	bl	8001b00 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 80027e4:	2300      	movs	r3, #0
}
 80027e6:	4618      	mov	r0, r3
 80027e8:	bd80      	pop	{r7, pc}
 80027ea:	bf00      	nop
 80027ec:	40023c00 	.word	0x40023c00

080027f0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param  TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	b082      	sub	sp, #8
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80027f8:	4b12      	ldr	r3, [pc, #72]	; (8002844 <HAL_InitTick+0x54>)
 80027fa:	681a      	ldr	r2, [r3, #0]
 80027fc:	4b12      	ldr	r3, [pc, #72]	; (8002848 <HAL_InitTick+0x58>)
 80027fe:	781b      	ldrb	r3, [r3, #0]
 8002800:	4619      	mov	r1, r3
 8002802:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002806:	fbb3 f3f1 	udiv	r3, r3, r1
 800280a:	fbb2 f3f3 	udiv	r3, r2, r3
 800280e:	4618      	mov	r0, r3
 8002810:	f001 fc5f 	bl	80040d2 <HAL_SYSTICK_Config>
 8002814:	4603      	mov	r3, r0
 8002816:	2b00      	cmp	r3, #0
 8002818:	d001      	beq.n	800281e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800281a:	2301      	movs	r3, #1
 800281c:	e00e      	b.n	800283c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	2b0f      	cmp	r3, #15
 8002822:	d80a      	bhi.n	800283a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002824:	2200      	movs	r2, #0
 8002826:	6879      	ldr	r1, [r7, #4]
 8002828:	f04f 30ff 	mov.w	r0, #4294967295
 800282c:	f001 fc27 	bl	800407e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002830:	4a06      	ldr	r2, [pc, #24]	; (800284c <HAL_InitTick+0x5c>)
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002836:	2300      	movs	r3, #0
 8002838:	e000      	b.n	800283c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800283a:	2301      	movs	r3, #1
}
 800283c:	4618      	mov	r0, r3
 800283e:	3708      	adds	r7, #8
 8002840:	46bd      	mov	sp, r7
 8002842:	bd80      	pop	{r7, pc}
 8002844:	20000004 	.word	0x20000004
 8002848:	2000000c 	.word	0x2000000c
 800284c:	20000008 	.word	0x20000008

08002850 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002850:	b480      	push	{r7}
 8002852:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002854:	4b05      	ldr	r3, [pc, #20]	; (800286c <HAL_IncTick+0x1c>)
 8002856:	781b      	ldrb	r3, [r3, #0]
 8002858:	461a      	mov	r2, r3
 800285a:	4b05      	ldr	r3, [pc, #20]	; (8002870 <HAL_IncTick+0x20>)
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	4413      	add	r3, r2
 8002860:	4a03      	ldr	r2, [pc, #12]	; (8002870 <HAL_IncTick+0x20>)
 8002862:	6013      	str	r3, [r2, #0]
}
 8002864:	bf00      	nop
 8002866:	46bd      	mov	sp, r7
 8002868:	bc80      	pop	{r7}
 800286a:	4770      	bx	lr
 800286c:	2000000c 	.word	0x2000000c
 8002870:	2000110c 	.word	0x2000110c

08002874 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002874:	b480      	push	{r7}
 8002876:	af00      	add	r7, sp, #0
  return uwTick;
 8002878:	4b02      	ldr	r3, [pc, #8]	; (8002884 <HAL_GetTick+0x10>)
 800287a:	681b      	ldr	r3, [r3, #0]
}
 800287c:	4618      	mov	r0, r3
 800287e:	46bd      	mov	sp, r7
 8002880:	bc80      	pop	{r7}
 8002882:	4770      	bx	lr
 8002884:	2000110c 	.word	0x2000110c

08002888 <HAL_Delay>:
  *       implementations in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	b084      	sub	sp, #16
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002890:	f7ff fff0 	bl	8002874 <HAL_GetTick>
 8002894:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028a0:	d005      	beq.n	80028ae <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80028a2:	4b09      	ldr	r3, [pc, #36]	; (80028c8 <HAL_Delay+0x40>)
 80028a4:	781b      	ldrb	r3, [r3, #0]
 80028a6:	461a      	mov	r2, r3
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	4413      	add	r3, r2
 80028ac:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80028ae:	bf00      	nop
 80028b0:	f7ff ffe0 	bl	8002874 <HAL_GetTick>
 80028b4:	4602      	mov	r2, r0
 80028b6:	68bb      	ldr	r3, [r7, #8]
 80028b8:	1ad3      	subs	r3, r2, r3
 80028ba:	68fa      	ldr	r2, [r7, #12]
 80028bc:	429a      	cmp	r2, r3
 80028be:	d8f7      	bhi.n	80028b0 <HAL_Delay+0x28>
  {
  }
}
 80028c0:	bf00      	nop
 80028c2:	3710      	adds	r7, #16
 80028c4:	46bd      	mov	sp, r7
 80028c6:	bd80      	pop	{r7, pc}
 80028c8:	2000000c 	.word	0x2000000c

080028cc <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80028cc:	b580      	push	{r7, lr}
 80028ce:	b084      	sub	sp, #16
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80028d4:	2300      	movs	r3, #0
 80028d6:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d101      	bne.n	80028e2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80028de:	2301      	movs	r3, #1
 80028e0:	e033      	b.n	800294a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d109      	bne.n	80028fe <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80028ea:	6878      	ldr	r0, [r7, #4]
 80028ec:	f7ff f94c 	bl	8001b88 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	2200      	movs	r2, #0
 80028f4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	2200      	movs	r2, #0
 80028fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002902:	f003 0310 	and.w	r3, r3, #16
 8002906:	2b00      	cmp	r3, #0
 8002908:	d118      	bne.n	800293c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800290e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002912:	f023 0302 	bic.w	r3, r3, #2
 8002916:	f043 0202 	orr.w	r2, r3, #2
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800291e:	6878      	ldr	r0, [r7, #4]
 8002920:	f000 fbcc 	bl	80030bc <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	2200      	movs	r2, #0
 8002928:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800292e:	f023 0303 	bic.w	r3, r3, #3
 8002932:	f043 0201 	orr.w	r2, r3, #1
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	641a      	str	r2, [r3, #64]	; 0x40
 800293a:	e001      	b.n	8002940 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800293c:	2301      	movs	r3, #1
 800293e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	2200      	movs	r2, #0
 8002944:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002948:	7bfb      	ldrb	r3, [r7, #15]
}
 800294a:	4618      	mov	r0, r3
 800294c:	3710      	adds	r7, #16
 800294e:	46bd      	mov	sp, r7
 8002950:	bd80      	pop	{r7, pc}

08002952 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8002952:	b580      	push	{r7, lr}
 8002954:	b084      	sub	sp, #16
 8002956:	af00      	add	r7, sp, #0
 8002958:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 800295a:	2300      	movs	r3, #0
 800295c:	60fb      	str	r3, [r7, #12]
 800295e:	2300      	movs	r3, #0
 8002960:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	f003 0302 	and.w	r3, r3, #2
 800296c:	2b02      	cmp	r3, #2
 800296e:	bf0c      	ite	eq
 8002970:	2301      	moveq	r3, #1
 8002972:	2300      	movne	r3, #0
 8002974:	b2db      	uxtb	r3, r3
 8002976:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	685b      	ldr	r3, [r3, #4]
 800297e:	f003 0320 	and.w	r3, r3, #32
 8002982:	2b20      	cmp	r3, #32
 8002984:	bf0c      	ite	eq
 8002986:	2301      	moveq	r3, #1
 8002988:	2300      	movne	r3, #0
 800298a:	b2db      	uxtb	r3, r3
 800298c:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	2b00      	cmp	r3, #0
 8002992:	d049      	beq.n	8002a28 <HAL_ADC_IRQHandler+0xd6>
 8002994:	68bb      	ldr	r3, [r7, #8]
 8002996:	2b00      	cmp	r3, #0
 8002998:	d046      	beq.n	8002a28 <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800299e:	f003 0310 	and.w	r3, r3, #16
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d105      	bne.n	80029b2 <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029aa:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F2, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	689b      	ldr	r3, [r3, #8]
 80029b8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d12b      	bne.n	8002a18 <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d127      	bne.n	8002a18 <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029ce:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d006      	beq.n	80029e4 <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	689b      	ldr	r3, [r3, #8]
 80029dc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d119      	bne.n	8002a18 <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	685a      	ldr	r2, [r3, #4]
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f022 0220 	bic.w	r2, r2, #32
 80029f2:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029f8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a04:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d105      	bne.n	8002a18 <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a10:	f043 0201 	orr.w	r2, r3, #1
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002a18:	6878      	ldr	r0, [r7, #4]
 8002a1a:	f000 fa0a 	bl	8002e32 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f06f 0212 	mvn.w	r2, #18
 8002a26:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f003 0304 	and.w	r3, r3, #4
 8002a32:	2b04      	cmp	r3, #4
 8002a34:	bf0c      	ite	eq
 8002a36:	2301      	moveq	r3, #1
 8002a38:	2300      	movne	r3, #0
 8002a3a:	b2db      	uxtb	r3, r3
 8002a3c:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	685b      	ldr	r3, [r3, #4]
 8002a44:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a48:	2b80      	cmp	r3, #128	; 0x80
 8002a4a:	bf0c      	ite	eq
 8002a4c:	2301      	moveq	r3, #1
 8002a4e:	2300      	movne	r3, #0
 8002a50:	b2db      	uxtb	r3, r3
 8002a52:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d057      	beq.n	8002b0a <HAL_ADC_IRQHandler+0x1b8>
 8002a5a:	68bb      	ldr	r3, [r7, #8]
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d054      	beq.n	8002b0a <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a64:	f003 0310 	and.w	r3, r3, #16
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d105      	bne.n	8002a78 <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a70:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	689b      	ldr	r3, [r3, #8]
 8002a7e:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d139      	bne.n	8002afa <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a8c:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d006      	beq.n	8002aa2 <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	689b      	ldr	r3, [r3, #8]
 8002a9a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d12b      	bne.n	8002afa <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	685b      	ldr	r3, [r3, #4]
 8002aa8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d124      	bne.n	8002afa <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	689b      	ldr	r3, [r3, #8]
 8002ab6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d11d      	bne.n	8002afa <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d119      	bne.n	8002afa <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	685a      	ldr	r2, [r3, #4]
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002ad4:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ada:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ae6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d105      	bne.n	8002afa <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002af2:	f043 0201 	orr.w	r2, r3, #1
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002afa:	6878      	ldr	r0, [r7, #4]
 8002afc:	f000 fc66 	bl	80033cc <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	f06f 020c 	mvn.w	r2, #12
 8002b08:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	f003 0301 	and.w	r3, r3, #1
 8002b14:	2b01      	cmp	r3, #1
 8002b16:	bf0c      	ite	eq
 8002b18:	2301      	moveq	r3, #1
 8002b1a:	2300      	movne	r3, #0
 8002b1c:	b2db      	uxtb	r3, r3
 8002b1e:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	685b      	ldr	r3, [r3, #4]
 8002b26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b2a:	2b40      	cmp	r3, #64	; 0x40
 8002b2c:	bf0c      	ite	eq
 8002b2e:	2301      	moveq	r3, #1
 8002b30:	2300      	movne	r3, #0
 8002b32:	b2db      	uxtb	r3, r3
 8002b34:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d017      	beq.n	8002b6c <HAL_ADC_IRQHandler+0x21a>
 8002b3c:	68bb      	ldr	r3, [r7, #8]
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d014      	beq.n	8002b6c <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f003 0301 	and.w	r3, r3, #1
 8002b4c:	2b01      	cmp	r3, #1
 8002b4e:	d10d      	bne.n	8002b6c <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b54:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002b5c:	6878      	ldr	r0, [r7, #4]
 8002b5e:	f000 f97a 	bl	8002e56 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f06f 0201 	mvn.w	r2, #1
 8002b6a:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	f003 0320 	and.w	r3, r3, #32
 8002b76:	2b20      	cmp	r3, #32
 8002b78:	bf0c      	ite	eq
 8002b7a:	2301      	moveq	r3, #1
 8002b7c:	2300      	movne	r3, #0
 8002b7e:	b2db      	uxtb	r3, r3
 8002b80:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	685b      	ldr	r3, [r3, #4]
 8002b88:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002b8c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002b90:	bf0c      	ite	eq
 8002b92:	2301      	moveq	r3, #1
 8002b94:	2300      	movne	r3, #0
 8002b96:	b2db      	uxtb	r3, r3
 8002b98:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d015      	beq.n	8002bcc <HAL_ADC_IRQHandler+0x27a>
 8002ba0:	68bb      	ldr	r3, [r7, #8]
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d012      	beq.n	8002bcc <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F2, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002baa:	f043 0202 	orr.w	r2, r3, #2
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	f06f 0220 	mvn.w	r2, #32
 8002bba:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002bbc:	6878      	ldr	r0, [r7, #4]
 8002bbe:	f000 f953 	bl	8002e68 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f06f 0220 	mvn.w	r2, #32
 8002bca:	601a      	str	r2, [r3, #0]
  }
}
 8002bcc:	bf00      	nop
 8002bce:	3710      	adds	r7, #16
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	bd80      	pop	{r7, pc}

08002bd4 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	b086      	sub	sp, #24
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	60f8      	str	r0, [r7, #12]
 8002bdc:	60b9      	str	r1, [r7, #8]
 8002bde:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8002be0:	2300      	movs	r3, #0
 8002be2:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002bea:	2b01      	cmp	r3, #1
 8002bec:	d101      	bne.n	8002bf2 <HAL_ADC_Start_DMA+0x1e>
 8002bee:	2302      	movs	r3, #2
 8002bf0:	e0bc      	b.n	8002d6c <HAL_ADC_Start_DMA+0x198>
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	2201      	movs	r2, #1
 8002bf6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	689b      	ldr	r3, [r3, #8]
 8002c00:	f003 0301 	and.w	r3, r3, #1
 8002c04:	2b01      	cmp	r3, #1
 8002c06:	d018      	beq.n	8002c3a <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	689a      	ldr	r2, [r3, #8]
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f042 0201 	orr.w	r2, r2, #1
 8002c16:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002c18:	4b56      	ldr	r3, [pc, #344]	; (8002d74 <HAL_ADC_Start_DMA+0x1a0>)
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	4a56      	ldr	r2, [pc, #344]	; (8002d78 <HAL_ADC_Start_DMA+0x1a4>)
 8002c1e:	fba2 2303 	umull	r2, r3, r2, r3
 8002c22:	0c9a      	lsrs	r2, r3, #18
 8002c24:	4613      	mov	r3, r2
 8002c26:	005b      	lsls	r3, r3, #1
 8002c28:	4413      	add	r3, r2
 8002c2a:	617b      	str	r3, [r7, #20]
    while(counter != 0U)
 8002c2c:	e002      	b.n	8002c34 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8002c2e:	697b      	ldr	r3, [r7, #20]
 8002c30:	3b01      	subs	r3, #1
 8002c32:	617b      	str	r3, [r7, #20]
    while(counter != 0U)
 8002c34:	697b      	ldr	r3, [r7, #20]
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d1f9      	bne.n	8002c2e <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	689b      	ldr	r3, [r3, #8]
 8002c40:	f003 0301 	and.w	r3, r3, #1
 8002c44:	2b01      	cmp	r3, #1
 8002c46:	f040 8084 	bne.w	8002d52 <HAL_ADC_Start_DMA+0x17e>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c4e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002c52:	f023 0301 	bic.w	r3, r3, #1
 8002c56:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	685b      	ldr	r3, [r3, #4]
 8002c64:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d007      	beq.n	8002c7c <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c70:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002c74:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c80:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002c84:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002c88:	d106      	bne.n	8002c98 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c8e:	f023 0206 	bic.w	r2, r3, #6
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	645a      	str	r2, [r3, #68]	; 0x44
 8002c96:	e002      	b.n	8002c9e <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002caa:	4a34      	ldr	r2, [pc, #208]	; (8002d7c <HAL_ADC_Start_DMA+0x1a8>)
 8002cac:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cb2:	4a33      	ldr	r2, [pc, #204]	; (8002d80 <HAL_ADC_Start_DMA+0x1ac>)
 8002cb4:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cba:	4a32      	ldr	r2, [pc, #200]	; (8002d84 <HAL_ADC_Start_DMA+0x1b0>)
 8002cbc:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002cc6:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	685a      	ldr	r2, [r3, #4]
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8002cd6:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	689a      	ldr	r2, [r3, #8]
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002ce6:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	334c      	adds	r3, #76	; 0x4c
 8002cf2:	4619      	mov	r1, r3
 8002cf4:	68ba      	ldr	r2, [r7, #8]
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	f001 faa6 	bl	8004248 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8002cfc:	4b22      	ldr	r3, [pc, #136]	; (8002d88 <HAL_ADC_Start_DMA+0x1b4>)
 8002cfe:	685b      	ldr	r3, [r3, #4]
 8002d00:	f003 031f 	and.w	r3, r3, #31
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d10f      	bne.n	8002d28 <HAL_ADC_Start_DMA+0x154>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	689b      	ldr	r3, [r3, #8]
 8002d0e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d129      	bne.n	8002d6a <HAL_ADC_Start_DMA+0x196>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	689a      	ldr	r2, [r3, #8]
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002d24:	609a      	str	r2, [r3, #8]
 8002d26:	e020      	b.n	8002d6a <HAL_ADC_Start_DMA+0x196>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	4a17      	ldr	r2, [pc, #92]	; (8002d8c <HAL_ADC_Start_DMA+0x1b8>)
 8002d2e:	4293      	cmp	r3, r2
 8002d30:	d11b      	bne.n	8002d6a <HAL_ADC_Start_DMA+0x196>
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	689b      	ldr	r3, [r3, #8]
 8002d38:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d114      	bne.n	8002d6a <HAL_ADC_Start_DMA+0x196>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	689a      	ldr	r2, [r3, #8]
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002d4e:	609a      	str	r2, [r3, #8]
 8002d50:	e00b      	b.n	8002d6a <HAL_ADC_Start_DMA+0x196>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d56:	f043 0210 	orr.w	r2, r3, #16
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d62:	f043 0201 	orr.w	r2, r3, #1
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002d6a:	2300      	movs	r3, #0
}
 8002d6c:	4618      	mov	r0, r3
 8002d6e:	3718      	adds	r7, #24
 8002d70:	46bd      	mov	sp, r7
 8002d72:	bd80      	pop	{r7, pc}
 8002d74:	20000004 	.word	0x20000004
 8002d78:	431bde83 	.word	0x431bde83
 8002d7c:	080032c9 	.word	0x080032c9
 8002d80:	08003383 	.word	0x08003383
 8002d84:	0800339f 	.word	0x0800339f
 8002d88:	40012300 	.word	0x40012300
 8002d8c:	40012000 	.word	0x40012000

08002d90 <HAL_ADC_Stop_DMA>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{
 8002d90:	b580      	push	{r7, lr}
 8002d92:	b084      	sub	sp, #16
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002d98:	2300      	movs	r3, #0
 8002d9a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002da2:	2b01      	cmp	r3, #1
 8002da4:	d101      	bne.n	8002daa <HAL_ADC_Stop_DMA+0x1a>
 8002da6:	2302      	movs	r3, #2
 8002da8:	e03f      	b.n	8002e2a <HAL_ADC_Stop_DMA+0x9a>
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	2201      	movs	r2, #1
 8002dae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	689a      	ldr	r2, [r3, #8]
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	f022 0201 	bic.w	r2, r2, #1
 8002dc0:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	689b      	ldr	r3, [r3, #8]
 8002dc8:	f003 0301 	and.w	r3, r3, #1
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d127      	bne.n	8002e20 <HAL_ADC_Stop_DMA+0x90>
  {
    /* Disable the selected ADC DMA mode */
    hadc->Instance->CR2 &= ~ADC_CR2_DMA;
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	689a      	ldr	r2, [r3, #8]
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002dde:	609a      	str	r2, [r3, #8]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002de4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002de8:	b2db      	uxtb	r3, r3
 8002dea:	2b02      	cmp	r3, #2
 8002dec:	d118      	bne.n	8002e20 <HAL_ADC_Stop_DMA+0x90>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002df2:	4618      	mov	r0, r3
 8002df4:	f001 fa80 	bl	80042f8 <HAL_DMA_Abort>
 8002df8:	4603      	mov	r3, r0
 8002dfa:	73fb      	strb	r3, [r7, #15]
      
      /* Disable ADC overrun interrupt */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	685a      	ldr	r2, [r3, #4]
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 8002e0a:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e10:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002e14:	f023 0301 	bic.w	r3, r3, #1
 8002e18:	f043 0201 	orr.w	r2, r3, #1
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	2200      	movs	r2, #0
 8002e24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002e28:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e2a:	4618      	mov	r0, r3
 8002e2c:	3710      	adds	r7, #16
 8002e2e:	46bd      	mov	sp, r7
 8002e30:	bd80      	pop	{r7, pc}

08002e32 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002e32:	b480      	push	{r7}
 8002e34:	b083      	sub	sp, #12
 8002e36:	af00      	add	r7, sp, #0
 8002e38:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8002e3a:	bf00      	nop
 8002e3c:	370c      	adds	r7, #12
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	bc80      	pop	{r7}
 8002e42:	4770      	bx	lr

08002e44 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002e44:	b480      	push	{r7}
 8002e46:	b083      	sub	sp, #12
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8002e4c:	bf00      	nop
 8002e4e:	370c      	adds	r7, #12
 8002e50:	46bd      	mov	sp, r7
 8002e52:	bc80      	pop	{r7}
 8002e54:	4770      	bx	lr

08002e56 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8002e56:	b480      	push	{r7}
 8002e58:	b083      	sub	sp, #12
 8002e5a:	af00      	add	r7, sp, #0
 8002e5c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8002e5e:	bf00      	nop
 8002e60:	370c      	adds	r7, #12
 8002e62:	46bd      	mov	sp, r7
 8002e64:	bc80      	pop	{r7}
 8002e66:	4770      	bx	lr

08002e68 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002e68:	b480      	push	{r7}
 8002e6a:	b083      	sub	sp, #12
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002e70:	bf00      	nop
 8002e72:	370c      	adds	r7, #12
 8002e74:	46bd      	mov	sp, r7
 8002e76:	bc80      	pop	{r7}
 8002e78:	4770      	bx	lr
	...

08002e7c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002e7c:	b480      	push	{r7}
 8002e7e:	b085      	sub	sp, #20
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	6078      	str	r0, [r7, #4]
 8002e84:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002e86:	2300      	movs	r3, #0
 8002e88:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002e90:	2b01      	cmp	r3, #1
 8002e92:	d101      	bne.n	8002e98 <HAL_ADC_ConfigChannel+0x1c>
 8002e94:	2302      	movs	r3, #2
 8002e96:	e103      	b.n	80030a0 <HAL_ADC_ConfigChannel+0x224>
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	2201      	movs	r2, #1
 8002e9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002ea0:	683b      	ldr	r3, [r7, #0]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	2b09      	cmp	r3, #9
 8002ea6:	d925      	bls.n	8002ef4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	68d9      	ldr	r1, [r3, #12]
 8002eae:	683b      	ldr	r3, [r7, #0]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	b29b      	uxth	r3, r3
 8002eb4:	461a      	mov	r2, r3
 8002eb6:	4613      	mov	r3, r2
 8002eb8:	005b      	lsls	r3, r3, #1
 8002eba:	4413      	add	r3, r2
 8002ebc:	3b1e      	subs	r3, #30
 8002ebe:	2207      	movs	r2, #7
 8002ec0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ec4:	43da      	mvns	r2, r3
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	400a      	ands	r2, r1
 8002ecc:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	68d9      	ldr	r1, [r3, #12]
 8002ed4:	683b      	ldr	r3, [r7, #0]
 8002ed6:	689a      	ldr	r2, [r3, #8]
 8002ed8:	683b      	ldr	r3, [r7, #0]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	b29b      	uxth	r3, r3
 8002ede:	4618      	mov	r0, r3
 8002ee0:	4603      	mov	r3, r0
 8002ee2:	005b      	lsls	r3, r3, #1
 8002ee4:	4403      	add	r3, r0
 8002ee6:	3b1e      	subs	r3, #30
 8002ee8:	409a      	lsls	r2, r3
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	430a      	orrs	r2, r1
 8002ef0:	60da      	str	r2, [r3, #12]
 8002ef2:	e022      	b.n	8002f3a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	6919      	ldr	r1, [r3, #16]
 8002efa:	683b      	ldr	r3, [r7, #0]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	b29b      	uxth	r3, r3
 8002f00:	461a      	mov	r2, r3
 8002f02:	4613      	mov	r3, r2
 8002f04:	005b      	lsls	r3, r3, #1
 8002f06:	4413      	add	r3, r2
 8002f08:	2207      	movs	r2, #7
 8002f0a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f0e:	43da      	mvns	r2, r3
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	400a      	ands	r2, r1
 8002f16:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	6919      	ldr	r1, [r3, #16]
 8002f1e:	683b      	ldr	r3, [r7, #0]
 8002f20:	689a      	ldr	r2, [r3, #8]
 8002f22:	683b      	ldr	r3, [r7, #0]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	b29b      	uxth	r3, r3
 8002f28:	4618      	mov	r0, r3
 8002f2a:	4603      	mov	r3, r0
 8002f2c:	005b      	lsls	r3, r3, #1
 8002f2e:	4403      	add	r3, r0
 8002f30:	409a      	lsls	r2, r3
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	430a      	orrs	r2, r1
 8002f38:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002f3a:	683b      	ldr	r3, [r7, #0]
 8002f3c:	685b      	ldr	r3, [r3, #4]
 8002f3e:	2b06      	cmp	r3, #6
 8002f40:	d824      	bhi.n	8002f8c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002f48:	683b      	ldr	r3, [r7, #0]
 8002f4a:	685a      	ldr	r2, [r3, #4]
 8002f4c:	4613      	mov	r3, r2
 8002f4e:	009b      	lsls	r3, r3, #2
 8002f50:	4413      	add	r3, r2
 8002f52:	3b05      	subs	r3, #5
 8002f54:	221f      	movs	r2, #31
 8002f56:	fa02 f303 	lsl.w	r3, r2, r3
 8002f5a:	43da      	mvns	r2, r3
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	400a      	ands	r2, r1
 8002f62:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002f6a:	683b      	ldr	r3, [r7, #0]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	b29b      	uxth	r3, r3
 8002f70:	4618      	mov	r0, r3
 8002f72:	683b      	ldr	r3, [r7, #0]
 8002f74:	685a      	ldr	r2, [r3, #4]
 8002f76:	4613      	mov	r3, r2
 8002f78:	009b      	lsls	r3, r3, #2
 8002f7a:	4413      	add	r3, r2
 8002f7c:	3b05      	subs	r3, #5
 8002f7e:	fa00 f203 	lsl.w	r2, r0, r3
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	430a      	orrs	r2, r1
 8002f88:	635a      	str	r2, [r3, #52]	; 0x34
 8002f8a:	e04c      	b.n	8003026 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002f8c:	683b      	ldr	r3, [r7, #0]
 8002f8e:	685b      	ldr	r3, [r3, #4]
 8002f90:	2b0c      	cmp	r3, #12
 8002f92:	d824      	bhi.n	8002fde <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002f9a:	683b      	ldr	r3, [r7, #0]
 8002f9c:	685a      	ldr	r2, [r3, #4]
 8002f9e:	4613      	mov	r3, r2
 8002fa0:	009b      	lsls	r3, r3, #2
 8002fa2:	4413      	add	r3, r2
 8002fa4:	3b23      	subs	r3, #35	; 0x23
 8002fa6:	221f      	movs	r2, #31
 8002fa8:	fa02 f303 	lsl.w	r3, r2, r3
 8002fac:	43da      	mvns	r2, r3
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	400a      	ands	r2, r1
 8002fb4:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002fbc:	683b      	ldr	r3, [r7, #0]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	b29b      	uxth	r3, r3
 8002fc2:	4618      	mov	r0, r3
 8002fc4:	683b      	ldr	r3, [r7, #0]
 8002fc6:	685a      	ldr	r2, [r3, #4]
 8002fc8:	4613      	mov	r3, r2
 8002fca:	009b      	lsls	r3, r3, #2
 8002fcc:	4413      	add	r3, r2
 8002fce:	3b23      	subs	r3, #35	; 0x23
 8002fd0:	fa00 f203 	lsl.w	r2, r0, r3
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	430a      	orrs	r2, r1
 8002fda:	631a      	str	r2, [r3, #48]	; 0x30
 8002fdc:	e023      	b.n	8003026 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002fe4:	683b      	ldr	r3, [r7, #0]
 8002fe6:	685a      	ldr	r2, [r3, #4]
 8002fe8:	4613      	mov	r3, r2
 8002fea:	009b      	lsls	r3, r3, #2
 8002fec:	4413      	add	r3, r2
 8002fee:	3b41      	subs	r3, #65	; 0x41
 8002ff0:	221f      	movs	r2, #31
 8002ff2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ff6:	43da      	mvns	r2, r3
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	400a      	ands	r2, r1
 8002ffe:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003006:	683b      	ldr	r3, [r7, #0]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	b29b      	uxth	r3, r3
 800300c:	4618      	mov	r0, r3
 800300e:	683b      	ldr	r3, [r7, #0]
 8003010:	685a      	ldr	r2, [r3, #4]
 8003012:	4613      	mov	r3, r2
 8003014:	009b      	lsls	r3, r3, #2
 8003016:	4413      	add	r3, r2
 8003018:	3b41      	subs	r3, #65	; 0x41
 800301a:	fa00 f203 	lsl.w	r2, r0, r3
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	430a      	orrs	r2, r1
 8003024:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	4a20      	ldr	r2, [pc, #128]	; (80030ac <HAL_ADC_ConfigChannel+0x230>)
 800302c:	4293      	cmp	r3, r2
 800302e:	d109      	bne.n	8003044 <HAL_ADC_ConfigChannel+0x1c8>
 8003030:	683b      	ldr	r3, [r7, #0]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	2b12      	cmp	r3, #18
 8003036:	d105      	bne.n	8003044 <HAL_ADC_ConfigChannel+0x1c8>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8003038:	4b1d      	ldr	r3, [pc, #116]	; (80030b0 <HAL_ADC_ConfigChannel+0x234>)
 800303a:	685b      	ldr	r3, [r3, #4]
 800303c:	4a1c      	ldr	r2, [pc, #112]	; (80030b0 <HAL_ADC_ConfigChannel+0x234>)
 800303e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003042:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	4a18      	ldr	r2, [pc, #96]	; (80030ac <HAL_ADC_ConfigChannel+0x230>)
 800304a:	4293      	cmp	r3, r2
 800304c:	d123      	bne.n	8003096 <HAL_ADC_ConfigChannel+0x21a>
 800304e:	683b      	ldr	r3, [r7, #0]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	2b10      	cmp	r3, #16
 8003054:	d003      	beq.n	800305e <HAL_ADC_ConfigChannel+0x1e2>
 8003056:	683b      	ldr	r3, [r7, #0]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	2b11      	cmp	r3, #17
 800305c:	d11b      	bne.n	8003096 <HAL_ADC_ConfigChannel+0x21a>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 800305e:	4b14      	ldr	r3, [pc, #80]	; (80030b0 <HAL_ADC_ConfigChannel+0x234>)
 8003060:	685b      	ldr	r3, [r3, #4]
 8003062:	4a13      	ldr	r2, [pc, #76]	; (80030b0 <HAL_ADC_ConfigChannel+0x234>)
 8003064:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003068:	6053      	str	r3, [r2, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800306a:	683b      	ldr	r3, [r7, #0]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	2b10      	cmp	r3, #16
 8003070:	d111      	bne.n	8003096 <HAL_ADC_ConfigChannel+0x21a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003072:	4b10      	ldr	r3, [pc, #64]	; (80030b4 <HAL_ADC_ConfigChannel+0x238>)
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	4a10      	ldr	r2, [pc, #64]	; (80030b8 <HAL_ADC_ConfigChannel+0x23c>)
 8003078:	fba2 2303 	umull	r2, r3, r2, r3
 800307c:	0c9a      	lsrs	r2, r3, #18
 800307e:	4613      	mov	r3, r2
 8003080:	009b      	lsls	r3, r3, #2
 8003082:	4413      	add	r3, r2
 8003084:	005b      	lsls	r3, r3, #1
 8003086:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 8003088:	e002      	b.n	8003090 <HAL_ADC_ConfigChannel+0x214>
      {
        counter--;
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	3b01      	subs	r3, #1
 800308e:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	2b00      	cmp	r3, #0
 8003094:	d1f9      	bne.n	800308a <HAL_ADC_ConfigChannel+0x20e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	2200      	movs	r2, #0
 800309a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800309e:	2300      	movs	r3, #0
}
 80030a0:	4618      	mov	r0, r3
 80030a2:	3714      	adds	r7, #20
 80030a4:	46bd      	mov	sp, r7
 80030a6:	bc80      	pop	{r7}
 80030a8:	4770      	bx	lr
 80030aa:	bf00      	nop
 80030ac:	40012000 	.word	0x40012000
 80030b0:	40012300 	.word	0x40012300
 80030b4:	20000004 	.word	0x20000004
 80030b8:	431bde83 	.word	0x431bde83

080030bc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80030bc:	b480      	push	{r7}
 80030be:	b085      	sub	sp, #20
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 80030c4:	4b7e      	ldr	r3, [pc, #504]	; (80032c0 <ADC_Init+0x204>)
 80030c6:	685b      	ldr	r3, [r3, #4]
 80030c8:	4a7d      	ldr	r2, [pc, #500]	; (80032c0 <ADC_Init+0x204>)
 80030ca:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80030ce:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 80030d0:	4b7b      	ldr	r3, [pc, #492]	; (80032c0 <ADC_Init+0x204>)
 80030d2:	685a      	ldr	r2, [r3, #4]
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	685b      	ldr	r3, [r3, #4]
 80030d8:	4979      	ldr	r1, [pc, #484]	; (80032c0 <ADC_Init+0x204>)
 80030da:	4313      	orrs	r3, r2
 80030dc:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	685a      	ldr	r2, [r3, #4]
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80030ec:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	6859      	ldr	r1, [r3, #4]
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	691b      	ldr	r3, [r3, #16]
 80030f8:	021a      	lsls	r2, r3, #8
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	430a      	orrs	r2, r1
 8003100:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	685a      	ldr	r2, [r3, #4]
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003110:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	6859      	ldr	r1, [r3, #4]
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	689a      	ldr	r2, [r3, #8]
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	430a      	orrs	r2, r1
 8003122:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	689a      	ldr	r2, [r3, #8]
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003132:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	6899      	ldr	r1, [r3, #8]
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	68da      	ldr	r2, [r3, #12]
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	430a      	orrs	r2, r1
 8003144:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800314a:	4a5e      	ldr	r2, [pc, #376]	; (80032c4 <ADC_Init+0x208>)
 800314c:	4293      	cmp	r3, r2
 800314e:	d022      	beq.n	8003196 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	689a      	ldr	r2, [r3, #8]
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800315e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	6899      	ldr	r1, [r3, #8]
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	430a      	orrs	r2, r1
 8003170:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	689a      	ldr	r2, [r3, #8]
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003180:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	6899      	ldr	r1, [r3, #8]
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	430a      	orrs	r2, r1
 8003192:	609a      	str	r2, [r3, #8]
 8003194:	e00f      	b.n	80031b6 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	689a      	ldr	r2, [r3, #8]
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80031a4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	689a      	ldr	r2, [r3, #8]
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80031b4:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	689a      	ldr	r2, [r3, #8]
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	f022 0202 	bic.w	r2, r2, #2
 80031c4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	6899      	ldr	r1, [r3, #8]
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	7e1b      	ldrb	r3, [r3, #24]
 80031d0:	005a      	lsls	r2, r3, #1
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	430a      	orrs	r2, r1
 80031d8:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d027      	beq.n	8003234 <ADC_Init+0x178>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	685a      	ldr	r2, [r3, #4]
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80031f2:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	685a      	ldr	r2, [r3, #4]
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003202:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003208:	3b01      	subs	r3, #1
 800320a:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 800320e:	60fa      	str	r2, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003210:	68fa      	ldr	r2, [r7, #12]
 8003212:	fa92 f2a2 	rbit	r2, r2
 8003216:	60ba      	str	r2, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003218:	68ba      	ldr	r2, [r7, #8]
 800321a:	fab2 f282 	clz	r2, r2
 800321e:	b2d2      	uxtb	r2, r2
 8003220:	fa03 f102 	lsl.w	r1, r3, r2
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	685a      	ldr	r2, [r3, #4]
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	430a      	orrs	r2, r1
 8003230:	605a      	str	r2, [r3, #4]
 8003232:	e007      	b.n	8003244 <ADC_Init+0x188>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	685a      	ldr	r2, [r3, #4]
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003242:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003252:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	69db      	ldr	r3, [r3, #28]
 800325e:	3b01      	subs	r3, #1
 8003260:	051a      	lsls	r2, r3, #20
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	430a      	orrs	r2, r1
 8003268:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	689a      	ldr	r2, [r3, #8]
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003278:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	6899      	ldr	r1, [r3, #8]
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003286:	025a      	lsls	r2, r3, #9
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	430a      	orrs	r2, r1
 800328e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	689a      	ldr	r2, [r3, #8]
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800329e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	6899      	ldr	r1, [r3, #8]
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	695b      	ldr	r3, [r3, #20]
 80032aa:	029a      	lsls	r2, r3, #10
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	430a      	orrs	r2, r1
 80032b2:	609a      	str	r2, [r3, #8]
}
 80032b4:	bf00      	nop
 80032b6:	3714      	adds	r7, #20
 80032b8:	46bd      	mov	sp, r7
 80032ba:	bc80      	pop	{r7}
 80032bc:	4770      	bx	lr
 80032be:	bf00      	nop
 80032c0:	40012300 	.word	0x40012300
 80032c4:	0f000001 	.word	0x0f000001

080032c8 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80032c8:	b580      	push	{r7, lr}
 80032ca:	b084      	sub	sp, #16
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032d4:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032da:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d13c      	bne.n	800335c <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032e6:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F2, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	689b      	ldr	r3, [r3, #8]
 80032f4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d12b      	bne.n	8003354 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003300:	2b00      	cmp	r3, #0
 8003302:	d127      	bne.n	8003354 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800330a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800330e:	2b00      	cmp	r3, #0
 8003310:	d006      	beq.n	8003320 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	689b      	ldr	r3, [r3, #8]
 8003318:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800331c:	2b00      	cmp	r3, #0
 800331e:	d119      	bne.n	8003354 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	685a      	ldr	r2, [r3, #4]
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f022 0220 	bic.w	r2, r2, #32
 800332e:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003334:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003340:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003344:	2b00      	cmp	r3, #0
 8003346:	d105      	bne.n	8003354 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800334c:	f043 0201 	orr.w	r2, r3, #1
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003354:	68f8      	ldr	r0, [r7, #12]
 8003356:	f7ff fd6c 	bl	8002e32 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800335a:	e00e      	b.n	800337a <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003360:	f003 0310 	and.w	r3, r3, #16
 8003364:	2b00      	cmp	r3, #0
 8003366:	d003      	beq.n	8003370 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003368:	68f8      	ldr	r0, [r7, #12]
 800336a:	f7ff fd7d 	bl	8002e68 <HAL_ADC_ErrorCallback>
}
 800336e:	e004      	b.n	800337a <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003374:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003376:	6878      	ldr	r0, [r7, #4]
 8003378:	4798      	blx	r3
}
 800337a:	bf00      	nop
 800337c:	3710      	adds	r7, #16
 800337e:	46bd      	mov	sp, r7
 8003380:	bd80      	pop	{r7, pc}

08003382 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003382:	b580      	push	{r7, lr}
 8003384:	b084      	sub	sp, #16
 8003386:	af00      	add	r7, sp, #0
 8003388:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800338e:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003390:	68f8      	ldr	r0, [r7, #12]
 8003392:	f7ff fd57 	bl	8002e44 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003396:	bf00      	nop
 8003398:	3710      	adds	r7, #16
 800339a:	46bd      	mov	sp, r7
 800339c:	bd80      	pop	{r7, pc}

0800339e <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800339e:	b580      	push	{r7, lr}
 80033a0:	b084      	sub	sp, #16
 80033a2:	af00      	add	r7, sp, #0
 80033a4:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033aa:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	2240      	movs	r2, #64	; 0x40
 80033b0:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033b6:	f043 0204 	orr.w	r2, r3, #4
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80033be:	68f8      	ldr	r0, [r7, #12]
 80033c0:	f7ff fd52 	bl	8002e68 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80033c4:	bf00      	nop
 80033c6:	3710      	adds	r7, #16
 80033c8:	46bd      	mov	sp, r7
 80033ca:	bd80      	pop	{r7, pc}

080033cc <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80033cc:	b480      	push	{r7}
 80033ce:	b083      	sub	sp, #12
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 80033d4:	bf00      	nop
 80033d6:	370c      	adds	r7, #12
 80033d8:	46bd      	mov	sp, r7
 80033da:	bc80      	pop	{r7}
 80033dc:	4770      	bx	lr

080033de <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80033de:	b580      	push	{r7, lr}
 80033e0:	b084      	sub	sp, #16
 80033e2:	af00      	add	r7, sp, #0
 80033e4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d101      	bne.n	80033f0 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80033ec:	2301      	movs	r3, #1
 80033ee:	e0ed      	b.n	80035cc <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80033f6:	b2db      	uxtb	r3, r3
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d102      	bne.n	8003402 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80033fc:	6878      	ldr	r0, [r7, #4]
 80033fe:	f7fe fc43 	bl	8001c88 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	681a      	ldr	r2, [r3, #0]
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	f022 0202 	bic.w	r2, r2, #2
 8003410:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003412:	f7ff fa2f 	bl	8002874 <HAL_GetTick>
 8003416:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003418:	e012      	b.n	8003440 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800341a:	f7ff fa2b 	bl	8002874 <HAL_GetTick>
 800341e:	4602      	mov	r2, r0
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	1ad3      	subs	r3, r2, r3
 8003424:	2b0a      	cmp	r3, #10
 8003426:	d90b      	bls.n	8003440 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800342c:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	2205      	movs	r2, #5
 8003438:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800343c:	2301      	movs	r3, #1
 800343e:	e0c5      	b.n	80035cc <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	685b      	ldr	r3, [r3, #4]
 8003446:	f003 0302 	and.w	r3, r3, #2
 800344a:	2b00      	cmp	r3, #0
 800344c:	d1e5      	bne.n	800341a <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	681a      	ldr	r2, [r3, #0]
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f042 0201 	orr.w	r2, r2, #1
 800345c:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800345e:	f7ff fa09 	bl	8002874 <HAL_GetTick>
 8003462:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003464:	e012      	b.n	800348c <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003466:	f7ff fa05 	bl	8002874 <HAL_GetTick>
 800346a:	4602      	mov	r2, r0
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	1ad3      	subs	r3, r2, r3
 8003470:	2b0a      	cmp	r3, #10
 8003472:	d90b      	bls.n	800348c <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003478:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	2205      	movs	r2, #5
 8003484:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003488:	2301      	movs	r3, #1
 800348a:	e09f      	b.n	80035cc <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	685b      	ldr	r3, [r3, #4]
 8003492:	f003 0301 	and.w	r3, r3, #1
 8003496:	2b00      	cmp	r3, #0
 8003498:	d0e5      	beq.n	8003466 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	7e1b      	ldrb	r3, [r3, #24]
 800349e:	2b01      	cmp	r3, #1
 80034a0:	d108      	bne.n	80034b4 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	681a      	ldr	r2, [r3, #0]
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80034b0:	601a      	str	r2, [r3, #0]
 80034b2:	e007      	b.n	80034c4 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	681a      	ldr	r2, [r3, #0]
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80034c2:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	7e5b      	ldrb	r3, [r3, #25]
 80034c8:	2b01      	cmp	r3, #1
 80034ca:	d108      	bne.n	80034de <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	681a      	ldr	r2, [r3, #0]
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80034da:	601a      	str	r2, [r3, #0]
 80034dc:	e007      	b.n	80034ee <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	681a      	ldr	r2, [r3, #0]
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80034ec:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	7e9b      	ldrb	r3, [r3, #26]
 80034f2:	2b01      	cmp	r3, #1
 80034f4:	d108      	bne.n	8003508 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	681a      	ldr	r2, [r3, #0]
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f042 0220 	orr.w	r2, r2, #32
 8003504:	601a      	str	r2, [r3, #0]
 8003506:	e007      	b.n	8003518 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	681a      	ldr	r2, [r3, #0]
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f022 0220 	bic.w	r2, r2, #32
 8003516:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	7edb      	ldrb	r3, [r3, #27]
 800351c:	2b01      	cmp	r3, #1
 800351e:	d108      	bne.n	8003532 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	681a      	ldr	r2, [r3, #0]
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f022 0210 	bic.w	r2, r2, #16
 800352e:	601a      	str	r2, [r3, #0]
 8003530:	e007      	b.n	8003542 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	681a      	ldr	r2, [r3, #0]
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f042 0210 	orr.w	r2, r2, #16
 8003540:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	7f1b      	ldrb	r3, [r3, #28]
 8003546:	2b01      	cmp	r3, #1
 8003548:	d108      	bne.n	800355c <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	681a      	ldr	r2, [r3, #0]
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f042 0208 	orr.w	r2, r2, #8
 8003558:	601a      	str	r2, [r3, #0]
 800355a:	e007      	b.n	800356c <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	681a      	ldr	r2, [r3, #0]
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f022 0208 	bic.w	r2, r2, #8
 800356a:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	7f5b      	ldrb	r3, [r3, #29]
 8003570:	2b01      	cmp	r3, #1
 8003572:	d108      	bne.n	8003586 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	681a      	ldr	r2, [r3, #0]
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	f042 0204 	orr.w	r2, r2, #4
 8003582:	601a      	str	r2, [r3, #0]
 8003584:	e007      	b.n	8003596 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	681a      	ldr	r2, [r3, #0]
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	f022 0204 	bic.w	r2, r2, #4
 8003594:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	689a      	ldr	r2, [r3, #8]
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	68db      	ldr	r3, [r3, #12]
 800359e:	431a      	orrs	r2, r3
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	691b      	ldr	r3, [r3, #16]
 80035a4:	431a      	orrs	r2, r3
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	695b      	ldr	r3, [r3, #20]
 80035aa:	ea42 0103 	orr.w	r1, r2, r3
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	685b      	ldr	r3, [r3, #4]
 80035b2:	1e5a      	subs	r2, r3, #1
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	430a      	orrs	r2, r1
 80035ba:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	2200      	movs	r2, #0
 80035c0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	2201      	movs	r2, #1
 80035c6:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80035ca:	2300      	movs	r3, #0
}
 80035cc:	4618      	mov	r0, r3
 80035ce:	3710      	adds	r7, #16
 80035d0:	46bd      	mov	sp, r7
 80035d2:	bd80      	pop	{r7, pc}

080035d4 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 80035d4:	b480      	push	{r7}
 80035d6:	b087      	sub	sp, #28
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
 80035dc:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80035ea:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80035ec:	7cfb      	ldrb	r3, [r7, #19]
 80035ee:	2b01      	cmp	r3, #1
 80035f0:	d003      	beq.n	80035fa <HAL_CAN_ConfigFilter+0x26>
 80035f2:	7cfb      	ldrb	r3, [r7, #19]
 80035f4:	2b02      	cmp	r3, #2
 80035f6:	f040 80be 	bne.w	8003776 <HAL_CAN_ConfigFilter+0x1a2>
    assert_param(IS_CAN_FILTER_ACTIVATION(sFilterConfig->FilterActivation));

#if   defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 80035fa:	4b65      	ldr	r3, [pc, #404]	; (8003790 <HAL_CAN_ConfigFilter+0x1bc>)
 80035fc:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80035fe:	697b      	ldr	r3, [r7, #20]
 8003600:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003604:	f043 0201 	orr.w	r2, r3, #1
 8003608:	697b      	ldr	r3, [r7, #20]
 800360a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#if   defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 800360e:	697b      	ldr	r3, [r7, #20]
 8003610:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003614:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8003618:	697b      	ldr	r3, [r7, #20]
 800361a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 800361e:	697b      	ldr	r3, [r7, #20]
 8003620:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8003624:	683b      	ldr	r3, [r7, #0]
 8003626:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003628:	021b      	lsls	r3, r3, #8
 800362a:	431a      	orrs	r2, r3
 800362c:	697b      	ldr	r3, [r7, #20]
 800362e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8003632:	683b      	ldr	r3, [r7, #0]
 8003634:	695b      	ldr	r3, [r3, #20]
 8003636:	f003 031f 	and.w	r3, r3, #31
 800363a:	2201      	movs	r2, #1
 800363c:	fa02 f303 	lsl.w	r3, r2, r3
 8003640:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8003642:	697b      	ldr	r3, [r7, #20]
 8003644:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	43db      	mvns	r3, r3
 800364c:	401a      	ands	r2, r3
 800364e:	697b      	ldr	r3, [r7, #20]
 8003650:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8003654:	683b      	ldr	r3, [r7, #0]
 8003656:	69db      	ldr	r3, [r3, #28]
 8003658:	2b00      	cmp	r3, #0
 800365a:	d123      	bne.n	80036a4 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 800365c:	697b      	ldr	r3, [r7, #20]
 800365e:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	43db      	mvns	r3, r3
 8003666:	401a      	ands	r2, r3
 8003668:	697b      	ldr	r3, [r7, #20]
 800366a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800366e:	683b      	ldr	r3, [r7, #0]
 8003670:	68db      	ldr	r3, [r3, #12]
 8003672:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003674:	683b      	ldr	r3, [r7, #0]
 8003676:	685b      	ldr	r3, [r3, #4]
 8003678:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800367a:	683a      	ldr	r2, [r7, #0]
 800367c:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800367e:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003680:	697b      	ldr	r3, [r7, #20]
 8003682:	3248      	adds	r2, #72	; 0x48
 8003684:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003688:	683b      	ldr	r3, [r7, #0]
 800368a:	689b      	ldr	r3, [r3, #8]
 800368c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800368e:	683b      	ldr	r3, [r7, #0]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003694:	683b      	ldr	r3, [r7, #0]
 8003696:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003698:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800369a:	6979      	ldr	r1, [r7, #20]
 800369c:	3348      	adds	r3, #72	; 0x48
 800369e:	00db      	lsls	r3, r3, #3
 80036a0:	440b      	add	r3, r1
 80036a2:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80036a4:	683b      	ldr	r3, [r7, #0]
 80036a6:	69db      	ldr	r3, [r3, #28]
 80036a8:	2b01      	cmp	r3, #1
 80036aa:	d122      	bne.n	80036f2 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80036ac:	697b      	ldr	r3, [r7, #20]
 80036ae:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	431a      	orrs	r2, r3
 80036b6:	697b      	ldr	r3, [r7, #20]
 80036b8:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80036bc:	683b      	ldr	r3, [r7, #0]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80036c2:	683b      	ldr	r3, [r7, #0]
 80036c4:	685b      	ldr	r3, [r3, #4]
 80036c6:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80036c8:	683a      	ldr	r2, [r7, #0]
 80036ca:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80036cc:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80036ce:	697b      	ldr	r3, [r7, #20]
 80036d0:	3248      	adds	r2, #72	; 0x48
 80036d2:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80036d6:	683b      	ldr	r3, [r7, #0]
 80036d8:	689b      	ldr	r3, [r3, #8]
 80036da:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80036dc:	683b      	ldr	r3, [r7, #0]
 80036de:	68db      	ldr	r3, [r3, #12]
 80036e0:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80036e2:	683b      	ldr	r3, [r7, #0]
 80036e4:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80036e6:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80036e8:	6979      	ldr	r1, [r7, #20]
 80036ea:	3348      	adds	r3, #72	; 0x48
 80036ec:	00db      	lsls	r3, r3, #3
 80036ee:	440b      	add	r3, r1
 80036f0:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80036f2:	683b      	ldr	r3, [r7, #0]
 80036f4:	699b      	ldr	r3, [r3, #24]
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d109      	bne.n	800370e <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80036fa:	697b      	ldr	r3, [r7, #20]
 80036fc:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	43db      	mvns	r3, r3
 8003704:	401a      	ands	r2, r3
 8003706:	697b      	ldr	r3, [r7, #20]
 8003708:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 800370c:	e007      	b.n	800371e <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 800370e:	697b      	ldr	r3, [r7, #20]
 8003710:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	431a      	orrs	r2, r3
 8003718:	697b      	ldr	r3, [r7, #20]
 800371a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 800371e:	683b      	ldr	r3, [r7, #0]
 8003720:	691b      	ldr	r3, [r3, #16]
 8003722:	2b00      	cmp	r3, #0
 8003724:	d109      	bne.n	800373a <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8003726:	697b      	ldr	r3, [r7, #20]
 8003728:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	43db      	mvns	r3, r3
 8003730:	401a      	ands	r2, r3
 8003732:	697b      	ldr	r3, [r7, #20]
 8003734:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8003738:	e007      	b.n	800374a <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 800373a:	697b      	ldr	r3, [r7, #20]
 800373c:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	431a      	orrs	r2, r3
 8003744:	697b      	ldr	r3, [r7, #20]
 8003746:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 800374a:	683b      	ldr	r3, [r7, #0]
 800374c:	6a1b      	ldr	r3, [r3, #32]
 800374e:	2b01      	cmp	r3, #1
 8003750:	d107      	bne.n	8003762 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8003752:	697b      	ldr	r3, [r7, #20]
 8003754:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	431a      	orrs	r2, r3
 800375c:	697b      	ldr	r3, [r7, #20]
 800375e:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003762:	697b      	ldr	r3, [r7, #20]
 8003764:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003768:	f023 0201 	bic.w	r2, r3, #1
 800376c:	697b      	ldr	r3, [r7, #20]
 800376e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8003772:	2300      	movs	r3, #0
 8003774:	e006      	b.n	8003784 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800377a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003782:	2301      	movs	r3, #1
  }
}
 8003784:	4618      	mov	r0, r3
 8003786:	371c      	adds	r7, #28
 8003788:	46bd      	mov	sp, r7
 800378a:	bc80      	pop	{r7}
 800378c:	4770      	bx	lr
 800378e:	bf00      	nop
 8003790:	40006400 	.word	0x40006400

08003794 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8003794:	b580      	push	{r7, lr}
 8003796:	b084      	sub	sp, #16
 8003798:	af00      	add	r7, sp, #0
 800379a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	f893 3020 	ldrb.w	r3, [r3, #32]
 80037a2:	b2db      	uxtb	r3, r3
 80037a4:	2b01      	cmp	r3, #1
 80037a6:	d12e      	bne.n	8003806 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	2202      	movs	r2, #2
 80037ac:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	681a      	ldr	r2, [r3, #0]
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	f022 0201 	bic.w	r2, r2, #1
 80037be:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80037c0:	f7ff f858 	bl	8002874 <HAL_GetTick>
 80037c4:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80037c6:	e012      	b.n	80037ee <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80037c8:	f7ff f854 	bl	8002874 <HAL_GetTick>
 80037cc:	4602      	mov	r2, r0
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	1ad3      	subs	r3, r2, r3
 80037d2:	2b0a      	cmp	r3, #10
 80037d4:	d90b      	bls.n	80037ee <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037da:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	2205      	movs	r2, #5
 80037e6:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80037ea:	2301      	movs	r3, #1
 80037ec:	e012      	b.n	8003814 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	685b      	ldr	r3, [r3, #4]
 80037f4:	f003 0301 	and.w	r3, r3, #1
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d1e5      	bne.n	80037c8 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	2200      	movs	r2, #0
 8003800:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8003802:	2300      	movs	r3, #0
 8003804:	e006      	b.n	8003814 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800380a:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003812:	2301      	movs	r3, #1
  }
}
 8003814:	4618      	mov	r0, r3
 8003816:	3710      	adds	r7, #16
 8003818:	46bd      	mov	sp, r7
 800381a:	bd80      	pop	{r7, pc}

0800381c <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 800381c:	b480      	push	{r7}
 800381e:	b089      	sub	sp, #36	; 0x24
 8003820:	af00      	add	r7, sp, #0
 8003822:	60f8      	str	r0, [r7, #12]
 8003824:	60b9      	str	r1, [r7, #8]
 8003826:	607a      	str	r2, [r7, #4]
 8003828:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003830:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	689b      	ldr	r3, [r3, #8]
 8003838:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 800383a:	7ffb      	ldrb	r3, [r7, #31]
 800383c:	2b01      	cmp	r3, #1
 800383e:	d003      	beq.n	8003848 <HAL_CAN_AddTxMessage+0x2c>
 8003840:	7ffb      	ldrb	r3, [r7, #31]
 8003842:	2b02      	cmp	r3, #2
 8003844:	f040 80b8 	bne.w	80039b8 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8003848:	69bb      	ldr	r3, [r7, #24]
 800384a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800384e:	2b00      	cmp	r3, #0
 8003850:	d10a      	bne.n	8003868 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8003852:	69bb      	ldr	r3, [r7, #24]
 8003854:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8003858:	2b00      	cmp	r3, #0
 800385a:	d105      	bne.n	8003868 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 800385c:	69bb      	ldr	r3, [r7, #24]
 800385e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8003862:	2b00      	cmp	r3, #0
 8003864:	f000 80a0 	beq.w	80039a8 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8003868:	69bb      	ldr	r3, [r7, #24]
 800386a:	0e1b      	lsrs	r3, r3, #24
 800386c:	f003 0303 	and.w	r3, r3, #3
 8003870:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8003872:	697b      	ldr	r3, [r7, #20]
 8003874:	2b02      	cmp	r3, #2
 8003876:	d907      	bls.n	8003888 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800387c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8003884:	2301      	movs	r3, #1
 8003886:	e09e      	b.n	80039c6 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8003888:	2201      	movs	r2, #1
 800388a:	697b      	ldr	r3, [r7, #20]
 800388c:	409a      	lsls	r2, r3
 800388e:	683b      	ldr	r3, [r7, #0]
 8003890:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8003892:	68bb      	ldr	r3, [r7, #8]
 8003894:	689b      	ldr	r3, [r3, #8]
 8003896:	2b00      	cmp	r3, #0
 8003898:	d10d      	bne.n	80038b6 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800389a:	68bb      	ldr	r3, [r7, #8]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 80038a0:	68bb      	ldr	r3, [r7, #8]
 80038a2:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80038a4:	68f9      	ldr	r1, [r7, #12]
 80038a6:	6809      	ldr	r1, [r1, #0]
 80038a8:	431a      	orrs	r2, r3
 80038aa:	697b      	ldr	r3, [r7, #20]
 80038ac:	3318      	adds	r3, #24
 80038ae:	011b      	lsls	r3, r3, #4
 80038b0:	440b      	add	r3, r1
 80038b2:	601a      	str	r2, [r3, #0]
 80038b4:	e00f      	b.n	80038d6 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80038b6:	68bb      	ldr	r3, [r7, #8]
 80038b8:	685b      	ldr	r3, [r3, #4]
 80038ba:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 80038bc:	68bb      	ldr	r3, [r7, #8]
 80038be:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80038c0:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 80038c2:	68bb      	ldr	r3, [r7, #8]
 80038c4:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80038c6:	68f9      	ldr	r1, [r7, #12]
 80038c8:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 80038ca:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80038cc:	697b      	ldr	r3, [r7, #20]
 80038ce:	3318      	adds	r3, #24
 80038d0:	011b      	lsls	r3, r3, #4
 80038d2:	440b      	add	r3, r1
 80038d4:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	6819      	ldr	r1, [r3, #0]
 80038da:	68bb      	ldr	r3, [r7, #8]
 80038dc:	691a      	ldr	r2, [r3, #16]
 80038de:	697b      	ldr	r3, [r7, #20]
 80038e0:	3318      	adds	r3, #24
 80038e2:	011b      	lsls	r3, r3, #4
 80038e4:	440b      	add	r3, r1
 80038e6:	3304      	adds	r3, #4
 80038e8:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 80038ea:	68bb      	ldr	r3, [r7, #8]
 80038ec:	7d1b      	ldrb	r3, [r3, #20]
 80038ee:	2b01      	cmp	r3, #1
 80038f0:	d111      	bne.n	8003916 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	681a      	ldr	r2, [r3, #0]
 80038f6:	697b      	ldr	r3, [r7, #20]
 80038f8:	3318      	adds	r3, #24
 80038fa:	011b      	lsls	r3, r3, #4
 80038fc:	4413      	add	r3, r2
 80038fe:	3304      	adds	r3, #4
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	68fa      	ldr	r2, [r7, #12]
 8003904:	6811      	ldr	r1, [r2, #0]
 8003906:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800390a:	697b      	ldr	r3, [r7, #20]
 800390c:	3318      	adds	r3, #24
 800390e:	011b      	lsls	r3, r3, #4
 8003910:	440b      	add	r3, r1
 8003912:	3304      	adds	r3, #4
 8003914:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	3307      	adds	r3, #7
 800391a:	781b      	ldrb	r3, [r3, #0]
 800391c:	061a      	lsls	r2, r3, #24
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	3306      	adds	r3, #6
 8003922:	781b      	ldrb	r3, [r3, #0]
 8003924:	041b      	lsls	r3, r3, #16
 8003926:	431a      	orrs	r2, r3
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	3305      	adds	r3, #5
 800392c:	781b      	ldrb	r3, [r3, #0]
 800392e:	021b      	lsls	r3, r3, #8
 8003930:	4313      	orrs	r3, r2
 8003932:	687a      	ldr	r2, [r7, #4]
 8003934:	3204      	adds	r2, #4
 8003936:	7812      	ldrb	r2, [r2, #0]
 8003938:	4610      	mov	r0, r2
 800393a:	68fa      	ldr	r2, [r7, #12]
 800393c:	6811      	ldr	r1, [r2, #0]
 800393e:	ea43 0200 	orr.w	r2, r3, r0
 8003942:	697b      	ldr	r3, [r7, #20]
 8003944:	011b      	lsls	r3, r3, #4
 8003946:	440b      	add	r3, r1
 8003948:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 800394c:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	3303      	adds	r3, #3
 8003952:	781b      	ldrb	r3, [r3, #0]
 8003954:	061a      	lsls	r2, r3, #24
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	3302      	adds	r3, #2
 800395a:	781b      	ldrb	r3, [r3, #0]
 800395c:	041b      	lsls	r3, r3, #16
 800395e:	431a      	orrs	r2, r3
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	3301      	adds	r3, #1
 8003964:	781b      	ldrb	r3, [r3, #0]
 8003966:	021b      	lsls	r3, r3, #8
 8003968:	4313      	orrs	r3, r2
 800396a:	687a      	ldr	r2, [r7, #4]
 800396c:	7812      	ldrb	r2, [r2, #0]
 800396e:	4610      	mov	r0, r2
 8003970:	68fa      	ldr	r2, [r7, #12]
 8003972:	6811      	ldr	r1, [r2, #0]
 8003974:	ea43 0200 	orr.w	r2, r3, r0
 8003978:	697b      	ldr	r3, [r7, #20]
 800397a:	011b      	lsls	r3, r3, #4
 800397c:	440b      	add	r3, r1
 800397e:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8003982:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	681a      	ldr	r2, [r3, #0]
 8003988:	697b      	ldr	r3, [r7, #20]
 800398a:	3318      	adds	r3, #24
 800398c:	011b      	lsls	r3, r3, #4
 800398e:	4413      	add	r3, r2
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	68fa      	ldr	r2, [r7, #12]
 8003994:	6811      	ldr	r1, [r2, #0]
 8003996:	f043 0201 	orr.w	r2, r3, #1
 800399a:	697b      	ldr	r3, [r7, #20]
 800399c:	3318      	adds	r3, #24
 800399e:	011b      	lsls	r3, r3, #4
 80039a0:	440b      	add	r3, r1
 80039a2:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80039a4:	2300      	movs	r3, #0
 80039a6:	e00e      	b.n	80039c6 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039ac:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 80039b4:	2301      	movs	r3, #1
 80039b6:	e006      	b.n	80039c6 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039bc:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80039c4:	2301      	movs	r3, #1
  }
}
 80039c6:	4618      	mov	r0, r3
 80039c8:	3724      	adds	r7, #36	; 0x24
 80039ca:	46bd      	mov	sp, r7
 80039cc:	bc80      	pop	{r7}
 80039ce:	4770      	bx	lr

080039d0 <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(CAN_HandleTypeDef *hcan)
{
 80039d0:	b480      	push	{r7}
 80039d2:	b085      	sub	sp, #20
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 80039d8:	2300      	movs	r3, #0
 80039da:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	f893 3020 	ldrb.w	r3, [r3, #32]
 80039e2:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 80039e4:	7afb      	ldrb	r3, [r7, #11]
 80039e6:	2b01      	cmp	r3, #1
 80039e8:	d002      	beq.n	80039f0 <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 80039ea:	7afb      	ldrb	r3, [r7, #11]
 80039ec:	2b02      	cmp	r3, #2
 80039ee:	d11d      	bne.n	8003a2c <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	689b      	ldr	r3, [r3, #8]
 80039f6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d002      	beq.n	8003a04 <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	3301      	adds	r3, #1
 8003a02:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	689b      	ldr	r3, [r3, #8]
 8003a0a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d002      	beq.n	8003a18 <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	3301      	adds	r3, #1
 8003a16:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	689b      	ldr	r3, [r3, #8]
 8003a1e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d002      	beq.n	8003a2c <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	3301      	adds	r3, #1
 8003a2a:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 8003a2c:	68fb      	ldr	r3, [r7, #12]
}
 8003a2e:	4618      	mov	r0, r3
 8003a30:	3714      	adds	r7, #20
 8003a32:	46bd      	mov	sp, r7
 8003a34:	bc80      	pop	{r7}
 8003a36:	4770      	bx	lr

08003a38 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8003a38:	b480      	push	{r7}
 8003a3a:	b085      	sub	sp, #20
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	6078      	str	r0, [r7, #4]
 8003a40:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003a48:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8003a4a:	7bfb      	ldrb	r3, [r7, #15]
 8003a4c:	2b01      	cmp	r3, #1
 8003a4e:	d002      	beq.n	8003a56 <HAL_CAN_ActivateNotification+0x1e>
 8003a50:	7bfb      	ldrb	r3, [r7, #15]
 8003a52:	2b02      	cmp	r3, #2
 8003a54:	d109      	bne.n	8003a6a <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	6959      	ldr	r1, [r3, #20]
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	683a      	ldr	r2, [r7, #0]
 8003a62:	430a      	orrs	r2, r1
 8003a64:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8003a66:	2300      	movs	r3, #0
 8003a68:	e006      	b.n	8003a78 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a6e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003a76:	2301      	movs	r3, #1
  }
}
 8003a78:	4618      	mov	r0, r3
 8003a7a:	3714      	adds	r7, #20
 8003a7c:	46bd      	mov	sp, r7
 8003a7e:	bc80      	pop	{r7}
 8003a80:	4770      	bx	lr

08003a82 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8003a82:	b580      	push	{r7, lr}
 8003a84:	b08a      	sub	sp, #40	; 0x28
 8003a86:	af00      	add	r7, sp, #0
 8003a88:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8003a8a:	2300      	movs	r3, #0
 8003a8c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	695b      	ldr	r3, [r3, #20]
 8003a94:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	685b      	ldr	r3, [r3, #4]
 8003a9c:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	689b      	ldr	r3, [r3, #8]
 8003aa4:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	68db      	ldr	r3, [r3, #12]
 8003aac:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	691b      	ldr	r3, [r3, #16]
 8003ab4:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	699b      	ldr	r3, [r3, #24]
 8003abc:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8003abe:	6a3b      	ldr	r3, [r7, #32]
 8003ac0:	f003 0301 	and.w	r3, r3, #1
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d07c      	beq.n	8003bc2 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8003ac8:	69bb      	ldr	r3, [r7, #24]
 8003aca:	f003 0301 	and.w	r3, r3, #1
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d023      	beq.n	8003b1a <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	2201      	movs	r2, #1
 8003ad8:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8003ada:	69bb      	ldr	r3, [r7, #24]
 8003adc:	f003 0302 	and.w	r3, r3, #2
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d003      	beq.n	8003aec <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8003ae4:	6878      	ldr	r0, [r7, #4]
 8003ae6:	f000 f97d 	bl	8003de4 <HAL_CAN_TxMailbox0CompleteCallback>
 8003aea:	e016      	b.n	8003b1a <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8003aec:	69bb      	ldr	r3, [r7, #24]
 8003aee:	f003 0304 	and.w	r3, r3, #4
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d004      	beq.n	8003b00 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8003af6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003af8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003afc:	627b      	str	r3, [r7, #36]	; 0x24
 8003afe:	e00c      	b.n	8003b1a <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8003b00:	69bb      	ldr	r3, [r7, #24]
 8003b02:	f003 0308 	and.w	r3, r3, #8
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d004      	beq.n	8003b14 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8003b0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b0c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003b10:	627b      	str	r3, [r7, #36]	; 0x24
 8003b12:	e002      	b.n	8003b1a <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8003b14:	6878      	ldr	r0, [r7, #4]
 8003b16:	f000 f980 	bl	8003e1a <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8003b1a:	69bb      	ldr	r3, [r7, #24]
 8003b1c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d024      	beq.n	8003b6e <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003b2c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8003b2e:	69bb      	ldr	r3, [r7, #24]
 8003b30:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d003      	beq.n	8003b40 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8003b38:	6878      	ldr	r0, [r7, #4]
 8003b3a:	f000 f95c 	bl	8003df6 <HAL_CAN_TxMailbox1CompleteCallback>
 8003b3e:	e016      	b.n	8003b6e <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8003b40:	69bb      	ldr	r3, [r7, #24]
 8003b42:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d004      	beq.n	8003b54 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8003b4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b4c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003b50:	627b      	str	r3, [r7, #36]	; 0x24
 8003b52:	e00c      	b.n	8003b6e <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8003b54:	69bb      	ldr	r3, [r7, #24]
 8003b56:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d004      	beq.n	8003b68 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8003b5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b60:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003b64:	627b      	str	r3, [r7, #36]	; 0x24
 8003b66:	e002      	b.n	8003b6e <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8003b68:	6878      	ldr	r0, [r7, #4]
 8003b6a:	f000 f95f 	bl	8003e2c <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8003b6e:	69bb      	ldr	r3, [r7, #24]
 8003b70:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d024      	beq.n	8003bc2 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003b80:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8003b82:	69bb      	ldr	r3, [r7, #24]
 8003b84:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d003      	beq.n	8003b94 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8003b8c:	6878      	ldr	r0, [r7, #4]
 8003b8e:	f000 f93b 	bl	8003e08 <HAL_CAN_TxMailbox2CompleteCallback>
 8003b92:	e016      	b.n	8003bc2 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8003b94:	69bb      	ldr	r3, [r7, #24]
 8003b96:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d004      	beq.n	8003ba8 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8003b9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ba0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003ba4:	627b      	str	r3, [r7, #36]	; 0x24
 8003ba6:	e00c      	b.n	8003bc2 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8003ba8:	69bb      	ldr	r3, [r7, #24]
 8003baa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d004      	beq.n	8003bbc <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8003bb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bb4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003bb8:	627b      	str	r3, [r7, #36]	; 0x24
 8003bba:	e002      	b.n	8003bc2 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8003bbc:	6878      	ldr	r0, [r7, #4]
 8003bbe:	f000 f93e 	bl	8003e3e <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8003bc2:	6a3b      	ldr	r3, [r7, #32]
 8003bc4:	f003 0308 	and.w	r3, r3, #8
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d00c      	beq.n	8003be6 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8003bcc:	697b      	ldr	r3, [r7, #20]
 8003bce:	f003 0310 	and.w	r3, r3, #16
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d007      	beq.n	8003be6 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8003bd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bd8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003bdc:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	2210      	movs	r2, #16
 8003be4:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8003be6:	6a3b      	ldr	r3, [r7, #32]
 8003be8:	f003 0304 	and.w	r3, r3, #4
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d00b      	beq.n	8003c08 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8003bf0:	697b      	ldr	r3, [r7, #20]
 8003bf2:	f003 0308 	and.w	r3, r3, #8
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d006      	beq.n	8003c08 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	2208      	movs	r2, #8
 8003c00:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8003c02:	6878      	ldr	r0, [r7, #4]
 8003c04:	f000 f92d 	bl	8003e62 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8003c08:	6a3b      	ldr	r3, [r7, #32]
 8003c0a:	f003 0302 	and.w	r3, r3, #2
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d009      	beq.n	8003c26 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	68db      	ldr	r3, [r3, #12]
 8003c18:	f003 0303 	and.w	r3, r3, #3
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d002      	beq.n	8003c26 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8003c20:	6878      	ldr	r0, [r7, #4]
 8003c22:	f000 f915 	bl	8003e50 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8003c26:	6a3b      	ldr	r3, [r7, #32]
 8003c28:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d00c      	beq.n	8003c4a <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8003c30:	693b      	ldr	r3, [r7, #16]
 8003c32:	f003 0310 	and.w	r3, r3, #16
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d007      	beq.n	8003c4a <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8003c3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c3c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003c40:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	2210      	movs	r2, #16
 8003c48:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8003c4a:	6a3b      	ldr	r3, [r7, #32]
 8003c4c:	f003 0320 	and.w	r3, r3, #32
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d00b      	beq.n	8003c6c <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8003c54:	693b      	ldr	r3, [r7, #16]
 8003c56:	f003 0308 	and.w	r3, r3, #8
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d006      	beq.n	8003c6c <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	2208      	movs	r2, #8
 8003c64:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8003c66:	6878      	ldr	r0, [r7, #4]
 8003c68:	f000 f90d 	bl	8003e86 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8003c6c:	6a3b      	ldr	r3, [r7, #32]
 8003c6e:	f003 0310 	and.w	r3, r3, #16
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d009      	beq.n	8003c8a <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	691b      	ldr	r3, [r3, #16]
 8003c7c:	f003 0303 	and.w	r3, r3, #3
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d002      	beq.n	8003c8a <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8003c84:	6878      	ldr	r0, [r7, #4]
 8003c86:	f000 f8f5 	bl	8003e74 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8003c8a:	6a3b      	ldr	r3, [r7, #32]
 8003c8c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d00b      	beq.n	8003cac <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8003c94:	69fb      	ldr	r3, [r7, #28]
 8003c96:	f003 0310 	and.w	r3, r3, #16
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d006      	beq.n	8003cac <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	2210      	movs	r2, #16
 8003ca4:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8003ca6:	6878      	ldr	r0, [r7, #4]
 8003ca8:	f000 f8f6 	bl	8003e98 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8003cac:	6a3b      	ldr	r3, [r7, #32]
 8003cae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d00b      	beq.n	8003cce <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8003cb6:	69fb      	ldr	r3, [r7, #28]
 8003cb8:	f003 0308 	and.w	r3, r3, #8
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d006      	beq.n	8003cce <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	2208      	movs	r2, #8
 8003cc6:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8003cc8:	6878      	ldr	r0, [r7, #4]
 8003cca:	f000 f8ee 	bl	8003eaa <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8003cce:	6a3b      	ldr	r3, [r7, #32]
 8003cd0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d075      	beq.n	8003dc4 <HAL_CAN_IRQHandler+0x342>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8003cd8:	69fb      	ldr	r3, [r7, #28]
 8003cda:	f003 0304 	and.w	r3, r3, #4
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d06c      	beq.n	8003dbc <HAL_CAN_IRQHandler+0x33a>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003ce2:	6a3b      	ldr	r3, [r7, #32]
 8003ce4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d008      	beq.n	8003cfe <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d003      	beq.n	8003cfe <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8003cf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cf8:	f043 0301 	orr.w	r3, r3, #1
 8003cfc:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003cfe:	6a3b      	ldr	r3, [r7, #32]
 8003d00:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d008      	beq.n	8003d1a <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d003      	beq.n	8003d1a <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8003d12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d14:	f043 0302 	orr.w	r3, r3, #2
 8003d18:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003d1a:	6a3b      	ldr	r3, [r7, #32]
 8003d1c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d008      	beq.n	8003d36 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d003      	beq.n	8003d36 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8003d2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d30:	f043 0304 	orr.w	r3, r3, #4
 8003d34:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003d36:	6a3b      	ldr	r3, [r7, #32]
 8003d38:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d03d      	beq.n	8003dbc <HAL_CAN_IRQHandler+0x33a>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d038      	beq.n	8003dbc <HAL_CAN_IRQHandler+0x33a>
      {
        switch (esrflags & CAN_ESR_LEC)
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003d50:	2b30      	cmp	r3, #48	; 0x30
 8003d52:	d017      	beq.n	8003d84 <HAL_CAN_IRQHandler+0x302>
 8003d54:	2b30      	cmp	r3, #48	; 0x30
 8003d56:	d804      	bhi.n	8003d62 <HAL_CAN_IRQHandler+0x2e0>
 8003d58:	2b10      	cmp	r3, #16
 8003d5a:	d009      	beq.n	8003d70 <HAL_CAN_IRQHandler+0x2ee>
 8003d5c:	2b20      	cmp	r3, #32
 8003d5e:	d00c      	beq.n	8003d7a <HAL_CAN_IRQHandler+0x2f8>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8003d60:	e024      	b.n	8003dac <HAL_CAN_IRQHandler+0x32a>
        switch (esrflags & CAN_ESR_LEC)
 8003d62:	2b50      	cmp	r3, #80	; 0x50
 8003d64:	d018      	beq.n	8003d98 <HAL_CAN_IRQHandler+0x316>
 8003d66:	2b60      	cmp	r3, #96	; 0x60
 8003d68:	d01b      	beq.n	8003da2 <HAL_CAN_IRQHandler+0x320>
 8003d6a:	2b40      	cmp	r3, #64	; 0x40
 8003d6c:	d00f      	beq.n	8003d8e <HAL_CAN_IRQHandler+0x30c>
            break;
 8003d6e:	e01d      	b.n	8003dac <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_STF;
 8003d70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d72:	f043 0308 	orr.w	r3, r3, #8
 8003d76:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003d78:	e018      	b.n	8003dac <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_FOR;
 8003d7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d7c:	f043 0310 	orr.w	r3, r3, #16
 8003d80:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003d82:	e013      	b.n	8003dac <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_ACK;
 8003d84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d86:	f043 0320 	orr.w	r3, r3, #32
 8003d8a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003d8c:	e00e      	b.n	8003dac <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BR;
 8003d8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d90:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003d94:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003d96:	e009      	b.n	8003dac <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BD;
 8003d98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d9a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003d9e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003da0:	e004      	b.n	8003dac <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_CRC;
 8003da2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003da4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003da8:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003daa:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	699a      	ldr	r2, [r3, #24]
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003dba:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	2204      	movs	r2, #4
 8003dc2:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8003dc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d008      	beq.n	8003ddc <HAL_CAN_IRQHandler+0x35a>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003dce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dd0:	431a      	orrs	r2, r3
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8003dd6:	6878      	ldr	r0, [r7, #4]
 8003dd8:	f000 f870 	bl	8003ebc <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8003ddc:	bf00      	nop
 8003dde:	3728      	adds	r7, #40	; 0x28
 8003de0:	46bd      	mov	sp, r7
 8003de2:	bd80      	pop	{r7, pc}

08003de4 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003de4:	b480      	push	{r7}
 8003de6:	b083      	sub	sp, #12
 8003de8:	af00      	add	r7, sp, #0
 8003dea:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8003dec:	bf00      	nop
 8003dee:	370c      	adds	r7, #12
 8003df0:	46bd      	mov	sp, r7
 8003df2:	bc80      	pop	{r7}
 8003df4:	4770      	bx	lr

08003df6 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003df6:	b480      	push	{r7}
 8003df8:	b083      	sub	sp, #12
 8003dfa:	af00      	add	r7, sp, #0
 8003dfc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8003dfe:	bf00      	nop
 8003e00:	370c      	adds	r7, #12
 8003e02:	46bd      	mov	sp, r7
 8003e04:	bc80      	pop	{r7}
 8003e06:	4770      	bx	lr

08003e08 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003e08:	b480      	push	{r7}
 8003e0a:	b083      	sub	sp, #12
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8003e10:	bf00      	nop
 8003e12:	370c      	adds	r7, #12
 8003e14:	46bd      	mov	sp, r7
 8003e16:	bc80      	pop	{r7}
 8003e18:	4770      	bx	lr

08003e1a <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003e1a:	b480      	push	{r7}
 8003e1c:	b083      	sub	sp, #12
 8003e1e:	af00      	add	r7, sp, #0
 8003e20:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8003e22:	bf00      	nop
 8003e24:	370c      	adds	r7, #12
 8003e26:	46bd      	mov	sp, r7
 8003e28:	bc80      	pop	{r7}
 8003e2a:	4770      	bx	lr

08003e2c <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003e2c:	b480      	push	{r7}
 8003e2e:	b083      	sub	sp, #12
 8003e30:	af00      	add	r7, sp, #0
 8003e32:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8003e34:	bf00      	nop
 8003e36:	370c      	adds	r7, #12
 8003e38:	46bd      	mov	sp, r7
 8003e3a:	bc80      	pop	{r7}
 8003e3c:	4770      	bx	lr

08003e3e <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003e3e:	b480      	push	{r7}
 8003e40:	b083      	sub	sp, #12
 8003e42:	af00      	add	r7, sp, #0
 8003e44:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8003e46:	bf00      	nop
 8003e48:	370c      	adds	r7, #12
 8003e4a:	46bd      	mov	sp, r7
 8003e4c:	bc80      	pop	{r7}
 8003e4e:	4770      	bx	lr

08003e50 <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003e50:	b480      	push	{r7}
 8003e52:	b083      	sub	sp, #12
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 8003e58:	bf00      	nop
 8003e5a:	370c      	adds	r7, #12
 8003e5c:	46bd      	mov	sp, r7
 8003e5e:	bc80      	pop	{r7}
 8003e60:	4770      	bx	lr

08003e62 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8003e62:	b480      	push	{r7}
 8003e64:	b083      	sub	sp, #12
 8003e66:	af00      	add	r7, sp, #0
 8003e68:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8003e6a:	bf00      	nop
 8003e6c:	370c      	adds	r7, #12
 8003e6e:	46bd      	mov	sp, r7
 8003e70:	bc80      	pop	{r7}
 8003e72:	4770      	bx	lr

08003e74 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003e74:	b480      	push	{r7}
 8003e76:	b083      	sub	sp, #12
 8003e78:	af00      	add	r7, sp, #0
 8003e7a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8003e7c:	bf00      	nop
 8003e7e:	370c      	adds	r7, #12
 8003e80:	46bd      	mov	sp, r7
 8003e82:	bc80      	pop	{r7}
 8003e84:	4770      	bx	lr

08003e86 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8003e86:	b480      	push	{r7}
 8003e88:	b083      	sub	sp, #12
 8003e8a:	af00      	add	r7, sp, #0
 8003e8c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8003e8e:	bf00      	nop
 8003e90:	370c      	adds	r7, #12
 8003e92:	46bd      	mov	sp, r7
 8003e94:	bc80      	pop	{r7}
 8003e96:	4770      	bx	lr

08003e98 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8003e98:	b480      	push	{r7}
 8003e9a:	b083      	sub	sp, #12
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8003ea0:	bf00      	nop
 8003ea2:	370c      	adds	r7, #12
 8003ea4:	46bd      	mov	sp, r7
 8003ea6:	bc80      	pop	{r7}
 8003ea8:	4770      	bx	lr

08003eaa <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8003eaa:	b480      	push	{r7}
 8003eac:	b083      	sub	sp, #12
 8003eae:	af00      	add	r7, sp, #0
 8003eb0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8003eb2:	bf00      	nop
 8003eb4:	370c      	adds	r7, #12
 8003eb6:	46bd      	mov	sp, r7
 8003eb8:	bc80      	pop	{r7}
 8003eba:	4770      	bx	lr

08003ebc <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8003ebc:	b480      	push	{r7}
 8003ebe:	b083      	sub	sp, #12
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8003ec4:	bf00      	nop
 8003ec6:	370c      	adds	r7, #12
 8003ec8:	46bd      	mov	sp, r7
 8003eca:	bc80      	pop	{r7}
 8003ecc:	4770      	bx	lr
	...

08003ed0 <__NVIC_SetPriorityGrouping>:
{
 8003ed0:	b480      	push	{r7}
 8003ed2:	b085      	sub	sp, #20
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	f003 0307 	and.w	r3, r3, #7
 8003ede:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003ee0:	4b0c      	ldr	r3, [pc, #48]	; (8003f14 <__NVIC_SetPriorityGrouping+0x44>)
 8003ee2:	68db      	ldr	r3, [r3, #12]
 8003ee4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003ee6:	68ba      	ldr	r2, [r7, #8]
 8003ee8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003eec:	4013      	ands	r3, r2
 8003eee:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003ef4:	68bb      	ldr	r3, [r7, #8]
 8003ef6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003ef8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003efc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003f00:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003f02:	4a04      	ldr	r2, [pc, #16]	; (8003f14 <__NVIC_SetPriorityGrouping+0x44>)
 8003f04:	68bb      	ldr	r3, [r7, #8]
 8003f06:	60d3      	str	r3, [r2, #12]
}
 8003f08:	bf00      	nop
 8003f0a:	3714      	adds	r7, #20
 8003f0c:	46bd      	mov	sp, r7
 8003f0e:	bc80      	pop	{r7}
 8003f10:	4770      	bx	lr
 8003f12:	bf00      	nop
 8003f14:	e000ed00 	.word	0xe000ed00

08003f18 <__NVIC_GetPriorityGrouping>:
{
 8003f18:	b480      	push	{r7}
 8003f1a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003f1c:	4b04      	ldr	r3, [pc, #16]	; (8003f30 <__NVIC_GetPriorityGrouping+0x18>)
 8003f1e:	68db      	ldr	r3, [r3, #12]
 8003f20:	0a1b      	lsrs	r3, r3, #8
 8003f22:	f003 0307 	and.w	r3, r3, #7
}
 8003f26:	4618      	mov	r0, r3
 8003f28:	46bd      	mov	sp, r7
 8003f2a:	bc80      	pop	{r7}
 8003f2c:	4770      	bx	lr
 8003f2e:	bf00      	nop
 8003f30:	e000ed00 	.word	0xe000ed00

08003f34 <__NVIC_EnableIRQ>:
{
 8003f34:	b480      	push	{r7}
 8003f36:	b083      	sub	sp, #12
 8003f38:	af00      	add	r7, sp, #0
 8003f3a:	4603      	mov	r3, r0
 8003f3c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003f3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	db0b      	blt.n	8003f5e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003f46:	79fb      	ldrb	r3, [r7, #7]
 8003f48:	f003 021f 	and.w	r2, r3, #31
 8003f4c:	4906      	ldr	r1, [pc, #24]	; (8003f68 <__NVIC_EnableIRQ+0x34>)
 8003f4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f52:	095b      	lsrs	r3, r3, #5
 8003f54:	2001      	movs	r0, #1
 8003f56:	fa00 f202 	lsl.w	r2, r0, r2
 8003f5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003f5e:	bf00      	nop
 8003f60:	370c      	adds	r7, #12
 8003f62:	46bd      	mov	sp, r7
 8003f64:	bc80      	pop	{r7}
 8003f66:	4770      	bx	lr
 8003f68:	e000e100 	.word	0xe000e100

08003f6c <__NVIC_SetPriority>:
{
 8003f6c:	b480      	push	{r7}
 8003f6e:	b083      	sub	sp, #12
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	4603      	mov	r3, r0
 8003f74:	6039      	str	r1, [r7, #0]
 8003f76:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003f78:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	db0a      	blt.n	8003f96 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003f80:	683b      	ldr	r3, [r7, #0]
 8003f82:	b2da      	uxtb	r2, r3
 8003f84:	490c      	ldr	r1, [pc, #48]	; (8003fb8 <__NVIC_SetPriority+0x4c>)
 8003f86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f8a:	0112      	lsls	r2, r2, #4
 8003f8c:	b2d2      	uxtb	r2, r2
 8003f8e:	440b      	add	r3, r1
 8003f90:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003f94:	e00a      	b.n	8003fac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003f96:	683b      	ldr	r3, [r7, #0]
 8003f98:	b2da      	uxtb	r2, r3
 8003f9a:	4908      	ldr	r1, [pc, #32]	; (8003fbc <__NVIC_SetPriority+0x50>)
 8003f9c:	79fb      	ldrb	r3, [r7, #7]
 8003f9e:	f003 030f 	and.w	r3, r3, #15
 8003fa2:	3b04      	subs	r3, #4
 8003fa4:	0112      	lsls	r2, r2, #4
 8003fa6:	b2d2      	uxtb	r2, r2
 8003fa8:	440b      	add	r3, r1
 8003faa:	761a      	strb	r2, [r3, #24]
}
 8003fac:	bf00      	nop
 8003fae:	370c      	adds	r7, #12
 8003fb0:	46bd      	mov	sp, r7
 8003fb2:	bc80      	pop	{r7}
 8003fb4:	4770      	bx	lr
 8003fb6:	bf00      	nop
 8003fb8:	e000e100 	.word	0xe000e100
 8003fbc:	e000ed00 	.word	0xe000ed00

08003fc0 <NVIC_EncodePriority>:
{
 8003fc0:	b480      	push	{r7}
 8003fc2:	b089      	sub	sp, #36	; 0x24
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	60f8      	str	r0, [r7, #12]
 8003fc8:	60b9      	str	r1, [r7, #8]
 8003fca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	f003 0307 	and.w	r3, r3, #7
 8003fd2:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003fd4:	69fb      	ldr	r3, [r7, #28]
 8003fd6:	f1c3 0307 	rsb	r3, r3, #7
 8003fda:	2b04      	cmp	r3, #4
 8003fdc:	bf28      	it	cs
 8003fde:	2304      	movcs	r3, #4
 8003fe0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003fe2:	69fb      	ldr	r3, [r7, #28]
 8003fe4:	3304      	adds	r3, #4
 8003fe6:	2b06      	cmp	r3, #6
 8003fe8:	d902      	bls.n	8003ff0 <NVIC_EncodePriority+0x30>
 8003fea:	69fb      	ldr	r3, [r7, #28]
 8003fec:	3b03      	subs	r3, #3
 8003fee:	e000      	b.n	8003ff2 <NVIC_EncodePriority+0x32>
 8003ff0:	2300      	movs	r3, #0
 8003ff2:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ff4:	f04f 32ff 	mov.w	r2, #4294967295
 8003ff8:	69bb      	ldr	r3, [r7, #24]
 8003ffa:	fa02 f303 	lsl.w	r3, r2, r3
 8003ffe:	43da      	mvns	r2, r3
 8004000:	68bb      	ldr	r3, [r7, #8]
 8004002:	401a      	ands	r2, r3
 8004004:	697b      	ldr	r3, [r7, #20]
 8004006:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004008:	f04f 31ff 	mov.w	r1, #4294967295
 800400c:	697b      	ldr	r3, [r7, #20]
 800400e:	fa01 f303 	lsl.w	r3, r1, r3
 8004012:	43d9      	mvns	r1, r3
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004018:	4313      	orrs	r3, r2
}
 800401a:	4618      	mov	r0, r3
 800401c:	3724      	adds	r7, #36	; 0x24
 800401e:	46bd      	mov	sp, r7
 8004020:	bc80      	pop	{r7}
 8004022:	4770      	bx	lr

08004024 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004024:	b580      	push	{r7, lr}
 8004026:	b082      	sub	sp, #8
 8004028:	af00      	add	r7, sp, #0
 800402a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	3b01      	subs	r3, #1
 8004030:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004034:	d301      	bcc.n	800403a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004036:	2301      	movs	r3, #1
 8004038:	e00f      	b.n	800405a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800403a:	4a0a      	ldr	r2, [pc, #40]	; (8004064 <SysTick_Config+0x40>)
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	3b01      	subs	r3, #1
 8004040:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004042:	210f      	movs	r1, #15
 8004044:	f04f 30ff 	mov.w	r0, #4294967295
 8004048:	f7ff ff90 	bl	8003f6c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800404c:	4b05      	ldr	r3, [pc, #20]	; (8004064 <SysTick_Config+0x40>)
 800404e:	2200      	movs	r2, #0
 8004050:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004052:	4b04      	ldr	r3, [pc, #16]	; (8004064 <SysTick_Config+0x40>)
 8004054:	2207      	movs	r2, #7
 8004056:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004058:	2300      	movs	r3, #0
}
 800405a:	4618      	mov	r0, r3
 800405c:	3708      	adds	r7, #8
 800405e:	46bd      	mov	sp, r7
 8004060:	bd80      	pop	{r7, pc}
 8004062:	bf00      	nop
 8004064:	e000e010 	.word	0xe000e010

08004068 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004068:	b580      	push	{r7, lr}
 800406a:	b082      	sub	sp, #8
 800406c:	af00      	add	r7, sp, #0
 800406e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004070:	6878      	ldr	r0, [r7, #4]
 8004072:	f7ff ff2d 	bl	8003ed0 <__NVIC_SetPriorityGrouping>
}
 8004076:	bf00      	nop
 8004078:	3708      	adds	r7, #8
 800407a:	46bd      	mov	sp, r7
 800407c:	bd80      	pop	{r7, pc}

0800407e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800407e:	b580      	push	{r7, lr}
 8004080:	b086      	sub	sp, #24
 8004082:	af00      	add	r7, sp, #0
 8004084:	4603      	mov	r3, r0
 8004086:	60b9      	str	r1, [r7, #8]
 8004088:	607a      	str	r2, [r7, #4]
 800408a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800408c:	2300      	movs	r3, #0
 800408e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004090:	f7ff ff42 	bl	8003f18 <__NVIC_GetPriorityGrouping>
 8004094:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004096:	687a      	ldr	r2, [r7, #4]
 8004098:	68b9      	ldr	r1, [r7, #8]
 800409a:	6978      	ldr	r0, [r7, #20]
 800409c:	f7ff ff90 	bl	8003fc0 <NVIC_EncodePriority>
 80040a0:	4602      	mov	r2, r0
 80040a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80040a6:	4611      	mov	r1, r2
 80040a8:	4618      	mov	r0, r3
 80040aa:	f7ff ff5f 	bl	8003f6c <__NVIC_SetPriority>
}
 80040ae:	bf00      	nop
 80040b0:	3718      	adds	r7, #24
 80040b2:	46bd      	mov	sp, r7
 80040b4:	bd80      	pop	{r7, pc}

080040b6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f2xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80040b6:	b580      	push	{r7, lr}
 80040b8:	b082      	sub	sp, #8
 80040ba:	af00      	add	r7, sp, #0
 80040bc:	4603      	mov	r3, r0
 80040be:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80040c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80040c4:	4618      	mov	r0, r3
 80040c6:	f7ff ff35 	bl	8003f34 <__NVIC_EnableIRQ>
}
 80040ca:	bf00      	nop
 80040cc:	3708      	adds	r7, #8
 80040ce:	46bd      	mov	sp, r7
 80040d0:	bd80      	pop	{r7, pc}

080040d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80040d2:	b580      	push	{r7, lr}
 80040d4:	b082      	sub	sp, #8
 80040d6:	af00      	add	r7, sp, #0
 80040d8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80040da:	6878      	ldr	r0, [r7, #4]
 80040dc:	f7ff ffa2 	bl	8004024 <SysTick_Config>
 80040e0:	4603      	mov	r3, r0
}
 80040e2:	4618      	mov	r0, r3
 80040e4:	3708      	adds	r7, #8
 80040e6:	46bd      	mov	sp, r7
 80040e8:	bd80      	pop	{r7, pc}
	...

080040ec <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80040ec:	b580      	push	{r7, lr}
 80040ee:	b086      	sub	sp, #24
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80040f4:	2300      	movs	r3, #0
 80040f6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80040f8:	f7fe fbbc 	bl	8002874 <HAL_GetTick>
 80040fc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	2b00      	cmp	r3, #0
 8004102:	d101      	bne.n	8004108 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004104:	2301      	movs	r3, #1
 8004106:	e099      	b.n	800423c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	2200      	movs	r2, #0
 800410c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	2202      	movs	r2, #2
 8004114:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	681a      	ldr	r2, [r3, #0]
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f022 0201 	bic.w	r2, r2, #1
 8004126:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004128:	e00f      	b.n	800414a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800412a:	f7fe fba3 	bl	8002874 <HAL_GetTick>
 800412e:	4602      	mov	r2, r0
 8004130:	693b      	ldr	r3, [r7, #16]
 8004132:	1ad3      	subs	r3, r2, r3
 8004134:	2b05      	cmp	r3, #5
 8004136:	d908      	bls.n	800414a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	2220      	movs	r2, #32
 800413c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	2203      	movs	r2, #3
 8004142:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8004146:	2303      	movs	r3, #3
 8004148:	e078      	b.n	800423c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	f003 0301 	and.w	r3, r3, #1
 8004154:	2b00      	cmp	r3, #0
 8004156:	d1e8      	bne.n	800412a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004160:	697a      	ldr	r2, [r7, #20]
 8004162:	4b38      	ldr	r3, [pc, #224]	; (8004244 <HAL_DMA_Init+0x158>)
 8004164:	4013      	ands	r3, r2
 8004166:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	685a      	ldr	r2, [r3, #4]
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	689b      	ldr	r3, [r3, #8]
 8004170:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004176:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	691b      	ldr	r3, [r3, #16]
 800417c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004182:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	699b      	ldr	r3, [r3, #24]
 8004188:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800418e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	6a1b      	ldr	r3, [r3, #32]
 8004194:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004196:	697a      	ldr	r2, [r7, #20]
 8004198:	4313      	orrs	r3, r2
 800419a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041a0:	2b04      	cmp	r3, #4
 80041a2:	d107      	bne.n	80041b4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041ac:	4313      	orrs	r3, r2
 80041ae:	697a      	ldr	r2, [r7, #20]
 80041b0:	4313      	orrs	r3, r2
 80041b2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	697a      	ldr	r2, [r7, #20]
 80041ba:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	695b      	ldr	r3, [r3, #20]
 80041c2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80041c4:	697b      	ldr	r3, [r7, #20]
 80041c6:	f023 0307 	bic.w	r3, r3, #7
 80041ca:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041d0:	697a      	ldr	r2, [r7, #20]
 80041d2:	4313      	orrs	r3, r2
 80041d4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041da:	2b04      	cmp	r3, #4
 80041dc:	d117      	bne.n	800420e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041e2:	697a      	ldr	r2, [r7, #20]
 80041e4:	4313      	orrs	r3, r2
 80041e6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d00e      	beq.n	800420e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80041f0:	6878      	ldr	r0, [r7, #4]
 80041f2:	f000 fbdd 	bl	80049b0 <DMA_CheckFifoParam>
 80041f6:	4603      	mov	r3, r0
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d008      	beq.n	800420e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	2240      	movs	r2, #64	; 0x40
 8004200:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	2201      	movs	r2, #1
 8004206:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800420a:	2301      	movs	r3, #1
 800420c:	e016      	b.n	800423c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	697a      	ldr	r2, [r7, #20]
 8004214:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004216:	6878      	ldr	r0, [r7, #4]
 8004218:	f000 fb96 	bl	8004948 <DMA_CalcBaseAndBitshift>
 800421c:	4603      	mov	r3, r0
 800421e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004224:	223f      	movs	r2, #63	; 0x3f
 8004226:	409a      	lsls	r2, r3
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	2200      	movs	r2, #0
 8004230:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	2201      	movs	r2, #1
 8004236:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800423a:	2300      	movs	r3, #0
}
 800423c:	4618      	mov	r0, r3
 800423e:	3718      	adds	r7, #24
 8004240:	46bd      	mov	sp, r7
 8004242:	bd80      	pop	{r7, pc}
 8004244:	f010803f 	.word	0xf010803f

08004248 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004248:	b580      	push	{r7, lr}
 800424a:	b086      	sub	sp, #24
 800424c:	af00      	add	r7, sp, #0
 800424e:	60f8      	str	r0, [r7, #12]
 8004250:	60b9      	str	r1, [r7, #8]
 8004252:	607a      	str	r2, [r7, #4]
 8004254:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004256:	2300      	movs	r3, #0
 8004258:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800425e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004266:	2b01      	cmp	r3, #1
 8004268:	d101      	bne.n	800426e <HAL_DMA_Start_IT+0x26>
 800426a:	2302      	movs	r3, #2
 800426c:	e040      	b.n	80042f0 <HAL_DMA_Start_IT+0xa8>
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	2201      	movs	r2, #1
 8004272:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800427c:	b2db      	uxtb	r3, r3
 800427e:	2b01      	cmp	r3, #1
 8004280:	d12f      	bne.n	80042e2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	2202      	movs	r2, #2
 8004286:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	2200      	movs	r2, #0
 800428e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004290:	683b      	ldr	r3, [r7, #0]
 8004292:	687a      	ldr	r2, [r7, #4]
 8004294:	68b9      	ldr	r1, [r7, #8]
 8004296:	68f8      	ldr	r0, [r7, #12]
 8004298:	f000 fb28 	bl	80048ec <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042a0:	223f      	movs	r2, #63	; 0x3f
 80042a2:	409a      	lsls	r2, r3
 80042a4:	693b      	ldr	r3, [r7, #16]
 80042a6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	681a      	ldr	r2, [r3, #0]
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	f042 0216 	orr.w	r2, r2, #22
 80042b6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d007      	beq.n	80042d0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	681a      	ldr	r2, [r3, #0]
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f042 0208 	orr.w	r2, r2, #8
 80042ce:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	681a      	ldr	r2, [r3, #0]
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	f042 0201 	orr.w	r2, r2, #1
 80042de:	601a      	str	r2, [r3, #0]
 80042e0:	e005      	b.n	80042ee <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	2200      	movs	r2, #0
 80042e6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80042ea:	2302      	movs	r3, #2
 80042ec:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80042ee:	7dfb      	ldrb	r3, [r7, #23]
}
 80042f0:	4618      	mov	r0, r3
 80042f2:	3718      	adds	r7, #24
 80042f4:	46bd      	mov	sp, r7
 80042f6:	bd80      	pop	{r7, pc}

080042f8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80042f8:	b580      	push	{r7, lr}
 80042fa:	b084      	sub	sp, #16
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004304:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004306:	f7fe fab5 	bl	8002874 <HAL_GetTick>
 800430a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004312:	b2db      	uxtb	r3, r3
 8004314:	2b02      	cmp	r3, #2
 8004316:	d008      	beq.n	800432a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	2280      	movs	r2, #128	; 0x80
 800431c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	2200      	movs	r2, #0
 8004322:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8004326:	2301      	movs	r3, #1
 8004328:	e052      	b.n	80043d0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	681a      	ldr	r2, [r3, #0]
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	f022 0216 	bic.w	r2, r2, #22
 8004338:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	695a      	ldr	r2, [r3, #20]
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004348:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800434e:	2b00      	cmp	r3, #0
 8004350:	d103      	bne.n	800435a <HAL_DMA_Abort+0x62>
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004356:	2b00      	cmp	r3, #0
 8004358:	d007      	beq.n	800436a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	681a      	ldr	r2, [r3, #0]
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	f022 0208 	bic.w	r2, r2, #8
 8004368:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	681a      	ldr	r2, [r3, #0]
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	f022 0201 	bic.w	r2, r2, #1
 8004378:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800437a:	e013      	b.n	80043a4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800437c:	f7fe fa7a 	bl	8002874 <HAL_GetTick>
 8004380:	4602      	mov	r2, r0
 8004382:	68bb      	ldr	r3, [r7, #8]
 8004384:	1ad3      	subs	r3, r2, r3
 8004386:	2b05      	cmp	r3, #5
 8004388:	d90c      	bls.n	80043a4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	2220      	movs	r2, #32
 800438e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	2200      	movs	r2, #0
 8004394:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	2203      	movs	r2, #3
 800439c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 80043a0:	2303      	movs	r3, #3
 80043a2:	e015      	b.n	80043d0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	f003 0301 	and.w	r3, r3, #1
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d1e4      	bne.n	800437c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043b6:	223f      	movs	r2, #63	; 0x3f
 80043b8:	409a      	lsls	r2, r3
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	2200      	movs	r2, #0
 80043c2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	2201      	movs	r2, #1
 80043ca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 80043ce:	2300      	movs	r3, #0
}
 80043d0:	4618      	mov	r0, r3
 80043d2:	3710      	adds	r7, #16
 80043d4:	46bd      	mov	sp, r7
 80043d6:	bd80      	pop	{r7, pc}

080043d8 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80043d8:	b480      	push	{r7}
 80043da:	b083      	sub	sp, #12
 80043dc:	af00      	add	r7, sp, #0
 80043de:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80043e6:	b2db      	uxtb	r3, r3
 80043e8:	2b02      	cmp	r3, #2
 80043ea:	d004      	beq.n	80043f6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	2280      	movs	r2, #128	; 0x80
 80043f0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80043f2:	2301      	movs	r3, #1
 80043f4:	e00c      	b.n	8004410 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	2205      	movs	r2, #5
 80043fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	681a      	ldr	r2, [r3, #0]
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	f022 0201 	bic.w	r2, r2, #1
 800440c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800440e:	2300      	movs	r3, #0
}
 8004410:	4618      	mov	r0, r3
 8004412:	370c      	adds	r7, #12
 8004414:	46bd      	mov	sp, r7
 8004416:	bc80      	pop	{r7}
 8004418:	4770      	bx	lr

0800441a <HAL_DMA_PollForTransfer>:
  * @note   The HAL_DMA_PollForTransfer API cannot be used in circular and double buffering mode (automatic circular mode). 
  * @param  Timeout       Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_PollForTransfer(DMA_HandleTypeDef *hdma, HAL_DMA_LevelCompleteTypeDef CompleteLevel, uint32_t Timeout)
{
 800441a:	b580      	push	{r7, lr}
 800441c:	b08a      	sub	sp, #40	; 0x28
 800441e:	af00      	add	r7, sp, #0
 8004420:	60f8      	str	r0, [r7, #12]
 8004422:	460b      	mov	r3, r1
 8004424:	607a      	str	r2, [r7, #4]
 8004426:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK; 
 8004428:	2300      	movs	r3, #0
 800442a:	77fb      	strb	r3, [r7, #31]
  uint32_t mask_cpltlevel;
  uint32_t tickstart = HAL_GetTick(); 
 800442c:	f7fe fa22 	bl	8002874 <HAL_GetTick>
 8004430:	61b8      	str	r0, [r7, #24]
  uint32_t tmpisr;
  
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs;

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004438:	b2db      	uxtb	r3, r3
 800443a:	2b02      	cmp	r3, #2
 800443c:	d008      	beq.n	8004450 <HAL_DMA_PollForTransfer+0x36>
  {
    /* No transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	2280      	movs	r2, #128	; 0x80
 8004442:	655a      	str	r2, [r3, #84]	; 0x54
    __HAL_UNLOCK(hdma);
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	2200      	movs	r2, #0
 8004448:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800444c:	2301      	movs	r3, #1
 800444e:	e0bf      	b.n	80045d0 <HAL_DMA_PollForTransfer+0x1b6>
  }

  /* Polling mode not supported in circular mode and double buffering mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != RESET)
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800445a:	2b00      	cmp	r3, #0
 800445c:	d005      	beq.n	800446a <HAL_DMA_PollForTransfer+0x50>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004464:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8004466:	2301      	movs	r3, #1
 8004468:	e0b2      	b.n	80045d0 <HAL_DMA_PollForTransfer+0x1b6>
  }
  
  /* Get the level transfer complete flag */
  if(CompleteLevel == HAL_DMA_FULL_TRANSFER)
 800446a:	7afb      	ldrb	r3, [r7, #11]
 800446c:	2b00      	cmp	r3, #0
 800446e:	d106      	bne.n	800447e <HAL_DMA_PollForTransfer+0x64>
  {
    /* Transfer Complete flag */
    mask_cpltlevel = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004474:	2220      	movs	r2, #32
 8004476:	fa02 f303 	lsl.w	r3, r2, r3
 800447a:	627b      	str	r3, [r7, #36]	; 0x24
 800447c:	e005      	b.n	800448a <HAL_DMA_PollForTransfer+0x70>
  }
  else
  {
    /* Half Transfer Complete flag */
    mask_cpltlevel = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004482:	2210      	movs	r2, #16
 8004484:	fa02 f303 	lsl.w	r3, r2, r3
 8004488:	627b      	str	r3, [r7, #36]	; 0x24
  }
  
  regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800448e:	617b      	str	r3, [r7, #20]
  tmpisr = regs->ISR;
 8004490:	697b      	ldr	r3, [r7, #20]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	623b      	str	r3, [r7, #32]
  
  while(((tmpisr & mask_cpltlevel) == RESET) && ((hdma->ErrorCode & HAL_DMA_ERROR_TE) == RESET))
 8004496:	e05a      	b.n	800454e <HAL_DMA_PollForTransfer+0x134>
  {
    /* Check for the Timeout (Not applicable in circular mode)*/
    if(Timeout != HAL_MAX_DELAY)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800449e:	d017      	beq.n	80044d0 <HAL_DMA_PollForTransfer+0xb6>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d007      	beq.n	80044b6 <HAL_DMA_PollForTransfer+0x9c>
 80044a6:	f7fe f9e5 	bl	8002874 <HAL_GetTick>
 80044aa:	4602      	mov	r2, r0
 80044ac:	69bb      	ldr	r3, [r7, #24]
 80044ae:	1ad3      	subs	r3, r2, r3
 80044b0:	687a      	ldr	r2, [r7, #4]
 80044b2:	429a      	cmp	r2, r3
 80044b4:	d20c      	bcs.n	80044d0 <HAL_DMA_PollForTransfer+0xb6>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	2220      	movs	r2, #32
 80044ba:	655a      	str	r2, [r3, #84]	; 0x54

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	2200      	movs	r2, #0
 80044c0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	2201      	movs	r2, #1
 80044c8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 80044cc:	2303      	movs	r3, #3
 80044ce:	e07f      	b.n	80045d0 <HAL_DMA_PollForTransfer+0x1b6>
      }
    }

    /* Get the ISR register value */
    tmpisr = regs->ISR;
 80044d0:	697b      	ldr	r3, [r7, #20]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	623b      	str	r3, [r7, #32]

    if((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80044da:	2208      	movs	r2, #8
 80044dc:	409a      	lsls	r2, r3
 80044de:	6a3b      	ldr	r3, [r7, #32]
 80044e0:	4013      	ands	r3, r2
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d00b      	beq.n	80044fe <HAL_DMA_PollForTransfer+0xe4>
    {
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044ea:	f043 0201 	orr.w	r2, r3, #1
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80044f6:	2208      	movs	r2, #8
 80044f8:	409a      	lsls	r2, r3
 80044fa:	697b      	ldr	r3, [r7, #20]
 80044fc:	609a      	str	r2, [r3, #8]
    }
    
    if((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004502:	2201      	movs	r2, #1
 8004504:	409a      	lsls	r2, r3
 8004506:	6a3b      	ldr	r3, [r7, #32]
 8004508:	4013      	ands	r3, r2
 800450a:	2b00      	cmp	r3, #0
 800450c:	d00b      	beq.n	8004526 <HAL_DMA_PollForTransfer+0x10c>
    {
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004512:	f043 0202 	orr.w	r2, r3, #2
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800451e:	2201      	movs	r2, #1
 8004520:	409a      	lsls	r2, r3
 8004522:	697b      	ldr	r3, [r7, #20]
 8004524:	609a      	str	r2, [r3, #8]
    }
    
    if((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800452a:	2204      	movs	r2, #4
 800452c:	409a      	lsls	r2, r3
 800452e:	6a3b      	ldr	r3, [r7, #32]
 8004530:	4013      	ands	r3, r2
 8004532:	2b00      	cmp	r3, #0
 8004534:	d00b      	beq.n	800454e <HAL_DMA_PollForTransfer+0x134>
    {
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800453a:	f043 0204 	orr.w	r2, r3, #4
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Clear the Direct Mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004546:	2204      	movs	r2, #4
 8004548:	409a      	lsls	r2, r3
 800454a:	697b      	ldr	r3, [r7, #20]
 800454c:	609a      	str	r2, [r3, #8]
  while(((tmpisr & mask_cpltlevel) == RESET) && ((hdma->ErrorCode & HAL_DMA_ERROR_TE) == RESET))
 800454e:	6a3a      	ldr	r2, [r7, #32]
 8004550:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004552:	4013      	ands	r3, r2
 8004554:	2b00      	cmp	r3, #0
 8004556:	d105      	bne.n	8004564 <HAL_DMA_PollForTransfer+0x14a>
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800455c:	f003 0301 	and.w	r3, r3, #1
 8004560:	2b00      	cmp	r3, #0
 8004562:	d099      	beq.n	8004498 <HAL_DMA_PollForTransfer+0x7e>
    }
  }
  
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004568:	2b00      	cmp	r3, #0
 800456a:	d018      	beq.n	800459e <HAL_DMA_PollForTransfer+0x184>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004570:	f003 0301 	and.w	r3, r3, #1
 8004574:	2b00      	cmp	r3, #0
 8004576:	d012      	beq.n	800459e <HAL_DMA_PollForTransfer+0x184>
    {
      HAL_DMA_Abort(hdma);
 8004578:	68f8      	ldr	r0, [r7, #12]
 800457a:	f7ff febd 	bl	80042f8 <HAL_DMA_Abort>
    
      /* Clear the half transfer and transfer complete flags */
      regs->IFCR = (DMA_FLAG_HTIF0_4 | DMA_FLAG_TCIF0_4) << hdma->StreamIndex;
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004582:	2230      	movs	r2, #48	; 0x30
 8004584:	409a      	lsls	r2, r3
 8004586:	697b      	ldr	r3, [r7, #20]
 8004588:	609a      	str	r2, [r3, #8]
    
      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	2200      	movs	r2, #0
 800458e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State= HAL_DMA_STATE_READY;
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	2201      	movs	r2, #1
 8004596:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      return HAL_ERROR;
 800459a:	2301      	movs	r3, #1
 800459c:	e018      	b.n	80045d0 <HAL_DMA_PollForTransfer+0x1b6>
   }
  }
  
  /* Get the level transfer complete flag */
  if(CompleteLevel == HAL_DMA_FULL_TRANSFER)
 800459e:	7afb      	ldrb	r3, [r7, #11]
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d10e      	bne.n	80045c2 <HAL_DMA_PollForTransfer+0x1a8>
  {
    /* Clear the half transfer and transfer complete flags */
    regs->IFCR = (DMA_FLAG_HTIF0_4 | DMA_FLAG_TCIF0_4) << hdma->StreamIndex;
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80045a8:	2230      	movs	r2, #48	; 0x30
 80045aa:	409a      	lsls	r2, r3
 80045ac:	697b      	ldr	r3, [r7, #20]
 80045ae:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	2200      	movs	r2, #0
 80045b4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    hdma->State = HAL_DMA_STATE_READY;
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	2201      	movs	r2, #1
 80045bc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 80045c0:	e005      	b.n	80045ce <HAL_DMA_PollForTransfer+0x1b4>
  }
  else
  {
    /* Clear the half transfer and transfer complete flags */
    regs->IFCR = (DMA_FLAG_HTIF0_4) << hdma->StreamIndex;
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80045c6:	2210      	movs	r2, #16
 80045c8:	409a      	lsls	r2, r3
 80045ca:	697b      	ldr	r3, [r7, #20]
 80045cc:	609a      	str	r2, [r3, #8]
  }
  
  return status;
 80045ce:	7ffb      	ldrb	r3, [r7, #31]
}
 80045d0:	4618      	mov	r0, r3
 80045d2:	3728      	adds	r7, #40	; 0x28
 80045d4:	46bd      	mov	sp, r7
 80045d6:	bd80      	pop	{r7, pc}

080045d8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80045d8:	b580      	push	{r7, lr}
 80045da:	b086      	sub	sp, #24
 80045dc:	af00      	add	r7, sp, #0
 80045de:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80045e0:	2300      	movs	r3, #0
 80045e2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80045e4:	4b92      	ldr	r3, [pc, #584]	; (8004830 <HAL_DMA_IRQHandler+0x258>)
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	4a92      	ldr	r2, [pc, #584]	; (8004834 <HAL_DMA_IRQHandler+0x25c>)
 80045ea:	fba2 2303 	umull	r2, r3, r2, r3
 80045ee:	0a9b      	lsrs	r3, r3, #10
 80045f0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045f6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80045f8:	693b      	ldr	r3, [r7, #16]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004602:	2208      	movs	r2, #8
 8004604:	409a      	lsls	r2, r3
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	4013      	ands	r3, r2
 800460a:	2b00      	cmp	r3, #0
 800460c:	d01a      	beq.n	8004644 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	f003 0304 	and.w	r3, r3, #4
 8004618:	2b00      	cmp	r3, #0
 800461a:	d013      	beq.n	8004644 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	681a      	ldr	r2, [r3, #0]
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f022 0204 	bic.w	r2, r2, #4
 800462a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004630:	2208      	movs	r2, #8
 8004632:	409a      	lsls	r2, r3
 8004634:	693b      	ldr	r3, [r7, #16]
 8004636:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800463c:	f043 0201 	orr.w	r2, r3, #1
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004648:	2201      	movs	r2, #1
 800464a:	409a      	lsls	r2, r3
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	4013      	ands	r3, r2
 8004650:	2b00      	cmp	r3, #0
 8004652:	d012      	beq.n	800467a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	695b      	ldr	r3, [r3, #20]
 800465a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800465e:	2b00      	cmp	r3, #0
 8004660:	d00b      	beq.n	800467a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004666:	2201      	movs	r2, #1
 8004668:	409a      	lsls	r2, r3
 800466a:	693b      	ldr	r3, [r7, #16]
 800466c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004672:	f043 0202 	orr.w	r2, r3, #2
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800467e:	2204      	movs	r2, #4
 8004680:	409a      	lsls	r2, r3
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	4013      	ands	r3, r2
 8004686:	2b00      	cmp	r3, #0
 8004688:	d012      	beq.n	80046b0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	f003 0302 	and.w	r3, r3, #2
 8004694:	2b00      	cmp	r3, #0
 8004696:	d00b      	beq.n	80046b0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800469c:	2204      	movs	r2, #4
 800469e:	409a      	lsls	r2, r3
 80046a0:	693b      	ldr	r3, [r7, #16]
 80046a2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046a8:	f043 0204 	orr.w	r2, r3, #4
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80046b4:	2210      	movs	r2, #16
 80046b6:	409a      	lsls	r2, r3
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	4013      	ands	r3, r2
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d043      	beq.n	8004748 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	f003 0308 	and.w	r3, r3, #8
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d03c      	beq.n	8004748 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80046d2:	2210      	movs	r2, #16
 80046d4:	409a      	lsls	r2, r3
 80046d6:	693b      	ldr	r3, [r7, #16]
 80046d8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d018      	beq.n	800471a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d108      	bne.n	8004708 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d024      	beq.n	8004748 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004702:	6878      	ldr	r0, [r7, #4]
 8004704:	4798      	blx	r3
 8004706:	e01f      	b.n	8004748 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800470c:	2b00      	cmp	r3, #0
 800470e:	d01b      	beq.n	8004748 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004714:	6878      	ldr	r0, [r7, #4]
 8004716:	4798      	blx	r3
 8004718:	e016      	b.n	8004748 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004724:	2b00      	cmp	r3, #0
 8004726:	d107      	bne.n	8004738 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	681a      	ldr	r2, [r3, #0]
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	f022 0208 	bic.w	r2, r2, #8
 8004736:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800473c:	2b00      	cmp	r3, #0
 800473e:	d003      	beq.n	8004748 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004744:	6878      	ldr	r0, [r7, #4]
 8004746:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800474c:	2220      	movs	r2, #32
 800474e:	409a      	lsls	r2, r3
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	4013      	ands	r3, r2
 8004754:	2b00      	cmp	r3, #0
 8004756:	f000 808e 	beq.w	8004876 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	f003 0310 	and.w	r3, r3, #16
 8004764:	2b00      	cmp	r3, #0
 8004766:	f000 8086 	beq.w	8004876 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800476e:	2220      	movs	r2, #32
 8004770:	409a      	lsls	r2, r3
 8004772:	693b      	ldr	r3, [r7, #16]
 8004774:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800477c:	b2db      	uxtb	r3, r3
 800477e:	2b05      	cmp	r3, #5
 8004780:	d136      	bne.n	80047f0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	681a      	ldr	r2, [r3, #0]
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f022 0216 	bic.w	r2, r2, #22
 8004790:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	695a      	ldr	r2, [r3, #20]
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80047a0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d103      	bne.n	80047b2 <HAL_DMA_IRQHandler+0x1da>
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d007      	beq.n	80047c2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	681a      	ldr	r2, [r3, #0]
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	f022 0208 	bic.w	r2, r2, #8
 80047c0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80047c6:	223f      	movs	r2, #63	; 0x3f
 80047c8:	409a      	lsls	r2, r3
 80047ca:	693b      	ldr	r3, [r7, #16]
 80047cc:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	2200      	movs	r2, #0
 80047d2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	2201      	movs	r2, #1
 80047da:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d07d      	beq.n	80048e2 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80047ea:	6878      	ldr	r0, [r7, #4]
 80047ec:	4798      	blx	r3
        }
        return;
 80047ee:	e078      	b.n	80048e2 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d01c      	beq.n	8004838 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004808:	2b00      	cmp	r3, #0
 800480a:	d108      	bne.n	800481e <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004810:	2b00      	cmp	r3, #0
 8004812:	d030      	beq.n	8004876 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004818:	6878      	ldr	r0, [r7, #4]
 800481a:	4798      	blx	r3
 800481c:	e02b      	b.n	8004876 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004822:	2b00      	cmp	r3, #0
 8004824:	d027      	beq.n	8004876 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800482a:	6878      	ldr	r0, [r7, #4]
 800482c:	4798      	blx	r3
 800482e:	e022      	b.n	8004876 <HAL_DMA_IRQHandler+0x29e>
 8004830:	20000004 	.word	0x20000004
 8004834:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004842:	2b00      	cmp	r3, #0
 8004844:	d10f      	bne.n	8004866 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	681a      	ldr	r2, [r3, #0]
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	f022 0210 	bic.w	r2, r2, #16
 8004854:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	2200      	movs	r2, #0
 800485a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	2201      	movs	r2, #1
 8004862:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800486a:	2b00      	cmp	r3, #0
 800486c:	d003      	beq.n	8004876 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004872:	6878      	ldr	r0, [r7, #4]
 8004874:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800487a:	2b00      	cmp	r3, #0
 800487c:	d032      	beq.n	80048e4 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004882:	f003 0301 	and.w	r3, r3, #1
 8004886:	2b00      	cmp	r3, #0
 8004888:	d022      	beq.n	80048d0 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	2205      	movs	r2, #5
 800488e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	681a      	ldr	r2, [r3, #0]
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	f022 0201 	bic.w	r2, r2, #1
 80048a0:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80048a2:	68bb      	ldr	r3, [r7, #8]
 80048a4:	3301      	adds	r3, #1
 80048a6:	60bb      	str	r3, [r7, #8]
 80048a8:	697a      	ldr	r2, [r7, #20]
 80048aa:	429a      	cmp	r2, r3
 80048ac:	d307      	bcc.n	80048be <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	f003 0301 	and.w	r3, r3, #1
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d1f2      	bne.n	80048a2 <HAL_DMA_IRQHandler+0x2ca>
 80048bc:	e000      	b.n	80048c0 <HAL_DMA_IRQHandler+0x2e8>
          break;
 80048be:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	2200      	movs	r2, #0
 80048c4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	2201      	movs	r2, #1
 80048cc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d005      	beq.n	80048e4 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80048dc:	6878      	ldr	r0, [r7, #4]
 80048de:	4798      	blx	r3
 80048e0:	e000      	b.n	80048e4 <HAL_DMA_IRQHandler+0x30c>
        return;
 80048e2:	bf00      	nop
    }
  }
}
 80048e4:	3718      	adds	r7, #24
 80048e6:	46bd      	mov	sp, r7
 80048e8:	bd80      	pop	{r7, pc}
 80048ea:	bf00      	nop

080048ec <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80048ec:	b480      	push	{r7}
 80048ee:	b085      	sub	sp, #20
 80048f0:	af00      	add	r7, sp, #0
 80048f2:	60f8      	str	r0, [r7, #12]
 80048f4:	60b9      	str	r1, [r7, #8]
 80048f6:	607a      	str	r2, [r7, #4]
 80048f8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	681a      	ldr	r2, [r3, #0]
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004908:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	683a      	ldr	r2, [r7, #0]
 8004910:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	689b      	ldr	r3, [r3, #8]
 8004916:	2b40      	cmp	r3, #64	; 0x40
 8004918:	d108      	bne.n	800492c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	687a      	ldr	r2, [r7, #4]
 8004920:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	68ba      	ldr	r2, [r7, #8]
 8004928:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800492a:	e007      	b.n	800493c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	68ba      	ldr	r2, [r7, #8]
 8004932:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	687a      	ldr	r2, [r7, #4]
 800493a:	60da      	str	r2, [r3, #12]
}
 800493c:	bf00      	nop
 800493e:	3714      	adds	r7, #20
 8004940:	46bd      	mov	sp, r7
 8004942:	bc80      	pop	{r7}
 8004944:	4770      	bx	lr
	...

08004948 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004948:	b480      	push	{r7}
 800494a:	b085      	sub	sp, #20
 800494c:	af00      	add	r7, sp, #0
 800494e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	b2db      	uxtb	r3, r3
 8004956:	3b10      	subs	r3, #16
 8004958:	4a13      	ldr	r2, [pc, #76]	; (80049a8 <DMA_CalcBaseAndBitshift+0x60>)
 800495a:	fba2 2303 	umull	r2, r3, r2, r3
 800495e:	091b      	lsrs	r3, r3, #4
 8004960:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004962:	4a12      	ldr	r2, [pc, #72]	; (80049ac <DMA_CalcBaseAndBitshift+0x64>)
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	4413      	add	r3, r2
 8004968:	781b      	ldrb	r3, [r3, #0]
 800496a:	461a      	mov	r2, r3
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	2b03      	cmp	r3, #3
 8004974:	d909      	bls.n	800498a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800497e:	f023 0303 	bic.w	r3, r3, #3
 8004982:	1d1a      	adds	r2, r3, #4
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	659a      	str	r2, [r3, #88]	; 0x58
 8004988:	e007      	b.n	800499a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004992:	f023 0303 	bic.w	r3, r3, #3
 8004996:	687a      	ldr	r2, [r7, #4]
 8004998:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800499e:	4618      	mov	r0, r3
 80049a0:	3714      	adds	r7, #20
 80049a2:	46bd      	mov	sp, r7
 80049a4:	bc80      	pop	{r7}
 80049a6:	4770      	bx	lr
 80049a8:	aaaaaaab 	.word	0xaaaaaaab
 80049ac:	080179cc 	.word	0x080179cc

080049b0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80049b0:	b480      	push	{r7}
 80049b2:	b085      	sub	sp, #20
 80049b4:	af00      	add	r7, sp, #0
 80049b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80049b8:	2300      	movs	r3, #0
 80049ba:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049c0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	699b      	ldr	r3, [r3, #24]
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d11f      	bne.n	8004a0a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80049ca:	68bb      	ldr	r3, [r7, #8]
 80049cc:	2b03      	cmp	r3, #3
 80049ce:	d855      	bhi.n	8004a7c <DMA_CheckFifoParam+0xcc>
 80049d0:	a201      	add	r2, pc, #4	; (adr r2, 80049d8 <DMA_CheckFifoParam+0x28>)
 80049d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049d6:	bf00      	nop
 80049d8:	080049e9 	.word	0x080049e9
 80049dc:	080049fb 	.word	0x080049fb
 80049e0:	080049e9 	.word	0x080049e9
 80049e4:	08004a7d 	.word	0x08004a7d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049ec:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d045      	beq.n	8004a80 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 80049f4:	2301      	movs	r3, #1
 80049f6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80049f8:	e042      	b.n	8004a80 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049fe:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004a02:	d13f      	bne.n	8004a84 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8004a04:	2301      	movs	r3, #1
 8004a06:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004a08:	e03c      	b.n	8004a84 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	699b      	ldr	r3, [r3, #24]
 8004a0e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004a12:	d121      	bne.n	8004a58 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004a14:	68bb      	ldr	r3, [r7, #8]
 8004a16:	2b03      	cmp	r3, #3
 8004a18:	d836      	bhi.n	8004a88 <DMA_CheckFifoParam+0xd8>
 8004a1a:	a201      	add	r2, pc, #4	; (adr r2, 8004a20 <DMA_CheckFifoParam+0x70>)
 8004a1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a20:	08004a31 	.word	0x08004a31
 8004a24:	08004a37 	.word	0x08004a37
 8004a28:	08004a31 	.word	0x08004a31
 8004a2c:	08004a49 	.word	0x08004a49
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004a30:	2301      	movs	r3, #1
 8004a32:	73fb      	strb	r3, [r7, #15]
      break;
 8004a34:	e02f      	b.n	8004a96 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a3a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d024      	beq.n	8004a8c <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8004a42:	2301      	movs	r3, #1
 8004a44:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004a46:	e021      	b.n	8004a8c <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a4c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004a50:	d11e      	bne.n	8004a90 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8004a52:	2301      	movs	r3, #1
 8004a54:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004a56:	e01b      	b.n	8004a90 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004a58:	68bb      	ldr	r3, [r7, #8]
 8004a5a:	2b02      	cmp	r3, #2
 8004a5c:	d902      	bls.n	8004a64 <DMA_CheckFifoParam+0xb4>
 8004a5e:	2b03      	cmp	r3, #3
 8004a60:	d003      	beq.n	8004a6a <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004a62:	e018      	b.n	8004a96 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8004a64:	2301      	movs	r3, #1
 8004a66:	73fb      	strb	r3, [r7, #15]
      break;
 8004a68:	e015      	b.n	8004a96 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a6e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d00e      	beq.n	8004a94 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8004a76:	2301      	movs	r3, #1
 8004a78:	73fb      	strb	r3, [r7, #15]
      break;
 8004a7a:	e00b      	b.n	8004a94 <DMA_CheckFifoParam+0xe4>
      break;
 8004a7c:	bf00      	nop
 8004a7e:	e00a      	b.n	8004a96 <DMA_CheckFifoParam+0xe6>
      break;
 8004a80:	bf00      	nop
 8004a82:	e008      	b.n	8004a96 <DMA_CheckFifoParam+0xe6>
      break;
 8004a84:	bf00      	nop
 8004a86:	e006      	b.n	8004a96 <DMA_CheckFifoParam+0xe6>
      break;
 8004a88:	bf00      	nop
 8004a8a:	e004      	b.n	8004a96 <DMA_CheckFifoParam+0xe6>
      break;
 8004a8c:	bf00      	nop
 8004a8e:	e002      	b.n	8004a96 <DMA_CheckFifoParam+0xe6>
      break;   
 8004a90:	bf00      	nop
 8004a92:	e000      	b.n	8004a96 <DMA_CheckFifoParam+0xe6>
      break;
 8004a94:	bf00      	nop
    }
  } 
  
  return status; 
 8004a96:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a98:	4618      	mov	r0, r3
 8004a9a:	3714      	adds	r7, #20
 8004a9c:	46bd      	mov	sp, r7
 8004a9e:	bc80      	pop	{r7}
 8004aa0:	4770      	bx	lr
 8004aa2:	bf00      	nop

08004aa4 <HAL_ETH_Init>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8004aa4:	b580      	push	{r7, lr}
 8004aa6:	b088      	sub	sp, #32
 8004aa8:	af00      	add	r7, sp, #0
 8004aaa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0U, phyreg = 0U;
 8004aac:	2300      	movs	r3, #0
 8004aae:	61fb      	str	r3, [r7, #28]
 8004ab0:	2300      	movs	r3, #0
 8004ab2:	60fb      	str	r3, [r7, #12]
  uint32_t hclk = 60000000U;
 8004ab4:	4ba3      	ldr	r3, [pc, #652]	; (8004d44 <HAL_ETH_Init+0x2a0>)
 8004ab6:	61bb      	str	r3, [r7, #24]
  uint32_t tickstart = 0U;
 8004ab8:	2300      	movs	r3, #0
 8004aba:	617b      	str	r3, [r7, #20]
  uint32_t err = ETH_SUCCESS;
 8004abc:	2300      	movs	r3, #0
 8004abe:	613b      	str	r3, [r7, #16]

  /* Check the ETH peripheral state */
  if (heth == NULL)
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d101      	bne.n	8004aca <HAL_ETH_Init+0x26>
  {
    return HAL_ERROR;
 8004ac6:	2301      	movs	r3, #1
 8004ac8:	e175      	b.n	8004db6 <HAL_ETH_Init+0x312>
  assert_param(IS_ETH_AUTONEGOTIATION(heth->Init.AutoNegotiation));
  assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
  assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
  assert_param(IS_ETH_MEDIA_INTERFACE(heth->Init.MediaInterface));

  if (heth->State == HAL_ETH_STATE_RESET)
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004ad0:	b2db      	uxtb	r3, r3
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d106      	bne.n	8004ae4 <HAL_ETH_Init+0x40>
  {
    /* Allocate lock resource and initialize it */
    heth->Lock = HAL_UNLOCKED;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	2200      	movs	r2, #0
 8004ada:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    heth->MspInitCallback(heth);

#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8004ade:	6878      	ldr	r0, [r7, #4]
 8004ae0:	f008 fa5e 	bl	800cfa0 <HAL_ETH_MspInit>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* Enable SYSCFG Clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004ae4:	2300      	movs	r3, #0
 8004ae6:	60bb      	str	r3, [r7, #8]
 8004ae8:	4b97      	ldr	r3, [pc, #604]	; (8004d48 <HAL_ETH_Init+0x2a4>)
 8004aea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004aec:	4a96      	ldr	r2, [pc, #600]	; (8004d48 <HAL_ETH_Init+0x2a4>)
 8004aee:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004af2:	6453      	str	r3, [r2, #68]	; 0x44
 8004af4:	4b94      	ldr	r3, [pc, #592]	; (8004d48 <HAL_ETH_Init+0x2a4>)
 8004af6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004af8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004afc:	60bb      	str	r3, [r7, #8]
 8004afe:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8004b00:	4b92      	ldr	r3, [pc, #584]	; (8004d4c <HAL_ETH_Init+0x2a8>)
 8004b02:	685b      	ldr	r3, [r3, #4]
 8004b04:	4a91      	ldr	r2, [pc, #580]	; (8004d4c <HAL_ETH_Init+0x2a8>)
 8004b06:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8004b0a:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8004b0c:	4b8f      	ldr	r3, [pc, #572]	; (8004d4c <HAL_ETH_Init+0x2a8>)
 8004b0e:	685a      	ldr	r2, [r3, #4]
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	6a1b      	ldr	r3, [r3, #32]
 8004b14:	498d      	ldr	r1, [pc, #564]	; (8004d4c <HAL_ETH_Init+0x2a8>)
 8004b16:	4313      	orrs	r3, r2
 8004b18:	604b      	str	r3, [r1, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004b22:	681a      	ldr	r2, [r3, #0]
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	f042 0201 	orr.w	r2, r2, #1
 8004b2c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004b30:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004b32:	f7fd fe9f 	bl	8002874 <HAL_GetTick>
 8004b36:	6178      	str	r0, [r7, #20]

  /* Wait for software reset */
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 8004b38:	e011      	b.n	8004b5e <HAL_ETH_Init+0xba>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > ETH_TIMEOUT_SWRESET)
 8004b3a:	f7fd fe9b 	bl	8002874 <HAL_GetTick>
 8004b3e:	4602      	mov	r2, r0
 8004b40:	697b      	ldr	r3, [r7, #20]
 8004b42:	1ad3      	subs	r3, r2, r3
 8004b44:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8004b48:	d909      	bls.n	8004b5e <HAL_ETH_Init+0xba>
    {
      heth->State = HAL_ETH_STATE_TIMEOUT;
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	2203      	movs	r2, #3
 8004b4e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	2200      	movs	r2, #0
 8004b56:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

      /* Note: The SWR is not performed if the ETH_RX_CLK or the ETH_TX_CLK are
         not available, please check your external PHY or the IO configuration */
      return HAL_TIMEOUT;
 8004b5a:	2303      	movs	r3, #3
 8004b5c:	e12b      	b.n	8004db6 <HAL_ETH_Init+0x312>
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	f003 0301 	and.w	r3, r3, #1
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d1e4      	bne.n	8004b3a <HAL_ETH_Init+0x96>
    }
  }

  /*-------------------------------- MAC Initialization ----------------------*/
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = (heth->Instance)->MACMIIAR;
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	691b      	ldr	r3, [r3, #16]
 8004b76:	61fb      	str	r3, [r7, #28]
  /* Clear CSR Clock Range CR[2:0] bits */
  tmpreg1 &= ETH_MACMIIAR_CR_MASK;
 8004b78:	69fb      	ldr	r3, [r7, #28]
 8004b7a:	f023 031c 	bic.w	r3, r3, #28
 8004b7e:	61fb      	str	r3, [r7, #28]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8004b80:	f003 fae6 	bl	8008150 <HAL_RCC_GetHCLKFreq>
 8004b84:	61b8      	str	r0, [r7, #24]

  /* Set CR bits depending on hclk value */
  if ((hclk >= 20000000U) && (hclk < 35000000U))
 8004b86:	69bb      	ldr	r3, [r7, #24]
 8004b88:	4a71      	ldr	r2, [pc, #452]	; (8004d50 <HAL_ETH_Init+0x2ac>)
 8004b8a:	4293      	cmp	r3, r2
 8004b8c:	d908      	bls.n	8004ba0 <HAL_ETH_Init+0xfc>
 8004b8e:	69bb      	ldr	r3, [r7, #24]
 8004b90:	4a70      	ldr	r2, [pc, #448]	; (8004d54 <HAL_ETH_Init+0x2b0>)
 8004b92:	4293      	cmp	r3, r2
 8004b94:	d804      	bhi.n	8004ba0 <HAL_ETH_Init+0xfc>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 8004b96:	69fb      	ldr	r3, [r7, #28]
 8004b98:	f043 0308 	orr.w	r3, r3, #8
 8004b9c:	61fb      	str	r3, [r7, #28]
 8004b9e:	e01a      	b.n	8004bd6 <HAL_ETH_Init+0x132>
  }
  else if ((hclk >= 35000000U) && (hclk < 60000000U))
 8004ba0:	69bb      	ldr	r3, [r7, #24]
 8004ba2:	4a6c      	ldr	r2, [pc, #432]	; (8004d54 <HAL_ETH_Init+0x2b0>)
 8004ba4:	4293      	cmp	r3, r2
 8004ba6:	d908      	bls.n	8004bba <HAL_ETH_Init+0x116>
 8004ba8:	69bb      	ldr	r3, [r7, #24]
 8004baa:	4a6b      	ldr	r2, [pc, #428]	; (8004d58 <HAL_ETH_Init+0x2b4>)
 8004bac:	4293      	cmp	r3, r2
 8004bae:	d804      	bhi.n	8004bba <HAL_ETH_Init+0x116>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 8004bb0:	69fb      	ldr	r3, [r7, #28]
 8004bb2:	f043 030c 	orr.w	r3, r3, #12
 8004bb6:	61fb      	str	r3, [r7, #28]
 8004bb8:	e00d      	b.n	8004bd6 <HAL_ETH_Init+0x132>
  }
  else if ((hclk >= 60000000U) && (hclk < 100000000U))
 8004bba:	69bb      	ldr	r3, [r7, #24]
 8004bbc:	4a66      	ldr	r2, [pc, #408]	; (8004d58 <HAL_ETH_Init+0x2b4>)
 8004bbe:	4293      	cmp	r3, r2
 8004bc0:	d903      	bls.n	8004bca <HAL_ETH_Init+0x126>
 8004bc2:	69bb      	ldr	r3, [r7, #24]
 8004bc4:	4a65      	ldr	r2, [pc, #404]	; (8004d5c <HAL_ETH_Init+0x2b8>)
 8004bc6:	4293      	cmp	r3, r2
 8004bc8:	d904      	bls.n	8004bd4 <HAL_ETH_Init+0x130>
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }
  else /* ((hclk >= 100000000)&&(hclk < 120000000)) */
  {
    /* CSR Clock Range between 100-120 MHz */
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 8004bca:	69fb      	ldr	r3, [r7, #28]
 8004bcc:	f043 0304 	orr.w	r3, r3, #4
 8004bd0:	61fb      	str	r3, [r7, #28]
 8004bd2:	e000      	b.n	8004bd6 <HAL_ETH_Init+0x132>
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div42;
 8004bd4:	bf00      	nop
  }

  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tmpreg1;
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	69fa      	ldr	r2, [r7, #28]
 8004bdc:	611a      	str	r2, [r3, #16]

  /*-------------------- PHY initialization and configuration ----------------*/
  /* Put the PHY in reset mode */
  if ((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 8004bde:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8004be2:	2100      	movs	r1, #0
 8004be4:	6878      	ldr	r0, [r7, #4]
 8004be6:	f000 fb93 	bl	8005310 <HAL_ETH_WritePHYRegister>
 8004bea:	4603      	mov	r3, r0
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d00b      	beq.n	8004c08 <HAL_ETH_Init+0x164>
  {
    /* In case of write timeout */
    err = ETH_ERROR;
 8004bf0:	2301      	movs	r3, #1
 8004bf2:	613b      	str	r3, [r7, #16]

    /* Config MAC and DMA */
    ETH_MACDMAConfig(heth, err);
 8004bf4:	6939      	ldr	r1, [r7, #16]
 8004bf6:	6878      	ldr	r0, [r7, #4]
 8004bf8:	f000 fd48 	bl	800568c <ETH_MACDMAConfig>

    /* Set the ETH peripheral state to READY */
    heth->State = HAL_ETH_STATE_READY;
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	2201      	movs	r2, #1
 8004c00:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

    /* Return HAL_ERROR */
    return HAL_ERROR;
 8004c04:	2301      	movs	r3, #1
 8004c06:	e0d6      	b.n	8004db6 <HAL_ETH_Init+0x312>
  }

  /* Delay to assure PHY reset */
  HAL_Delay(PHY_RESET_DELAY);
 8004c08:	20ff      	movs	r0, #255	; 0xff
 8004c0a:	f7fd fe3d 	bl	8002888 <HAL_Delay>

  if ((heth->Init).AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	685b      	ldr	r3, [r3, #4]
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	f000 80a4 	beq.w	8004d60 <HAL_ETH_Init+0x2bc>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8004c18:	f7fd fe2c 	bl	8002874 <HAL_GetTick>
 8004c1c:	6178      	str	r0, [r7, #20]

    /* We wait for linked status */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 8004c1e:	f107 030c 	add.w	r3, r7, #12
 8004c22:	461a      	mov	r2, r3
 8004c24:	2101      	movs	r1, #1
 8004c26:	6878      	ldr	r0, [r7, #4]
 8004c28:	f000 fb0a 	bl	8005240 <HAL_ETH_ReadPHYRegister>

      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > ETH_TIMEOUT_LINKED_STATE)
 8004c2c:	f7fd fe22 	bl	8002874 <HAL_GetTick>
 8004c30:	4602      	mov	r2, r0
 8004c32:	697b      	ldr	r3, [r7, #20]
 8004c34:	1ad3      	subs	r3, r2, r3
 8004c36:	f241 3288 	movw	r2, #5000	; 0x1388
 8004c3a:	4293      	cmp	r3, r2
 8004c3c:	d90f      	bls.n	8004c5e <HAL_ETH_Init+0x1ba>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 8004c3e:	2301      	movs	r3, #1
 8004c40:	613b      	str	r3, [r7, #16]

        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 8004c42:	6939      	ldr	r1, [r7, #16]
 8004c44:	6878      	ldr	r0, [r7, #4]
 8004c46:	f000 fd21 	bl	800568c <ETH_MACDMAConfig>

        heth->State = HAL_ETH_STATE_READY;
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	2201      	movs	r2, #1
 8004c4e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	2200      	movs	r2, #0
 8004c56:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

        return HAL_TIMEOUT;
 8004c5a:	2303      	movs	r3, #3
 8004c5c:	e0ab      	b.n	8004db6 <HAL_ETH_Init+0x312>
      }
    }
    while (((phyreg & PHY_LINKED_STATUS) != PHY_LINKED_STATUS));
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	f003 0304 	and.w	r3, r3, #4
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d0da      	beq.n	8004c1e <HAL_ETH_Init+0x17a>


    /* Enable Auto-Negotiation */
    if ((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_AUTONEGOTIATION)) != HAL_OK)
 8004c68:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004c6c:	2100      	movs	r1, #0
 8004c6e:	6878      	ldr	r0, [r7, #4]
 8004c70:	f000 fb4e 	bl	8005310 <HAL_ETH_WritePHYRegister>
 8004c74:	4603      	mov	r3, r0
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d00b      	beq.n	8004c92 <HAL_ETH_Init+0x1ee>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8004c7a:	2301      	movs	r3, #1
 8004c7c:	613b      	str	r3, [r7, #16]

      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8004c7e:	6939      	ldr	r1, [r7, #16]
 8004c80:	6878      	ldr	r0, [r7, #4]
 8004c82:	f000 fd03 	bl	800568c <ETH_MACDMAConfig>

      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	2201      	movs	r2, #1
 8004c8a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

      /* Return HAL_ERROR */
      return HAL_ERROR;
 8004c8e:	2301      	movs	r3, #1
 8004c90:	e091      	b.n	8004db6 <HAL_ETH_Init+0x312>
    }

    /* Get tick */
    tickstart = HAL_GetTick();
 8004c92:	f7fd fdef 	bl	8002874 <HAL_GetTick>
 8004c96:	6178      	str	r0, [r7, #20]

    /* Wait until the auto-negotiation will be completed */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 8004c98:	f107 030c 	add.w	r3, r7, #12
 8004c9c:	461a      	mov	r2, r3
 8004c9e:	2101      	movs	r1, #1
 8004ca0:	6878      	ldr	r0, [r7, #4]
 8004ca2:	f000 facd 	bl	8005240 <HAL_ETH_ReadPHYRegister>

      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 8004ca6:	f7fd fde5 	bl	8002874 <HAL_GetTick>
 8004caa:	4602      	mov	r2, r0
 8004cac:	697b      	ldr	r3, [r7, #20]
 8004cae:	1ad3      	subs	r3, r2, r3
 8004cb0:	f241 3288 	movw	r2, #5000	; 0x1388
 8004cb4:	4293      	cmp	r3, r2
 8004cb6:	d90f      	bls.n	8004cd8 <HAL_ETH_Init+0x234>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 8004cb8:	2301      	movs	r3, #1
 8004cba:	613b      	str	r3, [r7, #16]

        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 8004cbc:	6939      	ldr	r1, [r7, #16]
 8004cbe:	6878      	ldr	r0, [r7, #4]
 8004cc0:	f000 fce4 	bl	800568c <ETH_MACDMAConfig>

        heth->State = HAL_ETH_STATE_READY;
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	2201      	movs	r2, #1
 8004cc8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	2200      	movs	r2, #0
 8004cd0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

        return HAL_TIMEOUT;
 8004cd4:	2303      	movs	r3, #3
 8004cd6:	e06e      	b.n	8004db6 <HAL_ETH_Init+0x312>
      }

    }
    while (((phyreg & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	f003 0320 	and.w	r3, r3, #32
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d0da      	beq.n	8004c98 <HAL_ETH_Init+0x1f4>

    /* Read the result of the auto-negotiation */
    if ((HAL_ETH_ReadPHYRegister(heth, PHY_SR, &phyreg)) != HAL_OK)
 8004ce2:	f107 030c 	add.w	r3, r7, #12
 8004ce6:	461a      	mov	r2, r3
 8004ce8:	211f      	movs	r1, #31
 8004cea:	6878      	ldr	r0, [r7, #4]
 8004cec:	f000 faa8 	bl	8005240 <HAL_ETH_ReadPHYRegister>
 8004cf0:	4603      	mov	r3, r0
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d00b      	beq.n	8004d0e <HAL_ETH_Init+0x26a>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8004cf6:	2301      	movs	r3, #1
 8004cf8:	613b      	str	r3, [r7, #16]

      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8004cfa:	6939      	ldr	r1, [r7, #16]
 8004cfc:	6878      	ldr	r0, [r7, #4]
 8004cfe:	f000 fcc5 	bl	800568c <ETH_MACDMAConfig>

      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	2201      	movs	r2, #1
 8004d06:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

      /* Return HAL_ERROR */
      return HAL_ERROR;
 8004d0a:	2301      	movs	r3, #1
 8004d0c:	e053      	b.n	8004db6 <HAL_ETH_Init+0x312>
    }

    /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
    if ((phyreg & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	f003 0310 	and.w	r3, r3, #16
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d004      	beq.n	8004d22 <HAL_ETH_Init+0x27e>
    {
      /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004d1e:	60da      	str	r2, [r3, #12]
 8004d20:	e002      	b.n	8004d28 <HAL_ETH_Init+0x284>
    }
    else
    {
      /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_HALFDUPLEX;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	2200      	movs	r2, #0
 8004d26:	60da      	str	r2, [r3, #12]
    }
    /* Configure the MAC with the speed fixed by the auto-negotiation process */
    if ((phyreg & PHY_SPEED_STATUS) == PHY_SPEED_STATUS)
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	f003 0304 	and.w	r3, r3, #4
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d003      	beq.n	8004d3a <HAL_ETH_Init+0x296>
    {
      /* Set Ethernet speed to 10M following the auto-negotiation */
      (heth->Init).Speed = ETH_SPEED_10M;
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	2200      	movs	r2, #0
 8004d36:	609a      	str	r2, [r3, #8]
 8004d38:	e034      	b.n	8004da4 <HAL_ETH_Init+0x300>
    }
    else
    {
      /* Set Ethernet speed to 100M following the auto-negotiation */
      (heth->Init).Speed = ETH_SPEED_100M;
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004d40:	609a      	str	r2, [r3, #8]
 8004d42:	e02f      	b.n	8004da4 <HAL_ETH_Init+0x300>
 8004d44:	03938700 	.word	0x03938700
 8004d48:	40023800 	.word	0x40023800
 8004d4c:	40013800 	.word	0x40013800
 8004d50:	01312cff 	.word	0x01312cff
 8004d54:	02160ebf 	.word	0x02160ebf
 8004d58:	039386ff 	.word	0x039386ff
 8004d5c:	05f5e0ff 	.word	0x05f5e0ff
    /* Check parameters */
    assert_param(IS_ETH_SPEED(heth->Init.Speed));
    assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));

    /* Set MAC Speed and Duplex Mode */
    if (HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	68db      	ldr	r3, [r3, #12]
 8004d64:	08db      	lsrs	r3, r3, #3
 8004d66:	b29a      	uxth	r2, r3
                                                 (uint16_t)((heth->Init).Speed >> 1))) != HAL_OK)
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	689b      	ldr	r3, [r3, #8]
 8004d6c:	085b      	lsrs	r3, r3, #1
 8004d6e:	b29b      	uxth	r3, r3
    if (HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 8004d70:	4313      	orrs	r3, r2
 8004d72:	b29b      	uxth	r3, r3
 8004d74:	461a      	mov	r2, r3
 8004d76:	2100      	movs	r1, #0
 8004d78:	6878      	ldr	r0, [r7, #4]
 8004d7a:	f000 fac9 	bl	8005310 <HAL_ETH_WritePHYRegister>
 8004d7e:	4603      	mov	r3, r0
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d00b      	beq.n	8004d9c <HAL_ETH_Init+0x2f8>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8004d84:	2301      	movs	r3, #1
 8004d86:	613b      	str	r3, [r7, #16]

      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8004d88:	6939      	ldr	r1, [r7, #16]
 8004d8a:	6878      	ldr	r0, [r7, #4]
 8004d8c:	f000 fc7e 	bl	800568c <ETH_MACDMAConfig>

      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	2201      	movs	r2, #1
 8004d94:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

      /* Return HAL_ERROR */
      return HAL_ERROR;
 8004d98:	2301      	movs	r3, #1
 8004d9a:	e00c      	b.n	8004db6 <HAL_ETH_Init+0x312>
    }

    /* Delay to assure PHY configuration */
    HAL_Delay(PHY_CONFIG_DELAY);
 8004d9c:	f640 70ff 	movw	r0, #4095	; 0xfff
 8004da0:	f7fd fd72 	bl	8002888 <HAL_Delay>
  }

  /* Config MAC and DMA */
  ETH_MACDMAConfig(heth, err);
 8004da4:	6939      	ldr	r1, [r7, #16]
 8004da6:	6878      	ldr	r0, [r7, #4]
 8004da8:	f000 fc70 	bl	800568c <ETH_MACDMAConfig>

  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	2201      	movs	r2, #1
 8004db0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Return function status */
  return HAL_OK;
 8004db4:	2300      	movs	r3, #0
}
 8004db6:	4618      	mov	r0, r3
 8004db8:	3720      	adds	r7, #32
 8004dba:	46bd      	mov	sp, r7
 8004dbc:	bd80      	pop	{r7, pc}
 8004dbe:	bf00      	nop

08004dc0 <HAL_ETH_DMATxDescListInit>:
  * @param  TxBuff Pointer to the first TxBuffer list
  * @param  TxBuffCount Number of the used Tx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMATxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMATxDescTab, uint8_t *TxBuff, uint32_t TxBuffCount)
{
 8004dc0:	b480      	push	{r7}
 8004dc2:	b087      	sub	sp, #28
 8004dc4:	af00      	add	r7, sp, #0
 8004dc6:	60f8      	str	r0, [r7, #12]
 8004dc8:	60b9      	str	r1, [r7, #8]
 8004dca:	607a      	str	r2, [r7, #4]
 8004dcc:	603b      	str	r3, [r7, #0]
  uint32_t i = 0U;
 8004dce:	2300      	movs	r3, #0
 8004dd0:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *dmatxdesc;

  /* Process Locked */
  __HAL_LOCK(heth);
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004dd8:	2b01      	cmp	r3, #1
 8004dda:	d101      	bne.n	8004de0 <HAL_ETH_DMATxDescListInit+0x20>
 8004ddc:	2302      	movs	r3, #2
 8004dde:	e052      	b.n	8004e86 <HAL_ETH_DMATxDescListInit+0xc6>
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	2201      	movs	r2, #1
 8004de4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	2202      	movs	r2, #2
 8004dec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Set the DMATxDescToSet pointer with the first one of the DMATxDescTab list */
  heth->TxDesc = DMATxDescTab;
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	68ba      	ldr	r2, [r7, #8]
 8004df4:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0U; i < TxBuffCount; i++)
 8004df6:	2300      	movs	r3, #0
 8004df8:	617b      	str	r3, [r7, #20]
 8004dfa:	e030      	b.n	8004e5e <HAL_ETH_DMATxDescListInit+0x9e>
  {
    /* Get the pointer on the ith member of the Tx Desc list */
    dmatxdesc = DMATxDescTab + i;
 8004dfc:	697b      	ldr	r3, [r7, #20]
 8004dfe:	015b      	lsls	r3, r3, #5
 8004e00:	68ba      	ldr	r2, [r7, #8]
 8004e02:	4413      	add	r3, r2
 8004e04:	613b      	str	r3, [r7, #16]

    /* Set Second Address Chained bit */
    dmatxdesc->Status = ETH_DMATXDESC_TCH;
 8004e06:	693b      	ldr	r3, [r7, #16]
 8004e08:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8004e0c:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 address pointer */
    dmatxdesc->Buffer1Addr = (uint32_t)(&TxBuff[i * ETH_TX_BUF_SIZE]);
 8004e0e:	697b      	ldr	r3, [r7, #20]
 8004e10:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8004e14:	fb02 f303 	mul.w	r3, r2, r3
 8004e18:	687a      	ldr	r2, [r7, #4]
 8004e1a:	4413      	add	r3, r2
 8004e1c:	461a      	mov	r2, r3
 8004e1e:	693b      	ldr	r3, [r7, #16]
 8004e20:	609a      	str	r2, [r3, #8]

    if ((heth->Init).ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	69db      	ldr	r3, [r3, #28]
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d105      	bne.n	8004e36 <HAL_ETH_DMATxDescListInit+0x76>
    {
      /* Set the DMA Tx descriptors checksum insertion */
      dmatxdesc->Status |= ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL;
 8004e2a:	693b      	ldr	r3, [r7, #16]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 8004e32:	693b      	ldr	r3, [r7, #16]
 8004e34:	601a      	str	r2, [r3, #0]
    }

    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if (i < (TxBuffCount - 1))
 8004e36:	683b      	ldr	r3, [r7, #0]
 8004e38:	3b01      	subs	r3, #1
 8004e3a:	697a      	ldr	r2, [r7, #20]
 8004e3c:	429a      	cmp	r2, r3
 8004e3e:	d208      	bcs.n	8004e52 <HAL_ETH_DMATxDescListInit+0x92>
    {
      /* Set next descriptor address register with next descriptor base address */
      dmatxdesc->Buffer2NextDescAddr = (uint32_t)(DMATxDescTab + i + 1);
 8004e40:	697b      	ldr	r3, [r7, #20]
 8004e42:	3301      	adds	r3, #1
 8004e44:	015b      	lsls	r3, r3, #5
 8004e46:	68ba      	ldr	r2, [r7, #8]
 8004e48:	4413      	add	r3, r2
 8004e4a:	461a      	mov	r2, r3
 8004e4c:	693b      	ldr	r3, [r7, #16]
 8004e4e:	60da      	str	r2, [r3, #12]
 8004e50:	e002      	b.n	8004e58 <HAL_ETH_DMATxDescListInit+0x98>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */
      dmatxdesc->Buffer2NextDescAddr = (uint32_t) DMATxDescTab;
 8004e52:	68ba      	ldr	r2, [r7, #8]
 8004e54:	693b      	ldr	r3, [r7, #16]
 8004e56:	60da      	str	r2, [r3, #12]
  for (i = 0U; i < TxBuffCount; i++)
 8004e58:	697b      	ldr	r3, [r7, #20]
 8004e5a:	3301      	adds	r3, #1
 8004e5c:	617b      	str	r3, [r7, #20]
 8004e5e:	697a      	ldr	r2, [r7, #20]
 8004e60:	683b      	ldr	r3, [r7, #0]
 8004e62:	429a      	cmp	r2, r3
 8004e64:	d3ca      	bcc.n	8004dfc <HAL_ETH_DMATxDescListInit+0x3c>
    }
  }

  /* Set Transmit Descriptor List Address Register */
  (heth->Instance)->DMATDLAR = (uint32_t) DMATxDescTab;
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	68ba      	ldr	r2, [r7, #8]
 8004e6c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004e70:	3310      	adds	r3, #16
 8004e72:	601a      	str	r2, [r3, #0]

  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	2201      	movs	r2, #1
 8004e78:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	2200      	movs	r2, #0
 8004e80:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Return function status */
  return HAL_OK;
 8004e84:	2300      	movs	r3, #0
}
 8004e86:	4618      	mov	r0, r3
 8004e88:	371c      	adds	r7, #28
 8004e8a:	46bd      	mov	sp, r7
 8004e8c:	bc80      	pop	{r7}
 8004e8e:	4770      	bx	lr

08004e90 <HAL_ETH_DMARxDescListInit>:
  * @param  RxBuff Pointer to the first RxBuffer list
  * @param  RxBuffCount Number of the used Rx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMARxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMARxDescTab, uint8_t *RxBuff, uint32_t RxBuffCount)
{
 8004e90:	b480      	push	{r7}
 8004e92:	b087      	sub	sp, #28
 8004e94:	af00      	add	r7, sp, #0
 8004e96:	60f8      	str	r0, [r7, #12]
 8004e98:	60b9      	str	r1, [r7, #8]
 8004e9a:	607a      	str	r2, [r7, #4]
 8004e9c:	603b      	str	r3, [r7, #0]
  uint32_t i = 0U;
 8004e9e:	2300      	movs	r3, #0
 8004ea0:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *DMARxDesc;

  /* Process Locked */
  __HAL_LOCK(heth);
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004ea8:	2b01      	cmp	r3, #1
 8004eaa:	d101      	bne.n	8004eb0 <HAL_ETH_DMARxDescListInit+0x20>
 8004eac:	2302      	movs	r3, #2
 8004eae:	e056      	b.n	8004f5e <HAL_ETH_DMARxDescListInit+0xce>
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	2201      	movs	r2, #1
 8004eb4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	2202      	movs	r2, #2
 8004ebc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Set the Ethernet RxDesc pointer with the first one of the DMARxDescTab list */
  heth->RxDesc = DMARxDescTab;
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	68ba      	ldr	r2, [r7, #8]
 8004ec4:	629a      	str	r2, [r3, #40]	; 0x28

  /* Fill each DMARxDesc descriptor with the right values */
  for (i = 0U; i < RxBuffCount; i++)
 8004ec6:	2300      	movs	r3, #0
 8004ec8:	617b      	str	r3, [r7, #20]
 8004eca:	e034      	b.n	8004f36 <HAL_ETH_DMARxDescListInit+0xa6>
  {
    /* Get the pointer on the ith member of the Rx Desc list */
    DMARxDesc = DMARxDescTab + i;
 8004ecc:	697b      	ldr	r3, [r7, #20]
 8004ece:	015b      	lsls	r3, r3, #5
 8004ed0:	68ba      	ldr	r2, [r7, #8]
 8004ed2:	4413      	add	r3, r2
 8004ed4:	613b      	str	r3, [r7, #16]

    /* Set Own bit of the Rx descriptor Status */
    DMARxDesc->Status = ETH_DMARXDESC_OWN;
 8004ed6:	693b      	ldr	r3, [r7, #16]
 8004ed8:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8004edc:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    DMARxDesc->ControlBufferSize = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
 8004ede:	693b      	ldr	r3, [r7, #16]
 8004ee0:	f244 52f4 	movw	r2, #17908	; 0x45f4
 8004ee4:	605a      	str	r2, [r3, #4]

    /* Set Buffer1 address pointer */
    DMARxDesc->Buffer1Addr = (uint32_t)(&RxBuff[i * ETH_RX_BUF_SIZE]);
 8004ee6:	697b      	ldr	r3, [r7, #20]
 8004ee8:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8004eec:	fb02 f303 	mul.w	r3, r2, r3
 8004ef0:	687a      	ldr	r2, [r7, #4]
 8004ef2:	4413      	add	r3, r2
 8004ef4:	461a      	mov	r2, r3
 8004ef6:	693b      	ldr	r3, [r7, #16]
 8004ef8:	609a      	str	r2, [r3, #8]

    if ((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	699b      	ldr	r3, [r3, #24]
 8004efe:	2b01      	cmp	r3, #1
 8004f00:	d105      	bne.n	8004f0e <HAL_ETH_DMARxDescListInit+0x7e>
    {
      /* Enable Ethernet DMA Rx Descriptor interrupt */
      DMARxDesc->ControlBufferSize &= ~ETH_DMARXDESC_DIC;
 8004f02:	693b      	ldr	r3, [r7, #16]
 8004f04:	685b      	ldr	r3, [r3, #4]
 8004f06:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004f0a:	693b      	ldr	r3, [r7, #16]
 8004f0c:	605a      	str	r2, [r3, #4]
    }

    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if (i < (RxBuffCount - 1U))
 8004f0e:	683b      	ldr	r3, [r7, #0]
 8004f10:	3b01      	subs	r3, #1
 8004f12:	697a      	ldr	r2, [r7, #20]
 8004f14:	429a      	cmp	r2, r3
 8004f16:	d208      	bcs.n	8004f2a <HAL_ETH_DMARxDescListInit+0x9a>
    {
      /* Set next descriptor address register with next descriptor base address */
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab + i + 1U);
 8004f18:	697b      	ldr	r3, [r7, #20]
 8004f1a:	3301      	adds	r3, #1
 8004f1c:	015b      	lsls	r3, r3, #5
 8004f1e:	68ba      	ldr	r2, [r7, #8]
 8004f20:	4413      	add	r3, r2
 8004f22:	461a      	mov	r2, r3
 8004f24:	693b      	ldr	r3, [r7, #16]
 8004f26:	60da      	str	r2, [r3, #12]
 8004f28:	e002      	b.n	8004f30 <HAL_ETH_DMARxDescListInit+0xa0>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab);
 8004f2a:	68ba      	ldr	r2, [r7, #8]
 8004f2c:	693b      	ldr	r3, [r7, #16]
 8004f2e:	60da      	str	r2, [r3, #12]
  for (i = 0U; i < RxBuffCount; i++)
 8004f30:	697b      	ldr	r3, [r7, #20]
 8004f32:	3301      	adds	r3, #1
 8004f34:	617b      	str	r3, [r7, #20]
 8004f36:	697a      	ldr	r2, [r7, #20]
 8004f38:	683b      	ldr	r3, [r7, #0]
 8004f3a:	429a      	cmp	r2, r3
 8004f3c:	d3c6      	bcc.n	8004ecc <HAL_ETH_DMARxDescListInit+0x3c>
    }
  }

  /* Set Receive Descriptor List Address Register */
  (heth->Instance)->DMARDLAR = (uint32_t) DMARxDescTab;
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	68ba      	ldr	r2, [r7, #8]
 8004f44:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004f48:	330c      	adds	r3, #12
 8004f4a:	601a      	str	r2, [r3, #0]

  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	2201      	movs	r2, #1
 8004f50:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	2200      	movs	r2, #0
 8004f58:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Return function status */
  return HAL_OK;
 8004f5c:	2300      	movs	r3, #0
}
 8004f5e:	4618      	mov	r0, r3
 8004f60:	371c      	adds	r7, #28
 8004f62:	46bd      	mov	sp, r7
 8004f64:	bc80      	pop	{r7}
 8004f66:	4770      	bx	lr

08004f68 <HAL_ETH_TransmitFrame>:
  *         the configuration information for ETHERNET module
  * @param  FrameLength Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_TransmitFrame(ETH_HandleTypeDef *heth, uint32_t FrameLength)
{
 8004f68:	b480      	push	{r7}
 8004f6a:	b087      	sub	sp, #28
 8004f6c:	af00      	add	r7, sp, #0
 8004f6e:	6078      	str	r0, [r7, #4]
 8004f70:	6039      	str	r1, [r7, #0]
  uint32_t bufcount = 0U, size = 0U, i = 0U;
 8004f72:	2300      	movs	r3, #0
 8004f74:	617b      	str	r3, [r7, #20]
 8004f76:	2300      	movs	r3, #0
 8004f78:	60fb      	str	r3, [r7, #12]
 8004f7a:	2300      	movs	r3, #0
 8004f7c:	613b      	str	r3, [r7, #16]

  /* Process Locked */
  __HAL_LOCK(heth);
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004f84:	2b01      	cmp	r3, #1
 8004f86:	d101      	bne.n	8004f8c <HAL_ETH_TransmitFrame+0x24>
 8004f88:	2302      	movs	r3, #2
 8004f8a:	e0cd      	b.n	8005128 <HAL_ETH_TransmitFrame+0x1c0>
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	2201      	movs	r2, #1
 8004f90:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	2202      	movs	r2, #2
 8004f98:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  if (FrameLength == 0U)
 8004f9c:	683b      	ldr	r3, [r7, #0]
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d109      	bne.n	8004fb6 <HAL_ETH_TransmitFrame+0x4e>
  {
    /* Set ETH HAL state to READY */
    heth->State = HAL_ETH_STATE_READY;
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	2201      	movs	r2, #1
 8004fa6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	2200      	movs	r2, #0
 8004fae:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

    return  HAL_ERROR;
 8004fb2:	2301      	movs	r3, #1
 8004fb4:	e0b8      	b.n	8005128 <HAL_ETH_TransmitFrame+0x1c0>
  }

  /* Check if the descriptor is owned by the ETHERNET DMA (when set) or CPU (when reset) */
  if (((heth->TxDesc)->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	da09      	bge.n	8004fd4 <HAL_ETH_TransmitFrame+0x6c>
  {
    /* OWN bit set */
    heth->State = HAL_ETH_STATE_BUSY_TX;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	2212      	movs	r2, #18
 8004fc4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	2200      	movs	r2, #0
 8004fcc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

    return HAL_ERROR;
 8004fd0:	2301      	movs	r3, #1
 8004fd2:	e0a9      	b.n	8005128 <HAL_ETH_TransmitFrame+0x1c0>
  }

  /* Get the number of needed Tx buffers for the current frame */
  if (FrameLength > ETH_TX_BUF_SIZE)
 8004fd4:	683b      	ldr	r3, [r7, #0]
 8004fd6:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8004fda:	4293      	cmp	r3, r2
 8004fdc:	d915      	bls.n	800500a <HAL_ETH_TransmitFrame+0xa2>
  {
    bufcount = FrameLength / ETH_TX_BUF_SIZE;
 8004fde:	683b      	ldr	r3, [r7, #0]
 8004fe0:	4a54      	ldr	r2, [pc, #336]	; (8005134 <HAL_ETH_TransmitFrame+0x1cc>)
 8004fe2:	fba2 2303 	umull	r2, r3, r2, r3
 8004fe6:	0a9b      	lsrs	r3, r3, #10
 8004fe8:	617b      	str	r3, [r7, #20]
    if (FrameLength % ETH_TX_BUF_SIZE)
 8004fea:	683a      	ldr	r2, [r7, #0]
 8004fec:	4b51      	ldr	r3, [pc, #324]	; (8005134 <HAL_ETH_TransmitFrame+0x1cc>)
 8004fee:	fba3 1302 	umull	r1, r3, r3, r2
 8004ff2:	0a9b      	lsrs	r3, r3, #10
 8004ff4:	f240 51f4 	movw	r1, #1524	; 0x5f4
 8004ff8:	fb01 f303 	mul.w	r3, r1, r3
 8004ffc:	1ad3      	subs	r3, r2, r3
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d005      	beq.n	800500e <HAL_ETH_TransmitFrame+0xa6>
    {
      bufcount++;
 8005002:	697b      	ldr	r3, [r7, #20]
 8005004:	3301      	adds	r3, #1
 8005006:	617b      	str	r3, [r7, #20]
 8005008:	e001      	b.n	800500e <HAL_ETH_TransmitFrame+0xa6>
    }
  }
  else
  {
    bufcount = 1U;
 800500a:	2301      	movs	r3, #1
 800500c:	617b      	str	r3, [r7, #20]
  }
  if (bufcount == 1U)
 800500e:	697b      	ldr	r3, [r7, #20]
 8005010:	2b01      	cmp	r3, #1
 8005012:	d11c      	bne.n	800504e <HAL_ETH_TransmitFrame+0xe6>
  {
    /* Set LAST and FIRST segment */
    heth->TxDesc->Status |= ETH_DMATXDESC_FS | ETH_DMATXDESC_LS;
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005018:	681a      	ldr	r2, [r3, #0]
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800501e:	f042 5240 	orr.w	r2, r2, #805306368	; 0x30000000
 8005022:	601a      	str	r2, [r3, #0]
    /* Set frame size */
    heth->TxDesc->ControlBufferSize = (FrameLength & ETH_DMATXDESC_TBS1);
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005028:	683a      	ldr	r2, [r7, #0]
 800502a:	f3c2 020c 	ubfx	r2, r2, #0, #13
 800502e:	605a      	str	r2, [r3, #4]
    /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
    heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005034:	681a      	ldr	r2, [r3, #0]
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800503a:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800503e:	601a      	str	r2, [r3, #0]
    /* Point to next descriptor */
    heth->TxDesc = (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005044:	68db      	ldr	r3, [r3, #12]
 8005046:	461a      	mov	r2, r3
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	62da      	str	r2, [r3, #44]	; 0x2c
 800504c:	e04b      	b.n	80050e6 <HAL_ETH_TransmitFrame+0x17e>
  }
  else
  {
    for (i = 0U; i < bufcount; i++)
 800504e:	2300      	movs	r3, #0
 8005050:	613b      	str	r3, [r7, #16]
 8005052:	e044      	b.n	80050de <HAL_ETH_TransmitFrame+0x176>
    {
      /* Clear FIRST and LAST segment bits */
      heth->TxDesc->Status &= ~(ETH_DMATXDESC_FS | ETH_DMATXDESC_LS);
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005058:	681a      	ldr	r2, [r3, #0]
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800505e:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005062:	601a      	str	r2, [r3, #0]

      if (i == 0U)
 8005064:	693b      	ldr	r3, [r7, #16]
 8005066:	2b00      	cmp	r3, #0
 8005068:	d107      	bne.n	800507a <HAL_ETH_TransmitFrame+0x112>
      {
        /* Setting the first segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_FS;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800506e:	681a      	ldr	r2, [r3, #0]
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005074:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8005078:	601a      	str	r2, [r3, #0]
      }

      /* Program size */
      heth->TxDesc->ControlBufferSize = (ETH_TX_BUF_SIZE & ETH_DMATXDESC_TBS1);
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800507e:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8005082:	605a      	str	r2, [r3, #4]

      if (i == (bufcount - 1U))
 8005084:	697b      	ldr	r3, [r7, #20]
 8005086:	3b01      	subs	r3, #1
 8005088:	693a      	ldr	r2, [r7, #16]
 800508a:	429a      	cmp	r2, r3
 800508c:	d116      	bne.n	80050bc <HAL_ETH_TransmitFrame+0x154>
      {
        /* Setting the last segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_LS;
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005092:	681a      	ldr	r2, [r3, #0]
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005098:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 800509c:	601a      	str	r2, [r3, #0]
        size = FrameLength - (bufcount - 1U) * ETH_TX_BUF_SIZE;
 800509e:	697b      	ldr	r3, [r7, #20]
 80050a0:	4a25      	ldr	r2, [pc, #148]	; (8005138 <HAL_ETH_TransmitFrame+0x1d0>)
 80050a2:	fb02 f203 	mul.w	r2, r2, r3
 80050a6:	683b      	ldr	r3, [r7, #0]
 80050a8:	4413      	add	r3, r2
 80050aa:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 80050ae:	60fb      	str	r3, [r7, #12]
        heth->TxDesc->ControlBufferSize = (size & ETH_DMATXDESC_TBS1);
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050b4:	68fa      	ldr	r2, [r7, #12]
 80050b6:	f3c2 020c 	ubfx	r2, r2, #0, #13
 80050ba:	605a      	str	r2, [r3, #4]
      }

      /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
      heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050c0:	681a      	ldr	r2, [r3, #0]
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050c6:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80050ca:	601a      	str	r2, [r3, #0]
      /* point to next descriptor */
      heth->TxDesc = (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050d0:	68db      	ldr	r3, [r3, #12]
 80050d2:	461a      	mov	r2, r3
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	62da      	str	r2, [r3, #44]	; 0x2c
    for (i = 0U; i < bufcount; i++)
 80050d8:	693b      	ldr	r3, [r7, #16]
 80050da:	3301      	adds	r3, #1
 80050dc:	613b      	str	r3, [r7, #16]
 80050de:	693a      	ldr	r2, [r7, #16]
 80050e0:	697b      	ldr	r3, [r7, #20]
 80050e2:	429a      	cmp	r2, r3
 80050e4:	d3b6      	bcc.n	8005054 <HAL_ETH_TransmitFrame+0xec>
    }
  }

  /* When Tx Buffer unavailable flag is set: clear it and resume transmission */
  if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80050ee:	3314      	adds	r3, #20
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	f003 0304 	and.w	r3, r3, #4
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d00d      	beq.n	8005116 <HAL_ETH_TransmitFrame+0x1ae>
  {
    /* Clear TBUS ETHERNET DMA flag */
    (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005102:	3314      	adds	r3, #20
 8005104:	2204      	movs	r2, #4
 8005106:	601a      	str	r2, [r3, #0]
    /* Resume DMA transmission*/
    (heth->Instance)->DMATPDR = 0U;
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005110:	3304      	adds	r3, #4
 8005112:	2200      	movs	r2, #0
 8005114:	601a      	str	r2, [r3, #0]
  }

  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	2201      	movs	r2, #1
 800511a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	2200      	movs	r2, #0
 8005122:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Return function status */
  return HAL_OK;
 8005126:	2300      	movs	r3, #0
}
 8005128:	4618      	mov	r0, r3
 800512a:	371c      	adds	r7, #28
 800512c:	46bd      	mov	sp, r7
 800512e:	bc80      	pop	{r7}
 8005130:	4770      	bx	lr
 8005132:	bf00      	nop
 8005134:	ac02b00b 	.word	0xac02b00b
 8005138:	fffffa0c 	.word	0xfffffa0c

0800513c <HAL_ETH_IRQHandler>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 800513c:	b580      	push	{r7, lr}
 800513e:	b082      	sub	sp, #8
 8005140:	af00      	add	r7, sp, #0
 8005142:	6078      	str	r0, [r7, #4]
  /* Frame received */
  if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_R))
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800514c:	3314      	adds	r3, #20
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005154:	2b40      	cmp	r3, #64	; 0x40
 8005156:	d112      	bne.n	800517e <HAL_ETH_IRQHandler+0x42>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 8005158:	6878      	ldr	r0, [r7, #4]
 800515a:	f000 f85f 	bl	800521c <HAL_ETH_RxCpltCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

    /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_R);
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005166:	3314      	adds	r3, #20
 8005168:	2240      	movs	r2, #64	; 0x40
 800516a:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	2201      	movs	r2, #1
 8005170:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	2200      	movs	r2, #0
 8005178:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800517c:	e01b      	b.n	80051b6 <HAL_ETH_IRQHandler+0x7a>

  }
  /* Frame transmitted */
  else if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_T))
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005186:	3314      	adds	r3, #20
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	f003 0301 	and.w	r3, r3, #1
 800518e:	2b01      	cmp	r3, #1
 8005190:	d111      	bne.n	80051b6 <HAL_ETH_IRQHandler+0x7a>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*  Call resgistered Transfer complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 8005192:	6878      	ldr	r0, [r7, #4]
 8005194:	f000 f839 	bl	800520a <HAL_ETH_TxCpltCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_T);
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80051a0:	3314      	adds	r3, #20
 80051a2:	2201      	movs	r2, #1
 80051a4:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	2201      	movs	r2, #1
 80051aa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	2200      	movs	r2, #0
 80051b2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }

  /* Clear the interrupt flags */
  __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_NIS);
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80051be:	3314      	adds	r3, #20
 80051c0:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80051c4:	601a      	str	r2, [r3, #0]

  /* ETH DMA Error */
  if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_AIS))
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80051ce:	3314      	adds	r3, #20
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80051d6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80051da:	d112      	bne.n	8005202 <HAL_ETH_IRQHandler+0xc6>
  {
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    heth->DMAErrorCallback(heth);
#else
    /* Ethernet Error callback */
    HAL_ETH_ErrorCallback(heth);
 80051dc:	6878      	ldr	r0, [r7, #4]
 80051de:	f000 f826 	bl	800522e <HAL_ETH_ErrorCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

    /* Clear the interrupt flags */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_FLAG_AIS);
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80051ea:	3314      	adds	r3, #20
 80051ec:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80051f0:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	2201      	movs	r2, #1
 80051f6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	2200      	movs	r2, #0
 80051fe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }
}
 8005202:	bf00      	nop
 8005204:	3708      	adds	r7, #8
 8005206:	46bd      	mov	sp, r7
 8005208:	bd80      	pop	{r7, pc}

0800520a <HAL_ETH_TxCpltCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *heth)
{
 800520a:	b480      	push	{r7}
 800520c:	b083      	sub	sp, #12
 800520e:	af00      	add	r7, sp, #0
 8005210:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */
}
 8005212:	bf00      	nop
 8005214:	370c      	adds	r7, #12
 8005216:	46bd      	mov	sp, r7
 8005218:	bc80      	pop	{r7}
 800521a:	4770      	bx	lr

0800521c <HAL_ETH_RxCpltCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *heth)
{
 800521c:	b480      	push	{r7}
 800521e:	b083      	sub	sp, #12
 8005220:	af00      	add	r7, sp, #0
 8005222:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */
}
 8005224:	bf00      	nop
 8005226:	370c      	adds	r7, #12
 8005228:	46bd      	mov	sp, r7
 800522a:	bc80      	pop	{r7}
 800522c:	4770      	bx	lr

0800522e <HAL_ETH_ErrorCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *heth)
{
 800522e:	b480      	push	{r7}
 8005230:	b083      	sub	sp, #12
 8005232:	af00      	add	r7, sp, #0
 8005234:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */
}
 8005236:	bf00      	nop
 8005238:	370c      	adds	r7, #12
 800523a:	46bd      	mov	sp, r7
 800523c:	bc80      	pop	{r7}
 800523e:	4770      	bx	lr

08005240 <HAL_ETH_ReadPHYRegister>:
  *                   More PHY register could be read depending on the used PHY
  * @param  RegValue PHY register value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t *RegValue)
{
 8005240:	b580      	push	{r7, lr}
 8005242:	b086      	sub	sp, #24
 8005244:	af00      	add	r7, sp, #0
 8005246:	60f8      	str	r0, [r7, #12]
 8005248:	460b      	mov	r3, r1
 800524a:	607a      	str	r2, [r7, #4]
 800524c:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg1 = 0U;
 800524e:	2300      	movs	r3, #0
 8005250:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 8005252:	2300      	movs	r3, #0
 8005254:	613b      	str	r3, [r7, #16]

  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));

  /* Check the ETH peripheral state */
  if (heth->State == HAL_ETH_STATE_BUSY_RD)
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800525c:	b2db      	uxtb	r3, r3
 800525e:	2b82      	cmp	r3, #130	; 0x82
 8005260:	d101      	bne.n	8005266 <HAL_ETH_ReadPHYRegister+0x26>
  {
    return HAL_BUSY;
 8005262:	2302      	movs	r3, #2
 8005264:	e050      	b.n	8005308 <HAL_ETH_ReadPHYRegister+0xc8>
  }
  /* Set ETH HAL State to BUSY_RD */
  heth->State = HAL_ETH_STATE_BUSY_RD;
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	2282      	movs	r2, #130	; 0x82
 800526a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	691b      	ldr	r3, [r3, #16]
 8005274:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8005276:	697b      	ldr	r3, [r7, #20]
 8005278:	f003 031c 	and.w	r3, r3, #28
 800527c:	617b      	str	r3, [r7, #20]

  /* Prepare the MII address register value */
  tmpreg1 |= (((uint32_t)heth->Init.PhyAddress << 11U) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	8a1b      	ldrh	r3, [r3, #16]
 8005282:	02db      	lsls	r3, r3, #11
 8005284:	b29b      	uxth	r3, r3
 8005286:	697a      	ldr	r2, [r7, #20]
 8005288:	4313      	orrs	r3, r2
 800528a:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);                /* Set the PHY register address */
 800528c:	897b      	ldrh	r3, [r7, #10]
 800528e:	019b      	lsls	r3, r3, #6
 8005290:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 8005294:	697a      	ldr	r2, [r7, #20]
 8005296:	4313      	orrs	r3, r2
 8005298:	617b      	str	r3, [r7, #20]
  tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode            */
 800529a:	697b      	ldr	r3, [r7, #20]
 800529c:	f023 0302 	bic.w	r3, r3, #2
 80052a0:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit         */
 80052a2:	697b      	ldr	r3, [r7, #20]
 80052a4:	f043 0301 	orr.w	r3, r3, #1
 80052a8:	617b      	str	r3, [r7, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	697a      	ldr	r2, [r7, #20]
 80052b0:	611a      	str	r2, [r3, #16]

  /* Get tick */
  tickstart = HAL_GetTick();
 80052b2:	f7fd fadf 	bl	8002874 <HAL_GetTick>
 80052b6:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 80052b8:	e015      	b.n	80052e6 <HAL_ETH_ReadPHYRegister+0xa6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_READ_TO)
 80052ba:	f7fd fadb 	bl	8002874 <HAL_GetTick>
 80052be:	4602      	mov	r2, r0
 80052c0:	693b      	ldr	r3, [r7, #16]
 80052c2:	1ad3      	subs	r3, r2, r3
 80052c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80052c8:	d309      	bcc.n	80052de <HAL_ETH_ReadPHYRegister+0x9e>
    {
      heth->State = HAL_ETH_STATE_READY;
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	2201      	movs	r2, #1
 80052ce:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	2200      	movs	r2, #0
 80052d6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

      return HAL_TIMEOUT;
 80052da:	2303      	movs	r3, #3
 80052dc:	e014      	b.n	8005308 <HAL_ETH_ReadPHYRegister+0xc8>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	691b      	ldr	r3, [r3, #16]
 80052e4:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 80052e6:	697b      	ldr	r3, [r7, #20]
 80052e8:	f003 0301 	and.w	r3, r3, #1
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d1e4      	bne.n	80052ba <HAL_ETH_ReadPHYRegister+0x7a>
  }

  /* Get MACMIIDR value */
  *RegValue = (uint16_t)(heth->Instance->MACMIIDR);
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	695b      	ldr	r3, [r3, #20]
 80052f6:	b29b      	uxth	r3, r3
 80052f8:	461a      	mov	r2, r3
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	601a      	str	r2, [r3, #0]

  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	2201      	movs	r2, #1
 8005302:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Return function status */
  return HAL_OK;
 8005306:	2300      	movs	r3, #0
}
 8005308:	4618      	mov	r0, r3
 800530a:	3718      	adds	r7, #24
 800530c:	46bd      	mov	sp, r7
 800530e:	bd80      	pop	{r7, pc}

08005310 <HAL_ETH_WritePHYRegister>:
  *             More PHY register could be written depending on the used PHY
  * @param  RegValue the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t RegValue)
{
 8005310:	b580      	push	{r7, lr}
 8005312:	b086      	sub	sp, #24
 8005314:	af00      	add	r7, sp, #0
 8005316:	60f8      	str	r0, [r7, #12]
 8005318:	460b      	mov	r3, r1
 800531a:	607a      	str	r2, [r7, #4]
 800531c:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg1 = 0U;
 800531e:	2300      	movs	r3, #0
 8005320:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 8005322:	2300      	movs	r3, #0
 8005324:	613b      	str	r3, [r7, #16]

  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));

  /* Check the ETH peripheral state */
  if (heth->State == HAL_ETH_STATE_BUSY_WR)
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800532c:	b2db      	uxtb	r3, r3
 800532e:	2b42      	cmp	r3, #66	; 0x42
 8005330:	d101      	bne.n	8005336 <HAL_ETH_WritePHYRegister+0x26>
  {
    return HAL_BUSY;
 8005332:	2302      	movs	r3, #2
 8005334:	e04e      	b.n	80053d4 <HAL_ETH_WritePHYRegister+0xc4>
  }
  /* Set ETH HAL State to BUSY_WR */
  heth->State = HAL_ETH_STATE_BUSY_WR;
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	2242      	movs	r2, #66	; 0x42
 800533a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	691b      	ldr	r3, [r3, #16]
 8005344:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8005346:	697b      	ldr	r3, [r7, #20]
 8005348:	f003 031c 	and.w	r3, r3, #28
 800534c:	617b      	str	r3, [r7, #20]

  /* Prepare the MII register address value */
  tmpreg1 |= (((uint32_t)heth->Init.PhyAddress << 11U) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	8a1b      	ldrh	r3, [r3, #16]
 8005352:	02db      	lsls	r3, r3, #11
 8005354:	b29b      	uxth	r3, r3
 8005356:	697a      	ldr	r2, [r7, #20]
 8005358:	4313      	orrs	r3, r2
 800535a:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);              /* Set the PHY register address */
 800535c:	897b      	ldrh	r3, [r7, #10]
 800535e:	019b      	lsls	r3, r3, #6
 8005360:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 8005364:	697a      	ldr	r2, [r7, #20]
 8005366:	4313      	orrs	r3, r2
 8005368:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 800536a:	697b      	ldr	r3, [r7, #20]
 800536c:	f043 0302 	orr.w	r3, r3, #2
 8005370:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
 8005372:	697b      	ldr	r3, [r7, #20]
 8005374:	f043 0301 	orr.w	r3, r3, #1
 8005378:	617b      	str	r3, [r7, #20]

  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	b29a      	uxth	r2, r3
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	615a      	str	r2, [r3, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	697a      	ldr	r2, [r7, #20]
 800538a:	611a      	str	r2, [r3, #16]

  /* Get tick */
  tickstart = HAL_GetTick();
 800538c:	f7fd fa72 	bl	8002874 <HAL_GetTick>
 8005390:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8005392:	e015      	b.n	80053c0 <HAL_ETH_WritePHYRegister+0xb0>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_WRITE_TO)
 8005394:	f7fd fa6e 	bl	8002874 <HAL_GetTick>
 8005398:	4602      	mov	r2, r0
 800539a:	693b      	ldr	r3, [r7, #16]
 800539c:	1ad3      	subs	r3, r2, r3
 800539e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80053a2:	d309      	bcc.n	80053b8 <HAL_ETH_WritePHYRegister+0xa8>
    {
      heth->State = HAL_ETH_STATE_READY;
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	2201      	movs	r2, #1
 80053a8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	2200      	movs	r2, #0
 80053b0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

      return HAL_TIMEOUT;
 80053b4:	2303      	movs	r3, #3
 80053b6:	e00d      	b.n	80053d4 <HAL_ETH_WritePHYRegister+0xc4>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	691b      	ldr	r3, [r3, #16]
 80053be:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 80053c0:	697b      	ldr	r3, [r7, #20]
 80053c2:	f003 0301 	and.w	r3, r3, #1
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d1e4      	bne.n	8005394 <HAL_ETH_WritePHYRegister+0x84>
  }

  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	2201      	movs	r2, #1
 80053ce:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Return function status */
  return HAL_OK;
 80053d2:	2300      	movs	r3, #0
}
 80053d4:	4618      	mov	r0, r3
 80053d6:	3718      	adds	r7, #24
 80053d8:	46bd      	mov	sp, r7
 80053da:	bd80      	pop	{r7, pc}

080053dc <HAL_ETH_Start>:
 * @param  heth pointer to a ETH_HandleTypeDef structure that contains
 *         the configuration information for ETHERNET module
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_ETH_Start(ETH_HandleTypeDef *heth)
{
 80053dc:	b580      	push	{r7, lr}
 80053de:	b082      	sub	sp, #8
 80053e0:	af00      	add	r7, sp, #0
 80053e2:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80053ea:	2b01      	cmp	r3, #1
 80053ec:	d101      	bne.n	80053f2 <HAL_ETH_Start+0x16>
 80053ee:	2302      	movs	r3, #2
 80053f0:	e01f      	b.n	8005432 <HAL_ETH_Start+0x56>
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	2201      	movs	r2, #1
 80053f6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	2202      	movs	r2, #2
 80053fe:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Enable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionEnable(heth);
 8005402:	6878      	ldr	r0, [r7, #4]
 8005404:	f000 fb42 	bl	8005a8c <ETH_MACTransmissionEnable>

  /* Enable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionEnable(heth);
 8005408:	6878      	ldr	r0, [r7, #4]
 800540a:	f000 fb79 	bl	8005b00 <ETH_MACReceptionEnable>

  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 800540e:	6878      	ldr	r0, [r7, #4]
 8005410:	f000 fc0c 	bl	8005c2c <ETH_FlushTransmitFIFO>

  /* Start DMA transmission */
  ETH_DMATransmissionEnable(heth);
 8005414:	6878      	ldr	r0, [r7, #4]
 8005416:	f000 fbad 	bl	8005b74 <ETH_DMATransmissionEnable>

  /* Start DMA reception */
  ETH_DMAReceptionEnable(heth);
 800541a:	6878      	ldr	r0, [r7, #4]
 800541c:	f000 fbd8 	bl	8005bd0 <ETH_DMAReceptionEnable>

  /* Set the ETH state to READY*/
  heth->State = HAL_ETH_STATE_READY;
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	2201      	movs	r2, #1
 8005424:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	2200      	movs	r2, #0
 800542c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Return function status */
  return HAL_OK;
 8005430:	2300      	movs	r3, #0
}
 8005432:	4618      	mov	r0, r3
 8005434:	3708      	adds	r7, #8
 8005436:	46bd      	mov	sp, r7
 8005438:	bd80      	pop	{r7, pc}

0800543a <HAL_ETH_Stop>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop(ETH_HandleTypeDef *heth)
{
 800543a:	b580      	push	{r7, lr}
 800543c:	b082      	sub	sp, #8
 800543e:	af00      	add	r7, sp, #0
 8005440:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005448:	2b01      	cmp	r3, #1
 800544a:	d101      	bne.n	8005450 <HAL_ETH_Stop+0x16>
 800544c:	2302      	movs	r3, #2
 800544e:	e01f      	b.n	8005490 <HAL_ETH_Stop+0x56>
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	2201      	movs	r2, #1
 8005454:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	2202      	movs	r2, #2
 800545c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Stop DMA transmission */
  ETH_DMATransmissionDisable(heth);
 8005460:	6878      	ldr	r0, [r7, #4]
 8005462:	f000 fb9e 	bl	8005ba2 <ETH_DMATransmissionDisable>

  /* Stop DMA reception */
  ETH_DMAReceptionDisable(heth);
 8005466:	6878      	ldr	r0, [r7, #4]
 8005468:	f000 fbc9 	bl	8005bfe <ETH_DMAReceptionDisable>

  /* Disable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionDisable(heth);
 800546c:	6878      	ldr	r0, [r7, #4]
 800546e:	f000 fb64 	bl	8005b3a <ETH_MACReceptionDisable>

  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 8005472:	6878      	ldr	r0, [r7, #4]
 8005474:	f000 fbda 	bl	8005c2c <ETH_FlushTransmitFIFO>

  /* Disable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionDisable(heth);
 8005478:	6878      	ldr	r0, [r7, #4]
 800547a:	f000 fb24 	bl	8005ac6 <ETH_MACTransmissionDisable>

  /* Set the ETH state*/
  heth->State = HAL_ETH_STATE_READY;
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	2201      	movs	r2, #1
 8005482:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	2200      	movs	r2, #0
 800548a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Return function status */
  return HAL_OK;
 800548e:	2300      	movs	r3, #0
}
 8005490:	4618      	mov	r0, r3
 8005492:	3708      	adds	r7, #8
 8005494:	46bd      	mov	sp, r7
 8005496:	bd80      	pop	{r7, pc}

08005498 <HAL_ETH_ConfigMAC>:
  *         the configuration information for ETHERNET module
  * @param  macconf MAC Configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ConfigMAC(ETH_HandleTypeDef *heth, ETH_MACInitTypeDef *macconf)
{
 8005498:	b580      	push	{r7, lr}
 800549a:	b084      	sub	sp, #16
 800549c:	af00      	add	r7, sp, #0
 800549e:	6078      	str	r0, [r7, #4]
 80054a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0U;
 80054a2:	2300      	movs	r3, #0
 80054a4:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(heth);
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80054ac:	2b01      	cmp	r3, #1
 80054ae:	d101      	bne.n	80054b4 <HAL_ETH_ConfigMAC+0x1c>
 80054b0:	2302      	movs	r3, #2
 80054b2:	e0e4      	b.n	800567e <HAL_ETH_ConfigMAC+0x1e6>
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	2201      	movs	r2, #1
 80054b8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	2202      	movs	r2, #2
 80054c0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  assert_param(IS_ETH_SPEED(heth->Init.Speed));
  assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));

  if (macconf != NULL)
 80054c4:	683b      	ldr	r3, [r7, #0]
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	f000 80b1 	beq.w	800562e <HAL_ETH_ConfigMAC+0x196>
    assert_param(IS_ETH_VLAN_TAG_COMPARISON(macconf->VLANTagComparison));
    assert_param(IS_ETH_VLAN_TAG_IDENTIFIER(macconf->VLANTagIdentifier));

    /*------------------------ ETHERNET MACCR Configuration --------------------*/
    /* Get the ETHERNET MACCR value */
    tmpreg1 = (heth->Instance)->MACCR;
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	60fb      	str	r3, [r7, #12]
    /* Clear WD, PCE, PS, TE and RE bits */
    tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 80054d4:	68fa      	ldr	r2, [r7, #12]
 80054d6:	4b6c      	ldr	r3, [pc, #432]	; (8005688 <HAL_ETH_ConfigMAC+0x1f0>)
 80054d8:	4013      	ands	r3, r2
 80054da:	60fb      	str	r3, [r7, #12]

    tmpreg1 |= (uint32_t)(macconf->Watchdog |
 80054dc:	683b      	ldr	r3, [r7, #0]
 80054de:	681a      	ldr	r2, [r3, #0]
                          macconf->Jabber |
 80054e0:	683b      	ldr	r3, [r7, #0]
 80054e2:	685b      	ldr	r3, [r3, #4]
    tmpreg1 |= (uint32_t)(macconf->Watchdog |
 80054e4:	431a      	orrs	r2, r3
                          macconf->InterFrameGap |
 80054e6:	683b      	ldr	r3, [r7, #0]
 80054e8:	689b      	ldr	r3, [r3, #8]
                          macconf->Jabber |
 80054ea:	431a      	orrs	r2, r3
                          macconf->CarrierSense |
 80054ec:	683b      	ldr	r3, [r7, #0]
 80054ee:	68db      	ldr	r3, [r3, #12]
                          macconf->InterFrameGap |
 80054f0:	431a      	orrs	r2, r3
                          (heth->Init).Speed |
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	689b      	ldr	r3, [r3, #8]
                          macconf->CarrierSense |
 80054f6:	431a      	orrs	r2, r3
                          macconf->ReceiveOwn |
 80054f8:	683b      	ldr	r3, [r7, #0]
 80054fa:	691b      	ldr	r3, [r3, #16]
                          (heth->Init).Speed |
 80054fc:	431a      	orrs	r2, r3
                          macconf->LoopbackMode |
 80054fe:	683b      	ldr	r3, [r7, #0]
 8005500:	695b      	ldr	r3, [r3, #20]
                          macconf->ReceiveOwn |
 8005502:	431a      	orrs	r2, r3
                          (heth->Init).DuplexMode |
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	68db      	ldr	r3, [r3, #12]
                          macconf->LoopbackMode |
 8005508:	431a      	orrs	r2, r3
                          macconf->ChecksumOffload |
 800550a:	683b      	ldr	r3, [r7, #0]
 800550c:	699b      	ldr	r3, [r3, #24]
                          (heth->Init).DuplexMode |
 800550e:	431a      	orrs	r2, r3
                          macconf->RetryTransmission |
 8005510:	683b      	ldr	r3, [r7, #0]
 8005512:	69db      	ldr	r3, [r3, #28]
                          macconf->ChecksumOffload |
 8005514:	431a      	orrs	r2, r3
                          macconf->AutomaticPadCRCStrip |
 8005516:	683b      	ldr	r3, [r7, #0]
 8005518:	6a1b      	ldr	r3, [r3, #32]
                          macconf->RetryTransmission |
 800551a:	431a      	orrs	r2, r3
                          macconf->BackOffLimit |
 800551c:	683b      	ldr	r3, [r7, #0]
 800551e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                          macconf->AutomaticPadCRCStrip |
 8005520:	431a      	orrs	r2, r3
                          macconf->DeferralCheck);
 8005522:	683b      	ldr	r3, [r7, #0]
 8005524:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                          macconf->BackOffLimit |
 8005526:	4313      	orrs	r3, r2
    tmpreg1 |= (uint32_t)(macconf->Watchdog |
 8005528:	68fa      	ldr	r2, [r7, #12]
 800552a:	4313      	orrs	r3, r2
 800552c:	60fb      	str	r3, [r7, #12]

    /* Write to ETHERNET MACCR */
    (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	68fa      	ldr	r2, [r7, #12]
 8005534:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800553e:	2001      	movs	r0, #1
 8005540:	f7fd f9a2 	bl	8002888 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	68fa      	ldr	r2, [r7, #12]
 800554a:	601a      	str	r2, [r3, #0]

    /*----------------------- ETHERNET MACFFR Configuration --------------------*/
    /* Write to ETHERNET MACFFR */
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll |
 800554c:	683b      	ldr	r3, [r7, #0]
 800554e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
                                          macconf->SourceAddrFilter |
 8005550:	683b      	ldr	r3, [r7, #0]
 8005552:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll |
 8005554:	431a      	orrs	r2, r3
                                          macconf->PassControlFrames |
 8005556:	683b      	ldr	r3, [r7, #0]
 8005558:	6b5b      	ldr	r3, [r3, #52]	; 0x34
                                          macconf->SourceAddrFilter |
 800555a:	431a      	orrs	r2, r3
                                          macconf->BroadcastFramesReception |
 800555c:	683b      	ldr	r3, [r7, #0]
 800555e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                          macconf->PassControlFrames |
 8005560:	431a      	orrs	r2, r3
                                          macconf->DestinationAddrFilter |
 8005562:	683b      	ldr	r3, [r7, #0]
 8005564:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                                          macconf->BroadcastFramesReception |
 8005566:	431a      	orrs	r2, r3
                                          macconf->PromiscuousMode |
 8005568:	683b      	ldr	r3, [r7, #0]
 800556a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                                          macconf->DestinationAddrFilter |
 800556c:	431a      	orrs	r2, r3
                                          macconf->MulticastFramesFilter |
 800556e:	683b      	ldr	r3, [r7, #0]
 8005570:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                                          macconf->PromiscuousMode |
 8005572:	ea42 0103 	orr.w	r1, r2, r3
                                          macconf->UnicastFramesFilter);
 8005576:	683b      	ldr	r3, [r7, #0]
 8005578:	6c9a      	ldr	r2, [r3, #72]	; 0x48
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll |
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
                                          macconf->MulticastFramesFilter |
 800557e:	430a      	orrs	r2, r1
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll |
 8005580:	605a      	str	r2, [r3, #4]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACFFR;
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	685b      	ldr	r3, [r3, #4]
 8005588:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800558a:	2001      	movs	r0, #1
 800558c:	f7fd f97c 	bl	8002888 <HAL_Delay>
    (heth->Instance)->MACFFR = tmpreg1;
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	68fa      	ldr	r2, [r7, #12]
 8005596:	605a      	str	r2, [r3, #4]

    /*--------------- ETHERNET MACHTHR and MACHTLR Configuration ---------------*/
    /* Write to ETHERNET MACHTHR */
    (heth->Instance)->MACHTHR = (uint32_t)macconf->HashTableHigh;
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	683a      	ldr	r2, [r7, #0]
 800559e:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80055a0:	609a      	str	r2, [r3, #8]

    /* Write to ETHERNET MACHTLR */
    (heth->Instance)->MACHTLR = (uint32_t)macconf->HashTableLow;
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	683a      	ldr	r2, [r7, #0]
 80055a8:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80055aa:	60da      	str	r2, [r3, #12]
    /*----------------------- ETHERNET MACFCR Configuration --------------------*/

    /* Get the ETHERNET MACFCR value */
    tmpreg1 = (heth->Instance)->MACFCR;
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	699b      	ldr	r3, [r3, #24]
 80055b2:	60fb      	str	r3, [r7, #12]
    /* Clear xx bits */
    tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 80055b4:	68fa      	ldr	r2, [r7, #12]
 80055b6:	f64f 7341 	movw	r3, #65345	; 0xff41
 80055ba:	4013      	ands	r3, r2
 80055bc:	60fb      	str	r3, [r7, #12]

    tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80055be:	683b      	ldr	r3, [r7, #0]
 80055c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80055c2:	041a      	lsls	r2, r3, #16
                          macconf->ZeroQuantaPause |
 80055c4:	683b      	ldr	r3, [r7, #0]
 80055c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
    tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80055c8:	431a      	orrs	r2, r3
                          macconf->PauseLowThreshold |
 80055ca:	683b      	ldr	r3, [r7, #0]
 80055cc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
                          macconf->ZeroQuantaPause |
 80055ce:	431a      	orrs	r2, r3
                          macconf->UnicastPauseFrameDetect |
 80055d0:	683b      	ldr	r3, [r7, #0]
 80055d2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
                          macconf->PauseLowThreshold |
 80055d4:	431a      	orrs	r2, r3
                          macconf->ReceiveFlowControl |
 80055d6:	683b      	ldr	r3, [r7, #0]
 80055d8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
                          macconf->UnicastPauseFrameDetect |
 80055da:	431a      	orrs	r2, r3
                          macconf->TransmitFlowControl);
 80055dc:	683b      	ldr	r3, [r7, #0]
 80055de:	6e9b      	ldr	r3, [r3, #104]	; 0x68
                          macconf->ReceiveFlowControl |
 80055e0:	4313      	orrs	r3, r2
    tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80055e2:	68fa      	ldr	r2, [r7, #12]
 80055e4:	4313      	orrs	r3, r2
 80055e6:	60fb      	str	r3, [r7, #12]

    /* Write to ETHERNET MACFCR */
    (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	68fa      	ldr	r2, [r7, #12]
 80055ee:	619a      	str	r2, [r3, #24]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACFCR;
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	699b      	ldr	r3, [r3, #24]
 80055f6:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80055f8:	2001      	movs	r0, #1
 80055fa:	f7fd f945 	bl	8002888 <HAL_Delay>
    (heth->Instance)->MACFCR = tmpreg1;
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	68fa      	ldr	r2, [r7, #12]
 8005604:	619a      	str	r2, [r3, #24]

    /*----------------------- ETHERNET MACVLANTR Configuration -----------------*/
    (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison |
 8005606:	683b      	ldr	r3, [r7, #0]
 8005608:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
                                             macconf->VLANTagIdentifier);
 800560a:	683b      	ldr	r3, [r7, #0]
 800560c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
    (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison |
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	430a      	orrs	r2, r1
 8005614:	61da      	str	r2, [r3, #28]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACVLANTR;
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	69db      	ldr	r3, [r3, #28]
 800561c:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800561e:	2001      	movs	r0, #1
 8005620:	f7fd f932 	bl	8002888 <HAL_Delay>
    (heth->Instance)->MACVLANTR = tmpreg1;
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	68fa      	ldr	r2, [r7, #12]
 800562a:	61da      	str	r2, [r3, #28]
 800562c:	e01e      	b.n	800566c <HAL_ETH_ConfigMAC+0x1d4>
  }
  else /* macconf == NULL : here we just configure Speed and Duplex mode */
  {
    /*------------------------ ETHERNET MACCR Configuration --------------------*/
    /* Get the ETHERNET MACCR value */
    tmpreg1 = (heth->Instance)->MACCR;
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	60fb      	str	r3, [r7, #12]

    /* Clear FES and DM bits */
    tmpreg1 &= ~(0x00004800U);
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 800563c:	60fb      	str	r3, [r7, #12]

    tmpreg1 |= (uint32_t)(heth->Init.Speed | heth->Init.DuplexMode);
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	689a      	ldr	r2, [r3, #8]
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	68db      	ldr	r3, [r3, #12]
 8005646:	4313      	orrs	r3, r2
 8005648:	68fa      	ldr	r2, [r7, #12]
 800564a:	4313      	orrs	r3, r2
 800564c:	60fb      	str	r3, [r7, #12]

    /* Write to ETHERNET MACCR */
    (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	68fa      	ldr	r2, [r7, #12]
 8005654:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account:
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800565e:	2001      	movs	r0, #1
 8005660:	f7fd f912 	bl	8002888 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	68fa      	ldr	r2, [r7, #12]
 800566a:	601a      	str	r2, [r3, #0]
  }

  /* Set the ETH state to Ready */
  heth->State = HAL_ETH_STATE_READY;
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	2201      	movs	r2, #1
 8005670:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	2200      	movs	r2, #0
 8005678:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Return function status */
  return HAL_OK;
 800567c:	2300      	movs	r3, #0
}
 800567e:	4618      	mov	r0, r3
 8005680:	3710      	adds	r7, #16
 8005682:	46bd      	mov	sp, r7
 8005684:	bd80      	pop	{r7, pc}
 8005686:	bf00      	nop
 8005688:	ff20810f 	.word	0xff20810f

0800568c <ETH_MACDMAConfig>:
  *         the configuration information for ETHERNET module
  * @param  err Ethernet Init error
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth, uint32_t err)
{
 800568c:	b580      	push	{r7, lr}
 800568e:	b0b0      	sub	sp, #192	; 0xc0
 8005690:	af00      	add	r7, sp, #0
 8005692:	6078      	str	r0, [r7, #4]
 8005694:	6039      	str	r1, [r7, #0]
  ETH_MACInitTypeDef macinit;
  ETH_DMAInitTypeDef dmainit;
  uint32_t tmpreg1 = 0U;
 8005696:	2300      	movs	r3, #0
 8005698:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

  if (err != ETH_SUCCESS) /* Auto-negotiation failed */
 800569c:	683b      	ldr	r3, [r7, #0]
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d007      	beq.n	80056b2 <ETH_MACDMAConfig+0x26>
  {
    /* Set Ethernet duplex mode to Full-duplex */
    (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80056a8:	60da      	str	r2, [r3, #12]

    /* Set Ethernet speed to 100M */
    (heth->Init).Speed = ETH_SPEED_100M;
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80056b0:	609a      	str	r2, [r3, #8]
  }

  /* Ethernet MAC default initialization **************************************/
  macinit.Watchdog = ETH_WATCHDOG_ENABLE;
 80056b2:	2300      	movs	r3, #0
 80056b4:	64bb      	str	r3, [r7, #72]	; 0x48
  macinit.Jabber = ETH_JABBER_ENABLE;
 80056b6:	2300      	movs	r3, #0
 80056b8:	64fb      	str	r3, [r7, #76]	; 0x4c
  macinit.InterFrameGap = ETH_INTERFRAMEGAP_96BIT;
 80056ba:	2300      	movs	r3, #0
 80056bc:	653b      	str	r3, [r7, #80]	; 0x50
  macinit.CarrierSense = ETH_CARRIERSENCE_ENABLE;
 80056be:	2300      	movs	r3, #0
 80056c0:	657b      	str	r3, [r7, #84]	; 0x54
  macinit.ReceiveOwn = ETH_RECEIVEOWN_ENABLE;
 80056c2:	2300      	movs	r3, #0
 80056c4:	65bb      	str	r3, [r7, #88]	; 0x58
  macinit.LoopbackMode = ETH_LOOPBACKMODE_DISABLE;
 80056c6:	2300      	movs	r3, #0
 80056c8:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (heth->Init.ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	69db      	ldr	r3, [r3, #28]
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d103      	bne.n	80056da <ETH_MACDMAConfig+0x4e>
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_ENABLE;
 80056d2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80056d6:	663b      	str	r3, [r7, #96]	; 0x60
 80056d8:	e001      	b.n	80056de <ETH_MACDMAConfig+0x52>
  }
  else
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_DISABLE;
 80056da:	2300      	movs	r3, #0
 80056dc:	663b      	str	r3, [r7, #96]	; 0x60
  }
  macinit.RetryTransmission = ETH_RETRYTRANSMISSION_DISABLE;
 80056de:	f44f 7300 	mov.w	r3, #512	; 0x200
 80056e2:	667b      	str	r3, [r7, #100]	; 0x64
  macinit.AutomaticPadCRCStrip = ETH_AUTOMATICPADCRCSTRIP_DISABLE;
 80056e4:	2300      	movs	r3, #0
 80056e6:	66bb      	str	r3, [r7, #104]	; 0x68
  macinit.BackOffLimit = ETH_BACKOFFLIMIT_10;
 80056e8:	2300      	movs	r3, #0
 80056ea:	66fb      	str	r3, [r7, #108]	; 0x6c
  macinit.DeferralCheck = ETH_DEFFERRALCHECK_DISABLE;
 80056ec:	2300      	movs	r3, #0
 80056ee:	673b      	str	r3, [r7, #112]	; 0x70
  macinit.ReceiveAll = ETH_RECEIVEAll_DISABLE;
 80056f0:	2300      	movs	r3, #0
 80056f2:	677b      	str	r3, [r7, #116]	; 0x74
  macinit.SourceAddrFilter = ETH_SOURCEADDRFILTER_DISABLE;
 80056f4:	2300      	movs	r3, #0
 80056f6:	67bb      	str	r3, [r7, #120]	; 0x78
  macinit.PassControlFrames = ETH_PASSCONTROLFRAMES_BLOCKALL;
 80056f8:	2340      	movs	r3, #64	; 0x40
 80056fa:	67fb      	str	r3, [r7, #124]	; 0x7c
  macinit.BroadcastFramesReception = ETH_BROADCASTFRAMESRECEPTION_ENABLE;
 80056fc:	2300      	movs	r3, #0
 80056fe:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  macinit.DestinationAddrFilter = ETH_DESTINATIONADDRFILTER_NORMAL;
 8005702:	2300      	movs	r3, #0
 8005704:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macinit.PromiscuousMode = ETH_PROMISCUOUS_MODE_DISABLE;
 8005708:	2300      	movs	r3, #0
 800570a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macinit.MulticastFramesFilter = ETH_MULTICASTFRAMESFILTER_PERFECT;
 800570e:	2300      	movs	r3, #0
 8005710:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  macinit.UnicastFramesFilter = ETH_UNICASTFRAMESFILTER_PERFECT;
 8005714:	2300      	movs	r3, #0
 8005716:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  macinit.HashTableHigh = 0x0U;
 800571a:	2300      	movs	r3, #0
 800571c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  macinit.HashTableLow = 0x0U;
 8005720:	2300      	movs	r3, #0
 8005722:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  macinit.PauseTime = 0x0U;
 8005726:	2300      	movs	r3, #0
 8005728:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  macinit.ZeroQuantaPause = ETH_ZEROQUANTAPAUSE_DISABLE;
 800572c:	2380      	movs	r3, #128	; 0x80
 800572e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  macinit.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8005732:	2300      	movs	r3, #0
 8005734:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  macinit.UnicastPauseFrameDetect = ETH_UNICASTPAUSEFRAMEDETECT_DISABLE;
 8005738:	2300      	movs	r3, #0
 800573a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  macinit.ReceiveFlowControl = ETH_RECEIVEFLOWCONTROL_DISABLE;
 800573e:	2300      	movs	r3, #0
 8005740:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  macinit.TransmitFlowControl = ETH_TRANSMITFLOWCONTROL_DISABLE;
 8005744:	2300      	movs	r3, #0
 8005746:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  macinit.VLANTagComparison = ETH_VLANTAGCOMPARISON_16BIT;
 800574a:	2300      	movs	r3, #0
 800574c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  macinit.VLANTagIdentifier = 0x0U;
 8005750:	2300      	movs	r3, #0
 8005752:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8005760:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005764:	4bac      	ldr	r3, [pc, #688]	; (8005a18 <ETH_MACDMAConfig+0x38c>)
 8005766:	4013      	ands	r3, r2
 8005768:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Set the IPCO bit according to ETH ChecksumOffload value */
  /* Set the DR bit according to ETH RetryTransmission value */
  /* Set the ACS bit according to ETH AutomaticPadCRCStrip value */
  /* Set the BL bit according to ETH BackOffLimit value */
  /* Set the DC bit according to ETH DeferralCheck value */
  tmpreg1 |= (uint32_t)(macinit.Watchdog |
 800576c:	6cba      	ldr	r2, [r7, #72]	; 0x48
                        macinit.Jabber |
 800576e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  tmpreg1 |= (uint32_t)(macinit.Watchdog |
 8005770:	431a      	orrs	r2, r3
                        macinit.InterFrameGap |
 8005772:	6d3b      	ldr	r3, [r7, #80]	; 0x50
                        macinit.Jabber |
 8005774:	431a      	orrs	r2, r3
                        macinit.CarrierSense |
 8005776:	6d7b      	ldr	r3, [r7, #84]	; 0x54
                        macinit.InterFrameGap |
 8005778:	431a      	orrs	r2, r3
                        (heth->Init).Speed |
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	689b      	ldr	r3, [r3, #8]
                        macinit.CarrierSense |
 800577e:	431a      	orrs	r2, r3
                        macinit.ReceiveOwn |
 8005780:	6dbb      	ldr	r3, [r7, #88]	; 0x58
                        (heth->Init).Speed |
 8005782:	431a      	orrs	r2, r3
                        macinit.LoopbackMode |
 8005784:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
                        macinit.ReceiveOwn |
 8005786:	431a      	orrs	r2, r3
                        (heth->Init).DuplexMode |
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	68db      	ldr	r3, [r3, #12]
                        macinit.LoopbackMode |
 800578c:	431a      	orrs	r2, r3
                        macinit.ChecksumOffload |
 800578e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
                        (heth->Init).DuplexMode |
 8005790:	431a      	orrs	r2, r3
                        macinit.RetryTransmission |
 8005792:	6e7b      	ldr	r3, [r7, #100]	; 0x64
                        macinit.ChecksumOffload |
 8005794:	431a      	orrs	r2, r3
                        macinit.AutomaticPadCRCStrip |
 8005796:	6ebb      	ldr	r3, [r7, #104]	; 0x68
                        macinit.RetryTransmission |
 8005798:	431a      	orrs	r2, r3
                        macinit.BackOffLimit |
 800579a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
                        macinit.AutomaticPadCRCStrip |
 800579c:	431a      	orrs	r2, r3
                        macinit.DeferralCheck);
 800579e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
                        macinit.BackOffLimit |
 80057a0:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)(macinit.Watchdog |
 80057a2:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80057a6:	4313      	orrs	r3, r2
 80057a8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80057b4:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80057c0:	2001      	movs	r0, #1
 80057c2:	f7fd f861 	bl	8002888 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80057ce:	601a      	str	r2, [r3, #0]
  /* Set the DAIF bit according to ETH DestinationAddrFilter value */
  /* Set the PR bit according to ETH PromiscuousMode value */
  /* Set the PM, HMC and HPF bits according to ETH MulticastFramesFilter value */
  /* Set the HUC and HPF bits according to ETH UnicastFramesFilter value */
  /* Write to ETHERNET MACFFR */
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll |
 80057d0:	6f7a      	ldr	r2, [r7, #116]	; 0x74
                                        macinit.SourceAddrFilter |
 80057d2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll |
 80057d4:	431a      	orrs	r2, r3
                                        macinit.PassControlFrames |
 80057d6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
                                        macinit.SourceAddrFilter |
 80057d8:	431a      	orrs	r2, r3
                                        macinit.BroadcastFramesReception |
 80057da:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
                                        macinit.PassControlFrames |
 80057de:	431a      	orrs	r2, r3
                                        macinit.DestinationAddrFilter |
 80057e0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
                                        macinit.BroadcastFramesReception |
 80057e4:	431a      	orrs	r2, r3
                                        macinit.PromiscuousMode |
 80057e6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
                                        macinit.DestinationAddrFilter |
 80057ea:	431a      	orrs	r2, r3
                                        macinit.MulticastFramesFilter |
 80057ec:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
                                        macinit.PromiscuousMode |
 80057f0:	ea42 0103 	orr.w	r1, r2, r3
                                        macinit.UnicastFramesFilter);
 80057f4:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll |
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
                                        macinit.MulticastFramesFilter |
 80057fc:	430a      	orrs	r2, r1
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll |
 80057fe:	605a      	str	r2, [r3, #4]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFFR;
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	685b      	ldr	r3, [r3, #4]
 8005806:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800580a:	2001      	movs	r0, #1
 800580c:	f7fd f83c 	bl	8002888 <HAL_Delay>
  (heth->Instance)->MACFFR = tmpreg1;
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005818:	605a      	str	r2, [r3, #4]

  /*--------------- ETHERNET MACHTHR and MACHTLR Configuration --------------*/
  /* Write to ETHERNET MACHTHR */
  (heth->Instance)->MACHTHR = (uint32_t)macinit.HashTableHigh;
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005822:	609a      	str	r2, [r3, #8]

  /* Write to ETHERNET MACHTLR */
  (heth->Instance)->MACHTLR = (uint32_t)macinit.HashTableLow;
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 800582c:	60da      	str	r2, [r3, #12]
  /*----------------------- ETHERNET MACFCR Configuration -------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	699b      	ldr	r3, [r3, #24]
 8005834:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8005838:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800583c:	f64f 7341 	movw	r3, #65345	; 0xff41
 8005840:	4013      	ands	r3, r2
 8005842:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Set the DZPQ bit according to ETH ZeroQuantaPause value */
  /* Set the PLT bit according to ETH PauseLowThreshold value */
  /* Set the UP bit according to ETH UnicastPauseFrameDetect value */
  /* Set the RFE bit according to ETH ReceiveFlowControl value */
  /* Set the TFE bit according to ETH TransmitFlowControl value */
  tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) |
 8005846:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800584a:	041a      	lsls	r2, r3, #16
                        macinit.ZeroQuantaPause |
 800584c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
  tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) |
 8005850:	431a      	orrs	r2, r3
                        macinit.PauseLowThreshold |
 8005852:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
                        macinit.ZeroQuantaPause |
 8005856:	431a      	orrs	r2, r3
                        macinit.UnicastPauseFrameDetect |
 8005858:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
                        macinit.PauseLowThreshold |
 800585c:	431a      	orrs	r2, r3
                        macinit.ReceiveFlowControl |
 800585e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
                        macinit.UnicastPauseFrameDetect |
 8005862:	431a      	orrs	r2, r3
                        macinit.TransmitFlowControl);
 8005864:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
                        macinit.ReceiveFlowControl |
 8005868:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) |
 800586a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800586e:	4313      	orrs	r3, r2
 8005870:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800587c:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	699b      	ldr	r3, [r3, #24]
 8005884:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8005888:	2001      	movs	r0, #1
 800588a:	f7fc fffd 	bl	8002888 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005896:	619a      	str	r2, [r3, #24]

  /*----------------------- ETHERNET MACVLANTR Configuration ----------------*/
  /* Set the ETV bit according to ETH VLANTagComparison value */
  /* Set the VL bit according to ETH VLANTagIdentifier value */
  (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison |
 8005898:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
                                           macinit.VLANTagIdentifier);
 800589c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
  (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison |
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	430a      	orrs	r2, r1
 80058a6:	61da      	str	r2, [r3, #28]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACVLANTR;
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	69db      	ldr	r3, [r3, #28]
 80058ae:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80058b2:	2001      	movs	r0, #1
 80058b4:	f7fc ffe8 	bl	8002888 <HAL_Delay>
  (heth->Instance)->MACVLANTR = tmpreg1;
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80058c0:	61da      	str	r2, [r3, #28]

  /* Ethernet DMA default initialization ************************************/
  dmainit.DropTCPIPChecksumErrorFrame = ETH_DROPTCPIPCHECKSUMERRORFRAME_ENABLE;
 80058c2:	2300      	movs	r3, #0
 80058c4:	60bb      	str	r3, [r7, #8]
  dmainit.ReceiveStoreForward = ETH_RECEIVESTOREFORWARD_ENABLE;
 80058c6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80058ca:	60fb      	str	r3, [r7, #12]
  dmainit.FlushReceivedFrame = ETH_FLUSHRECEIVEDFRAME_ENABLE;
 80058cc:	2300      	movs	r3, #0
 80058ce:	613b      	str	r3, [r7, #16]
  dmainit.TransmitStoreForward = ETH_TRANSMITSTOREFORWARD_ENABLE;
 80058d0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80058d4:	617b      	str	r3, [r7, #20]
  dmainit.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 80058d6:	2300      	movs	r3, #0
 80058d8:	61bb      	str	r3, [r7, #24]
  dmainit.ForwardErrorFrames = ETH_FORWARDERRORFRAMES_DISABLE;
 80058da:	2300      	movs	r3, #0
 80058dc:	61fb      	str	r3, [r7, #28]
  dmainit.ForwardUndersizedGoodFrames = ETH_FORWARDUNDERSIZEDGOODFRAMES_DISABLE;
 80058de:	2300      	movs	r3, #0
 80058e0:	623b      	str	r3, [r7, #32]
  dmainit.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 80058e2:	2300      	movs	r3, #0
 80058e4:	627b      	str	r3, [r7, #36]	; 0x24
  dmainit.SecondFrameOperate = ETH_SECONDFRAMEOPERARTE_ENABLE;
 80058e6:	2304      	movs	r3, #4
 80058e8:	62bb      	str	r3, [r7, #40]	; 0x28
  dmainit.AddressAlignedBeats = ETH_ADDRESSALIGNEDBEATS_ENABLE;
 80058ea:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80058ee:	62fb      	str	r3, [r7, #44]	; 0x2c
  dmainit.FixedBurst = ETH_FIXEDBURST_ENABLE;
 80058f0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80058f4:	633b      	str	r3, [r7, #48]	; 0x30
  dmainit.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 80058f6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80058fa:	637b      	str	r3, [r7, #52]	; 0x34
  dmainit.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 80058fc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005900:	63bb      	str	r3, [r7, #56]	; 0x38
  dmainit.EnhancedDescriptorFormat = ETH_DMAENHANCEDDESCRIPTOR_ENABLE;
 8005902:	2380      	movs	r3, #128	; 0x80
 8005904:	63fb      	str	r3, [r7, #60]	; 0x3c
  dmainit.DescriptorSkipLength = 0x0U;
 8005906:	2300      	movs	r3, #0
 8005908:	643b      	str	r3, [r7, #64]	; 0x40
  dmainit.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 800590a:	2300      	movs	r3, #0
 800590c:	647b      	str	r3, [r7, #68]	; 0x44

  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005916:	3318      	adds	r3, #24
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 800591e:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005922:	4b3e      	ldr	r3, [pc, #248]	; (8005a1c <ETH_MACDMAConfig+0x390>)
 8005924:	4013      	ands	r3, r2
 8005926:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Set the TTC bit according to ETH TransmitThresholdControl value */
  /* Set the FEF bit according to ETH ForwardErrorFrames value */
  /* Set the FUF bit according to ETH ForwardUndersizedGoodFrames value */
  /* Set the RTC bit according to ETH ReceiveThresholdControl value */
  /* Set the OSF bit according to ETH SecondFrameOperate value */
  tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame |
 800592a:	68ba      	ldr	r2, [r7, #8]
                        dmainit.ReceiveStoreForward |
 800592c:	68fb      	ldr	r3, [r7, #12]
  tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame |
 800592e:	431a      	orrs	r2, r3
                        dmainit.FlushReceivedFrame |
 8005930:	693b      	ldr	r3, [r7, #16]
                        dmainit.ReceiveStoreForward |
 8005932:	431a      	orrs	r2, r3
                        dmainit.TransmitStoreForward |
 8005934:	697b      	ldr	r3, [r7, #20]
                        dmainit.FlushReceivedFrame |
 8005936:	431a      	orrs	r2, r3
                        dmainit.TransmitThresholdControl |
 8005938:	69bb      	ldr	r3, [r7, #24]
                        dmainit.TransmitStoreForward |
 800593a:	431a      	orrs	r2, r3
                        dmainit.ForwardErrorFrames |
 800593c:	69fb      	ldr	r3, [r7, #28]
                        dmainit.TransmitThresholdControl |
 800593e:	431a      	orrs	r2, r3
                        dmainit.ForwardUndersizedGoodFrames |
 8005940:	6a3b      	ldr	r3, [r7, #32]
                        dmainit.ForwardErrorFrames |
 8005942:	431a      	orrs	r2, r3
                        dmainit.ReceiveThresholdControl |
 8005944:	6a7b      	ldr	r3, [r7, #36]	; 0x24
                        dmainit.ForwardUndersizedGoodFrames |
 8005946:	431a      	orrs	r2, r3
                        dmainit.SecondFrameOperate);
 8005948:	6abb      	ldr	r3, [r7, #40]	; 0x28
                        dmainit.ReceiveThresholdControl |
 800594a:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame |
 800594c:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005950:	4313      	orrs	r3, r2
 8005952:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800595e:	3318      	adds	r3, #24
 8005960:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005964:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800596e:	3318      	adds	r3, #24
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8005976:	2001      	movs	r0, #1
 8005978:	f7fc ff86 	bl	8002888 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005984:	3318      	adds	r3, #24
 8005986:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800598a:	601a      	str	r2, [r3, #0]
  /* Set the RPBL and 4*PBL bits according to ETH RxDMABurstLength value */
  /* Set the PBL and 4*PBL bits according to ETH TxDMABurstLength value */
  /* Set the Enhanced DMA descriptors bit according to ETH EnhancedDescriptorFormat value*/
  /* Set the DSL bit according to ETH DesciptorSkipLength value */
  /* Set the PR and DA bits according to ETH DMAArbitration value */
  (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats |
 800598c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
                                        dmainit.FixedBurst |
 800598e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats |
 8005990:	431a      	orrs	r2, r3
                                        dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 8005992:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                        dmainit.FixedBurst |
 8005994:	431a      	orrs	r2, r3
                                        dmainit.TxDMABurstLength |
 8005996:	6bbb      	ldr	r3, [r7, #56]	; 0x38
                                        dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 8005998:	431a      	orrs	r2, r3
                                        dmainit.EnhancedDescriptorFormat |
 800599a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
                                        dmainit.TxDMABurstLength |
 800599c:	431a      	orrs	r2, r3
                                        (dmainit.DescriptorSkipLength << 2U) |
 800599e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80059a0:	009b      	lsls	r3, r3, #2
                                        dmainit.EnhancedDescriptorFormat |
 80059a2:	431a      	orrs	r2, r3
                                        dmainit.DMAArbitration |
 80059a4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
                                        (dmainit.DescriptorSkipLength << 2U) |
 80059a6:	431a      	orrs	r2, r3
  (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats |
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80059b0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80059b4:	601a      	str	r2, [r3, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80059c4:	2001      	movs	r0, #1
 80059c6:	f7fc ff5f 	bl	8002888 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80059d2:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80059d6:	601a      	str	r2, [r3, #0]

  if ((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	699b      	ldr	r3, [r3, #24]
 80059dc:	2b01      	cmp	r3, #1
 80059de:	d10f      	bne.n	8005a00 <ETH_MACDMAConfig+0x374>
  {
    /* Enable the Ethernet Rx Interrupt */
    __HAL_ETH_DMA_ENABLE_IT((heth), ETH_DMA_IT_NIS | ETH_DMA_IT_R);
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80059e8:	331c      	adds	r3, #28
 80059ea:	681a      	ldr	r2, [r3, #0]
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80059f4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80059f8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80059fc:	331c      	adds	r3, #28
 80059fe:	601a      	str	r2, [r3, #0]
  }

  /* Initialize MAC address in ethernet MAC */
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	695b      	ldr	r3, [r3, #20]
 8005a04:	461a      	mov	r2, r3
 8005a06:	2100      	movs	r1, #0
 8005a08:	6878      	ldr	r0, [r7, #4]
 8005a0a:	f000 f809 	bl	8005a20 <ETH_MACAddressConfig>
}
 8005a0e:	bf00      	nop
 8005a10:	37c0      	adds	r7, #192	; 0xc0
 8005a12:	46bd      	mov	sp, r7
 8005a14:	bd80      	pop	{r7, pc}
 8005a16:	bf00      	nop
 8005a18:	ff20810f 	.word	0xff20810f
 8005a1c:	f8de3f23 	.word	0xf8de3f23

08005a20 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8005a20:	b480      	push	{r7}
 8005a22:	b087      	sub	sp, #28
 8005a24:	af00      	add	r7, sp, #0
 8005a26:	60f8      	str	r0, [r7, #12]
 8005a28:	60b9      	str	r1, [r7, #8]
 8005a2a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ETH_MAC_ADDRESS0123(MacAddr));

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	3305      	adds	r3, #5
 8005a30:	781b      	ldrb	r3, [r3, #0]
 8005a32:	021b      	lsls	r3, r3, #8
 8005a34:	687a      	ldr	r2, [r7, #4]
 8005a36:	3204      	adds	r2, #4
 8005a38:	7812      	ldrb	r2, [r2, #0]
 8005a3a:	4313      	orrs	r3, r2
 8005a3c:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8005a3e:	68ba      	ldr	r2, [r7, #8]
 8005a40:	4b10      	ldr	r3, [pc, #64]	; (8005a84 <ETH_MACAddressConfig+0x64>)
 8005a42:	4413      	add	r3, r2
 8005a44:	461a      	mov	r2, r3
 8005a46:	697b      	ldr	r3, [r7, #20]
 8005a48:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	3303      	adds	r3, #3
 8005a4e:	781b      	ldrb	r3, [r3, #0]
 8005a50:	061a      	lsls	r2, r3, #24
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	3302      	adds	r3, #2
 8005a56:	781b      	ldrb	r3, [r3, #0]
 8005a58:	041b      	lsls	r3, r3, #16
 8005a5a:	431a      	orrs	r2, r3
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	3301      	adds	r3, #1
 8005a60:	781b      	ldrb	r3, [r3, #0]
 8005a62:	021b      	lsls	r3, r3, #8
 8005a64:	4313      	orrs	r3, r2
 8005a66:	687a      	ldr	r2, [r7, #4]
 8005a68:	7812      	ldrb	r2, [r2, #0]
 8005a6a:	4313      	orrs	r3, r2
 8005a6c:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8005a6e:	68ba      	ldr	r2, [r7, #8]
 8005a70:	4b05      	ldr	r3, [pc, #20]	; (8005a88 <ETH_MACAddressConfig+0x68>)
 8005a72:	4413      	add	r3, r2
 8005a74:	461a      	mov	r2, r3
 8005a76:	697b      	ldr	r3, [r7, #20]
 8005a78:	6013      	str	r3, [r2, #0]
}
 8005a7a:	bf00      	nop
 8005a7c:	371c      	adds	r7, #28
 8005a7e:	46bd      	mov	sp, r7
 8005a80:	bc80      	pop	{r7}
 8005a82:	4770      	bx	lr
 8005a84:	40028040 	.word	0x40028040
 8005a88:	40028044 	.word	0x40028044

08005a8c <ETH_MACTransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_MACTransmissionEnable(ETH_HandleTypeDef *heth)
{
 8005a8c:	b580      	push	{r7, lr}
 8005a8e:	b084      	sub	sp, #16
 8005a90:	af00      	add	r7, sp, #0
 8005a92:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8005a94:	2300      	movs	r3, #0
 8005a96:	60fb      	str	r3, [r7, #12]

  /* Enable the MAC transmission */
  (heth->Instance)->MACCR |= ETH_MACCR_TE;
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	681a      	ldr	r2, [r3, #0]
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	f042 0208 	orr.w	r2, r2, #8
 8005aa6:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8005ab0:	2001      	movs	r0, #1
 8005ab2:	f000 f8e5 	bl	8005c80 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	68fa      	ldr	r2, [r7, #12]
 8005abc:	601a      	str	r2, [r3, #0]
}
 8005abe:	bf00      	nop
 8005ac0:	3710      	adds	r7, #16
 8005ac2:	46bd      	mov	sp, r7
 8005ac4:	bd80      	pop	{r7, pc}

08005ac6 <ETH_MACTransmissionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_MACTransmissionDisable(ETH_HandleTypeDef *heth)
{
 8005ac6:	b580      	push	{r7, lr}
 8005ac8:	b084      	sub	sp, #16
 8005aca:	af00      	add	r7, sp, #0
 8005acc:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8005ace:	2300      	movs	r3, #0
 8005ad0:	60fb      	str	r3, [r7, #12]

  /* Disable the MAC transmission */
  (heth->Instance)->MACCR &= ~ETH_MACCR_TE;
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	681a      	ldr	r2, [r3, #0]
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	f022 0208 	bic.w	r2, r2, #8
 8005ae0:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8005aea:	2001      	movs	r0, #1
 8005aec:	f000 f8c8 	bl	8005c80 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	68fa      	ldr	r2, [r7, #12]
 8005af6:	601a      	str	r2, [r3, #0]
}
 8005af8:	bf00      	nop
 8005afa:	3710      	adds	r7, #16
 8005afc:	46bd      	mov	sp, r7
 8005afe:	bd80      	pop	{r7, pc}

08005b00 <ETH_MACReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_MACReceptionEnable(ETH_HandleTypeDef *heth)
{
 8005b00:	b580      	push	{r7, lr}
 8005b02:	b084      	sub	sp, #16
 8005b04:	af00      	add	r7, sp, #0
 8005b06:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8005b08:	2300      	movs	r3, #0
 8005b0a:	60fb      	str	r3, [r7, #12]

  /* Enable the MAC reception */
  (heth->Instance)->MACCR |= ETH_MACCR_RE;
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	681a      	ldr	r2, [r3, #0]
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	f042 0204 	orr.w	r2, r2, #4
 8005b1a:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8005b24:	2001      	movs	r0, #1
 8005b26:	f000 f8ab 	bl	8005c80 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	68fa      	ldr	r2, [r7, #12]
 8005b30:	601a      	str	r2, [r3, #0]
}
 8005b32:	bf00      	nop
 8005b34:	3710      	adds	r7, #16
 8005b36:	46bd      	mov	sp, r7
 8005b38:	bd80      	pop	{r7, pc}

08005b3a <ETH_MACReceptionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_MACReceptionDisable(ETH_HandleTypeDef *heth)
{
 8005b3a:	b580      	push	{r7, lr}
 8005b3c:	b084      	sub	sp, #16
 8005b3e:	af00      	add	r7, sp, #0
 8005b40:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8005b42:	2300      	movs	r3, #0
 8005b44:	60fb      	str	r3, [r7, #12]

  /* Disable the MAC reception */
  (heth->Instance)->MACCR &= ~ETH_MACCR_RE;
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	681a      	ldr	r2, [r3, #0]
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	f022 0204 	bic.w	r2, r2, #4
 8005b54:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8005b5e:	2001      	movs	r0, #1
 8005b60:	f000 f88e 	bl	8005c80 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	68fa      	ldr	r2, [r7, #12]
 8005b6a:	601a      	str	r2, [r3, #0]
}
 8005b6c:	bf00      	nop
 8005b6e:	3710      	adds	r7, #16
 8005b70:	46bd      	mov	sp, r7
 8005b72:	bd80      	pop	{r7, pc}

08005b74 <ETH_DMATransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATransmissionEnable(ETH_HandleTypeDef *heth)
{
 8005b74:	b480      	push	{r7}
 8005b76:	b083      	sub	sp, #12
 8005b78:	af00      	add	r7, sp, #0
 8005b7a:	6078      	str	r0, [r7, #4]
  /* Enable the DMA transmission */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_ST;
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005b84:	3318      	adds	r3, #24
 8005b86:	681a      	ldr	r2, [r3, #0]
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005b90:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005b94:	3318      	adds	r3, #24
 8005b96:	601a      	str	r2, [r3, #0]
}
 8005b98:	bf00      	nop
 8005b9a:	370c      	adds	r7, #12
 8005b9c:	46bd      	mov	sp, r7
 8005b9e:	bc80      	pop	{r7}
 8005ba0:	4770      	bx	lr

08005ba2 <ETH_DMATransmissionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATransmissionDisable(ETH_HandleTypeDef *heth)
{
 8005ba2:	b480      	push	{r7}
 8005ba4:	b083      	sub	sp, #12
 8005ba6:	af00      	add	r7, sp, #0
 8005ba8:	6078      	str	r0, [r7, #4]
  /* Disable the DMA transmission */
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_ST;
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005bb2:	3318      	adds	r3, #24
 8005bb4:	681a      	ldr	r2, [r3, #0]
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005bbe:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005bc2:	3318      	adds	r3, #24
 8005bc4:	601a      	str	r2, [r3, #0]
}
 8005bc6:	bf00      	nop
 8005bc8:	370c      	adds	r7, #12
 8005bca:	46bd      	mov	sp, r7
 8005bcc:	bc80      	pop	{r7}
 8005bce:	4770      	bx	lr

08005bd0 <ETH_DMAReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMAReceptionEnable(ETH_HandleTypeDef *heth)
{
 8005bd0:	b480      	push	{r7}
 8005bd2:	b083      	sub	sp, #12
 8005bd4:	af00      	add	r7, sp, #0
 8005bd6:	6078      	str	r0, [r7, #4]
  /* Enable the DMA reception */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_SR;
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005be0:	3318      	adds	r3, #24
 8005be2:	681a      	ldr	r2, [r3, #0]
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	f042 0202 	orr.w	r2, r2, #2
 8005bec:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005bf0:	3318      	adds	r3, #24
 8005bf2:	601a      	str	r2, [r3, #0]
}
 8005bf4:	bf00      	nop
 8005bf6:	370c      	adds	r7, #12
 8005bf8:	46bd      	mov	sp, r7
 8005bfa:	bc80      	pop	{r7}
 8005bfc:	4770      	bx	lr

08005bfe <ETH_DMAReceptionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMAReceptionDisable(ETH_HandleTypeDef *heth)
{
 8005bfe:	b480      	push	{r7}
 8005c00:	b083      	sub	sp, #12
 8005c02:	af00      	add	r7, sp, #0
 8005c04:	6078      	str	r0, [r7, #4]
  /* Disable the DMA reception */
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_SR;
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005c0e:	3318      	adds	r3, #24
 8005c10:	681a      	ldr	r2, [r3, #0]
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	f022 0202 	bic.w	r2, r2, #2
 8005c1a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005c1e:	3318      	adds	r3, #24
 8005c20:	601a      	str	r2, [r3, #0]
}
 8005c22:	bf00      	nop
 8005c24:	370c      	adds	r7, #12
 8005c26:	46bd      	mov	sp, r7
 8005c28:	bc80      	pop	{r7}
 8005c2a:	4770      	bx	lr

08005c2c <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 8005c2c:	b580      	push	{r7, lr}
 8005c2e:	b084      	sub	sp, #16
 8005c30:	af00      	add	r7, sp, #0
 8005c32:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8005c34:	2300      	movs	r3, #0
 8005c36:	60fb      	str	r3, [r7, #12]

  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005c40:	3318      	adds	r3, #24
 8005c42:	681a      	ldr	r2, [r3, #0]
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8005c4c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005c50:	3318      	adds	r3, #24
 8005c52:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005c5c:	3318      	adds	r3, #24
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8005c62:	2001      	movs	r0, #1
 8005c64:	f000 f80c 	bl	8005c80 <ETH_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	68fa      	ldr	r2, [r7, #12]
 8005c6e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005c72:	3318      	adds	r3, #24
 8005c74:	601a      	str	r2, [r3, #0]
}
 8005c76:	bf00      	nop
 8005c78:	3710      	adds	r7, #16
 8005c7a:	46bd      	mov	sp, r7
 8005c7c:	bd80      	pop	{r7, pc}
	...

08005c80 <ETH_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay specifies the delay time length, in milliseconds.
  * @retval None
  */
static void ETH_Delay(uint32_t mdelay)
{
 8005c80:	b480      	push	{r7}
 8005c82:	b085      	sub	sp, #20
 8005c84:	af00      	add	r7, sp, #0
 8005c86:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005c88:	4b0a      	ldr	r3, [pc, #40]	; (8005cb4 <ETH_Delay+0x34>)
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	4a0a      	ldr	r2, [pc, #40]	; (8005cb8 <ETH_Delay+0x38>)
 8005c8e:	fba2 2303 	umull	r2, r3, r2, r3
 8005c92:	0a5b      	lsrs	r3, r3, #9
 8005c94:	687a      	ldr	r2, [r7, #4]
 8005c96:	fb02 f303 	mul.w	r3, r2, r3
 8005c9a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8005c9c:	bf00      	nop
  }
  while (Delay --);
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	1e5a      	subs	r2, r3, #1
 8005ca2:	60fa      	str	r2, [r7, #12]
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d1f9      	bne.n	8005c9c <ETH_Delay+0x1c>
}
 8005ca8:	bf00      	nop
 8005caa:	3714      	adds	r7, #20
 8005cac:	46bd      	mov	sp, r7
 8005cae:	bc80      	pop	{r7}
 8005cb0:	4770      	bx	lr
 8005cb2:	bf00      	nop
 8005cb4:	20000004 	.word	0x20000004
 8005cb8:	10624dd3 	.word	0x10624dd3

08005cbc <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8005cbc:	b580      	push	{r7, lr}
 8005cbe:	b086      	sub	sp, #24
 8005cc0:	af00      	add	r7, sp, #0
 8005cc2:	60f8      	str	r0, [r7, #12]
 8005cc4:	60b9      	str	r1, [r7, #8]
 8005cc6:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8005cca:	2301      	movs	r3, #1
 8005ccc:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8005cce:	4b23      	ldr	r3, [pc, #140]	; (8005d5c <HAL_FLASH_Program+0xa0>)
 8005cd0:	7e1b      	ldrb	r3, [r3, #24]
 8005cd2:	2b01      	cmp	r3, #1
 8005cd4:	d101      	bne.n	8005cda <HAL_FLASH_Program+0x1e>
 8005cd6:	2302      	movs	r3, #2
 8005cd8:	e03b      	b.n	8005d52 <HAL_FLASH_Program+0x96>
 8005cda:	4b20      	ldr	r3, [pc, #128]	; (8005d5c <HAL_FLASH_Program+0xa0>)
 8005cdc:	2201      	movs	r2, #1
 8005cde:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005ce0:	f24c 3050 	movw	r0, #50000	; 0xc350
 8005ce4:	f000 f87a 	bl	8005ddc <FLASH_WaitForLastOperation>
 8005ce8:	4603      	mov	r3, r0
 8005cea:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 8005cec:	7dfb      	ldrb	r3, [r7, #23]
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d12b      	bne.n	8005d4a <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d105      	bne.n	8005d04 <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8005cf8:	783b      	ldrb	r3, [r7, #0]
 8005cfa:	4619      	mov	r1, r3
 8005cfc:	68b8      	ldr	r0, [r7, #8]
 8005cfe:	f000 f921 	bl	8005f44 <FLASH_Program_Byte>
 8005d02:	e016      	b.n	8005d32 <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	2b01      	cmp	r3, #1
 8005d08:	d105      	bne.n	8005d16 <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8005d0a:	883b      	ldrh	r3, [r7, #0]
 8005d0c:	4619      	mov	r1, r3
 8005d0e:	68b8      	ldr	r0, [r7, #8]
 8005d10:	f000 f8f6 	bl	8005f00 <FLASH_Program_HalfWord>
 8005d14:	e00d      	b.n	8005d32 <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	2b02      	cmp	r3, #2
 8005d1a:	d105      	bne.n	8005d28 <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8005d1c:	683b      	ldr	r3, [r7, #0]
 8005d1e:	4619      	mov	r1, r3
 8005d20:	68b8      	ldr	r0, [r7, #8]
 8005d22:	f000 f8cb 	bl	8005ebc <FLASH_Program_Word>
 8005d26:	e004      	b.n	8005d32 <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8005d28:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005d2c:	68b8      	ldr	r0, [r7, #8]
 8005d2e:	f000 f895 	bl	8005e5c <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005d32:	f24c 3050 	movw	r0, #50000	; 0xc350
 8005d36:	f000 f851 	bl	8005ddc <FLASH_WaitForLastOperation>
 8005d3a:	4603      	mov	r3, r0
 8005d3c:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 8005d3e:	4b08      	ldr	r3, [pc, #32]	; (8005d60 <HAL_FLASH_Program+0xa4>)
 8005d40:	691b      	ldr	r3, [r3, #16]
 8005d42:	4a07      	ldr	r2, [pc, #28]	; (8005d60 <HAL_FLASH_Program+0xa4>)
 8005d44:	f023 0301 	bic.w	r3, r3, #1
 8005d48:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8005d4a:	4b04      	ldr	r3, [pc, #16]	; (8005d5c <HAL_FLASH_Program+0xa0>)
 8005d4c:	2200      	movs	r2, #0
 8005d4e:	761a      	strb	r2, [r3, #24]
  
  return status;
 8005d50:	7dfb      	ldrb	r3, [r7, #23]
}
 8005d52:	4618      	mov	r0, r3
 8005d54:	3718      	adds	r7, #24
 8005d56:	46bd      	mov	sp, r7
 8005d58:	bd80      	pop	{r7, pc}
 8005d5a:	bf00      	nop
 8005d5c:	20001110 	.word	0x20001110
 8005d60:	40023c00 	.word	0x40023c00

08005d64 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8005d64:	b480      	push	{r7}
 8005d66:	b083      	sub	sp, #12
 8005d68:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8005d6a:	2300      	movs	r3, #0
 8005d6c:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8005d6e:	4b0b      	ldr	r3, [pc, #44]	; (8005d9c <HAL_FLASH_Unlock+0x38>)
 8005d70:	691b      	ldr	r3, [r3, #16]
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	da0b      	bge.n	8005d8e <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8005d76:	4b09      	ldr	r3, [pc, #36]	; (8005d9c <HAL_FLASH_Unlock+0x38>)
 8005d78:	4a09      	ldr	r2, [pc, #36]	; (8005da0 <HAL_FLASH_Unlock+0x3c>)
 8005d7a:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8005d7c:	4b07      	ldr	r3, [pc, #28]	; (8005d9c <HAL_FLASH_Unlock+0x38>)
 8005d7e:	4a09      	ldr	r2, [pc, #36]	; (8005da4 <HAL_FLASH_Unlock+0x40>)
 8005d80:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8005d82:	4b06      	ldr	r3, [pc, #24]	; (8005d9c <HAL_FLASH_Unlock+0x38>)
 8005d84:	691b      	ldr	r3, [r3, #16]
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	da01      	bge.n	8005d8e <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8005d8a:	2301      	movs	r3, #1
 8005d8c:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8005d8e:	79fb      	ldrb	r3, [r7, #7]
}
 8005d90:	4618      	mov	r0, r3
 8005d92:	370c      	adds	r7, #12
 8005d94:	46bd      	mov	sp, r7
 8005d96:	bc80      	pop	{r7}
 8005d98:	4770      	bx	lr
 8005d9a:	bf00      	nop
 8005d9c:	40023c00 	.word	0x40023c00
 8005da0:	45670123 	.word	0x45670123
 8005da4:	cdef89ab 	.word	0xcdef89ab

08005da8 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8005da8:	b480      	push	{r7}
 8005daa:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8005dac:	4b05      	ldr	r3, [pc, #20]	; (8005dc4 <HAL_FLASH_Lock+0x1c>)
 8005dae:	691b      	ldr	r3, [r3, #16]
 8005db0:	4a04      	ldr	r2, [pc, #16]	; (8005dc4 <HAL_FLASH_Lock+0x1c>)
 8005db2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005db6:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8005db8:	2300      	movs	r3, #0
}
 8005dba:	4618      	mov	r0, r3
 8005dbc:	46bd      	mov	sp, r7
 8005dbe:	bc80      	pop	{r7}
 8005dc0:	4770      	bx	lr
 8005dc2:	bf00      	nop
 8005dc4:	40023c00 	.word	0x40023c00

08005dc8 <HAL_FLASH_GetError>:
  *            @arg HAL_FLASH_ERROR_PGA: FLASH Programming Alignment error flag
  *            @arg HAL_FLASH_ERROR_WRP: FLASH Write protected error flag
  *            @arg HAL_FLASH_ERROR_OPERATION: FLASH operation Error flag 
  */
uint32_t HAL_FLASH_GetError(void)
{ 
 8005dc8:	b480      	push	{r7}
 8005dca:	af00      	add	r7, sp, #0
   return pFlash.ErrorCode;
 8005dcc:	4b02      	ldr	r3, [pc, #8]	; (8005dd8 <HAL_FLASH_GetError+0x10>)
 8005dce:	69db      	ldr	r3, [r3, #28]
}  
 8005dd0:	4618      	mov	r0, r3
 8005dd2:	46bd      	mov	sp, r7
 8005dd4:	bc80      	pop	{r7}
 8005dd6:	4770      	bx	lr
 8005dd8:	20001110 	.word	0x20001110

08005ddc <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8005ddc:	b580      	push	{r7, lr}
 8005dde:	b084      	sub	sp, #16
 8005de0:	af00      	add	r7, sp, #0
 8005de2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005de4:	2300      	movs	r3, #0
 8005de6:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8005de8:	4b1a      	ldr	r3, [pc, #104]	; (8005e54 <FLASH_WaitForLastOperation+0x78>)
 8005dea:	2200      	movs	r2, #0
 8005dec:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8005dee:	f7fc fd41 	bl	8002874 <HAL_GetTick>
 8005df2:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8005df4:	e010      	b.n	8005e18 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005dfc:	d00c      	beq.n	8005e18 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d007      	beq.n	8005e14 <FLASH_WaitForLastOperation+0x38>
 8005e04:	f7fc fd36 	bl	8002874 <HAL_GetTick>
 8005e08:	4602      	mov	r2, r0
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	1ad3      	subs	r3, r2, r3
 8005e0e:	687a      	ldr	r2, [r7, #4]
 8005e10:	429a      	cmp	r2, r3
 8005e12:	d201      	bcs.n	8005e18 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8005e14:	2303      	movs	r3, #3
 8005e16:	e019      	b.n	8005e4c <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8005e18:	4b0f      	ldr	r3, [pc, #60]	; (8005e58 <FLASH_WaitForLastOperation+0x7c>)
 8005e1a:	68db      	ldr	r3, [r3, #12]
 8005e1c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d1e8      	bne.n	8005df6 <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8005e24:	4b0c      	ldr	r3, [pc, #48]	; (8005e58 <FLASH_WaitForLastOperation+0x7c>)
 8005e26:	68db      	ldr	r3, [r3, #12]
 8005e28:	f003 0301 	and.w	r3, r3, #1
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d002      	beq.n	8005e36 <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8005e30:	4b09      	ldr	r3, [pc, #36]	; (8005e58 <FLASH_WaitForLastOperation+0x7c>)
 8005e32:	2201      	movs	r2, #1
 8005e34:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8005e36:	4b08      	ldr	r3, [pc, #32]	; (8005e58 <FLASH_WaitForLastOperation+0x7c>)
 8005e38:	68db      	ldr	r3, [r3, #12]
 8005e3a:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d003      	beq.n	8005e4a <FLASH_WaitForLastOperation+0x6e>
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8005e42:	f000 f89f 	bl	8005f84 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8005e46:	2301      	movs	r3, #1
 8005e48:	e000      	b.n	8005e4c <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8005e4a:	2300      	movs	r3, #0
  
}  
 8005e4c:	4618      	mov	r0, r3
 8005e4e:	3710      	adds	r7, #16
 8005e50:	46bd      	mov	sp, r7
 8005e52:	bd80      	pop	{r7, pc}
 8005e54:	20001110 	.word	0x20001110
 8005e58:	40023c00 	.word	0x40023c00

08005e5c <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8005e5c:	b490      	push	{r4, r7}
 8005e5e:	b084      	sub	sp, #16
 8005e60:	af00      	add	r7, sp, #0
 8005e62:	60f8      	str	r0, [r7, #12]
 8005e64:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8005e68:	4b13      	ldr	r3, [pc, #76]	; (8005eb8 <FLASH_Program_DoubleWord+0x5c>)
 8005e6a:	691b      	ldr	r3, [r3, #16]
 8005e6c:	4a12      	ldr	r2, [pc, #72]	; (8005eb8 <FLASH_Program_DoubleWord+0x5c>)
 8005e6e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005e72:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8005e74:	4b10      	ldr	r3, [pc, #64]	; (8005eb8 <FLASH_Program_DoubleWord+0x5c>)
 8005e76:	691b      	ldr	r3, [r3, #16]
 8005e78:	4a0f      	ldr	r2, [pc, #60]	; (8005eb8 <FLASH_Program_DoubleWord+0x5c>)
 8005e7a:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8005e7e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8005e80:	4b0d      	ldr	r3, [pc, #52]	; (8005eb8 <FLASH_Program_DoubleWord+0x5c>)
 8005e82:	691b      	ldr	r3, [r3, #16]
 8005e84:	4a0c      	ldr	r2, [pc, #48]	; (8005eb8 <FLASH_Program_DoubleWord+0x5c>)
 8005e86:	f043 0301 	orr.w	r3, r3, #1
 8005e8a:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	683a      	ldr	r2, [r7, #0]
 8005e90:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8005e92:	f3bf 8f6f 	isb	sy
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 8005e96:	e9d7 1200 	ldrd	r1, r2, [r7]
 8005e9a:	f04f 0300 	mov.w	r3, #0
 8005e9e:	f04f 0400 	mov.w	r4, #0
 8005ea2:	0013      	movs	r3, r2
 8005ea4:	2400      	movs	r4, #0
 8005ea6:	68fa      	ldr	r2, [r7, #12]
 8005ea8:	3204      	adds	r2, #4
 8005eaa:	6013      	str	r3, [r2, #0]
}
 8005eac:	bf00      	nop
 8005eae:	3710      	adds	r7, #16
 8005eb0:	46bd      	mov	sp, r7
 8005eb2:	bc90      	pop	{r4, r7}
 8005eb4:	4770      	bx	lr
 8005eb6:	bf00      	nop
 8005eb8:	40023c00 	.word	0x40023c00

08005ebc <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8005ebc:	b480      	push	{r7}
 8005ebe:	b083      	sub	sp, #12
 8005ec0:	af00      	add	r7, sp, #0
 8005ec2:	6078      	str	r0, [r7, #4]
 8005ec4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8005ec6:	4b0d      	ldr	r3, [pc, #52]	; (8005efc <FLASH_Program_Word+0x40>)
 8005ec8:	691b      	ldr	r3, [r3, #16]
 8005eca:	4a0c      	ldr	r2, [pc, #48]	; (8005efc <FLASH_Program_Word+0x40>)
 8005ecc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005ed0:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8005ed2:	4b0a      	ldr	r3, [pc, #40]	; (8005efc <FLASH_Program_Word+0x40>)
 8005ed4:	691b      	ldr	r3, [r3, #16]
 8005ed6:	4a09      	ldr	r2, [pc, #36]	; (8005efc <FLASH_Program_Word+0x40>)
 8005ed8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005edc:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8005ede:	4b07      	ldr	r3, [pc, #28]	; (8005efc <FLASH_Program_Word+0x40>)
 8005ee0:	691b      	ldr	r3, [r3, #16]
 8005ee2:	4a06      	ldr	r2, [pc, #24]	; (8005efc <FLASH_Program_Word+0x40>)
 8005ee4:	f043 0301 	orr.w	r3, r3, #1
 8005ee8:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	683a      	ldr	r2, [r7, #0]
 8005eee:	601a      	str	r2, [r3, #0]
}
 8005ef0:	bf00      	nop
 8005ef2:	370c      	adds	r7, #12
 8005ef4:	46bd      	mov	sp, r7
 8005ef6:	bc80      	pop	{r7}
 8005ef8:	4770      	bx	lr
 8005efa:	bf00      	nop
 8005efc:	40023c00 	.word	0x40023c00

08005f00 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8005f00:	b480      	push	{r7}
 8005f02:	b083      	sub	sp, #12
 8005f04:	af00      	add	r7, sp, #0
 8005f06:	6078      	str	r0, [r7, #4]
 8005f08:	460b      	mov	r3, r1
 8005f0a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8005f0c:	4b0c      	ldr	r3, [pc, #48]	; (8005f40 <FLASH_Program_HalfWord+0x40>)
 8005f0e:	691b      	ldr	r3, [r3, #16]
 8005f10:	4a0b      	ldr	r2, [pc, #44]	; (8005f40 <FLASH_Program_HalfWord+0x40>)
 8005f12:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005f16:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8005f18:	4b09      	ldr	r3, [pc, #36]	; (8005f40 <FLASH_Program_HalfWord+0x40>)
 8005f1a:	691b      	ldr	r3, [r3, #16]
 8005f1c:	4a08      	ldr	r2, [pc, #32]	; (8005f40 <FLASH_Program_HalfWord+0x40>)
 8005f1e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005f22:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8005f24:	4b06      	ldr	r3, [pc, #24]	; (8005f40 <FLASH_Program_HalfWord+0x40>)
 8005f26:	691b      	ldr	r3, [r3, #16]
 8005f28:	4a05      	ldr	r2, [pc, #20]	; (8005f40 <FLASH_Program_HalfWord+0x40>)
 8005f2a:	f043 0301 	orr.w	r3, r3, #1
 8005f2e:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	887a      	ldrh	r2, [r7, #2]
 8005f34:	801a      	strh	r2, [r3, #0]
}
 8005f36:	bf00      	nop
 8005f38:	370c      	adds	r7, #12
 8005f3a:	46bd      	mov	sp, r7
 8005f3c:	bc80      	pop	{r7}
 8005f3e:	4770      	bx	lr
 8005f40:	40023c00 	.word	0x40023c00

08005f44 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8005f44:	b480      	push	{r7}
 8005f46:	b083      	sub	sp, #12
 8005f48:	af00      	add	r7, sp, #0
 8005f4a:	6078      	str	r0, [r7, #4]
 8005f4c:	460b      	mov	r3, r1
 8005f4e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8005f50:	4b0b      	ldr	r3, [pc, #44]	; (8005f80 <FLASH_Program_Byte+0x3c>)
 8005f52:	691b      	ldr	r3, [r3, #16]
 8005f54:	4a0a      	ldr	r2, [pc, #40]	; (8005f80 <FLASH_Program_Byte+0x3c>)
 8005f56:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005f5a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8005f5c:	4b08      	ldr	r3, [pc, #32]	; (8005f80 <FLASH_Program_Byte+0x3c>)
 8005f5e:	4a08      	ldr	r2, [pc, #32]	; (8005f80 <FLASH_Program_Byte+0x3c>)
 8005f60:	691b      	ldr	r3, [r3, #16]
 8005f62:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8005f64:	4b06      	ldr	r3, [pc, #24]	; (8005f80 <FLASH_Program_Byte+0x3c>)
 8005f66:	691b      	ldr	r3, [r3, #16]
 8005f68:	4a05      	ldr	r2, [pc, #20]	; (8005f80 <FLASH_Program_Byte+0x3c>)
 8005f6a:	f043 0301 	orr.w	r3, r3, #1
 8005f6e:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	78fa      	ldrb	r2, [r7, #3]
 8005f74:	701a      	strb	r2, [r3, #0]
}
 8005f76:	bf00      	nop
 8005f78:	370c      	adds	r7, #12
 8005f7a:	46bd      	mov	sp, r7
 8005f7c:	bc80      	pop	{r7}
 8005f7e:	4770      	bx	lr
 8005f80:	40023c00 	.word	0x40023c00

08005f84 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 8005f84:	b480      	push	{r7}
 8005f86:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8005f88:	4b27      	ldr	r3, [pc, #156]	; (8006028 <FLASH_SetErrorCode+0xa4>)
 8005f8a:	68db      	ldr	r3, [r3, #12]
 8005f8c:	f003 0310 	and.w	r3, r3, #16
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d008      	beq.n	8005fa6 <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8005f94:	4b25      	ldr	r3, [pc, #148]	; (800602c <FLASH_SetErrorCode+0xa8>)
 8005f96:	69db      	ldr	r3, [r3, #28]
 8005f98:	f043 0308 	orr.w	r3, r3, #8
 8005f9c:	4a23      	ldr	r2, [pc, #140]	; (800602c <FLASH_SetErrorCode+0xa8>)
 8005f9e:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8005fa0:	4b21      	ldr	r3, [pc, #132]	; (8006028 <FLASH_SetErrorCode+0xa4>)
 8005fa2:	2210      	movs	r2, #16
 8005fa4:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8005fa6:	4b20      	ldr	r3, [pc, #128]	; (8006028 <FLASH_SetErrorCode+0xa4>)
 8005fa8:	68db      	ldr	r3, [r3, #12]
 8005faa:	f003 0320 	and.w	r3, r3, #32
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d008      	beq.n	8005fc4 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8005fb2:	4b1e      	ldr	r3, [pc, #120]	; (800602c <FLASH_SetErrorCode+0xa8>)
 8005fb4:	69db      	ldr	r3, [r3, #28]
 8005fb6:	f043 0304 	orr.w	r3, r3, #4
 8005fba:	4a1c      	ldr	r2, [pc, #112]	; (800602c <FLASH_SetErrorCode+0xa8>)
 8005fbc:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8005fbe:	4b1a      	ldr	r3, [pc, #104]	; (8006028 <FLASH_SetErrorCode+0xa4>)
 8005fc0:	2220      	movs	r2, #32
 8005fc2:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8005fc4:	4b18      	ldr	r3, [pc, #96]	; (8006028 <FLASH_SetErrorCode+0xa4>)
 8005fc6:	68db      	ldr	r3, [r3, #12]
 8005fc8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d008      	beq.n	8005fe2 <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8005fd0:	4b16      	ldr	r3, [pc, #88]	; (800602c <FLASH_SetErrorCode+0xa8>)
 8005fd2:	69db      	ldr	r3, [r3, #28]
 8005fd4:	f043 0302 	orr.w	r3, r3, #2
 8005fd8:	4a14      	ldr	r2, [pc, #80]	; (800602c <FLASH_SetErrorCode+0xa8>)
 8005fda:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8005fdc:	4b12      	ldr	r3, [pc, #72]	; (8006028 <FLASH_SetErrorCode+0xa4>)
 8005fde:	2240      	movs	r2, #64	; 0x40
 8005fe0:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8005fe2:	4b11      	ldr	r3, [pc, #68]	; (8006028 <FLASH_SetErrorCode+0xa4>)
 8005fe4:	68db      	ldr	r3, [r3, #12]
 8005fe6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d008      	beq.n	8006000 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8005fee:	4b0f      	ldr	r3, [pc, #60]	; (800602c <FLASH_SetErrorCode+0xa8>)
 8005ff0:	69db      	ldr	r3, [r3, #28]
 8005ff2:	f043 0301 	orr.w	r3, r3, #1
 8005ff6:	4a0d      	ldr	r2, [pc, #52]	; (800602c <FLASH_SetErrorCode+0xa8>)
 8005ff8:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8005ffa:	4b0b      	ldr	r3, [pc, #44]	; (8006028 <FLASH_SetErrorCode+0xa4>)
 8005ffc:	2280      	movs	r2, #128	; 0x80
 8005ffe:	60da      	str	r2, [r3, #12]
  }
    
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8006000:	4b09      	ldr	r3, [pc, #36]	; (8006028 <FLASH_SetErrorCode+0xa4>)
 8006002:	68db      	ldr	r3, [r3, #12]
 8006004:	f003 0302 	and.w	r3, r3, #2
 8006008:	2b00      	cmp	r3, #0
 800600a:	d008      	beq.n	800601e <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 800600c:	4b07      	ldr	r3, [pc, #28]	; (800602c <FLASH_SetErrorCode+0xa8>)
 800600e:	69db      	ldr	r3, [r3, #28]
 8006010:	f043 0310 	orr.w	r3, r3, #16
 8006014:	4a05      	ldr	r2, [pc, #20]	; (800602c <FLASH_SetErrorCode+0xa8>)
 8006016:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8006018:	4b03      	ldr	r3, [pc, #12]	; (8006028 <FLASH_SetErrorCode+0xa4>)
 800601a:	2202      	movs	r2, #2
 800601c:	60da      	str	r2, [r3, #12]
  }
}
 800601e:	bf00      	nop
 8006020:	46bd      	mov	sp, r7
 8006022:	bc80      	pop	{r7}
 8006024:	4770      	bx	lr
 8006026:	bf00      	nop
 8006028:	40023c00 	.word	0x40023c00
 800602c:	20001110 	.word	0x20001110

08006030 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the sectors have been correctly erased)
  * 
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8006030:	b580      	push	{r7, lr}
 8006032:	b084      	sub	sp, #16
 8006034:	af00      	add	r7, sp, #0
 8006036:	6078      	str	r0, [r7, #4]
 8006038:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 800603a:	2301      	movs	r3, #1
 800603c:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 800603e:	2300      	movs	r3, #0
 8006040:	60bb      	str	r3, [r7, #8]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8006042:	4b31      	ldr	r3, [pc, #196]	; (8006108 <HAL_FLASHEx_Erase+0xd8>)
 8006044:	7e1b      	ldrb	r3, [r3, #24]
 8006046:	2b01      	cmp	r3, #1
 8006048:	d101      	bne.n	800604e <HAL_FLASHEx_Erase+0x1e>
 800604a:	2302      	movs	r3, #2
 800604c:	e058      	b.n	8006100 <HAL_FLASHEx_Erase+0xd0>
 800604e:	4b2e      	ldr	r3, [pc, #184]	; (8006108 <HAL_FLASHEx_Erase+0xd8>)
 8006050:	2201      	movs	r2, #1
 8006052:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8006054:	f24c 3050 	movw	r0, #50000	; 0xc350
 8006058:	f7ff fec0 	bl	8005ddc <FLASH_WaitForLastOperation>
 800605c:	4603      	mov	r3, r0
 800605e:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 8006060:	7bfb      	ldrb	r3, [r7, #15]
 8006062:	2b00      	cmp	r3, #0
 8006064:	d148      	bne.n	80060f8 <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 8006066:	683b      	ldr	r3, [r7, #0]
 8006068:	f04f 32ff 	mov.w	r2, #4294967295
 800606c:	601a      	str	r2, [r3, #0]
    
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	2b01      	cmp	r3, #1
 8006074:	d115      	bne.n	80060a2 <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	691b      	ldr	r3, [r3, #16]
 800607a:	b2da      	uxtb	r2, r3
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	685b      	ldr	r3, [r3, #4]
 8006080:	4619      	mov	r1, r3
 8006082:	4610      	mov	r0, r2
 8006084:	f000 f8da 	bl	800623c <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8006088:	f24c 3050 	movw	r0, #50000	; 0xc350
 800608c:	f7ff fea6 	bl	8005ddc <FLASH_WaitForLastOperation>
 8006090:	4603      	mov	r3, r0
 8006092:	73fb      	strb	r3, [r7, #15]
      
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8006094:	4b1d      	ldr	r3, [pc, #116]	; (800610c <HAL_FLASHEx_Erase+0xdc>)
 8006096:	691b      	ldr	r3, [r3, #16]
 8006098:	4a1c      	ldr	r2, [pc, #112]	; (800610c <HAL_FLASHEx_Erase+0xdc>)
 800609a:	f023 0304 	bic.w	r3, r3, #4
 800609e:	6113      	str	r3, [r2, #16]
 80060a0:	e028      	b.n	80060f4 <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	689b      	ldr	r3, [r3, #8]
 80060a6:	60bb      	str	r3, [r7, #8]
 80060a8:	e01c      	b.n	80060e4 <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	691b      	ldr	r3, [r3, #16]
 80060ae:	b2db      	uxtb	r3, r3
 80060b0:	4619      	mov	r1, r3
 80060b2:	68b8      	ldr	r0, [r7, #8]
 80060b4:	f000 f82c 	bl	8006110 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80060b8:	f24c 3050 	movw	r0, #50000	; 0xc350
 80060bc:	f7ff fe8e 	bl	8005ddc <FLASH_WaitForLastOperation>
 80060c0:	4603      	mov	r3, r0
 80060c2:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 80060c4:	4b11      	ldr	r3, [pc, #68]	; (800610c <HAL_FLASHEx_Erase+0xdc>)
 80060c6:	691b      	ldr	r3, [r3, #16]
 80060c8:	4a10      	ldr	r2, [pc, #64]	; (800610c <HAL_FLASHEx_Erase+0xdc>)
 80060ca:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 80060ce:	6113      	str	r3, [r2, #16]

        if(status != HAL_OK) 
 80060d0:	7bfb      	ldrb	r3, [r7, #15]
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d003      	beq.n	80060de <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 80060d6:	683b      	ldr	r3, [r7, #0]
 80060d8:	68ba      	ldr	r2, [r7, #8]
 80060da:	601a      	str	r2, [r3, #0]
          break;
 80060dc:	e00a      	b.n	80060f4 <HAL_FLASHEx_Erase+0xc4>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 80060de:	68bb      	ldr	r3, [r7, #8]
 80060e0:	3301      	adds	r3, #1
 80060e2:	60bb      	str	r3, [r7, #8]
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	68da      	ldr	r2, [r3, #12]
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	689b      	ldr	r3, [r3, #8]
 80060ec:	4413      	add	r3, r2
 80060ee:	68ba      	ldr	r2, [r7, #8]
 80060f0:	429a      	cmp	r2, r3
 80060f2:	d3da      	bcc.n	80060aa <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();    
 80060f4:	f000 f85e 	bl	80061b4 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80060f8:	4b03      	ldr	r3, [pc, #12]	; (8006108 <HAL_FLASHEx_Erase+0xd8>)
 80060fa:	2200      	movs	r2, #0
 80060fc:	761a      	strb	r2, [r3, #24]

  return status;
 80060fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8006100:	4618      	mov	r0, r3
 8006102:	3710      	adds	r7, #16
 8006104:	46bd      	mov	sp, r7
 8006106:	bd80      	pop	{r7, pc}
 8006108:	20001110 	.word	0x20001110
 800610c:	40023c00 	.word	0x40023c00

08006110 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  * 
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8006110:	b480      	push	{r7}
 8006112:	b087      	sub	sp, #28
 8006114:	af00      	add	r7, sp, #0
 8006116:	6078      	str	r0, [r7, #4]
 8006118:	460b      	mov	r3, r1
 800611a:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 800611c:	2300      	movs	r3, #0
 800611e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8006120:	78fb      	ldrb	r3, [r7, #3]
 8006122:	2b00      	cmp	r3, #0
 8006124:	d102      	bne.n	800612c <FLASH_Erase_Sector+0x1c>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 8006126:	2300      	movs	r3, #0
 8006128:	617b      	str	r3, [r7, #20]
 800612a:	e010      	b.n	800614e <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 800612c:	78fb      	ldrb	r3, [r7, #3]
 800612e:	2b01      	cmp	r3, #1
 8006130:	d103      	bne.n	800613a <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8006132:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006136:	617b      	str	r3, [r7, #20]
 8006138:	e009      	b.n	800614e <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 800613a:	78fb      	ldrb	r3, [r7, #3]
 800613c:	2b02      	cmp	r3, #2
 800613e:	d103      	bne.n	8006148 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8006140:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006144:	617b      	str	r3, [r7, #20]
 8006146:	e002      	b.n	800614e <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8006148:	f44f 7340 	mov.w	r3, #768	; 0x300
 800614c:	617b      	str	r3, [r7, #20]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800614e:	4b18      	ldr	r3, [pc, #96]	; (80061b0 <FLASH_Erase_Sector+0xa0>)
 8006150:	691b      	ldr	r3, [r3, #16]
 8006152:	4a17      	ldr	r2, [pc, #92]	; (80061b0 <FLASH_Erase_Sector+0xa0>)
 8006154:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006158:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 800615a:	4b15      	ldr	r3, [pc, #84]	; (80061b0 <FLASH_Erase_Sector+0xa0>)
 800615c:	691a      	ldr	r2, [r3, #16]
 800615e:	4914      	ldr	r1, [pc, #80]	; (80061b0 <FLASH_Erase_Sector+0xa0>)
 8006160:	697b      	ldr	r3, [r7, #20]
 8006162:	4313      	orrs	r3, r2
 8006164:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8006166:	4b12      	ldr	r3, [pc, #72]	; (80061b0 <FLASH_Erase_Sector+0xa0>)
 8006168:	691b      	ldr	r3, [r3, #16]
 800616a:	4a11      	ldr	r2, [pc, #68]	; (80061b0 <FLASH_Erase_Sector+0xa0>)
 800616c:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8006170:	6113      	str	r3, [r2, #16]
 8006172:	23f8      	movs	r3, #248	; 0xf8
 8006174:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006176:	693b      	ldr	r3, [r7, #16]
 8006178:	fa93 f3a3 	rbit	r3, r3
 800617c:	60fb      	str	r3, [r7, #12]
  return result;
 800617e:	68fb      	ldr	r3, [r7, #12]
  FLASH->CR |= FLASH_CR_SER | (Sector << POSITION_VAL(FLASH_CR_SNB));
 8006180:	fab3 f383 	clz	r3, r3
 8006184:	b2db      	uxtb	r3, r3
 8006186:	461a      	mov	r2, r3
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	4093      	lsls	r3, r2
 800618c:	f043 0202 	orr.w	r2, r3, #2
 8006190:	4b07      	ldr	r3, [pc, #28]	; (80061b0 <FLASH_Erase_Sector+0xa0>)
 8006192:	691b      	ldr	r3, [r3, #16]
 8006194:	4906      	ldr	r1, [pc, #24]	; (80061b0 <FLASH_Erase_Sector+0xa0>)
 8006196:	4313      	orrs	r3, r2
 8006198:	610b      	str	r3, [r1, #16]
  FLASH->CR |= FLASH_CR_STRT;
 800619a:	4b05      	ldr	r3, [pc, #20]	; (80061b0 <FLASH_Erase_Sector+0xa0>)
 800619c:	691b      	ldr	r3, [r3, #16]
 800619e:	4a04      	ldr	r2, [pc, #16]	; (80061b0 <FLASH_Erase_Sector+0xa0>)
 80061a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80061a4:	6113      	str	r3, [r2, #16]
}
 80061a6:	bf00      	nop
 80061a8:	371c      	adds	r7, #28
 80061aa:	46bd      	mov	sp, r7
 80061ac:	bc80      	pop	{r7}
 80061ae:	4770      	bx	lr
 80061b0:	40023c00 	.word	0x40023c00

080061b4 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 80061b4:	b480      	push	{r7}
 80061b6:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 80061b8:	4b1f      	ldr	r3, [pc, #124]	; (8006238 <FLASH_FlushCaches+0x84>)
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d017      	beq.n	80061f4 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 80061c4:	4b1c      	ldr	r3, [pc, #112]	; (8006238 <FLASH_FlushCaches+0x84>)
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	4a1b      	ldr	r2, [pc, #108]	; (8006238 <FLASH_FlushCaches+0x84>)
 80061ca:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80061ce:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 80061d0:	4b19      	ldr	r3, [pc, #100]	; (8006238 <FLASH_FlushCaches+0x84>)
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	4a18      	ldr	r2, [pc, #96]	; (8006238 <FLASH_FlushCaches+0x84>)
 80061d6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80061da:	6013      	str	r3, [r2, #0]
 80061dc:	4b16      	ldr	r3, [pc, #88]	; (8006238 <FLASH_FlushCaches+0x84>)
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	4a15      	ldr	r2, [pc, #84]	; (8006238 <FLASH_FlushCaches+0x84>)
 80061e2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80061e6:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80061e8:	4b13      	ldr	r3, [pc, #76]	; (8006238 <FLASH_FlushCaches+0x84>)
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	4a12      	ldr	r2, [pc, #72]	; (8006238 <FLASH_FlushCaches+0x84>)
 80061ee:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80061f2:	6013      	str	r3, [r2, #0]
  }
  
  /* Flush data cache */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 80061f4:	4b10      	ldr	r3, [pc, #64]	; (8006238 <FLASH_FlushCaches+0x84>)
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d017      	beq.n	8006230 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8006200:	4b0d      	ldr	r3, [pc, #52]	; (8006238 <FLASH_FlushCaches+0x84>)
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	4a0c      	ldr	r2, [pc, #48]	; (8006238 <FLASH_FlushCaches+0x84>)
 8006206:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800620a:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 800620c:	4b0a      	ldr	r3, [pc, #40]	; (8006238 <FLASH_FlushCaches+0x84>)
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	4a09      	ldr	r2, [pc, #36]	; (8006238 <FLASH_FlushCaches+0x84>)
 8006212:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8006216:	6013      	str	r3, [r2, #0]
 8006218:	4b07      	ldr	r3, [pc, #28]	; (8006238 <FLASH_FlushCaches+0x84>)
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	4a06      	ldr	r2, [pc, #24]	; (8006238 <FLASH_FlushCaches+0x84>)
 800621e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006222:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8006224:	4b04      	ldr	r3, [pc, #16]	; (8006238 <FLASH_FlushCaches+0x84>)
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	4a03      	ldr	r2, [pc, #12]	; (8006238 <FLASH_FlushCaches+0x84>)
 800622a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800622e:	6013      	str	r3, [r2, #0]
  }
}
 8006230:	bf00      	nop
 8006232:	46bd      	mov	sp, r7
 8006234:	bc80      	pop	{r7}
 8006236:	4770      	bx	lr
 8006238:	40023c00 	.word	0x40023c00

0800623c <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{ 
 800623c:	b480      	push	{r7}
 800623e:	b083      	sub	sp, #12
 8006240:	af00      	add	r7, sp, #0
 8006242:	4603      	mov	r3, r0
 8006244:	6039      	str	r1, [r7, #0]
 8006246:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));
  
  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8006248:	4b0c      	ldr	r3, [pc, #48]	; (800627c <FLASH_MassErase+0x40>)
 800624a:	691b      	ldr	r3, [r3, #16]
 800624c:	4a0b      	ldr	r2, [pc, #44]	; (800627c <FLASH_MassErase+0x40>)
 800624e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006252:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 8006254:	4b09      	ldr	r3, [pc, #36]	; (800627c <FLASH_MassErase+0x40>)
 8006256:	691b      	ldr	r3, [r3, #16]
 8006258:	4a08      	ldr	r2, [pc, #32]	; (800627c <FLASH_MassErase+0x40>)
 800625a:	f043 0304 	orr.w	r3, r3, #4
 800625e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8U);
 8006260:	4b06      	ldr	r3, [pc, #24]	; (800627c <FLASH_MassErase+0x40>)
 8006262:	691a      	ldr	r2, [r3, #16]
 8006264:	79fb      	ldrb	r3, [r7, #7]
 8006266:	021b      	lsls	r3, r3, #8
 8006268:	4313      	orrs	r3, r2
 800626a:	4a04      	ldr	r2, [pc, #16]	; (800627c <FLASH_MassErase+0x40>)
 800626c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006270:	6113      	str	r3, [r2, #16]
}
 8006272:	bf00      	nop
 8006274:	370c      	adds	r7, #12
 8006276:	46bd      	mov	sp, r7
 8006278:	bc80      	pop	{r7}
 800627a:	4770      	bx	lr
 800627c:	40023c00 	.word	0x40023c00

08006280 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006280:	b480      	push	{r7}
 8006282:	b087      	sub	sp, #28
 8006284:	af00      	add	r7, sp, #0
 8006286:	6078      	str	r0, [r7, #4]
 8006288:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800628a:	2300      	movs	r3, #0
 800628c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800628e:	e16f      	b.n	8006570 <HAL_GPIO_Init+0x2f0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8006290:	683b      	ldr	r3, [r7, #0]
 8006292:	681a      	ldr	r2, [r3, #0]
 8006294:	2101      	movs	r1, #1
 8006296:	697b      	ldr	r3, [r7, #20]
 8006298:	fa01 f303 	lsl.w	r3, r1, r3
 800629c:	4013      	ands	r3, r2
 800629e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	f000 8161 	beq.w	800656a <HAL_GPIO_Init+0x2ea>
    {
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80062a8:	683b      	ldr	r3, [r7, #0]
 80062aa:	685b      	ldr	r3, [r3, #4]
 80062ac:	2b01      	cmp	r3, #1
 80062ae:	d00b      	beq.n	80062c8 <HAL_GPIO_Init+0x48>
 80062b0:	683b      	ldr	r3, [r7, #0]
 80062b2:	685b      	ldr	r3, [r3, #4]
 80062b4:	2b02      	cmp	r3, #2
 80062b6:	d007      	beq.n	80062c8 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80062b8:	683b      	ldr	r3, [r7, #0]
 80062ba:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80062bc:	2b11      	cmp	r3, #17
 80062be:	d003      	beq.n	80062c8 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80062c0:	683b      	ldr	r3, [r7, #0]
 80062c2:	685b      	ldr	r3, [r3, #4]
 80062c4:	2b12      	cmp	r3, #18
 80062c6:	d130      	bne.n	800632a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	689b      	ldr	r3, [r3, #8]
 80062cc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80062ce:	697b      	ldr	r3, [r7, #20]
 80062d0:	005b      	lsls	r3, r3, #1
 80062d2:	2203      	movs	r2, #3
 80062d4:	fa02 f303 	lsl.w	r3, r2, r3
 80062d8:	43db      	mvns	r3, r3
 80062da:	693a      	ldr	r2, [r7, #16]
 80062dc:	4013      	ands	r3, r2
 80062de:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80062e0:	683b      	ldr	r3, [r7, #0]
 80062e2:	68da      	ldr	r2, [r3, #12]
 80062e4:	697b      	ldr	r3, [r7, #20]
 80062e6:	005b      	lsls	r3, r3, #1
 80062e8:	fa02 f303 	lsl.w	r3, r2, r3
 80062ec:	693a      	ldr	r2, [r7, #16]
 80062ee:	4313      	orrs	r3, r2
 80062f0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	693a      	ldr	r2, [r7, #16]
 80062f6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	685b      	ldr	r3, [r3, #4]
 80062fc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80062fe:	2201      	movs	r2, #1
 8006300:	697b      	ldr	r3, [r7, #20]
 8006302:	fa02 f303 	lsl.w	r3, r2, r3
 8006306:	43db      	mvns	r3, r3
 8006308:	693a      	ldr	r2, [r7, #16]
 800630a:	4013      	ands	r3, r2
 800630c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800630e:	683b      	ldr	r3, [r7, #0]
 8006310:	685b      	ldr	r3, [r3, #4]
 8006312:	091b      	lsrs	r3, r3, #4
 8006314:	f003 0201 	and.w	r2, r3, #1
 8006318:	697b      	ldr	r3, [r7, #20]
 800631a:	fa02 f303 	lsl.w	r3, r2, r3
 800631e:	693a      	ldr	r2, [r7, #16]
 8006320:	4313      	orrs	r3, r2
 8006322:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	693a      	ldr	r2, [r7, #16]
 8006328:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	68db      	ldr	r3, [r3, #12]
 800632e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8006330:	697b      	ldr	r3, [r7, #20]
 8006332:	005b      	lsls	r3, r3, #1
 8006334:	2203      	movs	r2, #3
 8006336:	fa02 f303 	lsl.w	r3, r2, r3
 800633a:	43db      	mvns	r3, r3
 800633c:	693a      	ldr	r2, [r7, #16]
 800633e:	4013      	ands	r3, r2
 8006340:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8006342:	683b      	ldr	r3, [r7, #0]
 8006344:	689a      	ldr	r2, [r3, #8]
 8006346:	697b      	ldr	r3, [r7, #20]
 8006348:	005b      	lsls	r3, r3, #1
 800634a:	fa02 f303 	lsl.w	r3, r2, r3
 800634e:	693a      	ldr	r2, [r7, #16]
 8006350:	4313      	orrs	r3, r2
 8006352:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	693a      	ldr	r2, [r7, #16]
 8006358:	60da      	str	r2, [r3, #12]

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800635a:	683b      	ldr	r3, [r7, #0]
 800635c:	685b      	ldr	r3, [r3, #4]
 800635e:	2b02      	cmp	r3, #2
 8006360:	d003      	beq.n	800636a <HAL_GPIO_Init+0xea>
 8006362:	683b      	ldr	r3, [r7, #0]
 8006364:	685b      	ldr	r3, [r3, #4]
 8006366:	2b12      	cmp	r3, #18
 8006368:	d123      	bne.n	80063b2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800636a:	697b      	ldr	r3, [r7, #20]
 800636c:	08da      	lsrs	r2, r3, #3
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	3208      	adds	r2, #8
 8006372:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006376:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8006378:	697b      	ldr	r3, [r7, #20]
 800637a:	f003 0307 	and.w	r3, r3, #7
 800637e:	009b      	lsls	r3, r3, #2
 8006380:	220f      	movs	r2, #15
 8006382:	fa02 f303 	lsl.w	r3, r2, r3
 8006386:	43db      	mvns	r3, r3
 8006388:	693a      	ldr	r2, [r7, #16]
 800638a:	4013      	ands	r3, r2
 800638c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800638e:	683b      	ldr	r3, [r7, #0]
 8006390:	691a      	ldr	r2, [r3, #16]
 8006392:	697b      	ldr	r3, [r7, #20]
 8006394:	f003 0307 	and.w	r3, r3, #7
 8006398:	009b      	lsls	r3, r3, #2
 800639a:	fa02 f303 	lsl.w	r3, r2, r3
 800639e:	693a      	ldr	r2, [r7, #16]
 80063a0:	4313      	orrs	r3, r2
 80063a2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80063a4:	697b      	ldr	r3, [r7, #20]
 80063a6:	08da      	lsrs	r2, r3, #3
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	3208      	adds	r2, #8
 80063ac:	6939      	ldr	r1, [r7, #16]
 80063ae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80063b8:	697b      	ldr	r3, [r7, #20]
 80063ba:	005b      	lsls	r3, r3, #1
 80063bc:	2203      	movs	r2, #3
 80063be:	fa02 f303 	lsl.w	r3, r2, r3
 80063c2:	43db      	mvns	r3, r3
 80063c4:	693a      	ldr	r2, [r7, #16]
 80063c6:	4013      	ands	r3, r2
 80063c8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80063ca:	683b      	ldr	r3, [r7, #0]
 80063cc:	685b      	ldr	r3, [r3, #4]
 80063ce:	f003 0203 	and.w	r2, r3, #3
 80063d2:	697b      	ldr	r3, [r7, #20]
 80063d4:	005b      	lsls	r3, r3, #1
 80063d6:	fa02 f303 	lsl.w	r3, r2, r3
 80063da:	693a      	ldr	r2, [r7, #16]
 80063dc:	4313      	orrs	r3, r2
 80063de:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	693a      	ldr	r2, [r7, #16]
 80063e4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80063e6:	683b      	ldr	r3, [r7, #0]
 80063e8:	685b      	ldr	r3, [r3, #4]
 80063ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	f000 80bb 	beq.w	800656a <HAL_GPIO_Init+0x2ea>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80063f4:	2300      	movs	r3, #0
 80063f6:	60bb      	str	r3, [r7, #8]
 80063f8:	4b64      	ldr	r3, [pc, #400]	; (800658c <HAL_GPIO_Init+0x30c>)
 80063fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80063fc:	4a63      	ldr	r2, [pc, #396]	; (800658c <HAL_GPIO_Init+0x30c>)
 80063fe:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006402:	6453      	str	r3, [r2, #68]	; 0x44
 8006404:	4b61      	ldr	r3, [pc, #388]	; (800658c <HAL_GPIO_Init+0x30c>)
 8006406:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006408:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800640c:	60bb      	str	r3, [r7, #8]
 800640e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8006410:	4a5f      	ldr	r2, [pc, #380]	; (8006590 <HAL_GPIO_Init+0x310>)
 8006412:	697b      	ldr	r3, [r7, #20]
 8006414:	089b      	lsrs	r3, r3, #2
 8006416:	3302      	adds	r3, #2
 8006418:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800641c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800641e:	697b      	ldr	r3, [r7, #20]
 8006420:	f003 0303 	and.w	r3, r3, #3
 8006424:	009b      	lsls	r3, r3, #2
 8006426:	220f      	movs	r2, #15
 8006428:	fa02 f303 	lsl.w	r3, r2, r3
 800642c:	43db      	mvns	r3, r3
 800642e:	693a      	ldr	r2, [r7, #16]
 8006430:	4013      	ands	r3, r2
 8006432:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	4a57      	ldr	r2, [pc, #348]	; (8006594 <HAL_GPIO_Init+0x314>)
 8006438:	4293      	cmp	r3, r2
 800643a:	d031      	beq.n	80064a0 <HAL_GPIO_Init+0x220>
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	4a56      	ldr	r2, [pc, #344]	; (8006598 <HAL_GPIO_Init+0x318>)
 8006440:	4293      	cmp	r3, r2
 8006442:	d02b      	beq.n	800649c <HAL_GPIO_Init+0x21c>
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	4a55      	ldr	r2, [pc, #340]	; (800659c <HAL_GPIO_Init+0x31c>)
 8006448:	4293      	cmp	r3, r2
 800644a:	d025      	beq.n	8006498 <HAL_GPIO_Init+0x218>
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	4a54      	ldr	r2, [pc, #336]	; (80065a0 <HAL_GPIO_Init+0x320>)
 8006450:	4293      	cmp	r3, r2
 8006452:	d01f      	beq.n	8006494 <HAL_GPIO_Init+0x214>
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	4a53      	ldr	r2, [pc, #332]	; (80065a4 <HAL_GPIO_Init+0x324>)
 8006458:	4293      	cmp	r3, r2
 800645a:	d019      	beq.n	8006490 <HAL_GPIO_Init+0x210>
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	4a52      	ldr	r2, [pc, #328]	; (80065a8 <HAL_GPIO_Init+0x328>)
 8006460:	4293      	cmp	r3, r2
 8006462:	d013      	beq.n	800648c <HAL_GPIO_Init+0x20c>
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	4a51      	ldr	r2, [pc, #324]	; (80065ac <HAL_GPIO_Init+0x32c>)
 8006468:	4293      	cmp	r3, r2
 800646a:	d00d      	beq.n	8006488 <HAL_GPIO_Init+0x208>
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	4a50      	ldr	r2, [pc, #320]	; (80065b0 <HAL_GPIO_Init+0x330>)
 8006470:	4293      	cmp	r3, r2
 8006472:	d007      	beq.n	8006484 <HAL_GPIO_Init+0x204>
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	4a4f      	ldr	r2, [pc, #316]	; (80065b4 <HAL_GPIO_Init+0x334>)
 8006478:	4293      	cmp	r3, r2
 800647a:	d101      	bne.n	8006480 <HAL_GPIO_Init+0x200>
 800647c:	2308      	movs	r3, #8
 800647e:	e010      	b.n	80064a2 <HAL_GPIO_Init+0x222>
 8006480:	2309      	movs	r3, #9
 8006482:	e00e      	b.n	80064a2 <HAL_GPIO_Init+0x222>
 8006484:	2307      	movs	r3, #7
 8006486:	e00c      	b.n	80064a2 <HAL_GPIO_Init+0x222>
 8006488:	2306      	movs	r3, #6
 800648a:	e00a      	b.n	80064a2 <HAL_GPIO_Init+0x222>
 800648c:	2305      	movs	r3, #5
 800648e:	e008      	b.n	80064a2 <HAL_GPIO_Init+0x222>
 8006490:	2304      	movs	r3, #4
 8006492:	e006      	b.n	80064a2 <HAL_GPIO_Init+0x222>
 8006494:	2303      	movs	r3, #3
 8006496:	e004      	b.n	80064a2 <HAL_GPIO_Init+0x222>
 8006498:	2302      	movs	r3, #2
 800649a:	e002      	b.n	80064a2 <HAL_GPIO_Init+0x222>
 800649c:	2301      	movs	r3, #1
 800649e:	e000      	b.n	80064a2 <HAL_GPIO_Init+0x222>
 80064a0:	2300      	movs	r3, #0
 80064a2:	697a      	ldr	r2, [r7, #20]
 80064a4:	f002 0203 	and.w	r2, r2, #3
 80064a8:	0092      	lsls	r2, r2, #2
 80064aa:	4093      	lsls	r3, r2
 80064ac:	461a      	mov	r2, r3
 80064ae:	693b      	ldr	r3, [r7, #16]
 80064b0:	4313      	orrs	r3, r2
 80064b2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80064b4:	4936      	ldr	r1, [pc, #216]	; (8006590 <HAL_GPIO_Init+0x310>)
 80064b6:	697b      	ldr	r3, [r7, #20]
 80064b8:	089b      	lsrs	r3, r3, #2
 80064ba:	3302      	adds	r3, #2
 80064bc:	693a      	ldr	r2, [r7, #16]
 80064be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80064c2:	4b3d      	ldr	r3, [pc, #244]	; (80065b8 <HAL_GPIO_Init+0x338>)
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	43db      	mvns	r3, r3
 80064cc:	693a      	ldr	r2, [r7, #16]
 80064ce:	4013      	ands	r3, r2
 80064d0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80064d2:	683b      	ldr	r3, [r7, #0]
 80064d4:	685b      	ldr	r3, [r3, #4]
 80064d6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d003      	beq.n	80064e6 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80064de:	693a      	ldr	r2, [r7, #16]
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	4313      	orrs	r3, r2
 80064e4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80064e6:	4a34      	ldr	r2, [pc, #208]	; (80065b8 <HAL_GPIO_Init+0x338>)
 80064e8:	693b      	ldr	r3, [r7, #16]
 80064ea:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80064ec:	4b32      	ldr	r3, [pc, #200]	; (80065b8 <HAL_GPIO_Init+0x338>)
 80064ee:	685b      	ldr	r3, [r3, #4]
 80064f0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	43db      	mvns	r3, r3
 80064f6:	693a      	ldr	r2, [r7, #16]
 80064f8:	4013      	ands	r3, r2
 80064fa:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80064fc:	683b      	ldr	r3, [r7, #0]
 80064fe:	685b      	ldr	r3, [r3, #4]
 8006500:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006504:	2b00      	cmp	r3, #0
 8006506:	d003      	beq.n	8006510 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8006508:	693a      	ldr	r2, [r7, #16]
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	4313      	orrs	r3, r2
 800650e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8006510:	4a29      	ldr	r2, [pc, #164]	; (80065b8 <HAL_GPIO_Init+0x338>)
 8006512:	693b      	ldr	r3, [r7, #16]
 8006514:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006516:	4b28      	ldr	r3, [pc, #160]	; (80065b8 <HAL_GPIO_Init+0x338>)
 8006518:	689b      	ldr	r3, [r3, #8]
 800651a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	43db      	mvns	r3, r3
 8006520:	693a      	ldr	r2, [r7, #16]
 8006522:	4013      	ands	r3, r2
 8006524:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8006526:	683b      	ldr	r3, [r7, #0]
 8006528:	685b      	ldr	r3, [r3, #4]
 800652a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800652e:	2b00      	cmp	r3, #0
 8006530:	d003      	beq.n	800653a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8006532:	693a      	ldr	r2, [r7, #16]
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	4313      	orrs	r3, r2
 8006538:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800653a:	4a1f      	ldr	r2, [pc, #124]	; (80065b8 <HAL_GPIO_Init+0x338>)
 800653c:	693b      	ldr	r3, [r7, #16]
 800653e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006540:	4b1d      	ldr	r3, [pc, #116]	; (80065b8 <HAL_GPIO_Init+0x338>)
 8006542:	68db      	ldr	r3, [r3, #12]
 8006544:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	43db      	mvns	r3, r3
 800654a:	693a      	ldr	r2, [r7, #16]
 800654c:	4013      	ands	r3, r2
 800654e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8006550:	683b      	ldr	r3, [r7, #0]
 8006552:	685b      	ldr	r3, [r3, #4]
 8006554:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006558:	2b00      	cmp	r3, #0
 800655a:	d003      	beq.n	8006564 <HAL_GPIO_Init+0x2e4>
        {
          temp |= iocurrent;
 800655c:	693a      	ldr	r2, [r7, #16]
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	4313      	orrs	r3, r2
 8006562:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8006564:	4a14      	ldr	r2, [pc, #80]	; (80065b8 <HAL_GPIO_Init+0x338>)
 8006566:	693b      	ldr	r3, [r7, #16]
 8006568:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 800656a:	697b      	ldr	r3, [r7, #20]
 800656c:	3301      	adds	r3, #1
 800656e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006570:	683b      	ldr	r3, [r7, #0]
 8006572:	681a      	ldr	r2, [r3, #0]
 8006574:	697b      	ldr	r3, [r7, #20]
 8006576:	fa22 f303 	lsr.w	r3, r2, r3
 800657a:	2b00      	cmp	r3, #0
 800657c:	f47f ae88 	bne.w	8006290 <HAL_GPIO_Init+0x10>
  }
}
 8006580:	bf00      	nop
 8006582:	371c      	adds	r7, #28
 8006584:	46bd      	mov	sp, r7
 8006586:	bc80      	pop	{r7}
 8006588:	4770      	bx	lr
 800658a:	bf00      	nop
 800658c:	40023800 	.word	0x40023800
 8006590:	40013800 	.word	0x40013800
 8006594:	40020000 	.word	0x40020000
 8006598:	40020400 	.word	0x40020400
 800659c:	40020800 	.word	0x40020800
 80065a0:	40020c00 	.word	0x40020c00
 80065a4:	40021000 	.word	0x40021000
 80065a8:	40021400 	.word	0x40021400
 80065ac:	40021800 	.word	0x40021800
 80065b0:	40021c00 	.word	0x40021c00
 80065b4:	40022000 	.word	0x40022000
 80065b8:	40013c00 	.word	0x40013c00

080065bc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80065bc:	b480      	push	{r7}
 80065be:	b085      	sub	sp, #20
 80065c0:	af00      	add	r7, sp, #0
 80065c2:	6078      	str	r0, [r7, #4]
 80065c4:	460b      	mov	r3, r1
 80065c6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	691a      	ldr	r2, [r3, #16]
 80065cc:	887b      	ldrh	r3, [r7, #2]
 80065ce:	4013      	ands	r3, r2
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d002      	beq.n	80065da <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80065d4:	2301      	movs	r3, #1
 80065d6:	73fb      	strb	r3, [r7, #15]
 80065d8:	e001      	b.n	80065de <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80065da:	2300      	movs	r3, #0
 80065dc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80065de:	7bfb      	ldrb	r3, [r7, #15]
}
 80065e0:	4618      	mov	r0, r3
 80065e2:	3714      	adds	r7, #20
 80065e4:	46bd      	mov	sp, r7
 80065e6:	bc80      	pop	{r7}
 80065e8:	4770      	bx	lr

080065ea <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80065ea:	b480      	push	{r7}
 80065ec:	b083      	sub	sp, #12
 80065ee:	af00      	add	r7, sp, #0
 80065f0:	6078      	str	r0, [r7, #4]
 80065f2:	460b      	mov	r3, r1
 80065f4:	807b      	strh	r3, [r7, #2]
 80065f6:	4613      	mov	r3, r2
 80065f8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80065fa:	787b      	ldrb	r3, [r7, #1]
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d003      	beq.n	8006608 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006600:	887a      	ldrh	r2, [r7, #2]
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8006606:	e003      	b.n	8006610 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8006608:	887b      	ldrh	r3, [r7, #2]
 800660a:	041a      	lsls	r2, r3, #16
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	619a      	str	r2, [r3, #24]
}
 8006610:	bf00      	nop
 8006612:	370c      	adds	r7, #12
 8006614:	46bd      	mov	sp, r7
 8006616:	bc80      	pop	{r7}
 8006618:	4770      	bx	lr

0800661a <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..I) to select the GPIO peripheral. 
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800661a:	b480      	push	{r7}
 800661c:	b085      	sub	sp, #20
 800661e:	af00      	add	r7, sp, #0
 8006620:	6078      	str	r0, [r7, #4]
 8006622:	460b      	mov	r3, r1
 8006624:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	695b      	ldr	r3, [r3, #20]
 800662a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800662c:	887a      	ldrh	r2, [r7, #2]
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	4013      	ands	r3, r2
 8006632:	041a      	lsls	r2, r3, #16
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	43d9      	mvns	r1, r3
 8006638:	887b      	ldrh	r3, [r7, #2]
 800663a:	400b      	ands	r3, r1
 800663c:	431a      	orrs	r2, r3
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	619a      	str	r2, [r3, #24]
}
 8006642:	bf00      	nop
 8006644:	3714      	adds	r7, #20
 8006646:	46bd      	mov	sp, r7
 8006648:	bc80      	pop	{r7}
 800664a:	4770      	bx	lr

0800664c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800664c:	b580      	push	{r7, lr}
 800664e:	b082      	sub	sp, #8
 8006650:	af00      	add	r7, sp, #0
 8006652:	4603      	mov	r3, r0
 8006654:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8006656:	4b08      	ldr	r3, [pc, #32]	; (8006678 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006658:	695a      	ldr	r2, [r3, #20]
 800665a:	88fb      	ldrh	r3, [r7, #6]
 800665c:	4013      	ands	r3, r2
 800665e:	2b00      	cmp	r3, #0
 8006660:	d006      	beq.n	8006670 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006662:	4a05      	ldr	r2, [pc, #20]	; (8006678 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006664:	88fb      	ldrh	r3, [r7, #6]
 8006666:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006668:	88fb      	ldrh	r3, [r7, #6]
 800666a:	4618      	mov	r0, r3
 800666c:	f7fa fcbc 	bl	8000fe8 <HAL_GPIO_EXTI_Callback>
  }
}
 8006670:	bf00      	nop
 8006672:	3708      	adds	r7, #8
 8006674:	46bd      	mov	sp, r7
 8006676:	bd80      	pop	{r7, pc}
 8006678:	40013c00 	.word	0x40013c00

0800667c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800667c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800667e:	b08f      	sub	sp, #60	; 0x3c
 8006680:	af0a      	add	r7, sp, #40	; 0x28
 8006682:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	2b00      	cmp	r3, #0
 8006688:	d101      	bne.n	800668e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800668a:	2301      	movs	r3, #1
 800668c:	e10f      	b.n	80068ae <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 800669a:	b2db      	uxtb	r3, r3
 800669c:	2b00      	cmp	r3, #0
 800669e:	d106      	bne.n	80066ae <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	2200      	movs	r2, #0
 80066a4:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80066a8:	6878      	ldr	r0, [r7, #4]
 80066aa:	f00c ff9f 	bl	80135ec <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	2203      	movs	r2, #3
 80066b2:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80066b6:	68bb      	ldr	r3, [r7, #8]
 80066b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80066ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d102      	bne.n	80066c8 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	2200      	movs	r2, #0
 80066c6:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	4618      	mov	r0, r3
 80066ce:	f005 f857 	bl	800b780 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	603b      	str	r3, [r7, #0]
 80066d8:	687e      	ldr	r6, [r7, #4]
 80066da:	466d      	mov	r5, sp
 80066dc:	f106 0410 	add.w	r4, r6, #16
 80066e0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80066e2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80066e4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80066e6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80066e8:	e894 0003 	ldmia.w	r4, {r0, r1}
 80066ec:	e885 0003 	stmia.w	r5, {r0, r1}
 80066f0:	1d33      	adds	r3, r6, #4
 80066f2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80066f4:	6838      	ldr	r0, [r7, #0]
 80066f6:	f004 ff39 	bl	800b56c <USB_CoreInit>
 80066fa:	4603      	mov	r3, r0
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d005      	beq.n	800670c <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	2202      	movs	r2, #2
 8006704:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8006708:	2301      	movs	r3, #1
 800670a:	e0d0      	b.n	80068ae <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	2100      	movs	r1, #0
 8006712:	4618      	mov	r0, r3
 8006714:	f005 f844 	bl	800b7a0 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006718:	2300      	movs	r3, #0
 800671a:	73fb      	strb	r3, [r7, #15]
 800671c:	e04a      	b.n	80067b4 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800671e:	7bfa      	ldrb	r2, [r7, #15]
 8006720:	6879      	ldr	r1, [r7, #4]
 8006722:	4613      	mov	r3, r2
 8006724:	00db      	lsls	r3, r3, #3
 8006726:	1a9b      	subs	r3, r3, r2
 8006728:	009b      	lsls	r3, r3, #2
 800672a:	440b      	add	r3, r1
 800672c:	333d      	adds	r3, #61	; 0x3d
 800672e:	2201      	movs	r2, #1
 8006730:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8006732:	7bfa      	ldrb	r2, [r7, #15]
 8006734:	6879      	ldr	r1, [r7, #4]
 8006736:	4613      	mov	r3, r2
 8006738:	00db      	lsls	r3, r3, #3
 800673a:	1a9b      	subs	r3, r3, r2
 800673c:	009b      	lsls	r3, r3, #2
 800673e:	440b      	add	r3, r1
 8006740:	333c      	adds	r3, #60	; 0x3c
 8006742:	7bfa      	ldrb	r2, [r7, #15]
 8006744:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8006746:	7bfa      	ldrb	r2, [r7, #15]
 8006748:	7bfb      	ldrb	r3, [r7, #15]
 800674a:	b298      	uxth	r0, r3
 800674c:	6879      	ldr	r1, [r7, #4]
 800674e:	4613      	mov	r3, r2
 8006750:	00db      	lsls	r3, r3, #3
 8006752:	1a9b      	subs	r3, r3, r2
 8006754:	009b      	lsls	r3, r3, #2
 8006756:	440b      	add	r3, r1
 8006758:	3342      	adds	r3, #66	; 0x42
 800675a:	4602      	mov	r2, r0
 800675c:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800675e:	7bfa      	ldrb	r2, [r7, #15]
 8006760:	6879      	ldr	r1, [r7, #4]
 8006762:	4613      	mov	r3, r2
 8006764:	00db      	lsls	r3, r3, #3
 8006766:	1a9b      	subs	r3, r3, r2
 8006768:	009b      	lsls	r3, r3, #2
 800676a:	440b      	add	r3, r1
 800676c:	333f      	adds	r3, #63	; 0x3f
 800676e:	2200      	movs	r2, #0
 8006770:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8006772:	7bfa      	ldrb	r2, [r7, #15]
 8006774:	6879      	ldr	r1, [r7, #4]
 8006776:	4613      	mov	r3, r2
 8006778:	00db      	lsls	r3, r3, #3
 800677a:	1a9b      	subs	r3, r3, r2
 800677c:	009b      	lsls	r3, r3, #2
 800677e:	440b      	add	r3, r1
 8006780:	3344      	adds	r3, #68	; 0x44
 8006782:	2200      	movs	r2, #0
 8006784:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8006786:	7bfa      	ldrb	r2, [r7, #15]
 8006788:	6879      	ldr	r1, [r7, #4]
 800678a:	4613      	mov	r3, r2
 800678c:	00db      	lsls	r3, r3, #3
 800678e:	1a9b      	subs	r3, r3, r2
 8006790:	009b      	lsls	r3, r3, #2
 8006792:	440b      	add	r3, r1
 8006794:	3348      	adds	r3, #72	; 0x48
 8006796:	2200      	movs	r2, #0
 8006798:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800679a:	7bfa      	ldrb	r2, [r7, #15]
 800679c:	6879      	ldr	r1, [r7, #4]
 800679e:	4613      	mov	r3, r2
 80067a0:	00db      	lsls	r3, r3, #3
 80067a2:	1a9b      	subs	r3, r3, r2
 80067a4:	009b      	lsls	r3, r3, #2
 80067a6:	440b      	add	r3, r1
 80067a8:	3350      	adds	r3, #80	; 0x50
 80067aa:	2200      	movs	r2, #0
 80067ac:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80067ae:	7bfb      	ldrb	r3, [r7, #15]
 80067b0:	3301      	adds	r3, #1
 80067b2:	73fb      	strb	r3, [r7, #15]
 80067b4:	7bfa      	ldrb	r2, [r7, #15]
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	685b      	ldr	r3, [r3, #4]
 80067ba:	429a      	cmp	r2, r3
 80067bc:	d3af      	bcc.n	800671e <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80067be:	2300      	movs	r3, #0
 80067c0:	73fb      	strb	r3, [r7, #15]
 80067c2:	e044      	b.n	800684e <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80067c4:	7bfa      	ldrb	r2, [r7, #15]
 80067c6:	6879      	ldr	r1, [r7, #4]
 80067c8:	4613      	mov	r3, r2
 80067ca:	00db      	lsls	r3, r3, #3
 80067cc:	1a9b      	subs	r3, r3, r2
 80067ce:	009b      	lsls	r3, r3, #2
 80067d0:	440b      	add	r3, r1
 80067d2:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 80067d6:	2200      	movs	r2, #0
 80067d8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80067da:	7bfa      	ldrb	r2, [r7, #15]
 80067dc:	6879      	ldr	r1, [r7, #4]
 80067de:	4613      	mov	r3, r2
 80067e0:	00db      	lsls	r3, r3, #3
 80067e2:	1a9b      	subs	r3, r3, r2
 80067e4:	009b      	lsls	r3, r3, #2
 80067e6:	440b      	add	r3, r1
 80067e8:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 80067ec:	7bfa      	ldrb	r2, [r7, #15]
 80067ee:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80067f0:	7bfa      	ldrb	r2, [r7, #15]
 80067f2:	6879      	ldr	r1, [r7, #4]
 80067f4:	4613      	mov	r3, r2
 80067f6:	00db      	lsls	r3, r3, #3
 80067f8:	1a9b      	subs	r3, r3, r2
 80067fa:	009b      	lsls	r3, r3, #2
 80067fc:	440b      	add	r3, r1
 80067fe:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8006802:	2200      	movs	r2, #0
 8006804:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8006806:	7bfa      	ldrb	r2, [r7, #15]
 8006808:	6879      	ldr	r1, [r7, #4]
 800680a:	4613      	mov	r3, r2
 800680c:	00db      	lsls	r3, r3, #3
 800680e:	1a9b      	subs	r3, r3, r2
 8006810:	009b      	lsls	r3, r3, #2
 8006812:	440b      	add	r3, r1
 8006814:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8006818:	2200      	movs	r2, #0
 800681a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800681c:	7bfa      	ldrb	r2, [r7, #15]
 800681e:	6879      	ldr	r1, [r7, #4]
 8006820:	4613      	mov	r3, r2
 8006822:	00db      	lsls	r3, r3, #3
 8006824:	1a9b      	subs	r3, r3, r2
 8006826:	009b      	lsls	r3, r3, #2
 8006828:	440b      	add	r3, r1
 800682a:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800682e:	2200      	movs	r2, #0
 8006830:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8006832:	7bfa      	ldrb	r2, [r7, #15]
 8006834:	6879      	ldr	r1, [r7, #4]
 8006836:	4613      	mov	r3, r2
 8006838:	00db      	lsls	r3, r3, #3
 800683a:	1a9b      	subs	r3, r3, r2
 800683c:	009b      	lsls	r3, r3, #2
 800683e:	440b      	add	r3, r1
 8006840:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8006844:	2200      	movs	r2, #0
 8006846:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006848:	7bfb      	ldrb	r3, [r7, #15]
 800684a:	3301      	adds	r3, #1
 800684c:	73fb      	strb	r3, [r7, #15]
 800684e:	7bfa      	ldrb	r2, [r7, #15]
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	685b      	ldr	r3, [r3, #4]
 8006854:	429a      	cmp	r2, r3
 8006856:	d3b5      	bcc.n	80067c4 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	603b      	str	r3, [r7, #0]
 800685e:	687e      	ldr	r6, [r7, #4]
 8006860:	466d      	mov	r5, sp
 8006862:	f106 0410 	add.w	r4, r6, #16
 8006866:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006868:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800686a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800686c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800686e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8006872:	e885 0003 	stmia.w	r5, {r0, r1}
 8006876:	1d33      	adds	r3, r6, #4
 8006878:	cb0e      	ldmia	r3, {r1, r2, r3}
 800687a:	6838      	ldr	r0, [r7, #0]
 800687c:	f004 ffba 	bl	800b7f4 <USB_DevInit>
 8006880:	4603      	mov	r3, r0
 8006882:	2b00      	cmp	r3, #0
 8006884:	d005      	beq.n	8006892 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	2202      	movs	r2, #2
 800688a:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 800688e:	2301      	movs	r3, #1
 8006890:	e00d      	b.n	80068ae <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	2200      	movs	r2, #0
 8006896:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	2201      	movs	r2, #1
 800689e:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  (void)USB_DevDisconnect(hpcd->Instance);
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	4618      	mov	r0, r3
 80068a8:	f005 fff3 	bl	800c892 <USB_DevDisconnect>

  return HAL_OK;
 80068ac:	2300      	movs	r3, #0
}
 80068ae:	4618      	mov	r0, r3
 80068b0:	3714      	adds	r7, #20
 80068b2:	46bd      	mov	sp, r7
 80068b4:	bdf0      	pop	{r4, r5, r6, r7, pc}

080068b6 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80068b6:	b580      	push	{r7, lr}
 80068b8:	b082      	sub	sp, #8
 80068ba:	af00      	add	r7, sp, #0
 80068bc:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80068c4:	2b01      	cmp	r3, #1
 80068c6:	d101      	bne.n	80068cc <HAL_PCD_Start+0x16>
 80068c8:	2302      	movs	r3, #2
 80068ca:	e012      	b.n	80068f2 <HAL_PCD_Start+0x3c>
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	2201      	movs	r2, #1
 80068d0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  __HAL_PCD_ENABLE(hpcd);
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	4618      	mov	r0, r3
 80068da:	f004 ff41 	bl	800b760 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	4618      	mov	r0, r3
 80068e4:	f005 ffb5 	bl	800c852 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	2200      	movs	r2, #0
 80068ec:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80068f0:	2300      	movs	r3, #0
}
 80068f2:	4618      	mov	r0, r3
 80068f4:	3708      	adds	r7, #8
 80068f6:	46bd      	mov	sp, r7
 80068f8:	bd80      	pop	{r7, pc}

080068fa <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80068fa:	b590      	push	{r4, r7, lr}
 80068fc:	b08d      	sub	sp, #52	; 0x34
 80068fe:	af00      	add	r7, sp, #0
 8006900:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006908:	6a3b      	ldr	r3, [r7, #32]
 800690a:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	4618      	mov	r0, r3
 8006912:	f006 f86c 	bl	800c9ee <USB_GetMode>
 8006916:	4603      	mov	r3, r0
 8006918:	2b00      	cmp	r3, #0
 800691a:	f040 838f 	bne.w	800703c <HAL_PCD_IRQHandler+0x742>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	4618      	mov	r0, r3
 8006924:	f005 ffd5 	bl	800c8d2 <USB_ReadInterrupts>
 8006928:	4603      	mov	r3, r0
 800692a:	2b00      	cmp	r3, #0
 800692c:	f000 8385 	beq.w	800703a <HAL_PCD_IRQHandler+0x740>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	4618      	mov	r0, r3
 8006936:	f005 ffcc 	bl	800c8d2 <USB_ReadInterrupts>
 800693a:	4603      	mov	r3, r0
 800693c:	f003 0302 	and.w	r3, r3, #2
 8006940:	2b02      	cmp	r3, #2
 8006942:	d107      	bne.n	8006954 <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	695a      	ldr	r2, [r3, #20]
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	f002 0202 	and.w	r2, r2, #2
 8006952:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	4618      	mov	r0, r3
 800695a:	f005 ffba 	bl	800c8d2 <USB_ReadInterrupts>
 800695e:	4603      	mov	r3, r0
 8006960:	f003 0310 	and.w	r3, r3, #16
 8006964:	2b10      	cmp	r3, #16
 8006966:	d161      	bne.n	8006a2c <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	699a      	ldr	r2, [r3, #24]
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	f022 0210 	bic.w	r2, r2, #16
 8006976:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 8006978:	6a3b      	ldr	r3, [r7, #32]
 800697a:	6a1b      	ldr	r3, [r3, #32]
 800697c:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 800697e:	69bb      	ldr	r3, [r7, #24]
 8006980:	f003 020f 	and.w	r2, r3, #15
 8006984:	4613      	mov	r3, r2
 8006986:	00db      	lsls	r3, r3, #3
 8006988:	1a9b      	subs	r3, r3, r2
 800698a:	009b      	lsls	r3, r3, #2
 800698c:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8006990:	687a      	ldr	r2, [r7, #4]
 8006992:	4413      	add	r3, r2
 8006994:	3304      	adds	r3, #4
 8006996:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8006998:	69bb      	ldr	r3, [r7, #24]
 800699a:	0c5b      	lsrs	r3, r3, #17
 800699c:	f003 030f 	and.w	r3, r3, #15
 80069a0:	2b02      	cmp	r3, #2
 80069a2:	d124      	bne.n	80069ee <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 80069a4:	69ba      	ldr	r2, [r7, #24]
 80069a6:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 80069aa:	4013      	ands	r3, r2
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d035      	beq.n	8006a1c <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80069b0:	697b      	ldr	r3, [r7, #20]
 80069b2:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 80069b4:	69bb      	ldr	r3, [r7, #24]
 80069b6:	091b      	lsrs	r3, r3, #4
 80069b8:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80069ba:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80069be:	b29b      	uxth	r3, r3
 80069c0:	461a      	mov	r2, r3
 80069c2:	6a38      	ldr	r0, [r7, #32]
 80069c4:	f005 fe26 	bl	800c614 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80069c8:	697b      	ldr	r3, [r7, #20]
 80069ca:	68da      	ldr	r2, [r3, #12]
 80069cc:	69bb      	ldr	r3, [r7, #24]
 80069ce:	091b      	lsrs	r3, r3, #4
 80069d0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80069d4:	441a      	add	r2, r3
 80069d6:	697b      	ldr	r3, [r7, #20]
 80069d8:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80069da:	697b      	ldr	r3, [r7, #20]
 80069dc:	699a      	ldr	r2, [r3, #24]
 80069de:	69bb      	ldr	r3, [r7, #24]
 80069e0:	091b      	lsrs	r3, r3, #4
 80069e2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80069e6:	441a      	add	r2, r3
 80069e8:	697b      	ldr	r3, [r7, #20]
 80069ea:	619a      	str	r2, [r3, #24]
 80069ec:	e016      	b.n	8006a1c <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 80069ee:	69bb      	ldr	r3, [r7, #24]
 80069f0:	0c5b      	lsrs	r3, r3, #17
 80069f2:	f003 030f 	and.w	r3, r3, #15
 80069f6:	2b06      	cmp	r3, #6
 80069f8:	d110      	bne.n	8006a1c <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8006a00:	2208      	movs	r2, #8
 8006a02:	4619      	mov	r1, r3
 8006a04:	6a38      	ldr	r0, [r7, #32]
 8006a06:	f005 fe05 	bl	800c614 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8006a0a:	697b      	ldr	r3, [r7, #20]
 8006a0c:	699a      	ldr	r2, [r3, #24]
 8006a0e:	69bb      	ldr	r3, [r7, #24]
 8006a10:	091b      	lsrs	r3, r3, #4
 8006a12:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006a16:	441a      	add	r2, r3
 8006a18:	697b      	ldr	r3, [r7, #20]
 8006a1a:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	699a      	ldr	r2, [r3, #24]
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	f042 0210 	orr.w	r2, r2, #16
 8006a2a:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	4618      	mov	r0, r3
 8006a32:	f005 ff4e 	bl	800c8d2 <USB_ReadInterrupts>
 8006a36:	4603      	mov	r3, r0
 8006a38:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006a3c:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8006a40:	d16e      	bne.n	8006b20 <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 8006a42:	2300      	movs	r3, #0
 8006a44:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	4618      	mov	r0, r3
 8006a4c:	f005 ff53 	bl	800c8f6 <USB_ReadDevAllOutEpInterrupt>
 8006a50:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8006a52:	e062      	b.n	8006b1a <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 8006a54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a56:	f003 0301 	and.w	r3, r3, #1
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d057      	beq.n	8006b0e <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006a64:	b2d2      	uxtb	r2, r2
 8006a66:	4611      	mov	r1, r2
 8006a68:	4618      	mov	r0, r3
 8006a6a:	f005 ff76 	bl	800c95a <USB_ReadDevOutEPInterrupt>
 8006a6e:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8006a70:	693b      	ldr	r3, [r7, #16]
 8006a72:	f003 0301 	and.w	r3, r3, #1
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d00c      	beq.n	8006a94 <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8006a7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a7c:	015a      	lsls	r2, r3, #5
 8006a7e:	69fb      	ldr	r3, [r7, #28]
 8006a80:	4413      	add	r3, r2
 8006a82:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006a86:	461a      	mov	r2, r3
 8006a88:	2301      	movs	r3, #1
 8006a8a:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8006a8c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006a8e:	6878      	ldr	r0, [r7, #4]
 8006a90:	f000 fda2 	bl	80075d8 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8006a94:	693b      	ldr	r3, [r7, #16]
 8006a96:	f003 0308 	and.w	r3, r3, #8
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d00c      	beq.n	8006ab8 <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8006a9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006aa0:	015a      	lsls	r2, r3, #5
 8006aa2:	69fb      	ldr	r3, [r7, #28]
 8006aa4:	4413      	add	r3, r2
 8006aa6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006aaa:	461a      	mov	r2, r3
 8006aac:	2308      	movs	r3, #8
 8006aae:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8006ab0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006ab2:	6878      	ldr	r0, [r7, #4]
 8006ab4:	f000 fe9c 	bl	80077f0 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8006ab8:	693b      	ldr	r3, [r7, #16]
 8006aba:	f003 0310 	and.w	r3, r3, #16
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d008      	beq.n	8006ad4 <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8006ac2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ac4:	015a      	lsls	r2, r3, #5
 8006ac6:	69fb      	ldr	r3, [r7, #28]
 8006ac8:	4413      	add	r3, r2
 8006aca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006ace:	461a      	mov	r2, r3
 8006ad0:	2310      	movs	r3, #16
 8006ad2:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8006ad4:	693b      	ldr	r3, [r7, #16]
 8006ad6:	f003 0320 	and.w	r3, r3, #32
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d008      	beq.n	8006af0 <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006ade:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ae0:	015a      	lsls	r2, r3, #5
 8006ae2:	69fb      	ldr	r3, [r7, #28]
 8006ae4:	4413      	add	r3, r2
 8006ae6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006aea:	461a      	mov	r2, r3
 8006aec:	2320      	movs	r3, #32
 8006aee:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8006af0:	693b      	ldr	r3, [r7, #16]
 8006af2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d009      	beq.n	8006b0e <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8006afa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006afc:	015a      	lsls	r2, r3, #5
 8006afe:	69fb      	ldr	r3, [r7, #28]
 8006b00:	4413      	add	r3, r2
 8006b02:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006b06:	461a      	mov	r2, r3
 8006b08:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006b0c:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8006b0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b10:	3301      	adds	r3, #1
 8006b12:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8006b14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b16:	085b      	lsrs	r3, r3, #1
 8006b18:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8006b1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d199      	bne.n	8006a54 <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	4618      	mov	r0, r3
 8006b26:	f005 fed4 	bl	800c8d2 <USB_ReadInterrupts>
 8006b2a:	4603      	mov	r3, r0
 8006b2c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006b30:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006b34:	f040 80c0 	bne.w	8006cb8 <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	4618      	mov	r0, r3
 8006b3e:	f005 fef3 	bl	800c928 <USB_ReadDevAllInEpInterrupt>
 8006b42:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8006b44:	2300      	movs	r3, #0
 8006b46:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8006b48:	e0b2      	b.n	8006cb0 <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8006b4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b4c:	f003 0301 	and.w	r3, r3, #1
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	f000 80a7 	beq.w	8006ca4 <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006b5c:	b2d2      	uxtb	r2, r2
 8006b5e:	4611      	mov	r1, r2
 8006b60:	4618      	mov	r0, r3
 8006b62:	f005 ff17 	bl	800c994 <USB_ReadDevInEPInterrupt>
 8006b66:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8006b68:	693b      	ldr	r3, [r7, #16]
 8006b6a:	f003 0301 	and.w	r3, r3, #1
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d057      	beq.n	8006c22 <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8006b72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b74:	f003 030f 	and.w	r3, r3, #15
 8006b78:	2201      	movs	r2, #1
 8006b7a:	fa02 f303 	lsl.w	r3, r2, r3
 8006b7e:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8006b80:	69fb      	ldr	r3, [r7, #28]
 8006b82:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006b86:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	43db      	mvns	r3, r3
 8006b8c:	69f9      	ldr	r1, [r7, #28]
 8006b8e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006b92:	4013      	ands	r3, r2
 8006b94:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8006b96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b98:	015a      	lsls	r2, r3, #5
 8006b9a:	69fb      	ldr	r3, [r7, #28]
 8006b9c:	4413      	add	r3, r2
 8006b9e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006ba2:	461a      	mov	r2, r3
 8006ba4:	2301      	movs	r3, #1
 8006ba6:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	691b      	ldr	r3, [r3, #16]
 8006bac:	2b01      	cmp	r3, #1
 8006bae:	d132      	bne.n	8006c16 <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8006bb0:	6879      	ldr	r1, [r7, #4]
 8006bb2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006bb4:	4613      	mov	r3, r2
 8006bb6:	00db      	lsls	r3, r3, #3
 8006bb8:	1a9b      	subs	r3, r3, r2
 8006bba:	009b      	lsls	r3, r3, #2
 8006bbc:	440b      	add	r3, r1
 8006bbe:	3348      	adds	r3, #72	; 0x48
 8006bc0:	6819      	ldr	r1, [r3, #0]
 8006bc2:	6878      	ldr	r0, [r7, #4]
 8006bc4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006bc6:	4613      	mov	r3, r2
 8006bc8:	00db      	lsls	r3, r3, #3
 8006bca:	1a9b      	subs	r3, r3, r2
 8006bcc:	009b      	lsls	r3, r3, #2
 8006bce:	4403      	add	r3, r0
 8006bd0:	3344      	adds	r3, #68	; 0x44
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	4419      	add	r1, r3
 8006bd6:	6878      	ldr	r0, [r7, #4]
 8006bd8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006bda:	4613      	mov	r3, r2
 8006bdc:	00db      	lsls	r3, r3, #3
 8006bde:	1a9b      	subs	r3, r3, r2
 8006be0:	009b      	lsls	r3, r3, #2
 8006be2:	4403      	add	r3, r0
 8006be4:	3348      	adds	r3, #72	; 0x48
 8006be6:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8006be8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d113      	bne.n	8006c16 <HAL_PCD_IRQHandler+0x31c>
 8006bee:	6879      	ldr	r1, [r7, #4]
 8006bf0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006bf2:	4613      	mov	r3, r2
 8006bf4:	00db      	lsls	r3, r3, #3
 8006bf6:	1a9b      	subs	r3, r3, r2
 8006bf8:	009b      	lsls	r3, r3, #2
 8006bfa:	440b      	add	r3, r1
 8006bfc:	3350      	adds	r3, #80	; 0x50
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d108      	bne.n	8006c16 <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	6818      	ldr	r0, [r3, #0]
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8006c0e:	461a      	mov	r2, r3
 8006c10:	2101      	movs	r1, #1
 8006c12:	f005 ff1b 	bl	800ca4c <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8006c16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c18:	b2db      	uxtb	r3, r3
 8006c1a:	4619      	mov	r1, r3
 8006c1c:	6878      	ldr	r0, [r7, #4]
 8006c1e:	f00c fd74 	bl	801370a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8006c22:	693b      	ldr	r3, [r7, #16]
 8006c24:	f003 0308 	and.w	r3, r3, #8
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d008      	beq.n	8006c3e <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8006c2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c2e:	015a      	lsls	r2, r3, #5
 8006c30:	69fb      	ldr	r3, [r7, #28]
 8006c32:	4413      	add	r3, r2
 8006c34:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006c38:	461a      	mov	r2, r3
 8006c3a:	2308      	movs	r3, #8
 8006c3c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8006c3e:	693b      	ldr	r3, [r7, #16]
 8006c40:	f003 0310 	and.w	r3, r3, #16
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d008      	beq.n	8006c5a <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8006c48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c4a:	015a      	lsls	r2, r3, #5
 8006c4c:	69fb      	ldr	r3, [r7, #28]
 8006c4e:	4413      	add	r3, r2
 8006c50:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006c54:	461a      	mov	r2, r3
 8006c56:	2310      	movs	r3, #16
 8006c58:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8006c5a:	693b      	ldr	r3, [r7, #16]
 8006c5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d008      	beq.n	8006c76 <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8006c64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c66:	015a      	lsls	r2, r3, #5
 8006c68:	69fb      	ldr	r3, [r7, #28]
 8006c6a:	4413      	add	r3, r2
 8006c6c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006c70:	461a      	mov	r2, r3
 8006c72:	2340      	movs	r3, #64	; 0x40
 8006c74:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8006c76:	693b      	ldr	r3, [r7, #16]
 8006c78:	f003 0302 	and.w	r3, r3, #2
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d008      	beq.n	8006c92 <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8006c80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c82:	015a      	lsls	r2, r3, #5
 8006c84:	69fb      	ldr	r3, [r7, #28]
 8006c86:	4413      	add	r3, r2
 8006c88:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006c8c:	461a      	mov	r2, r3
 8006c8e:	2302      	movs	r3, #2
 8006c90:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8006c92:	693b      	ldr	r3, [r7, #16]
 8006c94:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d003      	beq.n	8006ca4 <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8006c9c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006c9e:	6878      	ldr	r0, [r7, #4]
 8006ca0:	f000 fc0c 	bl	80074bc <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8006ca4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ca6:	3301      	adds	r3, #1
 8006ca8:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8006caa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006cac:	085b      	lsrs	r3, r3, #1
 8006cae:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8006cb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	f47f af49 	bne.w	8006b4a <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	4618      	mov	r0, r3
 8006cbe:	f005 fe08 	bl	800c8d2 <USB_ReadInterrupts>
 8006cc2:	4603      	mov	r3, r0
 8006cc4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006cc8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006ccc:	d114      	bne.n	8006cf8 <HAL_PCD_IRQHandler+0x3fe>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8006cce:	69fb      	ldr	r3, [r7, #28]
 8006cd0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006cd4:	685b      	ldr	r3, [r3, #4]
 8006cd6:	69fa      	ldr	r2, [r7, #28]
 8006cd8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006cdc:	f023 0301 	bic.w	r3, r3, #1
 8006ce0:	6053      	str	r3, [r2, #4]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResumeCallback(hpcd);
#else
      HAL_PCD_ResumeCallback(hpcd);
 8006ce2:	6878      	ldr	r0, [r7, #4]
 8006ce4:	f00c fd88 	bl	80137f8 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	695a      	ldr	r2, [r3, #20]
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8006cf6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	4618      	mov	r0, r3
 8006cfe:	f005 fde8 	bl	800c8d2 <USB_ReadInterrupts>
 8006d02:	4603      	mov	r3, r0
 8006d04:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006d08:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006d0c:	d112      	bne.n	8006d34 <HAL_PCD_IRQHandler+0x43a>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8006d0e:	69fb      	ldr	r3, [r7, #28]
 8006d10:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006d14:	689b      	ldr	r3, [r3, #8]
 8006d16:	f003 0301 	and.w	r3, r3, #1
 8006d1a:	2b01      	cmp	r3, #1
 8006d1c:	d102      	bne.n	8006d24 <HAL_PCD_IRQHandler+0x42a>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8006d1e:	6878      	ldr	r0, [r7, #4]
 8006d20:	f00c fd44 	bl	80137ac <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	695a      	ldr	r2, [r3, #20]
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8006d32:	615a      	str	r2, [r3, #20]
    }
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	4618      	mov	r0, r3
 8006d3a:	f005 fdca 	bl	800c8d2 <USB_ReadInterrupts>
 8006d3e:	4603      	mov	r3, r0
 8006d40:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006d44:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006d48:	f040 80c7 	bne.w	8006eda <HAL_PCD_IRQHandler+0x5e0>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8006d4c:	69fb      	ldr	r3, [r7, #28]
 8006d4e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006d52:	685b      	ldr	r3, [r3, #4]
 8006d54:	69fa      	ldr	r2, [r7, #28]
 8006d56:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006d5a:	f023 0301 	bic.w	r3, r3, #1
 8006d5e:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	2110      	movs	r1, #16
 8006d66:	4618      	mov	r0, r3
 8006d68:	f004 fea8 	bl	800babc <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006d6c:	2300      	movs	r3, #0
 8006d6e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006d70:	e056      	b.n	8006e20 <HAL_PCD_IRQHandler+0x526>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8006d72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d74:	015a      	lsls	r2, r3, #5
 8006d76:	69fb      	ldr	r3, [r7, #28]
 8006d78:	4413      	add	r3, r2
 8006d7a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006d7e:	461a      	mov	r2, r3
 8006d80:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8006d84:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8006d86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d88:	015a      	lsls	r2, r3, #5
 8006d8a:	69fb      	ldr	r3, [r7, #28]
 8006d8c:	4413      	add	r3, r2
 8006d8e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006d96:	0151      	lsls	r1, r2, #5
 8006d98:	69fa      	ldr	r2, [r7, #28]
 8006d9a:	440a      	add	r2, r1
 8006d9c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006da0:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006da4:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8006da6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006da8:	015a      	lsls	r2, r3, #5
 8006daa:	69fb      	ldr	r3, [r7, #28]
 8006dac:	4413      	add	r3, r2
 8006dae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006db6:	0151      	lsls	r1, r2, #5
 8006db8:	69fa      	ldr	r2, [r7, #28]
 8006dba:	440a      	add	r2, r1
 8006dbc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006dc0:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8006dc4:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8006dc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006dc8:	015a      	lsls	r2, r3, #5
 8006dca:	69fb      	ldr	r3, [r7, #28]
 8006dcc:	4413      	add	r3, r2
 8006dce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006dd2:	461a      	mov	r2, r3
 8006dd4:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8006dd8:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8006dda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ddc:	015a      	lsls	r2, r3, #5
 8006dde:	69fb      	ldr	r3, [r7, #28]
 8006de0:	4413      	add	r3, r2
 8006de2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006dea:	0151      	lsls	r1, r2, #5
 8006dec:	69fa      	ldr	r2, [r7, #28]
 8006dee:	440a      	add	r2, r1
 8006df0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006df4:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006df8:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8006dfa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006dfc:	015a      	lsls	r2, r3, #5
 8006dfe:	69fb      	ldr	r3, [r7, #28]
 8006e00:	4413      	add	r3, r2
 8006e02:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006e0a:	0151      	lsls	r1, r2, #5
 8006e0c:	69fa      	ldr	r2, [r7, #28]
 8006e0e:	440a      	add	r2, r1
 8006e10:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006e14:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8006e18:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006e1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e1c:	3301      	adds	r3, #1
 8006e1e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	685b      	ldr	r3, [r3, #4]
 8006e24:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006e26:	429a      	cmp	r2, r3
 8006e28:	d3a3      	bcc.n	8006d72 <HAL_PCD_IRQHandler+0x478>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8006e2a:	69fb      	ldr	r3, [r7, #28]
 8006e2c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006e30:	69db      	ldr	r3, [r3, #28]
 8006e32:	69fa      	ldr	r2, [r7, #28]
 8006e34:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006e38:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8006e3c:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d016      	beq.n	8006e74 <HAL_PCD_IRQHandler+0x57a>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8006e46:	69fb      	ldr	r3, [r7, #28]
 8006e48:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006e4c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006e50:	69fa      	ldr	r2, [r7, #28]
 8006e52:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006e56:	f043 030b 	orr.w	r3, r3, #11
 8006e5a:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8006e5e:	69fb      	ldr	r3, [r7, #28]
 8006e60:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006e64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006e66:	69fa      	ldr	r2, [r7, #28]
 8006e68:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006e6c:	f043 030b 	orr.w	r3, r3, #11
 8006e70:	6453      	str	r3, [r2, #68]	; 0x44
 8006e72:	e015      	b.n	8006ea0 <HAL_PCD_IRQHandler+0x5a6>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8006e74:	69fb      	ldr	r3, [r7, #28]
 8006e76:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006e7a:	695b      	ldr	r3, [r3, #20]
 8006e7c:	69fa      	ldr	r2, [r7, #28]
 8006e7e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006e82:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8006e86:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8006e8a:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8006e8c:	69fb      	ldr	r3, [r7, #28]
 8006e8e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006e92:	691b      	ldr	r3, [r3, #16]
 8006e94:	69fa      	ldr	r2, [r7, #28]
 8006e96:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006e9a:	f043 030b 	orr.w	r3, r3, #11
 8006e9e:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8006ea0:	69fb      	ldr	r3, [r7, #28]
 8006ea2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	69fa      	ldr	r2, [r7, #28]
 8006eaa:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006eae:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8006eb2:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	6818      	ldr	r0, [r3, #0]
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	691b      	ldr	r3, [r3, #16]
 8006ebc:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8006ec4:	461a      	mov	r2, r3
 8006ec6:	f005 fdc1 	bl	800ca4c <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	695a      	ldr	r2, [r3, #20]
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8006ed8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	4618      	mov	r0, r3
 8006ee0:	f005 fcf7 	bl	800c8d2 <USB_ReadInterrupts>
 8006ee4:	4603      	mov	r3, r0
 8006ee6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006eea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006eee:	d124      	bne.n	8006f3a <HAL_PCD_IRQHandler+0x640>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	4618      	mov	r0, r3
 8006ef6:	f005 fd87 	bl	800ca08 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	4618      	mov	r0, r3
 8006f00:	f004 fe38 	bl	800bb74 <USB_GetDevSpeed>
 8006f04:	4603      	mov	r3, r0
 8006f06:	461a      	mov	r2, r3
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	681c      	ldr	r4, [r3, #0]
 8006f10:	f001 f91e 	bl	8008150 <HAL_RCC_GetHCLKFreq>
 8006f14:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8006f1a:	b2db      	uxtb	r3, r3
 8006f1c:	461a      	mov	r2, r3
 8006f1e:	4620      	mov	r0, r4
 8006f20:	f004 fb7c 	bl	800b61c <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8006f24:	6878      	ldr	r0, [r7, #4]
 8006f26:	f00c fc18 	bl	801375a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	695a      	ldr	r2, [r3, #20]
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8006f38:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	4618      	mov	r0, r3
 8006f40:	f005 fcc7 	bl	800c8d2 <USB_ReadInterrupts>
 8006f44:	4603      	mov	r3, r0
 8006f46:	f003 0308 	and.w	r3, r3, #8
 8006f4a:	2b08      	cmp	r3, #8
 8006f4c:	d10a      	bne.n	8006f64 <HAL_PCD_IRQHandler+0x66a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8006f4e:	6878      	ldr	r0, [r7, #4]
 8006f50:	f00c fbf5 	bl	801373e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	695a      	ldr	r2, [r3, #20]
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	f002 0208 	and.w	r2, r2, #8
 8006f62:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	4618      	mov	r0, r3
 8006f6a:	f005 fcb2 	bl	800c8d2 <USB_ReadInterrupts>
 8006f6e:	4603      	mov	r3, r0
 8006f70:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006f74:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006f78:	d10f      	bne.n	8006f9a <HAL_PCD_IRQHandler+0x6a0>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8006f7a:	2300      	movs	r3, #0
 8006f7c:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8006f7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f80:	b2db      	uxtb	r3, r3
 8006f82:	4619      	mov	r1, r3
 8006f84:	6878      	ldr	r0, [r7, #4]
 8006f86:	f00c fc57 	bl	8013838 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	695a      	ldr	r2, [r3, #20]
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8006f98:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	4618      	mov	r0, r3
 8006fa0:	f005 fc97 	bl	800c8d2 <USB_ReadInterrupts>
 8006fa4:	4603      	mov	r3, r0
 8006fa6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006faa:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006fae:	d10f      	bne.n	8006fd0 <HAL_PCD_IRQHandler+0x6d6>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8006fb0:	2300      	movs	r3, #0
 8006fb2:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8006fb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fb6:	b2db      	uxtb	r3, r3
 8006fb8:	4619      	mov	r1, r3
 8006fba:	6878      	ldr	r0, [r7, #4]
 8006fbc:	f00c fc2a 	bl	8013814 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	695a      	ldr	r2, [r3, #20]
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8006fce:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	4618      	mov	r0, r3
 8006fd6:	f005 fc7c 	bl	800c8d2 <USB_ReadInterrupts>
 8006fda:	4603      	mov	r3, r0
 8006fdc:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8006fe0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006fe4:	d10a      	bne.n	8006ffc <HAL_PCD_IRQHandler+0x702>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8006fe6:	6878      	ldr	r0, [r7, #4]
 8006fe8:	f00c fc38 	bl	801385c <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	695a      	ldr	r2, [r3, #20]
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8006ffa:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	4618      	mov	r0, r3
 8007002:	f005 fc66 	bl	800c8d2 <USB_ReadInterrupts>
 8007006:	4603      	mov	r3, r0
 8007008:	f003 0304 	and.w	r3, r3, #4
 800700c:	2b04      	cmp	r3, #4
 800700e:	d115      	bne.n	800703c <HAL_PCD_IRQHandler+0x742>
    {
      temp = hpcd->Instance->GOTGINT;
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	685b      	ldr	r3, [r3, #4]
 8007016:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8007018:	69bb      	ldr	r3, [r7, #24]
 800701a:	f003 0304 	and.w	r3, r3, #4
 800701e:	2b00      	cmp	r3, #0
 8007020:	d002      	beq.n	8007028 <HAL_PCD_IRQHandler+0x72e>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8007022:	6878      	ldr	r0, [r7, #4]
 8007024:	f00c fc28 	bl	8013878 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	6859      	ldr	r1, [r3, #4]
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	69ba      	ldr	r2, [r7, #24]
 8007034:	430a      	orrs	r2, r1
 8007036:	605a      	str	r2, [r3, #4]
 8007038:	e000      	b.n	800703c <HAL_PCD_IRQHandler+0x742>
      return;
 800703a:	bf00      	nop
    }
  }
}
 800703c:	3734      	adds	r7, #52	; 0x34
 800703e:	46bd      	mov	sp, r7
 8007040:	bd90      	pop	{r4, r7, pc}

08007042 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8007042:	b580      	push	{r7, lr}
 8007044:	b082      	sub	sp, #8
 8007046:	af00      	add	r7, sp, #0
 8007048:	6078      	str	r0, [r7, #4]
 800704a:	460b      	mov	r3, r1
 800704c:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8007054:	2b01      	cmp	r3, #1
 8007056:	d101      	bne.n	800705c <HAL_PCD_SetAddress+0x1a>
 8007058:	2302      	movs	r3, #2
 800705a:	e013      	b.n	8007084 <HAL_PCD_SetAddress+0x42>
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	2201      	movs	r2, #1
 8007060:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	78fa      	ldrb	r2, [r7, #3]
 8007068:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	78fa      	ldrb	r2, [r7, #3]
 8007072:	4611      	mov	r1, r2
 8007074:	4618      	mov	r0, r3
 8007076:	f005 fbc7 	bl	800c808 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	2200      	movs	r2, #0
 800707e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8007082:	2300      	movs	r3, #0
}
 8007084:	4618      	mov	r0, r3
 8007086:	3708      	adds	r7, #8
 8007088:	46bd      	mov	sp, r7
 800708a:	bd80      	pop	{r7, pc}

0800708c <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800708c:	b580      	push	{r7, lr}
 800708e:	b084      	sub	sp, #16
 8007090:	af00      	add	r7, sp, #0
 8007092:	6078      	str	r0, [r7, #4]
 8007094:	4608      	mov	r0, r1
 8007096:	4611      	mov	r1, r2
 8007098:	461a      	mov	r2, r3
 800709a:	4603      	mov	r3, r0
 800709c:	70fb      	strb	r3, [r7, #3]
 800709e:	460b      	mov	r3, r1
 80070a0:	803b      	strh	r3, [r7, #0]
 80070a2:	4613      	mov	r3, r2
 80070a4:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80070a6:	2300      	movs	r3, #0
 80070a8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80070aa:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	da0f      	bge.n	80070d2 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80070b2:	78fb      	ldrb	r3, [r7, #3]
 80070b4:	f003 020f 	and.w	r2, r3, #15
 80070b8:	4613      	mov	r3, r2
 80070ba:	00db      	lsls	r3, r3, #3
 80070bc:	1a9b      	subs	r3, r3, r2
 80070be:	009b      	lsls	r3, r3, #2
 80070c0:	3338      	adds	r3, #56	; 0x38
 80070c2:	687a      	ldr	r2, [r7, #4]
 80070c4:	4413      	add	r3, r2
 80070c6:	3304      	adds	r3, #4
 80070c8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	2201      	movs	r2, #1
 80070ce:	705a      	strb	r2, [r3, #1]
 80070d0:	e00f      	b.n	80070f2 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80070d2:	78fb      	ldrb	r3, [r7, #3]
 80070d4:	f003 020f 	and.w	r2, r3, #15
 80070d8:	4613      	mov	r3, r2
 80070da:	00db      	lsls	r3, r3, #3
 80070dc:	1a9b      	subs	r3, r3, r2
 80070de:	009b      	lsls	r3, r3, #2
 80070e0:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80070e4:	687a      	ldr	r2, [r7, #4]
 80070e6:	4413      	add	r3, r2
 80070e8:	3304      	adds	r3, #4
 80070ea:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	2200      	movs	r2, #0
 80070f0:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80070f2:	78fb      	ldrb	r3, [r7, #3]
 80070f4:	f003 030f 	and.w	r3, r3, #15
 80070f8:	b2da      	uxtb	r2, r3
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 80070fe:	883a      	ldrh	r2, [r7, #0]
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	78ba      	ldrb	r2, [r7, #2]
 8007108:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	785b      	ldrb	r3, [r3, #1]
 800710e:	2b00      	cmp	r3, #0
 8007110:	d004      	beq.n	800711c <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	781b      	ldrb	r3, [r3, #0]
 8007116:	b29a      	uxth	r2, r3
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800711c:	78bb      	ldrb	r3, [r7, #2]
 800711e:	2b02      	cmp	r3, #2
 8007120:	d102      	bne.n	8007128 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	2200      	movs	r2, #0
 8007126:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800712e:	2b01      	cmp	r3, #1
 8007130:	d101      	bne.n	8007136 <HAL_PCD_EP_Open+0xaa>
 8007132:	2302      	movs	r3, #2
 8007134:	e00e      	b.n	8007154 <HAL_PCD_EP_Open+0xc8>
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	2201      	movs	r2, #1
 800713a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	68f9      	ldr	r1, [r7, #12]
 8007144:	4618      	mov	r0, r3
 8007146:	f004 fd39 	bl	800bbbc <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	2200      	movs	r2, #0
 800714e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 8007152:	7afb      	ldrb	r3, [r7, #11]
}
 8007154:	4618      	mov	r0, r3
 8007156:	3710      	adds	r7, #16
 8007158:	46bd      	mov	sp, r7
 800715a:	bd80      	pop	{r7, pc}

0800715c <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800715c:	b580      	push	{r7, lr}
 800715e:	b084      	sub	sp, #16
 8007160:	af00      	add	r7, sp, #0
 8007162:	6078      	str	r0, [r7, #4]
 8007164:	460b      	mov	r3, r1
 8007166:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8007168:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800716c:	2b00      	cmp	r3, #0
 800716e:	da0f      	bge.n	8007190 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007170:	78fb      	ldrb	r3, [r7, #3]
 8007172:	f003 020f 	and.w	r2, r3, #15
 8007176:	4613      	mov	r3, r2
 8007178:	00db      	lsls	r3, r3, #3
 800717a:	1a9b      	subs	r3, r3, r2
 800717c:	009b      	lsls	r3, r3, #2
 800717e:	3338      	adds	r3, #56	; 0x38
 8007180:	687a      	ldr	r2, [r7, #4]
 8007182:	4413      	add	r3, r2
 8007184:	3304      	adds	r3, #4
 8007186:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	2201      	movs	r2, #1
 800718c:	705a      	strb	r2, [r3, #1]
 800718e:	e00f      	b.n	80071b0 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007190:	78fb      	ldrb	r3, [r7, #3]
 8007192:	f003 020f 	and.w	r2, r3, #15
 8007196:	4613      	mov	r3, r2
 8007198:	00db      	lsls	r3, r3, #3
 800719a:	1a9b      	subs	r3, r3, r2
 800719c:	009b      	lsls	r3, r3, #2
 800719e:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80071a2:	687a      	ldr	r2, [r7, #4]
 80071a4:	4413      	add	r3, r2
 80071a6:	3304      	adds	r3, #4
 80071a8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	2200      	movs	r2, #0
 80071ae:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 80071b0:	78fb      	ldrb	r3, [r7, #3]
 80071b2:	f003 030f 	and.w	r3, r3, #15
 80071b6:	b2da      	uxtb	r2, r3
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80071c2:	2b01      	cmp	r3, #1
 80071c4:	d101      	bne.n	80071ca <HAL_PCD_EP_Close+0x6e>
 80071c6:	2302      	movs	r3, #2
 80071c8:	e00e      	b.n	80071e8 <HAL_PCD_EP_Close+0x8c>
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	2201      	movs	r2, #1
 80071ce:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	68f9      	ldr	r1, [r7, #12]
 80071d8:	4618      	mov	r0, r3
 80071da:	f004 fd75 	bl	800bcc8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	2200      	movs	r2, #0
 80071e2:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 80071e6:	2300      	movs	r3, #0
}
 80071e8:	4618      	mov	r0, r3
 80071ea:	3710      	adds	r7, #16
 80071ec:	46bd      	mov	sp, r7
 80071ee:	bd80      	pop	{r7, pc}

080071f0 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80071f0:	b580      	push	{r7, lr}
 80071f2:	b086      	sub	sp, #24
 80071f4:	af00      	add	r7, sp, #0
 80071f6:	60f8      	str	r0, [r7, #12]
 80071f8:	607a      	str	r2, [r7, #4]
 80071fa:	603b      	str	r3, [r7, #0]
 80071fc:	460b      	mov	r3, r1
 80071fe:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007200:	7afb      	ldrb	r3, [r7, #11]
 8007202:	f003 020f 	and.w	r2, r3, #15
 8007206:	4613      	mov	r3, r2
 8007208:	00db      	lsls	r3, r3, #3
 800720a:	1a9b      	subs	r3, r3, r2
 800720c:	009b      	lsls	r3, r3, #2
 800720e:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8007212:	68fa      	ldr	r2, [r7, #12]
 8007214:	4413      	add	r3, r2
 8007216:	3304      	adds	r3, #4
 8007218:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800721a:	697b      	ldr	r3, [r7, #20]
 800721c:	687a      	ldr	r2, [r7, #4]
 800721e:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8007220:	697b      	ldr	r3, [r7, #20]
 8007222:	683a      	ldr	r2, [r7, #0]
 8007224:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8007226:	697b      	ldr	r3, [r7, #20]
 8007228:	2200      	movs	r2, #0
 800722a:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 800722c:	697b      	ldr	r3, [r7, #20]
 800722e:	2200      	movs	r2, #0
 8007230:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007232:	7afb      	ldrb	r3, [r7, #11]
 8007234:	f003 030f 	and.w	r3, r3, #15
 8007238:	b2da      	uxtb	r2, r3
 800723a:	697b      	ldr	r3, [r7, #20]
 800723c:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	691b      	ldr	r3, [r3, #16]
 8007242:	2b01      	cmp	r3, #1
 8007244:	d102      	bne.n	800724c <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8007246:	687a      	ldr	r2, [r7, #4]
 8007248:	697b      	ldr	r3, [r7, #20]
 800724a:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800724c:	7afb      	ldrb	r3, [r7, #11]
 800724e:	f003 030f 	and.w	r3, r3, #15
 8007252:	2b00      	cmp	r3, #0
 8007254:	d109      	bne.n	800726a <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	6818      	ldr	r0, [r3, #0]
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	691b      	ldr	r3, [r3, #16]
 800725e:	b2db      	uxtb	r3, r3
 8007260:	461a      	mov	r2, r3
 8007262:	6979      	ldr	r1, [r7, #20]
 8007264:	f005 f850 	bl	800c308 <USB_EP0StartXfer>
 8007268:	e008      	b.n	800727c <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	6818      	ldr	r0, [r3, #0]
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	691b      	ldr	r3, [r3, #16]
 8007272:	b2db      	uxtb	r3, r3
 8007274:	461a      	mov	r2, r3
 8007276:	6979      	ldr	r1, [r7, #20]
 8007278:	f004 fe02 	bl	800be80 <USB_EPStartXfer>
  }

  return HAL_OK;
 800727c:	2300      	movs	r3, #0
}
 800727e:	4618      	mov	r0, r3
 8007280:	3718      	adds	r7, #24
 8007282:	46bd      	mov	sp, r7
 8007284:	bd80      	pop	{r7, pc}

08007286 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007286:	b480      	push	{r7}
 8007288:	b083      	sub	sp, #12
 800728a:	af00      	add	r7, sp, #0
 800728c:	6078      	str	r0, [r7, #4]
 800728e:	460b      	mov	r3, r1
 8007290:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8007292:	78fb      	ldrb	r3, [r7, #3]
 8007294:	f003 020f 	and.w	r2, r3, #15
 8007298:	6879      	ldr	r1, [r7, #4]
 800729a:	4613      	mov	r3, r2
 800729c:	00db      	lsls	r3, r3, #3
 800729e:	1a9b      	subs	r3, r3, r2
 80072a0:	009b      	lsls	r3, r3, #2
 80072a2:	440b      	add	r3, r1
 80072a4:	f503 7305 	add.w	r3, r3, #532	; 0x214
 80072a8:	681b      	ldr	r3, [r3, #0]
}
 80072aa:	4618      	mov	r0, r3
 80072ac:	370c      	adds	r7, #12
 80072ae:	46bd      	mov	sp, r7
 80072b0:	bc80      	pop	{r7}
 80072b2:	4770      	bx	lr

080072b4 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80072b4:	b580      	push	{r7, lr}
 80072b6:	b086      	sub	sp, #24
 80072b8:	af00      	add	r7, sp, #0
 80072ba:	60f8      	str	r0, [r7, #12]
 80072bc:	607a      	str	r2, [r7, #4]
 80072be:	603b      	str	r3, [r7, #0]
 80072c0:	460b      	mov	r3, r1
 80072c2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80072c4:	7afb      	ldrb	r3, [r7, #11]
 80072c6:	f003 020f 	and.w	r2, r3, #15
 80072ca:	4613      	mov	r3, r2
 80072cc:	00db      	lsls	r3, r3, #3
 80072ce:	1a9b      	subs	r3, r3, r2
 80072d0:	009b      	lsls	r3, r3, #2
 80072d2:	3338      	adds	r3, #56	; 0x38
 80072d4:	68fa      	ldr	r2, [r7, #12]
 80072d6:	4413      	add	r3, r2
 80072d8:	3304      	adds	r3, #4
 80072da:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80072dc:	697b      	ldr	r3, [r7, #20]
 80072de:	687a      	ldr	r2, [r7, #4]
 80072e0:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80072e2:	697b      	ldr	r3, [r7, #20]
 80072e4:	683a      	ldr	r2, [r7, #0]
 80072e6:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 80072e8:	697b      	ldr	r3, [r7, #20]
 80072ea:	2200      	movs	r2, #0
 80072ec:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 80072ee:	697b      	ldr	r3, [r7, #20]
 80072f0:	2201      	movs	r2, #1
 80072f2:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80072f4:	7afb      	ldrb	r3, [r7, #11]
 80072f6:	f003 030f 	and.w	r3, r3, #15
 80072fa:	b2da      	uxtb	r2, r3
 80072fc:	697b      	ldr	r3, [r7, #20]
 80072fe:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	691b      	ldr	r3, [r3, #16]
 8007304:	2b01      	cmp	r3, #1
 8007306:	d102      	bne.n	800730e <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8007308:	687a      	ldr	r2, [r7, #4]
 800730a:	697b      	ldr	r3, [r7, #20]
 800730c:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800730e:	7afb      	ldrb	r3, [r7, #11]
 8007310:	f003 030f 	and.w	r3, r3, #15
 8007314:	2b00      	cmp	r3, #0
 8007316:	d109      	bne.n	800732c <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	6818      	ldr	r0, [r3, #0]
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	691b      	ldr	r3, [r3, #16]
 8007320:	b2db      	uxtb	r3, r3
 8007322:	461a      	mov	r2, r3
 8007324:	6979      	ldr	r1, [r7, #20]
 8007326:	f004 ffef 	bl	800c308 <USB_EP0StartXfer>
 800732a:	e008      	b.n	800733e <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	6818      	ldr	r0, [r3, #0]
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	691b      	ldr	r3, [r3, #16]
 8007334:	b2db      	uxtb	r3, r3
 8007336:	461a      	mov	r2, r3
 8007338:	6979      	ldr	r1, [r7, #20]
 800733a:	f004 fda1 	bl	800be80 <USB_EPStartXfer>
  }

  return HAL_OK;
 800733e:	2300      	movs	r3, #0
}
 8007340:	4618      	mov	r0, r3
 8007342:	3718      	adds	r7, #24
 8007344:	46bd      	mov	sp, r7
 8007346:	bd80      	pop	{r7, pc}

08007348 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007348:	b580      	push	{r7, lr}
 800734a:	b084      	sub	sp, #16
 800734c:	af00      	add	r7, sp, #0
 800734e:	6078      	str	r0, [r7, #4]
 8007350:	460b      	mov	r3, r1
 8007352:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8007354:	78fb      	ldrb	r3, [r7, #3]
 8007356:	f003 020f 	and.w	r2, r3, #15
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	685b      	ldr	r3, [r3, #4]
 800735e:	429a      	cmp	r2, r3
 8007360:	d901      	bls.n	8007366 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8007362:	2301      	movs	r3, #1
 8007364:	e050      	b.n	8007408 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8007366:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800736a:	2b00      	cmp	r3, #0
 800736c:	da0f      	bge.n	800738e <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800736e:	78fb      	ldrb	r3, [r7, #3]
 8007370:	f003 020f 	and.w	r2, r3, #15
 8007374:	4613      	mov	r3, r2
 8007376:	00db      	lsls	r3, r3, #3
 8007378:	1a9b      	subs	r3, r3, r2
 800737a:	009b      	lsls	r3, r3, #2
 800737c:	3338      	adds	r3, #56	; 0x38
 800737e:	687a      	ldr	r2, [r7, #4]
 8007380:	4413      	add	r3, r2
 8007382:	3304      	adds	r3, #4
 8007384:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	2201      	movs	r2, #1
 800738a:	705a      	strb	r2, [r3, #1]
 800738c:	e00d      	b.n	80073aa <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800738e:	78fa      	ldrb	r2, [r7, #3]
 8007390:	4613      	mov	r3, r2
 8007392:	00db      	lsls	r3, r3, #3
 8007394:	1a9b      	subs	r3, r3, r2
 8007396:	009b      	lsls	r3, r3, #2
 8007398:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800739c:	687a      	ldr	r2, [r7, #4]
 800739e:	4413      	add	r3, r2
 80073a0:	3304      	adds	r3, #4
 80073a2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	2200      	movs	r2, #0
 80073a8:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	2201      	movs	r2, #1
 80073ae:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80073b0:	78fb      	ldrb	r3, [r7, #3]
 80073b2:	f003 030f 	and.w	r3, r3, #15
 80073b6:	b2da      	uxtb	r2, r3
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80073c2:	2b01      	cmp	r3, #1
 80073c4:	d101      	bne.n	80073ca <HAL_PCD_EP_SetStall+0x82>
 80073c6:	2302      	movs	r3, #2
 80073c8:	e01e      	b.n	8007408 <HAL_PCD_EP_SetStall+0xc0>
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	2201      	movs	r2, #1
 80073ce:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	68f9      	ldr	r1, [r7, #12]
 80073d8:	4618      	mov	r0, r3
 80073da:	f005 f943 	bl	800c664 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80073de:	78fb      	ldrb	r3, [r7, #3]
 80073e0:	f003 030f 	and.w	r3, r3, #15
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d10a      	bne.n	80073fe <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	6818      	ldr	r0, [r3, #0]
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	691b      	ldr	r3, [r3, #16]
 80073f0:	b2d9      	uxtb	r1, r3
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80073f8:	461a      	mov	r2, r3
 80073fa:	f005 fb27 	bl	800ca4c <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	2200      	movs	r2, #0
 8007402:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8007406:	2300      	movs	r3, #0
}
 8007408:	4618      	mov	r0, r3
 800740a:	3710      	adds	r7, #16
 800740c:	46bd      	mov	sp, r7
 800740e:	bd80      	pop	{r7, pc}

08007410 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007410:	b580      	push	{r7, lr}
 8007412:	b084      	sub	sp, #16
 8007414:	af00      	add	r7, sp, #0
 8007416:	6078      	str	r0, [r7, #4]
 8007418:	460b      	mov	r3, r1
 800741a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800741c:	78fb      	ldrb	r3, [r7, #3]
 800741e:	f003 020f 	and.w	r2, r3, #15
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	685b      	ldr	r3, [r3, #4]
 8007426:	429a      	cmp	r2, r3
 8007428:	d901      	bls.n	800742e <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800742a:	2301      	movs	r3, #1
 800742c:	e042      	b.n	80074b4 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800742e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007432:	2b00      	cmp	r3, #0
 8007434:	da0f      	bge.n	8007456 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007436:	78fb      	ldrb	r3, [r7, #3]
 8007438:	f003 020f 	and.w	r2, r3, #15
 800743c:	4613      	mov	r3, r2
 800743e:	00db      	lsls	r3, r3, #3
 8007440:	1a9b      	subs	r3, r3, r2
 8007442:	009b      	lsls	r3, r3, #2
 8007444:	3338      	adds	r3, #56	; 0x38
 8007446:	687a      	ldr	r2, [r7, #4]
 8007448:	4413      	add	r3, r2
 800744a:	3304      	adds	r3, #4
 800744c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	2201      	movs	r2, #1
 8007452:	705a      	strb	r2, [r3, #1]
 8007454:	e00f      	b.n	8007476 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007456:	78fb      	ldrb	r3, [r7, #3]
 8007458:	f003 020f 	and.w	r2, r3, #15
 800745c:	4613      	mov	r3, r2
 800745e:	00db      	lsls	r3, r3, #3
 8007460:	1a9b      	subs	r3, r3, r2
 8007462:	009b      	lsls	r3, r3, #2
 8007464:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8007468:	687a      	ldr	r2, [r7, #4]
 800746a:	4413      	add	r3, r2
 800746c:	3304      	adds	r3, #4
 800746e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	2200      	movs	r2, #0
 8007474:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	2200      	movs	r2, #0
 800747a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800747c:	78fb      	ldrb	r3, [r7, #3]
 800747e:	f003 030f 	and.w	r3, r3, #15
 8007482:	b2da      	uxtb	r2, r3
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800748e:	2b01      	cmp	r3, #1
 8007490:	d101      	bne.n	8007496 <HAL_PCD_EP_ClrStall+0x86>
 8007492:	2302      	movs	r3, #2
 8007494:	e00e      	b.n	80074b4 <HAL_PCD_EP_ClrStall+0xa4>
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	2201      	movs	r2, #1
 800749a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	68f9      	ldr	r1, [r7, #12]
 80074a4:	4618      	mov	r0, r3
 80074a6:	f005 f94a 	bl	800c73e <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	2200      	movs	r2, #0
 80074ae:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80074b2:	2300      	movs	r3, #0
}
 80074b4:	4618      	mov	r0, r3
 80074b6:	3710      	adds	r7, #16
 80074b8:	46bd      	mov	sp, r7
 80074ba:	bd80      	pop	{r7, pc}

080074bc <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80074bc:	b580      	push	{r7, lr}
 80074be:	b08a      	sub	sp, #40	; 0x28
 80074c0:	af02      	add	r7, sp, #8
 80074c2:	6078      	str	r0, [r7, #4]
 80074c4:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80074cc:	697b      	ldr	r3, [r7, #20]
 80074ce:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80074d0:	683a      	ldr	r2, [r7, #0]
 80074d2:	4613      	mov	r3, r2
 80074d4:	00db      	lsls	r3, r3, #3
 80074d6:	1a9b      	subs	r3, r3, r2
 80074d8:	009b      	lsls	r3, r3, #2
 80074da:	3338      	adds	r3, #56	; 0x38
 80074dc:	687a      	ldr	r2, [r7, #4]
 80074de:	4413      	add	r3, r2
 80074e0:	3304      	adds	r3, #4
 80074e2:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	699a      	ldr	r2, [r3, #24]
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	695b      	ldr	r3, [r3, #20]
 80074ec:	429a      	cmp	r2, r3
 80074ee:	d901      	bls.n	80074f4 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80074f0:	2301      	movs	r3, #1
 80074f2:	e06c      	b.n	80075ce <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	695a      	ldr	r2, [r3, #20]
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	699b      	ldr	r3, [r3, #24]
 80074fc:	1ad3      	subs	r3, r2, r3
 80074fe:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	689b      	ldr	r3, [r3, #8]
 8007504:	69fa      	ldr	r2, [r7, #28]
 8007506:	429a      	cmp	r2, r3
 8007508:	d902      	bls.n	8007510 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	689b      	ldr	r3, [r3, #8]
 800750e:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8007510:	69fb      	ldr	r3, [r7, #28]
 8007512:	3303      	adds	r3, #3
 8007514:	089b      	lsrs	r3, r3, #2
 8007516:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8007518:	e02b      	b.n	8007572 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	695a      	ldr	r2, [r3, #20]
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	699b      	ldr	r3, [r3, #24]
 8007522:	1ad3      	subs	r3, r2, r3
 8007524:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	689b      	ldr	r3, [r3, #8]
 800752a:	69fa      	ldr	r2, [r7, #28]
 800752c:	429a      	cmp	r2, r3
 800752e:	d902      	bls.n	8007536 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	689b      	ldr	r3, [r3, #8]
 8007534:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8007536:	69fb      	ldr	r3, [r7, #28]
 8007538:	3303      	adds	r3, #3
 800753a:	089b      	lsrs	r3, r3, #2
 800753c:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	68d9      	ldr	r1, [r3, #12]
 8007542:	683b      	ldr	r3, [r7, #0]
 8007544:	b2da      	uxtb	r2, r3
 8007546:	69fb      	ldr	r3, [r7, #28]
 8007548:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800754e:	b2db      	uxtb	r3, r3
 8007550:	9300      	str	r3, [sp, #0]
 8007552:	4603      	mov	r3, r0
 8007554:	6978      	ldr	r0, [r7, #20]
 8007556:	f005 f829 	bl	800c5ac <USB_WritePacket>

    ep->xfer_buff  += len;
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	68da      	ldr	r2, [r3, #12]
 800755e:	69fb      	ldr	r3, [r7, #28]
 8007560:	441a      	add	r2, r3
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	699a      	ldr	r2, [r3, #24]
 800756a:	69fb      	ldr	r3, [r7, #28]
 800756c:	441a      	add	r2, r3
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8007572:	683b      	ldr	r3, [r7, #0]
 8007574:	015a      	lsls	r2, r3, #5
 8007576:	693b      	ldr	r3, [r7, #16]
 8007578:	4413      	add	r3, r2
 800757a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800757e:	699b      	ldr	r3, [r3, #24]
 8007580:	b29b      	uxth	r3, r3
 8007582:	69ba      	ldr	r2, [r7, #24]
 8007584:	429a      	cmp	r2, r3
 8007586:	d809      	bhi.n	800759c <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	699a      	ldr	r2, [r3, #24]
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8007590:	429a      	cmp	r2, r3
 8007592:	d203      	bcs.n	800759c <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	695b      	ldr	r3, [r3, #20]
 8007598:	2b00      	cmp	r3, #0
 800759a:	d1be      	bne.n	800751a <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	695a      	ldr	r2, [r3, #20]
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	699b      	ldr	r3, [r3, #24]
 80075a4:	429a      	cmp	r2, r3
 80075a6:	d811      	bhi.n	80075cc <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80075a8:	683b      	ldr	r3, [r7, #0]
 80075aa:	f003 030f 	and.w	r3, r3, #15
 80075ae:	2201      	movs	r2, #1
 80075b0:	fa02 f303 	lsl.w	r3, r2, r3
 80075b4:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80075b6:	693b      	ldr	r3, [r7, #16]
 80075b8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80075bc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80075be:	68bb      	ldr	r3, [r7, #8]
 80075c0:	43db      	mvns	r3, r3
 80075c2:	6939      	ldr	r1, [r7, #16]
 80075c4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80075c8:	4013      	ands	r3, r2
 80075ca:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 80075cc:	2300      	movs	r3, #0
}
 80075ce:	4618      	mov	r0, r3
 80075d0:	3720      	adds	r7, #32
 80075d2:	46bd      	mov	sp, r7
 80075d4:	bd80      	pop	{r7, pc}
	...

080075d8 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80075d8:	b580      	push	{r7, lr}
 80075da:	b086      	sub	sp, #24
 80075dc:	af00      	add	r7, sp, #0
 80075de:	6078      	str	r0, [r7, #4]
 80075e0:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80075e8:	697b      	ldr	r3, [r7, #20]
 80075ea:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80075ec:	697b      	ldr	r3, [r7, #20]
 80075ee:	333c      	adds	r3, #60	; 0x3c
 80075f0:	3304      	adds	r3, #4
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80075f6:	683b      	ldr	r3, [r7, #0]
 80075f8:	015a      	lsls	r2, r3, #5
 80075fa:	693b      	ldr	r3, [r7, #16]
 80075fc:	4413      	add	r3, r2
 80075fe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007602:	689b      	ldr	r3, [r3, #8]
 8007604:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	691b      	ldr	r3, [r3, #16]
 800760a:	2b01      	cmp	r3, #1
 800760c:	f040 80a0 	bne.w	8007750 <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8007610:	68bb      	ldr	r3, [r7, #8]
 8007612:	f003 0308 	and.w	r3, r3, #8
 8007616:	2b00      	cmp	r3, #0
 8007618:	d015      	beq.n	8007646 <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	4a72      	ldr	r2, [pc, #456]	; (80077e8 <PCD_EP_OutXfrComplete_int+0x210>)
 800761e:	4293      	cmp	r3, r2
 8007620:	f240 80dd 	bls.w	80077de <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8007624:	68bb      	ldr	r3, [r7, #8]
 8007626:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800762a:	2b00      	cmp	r3, #0
 800762c:	f000 80d7 	beq.w	80077de <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007630:	683b      	ldr	r3, [r7, #0]
 8007632:	015a      	lsls	r2, r3, #5
 8007634:	693b      	ldr	r3, [r7, #16]
 8007636:	4413      	add	r3, r2
 8007638:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800763c:	461a      	mov	r2, r3
 800763e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007642:	6093      	str	r3, [r2, #8]
 8007644:	e0cb      	b.n	80077de <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8007646:	68bb      	ldr	r3, [r7, #8]
 8007648:	f003 0320 	and.w	r3, r3, #32
 800764c:	2b00      	cmp	r3, #0
 800764e:	d009      	beq.n	8007664 <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8007650:	683b      	ldr	r3, [r7, #0]
 8007652:	015a      	lsls	r2, r3, #5
 8007654:	693b      	ldr	r3, [r7, #16]
 8007656:	4413      	add	r3, r2
 8007658:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800765c:	461a      	mov	r2, r3
 800765e:	2320      	movs	r3, #32
 8007660:	6093      	str	r3, [r2, #8]
 8007662:	e0bc      	b.n	80077de <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8007664:	68bb      	ldr	r3, [r7, #8]
 8007666:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800766a:	2b00      	cmp	r3, #0
 800766c:	f040 80b7 	bne.w	80077de <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	4a5d      	ldr	r2, [pc, #372]	; (80077e8 <PCD_EP_OutXfrComplete_int+0x210>)
 8007674:	4293      	cmp	r3, r2
 8007676:	d90f      	bls.n	8007698 <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8007678:	68bb      	ldr	r3, [r7, #8]
 800767a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800767e:	2b00      	cmp	r3, #0
 8007680:	d00a      	beq.n	8007698 <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007682:	683b      	ldr	r3, [r7, #0]
 8007684:	015a      	lsls	r2, r3, #5
 8007686:	693b      	ldr	r3, [r7, #16]
 8007688:	4413      	add	r3, r2
 800768a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800768e:	461a      	mov	r2, r3
 8007690:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007694:	6093      	str	r3, [r2, #8]
 8007696:	e0a2      	b.n	80077de <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 8007698:	6879      	ldr	r1, [r7, #4]
 800769a:	683a      	ldr	r2, [r7, #0]
 800769c:	4613      	mov	r3, r2
 800769e:	00db      	lsls	r3, r3, #3
 80076a0:	1a9b      	subs	r3, r3, r2
 80076a2:	009b      	lsls	r3, r3, #2
 80076a4:	440b      	add	r3, r1
 80076a6:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80076aa:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80076ac:	683b      	ldr	r3, [r7, #0]
 80076ae:	0159      	lsls	r1, r3, #5
 80076b0:	693b      	ldr	r3, [r7, #16]
 80076b2:	440b      	add	r3, r1
 80076b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80076b8:	691b      	ldr	r3, [r3, #16]
 80076ba:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 80076be:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 80076c0:	6878      	ldr	r0, [r7, #4]
 80076c2:	683a      	ldr	r2, [r7, #0]
 80076c4:	4613      	mov	r3, r2
 80076c6:	00db      	lsls	r3, r3, #3
 80076c8:	1a9b      	subs	r3, r3, r2
 80076ca:	009b      	lsls	r3, r3, #2
 80076cc:	4403      	add	r3, r0
 80076ce:	f503 7305 	add.w	r3, r3, #532	; 0x214
 80076d2:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 80076d4:	6879      	ldr	r1, [r7, #4]
 80076d6:	683a      	ldr	r2, [r7, #0]
 80076d8:	4613      	mov	r3, r2
 80076da:	00db      	lsls	r3, r3, #3
 80076dc:	1a9b      	subs	r3, r3, r2
 80076de:	009b      	lsls	r3, r3, #2
 80076e0:	440b      	add	r3, r1
 80076e2:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80076e6:	6819      	ldr	r1, [r3, #0]
 80076e8:	6878      	ldr	r0, [r7, #4]
 80076ea:	683a      	ldr	r2, [r7, #0]
 80076ec:	4613      	mov	r3, r2
 80076ee:	00db      	lsls	r3, r3, #3
 80076f0:	1a9b      	subs	r3, r3, r2
 80076f2:	009b      	lsls	r3, r3, #2
 80076f4:	4403      	add	r3, r0
 80076f6:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	4419      	add	r1, r3
 80076fe:	6878      	ldr	r0, [r7, #4]
 8007700:	683a      	ldr	r2, [r7, #0]
 8007702:	4613      	mov	r3, r2
 8007704:	00db      	lsls	r3, r3, #3
 8007706:	1a9b      	subs	r3, r3, r2
 8007708:	009b      	lsls	r3, r3, #2
 800770a:	4403      	add	r3, r0
 800770c:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8007710:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8007712:	683b      	ldr	r3, [r7, #0]
 8007714:	2b00      	cmp	r3, #0
 8007716:	d114      	bne.n	8007742 <PCD_EP_OutXfrComplete_int+0x16a>
 8007718:	6879      	ldr	r1, [r7, #4]
 800771a:	683a      	ldr	r2, [r7, #0]
 800771c:	4613      	mov	r3, r2
 800771e:	00db      	lsls	r3, r3, #3
 8007720:	1a9b      	subs	r3, r3, r2
 8007722:	009b      	lsls	r3, r3, #2
 8007724:	440b      	add	r3, r1
 8007726:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	2b00      	cmp	r3, #0
 800772e:	d108      	bne.n	8007742 <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	6818      	ldr	r0, [r3, #0]
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800773a:	461a      	mov	r2, r3
 800773c:	2101      	movs	r1, #1
 800773e:	f005 f985 	bl	800ca4c <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8007742:	683b      	ldr	r3, [r7, #0]
 8007744:	b2db      	uxtb	r3, r3
 8007746:	4619      	mov	r1, r3
 8007748:	6878      	ldr	r0, [r7, #4]
 800774a:	f00b ffc3 	bl	80136d4 <HAL_PCD_DataOutStageCallback>
 800774e:	e046      	b.n	80077de <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	4a26      	ldr	r2, [pc, #152]	; (80077ec <PCD_EP_OutXfrComplete_int+0x214>)
 8007754:	4293      	cmp	r3, r2
 8007756:	d124      	bne.n	80077a2 <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8007758:	68bb      	ldr	r3, [r7, #8]
 800775a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800775e:	2b00      	cmp	r3, #0
 8007760:	d00a      	beq.n	8007778 <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007762:	683b      	ldr	r3, [r7, #0]
 8007764:	015a      	lsls	r2, r3, #5
 8007766:	693b      	ldr	r3, [r7, #16]
 8007768:	4413      	add	r3, r2
 800776a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800776e:	461a      	mov	r2, r3
 8007770:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007774:	6093      	str	r3, [r2, #8]
 8007776:	e032      	b.n	80077de <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8007778:	68bb      	ldr	r3, [r7, #8]
 800777a:	f003 0320 	and.w	r3, r3, #32
 800777e:	2b00      	cmp	r3, #0
 8007780:	d008      	beq.n	8007794 <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8007782:	683b      	ldr	r3, [r7, #0]
 8007784:	015a      	lsls	r2, r3, #5
 8007786:	693b      	ldr	r3, [r7, #16]
 8007788:	4413      	add	r3, r2
 800778a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800778e:	461a      	mov	r2, r3
 8007790:	2320      	movs	r3, #32
 8007792:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8007794:	683b      	ldr	r3, [r7, #0]
 8007796:	b2db      	uxtb	r3, r3
 8007798:	4619      	mov	r1, r3
 800779a:	6878      	ldr	r0, [r7, #4]
 800779c:	f00b ff9a 	bl	80136d4 <HAL_PCD_DataOutStageCallback>
 80077a0:	e01d      	b.n	80077de <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80077a2:	683b      	ldr	r3, [r7, #0]
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d114      	bne.n	80077d2 <PCD_EP_OutXfrComplete_int+0x1fa>
 80077a8:	6879      	ldr	r1, [r7, #4]
 80077aa:	683a      	ldr	r2, [r7, #0]
 80077ac:	4613      	mov	r3, r2
 80077ae:	00db      	lsls	r3, r3, #3
 80077b0:	1a9b      	subs	r3, r3, r2
 80077b2:	009b      	lsls	r3, r3, #2
 80077b4:	440b      	add	r3, r1
 80077b6:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d108      	bne.n	80077d2 <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	6818      	ldr	r0, [r3, #0]
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80077ca:	461a      	mov	r2, r3
 80077cc:	2100      	movs	r1, #0
 80077ce:	f005 f93d 	bl	800ca4c <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80077d2:	683b      	ldr	r3, [r7, #0]
 80077d4:	b2db      	uxtb	r3, r3
 80077d6:	4619      	mov	r1, r3
 80077d8:	6878      	ldr	r0, [r7, #4]
 80077da:	f00b ff7b 	bl	80136d4 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 80077de:	2300      	movs	r3, #0
}
 80077e0:	4618      	mov	r0, r3
 80077e2:	3718      	adds	r7, #24
 80077e4:	46bd      	mov	sp, r7
 80077e6:	bd80      	pop	{r7, pc}
 80077e8:	4f54300a 	.word	0x4f54300a
 80077ec:	4f54310a 	.word	0x4f54310a

080077f0 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80077f0:	b580      	push	{r7, lr}
 80077f2:	b086      	sub	sp, #24
 80077f4:	af00      	add	r7, sp, #0
 80077f6:	6078      	str	r0, [r7, #4]
 80077f8:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007800:	697b      	ldr	r3, [r7, #20]
 8007802:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8007804:	697b      	ldr	r3, [r7, #20]
 8007806:	333c      	adds	r3, #60	; 0x3c
 8007808:	3304      	adds	r3, #4
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800780e:	683b      	ldr	r3, [r7, #0]
 8007810:	015a      	lsls	r2, r3, #5
 8007812:	693b      	ldr	r3, [r7, #16]
 8007814:	4413      	add	r3, r2
 8007816:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800781a:	689b      	ldr	r3, [r3, #8]
 800781c:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	4a15      	ldr	r2, [pc, #84]	; (8007878 <PCD_EP_OutSetupPacket_int+0x88>)
 8007822:	4293      	cmp	r3, r2
 8007824:	d90e      	bls.n	8007844 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8007826:	68bb      	ldr	r3, [r7, #8]
 8007828:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800782c:	2b00      	cmp	r3, #0
 800782e:	d009      	beq.n	8007844 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007830:	683b      	ldr	r3, [r7, #0]
 8007832:	015a      	lsls	r2, r3, #5
 8007834:	693b      	ldr	r3, [r7, #16]
 8007836:	4413      	add	r3, r2
 8007838:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800783c:	461a      	mov	r2, r3
 800783e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007842:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8007844:	6878      	ldr	r0, [r7, #4]
 8007846:	f00b ff33 	bl	80136b0 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	4a0a      	ldr	r2, [pc, #40]	; (8007878 <PCD_EP_OutSetupPacket_int+0x88>)
 800784e:	4293      	cmp	r3, r2
 8007850:	d90c      	bls.n	800786c <PCD_EP_OutSetupPacket_int+0x7c>
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	691b      	ldr	r3, [r3, #16]
 8007856:	2b01      	cmp	r3, #1
 8007858:	d108      	bne.n	800786c <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	6818      	ldr	r0, [r3, #0]
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8007864:	461a      	mov	r2, r3
 8007866:	2101      	movs	r1, #1
 8007868:	f005 f8f0 	bl	800ca4c <USB_EP0_OutStart>
  }

  return HAL_OK;
 800786c:	2300      	movs	r3, #0
}
 800786e:	4618      	mov	r0, r3
 8007870:	3718      	adds	r7, #24
 8007872:	46bd      	mov	sp, r7
 8007874:	bd80      	pop	{r7, pc}
 8007876:	bf00      	nop
 8007878:	4f54300a 	.word	0x4f54300a

0800787c <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800787c:	b480      	push	{r7}
 800787e:	b085      	sub	sp, #20
 8007880:	af00      	add	r7, sp, #0
 8007882:	6078      	str	r0, [r7, #4]
 8007884:	460b      	mov	r3, r1
 8007886:	70fb      	strb	r3, [r7, #3]
 8007888:	4613      	mov	r3, r2
 800788a:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007892:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8007894:	78fb      	ldrb	r3, [r7, #3]
 8007896:	2b00      	cmp	r3, #0
 8007898:	d107      	bne.n	80078aa <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800789a:	883b      	ldrh	r3, [r7, #0]
 800789c:	0419      	lsls	r1, r3, #16
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	68ba      	ldr	r2, [r7, #8]
 80078a4:	430a      	orrs	r2, r1
 80078a6:	629a      	str	r2, [r3, #40]	; 0x28
 80078a8:	e028      	b.n	80078fc <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80078b0:	0c1b      	lsrs	r3, r3, #16
 80078b2:	68ba      	ldr	r2, [r7, #8]
 80078b4:	4413      	add	r3, r2
 80078b6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80078b8:	2300      	movs	r3, #0
 80078ba:	73fb      	strb	r3, [r7, #15]
 80078bc:	e00d      	b.n	80078da <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	681a      	ldr	r2, [r3, #0]
 80078c2:	7bfb      	ldrb	r3, [r7, #15]
 80078c4:	3340      	adds	r3, #64	; 0x40
 80078c6:	009b      	lsls	r3, r3, #2
 80078c8:	4413      	add	r3, r2
 80078ca:	685b      	ldr	r3, [r3, #4]
 80078cc:	0c1b      	lsrs	r3, r3, #16
 80078ce:	68ba      	ldr	r2, [r7, #8]
 80078d0:	4413      	add	r3, r2
 80078d2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80078d4:	7bfb      	ldrb	r3, [r7, #15]
 80078d6:	3301      	adds	r3, #1
 80078d8:	73fb      	strb	r3, [r7, #15]
 80078da:	7bfa      	ldrb	r2, [r7, #15]
 80078dc:	78fb      	ldrb	r3, [r7, #3]
 80078de:	3b01      	subs	r3, #1
 80078e0:	429a      	cmp	r2, r3
 80078e2:	d3ec      	bcc.n	80078be <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80078e4:	883b      	ldrh	r3, [r7, #0]
 80078e6:	0418      	lsls	r0, r3, #16
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	6819      	ldr	r1, [r3, #0]
 80078ec:	78fb      	ldrb	r3, [r7, #3]
 80078ee:	3b01      	subs	r3, #1
 80078f0:	68ba      	ldr	r2, [r7, #8]
 80078f2:	4302      	orrs	r2, r0
 80078f4:	3340      	adds	r3, #64	; 0x40
 80078f6:	009b      	lsls	r3, r3, #2
 80078f8:	440b      	add	r3, r1
 80078fa:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80078fc:	2300      	movs	r3, #0
}
 80078fe:	4618      	mov	r0, r3
 8007900:	3714      	adds	r7, #20
 8007902:	46bd      	mov	sp, r7
 8007904:	bc80      	pop	{r7}
 8007906:	4770      	bx	lr

08007908 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8007908:	b480      	push	{r7}
 800790a:	b083      	sub	sp, #12
 800790c:	af00      	add	r7, sp, #0
 800790e:	6078      	str	r0, [r7, #4]
 8007910:	460b      	mov	r3, r1
 8007912:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	887a      	ldrh	r2, [r7, #2]
 800791a:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800791c:	2300      	movs	r3, #0
}
 800791e:	4618      	mov	r0, r3
 8007920:	370c      	adds	r7, #12
 8007922:	46bd      	mov	sp, r7
 8007924:	bc80      	pop	{r7}
 8007926:	4770      	bx	lr

08007928 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007928:	b580      	push	{r7, lr}
 800792a:	b08a      	sub	sp, #40	; 0x28
 800792c:	af00      	add	r7, sp, #0
 800792e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	2b00      	cmp	r3, #0
 8007934:	d101      	bne.n	800793a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007936:	2301      	movs	r3, #1
 8007938:	e237      	b.n	8007daa <HAL_RCC_OscConfig+0x482>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	f003 0301 	and.w	r3, r3, #1
 8007942:	2b00      	cmp	r3, #0
 8007944:	d050      	beq.n	80079e8 <HAL_RCC_OscConfig+0xc0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007946:	4ba3      	ldr	r3, [pc, #652]	; (8007bd4 <HAL_RCC_OscConfig+0x2ac>)
 8007948:	689b      	ldr	r3, [r3, #8]
 800794a:	f003 030c 	and.w	r3, r3, #12
 800794e:	2b04      	cmp	r3, #4
 8007950:	d00c      	beq.n	800796c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007952:	4ba0      	ldr	r3, [pc, #640]	; (8007bd4 <HAL_RCC_OscConfig+0x2ac>)
 8007954:	689b      	ldr	r3, [r3, #8]
 8007956:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800795a:	2b08      	cmp	r3, #8
 800795c:	d112      	bne.n	8007984 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800795e:	4b9d      	ldr	r3, [pc, #628]	; (8007bd4 <HAL_RCC_OscConfig+0x2ac>)
 8007960:	685b      	ldr	r3, [r3, #4]
 8007962:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007966:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800796a:	d10b      	bne.n	8007984 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800796c:	4b99      	ldr	r3, [pc, #612]	; (8007bd4 <HAL_RCC_OscConfig+0x2ac>)
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007974:	2b00      	cmp	r3, #0
 8007976:	d036      	beq.n	80079e6 <HAL_RCC_OscConfig+0xbe>
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	685b      	ldr	r3, [r3, #4]
 800797c:	2b00      	cmp	r3, #0
 800797e:	d132      	bne.n	80079e6 <HAL_RCC_OscConfig+0xbe>
      {
        return HAL_ERROR;
 8007980:	2301      	movs	r3, #1
 8007982:	e212      	b.n	8007daa <HAL_RCC_OscConfig+0x482>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	685a      	ldr	r2, [r3, #4]
 8007988:	4b93      	ldr	r3, [pc, #588]	; (8007bd8 <HAL_RCC_OscConfig+0x2b0>)
 800798a:	b2d2      	uxtb	r2, r2
 800798c:	701a      	strb	r2, [r3, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	685b      	ldr	r3, [r3, #4]
 8007992:	2b00      	cmp	r3, #0
 8007994:	d013      	beq.n	80079be <HAL_RCC_OscConfig+0x96>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007996:	f7fa ff6d 	bl	8002874 <HAL_GetTick>
 800799a:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800799c:	e008      	b.n	80079b0 <HAL_RCC_OscConfig+0x88>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800799e:	f7fa ff69 	bl	8002874 <HAL_GetTick>
 80079a2:	4602      	mov	r2, r0
 80079a4:	6a3b      	ldr	r3, [r7, #32]
 80079a6:	1ad3      	subs	r3, r2, r3
 80079a8:	2b64      	cmp	r3, #100	; 0x64
 80079aa:	d901      	bls.n	80079b0 <HAL_RCC_OscConfig+0x88>
          {
            return HAL_TIMEOUT;
 80079ac:	2303      	movs	r3, #3
 80079ae:	e1fc      	b.n	8007daa <HAL_RCC_OscConfig+0x482>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80079b0:	4b88      	ldr	r3, [pc, #544]	; (8007bd4 <HAL_RCC_OscConfig+0x2ac>)
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d0f0      	beq.n	800799e <HAL_RCC_OscConfig+0x76>
 80079bc:	e014      	b.n	80079e8 <HAL_RCC_OscConfig+0xc0>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80079be:	f7fa ff59 	bl	8002874 <HAL_GetTick>
 80079c2:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80079c4:	e008      	b.n	80079d8 <HAL_RCC_OscConfig+0xb0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80079c6:	f7fa ff55 	bl	8002874 <HAL_GetTick>
 80079ca:	4602      	mov	r2, r0
 80079cc:	6a3b      	ldr	r3, [r7, #32]
 80079ce:	1ad3      	subs	r3, r2, r3
 80079d0:	2b64      	cmp	r3, #100	; 0x64
 80079d2:	d901      	bls.n	80079d8 <HAL_RCC_OscConfig+0xb0>
          {
            return HAL_TIMEOUT;
 80079d4:	2303      	movs	r3, #3
 80079d6:	e1e8      	b.n	8007daa <HAL_RCC_OscConfig+0x482>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80079d8:	4b7e      	ldr	r3, [pc, #504]	; (8007bd4 <HAL_RCC_OscConfig+0x2ac>)
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d1f0      	bne.n	80079c6 <HAL_RCC_OscConfig+0x9e>
 80079e4:	e000      	b.n	80079e8 <HAL_RCC_OscConfig+0xc0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80079e6:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	f003 0302 	and.w	r3, r3, #2
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d077      	beq.n	8007ae4 <HAL_RCC_OscConfig+0x1bc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80079f4:	4b77      	ldr	r3, [pc, #476]	; (8007bd4 <HAL_RCC_OscConfig+0x2ac>)
 80079f6:	689b      	ldr	r3, [r3, #8]
 80079f8:	f003 030c 	and.w	r3, r3, #12
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d00b      	beq.n	8007a18 <HAL_RCC_OscConfig+0xf0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007a00:	4b74      	ldr	r3, [pc, #464]	; (8007bd4 <HAL_RCC_OscConfig+0x2ac>)
 8007a02:	689b      	ldr	r3, [r3, #8]
 8007a04:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8007a08:	2b08      	cmp	r3, #8
 8007a0a:	d126      	bne.n	8007a5a <HAL_RCC_OscConfig+0x132>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007a0c:	4b71      	ldr	r3, [pc, #452]	; (8007bd4 <HAL_RCC_OscConfig+0x2ac>)
 8007a0e:	685b      	ldr	r3, [r3, #4]
 8007a10:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	d120      	bne.n	8007a5a <HAL_RCC_OscConfig+0x132>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007a18:	4b6e      	ldr	r3, [pc, #440]	; (8007bd4 <HAL_RCC_OscConfig+0x2ac>)
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	f003 0302 	and.w	r3, r3, #2
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d005      	beq.n	8007a30 <HAL_RCC_OscConfig+0x108>
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	68db      	ldr	r3, [r3, #12]
 8007a28:	2b01      	cmp	r3, #1
 8007a2a:	d001      	beq.n	8007a30 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007a2c:	2301      	movs	r3, #1
 8007a2e:	e1bc      	b.n	8007daa <HAL_RCC_OscConfig+0x482>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007a30:	4b68      	ldr	r3, [pc, #416]	; (8007bd4 <HAL_RCC_OscConfig+0x2ac>)
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	691b      	ldr	r3, [r3, #16]
 8007a3c:	21f8      	movs	r1, #248	; 0xf8
 8007a3e:	61b9      	str	r1, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007a40:	69b9      	ldr	r1, [r7, #24]
 8007a42:	fa91 f1a1 	rbit	r1, r1
 8007a46:	6179      	str	r1, [r7, #20]
  return result;
 8007a48:	6979      	ldr	r1, [r7, #20]
 8007a4a:	fab1 f181 	clz	r1, r1
 8007a4e:	b2c9      	uxtb	r1, r1
 8007a50:	408b      	lsls	r3, r1
 8007a52:	4960      	ldr	r1, [pc, #384]	; (8007bd4 <HAL_RCC_OscConfig+0x2ac>)
 8007a54:	4313      	orrs	r3, r2
 8007a56:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007a58:	e044      	b.n	8007ae4 <HAL_RCC_OscConfig+0x1bc>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	68db      	ldr	r3, [r3, #12]
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d02a      	beq.n	8007ab8 <HAL_RCC_OscConfig+0x190>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007a62:	4b5e      	ldr	r3, [pc, #376]	; (8007bdc <HAL_RCC_OscConfig+0x2b4>)
 8007a64:	2201      	movs	r2, #1
 8007a66:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007a68:	f7fa ff04 	bl	8002874 <HAL_GetTick>
 8007a6c:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007a6e:	e008      	b.n	8007a82 <HAL_RCC_OscConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007a70:	f7fa ff00 	bl	8002874 <HAL_GetTick>
 8007a74:	4602      	mov	r2, r0
 8007a76:	6a3b      	ldr	r3, [r7, #32]
 8007a78:	1ad3      	subs	r3, r2, r3
 8007a7a:	2b02      	cmp	r3, #2
 8007a7c:	d901      	bls.n	8007a82 <HAL_RCC_OscConfig+0x15a>
          {
            return HAL_TIMEOUT;
 8007a7e:	2303      	movs	r3, #3
 8007a80:	e193      	b.n	8007daa <HAL_RCC_OscConfig+0x482>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007a82:	4b54      	ldr	r3, [pc, #336]	; (8007bd4 <HAL_RCC_OscConfig+0x2ac>)
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	f003 0302 	and.w	r3, r3, #2
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	d0f0      	beq.n	8007a70 <HAL_RCC_OscConfig+0x148>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007a8e:	4b51      	ldr	r3, [pc, #324]	; (8007bd4 <HAL_RCC_OscConfig+0x2ac>)
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	691b      	ldr	r3, [r3, #16]
 8007a9a:	21f8      	movs	r1, #248	; 0xf8
 8007a9c:	6139      	str	r1, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007a9e:	6939      	ldr	r1, [r7, #16]
 8007aa0:	fa91 f1a1 	rbit	r1, r1
 8007aa4:	60f9      	str	r1, [r7, #12]
  return result;
 8007aa6:	68f9      	ldr	r1, [r7, #12]
 8007aa8:	fab1 f181 	clz	r1, r1
 8007aac:	b2c9      	uxtb	r1, r1
 8007aae:	408b      	lsls	r3, r1
 8007ab0:	4948      	ldr	r1, [pc, #288]	; (8007bd4 <HAL_RCC_OscConfig+0x2ac>)
 8007ab2:	4313      	orrs	r3, r2
 8007ab4:	600b      	str	r3, [r1, #0]
 8007ab6:	e015      	b.n	8007ae4 <HAL_RCC_OscConfig+0x1bc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007ab8:	4b48      	ldr	r3, [pc, #288]	; (8007bdc <HAL_RCC_OscConfig+0x2b4>)
 8007aba:	2200      	movs	r2, #0
 8007abc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007abe:	f7fa fed9 	bl	8002874 <HAL_GetTick>
 8007ac2:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007ac4:	e008      	b.n	8007ad8 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007ac6:	f7fa fed5 	bl	8002874 <HAL_GetTick>
 8007aca:	4602      	mov	r2, r0
 8007acc:	6a3b      	ldr	r3, [r7, #32]
 8007ace:	1ad3      	subs	r3, r2, r3
 8007ad0:	2b02      	cmp	r3, #2
 8007ad2:	d901      	bls.n	8007ad8 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8007ad4:	2303      	movs	r3, #3
 8007ad6:	e168      	b.n	8007daa <HAL_RCC_OscConfig+0x482>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007ad8:	4b3e      	ldr	r3, [pc, #248]	; (8007bd4 <HAL_RCC_OscConfig+0x2ac>)
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	f003 0302 	and.w	r3, r3, #2
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d1f0      	bne.n	8007ac6 <HAL_RCC_OscConfig+0x19e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	f003 0308 	and.w	r3, r3, #8
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d030      	beq.n	8007b52 <HAL_RCC_OscConfig+0x22a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	695b      	ldr	r3, [r3, #20]
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d016      	beq.n	8007b26 <HAL_RCC_OscConfig+0x1fe>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007af8:	4b39      	ldr	r3, [pc, #228]	; (8007be0 <HAL_RCC_OscConfig+0x2b8>)
 8007afa:	2201      	movs	r2, #1
 8007afc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007afe:	f7fa feb9 	bl	8002874 <HAL_GetTick>
 8007b02:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007b04:	e008      	b.n	8007b18 <HAL_RCC_OscConfig+0x1f0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007b06:	f7fa feb5 	bl	8002874 <HAL_GetTick>
 8007b0a:	4602      	mov	r2, r0
 8007b0c:	6a3b      	ldr	r3, [r7, #32]
 8007b0e:	1ad3      	subs	r3, r2, r3
 8007b10:	2b02      	cmp	r3, #2
 8007b12:	d901      	bls.n	8007b18 <HAL_RCC_OscConfig+0x1f0>
        {
          return HAL_TIMEOUT;
 8007b14:	2303      	movs	r3, #3
 8007b16:	e148      	b.n	8007daa <HAL_RCC_OscConfig+0x482>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007b18:	4b2e      	ldr	r3, [pc, #184]	; (8007bd4 <HAL_RCC_OscConfig+0x2ac>)
 8007b1a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007b1c:	f003 0302 	and.w	r3, r3, #2
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	d0f0      	beq.n	8007b06 <HAL_RCC_OscConfig+0x1de>
 8007b24:	e015      	b.n	8007b52 <HAL_RCC_OscConfig+0x22a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007b26:	4b2e      	ldr	r3, [pc, #184]	; (8007be0 <HAL_RCC_OscConfig+0x2b8>)
 8007b28:	2200      	movs	r2, #0
 8007b2a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007b2c:	f7fa fea2 	bl	8002874 <HAL_GetTick>
 8007b30:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007b32:	e008      	b.n	8007b46 <HAL_RCC_OscConfig+0x21e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007b34:	f7fa fe9e 	bl	8002874 <HAL_GetTick>
 8007b38:	4602      	mov	r2, r0
 8007b3a:	6a3b      	ldr	r3, [r7, #32]
 8007b3c:	1ad3      	subs	r3, r2, r3
 8007b3e:	2b02      	cmp	r3, #2
 8007b40:	d901      	bls.n	8007b46 <HAL_RCC_OscConfig+0x21e>
        {
          return HAL_TIMEOUT;
 8007b42:	2303      	movs	r3, #3
 8007b44:	e131      	b.n	8007daa <HAL_RCC_OscConfig+0x482>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007b46:	4b23      	ldr	r3, [pc, #140]	; (8007bd4 <HAL_RCC_OscConfig+0x2ac>)
 8007b48:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007b4a:	f003 0302 	and.w	r3, r3, #2
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	d1f0      	bne.n	8007b34 <HAL_RCC_OscConfig+0x20c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	f003 0304 	and.w	r3, r3, #4
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	f000 8088 	beq.w	8007c70 <HAL_RCC_OscConfig+0x348>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007b60:	2300      	movs	r3, #0
 8007b62:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007b66:	4b1b      	ldr	r3, [pc, #108]	; (8007bd4 <HAL_RCC_OscConfig+0x2ac>)
 8007b68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d110      	bne.n	8007b94 <HAL_RCC_OscConfig+0x26c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007b72:	2300      	movs	r3, #0
 8007b74:	60bb      	str	r3, [r7, #8]
 8007b76:	4b17      	ldr	r3, [pc, #92]	; (8007bd4 <HAL_RCC_OscConfig+0x2ac>)
 8007b78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b7a:	4a16      	ldr	r2, [pc, #88]	; (8007bd4 <HAL_RCC_OscConfig+0x2ac>)
 8007b7c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007b80:	6413      	str	r3, [r2, #64]	; 0x40
 8007b82:	4b14      	ldr	r3, [pc, #80]	; (8007bd4 <HAL_RCC_OscConfig+0x2ac>)
 8007b84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007b8a:	60bb      	str	r3, [r7, #8]
 8007b8c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007b8e:	2301      	movs	r3, #1
 8007b90:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8007b94:	4b13      	ldr	r3, [pc, #76]	; (8007be4 <HAL_RCC_OscConfig+0x2bc>)
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	4a12      	ldr	r2, [pc, #72]	; (8007be4 <HAL_RCC_OscConfig+0x2bc>)
 8007b9a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007b9e:	6013      	str	r3, [r2, #0]

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007ba0:	4b10      	ldr	r3, [pc, #64]	; (8007be4 <HAL_RCC_OscConfig+0x2bc>)
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	d123      	bne.n	8007bf4 <HAL_RCC_OscConfig+0x2cc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007bac:	4b0d      	ldr	r3, [pc, #52]	; (8007be4 <HAL_RCC_OscConfig+0x2bc>)
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	4a0c      	ldr	r2, [pc, #48]	; (8007be4 <HAL_RCC_OscConfig+0x2bc>)
 8007bb2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007bb6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007bb8:	f7fa fe5c 	bl	8002874 <HAL_GetTick>
 8007bbc:	6238      	str	r0, [r7, #32]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007bbe:	e013      	b.n	8007be8 <HAL_RCC_OscConfig+0x2c0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007bc0:	f7fa fe58 	bl	8002874 <HAL_GetTick>
 8007bc4:	4602      	mov	r2, r0
 8007bc6:	6a3b      	ldr	r3, [r7, #32]
 8007bc8:	1ad3      	subs	r3, r2, r3
 8007bca:	2b02      	cmp	r3, #2
 8007bcc:	d90c      	bls.n	8007be8 <HAL_RCC_OscConfig+0x2c0>
        {
          return HAL_TIMEOUT;
 8007bce:	2303      	movs	r3, #3
 8007bd0:	e0eb      	b.n	8007daa <HAL_RCC_OscConfig+0x482>
 8007bd2:	bf00      	nop
 8007bd4:	40023800 	.word	0x40023800
 8007bd8:	40023802 	.word	0x40023802
 8007bdc:	42470000 	.word	0x42470000
 8007be0:	42470e80 	.word	0x42470e80
 8007be4:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007be8:	4b72      	ldr	r3, [pc, #456]	; (8007db4 <HAL_RCC_OscConfig+0x48c>)
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	d0e5      	beq.n	8007bc0 <HAL_RCC_OscConfig+0x298>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	689a      	ldr	r2, [r3, #8]
 8007bf8:	4b6f      	ldr	r3, [pc, #444]	; (8007db8 <HAL_RCC_OscConfig+0x490>)
 8007bfa:	b2d2      	uxtb	r2, r2
 8007bfc:	701a      	strb	r2, [r3, #0]
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	689b      	ldr	r3, [r3, #8]
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d015      	beq.n	8007c32 <HAL_RCC_OscConfig+0x30a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007c06:	f7fa fe35 	bl	8002874 <HAL_GetTick>
 8007c0a:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007c0c:	e00a      	b.n	8007c24 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007c0e:	f7fa fe31 	bl	8002874 <HAL_GetTick>
 8007c12:	4602      	mov	r2, r0
 8007c14:	6a3b      	ldr	r3, [r7, #32]
 8007c16:	1ad3      	subs	r3, r2, r3
 8007c18:	f241 3288 	movw	r2, #5000	; 0x1388
 8007c1c:	4293      	cmp	r3, r2
 8007c1e:	d901      	bls.n	8007c24 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8007c20:	2303      	movs	r3, #3
 8007c22:	e0c2      	b.n	8007daa <HAL_RCC_OscConfig+0x482>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007c24:	4b65      	ldr	r3, [pc, #404]	; (8007dbc <HAL_RCC_OscConfig+0x494>)
 8007c26:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007c28:	f003 0302 	and.w	r3, r3, #2
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d0ee      	beq.n	8007c0e <HAL_RCC_OscConfig+0x2e6>
 8007c30:	e014      	b.n	8007c5c <HAL_RCC_OscConfig+0x334>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007c32:	f7fa fe1f 	bl	8002874 <HAL_GetTick>
 8007c36:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007c38:	e00a      	b.n	8007c50 <HAL_RCC_OscConfig+0x328>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007c3a:	f7fa fe1b 	bl	8002874 <HAL_GetTick>
 8007c3e:	4602      	mov	r2, r0
 8007c40:	6a3b      	ldr	r3, [r7, #32]
 8007c42:	1ad3      	subs	r3, r2, r3
 8007c44:	f241 3288 	movw	r2, #5000	; 0x1388
 8007c48:	4293      	cmp	r3, r2
 8007c4a:	d901      	bls.n	8007c50 <HAL_RCC_OscConfig+0x328>
        {
          return HAL_TIMEOUT;
 8007c4c:	2303      	movs	r3, #3
 8007c4e:	e0ac      	b.n	8007daa <HAL_RCC_OscConfig+0x482>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007c50:	4b5a      	ldr	r3, [pc, #360]	; (8007dbc <HAL_RCC_OscConfig+0x494>)
 8007c52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007c54:	f003 0302 	and.w	r3, r3, #2
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	d1ee      	bne.n	8007c3a <HAL_RCC_OscConfig+0x312>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007c5c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007c60:	2b01      	cmp	r3, #1
 8007c62:	d105      	bne.n	8007c70 <HAL_RCC_OscConfig+0x348>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007c64:	4b55      	ldr	r3, [pc, #340]	; (8007dbc <HAL_RCC_OscConfig+0x494>)
 8007c66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c68:	4a54      	ldr	r2, [pc, #336]	; (8007dbc <HAL_RCC_OscConfig+0x494>)
 8007c6a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007c6e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	699b      	ldr	r3, [r3, #24]
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	f000 8097 	beq.w	8007da8 <HAL_RCC_OscConfig+0x480>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007c7a:	4b50      	ldr	r3, [pc, #320]	; (8007dbc <HAL_RCC_OscConfig+0x494>)
 8007c7c:	689b      	ldr	r3, [r3, #8]
 8007c7e:	f003 030c 	and.w	r3, r3, #12
 8007c82:	2b08      	cmp	r3, #8
 8007c84:	d061      	beq.n	8007d4a <HAL_RCC_OscConfig+0x422>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	699b      	ldr	r3, [r3, #24]
 8007c8a:	2b02      	cmp	r3, #2
 8007c8c:	d146      	bne.n	8007d1c <HAL_RCC_OscConfig+0x3f4>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007c8e:	4b4c      	ldr	r3, [pc, #304]	; (8007dc0 <HAL_RCC_OscConfig+0x498>)
 8007c90:	2200      	movs	r2, #0
 8007c92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007c94:	f7fa fdee 	bl	8002874 <HAL_GetTick>
 8007c98:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007c9a:	e008      	b.n	8007cae <HAL_RCC_OscConfig+0x386>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007c9c:	f7fa fdea 	bl	8002874 <HAL_GetTick>
 8007ca0:	4602      	mov	r2, r0
 8007ca2:	6a3b      	ldr	r3, [r7, #32]
 8007ca4:	1ad3      	subs	r3, r2, r3
 8007ca6:	2b64      	cmp	r3, #100	; 0x64
 8007ca8:	d901      	bls.n	8007cae <HAL_RCC_OscConfig+0x386>
          {
            return HAL_TIMEOUT;
 8007caa:	2303      	movs	r3, #3
 8007cac:	e07d      	b.n	8007daa <HAL_RCC_OscConfig+0x482>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007cae:	4b43      	ldr	r3, [pc, #268]	; (8007dbc <HAL_RCC_OscConfig+0x494>)
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d1f0      	bne.n	8007c9c <HAL_RCC_OscConfig+0x374>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007cba:	4b40      	ldr	r3, [pc, #256]	; (8007dbc <HAL_RCC_OscConfig+0x494>)
 8007cbc:	685a      	ldr	r2, [r3, #4]
 8007cbe:	4b41      	ldr	r3, [pc, #260]	; (8007dc4 <HAL_RCC_OscConfig+0x49c>)
 8007cc0:	4013      	ands	r3, r2
 8007cc2:	687a      	ldr	r2, [r7, #4]
 8007cc4:	69d1      	ldr	r1, [r2, #28]
 8007cc6:	687a      	ldr	r2, [r7, #4]
 8007cc8:	6a12      	ldr	r2, [r2, #32]
 8007cca:	4311      	orrs	r1, r2
 8007ccc:	687a      	ldr	r2, [r7, #4]
 8007cce:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8007cd0:	0192      	lsls	r2, r2, #6
 8007cd2:	4311      	orrs	r1, r2
 8007cd4:	687a      	ldr	r2, [r7, #4]
 8007cd6:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8007cd8:	0612      	lsls	r2, r2, #24
 8007cda:	4311      	orrs	r1, r2
 8007cdc:	687a      	ldr	r2, [r7, #4]
 8007cde:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8007ce0:	0852      	lsrs	r2, r2, #1
 8007ce2:	3a01      	subs	r2, #1
 8007ce4:	0412      	lsls	r2, r2, #16
 8007ce6:	430a      	orrs	r2, r1
 8007ce8:	4934      	ldr	r1, [pc, #208]	; (8007dbc <HAL_RCC_OscConfig+0x494>)
 8007cea:	4313      	orrs	r3, r2
 8007cec:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007cee:	4b34      	ldr	r3, [pc, #208]	; (8007dc0 <HAL_RCC_OscConfig+0x498>)
 8007cf0:	2201      	movs	r2, #1
 8007cf2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007cf4:	f7fa fdbe 	bl	8002874 <HAL_GetTick>
 8007cf8:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007cfa:	e008      	b.n	8007d0e <HAL_RCC_OscConfig+0x3e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007cfc:	f7fa fdba 	bl	8002874 <HAL_GetTick>
 8007d00:	4602      	mov	r2, r0
 8007d02:	6a3b      	ldr	r3, [r7, #32]
 8007d04:	1ad3      	subs	r3, r2, r3
 8007d06:	2b64      	cmp	r3, #100	; 0x64
 8007d08:	d901      	bls.n	8007d0e <HAL_RCC_OscConfig+0x3e6>
          {
            return HAL_TIMEOUT;
 8007d0a:	2303      	movs	r3, #3
 8007d0c:	e04d      	b.n	8007daa <HAL_RCC_OscConfig+0x482>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007d0e:	4b2b      	ldr	r3, [pc, #172]	; (8007dbc <HAL_RCC_OscConfig+0x494>)
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d0f0      	beq.n	8007cfc <HAL_RCC_OscConfig+0x3d4>
 8007d1a:	e045      	b.n	8007da8 <HAL_RCC_OscConfig+0x480>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007d1c:	4b28      	ldr	r3, [pc, #160]	; (8007dc0 <HAL_RCC_OscConfig+0x498>)
 8007d1e:	2200      	movs	r2, #0
 8007d20:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007d22:	f7fa fda7 	bl	8002874 <HAL_GetTick>
 8007d26:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007d28:	e008      	b.n	8007d3c <HAL_RCC_OscConfig+0x414>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007d2a:	f7fa fda3 	bl	8002874 <HAL_GetTick>
 8007d2e:	4602      	mov	r2, r0
 8007d30:	6a3b      	ldr	r3, [r7, #32]
 8007d32:	1ad3      	subs	r3, r2, r3
 8007d34:	2b64      	cmp	r3, #100	; 0x64
 8007d36:	d901      	bls.n	8007d3c <HAL_RCC_OscConfig+0x414>
          {
            return HAL_TIMEOUT;
 8007d38:	2303      	movs	r3, #3
 8007d3a:	e036      	b.n	8007daa <HAL_RCC_OscConfig+0x482>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007d3c:	4b1f      	ldr	r3, [pc, #124]	; (8007dbc <HAL_RCC_OscConfig+0x494>)
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d1f0      	bne.n	8007d2a <HAL_RCC_OscConfig+0x402>
 8007d48:	e02e      	b.n	8007da8 <HAL_RCC_OscConfig+0x480>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	699b      	ldr	r3, [r3, #24]
 8007d4e:	2b01      	cmp	r3, #1
 8007d50:	d101      	bne.n	8007d56 <HAL_RCC_OscConfig+0x42e>
      {
        return HAL_ERROR;
 8007d52:	2301      	movs	r3, #1
 8007d54:	e029      	b.n	8007daa <HAL_RCC_OscConfig+0x482>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        uint32_t pllcfgr = RCC->PLLCFGR;
 8007d56:	4b19      	ldr	r3, [pc, #100]	; (8007dbc <HAL_RCC_OscConfig+0x494>)
 8007d58:	685b      	ldr	r3, [r3, #4]
 8007d5a:	61fb      	str	r3, [r7, #28]
      
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007d5c:	69fb      	ldr	r3, [r7, #28]
 8007d5e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	69db      	ldr	r3, [r3, #28]
 8007d66:	429a      	cmp	r2, r3
 8007d68:	d11c      	bne.n	8007da4 <HAL_RCC_OscConfig+0x47c>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007d6a:	69fb      	ldr	r3, [r7, #28]
 8007d6c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007d74:	429a      	cmp	r2, r3
 8007d76:	d115      	bne.n	8007da4 <HAL_RCC_OscConfig+0x47c>
           ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8007d78:	69fb      	ldr	r3, [r7, #28]
 8007d7a:	099b      	lsrs	r3, r3, #6
 8007d7c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007d84:	429a      	cmp	r2, r3
 8007d86:	d10d      	bne.n	8007da4 <HAL_RCC_OscConfig+0x47c>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8007d88:	69fb      	ldr	r3, [r7, #28]
 8007d8a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8007d92:	429a      	cmp	r2, r3
 8007d94:	d106      	bne.n	8007da4 <HAL_RCC_OscConfig+0x47c>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8007d96:	69fb      	ldr	r3, [r7, #28]
 8007d98:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8007da0:	429a      	cmp	r2, r3
 8007da2:	d001      	beq.n	8007da8 <HAL_RCC_OscConfig+0x480>
        {
          return HAL_ERROR;
 8007da4:	2301      	movs	r3, #1
 8007da6:	e000      	b.n	8007daa <HAL_RCC_OscConfig+0x482>
        }
      }
    }
  }
  return HAL_OK;
 8007da8:	2300      	movs	r3, #0
}
 8007daa:	4618      	mov	r0, r3
 8007dac:	3728      	adds	r7, #40	; 0x28
 8007dae:	46bd      	mov	sp, r7
 8007db0:	bd80      	pop	{r7, pc}
 8007db2:	bf00      	nop
 8007db4:	40007000 	.word	0x40007000
 8007db8:	40023870 	.word	0x40023870
 8007dbc:	40023800 	.word	0x40023800
 8007dc0:	42470060 	.word	0x42470060
 8007dc4:	f0bc8000 	.word	0xf0bc8000

08007dc8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007dc8:	b580      	push	{r7, lr}
 8007dca:	b086      	sub	sp, #24
 8007dcc:	af00      	add	r7, sp, #0
 8007dce:	6078      	str	r0, [r7, #4]
 8007dd0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d101      	bne.n	8007ddc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007dd8:	2301      	movs	r3, #1
 8007dda:	e0d2      	b.n	8007f82 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007ddc:	4b6b      	ldr	r3, [pc, #428]	; (8007f8c <HAL_RCC_ClockConfig+0x1c4>)
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	f003 030f 	and.w	r3, r3, #15
 8007de4:	683a      	ldr	r2, [r7, #0]
 8007de6:	429a      	cmp	r2, r3
 8007de8:	d90c      	bls.n	8007e04 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007dea:	4b68      	ldr	r3, [pc, #416]	; (8007f8c <HAL_RCC_ClockConfig+0x1c4>)
 8007dec:	683a      	ldr	r2, [r7, #0]
 8007dee:	b2d2      	uxtb	r2, r2
 8007df0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007df2:	4b66      	ldr	r3, [pc, #408]	; (8007f8c <HAL_RCC_ClockConfig+0x1c4>)
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	f003 030f 	and.w	r3, r3, #15
 8007dfa:	683a      	ldr	r2, [r7, #0]
 8007dfc:	429a      	cmp	r2, r3
 8007dfe:	d001      	beq.n	8007e04 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007e00:	2301      	movs	r3, #1
 8007e02:	e0be      	b.n	8007f82 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	f003 0302 	and.w	r3, r3, #2
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	d020      	beq.n	8007e52 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	f003 0304 	and.w	r3, r3, #4
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	d005      	beq.n	8007e28 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007e1c:	4b5c      	ldr	r3, [pc, #368]	; (8007f90 <HAL_RCC_ClockConfig+0x1c8>)
 8007e1e:	689b      	ldr	r3, [r3, #8]
 8007e20:	4a5b      	ldr	r2, [pc, #364]	; (8007f90 <HAL_RCC_ClockConfig+0x1c8>)
 8007e22:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8007e26:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	f003 0308 	and.w	r3, r3, #8
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	d005      	beq.n	8007e40 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3U));
 8007e34:	4b56      	ldr	r3, [pc, #344]	; (8007f90 <HAL_RCC_ClockConfig+0x1c8>)
 8007e36:	689b      	ldr	r3, [r3, #8]
 8007e38:	4a55      	ldr	r2, [pc, #340]	; (8007f90 <HAL_RCC_ClockConfig+0x1c8>)
 8007e3a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8007e3e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007e40:	4b53      	ldr	r3, [pc, #332]	; (8007f90 <HAL_RCC_ClockConfig+0x1c8>)
 8007e42:	689b      	ldr	r3, [r3, #8]
 8007e44:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	689b      	ldr	r3, [r3, #8]
 8007e4c:	4950      	ldr	r1, [pc, #320]	; (8007f90 <HAL_RCC_ClockConfig+0x1c8>)
 8007e4e:	4313      	orrs	r3, r2
 8007e50:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	f003 0301 	and.w	r3, r3, #1
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	d040      	beq.n	8007ee0 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	685b      	ldr	r3, [r3, #4]
 8007e62:	2b01      	cmp	r3, #1
 8007e64:	d107      	bne.n	8007e76 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007e66:	4b4a      	ldr	r3, [pc, #296]	; (8007f90 <HAL_RCC_ClockConfig+0x1c8>)
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	d115      	bne.n	8007e9e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8007e72:	2301      	movs	r3, #1
 8007e74:	e085      	b.n	8007f82 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	685b      	ldr	r3, [r3, #4]
 8007e7a:	2b02      	cmp	r3, #2
 8007e7c:	d107      	bne.n	8007e8e <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007e7e:	4b44      	ldr	r3, [pc, #272]	; (8007f90 <HAL_RCC_ClockConfig+0x1c8>)
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d109      	bne.n	8007e9e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8007e8a:	2301      	movs	r3, #1
 8007e8c:	e079      	b.n	8007f82 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007e8e:	4b40      	ldr	r3, [pc, #256]	; (8007f90 <HAL_RCC_ClockConfig+0x1c8>)
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	f003 0302 	and.w	r3, r3, #2
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d101      	bne.n	8007e9e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8007e9a:	2301      	movs	r3, #1
 8007e9c:	e071      	b.n	8007f82 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007e9e:	4b3c      	ldr	r3, [pc, #240]	; (8007f90 <HAL_RCC_ClockConfig+0x1c8>)
 8007ea0:	689b      	ldr	r3, [r3, #8]
 8007ea2:	f023 0203 	bic.w	r2, r3, #3
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	685b      	ldr	r3, [r3, #4]
 8007eaa:	4939      	ldr	r1, [pc, #228]	; (8007f90 <HAL_RCC_ClockConfig+0x1c8>)
 8007eac:	4313      	orrs	r3, r2
 8007eae:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007eb0:	f7fa fce0 	bl	8002874 <HAL_GetTick>
 8007eb4:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007eb6:	e00a      	b.n	8007ece <HAL_RCC_ClockConfig+0x106>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007eb8:	f7fa fcdc 	bl	8002874 <HAL_GetTick>
 8007ebc:	4602      	mov	r2, r0
 8007ebe:	697b      	ldr	r3, [r7, #20]
 8007ec0:	1ad3      	subs	r3, r2, r3
 8007ec2:	f241 3288 	movw	r2, #5000	; 0x1388
 8007ec6:	4293      	cmp	r3, r2
 8007ec8:	d901      	bls.n	8007ece <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8007eca:	2303      	movs	r3, #3
 8007ecc:	e059      	b.n	8007f82 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007ece:	4b30      	ldr	r3, [pc, #192]	; (8007f90 <HAL_RCC_ClockConfig+0x1c8>)
 8007ed0:	689b      	ldr	r3, [r3, #8]
 8007ed2:	f003 020c 	and.w	r2, r3, #12
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	685b      	ldr	r3, [r3, #4]
 8007eda:	009b      	lsls	r3, r3, #2
 8007edc:	429a      	cmp	r2, r3
 8007ede:	d1eb      	bne.n	8007eb8 <HAL_RCC_ClockConfig+0xf0>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007ee0:	4b2a      	ldr	r3, [pc, #168]	; (8007f8c <HAL_RCC_ClockConfig+0x1c4>)
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	f003 030f 	and.w	r3, r3, #15
 8007ee8:	683a      	ldr	r2, [r7, #0]
 8007eea:	429a      	cmp	r2, r3
 8007eec:	d20c      	bcs.n	8007f08 <HAL_RCC_ClockConfig+0x140>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007eee:	4b27      	ldr	r3, [pc, #156]	; (8007f8c <HAL_RCC_ClockConfig+0x1c4>)
 8007ef0:	683a      	ldr	r2, [r7, #0]
 8007ef2:	b2d2      	uxtb	r2, r2
 8007ef4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007ef6:	4b25      	ldr	r3, [pc, #148]	; (8007f8c <HAL_RCC_ClockConfig+0x1c4>)
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	f003 030f 	and.w	r3, r3, #15
 8007efe:	683a      	ldr	r2, [r7, #0]
 8007f00:	429a      	cmp	r2, r3
 8007f02:	d001      	beq.n	8007f08 <HAL_RCC_ClockConfig+0x140>
    {
      return HAL_ERROR;
 8007f04:	2301      	movs	r3, #1
 8007f06:	e03c      	b.n	8007f82 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	f003 0304 	and.w	r3, r3, #4
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	d008      	beq.n	8007f26 <HAL_RCC_ClockConfig+0x15e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007f14:	4b1e      	ldr	r3, [pc, #120]	; (8007f90 <HAL_RCC_ClockConfig+0x1c8>)
 8007f16:	689b      	ldr	r3, [r3, #8]
 8007f18:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	68db      	ldr	r3, [r3, #12]
 8007f20:	491b      	ldr	r1, [pc, #108]	; (8007f90 <HAL_RCC_ClockConfig+0x1c8>)
 8007f22:	4313      	orrs	r3, r2
 8007f24:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	f003 0308 	and.w	r3, r3, #8
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d009      	beq.n	8007f46 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007f32:	4b17      	ldr	r3, [pc, #92]	; (8007f90 <HAL_RCC_ClockConfig+0x1c8>)
 8007f34:	689b      	ldr	r3, [r3, #8]
 8007f36:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	691b      	ldr	r3, [r3, #16]
 8007f3e:	00db      	lsls	r3, r3, #3
 8007f40:	4913      	ldr	r1, [pc, #76]	; (8007f90 <HAL_RCC_ClockConfig+0x1c8>)
 8007f42:	4313      	orrs	r3, r2
 8007f44:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 8007f46:	f000 f82b 	bl	8007fa0 <HAL_RCC_GetSysClockFreq>
 8007f4a:	4601      	mov	r1, r0
 8007f4c:	4b10      	ldr	r3, [pc, #64]	; (8007f90 <HAL_RCC_ClockConfig+0x1c8>)
 8007f4e:	689b      	ldr	r3, [r3, #8]
 8007f50:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007f54:	22f0      	movs	r2, #240	; 0xf0
 8007f56:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007f58:	693a      	ldr	r2, [r7, #16]
 8007f5a:	fa92 f2a2 	rbit	r2, r2
 8007f5e:	60fa      	str	r2, [r7, #12]
  return result;
 8007f60:	68fa      	ldr	r2, [r7, #12]
 8007f62:	fab2 f282 	clz	r2, r2
 8007f66:	b2d2      	uxtb	r2, r2
 8007f68:	40d3      	lsrs	r3, r2
 8007f6a:	4a0a      	ldr	r2, [pc, #40]	; (8007f94 <HAL_RCC_ClockConfig+0x1cc>)
 8007f6c:	5cd3      	ldrb	r3, [r2, r3]
 8007f6e:	fa21 f303 	lsr.w	r3, r1, r3
 8007f72:	4a09      	ldr	r2, [pc, #36]	; (8007f98 <HAL_RCC_ClockConfig+0x1d0>)
 8007f74:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8007f76:	4b09      	ldr	r3, [pc, #36]	; (8007f9c <HAL_RCC_ClockConfig+0x1d4>)
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	4618      	mov	r0, r3
 8007f7c:	f7fa fc38 	bl	80027f0 <HAL_InitTick>

  return HAL_OK;
 8007f80:	2300      	movs	r3, #0
}
 8007f82:	4618      	mov	r0, r3
 8007f84:	3718      	adds	r7, #24
 8007f86:	46bd      	mov	sp, r7
 8007f88:	bd80      	pop	{r7, pc}
 8007f8a:	bf00      	nop
 8007f8c:	40023c00 	.word	0x40023c00
 8007f90:	40023800 	.word	0x40023800
 8007f94:	080179b4 	.word	0x080179b4
 8007f98:	20000004 	.word	0x20000004
 8007f9c:	20000008 	.word	0x20000008

08007fa0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007fa0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007fa2:	b085      	sub	sp, #20
 8007fa4:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8007fa6:	2300      	movs	r3, #0
 8007fa8:	607b      	str	r3, [r7, #4]
 8007faa:	2300      	movs	r3, #0
 8007fac:	60fb      	str	r3, [r7, #12]
 8007fae:	2300      	movs	r3, #0
 8007fb0:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8007fb2:	2300      	movs	r3, #0
 8007fb4:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007fb6:	4b63      	ldr	r3, [pc, #396]	; (8008144 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8007fb8:	689b      	ldr	r3, [r3, #8]
 8007fba:	f003 030c 	and.w	r3, r3, #12
 8007fbe:	2b04      	cmp	r3, #4
 8007fc0:	d007      	beq.n	8007fd2 <HAL_RCC_GetSysClockFreq+0x32>
 8007fc2:	2b08      	cmp	r3, #8
 8007fc4:	d008      	beq.n	8007fd8 <HAL_RCC_GetSysClockFreq+0x38>
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	f040 80b4 	bne.w	8008134 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007fcc:	4b5e      	ldr	r3, [pc, #376]	; (8008148 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8007fce:	60bb      	str	r3, [r7, #8]
       break;
 8007fd0:	e0b3      	b.n	800813a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007fd2:	4b5e      	ldr	r3, [pc, #376]	; (800814c <HAL_RCC_GetSysClockFreq+0x1ac>)
 8007fd4:	60bb      	str	r3, [r7, #8]
      break;
 8007fd6:	e0b0      	b.n	800813a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007fd8:	4b5a      	ldr	r3, [pc, #360]	; (8008144 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8007fda:	685b      	ldr	r3, [r3, #4]
 8007fdc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007fe0:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007fe2:	4b58      	ldr	r3, [pc, #352]	; (8008144 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8007fe4:	685b      	ldr	r3, [r3, #4]
 8007fe6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	d04a      	beq.n	8008084 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007fee:	4b55      	ldr	r3, [pc, #340]	; (8008144 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8007ff0:	685b      	ldr	r3, [r3, #4]
 8007ff2:	099b      	lsrs	r3, r3, #6
 8007ff4:	f04f 0400 	mov.w	r4, #0
 8007ff8:	f240 11ff 	movw	r1, #511	; 0x1ff
 8007ffc:	f04f 0200 	mov.w	r2, #0
 8008000:	ea03 0501 	and.w	r5, r3, r1
 8008004:	ea04 0602 	and.w	r6, r4, r2
 8008008:	4629      	mov	r1, r5
 800800a:	4632      	mov	r2, r6
 800800c:	f04f 0300 	mov.w	r3, #0
 8008010:	f04f 0400 	mov.w	r4, #0
 8008014:	0154      	lsls	r4, r2, #5
 8008016:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800801a:	014b      	lsls	r3, r1, #5
 800801c:	4619      	mov	r1, r3
 800801e:	4622      	mov	r2, r4
 8008020:	1b49      	subs	r1, r1, r5
 8008022:	eb62 0206 	sbc.w	r2, r2, r6
 8008026:	f04f 0300 	mov.w	r3, #0
 800802a:	f04f 0400 	mov.w	r4, #0
 800802e:	0194      	lsls	r4, r2, #6
 8008030:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8008034:	018b      	lsls	r3, r1, #6
 8008036:	1a5b      	subs	r3, r3, r1
 8008038:	eb64 0402 	sbc.w	r4, r4, r2
 800803c:	f04f 0100 	mov.w	r1, #0
 8008040:	f04f 0200 	mov.w	r2, #0
 8008044:	00e2      	lsls	r2, r4, #3
 8008046:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800804a:	00d9      	lsls	r1, r3, #3
 800804c:	460b      	mov	r3, r1
 800804e:	4614      	mov	r4, r2
 8008050:	195b      	adds	r3, r3, r5
 8008052:	eb44 0406 	adc.w	r4, r4, r6
 8008056:	f04f 0100 	mov.w	r1, #0
 800805a:	f04f 0200 	mov.w	r2, #0
 800805e:	0262      	lsls	r2, r4, #9
 8008060:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8008064:	0259      	lsls	r1, r3, #9
 8008066:	460b      	mov	r3, r1
 8008068:	4614      	mov	r4, r2
 800806a:	4618      	mov	r0, r3
 800806c:	4621      	mov	r1, r4
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	f04f 0400 	mov.w	r4, #0
 8008074:	461a      	mov	r2, r3
 8008076:	4623      	mov	r3, r4
 8008078:	f7f8 fd42 	bl	8000b00 <__aeabi_uldivmod>
 800807c:	4603      	mov	r3, r0
 800807e:	460c      	mov	r4, r1
 8008080:	60fb      	str	r3, [r7, #12]
 8008082:	e049      	b.n	8008118 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008084:	4b2f      	ldr	r3, [pc, #188]	; (8008144 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8008086:	685b      	ldr	r3, [r3, #4]
 8008088:	099b      	lsrs	r3, r3, #6
 800808a:	f04f 0400 	mov.w	r4, #0
 800808e:	f240 11ff 	movw	r1, #511	; 0x1ff
 8008092:	f04f 0200 	mov.w	r2, #0
 8008096:	ea03 0501 	and.w	r5, r3, r1
 800809a:	ea04 0602 	and.w	r6, r4, r2
 800809e:	4629      	mov	r1, r5
 80080a0:	4632      	mov	r2, r6
 80080a2:	f04f 0300 	mov.w	r3, #0
 80080a6:	f04f 0400 	mov.w	r4, #0
 80080aa:	0154      	lsls	r4, r2, #5
 80080ac:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80080b0:	014b      	lsls	r3, r1, #5
 80080b2:	4619      	mov	r1, r3
 80080b4:	4622      	mov	r2, r4
 80080b6:	1b49      	subs	r1, r1, r5
 80080b8:	eb62 0206 	sbc.w	r2, r2, r6
 80080bc:	f04f 0300 	mov.w	r3, #0
 80080c0:	f04f 0400 	mov.w	r4, #0
 80080c4:	0194      	lsls	r4, r2, #6
 80080c6:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80080ca:	018b      	lsls	r3, r1, #6
 80080cc:	1a5b      	subs	r3, r3, r1
 80080ce:	eb64 0402 	sbc.w	r4, r4, r2
 80080d2:	f04f 0100 	mov.w	r1, #0
 80080d6:	f04f 0200 	mov.w	r2, #0
 80080da:	00e2      	lsls	r2, r4, #3
 80080dc:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80080e0:	00d9      	lsls	r1, r3, #3
 80080e2:	460b      	mov	r3, r1
 80080e4:	4614      	mov	r4, r2
 80080e6:	195b      	adds	r3, r3, r5
 80080e8:	eb44 0406 	adc.w	r4, r4, r6
 80080ec:	f04f 0100 	mov.w	r1, #0
 80080f0:	f04f 0200 	mov.w	r2, #0
 80080f4:	02a2      	lsls	r2, r4, #10
 80080f6:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80080fa:	0299      	lsls	r1, r3, #10
 80080fc:	460b      	mov	r3, r1
 80080fe:	4614      	mov	r4, r2
 8008100:	4618      	mov	r0, r3
 8008102:	4621      	mov	r1, r4
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	f04f 0400 	mov.w	r4, #0
 800810a:	461a      	mov	r2, r3
 800810c:	4623      	mov	r3, r4
 800810e:	f7f8 fcf7 	bl	8000b00 <__aeabi_uldivmod>
 8008112:	4603      	mov	r3, r0
 8008114:	460c      	mov	r4, r1
 8008116:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8008118:	4b0a      	ldr	r3, [pc, #40]	; (8008144 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800811a:	685b      	ldr	r3, [r3, #4]
 800811c:	0c1b      	lsrs	r3, r3, #16
 800811e:	f003 0303 	and.w	r3, r3, #3
 8008122:	3301      	adds	r3, #1
 8008124:	005b      	lsls	r3, r3, #1
 8008126:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8008128:	68fa      	ldr	r2, [r7, #12]
 800812a:	683b      	ldr	r3, [r7, #0]
 800812c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008130:	60bb      	str	r3, [r7, #8]
      break;
 8008132:	e002      	b.n	800813a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008134:	4b04      	ldr	r3, [pc, #16]	; (8008148 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8008136:	60bb      	str	r3, [r7, #8]
      break;
 8008138:	bf00      	nop
    }
  }
  return sysclockfreq;
 800813a:	68bb      	ldr	r3, [r7, #8]
}
 800813c:	4618      	mov	r0, r3
 800813e:	3714      	adds	r7, #20
 8008140:	46bd      	mov	sp, r7
 8008142:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008144:	40023800 	.word	0x40023800
 8008148:	00f42400 	.word	0x00f42400
 800814c:	007a1200 	.word	0x007a1200

08008150 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008150:	b480      	push	{r7}
 8008152:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008154:	4b02      	ldr	r3, [pc, #8]	; (8008160 <HAL_RCC_GetHCLKFreq+0x10>)
 8008156:	681b      	ldr	r3, [r3, #0]
}
 8008158:	4618      	mov	r0, r3
 800815a:	46bd      	mov	sp, r7
 800815c:	bc80      	pop	{r7}
 800815e:	4770      	bx	lr
 8008160:	20000004 	.word	0x20000004

08008164 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008164:	b580      	push	{r7, lr}
 8008166:	b082      	sub	sp, #8
 8008168:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 800816a:	f7ff fff1 	bl	8008150 <HAL_RCC_GetHCLKFreq>
 800816e:	4601      	mov	r1, r0
 8008170:	4b0b      	ldr	r3, [pc, #44]	; (80081a0 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8008172:	689b      	ldr	r3, [r3, #8]
 8008174:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8008178:	f44f 52e0 	mov.w	r2, #7168	; 0x1c00
 800817c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800817e:	687a      	ldr	r2, [r7, #4]
 8008180:	fa92 f2a2 	rbit	r2, r2
 8008184:	603a      	str	r2, [r7, #0]
  return result;
 8008186:	683a      	ldr	r2, [r7, #0]
 8008188:	fab2 f282 	clz	r2, r2
 800818c:	b2d2      	uxtb	r2, r2
 800818e:	40d3      	lsrs	r3, r2
 8008190:	4a04      	ldr	r2, [pc, #16]	; (80081a4 <HAL_RCC_GetPCLK1Freq+0x40>)
 8008192:	5cd3      	ldrb	r3, [r2, r3]
 8008194:	fa21 f303 	lsr.w	r3, r1, r3
}
 8008198:	4618      	mov	r0, r3
 800819a:	3708      	adds	r7, #8
 800819c:	46bd      	mov	sp, r7
 800819e:	bd80      	pop	{r7, pc}
 80081a0:	40023800 	.word	0x40023800
 80081a4:	080179c4 	.word	0x080179c4

080081a8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80081a8:	b580      	push	{r7, lr}
 80081aa:	b082      	sub	sp, #8
 80081ac:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> POSITION_VAL(RCC_CFGR_PPRE2)]);
 80081ae:	f7ff ffcf 	bl	8008150 <HAL_RCC_GetHCLKFreq>
 80081b2:	4601      	mov	r1, r0
 80081b4:	4b0b      	ldr	r3, [pc, #44]	; (80081e4 <HAL_RCC_GetPCLK2Freq+0x3c>)
 80081b6:	689b      	ldr	r3, [r3, #8]
 80081b8:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 80081bc:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 80081c0:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80081c2:	687a      	ldr	r2, [r7, #4]
 80081c4:	fa92 f2a2 	rbit	r2, r2
 80081c8:	603a      	str	r2, [r7, #0]
  return result;
 80081ca:	683a      	ldr	r2, [r7, #0]
 80081cc:	fab2 f282 	clz	r2, r2
 80081d0:	b2d2      	uxtb	r2, r2
 80081d2:	40d3      	lsrs	r3, r2
 80081d4:	4a04      	ldr	r2, [pc, #16]	; (80081e8 <HAL_RCC_GetPCLK2Freq+0x40>)
 80081d6:	5cd3      	ldrb	r3, [r2, r3]
 80081d8:	fa21 f303 	lsr.w	r3, r1, r3
}
 80081dc:	4618      	mov	r0, r3
 80081de:	3708      	adds	r7, #8
 80081e0:	46bd      	mov	sp, r7
 80081e2:	bd80      	pop	{r7, pc}
 80081e4:	40023800 	.word	0x40023800
 80081e8:	080179c4 	.word	0x080179c4

080081ec <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 80081ec:	b580      	push	{r7, lr}
 80081ee:	b082      	sub	sp, #8
 80081f0:	af00      	add	r7, sp, #0
 80081f2:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d101      	bne.n	80081fe <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 80081fa:	2301      	movs	r3, #1
 80081fc:	e022      	b.n	8008244 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8008204:	b2db      	uxtb	r3, r3
 8008206:	2b00      	cmp	r3, #0
 8008208:	d105      	bne.n	8008216 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	2200      	movs	r2, #0
 800820e:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8008210:	6878      	ldr	r0, [r7, #4]
 8008212:	f7f9 fda1 	bl	8001d58 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	2203      	movs	r2, #3
 800821a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800821e:	6878      	ldr	r0, [r7, #4]
 8008220:	f000 f814 	bl	800824c <HAL_SD_InitCard>
 8008224:	4603      	mov	r3, r0
 8008226:	2b00      	cmp	r3, #0
 8008228:	d001      	beq.n	800822e <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800822a:	2301      	movs	r3, #1
 800822c:	e00a      	b.n	8008244 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	2200      	movs	r2, #0
 8008232:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	2200      	movs	r2, #0
 8008238:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	2201      	movs	r2, #1
 800823e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8008242:	2300      	movs	r3, #0
}
 8008244:	4618      	mov	r0, r3
 8008246:	3708      	adds	r7, #8
 8008248:	46bd      	mov	sp, r7
 800824a:	bd80      	pop	{r7, pc}

0800824c <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800824c:	b5b0      	push	{r4, r5, r7, lr}
 800824e:	b08e      	sub	sp, #56	; 0x38
 8008250:	af04      	add	r7, sp, #16
 8008252:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8008254:	2300      	movs	r3, #0
 8008256:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8008258:	2300      	movs	r3, #0
 800825a:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 800825c:	2300      	movs	r3, #0
 800825e:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8008260:	2300      	movs	r3, #0
 8008262:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8008264:	2300      	movs	r3, #0
 8008266:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8008268:	2376      	movs	r3, #118	; 0x76
 800826a:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	681d      	ldr	r5, [r3, #0]
 8008270:	466c      	mov	r4, sp
 8008272:	f107 0314 	add.w	r3, r7, #20
 8008276:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800827a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800827e:	f107 0308 	add.w	r3, r7, #8
 8008282:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008284:	4628      	mov	r0, r5
 8008286:	f002 fb45 	bl	800a914 <SDIO_Init>
 800828a:	4603      	mov	r3, r0
 800828c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 8008290:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008294:	2b00      	cmp	r3, #0
 8008296:	d001      	beq.n	800829c <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 8008298:	2301      	movs	r3, #1
 800829a:	e031      	b.n	8008300 <HAL_SD_InitCard+0xb4>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 800829c:	4b1a      	ldr	r3, [pc, #104]	; (8008308 <HAL_SD_InitCard+0xbc>)
 800829e:	2200      	movs	r2, #0
 80082a0:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	4618      	mov	r0, r3
 80082a8:	f002 fb7a 	bl	800a9a0 <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 80082ac:	4b16      	ldr	r3, [pc, #88]	; (8008308 <HAL_SD_InitCard+0xbc>)
 80082ae:	2201      	movs	r2, #1
 80082b0:	601a      	str	r2, [r3, #0]

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 80082b2:	6878      	ldr	r0, [r7, #4]
 80082b4:	f001 f8f0 	bl	8009498 <SD_PowerON>
 80082b8:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80082ba:	6a3b      	ldr	r3, [r7, #32]
 80082bc:	2b00      	cmp	r3, #0
 80082be:	d00b      	beq.n	80082d8 <HAL_SD_InitCard+0x8c>
  {
    hsd->State = HAL_SD_STATE_READY;
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	2201      	movs	r2, #1
 80082c4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80082cc:	6a3b      	ldr	r3, [r7, #32]
 80082ce:	431a      	orrs	r2, r3
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80082d4:	2301      	movs	r3, #1
 80082d6:	e013      	b.n	8008300 <HAL_SD_InitCard+0xb4>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 80082d8:	6878      	ldr	r0, [r7, #4]
 80082da:	f001 f80f 	bl	80092fc <SD_InitCard>
 80082de:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80082e0:	6a3b      	ldr	r3, [r7, #32]
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d00b      	beq.n	80082fe <HAL_SD_InitCard+0xb2>
  {
    hsd->State = HAL_SD_STATE_READY;
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	2201      	movs	r2, #1
 80082ea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80082f2:	6a3b      	ldr	r3, [r7, #32]
 80082f4:	431a      	orrs	r2, r3
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80082fa:	2301      	movs	r3, #1
 80082fc:	e000      	b.n	8008300 <HAL_SD_InitCard+0xb4>
  }

  return HAL_OK;
 80082fe:	2300      	movs	r3, #0
}
 8008300:	4618      	mov	r0, r3
 8008302:	3728      	adds	r7, #40	; 0x28
 8008304:	46bd      	mov	sp, r7
 8008306:	bdb0      	pop	{r4, r5, r7, pc}
 8008308:	422580a0 	.word	0x422580a0

0800830c <HAL_SD_ReadBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to read
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 800830c:	b580      	push	{r7, lr}
 800830e:	b092      	sub	sp, #72	; 0x48
 8008310:	af00      	add	r7, sp, #0
 8008312:	60f8      	str	r0, [r7, #12]
 8008314:	60b9      	str	r1, [r7, #8]
 8008316:	607a      	str	r2, [r7, #4]
 8008318:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800831a:	f7fa faab 	bl	8002874 <HAL_GetTick>
 800831e:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 8008324:	68bb      	ldr	r3, [r7, #8]
 8008326:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 8008328:	68bb      	ldr	r3, [r7, #8]
 800832a:	2b00      	cmp	r3, #0
 800832c:	d107      	bne.n	800833e <HAL_SD_ReadBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800832e:	68fb      	ldr	r3, [r7, #12]
 8008330:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008332:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800833a:	2301      	movs	r3, #1
 800833c:	e1d9      	b.n	80086f2 <HAL_SD_ReadBlocks+0x3e6>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8008344:	b2db      	uxtb	r3, r3
 8008346:	2b01      	cmp	r3, #1
 8008348:	f040 81cc 	bne.w	80086e4 <HAL_SD_ReadBlocks+0x3d8>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	2200      	movs	r2, #0
 8008350:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8008352:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008354:	683b      	ldr	r3, [r7, #0]
 8008356:	441a      	add	r2, r3
 8008358:	68fb      	ldr	r3, [r7, #12]
 800835a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800835c:	429a      	cmp	r2, r3
 800835e:	d907      	bls.n	8008370 <HAL_SD_ReadBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008364:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800836c:	2301      	movs	r3, #1
 800836e:	e1c0      	b.n	80086f2 <HAL_SD_ReadBlocks+0x3e6>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	2203      	movs	r2, #3
 8008374:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	2200      	movs	r2, #0
 800837e:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008384:	2b01      	cmp	r3, #1
 8008386:	d002      	beq.n	800838e <HAL_SD_ReadBlocks+0x82>
    {
      add *= 512U;
 8008388:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800838a:	025b      	lsls	r3, r3, #9
 800838c:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	f44f 7100 	mov.w	r1, #512	; 0x200
 8008396:	4618      	mov	r0, r3
 8008398:	f002 fb90 	bl	800aabc <SDMMC_CmdBlockLength>
 800839c:	6478      	str	r0, [r7, #68]	; 0x44
    if(errorstate != HAL_SD_ERROR_NONE)
 800839e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	d00f      	beq.n	80083c4 <HAL_SD_ReadBlocks+0xb8>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	4a9b      	ldr	r2, [pc, #620]	; (8008618 <HAL_SD_ReadBlocks+0x30c>)
 80083aa:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80083b0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80083b2:	431a      	orrs	r2, r3
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	2201      	movs	r2, #1
 80083bc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 80083c0:	2301      	movs	r3, #1
 80083c2:	e196      	b.n	80086f2 <HAL_SD_ReadBlocks+0x3e6>
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80083c4:	f04f 33ff 	mov.w	r3, #4294967295
 80083c8:	617b      	str	r3, [r7, #20]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 80083ca:	683b      	ldr	r3, [r7, #0]
 80083cc:	025b      	lsls	r3, r3, #9
 80083ce:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 80083d0:	2390      	movs	r3, #144	; 0x90
 80083d2:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 80083d4:	2302      	movs	r3, #2
 80083d6:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80083d8:	2300      	movs	r3, #0
 80083da:	627b      	str	r3, [r7, #36]	; 0x24
    config.DPSM          = SDIO_DPSM_ENABLE;
 80083dc:	2301      	movs	r3, #1
 80083de:	62bb      	str	r3, [r7, #40]	; 0x28
    (void)SDIO_ConfigData(hsd->Instance, &config);
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	f107 0214 	add.w	r2, r7, #20
 80083e8:	4611      	mov	r1, r2
 80083ea:	4618      	mov	r0, r3
 80083ec:	f002 fb3b 	bl	800aa66 <SDIO_ConfigData>

    /* Read block(s) in polling mode */
    if(NumberOfBlocks > 1U)
 80083f0:	683b      	ldr	r3, [r7, #0]
 80083f2:	2b01      	cmp	r3, #1
 80083f4:	d90a      	bls.n	800840c <HAL_SD_ReadBlocks+0x100>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 80083f6:	68fb      	ldr	r3, [r7, #12]
 80083f8:	2202      	movs	r2, #2
 80083fa:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8008402:	4618      	mov	r0, r3
 8008404:	f002 fb9e 	bl	800ab44 <SDMMC_CmdReadMultiBlock>
 8008408:	6478      	str	r0, [r7, #68]	; 0x44
 800840a:	e009      	b.n	8008420 <HAL_SD_ReadBlocks+0x114>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	2201      	movs	r2, #1
 8008410:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8008418:	4618      	mov	r0, r3
 800841a:	f002 fb71 	bl	800ab00 <SDMMC_CmdReadSingleBlock>
 800841e:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8008420:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008422:	2b00      	cmp	r3, #0
 8008424:	d012      	beq.n	800844c <HAL_SD_ReadBlocks+0x140>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	4a7b      	ldr	r2, [pc, #492]	; (8008618 <HAL_SD_ReadBlocks+0x30c>)
 800842c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008432:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008434:	431a      	orrs	r2, r3
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	2201      	movs	r2, #1
 800843e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	2200      	movs	r2, #0
 8008446:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8008448:	2301      	movs	r3, #1
 800844a:	e152      	b.n	80086f2 <HAL_SD_ReadBlocks+0x3e6>
    }

    /* Poll on SDIO flags */
    dataremaining = config.DataLength;
 800844c:	69bb      	ldr	r3, [r7, #24]
 800844e:	63fb      	str	r3, [r7, #60]	; 0x3c
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8008450:	e061      	b.n	8008516 <HAL_SD_ReadBlocks+0x20a>
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) && (dataremaining > 0U))
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008458:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800845c:	2b00      	cmp	r3, #0
 800845e:	d03c      	beq.n	80084da <HAL_SD_ReadBlocks+0x1ce>
 8008460:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008462:	2b00      	cmp	r3, #0
 8008464:	d039      	beq.n	80084da <HAL_SD_ReadBlocks+0x1ce>
      {
        /* Read data from SDIO Rx FIFO */
        for(count = 0U; count < 8U; count++)
 8008466:	2300      	movs	r3, #0
 8008468:	643b      	str	r3, [r7, #64]	; 0x40
 800846a:	e033      	b.n	80084d4 <HAL_SD_ReadBlocks+0x1c8>
        {
          data = SDIO_ReadFIFO(hsd->Instance);
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	4618      	mov	r0, r3
 8008472:	f002 fa79 	bl	800a968 <SDIO_ReadFIFO>
 8008476:	62f8      	str	r0, [r7, #44]	; 0x2c
          *tempbuff = (uint8_t)(data & 0xFFU);
 8008478:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800847a:	b2da      	uxtb	r2, r3
 800847c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800847e:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8008480:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008482:	3301      	adds	r3, #1
 8008484:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8008486:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008488:	3b01      	subs	r3, #1
 800848a:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 800848c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800848e:	0a1b      	lsrs	r3, r3, #8
 8008490:	b2da      	uxtb	r2, r3
 8008492:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008494:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8008496:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008498:	3301      	adds	r3, #1
 800849a:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800849c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800849e:	3b01      	subs	r3, #1
 80084a0:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 80084a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80084a4:	0c1b      	lsrs	r3, r3, #16
 80084a6:	b2da      	uxtb	r2, r3
 80084a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80084aa:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80084ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80084ae:	3301      	adds	r3, #1
 80084b0:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80084b2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80084b4:	3b01      	subs	r3, #1
 80084b6:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 80084b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80084ba:	0e1b      	lsrs	r3, r3, #24
 80084bc:	b2da      	uxtb	r2, r3
 80084be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80084c0:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80084c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80084c4:	3301      	adds	r3, #1
 80084c6:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80084c8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80084ca:	3b01      	subs	r3, #1
 80084cc:	63fb      	str	r3, [r7, #60]	; 0x3c
        for(count = 0U; count < 8U; count++)
 80084ce:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80084d0:	3301      	adds	r3, #1
 80084d2:	643b      	str	r3, [r7, #64]	; 0x40
 80084d4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80084d6:	2b07      	cmp	r3, #7
 80084d8:	d9c8      	bls.n	800846c <HAL_SD_ReadBlocks+0x160>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 80084da:	f7fa f9cb 	bl	8002874 <HAL_GetTick>
 80084de:	4602      	mov	r2, r0
 80084e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084e2:	1ad3      	subs	r3, r2, r3
 80084e4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80084e6:	429a      	cmp	r2, r3
 80084e8:	d902      	bls.n	80084f0 <HAL_SD_ReadBlocks+0x1e4>
 80084ea:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	d112      	bne.n	8008516 <HAL_SD_ReadBlocks+0x20a>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80084f0:	68fb      	ldr	r3, [r7, #12]
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	4a48      	ldr	r2, [pc, #288]	; (8008618 <HAL_SD_ReadBlocks+0x30c>)
 80084f6:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80084fc:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 8008504:	68fb      	ldr	r3, [r7, #12]
 8008506:	2201      	movs	r2, #1
 8008508:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	2200      	movs	r2, #0
 8008510:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 8008512:	2303      	movs	r3, #3
 8008514:	e0ed      	b.n	80086f2 <HAL_SD_ReadBlocks+0x3e6>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800851c:	f240 332a 	movw	r3, #810	; 0x32a
 8008520:	4013      	ands	r3, r2
 8008522:	2b00      	cmp	r3, #0
 8008524:	d095      	beq.n	8008452 <HAL_SD_ReadBlocks+0x146>
      }
    }
    
    /* Send stop transmission command in case of multiblock read */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800852c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008530:	2b00      	cmp	r3, #0
 8008532:	d022      	beq.n	800857a <HAL_SD_ReadBlocks+0x26e>
 8008534:	683b      	ldr	r3, [r7, #0]
 8008536:	2b01      	cmp	r3, #1
 8008538:	d91f      	bls.n	800857a <HAL_SD_ReadBlocks+0x26e>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 800853a:	68fb      	ldr	r3, [r7, #12]
 800853c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800853e:	2b03      	cmp	r3, #3
 8008540:	d01b      	beq.n	800857a <HAL_SD_ReadBlocks+0x26e>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	4618      	mov	r0, r3
 8008548:	f002 fb62 	bl	800ac10 <SDMMC_CmdStopTransfer>
 800854c:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 800854e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008550:	2b00      	cmp	r3, #0
 8008552:	d012      	beq.n	800857a <HAL_SD_ReadBlocks+0x26e>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	4a2f      	ldr	r2, [pc, #188]	; (8008618 <HAL_SD_ReadBlocks+0x30c>)
 800855a:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008560:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008562:	431a      	orrs	r2, r3
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	2201      	movs	r2, #1
 800856c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	2200      	movs	r2, #0
 8008574:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 8008576:	2301      	movs	r3, #1
 8008578:	e0bb      	b.n	80086f2 <HAL_SD_ReadBlocks+0x3e6>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008580:	f003 0308 	and.w	r3, r3, #8
 8008584:	2b00      	cmp	r3, #0
 8008586:	d012      	beq.n	80085ae <HAL_SD_ReadBlocks+0x2a2>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	4a22      	ldr	r2, [pc, #136]	; (8008618 <HAL_SD_ReadBlocks+0x30c>)
 800858e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008594:	f043 0208 	orr.w	r2, r3, #8
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	2201      	movs	r2, #1
 80085a0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	2200      	movs	r2, #0
 80085a8:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80085aa:	2301      	movs	r3, #1
 80085ac:	e0a1      	b.n	80086f2 <HAL_SD_ReadBlocks+0x3e6>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80085b4:	f003 0302 	and.w	r3, r3, #2
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	d012      	beq.n	80085e2 <HAL_SD_ReadBlocks+0x2d6>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80085bc:	68fb      	ldr	r3, [r7, #12]
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	4a15      	ldr	r2, [pc, #84]	; (8008618 <HAL_SD_ReadBlocks+0x30c>)
 80085c2:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085c8:	f043 0202 	orr.w	r2, r3, #2
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	2201      	movs	r2, #1
 80085d4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80085d8:	68fb      	ldr	r3, [r7, #12]
 80085da:	2200      	movs	r2, #0
 80085dc:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80085de:	2301      	movs	r3, #1
 80085e0:	e087      	b.n	80086f2 <HAL_SD_ReadBlocks+0x3e6>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80085e8:	f003 0320 	and.w	r3, r3, #32
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	d064      	beq.n	80086ba <HAL_SD_ReadBlocks+0x3ae>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	4a08      	ldr	r2, [pc, #32]	; (8008618 <HAL_SD_ReadBlocks+0x30c>)
 80085f6:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085fc:	f043 0220 	orr.w	r2, r3, #32
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	2201      	movs	r2, #1
 8008608:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	2200      	movs	r2, #0
 8008610:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8008612:	2301      	movs	r3, #1
 8008614:	e06d      	b.n	80086f2 <HAL_SD_ReadBlocks+0x3e6>
 8008616:	bf00      	nop
 8008618:	004005ff 	.word	0x004005ff
    }

    /* Empty FIFO if there is still any data */
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	4618      	mov	r0, r3
 8008622:	f002 f9a1 	bl	800a968 <SDIO_ReadFIFO>
 8008626:	62f8      	str	r0, [r7, #44]	; 0x2c
      *tempbuff = (uint8_t)(data & 0xFFU);
 8008628:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800862a:	b2da      	uxtb	r2, r3
 800862c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800862e:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8008630:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008632:	3301      	adds	r3, #1
 8008634:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8008636:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008638:	3b01      	subs	r3, #1
 800863a:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 800863c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800863e:	0a1b      	lsrs	r3, r3, #8
 8008640:	b2da      	uxtb	r2, r3
 8008642:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008644:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8008646:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008648:	3301      	adds	r3, #1
 800864a:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 800864c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800864e:	3b01      	subs	r3, #1
 8008650:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8008652:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008654:	0c1b      	lsrs	r3, r3, #16
 8008656:	b2da      	uxtb	r2, r3
 8008658:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800865a:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 800865c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800865e:	3301      	adds	r3, #1
 8008660:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8008662:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008664:	3b01      	subs	r3, #1
 8008666:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8008668:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800866a:	0e1b      	lsrs	r3, r3, #24
 800866c:	b2da      	uxtb	r2, r3
 800866e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008670:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8008672:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008674:	3301      	adds	r3, #1
 8008676:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8008678:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800867a:	3b01      	subs	r3, #1
 800867c:	63fb      	str	r3, [r7, #60]	; 0x3c

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 800867e:	f7fa f8f9 	bl	8002874 <HAL_GetTick>
 8008682:	4602      	mov	r2, r0
 8008684:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008686:	1ad3      	subs	r3, r2, r3
 8008688:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800868a:	429a      	cmp	r2, r3
 800868c:	d902      	bls.n	8008694 <HAL_SD_ReadBlocks+0x388>
 800868e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008690:	2b00      	cmp	r3, #0
 8008692:	d112      	bne.n	80086ba <HAL_SD_ReadBlocks+0x3ae>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	4a18      	ldr	r2, [pc, #96]	; (80086fc <HAL_SD_ReadBlocks+0x3f0>)
 800869a:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 800869c:	68fb      	ldr	r3, [r7, #12]
 800869e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80086a0:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	2201      	movs	r2, #1
 80086ac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80086b0:	68fb      	ldr	r3, [r7, #12]
 80086b2:	2200      	movs	r2, #0
 80086b4:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 80086b6:	2301      	movs	r3, #1
 80086b8:	e01b      	b.n	80086f2 <HAL_SD_ReadBlocks+0x3e6>
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
 80086ba:	68fb      	ldr	r3, [r7, #12]
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80086c0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	d002      	beq.n	80086ce <HAL_SD_ReadBlocks+0x3c2>
 80086c8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d1a6      	bne.n	800861c <HAL_SD_ReadBlocks+0x310>
      }
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80086ce:	68fb      	ldr	r3, [r7, #12]
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	f240 523a 	movw	r2, #1338	; 0x53a
 80086d6:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	2201      	movs	r2, #1
 80086dc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 80086e0:	2300      	movs	r3, #0
 80086e2:	e006      	b.n	80086f2 <HAL_SD_ReadBlocks+0x3e6>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80086e8:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80086f0:	2301      	movs	r3, #1
  }
}
 80086f2:	4618      	mov	r0, r3
 80086f4:	3748      	adds	r7, #72	; 0x48
 80086f6:	46bd      	mov	sp, r7
 80086f8:	bd80      	pop	{r7, pc}
 80086fa:	bf00      	nop
 80086fc:	004005ff 	.word	0x004005ff

08008700 <HAL_SD_WriteBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to write
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8008700:	b580      	push	{r7, lr}
 8008702:	b092      	sub	sp, #72	; 0x48
 8008704:	af00      	add	r7, sp, #0
 8008706:	60f8      	str	r0, [r7, #12]
 8008708:	60b9      	str	r1, [r7, #8]
 800870a:	607a      	str	r2, [r7, #4]
 800870c:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800870e:	f7fa f8b1 	bl	8002874 <HAL_GetTick>
 8008712:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 8008718:	68bb      	ldr	r3, [r7, #8]
 800871a:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 800871c:	68bb      	ldr	r3, [r7, #8]
 800871e:	2b00      	cmp	r3, #0
 8008720:	d107      	bne.n	8008732 <HAL_SD_WriteBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8008722:	68fb      	ldr	r3, [r7, #12]
 8008724:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008726:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800872a:	68fb      	ldr	r3, [r7, #12]
 800872c:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800872e:	2301      	movs	r3, #1
 8008730:	e184      	b.n	8008a3c <HAL_SD_WriteBlocks+0x33c>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8008732:	68fb      	ldr	r3, [r7, #12]
 8008734:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8008738:	b2db      	uxtb	r3, r3
 800873a:	2b01      	cmp	r3, #1
 800873c:	f040 8177 	bne.w	8008a2e <HAL_SD_WriteBlocks+0x32e>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	2200      	movs	r2, #0
 8008744:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8008746:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008748:	683b      	ldr	r3, [r7, #0]
 800874a:	441a      	add	r2, r3
 800874c:	68fb      	ldr	r3, [r7, #12]
 800874e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008750:	429a      	cmp	r2, r3
 8008752:	d907      	bls.n	8008764 <HAL_SD_WriteBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8008754:	68fb      	ldr	r3, [r7, #12]
 8008756:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008758:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8008760:	2301      	movs	r3, #1
 8008762:	e16b      	b.n	8008a3c <HAL_SD_WriteBlocks+0x33c>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8008764:	68fb      	ldr	r3, [r7, #12]
 8008766:	2203      	movs	r2, #3
 8008768:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800876c:	68fb      	ldr	r3, [r7, #12]
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	2200      	movs	r2, #0
 8008772:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8008774:	68fb      	ldr	r3, [r7, #12]
 8008776:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008778:	2b01      	cmp	r3, #1
 800877a:	d002      	beq.n	8008782 <HAL_SD_WriteBlocks+0x82>
    {
      add *= 512U;
 800877c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800877e:	025b      	lsls	r3, r3, #9
 8008780:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8008782:	68fb      	ldr	r3, [r7, #12]
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	f44f 7100 	mov.w	r1, #512	; 0x200
 800878a:	4618      	mov	r0, r3
 800878c:	f002 f996 	bl	800aabc <SDMMC_CmdBlockLength>
 8008790:	6478      	str	r0, [r7, #68]	; 0x44
    if(errorstate != HAL_SD_ERROR_NONE)
 8008792:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008794:	2b00      	cmp	r3, #0
 8008796:	d00f      	beq.n	80087b8 <HAL_SD_WriteBlocks+0xb8>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	4a9d      	ldr	r2, [pc, #628]	; (8008a14 <HAL_SD_WriteBlocks+0x314>)
 800879e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 80087a0:	68fb      	ldr	r3, [r7, #12]
 80087a2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80087a4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80087a6:	431a      	orrs	r2, r3
 80087a8:	68fb      	ldr	r3, [r7, #12]
 80087aa:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80087ac:	68fb      	ldr	r3, [r7, #12]
 80087ae:	2201      	movs	r2, #1
 80087b0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 80087b4:	2301      	movs	r3, #1
 80087b6:	e141      	b.n	8008a3c <HAL_SD_WriteBlocks+0x33c>
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80087b8:	f04f 33ff 	mov.w	r3, #4294967295
 80087bc:	61bb      	str	r3, [r7, #24]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 80087be:	683b      	ldr	r3, [r7, #0]
 80087c0:	025b      	lsls	r3, r3, #9
 80087c2:	61fb      	str	r3, [r7, #28]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 80087c4:	2390      	movs	r3, #144	; 0x90
 80087c6:	623b      	str	r3, [r7, #32]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 80087c8:	2300      	movs	r3, #0
 80087ca:	627b      	str	r3, [r7, #36]	; 0x24
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80087cc:	2300      	movs	r3, #0
 80087ce:	62bb      	str	r3, [r7, #40]	; 0x28
    config.DPSM          = SDIO_DPSM_ENABLE;
 80087d0:	2301      	movs	r3, #1
 80087d2:	62fb      	str	r3, [r7, #44]	; 0x2c
    (void)SDIO_ConfigData(hsd->Instance, &config);
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	f107 0218 	add.w	r2, r7, #24
 80087dc:	4611      	mov	r1, r2
 80087de:	4618      	mov	r0, r3
 80087e0:	f002 f941 	bl	800aa66 <SDIO_ConfigData>

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 80087e4:	683b      	ldr	r3, [r7, #0]
 80087e6:	2b01      	cmp	r3, #1
 80087e8:	d90a      	bls.n	8008800 <HAL_SD_WriteBlocks+0x100>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 80087ea:	68fb      	ldr	r3, [r7, #12]
 80087ec:	2220      	movs	r2, #32
 80087ee:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 80087f0:	68fb      	ldr	r3, [r7, #12]
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80087f6:	4618      	mov	r0, r3
 80087f8:	f002 f9e8 	bl	800abcc <SDMMC_CmdWriteMultiBlock>
 80087fc:	6478      	str	r0, [r7, #68]	; 0x44
 80087fe:	e009      	b.n	8008814 <HAL_SD_WriteBlocks+0x114>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 8008800:	68fb      	ldr	r3, [r7, #12]
 8008802:	2210      	movs	r2, #16
 8008804:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8008806:	68fb      	ldr	r3, [r7, #12]
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800880c:	4618      	mov	r0, r3
 800880e:	f002 f9bb 	bl	800ab88 <SDMMC_CmdWriteSingleBlock>
 8008812:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8008814:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008816:	2b00      	cmp	r3, #0
 8008818:	d012      	beq.n	8008840 <HAL_SD_WriteBlocks+0x140>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800881a:	68fb      	ldr	r3, [r7, #12]
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	4a7d      	ldr	r2, [pc, #500]	; (8008a14 <HAL_SD_WriteBlocks+0x314>)
 8008820:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8008822:	68fb      	ldr	r3, [r7, #12]
 8008824:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008826:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008828:	431a      	orrs	r2, r3
 800882a:	68fb      	ldr	r3, [r7, #12]
 800882c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	2201      	movs	r2, #1
 8008832:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	2200      	movs	r2, #0
 800883a:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800883c:	2301      	movs	r3, #1
 800883e:	e0fd      	b.n	8008a3c <HAL_SD_WriteBlocks+0x33c>
    }

    /* Write block(s) in polling mode */
    dataremaining = config.DataLength;
 8008840:	69fb      	ldr	r3, [r7, #28]
 8008842:	63fb      	str	r3, [r7, #60]	; 0x3c
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8008844:	e065      	b.n	8008912 <HAL_SD_WriteBlocks+0x212>
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) && (dataremaining > 0U))
 8008846:	68fb      	ldr	r3, [r7, #12]
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800884c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008850:	2b00      	cmp	r3, #0
 8008852:	d040      	beq.n	80088d6 <HAL_SD_WriteBlocks+0x1d6>
 8008854:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008856:	2b00      	cmp	r3, #0
 8008858:	d03d      	beq.n	80088d6 <HAL_SD_WriteBlocks+0x1d6>
      {
        /* Write data to SDIO Tx FIFO */
        for(count = 0U; count < 8U; count++)
 800885a:	2300      	movs	r3, #0
 800885c:	643b      	str	r3, [r7, #64]	; 0x40
 800885e:	e037      	b.n	80088d0 <HAL_SD_WriteBlocks+0x1d0>
        {
          data = (uint32_t)(*tempbuff);
 8008860:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008862:	781b      	ldrb	r3, [r3, #0]
 8008864:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8008866:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008868:	3301      	adds	r3, #1
 800886a:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800886c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800886e:	3b01      	subs	r3, #1
 8008870:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 8U);
 8008872:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008874:	781b      	ldrb	r3, [r3, #0]
 8008876:	021a      	lsls	r2, r3, #8
 8008878:	697b      	ldr	r3, [r7, #20]
 800887a:	4313      	orrs	r3, r2
 800887c:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800887e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008880:	3301      	adds	r3, #1
 8008882:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8008884:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008886:	3b01      	subs	r3, #1
 8008888:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 16U);
 800888a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800888c:	781b      	ldrb	r3, [r3, #0]
 800888e:	041a      	lsls	r2, r3, #16
 8008890:	697b      	ldr	r3, [r7, #20]
 8008892:	4313      	orrs	r3, r2
 8008894:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8008896:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008898:	3301      	adds	r3, #1
 800889a:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800889c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800889e:	3b01      	subs	r3, #1
 80088a0:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 24U);
 80088a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80088a4:	781b      	ldrb	r3, [r3, #0]
 80088a6:	061a      	lsls	r2, r3, #24
 80088a8:	697b      	ldr	r3, [r7, #20]
 80088aa:	4313      	orrs	r3, r2
 80088ac:	617b      	str	r3, [r7, #20]
          tempbuff++;
 80088ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80088b0:	3301      	adds	r3, #1
 80088b2:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80088b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80088b6:	3b01      	subs	r3, #1
 80088b8:	63fb      	str	r3, [r7, #60]	; 0x3c
          (void)SDIO_WriteFIFO(hsd->Instance, &data);
 80088ba:	68fb      	ldr	r3, [r7, #12]
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	f107 0214 	add.w	r2, r7, #20
 80088c2:	4611      	mov	r1, r2
 80088c4:	4618      	mov	r0, r3
 80088c6:	f002 f85b 	bl	800a980 <SDIO_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 80088ca:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80088cc:	3301      	adds	r3, #1
 80088ce:	643b      	str	r3, [r7, #64]	; 0x40
 80088d0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80088d2:	2b07      	cmp	r3, #7
 80088d4:	d9c4      	bls.n	8008860 <HAL_SD_WriteBlocks+0x160>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 80088d6:	f7f9 ffcd 	bl	8002874 <HAL_GetTick>
 80088da:	4602      	mov	r2, r0
 80088dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80088de:	1ad3      	subs	r3, r2, r3
 80088e0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80088e2:	429a      	cmp	r2, r3
 80088e4:	d902      	bls.n	80088ec <HAL_SD_WriteBlocks+0x1ec>
 80088e6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	d112      	bne.n	8008912 <HAL_SD_WriteBlocks+0x212>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	4a48      	ldr	r2, [pc, #288]	; (8008a14 <HAL_SD_WriteBlocks+0x314>)
 80088f2:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80088f8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80088fa:	431a      	orrs	r2, r3
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8008900:	68fb      	ldr	r3, [r7, #12]
 8008902:	2201      	movs	r2, #1
 8008904:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	2200      	movs	r2, #0
 800890c:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 800890e:	2303      	movs	r3, #3
 8008910:	e094      	b.n	8008a3c <HAL_SD_WriteBlocks+0x33c>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8008912:	68fb      	ldr	r3, [r7, #12]
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008918:	f240 331a 	movw	r3, #794	; 0x31a
 800891c:	4013      	ands	r3, r2
 800891e:	2b00      	cmp	r3, #0
 8008920:	d091      	beq.n	8008846 <HAL_SD_WriteBlocks+0x146>
      }
    }

    /* Send stop transmission command in case of multiblock write */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008928:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800892c:	2b00      	cmp	r3, #0
 800892e:	d022      	beq.n	8008976 <HAL_SD_WriteBlocks+0x276>
 8008930:	683b      	ldr	r3, [r7, #0]
 8008932:	2b01      	cmp	r3, #1
 8008934:	d91f      	bls.n	8008976 <HAL_SD_WriteBlocks+0x276>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 8008936:	68fb      	ldr	r3, [r7, #12]
 8008938:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800893a:	2b03      	cmp	r3, #3
 800893c:	d01b      	beq.n	8008976 <HAL_SD_WriteBlocks+0x276>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800893e:	68fb      	ldr	r3, [r7, #12]
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	4618      	mov	r0, r3
 8008944:	f002 f964 	bl	800ac10 <SDMMC_CmdStopTransfer>
 8008948:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 800894a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800894c:	2b00      	cmp	r3, #0
 800894e:	d012      	beq.n	8008976 <HAL_SD_WriteBlocks+0x276>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	4a2f      	ldr	r2, [pc, #188]	; (8008a14 <HAL_SD_WriteBlocks+0x314>)
 8008956:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800895c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800895e:	431a      	orrs	r2, r3
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	2201      	movs	r2, #1
 8008968:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 800896c:	68fb      	ldr	r3, [r7, #12]
 800896e:	2200      	movs	r2, #0
 8008970:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 8008972:	2301      	movs	r3, #1
 8008974:	e062      	b.n	8008a3c <HAL_SD_WriteBlocks+0x33c>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800897c:	f003 0308 	and.w	r3, r3, #8
 8008980:	2b00      	cmp	r3, #0
 8008982:	d012      	beq.n	80089aa <HAL_SD_WriteBlocks+0x2aa>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	4a22      	ldr	r2, [pc, #136]	; (8008a14 <HAL_SD_WriteBlocks+0x314>)
 800898a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008990:	f043 0208 	orr.w	r2, r3, #8
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	2201      	movs	r2, #1
 800899c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	2200      	movs	r2, #0
 80089a4:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80089a6:	2301      	movs	r3, #1
 80089a8:	e048      	b.n	8008a3c <HAL_SD_WriteBlocks+0x33c>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 80089aa:	68fb      	ldr	r3, [r7, #12]
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80089b0:	f003 0302 	and.w	r3, r3, #2
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	d012      	beq.n	80089de <HAL_SD_WriteBlocks+0x2de>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	4a15      	ldr	r2, [pc, #84]	; (8008a14 <HAL_SD_WriteBlocks+0x314>)
 80089be:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80089c4:	f043 0202 	orr.w	r2, r3, #2
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80089cc:	68fb      	ldr	r3, [r7, #12]
 80089ce:	2201      	movs	r2, #1
 80089d0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	2200      	movs	r2, #0
 80089d8:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80089da:	2301      	movs	r3, #1
 80089dc:	e02e      	b.n	8008a3c <HAL_SD_WriteBlocks+0x33c>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR))
 80089de:	68fb      	ldr	r3, [r7, #12]
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80089e4:	f003 0310 	and.w	r3, r3, #16
 80089e8:	2b00      	cmp	r3, #0
 80089ea:	d015      	beq.n	8008a18 <HAL_SD_WriteBlocks+0x318>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80089ec:	68fb      	ldr	r3, [r7, #12]
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	4a08      	ldr	r2, [pc, #32]	; (8008a14 <HAL_SD_WriteBlocks+0x314>)
 80089f2:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80089f8:	f043 0210 	orr.w	r2, r3, #16
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8008a00:	68fb      	ldr	r3, [r7, #12]
 8008a02:	2201      	movs	r2, #1
 8008a04:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008a08:	68fb      	ldr	r3, [r7, #12]
 8008a0a:	2200      	movs	r2, #0
 8008a0c:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8008a0e:	2301      	movs	r3, #1
 8008a10:	e014      	b.n	8008a3c <HAL_SD_WriteBlocks+0x33c>
 8008a12:	bf00      	nop
 8008a14:	004005ff 	.word	0x004005ff
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	f240 523a 	movw	r2, #1338	; 0x53a
 8008a20:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	2201      	movs	r2, #1
 8008a26:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 8008a2a:	2300      	movs	r3, #0
 8008a2c:	e006      	b.n	8008a3c <HAL_SD_WriteBlocks+0x33c>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8008a2e:	68fb      	ldr	r3, [r7, #12]
 8008a30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a32:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8008a36:	68fb      	ldr	r3, [r7, #12]
 8008a38:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8008a3a:	2301      	movs	r3, #1
  }
}
 8008a3c:	4618      	mov	r0, r3
 8008a3e:	3748      	adds	r7, #72	; 0x48
 8008a40:	46bd      	mov	sp, r7
 8008a42:	bd80      	pop	{r7, pc}

08008a44 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8008a44:	b580      	push	{r7, lr}
 8008a46:	b084      	sub	sp, #16
 8008a48:	af00      	add	r7, sp, #0
 8008a4a:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a50:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a58:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	d008      	beq.n	8008a72 <HAL_SD_IRQHandler+0x2e>
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	f003 0308 	and.w	r3, r3, #8
 8008a66:	2b00      	cmp	r3, #0
 8008a68:	d003      	beq.n	8008a72 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 8008a6a:	6878      	ldr	r0, [r7, #4]
 8008a6c:	f000 ff2a 	bl	80098c4 <SD_Read_IT>
 8008a70:	e157      	b.n	8008d22 <HAL_SD_IRQHandler+0x2de>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a78:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	f000 808f 	beq.w	8008ba0 <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008a8a:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008a92:	687a      	ldr	r2, [r7, #4]
 8008a94:	6812      	ldr	r2, [r2, #0]
 8008a96:	f423 4341 	bic.w	r3, r3, #49408	; 0xc100
 8008a9a:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 8008a9e:	63d3      	str	r3, [r2, #60]	; 0x3c
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	681b      	ldr	r3, [r3, #0]
 8008aaa:	f022 0201 	bic.w	r2, r2, #1
 8008aae:	62da      	str	r2, [r3, #44]	; 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	f003 0308 	and.w	r3, r3, #8
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	d039      	beq.n	8008b2e <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	f003 0302 	and.w	r3, r3, #2
 8008ac0:	2b00      	cmp	r3, #0
 8008ac2:	d104      	bne.n	8008ace <HAL_SD_IRQHandler+0x8a>
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	f003 0320 	and.w	r3, r3, #32
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	d011      	beq.n	8008af2 <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	4618      	mov	r0, r3
 8008ad4:	f002 f89c 	bl	800ac10 <SDMMC_CmdStopTransfer>
 8008ad8:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8008ada:	68bb      	ldr	r3, [r7, #8]
 8008adc:	2b00      	cmp	r3, #0
 8008ade:	d008      	beq.n	8008af2 <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008ae4:	68bb      	ldr	r3, [r7, #8]
 8008ae6:	431a      	orrs	r2, r3
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 8008aec:	6878      	ldr	r0, [r7, #4]
 8008aee:	f000 f921 	bl	8008d34 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	f240 523a 	movw	r2, #1338	; 0x53a
 8008afa:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	2201      	movs	r2, #1
 8008b00:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	2200      	movs	r2, #0
 8008b08:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	f003 0301 	and.w	r3, r3, #1
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	d104      	bne.n	8008b1e <HAL_SD_IRQHandler+0xda>
 8008b14:	68fb      	ldr	r3, [r7, #12]
 8008b16:	f003 0302 	and.w	r3, r3, #2
 8008b1a:	2b00      	cmp	r3, #0
 8008b1c:	d003      	beq.n	8008b26 <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 8008b1e:	6878      	ldr	r0, [r7, #4]
 8008b20:	f004 f8c8 	bl	800ccb4 <HAL_SD_RxCpltCallback>
 8008b24:	e0fd      	b.n	8008d22 <HAL_SD_IRQHandler+0x2de>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 8008b26:	6878      	ldr	r0, [r7, #4]
 8008b28:	f004 f8ba 	bl	800cca0 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8008b2c:	e0f9      	b.n	8008d22 <HAL_SD_IRQHandler+0x2de>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008b34:	2b00      	cmp	r3, #0
 8008b36:	f000 80f4 	beq.w	8008d22 <HAL_SD_IRQHandler+0x2de>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	f003 0320 	and.w	r3, r3, #32
 8008b40:	2b00      	cmp	r3, #0
 8008b42:	d011      	beq.n	8008b68 <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	4618      	mov	r0, r3
 8008b4a:	f002 f861 	bl	800ac10 <SDMMC_CmdStopTransfer>
 8008b4e:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8008b50:	68bb      	ldr	r3, [r7, #8]
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	d008      	beq.n	8008b68 <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008b5a:	68bb      	ldr	r3, [r7, #8]
 8008b5c:	431a      	orrs	r2, r3
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 8008b62:	6878      	ldr	r0, [r7, #4]
 8008b64:	f000 f8e6 	bl	8008d34 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	f003 0301 	and.w	r3, r3, #1
 8008b6e:	2b00      	cmp	r3, #0
 8008b70:	f040 80d7 	bne.w	8008d22 <HAL_SD_IRQHandler+0x2de>
 8008b74:	68fb      	ldr	r3, [r7, #12]
 8008b76:	f003 0302 	and.w	r3, r3, #2
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	f040 80d1 	bne.w	8008d22 <HAL_SD_IRQHandler+0x2de>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	f022 0208 	bic.w	r2, r2, #8
 8008b8e:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	2201      	movs	r2, #1
 8008b94:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 8008b98:	6878      	ldr	r0, [r7, #4]
 8008b9a:	f004 f881 	bl	800cca0 <HAL_SD_TxCpltCallback>
}
 8008b9e:	e0c0      	b.n	8008d22 <HAL_SD_IRQHandler+0x2de>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008ba6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	d008      	beq.n	8008bc0 <HAL_SD_IRQHandler+0x17c>
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	f003 0308 	and.w	r3, r3, #8
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	d003      	beq.n	8008bc0 <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 8008bb8:	6878      	ldr	r0, [r7, #4]
 8008bba:	f000 fed4 	bl	8009966 <SD_Write_IT>
 8008bbe:	e0b0      	b.n	8008d22 <HAL_SD_IRQHandler+0x2de>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR) != RESET)
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008bc6:	f003 033a 	and.w	r3, r3, #58	; 0x3a
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	f000 80a9 	beq.w	8008d22 <HAL_SD_IRQHandler+0x2de>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008bd6:	f003 0302 	and.w	r3, r3, #2
 8008bda:	2b00      	cmp	r3, #0
 8008bdc:	d005      	beq.n	8008bea <HAL_SD_IRQHandler+0x1a6>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008be2:	f043 0202 	orr.w	r2, r3, #2
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008bf0:	f003 0308 	and.w	r3, r3, #8
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	d005      	beq.n	8008c04 <HAL_SD_IRQHandler+0x1c0>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008bfc:	f043 0208 	orr.w	r2, r3, #8
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008c0a:	f003 0320 	and.w	r3, r3, #32
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	d005      	beq.n	8008c1e <HAL_SD_IRQHandler+0x1da>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c16:	f043 0220 	orr.w	r2, r3, #32
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008c24:	f003 0310 	and.w	r3, r3, #16
 8008c28:	2b00      	cmp	r3, #0
 8008c2a:	d005      	beq.n	8008c38 <HAL_SD_IRQHandler+0x1f4>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c30:	f043 0210 	orr.w	r2, r3, #16
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS | SDIO_FLAG_STBITERR);
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	f240 723a 	movw	r2, #1850	; 0x73a
 8008c40:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008c48:	687a      	ldr	r2, [r7, #4]
 8008c4a:	6812      	ldr	r2, [r2, #0]
 8008c4c:	f423 734e 	bic.w	r3, r3, #824	; 0x338
 8008c50:	f023 0302 	bic.w	r3, r3, #2
 8008c54:	63d3      	str	r3, [r2, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	681b      	ldr	r3, [r3, #0]
 8008c5a:	4618      	mov	r0, r3
 8008c5c:	f001 ffd8 	bl	800ac10 <SDMMC_CmdStopTransfer>
 8008c60:	4602      	mov	r2, r0
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c66:	431a      	orrs	r2, r3
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 8008c6c:	68fb      	ldr	r3, [r7, #12]
 8008c6e:	f003 0308 	and.w	r3, r3, #8
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	d00a      	beq.n	8008c8c <HAL_SD_IRQHandler+0x248>
      hsd->State = HAL_SD_STATE_READY;
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	2201      	movs	r2, #1
 8008c7a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	2200      	movs	r2, #0
 8008c82:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 8008c84:	6878      	ldr	r0, [r7, #4]
 8008c86:	f000 f855 	bl	8008d34 <HAL_SD_ErrorCallback>
}
 8008c8a:	e04a      	b.n	8008d22 <HAL_SD_IRQHandler+0x2de>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	d045      	beq.n	8008d22 <HAL_SD_IRQHandler+0x2de>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8008c96:	68fb      	ldr	r3, [r7, #12]
 8008c98:	f003 0310 	and.w	r3, r3, #16
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	d104      	bne.n	8008caa <HAL_SD_IRQHandler+0x266>
 8008ca0:	68fb      	ldr	r3, [r7, #12]
 8008ca2:	f003 0320 	and.w	r3, r3, #32
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	d011      	beq.n	8008cce <HAL_SD_IRQHandler+0x28a>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008cae:	4a1f      	ldr	r2, [pc, #124]	; (8008d2c <HAL_SD_IRQHandler+0x2e8>)
 8008cb0:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008cb6:	4618      	mov	r0, r3
 8008cb8:	f7fb fb8e 	bl	80043d8 <HAL_DMA_Abort_IT>
 8008cbc:	4603      	mov	r3, r0
 8008cbe:	2b00      	cmp	r3, #0
 8008cc0:	d02f      	beq.n	8008d22 <HAL_SD_IRQHandler+0x2de>
          SD_DMATxAbort(hsd->hdmatx);
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008cc6:	4618      	mov	r0, r3
 8008cc8:	f000 faaa 	bl	8009220 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8008ccc:	e029      	b.n	8008d22 <HAL_SD_IRQHandler+0x2de>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8008cce:	68fb      	ldr	r3, [r7, #12]
 8008cd0:	f003 0301 	and.w	r3, r3, #1
 8008cd4:	2b00      	cmp	r3, #0
 8008cd6:	d104      	bne.n	8008ce2 <HAL_SD_IRQHandler+0x29e>
 8008cd8:	68fb      	ldr	r3, [r7, #12]
 8008cda:	f003 0302 	and.w	r3, r3, #2
 8008cde:	2b00      	cmp	r3, #0
 8008ce0:	d011      	beq.n	8008d06 <HAL_SD_IRQHandler+0x2c2>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ce6:	4a12      	ldr	r2, [pc, #72]	; (8008d30 <HAL_SD_IRQHandler+0x2ec>)
 8008ce8:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008cee:	4618      	mov	r0, r3
 8008cf0:	f7fb fb72 	bl	80043d8 <HAL_DMA_Abort_IT>
 8008cf4:	4603      	mov	r3, r0
 8008cf6:	2b00      	cmp	r3, #0
 8008cf8:	d013      	beq.n	8008d22 <HAL_SD_IRQHandler+0x2de>
          SD_DMARxAbort(hsd->hdmarx);
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008cfe:	4618      	mov	r0, r3
 8008d00:	f000 fac5 	bl	800928e <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8008d04:	e00d      	b.n	8008d22 <HAL_SD_IRQHandler+0x2de>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	2200      	movs	r2, #0
 8008d0a:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	2201      	movs	r2, #1
 8008d10:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	2200      	movs	r2, #0
 8008d18:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 8008d1a:	6878      	ldr	r0, [r7, #4]
 8008d1c:	f003 ffb6 	bl	800cc8c <HAL_SD_AbortCallback>
}
 8008d20:	e7ff      	b.n	8008d22 <HAL_SD_IRQHandler+0x2de>
 8008d22:	bf00      	nop
 8008d24:	3710      	adds	r7, #16
 8008d26:	46bd      	mov	sp, r7
 8008d28:	bd80      	pop	{r7, pc}
 8008d2a:	bf00      	nop
 8008d2c:	08009221 	.word	0x08009221
 8008d30:	0800928f 	.word	0x0800928f

08008d34 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 8008d34:	b480      	push	{r7}
 8008d36:	b083      	sub	sp, #12
 8008d38:	af00      	add	r7, sp, #0
 8008d3a:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 8008d3c:	bf00      	nop
 8008d3e:	370c      	adds	r7, #12
 8008d40:	46bd      	mov	sp, r7
 8008d42:	bc80      	pop	{r7}
 8008d44:	4770      	bx	lr
	...

08008d48 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8008d48:	b480      	push	{r7}
 8008d4a:	b083      	sub	sp, #12
 8008d4c:	af00      	add	r7, sp, #0
 8008d4e:	6078      	str	r0, [r7, #4]
 8008d50:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008d56:	0f9b      	lsrs	r3, r3, #30
 8008d58:	b2da      	uxtb	r2, r3
 8008d5a:	683b      	ldr	r3, [r7, #0]
 8008d5c:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008d62:	0e9b      	lsrs	r3, r3, #26
 8008d64:	b2db      	uxtb	r3, r3
 8008d66:	f003 030f 	and.w	r3, r3, #15
 8008d6a:	b2da      	uxtb	r2, r3
 8008d6c:	683b      	ldr	r3, [r7, #0]
 8008d6e:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008d74:	0e1b      	lsrs	r3, r3, #24
 8008d76:	b2db      	uxtb	r3, r3
 8008d78:	f003 0303 	and.w	r3, r3, #3
 8008d7c:	b2da      	uxtb	r2, r3
 8008d7e:	683b      	ldr	r3, [r7, #0]
 8008d80:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008d86:	0c1b      	lsrs	r3, r3, #16
 8008d88:	b2da      	uxtb	r2, r3
 8008d8a:	683b      	ldr	r3, [r7, #0]
 8008d8c:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008d92:	0a1b      	lsrs	r3, r3, #8
 8008d94:	b2da      	uxtb	r2, r3
 8008d96:	683b      	ldr	r3, [r7, #0]
 8008d98:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008d9e:	b2da      	uxtb	r2, r3
 8008da0:	683b      	ldr	r3, [r7, #0]
 8008da2:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008da8:	0d1b      	lsrs	r3, r3, #20
 8008daa:	b29a      	uxth	r2, r3
 8008dac:	683b      	ldr	r3, [r7, #0]
 8008dae:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008db4:	0c1b      	lsrs	r3, r3, #16
 8008db6:	b2db      	uxtb	r3, r3
 8008db8:	f003 030f 	and.w	r3, r3, #15
 8008dbc:	b2da      	uxtb	r2, r3
 8008dbe:	683b      	ldr	r3, [r7, #0]
 8008dc0:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008dc6:	0bdb      	lsrs	r3, r3, #15
 8008dc8:	b2db      	uxtb	r3, r3
 8008dca:	f003 0301 	and.w	r3, r3, #1
 8008dce:	b2da      	uxtb	r2, r3
 8008dd0:	683b      	ldr	r3, [r7, #0]
 8008dd2:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008dd8:	0b9b      	lsrs	r3, r3, #14
 8008dda:	b2db      	uxtb	r3, r3
 8008ddc:	f003 0301 	and.w	r3, r3, #1
 8008de0:	b2da      	uxtb	r2, r3
 8008de2:	683b      	ldr	r3, [r7, #0]
 8008de4:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008dea:	0b5b      	lsrs	r3, r3, #13
 8008dec:	b2db      	uxtb	r3, r3
 8008dee:	f003 0301 	and.w	r3, r3, #1
 8008df2:	b2da      	uxtb	r2, r3
 8008df4:	683b      	ldr	r3, [r7, #0]
 8008df6:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008dfc:	0b1b      	lsrs	r3, r3, #12
 8008dfe:	b2db      	uxtb	r3, r3
 8008e00:	f003 0301 	and.w	r3, r3, #1
 8008e04:	b2da      	uxtb	r2, r3
 8008e06:	683b      	ldr	r3, [r7, #0]
 8008e08:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8008e0a:	683b      	ldr	r3, [r7, #0]
 8008e0c:	2200      	movs	r2, #0
 8008e0e:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008e14:	2b00      	cmp	r3, #0
 8008e16:	d163      	bne.n	8008ee0 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008e1c:	009a      	lsls	r2, r3, #2
 8008e1e:	f640 73fc 	movw	r3, #4092	; 0xffc
 8008e22:	4013      	ands	r3, r2
 8008e24:	687a      	ldr	r2, [r7, #4]
 8008e26:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8008e28:	0f92      	lsrs	r2, r2, #30
 8008e2a:	431a      	orrs	r2, r3
 8008e2c:	683b      	ldr	r3, [r7, #0]
 8008e2e:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008e34:	0edb      	lsrs	r3, r3, #27
 8008e36:	b2db      	uxtb	r3, r3
 8008e38:	f003 0307 	and.w	r3, r3, #7
 8008e3c:	b2da      	uxtb	r2, r3
 8008e3e:	683b      	ldr	r3, [r7, #0]
 8008e40:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008e46:	0e1b      	lsrs	r3, r3, #24
 8008e48:	b2db      	uxtb	r3, r3
 8008e4a:	f003 0307 	and.w	r3, r3, #7
 8008e4e:	b2da      	uxtb	r2, r3
 8008e50:	683b      	ldr	r3, [r7, #0]
 8008e52:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008e58:	0d5b      	lsrs	r3, r3, #21
 8008e5a:	b2db      	uxtb	r3, r3
 8008e5c:	f003 0307 	and.w	r3, r3, #7
 8008e60:	b2da      	uxtb	r2, r3
 8008e62:	683b      	ldr	r3, [r7, #0]
 8008e64:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008e6a:	0c9b      	lsrs	r3, r3, #18
 8008e6c:	b2db      	uxtb	r3, r3
 8008e6e:	f003 0307 	and.w	r3, r3, #7
 8008e72:	b2da      	uxtb	r2, r3
 8008e74:	683b      	ldr	r3, [r7, #0]
 8008e76:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008e7c:	0bdb      	lsrs	r3, r3, #15
 8008e7e:	b2db      	uxtb	r3, r3
 8008e80:	f003 0307 	and.w	r3, r3, #7
 8008e84:	b2da      	uxtb	r2, r3
 8008e86:	683b      	ldr	r3, [r7, #0]
 8008e88:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8008e8a:	683b      	ldr	r3, [r7, #0]
 8008e8c:	691b      	ldr	r3, [r3, #16]
 8008e8e:	1c5a      	adds	r2, r3, #1
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8008e94:	683b      	ldr	r3, [r7, #0]
 8008e96:	7e1b      	ldrb	r3, [r3, #24]
 8008e98:	b2db      	uxtb	r3, r3
 8008e9a:	f003 0307 	and.w	r3, r3, #7
 8008e9e:	3302      	adds	r3, #2
 8008ea0:	2201      	movs	r2, #1
 8008ea2:	fa02 f303 	lsl.w	r3, r2, r3
 8008ea6:	687a      	ldr	r2, [r7, #4]
 8008ea8:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8008eaa:	fb02 f203 	mul.w	r2, r2, r3
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8008eb2:	683b      	ldr	r3, [r7, #0]
 8008eb4:	7a1b      	ldrb	r3, [r3, #8]
 8008eb6:	b2db      	uxtb	r3, r3
 8008eb8:	f003 030f 	and.w	r3, r3, #15
 8008ebc:	2201      	movs	r2, #1
 8008ebe:	409a      	lsls	r2, r3
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008ec8:	687a      	ldr	r2, [r7, #4]
 8008eca:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8008ecc:	0a52      	lsrs	r2, r2, #9
 8008ece:	fb02 f203 	mul.w	r2, r2, r3
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008edc:	661a      	str	r2, [r3, #96]	; 0x60
 8008ede:	e031      	b.n	8008f44 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008ee4:	2b01      	cmp	r3, #1
 8008ee6:	d11d      	bne.n	8008f24 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008eec:	041b      	lsls	r3, r3, #16
 8008eee:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008ef6:	0c1b      	lsrs	r3, r3, #16
 8008ef8:	431a      	orrs	r2, r3
 8008efa:	683b      	ldr	r3, [r7, #0]
 8008efc:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8008efe:	683b      	ldr	r3, [r7, #0]
 8008f00:	691b      	ldr	r3, [r3, #16]
 8008f02:	3301      	adds	r3, #1
 8008f04:	029a      	lsls	r2, r3, #10
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008f18:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	661a      	str	r2, [r3, #96]	; 0x60
 8008f22:	e00f      	b.n	8008f44 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	681b      	ldr	r3, [r3, #0]
 8008f28:	4a58      	ldr	r2, [pc, #352]	; (800908c <HAL_SD_GetCardCSD+0x344>)
 8008f2a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f30:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	2201      	movs	r2, #1
 8008f3c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8008f40:	2301      	movs	r3, #1
 8008f42:	e09d      	b.n	8009080 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008f48:	0b9b      	lsrs	r3, r3, #14
 8008f4a:	b2db      	uxtb	r3, r3
 8008f4c:	f003 0301 	and.w	r3, r3, #1
 8008f50:	b2da      	uxtb	r2, r3
 8008f52:	683b      	ldr	r3, [r7, #0]
 8008f54:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008f5a:	09db      	lsrs	r3, r3, #7
 8008f5c:	b2db      	uxtb	r3, r3
 8008f5e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008f62:	b2da      	uxtb	r2, r3
 8008f64:	683b      	ldr	r3, [r7, #0]
 8008f66:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008f6c:	b2db      	uxtb	r3, r3
 8008f6e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008f72:	b2da      	uxtb	r2, r3
 8008f74:	683b      	ldr	r3, [r7, #0]
 8008f76:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008f7c:	0fdb      	lsrs	r3, r3, #31
 8008f7e:	b2da      	uxtb	r2, r3
 8008f80:	683b      	ldr	r3, [r7, #0]
 8008f82:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008f88:	0f5b      	lsrs	r3, r3, #29
 8008f8a:	b2db      	uxtb	r3, r3
 8008f8c:	f003 0303 	and.w	r3, r3, #3
 8008f90:	b2da      	uxtb	r2, r3
 8008f92:	683b      	ldr	r3, [r7, #0]
 8008f94:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008f9a:	0e9b      	lsrs	r3, r3, #26
 8008f9c:	b2db      	uxtb	r3, r3
 8008f9e:	f003 0307 	and.w	r3, r3, #7
 8008fa2:	b2da      	uxtb	r2, r3
 8008fa4:	683b      	ldr	r3, [r7, #0]
 8008fa6:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008fac:	0d9b      	lsrs	r3, r3, #22
 8008fae:	b2db      	uxtb	r3, r3
 8008fb0:	f003 030f 	and.w	r3, r3, #15
 8008fb4:	b2da      	uxtb	r2, r3
 8008fb6:	683b      	ldr	r3, [r7, #0]
 8008fb8:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008fbe:	0d5b      	lsrs	r3, r3, #21
 8008fc0:	b2db      	uxtb	r3, r3
 8008fc2:	f003 0301 	and.w	r3, r3, #1
 8008fc6:	b2da      	uxtb	r2, r3
 8008fc8:	683b      	ldr	r3, [r7, #0]
 8008fca:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8008fce:	683b      	ldr	r3, [r7, #0]
 8008fd0:	2200      	movs	r2, #0
 8008fd2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008fda:	0c1b      	lsrs	r3, r3, #16
 8008fdc:	b2db      	uxtb	r3, r3
 8008fde:	f003 0301 	and.w	r3, r3, #1
 8008fe2:	b2da      	uxtb	r2, r3
 8008fe4:	683b      	ldr	r3, [r7, #0]
 8008fe6:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008fee:	0bdb      	lsrs	r3, r3, #15
 8008ff0:	b2db      	uxtb	r3, r3
 8008ff2:	f003 0301 	and.w	r3, r3, #1
 8008ff6:	b2da      	uxtb	r2, r3
 8008ff8:	683b      	ldr	r3, [r7, #0]
 8008ffa:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009002:	0b9b      	lsrs	r3, r3, #14
 8009004:	b2db      	uxtb	r3, r3
 8009006:	f003 0301 	and.w	r3, r3, #1
 800900a:	b2da      	uxtb	r2, r3
 800900c:	683b      	ldr	r3, [r7, #0]
 800900e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009016:	0b5b      	lsrs	r3, r3, #13
 8009018:	b2db      	uxtb	r3, r3
 800901a:	f003 0301 	and.w	r3, r3, #1
 800901e:	b2da      	uxtb	r2, r3
 8009020:	683b      	ldr	r3, [r7, #0]
 8009022:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800902a:	0b1b      	lsrs	r3, r3, #12
 800902c:	b2db      	uxtb	r3, r3
 800902e:	f003 0301 	and.w	r3, r3, #1
 8009032:	b2da      	uxtb	r2, r3
 8009034:	683b      	ldr	r3, [r7, #0]
 8009036:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800903e:	0a9b      	lsrs	r3, r3, #10
 8009040:	b2db      	uxtb	r3, r3
 8009042:	f003 0303 	and.w	r3, r3, #3
 8009046:	b2da      	uxtb	r2, r3
 8009048:	683b      	ldr	r3, [r7, #0]
 800904a:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009052:	0a1b      	lsrs	r3, r3, #8
 8009054:	b2db      	uxtb	r3, r3
 8009056:	f003 0303 	and.w	r3, r3, #3
 800905a:	b2da      	uxtb	r2, r3
 800905c:	683b      	ldr	r3, [r7, #0]
 800905e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009066:	085b      	lsrs	r3, r3, #1
 8009068:	b2db      	uxtb	r3, r3
 800906a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800906e:	b2da      	uxtb	r2, r3
 8009070:	683b      	ldr	r3, [r7, #0]
 8009072:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 8009076:	683b      	ldr	r3, [r7, #0]
 8009078:	2201      	movs	r2, #1
 800907a:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 800907e:	2300      	movs	r3, #0
}
 8009080:	4618      	mov	r0, r3
 8009082:	370c      	adds	r7, #12
 8009084:	46bd      	mov	sp, r7
 8009086:	bc80      	pop	{r7}
 8009088:	4770      	bx	lr
 800908a:	bf00      	nop
 800908c:	004005ff 	.word	0x004005ff

08009090 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8009090:	b480      	push	{r7}
 8009092:	b083      	sub	sp, #12
 8009094:	af00      	add	r7, sp, #0
 8009096:	6078      	str	r0, [r7, #4]
 8009098:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800909e:	683b      	ldr	r3, [r7, #0]
 80090a0:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80090a6:	683b      	ldr	r3, [r7, #0]
 80090a8:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80090ae:	683b      	ldr	r3, [r7, #0]
 80090b0:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80090b6:	683b      	ldr	r3, [r7, #0]
 80090b8:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80090be:	683b      	ldr	r3, [r7, #0]
 80090c0:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80090c6:	683b      	ldr	r3, [r7, #0]
 80090c8:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80090ce:	683b      	ldr	r3, [r7, #0]
 80090d0:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80090d6:	683b      	ldr	r3, [r7, #0]
 80090d8:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 80090da:	2300      	movs	r3, #0
}
 80090dc:	4618      	mov	r0, r3
 80090de:	370c      	adds	r7, #12
 80090e0:	46bd      	mov	sp, r7
 80090e2:	bc80      	pop	{r7}
 80090e4:	4770      	bx	lr
	...

080090e8 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 80090e8:	b5b0      	push	{r4, r5, r7, lr}
 80090ea:	b08e      	sub	sp, #56	; 0x38
 80090ec:	af04      	add	r7, sp, #16
 80090ee:	6078      	str	r0, [r7, #4]
 80090f0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	2203      	movs	r2, #3
 80090f6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80090fe:	2b03      	cmp	r3, #3
 8009100:	d02e      	beq.n	8009160 <HAL_SD_ConfigWideBusOperation+0x78>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 8009102:	683b      	ldr	r3, [r7, #0]
 8009104:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009108:	d106      	bne.n	8009118 <HAL_SD_ConfigWideBusOperation+0x30>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800910e:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	639a      	str	r2, [r3, #56]	; 0x38
 8009116:	e029      	b.n	800916c <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 8009118:	683b      	ldr	r3, [r7, #0]
 800911a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800911e:	d10a      	bne.n	8009136 <HAL_SD_ConfigWideBusOperation+0x4e>
    {
      errorstate = SD_WideBus_Enable(hsd);
 8009120:	6878      	ldr	r0, [r7, #4]
 8009122:	f000 fa6f 	bl	8009604 <SD_WideBus_Enable>
 8009126:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800912c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800912e:	431a      	orrs	r2, r3
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	639a      	str	r2, [r3, #56]	; 0x38
 8009134:	e01a      	b.n	800916c <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 8009136:	683b      	ldr	r3, [r7, #0]
 8009138:	2b00      	cmp	r3, #0
 800913a:	d10a      	bne.n	8009152 <HAL_SD_ConfigWideBusOperation+0x6a>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800913c:	6878      	ldr	r0, [r7, #4]
 800913e:	f000 faac 	bl	800969a <SD_WideBus_Disable>
 8009142:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009148:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800914a:	431a      	orrs	r2, r3
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	639a      	str	r2, [r3, #56]	; 0x38
 8009150:	e00c      	b.n	800916c <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009156:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	639a      	str	r2, [r3, #56]	; 0x38
 800915e:	e005      	b.n	800916c <HAL_SD_ConfigWideBusOperation+0x84>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009164:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009170:	2b00      	cmp	r3, #0
 8009172:	d009      	beq.n	8009188 <HAL_SD_ConfigWideBusOperation+0xa0>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	681b      	ldr	r3, [r3, #0]
 8009178:	4a18      	ldr	r2, [pc, #96]	; (80091dc <HAL_SD_ConfigWideBusOperation+0xf4>)
 800917a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	2201      	movs	r2, #1
 8009180:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8009184:	2301      	movs	r3, #1
 8009186:	e024      	b.n	80091d2 <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	685b      	ldr	r3, [r3, #4]
 800918c:	60fb      	str	r3, [r7, #12]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	689b      	ldr	r3, [r3, #8]
 8009192:	613b      	str	r3, [r7, #16]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	68db      	ldr	r3, [r3, #12]
 8009198:	617b      	str	r3, [r7, #20]
    Init.BusWide             = WideMode;
 800919a:	683b      	ldr	r3, [r7, #0]
 800919c:	61bb      	str	r3, [r7, #24]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	695b      	ldr	r3, [r3, #20]
 80091a2:	61fb      	str	r3, [r7, #28]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	699b      	ldr	r3, [r3, #24]
 80091a8:	623b      	str	r3, [r7, #32]
    (void)SDIO_Init(hsd->Instance, Init);
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	681d      	ldr	r5, [r3, #0]
 80091ae:	466c      	mov	r4, sp
 80091b0:	f107 0318 	add.w	r3, r7, #24
 80091b4:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80091b8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80091bc:	f107 030c 	add.w	r3, r7, #12
 80091c0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80091c2:	4628      	mov	r0, r5
 80091c4:	f001 fba6 	bl	800a914 <SDIO_Init>
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	2201      	movs	r2, #1
 80091cc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80091d0:	2300      	movs	r3, #0
}
 80091d2:	4618      	mov	r0, r3
 80091d4:	3728      	adds	r7, #40	; 0x28
 80091d6:	46bd      	mov	sp, r7
 80091d8:	bdb0      	pop	{r4, r5, r7, pc}
 80091da:	bf00      	nop
 80091dc:	004005ff 	.word	0x004005ff

080091e0 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 80091e0:	b580      	push	{r7, lr}
 80091e2:	b086      	sub	sp, #24
 80091e4:	af00      	add	r7, sp, #0
 80091e6:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 80091e8:	2300      	movs	r3, #0
 80091ea:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 80091ec:	f107 030c 	add.w	r3, r7, #12
 80091f0:	4619      	mov	r1, r3
 80091f2:	6878      	ldr	r0, [r7, #4]
 80091f4:	f000 f9de 	bl	80095b4 <SD_SendStatus>
 80091f8:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80091fa:	697b      	ldr	r3, [r7, #20]
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	d005      	beq.n	800920c <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009204:	697b      	ldr	r3, [r7, #20]
 8009206:	431a      	orrs	r2, r3
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800920c:	68fb      	ldr	r3, [r7, #12]
 800920e:	0a5b      	lsrs	r3, r3, #9
 8009210:	f003 030f 	and.w	r3, r3, #15
 8009214:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8009216:	693b      	ldr	r3, [r7, #16]
}
 8009218:	4618      	mov	r0, r3
 800921a:	3718      	adds	r7, #24
 800921c:	46bd      	mov	sp, r7
 800921e:	bd80      	pop	{r7, pc}

08009220 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 8009220:	b580      	push	{r7, lr}
 8009222:	b084      	sub	sp, #16
 8009224:	af00      	add	r7, sp, #0
 8009226:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800922c:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800922e:	68fb      	ldr	r3, [r7, #12]
 8009230:	681b      	ldr	r3, [r3, #0]
 8009232:	f240 523a 	movw	r2, #1338	; 0x53a
 8009236:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8009238:	68f8      	ldr	r0, [r7, #12]
 800923a:	f7ff ffd1 	bl	80091e0 <HAL_SD_GetCardState>
 800923e:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	2201      	movs	r2, #1
 8009244:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8009248:	68fb      	ldr	r3, [r7, #12]
 800924a:	2200      	movs	r2, #0
 800924c:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800924e:	68bb      	ldr	r3, [r7, #8]
 8009250:	2b06      	cmp	r3, #6
 8009252:	d002      	beq.n	800925a <SD_DMATxAbort+0x3a>
 8009254:	68bb      	ldr	r3, [r7, #8]
 8009256:	2b05      	cmp	r3, #5
 8009258:	d10a      	bne.n	8009270 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800925a:	68fb      	ldr	r3, [r7, #12]
 800925c:	681b      	ldr	r3, [r3, #0]
 800925e:	4618      	mov	r0, r3
 8009260:	f001 fcd6 	bl	800ac10 <SDMMC_CmdStopTransfer>
 8009264:	4602      	mov	r2, r0
 8009266:	68fb      	ldr	r3, [r7, #12]
 8009268:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800926a:	431a      	orrs	r2, r3
 800926c:	68fb      	ldr	r3, [r7, #12]
 800926e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8009270:	68fb      	ldr	r3, [r7, #12]
 8009272:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009274:	2b00      	cmp	r3, #0
 8009276:	d103      	bne.n	8009280 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8009278:	68f8      	ldr	r0, [r7, #12]
 800927a:	f003 fd07 	bl	800cc8c <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 800927e:	e002      	b.n	8009286 <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8009280:	68f8      	ldr	r0, [r7, #12]
 8009282:	f7ff fd57 	bl	8008d34 <HAL_SD_ErrorCallback>
}
 8009286:	bf00      	nop
 8009288:	3710      	adds	r7, #16
 800928a:	46bd      	mov	sp, r7
 800928c:	bd80      	pop	{r7, pc}

0800928e <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 800928e:	b580      	push	{r7, lr}
 8009290:	b084      	sub	sp, #16
 8009292:	af00      	add	r7, sp, #0
 8009294:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800929a:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800929c:	68fb      	ldr	r3, [r7, #12]
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	f240 523a 	movw	r2, #1338	; 0x53a
 80092a4:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 80092a6:	68f8      	ldr	r0, [r7, #12]
 80092a8:	f7ff ff9a 	bl	80091e0 <HAL_SD_GetCardState>
 80092ac:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 80092ae:	68fb      	ldr	r3, [r7, #12]
 80092b0:	2201      	movs	r2, #1
 80092b2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	2200      	movs	r2, #0
 80092ba:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80092bc:	68bb      	ldr	r3, [r7, #8]
 80092be:	2b06      	cmp	r3, #6
 80092c0:	d002      	beq.n	80092c8 <SD_DMARxAbort+0x3a>
 80092c2:	68bb      	ldr	r3, [r7, #8]
 80092c4:	2b05      	cmp	r3, #5
 80092c6:	d10a      	bne.n	80092de <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	4618      	mov	r0, r3
 80092ce:	f001 fc9f 	bl	800ac10 <SDMMC_CmdStopTransfer>
 80092d2:	4602      	mov	r2, r0
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80092d8:	431a      	orrs	r2, r3
 80092da:	68fb      	ldr	r3, [r7, #12]
 80092dc:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 80092de:	68fb      	ldr	r3, [r7, #12]
 80092e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80092e2:	2b00      	cmp	r3, #0
 80092e4:	d103      	bne.n	80092ee <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 80092e6:	68f8      	ldr	r0, [r7, #12]
 80092e8:	f003 fcd0 	bl	800cc8c <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 80092ec:	e002      	b.n	80092f4 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 80092ee:	68f8      	ldr	r0, [r7, #12]
 80092f0:	f7ff fd20 	bl	8008d34 <HAL_SD_ErrorCallback>
}
 80092f4:	bf00      	nop
 80092f6:	3710      	adds	r7, #16
 80092f8:	46bd      	mov	sp, r7
 80092fa:	bd80      	pop	{r7, pc}

080092fc <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 80092fc:	b5b0      	push	{r4, r5, r7, lr}
 80092fe:	b094      	sub	sp, #80	; 0x50
 8009300:	af04      	add	r7, sp, #16
 8009302:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8009304:	2301      	movs	r3, #1
 8009306:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	681b      	ldr	r3, [r3, #0]
 800930c:	4618      	mov	r0, r3
 800930e:	f001 fb56 	bl	800a9be <SDIO_GetPowerState>
 8009312:	4603      	mov	r3, r0
 8009314:	2b00      	cmp	r3, #0
 8009316:	d102      	bne.n	800931e <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8009318:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800931c:	e0b7      	b.n	800948e <SD_InitCard+0x192>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009322:	2b03      	cmp	r3, #3
 8009324:	d02f      	beq.n	8009386 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	681b      	ldr	r3, [r3, #0]
 800932a:	4618      	mov	r0, r3
 800932c:	f001 fd7a 	bl	800ae24 <SDMMC_CmdSendCID>
 8009330:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8009332:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009334:	2b00      	cmp	r3, #0
 8009336:	d001      	beq.n	800933c <SD_InitCard+0x40>
    {
      return errorstate;
 8009338:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800933a:	e0a8      	b.n	800948e <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	681b      	ldr	r3, [r3, #0]
 8009340:	2100      	movs	r1, #0
 8009342:	4618      	mov	r0, r3
 8009344:	f001 fb7d 	bl	800aa42 <SDIO_GetResponse>
 8009348:	4602      	mov	r2, r0
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	2104      	movs	r1, #4
 8009354:	4618      	mov	r0, r3
 8009356:	f001 fb74 	bl	800aa42 <SDIO_GetResponse>
 800935a:	4602      	mov	r2, r0
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	2108      	movs	r1, #8
 8009366:	4618      	mov	r0, r3
 8009368:	f001 fb6b 	bl	800aa42 <SDIO_GetResponse>
 800936c:	4602      	mov	r2, r0
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	210c      	movs	r1, #12
 8009378:	4618      	mov	r0, r3
 800937a:	f001 fb62 	bl	800aa42 <SDIO_GetResponse>
 800937e:	4602      	mov	r2, r0
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800938a:	2b03      	cmp	r3, #3
 800938c:	d00d      	beq.n	80093aa <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	681b      	ldr	r3, [r3, #0]
 8009392:	f107 020e 	add.w	r2, r7, #14
 8009396:	4611      	mov	r1, r2
 8009398:	4618      	mov	r0, r3
 800939a:	f001 fd80 	bl	800ae9e <SDMMC_CmdSetRelAdd>
 800939e:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80093a0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80093a2:	2b00      	cmp	r3, #0
 80093a4:	d001      	beq.n	80093aa <SD_InitCard+0xae>
    {
      return errorstate;
 80093a6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80093a8:	e071      	b.n	800948e <SD_InitCard+0x192>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80093ae:	2b03      	cmp	r3, #3
 80093b0:	d036      	beq.n	8009420 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 80093b2:	89fb      	ldrh	r3, [r7, #14]
 80093b4:	461a      	mov	r2, r3
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	681a      	ldr	r2, [r3, #0]
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80093c2:	041b      	lsls	r3, r3, #16
 80093c4:	4619      	mov	r1, r3
 80093c6:	4610      	mov	r0, r2
 80093c8:	f001 fd4a 	bl	800ae60 <SDMMC_CmdSendCSD>
 80093cc:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80093ce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80093d0:	2b00      	cmp	r3, #0
 80093d2:	d001      	beq.n	80093d8 <SD_InitCard+0xdc>
    {
      return errorstate;
 80093d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80093d6:	e05a      	b.n	800948e <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	681b      	ldr	r3, [r3, #0]
 80093dc:	2100      	movs	r1, #0
 80093de:	4618      	mov	r0, r3
 80093e0:	f001 fb2f 	bl	800aa42 <SDIO_GetResponse>
 80093e4:	4602      	mov	r2, r0
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	2104      	movs	r1, #4
 80093f0:	4618      	mov	r0, r3
 80093f2:	f001 fb26 	bl	800aa42 <SDIO_GetResponse>
 80093f6:	4602      	mov	r2, r0
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	681b      	ldr	r3, [r3, #0]
 8009400:	2108      	movs	r1, #8
 8009402:	4618      	mov	r0, r3
 8009404:	f001 fb1d 	bl	800aa42 <SDIO_GetResponse>
 8009408:	4602      	mov	r2, r0
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	681b      	ldr	r3, [r3, #0]
 8009412:	210c      	movs	r1, #12
 8009414:	4618      	mov	r0, r3
 8009416:	f001 fb14 	bl	800aa42 <SDIO_GetResponse>
 800941a:	4602      	mov	r2, r0
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	2104      	movs	r1, #4
 8009426:	4618      	mov	r0, r3
 8009428:	f001 fb0b 	bl	800aa42 <SDIO_GetResponse>
 800942c:	4603      	mov	r3, r0
 800942e:	0d1a      	lsrs	r2, r3, #20
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8009434:	f107 0310 	add.w	r3, r7, #16
 8009438:	4619      	mov	r1, r3
 800943a:	6878      	ldr	r0, [r7, #4]
 800943c:	f7ff fc84 	bl	8008d48 <HAL_SD_GetCardCSD>
 8009440:	4603      	mov	r3, r0
 8009442:	2b00      	cmp	r3, #0
 8009444:	d002      	beq.n	800944c <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8009446:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800944a:	e020      	b.n	800948e <SD_InitCard+0x192>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	6819      	ldr	r1, [r3, #0]
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009454:	041b      	lsls	r3, r3, #16
 8009456:	f04f 0400 	mov.w	r4, #0
 800945a:	461a      	mov	r2, r3
 800945c:	4623      	mov	r3, r4
 800945e:	4608      	mov	r0, r1
 8009460:	f001 fbf8 	bl	800ac54 <SDMMC_CmdSelDesel>
 8009464:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8009466:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009468:	2b00      	cmp	r3, #0
 800946a:	d001      	beq.n	8009470 <SD_InitCard+0x174>
  {
    return errorstate;
 800946c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800946e:	e00e      	b.n	800948e <SD_InitCard+0x192>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	681d      	ldr	r5, [r3, #0]
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	466c      	mov	r4, sp
 8009478:	f103 0210 	add.w	r2, r3, #16
 800947c:	ca07      	ldmia	r2, {r0, r1, r2}
 800947e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8009482:	3304      	adds	r3, #4
 8009484:	cb0e      	ldmia	r3, {r1, r2, r3}
 8009486:	4628      	mov	r0, r5
 8009488:	f001 fa44 	bl	800a914 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800948c:	2300      	movs	r3, #0
}
 800948e:	4618      	mov	r0, r3
 8009490:	3740      	adds	r7, #64	; 0x40
 8009492:	46bd      	mov	sp, r7
 8009494:	bdb0      	pop	{r4, r5, r7, pc}
	...

08009498 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8009498:	b580      	push	{r7, lr}
 800949a:	b086      	sub	sp, #24
 800949c:	af00      	add	r7, sp, #0
 800949e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80094a0:	2300      	movs	r3, #0
 80094a2:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 80094a4:	2300      	movs	r3, #0
 80094a6:	617b      	str	r3, [r7, #20]
 80094a8:	2300      	movs	r3, #0
 80094aa:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	681b      	ldr	r3, [r3, #0]
 80094b0:	4618      	mov	r0, r3
 80094b2:	f001 fbf2 	bl	800ac9a <SDMMC_CmdGoIdleState>
 80094b6:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80094b8:	68fb      	ldr	r3, [r7, #12]
 80094ba:	2b00      	cmp	r3, #0
 80094bc:	d001      	beq.n	80094c2 <SD_PowerON+0x2a>
  {
    return errorstate;
 80094be:	68fb      	ldr	r3, [r7, #12]
 80094c0:	e072      	b.n	80095a8 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	4618      	mov	r0, r3
 80094c8:	f001 fc05 	bl	800acd6 <SDMMC_CmdOperCond>
 80094cc:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80094ce:	68fb      	ldr	r3, [r7, #12]
 80094d0:	2b00      	cmp	r3, #0
 80094d2:	d00d      	beq.n	80094f0 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	2200      	movs	r2, #0
 80094d8:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	681b      	ldr	r3, [r3, #0]
 80094de:	4618      	mov	r0, r3
 80094e0:	f001 fbdb 	bl	800ac9a <SDMMC_CmdGoIdleState>
 80094e4:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80094e6:	68fb      	ldr	r3, [r7, #12]
 80094e8:	2b00      	cmp	r3, #0
 80094ea:	d004      	beq.n	80094f6 <SD_PowerON+0x5e>
    {
      return errorstate;
 80094ec:	68fb      	ldr	r3, [r7, #12]
 80094ee:	e05b      	b.n	80095a8 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	2201      	movs	r2, #1
 80094f4:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80094fa:	2b01      	cmp	r3, #1
 80094fc:	d137      	bne.n	800956e <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	2100      	movs	r1, #0
 8009504:	4618      	mov	r0, r3
 8009506:	f001 fc05 	bl	800ad14 <SDMMC_CmdAppCommand>
 800950a:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800950c:	68fb      	ldr	r3, [r7, #12]
 800950e:	2b00      	cmp	r3, #0
 8009510:	d02d      	beq.n	800956e <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8009512:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8009516:	e047      	b.n	80095a8 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	2100      	movs	r1, #0
 800951e:	4618      	mov	r0, r3
 8009520:	f001 fbf8 	bl	800ad14 <SDMMC_CmdAppCommand>
 8009524:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009526:	68fb      	ldr	r3, [r7, #12]
 8009528:	2b00      	cmp	r3, #0
 800952a:	d001      	beq.n	8009530 <SD_PowerON+0x98>
    {
      return errorstate;
 800952c:	68fb      	ldr	r3, [r7, #12]
 800952e:	e03b      	b.n	80095a8 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	491e      	ldr	r1, [pc, #120]	; (80095b0 <SD_PowerON+0x118>)
 8009536:	4618      	mov	r0, r3
 8009538:	f001 fc0e 	bl	800ad58 <SDMMC_CmdAppOperCommand>
 800953c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800953e:	68fb      	ldr	r3, [r7, #12]
 8009540:	2b00      	cmp	r3, #0
 8009542:	d002      	beq.n	800954a <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8009544:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8009548:	e02e      	b.n	80095a8 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	681b      	ldr	r3, [r3, #0]
 800954e:	2100      	movs	r1, #0
 8009550:	4618      	mov	r0, r3
 8009552:	f001 fa76 	bl	800aa42 <SDIO_GetResponse>
 8009556:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8009558:	697b      	ldr	r3, [r7, #20]
 800955a:	0fdb      	lsrs	r3, r3, #31
 800955c:	2b01      	cmp	r3, #1
 800955e:	d101      	bne.n	8009564 <SD_PowerON+0xcc>
 8009560:	2301      	movs	r3, #1
 8009562:	e000      	b.n	8009566 <SD_PowerON+0xce>
 8009564:	2300      	movs	r3, #0
 8009566:	613b      	str	r3, [r7, #16]

    count++;
 8009568:	68bb      	ldr	r3, [r7, #8]
 800956a:	3301      	adds	r3, #1
 800956c:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800956e:	68bb      	ldr	r3, [r7, #8]
 8009570:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8009574:	4293      	cmp	r3, r2
 8009576:	d802      	bhi.n	800957e <SD_PowerON+0xe6>
 8009578:	693b      	ldr	r3, [r7, #16]
 800957a:	2b00      	cmp	r3, #0
 800957c:	d0cc      	beq.n	8009518 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800957e:	68bb      	ldr	r3, [r7, #8]
 8009580:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8009584:	4293      	cmp	r3, r2
 8009586:	d902      	bls.n	800958e <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8009588:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800958c:	e00c      	b.n	80095a8 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800958e:	697b      	ldr	r3, [r7, #20]
 8009590:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8009594:	2b00      	cmp	r3, #0
 8009596:	d003      	beq.n	80095a0 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	2201      	movs	r2, #1
 800959c:	645a      	str	r2, [r3, #68]	; 0x44
 800959e:	e002      	b.n	80095a6 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	2200      	movs	r2, #0
 80095a4:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 80095a6:	2300      	movs	r3, #0
}
 80095a8:	4618      	mov	r0, r3
 80095aa:	3718      	adds	r7, #24
 80095ac:	46bd      	mov	sp, r7
 80095ae:	bd80      	pop	{r7, pc}
 80095b0:	c1100000 	.word	0xc1100000

080095b4 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 80095b4:	b580      	push	{r7, lr}
 80095b6:	b084      	sub	sp, #16
 80095b8:	af00      	add	r7, sp, #0
 80095ba:	6078      	str	r0, [r7, #4]
 80095bc:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 80095be:	683b      	ldr	r3, [r7, #0]
 80095c0:	2b00      	cmp	r3, #0
 80095c2:	d102      	bne.n	80095ca <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 80095c4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80095c8:	e018      	b.n	80095fc <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	681a      	ldr	r2, [r3, #0]
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80095d2:	041b      	lsls	r3, r3, #16
 80095d4:	4619      	mov	r1, r3
 80095d6:	4610      	mov	r0, r2
 80095d8:	f001 fc82 	bl	800aee0 <SDMMC_CmdSendStatus>
 80095dc:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80095de:	68fb      	ldr	r3, [r7, #12]
 80095e0:	2b00      	cmp	r3, #0
 80095e2:	d001      	beq.n	80095e8 <SD_SendStatus+0x34>
  {
    return errorstate;
 80095e4:	68fb      	ldr	r3, [r7, #12]
 80095e6:	e009      	b.n	80095fc <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	2100      	movs	r1, #0
 80095ee:	4618      	mov	r0, r3
 80095f0:	f001 fa27 	bl	800aa42 <SDIO_GetResponse>
 80095f4:	4602      	mov	r2, r0
 80095f6:	683b      	ldr	r3, [r7, #0]
 80095f8:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 80095fa:	2300      	movs	r3, #0
}
 80095fc:	4618      	mov	r0, r3
 80095fe:	3710      	adds	r7, #16
 8009600:	46bd      	mov	sp, r7
 8009602:	bd80      	pop	{r7, pc}

08009604 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8009604:	b580      	push	{r7, lr}
 8009606:	b086      	sub	sp, #24
 8009608:	af00      	add	r7, sp, #0
 800960a:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800960c:	2300      	movs	r3, #0
 800960e:	60fb      	str	r3, [r7, #12]
 8009610:	2300      	movs	r3, #0
 8009612:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	681b      	ldr	r3, [r3, #0]
 8009618:	2100      	movs	r1, #0
 800961a:	4618      	mov	r0, r3
 800961c:	f001 fa11 	bl	800aa42 <SDIO_GetResponse>
 8009620:	4603      	mov	r3, r0
 8009622:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009626:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800962a:	d102      	bne.n	8009632 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800962c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8009630:	e02f      	b.n	8009692 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8009632:	f107 030c 	add.w	r3, r7, #12
 8009636:	4619      	mov	r1, r3
 8009638:	6878      	ldr	r0, [r7, #4]
 800963a:	f000 f879 	bl	8009730 <SD_FindSCR>
 800963e:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8009640:	697b      	ldr	r3, [r7, #20]
 8009642:	2b00      	cmp	r3, #0
 8009644:	d001      	beq.n	800964a <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 8009646:	697b      	ldr	r3, [r7, #20]
 8009648:	e023      	b.n	8009692 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800964a:	693b      	ldr	r3, [r7, #16]
 800964c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009650:	2b00      	cmp	r3, #0
 8009652:	d01c      	beq.n	800968e <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	681a      	ldr	r2, [r3, #0]
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800965c:	041b      	lsls	r3, r3, #16
 800965e:	4619      	mov	r1, r3
 8009660:	4610      	mov	r0, r2
 8009662:	f001 fb57 	bl	800ad14 <SDMMC_CmdAppCommand>
 8009666:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009668:	697b      	ldr	r3, [r7, #20]
 800966a:	2b00      	cmp	r3, #0
 800966c:	d001      	beq.n	8009672 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800966e:	697b      	ldr	r3, [r7, #20]
 8009670:	e00f      	b.n	8009692 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	681b      	ldr	r3, [r3, #0]
 8009676:	2102      	movs	r1, #2
 8009678:	4618      	mov	r0, r3
 800967a:	f001 fb90 	bl	800ad9e <SDMMC_CmdBusWidth>
 800967e:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009680:	697b      	ldr	r3, [r7, #20]
 8009682:	2b00      	cmp	r3, #0
 8009684:	d001      	beq.n	800968a <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 8009686:	697b      	ldr	r3, [r7, #20]
 8009688:	e003      	b.n	8009692 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800968a:	2300      	movs	r3, #0
 800968c:	e001      	b.n	8009692 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800968e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8009692:	4618      	mov	r0, r3
 8009694:	3718      	adds	r7, #24
 8009696:	46bd      	mov	sp, r7
 8009698:	bd80      	pop	{r7, pc}

0800969a <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800969a:	b580      	push	{r7, lr}
 800969c:	b086      	sub	sp, #24
 800969e:	af00      	add	r7, sp, #0
 80096a0:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 80096a2:	2300      	movs	r3, #0
 80096a4:	60fb      	str	r3, [r7, #12]
 80096a6:	2300      	movs	r3, #0
 80096a8:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	2100      	movs	r1, #0
 80096b0:	4618      	mov	r0, r3
 80096b2:	f001 f9c6 	bl	800aa42 <SDIO_GetResponse>
 80096b6:	4603      	mov	r3, r0
 80096b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80096bc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80096c0:	d102      	bne.n	80096c8 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 80096c2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80096c6:	e02f      	b.n	8009728 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 80096c8:	f107 030c 	add.w	r3, r7, #12
 80096cc:	4619      	mov	r1, r3
 80096ce:	6878      	ldr	r0, [r7, #4]
 80096d0:	f000 f82e 	bl	8009730 <SD_FindSCR>
 80096d4:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80096d6:	697b      	ldr	r3, [r7, #20]
 80096d8:	2b00      	cmp	r3, #0
 80096da:	d001      	beq.n	80096e0 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 80096dc:	697b      	ldr	r3, [r7, #20]
 80096de:	e023      	b.n	8009728 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 80096e0:	693b      	ldr	r3, [r7, #16]
 80096e2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	d01c      	beq.n	8009724 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	681a      	ldr	r2, [r3, #0]
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80096f2:	041b      	lsls	r3, r3, #16
 80096f4:	4619      	mov	r1, r3
 80096f6:	4610      	mov	r0, r2
 80096f8:	f001 fb0c 	bl	800ad14 <SDMMC_CmdAppCommand>
 80096fc:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80096fe:	697b      	ldr	r3, [r7, #20]
 8009700:	2b00      	cmp	r3, #0
 8009702:	d001      	beq.n	8009708 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 8009704:	697b      	ldr	r3, [r7, #20]
 8009706:	e00f      	b.n	8009728 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	681b      	ldr	r3, [r3, #0]
 800970c:	2100      	movs	r1, #0
 800970e:	4618      	mov	r0, r3
 8009710:	f001 fb45 	bl	800ad9e <SDMMC_CmdBusWidth>
 8009714:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009716:	697b      	ldr	r3, [r7, #20]
 8009718:	2b00      	cmp	r3, #0
 800971a:	d001      	beq.n	8009720 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800971c:	697b      	ldr	r3, [r7, #20]
 800971e:	e003      	b.n	8009728 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8009720:	2300      	movs	r3, #0
 8009722:	e001      	b.n	8009728 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8009724:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8009728:	4618      	mov	r0, r3
 800972a:	3718      	adds	r7, #24
 800972c:	46bd      	mov	sp, r7
 800972e:	bd80      	pop	{r7, pc}

08009730 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8009730:	b590      	push	{r4, r7, lr}
 8009732:	b08f      	sub	sp, #60	; 0x3c
 8009734:	af00      	add	r7, sp, #0
 8009736:	6078      	str	r0, [r7, #4]
 8009738:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800973a:	f7f9 f89b 	bl	8002874 <HAL_GetTick>
 800973e:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 8009740:	2300      	movs	r3, #0
 8009742:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 8009744:	2300      	movs	r3, #0
 8009746:	60bb      	str	r3, [r7, #8]
 8009748:	2300      	movs	r3, #0
 800974a:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800974c:	683b      	ldr	r3, [r7, #0]
 800974e:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	681b      	ldr	r3, [r3, #0]
 8009754:	2108      	movs	r1, #8
 8009756:	4618      	mov	r0, r3
 8009758:	f001 f9b0 	bl	800aabc <SDMMC_CmdBlockLength>
 800975c:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800975e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009760:	2b00      	cmp	r3, #0
 8009762:	d001      	beq.n	8009768 <SD_FindSCR+0x38>
  {
    return errorstate;
 8009764:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009766:	e0a9      	b.n	80098bc <SD_FindSCR+0x18c>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	681a      	ldr	r2, [r3, #0]
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009770:	041b      	lsls	r3, r3, #16
 8009772:	4619      	mov	r1, r3
 8009774:	4610      	mov	r0, r2
 8009776:	f001 facd 	bl	800ad14 <SDMMC_CmdAppCommand>
 800977a:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800977c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800977e:	2b00      	cmp	r3, #0
 8009780:	d001      	beq.n	8009786 <SD_FindSCR+0x56>
  {
    return errorstate;
 8009782:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009784:	e09a      	b.n	80098bc <SD_FindSCR+0x18c>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8009786:	f04f 33ff 	mov.w	r3, #4294967295
 800978a:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800978c:	2308      	movs	r3, #8
 800978e:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 8009790:	2330      	movs	r3, #48	; 0x30
 8009792:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8009794:	2302      	movs	r3, #2
 8009796:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8009798:	2300      	movs	r3, #0
 800979a:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 800979c:	2301      	movs	r3, #1
 800979e:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	f107 0210 	add.w	r2, r7, #16
 80097a8:	4611      	mov	r1, r2
 80097aa:	4618      	mov	r0, r3
 80097ac:	f001 f95b 	bl	800aa66 <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	681b      	ldr	r3, [r3, #0]
 80097b4:	4618      	mov	r0, r3
 80097b6:	f001 fb14 	bl	800ade2 <SDMMC_CmdSendSCR>
 80097ba:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 80097bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80097be:	2b00      	cmp	r3, #0
 80097c0:	d022      	beq.n	8009808 <SD_FindSCR+0xd8>
  {
    return errorstate;
 80097c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80097c4:	e07a      	b.n	80098bc <SD_FindSCR+0x18c>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80097cc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80097d0:	2b00      	cmp	r3, #0
 80097d2:	d00e      	beq.n	80097f2 <SD_FindSCR+0xc2>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	6819      	ldr	r1, [r3, #0]
 80097d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80097da:	009b      	lsls	r3, r3, #2
 80097dc:	f107 0208 	add.w	r2, r7, #8
 80097e0:	18d4      	adds	r4, r2, r3
 80097e2:	4608      	mov	r0, r1
 80097e4:	f001 f8c0 	bl	800a968 <SDIO_ReadFIFO>
 80097e8:	4603      	mov	r3, r0
 80097ea:	6023      	str	r3, [r4, #0]
      index++;
 80097ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80097ee:	3301      	adds	r3, #1
 80097f0:	637b      	str	r3, [r7, #52]	; 0x34
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 80097f2:	f7f9 f83f 	bl	8002874 <HAL_GetTick>
 80097f6:	4602      	mov	r2, r0
 80097f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80097fa:	1ad3      	subs	r3, r2, r3
 80097fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009800:	d102      	bne.n	8009808 <SD_FindSCR+0xd8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8009802:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009806:	e059      	b.n	80098bc <SD_FindSCR+0x18c>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	681b      	ldr	r3, [r3, #0]
 800980c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800980e:	f240 432a 	movw	r3, #1066	; 0x42a
 8009812:	4013      	ands	r3, r2
 8009814:	2b00      	cmp	r3, #0
 8009816:	d0d6      	beq.n	80097c6 <SD_FindSCR+0x96>
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	681b      	ldr	r3, [r3, #0]
 800981c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800981e:	f003 0308 	and.w	r3, r3, #8
 8009822:	2b00      	cmp	r3, #0
 8009824:	d005      	beq.n	8009832 <SD_FindSCR+0x102>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	2208      	movs	r2, #8
 800982c:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800982e:	2308      	movs	r3, #8
 8009830:	e044      	b.n	80098bc <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	681b      	ldr	r3, [r3, #0]
 8009836:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009838:	f003 0302 	and.w	r3, r3, #2
 800983c:	2b00      	cmp	r3, #0
 800983e:	d005      	beq.n	800984c <SD_FindSCR+0x11c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	2202      	movs	r2, #2
 8009846:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8009848:	2302      	movs	r3, #2
 800984a:	e037      	b.n	80098bc <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	681b      	ldr	r3, [r3, #0]
 8009850:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009852:	f003 0320 	and.w	r3, r3, #32
 8009856:	2b00      	cmp	r3, #0
 8009858:	d005      	beq.n	8009866 <SD_FindSCR+0x136>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	681b      	ldr	r3, [r3, #0]
 800985e:	2220      	movs	r2, #32
 8009860:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 8009862:	2320      	movs	r3, #32
 8009864:	e02a      	b.n	80098bc <SD_FindSCR+0x18c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	681b      	ldr	r3, [r3, #0]
 800986a:	f240 523a 	movw	r2, #1338	; 0x53a
 800986e:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8009870:	68fb      	ldr	r3, [r7, #12]
 8009872:	061a      	lsls	r2, r3, #24
 8009874:	68fb      	ldr	r3, [r7, #12]
 8009876:	021b      	lsls	r3, r3, #8
 8009878:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800987c:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800987e:	68fb      	ldr	r3, [r7, #12]
 8009880:	0a1b      	lsrs	r3, r3, #8
 8009882:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8009886:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8009888:	68fb      	ldr	r3, [r7, #12]
 800988a:	0e1b      	lsrs	r3, r3, #24
 800988c:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800988e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009890:	601a      	str	r2, [r3, #0]
    scr++;
 8009892:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009894:	3304      	adds	r3, #4
 8009896:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8009898:	68bb      	ldr	r3, [r7, #8]
 800989a:	061a      	lsls	r2, r3, #24
 800989c:	68bb      	ldr	r3, [r7, #8]
 800989e:	021b      	lsls	r3, r3, #8
 80098a0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80098a4:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 80098a6:	68bb      	ldr	r3, [r7, #8]
 80098a8:	0a1b      	lsrs	r3, r3, #8
 80098aa:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 80098ae:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 80098b0:	68bb      	ldr	r3, [r7, #8]
 80098b2:	0e1b      	lsrs	r3, r3, #24
 80098b4:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 80098b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80098b8:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 80098ba:	2300      	movs	r3, #0
}
 80098bc:	4618      	mov	r0, r3
 80098be:	373c      	adds	r7, #60	; 0x3c
 80098c0:	46bd      	mov	sp, r7
 80098c2:	bd90      	pop	{r4, r7, pc}

080098c4 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 80098c4:	b580      	push	{r7, lr}
 80098c6:	b086      	sub	sp, #24
 80098c8:	af00      	add	r7, sp, #0
 80098ca:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80098d0:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80098d6:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 80098d8:	693b      	ldr	r3, [r7, #16]
 80098da:	2b00      	cmp	r3, #0
 80098dc:	d03f      	beq.n	800995e <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 80098de:	2300      	movs	r3, #0
 80098e0:	617b      	str	r3, [r7, #20]
 80098e2:	e033      	b.n	800994c <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	4618      	mov	r0, r3
 80098ea:	f001 f83d 	bl	800a968 <SDIO_ReadFIFO>
 80098ee:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 80098f0:	68bb      	ldr	r3, [r7, #8]
 80098f2:	b2da      	uxtb	r2, r3
 80098f4:	68fb      	ldr	r3, [r7, #12]
 80098f6:	701a      	strb	r2, [r3, #0]
      tmp++;
 80098f8:	68fb      	ldr	r3, [r7, #12]
 80098fa:	3301      	adds	r3, #1
 80098fc:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80098fe:	693b      	ldr	r3, [r7, #16]
 8009900:	3b01      	subs	r3, #1
 8009902:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 8009904:	68bb      	ldr	r3, [r7, #8]
 8009906:	0a1b      	lsrs	r3, r3, #8
 8009908:	b2da      	uxtb	r2, r3
 800990a:	68fb      	ldr	r3, [r7, #12]
 800990c:	701a      	strb	r2, [r3, #0]
      tmp++;
 800990e:	68fb      	ldr	r3, [r7, #12]
 8009910:	3301      	adds	r3, #1
 8009912:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8009914:	693b      	ldr	r3, [r7, #16]
 8009916:	3b01      	subs	r3, #1
 8009918:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 800991a:	68bb      	ldr	r3, [r7, #8]
 800991c:	0c1b      	lsrs	r3, r3, #16
 800991e:	b2da      	uxtb	r2, r3
 8009920:	68fb      	ldr	r3, [r7, #12]
 8009922:	701a      	strb	r2, [r3, #0]
      tmp++;
 8009924:	68fb      	ldr	r3, [r7, #12]
 8009926:	3301      	adds	r3, #1
 8009928:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800992a:	693b      	ldr	r3, [r7, #16]
 800992c:	3b01      	subs	r3, #1
 800992e:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 8009930:	68bb      	ldr	r3, [r7, #8]
 8009932:	0e1b      	lsrs	r3, r3, #24
 8009934:	b2da      	uxtb	r2, r3
 8009936:	68fb      	ldr	r3, [r7, #12]
 8009938:	701a      	strb	r2, [r3, #0]
      tmp++;
 800993a:	68fb      	ldr	r3, [r7, #12]
 800993c:	3301      	adds	r3, #1
 800993e:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8009940:	693b      	ldr	r3, [r7, #16]
 8009942:	3b01      	subs	r3, #1
 8009944:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 8009946:	697b      	ldr	r3, [r7, #20]
 8009948:	3301      	adds	r3, #1
 800994a:	617b      	str	r3, [r7, #20]
 800994c:	697b      	ldr	r3, [r7, #20]
 800994e:	2b07      	cmp	r3, #7
 8009950:	d9c8      	bls.n	80098e4 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	68fa      	ldr	r2, [r7, #12]
 8009956:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	693a      	ldr	r2, [r7, #16]
 800995c:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 800995e:	bf00      	nop
 8009960:	3718      	adds	r7, #24
 8009962:	46bd      	mov	sp, r7
 8009964:	bd80      	pop	{r7, pc}

08009966 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 8009966:	b580      	push	{r7, lr}
 8009968:	b086      	sub	sp, #24
 800996a:	af00      	add	r7, sp, #0
 800996c:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	6a1b      	ldr	r3, [r3, #32]
 8009972:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009978:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800997a:	693b      	ldr	r3, [r7, #16]
 800997c:	2b00      	cmp	r3, #0
 800997e:	d043      	beq.n	8009a08 <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 8009980:	2300      	movs	r3, #0
 8009982:	617b      	str	r3, [r7, #20]
 8009984:	e037      	b.n	80099f6 <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 8009986:	68fb      	ldr	r3, [r7, #12]
 8009988:	781b      	ldrb	r3, [r3, #0]
 800998a:	60bb      	str	r3, [r7, #8]
      tmp++;
 800998c:	68fb      	ldr	r3, [r7, #12]
 800998e:	3301      	adds	r3, #1
 8009990:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8009992:	693b      	ldr	r3, [r7, #16]
 8009994:	3b01      	subs	r3, #1
 8009996:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 8009998:	68fb      	ldr	r3, [r7, #12]
 800999a:	781b      	ldrb	r3, [r3, #0]
 800999c:	021a      	lsls	r2, r3, #8
 800999e:	68bb      	ldr	r3, [r7, #8]
 80099a0:	4313      	orrs	r3, r2
 80099a2:	60bb      	str	r3, [r7, #8]
      tmp++;
 80099a4:	68fb      	ldr	r3, [r7, #12]
 80099a6:	3301      	adds	r3, #1
 80099a8:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80099aa:	693b      	ldr	r3, [r7, #16]
 80099ac:	3b01      	subs	r3, #1
 80099ae:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 80099b0:	68fb      	ldr	r3, [r7, #12]
 80099b2:	781b      	ldrb	r3, [r3, #0]
 80099b4:	041a      	lsls	r2, r3, #16
 80099b6:	68bb      	ldr	r3, [r7, #8]
 80099b8:	4313      	orrs	r3, r2
 80099ba:	60bb      	str	r3, [r7, #8]
      tmp++;
 80099bc:	68fb      	ldr	r3, [r7, #12]
 80099be:	3301      	adds	r3, #1
 80099c0:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80099c2:	693b      	ldr	r3, [r7, #16]
 80099c4:	3b01      	subs	r3, #1
 80099c6:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 80099c8:	68fb      	ldr	r3, [r7, #12]
 80099ca:	781b      	ldrb	r3, [r3, #0]
 80099cc:	061a      	lsls	r2, r3, #24
 80099ce:	68bb      	ldr	r3, [r7, #8]
 80099d0:	4313      	orrs	r3, r2
 80099d2:	60bb      	str	r3, [r7, #8]
      tmp++;
 80099d4:	68fb      	ldr	r3, [r7, #12]
 80099d6:	3301      	adds	r3, #1
 80099d8:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80099da:	693b      	ldr	r3, [r7, #16]
 80099dc:	3b01      	subs	r3, #1
 80099de:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	681b      	ldr	r3, [r3, #0]
 80099e4:	f107 0208 	add.w	r2, r7, #8
 80099e8:	4611      	mov	r1, r2
 80099ea:	4618      	mov	r0, r3
 80099ec:	f000 ffc8 	bl	800a980 <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 80099f0:	697b      	ldr	r3, [r7, #20]
 80099f2:	3301      	adds	r3, #1
 80099f4:	617b      	str	r3, [r7, #20]
 80099f6:	697b      	ldr	r3, [r7, #20]
 80099f8:	2b07      	cmp	r3, #7
 80099fa:	d9c4      	bls.n	8009986 <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	68fa      	ldr	r2, [r7, #12]
 8009a00:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	693a      	ldr	r2, [r7, #16]
 8009a06:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 8009a08:	bf00      	nop
 8009a0a:	3718      	adds	r7, #24
 8009a0c:	46bd      	mov	sp, r7
 8009a0e:	bd80      	pop	{r7, pc}

08009a10 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009a10:	b580      	push	{r7, lr}
 8009a12:	b082      	sub	sp, #8
 8009a14:	af00      	add	r7, sp, #0
 8009a16:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	2b00      	cmp	r3, #0
 8009a1c:	d101      	bne.n	8009a22 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8009a1e:	2301      	movs	r3, #1
 8009a20:	e07b      	b.n	8009b1a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a26:	2b00      	cmp	r3, #0
 8009a28:	d108      	bne.n	8009a3c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	685b      	ldr	r3, [r3, #4]
 8009a2e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009a32:	d009      	beq.n	8009a48 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	2200      	movs	r2, #0
 8009a38:	61da      	str	r2, [r3, #28]
 8009a3a:	e005      	b.n	8009a48 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	2200      	movs	r2, #0
 8009a40:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	2200      	movs	r2, #0
 8009a46:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	2200      	movs	r2, #0
 8009a4c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009a54:	b2db      	uxtb	r3, r3
 8009a56:	2b00      	cmp	r3, #0
 8009a58:	d106      	bne.n	8009a68 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	2200      	movs	r2, #0
 8009a5e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009a62:	6878      	ldr	r0, [r7, #4]
 8009a64:	f7f8 fa78 	bl	8001f58 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	2202      	movs	r2, #2
 8009a6c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	681b      	ldr	r3, [r3, #0]
 8009a74:	681a      	ldr	r2, [r3, #0]
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	681b      	ldr	r3, [r3, #0]
 8009a7a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009a7e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	685b      	ldr	r3, [r3, #4]
 8009a84:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	689b      	ldr	r3, [r3, #8]
 8009a8c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8009a90:	431a      	orrs	r2, r3
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	68db      	ldr	r3, [r3, #12]
 8009a96:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009a9a:	431a      	orrs	r2, r3
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	691b      	ldr	r3, [r3, #16]
 8009aa0:	f003 0302 	and.w	r3, r3, #2
 8009aa4:	431a      	orrs	r2, r3
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	695b      	ldr	r3, [r3, #20]
 8009aaa:	f003 0301 	and.w	r3, r3, #1
 8009aae:	431a      	orrs	r2, r3
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	699b      	ldr	r3, [r3, #24]
 8009ab4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009ab8:	431a      	orrs	r2, r3
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	69db      	ldr	r3, [r3, #28]
 8009abe:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009ac2:	431a      	orrs	r2, r3
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	6a1b      	ldr	r3, [r3, #32]
 8009ac8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009acc:	ea42 0103 	orr.w	r1, r2, r3
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009ad4:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	681b      	ldr	r3, [r3, #0]
 8009adc:	430a      	orrs	r2, r1
 8009ade:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	699b      	ldr	r3, [r3, #24]
 8009ae4:	0c1b      	lsrs	r3, r3, #16
 8009ae6:	f003 0104 	and.w	r1, r3, #4
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009aee:	f003 0210 	and.w	r2, r3, #16
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	430a      	orrs	r2, r1
 8009af8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	681b      	ldr	r3, [r3, #0]
 8009afe:	69da      	ldr	r2, [r3, #28]
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	681b      	ldr	r3, [r3, #0]
 8009b04:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8009b08:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	2200      	movs	r2, #0
 8009b0e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	2201      	movs	r2, #1
 8009b14:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8009b18:	2300      	movs	r3, #0
}
 8009b1a:	4618      	mov	r0, r3
 8009b1c:	3708      	adds	r7, #8
 8009b1e:	46bd      	mov	sp, r7
 8009b20:	bd80      	pop	{r7, pc}
	...

08009b24 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8009b24:	b580      	push	{r7, lr}
 8009b26:	b088      	sub	sp, #32
 8009b28:	af00      	add	r7, sp, #0
 8009b2a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	681b      	ldr	r3, [r3, #0]
 8009b30:	685b      	ldr	r3, [r3, #4]
 8009b32:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	681b      	ldr	r3, [r3, #0]
 8009b38:	689b      	ldr	r3, [r3, #8]
 8009b3a:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8009b3c:	69bb      	ldr	r3, [r7, #24]
 8009b3e:	099b      	lsrs	r3, r3, #6
 8009b40:	f003 0301 	and.w	r3, r3, #1
 8009b44:	2b00      	cmp	r3, #0
 8009b46:	d10f      	bne.n	8009b68 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8009b48:	69bb      	ldr	r3, [r7, #24]
 8009b4a:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	d00a      	beq.n	8009b68 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8009b52:	69fb      	ldr	r3, [r7, #28]
 8009b54:	099b      	lsrs	r3, r3, #6
 8009b56:	f003 0301 	and.w	r3, r3, #1
 8009b5a:	2b00      	cmp	r3, #0
 8009b5c:	d004      	beq.n	8009b68 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b62:	6878      	ldr	r0, [r7, #4]
 8009b64:	4798      	blx	r3
    return;
 8009b66:	e0d8      	b.n	8009d1a <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8009b68:	69bb      	ldr	r3, [r7, #24]
 8009b6a:	085b      	lsrs	r3, r3, #1
 8009b6c:	f003 0301 	and.w	r3, r3, #1
 8009b70:	2b00      	cmp	r3, #0
 8009b72:	d00a      	beq.n	8009b8a <HAL_SPI_IRQHandler+0x66>
 8009b74:	69fb      	ldr	r3, [r7, #28]
 8009b76:	09db      	lsrs	r3, r3, #7
 8009b78:	f003 0301 	and.w	r3, r3, #1
 8009b7c:	2b00      	cmp	r3, #0
 8009b7e:	d004      	beq.n	8009b8a <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009b84:	6878      	ldr	r0, [r7, #4]
 8009b86:	4798      	blx	r3
    return;
 8009b88:	e0c7      	b.n	8009d1a <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8009b8a:	69bb      	ldr	r3, [r7, #24]
 8009b8c:	095b      	lsrs	r3, r3, #5
 8009b8e:	f003 0301 	and.w	r3, r3, #1
 8009b92:	2b00      	cmp	r3, #0
 8009b94:	d10c      	bne.n	8009bb0 <HAL_SPI_IRQHandler+0x8c>
 8009b96:	69bb      	ldr	r3, [r7, #24]
 8009b98:	099b      	lsrs	r3, r3, #6
 8009b9a:	f003 0301 	and.w	r3, r3, #1
 8009b9e:	2b00      	cmp	r3, #0
 8009ba0:	d106      	bne.n	8009bb0 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8009ba2:	69bb      	ldr	r3, [r7, #24]
 8009ba4:	0a1b      	lsrs	r3, r3, #8
 8009ba6:	f003 0301 	and.w	r3, r3, #1
 8009baa:	2b00      	cmp	r3, #0
 8009bac:	f000 80b5 	beq.w	8009d1a <HAL_SPI_IRQHandler+0x1f6>
 8009bb0:	69fb      	ldr	r3, [r7, #28]
 8009bb2:	095b      	lsrs	r3, r3, #5
 8009bb4:	f003 0301 	and.w	r3, r3, #1
 8009bb8:	2b00      	cmp	r3, #0
 8009bba:	f000 80ae 	beq.w	8009d1a <HAL_SPI_IRQHandler+0x1f6>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8009bbe:	69bb      	ldr	r3, [r7, #24]
 8009bc0:	099b      	lsrs	r3, r3, #6
 8009bc2:	f003 0301 	and.w	r3, r3, #1
 8009bc6:	2b00      	cmp	r3, #0
 8009bc8:	d023      	beq.n	8009c12 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009bd0:	b2db      	uxtb	r3, r3
 8009bd2:	2b03      	cmp	r3, #3
 8009bd4:	d011      	beq.n	8009bfa <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009bda:	f043 0204 	orr.w	r2, r3, #4
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009be2:	2300      	movs	r3, #0
 8009be4:	617b      	str	r3, [r7, #20]
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	681b      	ldr	r3, [r3, #0]
 8009bea:	68db      	ldr	r3, [r3, #12]
 8009bec:	617b      	str	r3, [r7, #20]
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	681b      	ldr	r3, [r3, #0]
 8009bf2:	689b      	ldr	r3, [r3, #8]
 8009bf4:	617b      	str	r3, [r7, #20]
 8009bf6:	697b      	ldr	r3, [r7, #20]
 8009bf8:	e00b      	b.n	8009c12 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009bfa:	2300      	movs	r3, #0
 8009bfc:	613b      	str	r3, [r7, #16]
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	681b      	ldr	r3, [r3, #0]
 8009c02:	68db      	ldr	r3, [r3, #12]
 8009c04:	613b      	str	r3, [r7, #16]
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	689b      	ldr	r3, [r3, #8]
 8009c0c:	613b      	str	r3, [r7, #16]
 8009c0e:	693b      	ldr	r3, [r7, #16]
        return;
 8009c10:	e083      	b.n	8009d1a <HAL_SPI_IRQHandler+0x1f6>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8009c12:	69bb      	ldr	r3, [r7, #24]
 8009c14:	095b      	lsrs	r3, r3, #5
 8009c16:	f003 0301 	and.w	r3, r3, #1
 8009c1a:	2b00      	cmp	r3, #0
 8009c1c:	d014      	beq.n	8009c48 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009c22:	f043 0201 	orr.w	r2, r3, #1
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8009c2a:	2300      	movs	r3, #0
 8009c2c:	60fb      	str	r3, [r7, #12]
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	681b      	ldr	r3, [r3, #0]
 8009c32:	689b      	ldr	r3, [r3, #8]
 8009c34:	60fb      	str	r3, [r7, #12]
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	681b      	ldr	r3, [r3, #0]
 8009c3a:	681a      	ldr	r2, [r3, #0]
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009c44:	601a      	str	r2, [r3, #0]
 8009c46:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8009c48:	69bb      	ldr	r3, [r7, #24]
 8009c4a:	0a1b      	lsrs	r3, r3, #8
 8009c4c:	f003 0301 	and.w	r3, r3, #1
 8009c50:	2b00      	cmp	r3, #0
 8009c52:	d00c      	beq.n	8009c6e <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009c58:	f043 0208 	orr.w	r2, r3, #8
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8009c60:	2300      	movs	r3, #0
 8009c62:	60bb      	str	r3, [r7, #8]
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	681b      	ldr	r3, [r3, #0]
 8009c68:	689b      	ldr	r3, [r3, #8]
 8009c6a:	60bb      	str	r3, [r7, #8]
 8009c6c:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009c72:	2b00      	cmp	r3, #0
 8009c74:	d050      	beq.n	8009d18 <HAL_SPI_IRQHandler+0x1f4>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	681b      	ldr	r3, [r3, #0]
 8009c7a:	685a      	ldr	r2, [r3, #4]
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	681b      	ldr	r3, [r3, #0]
 8009c80:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8009c84:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	2201      	movs	r2, #1
 8009c8a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8009c8e:	69fb      	ldr	r3, [r7, #28]
 8009c90:	f003 0302 	and.w	r3, r3, #2
 8009c94:	2b00      	cmp	r3, #0
 8009c96:	d104      	bne.n	8009ca2 <HAL_SPI_IRQHandler+0x17e>
 8009c98:	69fb      	ldr	r3, [r7, #28]
 8009c9a:	f003 0301 	and.w	r3, r3, #1
 8009c9e:	2b00      	cmp	r3, #0
 8009ca0:	d034      	beq.n	8009d0c <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	681b      	ldr	r3, [r3, #0]
 8009ca6:	685a      	ldr	r2, [r3, #4]
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	f022 0203 	bic.w	r2, r2, #3
 8009cb0:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009cb6:	2b00      	cmp	r3, #0
 8009cb8:	d011      	beq.n	8009cde <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009cbe:	4a18      	ldr	r2, [pc, #96]	; (8009d20 <HAL_SPI_IRQHandler+0x1fc>)
 8009cc0:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009cc6:	4618      	mov	r0, r3
 8009cc8:	f7fa fb86 	bl	80043d8 <HAL_DMA_Abort_IT>
 8009ccc:	4603      	mov	r3, r0
 8009cce:	2b00      	cmp	r3, #0
 8009cd0:	d005      	beq.n	8009cde <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009cd6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009ce2:	2b00      	cmp	r3, #0
 8009ce4:	d016      	beq.n	8009d14 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009cea:	4a0d      	ldr	r2, [pc, #52]	; (8009d20 <HAL_SPI_IRQHandler+0x1fc>)
 8009cec:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009cf2:	4618      	mov	r0, r3
 8009cf4:	f7fa fb70 	bl	80043d8 <HAL_DMA_Abort_IT>
 8009cf8:	4603      	mov	r3, r0
 8009cfa:	2b00      	cmp	r3, #0
 8009cfc:	d00a      	beq.n	8009d14 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009d02:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8009d0a:	e003      	b.n	8009d14 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8009d0c:	6878      	ldr	r0, [r7, #4]
 8009d0e:	f000 f809 	bl	8009d24 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8009d12:	e000      	b.n	8009d16 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8009d14:	bf00      	nop
    return;
 8009d16:	bf00      	nop
 8009d18:	bf00      	nop
  }
}
 8009d1a:	3720      	adds	r7, #32
 8009d1c:	46bd      	mov	sp, r7
 8009d1e:	bd80      	pop	{r7, pc}
 8009d20:	08009d37 	.word	0x08009d37

08009d24 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8009d24:	b480      	push	{r7}
 8009d26:	b083      	sub	sp, #12
 8009d28:	af00      	add	r7, sp, #0
 8009d2a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8009d2c:	bf00      	nop
 8009d2e:	370c      	adds	r7, #12
 8009d30:	46bd      	mov	sp, r7
 8009d32:	bc80      	pop	{r7}
 8009d34:	4770      	bx	lr

08009d36 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009d36:	b580      	push	{r7, lr}
 8009d38:	b084      	sub	sp, #16
 8009d3a:	af00      	add	r7, sp, #0
 8009d3c:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d42:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8009d44:	68fb      	ldr	r3, [r7, #12]
 8009d46:	2200      	movs	r2, #0
 8009d48:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8009d4a:	68fb      	ldr	r3, [r7, #12]
 8009d4c:	2200      	movs	r2, #0
 8009d4e:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8009d50:	68f8      	ldr	r0, [r7, #12]
 8009d52:	f7ff ffe7 	bl	8009d24 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8009d56:	bf00      	nop
 8009d58:	3710      	adds	r7, #16
 8009d5a:	46bd      	mov	sp, r7
 8009d5c:	bd80      	pop	{r7, pc}

08009d5e <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8009d5e:	b580      	push	{r7, lr}
 8009d60:	b086      	sub	sp, #24
 8009d62:	af00      	add	r7, sp, #0
 8009d64:	6078      	str	r0, [r7, #4]
 8009d66:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	2b00      	cmp	r3, #0
 8009d6c:	d101      	bne.n	8009d72 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8009d6e:	2301      	movs	r3, #1
 8009d70:	e097      	b.n	8009ea2 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009d78:	b2db      	uxtb	r3, r3
 8009d7a:	2b00      	cmp	r3, #0
 8009d7c:	d106      	bne.n	8009d8c <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	2200      	movs	r2, #0
 8009d82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8009d86:	6878      	ldr	r0, [r7, #4]
 8009d88:	f7f8 f9ba 	bl	8002100 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	2202      	movs	r2, #2
 8009d90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	681b      	ldr	r3, [r3, #0]
 8009d98:	689b      	ldr	r3, [r3, #8]
 8009d9a:	687a      	ldr	r2, [r7, #4]
 8009d9c:	6812      	ldr	r2, [r2, #0]
 8009d9e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009da2:	f023 0307 	bic.w	r3, r3, #7
 8009da6:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	681a      	ldr	r2, [r3, #0]
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	3304      	adds	r3, #4
 8009db0:	4619      	mov	r1, r3
 8009db2:	4610      	mov	r0, r2
 8009db4:	f000 f906 	bl	8009fc4 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	681b      	ldr	r3, [r3, #0]
 8009dbc:	689b      	ldr	r3, [r3, #8]
 8009dbe:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	681b      	ldr	r3, [r3, #0]
 8009dc4:	699b      	ldr	r3, [r3, #24]
 8009dc6:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	6a1b      	ldr	r3, [r3, #32]
 8009dce:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8009dd0:	683b      	ldr	r3, [r7, #0]
 8009dd2:	681b      	ldr	r3, [r3, #0]
 8009dd4:	697a      	ldr	r2, [r7, #20]
 8009dd6:	4313      	orrs	r3, r2
 8009dd8:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8009dda:	693b      	ldr	r3, [r7, #16]
 8009ddc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009de0:	f023 0303 	bic.w	r3, r3, #3
 8009de4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8009de6:	683b      	ldr	r3, [r7, #0]
 8009de8:	689a      	ldr	r2, [r3, #8]
 8009dea:	683b      	ldr	r3, [r7, #0]
 8009dec:	699b      	ldr	r3, [r3, #24]
 8009dee:	021b      	lsls	r3, r3, #8
 8009df0:	4313      	orrs	r3, r2
 8009df2:	693a      	ldr	r2, [r7, #16]
 8009df4:	4313      	orrs	r3, r2
 8009df6:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8009df8:	693b      	ldr	r3, [r7, #16]
 8009dfa:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8009dfe:	f023 030c 	bic.w	r3, r3, #12
 8009e02:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8009e04:	693b      	ldr	r3, [r7, #16]
 8009e06:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009e0a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009e0e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8009e10:	683b      	ldr	r3, [r7, #0]
 8009e12:	68da      	ldr	r2, [r3, #12]
 8009e14:	683b      	ldr	r3, [r7, #0]
 8009e16:	69db      	ldr	r3, [r3, #28]
 8009e18:	021b      	lsls	r3, r3, #8
 8009e1a:	4313      	orrs	r3, r2
 8009e1c:	693a      	ldr	r2, [r7, #16]
 8009e1e:	4313      	orrs	r3, r2
 8009e20:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8009e22:	683b      	ldr	r3, [r7, #0]
 8009e24:	691b      	ldr	r3, [r3, #16]
 8009e26:	011a      	lsls	r2, r3, #4
 8009e28:	683b      	ldr	r3, [r7, #0]
 8009e2a:	6a1b      	ldr	r3, [r3, #32]
 8009e2c:	031b      	lsls	r3, r3, #12
 8009e2e:	4313      	orrs	r3, r2
 8009e30:	693a      	ldr	r2, [r7, #16]
 8009e32:	4313      	orrs	r3, r2
 8009e34:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8009e36:	68fb      	ldr	r3, [r7, #12]
 8009e38:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8009e3c:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8009e3e:	68fb      	ldr	r3, [r7, #12]
 8009e40:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8009e44:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8009e46:	683b      	ldr	r3, [r7, #0]
 8009e48:	685a      	ldr	r2, [r3, #4]
 8009e4a:	683b      	ldr	r3, [r7, #0]
 8009e4c:	695b      	ldr	r3, [r3, #20]
 8009e4e:	011b      	lsls	r3, r3, #4
 8009e50:	4313      	orrs	r3, r2
 8009e52:	68fa      	ldr	r2, [r7, #12]
 8009e54:	4313      	orrs	r3, r2
 8009e56:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	681b      	ldr	r3, [r3, #0]
 8009e5c:	697a      	ldr	r2, [r7, #20]
 8009e5e:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	681b      	ldr	r3, [r3, #0]
 8009e64:	693a      	ldr	r2, [r7, #16]
 8009e66:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	681b      	ldr	r3, [r3, #0]
 8009e6c:	68fa      	ldr	r2, [r7, #12]
 8009e6e:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	2201      	movs	r2, #1
 8009e74:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	2201      	movs	r2, #1
 8009e7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	2201      	movs	r2, #1
 8009e84:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	2201      	movs	r2, #1
 8009e8c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	2201      	movs	r2, #1
 8009e94:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	2201      	movs	r2, #1
 8009e9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009ea0:	2300      	movs	r3, #0
}
 8009ea2:	4618      	mov	r0, r3
 8009ea4:	3718      	adds	r7, #24
 8009ea6:	46bd      	mov	sp, r7
 8009ea8:	bd80      	pop	{r7, pc}

08009eaa <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009eaa:	b580      	push	{r7, lr}
 8009eac:	b084      	sub	sp, #16
 8009eae:	af00      	add	r7, sp, #0
 8009eb0:	6078      	str	r0, [r7, #4]
 8009eb2:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009eba:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8009ec2:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8009eca:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8009ed2:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8009ed4:	683b      	ldr	r3, [r7, #0]
 8009ed6:	2b00      	cmp	r3, #0
 8009ed8:	d110      	bne.n	8009efc <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8009eda:	7bfb      	ldrb	r3, [r7, #15]
 8009edc:	2b01      	cmp	r3, #1
 8009ede:	d102      	bne.n	8009ee6 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8009ee0:	7b7b      	ldrb	r3, [r7, #13]
 8009ee2:	2b01      	cmp	r3, #1
 8009ee4:	d001      	beq.n	8009eea <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8009ee6:	2301      	movs	r3, #1
 8009ee8:	e068      	b.n	8009fbc <HAL_TIM_Encoder_Start+0x112>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	2202      	movs	r2, #2
 8009eee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	2202      	movs	r2, #2
 8009ef6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009efa:	e031      	b.n	8009f60 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8009efc:	683b      	ldr	r3, [r7, #0]
 8009efe:	2b04      	cmp	r3, #4
 8009f00:	d110      	bne.n	8009f24 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8009f02:	7bbb      	ldrb	r3, [r7, #14]
 8009f04:	2b01      	cmp	r3, #1
 8009f06:	d102      	bne.n	8009f0e <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8009f08:	7b3b      	ldrb	r3, [r7, #12]
 8009f0a:	2b01      	cmp	r3, #1
 8009f0c:	d001      	beq.n	8009f12 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8009f0e:	2301      	movs	r3, #1
 8009f10:	e054      	b.n	8009fbc <HAL_TIM_Encoder_Start+0x112>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	2202      	movs	r2, #2
 8009f16:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	2202      	movs	r2, #2
 8009f1e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009f22:	e01d      	b.n	8009f60 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8009f24:	7bfb      	ldrb	r3, [r7, #15]
 8009f26:	2b01      	cmp	r3, #1
 8009f28:	d108      	bne.n	8009f3c <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8009f2a:	7bbb      	ldrb	r3, [r7, #14]
 8009f2c:	2b01      	cmp	r3, #1
 8009f2e:	d105      	bne.n	8009f3c <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8009f30:	7b7b      	ldrb	r3, [r7, #13]
 8009f32:	2b01      	cmp	r3, #1
 8009f34:	d102      	bne.n	8009f3c <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8009f36:	7b3b      	ldrb	r3, [r7, #12]
 8009f38:	2b01      	cmp	r3, #1
 8009f3a:	d001      	beq.n	8009f40 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8009f3c:	2301      	movs	r3, #1
 8009f3e:	e03d      	b.n	8009fbc <HAL_TIM_Encoder_Start+0x112>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	2202      	movs	r2, #2
 8009f44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	2202      	movs	r2, #2
 8009f4c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	2202      	movs	r2, #2
 8009f54:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	2202      	movs	r2, #2
 8009f5c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8009f60:	683b      	ldr	r3, [r7, #0]
 8009f62:	2b00      	cmp	r3, #0
 8009f64:	d002      	beq.n	8009f6c <HAL_TIM_Encoder_Start+0xc2>
 8009f66:	2b04      	cmp	r3, #4
 8009f68:	d008      	beq.n	8009f7c <HAL_TIM_Encoder_Start+0xd2>
 8009f6a:	e00f      	b.n	8009f8c <HAL_TIM_Encoder_Start+0xe2>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	681b      	ldr	r3, [r3, #0]
 8009f70:	2201      	movs	r2, #1
 8009f72:	2100      	movs	r1, #0
 8009f74:	4618      	mov	r0, r3
 8009f76:	f000 f8c3 	bl	800a100 <TIM_CCxChannelCmd>
      break;
 8009f7a:	e016      	b.n	8009faa <HAL_TIM_Encoder_Start+0x100>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	681b      	ldr	r3, [r3, #0]
 8009f80:	2201      	movs	r2, #1
 8009f82:	2104      	movs	r1, #4
 8009f84:	4618      	mov	r0, r3
 8009f86:	f000 f8bb 	bl	800a100 <TIM_CCxChannelCmd>
      break;
 8009f8a:	e00e      	b.n	8009faa <HAL_TIM_Encoder_Start+0x100>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	681b      	ldr	r3, [r3, #0]
 8009f90:	2201      	movs	r2, #1
 8009f92:	2100      	movs	r1, #0
 8009f94:	4618      	mov	r0, r3
 8009f96:	f000 f8b3 	bl	800a100 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	681b      	ldr	r3, [r3, #0]
 8009f9e:	2201      	movs	r2, #1
 8009fa0:	2104      	movs	r1, #4
 8009fa2:	4618      	mov	r0, r3
 8009fa4:	f000 f8ac 	bl	800a100 <TIM_CCxChannelCmd>
      break;
 8009fa8:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	681b      	ldr	r3, [r3, #0]
 8009fae:	681a      	ldr	r2, [r3, #0]
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	681b      	ldr	r3, [r3, #0]
 8009fb4:	f042 0201 	orr.w	r2, r2, #1
 8009fb8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8009fba:	2300      	movs	r3, #0
}
 8009fbc:	4618      	mov	r0, r3
 8009fbe:	3710      	adds	r7, #16
 8009fc0:	46bd      	mov	sp, r7
 8009fc2:	bd80      	pop	{r7, pc}

08009fc4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8009fc4:	b480      	push	{r7}
 8009fc6:	b085      	sub	sp, #20
 8009fc8:	af00      	add	r7, sp, #0
 8009fca:	6078      	str	r0, [r7, #4]
 8009fcc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	681b      	ldr	r3, [r3, #0]
 8009fd2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	4a3f      	ldr	r2, [pc, #252]	; (800a0d4 <TIM_Base_SetConfig+0x110>)
 8009fd8:	4293      	cmp	r3, r2
 8009fda:	d013      	beq.n	800a004 <TIM_Base_SetConfig+0x40>
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009fe2:	d00f      	beq.n	800a004 <TIM_Base_SetConfig+0x40>
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	4a3c      	ldr	r2, [pc, #240]	; (800a0d8 <TIM_Base_SetConfig+0x114>)
 8009fe8:	4293      	cmp	r3, r2
 8009fea:	d00b      	beq.n	800a004 <TIM_Base_SetConfig+0x40>
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	4a3b      	ldr	r2, [pc, #236]	; (800a0dc <TIM_Base_SetConfig+0x118>)
 8009ff0:	4293      	cmp	r3, r2
 8009ff2:	d007      	beq.n	800a004 <TIM_Base_SetConfig+0x40>
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	4a3a      	ldr	r2, [pc, #232]	; (800a0e0 <TIM_Base_SetConfig+0x11c>)
 8009ff8:	4293      	cmp	r3, r2
 8009ffa:	d003      	beq.n	800a004 <TIM_Base_SetConfig+0x40>
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	4a39      	ldr	r2, [pc, #228]	; (800a0e4 <TIM_Base_SetConfig+0x120>)
 800a000:	4293      	cmp	r3, r2
 800a002:	d108      	bne.n	800a016 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a004:	68fb      	ldr	r3, [r7, #12]
 800a006:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a00a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a00c:	683b      	ldr	r3, [r7, #0]
 800a00e:	685b      	ldr	r3, [r3, #4]
 800a010:	68fa      	ldr	r2, [r7, #12]
 800a012:	4313      	orrs	r3, r2
 800a014:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	4a2e      	ldr	r2, [pc, #184]	; (800a0d4 <TIM_Base_SetConfig+0x110>)
 800a01a:	4293      	cmp	r3, r2
 800a01c:	d02b      	beq.n	800a076 <TIM_Base_SetConfig+0xb2>
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a024:	d027      	beq.n	800a076 <TIM_Base_SetConfig+0xb2>
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	4a2b      	ldr	r2, [pc, #172]	; (800a0d8 <TIM_Base_SetConfig+0x114>)
 800a02a:	4293      	cmp	r3, r2
 800a02c:	d023      	beq.n	800a076 <TIM_Base_SetConfig+0xb2>
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	4a2a      	ldr	r2, [pc, #168]	; (800a0dc <TIM_Base_SetConfig+0x118>)
 800a032:	4293      	cmp	r3, r2
 800a034:	d01f      	beq.n	800a076 <TIM_Base_SetConfig+0xb2>
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	4a29      	ldr	r2, [pc, #164]	; (800a0e0 <TIM_Base_SetConfig+0x11c>)
 800a03a:	4293      	cmp	r3, r2
 800a03c:	d01b      	beq.n	800a076 <TIM_Base_SetConfig+0xb2>
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	4a28      	ldr	r2, [pc, #160]	; (800a0e4 <TIM_Base_SetConfig+0x120>)
 800a042:	4293      	cmp	r3, r2
 800a044:	d017      	beq.n	800a076 <TIM_Base_SetConfig+0xb2>
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	4a27      	ldr	r2, [pc, #156]	; (800a0e8 <TIM_Base_SetConfig+0x124>)
 800a04a:	4293      	cmp	r3, r2
 800a04c:	d013      	beq.n	800a076 <TIM_Base_SetConfig+0xb2>
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	4a26      	ldr	r2, [pc, #152]	; (800a0ec <TIM_Base_SetConfig+0x128>)
 800a052:	4293      	cmp	r3, r2
 800a054:	d00f      	beq.n	800a076 <TIM_Base_SetConfig+0xb2>
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	4a25      	ldr	r2, [pc, #148]	; (800a0f0 <TIM_Base_SetConfig+0x12c>)
 800a05a:	4293      	cmp	r3, r2
 800a05c:	d00b      	beq.n	800a076 <TIM_Base_SetConfig+0xb2>
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	4a24      	ldr	r2, [pc, #144]	; (800a0f4 <TIM_Base_SetConfig+0x130>)
 800a062:	4293      	cmp	r3, r2
 800a064:	d007      	beq.n	800a076 <TIM_Base_SetConfig+0xb2>
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	4a23      	ldr	r2, [pc, #140]	; (800a0f8 <TIM_Base_SetConfig+0x134>)
 800a06a:	4293      	cmp	r3, r2
 800a06c:	d003      	beq.n	800a076 <TIM_Base_SetConfig+0xb2>
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	4a22      	ldr	r2, [pc, #136]	; (800a0fc <TIM_Base_SetConfig+0x138>)
 800a072:	4293      	cmp	r3, r2
 800a074:	d108      	bne.n	800a088 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a076:	68fb      	ldr	r3, [r7, #12]
 800a078:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a07c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a07e:	683b      	ldr	r3, [r7, #0]
 800a080:	68db      	ldr	r3, [r3, #12]
 800a082:	68fa      	ldr	r2, [r7, #12]
 800a084:	4313      	orrs	r3, r2
 800a086:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a088:	68fb      	ldr	r3, [r7, #12]
 800a08a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800a08e:	683b      	ldr	r3, [r7, #0]
 800a090:	695b      	ldr	r3, [r3, #20]
 800a092:	4313      	orrs	r3, r2
 800a094:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	68fa      	ldr	r2, [r7, #12]
 800a09a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a09c:	683b      	ldr	r3, [r7, #0]
 800a09e:	689a      	ldr	r2, [r3, #8]
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a0a4:	683b      	ldr	r3, [r7, #0]
 800a0a6:	681a      	ldr	r2, [r3, #0]
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	4a09      	ldr	r2, [pc, #36]	; (800a0d4 <TIM_Base_SetConfig+0x110>)
 800a0b0:	4293      	cmp	r3, r2
 800a0b2:	d003      	beq.n	800a0bc <TIM_Base_SetConfig+0xf8>
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	4a0b      	ldr	r2, [pc, #44]	; (800a0e4 <TIM_Base_SetConfig+0x120>)
 800a0b8:	4293      	cmp	r3, r2
 800a0ba:	d103      	bne.n	800a0c4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a0bc:	683b      	ldr	r3, [r7, #0]
 800a0be:	691a      	ldr	r2, [r3, #16]
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	2201      	movs	r2, #1
 800a0c8:	615a      	str	r2, [r3, #20]
}
 800a0ca:	bf00      	nop
 800a0cc:	3714      	adds	r7, #20
 800a0ce:	46bd      	mov	sp, r7
 800a0d0:	bc80      	pop	{r7}
 800a0d2:	4770      	bx	lr
 800a0d4:	40010000 	.word	0x40010000
 800a0d8:	40000400 	.word	0x40000400
 800a0dc:	40000800 	.word	0x40000800
 800a0e0:	40000c00 	.word	0x40000c00
 800a0e4:	40010400 	.word	0x40010400
 800a0e8:	40014000 	.word	0x40014000
 800a0ec:	40014400 	.word	0x40014400
 800a0f0:	40014800 	.word	0x40014800
 800a0f4:	40001800 	.word	0x40001800
 800a0f8:	40001c00 	.word	0x40001c00
 800a0fc:	40002000 	.word	0x40002000

0800a100 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a100:	b480      	push	{r7}
 800a102:	b087      	sub	sp, #28
 800a104:	af00      	add	r7, sp, #0
 800a106:	60f8      	str	r0, [r7, #12]
 800a108:	60b9      	str	r1, [r7, #8]
 800a10a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a10c:	68bb      	ldr	r3, [r7, #8]
 800a10e:	f003 031f 	and.w	r3, r3, #31
 800a112:	2201      	movs	r2, #1
 800a114:	fa02 f303 	lsl.w	r3, r2, r3
 800a118:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a11a:	68fb      	ldr	r3, [r7, #12]
 800a11c:	6a1a      	ldr	r2, [r3, #32]
 800a11e:	697b      	ldr	r3, [r7, #20]
 800a120:	43db      	mvns	r3, r3
 800a122:	401a      	ands	r2, r3
 800a124:	68fb      	ldr	r3, [r7, #12]
 800a126:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a128:	68fb      	ldr	r3, [r7, #12]
 800a12a:	6a1a      	ldr	r2, [r3, #32]
 800a12c:	68bb      	ldr	r3, [r7, #8]
 800a12e:	f003 031f 	and.w	r3, r3, #31
 800a132:	6879      	ldr	r1, [r7, #4]
 800a134:	fa01 f303 	lsl.w	r3, r1, r3
 800a138:	431a      	orrs	r2, r3
 800a13a:	68fb      	ldr	r3, [r7, #12]
 800a13c:	621a      	str	r2, [r3, #32]
}
 800a13e:	bf00      	nop
 800a140:	371c      	adds	r7, #28
 800a142:	46bd      	mov	sp, r7
 800a144:	bc80      	pop	{r7}
 800a146:	4770      	bx	lr

0800a148 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a148:	b480      	push	{r7}
 800a14a:	b085      	sub	sp, #20
 800a14c:	af00      	add	r7, sp, #0
 800a14e:	6078      	str	r0, [r7, #4]
 800a150:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a158:	2b01      	cmp	r3, #1
 800a15a:	d101      	bne.n	800a160 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a15c:	2302      	movs	r3, #2
 800a15e:	e05a      	b.n	800a216 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	2201      	movs	r2, #1
 800a164:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	2202      	movs	r2, #2
 800a16c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	681b      	ldr	r3, [r3, #0]
 800a174:	685b      	ldr	r3, [r3, #4]
 800a176:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	681b      	ldr	r3, [r3, #0]
 800a17c:	689b      	ldr	r3, [r3, #8]
 800a17e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a180:	68fb      	ldr	r3, [r7, #12]
 800a182:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a186:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a188:	683b      	ldr	r3, [r7, #0]
 800a18a:	681b      	ldr	r3, [r3, #0]
 800a18c:	68fa      	ldr	r2, [r7, #12]
 800a18e:	4313      	orrs	r3, r2
 800a190:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	681b      	ldr	r3, [r3, #0]
 800a196:	68fa      	ldr	r2, [r7, #12]
 800a198:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	681b      	ldr	r3, [r3, #0]
 800a19e:	4a20      	ldr	r2, [pc, #128]	; (800a220 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800a1a0:	4293      	cmp	r3, r2
 800a1a2:	d022      	beq.n	800a1ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	681b      	ldr	r3, [r3, #0]
 800a1a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a1ac:	d01d      	beq.n	800a1ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	681b      	ldr	r3, [r3, #0]
 800a1b2:	4a1c      	ldr	r2, [pc, #112]	; (800a224 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800a1b4:	4293      	cmp	r3, r2
 800a1b6:	d018      	beq.n	800a1ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	681b      	ldr	r3, [r3, #0]
 800a1bc:	4a1a      	ldr	r2, [pc, #104]	; (800a228 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800a1be:	4293      	cmp	r3, r2
 800a1c0:	d013      	beq.n	800a1ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	681b      	ldr	r3, [r3, #0]
 800a1c6:	4a19      	ldr	r2, [pc, #100]	; (800a22c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800a1c8:	4293      	cmp	r3, r2
 800a1ca:	d00e      	beq.n	800a1ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	681b      	ldr	r3, [r3, #0]
 800a1d0:	4a17      	ldr	r2, [pc, #92]	; (800a230 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800a1d2:	4293      	cmp	r3, r2
 800a1d4:	d009      	beq.n	800a1ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	681b      	ldr	r3, [r3, #0]
 800a1da:	4a16      	ldr	r2, [pc, #88]	; (800a234 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800a1dc:	4293      	cmp	r3, r2
 800a1de:	d004      	beq.n	800a1ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	681b      	ldr	r3, [r3, #0]
 800a1e4:	4a14      	ldr	r2, [pc, #80]	; (800a238 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800a1e6:	4293      	cmp	r3, r2
 800a1e8:	d10c      	bne.n	800a204 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a1ea:	68bb      	ldr	r3, [r7, #8]
 800a1ec:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a1f0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a1f2:	683b      	ldr	r3, [r7, #0]
 800a1f4:	685b      	ldr	r3, [r3, #4]
 800a1f6:	68ba      	ldr	r2, [r7, #8]
 800a1f8:	4313      	orrs	r3, r2
 800a1fa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	681b      	ldr	r3, [r3, #0]
 800a200:	68ba      	ldr	r2, [r7, #8]
 800a202:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	2201      	movs	r2, #1
 800a208:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	2200      	movs	r2, #0
 800a210:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a214:	2300      	movs	r3, #0
}
 800a216:	4618      	mov	r0, r3
 800a218:	3714      	adds	r7, #20
 800a21a:	46bd      	mov	sp, r7
 800a21c:	bc80      	pop	{r7}
 800a21e:	4770      	bx	lr
 800a220:	40010000 	.word	0x40010000
 800a224:	40000400 	.word	0x40000400
 800a228:	40000800 	.word	0x40000800
 800a22c:	40000c00 	.word	0x40000c00
 800a230:	40010400 	.word	0x40010400
 800a234:	40014000 	.word	0x40014000
 800a238:	40001800 	.word	0x40001800

0800a23c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a23c:	b580      	push	{r7, lr}
 800a23e:	b082      	sub	sp, #8
 800a240:	af00      	add	r7, sp, #0
 800a242:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	2b00      	cmp	r3, #0
 800a248:	d101      	bne.n	800a24e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a24a:	2301      	movs	r3, #1
 800a24c:	e03f      	b.n	800a2ce <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800a254:	b2db      	uxtb	r3, r3
 800a256:	2b00      	cmp	r3, #0
 800a258:	d106      	bne.n	800a268 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	2200      	movs	r2, #0
 800a25e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a262:	6878      	ldr	r0, [r7, #4]
 800a264:	f7f7 ff94 	bl	8002190 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	2224      	movs	r2, #36	; 0x24
 800a26c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	681b      	ldr	r3, [r3, #0]
 800a274:	68da      	ldr	r2, [r3, #12]
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	681b      	ldr	r3, [r3, #0]
 800a27a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a27e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800a280:	6878      	ldr	r0, [r7, #4]
 800a282:	f000 fa5d 	bl	800a740 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	681b      	ldr	r3, [r3, #0]
 800a28a:	691a      	ldr	r2, [r3, #16]
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	681b      	ldr	r3, [r3, #0]
 800a290:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800a294:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	681b      	ldr	r3, [r3, #0]
 800a29a:	695a      	ldr	r2, [r3, #20]
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	681b      	ldr	r3, [r3, #0]
 800a2a0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800a2a4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	681b      	ldr	r3, [r3, #0]
 800a2aa:	68da      	ldr	r2, [r3, #12]
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	681b      	ldr	r3, [r3, #0]
 800a2b0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a2b4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	2200      	movs	r2, #0
 800a2ba:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	2220      	movs	r2, #32
 800a2c0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	2220      	movs	r2, #32
 800a2c8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800a2cc:	2300      	movs	r3, #0
}
 800a2ce:	4618      	mov	r0, r3
 800a2d0:	3708      	adds	r7, #8
 800a2d2:	46bd      	mov	sp, r7
 800a2d4:	bd80      	pop	{r7, pc}
	...

0800a2d8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800a2d8:	b580      	push	{r7, lr}
 800a2da:	b088      	sub	sp, #32
 800a2dc:	af00      	add	r7, sp, #0
 800a2de:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	681b      	ldr	r3, [r3, #0]
 800a2e4:	681b      	ldr	r3, [r3, #0]
 800a2e6:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	681b      	ldr	r3, [r3, #0]
 800a2ec:	68db      	ldr	r3, [r3, #12]
 800a2ee:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	681b      	ldr	r3, [r3, #0]
 800a2f4:	695b      	ldr	r3, [r3, #20]
 800a2f6:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 800a2f8:	2300      	movs	r3, #0
 800a2fa:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 800a2fc:	2300      	movs	r3, #0
 800a2fe:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800a300:	69fb      	ldr	r3, [r7, #28]
 800a302:	f003 030f 	and.w	r3, r3, #15
 800a306:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 800a308:	693b      	ldr	r3, [r7, #16]
 800a30a:	2b00      	cmp	r3, #0
 800a30c:	d10d      	bne.n	800a32a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a30e:	69fb      	ldr	r3, [r7, #28]
 800a310:	f003 0320 	and.w	r3, r3, #32
 800a314:	2b00      	cmp	r3, #0
 800a316:	d008      	beq.n	800a32a <HAL_UART_IRQHandler+0x52>
 800a318:	69bb      	ldr	r3, [r7, #24]
 800a31a:	f003 0320 	and.w	r3, r3, #32
 800a31e:	2b00      	cmp	r3, #0
 800a320:	d003      	beq.n	800a32a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800a322:	6878      	ldr	r0, [r7, #4]
 800a324:	f000 f98b 	bl	800a63e <UART_Receive_IT>
      return;
 800a328:	e0d1      	b.n	800a4ce <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800a32a:	693b      	ldr	r3, [r7, #16]
 800a32c:	2b00      	cmp	r3, #0
 800a32e:	f000 80b0 	beq.w	800a492 <HAL_UART_IRQHandler+0x1ba>
 800a332:	697b      	ldr	r3, [r7, #20]
 800a334:	f003 0301 	and.w	r3, r3, #1
 800a338:	2b00      	cmp	r3, #0
 800a33a:	d105      	bne.n	800a348 <HAL_UART_IRQHandler+0x70>
 800a33c:	69bb      	ldr	r3, [r7, #24]
 800a33e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800a342:	2b00      	cmp	r3, #0
 800a344:	f000 80a5 	beq.w	800a492 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800a348:	69fb      	ldr	r3, [r7, #28]
 800a34a:	f003 0301 	and.w	r3, r3, #1
 800a34e:	2b00      	cmp	r3, #0
 800a350:	d00a      	beq.n	800a368 <HAL_UART_IRQHandler+0x90>
 800a352:	69bb      	ldr	r3, [r7, #24]
 800a354:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a358:	2b00      	cmp	r3, #0
 800a35a:	d005      	beq.n	800a368 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a360:	f043 0201 	orr.w	r2, r3, #1
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a368:	69fb      	ldr	r3, [r7, #28]
 800a36a:	f003 0304 	and.w	r3, r3, #4
 800a36e:	2b00      	cmp	r3, #0
 800a370:	d00a      	beq.n	800a388 <HAL_UART_IRQHandler+0xb0>
 800a372:	697b      	ldr	r3, [r7, #20]
 800a374:	f003 0301 	and.w	r3, r3, #1
 800a378:	2b00      	cmp	r3, #0
 800a37a:	d005      	beq.n	800a388 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a380:	f043 0202 	orr.w	r2, r3, #2
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a388:	69fb      	ldr	r3, [r7, #28]
 800a38a:	f003 0302 	and.w	r3, r3, #2
 800a38e:	2b00      	cmp	r3, #0
 800a390:	d00a      	beq.n	800a3a8 <HAL_UART_IRQHandler+0xd0>
 800a392:	697b      	ldr	r3, [r7, #20]
 800a394:	f003 0301 	and.w	r3, r3, #1
 800a398:	2b00      	cmp	r3, #0
 800a39a:	d005      	beq.n	800a3a8 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a3a0:	f043 0204 	orr.w	r2, r3, #4
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 800a3a8:	69fb      	ldr	r3, [r7, #28]
 800a3aa:	f003 0308 	and.w	r3, r3, #8
 800a3ae:	2b00      	cmp	r3, #0
 800a3b0:	d00f      	beq.n	800a3d2 <HAL_UART_IRQHandler+0xfa>
 800a3b2:	69bb      	ldr	r3, [r7, #24]
 800a3b4:	f003 0320 	and.w	r3, r3, #32
 800a3b8:	2b00      	cmp	r3, #0
 800a3ba:	d104      	bne.n	800a3c6 <HAL_UART_IRQHandler+0xee>
 800a3bc:	697b      	ldr	r3, [r7, #20]
 800a3be:	f003 0301 	and.w	r3, r3, #1
 800a3c2:	2b00      	cmp	r3, #0
 800a3c4:	d005      	beq.n	800a3d2 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a3ca:	f043 0208 	orr.w	r2, r3, #8
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a3d6:	2b00      	cmp	r3, #0
 800a3d8:	d078      	beq.n	800a4cc <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a3da:	69fb      	ldr	r3, [r7, #28]
 800a3dc:	f003 0320 	and.w	r3, r3, #32
 800a3e0:	2b00      	cmp	r3, #0
 800a3e2:	d007      	beq.n	800a3f4 <HAL_UART_IRQHandler+0x11c>
 800a3e4:	69bb      	ldr	r3, [r7, #24]
 800a3e6:	f003 0320 	and.w	r3, r3, #32
 800a3ea:	2b00      	cmp	r3, #0
 800a3ec:	d002      	beq.n	800a3f4 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 800a3ee:	6878      	ldr	r0, [r7, #4]
 800a3f0:	f000 f925 	bl	800a63e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	681b      	ldr	r3, [r3, #0]
 800a3f8:	695b      	ldr	r3, [r3, #20]
 800a3fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a3fe:	2b40      	cmp	r3, #64	; 0x40
 800a400:	bf0c      	ite	eq
 800a402:	2301      	moveq	r3, #1
 800a404:	2300      	movne	r3, #0
 800a406:	b2db      	uxtb	r3, r3
 800a408:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a40e:	f003 0308 	and.w	r3, r3, #8
 800a412:	2b00      	cmp	r3, #0
 800a414:	d102      	bne.n	800a41c <HAL_UART_IRQHandler+0x144>
 800a416:	68fb      	ldr	r3, [r7, #12]
 800a418:	2b00      	cmp	r3, #0
 800a41a:	d031      	beq.n	800a480 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800a41c:	6878      	ldr	r0, [r7, #4]
 800a41e:	f000 f876 	bl	800a50e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	681b      	ldr	r3, [r3, #0]
 800a426:	695b      	ldr	r3, [r3, #20]
 800a428:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a42c:	2b40      	cmp	r3, #64	; 0x40
 800a42e:	d123      	bne.n	800a478 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	681b      	ldr	r3, [r3, #0]
 800a434:	695a      	ldr	r2, [r3, #20]
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	681b      	ldr	r3, [r3, #0]
 800a43a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a43e:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a444:	2b00      	cmp	r3, #0
 800a446:	d013      	beq.n	800a470 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a44c:	4a21      	ldr	r2, [pc, #132]	; (800a4d4 <HAL_UART_IRQHandler+0x1fc>)
 800a44e:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a454:	4618      	mov	r0, r3
 800a456:	f7f9 ffbf 	bl	80043d8 <HAL_DMA_Abort_IT>
 800a45a:	4603      	mov	r3, r0
 800a45c:	2b00      	cmp	r3, #0
 800a45e:	d016      	beq.n	800a48e <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a464:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a466:	687a      	ldr	r2, [r7, #4]
 800a468:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800a46a:	4610      	mov	r0, r2
 800a46c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a46e:	e00e      	b.n	800a48e <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800a470:	6878      	ldr	r0, [r7, #4]
 800a472:	f000 f843 	bl	800a4fc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a476:	e00a      	b.n	800a48e <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a478:	6878      	ldr	r0, [r7, #4]
 800a47a:	f000 f83f 	bl	800a4fc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a47e:	e006      	b.n	800a48e <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800a480:	6878      	ldr	r0, [r7, #4]
 800a482:	f000 f83b 	bl	800a4fc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	2200      	movs	r2, #0
 800a48a:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 800a48c:	e01e      	b.n	800a4cc <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a48e:	bf00      	nop
    return;
 800a490:	e01c      	b.n	800a4cc <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800a492:	69fb      	ldr	r3, [r7, #28]
 800a494:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a498:	2b00      	cmp	r3, #0
 800a49a:	d008      	beq.n	800a4ae <HAL_UART_IRQHandler+0x1d6>
 800a49c:	69bb      	ldr	r3, [r7, #24]
 800a49e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a4a2:	2b00      	cmp	r3, #0
 800a4a4:	d003      	beq.n	800a4ae <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 800a4a6:	6878      	ldr	r0, [r7, #4]
 800a4a8:	f000 f862 	bl	800a570 <UART_Transmit_IT>
    return;
 800a4ac:	e00f      	b.n	800a4ce <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800a4ae:	69fb      	ldr	r3, [r7, #28]
 800a4b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a4b4:	2b00      	cmp	r3, #0
 800a4b6:	d00a      	beq.n	800a4ce <HAL_UART_IRQHandler+0x1f6>
 800a4b8:	69bb      	ldr	r3, [r7, #24]
 800a4ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a4be:	2b00      	cmp	r3, #0
 800a4c0:	d005      	beq.n	800a4ce <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 800a4c2:	6878      	ldr	r0, [r7, #4]
 800a4c4:	f000 f8a3 	bl	800a60e <UART_EndTransmit_IT>
    return;
 800a4c8:	bf00      	nop
 800a4ca:	e000      	b.n	800a4ce <HAL_UART_IRQHandler+0x1f6>
    return;
 800a4cc:	bf00      	nop
  }
}
 800a4ce:	3720      	adds	r7, #32
 800a4d0:	46bd      	mov	sp, r7
 800a4d2:	bd80      	pop	{r7, pc}
 800a4d4:	0800a549 	.word	0x0800a549

0800a4d8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a4d8:	b480      	push	{r7}
 800a4da:	b083      	sub	sp, #12
 800a4dc:	af00      	add	r7, sp, #0
 800a4de:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800a4e0:	bf00      	nop
 800a4e2:	370c      	adds	r7, #12
 800a4e4:	46bd      	mov	sp, r7
 800a4e6:	bc80      	pop	{r7}
 800a4e8:	4770      	bx	lr

0800a4ea <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800a4ea:	b480      	push	{r7}
 800a4ec:	b083      	sub	sp, #12
 800a4ee:	af00      	add	r7, sp, #0
 800a4f0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800a4f2:	bf00      	nop
 800a4f4:	370c      	adds	r7, #12
 800a4f6:	46bd      	mov	sp, r7
 800a4f8:	bc80      	pop	{r7}
 800a4fa:	4770      	bx	lr

0800a4fc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a4fc:	b480      	push	{r7}
 800a4fe:	b083      	sub	sp, #12
 800a500:	af00      	add	r7, sp, #0
 800a502:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800a504:	bf00      	nop
 800a506:	370c      	adds	r7, #12
 800a508:	46bd      	mov	sp, r7
 800a50a:	bc80      	pop	{r7}
 800a50c:	4770      	bx	lr

0800a50e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a50e:	b480      	push	{r7}
 800a510:	b083      	sub	sp, #12
 800a512:	af00      	add	r7, sp, #0
 800a514:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	681b      	ldr	r3, [r3, #0]
 800a51a:	68da      	ldr	r2, [r3, #12]
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	681b      	ldr	r3, [r3, #0]
 800a520:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800a524:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	681b      	ldr	r3, [r3, #0]
 800a52a:	695a      	ldr	r2, [r3, #20]
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	681b      	ldr	r3, [r3, #0]
 800a530:	f022 0201 	bic.w	r2, r2, #1
 800a534:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	2220      	movs	r2, #32
 800a53a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 800a53e:	bf00      	nop
 800a540:	370c      	adds	r7, #12
 800a542:	46bd      	mov	sp, r7
 800a544:	bc80      	pop	{r7}
 800a546:	4770      	bx	lr

0800a548 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a548:	b580      	push	{r7, lr}
 800a54a:	b084      	sub	sp, #16
 800a54c:	af00      	add	r7, sp, #0
 800a54e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a554:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800a556:	68fb      	ldr	r3, [r7, #12]
 800a558:	2200      	movs	r2, #0
 800a55a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800a55c:	68fb      	ldr	r3, [r7, #12]
 800a55e:	2200      	movs	r2, #0
 800a560:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a562:	68f8      	ldr	r0, [r7, #12]
 800a564:	f7ff ffca 	bl	800a4fc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a568:	bf00      	nop
 800a56a:	3710      	adds	r7, #16
 800a56c:	46bd      	mov	sp, r7
 800a56e:	bd80      	pop	{r7, pc}

0800a570 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800a570:	b480      	push	{r7}
 800a572:	b085      	sub	sp, #20
 800a574:	af00      	add	r7, sp, #0
 800a576:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800a57e:	b2db      	uxtb	r3, r3
 800a580:	2b21      	cmp	r3, #33	; 0x21
 800a582:	d13e      	bne.n	800a602 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	689b      	ldr	r3, [r3, #8]
 800a588:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a58c:	d114      	bne.n	800a5b8 <UART_Transmit_IT+0x48>
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	691b      	ldr	r3, [r3, #16]
 800a592:	2b00      	cmp	r3, #0
 800a594:	d110      	bne.n	800a5b8 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	6a1b      	ldr	r3, [r3, #32]
 800a59a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800a59c:	68fb      	ldr	r3, [r7, #12]
 800a59e:	881b      	ldrh	r3, [r3, #0]
 800a5a0:	461a      	mov	r2, r3
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	681b      	ldr	r3, [r3, #0]
 800a5a6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a5aa:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	6a1b      	ldr	r3, [r3, #32]
 800a5b0:	1c9a      	adds	r2, r3, #2
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	621a      	str	r2, [r3, #32]
 800a5b6:	e008      	b.n	800a5ca <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	6a1b      	ldr	r3, [r3, #32]
 800a5bc:	1c59      	adds	r1, r3, #1
 800a5be:	687a      	ldr	r2, [r7, #4]
 800a5c0:	6211      	str	r1, [r2, #32]
 800a5c2:	781a      	ldrb	r2, [r3, #0]
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	681b      	ldr	r3, [r3, #0]
 800a5c8:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a5ce:	b29b      	uxth	r3, r3
 800a5d0:	3b01      	subs	r3, #1
 800a5d2:	b29b      	uxth	r3, r3
 800a5d4:	687a      	ldr	r2, [r7, #4]
 800a5d6:	4619      	mov	r1, r3
 800a5d8:	84d1      	strh	r1, [r2, #38]	; 0x26
 800a5da:	2b00      	cmp	r3, #0
 800a5dc:	d10f      	bne.n	800a5fe <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	681b      	ldr	r3, [r3, #0]
 800a5e2:	68da      	ldr	r2, [r3, #12]
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	681b      	ldr	r3, [r3, #0]
 800a5e8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a5ec:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	681b      	ldr	r3, [r3, #0]
 800a5f2:	68da      	ldr	r2, [r3, #12]
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	681b      	ldr	r3, [r3, #0]
 800a5f8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a5fc:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800a5fe:	2300      	movs	r3, #0
 800a600:	e000      	b.n	800a604 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800a602:	2302      	movs	r3, #2
  }
}
 800a604:	4618      	mov	r0, r3
 800a606:	3714      	adds	r7, #20
 800a608:	46bd      	mov	sp, r7
 800a60a:	bc80      	pop	{r7}
 800a60c:	4770      	bx	lr

0800a60e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a60e:	b580      	push	{r7, lr}
 800a610:	b082      	sub	sp, #8
 800a612:	af00      	add	r7, sp, #0
 800a614:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	681b      	ldr	r3, [r3, #0]
 800a61a:	68da      	ldr	r2, [r3, #12]
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	681b      	ldr	r3, [r3, #0]
 800a620:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a624:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	2220      	movs	r2, #32
 800a62a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a62e:	6878      	ldr	r0, [r7, #4]
 800a630:	f7ff ff52 	bl	800a4d8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800a634:	2300      	movs	r3, #0
}
 800a636:	4618      	mov	r0, r3
 800a638:	3708      	adds	r7, #8
 800a63a:	46bd      	mov	sp, r7
 800a63c:	bd80      	pop	{r7, pc}

0800a63e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800a63e:	b580      	push	{r7, lr}
 800a640:	b084      	sub	sp, #16
 800a642:	af00      	add	r7, sp, #0
 800a644:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800a64c:	b2db      	uxtb	r3, r3
 800a64e:	2b22      	cmp	r3, #34	; 0x22
 800a650:	d170      	bne.n	800a734 <UART_Receive_IT+0xf6>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	689b      	ldr	r3, [r3, #8]
 800a656:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a65a:	d117      	bne.n	800a68c <UART_Receive_IT+0x4e>
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	691b      	ldr	r3, [r3, #16]
 800a660:	2b00      	cmp	r3, #0
 800a662:	d113      	bne.n	800a68c <UART_Receive_IT+0x4e>
    {
      pdata8bits  = NULL;
 800a664:	2300      	movs	r3, #0
 800a666:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a66c:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	681b      	ldr	r3, [r3, #0]
 800a672:	685b      	ldr	r3, [r3, #4]
 800a674:	b29b      	uxth	r3, r3
 800a676:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a67a:	b29a      	uxth	r2, r3
 800a67c:	68bb      	ldr	r3, [r7, #8]
 800a67e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a684:	1c9a      	adds	r2, r3, #2
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	629a      	str	r2, [r3, #40]	; 0x28
 800a68a:	e026      	b.n	800a6da <UART_Receive_IT+0x9c>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a690:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 800a692:	2300      	movs	r3, #0
 800a694:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	689b      	ldr	r3, [r3, #8]
 800a69a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a69e:	d007      	beq.n	800a6b0 <UART_Receive_IT+0x72>
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	689b      	ldr	r3, [r3, #8]
 800a6a4:	2b00      	cmp	r3, #0
 800a6a6:	d10a      	bne.n	800a6be <UART_Receive_IT+0x80>
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	691b      	ldr	r3, [r3, #16]
 800a6ac:	2b00      	cmp	r3, #0
 800a6ae:	d106      	bne.n	800a6be <UART_Receive_IT+0x80>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	681b      	ldr	r3, [r3, #0]
 800a6b4:	685b      	ldr	r3, [r3, #4]
 800a6b6:	b2da      	uxtb	r2, r3
 800a6b8:	68fb      	ldr	r3, [r7, #12]
 800a6ba:	701a      	strb	r2, [r3, #0]
 800a6bc:	e008      	b.n	800a6d0 <UART_Receive_IT+0x92>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	681b      	ldr	r3, [r3, #0]
 800a6c2:	685b      	ldr	r3, [r3, #4]
 800a6c4:	b2db      	uxtb	r3, r3
 800a6c6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a6ca:	b2da      	uxtb	r2, r3
 800a6cc:	68fb      	ldr	r3, [r7, #12]
 800a6ce:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a6d4:	1c5a      	adds	r2, r3, #1
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a6de:	b29b      	uxth	r3, r3
 800a6e0:	3b01      	subs	r3, #1
 800a6e2:	b29b      	uxth	r3, r3
 800a6e4:	687a      	ldr	r2, [r7, #4]
 800a6e6:	4619      	mov	r1, r3
 800a6e8:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800a6ea:	2b00      	cmp	r3, #0
 800a6ec:	d120      	bne.n	800a730 <UART_Receive_IT+0xf2>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800a6ee:	687b      	ldr	r3, [r7, #4]
 800a6f0:	681b      	ldr	r3, [r3, #0]
 800a6f2:	68da      	ldr	r2, [r3, #12]
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	681b      	ldr	r3, [r3, #0]
 800a6f8:	f022 0220 	bic.w	r2, r2, #32
 800a6fc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	681b      	ldr	r3, [r3, #0]
 800a702:	68da      	ldr	r2, [r3, #12]
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	681b      	ldr	r3, [r3, #0]
 800a708:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800a70c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	681b      	ldr	r3, [r3, #0]
 800a712:	695a      	ldr	r2, [r3, #20]
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	681b      	ldr	r3, [r3, #0]
 800a718:	f022 0201 	bic.w	r2, r2, #1
 800a71c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	2220      	movs	r2, #32
 800a722:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800a726:	6878      	ldr	r0, [r7, #4]
 800a728:	f7ff fedf 	bl	800a4ea <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 800a72c:	2300      	movs	r3, #0
 800a72e:	e002      	b.n	800a736 <UART_Receive_IT+0xf8>
    }
    return HAL_OK;
 800a730:	2300      	movs	r3, #0
 800a732:	e000      	b.n	800a736 <UART_Receive_IT+0xf8>
  }
  else
  {
    return HAL_BUSY;
 800a734:	2302      	movs	r3, #2
  }
}
 800a736:	4618      	mov	r0, r3
 800a738:	3710      	adds	r7, #16
 800a73a:	46bd      	mov	sp, r7
 800a73c:	bd80      	pop	{r7, pc}
	...

0800a740 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a740:	b580      	push	{r7, lr}
 800a742:	b084      	sub	sp, #16
 800a744:	af00      	add	r7, sp, #0
 800a746:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	681b      	ldr	r3, [r3, #0]
 800a74c:	691b      	ldr	r3, [r3, #16]
 800a74e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	68da      	ldr	r2, [r3, #12]
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	681b      	ldr	r3, [r3, #0]
 800a75a:	430a      	orrs	r2, r1
 800a75c:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	689a      	ldr	r2, [r3, #8]
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	691b      	ldr	r3, [r3, #16]
 800a766:	431a      	orrs	r2, r3
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	695b      	ldr	r3, [r3, #20]
 800a76c:	431a      	orrs	r2, r3
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	69db      	ldr	r3, [r3, #28]
 800a772:	4313      	orrs	r3, r2
 800a774:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	681b      	ldr	r3, [r3, #0]
 800a77a:	68db      	ldr	r3, [r3, #12]
 800a77c:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800a780:	f023 030c 	bic.w	r3, r3, #12
 800a784:	687a      	ldr	r2, [r7, #4]
 800a786:	6812      	ldr	r2, [r2, #0]
 800a788:	68b9      	ldr	r1, [r7, #8]
 800a78a:	430b      	orrs	r3, r1
 800a78c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	681b      	ldr	r3, [r3, #0]
 800a792:	695b      	ldr	r3, [r3, #20]
 800a794:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	699a      	ldr	r2, [r3, #24]
 800a79c:	687b      	ldr	r3, [r7, #4]
 800a79e:	681b      	ldr	r3, [r3, #0]
 800a7a0:	430a      	orrs	r2, r1
 800a7a2:	615a      	str	r2, [r3, #20]


  if((huart->Instance == USART1) || (huart->Instance == USART6))
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	681b      	ldr	r3, [r3, #0]
 800a7a8:	4a57      	ldr	r2, [pc, #348]	; (800a908 <UART_SetConfig+0x1c8>)
 800a7aa:	4293      	cmp	r3, r2
 800a7ac:	d004      	beq.n	800a7b8 <UART_SetConfig+0x78>
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	681b      	ldr	r3, [r3, #0]
 800a7b2:	4a56      	ldr	r2, [pc, #344]	; (800a90c <UART_SetConfig+0x1cc>)
 800a7b4:	4293      	cmp	r3, r2
 800a7b6:	d103      	bne.n	800a7c0 <UART_SetConfig+0x80>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800a7b8:	f7fd fcf6 	bl	80081a8 <HAL_RCC_GetPCLK2Freq>
 800a7bc:	60f8      	str	r0, [r7, #12]
 800a7be:	e002      	b.n	800a7c6 <UART_SetConfig+0x86>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800a7c0:	f7fd fcd0 	bl	8008164 <HAL_RCC_GetPCLK1Freq>
 800a7c4:	60f8      	str	r0, [r7, #12]
  }

  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	69db      	ldr	r3, [r3, #28]
 800a7ca:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a7ce:	d14c      	bne.n	800a86a <UART_SetConfig+0x12a>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a7d0:	68fa      	ldr	r2, [r7, #12]
 800a7d2:	4613      	mov	r3, r2
 800a7d4:	009b      	lsls	r3, r3, #2
 800a7d6:	4413      	add	r3, r2
 800a7d8:	009a      	lsls	r2, r3, #2
 800a7da:	441a      	add	r2, r3
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	685b      	ldr	r3, [r3, #4]
 800a7e0:	005b      	lsls	r3, r3, #1
 800a7e2:	fbb2 f3f3 	udiv	r3, r2, r3
 800a7e6:	4a4a      	ldr	r2, [pc, #296]	; (800a910 <UART_SetConfig+0x1d0>)
 800a7e8:	fba2 2303 	umull	r2, r3, r2, r3
 800a7ec:	095b      	lsrs	r3, r3, #5
 800a7ee:	0119      	lsls	r1, r3, #4
 800a7f0:	68fa      	ldr	r2, [r7, #12]
 800a7f2:	4613      	mov	r3, r2
 800a7f4:	009b      	lsls	r3, r3, #2
 800a7f6:	4413      	add	r3, r2
 800a7f8:	009a      	lsls	r2, r3, #2
 800a7fa:	441a      	add	r2, r3
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	685b      	ldr	r3, [r3, #4]
 800a800:	005b      	lsls	r3, r3, #1
 800a802:	fbb2 f2f3 	udiv	r2, r2, r3
 800a806:	4b42      	ldr	r3, [pc, #264]	; (800a910 <UART_SetConfig+0x1d0>)
 800a808:	fba3 0302 	umull	r0, r3, r3, r2
 800a80c:	095b      	lsrs	r3, r3, #5
 800a80e:	2064      	movs	r0, #100	; 0x64
 800a810:	fb00 f303 	mul.w	r3, r0, r3
 800a814:	1ad3      	subs	r3, r2, r3
 800a816:	00db      	lsls	r3, r3, #3
 800a818:	3332      	adds	r3, #50	; 0x32
 800a81a:	4a3d      	ldr	r2, [pc, #244]	; (800a910 <UART_SetConfig+0x1d0>)
 800a81c:	fba2 2303 	umull	r2, r3, r2, r3
 800a820:	095b      	lsrs	r3, r3, #5
 800a822:	005b      	lsls	r3, r3, #1
 800a824:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800a828:	4419      	add	r1, r3
 800a82a:	68fa      	ldr	r2, [r7, #12]
 800a82c:	4613      	mov	r3, r2
 800a82e:	009b      	lsls	r3, r3, #2
 800a830:	4413      	add	r3, r2
 800a832:	009a      	lsls	r2, r3, #2
 800a834:	441a      	add	r2, r3
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	685b      	ldr	r3, [r3, #4]
 800a83a:	005b      	lsls	r3, r3, #1
 800a83c:	fbb2 f2f3 	udiv	r2, r2, r3
 800a840:	4b33      	ldr	r3, [pc, #204]	; (800a910 <UART_SetConfig+0x1d0>)
 800a842:	fba3 0302 	umull	r0, r3, r3, r2
 800a846:	095b      	lsrs	r3, r3, #5
 800a848:	2064      	movs	r0, #100	; 0x64
 800a84a:	fb00 f303 	mul.w	r3, r0, r3
 800a84e:	1ad3      	subs	r3, r2, r3
 800a850:	00db      	lsls	r3, r3, #3
 800a852:	3332      	adds	r3, #50	; 0x32
 800a854:	4a2e      	ldr	r2, [pc, #184]	; (800a910 <UART_SetConfig+0x1d0>)
 800a856:	fba2 2303 	umull	r2, r3, r2, r3
 800a85a:	095b      	lsrs	r3, r3, #5
 800a85c:	f003 0207 	and.w	r2, r3, #7
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	681b      	ldr	r3, [r3, #0]
 800a864:	440a      	add	r2, r1
 800a866:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800a868:	e04a      	b.n	800a900 <UART_SetConfig+0x1c0>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a86a:	68fa      	ldr	r2, [r7, #12]
 800a86c:	4613      	mov	r3, r2
 800a86e:	009b      	lsls	r3, r3, #2
 800a870:	4413      	add	r3, r2
 800a872:	009a      	lsls	r2, r3, #2
 800a874:	441a      	add	r2, r3
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	685b      	ldr	r3, [r3, #4]
 800a87a:	009b      	lsls	r3, r3, #2
 800a87c:	fbb2 f3f3 	udiv	r3, r2, r3
 800a880:	4a23      	ldr	r2, [pc, #140]	; (800a910 <UART_SetConfig+0x1d0>)
 800a882:	fba2 2303 	umull	r2, r3, r2, r3
 800a886:	095b      	lsrs	r3, r3, #5
 800a888:	0119      	lsls	r1, r3, #4
 800a88a:	68fa      	ldr	r2, [r7, #12]
 800a88c:	4613      	mov	r3, r2
 800a88e:	009b      	lsls	r3, r3, #2
 800a890:	4413      	add	r3, r2
 800a892:	009a      	lsls	r2, r3, #2
 800a894:	441a      	add	r2, r3
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	685b      	ldr	r3, [r3, #4]
 800a89a:	009b      	lsls	r3, r3, #2
 800a89c:	fbb2 f2f3 	udiv	r2, r2, r3
 800a8a0:	4b1b      	ldr	r3, [pc, #108]	; (800a910 <UART_SetConfig+0x1d0>)
 800a8a2:	fba3 0302 	umull	r0, r3, r3, r2
 800a8a6:	095b      	lsrs	r3, r3, #5
 800a8a8:	2064      	movs	r0, #100	; 0x64
 800a8aa:	fb00 f303 	mul.w	r3, r0, r3
 800a8ae:	1ad3      	subs	r3, r2, r3
 800a8b0:	011b      	lsls	r3, r3, #4
 800a8b2:	3332      	adds	r3, #50	; 0x32
 800a8b4:	4a16      	ldr	r2, [pc, #88]	; (800a910 <UART_SetConfig+0x1d0>)
 800a8b6:	fba2 2303 	umull	r2, r3, r2, r3
 800a8ba:	095b      	lsrs	r3, r3, #5
 800a8bc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a8c0:	4419      	add	r1, r3
 800a8c2:	68fa      	ldr	r2, [r7, #12]
 800a8c4:	4613      	mov	r3, r2
 800a8c6:	009b      	lsls	r3, r3, #2
 800a8c8:	4413      	add	r3, r2
 800a8ca:	009a      	lsls	r2, r3, #2
 800a8cc:	441a      	add	r2, r3
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	685b      	ldr	r3, [r3, #4]
 800a8d2:	009b      	lsls	r3, r3, #2
 800a8d4:	fbb2 f2f3 	udiv	r2, r2, r3
 800a8d8:	4b0d      	ldr	r3, [pc, #52]	; (800a910 <UART_SetConfig+0x1d0>)
 800a8da:	fba3 0302 	umull	r0, r3, r3, r2
 800a8de:	095b      	lsrs	r3, r3, #5
 800a8e0:	2064      	movs	r0, #100	; 0x64
 800a8e2:	fb00 f303 	mul.w	r3, r0, r3
 800a8e6:	1ad3      	subs	r3, r2, r3
 800a8e8:	011b      	lsls	r3, r3, #4
 800a8ea:	3332      	adds	r3, #50	; 0x32
 800a8ec:	4a08      	ldr	r2, [pc, #32]	; (800a910 <UART_SetConfig+0x1d0>)
 800a8ee:	fba2 2303 	umull	r2, r3, r2, r3
 800a8f2:	095b      	lsrs	r3, r3, #5
 800a8f4:	f003 020f 	and.w	r2, r3, #15
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	681b      	ldr	r3, [r3, #0]
 800a8fc:	440a      	add	r2, r1
 800a8fe:	609a      	str	r2, [r3, #8]
}
 800a900:	bf00      	nop
 800a902:	3710      	adds	r7, #16
 800a904:	46bd      	mov	sp, r7
 800a906:	bd80      	pop	{r7, pc}
 800a908:	40011000 	.word	0x40011000
 800a90c:	40011400 	.word	0x40011400
 800a910:	51eb851f 	.word	0x51eb851f

0800a914 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 800a914:	b084      	sub	sp, #16
 800a916:	b480      	push	{r7}
 800a918:	b085      	sub	sp, #20
 800a91a:	af00      	add	r7, sp, #0
 800a91c:	6078      	str	r0, [r7, #4]
 800a91e:	f107 001c 	add.w	r0, r7, #28
 800a922:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800a926:	2300      	movs	r3, #0
 800a928:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 800a92a:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 800a92c:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800a92e:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 800a930:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 800a932:	431a      	orrs	r2, r3
             Init.BusWide             |\
 800a934:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 800a936:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 800a938:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 800a93a:	431a      	orrs	r2, r3
             Init.ClockDiv
 800a93c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 800a93e:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 800a940:	68fa      	ldr	r2, [r7, #12]
 800a942:	4313      	orrs	r3, r2
 800a944:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	685b      	ldr	r3, [r3, #4]
 800a94a:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 800a94e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800a952:	68fa      	ldr	r2, [r7, #12]
 800a954:	431a      	orrs	r2, r3
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800a95a:	2300      	movs	r3, #0
}
 800a95c:	4618      	mov	r0, r3
 800a95e:	3714      	adds	r7, #20
 800a960:	46bd      	mov	sp, r7
 800a962:	bc80      	pop	{r7}
 800a964:	b004      	add	sp, #16
 800a966:	4770      	bx	lr

0800a968 <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 800a968:	b480      	push	{r7}
 800a96a:	b083      	sub	sp, #12
 800a96c:	af00      	add	r7, sp, #0
 800a96e:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 800a976:	4618      	mov	r0, r3
 800a978:	370c      	adds	r7, #12
 800a97a:	46bd      	mov	sp, r7
 800a97c:	bc80      	pop	{r7}
 800a97e:	4770      	bx	lr

0800a980 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 800a980:	b480      	push	{r7}
 800a982:	b083      	sub	sp, #12
 800a984:	af00      	add	r7, sp, #0
 800a986:	6078      	str	r0, [r7, #4]
 800a988:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 800a98a:	683b      	ldr	r3, [r7, #0]
 800a98c:	681a      	ldr	r2, [r3, #0]
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800a994:	2300      	movs	r3, #0
}
 800a996:	4618      	mov	r0, r3
 800a998:	370c      	adds	r7, #12
 800a99a:	46bd      	mov	sp, r7
 800a99c:	bc80      	pop	{r7}
 800a99e:	4770      	bx	lr

0800a9a0 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 800a9a0:	b580      	push	{r7, lr}
 800a9a2:	b082      	sub	sp, #8
 800a9a4:	af00      	add	r7, sp, #0
 800a9a6:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	2203      	movs	r2, #3
 800a9ac:	601a      	str	r2, [r3, #0]

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 800a9ae:	2002      	movs	r0, #2
 800a9b0:	f7f7 ff6a 	bl	8002888 <HAL_Delay>
  
  return HAL_OK;
 800a9b4:	2300      	movs	r3, #0
}
 800a9b6:	4618      	mov	r0, r3
 800a9b8:	3708      	adds	r7, #8
 800a9ba:	46bd      	mov	sp, r7
 800a9bc:	bd80      	pop	{r7, pc}

0800a9be <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 800a9be:	b480      	push	{r7}
 800a9c0:	b083      	sub	sp, #12
 800a9c2:	af00      	add	r7, sp, #0
 800a9c4:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 800a9c6:	687b      	ldr	r3, [r7, #4]
 800a9c8:	681b      	ldr	r3, [r3, #0]
 800a9ca:	f003 0303 	and.w	r3, r3, #3
}
 800a9ce:	4618      	mov	r0, r3
 800a9d0:	370c      	adds	r7, #12
 800a9d2:	46bd      	mov	sp, r7
 800a9d4:	bc80      	pop	{r7}
 800a9d6:	4770      	bx	lr

0800a9d8 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 800a9d8:	b480      	push	{r7}
 800a9da:	b085      	sub	sp, #20
 800a9dc:	af00      	add	r7, sp, #0
 800a9de:	6078      	str	r0, [r7, #4]
 800a9e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800a9e2:	2300      	movs	r3, #0
 800a9e4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 800a9e6:	683b      	ldr	r3, [r7, #0]
 800a9e8:	681a      	ldr	r2, [r3, #0]
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800a9ee:	683b      	ldr	r3, [r7, #0]
 800a9f0:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800a9f2:	683b      	ldr	r3, [r7, #0]
 800a9f4:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800a9f6:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800a9f8:	683b      	ldr	r3, [r7, #0]
 800a9fa:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800a9fc:	431a      	orrs	r2, r3
                       Command->CPSM);
 800a9fe:	683b      	ldr	r3, [r7, #0]
 800aa00:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800aa02:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800aa04:	68fa      	ldr	r2, [r7, #12]
 800aa06:	4313      	orrs	r3, r2
 800aa08:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	68db      	ldr	r3, [r3, #12]
 800aa0e:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800aa12:	f023 030f 	bic.w	r3, r3, #15
 800aa16:	68fa      	ldr	r2, [r7, #12]
 800aa18:	431a      	orrs	r2, r3
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800aa1e:	2300      	movs	r3, #0
}
 800aa20:	4618      	mov	r0, r3
 800aa22:	3714      	adds	r7, #20
 800aa24:	46bd      	mov	sp, r7
 800aa26:	bc80      	pop	{r7}
 800aa28:	4770      	bx	lr

0800aa2a <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 800aa2a:	b480      	push	{r7}
 800aa2c:	b083      	sub	sp, #12
 800aa2e:	af00      	add	r7, sp, #0
 800aa30:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	691b      	ldr	r3, [r3, #16]
 800aa36:	b2db      	uxtb	r3, r3
}
 800aa38:	4618      	mov	r0, r3
 800aa3a:	370c      	adds	r7, #12
 800aa3c:	46bd      	mov	sp, r7
 800aa3e:	bc80      	pop	{r7}
 800aa40:	4770      	bx	lr

0800aa42 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 800aa42:	b480      	push	{r7}
 800aa44:	b085      	sub	sp, #20
 800aa46:	af00      	add	r7, sp, #0
 800aa48:	6078      	str	r0, [r7, #4]
 800aa4a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	3314      	adds	r3, #20
 800aa50:	461a      	mov	r2, r3
 800aa52:	683b      	ldr	r3, [r7, #0]
 800aa54:	4413      	add	r3, r2
 800aa56:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 800aa58:	68fb      	ldr	r3, [r7, #12]
 800aa5a:	681b      	ldr	r3, [r3, #0]
}  
 800aa5c:	4618      	mov	r0, r3
 800aa5e:	3714      	adds	r7, #20
 800aa60:	46bd      	mov	sp, r7
 800aa62:	bc80      	pop	{r7}
 800aa64:	4770      	bx	lr

0800aa66 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 800aa66:	b480      	push	{r7}
 800aa68:	b085      	sub	sp, #20
 800aa6a:	af00      	add	r7, sp, #0
 800aa6c:	6078      	str	r0, [r7, #4]
 800aa6e:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800aa70:	2300      	movs	r3, #0
 800aa72:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 800aa74:	683b      	ldr	r3, [r7, #0]
 800aa76:	681a      	ldr	r2, [r3, #0]
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 800aa7c:	683b      	ldr	r3, [r7, #0]
 800aa7e:	685a      	ldr	r2, [r3, #4]
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800aa84:	683b      	ldr	r3, [r7, #0]
 800aa86:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 800aa88:	683b      	ldr	r3, [r7, #0]
 800aa8a:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800aa8c:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800aa8e:	683b      	ldr	r3, [r7, #0]
 800aa90:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800aa92:	431a      	orrs	r2, r3
                       Data->DPSM);
 800aa94:	683b      	ldr	r3, [r7, #0]
 800aa96:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 800aa98:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800aa9a:	68fa      	ldr	r2, [r7, #12]
 800aa9c:	4313      	orrs	r3, r2
 800aa9e:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aaa4:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 800aaa8:	68fb      	ldr	r3, [r7, #12]
 800aaaa:	431a      	orrs	r2, r3
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800aab0:	2300      	movs	r3, #0

}
 800aab2:	4618      	mov	r0, r3
 800aab4:	3714      	adds	r7, #20
 800aab6:	46bd      	mov	sp, r7
 800aab8:	bc80      	pop	{r7}
 800aaba:	4770      	bx	lr

0800aabc <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Lenght command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 800aabc:	b580      	push	{r7, lr}
 800aabe:	b088      	sub	sp, #32
 800aac0:	af00      	add	r7, sp, #0
 800aac2:	6078      	str	r0, [r7, #4]
 800aac4:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800aac6:	683b      	ldr	r3, [r7, #0]
 800aac8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800aaca:	2310      	movs	r3, #16
 800aacc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800aace:	2340      	movs	r3, #64	; 0x40
 800aad0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800aad2:	2300      	movs	r3, #0
 800aad4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800aad6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800aada:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800aadc:	f107 0308 	add.w	r3, r7, #8
 800aae0:	4619      	mov	r1, r3
 800aae2:	6878      	ldr	r0, [r7, #4]
 800aae4:	f7ff ff78 	bl	800a9d8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 800aae8:	f241 3288 	movw	r2, #5000	; 0x1388
 800aaec:	2110      	movs	r1, #16
 800aaee:	6878      	ldr	r0, [r7, #4]
 800aaf0:	f000 fa40 	bl	800af74 <SDMMC_GetCmdResp1>
 800aaf4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800aaf6:	69fb      	ldr	r3, [r7, #28]
}
 800aaf8:	4618      	mov	r0, r3
 800aafa:	3720      	adds	r7, #32
 800aafc:	46bd      	mov	sp, r7
 800aafe:	bd80      	pop	{r7, pc}

0800ab00 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800ab00:	b580      	push	{r7, lr}
 800ab02:	b088      	sub	sp, #32
 800ab04:	af00      	add	r7, sp, #0
 800ab06:	6078      	str	r0, [r7, #4]
 800ab08:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800ab0a:	683b      	ldr	r3, [r7, #0]
 800ab0c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800ab0e:	2311      	movs	r3, #17
 800ab10:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800ab12:	2340      	movs	r3, #64	; 0x40
 800ab14:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800ab16:	2300      	movs	r3, #0
 800ab18:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800ab1a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ab1e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800ab20:	f107 0308 	add.w	r3, r7, #8
 800ab24:	4619      	mov	r1, r3
 800ab26:	6878      	ldr	r0, [r7, #4]
 800ab28:	f7ff ff56 	bl	800a9d8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800ab2c:	f241 3288 	movw	r2, #5000	; 0x1388
 800ab30:	2111      	movs	r1, #17
 800ab32:	6878      	ldr	r0, [r7, #4]
 800ab34:	f000 fa1e 	bl	800af74 <SDMMC_GetCmdResp1>
 800ab38:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ab3a:	69fb      	ldr	r3, [r7, #28]
}
 800ab3c:	4618      	mov	r0, r3
 800ab3e:	3720      	adds	r7, #32
 800ab40:	46bd      	mov	sp, r7
 800ab42:	bd80      	pop	{r7, pc}

0800ab44 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800ab44:	b580      	push	{r7, lr}
 800ab46:	b088      	sub	sp, #32
 800ab48:	af00      	add	r7, sp, #0
 800ab4a:	6078      	str	r0, [r7, #4]
 800ab4c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800ab4e:	683b      	ldr	r3, [r7, #0]
 800ab50:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800ab52:	2312      	movs	r3, #18
 800ab54:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800ab56:	2340      	movs	r3, #64	; 0x40
 800ab58:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800ab5a:	2300      	movs	r3, #0
 800ab5c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800ab5e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ab62:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800ab64:	f107 0308 	add.w	r3, r7, #8
 800ab68:	4619      	mov	r1, r3
 800ab6a:	6878      	ldr	r0, [r7, #4]
 800ab6c:	f7ff ff34 	bl	800a9d8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800ab70:	f241 3288 	movw	r2, #5000	; 0x1388
 800ab74:	2112      	movs	r1, #18
 800ab76:	6878      	ldr	r0, [r7, #4]
 800ab78:	f000 f9fc 	bl	800af74 <SDMMC_GetCmdResp1>
 800ab7c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ab7e:	69fb      	ldr	r3, [r7, #28]
}
 800ab80:	4618      	mov	r0, r3
 800ab82:	3720      	adds	r7, #32
 800ab84:	46bd      	mov	sp, r7
 800ab86:	bd80      	pop	{r7, pc}

0800ab88 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800ab88:	b580      	push	{r7, lr}
 800ab8a:	b088      	sub	sp, #32
 800ab8c:	af00      	add	r7, sp, #0
 800ab8e:	6078      	str	r0, [r7, #4]
 800ab90:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800ab92:	683b      	ldr	r3, [r7, #0]
 800ab94:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800ab96:	2318      	movs	r3, #24
 800ab98:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800ab9a:	2340      	movs	r3, #64	; 0x40
 800ab9c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800ab9e:	2300      	movs	r3, #0
 800aba0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800aba2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800aba6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800aba8:	f107 0308 	add.w	r3, r7, #8
 800abac:	4619      	mov	r1, r3
 800abae:	6878      	ldr	r0, [r7, #4]
 800abb0:	f7ff ff12 	bl	800a9d8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800abb4:	f241 3288 	movw	r2, #5000	; 0x1388
 800abb8:	2118      	movs	r1, #24
 800abba:	6878      	ldr	r0, [r7, #4]
 800abbc:	f000 f9da 	bl	800af74 <SDMMC_GetCmdResp1>
 800abc0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800abc2:	69fb      	ldr	r3, [r7, #28]
}
 800abc4:	4618      	mov	r0, r3
 800abc6:	3720      	adds	r7, #32
 800abc8:	46bd      	mov	sp, r7
 800abca:	bd80      	pop	{r7, pc}

0800abcc <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800abcc:	b580      	push	{r7, lr}
 800abce:	b088      	sub	sp, #32
 800abd0:	af00      	add	r7, sp, #0
 800abd2:	6078      	str	r0, [r7, #4]
 800abd4:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800abd6:	683b      	ldr	r3, [r7, #0]
 800abd8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800abda:	2319      	movs	r3, #25
 800abdc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800abde:	2340      	movs	r3, #64	; 0x40
 800abe0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800abe2:	2300      	movs	r3, #0
 800abe4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800abe6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800abea:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800abec:	f107 0308 	add.w	r3, r7, #8
 800abf0:	4619      	mov	r1, r3
 800abf2:	6878      	ldr	r0, [r7, #4]
 800abf4:	f7ff fef0 	bl	800a9d8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800abf8:	f241 3288 	movw	r2, #5000	; 0x1388
 800abfc:	2119      	movs	r1, #25
 800abfe:	6878      	ldr	r0, [r7, #4]
 800ac00:	f000 f9b8 	bl	800af74 <SDMMC_GetCmdResp1>
 800ac04:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ac06:	69fb      	ldr	r3, [r7, #28]
}
 800ac08:	4618      	mov	r0, r3
 800ac0a:	3720      	adds	r7, #32
 800ac0c:	46bd      	mov	sp, r7
 800ac0e:	bd80      	pop	{r7, pc}

0800ac10 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 800ac10:	b580      	push	{r7, lr}
 800ac12:	b088      	sub	sp, #32
 800ac14:	af00      	add	r7, sp, #0
 800ac16:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800ac18:	2300      	movs	r3, #0
 800ac1a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800ac1c:	230c      	movs	r3, #12
 800ac1e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800ac20:	2340      	movs	r3, #64	; 0x40
 800ac22:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800ac24:	2300      	movs	r3, #0
 800ac26:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800ac28:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ac2c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800ac2e:	f107 0308 	add.w	r3, r7, #8
 800ac32:	4619      	mov	r1, r3
 800ac34:	6878      	ldr	r0, [r7, #4]
 800ac36:	f7ff fecf 	bl	800a9d8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 800ac3a:	4a05      	ldr	r2, [pc, #20]	; (800ac50 <SDMMC_CmdStopTransfer+0x40>)
 800ac3c:	210c      	movs	r1, #12
 800ac3e:	6878      	ldr	r0, [r7, #4]
 800ac40:	f000 f998 	bl	800af74 <SDMMC_GetCmdResp1>
 800ac44:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ac46:	69fb      	ldr	r3, [r7, #28]
}
 800ac48:	4618      	mov	r0, r3
 800ac4a:	3720      	adds	r7, #32
 800ac4c:	46bd      	mov	sp, r7
 800ac4e:	bd80      	pop	{r7, pc}
 800ac50:	05f5e100 	.word	0x05f5e100

0800ac54 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 800ac54:	b580      	push	{r7, lr}
 800ac56:	b08a      	sub	sp, #40	; 0x28
 800ac58:	af00      	add	r7, sp, #0
 800ac5a:	60f8      	str	r0, [r7, #12]
 800ac5c:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800ac60:	683b      	ldr	r3, [r7, #0]
 800ac62:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800ac64:	2307      	movs	r3, #7
 800ac66:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800ac68:	2340      	movs	r3, #64	; 0x40
 800ac6a:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800ac6c:	2300      	movs	r3, #0
 800ac6e:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800ac70:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ac74:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800ac76:	f107 0310 	add.w	r3, r7, #16
 800ac7a:	4619      	mov	r1, r3
 800ac7c:	68f8      	ldr	r0, [r7, #12]
 800ac7e:	f7ff feab 	bl	800a9d8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 800ac82:	f241 3288 	movw	r2, #5000	; 0x1388
 800ac86:	2107      	movs	r1, #7
 800ac88:	68f8      	ldr	r0, [r7, #12]
 800ac8a:	f000 f973 	bl	800af74 <SDMMC_GetCmdResp1>
 800ac8e:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 800ac90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800ac92:	4618      	mov	r0, r3
 800ac94:	3728      	adds	r7, #40	; 0x28
 800ac96:	46bd      	mov	sp, r7
 800ac98:	bd80      	pop	{r7, pc}

0800ac9a <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 800ac9a:	b580      	push	{r7, lr}
 800ac9c:	b088      	sub	sp, #32
 800ac9e:	af00      	add	r7, sp, #0
 800aca0:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800aca2:	2300      	movs	r3, #0
 800aca4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800aca6:	2300      	movs	r3, #0
 800aca8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 800acaa:	2300      	movs	r3, #0
 800acac:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800acae:	2300      	movs	r3, #0
 800acb0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800acb2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800acb6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800acb8:	f107 0308 	add.w	r3, r7, #8
 800acbc:	4619      	mov	r1, r3
 800acbe:	6878      	ldr	r0, [r7, #4]
 800acc0:	f7ff fe8a 	bl	800a9d8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 800acc4:	6878      	ldr	r0, [r7, #4]
 800acc6:	f000 f92d 	bl	800af24 <SDMMC_GetCmdError>
 800acca:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800accc:	69fb      	ldr	r3, [r7, #28]
}
 800acce:	4618      	mov	r0, r3
 800acd0:	3720      	adds	r7, #32
 800acd2:	46bd      	mov	sp, r7
 800acd4:	bd80      	pop	{r7, pc}

0800acd6 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 800acd6:	b580      	push	{r7, lr}
 800acd8:	b088      	sub	sp, #32
 800acda:	af00      	add	r7, sp, #0
 800acdc:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800acde:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 800ace2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800ace4:	2308      	movs	r3, #8
 800ace6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800ace8:	2340      	movs	r3, #64	; 0x40
 800acea:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800acec:	2300      	movs	r3, #0
 800acee:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800acf0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800acf4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800acf6:	f107 0308 	add.w	r3, r7, #8
 800acfa:	4619      	mov	r1, r3
 800acfc:	6878      	ldr	r0, [r7, #4]
 800acfe:	f7ff fe6b 	bl	800a9d8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 800ad02:	6878      	ldr	r0, [r7, #4]
 800ad04:	f000 fb16 	bl	800b334 <SDMMC_GetCmdResp7>
 800ad08:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ad0a:	69fb      	ldr	r3, [r7, #28]
}
 800ad0c:	4618      	mov	r0, r3
 800ad0e:	3720      	adds	r7, #32
 800ad10:	46bd      	mov	sp, r7
 800ad12:	bd80      	pop	{r7, pc}

0800ad14 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800ad14:	b580      	push	{r7, lr}
 800ad16:	b088      	sub	sp, #32
 800ad18:	af00      	add	r7, sp, #0
 800ad1a:	6078      	str	r0, [r7, #4]
 800ad1c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800ad1e:	683b      	ldr	r3, [r7, #0]
 800ad20:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800ad22:	2337      	movs	r3, #55	; 0x37
 800ad24:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800ad26:	2340      	movs	r3, #64	; 0x40
 800ad28:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800ad2a:	2300      	movs	r3, #0
 800ad2c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800ad2e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ad32:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800ad34:	f107 0308 	add.w	r3, r7, #8
 800ad38:	4619      	mov	r1, r3
 800ad3a:	6878      	ldr	r0, [r7, #4]
 800ad3c:	f7ff fe4c 	bl	800a9d8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 800ad40:	f241 3288 	movw	r2, #5000	; 0x1388
 800ad44:	2137      	movs	r1, #55	; 0x37
 800ad46:	6878      	ldr	r0, [r7, #4]
 800ad48:	f000 f914 	bl	800af74 <SDMMC_GetCmdResp1>
 800ad4c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ad4e:	69fb      	ldr	r3, [r7, #28]
}
 800ad50:	4618      	mov	r0, r3
 800ad52:	3720      	adds	r7, #32
 800ad54:	46bd      	mov	sp, r7
 800ad56:	bd80      	pop	{r7, pc}

0800ad58 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800ad58:	b580      	push	{r7, lr}
 800ad5a:	b088      	sub	sp, #32
 800ad5c:	af00      	add	r7, sp, #0
 800ad5e:	6078      	str	r0, [r7, #4]
 800ad60:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800ad62:	683b      	ldr	r3, [r7, #0]
 800ad64:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800ad68:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ad6c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800ad6e:	2329      	movs	r3, #41	; 0x29
 800ad70:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800ad72:	2340      	movs	r3, #64	; 0x40
 800ad74:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800ad76:	2300      	movs	r3, #0
 800ad78:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800ad7a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ad7e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800ad80:	f107 0308 	add.w	r3, r7, #8
 800ad84:	4619      	mov	r1, r3
 800ad86:	6878      	ldr	r0, [r7, #4]
 800ad88:	f7ff fe26 	bl	800a9d8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 800ad8c:	6878      	ldr	r0, [r7, #4]
 800ad8e:	f000 fa23 	bl	800b1d8 <SDMMC_GetCmdResp3>
 800ad92:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ad94:	69fb      	ldr	r3, [r7, #28]
}
 800ad96:	4618      	mov	r0, r3
 800ad98:	3720      	adds	r7, #32
 800ad9a:	46bd      	mov	sp, r7
 800ad9c:	bd80      	pop	{r7, pc}

0800ad9e <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 800ad9e:	b580      	push	{r7, lr}
 800ada0:	b088      	sub	sp, #32
 800ada2:	af00      	add	r7, sp, #0
 800ada4:	6078      	str	r0, [r7, #4]
 800ada6:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 800ada8:	683b      	ldr	r3, [r7, #0]
 800adaa:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 800adac:	2306      	movs	r3, #6
 800adae:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800adb0:	2340      	movs	r3, #64	; 0x40
 800adb2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800adb4:	2300      	movs	r3, #0
 800adb6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800adb8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800adbc:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800adbe:	f107 0308 	add.w	r3, r7, #8
 800adc2:	4619      	mov	r1, r3
 800adc4:	6878      	ldr	r0, [r7, #4]
 800adc6:	f7ff fe07 	bl	800a9d8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 800adca:	f241 3288 	movw	r2, #5000	; 0x1388
 800adce:	2106      	movs	r1, #6
 800add0:	6878      	ldr	r0, [r7, #4]
 800add2:	f000 f8cf 	bl	800af74 <SDMMC_GetCmdResp1>
 800add6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800add8:	69fb      	ldr	r3, [r7, #28]
}
 800adda:	4618      	mov	r0, r3
 800addc:	3720      	adds	r7, #32
 800adde:	46bd      	mov	sp, r7
 800ade0:	bd80      	pop	{r7, pc}

0800ade2 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 800ade2:	b580      	push	{r7, lr}
 800ade4:	b088      	sub	sp, #32
 800ade6:	af00      	add	r7, sp, #0
 800ade8:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 800adea:	2300      	movs	r3, #0
 800adec:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800adee:	2333      	movs	r3, #51	; 0x33
 800adf0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800adf2:	2340      	movs	r3, #64	; 0x40
 800adf4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800adf6:	2300      	movs	r3, #0
 800adf8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800adfa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800adfe:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800ae00:	f107 0308 	add.w	r3, r7, #8
 800ae04:	4619      	mov	r1, r3
 800ae06:	6878      	ldr	r0, [r7, #4]
 800ae08:	f7ff fde6 	bl	800a9d8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 800ae0c:	f241 3288 	movw	r2, #5000	; 0x1388
 800ae10:	2133      	movs	r1, #51	; 0x33
 800ae12:	6878      	ldr	r0, [r7, #4]
 800ae14:	f000 f8ae 	bl	800af74 <SDMMC_GetCmdResp1>
 800ae18:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ae1a:	69fb      	ldr	r3, [r7, #28]
}
 800ae1c:	4618      	mov	r0, r3
 800ae1e:	3720      	adds	r7, #32
 800ae20:	46bd      	mov	sp, r7
 800ae22:	bd80      	pop	{r7, pc}

0800ae24 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 800ae24:	b580      	push	{r7, lr}
 800ae26:	b088      	sub	sp, #32
 800ae28:	af00      	add	r7, sp, #0
 800ae2a:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800ae2c:	2300      	movs	r3, #0
 800ae2e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800ae30:	2302      	movs	r3, #2
 800ae32:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800ae34:	23c0      	movs	r3, #192	; 0xc0
 800ae36:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800ae38:	2300      	movs	r3, #0
 800ae3a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800ae3c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ae40:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800ae42:	f107 0308 	add.w	r3, r7, #8
 800ae46:	4619      	mov	r1, r3
 800ae48:	6878      	ldr	r0, [r7, #4]
 800ae4a:	f7ff fdc5 	bl	800a9d8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800ae4e:	6878      	ldr	r0, [r7, #4]
 800ae50:	f000 f97c 	bl	800b14c <SDMMC_GetCmdResp2>
 800ae54:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ae56:	69fb      	ldr	r3, [r7, #28]
}
 800ae58:	4618      	mov	r0, r3
 800ae5a:	3720      	adds	r7, #32
 800ae5c:	46bd      	mov	sp, r7
 800ae5e:	bd80      	pop	{r7, pc}

0800ae60 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800ae60:	b580      	push	{r7, lr}
 800ae62:	b088      	sub	sp, #32
 800ae64:	af00      	add	r7, sp, #0
 800ae66:	6078      	str	r0, [r7, #4]
 800ae68:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800ae6a:	683b      	ldr	r3, [r7, #0]
 800ae6c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800ae6e:	2309      	movs	r3, #9
 800ae70:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800ae72:	23c0      	movs	r3, #192	; 0xc0
 800ae74:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800ae76:	2300      	movs	r3, #0
 800ae78:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800ae7a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ae7e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800ae80:	f107 0308 	add.w	r3, r7, #8
 800ae84:	4619      	mov	r1, r3
 800ae86:	6878      	ldr	r0, [r7, #4]
 800ae88:	f7ff fda6 	bl	800a9d8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800ae8c:	6878      	ldr	r0, [r7, #4]
 800ae8e:	f000 f95d 	bl	800b14c <SDMMC_GetCmdResp2>
 800ae92:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ae94:	69fb      	ldr	r3, [r7, #28]
}
 800ae96:	4618      	mov	r0, r3
 800ae98:	3720      	adds	r7, #32
 800ae9a:	46bd      	mov	sp, r7
 800ae9c:	bd80      	pop	{r7, pc}

0800ae9e <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 800ae9e:	b580      	push	{r7, lr}
 800aea0:	b088      	sub	sp, #32
 800aea2:	af00      	add	r7, sp, #0
 800aea4:	6078      	str	r0, [r7, #4]
 800aea6:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800aea8:	2300      	movs	r3, #0
 800aeaa:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800aeac:	2303      	movs	r3, #3
 800aeae:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800aeb0:	2340      	movs	r3, #64	; 0x40
 800aeb2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800aeb4:	2300      	movs	r3, #0
 800aeb6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800aeb8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800aebc:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800aebe:	f107 0308 	add.w	r3, r7, #8
 800aec2:	4619      	mov	r1, r3
 800aec4:	6878      	ldr	r0, [r7, #4]
 800aec6:	f7ff fd87 	bl	800a9d8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800aeca:	683a      	ldr	r2, [r7, #0]
 800aecc:	2103      	movs	r1, #3
 800aece:	6878      	ldr	r0, [r7, #4]
 800aed0:	f000 f9bc 	bl	800b24c <SDMMC_GetCmdResp6>
 800aed4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800aed6:	69fb      	ldr	r3, [r7, #28]
}
 800aed8:	4618      	mov	r0, r3
 800aeda:	3720      	adds	r7, #32
 800aedc:	46bd      	mov	sp, r7
 800aede:	bd80      	pop	{r7, pc}

0800aee0 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800aee0:	b580      	push	{r7, lr}
 800aee2:	b088      	sub	sp, #32
 800aee4:	af00      	add	r7, sp, #0
 800aee6:	6078      	str	r0, [r7, #4]
 800aee8:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 800aeea:	683b      	ldr	r3, [r7, #0]
 800aeec:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800aeee:	230d      	movs	r3, #13
 800aef0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800aef2:	2340      	movs	r3, #64	; 0x40
 800aef4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800aef6:	2300      	movs	r3, #0
 800aef8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800aefa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800aefe:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800af00:	f107 0308 	add.w	r3, r7, #8
 800af04:	4619      	mov	r1, r3
 800af06:	6878      	ldr	r0, [r7, #4]
 800af08:	f7ff fd66 	bl	800a9d8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 800af0c:	f241 3288 	movw	r2, #5000	; 0x1388
 800af10:	210d      	movs	r1, #13
 800af12:	6878      	ldr	r0, [r7, #4]
 800af14:	f000 f82e 	bl	800af74 <SDMMC_GetCmdResp1>
 800af18:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800af1a:	69fb      	ldr	r3, [r7, #28]
}
 800af1c:	4618      	mov	r0, r3
 800af1e:	3720      	adds	r7, #32
 800af20:	46bd      	mov	sp, r7
 800af22:	bd80      	pop	{r7, pc}

0800af24 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 800af24:	b490      	push	{r4, r7}
 800af26:	b082      	sub	sp, #8
 800af28:	af00      	add	r7, sp, #0
 800af2a:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800af2c:	4b0f      	ldr	r3, [pc, #60]	; (800af6c <SDMMC_GetCmdError+0x48>)
 800af2e:	681b      	ldr	r3, [r3, #0]
 800af30:	4a0f      	ldr	r2, [pc, #60]	; (800af70 <SDMMC_GetCmdError+0x4c>)
 800af32:	fba2 2303 	umull	r2, r3, r2, r3
 800af36:	0a5b      	lsrs	r3, r3, #9
 800af38:	f241 3288 	movw	r2, #5000	; 0x1388
 800af3c:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800af40:	4623      	mov	r3, r4
 800af42:	1e5c      	subs	r4, r3, #1
 800af44:	2b00      	cmp	r3, #0
 800af46:	d102      	bne.n	800af4e <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800af48:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800af4c:	e009      	b.n	800af62 <SDMMC_GetCmdError+0x3e>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800af52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800af56:	2b00      	cmp	r3, #0
 800af58:	d0f2      	beq.n	800af40 <SDMMC_GetCmdError+0x1c>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	22c5      	movs	r2, #197	; 0xc5
 800af5e:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 800af60:	2300      	movs	r3, #0
}
 800af62:	4618      	mov	r0, r3
 800af64:	3708      	adds	r7, #8
 800af66:	46bd      	mov	sp, r7
 800af68:	bc90      	pop	{r4, r7}
 800af6a:	4770      	bx	lr
 800af6c:	20000004 	.word	0x20000004
 800af70:	10624dd3 	.word	0x10624dd3

0800af74 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 800af74:	b590      	push	{r4, r7, lr}
 800af76:	b087      	sub	sp, #28
 800af78:	af00      	add	r7, sp, #0
 800af7a:	60f8      	str	r0, [r7, #12]
 800af7c:	460b      	mov	r3, r1
 800af7e:	607a      	str	r2, [r7, #4]
 800af80:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800af82:	4b6f      	ldr	r3, [pc, #444]	; (800b140 <SDMMC_GetCmdResp1+0x1cc>)
 800af84:	681b      	ldr	r3, [r3, #0]
 800af86:	4a6f      	ldr	r2, [pc, #444]	; (800b144 <SDMMC_GetCmdResp1+0x1d0>)
 800af88:	fba2 2303 	umull	r2, r3, r2, r3
 800af8c:	0a5b      	lsrs	r3, r3, #9
 800af8e:	687a      	ldr	r2, [r7, #4]
 800af90:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800af94:	4623      	mov	r3, r4
 800af96:	1e5c      	subs	r4, r3, #1
 800af98:	2b00      	cmp	r3, #0
 800af9a:	d102      	bne.n	800afa2 <SDMMC_GetCmdResp1+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800af9c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800afa0:	e0c9      	b.n	800b136 <SDMMC_GetCmdResp1+0x1c2>
    }
    sta_reg = SDIOx->STA;
 800afa2:	68fb      	ldr	r3, [r7, #12]
 800afa4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800afa6:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800afa8:	697b      	ldr	r3, [r7, #20]
 800afaa:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800afae:	2b00      	cmp	r3, #0
 800afb0:	d0f0      	beq.n	800af94 <SDMMC_GetCmdResp1+0x20>
 800afb2:	697b      	ldr	r3, [r7, #20]
 800afb4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800afb8:	2b00      	cmp	r3, #0
 800afba:	d1eb      	bne.n	800af94 <SDMMC_GetCmdResp1+0x20>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800afbc:	68fb      	ldr	r3, [r7, #12]
 800afbe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800afc0:	f003 0304 	and.w	r3, r3, #4
 800afc4:	2b00      	cmp	r3, #0
 800afc6:	d004      	beq.n	800afd2 <SDMMC_GetCmdResp1+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800afc8:	68fb      	ldr	r3, [r7, #12]
 800afca:	2204      	movs	r2, #4
 800afcc:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800afce:	2304      	movs	r3, #4
 800afd0:	e0b1      	b.n	800b136 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800afd2:	68fb      	ldr	r3, [r7, #12]
 800afd4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800afd6:	f003 0301 	and.w	r3, r3, #1
 800afda:	2b00      	cmp	r3, #0
 800afdc:	d004      	beq.n	800afe8 <SDMMC_GetCmdResp1+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800afde:	68fb      	ldr	r3, [r7, #12]
 800afe0:	2201      	movs	r2, #1
 800afe2:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800afe4:	2301      	movs	r3, #1
 800afe6:	e0a6      	b.n	800b136 <SDMMC_GetCmdResp1+0x1c2>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800afe8:	68fb      	ldr	r3, [r7, #12]
 800afea:	22c5      	movs	r2, #197	; 0xc5
 800afec:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800afee:	68f8      	ldr	r0, [r7, #12]
 800aff0:	f7ff fd1b 	bl	800aa2a <SDIO_GetCommandResponse>
 800aff4:	4603      	mov	r3, r0
 800aff6:	461a      	mov	r2, r3
 800aff8:	7afb      	ldrb	r3, [r7, #11]
 800affa:	4293      	cmp	r3, r2
 800affc:	d001      	beq.n	800b002 <SDMMC_GetCmdResp1+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800affe:	2301      	movs	r3, #1
 800b000:	e099      	b.n	800b136 <SDMMC_GetCmdResp1+0x1c2>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800b002:	2100      	movs	r1, #0
 800b004:	68f8      	ldr	r0, [r7, #12]
 800b006:	f7ff fd1c 	bl	800aa42 <SDIO_GetResponse>
 800b00a:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800b00c:	693a      	ldr	r2, [r7, #16]
 800b00e:	4b4e      	ldr	r3, [pc, #312]	; (800b148 <SDMMC_GetCmdResp1+0x1d4>)
 800b010:	4013      	ands	r3, r2
 800b012:	2b00      	cmp	r3, #0
 800b014:	d101      	bne.n	800b01a <SDMMC_GetCmdResp1+0xa6>
  {
    return SDMMC_ERROR_NONE;
 800b016:	2300      	movs	r3, #0
 800b018:	e08d      	b.n	800b136 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800b01a:	693b      	ldr	r3, [r7, #16]
 800b01c:	2b00      	cmp	r3, #0
 800b01e:	da02      	bge.n	800b026 <SDMMC_GetCmdResp1+0xb2>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800b020:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800b024:	e087      	b.n	800b136 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800b026:	693b      	ldr	r3, [r7, #16]
 800b028:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800b02c:	2b00      	cmp	r3, #0
 800b02e:	d001      	beq.n	800b034 <SDMMC_GetCmdResp1+0xc0>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800b030:	2340      	movs	r3, #64	; 0x40
 800b032:	e080      	b.n	800b136 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800b034:	693b      	ldr	r3, [r7, #16]
 800b036:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800b03a:	2b00      	cmp	r3, #0
 800b03c:	d001      	beq.n	800b042 <SDMMC_GetCmdResp1+0xce>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800b03e:	2380      	movs	r3, #128	; 0x80
 800b040:	e079      	b.n	800b136 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800b042:	693b      	ldr	r3, [r7, #16]
 800b044:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b048:	2b00      	cmp	r3, #0
 800b04a:	d002      	beq.n	800b052 <SDMMC_GetCmdResp1+0xde>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800b04c:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b050:	e071      	b.n	800b136 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800b052:	693b      	ldr	r3, [r7, #16]
 800b054:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b058:	2b00      	cmp	r3, #0
 800b05a:	d002      	beq.n	800b062 <SDMMC_GetCmdResp1+0xee>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800b05c:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b060:	e069      	b.n	800b136 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800b062:	693b      	ldr	r3, [r7, #16]
 800b064:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800b068:	2b00      	cmp	r3, #0
 800b06a:	d002      	beq.n	800b072 <SDMMC_GetCmdResp1+0xfe>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800b06c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b070:	e061      	b.n	800b136 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800b072:	693b      	ldr	r3, [r7, #16]
 800b074:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800b078:	2b00      	cmp	r3, #0
 800b07a:	d002      	beq.n	800b082 <SDMMC_GetCmdResp1+0x10e>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800b07c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800b080:	e059      	b.n	800b136 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800b082:	693b      	ldr	r3, [r7, #16]
 800b084:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800b088:	2b00      	cmp	r3, #0
 800b08a:	d002      	beq.n	800b092 <SDMMC_GetCmdResp1+0x11e>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800b08c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b090:	e051      	b.n	800b136 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800b092:	693b      	ldr	r3, [r7, #16]
 800b094:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b098:	2b00      	cmp	r3, #0
 800b09a:	d002      	beq.n	800b0a2 <SDMMC_GetCmdResp1+0x12e>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800b09c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800b0a0:	e049      	b.n	800b136 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800b0a2:	693b      	ldr	r3, [r7, #16]
 800b0a4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800b0a8:	2b00      	cmp	r3, #0
 800b0aa:	d002      	beq.n	800b0b2 <SDMMC_GetCmdResp1+0x13e>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800b0ac:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800b0b0:	e041      	b.n	800b136 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800b0b2:	693b      	ldr	r3, [r7, #16]
 800b0b4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800b0b8:	2b00      	cmp	r3, #0
 800b0ba:	d002      	beq.n	800b0c2 <SDMMC_GetCmdResp1+0x14e>
  {
    return SDMMC_ERROR_CC_ERR;
 800b0bc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b0c0:	e039      	b.n	800b136 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800b0c2:	693b      	ldr	r3, [r7, #16]
 800b0c4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800b0c8:	2b00      	cmp	r3, #0
 800b0ca:	d002      	beq.n	800b0d2 <SDMMC_GetCmdResp1+0x15e>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800b0cc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800b0d0:	e031      	b.n	800b136 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800b0d2:	693b      	ldr	r3, [r7, #16]
 800b0d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b0d8:	2b00      	cmp	r3, #0
 800b0da:	d002      	beq.n	800b0e2 <SDMMC_GetCmdResp1+0x16e>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800b0dc:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800b0e0:	e029      	b.n	800b136 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800b0e2:	693b      	ldr	r3, [r7, #16]
 800b0e4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b0e8:	2b00      	cmp	r3, #0
 800b0ea:	d002      	beq.n	800b0f2 <SDMMC_GetCmdResp1+0x17e>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800b0ec:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800b0f0:	e021      	b.n	800b136 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800b0f2:	693b      	ldr	r3, [r7, #16]
 800b0f4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b0f8:	2b00      	cmp	r3, #0
 800b0fa:	d002      	beq.n	800b102 <SDMMC_GetCmdResp1+0x18e>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800b0fc:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800b100:	e019      	b.n	800b136 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800b102:	693b      	ldr	r3, [r7, #16]
 800b104:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b108:	2b00      	cmp	r3, #0
 800b10a:	d002      	beq.n	800b112 <SDMMC_GetCmdResp1+0x19e>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800b10c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800b110:	e011      	b.n	800b136 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800b112:	693b      	ldr	r3, [r7, #16]
 800b114:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800b118:	2b00      	cmp	r3, #0
 800b11a:	d002      	beq.n	800b122 <SDMMC_GetCmdResp1+0x1ae>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800b11c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800b120:	e009      	b.n	800b136 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800b122:	693b      	ldr	r3, [r7, #16]
 800b124:	f003 0308 	and.w	r3, r3, #8
 800b128:	2b00      	cmp	r3, #0
 800b12a:	d002      	beq.n	800b132 <SDMMC_GetCmdResp1+0x1be>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800b12c:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800b130:	e001      	b.n	800b136 <SDMMC_GetCmdResp1+0x1c2>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800b132:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800b136:	4618      	mov	r0, r3
 800b138:	371c      	adds	r7, #28
 800b13a:	46bd      	mov	sp, r7
 800b13c:	bd90      	pop	{r4, r7, pc}
 800b13e:	bf00      	nop
 800b140:	20000004 	.word	0x20000004
 800b144:	10624dd3 	.word	0x10624dd3
 800b148:	fdffe008 	.word	0xfdffe008

0800b14c <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 800b14c:	b490      	push	{r4, r7}
 800b14e:	b084      	sub	sp, #16
 800b150:	af00      	add	r7, sp, #0
 800b152:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b154:	4b1e      	ldr	r3, [pc, #120]	; (800b1d0 <SDMMC_GetCmdResp2+0x84>)
 800b156:	681b      	ldr	r3, [r3, #0]
 800b158:	4a1e      	ldr	r2, [pc, #120]	; (800b1d4 <SDMMC_GetCmdResp2+0x88>)
 800b15a:	fba2 2303 	umull	r2, r3, r2, r3
 800b15e:	0a5b      	lsrs	r3, r3, #9
 800b160:	f241 3288 	movw	r2, #5000	; 0x1388
 800b164:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800b168:	4623      	mov	r3, r4
 800b16a:	1e5c      	subs	r4, r3, #1
 800b16c:	2b00      	cmp	r3, #0
 800b16e:	d102      	bne.n	800b176 <SDMMC_GetCmdResp2+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b170:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b174:	e026      	b.n	800b1c4 <SDMMC_GetCmdResp2+0x78>
    }
    sta_reg = SDIOx->STA;
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b17a:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b17c:	68fb      	ldr	r3, [r7, #12]
 800b17e:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800b182:	2b00      	cmp	r3, #0
 800b184:	d0f0      	beq.n	800b168 <SDMMC_GetCmdResp2+0x1c>
 800b186:	68fb      	ldr	r3, [r7, #12]
 800b188:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b18c:	2b00      	cmp	r3, #0
 800b18e:	d1eb      	bne.n	800b168 <SDMMC_GetCmdResp2+0x1c>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800b190:	687b      	ldr	r3, [r7, #4]
 800b192:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b194:	f003 0304 	and.w	r3, r3, #4
 800b198:	2b00      	cmp	r3, #0
 800b19a:	d004      	beq.n	800b1a6 <SDMMC_GetCmdResp2+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800b19c:	687b      	ldr	r3, [r7, #4]
 800b19e:	2204      	movs	r2, #4
 800b1a0:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b1a2:	2304      	movs	r3, #4
 800b1a4:	e00e      	b.n	800b1c4 <SDMMC_GetCmdResp2+0x78>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800b1a6:	687b      	ldr	r3, [r7, #4]
 800b1a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b1aa:	f003 0301 	and.w	r3, r3, #1
 800b1ae:	2b00      	cmp	r3, #0
 800b1b0:	d004      	beq.n	800b1bc <SDMMC_GetCmdResp2+0x70>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	2201      	movs	r2, #1
 800b1b6:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b1b8:	2301      	movs	r3, #1
 800b1ba:	e003      	b.n	800b1c4 <SDMMC_GetCmdResp2+0x78>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800b1bc:	687b      	ldr	r3, [r7, #4]
 800b1be:	22c5      	movs	r2, #197	; 0xc5
 800b1c0:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800b1c2:	2300      	movs	r3, #0
}
 800b1c4:	4618      	mov	r0, r3
 800b1c6:	3710      	adds	r7, #16
 800b1c8:	46bd      	mov	sp, r7
 800b1ca:	bc90      	pop	{r4, r7}
 800b1cc:	4770      	bx	lr
 800b1ce:	bf00      	nop
 800b1d0:	20000004 	.word	0x20000004
 800b1d4:	10624dd3 	.word	0x10624dd3

0800b1d8 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 800b1d8:	b490      	push	{r4, r7}
 800b1da:	b084      	sub	sp, #16
 800b1dc:	af00      	add	r7, sp, #0
 800b1de:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b1e0:	4b18      	ldr	r3, [pc, #96]	; (800b244 <SDMMC_GetCmdResp3+0x6c>)
 800b1e2:	681b      	ldr	r3, [r3, #0]
 800b1e4:	4a18      	ldr	r2, [pc, #96]	; (800b248 <SDMMC_GetCmdResp3+0x70>)
 800b1e6:	fba2 2303 	umull	r2, r3, r2, r3
 800b1ea:	0a5b      	lsrs	r3, r3, #9
 800b1ec:	f241 3288 	movw	r2, #5000	; 0x1388
 800b1f0:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800b1f4:	4623      	mov	r3, r4
 800b1f6:	1e5c      	subs	r4, r3, #1
 800b1f8:	2b00      	cmp	r3, #0
 800b1fa:	d102      	bne.n	800b202 <SDMMC_GetCmdResp3+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b1fc:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b200:	e01b      	b.n	800b23a <SDMMC_GetCmdResp3+0x62>
    }
    sta_reg = SDIOx->STA;
 800b202:	687b      	ldr	r3, [r7, #4]
 800b204:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b206:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b208:	68fb      	ldr	r3, [r7, #12]
 800b20a:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800b20e:	2b00      	cmp	r3, #0
 800b210:	d0f0      	beq.n	800b1f4 <SDMMC_GetCmdResp3+0x1c>
 800b212:	68fb      	ldr	r3, [r7, #12]
 800b214:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b218:	2b00      	cmp	r3, #0
 800b21a:	d1eb      	bne.n	800b1f4 <SDMMC_GetCmdResp3+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b220:	f003 0304 	and.w	r3, r3, #4
 800b224:	2b00      	cmp	r3, #0
 800b226:	d004      	beq.n	800b232 <SDMMC_GetCmdResp3+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	2204      	movs	r2, #4
 800b22c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b22e:	2304      	movs	r3, #4
 800b230:	e003      	b.n	800b23a <SDMMC_GetCmdResp3+0x62>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800b232:	687b      	ldr	r3, [r7, #4]
 800b234:	22c5      	movs	r2, #197	; 0xc5
 800b236:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800b238:	2300      	movs	r3, #0
}
 800b23a:	4618      	mov	r0, r3
 800b23c:	3710      	adds	r7, #16
 800b23e:	46bd      	mov	sp, r7
 800b240:	bc90      	pop	{r4, r7}
 800b242:	4770      	bx	lr
 800b244:	20000004 	.word	0x20000004
 800b248:	10624dd3 	.word	0x10624dd3

0800b24c <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800b24c:	b590      	push	{r4, r7, lr}
 800b24e:	b087      	sub	sp, #28
 800b250:	af00      	add	r7, sp, #0
 800b252:	60f8      	str	r0, [r7, #12]
 800b254:	460b      	mov	r3, r1
 800b256:	607a      	str	r2, [r7, #4]
 800b258:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b25a:	4b34      	ldr	r3, [pc, #208]	; (800b32c <SDMMC_GetCmdResp6+0xe0>)
 800b25c:	681b      	ldr	r3, [r3, #0]
 800b25e:	4a34      	ldr	r2, [pc, #208]	; (800b330 <SDMMC_GetCmdResp6+0xe4>)
 800b260:	fba2 2303 	umull	r2, r3, r2, r3
 800b264:	0a5b      	lsrs	r3, r3, #9
 800b266:	f241 3288 	movw	r2, #5000	; 0x1388
 800b26a:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800b26e:	4623      	mov	r3, r4
 800b270:	1e5c      	subs	r4, r3, #1
 800b272:	2b00      	cmp	r3, #0
 800b274:	d102      	bne.n	800b27c <SDMMC_GetCmdResp6+0x30>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b276:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b27a:	e052      	b.n	800b322 <SDMMC_GetCmdResp6+0xd6>
    }
    sta_reg = SDIOx->STA;
 800b27c:	68fb      	ldr	r3, [r7, #12]
 800b27e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b280:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b282:	697b      	ldr	r3, [r7, #20]
 800b284:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800b288:	2b00      	cmp	r3, #0
 800b28a:	d0f0      	beq.n	800b26e <SDMMC_GetCmdResp6+0x22>
 800b28c:	697b      	ldr	r3, [r7, #20]
 800b28e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b292:	2b00      	cmp	r3, #0
 800b294:	d1eb      	bne.n	800b26e <SDMMC_GetCmdResp6+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800b296:	68fb      	ldr	r3, [r7, #12]
 800b298:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b29a:	f003 0304 	and.w	r3, r3, #4
 800b29e:	2b00      	cmp	r3, #0
 800b2a0:	d004      	beq.n	800b2ac <SDMMC_GetCmdResp6+0x60>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800b2a2:	68fb      	ldr	r3, [r7, #12]
 800b2a4:	2204      	movs	r2, #4
 800b2a6:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b2a8:	2304      	movs	r3, #4
 800b2aa:	e03a      	b.n	800b322 <SDMMC_GetCmdResp6+0xd6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800b2ac:	68fb      	ldr	r3, [r7, #12]
 800b2ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b2b0:	f003 0301 	and.w	r3, r3, #1
 800b2b4:	2b00      	cmp	r3, #0
 800b2b6:	d004      	beq.n	800b2c2 <SDMMC_GetCmdResp6+0x76>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800b2b8:	68fb      	ldr	r3, [r7, #12]
 800b2ba:	2201      	movs	r2, #1
 800b2bc:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b2be:	2301      	movs	r3, #1
 800b2c0:	e02f      	b.n	800b322 <SDMMC_GetCmdResp6+0xd6>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800b2c2:	68f8      	ldr	r0, [r7, #12]
 800b2c4:	f7ff fbb1 	bl	800aa2a <SDIO_GetCommandResponse>
 800b2c8:	4603      	mov	r3, r0
 800b2ca:	461a      	mov	r2, r3
 800b2cc:	7afb      	ldrb	r3, [r7, #11]
 800b2ce:	4293      	cmp	r3, r2
 800b2d0:	d001      	beq.n	800b2d6 <SDMMC_GetCmdResp6+0x8a>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b2d2:	2301      	movs	r3, #1
 800b2d4:	e025      	b.n	800b322 <SDMMC_GetCmdResp6+0xd6>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800b2d6:	68fb      	ldr	r3, [r7, #12]
 800b2d8:	22c5      	movs	r2, #197	; 0xc5
 800b2da:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800b2dc:	2100      	movs	r1, #0
 800b2de:	68f8      	ldr	r0, [r7, #12]
 800b2e0:	f7ff fbaf 	bl	800aa42 <SDIO_GetResponse>
 800b2e4:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800b2e6:	693b      	ldr	r3, [r7, #16]
 800b2e8:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800b2ec:	2b00      	cmp	r3, #0
 800b2ee:	d106      	bne.n	800b2fe <SDMMC_GetCmdResp6+0xb2>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800b2f0:	693b      	ldr	r3, [r7, #16]
 800b2f2:	0c1b      	lsrs	r3, r3, #16
 800b2f4:	b29a      	uxth	r2, r3
 800b2f6:	687b      	ldr	r3, [r7, #4]
 800b2f8:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800b2fa:	2300      	movs	r3, #0
 800b2fc:	e011      	b.n	800b322 <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800b2fe:	693b      	ldr	r3, [r7, #16]
 800b300:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b304:	2b00      	cmp	r3, #0
 800b306:	d002      	beq.n	800b30e <SDMMC_GetCmdResp6+0xc2>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800b308:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800b30c:	e009      	b.n	800b322 <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800b30e:	693b      	ldr	r3, [r7, #16]
 800b310:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b314:	2b00      	cmp	r3, #0
 800b316:	d002      	beq.n	800b31e <SDMMC_GetCmdResp6+0xd2>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800b318:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b31c:	e001      	b.n	800b322 <SDMMC_GetCmdResp6+0xd6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800b31e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800b322:	4618      	mov	r0, r3
 800b324:	371c      	adds	r7, #28
 800b326:	46bd      	mov	sp, r7
 800b328:	bd90      	pop	{r4, r7, pc}
 800b32a:	bf00      	nop
 800b32c:	20000004 	.word	0x20000004
 800b330:	10624dd3 	.word	0x10624dd3

0800b334 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 800b334:	b490      	push	{r4, r7}
 800b336:	b084      	sub	sp, #16
 800b338:	af00      	add	r7, sp, #0
 800b33a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b33c:	4b21      	ldr	r3, [pc, #132]	; (800b3c4 <SDMMC_GetCmdResp7+0x90>)
 800b33e:	681b      	ldr	r3, [r3, #0]
 800b340:	4a21      	ldr	r2, [pc, #132]	; (800b3c8 <SDMMC_GetCmdResp7+0x94>)
 800b342:	fba2 2303 	umull	r2, r3, r2, r3
 800b346:	0a5b      	lsrs	r3, r3, #9
 800b348:	f241 3288 	movw	r2, #5000	; 0x1388
 800b34c:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800b350:	4623      	mov	r3, r4
 800b352:	1e5c      	subs	r4, r3, #1
 800b354:	2b00      	cmp	r3, #0
 800b356:	d102      	bne.n	800b35e <SDMMC_GetCmdResp7+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b358:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b35c:	e02c      	b.n	800b3b8 <SDMMC_GetCmdResp7+0x84>
    }
    sta_reg = SDIOx->STA;
 800b35e:	687b      	ldr	r3, [r7, #4]
 800b360:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b362:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b364:	68fb      	ldr	r3, [r7, #12]
 800b366:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800b36a:	2b00      	cmp	r3, #0
 800b36c:	d0f0      	beq.n	800b350 <SDMMC_GetCmdResp7+0x1c>
 800b36e:	68fb      	ldr	r3, [r7, #12]
 800b370:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b374:	2b00      	cmp	r3, #0
 800b376:	d1eb      	bne.n	800b350 <SDMMC_GetCmdResp7+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b37c:	f003 0304 	and.w	r3, r3, #4
 800b380:	2b00      	cmp	r3, #0
 800b382:	d004      	beq.n	800b38e <SDMMC_GetCmdResp7+0x5a>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	2204      	movs	r2, #4
 800b388:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b38a:	2304      	movs	r3, #4
 800b38c:	e014      	b.n	800b3b8 <SDMMC_GetCmdResp7+0x84>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800b38e:	687b      	ldr	r3, [r7, #4]
 800b390:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b392:	f003 0301 	and.w	r3, r3, #1
 800b396:	2b00      	cmp	r3, #0
 800b398:	d004      	beq.n	800b3a4 <SDMMC_GetCmdResp7+0x70>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800b39a:	687b      	ldr	r3, [r7, #4]
 800b39c:	2201      	movs	r2, #1
 800b39e:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b3a0:	2301      	movs	r3, #1
 800b3a2:	e009      	b.n	800b3b8 <SDMMC_GetCmdResp7+0x84>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 800b3a4:	687b      	ldr	r3, [r7, #4]
 800b3a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b3a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b3ac:	2b00      	cmp	r3, #0
 800b3ae:	d002      	beq.n	800b3b6 <SDMMC_GetCmdResp7+0x82>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	2240      	movs	r2, #64	; 0x40
 800b3b4:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800b3b6:	2300      	movs	r3, #0
  
}
 800b3b8:	4618      	mov	r0, r3
 800b3ba:	3710      	adds	r7, #16
 800b3bc:	46bd      	mov	sp, r7
 800b3be:	bc90      	pop	{r4, r7}
 800b3c0:	4770      	bx	lr
 800b3c2:	bf00      	nop
 800b3c4:	20000004 	.word	0x20000004
 800b3c8:	10624dd3 	.word	0x10624dd3

0800b3cc <LL_TIM_SetPrescaler>:
{
 800b3cc:	b480      	push	{r7}
 800b3ce:	b083      	sub	sp, #12
 800b3d0:	af00      	add	r7, sp, #0
 800b3d2:	6078      	str	r0, [r7, #4]
 800b3d4:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 800b3d6:	687b      	ldr	r3, [r7, #4]
 800b3d8:	683a      	ldr	r2, [r7, #0]
 800b3da:	629a      	str	r2, [r3, #40]	; 0x28
}
 800b3dc:	bf00      	nop
 800b3de:	370c      	adds	r7, #12
 800b3e0:	46bd      	mov	sp, r7
 800b3e2:	bc80      	pop	{r7}
 800b3e4:	4770      	bx	lr

0800b3e6 <LL_TIM_SetAutoReload>:
{
 800b3e6:	b480      	push	{r7}
 800b3e8:	b083      	sub	sp, #12
 800b3ea:	af00      	add	r7, sp, #0
 800b3ec:	6078      	str	r0, [r7, #4]
 800b3ee:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 800b3f0:	687b      	ldr	r3, [r7, #4]
 800b3f2:	683a      	ldr	r2, [r7, #0]
 800b3f4:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800b3f6:	bf00      	nop
 800b3f8:	370c      	adds	r7, #12
 800b3fa:	46bd      	mov	sp, r7
 800b3fc:	bc80      	pop	{r7}
 800b3fe:	4770      	bx	lr

0800b400 <LL_TIM_SetRepetitionCounter>:
{
 800b400:	b480      	push	{r7}
 800b402:	b083      	sub	sp, #12
 800b404:	af00      	add	r7, sp, #0
 800b406:	6078      	str	r0, [r7, #4]
 800b408:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 800b40a:	687b      	ldr	r3, [r7, #4]
 800b40c:	683a      	ldr	r2, [r7, #0]
 800b40e:	631a      	str	r2, [r3, #48]	; 0x30
}
 800b410:	bf00      	nop
 800b412:	370c      	adds	r7, #12
 800b414:	46bd      	mov	sp, r7
 800b416:	bc80      	pop	{r7}
 800b418:	4770      	bx	lr

0800b41a <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 800b41a:	b480      	push	{r7}
 800b41c:	b083      	sub	sp, #12
 800b41e:	af00      	add	r7, sp, #0
 800b420:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800b422:	687b      	ldr	r3, [r7, #4]
 800b424:	695b      	ldr	r3, [r3, #20]
 800b426:	f043 0201 	orr.w	r2, r3, #1
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	615a      	str	r2, [r3, #20]
}
 800b42e:	bf00      	nop
 800b430:	370c      	adds	r7, #12
 800b432:	46bd      	mov	sp, r7
 800b434:	bc80      	pop	{r7}
 800b436:	4770      	bx	lr

0800b438 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 800b438:	b580      	push	{r7, lr}
 800b43a:	b084      	sub	sp, #16
 800b43c:	af00      	add	r7, sp, #0
 800b43e:	6078      	str	r0, [r7, #4]
 800b440:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 800b442:	687b      	ldr	r3, [r7, #4]
 800b444:	681b      	ldr	r3, [r3, #0]
 800b446:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b448:	687b      	ldr	r3, [r7, #4]
 800b44a:	4a3d      	ldr	r2, [pc, #244]	; (800b540 <LL_TIM_Init+0x108>)
 800b44c:	4293      	cmp	r3, r2
 800b44e:	d013      	beq.n	800b478 <LL_TIM_Init+0x40>
 800b450:	687b      	ldr	r3, [r7, #4]
 800b452:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b456:	d00f      	beq.n	800b478 <LL_TIM_Init+0x40>
 800b458:	687b      	ldr	r3, [r7, #4]
 800b45a:	4a3a      	ldr	r2, [pc, #232]	; (800b544 <LL_TIM_Init+0x10c>)
 800b45c:	4293      	cmp	r3, r2
 800b45e:	d00b      	beq.n	800b478 <LL_TIM_Init+0x40>
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	4a39      	ldr	r2, [pc, #228]	; (800b548 <LL_TIM_Init+0x110>)
 800b464:	4293      	cmp	r3, r2
 800b466:	d007      	beq.n	800b478 <LL_TIM_Init+0x40>
 800b468:	687b      	ldr	r3, [r7, #4]
 800b46a:	4a38      	ldr	r2, [pc, #224]	; (800b54c <LL_TIM_Init+0x114>)
 800b46c:	4293      	cmp	r3, r2
 800b46e:	d003      	beq.n	800b478 <LL_TIM_Init+0x40>
 800b470:	687b      	ldr	r3, [r7, #4]
 800b472:	4a37      	ldr	r2, [pc, #220]	; (800b550 <LL_TIM_Init+0x118>)
 800b474:	4293      	cmp	r3, r2
 800b476:	d106      	bne.n	800b486 <LL_TIM_Init+0x4e>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 800b478:	68fb      	ldr	r3, [r7, #12]
 800b47a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800b47e:	683b      	ldr	r3, [r7, #0]
 800b480:	685b      	ldr	r3, [r3, #4]
 800b482:	4313      	orrs	r3, r2
 800b484:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b486:	687b      	ldr	r3, [r7, #4]
 800b488:	4a2d      	ldr	r2, [pc, #180]	; (800b540 <LL_TIM_Init+0x108>)
 800b48a:	4293      	cmp	r3, r2
 800b48c:	d02b      	beq.n	800b4e6 <LL_TIM_Init+0xae>
 800b48e:	687b      	ldr	r3, [r7, #4]
 800b490:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b494:	d027      	beq.n	800b4e6 <LL_TIM_Init+0xae>
 800b496:	687b      	ldr	r3, [r7, #4]
 800b498:	4a2a      	ldr	r2, [pc, #168]	; (800b544 <LL_TIM_Init+0x10c>)
 800b49a:	4293      	cmp	r3, r2
 800b49c:	d023      	beq.n	800b4e6 <LL_TIM_Init+0xae>
 800b49e:	687b      	ldr	r3, [r7, #4]
 800b4a0:	4a29      	ldr	r2, [pc, #164]	; (800b548 <LL_TIM_Init+0x110>)
 800b4a2:	4293      	cmp	r3, r2
 800b4a4:	d01f      	beq.n	800b4e6 <LL_TIM_Init+0xae>
 800b4a6:	687b      	ldr	r3, [r7, #4]
 800b4a8:	4a28      	ldr	r2, [pc, #160]	; (800b54c <LL_TIM_Init+0x114>)
 800b4aa:	4293      	cmp	r3, r2
 800b4ac:	d01b      	beq.n	800b4e6 <LL_TIM_Init+0xae>
 800b4ae:	687b      	ldr	r3, [r7, #4]
 800b4b0:	4a27      	ldr	r2, [pc, #156]	; (800b550 <LL_TIM_Init+0x118>)
 800b4b2:	4293      	cmp	r3, r2
 800b4b4:	d017      	beq.n	800b4e6 <LL_TIM_Init+0xae>
 800b4b6:	687b      	ldr	r3, [r7, #4]
 800b4b8:	4a26      	ldr	r2, [pc, #152]	; (800b554 <LL_TIM_Init+0x11c>)
 800b4ba:	4293      	cmp	r3, r2
 800b4bc:	d013      	beq.n	800b4e6 <LL_TIM_Init+0xae>
 800b4be:	687b      	ldr	r3, [r7, #4]
 800b4c0:	4a25      	ldr	r2, [pc, #148]	; (800b558 <LL_TIM_Init+0x120>)
 800b4c2:	4293      	cmp	r3, r2
 800b4c4:	d00f      	beq.n	800b4e6 <LL_TIM_Init+0xae>
 800b4c6:	687b      	ldr	r3, [r7, #4]
 800b4c8:	4a24      	ldr	r2, [pc, #144]	; (800b55c <LL_TIM_Init+0x124>)
 800b4ca:	4293      	cmp	r3, r2
 800b4cc:	d00b      	beq.n	800b4e6 <LL_TIM_Init+0xae>
 800b4ce:	687b      	ldr	r3, [r7, #4]
 800b4d0:	4a23      	ldr	r2, [pc, #140]	; (800b560 <LL_TIM_Init+0x128>)
 800b4d2:	4293      	cmp	r3, r2
 800b4d4:	d007      	beq.n	800b4e6 <LL_TIM_Init+0xae>
 800b4d6:	687b      	ldr	r3, [r7, #4]
 800b4d8:	4a22      	ldr	r2, [pc, #136]	; (800b564 <LL_TIM_Init+0x12c>)
 800b4da:	4293      	cmp	r3, r2
 800b4dc:	d003      	beq.n	800b4e6 <LL_TIM_Init+0xae>
 800b4de:	687b      	ldr	r3, [r7, #4]
 800b4e0:	4a21      	ldr	r2, [pc, #132]	; (800b568 <LL_TIM_Init+0x130>)
 800b4e2:	4293      	cmp	r3, r2
 800b4e4:	d106      	bne.n	800b4f4 <LL_TIM_Init+0xbc>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 800b4e6:	68fb      	ldr	r3, [r7, #12]
 800b4e8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800b4ec:	683b      	ldr	r3, [r7, #0]
 800b4ee:	68db      	ldr	r3, [r3, #12]
 800b4f0:	4313      	orrs	r3, r2
 800b4f2:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	68fa      	ldr	r2, [r7, #12]
 800b4f8:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 800b4fa:	683b      	ldr	r3, [r7, #0]
 800b4fc:	689b      	ldr	r3, [r3, #8]
 800b4fe:	4619      	mov	r1, r3
 800b500:	6878      	ldr	r0, [r7, #4]
 800b502:	f7ff ff70 	bl	800b3e6 <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 800b506:	683b      	ldr	r3, [r7, #0]
 800b508:	881b      	ldrh	r3, [r3, #0]
 800b50a:	4619      	mov	r1, r3
 800b50c:	6878      	ldr	r0, [r7, #4]
 800b50e:	f7ff ff5d 	bl	800b3cc <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b512:	687b      	ldr	r3, [r7, #4]
 800b514:	4a0a      	ldr	r2, [pc, #40]	; (800b540 <LL_TIM_Init+0x108>)
 800b516:	4293      	cmp	r3, r2
 800b518:	d003      	beq.n	800b522 <LL_TIM_Init+0xea>
 800b51a:	687b      	ldr	r3, [r7, #4]
 800b51c:	4a0c      	ldr	r2, [pc, #48]	; (800b550 <LL_TIM_Init+0x118>)
 800b51e:	4293      	cmp	r3, r2
 800b520:	d105      	bne.n	800b52e <LL_TIM_Init+0xf6>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 800b522:	683b      	ldr	r3, [r7, #0]
 800b524:	691b      	ldr	r3, [r3, #16]
 800b526:	4619      	mov	r1, r3
 800b528:	6878      	ldr	r0, [r7, #4]
 800b52a:	f7ff ff69 	bl	800b400 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 800b52e:	6878      	ldr	r0, [r7, #4]
 800b530:	f7ff ff73 	bl	800b41a <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 800b534:	2300      	movs	r3, #0
}
 800b536:	4618      	mov	r0, r3
 800b538:	3710      	adds	r7, #16
 800b53a:	46bd      	mov	sp, r7
 800b53c:	bd80      	pop	{r7, pc}
 800b53e:	bf00      	nop
 800b540:	40010000 	.word	0x40010000
 800b544:	40000400 	.word	0x40000400
 800b548:	40000800 	.word	0x40000800
 800b54c:	40000c00 	.word	0x40000c00
 800b550:	40010400 	.word	0x40010400
 800b554:	40014000 	.word	0x40014000
 800b558:	40014400 	.word	0x40014400
 800b55c:	40014800 	.word	0x40014800
 800b560:	40001800 	.word	0x40001800
 800b564:	40001c00 	.word	0x40001c00
 800b568:	40002000 	.word	0x40002000

0800b56c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800b56c:	b084      	sub	sp, #16
 800b56e:	b580      	push	{r7, lr}
 800b570:	b084      	sub	sp, #16
 800b572:	af00      	add	r7, sp, #0
 800b574:	6078      	str	r0, [r7, #4]
 800b576:	f107 001c 	add.w	r0, r7, #28
 800b57a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800b57e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b580:	2b01      	cmp	r3, #1
 800b582:	d122      	bne.n	800b5ca <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800b584:	687b      	ldr	r3, [r7, #4]
 800b586:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b588:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	68db      	ldr	r3, [r3, #12]
 800b594:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800b598:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b59c:	687a      	ldr	r2, [r7, #4]
 800b59e:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	68db      	ldr	r3, [r3, #12]
 800b5a4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800b5a8:	687b      	ldr	r3, [r7, #4]
 800b5aa:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800b5ac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b5ae:	2b01      	cmp	r3, #1
 800b5b0:	d105      	bne.n	800b5be <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800b5b2:	687b      	ldr	r3, [r7, #4]
 800b5b4:	68db      	ldr	r3, [r3, #12]
 800b5b6:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800b5ba:	687b      	ldr	r3, [r7, #4]
 800b5bc:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 800b5be:	6878      	ldr	r0, [r7, #4]
 800b5c0:	f001 faa0 	bl	800cb04 <USB_CoreReset>
 800b5c4:	4603      	mov	r3, r0
 800b5c6:	73fb      	strb	r3, [r7, #15]
 800b5c8:	e010      	b.n	800b5ec <USB_CoreInit+0x80>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	68db      	ldr	r3, [r3, #12]
 800b5ce:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800b5d2:	687b      	ldr	r3, [r7, #4]
 800b5d4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800b5d6:	6878      	ldr	r0, [r7, #4]
 800b5d8:	f001 fa94 	bl	800cb04 <USB_CoreReset>
 800b5dc:	4603      	mov	r3, r0
 800b5de:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b5e4:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800b5e8:	687b      	ldr	r3, [r7, #4]
 800b5ea:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 800b5ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b5ee:	2b01      	cmp	r3, #1
 800b5f0:	d10b      	bne.n	800b60a <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800b5f2:	687b      	ldr	r3, [r7, #4]
 800b5f4:	689b      	ldr	r3, [r3, #8]
 800b5f6:	f043 0206 	orr.w	r2, r3, #6
 800b5fa:	687b      	ldr	r3, [r7, #4]
 800b5fc:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800b5fe:	687b      	ldr	r3, [r7, #4]
 800b600:	689b      	ldr	r3, [r3, #8]
 800b602:	f043 0220 	orr.w	r2, r3, #32
 800b606:	687b      	ldr	r3, [r7, #4]
 800b608:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800b60a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b60c:	4618      	mov	r0, r3
 800b60e:	3710      	adds	r7, #16
 800b610:	46bd      	mov	sp, r7
 800b612:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800b616:	b004      	add	sp, #16
 800b618:	4770      	bx	lr
	...

0800b61c <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800b61c:	b480      	push	{r7}
 800b61e:	b087      	sub	sp, #28
 800b620:	af00      	add	r7, sp, #0
 800b622:	60f8      	str	r0, [r7, #12]
 800b624:	60b9      	str	r1, [r7, #8]
 800b626:	4613      	mov	r3, r2
 800b628:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800b62a:	79fb      	ldrb	r3, [r7, #7]
 800b62c:	2b02      	cmp	r3, #2
 800b62e:	d165      	bne.n	800b6fc <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800b630:	68bb      	ldr	r3, [r7, #8]
 800b632:	4a41      	ldr	r2, [pc, #260]	; (800b738 <USB_SetTurnaroundTime+0x11c>)
 800b634:	4293      	cmp	r3, r2
 800b636:	d906      	bls.n	800b646 <USB_SetTurnaroundTime+0x2a>
 800b638:	68bb      	ldr	r3, [r7, #8]
 800b63a:	4a40      	ldr	r2, [pc, #256]	; (800b73c <USB_SetTurnaroundTime+0x120>)
 800b63c:	4293      	cmp	r3, r2
 800b63e:	d802      	bhi.n	800b646 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800b640:	230f      	movs	r3, #15
 800b642:	617b      	str	r3, [r7, #20]
 800b644:	e062      	b.n	800b70c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800b646:	68bb      	ldr	r3, [r7, #8]
 800b648:	4a3c      	ldr	r2, [pc, #240]	; (800b73c <USB_SetTurnaroundTime+0x120>)
 800b64a:	4293      	cmp	r3, r2
 800b64c:	d906      	bls.n	800b65c <USB_SetTurnaroundTime+0x40>
 800b64e:	68bb      	ldr	r3, [r7, #8]
 800b650:	4a3b      	ldr	r2, [pc, #236]	; (800b740 <USB_SetTurnaroundTime+0x124>)
 800b652:	4293      	cmp	r3, r2
 800b654:	d802      	bhi.n	800b65c <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800b656:	230e      	movs	r3, #14
 800b658:	617b      	str	r3, [r7, #20]
 800b65a:	e057      	b.n	800b70c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800b65c:	68bb      	ldr	r3, [r7, #8]
 800b65e:	4a38      	ldr	r2, [pc, #224]	; (800b740 <USB_SetTurnaroundTime+0x124>)
 800b660:	4293      	cmp	r3, r2
 800b662:	d906      	bls.n	800b672 <USB_SetTurnaroundTime+0x56>
 800b664:	68bb      	ldr	r3, [r7, #8]
 800b666:	4a37      	ldr	r2, [pc, #220]	; (800b744 <USB_SetTurnaroundTime+0x128>)
 800b668:	4293      	cmp	r3, r2
 800b66a:	d802      	bhi.n	800b672 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800b66c:	230d      	movs	r3, #13
 800b66e:	617b      	str	r3, [r7, #20]
 800b670:	e04c      	b.n	800b70c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800b672:	68bb      	ldr	r3, [r7, #8]
 800b674:	4a33      	ldr	r2, [pc, #204]	; (800b744 <USB_SetTurnaroundTime+0x128>)
 800b676:	4293      	cmp	r3, r2
 800b678:	d906      	bls.n	800b688 <USB_SetTurnaroundTime+0x6c>
 800b67a:	68bb      	ldr	r3, [r7, #8]
 800b67c:	4a32      	ldr	r2, [pc, #200]	; (800b748 <USB_SetTurnaroundTime+0x12c>)
 800b67e:	4293      	cmp	r3, r2
 800b680:	d802      	bhi.n	800b688 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800b682:	230c      	movs	r3, #12
 800b684:	617b      	str	r3, [r7, #20]
 800b686:	e041      	b.n	800b70c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800b688:	68bb      	ldr	r3, [r7, #8]
 800b68a:	4a2f      	ldr	r2, [pc, #188]	; (800b748 <USB_SetTurnaroundTime+0x12c>)
 800b68c:	4293      	cmp	r3, r2
 800b68e:	d906      	bls.n	800b69e <USB_SetTurnaroundTime+0x82>
 800b690:	68bb      	ldr	r3, [r7, #8]
 800b692:	4a2e      	ldr	r2, [pc, #184]	; (800b74c <USB_SetTurnaroundTime+0x130>)
 800b694:	4293      	cmp	r3, r2
 800b696:	d802      	bhi.n	800b69e <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800b698:	230b      	movs	r3, #11
 800b69a:	617b      	str	r3, [r7, #20]
 800b69c:	e036      	b.n	800b70c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800b69e:	68bb      	ldr	r3, [r7, #8]
 800b6a0:	4a2a      	ldr	r2, [pc, #168]	; (800b74c <USB_SetTurnaroundTime+0x130>)
 800b6a2:	4293      	cmp	r3, r2
 800b6a4:	d906      	bls.n	800b6b4 <USB_SetTurnaroundTime+0x98>
 800b6a6:	68bb      	ldr	r3, [r7, #8]
 800b6a8:	4a29      	ldr	r2, [pc, #164]	; (800b750 <USB_SetTurnaroundTime+0x134>)
 800b6aa:	4293      	cmp	r3, r2
 800b6ac:	d802      	bhi.n	800b6b4 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800b6ae:	230a      	movs	r3, #10
 800b6b0:	617b      	str	r3, [r7, #20]
 800b6b2:	e02b      	b.n	800b70c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800b6b4:	68bb      	ldr	r3, [r7, #8]
 800b6b6:	4a26      	ldr	r2, [pc, #152]	; (800b750 <USB_SetTurnaroundTime+0x134>)
 800b6b8:	4293      	cmp	r3, r2
 800b6ba:	d906      	bls.n	800b6ca <USB_SetTurnaroundTime+0xae>
 800b6bc:	68bb      	ldr	r3, [r7, #8]
 800b6be:	4a25      	ldr	r2, [pc, #148]	; (800b754 <USB_SetTurnaroundTime+0x138>)
 800b6c0:	4293      	cmp	r3, r2
 800b6c2:	d802      	bhi.n	800b6ca <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800b6c4:	2309      	movs	r3, #9
 800b6c6:	617b      	str	r3, [r7, #20]
 800b6c8:	e020      	b.n	800b70c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800b6ca:	68bb      	ldr	r3, [r7, #8]
 800b6cc:	4a21      	ldr	r2, [pc, #132]	; (800b754 <USB_SetTurnaroundTime+0x138>)
 800b6ce:	4293      	cmp	r3, r2
 800b6d0:	d906      	bls.n	800b6e0 <USB_SetTurnaroundTime+0xc4>
 800b6d2:	68bb      	ldr	r3, [r7, #8]
 800b6d4:	4a20      	ldr	r2, [pc, #128]	; (800b758 <USB_SetTurnaroundTime+0x13c>)
 800b6d6:	4293      	cmp	r3, r2
 800b6d8:	d802      	bhi.n	800b6e0 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800b6da:	2308      	movs	r3, #8
 800b6dc:	617b      	str	r3, [r7, #20]
 800b6de:	e015      	b.n	800b70c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800b6e0:	68bb      	ldr	r3, [r7, #8]
 800b6e2:	4a1d      	ldr	r2, [pc, #116]	; (800b758 <USB_SetTurnaroundTime+0x13c>)
 800b6e4:	4293      	cmp	r3, r2
 800b6e6:	d906      	bls.n	800b6f6 <USB_SetTurnaroundTime+0xda>
 800b6e8:	68bb      	ldr	r3, [r7, #8]
 800b6ea:	4a1c      	ldr	r2, [pc, #112]	; (800b75c <USB_SetTurnaroundTime+0x140>)
 800b6ec:	4293      	cmp	r3, r2
 800b6ee:	d802      	bhi.n	800b6f6 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800b6f0:	2307      	movs	r3, #7
 800b6f2:	617b      	str	r3, [r7, #20]
 800b6f4:	e00a      	b.n	800b70c <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800b6f6:	2306      	movs	r3, #6
 800b6f8:	617b      	str	r3, [r7, #20]
 800b6fa:	e007      	b.n	800b70c <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800b6fc:	79fb      	ldrb	r3, [r7, #7]
 800b6fe:	2b00      	cmp	r3, #0
 800b700:	d102      	bne.n	800b708 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800b702:	2309      	movs	r3, #9
 800b704:	617b      	str	r3, [r7, #20]
 800b706:	e001      	b.n	800b70c <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800b708:	2309      	movs	r3, #9
 800b70a:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800b70c:	68fb      	ldr	r3, [r7, #12]
 800b70e:	68db      	ldr	r3, [r3, #12]
 800b710:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 800b714:	68fb      	ldr	r3, [r7, #12]
 800b716:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800b718:	68fb      	ldr	r3, [r7, #12]
 800b71a:	68da      	ldr	r2, [r3, #12]
 800b71c:	697b      	ldr	r3, [r7, #20]
 800b71e:	029b      	lsls	r3, r3, #10
 800b720:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 800b724:	431a      	orrs	r2, r3
 800b726:	68fb      	ldr	r3, [r7, #12]
 800b728:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800b72a:	2300      	movs	r3, #0
}
 800b72c:	4618      	mov	r0, r3
 800b72e:	371c      	adds	r7, #28
 800b730:	46bd      	mov	sp, r7
 800b732:	bc80      	pop	{r7}
 800b734:	4770      	bx	lr
 800b736:	bf00      	nop
 800b738:	00d8acbf 	.word	0x00d8acbf
 800b73c:	00e4e1bf 	.word	0x00e4e1bf
 800b740:	00f423ff 	.word	0x00f423ff
 800b744:	0106737f 	.word	0x0106737f
 800b748:	011a499f 	.word	0x011a499f
 800b74c:	01312cff 	.word	0x01312cff
 800b750:	014ca43f 	.word	0x014ca43f
 800b754:	016e35ff 	.word	0x016e35ff
 800b758:	01a6ab1f 	.word	0x01a6ab1f
 800b75c:	01e847ff 	.word	0x01e847ff

0800b760 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800b760:	b480      	push	{r7}
 800b762:	b083      	sub	sp, #12
 800b764:	af00      	add	r7, sp, #0
 800b766:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800b768:	687b      	ldr	r3, [r7, #4]
 800b76a:	689b      	ldr	r3, [r3, #8]
 800b76c:	f043 0201 	orr.w	r2, r3, #1
 800b770:	687b      	ldr	r3, [r7, #4]
 800b772:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800b774:	2300      	movs	r3, #0
}
 800b776:	4618      	mov	r0, r3
 800b778:	370c      	adds	r7, #12
 800b77a:	46bd      	mov	sp, r7
 800b77c:	bc80      	pop	{r7}
 800b77e:	4770      	bx	lr

0800b780 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800b780:	b480      	push	{r7}
 800b782:	b083      	sub	sp, #12
 800b784:	af00      	add	r7, sp, #0
 800b786:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800b788:	687b      	ldr	r3, [r7, #4]
 800b78a:	689b      	ldr	r3, [r3, #8]
 800b78c:	f023 0201 	bic.w	r2, r3, #1
 800b790:	687b      	ldr	r3, [r7, #4]
 800b792:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800b794:	2300      	movs	r3, #0
}
 800b796:	4618      	mov	r0, r3
 800b798:	370c      	adds	r7, #12
 800b79a:	46bd      	mov	sp, r7
 800b79c:	bc80      	pop	{r7}
 800b79e:	4770      	bx	lr

0800b7a0 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800b7a0:	b580      	push	{r7, lr}
 800b7a2:	b082      	sub	sp, #8
 800b7a4:	af00      	add	r7, sp, #0
 800b7a6:	6078      	str	r0, [r7, #4]
 800b7a8:	460b      	mov	r3, r1
 800b7aa:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	68db      	ldr	r3, [r3, #12]
 800b7b0:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800b7b8:	78fb      	ldrb	r3, [r7, #3]
 800b7ba:	2b01      	cmp	r3, #1
 800b7bc:	d106      	bne.n	800b7cc <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800b7be:	687b      	ldr	r3, [r7, #4]
 800b7c0:	68db      	ldr	r3, [r3, #12]
 800b7c2:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800b7c6:	687b      	ldr	r3, [r7, #4]
 800b7c8:	60da      	str	r2, [r3, #12]
 800b7ca:	e00b      	b.n	800b7e4 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 800b7cc:	78fb      	ldrb	r3, [r7, #3]
 800b7ce:	2b00      	cmp	r3, #0
 800b7d0:	d106      	bne.n	800b7e0 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800b7d2:	687b      	ldr	r3, [r7, #4]
 800b7d4:	68db      	ldr	r3, [r3, #12]
 800b7d6:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800b7da:	687b      	ldr	r3, [r7, #4]
 800b7dc:	60da      	str	r2, [r3, #12]
 800b7de:	e001      	b.n	800b7e4 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800b7e0:	2301      	movs	r3, #1
 800b7e2:	e003      	b.n	800b7ec <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800b7e4:	2032      	movs	r0, #50	; 0x32
 800b7e6:	f7f7 f84f 	bl	8002888 <HAL_Delay>

  return HAL_OK;
 800b7ea:	2300      	movs	r3, #0
}
 800b7ec:	4618      	mov	r0, r3
 800b7ee:	3708      	adds	r7, #8
 800b7f0:	46bd      	mov	sp, r7
 800b7f2:	bd80      	pop	{r7, pc}

0800b7f4 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800b7f4:	b084      	sub	sp, #16
 800b7f6:	b580      	push	{r7, lr}
 800b7f8:	b086      	sub	sp, #24
 800b7fa:	af00      	add	r7, sp, #0
 800b7fc:	6078      	str	r0, [r7, #4]
 800b7fe:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800b802:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800b806:	2300      	movs	r3, #0
 800b808:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b80a:	687b      	ldr	r3, [r7, #4]
 800b80c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800b80e:	2300      	movs	r3, #0
 800b810:	613b      	str	r3, [r7, #16]
 800b812:	e009      	b.n	800b828 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800b814:	687a      	ldr	r2, [r7, #4]
 800b816:	693b      	ldr	r3, [r7, #16]
 800b818:	3340      	adds	r3, #64	; 0x40
 800b81a:	009b      	lsls	r3, r3, #2
 800b81c:	4413      	add	r3, r2
 800b81e:	2200      	movs	r2, #0
 800b820:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800b822:	693b      	ldr	r3, [r7, #16]
 800b824:	3301      	adds	r3, #1
 800b826:	613b      	str	r3, [r7, #16]
 800b828:	693b      	ldr	r3, [r7, #16]
 800b82a:	2b0e      	cmp	r3, #14
 800b82c:	d9f2      	bls.n	800b814 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800b82e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b830:	2b00      	cmp	r3, #0
 800b832:	d11c      	bne.n	800b86e <USB_DevInit+0x7a>
  {
    /*
     * disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800b834:	68fb      	ldr	r3, [r7, #12]
 800b836:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b83a:	685b      	ldr	r3, [r3, #4]
 800b83c:	68fa      	ldr	r2, [r7, #12]
 800b83e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b842:	f043 0302 	orr.w	r3, r3, #2
 800b846:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b84c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800b850:	687b      	ldr	r3, [r7, #4]
 800b852:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800b854:	687b      	ldr	r3, [r7, #4]
 800b856:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b858:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800b860:	687b      	ldr	r3, [r7, #4]
 800b862:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b864:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800b868:	687b      	ldr	r3, [r7, #4]
 800b86a:	639a      	str	r2, [r3, #56]	; 0x38
 800b86c:	e00b      	b.n	800b886 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800b86e:	687b      	ldr	r3, [r7, #4]
 800b870:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b872:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800b876:	687b      	ldr	r3, [r7, #4]
 800b878:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800b87a:	687b      	ldr	r3, [r7, #4]
 800b87c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b87e:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800b882:	687b      	ldr	r3, [r7, #4]
 800b884:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800b886:	68fb      	ldr	r3, [r7, #12]
 800b888:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800b88c:	461a      	mov	r2, r3
 800b88e:	2300      	movs	r3, #0
 800b890:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800b892:	68fb      	ldr	r3, [r7, #12]
 800b894:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b898:	4619      	mov	r1, r3
 800b89a:	68fb      	ldr	r3, [r7, #12]
 800b89c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b8a0:	461a      	mov	r2, r3
 800b8a2:	680b      	ldr	r3, [r1, #0]
 800b8a4:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800b8a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b8a8:	2b01      	cmp	r3, #1
 800b8aa:	d10c      	bne.n	800b8c6 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800b8ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b8ae:	2b00      	cmp	r3, #0
 800b8b0:	d104      	bne.n	800b8bc <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800b8b2:	2100      	movs	r1, #0
 800b8b4:	6878      	ldr	r0, [r7, #4]
 800b8b6:	f000 f945 	bl	800bb44 <USB_SetDevSpeed>
 800b8ba:	e008      	b.n	800b8ce <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800b8bc:	2101      	movs	r1, #1
 800b8be:	6878      	ldr	r0, [r7, #4]
 800b8c0:	f000 f940 	bl	800bb44 <USB_SetDevSpeed>
 800b8c4:	e003      	b.n	800b8ce <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800b8c6:	2103      	movs	r1, #3
 800b8c8:	6878      	ldr	r0, [r7, #4]
 800b8ca:	f000 f93b 	bl	800bb44 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800b8ce:	2110      	movs	r1, #16
 800b8d0:	6878      	ldr	r0, [r7, #4]
 800b8d2:	f000 f8f3 	bl	800babc <USB_FlushTxFifo>
 800b8d6:	4603      	mov	r3, r0
 800b8d8:	2b00      	cmp	r3, #0
 800b8da:	d001      	beq.n	800b8e0 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 800b8dc:	2301      	movs	r3, #1
 800b8de:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800b8e0:	6878      	ldr	r0, [r7, #4]
 800b8e2:	f000 f90f 	bl	800bb04 <USB_FlushRxFifo>
 800b8e6:	4603      	mov	r3, r0
 800b8e8:	2b00      	cmp	r3, #0
 800b8ea:	d001      	beq.n	800b8f0 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 800b8ec:	2301      	movs	r3, #1
 800b8ee:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800b8f0:	68fb      	ldr	r3, [r7, #12]
 800b8f2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b8f6:	461a      	mov	r2, r3
 800b8f8:	2300      	movs	r3, #0
 800b8fa:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800b8fc:	68fb      	ldr	r3, [r7, #12]
 800b8fe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b902:	461a      	mov	r2, r3
 800b904:	2300      	movs	r3, #0
 800b906:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800b908:	68fb      	ldr	r3, [r7, #12]
 800b90a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b90e:	461a      	mov	r2, r3
 800b910:	2300      	movs	r3, #0
 800b912:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b914:	2300      	movs	r3, #0
 800b916:	613b      	str	r3, [r7, #16]
 800b918:	e043      	b.n	800b9a2 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800b91a:	693b      	ldr	r3, [r7, #16]
 800b91c:	015a      	lsls	r2, r3, #5
 800b91e:	68fb      	ldr	r3, [r7, #12]
 800b920:	4413      	add	r3, r2
 800b922:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b926:	681b      	ldr	r3, [r3, #0]
 800b928:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b92c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b930:	d118      	bne.n	800b964 <USB_DevInit+0x170>
    {
      if (i == 0U)
 800b932:	693b      	ldr	r3, [r7, #16]
 800b934:	2b00      	cmp	r3, #0
 800b936:	d10a      	bne.n	800b94e <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800b938:	693b      	ldr	r3, [r7, #16]
 800b93a:	015a      	lsls	r2, r3, #5
 800b93c:	68fb      	ldr	r3, [r7, #12]
 800b93e:	4413      	add	r3, r2
 800b940:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b944:	461a      	mov	r2, r3
 800b946:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800b94a:	6013      	str	r3, [r2, #0]
 800b94c:	e013      	b.n	800b976 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800b94e:	693b      	ldr	r3, [r7, #16]
 800b950:	015a      	lsls	r2, r3, #5
 800b952:	68fb      	ldr	r3, [r7, #12]
 800b954:	4413      	add	r3, r2
 800b956:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b95a:	461a      	mov	r2, r3
 800b95c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800b960:	6013      	str	r3, [r2, #0]
 800b962:	e008      	b.n	800b976 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800b964:	693b      	ldr	r3, [r7, #16]
 800b966:	015a      	lsls	r2, r3, #5
 800b968:	68fb      	ldr	r3, [r7, #12]
 800b96a:	4413      	add	r3, r2
 800b96c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b970:	461a      	mov	r2, r3
 800b972:	2300      	movs	r3, #0
 800b974:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800b976:	693b      	ldr	r3, [r7, #16]
 800b978:	015a      	lsls	r2, r3, #5
 800b97a:	68fb      	ldr	r3, [r7, #12]
 800b97c:	4413      	add	r3, r2
 800b97e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b982:	461a      	mov	r2, r3
 800b984:	2300      	movs	r3, #0
 800b986:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800b988:	693b      	ldr	r3, [r7, #16]
 800b98a:	015a      	lsls	r2, r3, #5
 800b98c:	68fb      	ldr	r3, [r7, #12]
 800b98e:	4413      	add	r3, r2
 800b990:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b994:	461a      	mov	r2, r3
 800b996:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800b99a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b99c:	693b      	ldr	r3, [r7, #16]
 800b99e:	3301      	adds	r3, #1
 800b9a0:	613b      	str	r3, [r7, #16]
 800b9a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b9a4:	693a      	ldr	r2, [r7, #16]
 800b9a6:	429a      	cmp	r2, r3
 800b9a8:	d3b7      	bcc.n	800b91a <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b9aa:	2300      	movs	r3, #0
 800b9ac:	613b      	str	r3, [r7, #16]
 800b9ae:	e043      	b.n	800ba38 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800b9b0:	693b      	ldr	r3, [r7, #16]
 800b9b2:	015a      	lsls	r2, r3, #5
 800b9b4:	68fb      	ldr	r3, [r7, #12]
 800b9b6:	4413      	add	r3, r2
 800b9b8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b9bc:	681b      	ldr	r3, [r3, #0]
 800b9be:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b9c2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b9c6:	d118      	bne.n	800b9fa <USB_DevInit+0x206>
    {
      if (i == 0U)
 800b9c8:	693b      	ldr	r3, [r7, #16]
 800b9ca:	2b00      	cmp	r3, #0
 800b9cc:	d10a      	bne.n	800b9e4 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800b9ce:	693b      	ldr	r3, [r7, #16]
 800b9d0:	015a      	lsls	r2, r3, #5
 800b9d2:	68fb      	ldr	r3, [r7, #12]
 800b9d4:	4413      	add	r3, r2
 800b9d6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b9da:	461a      	mov	r2, r3
 800b9dc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800b9e0:	6013      	str	r3, [r2, #0]
 800b9e2:	e013      	b.n	800ba0c <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800b9e4:	693b      	ldr	r3, [r7, #16]
 800b9e6:	015a      	lsls	r2, r3, #5
 800b9e8:	68fb      	ldr	r3, [r7, #12]
 800b9ea:	4413      	add	r3, r2
 800b9ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b9f0:	461a      	mov	r2, r3
 800b9f2:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800b9f6:	6013      	str	r3, [r2, #0]
 800b9f8:	e008      	b.n	800ba0c <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800b9fa:	693b      	ldr	r3, [r7, #16]
 800b9fc:	015a      	lsls	r2, r3, #5
 800b9fe:	68fb      	ldr	r3, [r7, #12]
 800ba00:	4413      	add	r3, r2
 800ba02:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ba06:	461a      	mov	r2, r3
 800ba08:	2300      	movs	r3, #0
 800ba0a:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800ba0c:	693b      	ldr	r3, [r7, #16]
 800ba0e:	015a      	lsls	r2, r3, #5
 800ba10:	68fb      	ldr	r3, [r7, #12]
 800ba12:	4413      	add	r3, r2
 800ba14:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ba18:	461a      	mov	r2, r3
 800ba1a:	2300      	movs	r3, #0
 800ba1c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800ba1e:	693b      	ldr	r3, [r7, #16]
 800ba20:	015a      	lsls	r2, r3, #5
 800ba22:	68fb      	ldr	r3, [r7, #12]
 800ba24:	4413      	add	r3, r2
 800ba26:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ba2a:	461a      	mov	r2, r3
 800ba2c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800ba30:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800ba32:	693b      	ldr	r3, [r7, #16]
 800ba34:	3301      	adds	r3, #1
 800ba36:	613b      	str	r3, [r7, #16]
 800ba38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba3a:	693a      	ldr	r2, [r7, #16]
 800ba3c:	429a      	cmp	r2, r3
 800ba3e:	d3b7      	bcc.n	800b9b0 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800ba40:	68fb      	ldr	r3, [r7, #12]
 800ba42:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ba46:	691b      	ldr	r3, [r3, #16]
 800ba48:	68fa      	ldr	r2, [r7, #12]
 800ba4a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800ba4e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800ba52:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800ba54:	687b      	ldr	r3, [r7, #4]
 800ba56:	2200      	movs	r2, #0
 800ba58:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800ba5a:	687b      	ldr	r3, [r7, #4]
 800ba5c:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800ba60:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800ba62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba64:	2b00      	cmp	r3, #0
 800ba66:	d105      	bne.n	800ba74 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800ba68:	687b      	ldr	r3, [r7, #4]
 800ba6a:	699b      	ldr	r3, [r3, #24]
 800ba6c:	f043 0210 	orr.w	r2, r3, #16
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800ba74:	687b      	ldr	r3, [r7, #4]
 800ba76:	699a      	ldr	r2, [r3, #24]
 800ba78:	4b0f      	ldr	r3, [pc, #60]	; (800bab8 <USB_DevInit+0x2c4>)
 800ba7a:	4313      	orrs	r3, r2
 800ba7c:	687a      	ldr	r2, [r7, #4]
 800ba7e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800ba80:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ba82:	2b00      	cmp	r3, #0
 800ba84:	d005      	beq.n	800ba92 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800ba86:	687b      	ldr	r3, [r7, #4]
 800ba88:	699b      	ldr	r3, [r3, #24]
 800ba8a:	f043 0208 	orr.w	r2, r3, #8
 800ba8e:	687b      	ldr	r3, [r7, #4]
 800ba90:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800ba92:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ba94:	2b01      	cmp	r3, #1
 800ba96:	d107      	bne.n	800baa8 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	699b      	ldr	r3, [r3, #24]
 800ba9c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800baa0:	f043 0304 	orr.w	r3, r3, #4
 800baa4:	687a      	ldr	r2, [r7, #4]
 800baa6:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800baa8:	7dfb      	ldrb	r3, [r7, #23]
}
 800baaa:	4618      	mov	r0, r3
 800baac:	3718      	adds	r7, #24
 800baae:	46bd      	mov	sp, r7
 800bab0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800bab4:	b004      	add	sp, #16
 800bab6:	4770      	bx	lr
 800bab8:	803c3800 	.word	0x803c3800

0800babc <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800babc:	b480      	push	{r7}
 800babe:	b085      	sub	sp, #20
 800bac0:	af00      	add	r7, sp, #0
 800bac2:	6078      	str	r0, [r7, #4]
 800bac4:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800bac6:	2300      	movs	r3, #0
 800bac8:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800baca:	683b      	ldr	r3, [r7, #0]
 800bacc:	019b      	lsls	r3, r3, #6
 800bace:	f043 0220 	orr.w	r2, r3, #32
 800bad2:	687b      	ldr	r3, [r7, #4]
 800bad4:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800bad6:	68fb      	ldr	r3, [r7, #12]
 800bad8:	3301      	adds	r3, #1
 800bada:	60fb      	str	r3, [r7, #12]
 800badc:	68fb      	ldr	r3, [r7, #12]
 800bade:	4a08      	ldr	r2, [pc, #32]	; (800bb00 <USB_FlushTxFifo+0x44>)
 800bae0:	4293      	cmp	r3, r2
 800bae2:	d901      	bls.n	800bae8 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800bae4:	2303      	movs	r3, #3
 800bae6:	e006      	b.n	800baf6 <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	691b      	ldr	r3, [r3, #16]
 800baec:	f003 0320 	and.w	r3, r3, #32
 800baf0:	2b20      	cmp	r3, #32
 800baf2:	d0f0      	beq.n	800bad6 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800baf4:	2300      	movs	r3, #0
}
 800baf6:	4618      	mov	r0, r3
 800baf8:	3714      	adds	r7, #20
 800bafa:	46bd      	mov	sp, r7
 800bafc:	bc80      	pop	{r7}
 800bafe:	4770      	bx	lr
 800bb00:	00030d40 	.word	0x00030d40

0800bb04 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800bb04:	b480      	push	{r7}
 800bb06:	b085      	sub	sp, #20
 800bb08:	af00      	add	r7, sp, #0
 800bb0a:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 800bb0c:	2300      	movs	r3, #0
 800bb0e:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800bb10:	687b      	ldr	r3, [r7, #4]
 800bb12:	2210      	movs	r2, #16
 800bb14:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800bb16:	68fb      	ldr	r3, [r7, #12]
 800bb18:	3301      	adds	r3, #1
 800bb1a:	60fb      	str	r3, [r7, #12]
 800bb1c:	68fb      	ldr	r3, [r7, #12]
 800bb1e:	4a08      	ldr	r2, [pc, #32]	; (800bb40 <USB_FlushRxFifo+0x3c>)
 800bb20:	4293      	cmp	r3, r2
 800bb22:	d901      	bls.n	800bb28 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 800bb24:	2303      	movs	r3, #3
 800bb26:	e006      	b.n	800bb36 <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800bb28:	687b      	ldr	r3, [r7, #4]
 800bb2a:	691b      	ldr	r3, [r3, #16]
 800bb2c:	f003 0310 	and.w	r3, r3, #16
 800bb30:	2b10      	cmp	r3, #16
 800bb32:	d0f0      	beq.n	800bb16 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800bb34:	2300      	movs	r3, #0
}
 800bb36:	4618      	mov	r0, r3
 800bb38:	3714      	adds	r7, #20
 800bb3a:	46bd      	mov	sp, r7
 800bb3c:	bc80      	pop	{r7}
 800bb3e:	4770      	bx	lr
 800bb40:	00030d40 	.word	0x00030d40

0800bb44 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800bb44:	b480      	push	{r7}
 800bb46:	b085      	sub	sp, #20
 800bb48:	af00      	add	r7, sp, #0
 800bb4a:	6078      	str	r0, [r7, #4]
 800bb4c:	460b      	mov	r3, r1
 800bb4e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bb50:	687b      	ldr	r3, [r7, #4]
 800bb52:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800bb54:	68fb      	ldr	r3, [r7, #12]
 800bb56:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bb5a:	681a      	ldr	r2, [r3, #0]
 800bb5c:	78fb      	ldrb	r3, [r7, #3]
 800bb5e:	68f9      	ldr	r1, [r7, #12]
 800bb60:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800bb64:	4313      	orrs	r3, r2
 800bb66:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800bb68:	2300      	movs	r3, #0
}
 800bb6a:	4618      	mov	r0, r3
 800bb6c:	3714      	adds	r7, #20
 800bb6e:	46bd      	mov	sp, r7
 800bb70:	bc80      	pop	{r7}
 800bb72:	4770      	bx	lr

0800bb74 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg PCD_SPEED_HIGH: High speed mode
  *            @arg PCD_SPEED_FULL: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800bb74:	b480      	push	{r7}
 800bb76:	b087      	sub	sp, #28
 800bb78:	af00      	add	r7, sp, #0
 800bb7a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bb7c:	687b      	ldr	r3, [r7, #4]
 800bb7e:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800bb80:	693b      	ldr	r3, [r7, #16]
 800bb82:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bb86:	689b      	ldr	r3, [r3, #8]
 800bb88:	f003 0306 	and.w	r3, r3, #6
 800bb8c:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800bb8e:	68fb      	ldr	r3, [r7, #12]
 800bb90:	2b00      	cmp	r3, #0
 800bb92:	d102      	bne.n	800bb9a <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800bb94:	2300      	movs	r3, #0
 800bb96:	75fb      	strb	r3, [r7, #23]
 800bb98:	e00a      	b.n	800bbb0 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800bb9a:	68fb      	ldr	r3, [r7, #12]
 800bb9c:	2b02      	cmp	r3, #2
 800bb9e:	d002      	beq.n	800bba6 <USB_GetDevSpeed+0x32>
 800bba0:	68fb      	ldr	r3, [r7, #12]
 800bba2:	2b06      	cmp	r3, #6
 800bba4:	d102      	bne.n	800bbac <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800bba6:	2302      	movs	r3, #2
 800bba8:	75fb      	strb	r3, [r7, #23]
 800bbaa:	e001      	b.n	800bbb0 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800bbac:	230f      	movs	r3, #15
 800bbae:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800bbb0:	7dfb      	ldrb	r3, [r7, #23]
}
 800bbb2:	4618      	mov	r0, r3
 800bbb4:	371c      	adds	r7, #28
 800bbb6:	46bd      	mov	sp, r7
 800bbb8:	bc80      	pop	{r7}
 800bbba:	4770      	bx	lr

0800bbbc <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800bbbc:	b480      	push	{r7}
 800bbbe:	b085      	sub	sp, #20
 800bbc0:	af00      	add	r7, sp, #0
 800bbc2:	6078      	str	r0, [r7, #4]
 800bbc4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bbc6:	687b      	ldr	r3, [r7, #4]
 800bbc8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800bbca:	683b      	ldr	r3, [r7, #0]
 800bbcc:	781b      	ldrb	r3, [r3, #0]
 800bbce:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800bbd0:	683b      	ldr	r3, [r7, #0]
 800bbd2:	785b      	ldrb	r3, [r3, #1]
 800bbd4:	2b01      	cmp	r3, #1
 800bbd6:	d13a      	bne.n	800bc4e <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800bbd8:	68fb      	ldr	r3, [r7, #12]
 800bbda:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bbde:	69da      	ldr	r2, [r3, #28]
 800bbe0:	683b      	ldr	r3, [r7, #0]
 800bbe2:	781b      	ldrb	r3, [r3, #0]
 800bbe4:	f003 030f 	and.w	r3, r3, #15
 800bbe8:	2101      	movs	r1, #1
 800bbea:	fa01 f303 	lsl.w	r3, r1, r3
 800bbee:	b29b      	uxth	r3, r3
 800bbf0:	68f9      	ldr	r1, [r7, #12]
 800bbf2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800bbf6:	4313      	orrs	r3, r2
 800bbf8:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800bbfa:	68bb      	ldr	r3, [r7, #8]
 800bbfc:	015a      	lsls	r2, r3, #5
 800bbfe:	68fb      	ldr	r3, [r7, #12]
 800bc00:	4413      	add	r3, r2
 800bc02:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bc06:	681b      	ldr	r3, [r3, #0]
 800bc08:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800bc0c:	2b00      	cmp	r3, #0
 800bc0e:	d155      	bne.n	800bcbc <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800bc10:	68bb      	ldr	r3, [r7, #8]
 800bc12:	015a      	lsls	r2, r3, #5
 800bc14:	68fb      	ldr	r3, [r7, #12]
 800bc16:	4413      	add	r3, r2
 800bc18:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bc1c:	681a      	ldr	r2, [r3, #0]
 800bc1e:	683b      	ldr	r3, [r7, #0]
 800bc20:	689b      	ldr	r3, [r3, #8]
 800bc22:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800bc26:	683b      	ldr	r3, [r7, #0]
 800bc28:	78db      	ldrb	r3, [r3, #3]
 800bc2a:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800bc2c:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800bc2e:	68bb      	ldr	r3, [r7, #8]
 800bc30:	059b      	lsls	r3, r3, #22
 800bc32:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800bc34:	4313      	orrs	r3, r2
 800bc36:	68ba      	ldr	r2, [r7, #8]
 800bc38:	0151      	lsls	r1, r2, #5
 800bc3a:	68fa      	ldr	r2, [r7, #12]
 800bc3c:	440a      	add	r2, r1
 800bc3e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bc42:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800bc46:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800bc4a:	6013      	str	r3, [r2, #0]
 800bc4c:	e036      	b.n	800bcbc <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800bc4e:	68fb      	ldr	r3, [r7, #12]
 800bc50:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bc54:	69da      	ldr	r2, [r3, #28]
 800bc56:	683b      	ldr	r3, [r7, #0]
 800bc58:	781b      	ldrb	r3, [r3, #0]
 800bc5a:	f003 030f 	and.w	r3, r3, #15
 800bc5e:	2101      	movs	r1, #1
 800bc60:	fa01 f303 	lsl.w	r3, r1, r3
 800bc64:	041b      	lsls	r3, r3, #16
 800bc66:	68f9      	ldr	r1, [r7, #12]
 800bc68:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800bc6c:	4313      	orrs	r3, r2
 800bc6e:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800bc70:	68bb      	ldr	r3, [r7, #8]
 800bc72:	015a      	lsls	r2, r3, #5
 800bc74:	68fb      	ldr	r3, [r7, #12]
 800bc76:	4413      	add	r3, r2
 800bc78:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bc7c:	681b      	ldr	r3, [r3, #0]
 800bc7e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800bc82:	2b00      	cmp	r3, #0
 800bc84:	d11a      	bne.n	800bcbc <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800bc86:	68bb      	ldr	r3, [r7, #8]
 800bc88:	015a      	lsls	r2, r3, #5
 800bc8a:	68fb      	ldr	r3, [r7, #12]
 800bc8c:	4413      	add	r3, r2
 800bc8e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bc92:	681a      	ldr	r2, [r3, #0]
 800bc94:	683b      	ldr	r3, [r7, #0]
 800bc96:	689b      	ldr	r3, [r3, #8]
 800bc98:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800bc9c:	683b      	ldr	r3, [r7, #0]
 800bc9e:	78db      	ldrb	r3, [r3, #3]
 800bca0:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800bca2:	430b      	orrs	r3, r1
 800bca4:	4313      	orrs	r3, r2
 800bca6:	68ba      	ldr	r2, [r7, #8]
 800bca8:	0151      	lsls	r1, r2, #5
 800bcaa:	68fa      	ldr	r2, [r7, #12]
 800bcac:	440a      	add	r2, r1
 800bcae:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800bcb2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800bcb6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800bcba:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800bcbc:	2300      	movs	r3, #0
}
 800bcbe:	4618      	mov	r0, r3
 800bcc0:	3714      	adds	r7, #20
 800bcc2:	46bd      	mov	sp, r7
 800bcc4:	bc80      	pop	{r7}
 800bcc6:	4770      	bx	lr

0800bcc8 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800bcc8:	b480      	push	{r7}
 800bcca:	b085      	sub	sp, #20
 800bccc:	af00      	add	r7, sp, #0
 800bcce:	6078      	str	r0, [r7, #4]
 800bcd0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bcd2:	687b      	ldr	r3, [r7, #4]
 800bcd4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800bcd6:	683b      	ldr	r3, [r7, #0]
 800bcd8:	781b      	ldrb	r3, [r3, #0]
 800bcda:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800bcdc:	683b      	ldr	r3, [r7, #0]
 800bcde:	785b      	ldrb	r3, [r3, #1]
 800bce0:	2b01      	cmp	r3, #1
 800bce2:	d161      	bne.n	800bda8 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800bce4:	68bb      	ldr	r3, [r7, #8]
 800bce6:	015a      	lsls	r2, r3, #5
 800bce8:	68fb      	ldr	r3, [r7, #12]
 800bcea:	4413      	add	r3, r2
 800bcec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bcf0:	681b      	ldr	r3, [r3, #0]
 800bcf2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800bcf6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800bcfa:	d11f      	bne.n	800bd3c <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800bcfc:	68bb      	ldr	r3, [r7, #8]
 800bcfe:	015a      	lsls	r2, r3, #5
 800bd00:	68fb      	ldr	r3, [r7, #12]
 800bd02:	4413      	add	r3, r2
 800bd04:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bd08:	681b      	ldr	r3, [r3, #0]
 800bd0a:	68ba      	ldr	r2, [r7, #8]
 800bd0c:	0151      	lsls	r1, r2, #5
 800bd0e:	68fa      	ldr	r2, [r7, #12]
 800bd10:	440a      	add	r2, r1
 800bd12:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bd16:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800bd1a:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800bd1c:	68bb      	ldr	r3, [r7, #8]
 800bd1e:	015a      	lsls	r2, r3, #5
 800bd20:	68fb      	ldr	r3, [r7, #12]
 800bd22:	4413      	add	r3, r2
 800bd24:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bd28:	681b      	ldr	r3, [r3, #0]
 800bd2a:	68ba      	ldr	r2, [r7, #8]
 800bd2c:	0151      	lsls	r1, r2, #5
 800bd2e:	68fa      	ldr	r2, [r7, #12]
 800bd30:	440a      	add	r2, r1
 800bd32:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bd36:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800bd3a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800bd3c:	68fb      	ldr	r3, [r7, #12]
 800bd3e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bd42:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800bd44:	683b      	ldr	r3, [r7, #0]
 800bd46:	781b      	ldrb	r3, [r3, #0]
 800bd48:	f003 030f 	and.w	r3, r3, #15
 800bd4c:	2101      	movs	r1, #1
 800bd4e:	fa01 f303 	lsl.w	r3, r1, r3
 800bd52:	b29b      	uxth	r3, r3
 800bd54:	43db      	mvns	r3, r3
 800bd56:	68f9      	ldr	r1, [r7, #12]
 800bd58:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800bd5c:	4013      	ands	r3, r2
 800bd5e:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800bd60:	68fb      	ldr	r3, [r7, #12]
 800bd62:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bd66:	69da      	ldr	r2, [r3, #28]
 800bd68:	683b      	ldr	r3, [r7, #0]
 800bd6a:	781b      	ldrb	r3, [r3, #0]
 800bd6c:	f003 030f 	and.w	r3, r3, #15
 800bd70:	2101      	movs	r1, #1
 800bd72:	fa01 f303 	lsl.w	r3, r1, r3
 800bd76:	b29b      	uxth	r3, r3
 800bd78:	43db      	mvns	r3, r3
 800bd7a:	68f9      	ldr	r1, [r7, #12]
 800bd7c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800bd80:	4013      	ands	r3, r2
 800bd82:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800bd84:	68bb      	ldr	r3, [r7, #8]
 800bd86:	015a      	lsls	r2, r3, #5
 800bd88:	68fb      	ldr	r3, [r7, #12]
 800bd8a:	4413      	add	r3, r2
 800bd8c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bd90:	681a      	ldr	r2, [r3, #0]
 800bd92:	68bb      	ldr	r3, [r7, #8]
 800bd94:	0159      	lsls	r1, r3, #5
 800bd96:	68fb      	ldr	r3, [r7, #12]
 800bd98:	440b      	add	r3, r1
 800bd9a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bd9e:	4619      	mov	r1, r3
 800bda0:	4b35      	ldr	r3, [pc, #212]	; (800be78 <USB_DeactivateEndpoint+0x1b0>)
 800bda2:	4013      	ands	r3, r2
 800bda4:	600b      	str	r3, [r1, #0]
 800bda6:	e060      	b.n	800be6a <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800bda8:	68bb      	ldr	r3, [r7, #8]
 800bdaa:	015a      	lsls	r2, r3, #5
 800bdac:	68fb      	ldr	r3, [r7, #12]
 800bdae:	4413      	add	r3, r2
 800bdb0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bdb4:	681b      	ldr	r3, [r3, #0]
 800bdb6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800bdba:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800bdbe:	d11f      	bne.n	800be00 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800bdc0:	68bb      	ldr	r3, [r7, #8]
 800bdc2:	015a      	lsls	r2, r3, #5
 800bdc4:	68fb      	ldr	r3, [r7, #12]
 800bdc6:	4413      	add	r3, r2
 800bdc8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bdcc:	681b      	ldr	r3, [r3, #0]
 800bdce:	68ba      	ldr	r2, [r7, #8]
 800bdd0:	0151      	lsls	r1, r2, #5
 800bdd2:	68fa      	ldr	r2, [r7, #12]
 800bdd4:	440a      	add	r2, r1
 800bdd6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800bdda:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800bdde:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800bde0:	68bb      	ldr	r3, [r7, #8]
 800bde2:	015a      	lsls	r2, r3, #5
 800bde4:	68fb      	ldr	r3, [r7, #12]
 800bde6:	4413      	add	r3, r2
 800bde8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bdec:	681b      	ldr	r3, [r3, #0]
 800bdee:	68ba      	ldr	r2, [r7, #8]
 800bdf0:	0151      	lsls	r1, r2, #5
 800bdf2:	68fa      	ldr	r2, [r7, #12]
 800bdf4:	440a      	add	r2, r1
 800bdf6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800bdfa:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800bdfe:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800be00:	68fb      	ldr	r3, [r7, #12]
 800be02:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800be06:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800be08:	683b      	ldr	r3, [r7, #0]
 800be0a:	781b      	ldrb	r3, [r3, #0]
 800be0c:	f003 030f 	and.w	r3, r3, #15
 800be10:	2101      	movs	r1, #1
 800be12:	fa01 f303 	lsl.w	r3, r1, r3
 800be16:	041b      	lsls	r3, r3, #16
 800be18:	43db      	mvns	r3, r3
 800be1a:	68f9      	ldr	r1, [r7, #12]
 800be1c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800be20:	4013      	ands	r3, r2
 800be22:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800be24:	68fb      	ldr	r3, [r7, #12]
 800be26:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800be2a:	69da      	ldr	r2, [r3, #28]
 800be2c:	683b      	ldr	r3, [r7, #0]
 800be2e:	781b      	ldrb	r3, [r3, #0]
 800be30:	f003 030f 	and.w	r3, r3, #15
 800be34:	2101      	movs	r1, #1
 800be36:	fa01 f303 	lsl.w	r3, r1, r3
 800be3a:	041b      	lsls	r3, r3, #16
 800be3c:	43db      	mvns	r3, r3
 800be3e:	68f9      	ldr	r1, [r7, #12]
 800be40:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800be44:	4013      	ands	r3, r2
 800be46:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800be48:	68bb      	ldr	r3, [r7, #8]
 800be4a:	015a      	lsls	r2, r3, #5
 800be4c:	68fb      	ldr	r3, [r7, #12]
 800be4e:	4413      	add	r3, r2
 800be50:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800be54:	681a      	ldr	r2, [r3, #0]
 800be56:	68bb      	ldr	r3, [r7, #8]
 800be58:	0159      	lsls	r1, r3, #5
 800be5a:	68fb      	ldr	r3, [r7, #12]
 800be5c:	440b      	add	r3, r1
 800be5e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800be62:	4619      	mov	r1, r3
 800be64:	4b05      	ldr	r3, [pc, #20]	; (800be7c <USB_DeactivateEndpoint+0x1b4>)
 800be66:	4013      	ands	r3, r2
 800be68:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800be6a:	2300      	movs	r3, #0
}
 800be6c:	4618      	mov	r0, r3
 800be6e:	3714      	adds	r7, #20
 800be70:	46bd      	mov	sp, r7
 800be72:	bc80      	pop	{r7}
 800be74:	4770      	bx	lr
 800be76:	bf00      	nop
 800be78:	ec337800 	.word	0xec337800
 800be7c:	eff37800 	.word	0xeff37800

0800be80 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800be80:	b580      	push	{r7, lr}
 800be82:	b08a      	sub	sp, #40	; 0x28
 800be84:	af02      	add	r7, sp, #8
 800be86:	60f8      	str	r0, [r7, #12]
 800be88:	60b9      	str	r1, [r7, #8]
 800be8a:	4613      	mov	r3, r2
 800be8c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800be8e:	68fb      	ldr	r3, [r7, #12]
 800be90:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800be92:	68bb      	ldr	r3, [r7, #8]
 800be94:	781b      	ldrb	r3, [r3, #0]
 800be96:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800be98:	68bb      	ldr	r3, [r7, #8]
 800be9a:	785b      	ldrb	r3, [r3, #1]
 800be9c:	2b01      	cmp	r3, #1
 800be9e:	f040 815c 	bne.w	800c15a <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800bea2:	68bb      	ldr	r3, [r7, #8]
 800bea4:	695b      	ldr	r3, [r3, #20]
 800bea6:	2b00      	cmp	r3, #0
 800bea8:	d132      	bne.n	800bf10 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800beaa:	69bb      	ldr	r3, [r7, #24]
 800beac:	015a      	lsls	r2, r3, #5
 800beae:	69fb      	ldr	r3, [r7, #28]
 800beb0:	4413      	add	r3, r2
 800beb2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800beb6:	691b      	ldr	r3, [r3, #16]
 800beb8:	69ba      	ldr	r2, [r7, #24]
 800beba:	0151      	lsls	r1, r2, #5
 800bebc:	69fa      	ldr	r2, [r7, #28]
 800bebe:	440a      	add	r2, r1
 800bec0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bec4:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800bec8:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800becc:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800bece:	69bb      	ldr	r3, [r7, #24]
 800bed0:	015a      	lsls	r2, r3, #5
 800bed2:	69fb      	ldr	r3, [r7, #28]
 800bed4:	4413      	add	r3, r2
 800bed6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800beda:	691b      	ldr	r3, [r3, #16]
 800bedc:	69ba      	ldr	r2, [r7, #24]
 800bede:	0151      	lsls	r1, r2, #5
 800bee0:	69fa      	ldr	r2, [r7, #28]
 800bee2:	440a      	add	r2, r1
 800bee4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bee8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800beec:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800beee:	69bb      	ldr	r3, [r7, #24]
 800bef0:	015a      	lsls	r2, r3, #5
 800bef2:	69fb      	ldr	r3, [r7, #28]
 800bef4:	4413      	add	r3, r2
 800bef6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800befa:	691b      	ldr	r3, [r3, #16]
 800befc:	69ba      	ldr	r2, [r7, #24]
 800befe:	0151      	lsls	r1, r2, #5
 800bf00:	69fa      	ldr	r2, [r7, #28]
 800bf02:	440a      	add	r2, r1
 800bf04:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bf08:	0cdb      	lsrs	r3, r3, #19
 800bf0a:	04db      	lsls	r3, r3, #19
 800bf0c:	6113      	str	r3, [r2, #16]
 800bf0e:	e074      	b.n	800bffa <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800bf10:	69bb      	ldr	r3, [r7, #24]
 800bf12:	015a      	lsls	r2, r3, #5
 800bf14:	69fb      	ldr	r3, [r7, #28]
 800bf16:	4413      	add	r3, r2
 800bf18:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bf1c:	691b      	ldr	r3, [r3, #16]
 800bf1e:	69ba      	ldr	r2, [r7, #24]
 800bf20:	0151      	lsls	r1, r2, #5
 800bf22:	69fa      	ldr	r2, [r7, #28]
 800bf24:	440a      	add	r2, r1
 800bf26:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bf2a:	0cdb      	lsrs	r3, r3, #19
 800bf2c:	04db      	lsls	r3, r3, #19
 800bf2e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800bf30:	69bb      	ldr	r3, [r7, #24]
 800bf32:	015a      	lsls	r2, r3, #5
 800bf34:	69fb      	ldr	r3, [r7, #28]
 800bf36:	4413      	add	r3, r2
 800bf38:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bf3c:	691b      	ldr	r3, [r3, #16]
 800bf3e:	69ba      	ldr	r2, [r7, #24]
 800bf40:	0151      	lsls	r1, r2, #5
 800bf42:	69fa      	ldr	r2, [r7, #28]
 800bf44:	440a      	add	r2, r1
 800bf46:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bf4a:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800bf4e:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800bf52:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800bf54:	69bb      	ldr	r3, [r7, #24]
 800bf56:	015a      	lsls	r2, r3, #5
 800bf58:	69fb      	ldr	r3, [r7, #28]
 800bf5a:	4413      	add	r3, r2
 800bf5c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bf60:	691a      	ldr	r2, [r3, #16]
 800bf62:	68bb      	ldr	r3, [r7, #8]
 800bf64:	6959      	ldr	r1, [r3, #20]
 800bf66:	68bb      	ldr	r3, [r7, #8]
 800bf68:	689b      	ldr	r3, [r3, #8]
 800bf6a:	440b      	add	r3, r1
 800bf6c:	1e59      	subs	r1, r3, #1
 800bf6e:	68bb      	ldr	r3, [r7, #8]
 800bf70:	689b      	ldr	r3, [r3, #8]
 800bf72:	fbb1 f3f3 	udiv	r3, r1, r3
 800bf76:	04d9      	lsls	r1, r3, #19
 800bf78:	4b9d      	ldr	r3, [pc, #628]	; (800c1f0 <USB_EPStartXfer+0x370>)
 800bf7a:	400b      	ands	r3, r1
 800bf7c:	69b9      	ldr	r1, [r7, #24]
 800bf7e:	0148      	lsls	r0, r1, #5
 800bf80:	69f9      	ldr	r1, [r7, #28]
 800bf82:	4401      	add	r1, r0
 800bf84:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800bf88:	4313      	orrs	r3, r2
 800bf8a:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800bf8c:	69bb      	ldr	r3, [r7, #24]
 800bf8e:	015a      	lsls	r2, r3, #5
 800bf90:	69fb      	ldr	r3, [r7, #28]
 800bf92:	4413      	add	r3, r2
 800bf94:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bf98:	691a      	ldr	r2, [r3, #16]
 800bf9a:	68bb      	ldr	r3, [r7, #8]
 800bf9c:	695b      	ldr	r3, [r3, #20]
 800bf9e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bfa2:	69b9      	ldr	r1, [r7, #24]
 800bfa4:	0148      	lsls	r0, r1, #5
 800bfa6:	69f9      	ldr	r1, [r7, #28]
 800bfa8:	4401      	add	r1, r0
 800bfaa:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800bfae:	4313      	orrs	r3, r2
 800bfb0:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800bfb2:	68bb      	ldr	r3, [r7, #8]
 800bfb4:	78db      	ldrb	r3, [r3, #3]
 800bfb6:	2b01      	cmp	r3, #1
 800bfb8:	d11f      	bne.n	800bffa <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800bfba:	69bb      	ldr	r3, [r7, #24]
 800bfbc:	015a      	lsls	r2, r3, #5
 800bfbe:	69fb      	ldr	r3, [r7, #28]
 800bfc0:	4413      	add	r3, r2
 800bfc2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bfc6:	691b      	ldr	r3, [r3, #16]
 800bfc8:	69ba      	ldr	r2, [r7, #24]
 800bfca:	0151      	lsls	r1, r2, #5
 800bfcc:	69fa      	ldr	r2, [r7, #28]
 800bfce:	440a      	add	r2, r1
 800bfd0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bfd4:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800bfd8:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800bfda:	69bb      	ldr	r3, [r7, #24]
 800bfdc:	015a      	lsls	r2, r3, #5
 800bfde:	69fb      	ldr	r3, [r7, #28]
 800bfe0:	4413      	add	r3, r2
 800bfe2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bfe6:	691b      	ldr	r3, [r3, #16]
 800bfe8:	69ba      	ldr	r2, [r7, #24]
 800bfea:	0151      	lsls	r1, r2, #5
 800bfec:	69fa      	ldr	r2, [r7, #28]
 800bfee:	440a      	add	r2, r1
 800bff0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bff4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800bff8:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800bffa:	79fb      	ldrb	r3, [r7, #7]
 800bffc:	2b01      	cmp	r3, #1
 800bffe:	d14b      	bne.n	800c098 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800c000:	68bb      	ldr	r3, [r7, #8]
 800c002:	691b      	ldr	r3, [r3, #16]
 800c004:	2b00      	cmp	r3, #0
 800c006:	d009      	beq.n	800c01c <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800c008:	69bb      	ldr	r3, [r7, #24]
 800c00a:	015a      	lsls	r2, r3, #5
 800c00c:	69fb      	ldr	r3, [r7, #28]
 800c00e:	4413      	add	r3, r2
 800c010:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c014:	461a      	mov	r2, r3
 800c016:	68bb      	ldr	r3, [r7, #8]
 800c018:	691b      	ldr	r3, [r3, #16]
 800c01a:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800c01c:	68bb      	ldr	r3, [r7, #8]
 800c01e:	78db      	ldrb	r3, [r3, #3]
 800c020:	2b01      	cmp	r3, #1
 800c022:	d128      	bne.n	800c076 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800c024:	69fb      	ldr	r3, [r7, #28]
 800c026:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c02a:	689b      	ldr	r3, [r3, #8]
 800c02c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c030:	2b00      	cmp	r3, #0
 800c032:	d110      	bne.n	800c056 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800c034:	69bb      	ldr	r3, [r7, #24]
 800c036:	015a      	lsls	r2, r3, #5
 800c038:	69fb      	ldr	r3, [r7, #28]
 800c03a:	4413      	add	r3, r2
 800c03c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c040:	681b      	ldr	r3, [r3, #0]
 800c042:	69ba      	ldr	r2, [r7, #24]
 800c044:	0151      	lsls	r1, r2, #5
 800c046:	69fa      	ldr	r2, [r7, #28]
 800c048:	440a      	add	r2, r1
 800c04a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c04e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800c052:	6013      	str	r3, [r2, #0]
 800c054:	e00f      	b.n	800c076 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800c056:	69bb      	ldr	r3, [r7, #24]
 800c058:	015a      	lsls	r2, r3, #5
 800c05a:	69fb      	ldr	r3, [r7, #28]
 800c05c:	4413      	add	r3, r2
 800c05e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c062:	681b      	ldr	r3, [r3, #0]
 800c064:	69ba      	ldr	r2, [r7, #24]
 800c066:	0151      	lsls	r1, r2, #5
 800c068:	69fa      	ldr	r2, [r7, #28]
 800c06a:	440a      	add	r2, r1
 800c06c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c070:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c074:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800c076:	69bb      	ldr	r3, [r7, #24]
 800c078:	015a      	lsls	r2, r3, #5
 800c07a:	69fb      	ldr	r3, [r7, #28]
 800c07c:	4413      	add	r3, r2
 800c07e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c082:	681b      	ldr	r3, [r3, #0]
 800c084:	69ba      	ldr	r2, [r7, #24]
 800c086:	0151      	lsls	r1, r2, #5
 800c088:	69fa      	ldr	r2, [r7, #28]
 800c08a:	440a      	add	r2, r1
 800c08c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c090:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800c094:	6013      	str	r3, [r2, #0]
 800c096:	e12f      	b.n	800c2f8 <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800c098:	69bb      	ldr	r3, [r7, #24]
 800c09a:	015a      	lsls	r2, r3, #5
 800c09c:	69fb      	ldr	r3, [r7, #28]
 800c09e:	4413      	add	r3, r2
 800c0a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c0a4:	681b      	ldr	r3, [r3, #0]
 800c0a6:	69ba      	ldr	r2, [r7, #24]
 800c0a8:	0151      	lsls	r1, r2, #5
 800c0aa:	69fa      	ldr	r2, [r7, #28]
 800c0ac:	440a      	add	r2, r1
 800c0ae:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c0b2:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800c0b6:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800c0b8:	68bb      	ldr	r3, [r7, #8]
 800c0ba:	78db      	ldrb	r3, [r3, #3]
 800c0bc:	2b01      	cmp	r3, #1
 800c0be:	d015      	beq.n	800c0ec <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800c0c0:	68bb      	ldr	r3, [r7, #8]
 800c0c2:	695b      	ldr	r3, [r3, #20]
 800c0c4:	2b00      	cmp	r3, #0
 800c0c6:	f000 8117 	beq.w	800c2f8 <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800c0ca:	69fb      	ldr	r3, [r7, #28]
 800c0cc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c0d0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800c0d2:	68bb      	ldr	r3, [r7, #8]
 800c0d4:	781b      	ldrb	r3, [r3, #0]
 800c0d6:	f003 030f 	and.w	r3, r3, #15
 800c0da:	2101      	movs	r1, #1
 800c0dc:	fa01 f303 	lsl.w	r3, r1, r3
 800c0e0:	69f9      	ldr	r1, [r7, #28]
 800c0e2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c0e6:	4313      	orrs	r3, r2
 800c0e8:	634b      	str	r3, [r1, #52]	; 0x34
 800c0ea:	e105      	b.n	800c2f8 <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800c0ec:	69fb      	ldr	r3, [r7, #28]
 800c0ee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c0f2:	689b      	ldr	r3, [r3, #8]
 800c0f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c0f8:	2b00      	cmp	r3, #0
 800c0fa:	d110      	bne.n	800c11e <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800c0fc:	69bb      	ldr	r3, [r7, #24]
 800c0fe:	015a      	lsls	r2, r3, #5
 800c100:	69fb      	ldr	r3, [r7, #28]
 800c102:	4413      	add	r3, r2
 800c104:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c108:	681b      	ldr	r3, [r3, #0]
 800c10a:	69ba      	ldr	r2, [r7, #24]
 800c10c:	0151      	lsls	r1, r2, #5
 800c10e:	69fa      	ldr	r2, [r7, #28]
 800c110:	440a      	add	r2, r1
 800c112:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c116:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800c11a:	6013      	str	r3, [r2, #0]
 800c11c:	e00f      	b.n	800c13e <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800c11e:	69bb      	ldr	r3, [r7, #24]
 800c120:	015a      	lsls	r2, r3, #5
 800c122:	69fb      	ldr	r3, [r7, #28]
 800c124:	4413      	add	r3, r2
 800c126:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c12a:	681b      	ldr	r3, [r3, #0]
 800c12c:	69ba      	ldr	r2, [r7, #24]
 800c12e:	0151      	lsls	r1, r2, #5
 800c130:	69fa      	ldr	r2, [r7, #28]
 800c132:	440a      	add	r2, r1
 800c134:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c138:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c13c:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800c13e:	68bb      	ldr	r3, [r7, #8]
 800c140:	68d9      	ldr	r1, [r3, #12]
 800c142:	68bb      	ldr	r3, [r7, #8]
 800c144:	781a      	ldrb	r2, [r3, #0]
 800c146:	68bb      	ldr	r3, [r7, #8]
 800c148:	695b      	ldr	r3, [r3, #20]
 800c14a:	b298      	uxth	r0, r3
 800c14c:	79fb      	ldrb	r3, [r7, #7]
 800c14e:	9300      	str	r3, [sp, #0]
 800c150:	4603      	mov	r3, r0
 800c152:	68f8      	ldr	r0, [r7, #12]
 800c154:	f000 fa2a 	bl	800c5ac <USB_WritePacket>
 800c158:	e0ce      	b.n	800c2f8 <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800c15a:	69bb      	ldr	r3, [r7, #24]
 800c15c:	015a      	lsls	r2, r3, #5
 800c15e:	69fb      	ldr	r3, [r7, #28]
 800c160:	4413      	add	r3, r2
 800c162:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c166:	691b      	ldr	r3, [r3, #16]
 800c168:	69ba      	ldr	r2, [r7, #24]
 800c16a:	0151      	lsls	r1, r2, #5
 800c16c:	69fa      	ldr	r2, [r7, #28]
 800c16e:	440a      	add	r2, r1
 800c170:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c174:	0cdb      	lsrs	r3, r3, #19
 800c176:	04db      	lsls	r3, r3, #19
 800c178:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800c17a:	69bb      	ldr	r3, [r7, #24]
 800c17c:	015a      	lsls	r2, r3, #5
 800c17e:	69fb      	ldr	r3, [r7, #28]
 800c180:	4413      	add	r3, r2
 800c182:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c186:	691b      	ldr	r3, [r3, #16]
 800c188:	69ba      	ldr	r2, [r7, #24]
 800c18a:	0151      	lsls	r1, r2, #5
 800c18c:	69fa      	ldr	r2, [r7, #28]
 800c18e:	440a      	add	r2, r1
 800c190:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c194:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800c198:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800c19c:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 800c19e:	68bb      	ldr	r3, [r7, #8]
 800c1a0:	695b      	ldr	r3, [r3, #20]
 800c1a2:	2b00      	cmp	r3, #0
 800c1a4:	d126      	bne.n	800c1f4 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800c1a6:	69bb      	ldr	r3, [r7, #24]
 800c1a8:	015a      	lsls	r2, r3, #5
 800c1aa:	69fb      	ldr	r3, [r7, #28]
 800c1ac:	4413      	add	r3, r2
 800c1ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c1b2:	691a      	ldr	r2, [r3, #16]
 800c1b4:	68bb      	ldr	r3, [r7, #8]
 800c1b6:	689b      	ldr	r3, [r3, #8]
 800c1b8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c1bc:	69b9      	ldr	r1, [r7, #24]
 800c1be:	0148      	lsls	r0, r1, #5
 800c1c0:	69f9      	ldr	r1, [r7, #28]
 800c1c2:	4401      	add	r1, r0
 800c1c4:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800c1c8:	4313      	orrs	r3, r2
 800c1ca:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800c1cc:	69bb      	ldr	r3, [r7, #24]
 800c1ce:	015a      	lsls	r2, r3, #5
 800c1d0:	69fb      	ldr	r3, [r7, #28]
 800c1d2:	4413      	add	r3, r2
 800c1d4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c1d8:	691b      	ldr	r3, [r3, #16]
 800c1da:	69ba      	ldr	r2, [r7, #24]
 800c1dc:	0151      	lsls	r1, r2, #5
 800c1de:	69fa      	ldr	r2, [r7, #28]
 800c1e0:	440a      	add	r2, r1
 800c1e2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c1e6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800c1ea:	6113      	str	r3, [r2, #16]
 800c1ec:	e036      	b.n	800c25c <USB_EPStartXfer+0x3dc>
 800c1ee:	bf00      	nop
 800c1f0:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800c1f4:	68bb      	ldr	r3, [r7, #8]
 800c1f6:	695a      	ldr	r2, [r3, #20]
 800c1f8:	68bb      	ldr	r3, [r7, #8]
 800c1fa:	689b      	ldr	r3, [r3, #8]
 800c1fc:	4413      	add	r3, r2
 800c1fe:	1e5a      	subs	r2, r3, #1
 800c200:	68bb      	ldr	r3, [r7, #8]
 800c202:	689b      	ldr	r3, [r3, #8]
 800c204:	fbb2 f3f3 	udiv	r3, r2, r3
 800c208:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800c20a:	69bb      	ldr	r3, [r7, #24]
 800c20c:	015a      	lsls	r2, r3, #5
 800c20e:	69fb      	ldr	r3, [r7, #28]
 800c210:	4413      	add	r3, r2
 800c212:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c216:	691a      	ldr	r2, [r3, #16]
 800c218:	8afb      	ldrh	r3, [r7, #22]
 800c21a:	04d9      	lsls	r1, r3, #19
 800c21c:	4b39      	ldr	r3, [pc, #228]	; (800c304 <USB_EPStartXfer+0x484>)
 800c21e:	400b      	ands	r3, r1
 800c220:	69b9      	ldr	r1, [r7, #24]
 800c222:	0148      	lsls	r0, r1, #5
 800c224:	69f9      	ldr	r1, [r7, #28]
 800c226:	4401      	add	r1, r0
 800c228:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800c22c:	4313      	orrs	r3, r2
 800c22e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800c230:	69bb      	ldr	r3, [r7, #24]
 800c232:	015a      	lsls	r2, r3, #5
 800c234:	69fb      	ldr	r3, [r7, #28]
 800c236:	4413      	add	r3, r2
 800c238:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c23c:	691a      	ldr	r2, [r3, #16]
 800c23e:	68bb      	ldr	r3, [r7, #8]
 800c240:	689b      	ldr	r3, [r3, #8]
 800c242:	8af9      	ldrh	r1, [r7, #22]
 800c244:	fb01 f303 	mul.w	r3, r1, r3
 800c248:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c24c:	69b9      	ldr	r1, [r7, #24]
 800c24e:	0148      	lsls	r0, r1, #5
 800c250:	69f9      	ldr	r1, [r7, #28]
 800c252:	4401      	add	r1, r0
 800c254:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800c258:	4313      	orrs	r3, r2
 800c25a:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800c25c:	79fb      	ldrb	r3, [r7, #7]
 800c25e:	2b01      	cmp	r3, #1
 800c260:	d10d      	bne.n	800c27e <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800c262:	68bb      	ldr	r3, [r7, #8]
 800c264:	68db      	ldr	r3, [r3, #12]
 800c266:	2b00      	cmp	r3, #0
 800c268:	d009      	beq.n	800c27e <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800c26a:	68bb      	ldr	r3, [r7, #8]
 800c26c:	68d9      	ldr	r1, [r3, #12]
 800c26e:	69bb      	ldr	r3, [r7, #24]
 800c270:	015a      	lsls	r2, r3, #5
 800c272:	69fb      	ldr	r3, [r7, #28]
 800c274:	4413      	add	r3, r2
 800c276:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c27a:	460a      	mov	r2, r1
 800c27c:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800c27e:	68bb      	ldr	r3, [r7, #8]
 800c280:	78db      	ldrb	r3, [r3, #3]
 800c282:	2b01      	cmp	r3, #1
 800c284:	d128      	bne.n	800c2d8 <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800c286:	69fb      	ldr	r3, [r7, #28]
 800c288:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c28c:	689b      	ldr	r3, [r3, #8]
 800c28e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c292:	2b00      	cmp	r3, #0
 800c294:	d110      	bne.n	800c2b8 <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800c296:	69bb      	ldr	r3, [r7, #24]
 800c298:	015a      	lsls	r2, r3, #5
 800c29a:	69fb      	ldr	r3, [r7, #28]
 800c29c:	4413      	add	r3, r2
 800c29e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c2a2:	681b      	ldr	r3, [r3, #0]
 800c2a4:	69ba      	ldr	r2, [r7, #24]
 800c2a6:	0151      	lsls	r1, r2, #5
 800c2a8:	69fa      	ldr	r2, [r7, #28]
 800c2aa:	440a      	add	r2, r1
 800c2ac:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c2b0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800c2b4:	6013      	str	r3, [r2, #0]
 800c2b6:	e00f      	b.n	800c2d8 <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800c2b8:	69bb      	ldr	r3, [r7, #24]
 800c2ba:	015a      	lsls	r2, r3, #5
 800c2bc:	69fb      	ldr	r3, [r7, #28]
 800c2be:	4413      	add	r3, r2
 800c2c0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c2c4:	681b      	ldr	r3, [r3, #0]
 800c2c6:	69ba      	ldr	r2, [r7, #24]
 800c2c8:	0151      	lsls	r1, r2, #5
 800c2ca:	69fa      	ldr	r2, [r7, #28]
 800c2cc:	440a      	add	r2, r1
 800c2ce:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c2d2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c2d6:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800c2d8:	69bb      	ldr	r3, [r7, #24]
 800c2da:	015a      	lsls	r2, r3, #5
 800c2dc:	69fb      	ldr	r3, [r7, #28]
 800c2de:	4413      	add	r3, r2
 800c2e0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c2e4:	681b      	ldr	r3, [r3, #0]
 800c2e6:	69ba      	ldr	r2, [r7, #24]
 800c2e8:	0151      	lsls	r1, r2, #5
 800c2ea:	69fa      	ldr	r2, [r7, #28]
 800c2ec:	440a      	add	r2, r1
 800c2ee:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c2f2:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800c2f6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800c2f8:	2300      	movs	r3, #0
}
 800c2fa:	4618      	mov	r0, r3
 800c2fc:	3720      	adds	r7, #32
 800c2fe:	46bd      	mov	sp, r7
 800c300:	bd80      	pop	{r7, pc}
 800c302:	bf00      	nop
 800c304:	1ff80000 	.word	0x1ff80000

0800c308 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800c308:	b480      	push	{r7}
 800c30a:	b087      	sub	sp, #28
 800c30c:	af00      	add	r7, sp, #0
 800c30e:	60f8      	str	r0, [r7, #12]
 800c310:	60b9      	str	r1, [r7, #8]
 800c312:	4613      	mov	r3, r2
 800c314:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c316:	68fb      	ldr	r3, [r7, #12]
 800c318:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800c31a:	68bb      	ldr	r3, [r7, #8]
 800c31c:	781b      	ldrb	r3, [r3, #0]
 800c31e:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800c320:	68bb      	ldr	r3, [r7, #8]
 800c322:	785b      	ldrb	r3, [r3, #1]
 800c324:	2b01      	cmp	r3, #1
 800c326:	f040 80cd 	bne.w	800c4c4 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800c32a:	68bb      	ldr	r3, [r7, #8]
 800c32c:	695b      	ldr	r3, [r3, #20]
 800c32e:	2b00      	cmp	r3, #0
 800c330:	d132      	bne.n	800c398 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800c332:	693b      	ldr	r3, [r7, #16]
 800c334:	015a      	lsls	r2, r3, #5
 800c336:	697b      	ldr	r3, [r7, #20]
 800c338:	4413      	add	r3, r2
 800c33a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c33e:	691b      	ldr	r3, [r3, #16]
 800c340:	693a      	ldr	r2, [r7, #16]
 800c342:	0151      	lsls	r1, r2, #5
 800c344:	697a      	ldr	r2, [r7, #20]
 800c346:	440a      	add	r2, r1
 800c348:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c34c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800c350:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800c354:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800c356:	693b      	ldr	r3, [r7, #16]
 800c358:	015a      	lsls	r2, r3, #5
 800c35a:	697b      	ldr	r3, [r7, #20]
 800c35c:	4413      	add	r3, r2
 800c35e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c362:	691b      	ldr	r3, [r3, #16]
 800c364:	693a      	ldr	r2, [r7, #16]
 800c366:	0151      	lsls	r1, r2, #5
 800c368:	697a      	ldr	r2, [r7, #20]
 800c36a:	440a      	add	r2, r1
 800c36c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c370:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800c374:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800c376:	693b      	ldr	r3, [r7, #16]
 800c378:	015a      	lsls	r2, r3, #5
 800c37a:	697b      	ldr	r3, [r7, #20]
 800c37c:	4413      	add	r3, r2
 800c37e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c382:	691b      	ldr	r3, [r3, #16]
 800c384:	693a      	ldr	r2, [r7, #16]
 800c386:	0151      	lsls	r1, r2, #5
 800c388:	697a      	ldr	r2, [r7, #20]
 800c38a:	440a      	add	r2, r1
 800c38c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c390:	0cdb      	lsrs	r3, r3, #19
 800c392:	04db      	lsls	r3, r3, #19
 800c394:	6113      	str	r3, [r2, #16]
 800c396:	e04e      	b.n	800c436 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800c398:	693b      	ldr	r3, [r7, #16]
 800c39a:	015a      	lsls	r2, r3, #5
 800c39c:	697b      	ldr	r3, [r7, #20]
 800c39e:	4413      	add	r3, r2
 800c3a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c3a4:	691b      	ldr	r3, [r3, #16]
 800c3a6:	693a      	ldr	r2, [r7, #16]
 800c3a8:	0151      	lsls	r1, r2, #5
 800c3aa:	697a      	ldr	r2, [r7, #20]
 800c3ac:	440a      	add	r2, r1
 800c3ae:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c3b2:	0cdb      	lsrs	r3, r3, #19
 800c3b4:	04db      	lsls	r3, r3, #19
 800c3b6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800c3b8:	693b      	ldr	r3, [r7, #16]
 800c3ba:	015a      	lsls	r2, r3, #5
 800c3bc:	697b      	ldr	r3, [r7, #20]
 800c3be:	4413      	add	r3, r2
 800c3c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c3c4:	691b      	ldr	r3, [r3, #16]
 800c3c6:	693a      	ldr	r2, [r7, #16]
 800c3c8:	0151      	lsls	r1, r2, #5
 800c3ca:	697a      	ldr	r2, [r7, #20]
 800c3cc:	440a      	add	r2, r1
 800c3ce:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c3d2:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800c3d6:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800c3da:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 800c3dc:	68bb      	ldr	r3, [r7, #8]
 800c3de:	695a      	ldr	r2, [r3, #20]
 800c3e0:	68bb      	ldr	r3, [r7, #8]
 800c3e2:	689b      	ldr	r3, [r3, #8]
 800c3e4:	429a      	cmp	r2, r3
 800c3e6:	d903      	bls.n	800c3f0 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 800c3e8:	68bb      	ldr	r3, [r7, #8]
 800c3ea:	689a      	ldr	r2, [r3, #8]
 800c3ec:	68bb      	ldr	r3, [r7, #8]
 800c3ee:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800c3f0:	693b      	ldr	r3, [r7, #16]
 800c3f2:	015a      	lsls	r2, r3, #5
 800c3f4:	697b      	ldr	r3, [r7, #20]
 800c3f6:	4413      	add	r3, r2
 800c3f8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c3fc:	691b      	ldr	r3, [r3, #16]
 800c3fe:	693a      	ldr	r2, [r7, #16]
 800c400:	0151      	lsls	r1, r2, #5
 800c402:	697a      	ldr	r2, [r7, #20]
 800c404:	440a      	add	r2, r1
 800c406:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c40a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800c40e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800c410:	693b      	ldr	r3, [r7, #16]
 800c412:	015a      	lsls	r2, r3, #5
 800c414:	697b      	ldr	r3, [r7, #20]
 800c416:	4413      	add	r3, r2
 800c418:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c41c:	691a      	ldr	r2, [r3, #16]
 800c41e:	68bb      	ldr	r3, [r7, #8]
 800c420:	695b      	ldr	r3, [r3, #20]
 800c422:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c426:	6939      	ldr	r1, [r7, #16]
 800c428:	0148      	lsls	r0, r1, #5
 800c42a:	6979      	ldr	r1, [r7, #20]
 800c42c:	4401      	add	r1, r0
 800c42e:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800c432:	4313      	orrs	r3, r2
 800c434:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800c436:	79fb      	ldrb	r3, [r7, #7]
 800c438:	2b01      	cmp	r3, #1
 800c43a:	d11e      	bne.n	800c47a <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800c43c:	68bb      	ldr	r3, [r7, #8]
 800c43e:	691b      	ldr	r3, [r3, #16]
 800c440:	2b00      	cmp	r3, #0
 800c442:	d009      	beq.n	800c458 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800c444:	693b      	ldr	r3, [r7, #16]
 800c446:	015a      	lsls	r2, r3, #5
 800c448:	697b      	ldr	r3, [r7, #20]
 800c44a:	4413      	add	r3, r2
 800c44c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c450:	461a      	mov	r2, r3
 800c452:	68bb      	ldr	r3, [r7, #8]
 800c454:	691b      	ldr	r3, [r3, #16]
 800c456:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800c458:	693b      	ldr	r3, [r7, #16]
 800c45a:	015a      	lsls	r2, r3, #5
 800c45c:	697b      	ldr	r3, [r7, #20]
 800c45e:	4413      	add	r3, r2
 800c460:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c464:	681b      	ldr	r3, [r3, #0]
 800c466:	693a      	ldr	r2, [r7, #16]
 800c468:	0151      	lsls	r1, r2, #5
 800c46a:	697a      	ldr	r2, [r7, #20]
 800c46c:	440a      	add	r2, r1
 800c46e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c472:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800c476:	6013      	str	r3, [r2, #0]
 800c478:	e092      	b.n	800c5a0 <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800c47a:	693b      	ldr	r3, [r7, #16]
 800c47c:	015a      	lsls	r2, r3, #5
 800c47e:	697b      	ldr	r3, [r7, #20]
 800c480:	4413      	add	r3, r2
 800c482:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c486:	681b      	ldr	r3, [r3, #0]
 800c488:	693a      	ldr	r2, [r7, #16]
 800c48a:	0151      	lsls	r1, r2, #5
 800c48c:	697a      	ldr	r2, [r7, #20]
 800c48e:	440a      	add	r2, r1
 800c490:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c494:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800c498:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800c49a:	68bb      	ldr	r3, [r7, #8]
 800c49c:	695b      	ldr	r3, [r3, #20]
 800c49e:	2b00      	cmp	r3, #0
 800c4a0:	d07e      	beq.n	800c5a0 <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800c4a2:	697b      	ldr	r3, [r7, #20]
 800c4a4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c4a8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800c4aa:	68bb      	ldr	r3, [r7, #8]
 800c4ac:	781b      	ldrb	r3, [r3, #0]
 800c4ae:	f003 030f 	and.w	r3, r3, #15
 800c4b2:	2101      	movs	r1, #1
 800c4b4:	fa01 f303 	lsl.w	r3, r1, r3
 800c4b8:	6979      	ldr	r1, [r7, #20]
 800c4ba:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c4be:	4313      	orrs	r3, r2
 800c4c0:	634b      	str	r3, [r1, #52]	; 0x34
 800c4c2:	e06d      	b.n	800c5a0 <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800c4c4:	693b      	ldr	r3, [r7, #16]
 800c4c6:	015a      	lsls	r2, r3, #5
 800c4c8:	697b      	ldr	r3, [r7, #20]
 800c4ca:	4413      	add	r3, r2
 800c4cc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c4d0:	691b      	ldr	r3, [r3, #16]
 800c4d2:	693a      	ldr	r2, [r7, #16]
 800c4d4:	0151      	lsls	r1, r2, #5
 800c4d6:	697a      	ldr	r2, [r7, #20]
 800c4d8:	440a      	add	r2, r1
 800c4da:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c4de:	0cdb      	lsrs	r3, r3, #19
 800c4e0:	04db      	lsls	r3, r3, #19
 800c4e2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800c4e4:	693b      	ldr	r3, [r7, #16]
 800c4e6:	015a      	lsls	r2, r3, #5
 800c4e8:	697b      	ldr	r3, [r7, #20]
 800c4ea:	4413      	add	r3, r2
 800c4ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c4f0:	691b      	ldr	r3, [r3, #16]
 800c4f2:	693a      	ldr	r2, [r7, #16]
 800c4f4:	0151      	lsls	r1, r2, #5
 800c4f6:	697a      	ldr	r2, [r7, #20]
 800c4f8:	440a      	add	r2, r1
 800c4fa:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c4fe:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800c502:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800c506:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 800c508:	68bb      	ldr	r3, [r7, #8]
 800c50a:	695b      	ldr	r3, [r3, #20]
 800c50c:	2b00      	cmp	r3, #0
 800c50e:	d003      	beq.n	800c518 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 800c510:	68bb      	ldr	r3, [r7, #8]
 800c512:	689a      	ldr	r2, [r3, #8]
 800c514:	68bb      	ldr	r3, [r7, #8]
 800c516:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800c518:	693b      	ldr	r3, [r7, #16]
 800c51a:	015a      	lsls	r2, r3, #5
 800c51c:	697b      	ldr	r3, [r7, #20]
 800c51e:	4413      	add	r3, r2
 800c520:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c524:	691b      	ldr	r3, [r3, #16]
 800c526:	693a      	ldr	r2, [r7, #16]
 800c528:	0151      	lsls	r1, r2, #5
 800c52a:	697a      	ldr	r2, [r7, #20]
 800c52c:	440a      	add	r2, r1
 800c52e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c532:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800c536:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 800c538:	693b      	ldr	r3, [r7, #16]
 800c53a:	015a      	lsls	r2, r3, #5
 800c53c:	697b      	ldr	r3, [r7, #20]
 800c53e:	4413      	add	r3, r2
 800c540:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c544:	691a      	ldr	r2, [r3, #16]
 800c546:	68bb      	ldr	r3, [r7, #8]
 800c548:	689b      	ldr	r3, [r3, #8]
 800c54a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c54e:	6939      	ldr	r1, [r7, #16]
 800c550:	0148      	lsls	r0, r1, #5
 800c552:	6979      	ldr	r1, [r7, #20]
 800c554:	4401      	add	r1, r0
 800c556:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800c55a:	4313      	orrs	r3, r2
 800c55c:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 800c55e:	79fb      	ldrb	r3, [r7, #7]
 800c560:	2b01      	cmp	r3, #1
 800c562:	d10d      	bne.n	800c580 <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800c564:	68bb      	ldr	r3, [r7, #8]
 800c566:	68db      	ldr	r3, [r3, #12]
 800c568:	2b00      	cmp	r3, #0
 800c56a:	d009      	beq.n	800c580 <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800c56c:	68bb      	ldr	r3, [r7, #8]
 800c56e:	68d9      	ldr	r1, [r3, #12]
 800c570:	693b      	ldr	r3, [r7, #16]
 800c572:	015a      	lsls	r2, r3, #5
 800c574:	697b      	ldr	r3, [r7, #20]
 800c576:	4413      	add	r3, r2
 800c578:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c57c:	460a      	mov	r2, r1
 800c57e:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800c580:	693b      	ldr	r3, [r7, #16]
 800c582:	015a      	lsls	r2, r3, #5
 800c584:	697b      	ldr	r3, [r7, #20]
 800c586:	4413      	add	r3, r2
 800c588:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c58c:	681b      	ldr	r3, [r3, #0]
 800c58e:	693a      	ldr	r2, [r7, #16]
 800c590:	0151      	lsls	r1, r2, #5
 800c592:	697a      	ldr	r2, [r7, #20]
 800c594:	440a      	add	r2, r1
 800c596:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c59a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800c59e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800c5a0:	2300      	movs	r3, #0
}
 800c5a2:	4618      	mov	r0, r3
 800c5a4:	371c      	adds	r7, #28
 800c5a6:	46bd      	mov	sp, r7
 800c5a8:	bc80      	pop	{r7}
 800c5aa:	4770      	bx	lr

0800c5ac <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800c5ac:	b480      	push	{r7}
 800c5ae:	b089      	sub	sp, #36	; 0x24
 800c5b0:	af00      	add	r7, sp, #0
 800c5b2:	60f8      	str	r0, [r7, #12]
 800c5b4:	60b9      	str	r1, [r7, #8]
 800c5b6:	4611      	mov	r1, r2
 800c5b8:	461a      	mov	r2, r3
 800c5ba:	460b      	mov	r3, r1
 800c5bc:	71fb      	strb	r3, [r7, #7]
 800c5be:	4613      	mov	r3, r2
 800c5c0:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c5c2:	68fb      	ldr	r3, [r7, #12]
 800c5c4:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 800c5c6:	68bb      	ldr	r3, [r7, #8]
 800c5c8:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 800c5ca:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800c5ce:	2b00      	cmp	r3, #0
 800c5d0:	d11a      	bne.n	800c608 <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800c5d2:	88bb      	ldrh	r3, [r7, #4]
 800c5d4:	3303      	adds	r3, #3
 800c5d6:	089b      	lsrs	r3, r3, #2
 800c5d8:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800c5da:	2300      	movs	r3, #0
 800c5dc:	61bb      	str	r3, [r7, #24]
 800c5de:	e00f      	b.n	800c600 <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800c5e0:	79fb      	ldrb	r3, [r7, #7]
 800c5e2:	031a      	lsls	r2, r3, #12
 800c5e4:	697b      	ldr	r3, [r7, #20]
 800c5e6:	4413      	add	r3, r2
 800c5e8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c5ec:	461a      	mov	r2, r3
 800c5ee:	69fb      	ldr	r3, [r7, #28]
 800c5f0:	681b      	ldr	r3, [r3, #0]
 800c5f2:	6013      	str	r3, [r2, #0]
      pSrc++;
 800c5f4:	69fb      	ldr	r3, [r7, #28]
 800c5f6:	3304      	adds	r3, #4
 800c5f8:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800c5fa:	69bb      	ldr	r3, [r7, #24]
 800c5fc:	3301      	adds	r3, #1
 800c5fe:	61bb      	str	r3, [r7, #24]
 800c600:	69ba      	ldr	r2, [r7, #24]
 800c602:	693b      	ldr	r3, [r7, #16]
 800c604:	429a      	cmp	r2, r3
 800c606:	d3eb      	bcc.n	800c5e0 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800c608:	2300      	movs	r3, #0
}
 800c60a:	4618      	mov	r0, r3
 800c60c:	3724      	adds	r7, #36	; 0x24
 800c60e:	46bd      	mov	sp, r7
 800c610:	bc80      	pop	{r7}
 800c612:	4770      	bx	lr

0800c614 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800c614:	b480      	push	{r7}
 800c616:	b089      	sub	sp, #36	; 0x24
 800c618:	af00      	add	r7, sp, #0
 800c61a:	60f8      	str	r0, [r7, #12]
 800c61c:	60b9      	str	r1, [r7, #8]
 800c61e:	4613      	mov	r3, r2
 800c620:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c622:	68fb      	ldr	r3, [r7, #12]
 800c624:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 800c626:	68bb      	ldr	r3, [r7, #8]
 800c628:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 800c62a:	88fb      	ldrh	r3, [r7, #6]
 800c62c:	3303      	adds	r3, #3
 800c62e:	089b      	lsrs	r3, r3, #2
 800c630:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 800c632:	2300      	movs	r3, #0
 800c634:	61bb      	str	r3, [r7, #24]
 800c636:	e00b      	b.n	800c650 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800c638:	697b      	ldr	r3, [r7, #20]
 800c63a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c63e:	681a      	ldr	r2, [r3, #0]
 800c640:	69fb      	ldr	r3, [r7, #28]
 800c642:	601a      	str	r2, [r3, #0]
    pDest++;
 800c644:	69fb      	ldr	r3, [r7, #28]
 800c646:	3304      	adds	r3, #4
 800c648:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800c64a:	69bb      	ldr	r3, [r7, #24]
 800c64c:	3301      	adds	r3, #1
 800c64e:	61bb      	str	r3, [r7, #24]
 800c650:	69ba      	ldr	r2, [r7, #24]
 800c652:	693b      	ldr	r3, [r7, #16]
 800c654:	429a      	cmp	r2, r3
 800c656:	d3ef      	bcc.n	800c638 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 800c658:	69fb      	ldr	r3, [r7, #28]
}
 800c65a:	4618      	mov	r0, r3
 800c65c:	3724      	adds	r7, #36	; 0x24
 800c65e:	46bd      	mov	sp, r7
 800c660:	bc80      	pop	{r7}
 800c662:	4770      	bx	lr

0800c664 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800c664:	b480      	push	{r7}
 800c666:	b085      	sub	sp, #20
 800c668:	af00      	add	r7, sp, #0
 800c66a:	6078      	str	r0, [r7, #4]
 800c66c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c66e:	687b      	ldr	r3, [r7, #4]
 800c670:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800c672:	683b      	ldr	r3, [r7, #0]
 800c674:	781b      	ldrb	r3, [r3, #0]
 800c676:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800c678:	683b      	ldr	r3, [r7, #0]
 800c67a:	785b      	ldrb	r3, [r3, #1]
 800c67c:	2b01      	cmp	r3, #1
 800c67e:	d12c      	bne.n	800c6da <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800c680:	68bb      	ldr	r3, [r7, #8]
 800c682:	015a      	lsls	r2, r3, #5
 800c684:	68fb      	ldr	r3, [r7, #12]
 800c686:	4413      	add	r3, r2
 800c688:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c68c:	681b      	ldr	r3, [r3, #0]
 800c68e:	2b00      	cmp	r3, #0
 800c690:	db12      	blt.n	800c6b8 <USB_EPSetStall+0x54>
 800c692:	68bb      	ldr	r3, [r7, #8]
 800c694:	2b00      	cmp	r3, #0
 800c696:	d00f      	beq.n	800c6b8 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800c698:	68bb      	ldr	r3, [r7, #8]
 800c69a:	015a      	lsls	r2, r3, #5
 800c69c:	68fb      	ldr	r3, [r7, #12]
 800c69e:	4413      	add	r3, r2
 800c6a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c6a4:	681b      	ldr	r3, [r3, #0]
 800c6a6:	68ba      	ldr	r2, [r7, #8]
 800c6a8:	0151      	lsls	r1, r2, #5
 800c6aa:	68fa      	ldr	r2, [r7, #12]
 800c6ac:	440a      	add	r2, r1
 800c6ae:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c6b2:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800c6b6:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800c6b8:	68bb      	ldr	r3, [r7, #8]
 800c6ba:	015a      	lsls	r2, r3, #5
 800c6bc:	68fb      	ldr	r3, [r7, #12]
 800c6be:	4413      	add	r3, r2
 800c6c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c6c4:	681b      	ldr	r3, [r3, #0]
 800c6c6:	68ba      	ldr	r2, [r7, #8]
 800c6c8:	0151      	lsls	r1, r2, #5
 800c6ca:	68fa      	ldr	r2, [r7, #12]
 800c6cc:	440a      	add	r2, r1
 800c6ce:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c6d2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800c6d6:	6013      	str	r3, [r2, #0]
 800c6d8:	e02b      	b.n	800c732 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800c6da:	68bb      	ldr	r3, [r7, #8]
 800c6dc:	015a      	lsls	r2, r3, #5
 800c6de:	68fb      	ldr	r3, [r7, #12]
 800c6e0:	4413      	add	r3, r2
 800c6e2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c6e6:	681b      	ldr	r3, [r3, #0]
 800c6e8:	2b00      	cmp	r3, #0
 800c6ea:	db12      	blt.n	800c712 <USB_EPSetStall+0xae>
 800c6ec:	68bb      	ldr	r3, [r7, #8]
 800c6ee:	2b00      	cmp	r3, #0
 800c6f0:	d00f      	beq.n	800c712 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800c6f2:	68bb      	ldr	r3, [r7, #8]
 800c6f4:	015a      	lsls	r2, r3, #5
 800c6f6:	68fb      	ldr	r3, [r7, #12]
 800c6f8:	4413      	add	r3, r2
 800c6fa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c6fe:	681b      	ldr	r3, [r3, #0]
 800c700:	68ba      	ldr	r2, [r7, #8]
 800c702:	0151      	lsls	r1, r2, #5
 800c704:	68fa      	ldr	r2, [r7, #12]
 800c706:	440a      	add	r2, r1
 800c708:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c70c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800c710:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800c712:	68bb      	ldr	r3, [r7, #8]
 800c714:	015a      	lsls	r2, r3, #5
 800c716:	68fb      	ldr	r3, [r7, #12]
 800c718:	4413      	add	r3, r2
 800c71a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c71e:	681b      	ldr	r3, [r3, #0]
 800c720:	68ba      	ldr	r2, [r7, #8]
 800c722:	0151      	lsls	r1, r2, #5
 800c724:	68fa      	ldr	r2, [r7, #12]
 800c726:	440a      	add	r2, r1
 800c728:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c72c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800c730:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800c732:	2300      	movs	r3, #0
}
 800c734:	4618      	mov	r0, r3
 800c736:	3714      	adds	r7, #20
 800c738:	46bd      	mov	sp, r7
 800c73a:	bc80      	pop	{r7}
 800c73c:	4770      	bx	lr

0800c73e <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800c73e:	b480      	push	{r7}
 800c740:	b085      	sub	sp, #20
 800c742:	af00      	add	r7, sp, #0
 800c744:	6078      	str	r0, [r7, #4]
 800c746:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c748:	687b      	ldr	r3, [r7, #4]
 800c74a:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800c74c:	683b      	ldr	r3, [r7, #0]
 800c74e:	781b      	ldrb	r3, [r3, #0]
 800c750:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800c752:	683b      	ldr	r3, [r7, #0]
 800c754:	785b      	ldrb	r3, [r3, #1]
 800c756:	2b01      	cmp	r3, #1
 800c758:	d128      	bne.n	800c7ac <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800c75a:	68bb      	ldr	r3, [r7, #8]
 800c75c:	015a      	lsls	r2, r3, #5
 800c75e:	68fb      	ldr	r3, [r7, #12]
 800c760:	4413      	add	r3, r2
 800c762:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c766:	681b      	ldr	r3, [r3, #0]
 800c768:	68ba      	ldr	r2, [r7, #8]
 800c76a:	0151      	lsls	r1, r2, #5
 800c76c:	68fa      	ldr	r2, [r7, #12]
 800c76e:	440a      	add	r2, r1
 800c770:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c774:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800c778:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800c77a:	683b      	ldr	r3, [r7, #0]
 800c77c:	78db      	ldrb	r3, [r3, #3]
 800c77e:	2b03      	cmp	r3, #3
 800c780:	d003      	beq.n	800c78a <USB_EPClearStall+0x4c>
 800c782:	683b      	ldr	r3, [r7, #0]
 800c784:	78db      	ldrb	r3, [r3, #3]
 800c786:	2b02      	cmp	r3, #2
 800c788:	d138      	bne.n	800c7fc <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800c78a:	68bb      	ldr	r3, [r7, #8]
 800c78c:	015a      	lsls	r2, r3, #5
 800c78e:	68fb      	ldr	r3, [r7, #12]
 800c790:	4413      	add	r3, r2
 800c792:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c796:	681b      	ldr	r3, [r3, #0]
 800c798:	68ba      	ldr	r2, [r7, #8]
 800c79a:	0151      	lsls	r1, r2, #5
 800c79c:	68fa      	ldr	r2, [r7, #12]
 800c79e:	440a      	add	r2, r1
 800c7a0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c7a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c7a8:	6013      	str	r3, [r2, #0]
 800c7aa:	e027      	b.n	800c7fc <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800c7ac:	68bb      	ldr	r3, [r7, #8]
 800c7ae:	015a      	lsls	r2, r3, #5
 800c7b0:	68fb      	ldr	r3, [r7, #12]
 800c7b2:	4413      	add	r3, r2
 800c7b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c7b8:	681b      	ldr	r3, [r3, #0]
 800c7ba:	68ba      	ldr	r2, [r7, #8]
 800c7bc:	0151      	lsls	r1, r2, #5
 800c7be:	68fa      	ldr	r2, [r7, #12]
 800c7c0:	440a      	add	r2, r1
 800c7c2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c7c6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800c7ca:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800c7cc:	683b      	ldr	r3, [r7, #0]
 800c7ce:	78db      	ldrb	r3, [r3, #3]
 800c7d0:	2b03      	cmp	r3, #3
 800c7d2:	d003      	beq.n	800c7dc <USB_EPClearStall+0x9e>
 800c7d4:	683b      	ldr	r3, [r7, #0]
 800c7d6:	78db      	ldrb	r3, [r3, #3]
 800c7d8:	2b02      	cmp	r3, #2
 800c7da:	d10f      	bne.n	800c7fc <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800c7dc:	68bb      	ldr	r3, [r7, #8]
 800c7de:	015a      	lsls	r2, r3, #5
 800c7e0:	68fb      	ldr	r3, [r7, #12]
 800c7e2:	4413      	add	r3, r2
 800c7e4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c7e8:	681b      	ldr	r3, [r3, #0]
 800c7ea:	68ba      	ldr	r2, [r7, #8]
 800c7ec:	0151      	lsls	r1, r2, #5
 800c7ee:	68fa      	ldr	r2, [r7, #12]
 800c7f0:	440a      	add	r2, r1
 800c7f2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c7f6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c7fa:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800c7fc:	2300      	movs	r3, #0
}
 800c7fe:	4618      	mov	r0, r3
 800c800:	3714      	adds	r7, #20
 800c802:	46bd      	mov	sp, r7
 800c804:	bc80      	pop	{r7}
 800c806:	4770      	bx	lr

0800c808 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800c808:	b480      	push	{r7}
 800c80a:	b085      	sub	sp, #20
 800c80c:	af00      	add	r7, sp, #0
 800c80e:	6078      	str	r0, [r7, #4]
 800c810:	460b      	mov	r3, r1
 800c812:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c814:	687b      	ldr	r3, [r7, #4]
 800c816:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800c818:	68fb      	ldr	r3, [r7, #12]
 800c81a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c81e:	681b      	ldr	r3, [r3, #0]
 800c820:	68fa      	ldr	r2, [r7, #12]
 800c822:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c826:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800c82a:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800c82c:	68fb      	ldr	r3, [r7, #12]
 800c82e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c832:	681a      	ldr	r2, [r3, #0]
 800c834:	78fb      	ldrb	r3, [r7, #3]
 800c836:	011b      	lsls	r3, r3, #4
 800c838:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800c83c:	68f9      	ldr	r1, [r7, #12]
 800c83e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c842:	4313      	orrs	r3, r2
 800c844:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800c846:	2300      	movs	r3, #0
}
 800c848:	4618      	mov	r0, r3
 800c84a:	3714      	adds	r7, #20
 800c84c:	46bd      	mov	sp, r7
 800c84e:	bc80      	pop	{r7}
 800c850:	4770      	bx	lr

0800c852 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800c852:	b480      	push	{r7}
 800c854:	b085      	sub	sp, #20
 800c856:	af00      	add	r7, sp, #0
 800c858:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c85a:	687b      	ldr	r3, [r7, #4]
 800c85c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800c85e:	68fb      	ldr	r3, [r7, #12]
 800c860:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800c864:	681b      	ldr	r3, [r3, #0]
 800c866:	68fa      	ldr	r2, [r7, #12]
 800c868:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800c86c:	f023 0303 	bic.w	r3, r3, #3
 800c870:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800c872:	68fb      	ldr	r3, [r7, #12]
 800c874:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c878:	685b      	ldr	r3, [r3, #4]
 800c87a:	68fa      	ldr	r2, [r7, #12]
 800c87c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c880:	f023 0302 	bic.w	r3, r3, #2
 800c884:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800c886:	2300      	movs	r3, #0
}
 800c888:	4618      	mov	r0, r3
 800c88a:	3714      	adds	r7, #20
 800c88c:	46bd      	mov	sp, r7
 800c88e:	bc80      	pop	{r7}
 800c890:	4770      	bx	lr

0800c892 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800c892:	b480      	push	{r7}
 800c894:	b085      	sub	sp, #20
 800c896:	af00      	add	r7, sp, #0
 800c898:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c89a:	687b      	ldr	r3, [r7, #4]
 800c89c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800c89e:	68fb      	ldr	r3, [r7, #12]
 800c8a0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800c8a4:	681b      	ldr	r3, [r3, #0]
 800c8a6:	68fa      	ldr	r2, [r7, #12]
 800c8a8:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800c8ac:	f023 0303 	bic.w	r3, r3, #3
 800c8b0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800c8b2:	68fb      	ldr	r3, [r7, #12]
 800c8b4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c8b8:	685b      	ldr	r3, [r3, #4]
 800c8ba:	68fa      	ldr	r2, [r7, #12]
 800c8bc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c8c0:	f043 0302 	orr.w	r3, r3, #2
 800c8c4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800c8c6:	2300      	movs	r3, #0
}
 800c8c8:	4618      	mov	r0, r3
 800c8ca:	3714      	adds	r7, #20
 800c8cc:	46bd      	mov	sp, r7
 800c8ce:	bc80      	pop	{r7}
 800c8d0:	4770      	bx	lr

0800c8d2 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800c8d2:	b480      	push	{r7}
 800c8d4:	b085      	sub	sp, #20
 800c8d6:	af00      	add	r7, sp, #0
 800c8d8:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800c8da:	687b      	ldr	r3, [r7, #4]
 800c8dc:	695b      	ldr	r3, [r3, #20]
 800c8de:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800c8e0:	687b      	ldr	r3, [r7, #4]
 800c8e2:	699b      	ldr	r3, [r3, #24]
 800c8e4:	68fa      	ldr	r2, [r7, #12]
 800c8e6:	4013      	ands	r3, r2
 800c8e8:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800c8ea:	68fb      	ldr	r3, [r7, #12]
}
 800c8ec:	4618      	mov	r0, r3
 800c8ee:	3714      	adds	r7, #20
 800c8f0:	46bd      	mov	sp, r7
 800c8f2:	bc80      	pop	{r7}
 800c8f4:	4770      	bx	lr

0800c8f6 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800c8f6:	b480      	push	{r7}
 800c8f8:	b085      	sub	sp, #20
 800c8fa:	af00      	add	r7, sp, #0
 800c8fc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c8fe:	687b      	ldr	r3, [r7, #4]
 800c900:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800c902:	68fb      	ldr	r3, [r7, #12]
 800c904:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c908:	699b      	ldr	r3, [r3, #24]
 800c90a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800c90c:	68fb      	ldr	r3, [r7, #12]
 800c90e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c912:	69db      	ldr	r3, [r3, #28]
 800c914:	68ba      	ldr	r2, [r7, #8]
 800c916:	4013      	ands	r3, r2
 800c918:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800c91a:	68bb      	ldr	r3, [r7, #8]
 800c91c:	0c1b      	lsrs	r3, r3, #16
}
 800c91e:	4618      	mov	r0, r3
 800c920:	3714      	adds	r7, #20
 800c922:	46bd      	mov	sp, r7
 800c924:	bc80      	pop	{r7}
 800c926:	4770      	bx	lr

0800c928 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800c928:	b480      	push	{r7}
 800c92a:	b085      	sub	sp, #20
 800c92c:	af00      	add	r7, sp, #0
 800c92e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c930:	687b      	ldr	r3, [r7, #4]
 800c932:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800c934:	68fb      	ldr	r3, [r7, #12]
 800c936:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c93a:	699b      	ldr	r3, [r3, #24]
 800c93c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800c93e:	68fb      	ldr	r3, [r7, #12]
 800c940:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c944:	69db      	ldr	r3, [r3, #28]
 800c946:	68ba      	ldr	r2, [r7, #8]
 800c948:	4013      	ands	r3, r2
 800c94a:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800c94c:	68bb      	ldr	r3, [r7, #8]
 800c94e:	b29b      	uxth	r3, r3
}
 800c950:	4618      	mov	r0, r3
 800c952:	3714      	adds	r7, #20
 800c954:	46bd      	mov	sp, r7
 800c956:	bc80      	pop	{r7}
 800c958:	4770      	bx	lr

0800c95a <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800c95a:	b480      	push	{r7}
 800c95c:	b085      	sub	sp, #20
 800c95e:	af00      	add	r7, sp, #0
 800c960:	6078      	str	r0, [r7, #4]
 800c962:	460b      	mov	r3, r1
 800c964:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c966:	687b      	ldr	r3, [r7, #4]
 800c968:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800c96a:	78fb      	ldrb	r3, [r7, #3]
 800c96c:	015a      	lsls	r2, r3, #5
 800c96e:	68fb      	ldr	r3, [r7, #12]
 800c970:	4413      	add	r3, r2
 800c972:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c976:	689b      	ldr	r3, [r3, #8]
 800c978:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800c97a:	68fb      	ldr	r3, [r7, #12]
 800c97c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c980:	695b      	ldr	r3, [r3, #20]
 800c982:	68ba      	ldr	r2, [r7, #8]
 800c984:	4013      	ands	r3, r2
 800c986:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800c988:	68bb      	ldr	r3, [r7, #8]
}
 800c98a:	4618      	mov	r0, r3
 800c98c:	3714      	adds	r7, #20
 800c98e:	46bd      	mov	sp, r7
 800c990:	bc80      	pop	{r7}
 800c992:	4770      	bx	lr

0800c994 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800c994:	b480      	push	{r7}
 800c996:	b087      	sub	sp, #28
 800c998:	af00      	add	r7, sp, #0
 800c99a:	6078      	str	r0, [r7, #4]
 800c99c:	460b      	mov	r3, r1
 800c99e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c9a0:	687b      	ldr	r3, [r7, #4]
 800c9a2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 800c9a4:	697b      	ldr	r3, [r7, #20]
 800c9a6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c9aa:	691b      	ldr	r3, [r3, #16]
 800c9ac:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800c9ae:	697b      	ldr	r3, [r7, #20]
 800c9b0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c9b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c9b6:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800c9b8:	78fb      	ldrb	r3, [r7, #3]
 800c9ba:	f003 030f 	and.w	r3, r3, #15
 800c9be:	68fa      	ldr	r2, [r7, #12]
 800c9c0:	fa22 f303 	lsr.w	r3, r2, r3
 800c9c4:	01db      	lsls	r3, r3, #7
 800c9c6:	b2db      	uxtb	r3, r3
 800c9c8:	693a      	ldr	r2, [r7, #16]
 800c9ca:	4313      	orrs	r3, r2
 800c9cc:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800c9ce:	78fb      	ldrb	r3, [r7, #3]
 800c9d0:	015a      	lsls	r2, r3, #5
 800c9d2:	697b      	ldr	r3, [r7, #20]
 800c9d4:	4413      	add	r3, r2
 800c9d6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c9da:	689b      	ldr	r3, [r3, #8]
 800c9dc:	693a      	ldr	r2, [r7, #16]
 800c9de:	4013      	ands	r3, r2
 800c9e0:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800c9e2:	68bb      	ldr	r3, [r7, #8]
}
 800c9e4:	4618      	mov	r0, r3
 800c9e6:	371c      	adds	r7, #28
 800c9e8:	46bd      	mov	sp, r7
 800c9ea:	bc80      	pop	{r7}
 800c9ec:	4770      	bx	lr

0800c9ee <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800c9ee:	b480      	push	{r7}
 800c9f0:	b083      	sub	sp, #12
 800c9f2:	af00      	add	r7, sp, #0
 800c9f4:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800c9f6:	687b      	ldr	r3, [r7, #4]
 800c9f8:	695b      	ldr	r3, [r3, #20]
 800c9fa:	f003 0301 	and.w	r3, r3, #1
}
 800c9fe:	4618      	mov	r0, r3
 800ca00:	370c      	adds	r7, #12
 800ca02:	46bd      	mov	sp, r7
 800ca04:	bc80      	pop	{r7}
 800ca06:	4770      	bx	lr

0800ca08 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800ca08:	b480      	push	{r7}
 800ca0a:	b085      	sub	sp, #20
 800ca0c:	af00      	add	r7, sp, #0
 800ca0e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ca10:	687b      	ldr	r3, [r7, #4]
 800ca12:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800ca14:	68fb      	ldr	r3, [r7, #12]
 800ca16:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ca1a:	681b      	ldr	r3, [r3, #0]
 800ca1c:	68fa      	ldr	r2, [r7, #12]
 800ca1e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ca22:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800ca26:	f023 0307 	bic.w	r3, r3, #7
 800ca2a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800ca2c:	68fb      	ldr	r3, [r7, #12]
 800ca2e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ca32:	685b      	ldr	r3, [r3, #4]
 800ca34:	68fa      	ldr	r2, [r7, #12]
 800ca36:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800ca3a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ca3e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800ca40:	2300      	movs	r3, #0
}
 800ca42:	4618      	mov	r0, r3
 800ca44:	3714      	adds	r7, #20
 800ca46:	46bd      	mov	sp, r7
 800ca48:	bc80      	pop	{r7}
 800ca4a:	4770      	bx	lr

0800ca4c <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800ca4c:	b480      	push	{r7}
 800ca4e:	b087      	sub	sp, #28
 800ca50:	af00      	add	r7, sp, #0
 800ca52:	60f8      	str	r0, [r7, #12]
 800ca54:	460b      	mov	r3, r1
 800ca56:	607a      	str	r2, [r7, #4]
 800ca58:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ca5a:	68fb      	ldr	r3, [r7, #12]
 800ca5c:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800ca5e:	68fb      	ldr	r3, [r7, #12]
 800ca60:	333c      	adds	r3, #60	; 0x3c
 800ca62:	3304      	adds	r3, #4
 800ca64:	681b      	ldr	r3, [r3, #0]
 800ca66:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800ca68:	693b      	ldr	r3, [r7, #16]
 800ca6a:	4a25      	ldr	r2, [pc, #148]	; (800cb00 <USB_EP0_OutStart+0xb4>)
 800ca6c:	4293      	cmp	r3, r2
 800ca6e:	d90a      	bls.n	800ca86 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800ca70:	697b      	ldr	r3, [r7, #20]
 800ca72:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ca76:	681b      	ldr	r3, [r3, #0]
 800ca78:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800ca7c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800ca80:	d101      	bne.n	800ca86 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800ca82:	2300      	movs	r3, #0
 800ca84:	e037      	b.n	800caf6 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800ca86:	697b      	ldr	r3, [r7, #20]
 800ca88:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ca8c:	461a      	mov	r2, r3
 800ca8e:	2300      	movs	r3, #0
 800ca90:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800ca92:	697b      	ldr	r3, [r7, #20]
 800ca94:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ca98:	691b      	ldr	r3, [r3, #16]
 800ca9a:	697a      	ldr	r2, [r7, #20]
 800ca9c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800caa0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800caa4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800caa6:	697b      	ldr	r3, [r7, #20]
 800caa8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800caac:	691b      	ldr	r3, [r3, #16]
 800caae:	697a      	ldr	r2, [r7, #20]
 800cab0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800cab4:	f043 0318 	orr.w	r3, r3, #24
 800cab8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800caba:	697b      	ldr	r3, [r7, #20]
 800cabc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cac0:	691b      	ldr	r3, [r3, #16]
 800cac2:	697a      	ldr	r2, [r7, #20]
 800cac4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800cac8:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800cacc:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800cace:	7afb      	ldrb	r3, [r7, #11]
 800cad0:	2b01      	cmp	r3, #1
 800cad2:	d10f      	bne.n	800caf4 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800cad4:	697b      	ldr	r3, [r7, #20]
 800cad6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cada:	461a      	mov	r2, r3
 800cadc:	687b      	ldr	r3, [r7, #4]
 800cade:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800cae0:	697b      	ldr	r3, [r7, #20]
 800cae2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cae6:	681b      	ldr	r3, [r3, #0]
 800cae8:	697a      	ldr	r2, [r7, #20]
 800caea:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800caee:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800caf2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800caf4:	2300      	movs	r3, #0
}
 800caf6:	4618      	mov	r0, r3
 800caf8:	371c      	adds	r7, #28
 800cafa:	46bd      	mov	sp, r7
 800cafc:	bc80      	pop	{r7}
 800cafe:	4770      	bx	lr
 800cb00:	4f54300a 	.word	0x4f54300a

0800cb04 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800cb04:	b480      	push	{r7}
 800cb06:	b085      	sub	sp, #20
 800cb08:	af00      	add	r7, sp, #0
 800cb0a:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800cb0c:	2300      	movs	r3, #0
 800cb0e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800cb10:	68fb      	ldr	r3, [r7, #12]
 800cb12:	3301      	adds	r3, #1
 800cb14:	60fb      	str	r3, [r7, #12]
 800cb16:	68fb      	ldr	r3, [r7, #12]
 800cb18:	4a12      	ldr	r2, [pc, #72]	; (800cb64 <USB_CoreReset+0x60>)
 800cb1a:	4293      	cmp	r3, r2
 800cb1c:	d901      	bls.n	800cb22 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800cb1e:	2303      	movs	r3, #3
 800cb20:	e01b      	b.n	800cb5a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800cb22:	687b      	ldr	r3, [r7, #4]
 800cb24:	691b      	ldr	r3, [r3, #16]
 800cb26:	2b00      	cmp	r3, #0
 800cb28:	daf2      	bge.n	800cb10 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800cb2a:	2300      	movs	r3, #0
 800cb2c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800cb2e:	687b      	ldr	r3, [r7, #4]
 800cb30:	691b      	ldr	r3, [r3, #16]
 800cb32:	f043 0201 	orr.w	r2, r3, #1
 800cb36:	687b      	ldr	r3, [r7, #4]
 800cb38:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800cb3a:	68fb      	ldr	r3, [r7, #12]
 800cb3c:	3301      	adds	r3, #1
 800cb3e:	60fb      	str	r3, [r7, #12]
 800cb40:	68fb      	ldr	r3, [r7, #12]
 800cb42:	4a08      	ldr	r2, [pc, #32]	; (800cb64 <USB_CoreReset+0x60>)
 800cb44:	4293      	cmp	r3, r2
 800cb46:	d901      	bls.n	800cb4c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800cb48:	2303      	movs	r3, #3
 800cb4a:	e006      	b.n	800cb5a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800cb4c:	687b      	ldr	r3, [r7, #4]
 800cb4e:	691b      	ldr	r3, [r3, #16]
 800cb50:	f003 0301 	and.w	r3, r3, #1
 800cb54:	2b01      	cmp	r3, #1
 800cb56:	d0f0      	beq.n	800cb3a <USB_CoreReset+0x36>

  return HAL_OK;
 800cb58:	2300      	movs	r3, #0
}
 800cb5a:	4618      	mov	r0, r3
 800cb5c:	3714      	adds	r7, #20
 800cb5e:	46bd      	mov	sp, r7
 800cb60:	bc80      	pop	{r7}
 800cb62:	4770      	bx	lr
 800cb64:	00030d40 	.word	0x00030d40

0800cb68 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800cb68:	b580      	push	{r7, lr}
 800cb6a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800cb6c:	4904      	ldr	r1, [pc, #16]	; (800cb80 <MX_FATFS_Init+0x18>)
 800cb6e:	4805      	ldr	r0, [pc, #20]	; (800cb84 <MX_FATFS_Init+0x1c>)
 800cb70:	f002 f8e6 	bl	800ed40 <FATFS_LinkDriver>
 800cb74:	4603      	mov	r3, r0
 800cb76:	461a      	mov	r2, r3
 800cb78:	4b03      	ldr	r3, [pc, #12]	; (800cb88 <MX_FATFS_Init+0x20>)
 800cb7a:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800cb7c:	bf00      	nop
 800cb7e:	bd80      	pop	{r7, pc}
 800cb80:	200009b4 	.word	0x200009b4
 800cb84:	080179d4 	.word	0x080179d4
 800cb88:	20001130 	.word	0x20001130

0800cb8c <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800cb8c:	b580      	push	{r7, lr}
 800cb8e:	b082      	sub	sp, #8
 800cb90:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800cb92:	2300      	movs	r3, #0
 800cb94:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800cb96:	f000 f8a9 	bl	800ccec <BSP_SD_IsDetected>
 800cb9a:	4603      	mov	r3, r0
 800cb9c:	2b01      	cmp	r3, #1
 800cb9e:	d001      	beq.n	800cba4 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 800cba0:	2301      	movs	r3, #1
 800cba2:	e012      	b.n	800cbca <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 800cba4:	480b      	ldr	r0, [pc, #44]	; (800cbd4 <BSP_SD_Init+0x48>)
 800cba6:	f7fb fb21 	bl	80081ec <HAL_SD_Init>
 800cbaa:	4603      	mov	r3, r0
 800cbac:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800cbae:	79fb      	ldrb	r3, [r7, #7]
 800cbb0:	2b00      	cmp	r3, #0
 800cbb2:	d109      	bne.n	800cbc8 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 800cbb4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800cbb8:	4806      	ldr	r0, [pc, #24]	; (800cbd4 <BSP_SD_Init+0x48>)
 800cbba:	f7fc fa95 	bl	80090e8 <HAL_SD_ConfigWideBusOperation>
 800cbbe:	4603      	mov	r3, r0
 800cbc0:	2b00      	cmp	r3, #0
 800cbc2:	d001      	beq.n	800cbc8 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800cbc4:	2301      	movs	r3, #1
 800cbc6:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 800cbc8:	79fb      	ldrb	r3, [r7, #7]
}
 800cbca:	4618      	mov	r0, r3
 800cbcc:	3708      	adds	r7, #8
 800cbce:	46bd      	mov	sp, r7
 800cbd0:	bd80      	pop	{r7, pc}
 800cbd2:	bf00      	nop
 800cbd4:	20000cb8 	.word	0x20000cb8

0800cbd8 <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800cbd8:	b580      	push	{r7, lr}
 800cbda:	b088      	sub	sp, #32
 800cbdc:	af02      	add	r7, sp, #8
 800cbde:	60f8      	str	r0, [r7, #12]
 800cbe0:	60b9      	str	r1, [r7, #8]
 800cbe2:	607a      	str	r2, [r7, #4]
 800cbe4:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800cbe6:	2300      	movs	r3, #0
 800cbe8:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_ReadBlocks(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 800cbea:	683b      	ldr	r3, [r7, #0]
 800cbec:	9300      	str	r3, [sp, #0]
 800cbee:	687b      	ldr	r3, [r7, #4]
 800cbf0:	68ba      	ldr	r2, [r7, #8]
 800cbf2:	68f9      	ldr	r1, [r7, #12]
 800cbf4:	4806      	ldr	r0, [pc, #24]	; (800cc10 <BSP_SD_ReadBlocks+0x38>)
 800cbf6:	f7fb fb89 	bl	800830c <HAL_SD_ReadBlocks>
 800cbfa:	4603      	mov	r3, r0
 800cbfc:	2b00      	cmp	r3, #0
 800cbfe:	d001      	beq.n	800cc04 <BSP_SD_ReadBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 800cc00:	2301      	movs	r3, #1
 800cc02:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800cc04:	7dfb      	ldrb	r3, [r7, #23]
}
 800cc06:	4618      	mov	r0, r3
 800cc08:	3718      	adds	r7, #24
 800cc0a:	46bd      	mov	sp, r7
 800cc0c:	bd80      	pop	{r7, pc}
 800cc0e:	bf00      	nop
 800cc10:	20000cb8 	.word	0x20000cb8

0800cc14 <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800cc14:	b580      	push	{r7, lr}
 800cc16:	b088      	sub	sp, #32
 800cc18:	af02      	add	r7, sp, #8
 800cc1a:	60f8      	str	r0, [r7, #12]
 800cc1c:	60b9      	str	r1, [r7, #8]
 800cc1e:	607a      	str	r2, [r7, #4]
 800cc20:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800cc22:	2300      	movs	r3, #0
 800cc24:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_WriteBlocks(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK)
 800cc26:	683b      	ldr	r3, [r7, #0]
 800cc28:	9300      	str	r3, [sp, #0]
 800cc2a:	687b      	ldr	r3, [r7, #4]
 800cc2c:	68ba      	ldr	r2, [r7, #8]
 800cc2e:	68f9      	ldr	r1, [r7, #12]
 800cc30:	4806      	ldr	r0, [pc, #24]	; (800cc4c <BSP_SD_WriteBlocks+0x38>)
 800cc32:	f7fb fd65 	bl	8008700 <HAL_SD_WriteBlocks>
 800cc36:	4603      	mov	r3, r0
 800cc38:	2b00      	cmp	r3, #0
 800cc3a:	d001      	beq.n	800cc40 <BSP_SD_WriteBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 800cc3c:	2301      	movs	r3, #1
 800cc3e:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800cc40:	7dfb      	ldrb	r3, [r7, #23]
}
 800cc42:	4618      	mov	r0, r3
 800cc44:	3718      	adds	r7, #24
 800cc46:	46bd      	mov	sp, r7
 800cc48:	bd80      	pop	{r7, pc}
 800cc4a:	bf00      	nop
 800cc4c:	20000cb8 	.word	0x20000cb8

0800cc50 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800cc50:	b580      	push	{r7, lr}
 800cc52:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800cc54:	4805      	ldr	r0, [pc, #20]	; (800cc6c <BSP_SD_GetCardState+0x1c>)
 800cc56:	f7fc fac3 	bl	80091e0 <HAL_SD_GetCardState>
 800cc5a:	4603      	mov	r3, r0
 800cc5c:	2b04      	cmp	r3, #4
 800cc5e:	bf14      	ite	ne
 800cc60:	2301      	movne	r3, #1
 800cc62:	2300      	moveq	r3, #0
 800cc64:	b2db      	uxtb	r3, r3
}
 800cc66:	4618      	mov	r0, r3
 800cc68:	bd80      	pop	{r7, pc}
 800cc6a:	bf00      	nop
 800cc6c:	20000cb8 	.word	0x20000cb8

0800cc70 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800cc70:	b580      	push	{r7, lr}
 800cc72:	b082      	sub	sp, #8
 800cc74:	af00      	add	r7, sp, #0
 800cc76:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 800cc78:	6879      	ldr	r1, [r7, #4]
 800cc7a:	4803      	ldr	r0, [pc, #12]	; (800cc88 <BSP_SD_GetCardInfo+0x18>)
 800cc7c:	f7fc fa08 	bl	8009090 <HAL_SD_GetCardInfo>
}
 800cc80:	bf00      	nop
 800cc82:	3708      	adds	r7, #8
 800cc84:	46bd      	mov	sp, r7
 800cc86:	bd80      	pop	{r7, pc}
 800cc88:	20000cb8 	.word	0x20000cb8

0800cc8c <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 800cc8c:	b580      	push	{r7, lr}
 800cc8e:	b082      	sub	sp, #8
 800cc90:	af00      	add	r7, sp, #0
 800cc92:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 800cc94:	f000 f818 	bl	800ccc8 <BSP_SD_AbortCallback>
}
 800cc98:	bf00      	nop
 800cc9a:	3708      	adds	r7, #8
 800cc9c:	46bd      	mov	sp, r7
 800cc9e:	bd80      	pop	{r7, pc}

0800cca0 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 800cca0:	b580      	push	{r7, lr}
 800cca2:	b082      	sub	sp, #8
 800cca4:	af00      	add	r7, sp, #0
 800cca6:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 800cca8:	f000 f814 	bl	800ccd4 <BSP_SD_WriteCpltCallback>
}
 800ccac:	bf00      	nop
 800ccae:	3708      	adds	r7, #8
 800ccb0:	46bd      	mov	sp, r7
 800ccb2:	bd80      	pop	{r7, pc}

0800ccb4 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800ccb4:	b580      	push	{r7, lr}
 800ccb6:	b082      	sub	sp, #8
 800ccb8:	af00      	add	r7, sp, #0
 800ccba:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800ccbc:	f000 f810 	bl	800cce0 <BSP_SD_ReadCpltCallback>
}
 800ccc0:	bf00      	nop
 800ccc2:	3708      	adds	r7, #8
 800ccc4:	46bd      	mov	sp, r7
 800ccc6:	bd80      	pop	{r7, pc}

0800ccc8 <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 800ccc8:	b480      	push	{r7}
 800ccca:	af00      	add	r7, sp, #0

}
 800cccc:	bf00      	nop
 800ccce:	46bd      	mov	sp, r7
 800ccd0:	bc80      	pop	{r7}
 800ccd2:	4770      	bx	lr

0800ccd4 <BSP_SD_WriteCpltCallback>:
  * @brief BSP Tx Transfer completed callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_WriteCpltCallback(void)
{
 800ccd4:	b480      	push	{r7}
 800ccd6:	af00      	add	r7, sp, #0

}
 800ccd8:	bf00      	nop
 800ccda:	46bd      	mov	sp, r7
 800ccdc:	bc80      	pop	{r7}
 800ccde:	4770      	bx	lr

0800cce0 <BSP_SD_ReadCpltCallback>:
  * @brief BSP Rx Transfer completed callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_ReadCpltCallback(void)
{
 800cce0:	b480      	push	{r7}
 800cce2:	af00      	add	r7, sp, #0

}
 800cce4:	bf00      	nop
 800cce6:	46bd      	mov	sp, r7
 800cce8:	bc80      	pop	{r7}
 800ccea:	4770      	bx	lr

0800ccec <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800ccec:	b580      	push	{r7, lr}
 800ccee:	b082      	sub	sp, #8
 800ccf0:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800ccf2:	2301      	movs	r3, #1
 800ccf4:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 800ccf6:	f000 f80b 	bl	800cd10 <BSP_PlatformIsDetected>
 800ccfa:	4603      	mov	r3, r0
 800ccfc:	2b00      	cmp	r3, #0
 800ccfe:	d101      	bne.n	800cd04 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 800cd00:	2300      	movs	r3, #0
 800cd02:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800cd04:	79fb      	ldrb	r3, [r7, #7]
 800cd06:	b2db      	uxtb	r3, r3
}
 800cd08:	4618      	mov	r0, r3
 800cd0a:	3708      	adds	r7, #8
 800cd0c:	46bd      	mov	sp, r7
 800cd0e:	bd80      	pop	{r7, pc}

0800cd10 <BSP_PlatformIsDetected>:
  *
  ******************************************************************************
*/
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 800cd10:	b580      	push	{r7, lr}
 800cd12:	b082      	sub	sp, #8
 800cd14:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 800cd16:	2301      	movs	r3, #1
 800cd18:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 800cd1a:	2104      	movs	r1, #4
 800cd1c:	4806      	ldr	r0, [pc, #24]	; (800cd38 <BSP_PlatformIsDetected+0x28>)
 800cd1e:	f7f9 fc4d 	bl	80065bc <HAL_GPIO_ReadPin>
 800cd22:	4603      	mov	r3, r0
 800cd24:	2b00      	cmp	r3, #0
 800cd26:	d001      	beq.n	800cd2c <BSP_PlatformIsDetected+0x1c>
    {
        status = SD_NOT_PRESENT;
 800cd28:	2300      	movs	r3, #0
 800cd2a:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 800cd2c:	79fb      	ldrb	r3, [r7, #7]
}
 800cd2e:	4618      	mov	r0, r3
 800cd30:	3708      	adds	r7, #8
 800cd32:	46bd      	mov	sp, r7
 800cd34:	bd80      	pop	{r7, pc}
 800cd36:	bf00      	nop
 800cd38:	40021800 	.word	0x40021800

0800cd3c <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 800cd3c:	b580      	push	{r7, lr}
 800cd3e:	b084      	sub	sp, #16
 800cd40:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 192;
 800cd42:	4b8d      	ldr	r3, [pc, #564]	; (800cf78 <MX_LWIP_Init+0x23c>)
 800cd44:	22c0      	movs	r2, #192	; 0xc0
 800cd46:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 168;
 800cd48:	4b8b      	ldr	r3, [pc, #556]	; (800cf78 <MX_LWIP_Init+0x23c>)
 800cd4a:	22a8      	movs	r2, #168	; 0xa8
 800cd4c:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 1;
 800cd4e:	4b8a      	ldr	r3, [pc, #552]	; (800cf78 <MX_LWIP_Init+0x23c>)
 800cd50:	2201      	movs	r2, #1
 800cd52:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 230;
 800cd54:	4b88      	ldr	r3, [pc, #544]	; (800cf78 <MX_LWIP_Init+0x23c>)
 800cd56:	22e6      	movs	r2, #230	; 0xe6
 800cd58:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 255;
 800cd5a:	4b88      	ldr	r3, [pc, #544]	; (800cf7c <MX_LWIP_Init+0x240>)
 800cd5c:	22ff      	movs	r2, #255	; 0xff
 800cd5e:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 255;
 800cd60:	4b86      	ldr	r3, [pc, #536]	; (800cf7c <MX_LWIP_Init+0x240>)
 800cd62:	22ff      	movs	r2, #255	; 0xff
 800cd64:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 255;
 800cd66:	4b85      	ldr	r3, [pc, #532]	; (800cf7c <MX_LWIP_Init+0x240>)
 800cd68:	22ff      	movs	r2, #255	; 0xff
 800cd6a:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 800cd6c:	4b83      	ldr	r3, [pc, #524]	; (800cf7c <MX_LWIP_Init+0x240>)
 800cd6e:	2200      	movs	r2, #0
 800cd70:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 192;
 800cd72:	4b83      	ldr	r3, [pc, #524]	; (800cf80 <MX_LWIP_Init+0x244>)
 800cd74:	22c0      	movs	r2, #192	; 0xc0
 800cd76:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 168;
 800cd78:	4b81      	ldr	r3, [pc, #516]	; (800cf80 <MX_LWIP_Init+0x244>)
 800cd7a:	22a8      	movs	r2, #168	; 0xa8
 800cd7c:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 1;
 800cd7e:	4b80      	ldr	r3, [pc, #512]	; (800cf80 <MX_LWIP_Init+0x244>)
 800cd80:	2201      	movs	r2, #1
 800cd82:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 1;
 800cd84:	4b7e      	ldr	r3, [pc, #504]	; (800cf80 <MX_LWIP_Init+0x244>)
 800cd86:	2201      	movs	r2, #1
 800cd88:	70da      	strb	r2, [r3, #3]

/* USER CODE BEGIN IP_ADDRESSES */
/* USER CODE END IP_ADDRESSES */

  /* Initilialize the LwIP stack without RTOS */
  lwip_init();
 800cd8a:	f002 f8e4 	bl	800ef56 <lwip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 800cd8e:	4b7a      	ldr	r3, [pc, #488]	; (800cf78 <MX_LWIP_Init+0x23c>)
 800cd90:	781b      	ldrb	r3, [r3, #0]
 800cd92:	061a      	lsls	r2, r3, #24
 800cd94:	4b78      	ldr	r3, [pc, #480]	; (800cf78 <MX_LWIP_Init+0x23c>)
 800cd96:	785b      	ldrb	r3, [r3, #1]
 800cd98:	041b      	lsls	r3, r3, #16
 800cd9a:	431a      	orrs	r2, r3
 800cd9c:	4b76      	ldr	r3, [pc, #472]	; (800cf78 <MX_LWIP_Init+0x23c>)
 800cd9e:	789b      	ldrb	r3, [r3, #2]
 800cda0:	021b      	lsls	r3, r3, #8
 800cda2:	4313      	orrs	r3, r2
 800cda4:	4a74      	ldr	r2, [pc, #464]	; (800cf78 <MX_LWIP_Init+0x23c>)
 800cda6:	78d2      	ldrb	r2, [r2, #3]
 800cda8:	4313      	orrs	r3, r2
 800cdaa:	061a      	lsls	r2, r3, #24
 800cdac:	4b72      	ldr	r3, [pc, #456]	; (800cf78 <MX_LWIP_Init+0x23c>)
 800cdae:	781b      	ldrb	r3, [r3, #0]
 800cdb0:	0619      	lsls	r1, r3, #24
 800cdb2:	4b71      	ldr	r3, [pc, #452]	; (800cf78 <MX_LWIP_Init+0x23c>)
 800cdb4:	785b      	ldrb	r3, [r3, #1]
 800cdb6:	041b      	lsls	r3, r3, #16
 800cdb8:	4319      	orrs	r1, r3
 800cdba:	4b6f      	ldr	r3, [pc, #444]	; (800cf78 <MX_LWIP_Init+0x23c>)
 800cdbc:	789b      	ldrb	r3, [r3, #2]
 800cdbe:	021b      	lsls	r3, r3, #8
 800cdc0:	430b      	orrs	r3, r1
 800cdc2:	496d      	ldr	r1, [pc, #436]	; (800cf78 <MX_LWIP_Init+0x23c>)
 800cdc4:	78c9      	ldrb	r1, [r1, #3]
 800cdc6:	430b      	orrs	r3, r1
 800cdc8:	021b      	lsls	r3, r3, #8
 800cdca:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800cdce:	431a      	orrs	r2, r3
 800cdd0:	4b69      	ldr	r3, [pc, #420]	; (800cf78 <MX_LWIP_Init+0x23c>)
 800cdd2:	781b      	ldrb	r3, [r3, #0]
 800cdd4:	0619      	lsls	r1, r3, #24
 800cdd6:	4b68      	ldr	r3, [pc, #416]	; (800cf78 <MX_LWIP_Init+0x23c>)
 800cdd8:	785b      	ldrb	r3, [r3, #1]
 800cdda:	041b      	lsls	r3, r3, #16
 800cddc:	4319      	orrs	r1, r3
 800cdde:	4b66      	ldr	r3, [pc, #408]	; (800cf78 <MX_LWIP_Init+0x23c>)
 800cde0:	789b      	ldrb	r3, [r3, #2]
 800cde2:	021b      	lsls	r3, r3, #8
 800cde4:	430b      	orrs	r3, r1
 800cde6:	4964      	ldr	r1, [pc, #400]	; (800cf78 <MX_LWIP_Init+0x23c>)
 800cde8:	78c9      	ldrb	r1, [r1, #3]
 800cdea:	430b      	orrs	r3, r1
 800cdec:	0a1b      	lsrs	r3, r3, #8
 800cdee:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800cdf2:	431a      	orrs	r2, r3
 800cdf4:	4b60      	ldr	r3, [pc, #384]	; (800cf78 <MX_LWIP_Init+0x23c>)
 800cdf6:	781b      	ldrb	r3, [r3, #0]
 800cdf8:	0619      	lsls	r1, r3, #24
 800cdfa:	4b5f      	ldr	r3, [pc, #380]	; (800cf78 <MX_LWIP_Init+0x23c>)
 800cdfc:	785b      	ldrb	r3, [r3, #1]
 800cdfe:	041b      	lsls	r3, r3, #16
 800ce00:	4319      	orrs	r1, r3
 800ce02:	4b5d      	ldr	r3, [pc, #372]	; (800cf78 <MX_LWIP_Init+0x23c>)
 800ce04:	789b      	ldrb	r3, [r3, #2]
 800ce06:	021b      	lsls	r3, r3, #8
 800ce08:	430b      	orrs	r3, r1
 800ce0a:	495b      	ldr	r1, [pc, #364]	; (800cf78 <MX_LWIP_Init+0x23c>)
 800ce0c:	78c9      	ldrb	r1, [r1, #3]
 800ce0e:	430b      	orrs	r3, r1
 800ce10:	0e1b      	lsrs	r3, r3, #24
 800ce12:	4313      	orrs	r3, r2
 800ce14:	4a5b      	ldr	r2, [pc, #364]	; (800cf84 <MX_LWIP_Init+0x248>)
 800ce16:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 800ce18:	4b58      	ldr	r3, [pc, #352]	; (800cf7c <MX_LWIP_Init+0x240>)
 800ce1a:	781b      	ldrb	r3, [r3, #0]
 800ce1c:	061a      	lsls	r2, r3, #24
 800ce1e:	4b57      	ldr	r3, [pc, #348]	; (800cf7c <MX_LWIP_Init+0x240>)
 800ce20:	785b      	ldrb	r3, [r3, #1]
 800ce22:	041b      	lsls	r3, r3, #16
 800ce24:	431a      	orrs	r2, r3
 800ce26:	4b55      	ldr	r3, [pc, #340]	; (800cf7c <MX_LWIP_Init+0x240>)
 800ce28:	789b      	ldrb	r3, [r3, #2]
 800ce2a:	021b      	lsls	r3, r3, #8
 800ce2c:	4313      	orrs	r3, r2
 800ce2e:	4a53      	ldr	r2, [pc, #332]	; (800cf7c <MX_LWIP_Init+0x240>)
 800ce30:	78d2      	ldrb	r2, [r2, #3]
 800ce32:	4313      	orrs	r3, r2
 800ce34:	061a      	lsls	r2, r3, #24
 800ce36:	4b51      	ldr	r3, [pc, #324]	; (800cf7c <MX_LWIP_Init+0x240>)
 800ce38:	781b      	ldrb	r3, [r3, #0]
 800ce3a:	0619      	lsls	r1, r3, #24
 800ce3c:	4b4f      	ldr	r3, [pc, #316]	; (800cf7c <MX_LWIP_Init+0x240>)
 800ce3e:	785b      	ldrb	r3, [r3, #1]
 800ce40:	041b      	lsls	r3, r3, #16
 800ce42:	4319      	orrs	r1, r3
 800ce44:	4b4d      	ldr	r3, [pc, #308]	; (800cf7c <MX_LWIP_Init+0x240>)
 800ce46:	789b      	ldrb	r3, [r3, #2]
 800ce48:	021b      	lsls	r3, r3, #8
 800ce4a:	430b      	orrs	r3, r1
 800ce4c:	494b      	ldr	r1, [pc, #300]	; (800cf7c <MX_LWIP_Init+0x240>)
 800ce4e:	78c9      	ldrb	r1, [r1, #3]
 800ce50:	430b      	orrs	r3, r1
 800ce52:	021b      	lsls	r3, r3, #8
 800ce54:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800ce58:	431a      	orrs	r2, r3
 800ce5a:	4b48      	ldr	r3, [pc, #288]	; (800cf7c <MX_LWIP_Init+0x240>)
 800ce5c:	781b      	ldrb	r3, [r3, #0]
 800ce5e:	0619      	lsls	r1, r3, #24
 800ce60:	4b46      	ldr	r3, [pc, #280]	; (800cf7c <MX_LWIP_Init+0x240>)
 800ce62:	785b      	ldrb	r3, [r3, #1]
 800ce64:	041b      	lsls	r3, r3, #16
 800ce66:	4319      	orrs	r1, r3
 800ce68:	4b44      	ldr	r3, [pc, #272]	; (800cf7c <MX_LWIP_Init+0x240>)
 800ce6a:	789b      	ldrb	r3, [r3, #2]
 800ce6c:	021b      	lsls	r3, r3, #8
 800ce6e:	430b      	orrs	r3, r1
 800ce70:	4942      	ldr	r1, [pc, #264]	; (800cf7c <MX_LWIP_Init+0x240>)
 800ce72:	78c9      	ldrb	r1, [r1, #3]
 800ce74:	430b      	orrs	r3, r1
 800ce76:	0a1b      	lsrs	r3, r3, #8
 800ce78:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800ce7c:	431a      	orrs	r2, r3
 800ce7e:	4b3f      	ldr	r3, [pc, #252]	; (800cf7c <MX_LWIP_Init+0x240>)
 800ce80:	781b      	ldrb	r3, [r3, #0]
 800ce82:	0619      	lsls	r1, r3, #24
 800ce84:	4b3d      	ldr	r3, [pc, #244]	; (800cf7c <MX_LWIP_Init+0x240>)
 800ce86:	785b      	ldrb	r3, [r3, #1]
 800ce88:	041b      	lsls	r3, r3, #16
 800ce8a:	4319      	orrs	r1, r3
 800ce8c:	4b3b      	ldr	r3, [pc, #236]	; (800cf7c <MX_LWIP_Init+0x240>)
 800ce8e:	789b      	ldrb	r3, [r3, #2]
 800ce90:	021b      	lsls	r3, r3, #8
 800ce92:	430b      	orrs	r3, r1
 800ce94:	4939      	ldr	r1, [pc, #228]	; (800cf7c <MX_LWIP_Init+0x240>)
 800ce96:	78c9      	ldrb	r1, [r1, #3]
 800ce98:	430b      	orrs	r3, r1
 800ce9a:	0e1b      	lsrs	r3, r3, #24
 800ce9c:	4313      	orrs	r3, r2
 800ce9e:	4a3a      	ldr	r2, [pc, #232]	; (800cf88 <MX_LWIP_Init+0x24c>)
 800cea0:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 800cea2:	4b37      	ldr	r3, [pc, #220]	; (800cf80 <MX_LWIP_Init+0x244>)
 800cea4:	781b      	ldrb	r3, [r3, #0]
 800cea6:	061a      	lsls	r2, r3, #24
 800cea8:	4b35      	ldr	r3, [pc, #212]	; (800cf80 <MX_LWIP_Init+0x244>)
 800ceaa:	785b      	ldrb	r3, [r3, #1]
 800ceac:	041b      	lsls	r3, r3, #16
 800ceae:	431a      	orrs	r2, r3
 800ceb0:	4b33      	ldr	r3, [pc, #204]	; (800cf80 <MX_LWIP_Init+0x244>)
 800ceb2:	789b      	ldrb	r3, [r3, #2]
 800ceb4:	021b      	lsls	r3, r3, #8
 800ceb6:	4313      	orrs	r3, r2
 800ceb8:	4a31      	ldr	r2, [pc, #196]	; (800cf80 <MX_LWIP_Init+0x244>)
 800ceba:	78d2      	ldrb	r2, [r2, #3]
 800cebc:	4313      	orrs	r3, r2
 800cebe:	061a      	lsls	r2, r3, #24
 800cec0:	4b2f      	ldr	r3, [pc, #188]	; (800cf80 <MX_LWIP_Init+0x244>)
 800cec2:	781b      	ldrb	r3, [r3, #0]
 800cec4:	0619      	lsls	r1, r3, #24
 800cec6:	4b2e      	ldr	r3, [pc, #184]	; (800cf80 <MX_LWIP_Init+0x244>)
 800cec8:	785b      	ldrb	r3, [r3, #1]
 800ceca:	041b      	lsls	r3, r3, #16
 800cecc:	4319      	orrs	r1, r3
 800cece:	4b2c      	ldr	r3, [pc, #176]	; (800cf80 <MX_LWIP_Init+0x244>)
 800ced0:	789b      	ldrb	r3, [r3, #2]
 800ced2:	021b      	lsls	r3, r3, #8
 800ced4:	430b      	orrs	r3, r1
 800ced6:	492a      	ldr	r1, [pc, #168]	; (800cf80 <MX_LWIP_Init+0x244>)
 800ced8:	78c9      	ldrb	r1, [r1, #3]
 800ceda:	430b      	orrs	r3, r1
 800cedc:	021b      	lsls	r3, r3, #8
 800cede:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800cee2:	431a      	orrs	r2, r3
 800cee4:	4b26      	ldr	r3, [pc, #152]	; (800cf80 <MX_LWIP_Init+0x244>)
 800cee6:	781b      	ldrb	r3, [r3, #0]
 800cee8:	0619      	lsls	r1, r3, #24
 800ceea:	4b25      	ldr	r3, [pc, #148]	; (800cf80 <MX_LWIP_Init+0x244>)
 800ceec:	785b      	ldrb	r3, [r3, #1]
 800ceee:	041b      	lsls	r3, r3, #16
 800cef0:	4319      	orrs	r1, r3
 800cef2:	4b23      	ldr	r3, [pc, #140]	; (800cf80 <MX_LWIP_Init+0x244>)
 800cef4:	789b      	ldrb	r3, [r3, #2]
 800cef6:	021b      	lsls	r3, r3, #8
 800cef8:	430b      	orrs	r3, r1
 800cefa:	4921      	ldr	r1, [pc, #132]	; (800cf80 <MX_LWIP_Init+0x244>)
 800cefc:	78c9      	ldrb	r1, [r1, #3]
 800cefe:	430b      	orrs	r3, r1
 800cf00:	0a1b      	lsrs	r3, r3, #8
 800cf02:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800cf06:	431a      	orrs	r2, r3
 800cf08:	4b1d      	ldr	r3, [pc, #116]	; (800cf80 <MX_LWIP_Init+0x244>)
 800cf0a:	781b      	ldrb	r3, [r3, #0]
 800cf0c:	0619      	lsls	r1, r3, #24
 800cf0e:	4b1c      	ldr	r3, [pc, #112]	; (800cf80 <MX_LWIP_Init+0x244>)
 800cf10:	785b      	ldrb	r3, [r3, #1]
 800cf12:	041b      	lsls	r3, r3, #16
 800cf14:	4319      	orrs	r1, r3
 800cf16:	4b1a      	ldr	r3, [pc, #104]	; (800cf80 <MX_LWIP_Init+0x244>)
 800cf18:	789b      	ldrb	r3, [r3, #2]
 800cf1a:	021b      	lsls	r3, r3, #8
 800cf1c:	430b      	orrs	r3, r1
 800cf1e:	4918      	ldr	r1, [pc, #96]	; (800cf80 <MX_LWIP_Init+0x244>)
 800cf20:	78c9      	ldrb	r1, [r1, #3]
 800cf22:	430b      	orrs	r3, r1
 800cf24:	0e1b      	lsrs	r3, r3, #24
 800cf26:	4313      	orrs	r3, r2
 800cf28:	4a18      	ldr	r2, [pc, #96]	; (800cf8c <MX_LWIP_Init+0x250>)
 800cf2a:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) without RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &ethernet_input);
 800cf2c:	4b18      	ldr	r3, [pc, #96]	; (800cf90 <MX_LWIP_Init+0x254>)
 800cf2e:	9302      	str	r3, [sp, #8]
 800cf30:	4b18      	ldr	r3, [pc, #96]	; (800cf94 <MX_LWIP_Init+0x258>)
 800cf32:	9301      	str	r3, [sp, #4]
 800cf34:	2300      	movs	r3, #0
 800cf36:	9300      	str	r3, [sp, #0]
 800cf38:	4b14      	ldr	r3, [pc, #80]	; (800cf8c <MX_LWIP_Init+0x250>)
 800cf3a:	4a13      	ldr	r2, [pc, #76]	; (800cf88 <MX_LWIP_Init+0x24c>)
 800cf3c:	4911      	ldr	r1, [pc, #68]	; (800cf84 <MX_LWIP_Init+0x248>)
 800cf3e:	4816      	ldr	r0, [pc, #88]	; (800cf98 <MX_LWIP_Init+0x25c>)
 800cf40:	f002 fc06 	bl	800f750 <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 800cf44:	4814      	ldr	r0, [pc, #80]	; (800cf98 <MX_LWIP_Init+0x25c>)
 800cf46:	f002 fcdd 	bl	800f904 <netif_set_default>

  if (netif_is_link_up(&gnetif))
 800cf4a:	4b13      	ldr	r3, [pc, #76]	; (800cf98 <MX_LWIP_Init+0x25c>)
 800cf4c:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800cf50:	089b      	lsrs	r3, r3, #2
 800cf52:	f003 0301 	and.w	r3, r3, #1
 800cf56:	b2db      	uxtb	r3, r3
 800cf58:	2b00      	cmp	r3, #0
 800cf5a:	d003      	beq.n	800cf64 <MX_LWIP_Init+0x228>
  {
    /* When the netif is fully configured this function must be called */
    netif_set_up(&gnetif);
 800cf5c:	480e      	ldr	r0, [pc, #56]	; (800cf98 <MX_LWIP_Init+0x25c>)
 800cf5e:	f002 fcdf 	bl	800f920 <netif_set_up>
 800cf62:	e002      	b.n	800cf6a <MX_LWIP_Init+0x22e>
  }
  else
  {
    /* When the netif link is down this function must be called */
    netif_set_down(&gnetif);
 800cf64:	480c      	ldr	r0, [pc, #48]	; (800cf98 <MX_LWIP_Init+0x25c>)
 800cf66:	f002 fd1f 	bl	800f9a8 <netif_set_down>
  }

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernetif_update_config);
 800cf6a:	490c      	ldr	r1, [pc, #48]	; (800cf9c <MX_LWIP_Init+0x260>)
 800cf6c:	480a      	ldr	r0, [pc, #40]	; (800cf98 <MX_LWIP_Init+0x25c>)
 800cf6e:	f002 fd3d 	bl	800f9ec <netif_set_link_callback>
  /* Create the Ethernet link handler thread */

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 800cf72:	bf00      	nop
 800cf74:	46bd      	mov	sp, r7
 800cf76:	bd80      	pop	{r7, pc}
 800cf78:	200015d0 	.word	0x200015d0
 800cf7c:	200015cc 	.word	0x200015cc
 800cf80:	20001590 	.word	0x20001590
 800cf84:	200015c8 	.word	0x200015c8
 800cf88:	200015d4 	.word	0x200015d4
 800cf8c:	200015d8 	.word	0x200015d8
 800cf90:	08012b75 	.word	0x08012b75
 800cf94:	0800d3e5 	.word	0x0800d3e5
 800cf98:	20001594 	.word	0x20001594
 800cf9c:	0800d451 	.word	0x0800d451

0800cfa0 <HAL_ETH_MspInit>:
/* USER CODE END 3 */

/* Private functions ---------------------------------------------------------*/

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 800cfa0:	b580      	push	{r7, lr}
 800cfa2:	b08e      	sub	sp, #56	; 0x38
 800cfa4:	af00      	add	r7, sp, #0
 800cfa6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800cfa8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800cfac:	2200      	movs	r2, #0
 800cfae:	601a      	str	r2, [r3, #0]
 800cfb0:	605a      	str	r2, [r3, #4]
 800cfb2:	609a      	str	r2, [r3, #8]
 800cfb4:	60da      	str	r2, [r3, #12]
 800cfb6:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 800cfb8:	687b      	ldr	r3, [r7, #4]
 800cfba:	681b      	ldr	r3, [r3, #0]
 800cfbc:	4a5d      	ldr	r2, [pc, #372]	; (800d134 <HAL_ETH_MspInit+0x194>)
 800cfbe:	4293      	cmp	r3, r2
 800cfc0:	f040 80b4 	bne.w	800d12c <HAL_ETH_MspInit+0x18c>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH_CLK_ENABLE();
 800cfc4:	2300      	movs	r3, #0
 800cfc6:	623b      	str	r3, [r7, #32]
 800cfc8:	4b5b      	ldr	r3, [pc, #364]	; (800d138 <HAL_ETH_MspInit+0x198>)
 800cfca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cfcc:	4a5a      	ldr	r2, [pc, #360]	; (800d138 <HAL_ETH_MspInit+0x198>)
 800cfce:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800cfd2:	6313      	str	r3, [r2, #48]	; 0x30
 800cfd4:	4b58      	ldr	r3, [pc, #352]	; (800d138 <HAL_ETH_MspInit+0x198>)
 800cfd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cfd8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800cfdc:	623b      	str	r3, [r7, #32]
 800cfde:	6a3b      	ldr	r3, [r7, #32]
 800cfe0:	2300      	movs	r3, #0
 800cfe2:	61fb      	str	r3, [r7, #28]
 800cfe4:	4b54      	ldr	r3, [pc, #336]	; (800d138 <HAL_ETH_MspInit+0x198>)
 800cfe6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cfe8:	4a53      	ldr	r2, [pc, #332]	; (800d138 <HAL_ETH_MspInit+0x198>)
 800cfea:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800cfee:	6313      	str	r3, [r2, #48]	; 0x30
 800cff0:	4b51      	ldr	r3, [pc, #324]	; (800d138 <HAL_ETH_MspInit+0x198>)
 800cff2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cff4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800cff8:	61fb      	str	r3, [r7, #28]
 800cffa:	69fb      	ldr	r3, [r7, #28]
 800cffc:	2300      	movs	r3, #0
 800cffe:	61bb      	str	r3, [r7, #24]
 800d000:	4b4d      	ldr	r3, [pc, #308]	; (800d138 <HAL_ETH_MspInit+0x198>)
 800d002:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d004:	4a4c      	ldr	r2, [pc, #304]	; (800d138 <HAL_ETH_MspInit+0x198>)
 800d006:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800d00a:	6313      	str	r3, [r2, #48]	; 0x30
 800d00c:	4b4a      	ldr	r3, [pc, #296]	; (800d138 <HAL_ETH_MspInit+0x198>)
 800d00e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d010:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800d014:	61bb      	str	r3, [r7, #24]
 800d016:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800d018:	2300      	movs	r3, #0
 800d01a:	617b      	str	r3, [r7, #20]
 800d01c:	4b46      	ldr	r3, [pc, #280]	; (800d138 <HAL_ETH_MspInit+0x198>)
 800d01e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d020:	4a45      	ldr	r2, [pc, #276]	; (800d138 <HAL_ETH_MspInit+0x198>)
 800d022:	f043 0304 	orr.w	r3, r3, #4
 800d026:	6313      	str	r3, [r2, #48]	; 0x30
 800d028:	4b43      	ldr	r3, [pc, #268]	; (800d138 <HAL_ETH_MspInit+0x198>)
 800d02a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d02c:	f003 0304 	and.w	r3, r3, #4
 800d030:	617b      	str	r3, [r7, #20]
 800d032:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800d034:	2300      	movs	r3, #0
 800d036:	613b      	str	r3, [r7, #16]
 800d038:	4b3f      	ldr	r3, [pc, #252]	; (800d138 <HAL_ETH_MspInit+0x198>)
 800d03a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d03c:	4a3e      	ldr	r2, [pc, #248]	; (800d138 <HAL_ETH_MspInit+0x198>)
 800d03e:	f043 0301 	orr.w	r3, r3, #1
 800d042:	6313      	str	r3, [r2, #48]	; 0x30
 800d044:	4b3c      	ldr	r3, [pc, #240]	; (800d138 <HAL_ETH_MspInit+0x198>)
 800d046:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d048:	f003 0301 	and.w	r3, r3, #1
 800d04c:	613b      	str	r3, [r7, #16]
 800d04e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800d050:	2300      	movs	r3, #0
 800d052:	60fb      	str	r3, [r7, #12]
 800d054:	4b38      	ldr	r3, [pc, #224]	; (800d138 <HAL_ETH_MspInit+0x198>)
 800d056:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d058:	4a37      	ldr	r2, [pc, #220]	; (800d138 <HAL_ETH_MspInit+0x198>)
 800d05a:	f043 0302 	orr.w	r3, r3, #2
 800d05e:	6313      	str	r3, [r2, #48]	; 0x30
 800d060:	4b35      	ldr	r3, [pc, #212]	; (800d138 <HAL_ETH_MspInit+0x198>)
 800d062:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d064:	f003 0302 	and.w	r3, r3, #2
 800d068:	60fb      	str	r3, [r7, #12]
 800d06a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800d06c:	2300      	movs	r3, #0
 800d06e:	60bb      	str	r3, [r7, #8]
 800d070:	4b31      	ldr	r3, [pc, #196]	; (800d138 <HAL_ETH_MspInit+0x198>)
 800d072:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d074:	4a30      	ldr	r2, [pc, #192]	; (800d138 <HAL_ETH_MspInit+0x198>)
 800d076:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d07a:	6313      	str	r3, [r2, #48]	; 0x30
 800d07c:	4b2e      	ldr	r3, [pc, #184]	; (800d138 <HAL_ETH_MspInit+0x198>)
 800d07e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d080:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d084:	60bb      	str	r3, [r7, #8]
 800d086:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 800d088:	2332      	movs	r3, #50	; 0x32
 800d08a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d08c:	2302      	movs	r3, #2
 800d08e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d090:	2300      	movs	r3, #0
 800d092:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d094:	2303      	movs	r3, #3
 800d096:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800d098:	230b      	movs	r3, #11
 800d09a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800d09c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800d0a0:	4619      	mov	r1, r3
 800d0a2:	4826      	ldr	r0, [pc, #152]	; (800d13c <HAL_ETH_MspInit+0x19c>)
 800d0a4:	f7f9 f8ec 	bl	8006280 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 800d0a8:	2386      	movs	r3, #134	; 0x86
 800d0aa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d0ac:	2302      	movs	r3, #2
 800d0ae:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d0b0:	2300      	movs	r3, #0
 800d0b2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d0b4:	2303      	movs	r3, #3
 800d0b6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800d0b8:	230b      	movs	r3, #11
 800d0ba:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d0bc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800d0c0:	4619      	mov	r1, r3
 800d0c2:	481f      	ldr	r0, [pc, #124]	; (800d140 <HAL_ETH_MspInit+0x1a0>)
 800d0c4:	f7f9 f8dc 	bl	8006280 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 800d0c8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800d0cc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d0ce:	2302      	movs	r3, #2
 800d0d0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d0d2:	2300      	movs	r3, #0
 800d0d4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d0d6:	2303      	movs	r3, #3
 800d0d8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800d0da:	230b      	movs	r3, #11
 800d0dc:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 800d0de:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800d0e2:	4619      	mov	r1, r3
 800d0e4:	4817      	ldr	r0, [pc, #92]	; (800d144 <HAL_ETH_MspInit+0x1a4>)
 800d0e6:	f7f9 f8cb 	bl	8006280 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800d0ea:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 800d0ee:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d0f0:	2302      	movs	r3, #2
 800d0f2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d0f4:	2300      	movs	r3, #0
 800d0f6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d0f8:	2303      	movs	r3, #3
 800d0fa:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800d0fc:	230b      	movs	r3, #11
 800d0fe:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800d100:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800d104:	4619      	mov	r1, r3
 800d106:	4810      	ldr	r0, [pc, #64]	; (800d148 <HAL_ETH_MspInit+0x1a8>)
 800d108:	f7f9 f8ba 	bl	8006280 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ETH_IRQn, 1, 0);
 800d10c:	2200      	movs	r2, #0
 800d10e:	2101      	movs	r1, #1
 800d110:	203d      	movs	r0, #61	; 0x3d
 800d112:	f7f6 ffb4 	bl	800407e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 800d116:	203d      	movs	r0, #61	; 0x3d
 800d118:	f7f6 ffcd 	bl	80040b6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(ETH_WKUP_IRQn, 1, 0);
 800d11c:	2200      	movs	r2, #0
 800d11e:	2101      	movs	r1, #1
 800d120:	203e      	movs	r0, #62	; 0x3e
 800d122:	f7f6 ffac 	bl	800407e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_WKUP_IRQn);
 800d126:	203e      	movs	r0, #62	; 0x3e
 800d128:	f7f6 ffc5 	bl	80040b6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 800d12c:	bf00      	nop
 800d12e:	3738      	adds	r7, #56	; 0x38
 800d130:	46bd      	mov	sp, r7
 800d132:	bd80      	pop	{r7, pc}
 800d134:	40028000 	.word	0x40028000
 800d138:	40023800 	.word	0x40023800
 800d13c:	40020800 	.word	0x40020800
 800d140:	40020000 	.word	0x40020000
 800d144:	40020400 	.word	0x40020400
 800d148:	40021800 	.word	0x40021800

0800d14c <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 800d14c:	b580      	push	{r7, lr}
 800d14e:	b086      	sub	sp, #24
 800d150:	af00      	add	r7, sp, #0
 800d152:	6078      	str	r0, [r7, #4]
  uint32_t regvalue = 0;
 800d154:	2300      	movs	r3, #0
 800d156:	613b      	str	r3, [r7, #16]
  HAL_StatusTypeDef hal_eth_init_status;

/* Init ETH */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 800d158:	4b4d      	ldr	r3, [pc, #308]	; (800d290 <low_level_init+0x144>)
 800d15a:	4a4e      	ldr	r2, [pc, #312]	; (800d294 <low_level_init+0x148>)
 800d15c:	601a      	str	r2, [r3, #0]
  heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_ENABLE;
 800d15e:	4b4c      	ldr	r3, [pc, #304]	; (800d290 <low_level_init+0x144>)
 800d160:	2201      	movs	r2, #1
 800d162:	605a      	str	r2, [r3, #4]
  heth.Init.Speed = ETH_SPEED_100M;
 800d164:	4b4a      	ldr	r3, [pc, #296]	; (800d290 <low_level_init+0x144>)
 800d166:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800d16a:	609a      	str	r2, [r3, #8]
  heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 800d16c:	4b48      	ldr	r3, [pc, #288]	; (800d290 <low_level_init+0x144>)
 800d16e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800d172:	60da      	str	r2, [r3, #12]
  heth.Init.PhyAddress = LAN8742A_PHY_ADDRESS;
 800d174:	4b46      	ldr	r3, [pc, #280]	; (800d290 <low_level_init+0x144>)
 800d176:	2200      	movs	r2, #0
 800d178:	821a      	strh	r2, [r3, #16]
  MACAddr[0] = 0x00;
 800d17a:	2300      	movs	r3, #0
 800d17c:	723b      	strb	r3, [r7, #8]
  MACAddr[1] = 0x80;
 800d17e:	2380      	movs	r3, #128	; 0x80
 800d180:	727b      	strb	r3, [r7, #9]
  MACAddr[2] = 0xE1;
 800d182:	23e1      	movs	r3, #225	; 0xe1
 800d184:	72bb      	strb	r3, [r7, #10]
  MACAddr[3] = 0x00;
 800d186:	2300      	movs	r3, #0
 800d188:	72fb      	strb	r3, [r7, #11]
  MACAddr[4] = 0x00;
 800d18a:	2300      	movs	r3, #0
 800d18c:	733b      	strb	r3, [r7, #12]
  MACAddr[5] = 0x00;
 800d18e:	2300      	movs	r3, #0
 800d190:	737b      	strb	r3, [r7, #13]
  heth.Init.MACAddr = &MACAddr[0];
 800d192:	4a3f      	ldr	r2, [pc, #252]	; (800d290 <low_level_init+0x144>)
 800d194:	f107 0308 	add.w	r3, r7, #8
 800d198:	6153      	str	r3, [r2, #20]
  heth.Init.RxMode = ETH_RXPOLLING_MODE;
 800d19a:	4b3d      	ldr	r3, [pc, #244]	; (800d290 <low_level_init+0x144>)
 800d19c:	2200      	movs	r2, #0
 800d19e:	619a      	str	r2, [r3, #24]
  heth.Init.ChecksumMode = ETH_CHECKSUM_BY_HARDWARE;
 800d1a0:	4b3b      	ldr	r3, [pc, #236]	; (800d290 <low_level_init+0x144>)
 800d1a2:	2200      	movs	r2, #0
 800d1a4:	61da      	str	r2, [r3, #28]
  heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 800d1a6:	4b3a      	ldr	r3, [pc, #232]	; (800d290 <low_level_init+0x144>)
 800d1a8:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800d1ac:	621a      	str	r2, [r3, #32]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 800d1ae:	4838      	ldr	r0, [pc, #224]	; (800d290 <low_level_init+0x144>)
 800d1b0:	f7f7 fc78 	bl	8004aa4 <HAL_ETH_Init>
 800d1b4:	4603      	mov	r3, r0
 800d1b6:	75fb      	strb	r3, [r7, #23]

  if (hal_eth_init_status == HAL_OK)
 800d1b8:	7dfb      	ldrb	r3, [r7, #23]
 800d1ba:	2b00      	cmp	r3, #0
 800d1bc:	d108      	bne.n	800d1d0 <low_level_init+0x84>
  {
    /* Set netif link flag */
    netif->flags |= NETIF_FLAG_LINK_UP;
 800d1be:	687b      	ldr	r3, [r7, #4]
 800d1c0:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800d1c4:	f043 0304 	orr.w	r3, r3, #4
 800d1c8:	b2da      	uxtb	r2, r3
 800d1ca:	687b      	ldr	r3, [r7, #4]
 800d1cc:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
  }
  /* Initialize Tx Descriptors list: Chain Mode */
  HAL_ETH_DMATxDescListInit(&heth, DMATxDscrTab, &Tx_Buff[0][0], ETH_TXBUFNB);
 800d1d0:	2304      	movs	r3, #4
 800d1d2:	4a31      	ldr	r2, [pc, #196]	; (800d298 <low_level_init+0x14c>)
 800d1d4:	4931      	ldr	r1, [pc, #196]	; (800d29c <low_level_init+0x150>)
 800d1d6:	482e      	ldr	r0, [pc, #184]	; (800d290 <low_level_init+0x144>)
 800d1d8:	f7f7 fdf2 	bl	8004dc0 <HAL_ETH_DMATxDescListInit>

  /* Initialize Rx Descriptors list: Chain Mode  */
  HAL_ETH_DMARxDescListInit(&heth, DMARxDscrTab, &Rx_Buff[0][0], ETH_RXBUFNB);
 800d1dc:	2304      	movs	r3, #4
 800d1de:	4a30      	ldr	r2, [pc, #192]	; (800d2a0 <low_level_init+0x154>)
 800d1e0:	4930      	ldr	r1, [pc, #192]	; (800d2a4 <low_level_init+0x158>)
 800d1e2:	482b      	ldr	r0, [pc, #172]	; (800d290 <low_level_init+0x144>)
 800d1e4:	f7f7 fe54 	bl	8004e90 <HAL_ETH_DMARxDescListInit>

#if LWIP_ARP || LWIP_ETHERNET

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 800d1e8:	687b      	ldr	r3, [r7, #4]
 800d1ea:	2206      	movs	r2, #6
 800d1ec:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 800d1f0:	4b27      	ldr	r3, [pc, #156]	; (800d290 <low_level_init+0x144>)
 800d1f2:	695b      	ldr	r3, [r3, #20]
 800d1f4:	781a      	ldrb	r2, [r3, #0]
 800d1f6:	687b      	ldr	r3, [r7, #4]
 800d1f8:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 800d1fc:	4b24      	ldr	r3, [pc, #144]	; (800d290 <low_level_init+0x144>)
 800d1fe:	695b      	ldr	r3, [r3, #20]
 800d200:	785a      	ldrb	r2, [r3, #1]
 800d202:	687b      	ldr	r3, [r7, #4]
 800d204:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 800d208:	4b21      	ldr	r3, [pc, #132]	; (800d290 <low_level_init+0x144>)
 800d20a:	695b      	ldr	r3, [r3, #20]
 800d20c:	789a      	ldrb	r2, [r3, #2]
 800d20e:	687b      	ldr	r3, [r7, #4]
 800d210:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 800d214:	4b1e      	ldr	r3, [pc, #120]	; (800d290 <low_level_init+0x144>)
 800d216:	695b      	ldr	r3, [r3, #20]
 800d218:	78da      	ldrb	r2, [r3, #3]
 800d21a:	687b      	ldr	r3, [r7, #4]
 800d21c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 800d220:	4b1b      	ldr	r3, [pc, #108]	; (800d290 <low_level_init+0x144>)
 800d222:	695b      	ldr	r3, [r3, #20]
 800d224:	791a      	ldrb	r2, [r3, #4]
 800d226:	687b      	ldr	r3, [r7, #4]
 800d228:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 800d22c:	4b18      	ldr	r3, [pc, #96]	; (800d290 <low_level_init+0x144>)
 800d22e:	695b      	ldr	r3, [r3, #20]
 800d230:	795a      	ldrb	r2, [r3, #5]
 800d232:	687b      	ldr	r3, [r7, #4]
 800d234:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e

  /* maximum transfer unit */
  netif->mtu = 1500;
 800d238:	687b      	ldr	r3, [r7, #4]
 800d23a:	f240 52dc 	movw	r2, #1500	; 0x5dc
 800d23e:	84da      	strh	r2, [r3, #38]	; 0x26

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 800d240:	687b      	ldr	r3, [r7, #4]
 800d242:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800d246:	f043 030a 	orr.w	r3, r3, #10
 800d24a:	b2da      	uxtb	r2, r3
 800d24c:	687b      	ldr	r3, [r7, #4]
 800d24e:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
  #else
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */

  /* Enable MAC and DMA transmission and reception */
  HAL_ETH_Start(&heth);
 800d252:	480f      	ldr	r0, [pc, #60]	; (800d290 <low_level_init+0x144>)
 800d254:	f7f8 f8c2 	bl	80053dc <HAL_ETH_Start>
/* USER CODE BEGIN PHY_PRE_CONFIG */

/* USER CODE END PHY_PRE_CONFIG */

  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR, &regvalue);
 800d258:	f107 0310 	add.w	r3, r7, #16
 800d25c:	461a      	mov	r2, r3
 800d25e:	211d      	movs	r1, #29
 800d260:	480b      	ldr	r0, [pc, #44]	; (800d290 <low_level_init+0x144>)
 800d262:	f7f7 ffed 	bl	8005240 <HAL_ETH_ReadPHYRegister>
  regvalue |= (PHY_ISFR_INT4);
 800d266:	693b      	ldr	r3, [r7, #16]
 800d268:	f043 030b 	orr.w	r3, r3, #11
 800d26c:	613b      	str	r3, [r7, #16]

  /* Enable Interrupt on change of link status */
  HAL_ETH_WritePHYRegister(&heth, PHY_ISFR , regvalue );
 800d26e:	693b      	ldr	r3, [r7, #16]
 800d270:	461a      	mov	r2, r3
 800d272:	211d      	movs	r1, #29
 800d274:	4806      	ldr	r0, [pc, #24]	; (800d290 <low_level_init+0x144>)
 800d276:	f7f8 f84b 	bl	8005310 <HAL_ETH_WritePHYRegister>

  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR , &regvalue);
 800d27a:	f107 0310 	add.w	r3, r7, #16
 800d27e:	461a      	mov	r2, r3
 800d280:	211d      	movs	r1, #29
 800d282:	4803      	ldr	r0, [pc, #12]	; (800d290 <low_level_init+0x144>)
 800d284:	f7f7 ffdc 	bl	8005240 <HAL_ETH_ReadPHYRegister>
#endif /* LWIP_ARP || LWIP_ETHERNET */

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */
}
 800d288:	bf00      	nop
 800d28a:	3718      	adds	r7, #24
 800d28c:	46bd      	mov	sp, r7
 800d28e:	bd80      	pop	{r7, pc}
 800d290:	20002eac 	.word	0x20002eac
 800d294:	40028000 	.word	0x40028000
 800d298:	20002ef4 	.word	0x20002ef4
 800d29c:	200015dc 	.word	0x200015dc
 800d2a0:	2000165c 	.word	0x2000165c
 800d2a4:	20002e2c 	.word	0x20002e2c

0800d2a8 <low_level_output>:
 *       to become availale since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 800d2a8:	b580      	push	{r7, lr}
 800d2aa:	b08a      	sub	sp, #40	; 0x28
 800d2ac:	af00      	add	r7, sp, #0
 800d2ae:	6078      	str	r0, [r7, #4]
 800d2b0:	6039      	str	r1, [r7, #0]
  err_t errval;
  struct pbuf *q;
  uint8_t *buffer = (uint8_t *)(heth.TxDesc->Buffer1Addr);
 800d2b2:	4b4b      	ldr	r3, [pc, #300]	; (800d3e0 <low_level_output+0x138>)
 800d2b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d2b6:	689b      	ldr	r3, [r3, #8]
 800d2b8:	61fb      	str	r3, [r7, #28]
  __IO ETH_DMADescTypeDef *DmaTxDesc;
  uint32_t framelength = 0;
 800d2ba:	2300      	movs	r3, #0
 800d2bc:	617b      	str	r3, [r7, #20]
  uint32_t bufferoffset = 0;
 800d2be:	2300      	movs	r3, #0
 800d2c0:	613b      	str	r3, [r7, #16]
  uint32_t byteslefttocopy = 0;
 800d2c2:	2300      	movs	r3, #0
 800d2c4:	60fb      	str	r3, [r7, #12]
  uint32_t payloadoffset = 0;
 800d2c6:	2300      	movs	r3, #0
 800d2c8:	60bb      	str	r3, [r7, #8]
  DmaTxDesc = heth.TxDesc;
 800d2ca:	4b45      	ldr	r3, [pc, #276]	; (800d3e0 <low_level_output+0x138>)
 800d2cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d2ce:	61bb      	str	r3, [r7, #24]
  bufferoffset = 0;
 800d2d0:	2300      	movs	r3, #0
 800d2d2:	613b      	str	r3, [r7, #16]

  /* copy frame from pbufs to driver buffers */
  for(q = p; q != NULL; q = q->next)
 800d2d4:	683b      	ldr	r3, [r7, #0]
 800d2d6:	623b      	str	r3, [r7, #32]
 800d2d8:	e05a      	b.n	800d390 <low_level_output+0xe8>
    {
      /* Is this buffer available? If not, goto error */
      if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800d2da:	69bb      	ldr	r3, [r7, #24]
 800d2dc:	681b      	ldr	r3, [r3, #0]
 800d2de:	2b00      	cmp	r3, #0
 800d2e0:	da03      	bge.n	800d2ea <low_level_output+0x42>
      {
        errval = ERR_USE;
 800d2e2:	23f8      	movs	r3, #248	; 0xf8
 800d2e4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        goto error;
 800d2e8:	e05c      	b.n	800d3a4 <low_level_output+0xfc>
      }

      /* Get bytes in current lwIP buffer */
      byteslefttocopy = q->len;
 800d2ea:	6a3b      	ldr	r3, [r7, #32]
 800d2ec:	895b      	ldrh	r3, [r3, #10]
 800d2ee:	60fb      	str	r3, [r7, #12]
      payloadoffset = 0;
 800d2f0:	2300      	movs	r3, #0
 800d2f2:	60bb      	str	r3, [r7, #8]

      /* Check if the length of data to copy is bigger than Tx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 800d2f4:	e02f      	b.n	800d356 <low_level_output+0xae>
      {
        /* Copy data to Tx buffer*/
        memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), (ETH_TX_BUF_SIZE - bufferoffset) );
 800d2f6:	69fa      	ldr	r2, [r7, #28]
 800d2f8:	693b      	ldr	r3, [r7, #16]
 800d2fa:	18d0      	adds	r0, r2, r3
 800d2fc:	6a3b      	ldr	r3, [r7, #32]
 800d2fe:	685a      	ldr	r2, [r3, #4]
 800d300:	68bb      	ldr	r3, [r7, #8]
 800d302:	18d1      	adds	r1, r2, r3
 800d304:	693b      	ldr	r3, [r7, #16]
 800d306:	f5c3 63be 	rsb	r3, r3, #1520	; 0x5f0
 800d30a:	3304      	adds	r3, #4
 800d30c:	461a      	mov	r2, r3
 800d30e:	f006 fcc0 	bl	8013c92 <memcpy>

        /* Point to next descriptor */
        DmaTxDesc = (ETH_DMADescTypeDef *)(DmaTxDesc->Buffer2NextDescAddr);
 800d312:	69bb      	ldr	r3, [r7, #24]
 800d314:	68db      	ldr	r3, [r3, #12]
 800d316:	61bb      	str	r3, [r7, #24]

        /* Check if the buffer is available */
        if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800d318:	69bb      	ldr	r3, [r7, #24]
 800d31a:	681b      	ldr	r3, [r3, #0]
 800d31c:	2b00      	cmp	r3, #0
 800d31e:	da03      	bge.n	800d328 <low_level_output+0x80>
        {
          errval = ERR_USE;
 800d320:	23f8      	movs	r3, #248	; 0xf8
 800d322:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          goto error;
 800d326:	e03d      	b.n	800d3a4 <low_level_output+0xfc>
        }

        buffer = (uint8_t *)(DmaTxDesc->Buffer1Addr);
 800d328:	69bb      	ldr	r3, [r7, #24]
 800d32a:	689b      	ldr	r3, [r3, #8]
 800d32c:	61fb      	str	r3, [r7, #28]

        byteslefttocopy = byteslefttocopy - (ETH_TX_BUF_SIZE - bufferoffset);
 800d32e:	693a      	ldr	r2, [r7, #16]
 800d330:	68fb      	ldr	r3, [r7, #12]
 800d332:	4413      	add	r3, r2
 800d334:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 800d338:	60fb      	str	r3, [r7, #12]
        payloadoffset = payloadoffset + (ETH_TX_BUF_SIZE - bufferoffset);
 800d33a:	68ba      	ldr	r2, [r7, #8]
 800d33c:	693b      	ldr	r3, [r7, #16]
 800d33e:	1ad3      	subs	r3, r2, r3
 800d340:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800d344:	60bb      	str	r3, [r7, #8]
        framelength = framelength + (ETH_TX_BUF_SIZE - bufferoffset);
 800d346:	697a      	ldr	r2, [r7, #20]
 800d348:	693b      	ldr	r3, [r7, #16]
 800d34a:	1ad3      	subs	r3, r2, r3
 800d34c:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800d350:	617b      	str	r3, [r7, #20]
        bufferoffset = 0;
 800d352:	2300      	movs	r3, #0
 800d354:	613b      	str	r3, [r7, #16]
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 800d356:	68fa      	ldr	r2, [r7, #12]
 800d358:	693b      	ldr	r3, [r7, #16]
 800d35a:	4413      	add	r3, r2
 800d35c:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800d360:	4293      	cmp	r3, r2
 800d362:	d8c8      	bhi.n	800d2f6 <low_level_output+0x4e>
      }

      /* Copy the remaining bytes */
      memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), byteslefttocopy );
 800d364:	69fa      	ldr	r2, [r7, #28]
 800d366:	693b      	ldr	r3, [r7, #16]
 800d368:	18d0      	adds	r0, r2, r3
 800d36a:	6a3b      	ldr	r3, [r7, #32]
 800d36c:	685a      	ldr	r2, [r3, #4]
 800d36e:	68bb      	ldr	r3, [r7, #8]
 800d370:	4413      	add	r3, r2
 800d372:	68fa      	ldr	r2, [r7, #12]
 800d374:	4619      	mov	r1, r3
 800d376:	f006 fc8c 	bl	8013c92 <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 800d37a:	693a      	ldr	r2, [r7, #16]
 800d37c:	68fb      	ldr	r3, [r7, #12]
 800d37e:	4413      	add	r3, r2
 800d380:	613b      	str	r3, [r7, #16]
      framelength = framelength + byteslefttocopy;
 800d382:	697a      	ldr	r2, [r7, #20]
 800d384:	68fb      	ldr	r3, [r7, #12]
 800d386:	4413      	add	r3, r2
 800d388:	617b      	str	r3, [r7, #20]
  for(q = p; q != NULL; q = q->next)
 800d38a:	6a3b      	ldr	r3, [r7, #32]
 800d38c:	681b      	ldr	r3, [r3, #0]
 800d38e:	623b      	str	r3, [r7, #32]
 800d390:	6a3b      	ldr	r3, [r7, #32]
 800d392:	2b00      	cmp	r3, #0
 800d394:	d1a1      	bne.n	800d2da <low_level_output+0x32>
    }

  /* Prepare transmit descriptors to give to DMA */
  HAL_ETH_TransmitFrame(&heth, framelength);
 800d396:	6979      	ldr	r1, [r7, #20]
 800d398:	4811      	ldr	r0, [pc, #68]	; (800d3e0 <low_level_output+0x138>)
 800d39a:	f7f7 fde5 	bl	8004f68 <HAL_ETH_TransmitFrame>

  errval = ERR_OK;
 800d39e:	2300      	movs	r3, #0
 800d3a0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

error:

  /* When Transmit Underflow flag is set, clear it and issue a Transmit Poll Demand to resume transmission */
  if ((heth.Instance->DMASR & ETH_DMASR_TUS) != (uint32_t)RESET)
 800d3a4:	4b0e      	ldr	r3, [pc, #56]	; (800d3e0 <low_level_output+0x138>)
 800d3a6:	681b      	ldr	r3, [r3, #0]
 800d3a8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d3ac:	3314      	adds	r3, #20
 800d3ae:	681b      	ldr	r3, [r3, #0]
 800d3b0:	f003 0320 	and.w	r3, r3, #32
 800d3b4:	2b00      	cmp	r3, #0
 800d3b6:	d00d      	beq.n	800d3d4 <low_level_output+0x12c>
  {
    /* Clear TUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_TUS;
 800d3b8:	4b09      	ldr	r3, [pc, #36]	; (800d3e0 <low_level_output+0x138>)
 800d3ba:	681b      	ldr	r3, [r3, #0]
 800d3bc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d3c0:	3314      	adds	r3, #20
 800d3c2:	2220      	movs	r2, #32
 800d3c4:	601a      	str	r2, [r3, #0]

    /* Resume DMA transmission*/
    heth.Instance->DMATPDR = 0;
 800d3c6:	4b06      	ldr	r3, [pc, #24]	; (800d3e0 <low_level_output+0x138>)
 800d3c8:	681b      	ldr	r3, [r3, #0]
 800d3ca:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d3ce:	3304      	adds	r3, #4
 800d3d0:	2200      	movs	r2, #0
 800d3d2:	601a      	str	r2, [r3, #0]
  }
  return errval;
 800d3d4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 800d3d8:	4618      	mov	r0, r3
 800d3da:	3728      	adds	r7, #40	; 0x28
 800d3dc:	46bd      	mov	sp, r7
 800d3de:	bd80      	pop	{r7, pc}
 800d3e0:	20002eac 	.word	0x20002eac

0800d3e4 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 800d3e4:	b580      	push	{r7, lr}
 800d3e6:	b082      	sub	sp, #8
 800d3e8:	af00      	add	r7, sp, #0
 800d3ea:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 800d3ec:	687b      	ldr	r3, [r7, #4]
 800d3ee:	2b00      	cmp	r3, #0
 800d3f0:	d106      	bne.n	800d400 <ethernetif_init+0x1c>
 800d3f2:	4b0e      	ldr	r3, [pc, #56]	; (800d42c <ethernetif_init+0x48>)
 800d3f4:	f240 221b 	movw	r2, #539	; 0x21b
 800d3f8:	490d      	ldr	r1, [pc, #52]	; (800d430 <ethernetif_init+0x4c>)
 800d3fa:	480e      	ldr	r0, [pc, #56]	; (800d434 <ethernetif_init+0x50>)
 800d3fc:	f007 f952 	bl	80146a4 <iprintf>
#if LWIP_NETIF_HOSTNAME
  /* Initialize interface hostname */
  netif->hostname = "lwip";
#endif /* LWIP_NETIF_HOSTNAME */

  netif->name[0] = IFNAME0;
 800d400:	687b      	ldr	r3, [r7, #4]
 800d402:	2273      	movs	r2, #115	; 0x73
 800d404:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  netif->name[1] = IFNAME1;
 800d408:	687b      	ldr	r3, [r7, #4]
 800d40a:	2274      	movs	r2, #116	; 0x74
 800d40c:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 800d410:	687b      	ldr	r3, [r7, #4]
 800d412:	4a09      	ldr	r2, [pc, #36]	; (800d438 <ethernetif_init+0x54>)
 800d414:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 800d416:	687b      	ldr	r3, [r7, #4]
 800d418:	4a08      	ldr	r2, [pc, #32]	; (800d43c <ethernetif_init+0x58>)
 800d41a:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 800d41c:	6878      	ldr	r0, [r7, #4]
 800d41e:	f7ff fe95 	bl	800d14c <low_level_init>

  return ERR_OK;
 800d422:	2300      	movs	r3, #0
}
 800d424:	4618      	mov	r0, r3
 800d426:	3708      	adds	r7, #8
 800d428:	46bd      	mov	sp, r7
 800d42a:	bd80      	pop	{r7, pc}
 800d42c:	080167c0 	.word	0x080167c0
 800d430:	080167dc 	.word	0x080167dc
 800d434:	080167ec 	.word	0x080167ec
 800d438:	0801116d 	.word	0x0801116d
 800d43c:	0800d2a9 	.word	0x0800d2a9

0800d440 <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Time
*/
u32_t sys_now(void)
{
 800d440:	b580      	push	{r7, lr}
 800d442:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800d444:	f7f5 fa16 	bl	8002874 <HAL_GetTick>
 800d448:	4603      	mov	r3, r0
}
 800d44a:	4618      	mov	r0, r3
 800d44c:	bd80      	pop	{r7, pc}
	...

0800d450 <ethernetif_update_config>:
  *         to update low level driver configuration.
* @param  netif: The network interface
  * @retval None
  */
void ethernetif_update_config(struct netif *netif)
{
 800d450:	b580      	push	{r7, lr}
 800d452:	b084      	sub	sp, #16
 800d454:	af00      	add	r7, sp, #0
 800d456:	6078      	str	r0, [r7, #4]
  __IO uint32_t tickstart = 0;
 800d458:	2300      	movs	r3, #0
 800d45a:	60fb      	str	r3, [r7, #12]
  uint32_t regvalue = 0;
 800d45c:	2300      	movs	r3, #0
 800d45e:	60bb      	str	r3, [r7, #8]

  if(netif_is_link_up(netif))
 800d460:	687b      	ldr	r3, [r7, #4]
 800d462:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800d466:	089b      	lsrs	r3, r3, #2
 800d468:	f003 0301 	and.w	r3, r3, #1
 800d46c:	b2db      	uxtb	r3, r3
 800d46e:	2b00      	cmp	r3, #0
 800d470:	d05d      	beq.n	800d52e <ethernetif_update_config+0xde>
  {
    /* Restart the auto-negotiation */
    if(heth.Init.AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 800d472:	4b34      	ldr	r3, [pc, #208]	; (800d544 <ethernetif_update_config+0xf4>)
 800d474:	685b      	ldr	r3, [r3, #4]
 800d476:	2b00      	cmp	r3, #0
 800d478:	d03f      	beq.n	800d4fa <ethernetif_update_config+0xaa>
    {
      /* Enable Auto-Negotiation */
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, PHY_AUTONEGOTIATION);
 800d47a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800d47e:	2100      	movs	r1, #0
 800d480:	4830      	ldr	r0, [pc, #192]	; (800d544 <ethernetif_update_config+0xf4>)
 800d482:	f7f7 ff45 	bl	8005310 <HAL_ETH_WritePHYRegister>

      /* Get tick */
      tickstart = HAL_GetTick();
 800d486:	f7f5 f9f5 	bl	8002874 <HAL_GetTick>
 800d48a:	4603      	mov	r3, r0
 800d48c:	60fb      	str	r3, [r7, #12]

      /* Wait until the auto-negotiation will be completed */
      do
      {
        HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 800d48e:	f107 0308 	add.w	r3, r7, #8
 800d492:	461a      	mov	r2, r3
 800d494:	2101      	movs	r1, #1
 800d496:	482b      	ldr	r0, [pc, #172]	; (800d544 <ethernetif_update_config+0xf4>)
 800d498:	f7f7 fed2 	bl	8005240 <HAL_ETH_ReadPHYRegister>

        /* Check for the Timeout ( 1s ) */
        if((HAL_GetTick() - tickstart ) > 1000)
 800d49c:	f7f5 f9ea 	bl	8002874 <HAL_GetTick>
 800d4a0:	4602      	mov	r2, r0
 800d4a2:	68fb      	ldr	r3, [r7, #12]
 800d4a4:	1ad3      	subs	r3, r2, r3
 800d4a6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800d4aa:	d828      	bhi.n	800d4fe <ethernetif_update_config+0xae>
        {
          /* In case of timeout */
          goto error;
        }
      } while (((regvalue & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 800d4ac:	68bb      	ldr	r3, [r7, #8]
 800d4ae:	f003 0320 	and.w	r3, r3, #32
 800d4b2:	2b00      	cmp	r3, #0
 800d4b4:	d0eb      	beq.n	800d48e <ethernetif_update_config+0x3e>

      /* Read the result of the auto-negotiation */
      HAL_ETH_ReadPHYRegister(&heth, PHY_SR, &regvalue);
 800d4b6:	f107 0308 	add.w	r3, r7, #8
 800d4ba:	461a      	mov	r2, r3
 800d4bc:	211f      	movs	r1, #31
 800d4be:	4821      	ldr	r0, [pc, #132]	; (800d544 <ethernetif_update_config+0xf4>)
 800d4c0:	f7f7 febe 	bl	8005240 <HAL_ETH_ReadPHYRegister>

      /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
      if((regvalue & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 800d4c4:	68bb      	ldr	r3, [r7, #8]
 800d4c6:	f003 0310 	and.w	r3, r3, #16
 800d4ca:	2b00      	cmp	r3, #0
 800d4cc:	d004      	beq.n	800d4d8 <ethernetif_update_config+0x88>
      {
        /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
        heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 800d4ce:	4b1d      	ldr	r3, [pc, #116]	; (800d544 <ethernetif_update_config+0xf4>)
 800d4d0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800d4d4:	60da      	str	r2, [r3, #12]
 800d4d6:	e002      	b.n	800d4de <ethernetif_update_config+0x8e>
      }
      else
      {
        /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
        heth.Init.DuplexMode = ETH_MODE_HALFDUPLEX;
 800d4d8:	4b1a      	ldr	r3, [pc, #104]	; (800d544 <ethernetif_update_config+0xf4>)
 800d4da:	2200      	movs	r2, #0
 800d4dc:	60da      	str	r2, [r3, #12]
      }
      /* Configure the MAC with the speed fixed by the auto-negotiation process */
      if(regvalue & PHY_SPEED_STATUS)
 800d4de:	68bb      	ldr	r3, [r7, #8]
 800d4e0:	f003 0304 	and.w	r3, r3, #4
 800d4e4:	2b00      	cmp	r3, #0
 800d4e6:	d003      	beq.n	800d4f0 <ethernetif_update_config+0xa0>
      {
        /* Set Ethernet speed to 10M following the auto-negotiation */
        heth.Init.Speed = ETH_SPEED_10M;
 800d4e8:	4b16      	ldr	r3, [pc, #88]	; (800d544 <ethernetif_update_config+0xf4>)
 800d4ea:	2200      	movs	r2, #0
 800d4ec:	609a      	str	r2, [r3, #8]
 800d4ee:	e016      	b.n	800d51e <ethernetif_update_config+0xce>
      }
      else
      {
        /* Set Ethernet speed to 100M following the auto-negotiation */
        heth.Init.Speed = ETH_SPEED_100M;
 800d4f0:	4b14      	ldr	r3, [pc, #80]	; (800d544 <ethernetif_update_config+0xf4>)
 800d4f2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800d4f6:	609a      	str	r2, [r3, #8]
 800d4f8:	e011      	b.n	800d51e <ethernetif_update_config+0xce>
      }
    }
    else /* AutoNegotiation Disable */
    {
    error :
 800d4fa:	bf00      	nop
 800d4fc:	e000      	b.n	800d500 <ethernetif_update_config+0xb0>
          goto error;
 800d4fe:	bf00      	nop
      /* Check parameters */
      assert_param(IS_ETH_SPEED(heth.Init.Speed));
      assert_param(IS_ETH_DUPLEX_MODE(heth.Init.DuplexMode));

      /* Set MAC Speed and Duplex Mode to PHY */
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 800d500:	4b10      	ldr	r3, [pc, #64]	; (800d544 <ethernetif_update_config+0xf4>)
 800d502:	68db      	ldr	r3, [r3, #12]
 800d504:	08db      	lsrs	r3, r3, #3
 800d506:	b29a      	uxth	r2, r3
                                                     (uint16_t)(heth.Init.Speed >> 1)));
 800d508:	4b0e      	ldr	r3, [pc, #56]	; (800d544 <ethernetif_update_config+0xf4>)
 800d50a:	689b      	ldr	r3, [r3, #8]
 800d50c:	085b      	lsrs	r3, r3, #1
 800d50e:	b29b      	uxth	r3, r3
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 800d510:	4313      	orrs	r3, r2
 800d512:	b29b      	uxth	r3, r3
 800d514:	461a      	mov	r2, r3
 800d516:	2100      	movs	r1, #0
 800d518:	480a      	ldr	r0, [pc, #40]	; (800d544 <ethernetif_update_config+0xf4>)
 800d51a:	f7f7 fef9 	bl	8005310 <HAL_ETH_WritePHYRegister>
    }

    /* ETHERNET MAC Re-Configuration */
    HAL_ETH_ConfigMAC(&heth, (ETH_MACInitTypeDef *) NULL);
 800d51e:	2100      	movs	r1, #0
 800d520:	4808      	ldr	r0, [pc, #32]	; (800d544 <ethernetif_update_config+0xf4>)
 800d522:	f7f7 ffb9 	bl	8005498 <HAL_ETH_ConfigMAC>

    /* Restart MAC interface */
    HAL_ETH_Start(&heth);
 800d526:	4807      	ldr	r0, [pc, #28]	; (800d544 <ethernetif_update_config+0xf4>)
 800d528:	f7f7 ff58 	bl	80053dc <HAL_ETH_Start>
 800d52c:	e002      	b.n	800d534 <ethernetif_update_config+0xe4>
  }
  else
  {
    /* Stop MAC interface */
    HAL_ETH_Stop(&heth);
 800d52e:	4805      	ldr	r0, [pc, #20]	; (800d544 <ethernetif_update_config+0xf4>)
 800d530:	f7f7 ff83 	bl	800543a <HAL_ETH_Stop>
  }

  ethernetif_notify_conn_changed(netif);
 800d534:	6878      	ldr	r0, [r7, #4]
 800d536:	f000 f807 	bl	800d548 <ethernetif_notify_conn_changed>
}
 800d53a:	bf00      	nop
 800d53c:	3710      	adds	r7, #16
 800d53e:	46bd      	mov	sp, r7
 800d540:	bd80      	pop	{r7, pc}
 800d542:	bf00      	nop
 800d544:	20002eac 	.word	0x20002eac

0800d548 <ethernetif_notify_conn_changed>:
  * @brief  This function notify user about link status changement.
  * @param  netif: the network interface
  * @retval None
  */
__weak void ethernetif_notify_conn_changed(struct netif *netif)
{
 800d548:	b480      	push	{r7}
 800d54a:	b083      	sub	sp, #12
 800d54c:	af00      	add	r7, sp, #0
 800d54e:	6078      	str	r0, [r7, #4]
  /* NOTE : This is function could be implemented in user file
            when the callback is needed,
  */

}
 800d550:	bf00      	nop
 800d552:	370c      	adds	r7, #12
 800d554:	46bd      	mov	sp, r7
 800d556:	bc80      	pop	{r7}
 800d558:	4770      	bx	lr

0800d55a <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800d55a:	b580      	push	{r7, lr}
 800d55c:	b084      	sub	sp, #16
 800d55e:	af00      	add	r7, sp, #0
 800d560:	6078      	str	r0, [r7, #4]
 800d562:	460b      	mov	r3, r1
 800d564:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800d566:	2300      	movs	r3, #0
 800d568:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d56a:	687b      	ldr	r3, [r7, #4]
 800d56c:	7c1b      	ldrb	r3, [r3, #16]
 800d56e:	2b00      	cmp	r3, #0
 800d570:	d115      	bne.n	800d59e <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800d572:	f44f 7300 	mov.w	r3, #512	; 0x200
 800d576:	2202      	movs	r2, #2
 800d578:	2181      	movs	r1, #129	; 0x81
 800d57a:	6878      	ldr	r0, [r7, #4]
 800d57c:	f006 f9ef 	bl	801395e <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800d580:	687b      	ldr	r3, [r7, #4]
 800d582:	2201      	movs	r2, #1
 800d584:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800d586:	f44f 7300 	mov.w	r3, #512	; 0x200
 800d58a:	2202      	movs	r2, #2
 800d58c:	2101      	movs	r1, #1
 800d58e:	6878      	ldr	r0, [r7, #4]
 800d590:	f006 f9e5 	bl	801395e <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800d594:	687b      	ldr	r3, [r7, #4]
 800d596:	2201      	movs	r2, #1
 800d598:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 800d59c:	e012      	b.n	800d5c4 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800d59e:	2340      	movs	r3, #64	; 0x40
 800d5a0:	2202      	movs	r2, #2
 800d5a2:	2181      	movs	r1, #129	; 0x81
 800d5a4:	6878      	ldr	r0, [r7, #4]
 800d5a6:	f006 f9da 	bl	801395e <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800d5aa:	687b      	ldr	r3, [r7, #4]
 800d5ac:	2201      	movs	r2, #1
 800d5ae:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800d5b0:	2340      	movs	r3, #64	; 0x40
 800d5b2:	2202      	movs	r2, #2
 800d5b4:	2101      	movs	r1, #1
 800d5b6:	6878      	ldr	r0, [r7, #4]
 800d5b8:	f006 f9d1 	bl	801395e <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800d5bc:	687b      	ldr	r3, [r7, #4]
 800d5be:	2201      	movs	r2, #1
 800d5c0:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800d5c4:	2308      	movs	r3, #8
 800d5c6:	2203      	movs	r2, #3
 800d5c8:	2182      	movs	r1, #130	; 0x82
 800d5ca:	6878      	ldr	r0, [r7, #4]
 800d5cc:	f006 f9c7 	bl	801395e <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800d5d0:	687b      	ldr	r3, [r7, #4]
 800d5d2:	2201      	movs	r2, #1
 800d5d4:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800d5d6:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800d5da:	f006 fb3b 	bl	8013c54 <malloc>
 800d5de:	4603      	mov	r3, r0
 800d5e0:	461a      	mov	r2, r3
 800d5e2:	687b      	ldr	r3, [r7, #4]
 800d5e4:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  memset(pdev->pClassData, 0, sizeof(USBD_CDC_HandleTypeDef));
 800d5e8:	687b      	ldr	r3, [r7, #4]
 800d5ea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d5ee:	f44f 7207 	mov.w	r2, #540	; 0x21c
 800d5f2:	2100      	movs	r1, #0
 800d5f4:	4618      	mov	r0, r3
 800d5f6:	f006 fb57 	bl	8013ca8 <memset>

  if (pdev->pClassData == NULL)
 800d5fa:	687b      	ldr	r3, [r7, #4]
 800d5fc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d600:	2b00      	cmp	r3, #0
 800d602:	d102      	bne.n	800d60a <USBD_CDC_Init+0xb0>
  {
    ret = 1U;
 800d604:	2301      	movs	r3, #1
 800d606:	73fb      	strb	r3, [r7, #15]
 800d608:	e02e      	b.n	800d668 <USBD_CDC_Init+0x10e>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800d60a:	687b      	ldr	r3, [r7, #4]
 800d60c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d610:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800d612:	687b      	ldr	r3, [r7, #4]
 800d614:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d618:	681b      	ldr	r3, [r3, #0]
 800d61a:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 800d61c:	68bb      	ldr	r3, [r7, #8]
 800d61e:	2200      	movs	r2, #0
 800d620:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 800d624:	68bb      	ldr	r3, [r7, #8]
 800d626:	2200      	movs	r2, #0
 800d628:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    /* Init Xfer Length */
	hcdc->TxLength = 0U;
 800d62c:	68bb      	ldr	r3, [r7, #8]
 800d62e:	2200      	movs	r2, #0
 800d630:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
	hcdc->RxLength = 0U;
 800d634:	68bb      	ldr	r3, [r7, #8]
 800d636:	2200      	movs	r2, #0
 800d638:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d63c:	687b      	ldr	r3, [r7, #4]
 800d63e:	7c1b      	ldrb	r3, [r3, #16]
 800d640:	2b00      	cmp	r3, #0
 800d642:	d109      	bne.n	800d658 <USBD_CDC_Init+0xfe>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800d644:	68bb      	ldr	r3, [r7, #8]
 800d646:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800d64a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800d64e:	2101      	movs	r1, #1
 800d650:	6878      	ldr	r0, [r7, #4]
 800d652:	f006 fa74 	bl	8013b3e <USBD_LL_PrepareReceive>
 800d656:	e007      	b.n	800d668 <USBD_CDC_Init+0x10e>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800d658:	68bb      	ldr	r3, [r7, #8]
 800d65a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800d65e:	2340      	movs	r3, #64	; 0x40
 800d660:	2101      	movs	r1, #1
 800d662:	6878      	ldr	r0, [r7, #4]
 800d664:	f006 fa6b 	bl	8013b3e <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 800d668:	7bfb      	ldrb	r3, [r7, #15]
}
 800d66a:	4618      	mov	r0, r3
 800d66c:	3710      	adds	r7, #16
 800d66e:	46bd      	mov	sp, r7
 800d670:	bd80      	pop	{r7, pc}

0800d672 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800d672:	b580      	push	{r7, lr}
 800d674:	b084      	sub	sp, #16
 800d676:	af00      	add	r7, sp, #0
 800d678:	6078      	str	r0, [r7, #4]
 800d67a:	460b      	mov	r3, r1
 800d67c:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800d67e:	2300      	movs	r3, #0
 800d680:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800d682:	2181      	movs	r1, #129	; 0x81
 800d684:	6878      	ldr	r0, [r7, #4]
 800d686:	f006 f990 	bl	80139aa <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800d68a:	687b      	ldr	r3, [r7, #4]
 800d68c:	2200      	movs	r2, #0
 800d68e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800d690:	2101      	movs	r1, #1
 800d692:	6878      	ldr	r0, [r7, #4]
 800d694:	f006 f989 	bl	80139aa <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800d698:	687b      	ldr	r3, [r7, #4]
 800d69a:	2200      	movs	r2, #0
 800d69c:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800d6a0:	2182      	movs	r1, #130	; 0x82
 800d6a2:	6878      	ldr	r0, [r7, #4]
 800d6a4:	f006 f981 	bl	80139aa <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800d6a8:	687b      	ldr	r3, [r7, #4]
 800d6aa:	2200      	movs	r2, #0
 800d6ac:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800d6ae:	687b      	ldr	r3, [r7, #4]
 800d6b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d6b4:	2b00      	cmp	r3, #0
 800d6b6:	d00e      	beq.n	800d6d6 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800d6b8:	687b      	ldr	r3, [r7, #4]
 800d6ba:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d6be:	685b      	ldr	r3, [r3, #4]
 800d6c0:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 800d6c2:	687b      	ldr	r3, [r7, #4]
 800d6c4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d6c8:	4618      	mov	r0, r3
 800d6ca:	f006 facb 	bl	8013c64 <free>
    pdev->pClassData = NULL;
 800d6ce:	687b      	ldr	r3, [r7, #4]
 800d6d0:	2200      	movs	r2, #0
 800d6d2:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 800d6d6:	7bfb      	ldrb	r3, [r7, #15]
}
 800d6d8:	4618      	mov	r0, r3
 800d6da:	3710      	adds	r7, #16
 800d6dc:	46bd      	mov	sp, r7
 800d6de:	bd80      	pop	{r7, pc}

0800d6e0 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800d6e0:	b580      	push	{r7, lr}
 800d6e2:	b086      	sub	sp, #24
 800d6e4:	af00      	add	r7, sp, #0
 800d6e6:	6078      	str	r0, [r7, #4]
 800d6e8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800d6ea:	687b      	ldr	r3, [r7, #4]
 800d6ec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d6f0:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 800d6f2:	2300      	movs	r3, #0
 800d6f4:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 800d6f6:	2300      	movs	r3, #0
 800d6f8:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 800d6fa:	2300      	movs	r3, #0
 800d6fc:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d6fe:	683b      	ldr	r3, [r7, #0]
 800d700:	781b      	ldrb	r3, [r3, #0]
 800d702:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800d706:	2b00      	cmp	r3, #0
 800d708:	d039      	beq.n	800d77e <USBD_CDC_Setup+0x9e>
 800d70a:	2b20      	cmp	r3, #32
 800d70c:	d17c      	bne.n	800d808 <USBD_CDC_Setup+0x128>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 800d70e:	683b      	ldr	r3, [r7, #0]
 800d710:	88db      	ldrh	r3, [r3, #6]
 800d712:	2b00      	cmp	r3, #0
 800d714:	d029      	beq.n	800d76a <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 800d716:	683b      	ldr	r3, [r7, #0]
 800d718:	781b      	ldrb	r3, [r3, #0]
 800d71a:	b25b      	sxtb	r3, r3
 800d71c:	2b00      	cmp	r3, #0
 800d71e:	da11      	bge.n	800d744 <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800d720:	687b      	ldr	r3, [r7, #4]
 800d722:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d726:	689b      	ldr	r3, [r3, #8]
 800d728:	683a      	ldr	r2, [r7, #0]
 800d72a:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 800d72c:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800d72e:	683a      	ldr	r2, [r7, #0]
 800d730:	88d2      	ldrh	r2, [r2, #6]
 800d732:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800d734:	6939      	ldr	r1, [r7, #16]
 800d736:	683b      	ldr	r3, [r7, #0]
 800d738:	88db      	ldrh	r3, [r3, #6]
 800d73a:	461a      	mov	r2, r3
 800d73c:	6878      	ldr	r0, [r7, #4]
 800d73e:	f001 fa31 	bl	800eba4 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 800d742:	e068      	b.n	800d816 <USBD_CDC_Setup+0x136>
          hcdc->CmdOpCode = req->bRequest;
 800d744:	683b      	ldr	r3, [r7, #0]
 800d746:	785a      	ldrb	r2, [r3, #1]
 800d748:	693b      	ldr	r3, [r7, #16]
 800d74a:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800d74e:	683b      	ldr	r3, [r7, #0]
 800d750:	88db      	ldrh	r3, [r3, #6]
 800d752:	b2da      	uxtb	r2, r3
 800d754:	693b      	ldr	r3, [r7, #16]
 800d756:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800d75a:	6939      	ldr	r1, [r7, #16]
 800d75c:	683b      	ldr	r3, [r7, #0]
 800d75e:	88db      	ldrh	r3, [r3, #6]
 800d760:	461a      	mov	r2, r3
 800d762:	6878      	ldr	r0, [r7, #4]
 800d764:	f001 fa4c 	bl	800ec00 <USBD_CtlPrepareRx>
      break;
 800d768:	e055      	b.n	800d816 <USBD_CDC_Setup+0x136>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800d76a:	687b      	ldr	r3, [r7, #4]
 800d76c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d770:	689b      	ldr	r3, [r3, #8]
 800d772:	683a      	ldr	r2, [r7, #0]
 800d774:	7850      	ldrb	r0, [r2, #1]
 800d776:	2200      	movs	r2, #0
 800d778:	6839      	ldr	r1, [r7, #0]
 800d77a:	4798      	blx	r3
      break;
 800d77c:	e04b      	b.n	800d816 <USBD_CDC_Setup+0x136>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800d77e:	683b      	ldr	r3, [r7, #0]
 800d780:	785b      	ldrb	r3, [r3, #1]
 800d782:	2b0a      	cmp	r3, #10
 800d784:	d017      	beq.n	800d7b6 <USBD_CDC_Setup+0xd6>
 800d786:	2b0b      	cmp	r3, #11
 800d788:	d029      	beq.n	800d7de <USBD_CDC_Setup+0xfe>
 800d78a:	2b00      	cmp	r3, #0
 800d78c:	d133      	bne.n	800d7f6 <USBD_CDC_Setup+0x116>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d78e:	687b      	ldr	r3, [r7, #4]
 800d790:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d794:	2b03      	cmp	r3, #3
 800d796:	d107      	bne.n	800d7a8 <USBD_CDC_Setup+0xc8>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 800d798:	f107 030c 	add.w	r3, r7, #12
 800d79c:	2202      	movs	r2, #2
 800d79e:	4619      	mov	r1, r3
 800d7a0:	6878      	ldr	r0, [r7, #4]
 800d7a2:	f001 f9ff 	bl	800eba4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800d7a6:	e02e      	b.n	800d806 <USBD_CDC_Setup+0x126>
            USBD_CtlError(pdev, req);
 800d7a8:	6839      	ldr	r1, [r7, #0]
 800d7aa:	6878      	ldr	r0, [r7, #4]
 800d7ac:	f001 f990 	bl	800ead0 <USBD_CtlError>
            ret = USBD_FAIL;
 800d7b0:	2302      	movs	r3, #2
 800d7b2:	75fb      	strb	r3, [r7, #23]
          break;
 800d7b4:	e027      	b.n	800d806 <USBD_CDC_Setup+0x126>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d7b6:	687b      	ldr	r3, [r7, #4]
 800d7b8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d7bc:	2b03      	cmp	r3, #3
 800d7be:	d107      	bne.n	800d7d0 <USBD_CDC_Setup+0xf0>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 800d7c0:	f107 030f 	add.w	r3, r7, #15
 800d7c4:	2201      	movs	r2, #1
 800d7c6:	4619      	mov	r1, r3
 800d7c8:	6878      	ldr	r0, [r7, #4]
 800d7ca:	f001 f9eb 	bl	800eba4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800d7ce:	e01a      	b.n	800d806 <USBD_CDC_Setup+0x126>
            USBD_CtlError(pdev, req);
 800d7d0:	6839      	ldr	r1, [r7, #0]
 800d7d2:	6878      	ldr	r0, [r7, #4]
 800d7d4:	f001 f97c 	bl	800ead0 <USBD_CtlError>
            ret = USBD_FAIL;
 800d7d8:	2302      	movs	r3, #2
 800d7da:	75fb      	strb	r3, [r7, #23]
          break;
 800d7dc:	e013      	b.n	800d806 <USBD_CDC_Setup+0x126>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800d7de:	687b      	ldr	r3, [r7, #4]
 800d7e0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d7e4:	2b03      	cmp	r3, #3
 800d7e6:	d00d      	beq.n	800d804 <USBD_CDC_Setup+0x124>
          {
            USBD_CtlError(pdev, req);
 800d7e8:	6839      	ldr	r1, [r7, #0]
 800d7ea:	6878      	ldr	r0, [r7, #4]
 800d7ec:	f001 f970 	bl	800ead0 <USBD_CtlError>
            ret = USBD_FAIL;
 800d7f0:	2302      	movs	r3, #2
 800d7f2:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800d7f4:	e006      	b.n	800d804 <USBD_CDC_Setup+0x124>

        default:
          USBD_CtlError(pdev, req);
 800d7f6:	6839      	ldr	r1, [r7, #0]
 800d7f8:	6878      	ldr	r0, [r7, #4]
 800d7fa:	f001 f969 	bl	800ead0 <USBD_CtlError>
          ret = USBD_FAIL;
 800d7fe:	2302      	movs	r3, #2
 800d800:	75fb      	strb	r3, [r7, #23]
          break;
 800d802:	e000      	b.n	800d806 <USBD_CDC_Setup+0x126>
          break;
 800d804:	bf00      	nop
      }
      break;
 800d806:	e006      	b.n	800d816 <USBD_CDC_Setup+0x136>

    default:
      USBD_CtlError(pdev, req);
 800d808:	6839      	ldr	r1, [r7, #0]
 800d80a:	6878      	ldr	r0, [r7, #4]
 800d80c:	f001 f960 	bl	800ead0 <USBD_CtlError>
      ret = USBD_FAIL;
 800d810:	2302      	movs	r3, #2
 800d812:	75fb      	strb	r3, [r7, #23]
      break;
 800d814:	bf00      	nop
  }

  return ret;
 800d816:	7dfb      	ldrb	r3, [r7, #23]
}
 800d818:	4618      	mov	r0, r3
 800d81a:	3718      	adds	r7, #24
 800d81c:	46bd      	mov	sp, r7
 800d81e:	bd80      	pop	{r7, pc}

0800d820 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800d820:	b580      	push	{r7, lr}
 800d822:	b084      	sub	sp, #16
 800d824:	af00      	add	r7, sp, #0
 800d826:	6078      	str	r0, [r7, #4]
 800d828:	460b      	mov	r3, r1
 800d82a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800d82c:	687b      	ldr	r3, [r7, #4]
 800d82e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d832:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800d834:	687b      	ldr	r3, [r7, #4]
 800d836:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800d83a:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 800d83c:	687b      	ldr	r3, [r7, #4]
 800d83e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d842:	2b00      	cmp	r3, #0
 800d844:	d03a      	beq.n	800d8bc <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800d846:	78fa      	ldrb	r2, [r7, #3]
 800d848:	6879      	ldr	r1, [r7, #4]
 800d84a:	4613      	mov	r3, r2
 800d84c:	009b      	lsls	r3, r3, #2
 800d84e:	4413      	add	r3, r2
 800d850:	009b      	lsls	r3, r3, #2
 800d852:	440b      	add	r3, r1
 800d854:	331c      	adds	r3, #28
 800d856:	681b      	ldr	r3, [r3, #0]
 800d858:	2b00      	cmp	r3, #0
 800d85a:	d029      	beq.n	800d8b0 <USBD_CDC_DataIn+0x90>
 800d85c:	78fa      	ldrb	r2, [r7, #3]
 800d85e:	6879      	ldr	r1, [r7, #4]
 800d860:	4613      	mov	r3, r2
 800d862:	009b      	lsls	r3, r3, #2
 800d864:	4413      	add	r3, r2
 800d866:	009b      	lsls	r3, r3, #2
 800d868:	440b      	add	r3, r1
 800d86a:	331c      	adds	r3, #28
 800d86c:	681a      	ldr	r2, [r3, #0]
 800d86e:	78f9      	ldrb	r1, [r7, #3]
 800d870:	68b8      	ldr	r0, [r7, #8]
 800d872:	460b      	mov	r3, r1
 800d874:	00db      	lsls	r3, r3, #3
 800d876:	1a5b      	subs	r3, r3, r1
 800d878:	009b      	lsls	r3, r3, #2
 800d87a:	4403      	add	r3, r0
 800d87c:	3344      	adds	r3, #68	; 0x44
 800d87e:	681b      	ldr	r3, [r3, #0]
 800d880:	fbb2 f1f3 	udiv	r1, r2, r3
 800d884:	fb03 f301 	mul.w	r3, r3, r1
 800d888:	1ad3      	subs	r3, r2, r3
 800d88a:	2b00      	cmp	r3, #0
 800d88c:	d110      	bne.n	800d8b0 <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 800d88e:	78fa      	ldrb	r2, [r7, #3]
 800d890:	6879      	ldr	r1, [r7, #4]
 800d892:	4613      	mov	r3, r2
 800d894:	009b      	lsls	r3, r3, #2
 800d896:	4413      	add	r3, r2
 800d898:	009b      	lsls	r3, r3, #2
 800d89a:	440b      	add	r3, r1
 800d89c:	331c      	adds	r3, #28
 800d89e:	2200      	movs	r2, #0
 800d8a0:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800d8a2:	78f9      	ldrb	r1, [r7, #3]
 800d8a4:	2300      	movs	r3, #0
 800d8a6:	2200      	movs	r2, #0
 800d8a8:	6878      	ldr	r0, [r7, #4]
 800d8aa:	f006 f925 	bl	8013af8 <USBD_LL_Transmit>
 800d8ae:	e003      	b.n	800d8b8 <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 800d8b0:	68fb      	ldr	r3, [r7, #12]
 800d8b2:	2200      	movs	r2, #0
 800d8b4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 800d8b8:	2300      	movs	r3, #0
 800d8ba:	e000      	b.n	800d8be <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 800d8bc:	2302      	movs	r3, #2
  }
}
 800d8be:	4618      	mov	r0, r3
 800d8c0:	3710      	adds	r7, #16
 800d8c2:	46bd      	mov	sp, r7
 800d8c4:	bd80      	pop	{r7, pc}

0800d8c6 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800d8c6:	b580      	push	{r7, lr}
 800d8c8:	b084      	sub	sp, #16
 800d8ca:	af00      	add	r7, sp, #0
 800d8cc:	6078      	str	r0, [r7, #4]
 800d8ce:	460b      	mov	r3, r1
 800d8d0:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800d8d2:	687b      	ldr	r3, [r7, #4]
 800d8d4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d8d8:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800d8da:	78fb      	ldrb	r3, [r7, #3]
 800d8dc:	4619      	mov	r1, r3
 800d8de:	6878      	ldr	r0, [r7, #4]
 800d8e0:	f006 f950 	bl	8013b84 <USBD_LL_GetRxDataSize>
 800d8e4:	4602      	mov	r2, r0
 800d8e6:	68fb      	ldr	r3, [r7, #12]
 800d8e8:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 800d8ec:	687b      	ldr	r3, [r7, #4]
 800d8ee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d8f2:	2b00      	cmp	r3, #0
 800d8f4:	d00d      	beq.n	800d912 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800d8f6:	687b      	ldr	r3, [r7, #4]
 800d8f8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d8fc:	68db      	ldr	r3, [r3, #12]
 800d8fe:	68fa      	ldr	r2, [r7, #12]
 800d900:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800d904:	68fa      	ldr	r2, [r7, #12]
 800d906:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800d90a:	4611      	mov	r1, r2
 800d90c:	4798      	blx	r3

    return USBD_OK;
 800d90e:	2300      	movs	r3, #0
 800d910:	e000      	b.n	800d914 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 800d912:	2302      	movs	r3, #2
  }
}
 800d914:	4618      	mov	r0, r3
 800d916:	3710      	adds	r7, #16
 800d918:	46bd      	mov	sp, r7
 800d91a:	bd80      	pop	{r7, pc}

0800d91c <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800d91c:	b580      	push	{r7, lr}
 800d91e:	b084      	sub	sp, #16
 800d920:	af00      	add	r7, sp, #0
 800d922:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800d924:	687b      	ldr	r3, [r7, #4]
 800d926:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d92a:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800d92c:	687b      	ldr	r3, [r7, #4]
 800d92e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d932:	2b00      	cmp	r3, #0
 800d934:	d015      	beq.n	800d962 <USBD_CDC_EP0_RxReady+0x46>
 800d936:	68fb      	ldr	r3, [r7, #12]
 800d938:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800d93c:	2bff      	cmp	r3, #255	; 0xff
 800d93e:	d010      	beq.n	800d962 <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800d940:	687b      	ldr	r3, [r7, #4]
 800d942:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d946:	689b      	ldr	r3, [r3, #8]
 800d948:	68fa      	ldr	r2, [r7, #12]
 800d94a:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 800d94e:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800d950:	68fa      	ldr	r2, [r7, #12]
 800d952:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800d956:	b292      	uxth	r2, r2
 800d958:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800d95a:	68fb      	ldr	r3, [r7, #12]
 800d95c:	22ff      	movs	r2, #255	; 0xff
 800d95e:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 800d962:	2300      	movs	r3, #0
}
 800d964:	4618      	mov	r0, r3
 800d966:	3710      	adds	r7, #16
 800d968:	46bd      	mov	sp, r7
 800d96a:	bd80      	pop	{r7, pc}

0800d96c <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800d96c:	b480      	push	{r7}
 800d96e:	b083      	sub	sp, #12
 800d970:	af00      	add	r7, sp, #0
 800d972:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 800d974:	687b      	ldr	r3, [r7, #4]
 800d976:	2243      	movs	r2, #67	; 0x43
 800d978:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 800d97a:	4b03      	ldr	r3, [pc, #12]	; (800d988 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800d97c:	4618      	mov	r0, r3
 800d97e:	370c      	adds	r7, #12
 800d980:	46bd      	mov	sp, r7
 800d982:	bc80      	pop	{r7}
 800d984:	4770      	bx	lr
 800d986:	bf00      	nop
 800d988:	20000098 	.word	0x20000098

0800d98c <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800d98c:	b480      	push	{r7}
 800d98e:	b083      	sub	sp, #12
 800d990:	af00      	add	r7, sp, #0
 800d992:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 800d994:	687b      	ldr	r3, [r7, #4]
 800d996:	2243      	movs	r2, #67	; 0x43
 800d998:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 800d99a:	4b03      	ldr	r3, [pc, #12]	; (800d9a8 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800d99c:	4618      	mov	r0, r3
 800d99e:	370c      	adds	r7, #12
 800d9a0:	46bd      	mov	sp, r7
 800d9a2:	bc80      	pop	{r7}
 800d9a4:	4770      	bx	lr
 800d9a6:	bf00      	nop
 800d9a8:	20000054 	.word	0x20000054

0800d9ac <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800d9ac:	b480      	push	{r7}
 800d9ae:	b083      	sub	sp, #12
 800d9b0:	af00      	add	r7, sp, #0
 800d9b2:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800d9b4:	687b      	ldr	r3, [r7, #4]
 800d9b6:	2243      	movs	r2, #67	; 0x43
 800d9b8:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 800d9ba:	4b03      	ldr	r3, [pc, #12]	; (800d9c8 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800d9bc:	4618      	mov	r0, r3
 800d9be:	370c      	adds	r7, #12
 800d9c0:	46bd      	mov	sp, r7
 800d9c2:	bc80      	pop	{r7}
 800d9c4:	4770      	bx	lr
 800d9c6:	bf00      	nop
 800d9c8:	200000dc 	.word	0x200000dc

0800d9cc <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800d9cc:	b480      	push	{r7}
 800d9ce:	b083      	sub	sp, #12
 800d9d0:	af00      	add	r7, sp, #0
 800d9d2:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 800d9d4:	687b      	ldr	r3, [r7, #4]
 800d9d6:	220a      	movs	r2, #10
 800d9d8:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 800d9da:	4b03      	ldr	r3, [pc, #12]	; (800d9e8 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800d9dc:	4618      	mov	r0, r3
 800d9de:	370c      	adds	r7, #12
 800d9e0:	46bd      	mov	sp, r7
 800d9e2:	bc80      	pop	{r7}
 800d9e4:	4770      	bx	lr
 800d9e6:	bf00      	nop
 800d9e8:	20000010 	.word	0x20000010

0800d9ec <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 800d9ec:	b480      	push	{r7}
 800d9ee:	b085      	sub	sp, #20
 800d9f0:	af00      	add	r7, sp, #0
 800d9f2:	6078      	str	r0, [r7, #4]
 800d9f4:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 800d9f6:	2302      	movs	r3, #2
 800d9f8:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 800d9fa:	683b      	ldr	r3, [r7, #0]
 800d9fc:	2b00      	cmp	r3, #0
 800d9fe:	d005      	beq.n	800da0c <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 800da00:	687b      	ldr	r3, [r7, #4]
 800da02:	683a      	ldr	r2, [r7, #0]
 800da04:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 800da08:	2300      	movs	r3, #0
 800da0a:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800da0c:	7bfb      	ldrb	r3, [r7, #15]
}
 800da0e:	4618      	mov	r0, r3
 800da10:	3714      	adds	r7, #20
 800da12:	46bd      	mov	sp, r7
 800da14:	bc80      	pop	{r7}
 800da16:	4770      	bx	lr

0800da18 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 800da18:	b480      	push	{r7}
 800da1a:	b087      	sub	sp, #28
 800da1c:	af00      	add	r7, sp, #0
 800da1e:	60f8      	str	r0, [r7, #12]
 800da20:	60b9      	str	r1, [r7, #8]
 800da22:	4613      	mov	r3, r2
 800da24:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800da26:	68fb      	ldr	r3, [r7, #12]
 800da28:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800da2c:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800da2e:	697b      	ldr	r3, [r7, #20]
 800da30:	68ba      	ldr	r2, [r7, #8]
 800da32:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800da36:	88fa      	ldrh	r2, [r7, #6]
 800da38:	697b      	ldr	r3, [r7, #20]
 800da3a:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 800da3e:	2300      	movs	r3, #0
}
 800da40:	4618      	mov	r0, r3
 800da42:	371c      	adds	r7, #28
 800da44:	46bd      	mov	sp, r7
 800da46:	bc80      	pop	{r7}
 800da48:	4770      	bx	lr

0800da4a <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 800da4a:	b480      	push	{r7}
 800da4c:	b085      	sub	sp, #20
 800da4e:	af00      	add	r7, sp, #0
 800da50:	6078      	str	r0, [r7, #4]
 800da52:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800da54:	687b      	ldr	r3, [r7, #4]
 800da56:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800da5a:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 800da5c:	68fb      	ldr	r3, [r7, #12]
 800da5e:	683a      	ldr	r2, [r7, #0]
 800da60:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 800da64:	2300      	movs	r3, #0
}
 800da66:	4618      	mov	r0, r3
 800da68:	3714      	adds	r7, #20
 800da6a:	46bd      	mov	sp, r7
 800da6c:	bc80      	pop	{r7}
 800da6e:	4770      	bx	lr

0800da70 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800da70:	b580      	push	{r7, lr}
 800da72:	b084      	sub	sp, #16
 800da74:	af00      	add	r7, sp, #0
 800da76:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800da78:	687b      	ldr	r3, [r7, #4]
 800da7a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800da7e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 800da80:	687b      	ldr	r3, [r7, #4]
 800da82:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800da86:	2b00      	cmp	r3, #0
 800da88:	d01c      	beq.n	800dac4 <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 800da8a:	68fb      	ldr	r3, [r7, #12]
 800da8c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800da90:	2b00      	cmp	r3, #0
 800da92:	d115      	bne.n	800dac0 <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 800da94:	68fb      	ldr	r3, [r7, #12]
 800da96:	2201      	movs	r2, #1
 800da98:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800da9c:	68fb      	ldr	r3, [r7, #12]
 800da9e:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 800daa2:	687b      	ldr	r3, [r7, #4]
 800daa4:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800daa6:	68fb      	ldr	r3, [r7, #12]
 800daa8:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       (uint16_t)hcdc->TxLength);
 800daac:	68fb      	ldr	r3, [r7, #12]
 800daae:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800dab2:	b29b      	uxth	r3, r3
 800dab4:	2181      	movs	r1, #129	; 0x81
 800dab6:	6878      	ldr	r0, [r7, #4]
 800dab8:	f006 f81e 	bl	8013af8 <USBD_LL_Transmit>

      return USBD_OK;
 800dabc:	2300      	movs	r3, #0
 800dabe:	e002      	b.n	800dac6 <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 800dac0:	2301      	movs	r3, #1
 800dac2:	e000      	b.n	800dac6 <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 800dac4:	2302      	movs	r3, #2
  }
}
 800dac6:	4618      	mov	r0, r3
 800dac8:	3710      	adds	r7, #16
 800daca:	46bd      	mov	sp, r7
 800dacc:	bd80      	pop	{r7, pc}

0800dace <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800dace:	b580      	push	{r7, lr}
 800dad0:	b084      	sub	sp, #16
 800dad2:	af00      	add	r7, sp, #0
 800dad4:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800dad6:	687b      	ldr	r3, [r7, #4]
 800dad8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800dadc:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 800dade:	687b      	ldr	r3, [r7, #4]
 800dae0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800dae4:	2b00      	cmp	r3, #0
 800dae6:	d017      	beq.n	800db18 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800dae8:	687b      	ldr	r3, [r7, #4]
 800daea:	7c1b      	ldrb	r3, [r3, #16]
 800daec:	2b00      	cmp	r3, #0
 800daee:	d109      	bne.n	800db04 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800daf0:	68fb      	ldr	r3, [r7, #12]
 800daf2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800daf6:	f44f 7300 	mov.w	r3, #512	; 0x200
 800dafa:	2101      	movs	r1, #1
 800dafc:	6878      	ldr	r0, [r7, #4]
 800dafe:	f006 f81e 	bl	8013b3e <USBD_LL_PrepareReceive>
 800db02:	e007      	b.n	800db14 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800db04:	68fb      	ldr	r3, [r7, #12]
 800db06:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800db0a:	2340      	movs	r3, #64	; 0x40
 800db0c:	2101      	movs	r1, #1
 800db0e:	6878      	ldr	r0, [r7, #4]
 800db10:	f006 f815 	bl	8013b3e <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 800db14:	2300      	movs	r3, #0
 800db16:	e000      	b.n	800db1a <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 800db18:	2302      	movs	r3, #2
  }
}
 800db1a:	4618      	mov	r0, r3
 800db1c:	3710      	adds	r7, #16
 800db1e:	46bd      	mov	sp, r7
 800db20:	bd80      	pop	{r7, pc}

0800db22 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800db22:	b580      	push	{r7, lr}
 800db24:	b084      	sub	sp, #16
 800db26:	af00      	add	r7, sp, #0
 800db28:	60f8      	str	r0, [r7, #12]
 800db2a:	60b9      	str	r1, [r7, #8]
 800db2c:	4613      	mov	r3, r2
 800db2e:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800db30:	68fb      	ldr	r3, [r7, #12]
 800db32:	2b00      	cmp	r3, #0
 800db34:	d101      	bne.n	800db3a <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800db36:	2302      	movs	r3, #2
 800db38:	e01a      	b.n	800db70 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 800db3a:	68fb      	ldr	r3, [r7, #12]
 800db3c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800db40:	2b00      	cmp	r3, #0
 800db42:	d003      	beq.n	800db4c <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800db44:	68fb      	ldr	r3, [r7, #12]
 800db46:	2200      	movs	r2, #0
 800db48:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800db4c:	68bb      	ldr	r3, [r7, #8]
 800db4e:	2b00      	cmp	r3, #0
 800db50:	d003      	beq.n	800db5a <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 800db52:	68fb      	ldr	r3, [r7, #12]
 800db54:	68ba      	ldr	r2, [r7, #8]
 800db56:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800db5a:	68fb      	ldr	r3, [r7, #12]
 800db5c:	2201      	movs	r2, #1
 800db5e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800db62:	68fb      	ldr	r3, [r7, #12]
 800db64:	79fa      	ldrb	r2, [r7, #7]
 800db66:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800db68:	68f8      	ldr	r0, [r7, #12]
 800db6a:	f005 fe93 	bl	8013894 <USBD_LL_Init>

  return USBD_OK;
 800db6e:	2300      	movs	r3, #0
}
 800db70:	4618      	mov	r0, r3
 800db72:	3710      	adds	r7, #16
 800db74:	46bd      	mov	sp, r7
 800db76:	bd80      	pop	{r7, pc}

0800db78 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800db78:	b480      	push	{r7}
 800db7a:	b085      	sub	sp, #20
 800db7c:	af00      	add	r7, sp, #0
 800db7e:	6078      	str	r0, [r7, #4]
 800db80:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 800db82:	2300      	movs	r3, #0
 800db84:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 800db86:	683b      	ldr	r3, [r7, #0]
 800db88:	2b00      	cmp	r3, #0
 800db8a:	d006      	beq.n	800db9a <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 800db8c:	687b      	ldr	r3, [r7, #4]
 800db8e:	683a      	ldr	r2, [r7, #0]
 800db90:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 800db94:	2300      	movs	r3, #0
 800db96:	73fb      	strb	r3, [r7, #15]
 800db98:	e001      	b.n	800db9e <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 800db9a:	2302      	movs	r3, #2
 800db9c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800db9e:	7bfb      	ldrb	r3, [r7, #15]
}
 800dba0:	4618      	mov	r0, r3
 800dba2:	3714      	adds	r7, #20
 800dba4:	46bd      	mov	sp, r7
 800dba6:	bc80      	pop	{r7}
 800dba8:	4770      	bx	lr

0800dbaa <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 800dbaa:	b580      	push	{r7, lr}
 800dbac:	b082      	sub	sp, #8
 800dbae:	af00      	add	r7, sp, #0
 800dbb0:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800dbb2:	6878      	ldr	r0, [r7, #4]
 800dbb4:	f005 feb8 	bl	8013928 <USBD_LL_Start>

  return USBD_OK;
 800dbb8:	2300      	movs	r3, #0
}
 800dbba:	4618      	mov	r0, r3
 800dbbc:	3708      	adds	r7, #8
 800dbbe:	46bd      	mov	sp, r7
 800dbc0:	bd80      	pop	{r7, pc}

0800dbc2 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800dbc2:	b480      	push	{r7}
 800dbc4:	b083      	sub	sp, #12
 800dbc6:	af00      	add	r7, sp, #0
 800dbc8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800dbca:	2300      	movs	r3, #0
}
 800dbcc:	4618      	mov	r0, r3
 800dbce:	370c      	adds	r7, #12
 800dbd0:	46bd      	mov	sp, r7
 800dbd2:	bc80      	pop	{r7}
 800dbd4:	4770      	bx	lr

0800dbd6 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800dbd6:	b580      	push	{r7, lr}
 800dbd8:	b084      	sub	sp, #16
 800dbda:	af00      	add	r7, sp, #0
 800dbdc:	6078      	str	r0, [r7, #4]
 800dbde:	460b      	mov	r3, r1
 800dbe0:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800dbe2:	2302      	movs	r3, #2
 800dbe4:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800dbe6:	687b      	ldr	r3, [r7, #4]
 800dbe8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800dbec:	2b00      	cmp	r3, #0
 800dbee:	d00c      	beq.n	800dc0a <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 800dbf0:	687b      	ldr	r3, [r7, #4]
 800dbf2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800dbf6:	681b      	ldr	r3, [r3, #0]
 800dbf8:	78fa      	ldrb	r2, [r7, #3]
 800dbfa:	4611      	mov	r1, r2
 800dbfc:	6878      	ldr	r0, [r7, #4]
 800dbfe:	4798      	blx	r3
 800dc00:	4603      	mov	r3, r0
 800dc02:	2b00      	cmp	r3, #0
 800dc04:	d101      	bne.n	800dc0a <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 800dc06:	2300      	movs	r3, #0
 800dc08:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 800dc0a:	7bfb      	ldrb	r3, [r7, #15]
}
 800dc0c:	4618      	mov	r0, r3
 800dc0e:	3710      	adds	r7, #16
 800dc10:	46bd      	mov	sp, r7
 800dc12:	bd80      	pop	{r7, pc}

0800dc14 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800dc14:	b580      	push	{r7, lr}
 800dc16:	b082      	sub	sp, #8
 800dc18:	af00      	add	r7, sp, #0
 800dc1a:	6078      	str	r0, [r7, #4]
 800dc1c:	460b      	mov	r3, r1
 800dc1e:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 800dc20:	687b      	ldr	r3, [r7, #4]
 800dc22:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800dc26:	685b      	ldr	r3, [r3, #4]
 800dc28:	78fa      	ldrb	r2, [r7, #3]
 800dc2a:	4611      	mov	r1, r2
 800dc2c:	6878      	ldr	r0, [r7, #4]
 800dc2e:	4798      	blx	r3

  return USBD_OK;
 800dc30:	2300      	movs	r3, #0
}
 800dc32:	4618      	mov	r0, r3
 800dc34:	3708      	adds	r7, #8
 800dc36:	46bd      	mov	sp, r7
 800dc38:	bd80      	pop	{r7, pc}

0800dc3a <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800dc3a:	b580      	push	{r7, lr}
 800dc3c:	b082      	sub	sp, #8
 800dc3e:	af00      	add	r7, sp, #0
 800dc40:	6078      	str	r0, [r7, #4]
 800dc42:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800dc44:	687b      	ldr	r3, [r7, #4]
 800dc46:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800dc4a:	6839      	ldr	r1, [r7, #0]
 800dc4c:	4618      	mov	r0, r3
 800dc4e:	f000 ff03 	bl	800ea58 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800dc52:	687b      	ldr	r3, [r7, #4]
 800dc54:	2201      	movs	r2, #1
 800dc56:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800dc5a:	687b      	ldr	r3, [r7, #4]
 800dc5c:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800dc60:	461a      	mov	r2, r3
 800dc62:	687b      	ldr	r3, [r7, #4]
 800dc64:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800dc68:	687b      	ldr	r3, [r7, #4]
 800dc6a:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800dc6e:	f003 031f 	and.w	r3, r3, #31
 800dc72:	2b01      	cmp	r3, #1
 800dc74:	d00c      	beq.n	800dc90 <USBD_LL_SetupStage+0x56>
 800dc76:	2b01      	cmp	r3, #1
 800dc78:	d302      	bcc.n	800dc80 <USBD_LL_SetupStage+0x46>
 800dc7a:	2b02      	cmp	r3, #2
 800dc7c:	d010      	beq.n	800dca0 <USBD_LL_SetupStage+0x66>
 800dc7e:	e017      	b.n	800dcb0 <USBD_LL_SetupStage+0x76>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 800dc80:	687b      	ldr	r3, [r7, #4]
 800dc82:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800dc86:	4619      	mov	r1, r3
 800dc88:	6878      	ldr	r0, [r7, #4]
 800dc8a:	f000 fa03 	bl	800e094 <USBD_StdDevReq>
      break;
 800dc8e:	e01a      	b.n	800dcc6 <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 800dc90:	687b      	ldr	r3, [r7, #4]
 800dc92:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800dc96:	4619      	mov	r1, r3
 800dc98:	6878      	ldr	r0, [r7, #4]
 800dc9a:	f000 fa65 	bl	800e168 <USBD_StdItfReq>
      break;
 800dc9e:	e012      	b.n	800dcc6 <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 800dca0:	687b      	ldr	r3, [r7, #4]
 800dca2:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800dca6:	4619      	mov	r1, r3
 800dca8:	6878      	ldr	r0, [r7, #4]
 800dcaa:	f000 faa3 	bl	800e1f4 <USBD_StdEPReq>
      break;
 800dcae:	e00a      	b.n	800dcc6 <USBD_LL_SetupStage+0x8c>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800dcb0:	687b      	ldr	r3, [r7, #4]
 800dcb2:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800dcb6:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800dcba:	b2db      	uxtb	r3, r3
 800dcbc:	4619      	mov	r1, r3
 800dcbe:	6878      	ldr	r0, [r7, #4]
 800dcc0:	f005 fe92 	bl	80139e8 <USBD_LL_StallEP>
      break;
 800dcc4:	bf00      	nop
  }

  return USBD_OK;
 800dcc6:	2300      	movs	r3, #0
}
 800dcc8:	4618      	mov	r0, r3
 800dcca:	3708      	adds	r7, #8
 800dccc:	46bd      	mov	sp, r7
 800dcce:	bd80      	pop	{r7, pc}

0800dcd0 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800dcd0:	b580      	push	{r7, lr}
 800dcd2:	b086      	sub	sp, #24
 800dcd4:	af00      	add	r7, sp, #0
 800dcd6:	60f8      	str	r0, [r7, #12]
 800dcd8:	460b      	mov	r3, r1
 800dcda:	607a      	str	r2, [r7, #4]
 800dcdc:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800dcde:	7afb      	ldrb	r3, [r7, #11]
 800dce0:	2b00      	cmp	r3, #0
 800dce2:	d14b      	bne.n	800dd7c <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 800dce4:	68fb      	ldr	r3, [r7, #12]
 800dce6:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800dcea:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800dcec:	68fb      	ldr	r3, [r7, #12]
 800dcee:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800dcf2:	2b03      	cmp	r3, #3
 800dcf4:	d134      	bne.n	800dd60 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 800dcf6:	697b      	ldr	r3, [r7, #20]
 800dcf8:	68da      	ldr	r2, [r3, #12]
 800dcfa:	697b      	ldr	r3, [r7, #20]
 800dcfc:	691b      	ldr	r3, [r3, #16]
 800dcfe:	429a      	cmp	r2, r3
 800dd00:	d919      	bls.n	800dd36 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 800dd02:	697b      	ldr	r3, [r7, #20]
 800dd04:	68da      	ldr	r2, [r3, #12]
 800dd06:	697b      	ldr	r3, [r7, #20]
 800dd08:	691b      	ldr	r3, [r3, #16]
 800dd0a:	1ad2      	subs	r2, r2, r3
 800dd0c:	697b      	ldr	r3, [r7, #20]
 800dd0e:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800dd10:	697b      	ldr	r3, [r7, #20]
 800dd12:	68da      	ldr	r2, [r3, #12]
 800dd14:	697b      	ldr	r3, [r7, #20]
 800dd16:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800dd18:	429a      	cmp	r2, r3
 800dd1a:	d203      	bcs.n	800dd24 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800dd1c:	697b      	ldr	r3, [r7, #20]
 800dd1e:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 800dd20:	b29b      	uxth	r3, r3
 800dd22:	e002      	b.n	800dd2a <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800dd24:	697b      	ldr	r3, [r7, #20]
 800dd26:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800dd28:	b29b      	uxth	r3, r3
 800dd2a:	461a      	mov	r2, r3
 800dd2c:	6879      	ldr	r1, [r7, #4]
 800dd2e:	68f8      	ldr	r0, [r7, #12]
 800dd30:	f000 ff84 	bl	800ec3c <USBD_CtlContinueRx>
 800dd34:	e038      	b.n	800dda8 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800dd36:	68fb      	ldr	r3, [r7, #12]
 800dd38:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800dd3c:	691b      	ldr	r3, [r3, #16]
 800dd3e:	2b00      	cmp	r3, #0
 800dd40:	d00a      	beq.n	800dd58 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800dd42:	68fb      	ldr	r3, [r7, #12]
 800dd44:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800dd48:	2b03      	cmp	r3, #3
 800dd4a:	d105      	bne.n	800dd58 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800dd4c:	68fb      	ldr	r3, [r7, #12]
 800dd4e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800dd52:	691b      	ldr	r3, [r3, #16]
 800dd54:	68f8      	ldr	r0, [r7, #12]
 800dd56:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800dd58:	68f8      	ldr	r0, [r7, #12]
 800dd5a:	f000 ff81 	bl	800ec60 <USBD_CtlSendStatus>
 800dd5e:	e023      	b.n	800dda8 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 800dd60:	68fb      	ldr	r3, [r7, #12]
 800dd62:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800dd66:	2b05      	cmp	r3, #5
 800dd68:	d11e      	bne.n	800dda8 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 800dd6a:	68fb      	ldr	r3, [r7, #12]
 800dd6c:	2200      	movs	r2, #0
 800dd6e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 800dd72:	2100      	movs	r1, #0
 800dd74:	68f8      	ldr	r0, [r7, #12]
 800dd76:	f005 fe37 	bl	80139e8 <USBD_LL_StallEP>
 800dd7a:	e015      	b.n	800dda8 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800dd7c:	68fb      	ldr	r3, [r7, #12]
 800dd7e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800dd82:	699b      	ldr	r3, [r3, #24]
 800dd84:	2b00      	cmp	r3, #0
 800dd86:	d00d      	beq.n	800dda4 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800dd88:	68fb      	ldr	r3, [r7, #12]
 800dd8a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800dd8e:	2b03      	cmp	r3, #3
 800dd90:	d108      	bne.n	800dda4 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 800dd92:	68fb      	ldr	r3, [r7, #12]
 800dd94:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800dd98:	699b      	ldr	r3, [r3, #24]
 800dd9a:	7afa      	ldrb	r2, [r7, #11]
 800dd9c:	4611      	mov	r1, r2
 800dd9e:	68f8      	ldr	r0, [r7, #12]
 800dda0:	4798      	blx	r3
 800dda2:	e001      	b.n	800dda8 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800dda4:	2302      	movs	r3, #2
 800dda6:	e000      	b.n	800ddaa <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 800dda8:	2300      	movs	r3, #0
}
 800ddaa:	4618      	mov	r0, r3
 800ddac:	3718      	adds	r7, #24
 800ddae:	46bd      	mov	sp, r7
 800ddb0:	bd80      	pop	{r7, pc}

0800ddb2 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800ddb2:	b580      	push	{r7, lr}
 800ddb4:	b086      	sub	sp, #24
 800ddb6:	af00      	add	r7, sp, #0
 800ddb8:	60f8      	str	r0, [r7, #12]
 800ddba:	460b      	mov	r3, r1
 800ddbc:	607a      	str	r2, [r7, #4]
 800ddbe:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800ddc0:	7afb      	ldrb	r3, [r7, #11]
 800ddc2:	2b00      	cmp	r3, #0
 800ddc4:	d17f      	bne.n	800dec6 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 800ddc6:	68fb      	ldr	r3, [r7, #12]
 800ddc8:	3314      	adds	r3, #20
 800ddca:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800ddcc:	68fb      	ldr	r3, [r7, #12]
 800ddce:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800ddd2:	2b02      	cmp	r3, #2
 800ddd4:	d15c      	bne.n	800de90 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 800ddd6:	697b      	ldr	r3, [r7, #20]
 800ddd8:	68da      	ldr	r2, [r3, #12]
 800ddda:	697b      	ldr	r3, [r7, #20]
 800dddc:	691b      	ldr	r3, [r3, #16]
 800ddde:	429a      	cmp	r2, r3
 800dde0:	d915      	bls.n	800de0e <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 800dde2:	697b      	ldr	r3, [r7, #20]
 800dde4:	68da      	ldr	r2, [r3, #12]
 800dde6:	697b      	ldr	r3, [r7, #20]
 800dde8:	691b      	ldr	r3, [r3, #16]
 800ddea:	1ad2      	subs	r2, r2, r3
 800ddec:	697b      	ldr	r3, [r7, #20]
 800ddee:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 800ddf0:	697b      	ldr	r3, [r7, #20]
 800ddf2:	68db      	ldr	r3, [r3, #12]
 800ddf4:	b29b      	uxth	r3, r3
 800ddf6:	461a      	mov	r2, r3
 800ddf8:	6879      	ldr	r1, [r7, #4]
 800ddfa:	68f8      	ldr	r0, [r7, #12]
 800ddfc:	f000 feee 	bl	800ebdc <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800de00:	2300      	movs	r3, #0
 800de02:	2200      	movs	r2, #0
 800de04:	2100      	movs	r1, #0
 800de06:	68f8      	ldr	r0, [r7, #12]
 800de08:	f005 fe99 	bl	8013b3e <USBD_LL_PrepareReceive>
 800de0c:	e04e      	b.n	800deac <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800de0e:	697b      	ldr	r3, [r7, #20]
 800de10:	689b      	ldr	r3, [r3, #8]
 800de12:	697a      	ldr	r2, [r7, #20]
 800de14:	6912      	ldr	r2, [r2, #16]
 800de16:	fbb3 f1f2 	udiv	r1, r3, r2
 800de1a:	fb02 f201 	mul.w	r2, r2, r1
 800de1e:	1a9b      	subs	r3, r3, r2
 800de20:	2b00      	cmp	r3, #0
 800de22:	d11c      	bne.n	800de5e <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 800de24:	697b      	ldr	r3, [r7, #20]
 800de26:	689a      	ldr	r2, [r3, #8]
 800de28:	697b      	ldr	r3, [r7, #20]
 800de2a:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800de2c:	429a      	cmp	r2, r3
 800de2e:	d316      	bcc.n	800de5e <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 800de30:	697b      	ldr	r3, [r7, #20]
 800de32:	689a      	ldr	r2, [r3, #8]
 800de34:	68fb      	ldr	r3, [r7, #12]
 800de36:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800de3a:	429a      	cmp	r2, r3
 800de3c:	d20f      	bcs.n	800de5e <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 800de3e:	2200      	movs	r2, #0
 800de40:	2100      	movs	r1, #0
 800de42:	68f8      	ldr	r0, [r7, #12]
 800de44:	f000 feca 	bl	800ebdc <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800de48:	68fb      	ldr	r3, [r7, #12]
 800de4a:	2200      	movs	r2, #0
 800de4c:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800de50:	2300      	movs	r3, #0
 800de52:	2200      	movs	r2, #0
 800de54:	2100      	movs	r1, #0
 800de56:	68f8      	ldr	r0, [r7, #12]
 800de58:	f005 fe71 	bl	8013b3e <USBD_LL_PrepareReceive>
 800de5c:	e026      	b.n	800deac <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800de5e:	68fb      	ldr	r3, [r7, #12]
 800de60:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800de64:	68db      	ldr	r3, [r3, #12]
 800de66:	2b00      	cmp	r3, #0
 800de68:	d00a      	beq.n	800de80 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800de6a:	68fb      	ldr	r3, [r7, #12]
 800de6c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800de70:	2b03      	cmp	r3, #3
 800de72:	d105      	bne.n	800de80 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800de74:	68fb      	ldr	r3, [r7, #12]
 800de76:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800de7a:	68db      	ldr	r3, [r3, #12]
 800de7c:	68f8      	ldr	r0, [r7, #12]
 800de7e:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 800de80:	2180      	movs	r1, #128	; 0x80
 800de82:	68f8      	ldr	r0, [r7, #12]
 800de84:	f005 fdb0 	bl	80139e8 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 800de88:	68f8      	ldr	r0, [r7, #12]
 800de8a:	f000 fefc 	bl	800ec86 <USBD_CtlReceiveStatus>
 800de8e:	e00d      	b.n	800deac <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800de90:	68fb      	ldr	r3, [r7, #12]
 800de92:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800de96:	2b04      	cmp	r3, #4
 800de98:	d004      	beq.n	800dea4 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 800de9a:	68fb      	ldr	r3, [r7, #12]
 800de9c:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800dea0:	2b00      	cmp	r3, #0
 800dea2:	d103      	bne.n	800deac <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 800dea4:	2180      	movs	r1, #128	; 0x80
 800dea6:	68f8      	ldr	r0, [r7, #12]
 800dea8:	f005 fd9e 	bl	80139e8 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800deac:	68fb      	ldr	r3, [r7, #12]
 800deae:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800deb2:	2b01      	cmp	r3, #1
 800deb4:	d11d      	bne.n	800def2 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 800deb6:	68f8      	ldr	r0, [r7, #12]
 800deb8:	f7ff fe83 	bl	800dbc2 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800debc:	68fb      	ldr	r3, [r7, #12]
 800debe:	2200      	movs	r2, #0
 800dec0:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800dec4:	e015      	b.n	800def2 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800dec6:	68fb      	ldr	r3, [r7, #12]
 800dec8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800decc:	695b      	ldr	r3, [r3, #20]
 800dece:	2b00      	cmp	r3, #0
 800ded0:	d00d      	beq.n	800deee <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800ded2:	68fb      	ldr	r3, [r7, #12]
 800ded4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800ded8:	2b03      	cmp	r3, #3
 800deda:	d108      	bne.n	800deee <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 800dedc:	68fb      	ldr	r3, [r7, #12]
 800dede:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800dee2:	695b      	ldr	r3, [r3, #20]
 800dee4:	7afa      	ldrb	r2, [r7, #11]
 800dee6:	4611      	mov	r1, r2
 800dee8:	68f8      	ldr	r0, [r7, #12]
 800deea:	4798      	blx	r3
 800deec:	e001      	b.n	800def2 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800deee:	2302      	movs	r3, #2
 800def0:	e000      	b.n	800def4 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 800def2:	2300      	movs	r3, #0
}
 800def4:	4618      	mov	r0, r3
 800def6:	3718      	adds	r7, #24
 800def8:	46bd      	mov	sp, r7
 800defa:	bd80      	pop	{r7, pc}

0800defc <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800defc:	b580      	push	{r7, lr}
 800defe:	b082      	sub	sp, #8
 800df00:	af00      	add	r7, sp, #0
 800df02:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800df04:	2340      	movs	r3, #64	; 0x40
 800df06:	2200      	movs	r2, #0
 800df08:	2100      	movs	r1, #0
 800df0a:	6878      	ldr	r0, [r7, #4]
 800df0c:	f005 fd27 	bl	801395e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800df10:	687b      	ldr	r3, [r7, #4]
 800df12:	2201      	movs	r2, #1
 800df14:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800df18:	687b      	ldr	r3, [r7, #4]
 800df1a:	2240      	movs	r2, #64	; 0x40
 800df1c:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800df20:	2340      	movs	r3, #64	; 0x40
 800df22:	2200      	movs	r2, #0
 800df24:	2180      	movs	r1, #128	; 0x80
 800df26:	6878      	ldr	r0, [r7, #4]
 800df28:	f005 fd19 	bl	801395e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800df2c:	687b      	ldr	r3, [r7, #4]
 800df2e:	2201      	movs	r2, #1
 800df30:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800df32:	687b      	ldr	r3, [r7, #4]
 800df34:	2240      	movs	r2, #64	; 0x40
 800df36:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800df38:	687b      	ldr	r3, [r7, #4]
 800df3a:	2201      	movs	r2, #1
 800df3c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800df40:	687b      	ldr	r3, [r7, #4]
 800df42:	2200      	movs	r2, #0
 800df44:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800df48:	687b      	ldr	r3, [r7, #4]
 800df4a:	2200      	movs	r2, #0
 800df4c:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800df4e:	687b      	ldr	r3, [r7, #4]
 800df50:	2200      	movs	r2, #0
 800df52:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 800df56:	687b      	ldr	r3, [r7, #4]
 800df58:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800df5c:	2b00      	cmp	r3, #0
 800df5e:	d009      	beq.n	800df74 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800df60:	687b      	ldr	r3, [r7, #4]
 800df62:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800df66:	685b      	ldr	r3, [r3, #4]
 800df68:	687a      	ldr	r2, [r7, #4]
 800df6a:	6852      	ldr	r2, [r2, #4]
 800df6c:	b2d2      	uxtb	r2, r2
 800df6e:	4611      	mov	r1, r2
 800df70:	6878      	ldr	r0, [r7, #4]
 800df72:	4798      	blx	r3
  }

  return USBD_OK;
 800df74:	2300      	movs	r3, #0
}
 800df76:	4618      	mov	r0, r3
 800df78:	3708      	adds	r7, #8
 800df7a:	46bd      	mov	sp, r7
 800df7c:	bd80      	pop	{r7, pc}

0800df7e <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800df7e:	b480      	push	{r7}
 800df80:	b083      	sub	sp, #12
 800df82:	af00      	add	r7, sp, #0
 800df84:	6078      	str	r0, [r7, #4]
 800df86:	460b      	mov	r3, r1
 800df88:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800df8a:	687b      	ldr	r3, [r7, #4]
 800df8c:	78fa      	ldrb	r2, [r7, #3]
 800df8e:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800df90:	2300      	movs	r3, #0
}
 800df92:	4618      	mov	r0, r3
 800df94:	370c      	adds	r7, #12
 800df96:	46bd      	mov	sp, r7
 800df98:	bc80      	pop	{r7}
 800df9a:	4770      	bx	lr

0800df9c <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800df9c:	b480      	push	{r7}
 800df9e:	b083      	sub	sp, #12
 800dfa0:	af00      	add	r7, sp, #0
 800dfa2:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 800dfa4:	687b      	ldr	r3, [r7, #4]
 800dfa6:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 800dfaa:	687b      	ldr	r3, [r7, #4]
 800dfac:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800dfb0:	687b      	ldr	r3, [r7, #4]
 800dfb2:	2204      	movs	r2, #4
 800dfb4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800dfb8:	2300      	movs	r3, #0
}
 800dfba:	4618      	mov	r0, r3
 800dfbc:	370c      	adds	r7, #12
 800dfbe:	46bd      	mov	sp, r7
 800dfc0:	bc80      	pop	{r7}
 800dfc2:	4770      	bx	lr

0800dfc4 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800dfc4:	b480      	push	{r7}
 800dfc6:	b083      	sub	sp, #12
 800dfc8:	af00      	add	r7, sp, #0
 800dfca:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800dfcc:	687b      	ldr	r3, [r7, #4]
 800dfce:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800dfd2:	2b04      	cmp	r3, #4
 800dfd4:	d105      	bne.n	800dfe2 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800dfd6:	687b      	ldr	r3, [r7, #4]
 800dfd8:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 800dfdc:	687b      	ldr	r3, [r7, #4]
 800dfde:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800dfe2:	2300      	movs	r3, #0
}
 800dfe4:	4618      	mov	r0, r3
 800dfe6:	370c      	adds	r7, #12
 800dfe8:	46bd      	mov	sp, r7
 800dfea:	bc80      	pop	{r7}
 800dfec:	4770      	bx	lr

0800dfee <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800dfee:	b580      	push	{r7, lr}
 800dff0:	b082      	sub	sp, #8
 800dff2:	af00      	add	r7, sp, #0
 800dff4:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dff6:	687b      	ldr	r3, [r7, #4]
 800dff8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800dffc:	2b03      	cmp	r3, #3
 800dffe:	d10b      	bne.n	800e018 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800e000:	687b      	ldr	r3, [r7, #4]
 800e002:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e006:	69db      	ldr	r3, [r3, #28]
 800e008:	2b00      	cmp	r3, #0
 800e00a:	d005      	beq.n	800e018 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800e00c:	687b      	ldr	r3, [r7, #4]
 800e00e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e012:	69db      	ldr	r3, [r3, #28]
 800e014:	6878      	ldr	r0, [r7, #4]
 800e016:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800e018:	2300      	movs	r3, #0
}
 800e01a:	4618      	mov	r0, r3
 800e01c:	3708      	adds	r7, #8
 800e01e:	46bd      	mov	sp, r7
 800e020:	bd80      	pop	{r7, pc}

0800e022 <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800e022:	b480      	push	{r7}
 800e024:	b083      	sub	sp, #12
 800e026:	af00      	add	r7, sp, #0
 800e028:	6078      	str	r0, [r7, #4]
 800e02a:	460b      	mov	r3, r1
 800e02c:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800e02e:	2300      	movs	r3, #0
}
 800e030:	4618      	mov	r0, r3
 800e032:	370c      	adds	r7, #12
 800e034:	46bd      	mov	sp, r7
 800e036:	bc80      	pop	{r7}
 800e038:	4770      	bx	lr

0800e03a <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800e03a:	b480      	push	{r7}
 800e03c:	b083      	sub	sp, #12
 800e03e:	af00      	add	r7, sp, #0
 800e040:	6078      	str	r0, [r7, #4]
 800e042:	460b      	mov	r3, r1
 800e044:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800e046:	2300      	movs	r3, #0
}
 800e048:	4618      	mov	r0, r3
 800e04a:	370c      	adds	r7, #12
 800e04c:	46bd      	mov	sp, r7
 800e04e:	bc80      	pop	{r7}
 800e050:	4770      	bx	lr

0800e052 <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800e052:	b480      	push	{r7}
 800e054:	b083      	sub	sp, #12
 800e056:	af00      	add	r7, sp, #0
 800e058:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800e05a:	2300      	movs	r3, #0
}
 800e05c:	4618      	mov	r0, r3
 800e05e:	370c      	adds	r7, #12
 800e060:	46bd      	mov	sp, r7
 800e062:	bc80      	pop	{r7}
 800e064:	4770      	bx	lr

0800e066 <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800e066:	b580      	push	{r7, lr}
 800e068:	b082      	sub	sp, #8
 800e06a:	af00      	add	r7, sp, #0
 800e06c:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800e06e:	687b      	ldr	r3, [r7, #4]
 800e070:	2201      	movs	r2, #1
 800e072:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800e076:	687b      	ldr	r3, [r7, #4]
 800e078:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e07c:	685b      	ldr	r3, [r3, #4]
 800e07e:	687a      	ldr	r2, [r7, #4]
 800e080:	6852      	ldr	r2, [r2, #4]
 800e082:	b2d2      	uxtb	r2, r2
 800e084:	4611      	mov	r1, r2
 800e086:	6878      	ldr	r0, [r7, #4]
 800e088:	4798      	blx	r3

  return USBD_OK;
 800e08a:	2300      	movs	r3, #0
}
 800e08c:	4618      	mov	r0, r3
 800e08e:	3708      	adds	r7, #8
 800e090:	46bd      	mov	sp, r7
 800e092:	bd80      	pop	{r7, pc}

0800e094 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 800e094:	b580      	push	{r7, lr}
 800e096:	b084      	sub	sp, #16
 800e098:	af00      	add	r7, sp, #0
 800e09a:	6078      	str	r0, [r7, #4]
 800e09c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800e09e:	2300      	movs	r3, #0
 800e0a0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e0a2:	683b      	ldr	r3, [r7, #0]
 800e0a4:	781b      	ldrb	r3, [r3, #0]
 800e0a6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800e0aa:	2b20      	cmp	r3, #32
 800e0ac:	d004      	beq.n	800e0b8 <USBD_StdDevReq+0x24>
 800e0ae:	2b40      	cmp	r3, #64	; 0x40
 800e0b0:	d002      	beq.n	800e0b8 <USBD_StdDevReq+0x24>
 800e0b2:	2b00      	cmp	r3, #0
 800e0b4:	d008      	beq.n	800e0c8 <USBD_StdDevReq+0x34>
 800e0b6:	e04c      	b.n	800e152 <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800e0b8:	687b      	ldr	r3, [r7, #4]
 800e0ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e0be:	689b      	ldr	r3, [r3, #8]
 800e0c0:	6839      	ldr	r1, [r7, #0]
 800e0c2:	6878      	ldr	r0, [r7, #4]
 800e0c4:	4798      	blx	r3
      break;
 800e0c6:	e049      	b.n	800e15c <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800e0c8:	683b      	ldr	r3, [r7, #0]
 800e0ca:	785b      	ldrb	r3, [r3, #1]
 800e0cc:	2b09      	cmp	r3, #9
 800e0ce:	d83a      	bhi.n	800e146 <USBD_StdDevReq+0xb2>
 800e0d0:	a201      	add	r2, pc, #4	; (adr r2, 800e0d8 <USBD_StdDevReq+0x44>)
 800e0d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e0d6:	bf00      	nop
 800e0d8:	0800e129 	.word	0x0800e129
 800e0dc:	0800e13d 	.word	0x0800e13d
 800e0e0:	0800e147 	.word	0x0800e147
 800e0e4:	0800e133 	.word	0x0800e133
 800e0e8:	0800e147 	.word	0x0800e147
 800e0ec:	0800e10b 	.word	0x0800e10b
 800e0f0:	0800e101 	.word	0x0800e101
 800e0f4:	0800e147 	.word	0x0800e147
 800e0f8:	0800e11f 	.word	0x0800e11f
 800e0fc:	0800e115 	.word	0x0800e115
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800e100:	6839      	ldr	r1, [r7, #0]
 800e102:	6878      	ldr	r0, [r7, #4]
 800e104:	f000 f9d4 	bl	800e4b0 <USBD_GetDescriptor>
          break;
 800e108:	e022      	b.n	800e150 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800e10a:	6839      	ldr	r1, [r7, #0]
 800e10c:	6878      	ldr	r0, [r7, #4]
 800e10e:	f000 fb37 	bl	800e780 <USBD_SetAddress>
          break;
 800e112:	e01d      	b.n	800e150 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 800e114:	6839      	ldr	r1, [r7, #0]
 800e116:	6878      	ldr	r0, [r7, #4]
 800e118:	f000 fb74 	bl	800e804 <USBD_SetConfig>
          break;
 800e11c:	e018      	b.n	800e150 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800e11e:	6839      	ldr	r1, [r7, #0]
 800e120:	6878      	ldr	r0, [r7, #4]
 800e122:	f000 fbfd 	bl	800e920 <USBD_GetConfig>
          break;
 800e126:	e013      	b.n	800e150 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800e128:	6839      	ldr	r1, [r7, #0]
 800e12a:	6878      	ldr	r0, [r7, #4]
 800e12c:	f000 fc2c 	bl	800e988 <USBD_GetStatus>
          break;
 800e130:	e00e      	b.n	800e150 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800e132:	6839      	ldr	r1, [r7, #0]
 800e134:	6878      	ldr	r0, [r7, #4]
 800e136:	f000 fc5a 	bl	800e9ee <USBD_SetFeature>
          break;
 800e13a:	e009      	b.n	800e150 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800e13c:	6839      	ldr	r1, [r7, #0]
 800e13e:	6878      	ldr	r0, [r7, #4]
 800e140:	f000 fc69 	bl	800ea16 <USBD_ClrFeature>
          break;
 800e144:	e004      	b.n	800e150 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 800e146:	6839      	ldr	r1, [r7, #0]
 800e148:	6878      	ldr	r0, [r7, #4]
 800e14a:	f000 fcc1 	bl	800ead0 <USBD_CtlError>
          break;
 800e14e:	bf00      	nop
      }
      break;
 800e150:	e004      	b.n	800e15c <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 800e152:	6839      	ldr	r1, [r7, #0]
 800e154:	6878      	ldr	r0, [r7, #4]
 800e156:	f000 fcbb 	bl	800ead0 <USBD_CtlError>
      break;
 800e15a:	bf00      	nop
  }

  return ret;
 800e15c:	7bfb      	ldrb	r3, [r7, #15]
}
 800e15e:	4618      	mov	r0, r3
 800e160:	3710      	adds	r7, #16
 800e162:	46bd      	mov	sp, r7
 800e164:	bd80      	pop	{r7, pc}
 800e166:	bf00      	nop

0800e168 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 800e168:	b580      	push	{r7, lr}
 800e16a:	b084      	sub	sp, #16
 800e16c:	af00      	add	r7, sp, #0
 800e16e:	6078      	str	r0, [r7, #4]
 800e170:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800e172:	2300      	movs	r3, #0
 800e174:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e176:	683b      	ldr	r3, [r7, #0]
 800e178:	781b      	ldrb	r3, [r3, #0]
 800e17a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800e17e:	2b20      	cmp	r3, #32
 800e180:	d003      	beq.n	800e18a <USBD_StdItfReq+0x22>
 800e182:	2b40      	cmp	r3, #64	; 0x40
 800e184:	d001      	beq.n	800e18a <USBD_StdItfReq+0x22>
 800e186:	2b00      	cmp	r3, #0
 800e188:	d12a      	bne.n	800e1e0 <USBD_StdItfReq+0x78>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800e18a:	687b      	ldr	r3, [r7, #4]
 800e18c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e190:	3b01      	subs	r3, #1
 800e192:	2b02      	cmp	r3, #2
 800e194:	d81d      	bhi.n	800e1d2 <USBD_StdItfReq+0x6a>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800e196:	683b      	ldr	r3, [r7, #0]
 800e198:	889b      	ldrh	r3, [r3, #4]
 800e19a:	b2db      	uxtb	r3, r3
 800e19c:	2b01      	cmp	r3, #1
 800e19e:	d813      	bhi.n	800e1c8 <USBD_StdItfReq+0x60>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800e1a0:	687b      	ldr	r3, [r7, #4]
 800e1a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e1a6:	689b      	ldr	r3, [r3, #8]
 800e1a8:	6839      	ldr	r1, [r7, #0]
 800e1aa:	6878      	ldr	r0, [r7, #4]
 800e1ac:	4798      	blx	r3
 800e1ae:	4603      	mov	r3, r0
 800e1b0:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800e1b2:	683b      	ldr	r3, [r7, #0]
 800e1b4:	88db      	ldrh	r3, [r3, #6]
 800e1b6:	2b00      	cmp	r3, #0
 800e1b8:	d110      	bne.n	800e1dc <USBD_StdItfReq+0x74>
 800e1ba:	7bfb      	ldrb	r3, [r7, #15]
 800e1bc:	2b00      	cmp	r3, #0
 800e1be:	d10d      	bne.n	800e1dc <USBD_StdItfReq+0x74>
            {
              USBD_CtlSendStatus(pdev);
 800e1c0:	6878      	ldr	r0, [r7, #4]
 800e1c2:	f000 fd4d 	bl	800ec60 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800e1c6:	e009      	b.n	800e1dc <USBD_StdItfReq+0x74>
            USBD_CtlError(pdev, req);
 800e1c8:	6839      	ldr	r1, [r7, #0]
 800e1ca:	6878      	ldr	r0, [r7, #4]
 800e1cc:	f000 fc80 	bl	800ead0 <USBD_CtlError>
          break;
 800e1d0:	e004      	b.n	800e1dc <USBD_StdItfReq+0x74>

        default:
          USBD_CtlError(pdev, req);
 800e1d2:	6839      	ldr	r1, [r7, #0]
 800e1d4:	6878      	ldr	r0, [r7, #4]
 800e1d6:	f000 fc7b 	bl	800ead0 <USBD_CtlError>
          break;
 800e1da:	e000      	b.n	800e1de <USBD_StdItfReq+0x76>
          break;
 800e1dc:	bf00      	nop
      }
      break;
 800e1de:	e004      	b.n	800e1ea <USBD_StdItfReq+0x82>

    default:
      USBD_CtlError(pdev, req);
 800e1e0:	6839      	ldr	r1, [r7, #0]
 800e1e2:	6878      	ldr	r0, [r7, #4]
 800e1e4:	f000 fc74 	bl	800ead0 <USBD_CtlError>
      break;
 800e1e8:	bf00      	nop
  }

  return USBD_OK;
 800e1ea:	2300      	movs	r3, #0
}
 800e1ec:	4618      	mov	r0, r3
 800e1ee:	3710      	adds	r7, #16
 800e1f0:	46bd      	mov	sp, r7
 800e1f2:	bd80      	pop	{r7, pc}

0800e1f4 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 800e1f4:	b580      	push	{r7, lr}
 800e1f6:	b084      	sub	sp, #16
 800e1f8:	af00      	add	r7, sp, #0
 800e1fa:	6078      	str	r0, [r7, #4]
 800e1fc:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800e1fe:	2300      	movs	r3, #0
 800e200:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 800e202:	683b      	ldr	r3, [r7, #0]
 800e204:	889b      	ldrh	r3, [r3, #4]
 800e206:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e208:	683b      	ldr	r3, [r7, #0]
 800e20a:	781b      	ldrb	r3, [r3, #0]
 800e20c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800e210:	2b20      	cmp	r3, #32
 800e212:	d004      	beq.n	800e21e <USBD_StdEPReq+0x2a>
 800e214:	2b40      	cmp	r3, #64	; 0x40
 800e216:	d002      	beq.n	800e21e <USBD_StdEPReq+0x2a>
 800e218:	2b00      	cmp	r3, #0
 800e21a:	d008      	beq.n	800e22e <USBD_StdEPReq+0x3a>
 800e21c:	e13d      	b.n	800e49a <USBD_StdEPReq+0x2a6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800e21e:	687b      	ldr	r3, [r7, #4]
 800e220:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e224:	689b      	ldr	r3, [r3, #8]
 800e226:	6839      	ldr	r1, [r7, #0]
 800e228:	6878      	ldr	r0, [r7, #4]
 800e22a:	4798      	blx	r3
      break;
 800e22c:	e13a      	b.n	800e4a4 <USBD_StdEPReq+0x2b0>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 800e22e:	683b      	ldr	r3, [r7, #0]
 800e230:	781b      	ldrb	r3, [r3, #0]
 800e232:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800e236:	2b20      	cmp	r3, #32
 800e238:	d10a      	bne.n	800e250 <USBD_StdEPReq+0x5c>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800e23a:	687b      	ldr	r3, [r7, #4]
 800e23c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e240:	689b      	ldr	r3, [r3, #8]
 800e242:	6839      	ldr	r1, [r7, #0]
 800e244:	6878      	ldr	r0, [r7, #4]
 800e246:	4798      	blx	r3
 800e248:	4603      	mov	r3, r0
 800e24a:	73fb      	strb	r3, [r7, #15]

        return ret;
 800e24c:	7bfb      	ldrb	r3, [r7, #15]
 800e24e:	e12a      	b.n	800e4a6 <USBD_StdEPReq+0x2b2>
      }

      switch (req->bRequest)
 800e250:	683b      	ldr	r3, [r7, #0]
 800e252:	785b      	ldrb	r3, [r3, #1]
 800e254:	2b01      	cmp	r3, #1
 800e256:	d03e      	beq.n	800e2d6 <USBD_StdEPReq+0xe2>
 800e258:	2b03      	cmp	r3, #3
 800e25a:	d002      	beq.n	800e262 <USBD_StdEPReq+0x6e>
 800e25c:	2b00      	cmp	r3, #0
 800e25e:	d070      	beq.n	800e342 <USBD_StdEPReq+0x14e>
 800e260:	e115      	b.n	800e48e <USBD_StdEPReq+0x29a>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800e262:	687b      	ldr	r3, [r7, #4]
 800e264:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e268:	2b02      	cmp	r3, #2
 800e26a:	d002      	beq.n	800e272 <USBD_StdEPReq+0x7e>
 800e26c:	2b03      	cmp	r3, #3
 800e26e:	d015      	beq.n	800e29c <USBD_StdEPReq+0xa8>
 800e270:	e02b      	b.n	800e2ca <USBD_StdEPReq+0xd6>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800e272:	7bbb      	ldrb	r3, [r7, #14]
 800e274:	2b00      	cmp	r3, #0
 800e276:	d00c      	beq.n	800e292 <USBD_StdEPReq+0x9e>
 800e278:	7bbb      	ldrb	r3, [r7, #14]
 800e27a:	2b80      	cmp	r3, #128	; 0x80
 800e27c:	d009      	beq.n	800e292 <USBD_StdEPReq+0x9e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800e27e:	7bbb      	ldrb	r3, [r7, #14]
 800e280:	4619      	mov	r1, r3
 800e282:	6878      	ldr	r0, [r7, #4]
 800e284:	f005 fbb0 	bl	80139e8 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800e288:	2180      	movs	r1, #128	; 0x80
 800e28a:	6878      	ldr	r0, [r7, #4]
 800e28c:	f005 fbac 	bl	80139e8 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800e290:	e020      	b.n	800e2d4 <USBD_StdEPReq+0xe0>
                USBD_CtlError(pdev, req);
 800e292:	6839      	ldr	r1, [r7, #0]
 800e294:	6878      	ldr	r0, [r7, #4]
 800e296:	f000 fc1b 	bl	800ead0 <USBD_CtlError>
              break;
 800e29a:	e01b      	b.n	800e2d4 <USBD_StdEPReq+0xe0>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800e29c:	683b      	ldr	r3, [r7, #0]
 800e29e:	885b      	ldrh	r3, [r3, #2]
 800e2a0:	2b00      	cmp	r3, #0
 800e2a2:	d10e      	bne.n	800e2c2 <USBD_StdEPReq+0xce>
              {
                if ((ep_addr != 0x00U) &&
 800e2a4:	7bbb      	ldrb	r3, [r7, #14]
 800e2a6:	2b00      	cmp	r3, #0
 800e2a8:	d00b      	beq.n	800e2c2 <USBD_StdEPReq+0xce>
 800e2aa:	7bbb      	ldrb	r3, [r7, #14]
 800e2ac:	2b80      	cmp	r3, #128	; 0x80
 800e2ae:	d008      	beq.n	800e2c2 <USBD_StdEPReq+0xce>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800e2b0:	683b      	ldr	r3, [r7, #0]
 800e2b2:	88db      	ldrh	r3, [r3, #6]
 800e2b4:	2b00      	cmp	r3, #0
 800e2b6:	d104      	bne.n	800e2c2 <USBD_StdEPReq+0xce>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 800e2b8:	7bbb      	ldrb	r3, [r7, #14]
 800e2ba:	4619      	mov	r1, r3
 800e2bc:	6878      	ldr	r0, [r7, #4]
 800e2be:	f005 fb93 	bl	80139e8 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 800e2c2:	6878      	ldr	r0, [r7, #4]
 800e2c4:	f000 fccc 	bl	800ec60 <USBD_CtlSendStatus>

              break;
 800e2c8:	e004      	b.n	800e2d4 <USBD_StdEPReq+0xe0>

            default:
              USBD_CtlError(pdev, req);
 800e2ca:	6839      	ldr	r1, [r7, #0]
 800e2cc:	6878      	ldr	r0, [r7, #4]
 800e2ce:	f000 fbff 	bl	800ead0 <USBD_CtlError>
              break;
 800e2d2:	bf00      	nop
          }
          break;
 800e2d4:	e0e0      	b.n	800e498 <USBD_StdEPReq+0x2a4>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800e2d6:	687b      	ldr	r3, [r7, #4]
 800e2d8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e2dc:	2b02      	cmp	r3, #2
 800e2de:	d002      	beq.n	800e2e6 <USBD_StdEPReq+0xf2>
 800e2e0:	2b03      	cmp	r3, #3
 800e2e2:	d015      	beq.n	800e310 <USBD_StdEPReq+0x11c>
 800e2e4:	e026      	b.n	800e334 <USBD_StdEPReq+0x140>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800e2e6:	7bbb      	ldrb	r3, [r7, #14]
 800e2e8:	2b00      	cmp	r3, #0
 800e2ea:	d00c      	beq.n	800e306 <USBD_StdEPReq+0x112>
 800e2ec:	7bbb      	ldrb	r3, [r7, #14]
 800e2ee:	2b80      	cmp	r3, #128	; 0x80
 800e2f0:	d009      	beq.n	800e306 <USBD_StdEPReq+0x112>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800e2f2:	7bbb      	ldrb	r3, [r7, #14]
 800e2f4:	4619      	mov	r1, r3
 800e2f6:	6878      	ldr	r0, [r7, #4]
 800e2f8:	f005 fb76 	bl	80139e8 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800e2fc:	2180      	movs	r1, #128	; 0x80
 800e2fe:	6878      	ldr	r0, [r7, #4]
 800e300:	f005 fb72 	bl	80139e8 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800e304:	e01c      	b.n	800e340 <USBD_StdEPReq+0x14c>
                USBD_CtlError(pdev, req);
 800e306:	6839      	ldr	r1, [r7, #0]
 800e308:	6878      	ldr	r0, [r7, #4]
 800e30a:	f000 fbe1 	bl	800ead0 <USBD_CtlError>
              break;
 800e30e:	e017      	b.n	800e340 <USBD_StdEPReq+0x14c>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800e310:	683b      	ldr	r3, [r7, #0]
 800e312:	885b      	ldrh	r3, [r3, #2]
 800e314:	2b00      	cmp	r3, #0
 800e316:	d112      	bne.n	800e33e <USBD_StdEPReq+0x14a>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800e318:	7bbb      	ldrb	r3, [r7, #14]
 800e31a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e31e:	2b00      	cmp	r3, #0
 800e320:	d004      	beq.n	800e32c <USBD_StdEPReq+0x138>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 800e322:	7bbb      	ldrb	r3, [r7, #14]
 800e324:	4619      	mov	r1, r3
 800e326:	6878      	ldr	r0, [r7, #4]
 800e328:	f005 fb7d 	bl	8013a26 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 800e32c:	6878      	ldr	r0, [r7, #4]
 800e32e:	f000 fc97 	bl	800ec60 <USBD_CtlSendStatus>
              }
              break;
 800e332:	e004      	b.n	800e33e <USBD_StdEPReq+0x14a>

            default:
              USBD_CtlError(pdev, req);
 800e334:	6839      	ldr	r1, [r7, #0]
 800e336:	6878      	ldr	r0, [r7, #4]
 800e338:	f000 fbca 	bl	800ead0 <USBD_CtlError>
              break;
 800e33c:	e000      	b.n	800e340 <USBD_StdEPReq+0x14c>
              break;
 800e33e:	bf00      	nop
          }
          break;
 800e340:	e0aa      	b.n	800e498 <USBD_StdEPReq+0x2a4>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800e342:	687b      	ldr	r3, [r7, #4]
 800e344:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e348:	2b02      	cmp	r3, #2
 800e34a:	d002      	beq.n	800e352 <USBD_StdEPReq+0x15e>
 800e34c:	2b03      	cmp	r3, #3
 800e34e:	d032      	beq.n	800e3b6 <USBD_StdEPReq+0x1c2>
 800e350:	e097      	b.n	800e482 <USBD_StdEPReq+0x28e>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800e352:	7bbb      	ldrb	r3, [r7, #14]
 800e354:	2b00      	cmp	r3, #0
 800e356:	d007      	beq.n	800e368 <USBD_StdEPReq+0x174>
 800e358:	7bbb      	ldrb	r3, [r7, #14]
 800e35a:	2b80      	cmp	r3, #128	; 0x80
 800e35c:	d004      	beq.n	800e368 <USBD_StdEPReq+0x174>
              {
                USBD_CtlError(pdev, req);
 800e35e:	6839      	ldr	r1, [r7, #0]
 800e360:	6878      	ldr	r0, [r7, #4]
 800e362:	f000 fbb5 	bl	800ead0 <USBD_CtlError>
                break;
 800e366:	e091      	b.n	800e48c <USBD_StdEPReq+0x298>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e368:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e36c:	2b00      	cmp	r3, #0
 800e36e:	da0b      	bge.n	800e388 <USBD_StdEPReq+0x194>
 800e370:	7bbb      	ldrb	r3, [r7, #14]
 800e372:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800e376:	4613      	mov	r3, r2
 800e378:	009b      	lsls	r3, r3, #2
 800e37a:	4413      	add	r3, r2
 800e37c:	009b      	lsls	r3, r3, #2
 800e37e:	3310      	adds	r3, #16
 800e380:	687a      	ldr	r2, [r7, #4]
 800e382:	4413      	add	r3, r2
 800e384:	3304      	adds	r3, #4
 800e386:	e00b      	b.n	800e3a0 <USBD_StdEPReq+0x1ac>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800e388:	7bbb      	ldrb	r3, [r7, #14]
 800e38a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e38e:	4613      	mov	r3, r2
 800e390:	009b      	lsls	r3, r3, #2
 800e392:	4413      	add	r3, r2
 800e394:	009b      	lsls	r3, r3, #2
 800e396:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800e39a:	687a      	ldr	r2, [r7, #4]
 800e39c:	4413      	add	r3, r2
 800e39e:	3304      	adds	r3, #4
 800e3a0:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800e3a2:	68bb      	ldr	r3, [r7, #8]
 800e3a4:	2200      	movs	r2, #0
 800e3a6:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800e3a8:	68bb      	ldr	r3, [r7, #8]
 800e3aa:	2202      	movs	r2, #2
 800e3ac:	4619      	mov	r1, r3
 800e3ae:	6878      	ldr	r0, [r7, #4]
 800e3b0:	f000 fbf8 	bl	800eba4 <USBD_CtlSendData>
              break;
 800e3b4:	e06a      	b.n	800e48c <USBD_StdEPReq+0x298>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800e3b6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e3ba:	2b00      	cmp	r3, #0
 800e3bc:	da11      	bge.n	800e3e2 <USBD_StdEPReq+0x1ee>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800e3be:	7bbb      	ldrb	r3, [r7, #14]
 800e3c0:	f003 020f 	and.w	r2, r3, #15
 800e3c4:	6879      	ldr	r1, [r7, #4]
 800e3c6:	4613      	mov	r3, r2
 800e3c8:	009b      	lsls	r3, r3, #2
 800e3ca:	4413      	add	r3, r2
 800e3cc:	009b      	lsls	r3, r3, #2
 800e3ce:	440b      	add	r3, r1
 800e3d0:	3318      	adds	r3, #24
 800e3d2:	681b      	ldr	r3, [r3, #0]
 800e3d4:	2b00      	cmp	r3, #0
 800e3d6:	d117      	bne.n	800e408 <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 800e3d8:	6839      	ldr	r1, [r7, #0]
 800e3da:	6878      	ldr	r0, [r7, #4]
 800e3dc:	f000 fb78 	bl	800ead0 <USBD_CtlError>
                  break;
 800e3e0:	e054      	b.n	800e48c <USBD_StdEPReq+0x298>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800e3e2:	7bbb      	ldrb	r3, [r7, #14]
 800e3e4:	f003 020f 	and.w	r2, r3, #15
 800e3e8:	6879      	ldr	r1, [r7, #4]
 800e3ea:	4613      	mov	r3, r2
 800e3ec:	009b      	lsls	r3, r3, #2
 800e3ee:	4413      	add	r3, r2
 800e3f0:	009b      	lsls	r3, r3, #2
 800e3f2:	440b      	add	r3, r1
 800e3f4:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 800e3f8:	681b      	ldr	r3, [r3, #0]
 800e3fa:	2b00      	cmp	r3, #0
 800e3fc:	d104      	bne.n	800e408 <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 800e3fe:	6839      	ldr	r1, [r7, #0]
 800e400:	6878      	ldr	r0, [r7, #4]
 800e402:	f000 fb65 	bl	800ead0 <USBD_CtlError>
                  break;
 800e406:	e041      	b.n	800e48c <USBD_StdEPReq+0x298>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e408:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e40c:	2b00      	cmp	r3, #0
 800e40e:	da0b      	bge.n	800e428 <USBD_StdEPReq+0x234>
 800e410:	7bbb      	ldrb	r3, [r7, #14]
 800e412:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800e416:	4613      	mov	r3, r2
 800e418:	009b      	lsls	r3, r3, #2
 800e41a:	4413      	add	r3, r2
 800e41c:	009b      	lsls	r3, r3, #2
 800e41e:	3310      	adds	r3, #16
 800e420:	687a      	ldr	r2, [r7, #4]
 800e422:	4413      	add	r3, r2
 800e424:	3304      	adds	r3, #4
 800e426:	e00b      	b.n	800e440 <USBD_StdEPReq+0x24c>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800e428:	7bbb      	ldrb	r3, [r7, #14]
 800e42a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e42e:	4613      	mov	r3, r2
 800e430:	009b      	lsls	r3, r3, #2
 800e432:	4413      	add	r3, r2
 800e434:	009b      	lsls	r3, r3, #2
 800e436:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800e43a:	687a      	ldr	r2, [r7, #4]
 800e43c:	4413      	add	r3, r2
 800e43e:	3304      	adds	r3, #4
 800e440:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800e442:	7bbb      	ldrb	r3, [r7, #14]
 800e444:	2b00      	cmp	r3, #0
 800e446:	d002      	beq.n	800e44e <USBD_StdEPReq+0x25a>
 800e448:	7bbb      	ldrb	r3, [r7, #14]
 800e44a:	2b80      	cmp	r3, #128	; 0x80
 800e44c:	d103      	bne.n	800e456 <USBD_StdEPReq+0x262>
              {
                pep->status = 0x0000U;
 800e44e:	68bb      	ldr	r3, [r7, #8]
 800e450:	2200      	movs	r2, #0
 800e452:	601a      	str	r2, [r3, #0]
 800e454:	e00e      	b.n	800e474 <USBD_StdEPReq+0x280>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 800e456:	7bbb      	ldrb	r3, [r7, #14]
 800e458:	4619      	mov	r1, r3
 800e45a:	6878      	ldr	r0, [r7, #4]
 800e45c:	f005 fb02 	bl	8013a64 <USBD_LL_IsStallEP>
 800e460:	4603      	mov	r3, r0
 800e462:	2b00      	cmp	r3, #0
 800e464:	d003      	beq.n	800e46e <USBD_StdEPReq+0x27a>
              {
                pep->status = 0x0001U;
 800e466:	68bb      	ldr	r3, [r7, #8]
 800e468:	2201      	movs	r2, #1
 800e46a:	601a      	str	r2, [r3, #0]
 800e46c:	e002      	b.n	800e474 <USBD_StdEPReq+0x280>
              }
              else
              {
                pep->status = 0x0000U;
 800e46e:	68bb      	ldr	r3, [r7, #8]
 800e470:	2200      	movs	r2, #0
 800e472:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800e474:	68bb      	ldr	r3, [r7, #8]
 800e476:	2202      	movs	r2, #2
 800e478:	4619      	mov	r1, r3
 800e47a:	6878      	ldr	r0, [r7, #4]
 800e47c:	f000 fb92 	bl	800eba4 <USBD_CtlSendData>
              break;
 800e480:	e004      	b.n	800e48c <USBD_StdEPReq+0x298>

            default:
              USBD_CtlError(pdev, req);
 800e482:	6839      	ldr	r1, [r7, #0]
 800e484:	6878      	ldr	r0, [r7, #4]
 800e486:	f000 fb23 	bl	800ead0 <USBD_CtlError>
              break;
 800e48a:	bf00      	nop
          }
          break;
 800e48c:	e004      	b.n	800e498 <USBD_StdEPReq+0x2a4>

        default:
          USBD_CtlError(pdev, req);
 800e48e:	6839      	ldr	r1, [r7, #0]
 800e490:	6878      	ldr	r0, [r7, #4]
 800e492:	f000 fb1d 	bl	800ead0 <USBD_CtlError>
          break;
 800e496:	bf00      	nop
      }
      break;
 800e498:	e004      	b.n	800e4a4 <USBD_StdEPReq+0x2b0>

    default:
      USBD_CtlError(pdev, req);
 800e49a:	6839      	ldr	r1, [r7, #0]
 800e49c:	6878      	ldr	r0, [r7, #4]
 800e49e:	f000 fb17 	bl	800ead0 <USBD_CtlError>
      break;
 800e4a2:	bf00      	nop
  }

  return ret;
 800e4a4:	7bfb      	ldrb	r3, [r7, #15]
}
 800e4a6:	4618      	mov	r0, r3
 800e4a8:	3710      	adds	r7, #16
 800e4aa:	46bd      	mov	sp, r7
 800e4ac:	bd80      	pop	{r7, pc}
	...

0800e4b0 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800e4b0:	b580      	push	{r7, lr}
 800e4b2:	b084      	sub	sp, #16
 800e4b4:	af00      	add	r7, sp, #0
 800e4b6:	6078      	str	r0, [r7, #4]
 800e4b8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800e4ba:	2300      	movs	r3, #0
 800e4bc:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800e4be:	2300      	movs	r3, #0
 800e4c0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800e4c2:	2300      	movs	r3, #0
 800e4c4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800e4c6:	683b      	ldr	r3, [r7, #0]
 800e4c8:	885b      	ldrh	r3, [r3, #2]
 800e4ca:	0a1b      	lsrs	r3, r3, #8
 800e4cc:	b29b      	uxth	r3, r3
 800e4ce:	3b01      	subs	r3, #1
 800e4d0:	2b06      	cmp	r3, #6
 800e4d2:	f200 8128 	bhi.w	800e726 <USBD_GetDescriptor+0x276>
 800e4d6:	a201      	add	r2, pc, #4	; (adr r2, 800e4dc <USBD_GetDescriptor+0x2c>)
 800e4d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e4dc:	0800e4f9 	.word	0x0800e4f9
 800e4e0:	0800e511 	.word	0x0800e511
 800e4e4:	0800e551 	.word	0x0800e551
 800e4e8:	0800e727 	.word	0x0800e727
 800e4ec:	0800e727 	.word	0x0800e727
 800e4f0:	0800e6c7 	.word	0x0800e6c7
 800e4f4:	0800e6f3 	.word	0x0800e6f3
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800e4f8:	687b      	ldr	r3, [r7, #4]
 800e4fa:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800e4fe:	681b      	ldr	r3, [r3, #0]
 800e500:	687a      	ldr	r2, [r7, #4]
 800e502:	7c12      	ldrb	r2, [r2, #16]
 800e504:	f107 0108 	add.w	r1, r7, #8
 800e508:	4610      	mov	r0, r2
 800e50a:	4798      	blx	r3
 800e50c:	60f8      	str	r0, [r7, #12]
      break;
 800e50e:	e112      	b.n	800e736 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e510:	687b      	ldr	r3, [r7, #4]
 800e512:	7c1b      	ldrb	r3, [r3, #16]
 800e514:	2b00      	cmp	r3, #0
 800e516:	d10d      	bne.n	800e534 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800e518:	687b      	ldr	r3, [r7, #4]
 800e51a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e51e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e520:	f107 0208 	add.w	r2, r7, #8
 800e524:	4610      	mov	r0, r2
 800e526:	4798      	blx	r3
 800e528:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800e52a:	68fb      	ldr	r3, [r7, #12]
 800e52c:	3301      	adds	r3, #1
 800e52e:	2202      	movs	r2, #2
 800e530:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800e532:	e100      	b.n	800e736 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800e534:	687b      	ldr	r3, [r7, #4]
 800e536:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e53a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e53c:	f107 0208 	add.w	r2, r7, #8
 800e540:	4610      	mov	r0, r2
 800e542:	4798      	blx	r3
 800e544:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800e546:	68fb      	ldr	r3, [r7, #12]
 800e548:	3301      	adds	r3, #1
 800e54a:	2202      	movs	r2, #2
 800e54c:	701a      	strb	r2, [r3, #0]
      break;
 800e54e:	e0f2      	b.n	800e736 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800e550:	683b      	ldr	r3, [r7, #0]
 800e552:	885b      	ldrh	r3, [r3, #2]
 800e554:	b2db      	uxtb	r3, r3
 800e556:	2b05      	cmp	r3, #5
 800e558:	f200 80ac 	bhi.w	800e6b4 <USBD_GetDescriptor+0x204>
 800e55c:	a201      	add	r2, pc, #4	; (adr r2, 800e564 <USBD_GetDescriptor+0xb4>)
 800e55e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e562:	bf00      	nop
 800e564:	0800e57d 	.word	0x0800e57d
 800e568:	0800e5b1 	.word	0x0800e5b1
 800e56c:	0800e5e5 	.word	0x0800e5e5
 800e570:	0800e619 	.word	0x0800e619
 800e574:	0800e64d 	.word	0x0800e64d
 800e578:	0800e681 	.word	0x0800e681
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800e57c:	687b      	ldr	r3, [r7, #4]
 800e57e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800e582:	685b      	ldr	r3, [r3, #4]
 800e584:	2b00      	cmp	r3, #0
 800e586:	d00b      	beq.n	800e5a0 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800e588:	687b      	ldr	r3, [r7, #4]
 800e58a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800e58e:	685b      	ldr	r3, [r3, #4]
 800e590:	687a      	ldr	r2, [r7, #4]
 800e592:	7c12      	ldrb	r2, [r2, #16]
 800e594:	f107 0108 	add.w	r1, r7, #8
 800e598:	4610      	mov	r0, r2
 800e59a:	4798      	blx	r3
 800e59c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e59e:	e091      	b.n	800e6c4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800e5a0:	6839      	ldr	r1, [r7, #0]
 800e5a2:	6878      	ldr	r0, [r7, #4]
 800e5a4:	f000 fa94 	bl	800ead0 <USBD_CtlError>
            err++;
 800e5a8:	7afb      	ldrb	r3, [r7, #11]
 800e5aa:	3301      	adds	r3, #1
 800e5ac:	72fb      	strb	r3, [r7, #11]
          break;
 800e5ae:	e089      	b.n	800e6c4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800e5b0:	687b      	ldr	r3, [r7, #4]
 800e5b2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800e5b6:	689b      	ldr	r3, [r3, #8]
 800e5b8:	2b00      	cmp	r3, #0
 800e5ba:	d00b      	beq.n	800e5d4 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800e5bc:	687b      	ldr	r3, [r7, #4]
 800e5be:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800e5c2:	689b      	ldr	r3, [r3, #8]
 800e5c4:	687a      	ldr	r2, [r7, #4]
 800e5c6:	7c12      	ldrb	r2, [r2, #16]
 800e5c8:	f107 0108 	add.w	r1, r7, #8
 800e5cc:	4610      	mov	r0, r2
 800e5ce:	4798      	blx	r3
 800e5d0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e5d2:	e077      	b.n	800e6c4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800e5d4:	6839      	ldr	r1, [r7, #0]
 800e5d6:	6878      	ldr	r0, [r7, #4]
 800e5d8:	f000 fa7a 	bl	800ead0 <USBD_CtlError>
            err++;
 800e5dc:	7afb      	ldrb	r3, [r7, #11]
 800e5de:	3301      	adds	r3, #1
 800e5e0:	72fb      	strb	r3, [r7, #11]
          break;
 800e5e2:	e06f      	b.n	800e6c4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800e5e4:	687b      	ldr	r3, [r7, #4]
 800e5e6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800e5ea:	68db      	ldr	r3, [r3, #12]
 800e5ec:	2b00      	cmp	r3, #0
 800e5ee:	d00b      	beq.n	800e608 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800e5f0:	687b      	ldr	r3, [r7, #4]
 800e5f2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800e5f6:	68db      	ldr	r3, [r3, #12]
 800e5f8:	687a      	ldr	r2, [r7, #4]
 800e5fa:	7c12      	ldrb	r2, [r2, #16]
 800e5fc:	f107 0108 	add.w	r1, r7, #8
 800e600:	4610      	mov	r0, r2
 800e602:	4798      	blx	r3
 800e604:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e606:	e05d      	b.n	800e6c4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800e608:	6839      	ldr	r1, [r7, #0]
 800e60a:	6878      	ldr	r0, [r7, #4]
 800e60c:	f000 fa60 	bl	800ead0 <USBD_CtlError>
            err++;
 800e610:	7afb      	ldrb	r3, [r7, #11]
 800e612:	3301      	adds	r3, #1
 800e614:	72fb      	strb	r3, [r7, #11]
          break;
 800e616:	e055      	b.n	800e6c4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800e618:	687b      	ldr	r3, [r7, #4]
 800e61a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800e61e:	691b      	ldr	r3, [r3, #16]
 800e620:	2b00      	cmp	r3, #0
 800e622:	d00b      	beq.n	800e63c <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800e624:	687b      	ldr	r3, [r7, #4]
 800e626:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800e62a:	691b      	ldr	r3, [r3, #16]
 800e62c:	687a      	ldr	r2, [r7, #4]
 800e62e:	7c12      	ldrb	r2, [r2, #16]
 800e630:	f107 0108 	add.w	r1, r7, #8
 800e634:	4610      	mov	r0, r2
 800e636:	4798      	blx	r3
 800e638:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e63a:	e043      	b.n	800e6c4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800e63c:	6839      	ldr	r1, [r7, #0]
 800e63e:	6878      	ldr	r0, [r7, #4]
 800e640:	f000 fa46 	bl	800ead0 <USBD_CtlError>
            err++;
 800e644:	7afb      	ldrb	r3, [r7, #11]
 800e646:	3301      	adds	r3, #1
 800e648:	72fb      	strb	r3, [r7, #11]
          break;
 800e64a:	e03b      	b.n	800e6c4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800e64c:	687b      	ldr	r3, [r7, #4]
 800e64e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800e652:	695b      	ldr	r3, [r3, #20]
 800e654:	2b00      	cmp	r3, #0
 800e656:	d00b      	beq.n	800e670 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800e658:	687b      	ldr	r3, [r7, #4]
 800e65a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800e65e:	695b      	ldr	r3, [r3, #20]
 800e660:	687a      	ldr	r2, [r7, #4]
 800e662:	7c12      	ldrb	r2, [r2, #16]
 800e664:	f107 0108 	add.w	r1, r7, #8
 800e668:	4610      	mov	r0, r2
 800e66a:	4798      	blx	r3
 800e66c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e66e:	e029      	b.n	800e6c4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800e670:	6839      	ldr	r1, [r7, #0]
 800e672:	6878      	ldr	r0, [r7, #4]
 800e674:	f000 fa2c 	bl	800ead0 <USBD_CtlError>
            err++;
 800e678:	7afb      	ldrb	r3, [r7, #11]
 800e67a:	3301      	adds	r3, #1
 800e67c:	72fb      	strb	r3, [r7, #11]
          break;
 800e67e:	e021      	b.n	800e6c4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800e680:	687b      	ldr	r3, [r7, #4]
 800e682:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800e686:	699b      	ldr	r3, [r3, #24]
 800e688:	2b00      	cmp	r3, #0
 800e68a:	d00b      	beq.n	800e6a4 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800e68c:	687b      	ldr	r3, [r7, #4]
 800e68e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800e692:	699b      	ldr	r3, [r3, #24]
 800e694:	687a      	ldr	r2, [r7, #4]
 800e696:	7c12      	ldrb	r2, [r2, #16]
 800e698:	f107 0108 	add.w	r1, r7, #8
 800e69c:	4610      	mov	r0, r2
 800e69e:	4798      	blx	r3
 800e6a0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e6a2:	e00f      	b.n	800e6c4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800e6a4:	6839      	ldr	r1, [r7, #0]
 800e6a6:	6878      	ldr	r0, [r7, #4]
 800e6a8:	f000 fa12 	bl	800ead0 <USBD_CtlError>
            err++;
 800e6ac:	7afb      	ldrb	r3, [r7, #11]
 800e6ae:	3301      	adds	r3, #1
 800e6b0:	72fb      	strb	r3, [r7, #11]
          break;
 800e6b2:	e007      	b.n	800e6c4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 800e6b4:	6839      	ldr	r1, [r7, #0]
 800e6b6:	6878      	ldr	r0, [r7, #4]
 800e6b8:	f000 fa0a 	bl	800ead0 <USBD_CtlError>
          err++;
 800e6bc:	7afb      	ldrb	r3, [r7, #11]
 800e6be:	3301      	adds	r3, #1
 800e6c0:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 800e6c2:	e038      	b.n	800e736 <USBD_GetDescriptor+0x286>
 800e6c4:	e037      	b.n	800e736 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e6c6:	687b      	ldr	r3, [r7, #4]
 800e6c8:	7c1b      	ldrb	r3, [r3, #16]
 800e6ca:	2b00      	cmp	r3, #0
 800e6cc:	d109      	bne.n	800e6e2 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800e6ce:	687b      	ldr	r3, [r7, #4]
 800e6d0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e6d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e6d6:	f107 0208 	add.w	r2, r7, #8
 800e6da:	4610      	mov	r0, r2
 800e6dc:	4798      	blx	r3
 800e6de:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800e6e0:	e029      	b.n	800e736 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800e6e2:	6839      	ldr	r1, [r7, #0]
 800e6e4:	6878      	ldr	r0, [r7, #4]
 800e6e6:	f000 f9f3 	bl	800ead0 <USBD_CtlError>
        err++;
 800e6ea:	7afb      	ldrb	r3, [r7, #11]
 800e6ec:	3301      	adds	r3, #1
 800e6ee:	72fb      	strb	r3, [r7, #11]
      break;
 800e6f0:	e021      	b.n	800e736 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e6f2:	687b      	ldr	r3, [r7, #4]
 800e6f4:	7c1b      	ldrb	r3, [r3, #16]
 800e6f6:	2b00      	cmp	r3, #0
 800e6f8:	d10d      	bne.n	800e716 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800e6fa:	687b      	ldr	r3, [r7, #4]
 800e6fc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e700:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e702:	f107 0208 	add.w	r2, r7, #8
 800e706:	4610      	mov	r0, r2
 800e708:	4798      	blx	r3
 800e70a:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800e70c:	68fb      	ldr	r3, [r7, #12]
 800e70e:	3301      	adds	r3, #1
 800e710:	2207      	movs	r2, #7
 800e712:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800e714:	e00f      	b.n	800e736 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800e716:	6839      	ldr	r1, [r7, #0]
 800e718:	6878      	ldr	r0, [r7, #4]
 800e71a:	f000 f9d9 	bl	800ead0 <USBD_CtlError>
        err++;
 800e71e:	7afb      	ldrb	r3, [r7, #11]
 800e720:	3301      	adds	r3, #1
 800e722:	72fb      	strb	r3, [r7, #11]
      break;
 800e724:	e007      	b.n	800e736 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800e726:	6839      	ldr	r1, [r7, #0]
 800e728:	6878      	ldr	r0, [r7, #4]
 800e72a:	f000 f9d1 	bl	800ead0 <USBD_CtlError>
      err++;
 800e72e:	7afb      	ldrb	r3, [r7, #11]
 800e730:	3301      	adds	r3, #1
 800e732:	72fb      	strb	r3, [r7, #11]
      break;
 800e734:	bf00      	nop
  }

  if (err != 0U)
 800e736:	7afb      	ldrb	r3, [r7, #11]
 800e738:	2b00      	cmp	r3, #0
 800e73a:	d11c      	bne.n	800e776 <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 800e73c:	893b      	ldrh	r3, [r7, #8]
 800e73e:	2b00      	cmp	r3, #0
 800e740:	d011      	beq.n	800e766 <USBD_GetDescriptor+0x2b6>
 800e742:	683b      	ldr	r3, [r7, #0]
 800e744:	88db      	ldrh	r3, [r3, #6]
 800e746:	2b00      	cmp	r3, #0
 800e748:	d00d      	beq.n	800e766 <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 800e74a:	683b      	ldr	r3, [r7, #0]
 800e74c:	88da      	ldrh	r2, [r3, #6]
 800e74e:	893b      	ldrh	r3, [r7, #8]
 800e750:	4293      	cmp	r3, r2
 800e752:	bf28      	it	cs
 800e754:	4613      	movcs	r3, r2
 800e756:	b29b      	uxth	r3, r3
 800e758:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800e75a:	893b      	ldrh	r3, [r7, #8]
 800e75c:	461a      	mov	r2, r3
 800e75e:	68f9      	ldr	r1, [r7, #12]
 800e760:	6878      	ldr	r0, [r7, #4]
 800e762:	f000 fa1f 	bl	800eba4 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 800e766:	683b      	ldr	r3, [r7, #0]
 800e768:	88db      	ldrh	r3, [r3, #6]
 800e76a:	2b00      	cmp	r3, #0
 800e76c:	d104      	bne.n	800e778 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 800e76e:	6878      	ldr	r0, [r7, #4]
 800e770:	f000 fa76 	bl	800ec60 <USBD_CtlSendStatus>
 800e774:	e000      	b.n	800e778 <USBD_GetDescriptor+0x2c8>
    return;
 800e776:	bf00      	nop
    }
  }
}
 800e778:	3710      	adds	r7, #16
 800e77a:	46bd      	mov	sp, r7
 800e77c:	bd80      	pop	{r7, pc}
 800e77e:	bf00      	nop

0800e780 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800e780:	b580      	push	{r7, lr}
 800e782:	b084      	sub	sp, #16
 800e784:	af00      	add	r7, sp, #0
 800e786:	6078      	str	r0, [r7, #4]
 800e788:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800e78a:	683b      	ldr	r3, [r7, #0]
 800e78c:	889b      	ldrh	r3, [r3, #4]
 800e78e:	2b00      	cmp	r3, #0
 800e790:	d130      	bne.n	800e7f4 <USBD_SetAddress+0x74>
 800e792:	683b      	ldr	r3, [r7, #0]
 800e794:	88db      	ldrh	r3, [r3, #6]
 800e796:	2b00      	cmp	r3, #0
 800e798:	d12c      	bne.n	800e7f4 <USBD_SetAddress+0x74>
 800e79a:	683b      	ldr	r3, [r7, #0]
 800e79c:	885b      	ldrh	r3, [r3, #2]
 800e79e:	2b7f      	cmp	r3, #127	; 0x7f
 800e7a0:	d828      	bhi.n	800e7f4 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800e7a2:	683b      	ldr	r3, [r7, #0]
 800e7a4:	885b      	ldrh	r3, [r3, #2]
 800e7a6:	b2db      	uxtb	r3, r3
 800e7a8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e7ac:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e7ae:	687b      	ldr	r3, [r7, #4]
 800e7b0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e7b4:	2b03      	cmp	r3, #3
 800e7b6:	d104      	bne.n	800e7c2 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800e7b8:	6839      	ldr	r1, [r7, #0]
 800e7ba:	6878      	ldr	r0, [r7, #4]
 800e7bc:	f000 f988 	bl	800ead0 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e7c0:	e01c      	b.n	800e7fc <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800e7c2:	687b      	ldr	r3, [r7, #4]
 800e7c4:	7bfa      	ldrb	r2, [r7, #15]
 800e7c6:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800e7ca:	7bfb      	ldrb	r3, [r7, #15]
 800e7cc:	4619      	mov	r1, r3
 800e7ce:	6878      	ldr	r0, [r7, #4]
 800e7d0:	f005 f973 	bl	8013aba <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800e7d4:	6878      	ldr	r0, [r7, #4]
 800e7d6:	f000 fa43 	bl	800ec60 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800e7da:	7bfb      	ldrb	r3, [r7, #15]
 800e7dc:	2b00      	cmp	r3, #0
 800e7de:	d004      	beq.n	800e7ea <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800e7e0:	687b      	ldr	r3, [r7, #4]
 800e7e2:	2202      	movs	r2, #2
 800e7e4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e7e8:	e008      	b.n	800e7fc <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800e7ea:	687b      	ldr	r3, [r7, #4]
 800e7ec:	2201      	movs	r2, #1
 800e7ee:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e7f2:	e003      	b.n	800e7fc <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800e7f4:	6839      	ldr	r1, [r7, #0]
 800e7f6:	6878      	ldr	r0, [r7, #4]
 800e7f8:	f000 f96a 	bl	800ead0 <USBD_CtlError>
  }
}
 800e7fc:	bf00      	nop
 800e7fe:	3710      	adds	r7, #16
 800e800:	46bd      	mov	sp, r7
 800e802:	bd80      	pop	{r7, pc}

0800e804 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e804:	b580      	push	{r7, lr}
 800e806:	b082      	sub	sp, #8
 800e808:	af00      	add	r7, sp, #0
 800e80a:	6078      	str	r0, [r7, #4]
 800e80c:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800e80e:	683b      	ldr	r3, [r7, #0]
 800e810:	885b      	ldrh	r3, [r3, #2]
 800e812:	b2da      	uxtb	r2, r3
 800e814:	4b41      	ldr	r3, [pc, #260]	; (800e91c <USBD_SetConfig+0x118>)
 800e816:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800e818:	4b40      	ldr	r3, [pc, #256]	; (800e91c <USBD_SetConfig+0x118>)
 800e81a:	781b      	ldrb	r3, [r3, #0]
 800e81c:	2b01      	cmp	r3, #1
 800e81e:	d904      	bls.n	800e82a <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 800e820:	6839      	ldr	r1, [r7, #0]
 800e822:	6878      	ldr	r0, [r7, #4]
 800e824:	f000 f954 	bl	800ead0 <USBD_CtlError>
 800e828:	e075      	b.n	800e916 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 800e82a:	687b      	ldr	r3, [r7, #4]
 800e82c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e830:	2b02      	cmp	r3, #2
 800e832:	d002      	beq.n	800e83a <USBD_SetConfig+0x36>
 800e834:	2b03      	cmp	r3, #3
 800e836:	d023      	beq.n	800e880 <USBD_SetConfig+0x7c>
 800e838:	e062      	b.n	800e900 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 800e83a:	4b38      	ldr	r3, [pc, #224]	; (800e91c <USBD_SetConfig+0x118>)
 800e83c:	781b      	ldrb	r3, [r3, #0]
 800e83e:	2b00      	cmp	r3, #0
 800e840:	d01a      	beq.n	800e878 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 800e842:	4b36      	ldr	r3, [pc, #216]	; (800e91c <USBD_SetConfig+0x118>)
 800e844:	781b      	ldrb	r3, [r3, #0]
 800e846:	461a      	mov	r2, r3
 800e848:	687b      	ldr	r3, [r7, #4]
 800e84a:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800e84c:	687b      	ldr	r3, [r7, #4]
 800e84e:	2203      	movs	r2, #3
 800e850:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800e854:	4b31      	ldr	r3, [pc, #196]	; (800e91c <USBD_SetConfig+0x118>)
 800e856:	781b      	ldrb	r3, [r3, #0]
 800e858:	4619      	mov	r1, r3
 800e85a:	6878      	ldr	r0, [r7, #4]
 800e85c:	f7ff f9bb 	bl	800dbd6 <USBD_SetClassConfig>
 800e860:	4603      	mov	r3, r0
 800e862:	2b02      	cmp	r3, #2
 800e864:	d104      	bne.n	800e870 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 800e866:	6839      	ldr	r1, [r7, #0]
 800e868:	6878      	ldr	r0, [r7, #4]
 800e86a:	f000 f931 	bl	800ead0 <USBD_CtlError>
            return;
 800e86e:	e052      	b.n	800e916 <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 800e870:	6878      	ldr	r0, [r7, #4]
 800e872:	f000 f9f5 	bl	800ec60 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800e876:	e04e      	b.n	800e916 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800e878:	6878      	ldr	r0, [r7, #4]
 800e87a:	f000 f9f1 	bl	800ec60 <USBD_CtlSendStatus>
        break;
 800e87e:	e04a      	b.n	800e916 <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 800e880:	4b26      	ldr	r3, [pc, #152]	; (800e91c <USBD_SetConfig+0x118>)
 800e882:	781b      	ldrb	r3, [r3, #0]
 800e884:	2b00      	cmp	r3, #0
 800e886:	d112      	bne.n	800e8ae <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800e888:	687b      	ldr	r3, [r7, #4]
 800e88a:	2202      	movs	r2, #2
 800e88c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 800e890:	4b22      	ldr	r3, [pc, #136]	; (800e91c <USBD_SetConfig+0x118>)
 800e892:	781b      	ldrb	r3, [r3, #0]
 800e894:	461a      	mov	r2, r3
 800e896:	687b      	ldr	r3, [r7, #4]
 800e898:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800e89a:	4b20      	ldr	r3, [pc, #128]	; (800e91c <USBD_SetConfig+0x118>)
 800e89c:	781b      	ldrb	r3, [r3, #0]
 800e89e:	4619      	mov	r1, r3
 800e8a0:	6878      	ldr	r0, [r7, #4]
 800e8a2:	f7ff f9b7 	bl	800dc14 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 800e8a6:	6878      	ldr	r0, [r7, #4]
 800e8a8:	f000 f9da 	bl	800ec60 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800e8ac:	e033      	b.n	800e916 <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 800e8ae:	4b1b      	ldr	r3, [pc, #108]	; (800e91c <USBD_SetConfig+0x118>)
 800e8b0:	781b      	ldrb	r3, [r3, #0]
 800e8b2:	461a      	mov	r2, r3
 800e8b4:	687b      	ldr	r3, [r7, #4]
 800e8b6:	685b      	ldr	r3, [r3, #4]
 800e8b8:	429a      	cmp	r2, r3
 800e8ba:	d01d      	beq.n	800e8f8 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800e8bc:	687b      	ldr	r3, [r7, #4]
 800e8be:	685b      	ldr	r3, [r3, #4]
 800e8c0:	b2db      	uxtb	r3, r3
 800e8c2:	4619      	mov	r1, r3
 800e8c4:	6878      	ldr	r0, [r7, #4]
 800e8c6:	f7ff f9a5 	bl	800dc14 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800e8ca:	4b14      	ldr	r3, [pc, #80]	; (800e91c <USBD_SetConfig+0x118>)
 800e8cc:	781b      	ldrb	r3, [r3, #0]
 800e8ce:	461a      	mov	r2, r3
 800e8d0:	687b      	ldr	r3, [r7, #4]
 800e8d2:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800e8d4:	4b11      	ldr	r3, [pc, #68]	; (800e91c <USBD_SetConfig+0x118>)
 800e8d6:	781b      	ldrb	r3, [r3, #0]
 800e8d8:	4619      	mov	r1, r3
 800e8da:	6878      	ldr	r0, [r7, #4]
 800e8dc:	f7ff f97b 	bl	800dbd6 <USBD_SetClassConfig>
 800e8e0:	4603      	mov	r3, r0
 800e8e2:	2b02      	cmp	r3, #2
 800e8e4:	d104      	bne.n	800e8f0 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 800e8e6:	6839      	ldr	r1, [r7, #0]
 800e8e8:	6878      	ldr	r0, [r7, #4]
 800e8ea:	f000 f8f1 	bl	800ead0 <USBD_CtlError>
            return;
 800e8ee:	e012      	b.n	800e916 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800e8f0:	6878      	ldr	r0, [r7, #4]
 800e8f2:	f000 f9b5 	bl	800ec60 <USBD_CtlSendStatus>
        break;
 800e8f6:	e00e      	b.n	800e916 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800e8f8:	6878      	ldr	r0, [r7, #4]
 800e8fa:	f000 f9b1 	bl	800ec60 <USBD_CtlSendStatus>
        break;
 800e8fe:	e00a      	b.n	800e916 <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 800e900:	6839      	ldr	r1, [r7, #0]
 800e902:	6878      	ldr	r0, [r7, #4]
 800e904:	f000 f8e4 	bl	800ead0 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 800e908:	4b04      	ldr	r3, [pc, #16]	; (800e91c <USBD_SetConfig+0x118>)
 800e90a:	781b      	ldrb	r3, [r3, #0]
 800e90c:	4619      	mov	r1, r3
 800e90e:	6878      	ldr	r0, [r7, #4]
 800e910:	f7ff f980 	bl	800dc14 <USBD_ClrClassConfig>
        break;
 800e914:	bf00      	nop
    }
  }
}
 800e916:	3708      	adds	r7, #8
 800e918:	46bd      	mov	sp, r7
 800e91a:	bd80      	pop	{r7, pc}
 800e91c:	20000468 	.word	0x20000468

0800e920 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e920:	b580      	push	{r7, lr}
 800e922:	b082      	sub	sp, #8
 800e924:	af00      	add	r7, sp, #0
 800e926:	6078      	str	r0, [r7, #4]
 800e928:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800e92a:	683b      	ldr	r3, [r7, #0]
 800e92c:	88db      	ldrh	r3, [r3, #6]
 800e92e:	2b01      	cmp	r3, #1
 800e930:	d004      	beq.n	800e93c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800e932:	6839      	ldr	r1, [r7, #0]
 800e934:	6878      	ldr	r0, [r7, #4]
 800e936:	f000 f8cb 	bl	800ead0 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800e93a:	e021      	b.n	800e980 <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 800e93c:	687b      	ldr	r3, [r7, #4]
 800e93e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e942:	2b01      	cmp	r3, #1
 800e944:	db17      	blt.n	800e976 <USBD_GetConfig+0x56>
 800e946:	2b02      	cmp	r3, #2
 800e948:	dd02      	ble.n	800e950 <USBD_GetConfig+0x30>
 800e94a:	2b03      	cmp	r3, #3
 800e94c:	d00b      	beq.n	800e966 <USBD_GetConfig+0x46>
 800e94e:	e012      	b.n	800e976 <USBD_GetConfig+0x56>
        pdev->dev_default_config = 0U;
 800e950:	687b      	ldr	r3, [r7, #4]
 800e952:	2200      	movs	r2, #0
 800e954:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800e956:	687b      	ldr	r3, [r7, #4]
 800e958:	3308      	adds	r3, #8
 800e95a:	2201      	movs	r2, #1
 800e95c:	4619      	mov	r1, r3
 800e95e:	6878      	ldr	r0, [r7, #4]
 800e960:	f000 f920 	bl	800eba4 <USBD_CtlSendData>
        break;
 800e964:	e00c      	b.n	800e980 <USBD_GetConfig+0x60>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800e966:	687b      	ldr	r3, [r7, #4]
 800e968:	3304      	adds	r3, #4
 800e96a:	2201      	movs	r2, #1
 800e96c:	4619      	mov	r1, r3
 800e96e:	6878      	ldr	r0, [r7, #4]
 800e970:	f000 f918 	bl	800eba4 <USBD_CtlSendData>
        break;
 800e974:	e004      	b.n	800e980 <USBD_GetConfig+0x60>
        USBD_CtlError(pdev, req);
 800e976:	6839      	ldr	r1, [r7, #0]
 800e978:	6878      	ldr	r0, [r7, #4]
 800e97a:	f000 f8a9 	bl	800ead0 <USBD_CtlError>
        break;
 800e97e:	bf00      	nop
}
 800e980:	bf00      	nop
 800e982:	3708      	adds	r7, #8
 800e984:	46bd      	mov	sp, r7
 800e986:	bd80      	pop	{r7, pc}

0800e988 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e988:	b580      	push	{r7, lr}
 800e98a:	b082      	sub	sp, #8
 800e98c:	af00      	add	r7, sp, #0
 800e98e:	6078      	str	r0, [r7, #4]
 800e990:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800e992:	687b      	ldr	r3, [r7, #4]
 800e994:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e998:	3b01      	subs	r3, #1
 800e99a:	2b02      	cmp	r3, #2
 800e99c:	d81e      	bhi.n	800e9dc <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800e99e:	683b      	ldr	r3, [r7, #0]
 800e9a0:	88db      	ldrh	r3, [r3, #6]
 800e9a2:	2b02      	cmp	r3, #2
 800e9a4:	d004      	beq.n	800e9b0 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 800e9a6:	6839      	ldr	r1, [r7, #0]
 800e9a8:	6878      	ldr	r0, [r7, #4]
 800e9aa:	f000 f891 	bl	800ead0 <USBD_CtlError>
        break;
 800e9ae:	e01a      	b.n	800e9e6 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800e9b0:	687b      	ldr	r3, [r7, #4]
 800e9b2:	2201      	movs	r2, #1
 800e9b4:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 800e9b6:	687b      	ldr	r3, [r7, #4]
 800e9b8:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800e9bc:	2b00      	cmp	r3, #0
 800e9be:	d005      	beq.n	800e9cc <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800e9c0:	687b      	ldr	r3, [r7, #4]
 800e9c2:	68db      	ldr	r3, [r3, #12]
 800e9c4:	f043 0202 	orr.w	r2, r3, #2
 800e9c8:	687b      	ldr	r3, [r7, #4]
 800e9ca:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800e9cc:	687b      	ldr	r3, [r7, #4]
 800e9ce:	330c      	adds	r3, #12
 800e9d0:	2202      	movs	r2, #2
 800e9d2:	4619      	mov	r1, r3
 800e9d4:	6878      	ldr	r0, [r7, #4]
 800e9d6:	f000 f8e5 	bl	800eba4 <USBD_CtlSendData>
      break;
 800e9da:	e004      	b.n	800e9e6 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 800e9dc:	6839      	ldr	r1, [r7, #0]
 800e9de:	6878      	ldr	r0, [r7, #4]
 800e9e0:	f000 f876 	bl	800ead0 <USBD_CtlError>
      break;
 800e9e4:	bf00      	nop
  }
}
 800e9e6:	bf00      	nop
 800e9e8:	3708      	adds	r7, #8
 800e9ea:	46bd      	mov	sp, r7
 800e9ec:	bd80      	pop	{r7, pc}

0800e9ee <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800e9ee:	b580      	push	{r7, lr}
 800e9f0:	b082      	sub	sp, #8
 800e9f2:	af00      	add	r7, sp, #0
 800e9f4:	6078      	str	r0, [r7, #4]
 800e9f6:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800e9f8:	683b      	ldr	r3, [r7, #0]
 800e9fa:	885b      	ldrh	r3, [r3, #2]
 800e9fc:	2b01      	cmp	r3, #1
 800e9fe:	d106      	bne.n	800ea0e <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800ea00:	687b      	ldr	r3, [r7, #4]
 800ea02:	2201      	movs	r2, #1
 800ea04:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 800ea08:	6878      	ldr	r0, [r7, #4]
 800ea0a:	f000 f929 	bl	800ec60 <USBD_CtlSendStatus>
  }
}
 800ea0e:	bf00      	nop
 800ea10:	3708      	adds	r7, #8
 800ea12:	46bd      	mov	sp, r7
 800ea14:	bd80      	pop	{r7, pc}

0800ea16 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800ea16:	b580      	push	{r7, lr}
 800ea18:	b082      	sub	sp, #8
 800ea1a:	af00      	add	r7, sp, #0
 800ea1c:	6078      	str	r0, [r7, #4]
 800ea1e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800ea20:	687b      	ldr	r3, [r7, #4]
 800ea22:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ea26:	3b01      	subs	r3, #1
 800ea28:	2b02      	cmp	r3, #2
 800ea2a:	d80b      	bhi.n	800ea44 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800ea2c:	683b      	ldr	r3, [r7, #0]
 800ea2e:	885b      	ldrh	r3, [r3, #2]
 800ea30:	2b01      	cmp	r3, #1
 800ea32:	d10c      	bne.n	800ea4e <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800ea34:	687b      	ldr	r3, [r7, #4]
 800ea36:	2200      	movs	r2, #0
 800ea38:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 800ea3c:	6878      	ldr	r0, [r7, #4]
 800ea3e:	f000 f90f 	bl	800ec60 <USBD_CtlSendStatus>
      }
      break;
 800ea42:	e004      	b.n	800ea4e <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800ea44:	6839      	ldr	r1, [r7, #0]
 800ea46:	6878      	ldr	r0, [r7, #4]
 800ea48:	f000 f842 	bl	800ead0 <USBD_CtlError>
      break;
 800ea4c:	e000      	b.n	800ea50 <USBD_ClrFeature+0x3a>
      break;
 800ea4e:	bf00      	nop
  }
}
 800ea50:	bf00      	nop
 800ea52:	3708      	adds	r7, #8
 800ea54:	46bd      	mov	sp, r7
 800ea56:	bd80      	pop	{r7, pc}

0800ea58 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800ea58:	b480      	push	{r7}
 800ea5a:	b083      	sub	sp, #12
 800ea5c:	af00      	add	r7, sp, #0
 800ea5e:	6078      	str	r0, [r7, #4]
 800ea60:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 800ea62:	683b      	ldr	r3, [r7, #0]
 800ea64:	781a      	ldrb	r2, [r3, #0]
 800ea66:	687b      	ldr	r3, [r7, #4]
 800ea68:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 800ea6a:	683b      	ldr	r3, [r7, #0]
 800ea6c:	785a      	ldrb	r2, [r3, #1]
 800ea6e:	687b      	ldr	r3, [r7, #4]
 800ea70:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 800ea72:	683b      	ldr	r3, [r7, #0]
 800ea74:	3302      	adds	r3, #2
 800ea76:	781b      	ldrb	r3, [r3, #0]
 800ea78:	b29a      	uxth	r2, r3
 800ea7a:	683b      	ldr	r3, [r7, #0]
 800ea7c:	3303      	adds	r3, #3
 800ea7e:	781b      	ldrb	r3, [r3, #0]
 800ea80:	b29b      	uxth	r3, r3
 800ea82:	021b      	lsls	r3, r3, #8
 800ea84:	b29b      	uxth	r3, r3
 800ea86:	4413      	add	r3, r2
 800ea88:	b29a      	uxth	r2, r3
 800ea8a:	687b      	ldr	r3, [r7, #4]
 800ea8c:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 800ea8e:	683b      	ldr	r3, [r7, #0]
 800ea90:	3304      	adds	r3, #4
 800ea92:	781b      	ldrb	r3, [r3, #0]
 800ea94:	b29a      	uxth	r2, r3
 800ea96:	683b      	ldr	r3, [r7, #0]
 800ea98:	3305      	adds	r3, #5
 800ea9a:	781b      	ldrb	r3, [r3, #0]
 800ea9c:	b29b      	uxth	r3, r3
 800ea9e:	021b      	lsls	r3, r3, #8
 800eaa0:	b29b      	uxth	r3, r3
 800eaa2:	4413      	add	r3, r2
 800eaa4:	b29a      	uxth	r2, r3
 800eaa6:	687b      	ldr	r3, [r7, #4]
 800eaa8:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800eaaa:	683b      	ldr	r3, [r7, #0]
 800eaac:	3306      	adds	r3, #6
 800eaae:	781b      	ldrb	r3, [r3, #0]
 800eab0:	b29a      	uxth	r2, r3
 800eab2:	683b      	ldr	r3, [r7, #0]
 800eab4:	3307      	adds	r3, #7
 800eab6:	781b      	ldrb	r3, [r3, #0]
 800eab8:	b29b      	uxth	r3, r3
 800eaba:	021b      	lsls	r3, r3, #8
 800eabc:	b29b      	uxth	r3, r3
 800eabe:	4413      	add	r3, r2
 800eac0:	b29a      	uxth	r2, r3
 800eac2:	687b      	ldr	r3, [r7, #4]
 800eac4:	80da      	strh	r2, [r3, #6]

}
 800eac6:	bf00      	nop
 800eac8:	370c      	adds	r7, #12
 800eaca:	46bd      	mov	sp, r7
 800eacc:	bc80      	pop	{r7}
 800eace:	4770      	bx	lr

0800ead0 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 800ead0:	b580      	push	{r7, lr}
 800ead2:	b082      	sub	sp, #8
 800ead4:	af00      	add	r7, sp, #0
 800ead6:	6078      	str	r0, [r7, #4]
 800ead8:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800eada:	2180      	movs	r1, #128	; 0x80
 800eadc:	6878      	ldr	r0, [r7, #4]
 800eade:	f004 ff83 	bl	80139e8 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 800eae2:	2100      	movs	r1, #0
 800eae4:	6878      	ldr	r0, [r7, #4]
 800eae6:	f004 ff7f 	bl	80139e8 <USBD_LL_StallEP>
}
 800eaea:	bf00      	nop
 800eaec:	3708      	adds	r7, #8
 800eaee:	46bd      	mov	sp, r7
 800eaf0:	bd80      	pop	{r7, pc}

0800eaf2 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800eaf2:	b580      	push	{r7, lr}
 800eaf4:	b086      	sub	sp, #24
 800eaf6:	af00      	add	r7, sp, #0
 800eaf8:	60f8      	str	r0, [r7, #12]
 800eafa:	60b9      	str	r1, [r7, #8]
 800eafc:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800eafe:	2300      	movs	r3, #0
 800eb00:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 800eb02:	68fb      	ldr	r3, [r7, #12]
 800eb04:	2b00      	cmp	r3, #0
 800eb06:	d032      	beq.n	800eb6e <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800eb08:	68f8      	ldr	r0, [r7, #12]
 800eb0a:	f000 f834 	bl	800eb76 <USBD_GetLen>
 800eb0e:	4603      	mov	r3, r0
 800eb10:	3301      	adds	r3, #1
 800eb12:	b29b      	uxth	r3, r3
 800eb14:	005b      	lsls	r3, r3, #1
 800eb16:	b29a      	uxth	r2, r3
 800eb18:	687b      	ldr	r3, [r7, #4]
 800eb1a:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800eb1c:	7dfb      	ldrb	r3, [r7, #23]
 800eb1e:	1c5a      	adds	r2, r3, #1
 800eb20:	75fa      	strb	r2, [r7, #23]
 800eb22:	461a      	mov	r2, r3
 800eb24:	68bb      	ldr	r3, [r7, #8]
 800eb26:	4413      	add	r3, r2
 800eb28:	687a      	ldr	r2, [r7, #4]
 800eb2a:	7812      	ldrb	r2, [r2, #0]
 800eb2c:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800eb2e:	7dfb      	ldrb	r3, [r7, #23]
 800eb30:	1c5a      	adds	r2, r3, #1
 800eb32:	75fa      	strb	r2, [r7, #23]
 800eb34:	461a      	mov	r2, r3
 800eb36:	68bb      	ldr	r3, [r7, #8]
 800eb38:	4413      	add	r3, r2
 800eb3a:	2203      	movs	r2, #3
 800eb3c:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800eb3e:	e012      	b.n	800eb66 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 800eb40:	68fb      	ldr	r3, [r7, #12]
 800eb42:	1c5a      	adds	r2, r3, #1
 800eb44:	60fa      	str	r2, [r7, #12]
 800eb46:	7dfa      	ldrb	r2, [r7, #23]
 800eb48:	1c51      	adds	r1, r2, #1
 800eb4a:	75f9      	strb	r1, [r7, #23]
 800eb4c:	4611      	mov	r1, r2
 800eb4e:	68ba      	ldr	r2, [r7, #8]
 800eb50:	440a      	add	r2, r1
 800eb52:	781b      	ldrb	r3, [r3, #0]
 800eb54:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800eb56:	7dfb      	ldrb	r3, [r7, #23]
 800eb58:	1c5a      	adds	r2, r3, #1
 800eb5a:	75fa      	strb	r2, [r7, #23]
 800eb5c:	461a      	mov	r2, r3
 800eb5e:	68bb      	ldr	r3, [r7, #8]
 800eb60:	4413      	add	r3, r2
 800eb62:	2200      	movs	r2, #0
 800eb64:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800eb66:	68fb      	ldr	r3, [r7, #12]
 800eb68:	781b      	ldrb	r3, [r3, #0]
 800eb6a:	2b00      	cmp	r3, #0
 800eb6c:	d1e8      	bne.n	800eb40 <USBD_GetString+0x4e>
    }
  }
}
 800eb6e:	bf00      	nop
 800eb70:	3718      	adds	r7, #24
 800eb72:	46bd      	mov	sp, r7
 800eb74:	bd80      	pop	{r7, pc}

0800eb76 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800eb76:	b480      	push	{r7}
 800eb78:	b085      	sub	sp, #20
 800eb7a:	af00      	add	r7, sp, #0
 800eb7c:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800eb7e:	2300      	movs	r3, #0
 800eb80:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 800eb82:	e005      	b.n	800eb90 <USBD_GetLen+0x1a>
  {
    len++;
 800eb84:	7bfb      	ldrb	r3, [r7, #15]
 800eb86:	3301      	adds	r3, #1
 800eb88:	73fb      	strb	r3, [r7, #15]
    buf++;
 800eb8a:	687b      	ldr	r3, [r7, #4]
 800eb8c:	3301      	adds	r3, #1
 800eb8e:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 800eb90:	687b      	ldr	r3, [r7, #4]
 800eb92:	781b      	ldrb	r3, [r3, #0]
 800eb94:	2b00      	cmp	r3, #0
 800eb96:	d1f5      	bne.n	800eb84 <USBD_GetLen+0xe>
  }

  return len;
 800eb98:	7bfb      	ldrb	r3, [r7, #15]
}
 800eb9a:	4618      	mov	r0, r3
 800eb9c:	3714      	adds	r7, #20
 800eb9e:	46bd      	mov	sp, r7
 800eba0:	bc80      	pop	{r7}
 800eba2:	4770      	bx	lr

0800eba4 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 800eba4:	b580      	push	{r7, lr}
 800eba6:	b084      	sub	sp, #16
 800eba8:	af00      	add	r7, sp, #0
 800ebaa:	60f8      	str	r0, [r7, #12]
 800ebac:	60b9      	str	r1, [r7, #8]
 800ebae:	4613      	mov	r3, r2
 800ebb0:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800ebb2:	68fb      	ldr	r3, [r7, #12]
 800ebb4:	2202      	movs	r2, #2
 800ebb6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800ebba:	88fa      	ldrh	r2, [r7, #6]
 800ebbc:	68fb      	ldr	r3, [r7, #12]
 800ebbe:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800ebc0:	88fa      	ldrh	r2, [r7, #6]
 800ebc2:	68fb      	ldr	r3, [r7, #12]
 800ebc4:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800ebc6:	88fb      	ldrh	r3, [r7, #6]
 800ebc8:	68ba      	ldr	r2, [r7, #8]
 800ebca:	2100      	movs	r1, #0
 800ebcc:	68f8      	ldr	r0, [r7, #12]
 800ebce:	f004 ff93 	bl	8013af8 <USBD_LL_Transmit>

  return USBD_OK;
 800ebd2:	2300      	movs	r3, #0
}
 800ebd4:	4618      	mov	r0, r3
 800ebd6:	3710      	adds	r7, #16
 800ebd8:	46bd      	mov	sp, r7
 800ebda:	bd80      	pop	{r7, pc}

0800ebdc <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800ebdc:	b580      	push	{r7, lr}
 800ebde:	b084      	sub	sp, #16
 800ebe0:	af00      	add	r7, sp, #0
 800ebe2:	60f8      	str	r0, [r7, #12]
 800ebe4:	60b9      	str	r1, [r7, #8]
 800ebe6:	4613      	mov	r3, r2
 800ebe8:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800ebea:	88fb      	ldrh	r3, [r7, #6]
 800ebec:	68ba      	ldr	r2, [r7, #8]
 800ebee:	2100      	movs	r1, #0
 800ebf0:	68f8      	ldr	r0, [r7, #12]
 800ebf2:	f004 ff81 	bl	8013af8 <USBD_LL_Transmit>

  return USBD_OK;
 800ebf6:	2300      	movs	r3, #0
}
 800ebf8:	4618      	mov	r0, r3
 800ebfa:	3710      	adds	r7, #16
 800ebfc:	46bd      	mov	sp, r7
 800ebfe:	bd80      	pop	{r7, pc}

0800ec00 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 800ec00:	b580      	push	{r7, lr}
 800ec02:	b084      	sub	sp, #16
 800ec04:	af00      	add	r7, sp, #0
 800ec06:	60f8      	str	r0, [r7, #12]
 800ec08:	60b9      	str	r1, [r7, #8]
 800ec0a:	4613      	mov	r3, r2
 800ec0c:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800ec0e:	68fb      	ldr	r3, [r7, #12]
 800ec10:	2203      	movs	r2, #3
 800ec12:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800ec16:	88fa      	ldrh	r2, [r7, #6]
 800ec18:	68fb      	ldr	r3, [r7, #12]
 800ec1a:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 800ec1e:	88fa      	ldrh	r2, [r7, #6]
 800ec20:	68fb      	ldr	r3, [r7, #12]
 800ec22:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800ec26:	88fb      	ldrh	r3, [r7, #6]
 800ec28:	68ba      	ldr	r2, [r7, #8]
 800ec2a:	2100      	movs	r1, #0
 800ec2c:	68f8      	ldr	r0, [r7, #12]
 800ec2e:	f004 ff86 	bl	8013b3e <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ec32:	2300      	movs	r3, #0
}
 800ec34:	4618      	mov	r0, r3
 800ec36:	3710      	adds	r7, #16
 800ec38:	46bd      	mov	sp, r7
 800ec3a:	bd80      	pop	{r7, pc}

0800ec3c <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800ec3c:	b580      	push	{r7, lr}
 800ec3e:	b084      	sub	sp, #16
 800ec40:	af00      	add	r7, sp, #0
 800ec42:	60f8      	str	r0, [r7, #12]
 800ec44:	60b9      	str	r1, [r7, #8]
 800ec46:	4613      	mov	r3, r2
 800ec48:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800ec4a:	88fb      	ldrh	r3, [r7, #6]
 800ec4c:	68ba      	ldr	r2, [r7, #8]
 800ec4e:	2100      	movs	r1, #0
 800ec50:	68f8      	ldr	r0, [r7, #12]
 800ec52:	f004 ff74 	bl	8013b3e <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ec56:	2300      	movs	r3, #0
}
 800ec58:	4618      	mov	r0, r3
 800ec5a:	3710      	adds	r7, #16
 800ec5c:	46bd      	mov	sp, r7
 800ec5e:	bd80      	pop	{r7, pc}

0800ec60 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800ec60:	b580      	push	{r7, lr}
 800ec62:	b082      	sub	sp, #8
 800ec64:	af00      	add	r7, sp, #0
 800ec66:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800ec68:	687b      	ldr	r3, [r7, #4]
 800ec6a:	2204      	movs	r2, #4
 800ec6c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800ec70:	2300      	movs	r3, #0
 800ec72:	2200      	movs	r2, #0
 800ec74:	2100      	movs	r1, #0
 800ec76:	6878      	ldr	r0, [r7, #4]
 800ec78:	f004 ff3e 	bl	8013af8 <USBD_LL_Transmit>

  return USBD_OK;
 800ec7c:	2300      	movs	r3, #0
}
 800ec7e:	4618      	mov	r0, r3
 800ec80:	3708      	adds	r7, #8
 800ec82:	46bd      	mov	sp, r7
 800ec84:	bd80      	pop	{r7, pc}

0800ec86 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800ec86:	b580      	push	{r7, lr}
 800ec88:	b082      	sub	sp, #8
 800ec8a:	af00      	add	r7, sp, #0
 800ec8c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800ec8e:	687b      	ldr	r3, [r7, #4]
 800ec90:	2205      	movs	r2, #5
 800ec92:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ec96:	2300      	movs	r3, #0
 800ec98:	2200      	movs	r2, #0
 800ec9a:	2100      	movs	r1, #0
 800ec9c:	6878      	ldr	r0, [r7, #4]
 800ec9e:	f004 ff4e 	bl	8013b3e <USBD_LL_PrepareReceive>

  return USBD_OK;
 800eca2:	2300      	movs	r3, #0
}
 800eca4:	4618      	mov	r0, r3
 800eca6:	3708      	adds	r7, #8
 800eca8:	46bd      	mov	sp, r7
 800ecaa:	bd80      	pop	{r7, pc}

0800ecac <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the paramter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800ecac:	b480      	push	{r7}
 800ecae:	b087      	sub	sp, #28
 800ecb0:	af00      	add	r7, sp, #0
 800ecb2:	60f8      	str	r0, [r7, #12]
 800ecb4:	60b9      	str	r1, [r7, #8]
 800ecb6:	4613      	mov	r3, r2
 800ecb8:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800ecba:	2301      	movs	r3, #1
 800ecbc:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800ecbe:	2300      	movs	r3, #0
 800ecc0:	75bb      	strb	r3, [r7, #22]
  
  if(disk.nbr <= _VOLUMES)
 800ecc2:	4b1e      	ldr	r3, [pc, #120]	; (800ed3c <FATFS_LinkDriverEx+0x90>)
 800ecc4:	7a5b      	ldrb	r3, [r3, #9]
 800ecc6:	b2db      	uxtb	r3, r3
 800ecc8:	2b01      	cmp	r3, #1
 800ecca:	d831      	bhi.n	800ed30 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800eccc:	4b1b      	ldr	r3, [pc, #108]	; (800ed3c <FATFS_LinkDriverEx+0x90>)
 800ecce:	7a5b      	ldrb	r3, [r3, #9]
 800ecd0:	b2db      	uxtb	r3, r3
 800ecd2:	461a      	mov	r2, r3
 800ecd4:	4b19      	ldr	r3, [pc, #100]	; (800ed3c <FATFS_LinkDriverEx+0x90>)
 800ecd6:	2100      	movs	r1, #0
 800ecd8:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;  
 800ecda:	4b18      	ldr	r3, [pc, #96]	; (800ed3c <FATFS_LinkDriverEx+0x90>)
 800ecdc:	7a5b      	ldrb	r3, [r3, #9]
 800ecde:	b2db      	uxtb	r3, r3
 800ece0:	4a16      	ldr	r2, [pc, #88]	; (800ed3c <FATFS_LinkDriverEx+0x90>)
 800ece2:	009b      	lsls	r3, r3, #2
 800ece4:	4413      	add	r3, r2
 800ece6:	68fa      	ldr	r2, [r7, #12]
 800ece8:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;  
 800ecea:	4b14      	ldr	r3, [pc, #80]	; (800ed3c <FATFS_LinkDriverEx+0x90>)
 800ecec:	7a5b      	ldrb	r3, [r3, #9]
 800ecee:	b2db      	uxtb	r3, r3
 800ecf0:	461a      	mov	r2, r3
 800ecf2:	4b12      	ldr	r3, [pc, #72]	; (800ed3c <FATFS_LinkDriverEx+0x90>)
 800ecf4:	4413      	add	r3, r2
 800ecf6:	79fa      	ldrb	r2, [r7, #7]
 800ecf8:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800ecfa:	4b10      	ldr	r3, [pc, #64]	; (800ed3c <FATFS_LinkDriverEx+0x90>)
 800ecfc:	7a5b      	ldrb	r3, [r3, #9]
 800ecfe:	b2db      	uxtb	r3, r3
 800ed00:	1c5a      	adds	r2, r3, #1
 800ed02:	b2d1      	uxtb	r1, r2
 800ed04:	4a0d      	ldr	r2, [pc, #52]	; (800ed3c <FATFS_LinkDriverEx+0x90>)
 800ed06:	7251      	strb	r1, [r2, #9]
 800ed08:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800ed0a:	7dbb      	ldrb	r3, [r7, #22]
 800ed0c:	3330      	adds	r3, #48	; 0x30
 800ed0e:	b2da      	uxtb	r2, r3
 800ed10:	68bb      	ldr	r3, [r7, #8]
 800ed12:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800ed14:	68bb      	ldr	r3, [r7, #8]
 800ed16:	3301      	adds	r3, #1
 800ed18:	223a      	movs	r2, #58	; 0x3a
 800ed1a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800ed1c:	68bb      	ldr	r3, [r7, #8]
 800ed1e:	3302      	adds	r3, #2
 800ed20:	222f      	movs	r2, #47	; 0x2f
 800ed22:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800ed24:	68bb      	ldr	r3, [r7, #8]
 800ed26:	3303      	adds	r3, #3
 800ed28:	2200      	movs	r2, #0
 800ed2a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800ed2c:	2300      	movs	r3, #0
 800ed2e:	75fb      	strb	r3, [r7, #23]
  }
  
  return ret;
 800ed30:	7dfb      	ldrb	r3, [r7, #23]
}
 800ed32:	4618      	mov	r0, r3
 800ed34:	371c      	adds	r7, #28
 800ed36:	46bd      	mov	sp, r7
 800ed38:	bc80      	pop	{r7}
 800ed3a:	4770      	bx	lr
 800ed3c:	2000046c 	.word	0x2000046c

0800ed40 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path 
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(Diskio_drvTypeDef *drv, char *path)
{
 800ed40:	b580      	push	{r7, lr}
 800ed42:	b082      	sub	sp, #8
 800ed44:	af00      	add	r7, sp, #0
 800ed46:	6078      	str	r0, [r7, #4]
 800ed48:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800ed4a:	2200      	movs	r2, #0
 800ed4c:	6839      	ldr	r1, [r7, #0]
 800ed4e:	6878      	ldr	r0, [r7, #4]
 800ed50:	f7ff ffac 	bl	800ecac <FATFS_LinkDriverEx>
 800ed54:	4603      	mov	r3, r0
}
 800ed56:	4618      	mov	r0, r3
 800ed58:	3708      	adds	r7, #8
 800ed5a:	46bd      	mov	sp, r7
 800ed5c:	bd80      	pop	{r7, pc}
	...

0800ed60 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used 
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800ed60:	b580      	push	{r7, lr}
 800ed62:	b082      	sub	sp, #8
 800ed64:	af00      	add	r7, sp, #0
 800ed66:	4603      	mov	r3, r0
 800ed68:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800ed6a:	4b0b      	ldr	r3, [pc, #44]	; (800ed98 <SD_initialize+0x38>)
 800ed6c:	2201      	movs	r2, #1
 800ed6e:	701a      	strb	r2, [r3, #0]
  
  /* Configure the uSD device */
  if(BSP_SD_Init() == MSD_OK)
 800ed70:	f7fd ff0c 	bl	800cb8c <BSP_SD_Init>
 800ed74:	4603      	mov	r3, r0
 800ed76:	2b00      	cmp	r3, #0
 800ed78:	d107      	bne.n	800ed8a <SD_initialize+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800ed7a:	4b07      	ldr	r3, [pc, #28]	; (800ed98 <SD_initialize+0x38>)
 800ed7c:	781b      	ldrb	r3, [r3, #0]
 800ed7e:	b2db      	uxtb	r3, r3
 800ed80:	f023 0301 	bic.w	r3, r3, #1
 800ed84:	b2da      	uxtb	r2, r3
 800ed86:	4b04      	ldr	r3, [pc, #16]	; (800ed98 <SD_initialize+0x38>)
 800ed88:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800ed8a:	4b03      	ldr	r3, [pc, #12]	; (800ed98 <SD_initialize+0x38>)
 800ed8c:	781b      	ldrb	r3, [r3, #0]
 800ed8e:	b2db      	uxtb	r3, r3
}
 800ed90:	4618      	mov	r0, r3
 800ed92:	3708      	adds	r7, #8
 800ed94:	46bd      	mov	sp, r7
 800ed96:	bd80      	pop	{r7, pc}
 800ed98:	2000011f 	.word	0x2000011f

0800ed9c <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800ed9c:	b580      	push	{r7, lr}
 800ed9e:	b082      	sub	sp, #8
 800eda0:	af00      	add	r7, sp, #0
 800eda2:	4603      	mov	r3, r0
 800eda4:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800eda6:	4b0b      	ldr	r3, [pc, #44]	; (800edd4 <SD_status+0x38>)
 800eda8:	2201      	movs	r2, #1
 800edaa:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 800edac:	f7fd ff50 	bl	800cc50 <BSP_SD_GetCardState>
 800edb0:	4603      	mov	r3, r0
 800edb2:	2b00      	cmp	r3, #0
 800edb4:	d107      	bne.n	800edc6 <SD_status+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800edb6:	4b07      	ldr	r3, [pc, #28]	; (800edd4 <SD_status+0x38>)
 800edb8:	781b      	ldrb	r3, [r3, #0]
 800edba:	b2db      	uxtb	r3, r3
 800edbc:	f023 0301 	bic.w	r3, r3, #1
 800edc0:	b2da      	uxtb	r2, r3
 800edc2:	4b04      	ldr	r3, [pc, #16]	; (800edd4 <SD_status+0x38>)
 800edc4:	701a      	strb	r2, [r3, #0]
  }
  
  return Stat;
 800edc6:	4b03      	ldr	r3, [pc, #12]	; (800edd4 <SD_status+0x38>)
 800edc8:	781b      	ldrb	r3, [r3, #0]
 800edca:	b2db      	uxtb	r3, r3
}
 800edcc:	4618      	mov	r0, r3
 800edce:	3708      	adds	r7, #8
 800edd0:	46bd      	mov	sp, r7
 800edd2:	bd80      	pop	{r7, pc}
 800edd4:	2000011f 	.word	0x2000011f

0800edd8 <SD_read>:
  * @param  sector: Sector address (LBA)
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800edd8:	b580      	push	{r7, lr}
 800edda:	b086      	sub	sp, #24
 800eddc:	af00      	add	r7, sp, #0
 800edde:	60b9      	str	r1, [r7, #8]
 800ede0:	607a      	str	r2, [r7, #4]
 800ede2:	603b      	str	r3, [r7, #0]
 800ede4:	4603      	mov	r3, r0
 800ede6:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800ede8:	2301      	movs	r3, #1
 800edea:	75fb      	strb	r3, [r7, #23]
  uint32_t timeout = 100000;
 800edec:	4b0f      	ldr	r3, [pc, #60]	; (800ee2c <SD_read+0x54>)
 800edee:	613b      	str	r3, [r7, #16]

  if(BSP_SD_ReadBlocks((uint32_t*)buff, 
 800edf0:	4b0f      	ldr	r3, [pc, #60]	; (800ee30 <SD_read+0x58>)
 800edf2:	683a      	ldr	r2, [r7, #0]
 800edf4:	6879      	ldr	r1, [r7, #4]
 800edf6:	68b8      	ldr	r0, [r7, #8]
 800edf8:	f7fd feee 	bl	800cbd8 <BSP_SD_ReadBlocks>
 800edfc:	4603      	mov	r3, r0
 800edfe:	2b00      	cmp	r3, #0
 800ee00:	d10e      	bne.n	800ee20 <SD_read+0x48>
                       (uint32_t) (sector), 
                       count, SD_DATATIMEOUT) == MSD_OK)
  {
    while(BSP_SD_GetCardState()!= MSD_OK)
 800ee02:	e006      	b.n	800ee12 <SD_read+0x3a>
    {
      if (timeout-- == 0)
 800ee04:	693b      	ldr	r3, [r7, #16]
 800ee06:	1e5a      	subs	r2, r3, #1
 800ee08:	613a      	str	r2, [r7, #16]
 800ee0a:	2b00      	cmp	r3, #0
 800ee0c:	d101      	bne.n	800ee12 <SD_read+0x3a>
      {
        return RES_ERROR;
 800ee0e:	2301      	movs	r3, #1
 800ee10:	e007      	b.n	800ee22 <SD_read+0x4a>
    while(BSP_SD_GetCardState()!= MSD_OK)
 800ee12:	f7fd ff1d 	bl	800cc50 <BSP_SD_GetCardState>
 800ee16:	4603      	mov	r3, r0
 800ee18:	2b00      	cmp	r3, #0
 800ee1a:	d1f3      	bne.n	800ee04 <SD_read+0x2c>
      }
    }
    res = RES_OK;
 800ee1c:	2300      	movs	r3, #0
 800ee1e:	75fb      	strb	r3, [r7, #23]
  }
  
  return res;
 800ee20:	7dfb      	ldrb	r3, [r7, #23]
}
 800ee22:	4618      	mov	r0, r3
 800ee24:	3718      	adds	r7, #24
 800ee26:	46bd      	mov	sp, r7
 800ee28:	bd80      	pop	{r7, pc}
 800ee2a:	bf00      	nop
 800ee2c:	000186a0 	.word	0x000186a0
 800ee30:	05f5e100 	.word	0x05f5e100

0800ee34 <SD_write>:
  * @param  count: Number of sectors to write (1..128)
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800ee34:	b580      	push	{r7, lr}
 800ee36:	b086      	sub	sp, #24
 800ee38:	af00      	add	r7, sp, #0
 800ee3a:	60b9      	str	r1, [r7, #8]
 800ee3c:	607a      	str	r2, [r7, #4]
 800ee3e:	603b      	str	r3, [r7, #0]
 800ee40:	4603      	mov	r3, r0
 800ee42:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800ee44:	2301      	movs	r3, #1
 800ee46:	75fb      	strb	r3, [r7, #23]
  uint32_t timeout = 100000;
 800ee48:	4b0f      	ldr	r3, [pc, #60]	; (800ee88 <SD_write+0x54>)
 800ee4a:	613b      	str	r3, [r7, #16]

  if(BSP_SD_WriteBlocks((uint32_t*)buff, 
 800ee4c:	4b0f      	ldr	r3, [pc, #60]	; (800ee8c <SD_write+0x58>)
 800ee4e:	683a      	ldr	r2, [r7, #0]
 800ee50:	6879      	ldr	r1, [r7, #4]
 800ee52:	68b8      	ldr	r0, [r7, #8]
 800ee54:	f7fd fede 	bl	800cc14 <BSP_SD_WriteBlocks>
 800ee58:	4603      	mov	r3, r0
 800ee5a:	2b00      	cmp	r3, #0
 800ee5c:	d10e      	bne.n	800ee7c <SD_write+0x48>
                        (uint32_t)(sector), 
                        count, SD_DATATIMEOUT) == MSD_OK)
  {
    while(BSP_SD_GetCardState()!= MSD_OK)
 800ee5e:	e006      	b.n	800ee6e <SD_write+0x3a>
    {
      if (timeout-- == 0)
 800ee60:	693b      	ldr	r3, [r7, #16]
 800ee62:	1e5a      	subs	r2, r3, #1
 800ee64:	613a      	str	r2, [r7, #16]
 800ee66:	2b00      	cmp	r3, #0
 800ee68:	d101      	bne.n	800ee6e <SD_write+0x3a>
      {
        return RES_ERROR;
 800ee6a:	2301      	movs	r3, #1
 800ee6c:	e007      	b.n	800ee7e <SD_write+0x4a>
    while(BSP_SD_GetCardState()!= MSD_OK)
 800ee6e:	f7fd feef 	bl	800cc50 <BSP_SD_GetCardState>
 800ee72:	4603      	mov	r3, r0
 800ee74:	2b00      	cmp	r3, #0
 800ee76:	d1f3      	bne.n	800ee60 <SD_write+0x2c>
      }
    }    
    res = RES_OK;
 800ee78:	2300      	movs	r3, #0
 800ee7a:	75fb      	strb	r3, [r7, #23]
  }
  
  return res;
 800ee7c:	7dfb      	ldrb	r3, [r7, #23]
}
 800ee7e:	4618      	mov	r0, r3
 800ee80:	3718      	adds	r7, #24
 800ee82:	46bd      	mov	sp, r7
 800ee84:	bd80      	pop	{r7, pc}
 800ee86:	bf00      	nop
 800ee88:	000186a0 	.word	0x000186a0
 800ee8c:	05f5e100 	.word	0x05f5e100

0800ee90 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800ee90:	b580      	push	{r7, lr}
 800ee92:	b08c      	sub	sp, #48	; 0x30
 800ee94:	af00      	add	r7, sp, #0
 800ee96:	4603      	mov	r3, r0
 800ee98:	603a      	str	r2, [r7, #0]
 800ee9a:	71fb      	strb	r3, [r7, #7]
 800ee9c:	460b      	mov	r3, r1
 800ee9e:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800eea0:	2301      	movs	r3, #1
 800eea2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;
  
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800eea6:	4b24      	ldr	r3, [pc, #144]	; (800ef38 <SD_ioctl+0xa8>)
 800eea8:	781b      	ldrb	r3, [r3, #0]
 800eeaa:	b2db      	uxtb	r3, r3
 800eeac:	f003 0301 	and.w	r3, r3, #1
 800eeb0:	2b00      	cmp	r3, #0
 800eeb2:	d001      	beq.n	800eeb8 <SD_ioctl+0x28>
 800eeb4:	2303      	movs	r3, #3
 800eeb6:	e03b      	b.n	800ef30 <SD_ioctl+0xa0>
  
  switch (cmd)
 800eeb8:	79bb      	ldrb	r3, [r7, #6]
 800eeba:	2b03      	cmp	r3, #3
 800eebc:	d833      	bhi.n	800ef26 <SD_ioctl+0x96>
 800eebe:	a201      	add	r2, pc, #4	; (adr r2, 800eec4 <SD_ioctl+0x34>)
 800eec0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eec4:	0800eed5 	.word	0x0800eed5
 800eec8:	0800eedd 	.word	0x0800eedd
 800eecc:	0800eef5 	.word	0x0800eef5
 800eed0:	0800ef0f 	.word	0x0800ef0f
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800eed4:	2300      	movs	r3, #0
 800eed6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800eeda:	e027      	b.n	800ef2c <SD_ioctl+0x9c>
  
  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800eedc:	f107 030c 	add.w	r3, r7, #12
 800eee0:	4618      	mov	r0, r3
 800eee2:	f7fd fec5 	bl	800cc70 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800eee6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800eee8:	683b      	ldr	r3, [r7, #0]
 800eeea:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800eeec:	2300      	movs	r3, #0
 800eeee:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800eef2:	e01b      	b.n	800ef2c <SD_ioctl+0x9c>
  
  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800eef4:	f107 030c 	add.w	r3, r7, #12
 800eef8:	4618      	mov	r0, r3
 800eefa:	f7fd feb9 	bl	800cc70 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800eefe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ef00:	b29a      	uxth	r2, r3
 800ef02:	683b      	ldr	r3, [r7, #0]
 800ef04:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800ef06:	2300      	movs	r3, #0
 800ef08:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800ef0c:	e00e      	b.n	800ef2c <SD_ioctl+0x9c>
  
  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800ef0e:	f107 030c 	add.w	r3, r7, #12
 800ef12:	4618      	mov	r0, r3
 800ef14:	f7fd feac 	bl	800cc70 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize;
 800ef18:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ef1a:	683b      	ldr	r3, [r7, #0]
 800ef1c:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800ef1e:	2300      	movs	r3, #0
 800ef20:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800ef24:	e002      	b.n	800ef2c <SD_ioctl+0x9c>
  
  default:
    res = RES_PARERR;
 800ef26:	2304      	movs	r3, #4
 800ef28:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }
  
  return res;
 800ef2c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800ef30:	4618      	mov	r0, r3
 800ef32:	3730      	adds	r7, #48	; 0x30
 800ef34:	46bd      	mov	sp, r7
 800ef36:	bd80      	pop	{r7, pc}
 800ef38:	2000011f 	.word	0x2000011f

0800ef3c <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 800ef3c:	b480      	push	{r7}
 800ef3e:	b083      	sub	sp, #12
 800ef40:	af00      	add	r7, sp, #0
 800ef42:	4603      	mov	r3, r0
 800ef44:	80fb      	strh	r3, [r7, #6]
  return (u16_t)PP_HTONS(n);
 800ef46:	88fb      	ldrh	r3, [r7, #6]
 800ef48:	ba5b      	rev16	r3, r3
 800ef4a:	b29b      	uxth	r3, r3
}
 800ef4c:	4618      	mov	r0, r3
 800ef4e:	370c      	adds	r7, #12
 800ef50:	46bd      	mov	sp, r7
 800ef52:	bc80      	pop	{r7}
 800ef54:	4770      	bx	lr

0800ef56 <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 800ef56:	b580      	push	{r7, lr}
 800ef58:	b082      	sub	sp, #8
 800ef5a:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 800ef5c:	2300      	movs	r3, #0
 800ef5e:	607b      	str	r3, [r7, #4]
  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
#endif /* !NO_SYS */
  mem_init();
 800ef60:	f000 f8a4 	bl	800f0ac <mem_init>
  memp_init();
 800ef64:	f000 fb34 	bl	800f5d0 <memp_init>
  pbuf_init();
  netif_init();
 800ef68:	f000 fbec 	bl	800f744 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 800ef6c:	f001 fb8c 	bl	8010688 <udp_init>
#if PPP_SUPPORT
  ppp_init();
#endif
 
#if LWIP_TIMERS
  sys_timeouts_init();
 800ef70:	f001 fabe 	bl	80104f0 <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 800ef74:	bf00      	nop
 800ef76:	3708      	adds	r7, #8
 800ef78:	46bd      	mov	sp, r7
 800ef7a:	bd80      	pop	{r7, pc}

0800ef7c <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 800ef7c:	b580      	push	{r7, lr}
 800ef7e:	b084      	sub	sp, #16
 800ef80:	af00      	add	r7, sp, #0
 800ef82:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 800ef84:	4b40      	ldr	r3, [pc, #256]	; (800f088 <plug_holes+0x10c>)
 800ef86:	681b      	ldr	r3, [r3, #0]
 800ef88:	687a      	ldr	r2, [r7, #4]
 800ef8a:	429a      	cmp	r2, r3
 800ef8c:	d206      	bcs.n	800ef9c <plug_holes+0x20>
 800ef8e:	4b3f      	ldr	r3, [pc, #252]	; (800f08c <plug_holes+0x110>)
 800ef90:	f240 125d 	movw	r2, #349	; 0x15d
 800ef94:	493e      	ldr	r1, [pc, #248]	; (800f090 <plug_holes+0x114>)
 800ef96:	483f      	ldr	r0, [pc, #252]	; (800f094 <plug_holes+0x118>)
 800ef98:	f005 fb84 	bl	80146a4 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 800ef9c:	4b3e      	ldr	r3, [pc, #248]	; (800f098 <plug_holes+0x11c>)
 800ef9e:	681b      	ldr	r3, [r3, #0]
 800efa0:	687a      	ldr	r2, [r7, #4]
 800efa2:	429a      	cmp	r2, r3
 800efa4:	d306      	bcc.n	800efb4 <plug_holes+0x38>
 800efa6:	4b39      	ldr	r3, [pc, #228]	; (800f08c <plug_holes+0x110>)
 800efa8:	f44f 72af 	mov.w	r2, #350	; 0x15e
 800efac:	493b      	ldr	r1, [pc, #236]	; (800f09c <plug_holes+0x120>)
 800efae:	4839      	ldr	r0, [pc, #228]	; (800f094 <plug_holes+0x118>)
 800efb0:	f005 fb78 	bl	80146a4 <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 800efb4:	687b      	ldr	r3, [r7, #4]
 800efb6:	791b      	ldrb	r3, [r3, #4]
 800efb8:	2b00      	cmp	r3, #0
 800efba:	d006      	beq.n	800efca <plug_holes+0x4e>
 800efbc:	4b33      	ldr	r3, [pc, #204]	; (800f08c <plug_holes+0x110>)
 800efbe:	f240 125f 	movw	r2, #351	; 0x15f
 800efc2:	4937      	ldr	r1, [pc, #220]	; (800f0a0 <plug_holes+0x124>)
 800efc4:	4833      	ldr	r0, [pc, #204]	; (800f094 <plug_holes+0x118>)
 800efc6:	f005 fb6d 	bl	80146a4 <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 800efca:	687b      	ldr	r3, [r7, #4]
 800efcc:	881b      	ldrh	r3, [r3, #0]
 800efce:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800efd2:	d906      	bls.n	800efe2 <plug_holes+0x66>
 800efd4:	4b2d      	ldr	r3, [pc, #180]	; (800f08c <plug_holes+0x110>)
 800efd6:	f44f 72b1 	mov.w	r2, #354	; 0x162
 800efda:	4932      	ldr	r1, [pc, #200]	; (800f0a4 <plug_holes+0x128>)
 800efdc:	482d      	ldr	r0, [pc, #180]	; (800f094 <plug_holes+0x118>)
 800efde:	f005 fb61 	bl	80146a4 <iprintf>

  nmem = (struct mem *)(void *)&ram[mem->next];
 800efe2:	4b29      	ldr	r3, [pc, #164]	; (800f088 <plug_holes+0x10c>)
 800efe4:	681b      	ldr	r3, [r3, #0]
 800efe6:	687a      	ldr	r2, [r7, #4]
 800efe8:	8812      	ldrh	r2, [r2, #0]
 800efea:	4413      	add	r3, r2
 800efec:	60fb      	str	r3, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 800efee:	687a      	ldr	r2, [r7, #4]
 800eff0:	68fb      	ldr	r3, [r7, #12]
 800eff2:	429a      	cmp	r2, r3
 800eff4:	d01f      	beq.n	800f036 <plug_holes+0xba>
 800eff6:	68fb      	ldr	r3, [r7, #12]
 800eff8:	791b      	ldrb	r3, [r3, #4]
 800effa:	2b00      	cmp	r3, #0
 800effc:	d11b      	bne.n	800f036 <plug_holes+0xba>
 800effe:	4b26      	ldr	r3, [pc, #152]	; (800f098 <plug_holes+0x11c>)
 800f000:	681b      	ldr	r3, [r3, #0]
 800f002:	68fa      	ldr	r2, [r7, #12]
 800f004:	429a      	cmp	r2, r3
 800f006:	d016      	beq.n	800f036 <plug_holes+0xba>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 800f008:	4b27      	ldr	r3, [pc, #156]	; (800f0a8 <plug_holes+0x12c>)
 800f00a:	681b      	ldr	r3, [r3, #0]
 800f00c:	68fa      	ldr	r2, [r7, #12]
 800f00e:	429a      	cmp	r2, r3
 800f010:	d102      	bne.n	800f018 <plug_holes+0x9c>
      lfree = mem;
 800f012:	4a25      	ldr	r2, [pc, #148]	; (800f0a8 <plug_holes+0x12c>)
 800f014:	687b      	ldr	r3, [r7, #4]
 800f016:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 800f018:	68fb      	ldr	r3, [r7, #12]
 800f01a:	881a      	ldrh	r2, [r3, #0]
 800f01c:	687b      	ldr	r3, [r7, #4]
 800f01e:	801a      	strh	r2, [r3, #0]
    ((struct mem *)(void *)&ram[nmem->next])->prev = (mem_size_t)((u8_t *)mem - ram);
 800f020:	687b      	ldr	r3, [r7, #4]
 800f022:	4a19      	ldr	r2, [pc, #100]	; (800f088 <plug_holes+0x10c>)
 800f024:	6812      	ldr	r2, [r2, #0]
 800f026:	1a99      	subs	r1, r3, r2
 800f028:	4b17      	ldr	r3, [pc, #92]	; (800f088 <plug_holes+0x10c>)
 800f02a:	681b      	ldr	r3, [r3, #0]
 800f02c:	68fa      	ldr	r2, [r7, #12]
 800f02e:	8812      	ldrh	r2, [r2, #0]
 800f030:	4413      	add	r3, r2
 800f032:	b28a      	uxth	r2, r1
 800f034:	805a      	strh	r2, [r3, #2]
  }

  /* plug hole backward */
  pmem = (struct mem *)(void *)&ram[mem->prev];
 800f036:	4b14      	ldr	r3, [pc, #80]	; (800f088 <plug_holes+0x10c>)
 800f038:	681b      	ldr	r3, [r3, #0]
 800f03a:	687a      	ldr	r2, [r7, #4]
 800f03c:	8852      	ldrh	r2, [r2, #2]
 800f03e:	4413      	add	r3, r2
 800f040:	60bb      	str	r3, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 800f042:	68ba      	ldr	r2, [r7, #8]
 800f044:	687b      	ldr	r3, [r7, #4]
 800f046:	429a      	cmp	r2, r3
 800f048:	d01a      	beq.n	800f080 <plug_holes+0x104>
 800f04a:	68bb      	ldr	r3, [r7, #8]
 800f04c:	791b      	ldrb	r3, [r3, #4]
 800f04e:	2b00      	cmp	r3, #0
 800f050:	d116      	bne.n	800f080 <plug_holes+0x104>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 800f052:	4b15      	ldr	r3, [pc, #84]	; (800f0a8 <plug_holes+0x12c>)
 800f054:	681b      	ldr	r3, [r3, #0]
 800f056:	687a      	ldr	r2, [r7, #4]
 800f058:	429a      	cmp	r2, r3
 800f05a:	d102      	bne.n	800f062 <plug_holes+0xe6>
      lfree = pmem;
 800f05c:	4a12      	ldr	r2, [pc, #72]	; (800f0a8 <plug_holes+0x12c>)
 800f05e:	68bb      	ldr	r3, [r7, #8]
 800f060:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 800f062:	687b      	ldr	r3, [r7, #4]
 800f064:	881a      	ldrh	r2, [r3, #0]
 800f066:	68bb      	ldr	r3, [r7, #8]
 800f068:	801a      	strh	r2, [r3, #0]
    ((struct mem *)(void *)&ram[mem->next])->prev = (mem_size_t)((u8_t *)pmem - ram);
 800f06a:	68bb      	ldr	r3, [r7, #8]
 800f06c:	4a06      	ldr	r2, [pc, #24]	; (800f088 <plug_holes+0x10c>)
 800f06e:	6812      	ldr	r2, [r2, #0]
 800f070:	1a99      	subs	r1, r3, r2
 800f072:	4b05      	ldr	r3, [pc, #20]	; (800f088 <plug_holes+0x10c>)
 800f074:	681b      	ldr	r3, [r3, #0]
 800f076:	687a      	ldr	r2, [r7, #4]
 800f078:	8812      	ldrh	r2, [r2, #0]
 800f07a:	4413      	add	r3, r2
 800f07c:	b28a      	uxth	r2, r1
 800f07e:	805a      	strh	r2, [r3, #2]
  }
}
 800f080:	bf00      	nop
 800f082:	3710      	adds	r7, #16
 800f084:	46bd      	mov	sp, r7
 800f086:	bd80      	pop	{r7, pc}
 800f088:	20000478 	.word	0x20000478
 800f08c:	08016814 	.word	0x08016814
 800f090:	08016844 	.word	0x08016844
 800f094:	0801685c 	.word	0x0801685c
 800f098:	2000047c 	.word	0x2000047c
 800f09c:	08016884 	.word	0x08016884
 800f0a0:	080168a0 	.word	0x080168a0
 800f0a4:	080168bc 	.word	0x080168bc
 800f0a8:	20000480 	.word	0x20000480

0800f0ac <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 800f0ac:	b480      	push	{r7}
 800f0ae:	b083      	sub	sp, #12
 800f0b0:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
    (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT-1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 800f0b2:	4b18      	ldr	r3, [pc, #96]	; (800f114 <mem_init+0x68>)
 800f0b4:	3303      	adds	r3, #3
 800f0b6:	f023 0303 	bic.w	r3, r3, #3
 800f0ba:	461a      	mov	r2, r3
 800f0bc:	4b16      	ldr	r3, [pc, #88]	; (800f118 <mem_init+0x6c>)
 800f0be:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 800f0c0:	4b15      	ldr	r3, [pc, #84]	; (800f118 <mem_init+0x6c>)
 800f0c2:	681b      	ldr	r3, [r3, #0]
 800f0c4:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 800f0c6:	687b      	ldr	r3, [r7, #4]
 800f0c8:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800f0cc:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 800f0ce:	687b      	ldr	r3, [r7, #4]
 800f0d0:	2200      	movs	r2, #0
 800f0d2:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 800f0d4:	687b      	ldr	r3, [r7, #4]
 800f0d6:	2200      	movs	r2, #0
 800f0d8:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = (struct mem *)(void *)&ram[MEM_SIZE_ALIGNED];
 800f0da:	4b0f      	ldr	r3, [pc, #60]	; (800f118 <mem_init+0x6c>)
 800f0dc:	681b      	ldr	r3, [r3, #0]
 800f0de:	f503 63c8 	add.w	r3, r3, #1600	; 0x640
 800f0e2:	4a0e      	ldr	r2, [pc, #56]	; (800f11c <mem_init+0x70>)
 800f0e4:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 800f0e6:	4b0d      	ldr	r3, [pc, #52]	; (800f11c <mem_init+0x70>)
 800f0e8:	681b      	ldr	r3, [r3, #0]
 800f0ea:	2201      	movs	r2, #1
 800f0ec:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 800f0ee:	4b0b      	ldr	r3, [pc, #44]	; (800f11c <mem_init+0x70>)
 800f0f0:	681b      	ldr	r3, [r3, #0]
 800f0f2:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800f0f6:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 800f0f8:	4b08      	ldr	r3, [pc, #32]	; (800f11c <mem_init+0x70>)
 800f0fa:	681b      	ldr	r3, [r3, #0]
 800f0fc:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800f100:	805a      	strh	r2, [r3, #2]

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 800f102:	4b05      	ldr	r3, [pc, #20]	; (800f118 <mem_init+0x6c>)
 800f104:	681b      	ldr	r3, [r3, #0]
 800f106:	4a06      	ldr	r2, [pc, #24]	; (800f120 <mem_init+0x74>)
 800f108:	6013      	str	r3, [r2, #0]
  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
    LWIP_ASSERT("failed to create mem_mutex", 0);
  }
}
 800f10a:	bf00      	nop
 800f10c:	370c      	adds	r7, #12
 800f10e:	46bd      	mov	sp, r7
 800f110:	bc80      	pop	{r7}
 800f112:	4770      	bx	lr
 800f114:	200046dc 	.word	0x200046dc
 800f118:	20000478 	.word	0x20000478
 800f11c:	2000047c 	.word	0x2000047c
 800f120:	20000480 	.word	0x20000480

0800f124 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 800f124:	b580      	push	{r7, lr}
 800f126:	b084      	sub	sp, #16
 800f128:	af00      	add	r7, sp, #0
 800f12a:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 800f12c:	687b      	ldr	r3, [r7, #4]
 800f12e:	2b00      	cmp	r3, #0
 800f130:	d043      	beq.n	800f1ba <mem_free+0x96>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  LWIP_ASSERT("mem_free: sanity check alignment", (((mem_ptr_t)rmem) & (MEM_ALIGNMENT-1)) == 0);
 800f132:	687b      	ldr	r3, [r7, #4]
 800f134:	f003 0303 	and.w	r3, r3, #3
 800f138:	2b00      	cmp	r3, #0
 800f13a:	d006      	beq.n	800f14a <mem_free+0x26>
 800f13c:	4b22      	ldr	r3, [pc, #136]	; (800f1c8 <mem_free+0xa4>)
 800f13e:	f44f 72d6 	mov.w	r2, #428	; 0x1ac
 800f142:	4922      	ldr	r1, [pc, #136]	; (800f1cc <mem_free+0xa8>)
 800f144:	4822      	ldr	r0, [pc, #136]	; (800f1d0 <mem_free+0xac>)
 800f146:	f005 faad 	bl	80146a4 <iprintf>

  LWIP_ASSERT("mem_free: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 800f14a:	4b22      	ldr	r3, [pc, #136]	; (800f1d4 <mem_free+0xb0>)
 800f14c:	681b      	ldr	r3, [r3, #0]
 800f14e:	687a      	ldr	r2, [r7, #4]
 800f150:	429a      	cmp	r2, r3
 800f152:	d304      	bcc.n	800f15e <mem_free+0x3a>
 800f154:	4b20      	ldr	r3, [pc, #128]	; (800f1d8 <mem_free+0xb4>)
 800f156:	681b      	ldr	r3, [r3, #0]
 800f158:	687a      	ldr	r2, [r7, #4]
 800f15a:	429a      	cmp	r2, r3
 800f15c:	d306      	bcc.n	800f16c <mem_free+0x48>
 800f15e:	4b1a      	ldr	r3, [pc, #104]	; (800f1c8 <mem_free+0xa4>)
 800f160:	f240 12af 	movw	r2, #431	; 0x1af
 800f164:	491d      	ldr	r1, [pc, #116]	; (800f1dc <mem_free+0xb8>)
 800f166:	481a      	ldr	r0, [pc, #104]	; (800f1d0 <mem_free+0xac>)
 800f168:	f005 fa9c 	bl	80146a4 <iprintf>
    (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 800f16c:	4b19      	ldr	r3, [pc, #100]	; (800f1d4 <mem_free+0xb0>)
 800f16e:	681b      	ldr	r3, [r3, #0]
 800f170:	687a      	ldr	r2, [r7, #4]
 800f172:	429a      	cmp	r2, r3
 800f174:	d323      	bcc.n	800f1be <mem_free+0x9a>
 800f176:	4b18      	ldr	r3, [pc, #96]	; (800f1d8 <mem_free+0xb4>)
 800f178:	681b      	ldr	r3, [r3, #0]
 800f17a:	687a      	ldr	r2, [r7, #4]
 800f17c:	429a      	cmp	r2, r3
 800f17e:	d21e      	bcs.n	800f1be <mem_free+0x9a>
  }
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - SIZEOF_STRUCT_MEM);
 800f180:	687b      	ldr	r3, [r7, #4]
 800f182:	3b08      	subs	r3, #8
 800f184:	60fb      	str	r3, [r7, #12]
  /* ... which has to be in a used state ... */
  LWIP_ASSERT("mem_free: mem->used", mem->used);
 800f186:	68fb      	ldr	r3, [r7, #12]
 800f188:	791b      	ldrb	r3, [r3, #4]
 800f18a:	2b00      	cmp	r3, #0
 800f18c:	d106      	bne.n	800f19c <mem_free+0x78>
 800f18e:	4b0e      	ldr	r3, [pc, #56]	; (800f1c8 <mem_free+0xa4>)
 800f190:	f44f 72e0 	mov.w	r2, #448	; 0x1c0
 800f194:	4912      	ldr	r1, [pc, #72]	; (800f1e0 <mem_free+0xbc>)
 800f196:	480e      	ldr	r0, [pc, #56]	; (800f1d0 <mem_free+0xac>)
 800f198:	f005 fa84 	bl	80146a4 <iprintf>
  /* ... and is now unused. */
  mem->used = 0;
 800f19c:	68fb      	ldr	r3, [r7, #12]
 800f19e:	2200      	movs	r2, #0
 800f1a0:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 800f1a2:	4b10      	ldr	r3, [pc, #64]	; (800f1e4 <mem_free+0xc0>)
 800f1a4:	681b      	ldr	r3, [r3, #0]
 800f1a6:	68fa      	ldr	r2, [r7, #12]
 800f1a8:	429a      	cmp	r2, r3
 800f1aa:	d202      	bcs.n	800f1b2 <mem_free+0x8e>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 800f1ac:	4a0d      	ldr	r2, [pc, #52]	; (800f1e4 <mem_free+0xc0>)
 800f1ae:	68fb      	ldr	r3, [r7, #12]
 800f1b0:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 800f1b2:	68f8      	ldr	r0, [r7, #12]
 800f1b4:	f7ff fee2 	bl	800ef7c <plug_holes>
 800f1b8:	e002      	b.n	800f1c0 <mem_free+0x9c>
    return;
 800f1ba:	bf00      	nop
 800f1bc:	e000      	b.n	800f1c0 <mem_free+0x9c>
    return;
 800f1be:	bf00      	nop
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
}
 800f1c0:	3710      	adds	r7, #16
 800f1c2:	46bd      	mov	sp, r7
 800f1c4:	bd80      	pop	{r7, pc}
 800f1c6:	bf00      	nop
 800f1c8:	08016814 	.word	0x08016814
 800f1cc:	080168e8 	.word	0x080168e8
 800f1d0:	0801685c 	.word	0x0801685c
 800f1d4:	20000478 	.word	0x20000478
 800f1d8:	2000047c 	.word	0x2000047c
 800f1dc:	0801690c 	.word	0x0801690c
 800f1e0:	08016924 	.word	0x08016924
 800f1e4:	20000480 	.word	0x20000480

0800f1e8 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t newsize)
{
 800f1e8:	b580      	push	{r7, lr}
 800f1ea:	b086      	sub	sp, #24
 800f1ec:	af00      	add	r7, sp, #0
 800f1ee:	6078      	str	r0, [r7, #4]
 800f1f0:	460b      	mov	r3, r1
 800f1f2:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = LWIP_MEM_ALIGN_SIZE(newsize);
 800f1f4:	887b      	ldrh	r3, [r7, #2]
 800f1f6:	3303      	adds	r3, #3
 800f1f8:	b29b      	uxth	r3, r3
 800f1fa:	f023 0303 	bic.w	r3, r3, #3
 800f1fe:	807b      	strh	r3, [r7, #2]

  if (newsize < MIN_SIZE_ALIGNED) {
 800f200:	887b      	ldrh	r3, [r7, #2]
 800f202:	2b0b      	cmp	r3, #11
 800f204:	d801      	bhi.n	800f20a <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 800f206:	230c      	movs	r3, #12
 800f208:	807b      	strh	r3, [r7, #2]
  }

  if (newsize > MEM_SIZE_ALIGNED) {
 800f20a:	887b      	ldrh	r3, [r7, #2]
 800f20c:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800f210:	d901      	bls.n	800f216 <mem_trim+0x2e>
    return NULL;
 800f212:	2300      	movs	r3, #0
 800f214:	e0b1      	b.n	800f37a <mem_trim+0x192>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 800f216:	4b5b      	ldr	r3, [pc, #364]	; (800f384 <mem_trim+0x19c>)
 800f218:	681b      	ldr	r3, [r3, #0]
 800f21a:	687a      	ldr	r2, [r7, #4]
 800f21c:	429a      	cmp	r2, r3
 800f21e:	d304      	bcc.n	800f22a <mem_trim+0x42>
 800f220:	4b59      	ldr	r3, [pc, #356]	; (800f388 <mem_trim+0x1a0>)
 800f222:	681b      	ldr	r3, [r3, #0]
 800f224:	687a      	ldr	r2, [r7, #4]
 800f226:	429a      	cmp	r2, r3
 800f228:	d306      	bcc.n	800f238 <mem_trim+0x50>
 800f22a:	4b58      	ldr	r3, [pc, #352]	; (800f38c <mem_trim+0x1a4>)
 800f22c:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800f230:	4957      	ldr	r1, [pc, #348]	; (800f390 <mem_trim+0x1a8>)
 800f232:	4858      	ldr	r0, [pc, #352]	; (800f394 <mem_trim+0x1ac>)
 800f234:	f005 fa36 	bl	80146a4 <iprintf>
   (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 800f238:	4b52      	ldr	r3, [pc, #328]	; (800f384 <mem_trim+0x19c>)
 800f23a:	681b      	ldr	r3, [r3, #0]
 800f23c:	687a      	ldr	r2, [r7, #4]
 800f23e:	429a      	cmp	r2, r3
 800f240:	d304      	bcc.n	800f24c <mem_trim+0x64>
 800f242:	4b51      	ldr	r3, [pc, #324]	; (800f388 <mem_trim+0x1a0>)
 800f244:	681b      	ldr	r3, [r3, #0]
 800f246:	687a      	ldr	r2, [r7, #4]
 800f248:	429a      	cmp	r2, r3
 800f24a:	d301      	bcc.n	800f250 <mem_trim+0x68>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    SYS_ARCH_PROTECT(lev);
    MEM_STATS_INC(illegal);
    SYS_ARCH_UNPROTECT(lev);
    return rmem;
 800f24c:	687b      	ldr	r3, [r7, #4]
 800f24e:	e094      	b.n	800f37a <mem_trim+0x192>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - SIZEOF_STRUCT_MEM);
 800f250:	687b      	ldr	r3, [r7, #4]
 800f252:	3b08      	subs	r3, #8
 800f254:	617b      	str	r3, [r7, #20]
  /* ... and its offset pointer */
  ptr = (mem_size_t)((u8_t *)mem - ram);
 800f256:	697b      	ldr	r3, [r7, #20]
 800f258:	4a4a      	ldr	r2, [pc, #296]	; (800f384 <mem_trim+0x19c>)
 800f25a:	6812      	ldr	r2, [r2, #0]
 800f25c:	1a9b      	subs	r3, r3, r2
 800f25e:	827b      	strh	r3, [r7, #18]

  size = mem->next - ptr - SIZEOF_STRUCT_MEM;
 800f260:	697b      	ldr	r3, [r7, #20]
 800f262:	881a      	ldrh	r2, [r3, #0]
 800f264:	8a7b      	ldrh	r3, [r7, #18]
 800f266:	1ad3      	subs	r3, r2, r3
 800f268:	b29b      	uxth	r3, r3
 800f26a:	3b08      	subs	r3, #8
 800f26c:	823b      	strh	r3, [r7, #16]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 800f26e:	887a      	ldrh	r2, [r7, #2]
 800f270:	8a3b      	ldrh	r3, [r7, #16]
 800f272:	429a      	cmp	r2, r3
 800f274:	d906      	bls.n	800f284 <mem_trim+0x9c>
 800f276:	4b45      	ldr	r3, [pc, #276]	; (800f38c <mem_trim+0x1a4>)
 800f278:	f240 2206 	movw	r2, #518	; 0x206
 800f27c:	4946      	ldr	r1, [pc, #280]	; (800f398 <mem_trim+0x1b0>)
 800f27e:	4845      	ldr	r0, [pc, #276]	; (800f394 <mem_trim+0x1ac>)
 800f280:	f005 fa10 	bl	80146a4 <iprintf>
  if (newsize > size) {
 800f284:	887a      	ldrh	r2, [r7, #2]
 800f286:	8a3b      	ldrh	r3, [r7, #16]
 800f288:	429a      	cmp	r2, r3
 800f28a:	d901      	bls.n	800f290 <mem_trim+0xa8>
    /* not supported */
    return NULL;
 800f28c:	2300      	movs	r3, #0
 800f28e:	e074      	b.n	800f37a <mem_trim+0x192>
  }
  if (newsize == size) {
 800f290:	887a      	ldrh	r2, [r7, #2]
 800f292:	8a3b      	ldrh	r3, [r7, #16]
 800f294:	429a      	cmp	r2, r3
 800f296:	d101      	bne.n	800f29c <mem_trim+0xb4>
    /* No change in size, simply return */
    return rmem;
 800f298:	687b      	ldr	r3, [r7, #4]
 800f29a:	e06e      	b.n	800f37a <mem_trim+0x192>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();

  mem2 = (struct mem *)(void *)&ram[mem->next];
 800f29c:	4b39      	ldr	r3, [pc, #228]	; (800f384 <mem_trim+0x19c>)
 800f29e:	681b      	ldr	r3, [r3, #0]
 800f2a0:	697a      	ldr	r2, [r7, #20]
 800f2a2:	8812      	ldrh	r2, [r2, #0]
 800f2a4:	4413      	add	r3, r2
 800f2a6:	60fb      	str	r3, [r7, #12]
  if (mem2->used == 0) {
 800f2a8:	68fb      	ldr	r3, [r7, #12]
 800f2aa:	791b      	ldrb	r3, [r3, #4]
 800f2ac:	2b00      	cmp	r3, #0
 800f2ae:	d131      	bne.n	800f314 <mem_trim+0x12c>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    /* remember the old next pointer */
    next = mem2->next;
 800f2b0:	68fb      	ldr	r3, [r7, #12]
 800f2b2:	881b      	ldrh	r3, [r3, #0]
 800f2b4:	813b      	strh	r3, [r7, #8]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = ptr + SIZEOF_STRUCT_MEM + newsize;
 800f2b6:	8a7a      	ldrh	r2, [r7, #18]
 800f2b8:	887b      	ldrh	r3, [r7, #2]
 800f2ba:	4413      	add	r3, r2
 800f2bc:	b29b      	uxth	r3, r3
 800f2be:	3308      	adds	r3, #8
 800f2c0:	817b      	strh	r3, [r7, #10]
    if (lfree == mem2) {
 800f2c2:	4b36      	ldr	r3, [pc, #216]	; (800f39c <mem_trim+0x1b4>)
 800f2c4:	681b      	ldr	r3, [r3, #0]
 800f2c6:	68fa      	ldr	r2, [r7, #12]
 800f2c8:	429a      	cmp	r2, r3
 800f2ca:	d105      	bne.n	800f2d8 <mem_trim+0xf0>
      lfree = (struct mem *)(void *)&ram[ptr2];
 800f2cc:	4b2d      	ldr	r3, [pc, #180]	; (800f384 <mem_trim+0x19c>)
 800f2ce:	681a      	ldr	r2, [r3, #0]
 800f2d0:	897b      	ldrh	r3, [r7, #10]
 800f2d2:	4413      	add	r3, r2
 800f2d4:	4a31      	ldr	r2, [pc, #196]	; (800f39c <mem_trim+0x1b4>)
 800f2d6:	6013      	str	r3, [r2, #0]
    }
    mem2 = (struct mem *)(void *)&ram[ptr2];
 800f2d8:	4b2a      	ldr	r3, [pc, #168]	; (800f384 <mem_trim+0x19c>)
 800f2da:	681a      	ldr	r2, [r3, #0]
 800f2dc:	897b      	ldrh	r3, [r7, #10]
 800f2de:	4413      	add	r3, r2
 800f2e0:	60fb      	str	r3, [r7, #12]
    mem2->used = 0;
 800f2e2:	68fb      	ldr	r3, [r7, #12]
 800f2e4:	2200      	movs	r2, #0
 800f2e6:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 800f2e8:	68fb      	ldr	r3, [r7, #12]
 800f2ea:	893a      	ldrh	r2, [r7, #8]
 800f2ec:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 800f2ee:	68fb      	ldr	r3, [r7, #12]
 800f2f0:	8a7a      	ldrh	r2, [r7, #18]
 800f2f2:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 800f2f4:	697b      	ldr	r3, [r7, #20]
 800f2f6:	897a      	ldrh	r2, [r7, #10]
 800f2f8:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800f2fa:	68fb      	ldr	r3, [r7, #12]
 800f2fc:	881b      	ldrh	r3, [r3, #0]
 800f2fe:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800f302:	d039      	beq.n	800f378 <mem_trim+0x190>
      ((struct mem *)(void *)&ram[mem2->next])->prev = ptr2;
 800f304:	4b1f      	ldr	r3, [pc, #124]	; (800f384 <mem_trim+0x19c>)
 800f306:	681b      	ldr	r3, [r3, #0]
 800f308:	68fa      	ldr	r2, [r7, #12]
 800f30a:	8812      	ldrh	r2, [r2, #0]
 800f30c:	4413      	add	r3, r2
 800f30e:	897a      	ldrh	r2, [r7, #10]
 800f310:	805a      	strh	r2, [r3, #2]
 800f312:	e031      	b.n	800f378 <mem_trim+0x190>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 800f314:	887b      	ldrh	r3, [r7, #2]
 800f316:	f103 0214 	add.w	r2, r3, #20
 800f31a:	8a3b      	ldrh	r3, [r7, #16]
 800f31c:	429a      	cmp	r2, r3
 800f31e:	d82b      	bhi.n	800f378 <mem_trim+0x190>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = ptr + SIZEOF_STRUCT_MEM + newsize;
 800f320:	8a7a      	ldrh	r2, [r7, #18]
 800f322:	887b      	ldrh	r3, [r7, #2]
 800f324:	4413      	add	r3, r2
 800f326:	b29b      	uxth	r3, r3
 800f328:	3308      	adds	r3, #8
 800f32a:	817b      	strh	r3, [r7, #10]
    mem2 = (struct mem *)(void *)&ram[ptr2];
 800f32c:	4b15      	ldr	r3, [pc, #84]	; (800f384 <mem_trim+0x19c>)
 800f32e:	681a      	ldr	r2, [r3, #0]
 800f330:	897b      	ldrh	r3, [r7, #10]
 800f332:	4413      	add	r3, r2
 800f334:	60fb      	str	r3, [r7, #12]
    if (mem2 < lfree) {
 800f336:	4b19      	ldr	r3, [pc, #100]	; (800f39c <mem_trim+0x1b4>)
 800f338:	681b      	ldr	r3, [r3, #0]
 800f33a:	68fa      	ldr	r2, [r7, #12]
 800f33c:	429a      	cmp	r2, r3
 800f33e:	d202      	bcs.n	800f346 <mem_trim+0x15e>
      lfree = mem2;
 800f340:	4a16      	ldr	r2, [pc, #88]	; (800f39c <mem_trim+0x1b4>)
 800f342:	68fb      	ldr	r3, [r7, #12]
 800f344:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 800f346:	68fb      	ldr	r3, [r7, #12]
 800f348:	2200      	movs	r2, #0
 800f34a:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 800f34c:	697b      	ldr	r3, [r7, #20]
 800f34e:	881a      	ldrh	r2, [r3, #0]
 800f350:	68fb      	ldr	r3, [r7, #12]
 800f352:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 800f354:	68fb      	ldr	r3, [r7, #12]
 800f356:	8a7a      	ldrh	r2, [r7, #18]
 800f358:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 800f35a:	697b      	ldr	r3, [r7, #20]
 800f35c:	897a      	ldrh	r2, [r7, #10]
 800f35e:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800f360:	68fb      	ldr	r3, [r7, #12]
 800f362:	881b      	ldrh	r3, [r3, #0]
 800f364:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800f368:	d006      	beq.n	800f378 <mem_trim+0x190>
      ((struct mem *)(void *)&ram[mem2->next])->prev = ptr2;
 800f36a:	4b06      	ldr	r3, [pc, #24]	; (800f384 <mem_trim+0x19c>)
 800f36c:	681b      	ldr	r3, [r3, #0]
 800f36e:	68fa      	ldr	r2, [r7, #12]
 800f370:	8812      	ldrh	r2, [r2, #0]
 800f372:	4413      	add	r3, r2
 800f374:	897a      	ldrh	r2, [r7, #10]
 800f376:	805a      	strh	r2, [r3, #2]
  } */
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
  return rmem;
 800f378:	687b      	ldr	r3, [r7, #4]
}
 800f37a:	4618      	mov	r0, r3
 800f37c:	3718      	adds	r7, #24
 800f37e:	46bd      	mov	sp, r7
 800f380:	bd80      	pop	{r7, pc}
 800f382:	bf00      	nop
 800f384:	20000478 	.word	0x20000478
 800f388:	2000047c 	.word	0x2000047c
 800f38c:	08016814 	.word	0x08016814
 800f390:	08016938 	.word	0x08016938
 800f394:	0801685c 	.word	0x0801685c
 800f398:	08016950 	.word	0x08016950
 800f39c:	20000480 	.word	0x20000480

0800f3a0 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size)
{
 800f3a0:	b580      	push	{r7, lr}
 800f3a2:	b088      	sub	sp, #32
 800f3a4:	af00      	add	r7, sp, #0
 800f3a6:	4603      	mov	r3, r0
 800f3a8:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size == 0) {
 800f3aa:	88fb      	ldrh	r3, [r7, #6]
 800f3ac:	2b00      	cmp	r3, #0
 800f3ae:	d101      	bne.n	800f3b4 <mem_malloc+0x14>
    return NULL;
 800f3b0:	2300      	movs	r3, #0
 800f3b2:	e0c8      	b.n	800f546 <mem_malloc+0x1a6>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = LWIP_MEM_ALIGN_SIZE(size);
 800f3b4:	88fb      	ldrh	r3, [r7, #6]
 800f3b6:	3303      	adds	r3, #3
 800f3b8:	b29b      	uxth	r3, r3
 800f3ba:	f023 0303 	bic.w	r3, r3, #3
 800f3be:	80fb      	strh	r3, [r7, #6]

  if (size < MIN_SIZE_ALIGNED) {
 800f3c0:	88fb      	ldrh	r3, [r7, #6]
 800f3c2:	2b0b      	cmp	r3, #11
 800f3c4:	d801      	bhi.n	800f3ca <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 800f3c6:	230c      	movs	r3, #12
 800f3c8:	80fb      	strh	r3, [r7, #6]
  }

  if (size > MEM_SIZE_ALIGNED) {
 800f3ca:	88fb      	ldrh	r3, [r7, #6]
 800f3cc:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800f3d0:	d901      	bls.n	800f3d6 <mem_malloc+0x36>
    return NULL;
 800f3d2:	2300      	movs	r3, #0
 800f3d4:	e0b7      	b.n	800f546 <mem_malloc+0x1a6>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = (mem_size_t)((u8_t *)lfree - ram); ptr < MEM_SIZE_ALIGNED - size;
 800f3d6:	4b5e      	ldr	r3, [pc, #376]	; (800f550 <mem_malloc+0x1b0>)
 800f3d8:	681b      	ldr	r3, [r3, #0]
 800f3da:	461a      	mov	r2, r3
 800f3dc:	4b5d      	ldr	r3, [pc, #372]	; (800f554 <mem_malloc+0x1b4>)
 800f3de:	681b      	ldr	r3, [r3, #0]
 800f3e0:	1ad3      	subs	r3, r2, r3
 800f3e2:	83fb      	strh	r3, [r7, #30]
 800f3e4:	e0a7      	b.n	800f536 <mem_malloc+0x196>
         ptr = ((struct mem *)(void *)&ram[ptr])->next) {
      mem = (struct mem *)(void *)&ram[ptr];
 800f3e6:	4b5b      	ldr	r3, [pc, #364]	; (800f554 <mem_malloc+0x1b4>)
 800f3e8:	681a      	ldr	r2, [r3, #0]
 800f3ea:	8bfb      	ldrh	r3, [r7, #30]
 800f3ec:	4413      	add	r3, r2
 800f3ee:	617b      	str	r3, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 800f3f0:	697b      	ldr	r3, [r7, #20]
 800f3f2:	791b      	ldrb	r3, [r3, #4]
 800f3f4:	2b00      	cmp	r3, #0
 800f3f6:	f040 8098 	bne.w	800f52a <mem_malloc+0x18a>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 800f3fa:	697b      	ldr	r3, [r7, #20]
 800f3fc:	881b      	ldrh	r3, [r3, #0]
 800f3fe:	461a      	mov	r2, r3
 800f400:	8bfb      	ldrh	r3, [r7, #30]
 800f402:	1ad3      	subs	r3, r2, r3
 800f404:	f1a3 0208 	sub.w	r2, r3, #8
 800f408:	88fb      	ldrh	r3, [r7, #6]
      if ((!mem->used) &&
 800f40a:	429a      	cmp	r2, r3
 800f40c:	f0c0 808d 	bcc.w	800f52a <mem_malloc+0x18a>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 800f410:	697b      	ldr	r3, [r7, #20]
 800f412:	881b      	ldrh	r3, [r3, #0]
 800f414:	461a      	mov	r2, r3
 800f416:	8bfb      	ldrh	r3, [r7, #30]
 800f418:	1ad3      	subs	r3, r2, r3
 800f41a:	f1a3 0208 	sub.w	r2, r3, #8
 800f41e:	88fb      	ldrh	r3, [r7, #6]
 800f420:	3314      	adds	r3, #20
 800f422:	429a      	cmp	r2, r3
 800f424:	d327      	bcc.n	800f476 <mem_malloc+0xd6>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = ptr + SIZEOF_STRUCT_MEM + size;
 800f426:	8bfa      	ldrh	r2, [r7, #30]
 800f428:	88fb      	ldrh	r3, [r7, #6]
 800f42a:	4413      	add	r3, r2
 800f42c:	b29b      	uxth	r3, r3
 800f42e:	3308      	adds	r3, #8
 800f430:	827b      	strh	r3, [r7, #18]
          /* create mem2 struct */
          mem2 = (struct mem *)(void *)&ram[ptr2];
 800f432:	4b48      	ldr	r3, [pc, #288]	; (800f554 <mem_malloc+0x1b4>)
 800f434:	681a      	ldr	r2, [r3, #0]
 800f436:	8a7b      	ldrh	r3, [r7, #18]
 800f438:	4413      	add	r3, r2
 800f43a:	60fb      	str	r3, [r7, #12]
          mem2->used = 0;
 800f43c:	68fb      	ldr	r3, [r7, #12]
 800f43e:	2200      	movs	r2, #0
 800f440:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 800f442:	697b      	ldr	r3, [r7, #20]
 800f444:	881a      	ldrh	r2, [r3, #0]
 800f446:	68fb      	ldr	r3, [r7, #12]
 800f448:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 800f44a:	68fb      	ldr	r3, [r7, #12]
 800f44c:	8bfa      	ldrh	r2, [r7, #30]
 800f44e:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 800f450:	697b      	ldr	r3, [r7, #20]
 800f452:	8a7a      	ldrh	r2, [r7, #18]
 800f454:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 800f456:	697b      	ldr	r3, [r7, #20]
 800f458:	2201      	movs	r2, #1
 800f45a:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 800f45c:	68fb      	ldr	r3, [r7, #12]
 800f45e:	881b      	ldrh	r3, [r3, #0]
 800f460:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800f464:	d00a      	beq.n	800f47c <mem_malloc+0xdc>
            ((struct mem *)(void *)&ram[mem2->next])->prev = ptr2;
 800f466:	4b3b      	ldr	r3, [pc, #236]	; (800f554 <mem_malloc+0x1b4>)
 800f468:	681b      	ldr	r3, [r3, #0]
 800f46a:	68fa      	ldr	r2, [r7, #12]
 800f46c:	8812      	ldrh	r2, [r2, #0]
 800f46e:	4413      	add	r3, r2
 800f470:	8a7a      	ldrh	r2, [r7, #18]
 800f472:	805a      	strh	r2, [r3, #2]
 800f474:	e002      	b.n	800f47c <mem_malloc+0xdc>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 800f476:	697b      	ldr	r3, [r7, #20]
 800f478:	2201      	movs	r2, #1
 800f47a:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - (mem_size_t)((u8_t *)mem - ram));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 800f47c:	4b34      	ldr	r3, [pc, #208]	; (800f550 <mem_malloc+0x1b0>)
 800f47e:	681b      	ldr	r3, [r3, #0]
 800f480:	697a      	ldr	r2, [r7, #20]
 800f482:	429a      	cmp	r2, r3
 800f484:	d127      	bne.n	800f4d6 <mem_malloc+0x136>
          struct mem *cur = lfree;
 800f486:	4b32      	ldr	r3, [pc, #200]	; (800f550 <mem_malloc+0x1b0>)
 800f488:	681b      	ldr	r3, [r3, #0]
 800f48a:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 800f48c:	e005      	b.n	800f49a <mem_malloc+0xfa>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = (struct mem *)(void *)&ram[cur->next];
 800f48e:	4b31      	ldr	r3, [pc, #196]	; (800f554 <mem_malloc+0x1b4>)
 800f490:	681b      	ldr	r3, [r3, #0]
 800f492:	69ba      	ldr	r2, [r7, #24]
 800f494:	8812      	ldrh	r2, [r2, #0]
 800f496:	4413      	add	r3, r2
 800f498:	61bb      	str	r3, [r7, #24]
          while (cur->used && cur != ram_end) {
 800f49a:	69bb      	ldr	r3, [r7, #24]
 800f49c:	791b      	ldrb	r3, [r3, #4]
 800f49e:	2b00      	cmp	r3, #0
 800f4a0:	d004      	beq.n	800f4ac <mem_malloc+0x10c>
 800f4a2:	4b2d      	ldr	r3, [pc, #180]	; (800f558 <mem_malloc+0x1b8>)
 800f4a4:	681b      	ldr	r3, [r3, #0]
 800f4a6:	69ba      	ldr	r2, [r7, #24]
 800f4a8:	429a      	cmp	r2, r3
 800f4aa:	d1f0      	bne.n	800f48e <mem_malloc+0xee>
          }
          lfree = cur;
 800f4ac:	4a28      	ldr	r2, [pc, #160]	; (800f550 <mem_malloc+0x1b0>)
 800f4ae:	69bb      	ldr	r3, [r7, #24]
 800f4b0:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 800f4b2:	4b27      	ldr	r3, [pc, #156]	; (800f550 <mem_malloc+0x1b0>)
 800f4b4:	681a      	ldr	r2, [r3, #0]
 800f4b6:	4b28      	ldr	r3, [pc, #160]	; (800f558 <mem_malloc+0x1b8>)
 800f4b8:	681b      	ldr	r3, [r3, #0]
 800f4ba:	429a      	cmp	r2, r3
 800f4bc:	d00b      	beq.n	800f4d6 <mem_malloc+0x136>
 800f4be:	4b24      	ldr	r3, [pc, #144]	; (800f550 <mem_malloc+0x1b0>)
 800f4c0:	681b      	ldr	r3, [r3, #0]
 800f4c2:	791b      	ldrb	r3, [r3, #4]
 800f4c4:	2b00      	cmp	r3, #0
 800f4c6:	d006      	beq.n	800f4d6 <mem_malloc+0x136>
 800f4c8:	4b24      	ldr	r3, [pc, #144]	; (800f55c <mem_malloc+0x1bc>)
 800f4ca:	f240 22cf 	movw	r2, #719	; 0x2cf
 800f4ce:	4924      	ldr	r1, [pc, #144]	; (800f560 <mem_malloc+0x1c0>)
 800f4d0:	4824      	ldr	r0, [pc, #144]	; (800f564 <mem_malloc+0x1c4>)
 800f4d2:	f005 f8e7 	bl	80146a4 <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 800f4d6:	88fa      	ldrh	r2, [r7, #6]
 800f4d8:	697b      	ldr	r3, [r7, #20]
 800f4da:	4413      	add	r3, r2
 800f4dc:	3308      	adds	r3, #8
 800f4de:	4a1e      	ldr	r2, [pc, #120]	; (800f558 <mem_malloc+0x1b8>)
 800f4e0:	6812      	ldr	r2, [r2, #0]
 800f4e2:	4293      	cmp	r3, r2
 800f4e4:	d906      	bls.n	800f4f4 <mem_malloc+0x154>
 800f4e6:	4b1d      	ldr	r3, [pc, #116]	; (800f55c <mem_malloc+0x1bc>)
 800f4e8:	f44f 7235 	mov.w	r2, #724	; 0x2d4
 800f4ec:	491e      	ldr	r1, [pc, #120]	; (800f568 <mem_malloc+0x1c8>)
 800f4ee:	481d      	ldr	r0, [pc, #116]	; (800f564 <mem_malloc+0x1c4>)
 800f4f0:	f005 f8d8 	bl	80146a4 <iprintf>
         (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 800f4f4:	697b      	ldr	r3, [r7, #20]
 800f4f6:	f003 0303 	and.w	r3, r3, #3
 800f4fa:	2b00      	cmp	r3, #0
 800f4fc:	d006      	beq.n	800f50c <mem_malloc+0x16c>
 800f4fe:	4b17      	ldr	r3, [pc, #92]	; (800f55c <mem_malloc+0x1bc>)
 800f500:	f240 22d6 	movw	r2, #726	; 0x2d6
 800f504:	4919      	ldr	r1, [pc, #100]	; (800f56c <mem_malloc+0x1cc>)
 800f506:	4817      	ldr	r0, [pc, #92]	; (800f564 <mem_malloc+0x1c4>)
 800f508:	f005 f8cc 	bl	80146a4 <iprintf>
         ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 800f50c:	697b      	ldr	r3, [r7, #20]
 800f50e:	f003 0303 	and.w	r3, r3, #3
 800f512:	2b00      	cmp	r3, #0
 800f514:	d006      	beq.n	800f524 <mem_malloc+0x184>
 800f516:	4b11      	ldr	r3, [pc, #68]	; (800f55c <mem_malloc+0x1bc>)
 800f518:	f44f 7236 	mov.w	r2, #728	; 0x2d8
 800f51c:	4914      	ldr	r1, [pc, #80]	; (800f570 <mem_malloc+0x1d0>)
 800f51e:	4811      	ldr	r0, [pc, #68]	; (800f564 <mem_malloc+0x1c4>)
 800f520:	f005 f8c0 	bl	80146a4 <iprintf>
          (((mem_ptr_t)mem) & (MEM_ALIGNMENT-1)) == 0);

        return (u8_t *)mem + SIZEOF_STRUCT_MEM;
 800f524:	697b      	ldr	r3, [r7, #20]
 800f526:	3308      	adds	r3, #8
 800f528:	e00d      	b.n	800f546 <mem_malloc+0x1a6>
         ptr = ((struct mem *)(void *)&ram[ptr])->next) {
 800f52a:	4b0a      	ldr	r3, [pc, #40]	; (800f554 <mem_malloc+0x1b4>)
 800f52c:	681a      	ldr	r2, [r3, #0]
 800f52e:	8bfb      	ldrh	r3, [r7, #30]
 800f530:	4413      	add	r3, r2
 800f532:	881b      	ldrh	r3, [r3, #0]
 800f534:	83fb      	strh	r3, [r7, #30]
    for (ptr = (mem_size_t)((u8_t *)lfree - ram); ptr < MEM_SIZE_ALIGNED - size;
 800f536:	8bfa      	ldrh	r2, [r7, #30]
 800f538:	88fb      	ldrh	r3, [r7, #6]
 800f53a:	f5c3 63c8 	rsb	r3, r3, #1600	; 0x640
 800f53e:	429a      	cmp	r2, r3
 800f540:	f4ff af51 	bcc.w	800f3e6 <mem_malloc+0x46>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
  return NULL;
 800f544:	2300      	movs	r3, #0
}
 800f546:	4618      	mov	r0, r3
 800f548:	3720      	adds	r7, #32
 800f54a:	46bd      	mov	sp, r7
 800f54c:	bd80      	pop	{r7, pc}
 800f54e:	bf00      	nop
 800f550:	20000480 	.word	0x20000480
 800f554:	20000478 	.word	0x20000478
 800f558:	2000047c 	.word	0x2000047c
 800f55c:	08016814 	.word	0x08016814
 800f560:	08016970 	.word	0x08016970
 800f564:	0801685c 	.word	0x0801685c
 800f568:	0801698c 	.word	0x0801698c
 800f56c:	080169bc 	.word	0x080169bc
 800f570:	080169ec 	.word	0x080169ec

0800f574 <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 800f574:	b480      	push	{r7}
 800f576:	b085      	sub	sp, #20
 800f578:	af00      	add	r7, sp, #0
 800f57a:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 800f57c:	687b      	ldr	r3, [r7, #4]
 800f57e:	689b      	ldr	r3, [r3, #8]
 800f580:	2200      	movs	r2, #0
 800f582:	601a      	str	r2, [r3, #0]
  memp = (struct memp*)LWIP_MEM_ALIGN(desc->base);
 800f584:	687b      	ldr	r3, [r7, #4]
 800f586:	685b      	ldr	r3, [r3, #4]
 800f588:	3303      	adds	r3, #3
 800f58a:	f023 0303 	bic.w	r3, r3, #3
 800f58e:	60bb      	str	r3, [r7, #8]
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 800f590:	2300      	movs	r3, #0
 800f592:	60fb      	str	r3, [r7, #12]
 800f594:	e011      	b.n	800f5ba <memp_init_pool+0x46>
    memp->next = *desc->tab;
 800f596:	687b      	ldr	r3, [r7, #4]
 800f598:	689b      	ldr	r3, [r3, #8]
 800f59a:	681a      	ldr	r2, [r3, #0]
 800f59c:	68bb      	ldr	r3, [r7, #8]
 800f59e:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 800f5a0:	687b      	ldr	r3, [r7, #4]
 800f5a2:	689b      	ldr	r3, [r3, #8]
 800f5a4:	68ba      	ldr	r2, [r7, #8]
 800f5a6:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
   /* cast through void* to get rid of alignment warnings */
   memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 800f5a8:	687b      	ldr	r3, [r7, #4]
 800f5aa:	881b      	ldrh	r3, [r3, #0]
 800f5ac:	461a      	mov	r2, r3
 800f5ae:	68bb      	ldr	r3, [r7, #8]
 800f5b0:	4413      	add	r3, r2
 800f5b2:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 800f5b4:	68fb      	ldr	r3, [r7, #12]
 800f5b6:	3301      	adds	r3, #1
 800f5b8:	60fb      	str	r3, [r7, #12]
 800f5ba:	687b      	ldr	r3, [r7, #4]
 800f5bc:	885b      	ldrh	r3, [r3, #2]
 800f5be:	461a      	mov	r2, r3
 800f5c0:	68fb      	ldr	r3, [r7, #12]
 800f5c2:	4293      	cmp	r3, r2
 800f5c4:	dbe7      	blt.n	800f596 <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 800f5c6:	bf00      	nop
 800f5c8:	3714      	adds	r7, #20
 800f5ca:	46bd      	mov	sp, r7
 800f5cc:	bc80      	pop	{r7}
 800f5ce:	4770      	bx	lr

0800f5d0 <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 800f5d0:	b580      	push	{r7, lr}
 800f5d2:	b082      	sub	sp, #8
 800f5d4:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800f5d6:	2300      	movs	r3, #0
 800f5d8:	80fb      	strh	r3, [r7, #6]
 800f5da:	e009      	b.n	800f5f0 <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 800f5dc:	88fb      	ldrh	r3, [r7, #6]
 800f5de:	4a08      	ldr	r2, [pc, #32]	; (800f600 <memp_init+0x30>)
 800f5e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f5e4:	4618      	mov	r0, r3
 800f5e6:	f7ff ffc5 	bl	800f574 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800f5ea:	88fb      	ldrh	r3, [r7, #6]
 800f5ec:	3301      	adds	r3, #1
 800f5ee:	80fb      	strh	r3, [r7, #6]
 800f5f0:	88fb      	ldrh	r3, [r7, #6]
 800f5f2:	2b05      	cmp	r3, #5
 800f5f4:	d9f2      	bls.n	800f5dc <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 800f5f6:	bf00      	nop
 800f5f8:	3708      	adds	r7, #8
 800f5fa:	46bd      	mov	sp, r7
 800f5fc:	bd80      	pop	{r7, pc}
 800f5fe:	bf00      	nop
 800f600:	08017a30 	.word	0x08017a30

0800f604 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char* file, const int line)
#endif
{
 800f604:	b580      	push	{r7, lr}
 800f606:	b084      	sub	sp, #16
 800f608:	af00      	add	r7, sp, #0
 800f60a:	6078      	str	r0, [r7, #4]
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);

  memp = *desc->tab;
 800f60c:	687b      	ldr	r3, [r7, #4]
 800f60e:	689b      	ldr	r3, [r3, #8]
 800f610:	681b      	ldr	r3, [r3, #0]
 800f612:	60fb      	str	r3, [r7, #12]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 800f614:	68fb      	ldr	r3, [r7, #12]
 800f616:	2b00      	cmp	r3, #0
 800f618:	d012      	beq.n	800f640 <do_memp_malloc_pool+0x3c>
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element_overflow(memp, desc);
    memp_overflow_check_element_underflow(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 800f61a:	687b      	ldr	r3, [r7, #4]
 800f61c:	689b      	ldr	r3, [r3, #8]
 800f61e:	68fa      	ldr	r2, [r7, #12]
 800f620:	6812      	ldr	r2, [r2, #0]
 800f622:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 800f624:	68fb      	ldr	r3, [r7, #12]
 800f626:	f003 0303 	and.w	r3, r3, #3
 800f62a:	2b00      	cmp	r3, #0
 800f62c:	d006      	beq.n	800f63c <do_memp_malloc_pool+0x38>
 800f62e:	4b07      	ldr	r3, [pc, #28]	; (800f64c <do_memp_malloc_pool+0x48>)
 800f630:	f240 1249 	movw	r2, #329	; 0x149
 800f634:	4906      	ldr	r1, [pc, #24]	; (800f650 <do_memp_malloc_pool+0x4c>)
 800f636:	4807      	ldr	r0, [pc, #28]	; (800f654 <do_memp_malloc_pool+0x50>)
 800f638:	f005 f834 	bl	80146a4 <iprintf>
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t*)memp + MEMP_SIZE);
 800f63c:	68fb      	ldr	r3, [r7, #12]
 800f63e:	e000      	b.n	800f642 <do_memp_malloc_pool+0x3e>
    desc->stats->err++;
#endif
  }

  SYS_ARCH_UNPROTECT(old_level);
  return NULL;
 800f640:	2300      	movs	r3, #0
}
 800f642:	4618      	mov	r0, r3
 800f644:	3710      	adds	r7, #16
 800f646:	46bd      	mov	sp, r7
 800f648:	bd80      	pop	{r7, pc}
 800f64a:	bf00      	nop
 800f64c:	08016a10 	.word	0x08016a10
 800f650:	08016a40 	.word	0x08016a40
 800f654:	08016a64 	.word	0x08016a64

0800f658 <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char* file, const int line)
#endif
{
 800f658:	b580      	push	{r7, lr}
 800f65a:	b084      	sub	sp, #16
 800f65c:	af00      	add	r7, sp, #0
 800f65e:	4603      	mov	r3, r0
 800f660:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 800f662:	79fb      	ldrb	r3, [r7, #7]
 800f664:	2b05      	cmp	r3, #5
 800f666:	d908      	bls.n	800f67a <memp_malloc+0x22>
 800f668:	4b0a      	ldr	r3, [pc, #40]	; (800f694 <memp_malloc+0x3c>)
 800f66a:	f240 1287 	movw	r2, #391	; 0x187
 800f66e:	490a      	ldr	r1, [pc, #40]	; (800f698 <memp_malloc+0x40>)
 800f670:	480a      	ldr	r0, [pc, #40]	; (800f69c <memp_malloc+0x44>)
 800f672:	f005 f817 	bl	80146a4 <iprintf>
 800f676:	2300      	movs	r3, #0
 800f678:	e008      	b.n	800f68c <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 800f67a:	79fb      	ldrb	r3, [r7, #7]
 800f67c:	4a08      	ldr	r2, [pc, #32]	; (800f6a0 <memp_malloc+0x48>)
 800f67e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f682:	4618      	mov	r0, r3
 800f684:	f7ff ffbe 	bl	800f604 <do_memp_malloc_pool>
 800f688:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 800f68a:	68fb      	ldr	r3, [r7, #12]
}
 800f68c:	4618      	mov	r0, r3
 800f68e:	3710      	adds	r7, #16
 800f690:	46bd      	mov	sp, r7
 800f692:	bd80      	pop	{r7, pc}
 800f694:	08016a10 	.word	0x08016a10
 800f698:	08016aa0 	.word	0x08016aa0
 800f69c:	08016a64 	.word	0x08016a64
 800f6a0:	08017a30 	.word	0x08017a30

0800f6a4 <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc* desc, void *mem)
{
 800f6a4:	b580      	push	{r7, lr}
 800f6a6:	b084      	sub	sp, #16
 800f6a8:	af00      	add	r7, sp, #0
 800f6aa:	6078      	str	r0, [r7, #4]
 800f6ac:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 800f6ae:	683b      	ldr	r3, [r7, #0]
 800f6b0:	f003 0303 	and.w	r3, r3, #3
 800f6b4:	2b00      	cmp	r3, #0
 800f6b6:	d006      	beq.n	800f6c6 <do_memp_free_pool+0x22>
 800f6b8:	4b0a      	ldr	r3, [pc, #40]	; (800f6e4 <do_memp_free_pool+0x40>)
 800f6ba:	f240 129d 	movw	r2, #413	; 0x19d
 800f6be:	490a      	ldr	r1, [pc, #40]	; (800f6e8 <do_memp_free_pool+0x44>)
 800f6c0:	480a      	ldr	r0, [pc, #40]	; (800f6ec <do_memp_free_pool+0x48>)
 800f6c2:	f004 ffef 	bl	80146a4 <iprintf>
                ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t*)mem - MEMP_SIZE);
 800f6c6:	683b      	ldr	r3, [r7, #0]
 800f6c8:	60fb      	str	r3, [r7, #12]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 800f6ca:	687b      	ldr	r3, [r7, #4]
 800f6cc:	689b      	ldr	r3, [r3, #8]
 800f6ce:	681a      	ldr	r2, [r3, #0]
 800f6d0:	68fb      	ldr	r3, [r7, #12]
 800f6d2:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 800f6d4:	687b      	ldr	r3, [r7, #4]
 800f6d6:	689b      	ldr	r3, [r3, #8]
 800f6d8:	68fa      	ldr	r2, [r7, #12]
 800f6da:	601a      	str	r2, [r3, #0]
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
#endif /* !MEMP_MEM_MALLOC */
}
 800f6dc:	bf00      	nop
 800f6de:	3710      	adds	r7, #16
 800f6e0:	46bd      	mov	sp, r7
 800f6e2:	bd80      	pop	{r7, pc}
 800f6e4:	08016a10 	.word	0x08016a10
 800f6e8:	08016ac0 	.word	0x08016ac0
 800f6ec:	08016a64 	.word	0x08016a64

0800f6f0 <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 800f6f0:	b580      	push	{r7, lr}
 800f6f2:	b082      	sub	sp, #8
 800f6f4:	af00      	add	r7, sp, #0
 800f6f6:	4603      	mov	r3, r0
 800f6f8:	6039      	str	r1, [r7, #0]
 800f6fa:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 800f6fc:	79fb      	ldrb	r3, [r7, #7]
 800f6fe:	2b05      	cmp	r3, #5
 800f700:	d907      	bls.n	800f712 <memp_free+0x22>
 800f702:	4b0c      	ldr	r3, [pc, #48]	; (800f734 <memp_free+0x44>)
 800f704:	f240 12db 	movw	r2, #475	; 0x1db
 800f708:	490b      	ldr	r1, [pc, #44]	; (800f738 <memp_free+0x48>)
 800f70a:	480c      	ldr	r0, [pc, #48]	; (800f73c <memp_free+0x4c>)
 800f70c:	f004 ffca 	bl	80146a4 <iprintf>
 800f710:	e00c      	b.n	800f72c <memp_free+0x3c>

  if (mem == NULL) {
 800f712:	683b      	ldr	r3, [r7, #0]
 800f714:	2b00      	cmp	r3, #0
 800f716:	d008      	beq.n	800f72a <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 800f718:	79fb      	ldrb	r3, [r7, #7]
 800f71a:	4a09      	ldr	r2, [pc, #36]	; (800f740 <memp_free+0x50>)
 800f71c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f720:	6839      	ldr	r1, [r7, #0]
 800f722:	4618      	mov	r0, r3
 800f724:	f7ff ffbe 	bl	800f6a4 <do_memp_free_pool>
 800f728:	e000      	b.n	800f72c <memp_free+0x3c>
    return;
 800f72a:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 800f72c:	3708      	adds	r7, #8
 800f72e:	46bd      	mov	sp, r7
 800f730:	bd80      	pop	{r7, pc}
 800f732:	bf00      	nop
 800f734:	08016a10 	.word	0x08016a10
 800f738:	08016ae0 	.word	0x08016ae0
 800f73c:	08016a64 	.word	0x08016a64
 800f740:	08017a30 	.word	0x08017a30

0800f744 <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 800f744:	b480      	push	{r7}
 800f746:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 800f748:	bf00      	nop
 800f74a:	46bd      	mov	sp, r7
 800f74c:	bc80      	pop	{r7}
 800f74e:	4770      	bx	lr

0800f750 <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 800f750:	b580      	push	{r7, lr}
 800f752:	b084      	sub	sp, #16
 800f754:	af00      	add	r7, sp, #0
 800f756:	60f8      	str	r0, [r7, #12]
 800f758:	60b9      	str	r1, [r7, #8]
 800f75a:	607a      	str	r2, [r7, #4]
 800f75c:	603b      	str	r3, [r7, #0]
#if LWIP_IPV6
  s8_t i;
#endif

  LWIP_ASSERT("No init function given", init != NULL);
 800f75e:	69fb      	ldr	r3, [r7, #28]
 800f760:	2b00      	cmp	r3, #0
 800f762:	d105      	bne.n	800f770 <netif_add+0x20>
 800f764:	4b21      	ldr	r3, [pc, #132]	; (800f7ec <netif_add+0x9c>)
 800f766:	22fb      	movs	r2, #251	; 0xfb
 800f768:	4921      	ldr	r1, [pc, #132]	; (800f7f0 <netif_add+0xa0>)
 800f76a:	4822      	ldr	r0, [pc, #136]	; (800f7f4 <netif_add+0xa4>)
 800f76c:	f004 ff9a 	bl	80146a4 <iprintf>

  /* reset new interface configuration state */
#if LWIP_IPV4
  ip_addr_set_zero_ip4(&netif->ip_addr);
 800f770:	68fb      	ldr	r3, [r7, #12]
 800f772:	2200      	movs	r2, #0
 800f774:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 800f776:	68fb      	ldr	r3, [r7, #12]
 800f778:	2200      	movs	r2, #0
 800f77a:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 800f77c:	68fb      	ldr	r3, [r7, #12]
 800f77e:	2200      	movs	r2, #0
 800f780:	60da      	str	r2, [r3, #12]
    netif->ip6_addr_state[i] = IP6_ADDR_INVALID;
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->flags = 0;
 800f782:	68fb      	ldr	r3, [r7, #12]
 800f784:	2200      	movs	r2, #0
 800f786:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
#if LWIP_IPV6_AUTOCONFIG
  /* IPv6 address autoconfiguration not enabled by default */
  netif->ip6_autoconfig_enabled = 0;
#endif /* LWIP_IPV6_AUTOCONFIG */
#if LWIP_IPV6_SEND_ROUTER_SOLICIT
  netif->rs_count = LWIP_ND6_MAX_MULTICAST_SOLICIT;
 800f78a:	68fb      	ldr	r3, [r7, #12]
 800f78c:	2203      	movs	r2, #3
 800f78e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
#endif /* LWIP_IPV6_SEND_ROUTER_SOLICIT */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 800f792:	68fb      	ldr	r3, [r7, #12]
 800f794:	2200      	movs	r2, #0
 800f796:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 800f798:	68fb      	ldr	r3, [r7, #12]
 800f79a:	69ba      	ldr	r2, [r7, #24]
 800f79c:	621a      	str	r2, [r3, #32]
  netif->num = netif_num++;
 800f79e:	4b16      	ldr	r3, [pc, #88]	; (800f7f8 <netif_add+0xa8>)
 800f7a0:	781b      	ldrb	r3, [r3, #0]
 800f7a2:	1c5a      	adds	r2, r3, #1
 800f7a4:	b2d1      	uxtb	r1, r2
 800f7a6:	4a14      	ldr	r2, [pc, #80]	; (800f7f8 <netif_add+0xa8>)
 800f7a8:	7011      	strb	r1, [r2, #0]
 800f7aa:	68fa      	ldr	r2, [r7, #12]
 800f7ac:	f882 3032 	strb.w	r3, [r2, #50]	; 0x32
  netif->input = input;
 800f7b0:	68fb      	ldr	r3, [r7, #12]
 800f7b2:	6a3a      	ldr	r2, [r7, #32]
 800f7b4:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 800f7b6:	683b      	ldr	r3, [r7, #0]
 800f7b8:	687a      	ldr	r2, [r7, #4]
 800f7ba:	68b9      	ldr	r1, [r7, #8]
 800f7bc:	68f8      	ldr	r0, [r7, #12]
 800f7be:	f000 f81f 	bl	800f800 <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 800f7c2:	69fb      	ldr	r3, [r7, #28]
 800f7c4:	68f8      	ldr	r0, [r7, #12]
 800f7c6:	4798      	blx	r3
 800f7c8:	4603      	mov	r3, r0
 800f7ca:	2b00      	cmp	r3, #0
 800f7cc:	d001      	beq.n	800f7d2 <netif_add+0x82>
    return NULL;
 800f7ce:	2300      	movs	r3, #0
 800f7d0:	e007      	b.n	800f7e2 <netif_add+0x92>
  }

  /* add this netif to the list */
  netif->next = netif_list;
 800f7d2:	4b0a      	ldr	r3, [pc, #40]	; (800f7fc <netif_add+0xac>)
 800f7d4:	681a      	ldr	r2, [r3, #0]
 800f7d6:	68fb      	ldr	r3, [r7, #12]
 800f7d8:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 800f7da:	4a08      	ldr	r2, [pc, #32]	; (800f7fc <netif_add+0xac>)
 800f7dc:	68fb      	ldr	r3, [r7, #12]
 800f7de:	6013      	str	r3, [r2, #0]
  ip4_addr_debug_print(NETIF_DEBUG, netmask);
  LWIP_DEBUGF(NETIF_DEBUG, (" gw "));
  ip4_addr_debug_print(NETIF_DEBUG, gw);
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));
  return netif;
 800f7e0:	68fb      	ldr	r3, [r7, #12]
}
 800f7e2:	4618      	mov	r0, r3
 800f7e4:	3710      	adds	r7, #16
 800f7e6:	46bd      	mov	sp, r7
 800f7e8:	bd80      	pop	{r7, pc}
 800f7ea:	bf00      	nop
 800f7ec:	08016afc 	.word	0x08016afc
 800f7f0:	08016b30 	.word	0x08016b30
 800f7f4:	08016b48 	.word	0x08016b48
 800f7f8:	2000049c 	.word	0x2000049c
 800f7fc:	200076f0 	.word	0x200076f0

0800f800 <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
    const ip4_addr_t *gw)
{
 800f800:	b580      	push	{r7, lr}
 800f802:	b084      	sub	sp, #16
 800f804:	af00      	add	r7, sp, #0
 800f806:	60f8      	str	r0, [r7, #12]
 800f808:	60b9      	str	r1, [r7, #8]
 800f80a:	607a      	str	r2, [r7, #4]
 800f80c:	603b      	str	r3, [r7, #0]
  if (ip4_addr_isany(ipaddr)) {
 800f80e:	68bb      	ldr	r3, [r7, #8]
 800f810:	2b00      	cmp	r3, #0
 800f812:	d003      	beq.n	800f81c <netif_set_addr+0x1c>
 800f814:	68bb      	ldr	r3, [r7, #8]
 800f816:	681b      	ldr	r3, [r3, #0]
 800f818:	2b00      	cmp	r3, #0
 800f81a:	d10c      	bne.n	800f836 <netif_set_addr+0x36>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    netif_set_ipaddr(netif, ipaddr);
 800f81c:	68b9      	ldr	r1, [r7, #8]
 800f81e:	68f8      	ldr	r0, [r7, #12]
 800f820:	f000 f81a 	bl	800f858 <netif_set_ipaddr>
    netif_set_netmask(netif, netmask);
 800f824:	6879      	ldr	r1, [r7, #4]
 800f826:	68f8      	ldr	r0, [r7, #12]
 800f828:	f000 f859 	bl	800f8de <netif_set_netmask>
    netif_set_gw(netif, gw);
 800f82c:	6839      	ldr	r1, [r7, #0]
 800f82e:	68f8      	ldr	r0, [r7, #12]
 800f830:	f000 f842 	bl	800f8b8 <netif_set_gw>
 800f834:	e00b      	b.n	800f84e <netif_set_addr+0x4e>
  } else {
    netif_set_netmask(netif, netmask);
 800f836:	6879      	ldr	r1, [r7, #4]
 800f838:	68f8      	ldr	r0, [r7, #12]
 800f83a:	f000 f850 	bl	800f8de <netif_set_netmask>
    netif_set_gw(netif, gw);
 800f83e:	6839      	ldr	r1, [r7, #0]
 800f840:	68f8      	ldr	r0, [r7, #12]
 800f842:	f000 f839 	bl	800f8b8 <netif_set_gw>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    netif_set_ipaddr(netif, ipaddr);
 800f846:	68b9      	ldr	r1, [r7, #8]
 800f848:	68f8      	ldr	r0, [r7, #12]
 800f84a:	f000 f805 	bl	800f858 <netif_set_ipaddr>
  }
}
 800f84e:	bf00      	nop
 800f850:	3710      	adds	r7, #16
 800f852:	46bd      	mov	sp, r7
 800f854:	bd80      	pop	{r7, pc}
	...

0800f858 <netif_set_ipaddr>:
 * @note call netif_set_addr() if you also want to change netmask and
 * default gateway
 */
void
netif_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr)
{
 800f858:	b580      	push	{r7, lr}
 800f85a:	b084      	sub	sp, #16
 800f85c:	af00      	add	r7, sp, #0
 800f85e:	6078      	str	r0, [r7, #4]
 800f860:	6039      	str	r1, [r7, #0]
  ip_addr_t new_addr;
  *ip_2_ip4(&new_addr) = (ipaddr ? *ipaddr : *IP4_ADDR_ANY4);
 800f862:	683b      	ldr	r3, [r7, #0]
 800f864:	2b00      	cmp	r3, #0
 800f866:	d003      	beq.n	800f870 <netif_set_ipaddr+0x18>
 800f868:	683b      	ldr	r3, [r7, #0]
 800f86a:	681b      	ldr	r3, [r3, #0]
 800f86c:	60fb      	str	r3, [r7, #12]
 800f86e:	e002      	b.n	800f876 <netif_set_ipaddr+0x1e>
 800f870:	4b10      	ldr	r3, [pc, #64]	; (800f8b4 <netif_set_ipaddr+0x5c>)
 800f872:	681b      	ldr	r3, [r3, #0]
 800f874:	60fb      	str	r3, [r7, #12]
  IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

  /* address is actually being changed? */
  if (ip4_addr_cmp(ip_2_ip4(&new_addr), netif_ip4_addr(netif)) == 0) {
 800f876:	68fa      	ldr	r2, [r7, #12]
 800f878:	687b      	ldr	r3, [r7, #4]
 800f87a:	3304      	adds	r3, #4
 800f87c:	681b      	ldr	r3, [r3, #0]
 800f87e:	429a      	cmp	r2, r3
 800f880:	d014      	beq.n	800f8ac <netif_set_ipaddr+0x54>
    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
#if LWIP_TCP
    tcp_netif_ip_addr_changed(netif_ip_addr4(netif), &new_addr);
#endif /* LWIP_TCP */
#if LWIP_UDP
    udp_netif_ip_addr_changed(netif_ip_addr4(netif), &new_addr);
 800f882:	687b      	ldr	r3, [r7, #4]
 800f884:	3304      	adds	r3, #4
 800f886:	f107 020c 	add.w	r2, r7, #12
 800f88a:	4611      	mov	r1, r2
 800f88c:	4618      	mov	r0, r3
 800f88e:	f001 f821 	bl	80108d4 <udp_netif_ip_addr_changed>
#endif /* LWIP_RAW */

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 800f892:	683b      	ldr	r3, [r7, #0]
 800f894:	2b00      	cmp	r3, #0
 800f896:	d002      	beq.n	800f89e <netif_set_ipaddr+0x46>
 800f898:	683b      	ldr	r3, [r7, #0]
 800f89a:	681b      	ldr	r3, [r3, #0]
 800f89c:	e000      	b.n	800f8a0 <netif_set_ipaddr+0x48>
 800f89e:	2300      	movs	r3, #0
 800f8a0:	687a      	ldr	r2, [r7, #4]
 800f8a2:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 800f8a4:	2101      	movs	r1, #1
 800f8a6:	6878      	ldr	r0, [r7, #4]
 800f8a8:	f000 f85d 	bl	800f966 <netif_issue_reports>
    netif->name[0], netif->name[1],
    ip4_addr1_16(netif_ip4_addr(netif)),
    ip4_addr2_16(netif_ip4_addr(netif)),
    ip4_addr3_16(netif_ip4_addr(netif)),
    ip4_addr4_16(netif_ip4_addr(netif))));
}
 800f8ac:	bf00      	nop
 800f8ae:	3710      	adds	r7, #16
 800f8b0:	46bd      	mov	sp, r7
 800f8b2:	bd80      	pop	{r7, pc}
 800f8b4:	08017a58 	.word	0x08017a58

0800f8b8 <netif_set_gw>:
 *
 * @note call netif_set_addr() if you also want to change ip address and netmask
 */
void
netif_set_gw(struct netif *netif, const ip4_addr_t *gw)
{
 800f8b8:	b480      	push	{r7}
 800f8ba:	b083      	sub	sp, #12
 800f8bc:	af00      	add	r7, sp, #0
 800f8be:	6078      	str	r0, [r7, #4]
 800f8c0:	6039      	str	r1, [r7, #0]
  ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 800f8c2:	683b      	ldr	r3, [r7, #0]
 800f8c4:	2b00      	cmp	r3, #0
 800f8c6:	d002      	beq.n	800f8ce <netif_set_gw+0x16>
 800f8c8:	683b      	ldr	r3, [r7, #0]
 800f8ca:	681b      	ldr	r3, [r3, #0]
 800f8cc:	e000      	b.n	800f8d0 <netif_set_gw+0x18>
 800f8ce:	2300      	movs	r3, #0
 800f8d0:	687a      	ldr	r2, [r7, #4]
 800f8d2:	60d3      	str	r3, [r2, #12]
    netif->name[0], netif->name[1],
    ip4_addr1_16(netif_ip4_gw(netif)),
    ip4_addr2_16(netif_ip4_gw(netif)),
    ip4_addr3_16(netif_ip4_gw(netif)),
    ip4_addr4_16(netif_ip4_gw(netif))));
}
 800f8d4:	bf00      	nop
 800f8d6:	370c      	adds	r7, #12
 800f8d8:	46bd      	mov	sp, r7
 800f8da:	bc80      	pop	{r7}
 800f8dc:	4770      	bx	lr

0800f8de <netif_set_netmask>:
 * @note call netif_set_addr() if you also want to change ip address and
 * default gateway
 */
void
netif_set_netmask(struct netif *netif, const ip4_addr_t *netmask)
{
 800f8de:	b480      	push	{r7}
 800f8e0:	b083      	sub	sp, #12
 800f8e2:	af00      	add	r7, sp, #0
 800f8e4:	6078      	str	r0, [r7, #4]
 800f8e6:	6039      	str	r1, [r7, #0]
  mib2_remove_route_ip4(0, netif);
  /* set new netmask to netif */
  ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 800f8e8:	683b      	ldr	r3, [r7, #0]
 800f8ea:	2b00      	cmp	r3, #0
 800f8ec:	d002      	beq.n	800f8f4 <netif_set_netmask+0x16>
 800f8ee:	683b      	ldr	r3, [r7, #0]
 800f8f0:	681b      	ldr	r3, [r3, #0]
 800f8f2:	e000      	b.n	800f8f6 <netif_set_netmask+0x18>
 800f8f4:	2300      	movs	r3, #0
 800f8f6:	687a      	ldr	r2, [r7, #4]
 800f8f8:	6093      	str	r3, [r2, #8]
    netif->name[0], netif->name[1],
    ip4_addr1_16(netif_ip4_netmask(netif)),
    ip4_addr2_16(netif_ip4_netmask(netif)),
    ip4_addr3_16(netif_ip4_netmask(netif)),
    ip4_addr4_16(netif_ip4_netmask(netif))));
}
 800f8fa:	bf00      	nop
 800f8fc:	370c      	adds	r7, #12
 800f8fe:	46bd      	mov	sp, r7
 800f900:	bc80      	pop	{r7}
 800f902:	4770      	bx	lr

0800f904 <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 800f904:	b480      	push	{r7}
 800f906:	b083      	sub	sp, #12
 800f908:	af00      	add	r7, sp, #0
 800f90a:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 800f90c:	4a03      	ldr	r2, [pc, #12]	; (800f91c <netif_set_default+0x18>)
 800f90e:	687b      	ldr	r3, [r7, #4]
 800f910:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
           netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 800f912:	bf00      	nop
 800f914:	370c      	adds	r7, #12
 800f916:	46bd      	mov	sp, r7
 800f918:	bc80      	pop	{r7}
 800f91a:	4770      	bx	lr
 800f91c:	200076f4 	.word	0x200076f4

0800f920 <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 800f920:	b580      	push	{r7, lr}
 800f922:	b082      	sub	sp, #8
 800f924:	af00      	add	r7, sp, #0
 800f926:	6078      	str	r0, [r7, #4]
  if (!(netif->flags & NETIF_FLAG_UP)) {
 800f928:	687b      	ldr	r3, [r7, #4]
 800f92a:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800f92e:	f003 0301 	and.w	r3, r3, #1
 800f932:	2b00      	cmp	r3, #0
 800f934:	d113      	bne.n	800f95e <netif_set_up+0x3e>
    netif->flags |= NETIF_FLAG_UP;
 800f936:	687b      	ldr	r3, [r7, #4]
 800f938:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800f93c:	f043 0301 	orr.w	r3, r3, #1
 800f940:	b2da      	uxtb	r2, r3
 800f942:	687b      	ldr	r3, [r7, #4]
 800f944:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

    NETIF_STATUS_CALLBACK(netif);

    if (netif->flags & NETIF_FLAG_LINK_UP) {
 800f948:	687b      	ldr	r3, [r7, #4]
 800f94a:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800f94e:	f003 0304 	and.w	r3, r3, #4
 800f952:	2b00      	cmp	r3, #0
 800f954:	d003      	beq.n	800f95e <netif_set_up+0x3e>
      netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4|NETIF_REPORT_TYPE_IPV6);
 800f956:	2103      	movs	r1, #3
 800f958:	6878      	ldr	r0, [r7, #4]
 800f95a:	f000 f804 	bl	800f966 <netif_issue_reports>
    }
  }
}
 800f95e:	bf00      	nop
 800f960:	3708      	adds	r7, #8
 800f962:	46bd      	mov	sp, r7
 800f964:	bd80      	pop	{r7, pc}

0800f966 <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif* netif, u8_t report_type)
{
 800f966:	b580      	push	{r7, lr}
 800f968:	b082      	sub	sp, #8
 800f96a:	af00      	add	r7, sp, #0
 800f96c:	6078      	str	r0, [r7, #4]
 800f96e:	460b      	mov	r3, r1
 800f970:	70fb      	strb	r3, [r7, #3]
#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800f972:	78fb      	ldrb	r3, [r7, #3]
 800f974:	f003 0301 	and.w	r3, r3, #1
 800f978:	2b00      	cmp	r3, #0
 800f97a:	d011      	beq.n	800f9a0 <netif_issue_reports+0x3a>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 800f97c:	687b      	ldr	r3, [r7, #4]
 800f97e:	3304      	adds	r3, #4
 800f980:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800f982:	2b00      	cmp	r3, #0
 800f984:	d00c      	beq.n	800f9a0 <netif_issue_reports+0x3a>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 800f986:	687b      	ldr	r3, [r7, #4]
 800f988:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800f98c:	f003 0308 	and.w	r3, r3, #8
 800f990:	2b00      	cmp	r3, #0
 800f992:	d005      	beq.n	800f9a0 <netif_issue_reports+0x3a>
      etharp_gratuitous(netif);
 800f994:	687b      	ldr	r3, [r7, #4]
 800f996:	3304      	adds	r3, #4
 800f998:	4619      	mov	r1, r3
 800f99a:	6878      	ldr	r0, [r7, #4]
 800f99c:	f001 fecc 	bl	8011738 <etharp_request>
    /* Send Router Solicitation messages. */
    netif->rs_count = LWIP_ND6_MAX_MULTICAST_SOLICIT;
#endif /* LWIP_IPV6_SEND_ROUTER_SOLICIT */
  }
#endif /* LWIP_IPV6 */
}
 800f9a0:	bf00      	nop
 800f9a2:	3708      	adds	r7, #8
 800f9a4:	46bd      	mov	sp, r7
 800f9a6:	bd80      	pop	{r7, pc}

0800f9a8 <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 800f9a8:	b580      	push	{r7, lr}
 800f9aa:	b082      	sub	sp, #8
 800f9ac:	af00      	add	r7, sp, #0
 800f9ae:	6078      	str	r0, [r7, #4]
  if (netif->flags & NETIF_FLAG_UP) {
 800f9b0:	687b      	ldr	r3, [r7, #4]
 800f9b2:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800f9b6:	f003 0301 	and.w	r3, r3, #1
 800f9ba:	2b00      	cmp	r3, #0
 800f9bc:	d012      	beq.n	800f9e4 <netif_set_down+0x3c>
    netif->flags &= ~NETIF_FLAG_UP;
 800f9be:	687b      	ldr	r3, [r7, #4]
 800f9c0:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800f9c4:	f023 0301 	bic.w	r3, r3, #1
 800f9c8:	b2da      	uxtb	r2, r3
 800f9ca:	687b      	ldr	r3, [r7, #4]
 800f9cc:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 800f9d0:	687b      	ldr	r3, [r7, #4]
 800f9d2:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800f9d6:	f003 0308 	and.w	r3, r3, #8
 800f9da:	2b00      	cmp	r3, #0
 800f9dc:	d002      	beq.n	800f9e4 <netif_set_down+0x3c>
      etharp_cleanup_netif(netif);
 800f9de:	6878      	ldr	r0, [r7, #4]
 800f9e0:	f001 fa70 	bl	8010ec4 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 800f9e4:	bf00      	nop
 800f9e6:	3708      	adds	r7, #8
 800f9e8:	46bd      	mov	sp, r7
 800f9ea:	bd80      	pop	{r7, pc}

0800f9ec <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 800f9ec:	b480      	push	{r7}
 800f9ee:	b083      	sub	sp, #12
 800f9f0:	af00      	add	r7, sp, #0
 800f9f2:	6078      	str	r0, [r7, #4]
 800f9f4:	6039      	str	r1, [r7, #0]
  if (netif) {
 800f9f6:	687b      	ldr	r3, [r7, #4]
 800f9f8:	2b00      	cmp	r3, #0
 800f9fa:	d002      	beq.n	800fa02 <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 800f9fc:	687b      	ldr	r3, [r7, #4]
 800f9fe:	683a      	ldr	r2, [r7, #0]
 800fa00:	61da      	str	r2, [r3, #28]
  }
}
 800fa02:	bf00      	nop
 800fa04:	370c      	adds	r7, #12
 800fa06:	46bd      	mov	sp, r7
 800fa08:	bc80      	pop	{r7}
 800fa0a:	4770      	bx	lr

0800fa0c <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 800fa0c:	b580      	push	{r7, lr}
 800fa0e:	b088      	sub	sp, #32
 800fa10:	af00      	add	r7, sp, #0
 800fa12:	4603      	mov	r3, r0
 800fa14:	71fb      	strb	r3, [r7, #7]
 800fa16:	460b      	mov	r3, r1
 800fa18:	80bb      	strh	r3, [r7, #4]
 800fa1a:	4613      	mov	r3, r2
 800fa1c:	71bb      	strb	r3, [r7, #6]
  u16_t offset;
  s32_t rem_len; /* remaining length */
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  /* determine header offset */
  switch (layer) {
 800fa1e:	79fb      	ldrb	r3, [r7, #7]
 800fa20:	2b04      	cmp	r3, #4
 800fa22:	d81c      	bhi.n	800fa5e <pbuf_alloc+0x52>
 800fa24:	a201      	add	r2, pc, #4	; (adr r2, 800fa2c <pbuf_alloc+0x20>)
 800fa26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fa2a:	bf00      	nop
 800fa2c:	0800fa41 	.word	0x0800fa41
 800fa30:	0800fa47 	.word	0x0800fa47
 800fa34:	0800fa4d 	.word	0x0800fa4d
 800fa38:	0800fa53 	.word	0x0800fa53
 800fa3c:	0800fa59 	.word	0x0800fa59
  case PBUF_TRANSPORT:
    /* add room for transport (often TCP) layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN + PBUF_TRANSPORT_HLEN;
 800fa40:	2336      	movs	r3, #54	; 0x36
 800fa42:	82fb      	strh	r3, [r7, #22]
    break;
 800fa44:	e014      	b.n	800fa70 <pbuf_alloc+0x64>
  case PBUF_IP:
    /* add room for IP layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN;
 800fa46:	2322      	movs	r3, #34	; 0x22
 800fa48:	82fb      	strh	r3, [r7, #22]
    break;
 800fa4a:	e011      	b.n	800fa70 <pbuf_alloc+0x64>
  case PBUF_LINK:
    /* add room for link layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN;
 800fa4c:	230e      	movs	r3, #14
 800fa4e:	82fb      	strh	r3, [r7, #22]
    break;
 800fa50:	e00e      	b.n	800fa70 <pbuf_alloc+0x64>
  case PBUF_RAW_TX:
    /* add room for encapsulating link layer headers (e.g. 802.11) */
    offset = PBUF_LINK_ENCAPSULATION_HLEN;
 800fa52:	2300      	movs	r3, #0
 800fa54:	82fb      	strh	r3, [r7, #22]
    break;
 800fa56:	e00b      	b.n	800fa70 <pbuf_alloc+0x64>
  case PBUF_RAW:
    /* no offset (e.g. RX buffers or chain successors) */
    offset = 0;
 800fa58:	2300      	movs	r3, #0
 800fa5a:	82fb      	strh	r3, [r7, #22]
    break;
 800fa5c:	e008      	b.n	800fa70 <pbuf_alloc+0x64>
  default:
    LWIP_ASSERT("pbuf_alloc: bad pbuf layer", 0);
 800fa5e:	4ba3      	ldr	r3, [pc, #652]	; (800fcec <pbuf_alloc+0x2e0>)
 800fa60:	f44f 728b 	mov.w	r2, #278	; 0x116
 800fa64:	49a2      	ldr	r1, [pc, #648]	; (800fcf0 <pbuf_alloc+0x2e4>)
 800fa66:	48a3      	ldr	r0, [pc, #652]	; (800fcf4 <pbuf_alloc+0x2e8>)
 800fa68:	f004 fe1c 	bl	80146a4 <iprintf>
    return NULL;
 800fa6c:	2300      	movs	r3, #0
 800fa6e:	e159      	b.n	800fd24 <pbuf_alloc+0x318>
  }

  switch (type) {
 800fa70:	79bb      	ldrb	r3, [r7, #6]
 800fa72:	2b03      	cmp	r3, #3
 800fa74:	f200 8130 	bhi.w	800fcd8 <pbuf_alloc+0x2cc>
 800fa78:	a201      	add	r2, pc, #4	; (adr r2, 800fa80 <pbuf_alloc+0x74>)
 800fa7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fa7e:	bf00      	nop
 800fa80:	0800fc19 	.word	0x0800fc19
 800fa84:	0800fca5 	.word	0x0800fca5
 800fa88:	0800fca5 	.word	0x0800fca5
 800fa8c:	0800fa91 	.word	0x0800fa91
  case PBUF_POOL:
    /* allocate head of pbuf chain into p */
    p = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 800fa90:	2005      	movs	r0, #5
 800fa92:	f7ff fde1 	bl	800f658 <memp_malloc>
 800fa96:	61f8      	str	r0, [r7, #28]
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc: allocated pbuf %p\n", (void *)p));
    if (p == NULL) {
 800fa98:	69fb      	ldr	r3, [r7, #28]
 800fa9a:	2b00      	cmp	r3, #0
 800fa9c:	d101      	bne.n	800faa2 <pbuf_alloc+0x96>
      PBUF_POOL_IS_EMPTY();
      return NULL;
 800fa9e:	2300      	movs	r3, #0
 800faa0:	e140      	b.n	800fd24 <pbuf_alloc+0x318>
    }
    p->type = type;
 800faa2:	69fb      	ldr	r3, [r7, #28]
 800faa4:	79ba      	ldrb	r2, [r7, #6]
 800faa6:	731a      	strb	r2, [r3, #12]
    p->next = NULL;
 800faa8:	69fb      	ldr	r3, [r7, #28]
 800faaa:	2200      	movs	r2, #0
 800faac:	601a      	str	r2, [r3, #0]

    /* make the payload pointer point 'offset' bytes into pbuf data memory */
    p->payload = LWIP_MEM_ALIGN((void *)((u8_t *)p + (SIZEOF_STRUCT_PBUF + offset)));
 800faae:	8afb      	ldrh	r3, [r7, #22]
 800fab0:	3310      	adds	r3, #16
 800fab2:	69fa      	ldr	r2, [r7, #28]
 800fab4:	4413      	add	r3, r2
 800fab6:	3303      	adds	r3, #3
 800fab8:	f023 0303 	bic.w	r3, r3, #3
 800fabc:	461a      	mov	r2, r3
 800fabe:	69fb      	ldr	r3, [r7, #28]
 800fac0:	605a      	str	r2, [r3, #4]
    LWIP_ASSERT("pbuf_alloc: pbuf p->payload properly aligned",
 800fac2:	69fb      	ldr	r3, [r7, #28]
 800fac4:	685b      	ldr	r3, [r3, #4]
 800fac6:	f003 0303 	and.w	r3, r3, #3
 800faca:	2b00      	cmp	r3, #0
 800facc:	d006      	beq.n	800fadc <pbuf_alloc+0xd0>
 800face:	4b87      	ldr	r3, [pc, #540]	; (800fcec <pbuf_alloc+0x2e0>)
 800fad0:	f240 1229 	movw	r2, #297	; 0x129
 800fad4:	4988      	ldr	r1, [pc, #544]	; (800fcf8 <pbuf_alloc+0x2ec>)
 800fad6:	4887      	ldr	r0, [pc, #540]	; (800fcf4 <pbuf_alloc+0x2e8>)
 800fad8:	f004 fde4 	bl	80146a4 <iprintf>
            ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
    /* the total length of the pbuf chain is the requested size */
    p->tot_len = length;
 800fadc:	69fb      	ldr	r3, [r7, #28]
 800fade:	88ba      	ldrh	r2, [r7, #4]
 800fae0:	811a      	strh	r2, [r3, #8]
    /* set the length of the first pbuf in the chain */
    p->len = LWIP_MIN(length, PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset));
 800fae2:	8afb      	ldrh	r3, [r7, #22]
 800fae4:	3303      	adds	r3, #3
 800fae6:	f023 0303 	bic.w	r3, r3, #3
 800faea:	f5c3 7214 	rsb	r2, r3, #592	; 0x250
 800faee:	88bb      	ldrh	r3, [r7, #4]
 800faf0:	4293      	cmp	r3, r2
 800faf2:	bf28      	it	cs
 800faf4:	4613      	movcs	r3, r2
 800faf6:	b29a      	uxth	r2, r3
 800faf8:	69fb      	ldr	r3, [r7, #28]
 800fafa:	815a      	strh	r2, [r3, #10]
    LWIP_ASSERT("check p->payload + p->len does not overflow pbuf",
 800fafc:	69fb      	ldr	r3, [r7, #28]
 800fafe:	685b      	ldr	r3, [r3, #4]
 800fb00:	69fa      	ldr	r2, [r7, #28]
 800fb02:	8952      	ldrh	r2, [r2, #10]
 800fb04:	441a      	add	r2, r3
 800fb06:	69fb      	ldr	r3, [r7, #28]
 800fb08:	f503 7318 	add.w	r3, r3, #608	; 0x260
 800fb0c:	429a      	cmp	r2, r3
 800fb0e:	d906      	bls.n	800fb1e <pbuf_alloc+0x112>
 800fb10:	4b76      	ldr	r3, [pc, #472]	; (800fcec <pbuf_alloc+0x2e0>)
 800fb12:	f44f 7298 	mov.w	r2, #304	; 0x130
 800fb16:	4979      	ldr	r1, [pc, #484]	; (800fcfc <pbuf_alloc+0x2f0>)
 800fb18:	4876      	ldr	r0, [pc, #472]	; (800fcf4 <pbuf_alloc+0x2e8>)
 800fb1a:	f004 fdc3 	bl	80146a4 <iprintf>
                ((u8_t*)p->payload + p->len <=
                 (u8_t*)p + SIZEOF_STRUCT_PBUF + PBUF_POOL_BUFSIZE_ALIGNED));
    LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 800fb1e:	8afb      	ldrh	r3, [r7, #22]
 800fb20:	3303      	adds	r3, #3
 800fb22:	f023 0303 	bic.w	r3, r3, #3
 800fb26:	f5b3 7f14 	cmp.w	r3, #592	; 0x250
 800fb2a:	d106      	bne.n	800fb3a <pbuf_alloc+0x12e>
 800fb2c:	4b6f      	ldr	r3, [pc, #444]	; (800fcec <pbuf_alloc+0x2e0>)
 800fb2e:	f44f 7299 	mov.w	r2, #306	; 0x132
 800fb32:	4973      	ldr	r1, [pc, #460]	; (800fd00 <pbuf_alloc+0x2f4>)
 800fb34:	486f      	ldr	r0, [pc, #444]	; (800fcf4 <pbuf_alloc+0x2e8>)
 800fb36:	f004 fdb5 	bl	80146a4 <iprintf>
      (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
    /* set reference count (needed here in case we fail) */
    p->ref = 1;
 800fb3a:	69fb      	ldr	r3, [r7, #28]
 800fb3c:	2201      	movs	r2, #1
 800fb3e:	81da      	strh	r2, [r3, #14]

    /* now allocate the tail of the pbuf chain */

    /* remember first pbuf for linkage in next iteration */
    r = p;
 800fb40:	69fb      	ldr	r3, [r7, #28]
 800fb42:	61bb      	str	r3, [r7, #24]
    /* remaining length to be allocated */
    rem_len = length - p->len;
 800fb44:	88bb      	ldrh	r3, [r7, #4]
 800fb46:	69fa      	ldr	r2, [r7, #28]
 800fb48:	8952      	ldrh	r2, [r2, #10]
 800fb4a:	1a9b      	subs	r3, r3, r2
 800fb4c:	613b      	str	r3, [r7, #16]
    /* any remaining pbufs to be allocated? */
    while (rem_len > 0) {
 800fb4e:	e05f      	b.n	800fc10 <pbuf_alloc+0x204>
      q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 800fb50:	2005      	movs	r0, #5
 800fb52:	f7ff fd81 	bl	800f658 <memp_malloc>
 800fb56:	60f8      	str	r0, [r7, #12]
      if (q == NULL) {
 800fb58:	68fb      	ldr	r3, [r7, #12]
 800fb5a:	2b00      	cmp	r3, #0
 800fb5c:	d104      	bne.n	800fb68 <pbuf_alloc+0x15c>
        PBUF_POOL_IS_EMPTY();
        /* free chain so far allocated */
        pbuf_free(p);
 800fb5e:	69f8      	ldr	r0, [r7, #28]
 800fb60:	f000 fac2 	bl	80100e8 <pbuf_free>
        /* bail out unsuccessfully */
        return NULL;
 800fb64:	2300      	movs	r3, #0
 800fb66:	e0dd      	b.n	800fd24 <pbuf_alloc+0x318>
      }
      q->type = type;
 800fb68:	68fb      	ldr	r3, [r7, #12]
 800fb6a:	79ba      	ldrb	r2, [r7, #6]
 800fb6c:	731a      	strb	r2, [r3, #12]
      q->flags = 0;
 800fb6e:	68fb      	ldr	r3, [r7, #12]
 800fb70:	2200      	movs	r2, #0
 800fb72:	735a      	strb	r2, [r3, #13]
      q->next = NULL;
 800fb74:	68fb      	ldr	r3, [r7, #12]
 800fb76:	2200      	movs	r2, #0
 800fb78:	601a      	str	r2, [r3, #0]
      /* make previous pbuf point to this pbuf */
      r->next = q;
 800fb7a:	69bb      	ldr	r3, [r7, #24]
 800fb7c:	68fa      	ldr	r2, [r7, #12]
 800fb7e:	601a      	str	r2, [r3, #0]
      /* set total length of this pbuf and next in chain */
      LWIP_ASSERT("rem_len < max_u16_t", rem_len < 0xffff);
 800fb80:	693b      	ldr	r3, [r7, #16]
 800fb82:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800fb86:	4293      	cmp	r3, r2
 800fb88:	dd06      	ble.n	800fb98 <pbuf_alloc+0x18c>
 800fb8a:	4b58      	ldr	r3, [pc, #352]	; (800fcec <pbuf_alloc+0x2e0>)
 800fb8c:	f44f 72a6 	mov.w	r2, #332	; 0x14c
 800fb90:	495c      	ldr	r1, [pc, #368]	; (800fd04 <pbuf_alloc+0x2f8>)
 800fb92:	4858      	ldr	r0, [pc, #352]	; (800fcf4 <pbuf_alloc+0x2e8>)
 800fb94:	f004 fd86 	bl	80146a4 <iprintf>
      q->tot_len = (u16_t)rem_len;
 800fb98:	693b      	ldr	r3, [r7, #16]
 800fb9a:	b29a      	uxth	r2, r3
 800fb9c:	68fb      	ldr	r3, [r7, #12]
 800fb9e:	811a      	strh	r2, [r3, #8]
      /* this pbuf length is pool size, unless smaller sized tail */
      q->len = LWIP_MIN((u16_t)rem_len, PBUF_POOL_BUFSIZE_ALIGNED);
 800fba0:	693b      	ldr	r3, [r7, #16]
 800fba2:	b29b      	uxth	r3, r3
 800fba4:	f5b3 7f14 	cmp.w	r3, #592	; 0x250
 800fba8:	bf28      	it	cs
 800fbaa:	f44f 7314 	movcs.w	r3, #592	; 0x250
 800fbae:	b29a      	uxth	r2, r3
 800fbb0:	68fb      	ldr	r3, [r7, #12]
 800fbb2:	815a      	strh	r2, [r3, #10]
      q->payload = (void *)((u8_t *)q + SIZEOF_STRUCT_PBUF);
 800fbb4:	68fb      	ldr	r3, [r7, #12]
 800fbb6:	f103 0210 	add.w	r2, r3, #16
 800fbba:	68fb      	ldr	r3, [r7, #12]
 800fbbc:	605a      	str	r2, [r3, #4]
      LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 800fbbe:	68fb      	ldr	r3, [r7, #12]
 800fbc0:	685b      	ldr	r3, [r3, #4]
 800fbc2:	f003 0303 	and.w	r3, r3, #3
 800fbc6:	2b00      	cmp	r3, #0
 800fbc8:	d006      	beq.n	800fbd8 <pbuf_alloc+0x1cc>
 800fbca:	4b48      	ldr	r3, [pc, #288]	; (800fcec <pbuf_alloc+0x2e0>)
 800fbcc:	f44f 72a9 	mov.w	r2, #338	; 0x152
 800fbd0:	494d      	ldr	r1, [pc, #308]	; (800fd08 <pbuf_alloc+0x2fc>)
 800fbd2:	4848      	ldr	r0, [pc, #288]	; (800fcf4 <pbuf_alloc+0x2e8>)
 800fbd4:	f004 fd66 	bl	80146a4 <iprintf>
              ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
      LWIP_ASSERT("check p->payload + p->len does not overflow pbuf",
 800fbd8:	69fb      	ldr	r3, [r7, #28]
 800fbda:	685b      	ldr	r3, [r3, #4]
 800fbdc:	69fa      	ldr	r2, [r7, #28]
 800fbde:	8952      	ldrh	r2, [r2, #10]
 800fbe0:	441a      	add	r2, r3
 800fbe2:	69fb      	ldr	r3, [r7, #28]
 800fbe4:	f503 7318 	add.w	r3, r3, #608	; 0x260
 800fbe8:	429a      	cmp	r2, r3
 800fbea:	d906      	bls.n	800fbfa <pbuf_alloc+0x1ee>
 800fbec:	4b3f      	ldr	r3, [pc, #252]	; (800fcec <pbuf_alloc+0x2e0>)
 800fbee:	f240 1255 	movw	r2, #341	; 0x155
 800fbf2:	4942      	ldr	r1, [pc, #264]	; (800fcfc <pbuf_alloc+0x2f0>)
 800fbf4:	483f      	ldr	r0, [pc, #252]	; (800fcf4 <pbuf_alloc+0x2e8>)
 800fbf6:	f004 fd55 	bl	80146a4 <iprintf>
                  ((u8_t*)p->payload + p->len <=
                   (u8_t*)p + SIZEOF_STRUCT_PBUF + PBUF_POOL_BUFSIZE_ALIGNED));
      q->ref = 1;
 800fbfa:	68fb      	ldr	r3, [r7, #12]
 800fbfc:	2201      	movs	r2, #1
 800fbfe:	81da      	strh	r2, [r3, #14]
      /* calculate remaining length to be allocated */
      rem_len -= q->len;
 800fc00:	68fb      	ldr	r3, [r7, #12]
 800fc02:	895b      	ldrh	r3, [r3, #10]
 800fc04:	461a      	mov	r2, r3
 800fc06:	693b      	ldr	r3, [r7, #16]
 800fc08:	1a9b      	subs	r3, r3, r2
 800fc0a:	613b      	str	r3, [r7, #16]
      /* remember this pbuf for linkage in next iteration */
      r = q;
 800fc0c:	68fb      	ldr	r3, [r7, #12]
 800fc0e:	61bb      	str	r3, [r7, #24]
    while (rem_len > 0) {
 800fc10:	693b      	ldr	r3, [r7, #16]
 800fc12:	2b00      	cmp	r3, #0
 800fc14:	dc9c      	bgt.n	800fb50 <pbuf_alloc+0x144>
    }
    /* end of chain */
    /*r->next = NULL;*/

    break;
 800fc16:	e07e      	b.n	800fd16 <pbuf_alloc+0x30a>
  case PBUF_RAM:
    {
      mem_size_t alloc_len = LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF + offset) + LWIP_MEM_ALIGN_SIZE(length);
 800fc18:	8afb      	ldrh	r3, [r7, #22]
 800fc1a:	3313      	adds	r3, #19
 800fc1c:	b29b      	uxth	r3, r3
 800fc1e:	f023 0303 	bic.w	r3, r3, #3
 800fc22:	b29a      	uxth	r2, r3
 800fc24:	88bb      	ldrh	r3, [r7, #4]
 800fc26:	3303      	adds	r3, #3
 800fc28:	b29b      	uxth	r3, r3
 800fc2a:	f023 0303 	bic.w	r3, r3, #3
 800fc2e:	b29b      	uxth	r3, r3
 800fc30:	4413      	add	r3, r2
 800fc32:	817b      	strh	r3, [r7, #10]
      
      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if (alloc_len < LWIP_MEM_ALIGN_SIZE(length)) {
 800fc34:	897a      	ldrh	r2, [r7, #10]
 800fc36:	88bb      	ldrh	r3, [r7, #4]
 800fc38:	3303      	adds	r3, #3
 800fc3a:	f023 0303 	bic.w	r3, r3, #3
 800fc3e:	429a      	cmp	r2, r3
 800fc40:	d201      	bcs.n	800fc46 <pbuf_alloc+0x23a>
        return NULL;
 800fc42:	2300      	movs	r3, #0
 800fc44:	e06e      	b.n	800fd24 <pbuf_alloc+0x318>
      }
    
      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf*)mem_malloc(alloc_len);
 800fc46:	897b      	ldrh	r3, [r7, #10]
 800fc48:	4618      	mov	r0, r3
 800fc4a:	f7ff fba9 	bl	800f3a0 <mem_malloc>
 800fc4e:	61f8      	str	r0, [r7, #28]
    }

    if (p == NULL) {
 800fc50:	69fb      	ldr	r3, [r7, #28]
 800fc52:	2b00      	cmp	r3, #0
 800fc54:	d101      	bne.n	800fc5a <pbuf_alloc+0x24e>
      return NULL;
 800fc56:	2300      	movs	r3, #0
 800fc58:	e064      	b.n	800fd24 <pbuf_alloc+0x318>
    }
    /* Set up internal structure of the pbuf. */
    p->payload = LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset));
 800fc5a:	8afb      	ldrh	r3, [r7, #22]
 800fc5c:	3310      	adds	r3, #16
 800fc5e:	69fa      	ldr	r2, [r7, #28]
 800fc60:	4413      	add	r3, r2
 800fc62:	3303      	adds	r3, #3
 800fc64:	f023 0303 	bic.w	r3, r3, #3
 800fc68:	461a      	mov	r2, r3
 800fc6a:	69fb      	ldr	r3, [r7, #28]
 800fc6c:	605a      	str	r2, [r3, #4]
    p->len = p->tot_len = length;
 800fc6e:	69fb      	ldr	r3, [r7, #28]
 800fc70:	88ba      	ldrh	r2, [r7, #4]
 800fc72:	811a      	strh	r2, [r3, #8]
 800fc74:	69fb      	ldr	r3, [r7, #28]
 800fc76:	891a      	ldrh	r2, [r3, #8]
 800fc78:	69fb      	ldr	r3, [r7, #28]
 800fc7a:	815a      	strh	r2, [r3, #10]
    p->next = NULL;
 800fc7c:	69fb      	ldr	r3, [r7, #28]
 800fc7e:	2200      	movs	r2, #0
 800fc80:	601a      	str	r2, [r3, #0]
    p->type = type;
 800fc82:	69fb      	ldr	r3, [r7, #28]
 800fc84:	79ba      	ldrb	r2, [r7, #6]
 800fc86:	731a      	strb	r2, [r3, #12]

    LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 800fc88:	69fb      	ldr	r3, [r7, #28]
 800fc8a:	685b      	ldr	r3, [r3, #4]
 800fc8c:	f003 0303 	and.w	r3, r3, #3
 800fc90:	2b00      	cmp	r3, #0
 800fc92:	d03f      	beq.n	800fd14 <pbuf_alloc+0x308>
 800fc94:	4b15      	ldr	r3, [pc, #84]	; (800fcec <pbuf_alloc+0x2e0>)
 800fc96:	f240 1277 	movw	r2, #375	; 0x177
 800fc9a:	491c      	ldr	r1, [pc, #112]	; (800fd0c <pbuf_alloc+0x300>)
 800fc9c:	4815      	ldr	r0, [pc, #84]	; (800fcf4 <pbuf_alloc+0x2e8>)
 800fc9e:	f004 fd01 	bl	80146a4 <iprintf>
           ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
    break;
 800fca2:	e037      	b.n	800fd14 <pbuf_alloc+0x308>
  /* pbuf references existing (non-volatile static constant) ROM payload? */
  case PBUF_ROM:
  /* pbuf references existing (externally allocated) RAM payload? */
  case PBUF_REF:
    /* only allocate memory for the pbuf structure */
    p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 800fca4:	2004      	movs	r0, #4
 800fca6:	f7ff fcd7 	bl	800f658 <memp_malloc>
 800fcaa:	61f8      	str	r0, [r7, #28]
    if (p == NULL) {
 800fcac:	69fb      	ldr	r3, [r7, #28]
 800fcae:	2b00      	cmp	r3, #0
 800fcb0:	d101      	bne.n	800fcb6 <pbuf_alloc+0x2aa>
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("pbuf_alloc: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                  (type == PBUF_ROM) ? "ROM" : "REF"));
      return NULL;
 800fcb2:	2300      	movs	r3, #0
 800fcb4:	e036      	b.n	800fd24 <pbuf_alloc+0x318>
    }
    /* caller must set this field properly, afterwards */
    p->payload = NULL;
 800fcb6:	69fb      	ldr	r3, [r7, #28]
 800fcb8:	2200      	movs	r2, #0
 800fcba:	605a      	str	r2, [r3, #4]
    p->len = p->tot_len = length;
 800fcbc:	69fb      	ldr	r3, [r7, #28]
 800fcbe:	88ba      	ldrh	r2, [r7, #4]
 800fcc0:	811a      	strh	r2, [r3, #8]
 800fcc2:	69fb      	ldr	r3, [r7, #28]
 800fcc4:	891a      	ldrh	r2, [r3, #8]
 800fcc6:	69fb      	ldr	r3, [r7, #28]
 800fcc8:	815a      	strh	r2, [r3, #10]
    p->next = NULL;
 800fcca:	69fb      	ldr	r3, [r7, #28]
 800fccc:	2200      	movs	r2, #0
 800fcce:	601a      	str	r2, [r3, #0]
    p->type = type;
 800fcd0:	69fb      	ldr	r3, [r7, #28]
 800fcd2:	79ba      	ldrb	r2, [r7, #6]
 800fcd4:	731a      	strb	r2, [r3, #12]
    break;
 800fcd6:	e01e      	b.n	800fd16 <pbuf_alloc+0x30a>
  default:
    LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 800fcd8:	4b04      	ldr	r3, [pc, #16]	; (800fcec <pbuf_alloc+0x2e0>)
 800fcda:	f44f 72c6 	mov.w	r2, #396	; 0x18c
 800fcde:	490c      	ldr	r1, [pc, #48]	; (800fd10 <pbuf_alloc+0x304>)
 800fce0:	4804      	ldr	r0, [pc, #16]	; (800fcf4 <pbuf_alloc+0x2e8>)
 800fce2:	f004 fcdf 	bl	80146a4 <iprintf>
    return NULL;
 800fce6:	2300      	movs	r3, #0
 800fce8:	e01c      	b.n	800fd24 <pbuf_alloc+0x318>
 800fcea:	bf00      	nop
 800fcec:	08016b70 	.word	0x08016b70
 800fcf0:	08016ba0 	.word	0x08016ba0
 800fcf4:	08016bbc 	.word	0x08016bbc
 800fcf8:	08016be4 	.word	0x08016be4
 800fcfc:	08016c14 	.word	0x08016c14
 800fd00:	08016c48 	.word	0x08016c48
 800fd04:	08016c7c 	.word	0x08016c7c
 800fd08:	08016c90 	.word	0x08016c90
 800fd0c:	08016cc0 	.word	0x08016cc0
 800fd10:	08016cec 	.word	0x08016cec
    break;
 800fd14:	bf00      	nop
  }
  /* set reference count */
  p->ref = 1;
 800fd16:	69fb      	ldr	r3, [r7, #28]
 800fd18:	2201      	movs	r2, #1
 800fd1a:	81da      	strh	r2, [r3, #14]
  /* set flags */
  p->flags = 0;
 800fd1c:	69fb      	ldr	r3, [r7, #28]
 800fd1e:	2200      	movs	r2, #0
 800fd20:	735a      	strb	r2, [r3, #13]
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 800fd22:	69fb      	ldr	r3, [r7, #28]
}
 800fd24:	4618      	mov	r0, r3
 800fd26:	3720      	adds	r7, #32
 800fd28:	46bd      	mov	sp, r7
 800fd2a:	bd80      	pop	{r7, pc}

0800fd2c <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf*
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 800fd2c:	b580      	push	{r7, lr}
 800fd2e:	b084      	sub	sp, #16
 800fd30:	af00      	add	r7, sp, #0
 800fd32:	603b      	str	r3, [r7, #0]
 800fd34:	4603      	mov	r3, r0
 800fd36:	71fb      	strb	r3, [r7, #7]
 800fd38:	460b      	mov	r3, r1
 800fd3a:	80bb      	strh	r3, [r7, #4]
 800fd3c:	4613      	mov	r3, r2
 800fd3e:	71bb      	strb	r3, [r7, #6]
  u16_t offset;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  /* determine header offset */
  switch (l) {
 800fd40:	79fb      	ldrb	r3, [r7, #7]
 800fd42:	2b04      	cmp	r3, #4
 800fd44:	d81b      	bhi.n	800fd7e <pbuf_alloced_custom+0x52>
 800fd46:	a201      	add	r2, pc, #4	; (adr r2, 800fd4c <pbuf_alloced_custom+0x20>)
 800fd48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fd4c:	0800fd61 	.word	0x0800fd61
 800fd50:	0800fd67 	.word	0x0800fd67
 800fd54:	0800fd6d 	.word	0x0800fd6d
 800fd58:	0800fd73 	.word	0x0800fd73
 800fd5c:	0800fd79 	.word	0x0800fd79
  case PBUF_TRANSPORT:
    /* add room for transport (often TCP) layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN + PBUF_TRANSPORT_HLEN;
 800fd60:	2336      	movs	r3, #54	; 0x36
 800fd62:	81fb      	strh	r3, [r7, #14]
    break;
 800fd64:	e014      	b.n	800fd90 <pbuf_alloced_custom+0x64>
  case PBUF_IP:
    /* add room for IP layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN;
 800fd66:	2322      	movs	r3, #34	; 0x22
 800fd68:	81fb      	strh	r3, [r7, #14]
    break;
 800fd6a:	e011      	b.n	800fd90 <pbuf_alloced_custom+0x64>
  case PBUF_LINK:
    /* add room for link layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN;
 800fd6c:	230e      	movs	r3, #14
 800fd6e:	81fb      	strh	r3, [r7, #14]
    break;
 800fd70:	e00e      	b.n	800fd90 <pbuf_alloced_custom+0x64>
  case PBUF_RAW_TX:
    /* add room for encapsulating link layer headers (e.g. 802.11) */
    offset = PBUF_LINK_ENCAPSULATION_HLEN;
 800fd72:	2300      	movs	r3, #0
 800fd74:	81fb      	strh	r3, [r7, #14]
    break;
 800fd76:	e00b      	b.n	800fd90 <pbuf_alloced_custom+0x64>
  case PBUF_RAW:
    offset = 0;
 800fd78:	2300      	movs	r3, #0
 800fd7a:	81fb      	strh	r3, [r7, #14]
    break;
 800fd7c:	e008      	b.n	800fd90 <pbuf_alloced_custom+0x64>
  default:
    LWIP_ASSERT("pbuf_alloced_custom: bad pbuf layer", 0);
 800fd7e:	4b1d      	ldr	r3, [pc, #116]	; (800fdf4 <pbuf_alloced_custom+0xc8>)
 800fd80:	f240 12c5 	movw	r2, #453	; 0x1c5
 800fd84:	491c      	ldr	r1, [pc, #112]	; (800fdf8 <pbuf_alloced_custom+0xcc>)
 800fd86:	481d      	ldr	r0, [pc, #116]	; (800fdfc <pbuf_alloced_custom+0xd0>)
 800fd88:	f004 fc8c 	bl	80146a4 <iprintf>
    return NULL;
 800fd8c:	2300      	movs	r3, #0
 800fd8e:	e02d      	b.n	800fdec <pbuf_alloced_custom+0xc0>
  }

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 800fd90:	89fb      	ldrh	r3, [r7, #14]
 800fd92:	3303      	adds	r3, #3
 800fd94:	f023 0203 	bic.w	r2, r3, #3
 800fd98:	88bb      	ldrh	r3, [r7, #4]
 800fd9a:	441a      	add	r2, r3
 800fd9c:	8bbb      	ldrh	r3, [r7, #28]
 800fd9e:	429a      	cmp	r2, r3
 800fda0:	d901      	bls.n	800fda6 <pbuf_alloced_custom+0x7a>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 800fda2:	2300      	movs	r3, #0
 800fda4:	e022      	b.n	800fdec <pbuf_alloced_custom+0xc0>
  }

  p->pbuf.next = NULL;
 800fda6:	683b      	ldr	r3, [r7, #0]
 800fda8:	2200      	movs	r2, #0
 800fdaa:	601a      	str	r2, [r3, #0]
  if (payload_mem != NULL) {
 800fdac:	69bb      	ldr	r3, [r7, #24]
 800fdae:	2b00      	cmp	r3, #0
 800fdb0:	d008      	beq.n	800fdc4 <pbuf_alloced_custom+0x98>
    p->pbuf.payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 800fdb2:	89fb      	ldrh	r3, [r7, #14]
 800fdb4:	3303      	adds	r3, #3
 800fdb6:	f023 0303 	bic.w	r3, r3, #3
 800fdba:	69ba      	ldr	r2, [r7, #24]
 800fdbc:	441a      	add	r2, r3
 800fdbe:	683b      	ldr	r3, [r7, #0]
 800fdc0:	605a      	str	r2, [r3, #4]
 800fdc2:	e002      	b.n	800fdca <pbuf_alloced_custom+0x9e>
  } else {
    p->pbuf.payload = NULL;
 800fdc4:	683b      	ldr	r3, [r7, #0]
 800fdc6:	2200      	movs	r2, #0
 800fdc8:	605a      	str	r2, [r3, #4]
  }
  p->pbuf.flags = PBUF_FLAG_IS_CUSTOM;
 800fdca:	683b      	ldr	r3, [r7, #0]
 800fdcc:	2202      	movs	r2, #2
 800fdce:	735a      	strb	r2, [r3, #13]
  p->pbuf.len = p->pbuf.tot_len = length;
 800fdd0:	683b      	ldr	r3, [r7, #0]
 800fdd2:	88ba      	ldrh	r2, [r7, #4]
 800fdd4:	811a      	strh	r2, [r3, #8]
 800fdd6:	683b      	ldr	r3, [r7, #0]
 800fdd8:	891a      	ldrh	r2, [r3, #8]
 800fdda:	683b      	ldr	r3, [r7, #0]
 800fddc:	815a      	strh	r2, [r3, #10]
  p->pbuf.type = type;
 800fdde:	683b      	ldr	r3, [r7, #0]
 800fde0:	79ba      	ldrb	r2, [r7, #6]
 800fde2:	731a      	strb	r2, [r3, #12]
  p->pbuf.ref = 1;
 800fde4:	683b      	ldr	r3, [r7, #0]
 800fde6:	2201      	movs	r2, #1
 800fde8:	81da      	strh	r2, [r3, #14]
  return &p->pbuf;
 800fdea:	683b      	ldr	r3, [r7, #0]
}
 800fdec:	4618      	mov	r0, r3
 800fdee:	3710      	adds	r7, #16
 800fdf0:	46bd      	mov	sp, r7
 800fdf2:	bd80      	pop	{r7, pc}
 800fdf4:	08016b70 	.word	0x08016b70
 800fdf8:	08016d08 	.word	0x08016d08
 800fdfc:	08016bbc 	.word	0x08016bbc

0800fe00 <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 800fe00:	b580      	push	{r7, lr}
 800fe02:	b086      	sub	sp, #24
 800fe04:	af00      	add	r7, sp, #0
 800fe06:	6078      	str	r0, [r7, #4]
 800fe08:	460b      	mov	r3, r1
 800fe0a:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  s32_t grow;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 800fe0c:	687b      	ldr	r3, [r7, #4]
 800fe0e:	2b00      	cmp	r3, #0
 800fe10:	d106      	bne.n	800fe20 <pbuf_realloc+0x20>
 800fe12:	4b4b      	ldr	r3, [pc, #300]	; (800ff40 <pbuf_realloc+0x140>)
 800fe14:	f240 12f3 	movw	r2, #499	; 0x1f3
 800fe18:	494a      	ldr	r1, [pc, #296]	; (800ff44 <pbuf_realloc+0x144>)
 800fe1a:	484b      	ldr	r0, [pc, #300]	; (800ff48 <pbuf_realloc+0x148>)
 800fe1c:	f004 fc42 	bl	80146a4 <iprintf>
  LWIP_ASSERT("pbuf_realloc: sane p->type", p->type == PBUF_POOL ||
 800fe20:	687b      	ldr	r3, [r7, #4]
 800fe22:	7b1b      	ldrb	r3, [r3, #12]
 800fe24:	2b03      	cmp	r3, #3
 800fe26:	d012      	beq.n	800fe4e <pbuf_realloc+0x4e>
 800fe28:	687b      	ldr	r3, [r7, #4]
 800fe2a:	7b1b      	ldrb	r3, [r3, #12]
 800fe2c:	2b01      	cmp	r3, #1
 800fe2e:	d00e      	beq.n	800fe4e <pbuf_realloc+0x4e>
 800fe30:	687b      	ldr	r3, [r7, #4]
 800fe32:	7b1b      	ldrb	r3, [r3, #12]
 800fe34:	2b00      	cmp	r3, #0
 800fe36:	d00a      	beq.n	800fe4e <pbuf_realloc+0x4e>
 800fe38:	687b      	ldr	r3, [r7, #4]
 800fe3a:	7b1b      	ldrb	r3, [r3, #12]
 800fe3c:	2b02      	cmp	r3, #2
 800fe3e:	d006      	beq.n	800fe4e <pbuf_realloc+0x4e>
 800fe40:	4b3f      	ldr	r3, [pc, #252]	; (800ff40 <pbuf_realloc+0x140>)
 800fe42:	f240 12f7 	movw	r2, #503	; 0x1f7
 800fe46:	4941      	ldr	r1, [pc, #260]	; (800ff4c <pbuf_realloc+0x14c>)
 800fe48:	483f      	ldr	r0, [pc, #252]	; (800ff48 <pbuf_realloc+0x148>)
 800fe4a:	f004 fc2b 	bl	80146a4 <iprintf>
              p->type == PBUF_ROM ||
              p->type == PBUF_RAM ||
              p->type == PBUF_REF);

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 800fe4e:	687b      	ldr	r3, [r7, #4]
 800fe50:	891b      	ldrh	r3, [r3, #8]
 800fe52:	887a      	ldrh	r2, [r7, #2]
 800fe54:	429a      	cmp	r2, r3
 800fe56:	d26f      	bcs.n	800ff38 <pbuf_realloc+0x138>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  grow = new_len - p->tot_len;
 800fe58:	887b      	ldrh	r3, [r7, #2]
 800fe5a:	687a      	ldr	r2, [r7, #4]
 800fe5c:	8912      	ldrh	r2, [r2, #8]
 800fe5e:	1a9b      	subs	r3, r3, r2
 800fe60:	60fb      	str	r3, [r7, #12]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 800fe62:	887b      	ldrh	r3, [r7, #2]
 800fe64:	827b      	strh	r3, [r7, #18]
  q = p;
 800fe66:	687b      	ldr	r3, [r7, #4]
 800fe68:	617b      	str	r3, [r7, #20]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 800fe6a:	e025      	b.n	800feb8 <pbuf_realloc+0xb8>
    /* decrease remaining length by pbuf length */
    rem_len -= q->len;
 800fe6c:	697b      	ldr	r3, [r7, #20]
 800fe6e:	895b      	ldrh	r3, [r3, #10]
 800fe70:	8a7a      	ldrh	r2, [r7, #18]
 800fe72:	1ad3      	subs	r3, r2, r3
 800fe74:	827b      	strh	r3, [r7, #18]
    /* decrease total length indicator */
    LWIP_ASSERT("grow < max_u16_t", grow < 0xffff);
 800fe76:	68fb      	ldr	r3, [r7, #12]
 800fe78:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800fe7c:	4293      	cmp	r3, r2
 800fe7e:	dd06      	ble.n	800fe8e <pbuf_realloc+0x8e>
 800fe80:	4b2f      	ldr	r3, [pc, #188]	; (800ff40 <pbuf_realloc+0x140>)
 800fe82:	f240 220b 	movw	r2, #523	; 0x20b
 800fe86:	4932      	ldr	r1, [pc, #200]	; (800ff50 <pbuf_realloc+0x150>)
 800fe88:	482f      	ldr	r0, [pc, #188]	; (800ff48 <pbuf_realloc+0x148>)
 800fe8a:	f004 fc0b 	bl	80146a4 <iprintf>
    q->tot_len += (u16_t)grow;
 800fe8e:	697b      	ldr	r3, [r7, #20]
 800fe90:	891a      	ldrh	r2, [r3, #8]
 800fe92:	68fb      	ldr	r3, [r7, #12]
 800fe94:	b29b      	uxth	r3, r3
 800fe96:	4413      	add	r3, r2
 800fe98:	b29a      	uxth	r2, r3
 800fe9a:	697b      	ldr	r3, [r7, #20]
 800fe9c:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 800fe9e:	697b      	ldr	r3, [r7, #20]
 800fea0:	681b      	ldr	r3, [r3, #0]
 800fea2:	617b      	str	r3, [r7, #20]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 800fea4:	697b      	ldr	r3, [r7, #20]
 800fea6:	2b00      	cmp	r3, #0
 800fea8:	d106      	bne.n	800feb8 <pbuf_realloc+0xb8>
 800feaa:	4b25      	ldr	r3, [pc, #148]	; (800ff40 <pbuf_realloc+0x140>)
 800feac:	f240 220f 	movw	r2, #527	; 0x20f
 800feb0:	4928      	ldr	r1, [pc, #160]	; (800ff54 <pbuf_realloc+0x154>)
 800feb2:	4825      	ldr	r0, [pc, #148]	; (800ff48 <pbuf_realloc+0x148>)
 800feb4:	f004 fbf6 	bl	80146a4 <iprintf>
  while (rem_len > q->len) {
 800feb8:	697b      	ldr	r3, [r7, #20]
 800feba:	895b      	ldrh	r3, [r3, #10]
 800febc:	8a7a      	ldrh	r2, [r7, #18]
 800febe:	429a      	cmp	r2, r3
 800fec0:	d8d4      	bhi.n	800fe6c <pbuf_realloc+0x6c>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if ((q->type == PBUF_RAM) && (rem_len != q->len)
 800fec2:	697b      	ldr	r3, [r7, #20]
 800fec4:	7b1b      	ldrb	r3, [r3, #12]
 800fec6:	2b00      	cmp	r3, #0
 800fec8:	d122      	bne.n	800ff10 <pbuf_realloc+0x110>
 800feca:	697b      	ldr	r3, [r7, #20]
 800fecc:	895b      	ldrh	r3, [r3, #10]
 800fece:	8a7a      	ldrh	r2, [r7, #18]
 800fed0:	429a      	cmp	r2, r3
 800fed2:	d01d      	beq.n	800ff10 <pbuf_realloc+0x110>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 800fed4:	697b      	ldr	r3, [r7, #20]
 800fed6:	7b5b      	ldrb	r3, [r3, #13]
 800fed8:	f003 0302 	and.w	r3, r3, #2
 800fedc:	2b00      	cmp	r3, #0
 800fede:	d117      	bne.n	800ff10 <pbuf_realloc+0x110>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (u16_t)((u8_t *)q->payload - (u8_t *)q) + rem_len);
 800fee0:	697b      	ldr	r3, [r7, #20]
 800fee2:	685b      	ldr	r3, [r3, #4]
 800fee4:	461a      	mov	r2, r3
 800fee6:	697b      	ldr	r3, [r7, #20]
 800fee8:	1ad3      	subs	r3, r2, r3
 800feea:	b29a      	uxth	r2, r3
 800feec:	8a7b      	ldrh	r3, [r7, #18]
 800feee:	4413      	add	r3, r2
 800fef0:	b29b      	uxth	r3, r3
 800fef2:	4619      	mov	r1, r3
 800fef4:	6978      	ldr	r0, [r7, #20]
 800fef6:	f7ff f977 	bl	800f1e8 <mem_trim>
 800fefa:	6178      	str	r0, [r7, #20]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 800fefc:	697b      	ldr	r3, [r7, #20]
 800fefe:	2b00      	cmp	r3, #0
 800ff00:	d106      	bne.n	800ff10 <pbuf_realloc+0x110>
 800ff02:	4b0f      	ldr	r3, [pc, #60]	; (800ff40 <pbuf_realloc+0x140>)
 800ff04:	f240 221d 	movw	r2, #541	; 0x21d
 800ff08:	4913      	ldr	r1, [pc, #76]	; (800ff58 <pbuf_realloc+0x158>)
 800ff0a:	480f      	ldr	r0, [pc, #60]	; (800ff48 <pbuf_realloc+0x148>)
 800ff0c:	f004 fbca 	bl	80146a4 <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 800ff10:	697b      	ldr	r3, [r7, #20]
 800ff12:	8a7a      	ldrh	r2, [r7, #18]
 800ff14:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 800ff16:	697b      	ldr	r3, [r7, #20]
 800ff18:	895a      	ldrh	r2, [r3, #10]
 800ff1a:	697b      	ldr	r3, [r7, #20]
 800ff1c:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 800ff1e:	697b      	ldr	r3, [r7, #20]
 800ff20:	681b      	ldr	r3, [r3, #0]
 800ff22:	2b00      	cmp	r3, #0
 800ff24:	d004      	beq.n	800ff30 <pbuf_realloc+0x130>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 800ff26:	697b      	ldr	r3, [r7, #20]
 800ff28:	681b      	ldr	r3, [r3, #0]
 800ff2a:	4618      	mov	r0, r3
 800ff2c:	f000 f8dc 	bl	80100e8 <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 800ff30:	697b      	ldr	r3, [r7, #20]
 800ff32:	2200      	movs	r2, #0
 800ff34:	601a      	str	r2, [r3, #0]
 800ff36:	e000      	b.n	800ff3a <pbuf_realloc+0x13a>
    return;
 800ff38:	bf00      	nop

}
 800ff3a:	3718      	adds	r7, #24
 800ff3c:	46bd      	mov	sp, r7
 800ff3e:	bd80      	pop	{r7, pc}
 800ff40:	08016b70 	.word	0x08016b70
 800ff44:	08016d2c 	.word	0x08016d2c
 800ff48:	08016bbc 	.word	0x08016bbc
 800ff4c:	08016d44 	.word	0x08016d44
 800ff50:	08016d60 	.word	0x08016d60
 800ff54:	08016d74 	.word	0x08016d74
 800ff58:	08016d8c 	.word	0x08016d8c

0800ff5c <pbuf_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 800ff5c:	b580      	push	{r7, lr}
 800ff5e:	b084      	sub	sp, #16
 800ff60:	af00      	add	r7, sp, #0
 800ff62:	6078      	str	r0, [r7, #4]
 800ff64:	460b      	mov	r3, r1
 800ff66:	807b      	strh	r3, [r7, #2]
 800ff68:	4613      	mov	r3, r2
 800ff6a:	707b      	strb	r3, [r7, #1]
  u16_t type;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800ff6c:	687b      	ldr	r3, [r7, #4]
 800ff6e:	2b00      	cmp	r3, #0
 800ff70:	d106      	bne.n	800ff80 <pbuf_header_impl+0x24>
 800ff72:	4b46      	ldr	r3, [pc, #280]	; (801008c <pbuf_header_impl+0x130>)
 800ff74:	f240 223f 	movw	r2, #575	; 0x23f
 800ff78:	4945      	ldr	r1, [pc, #276]	; (8010090 <pbuf_header_impl+0x134>)
 800ff7a:	4846      	ldr	r0, [pc, #280]	; (8010094 <pbuf_header_impl+0x138>)
 800ff7c:	f004 fb92 	bl	80146a4 <iprintf>
  if ((header_size_increment == 0) || (p == NULL)) {
 800ff80:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800ff84:	2b00      	cmp	r3, #0
 800ff86:	d002      	beq.n	800ff8e <pbuf_header_impl+0x32>
 800ff88:	687b      	ldr	r3, [r7, #4]
 800ff8a:	2b00      	cmp	r3, #0
 800ff8c:	d101      	bne.n	800ff92 <pbuf_header_impl+0x36>
    return 0;
 800ff8e:	2300      	movs	r3, #0
 800ff90:	e078      	b.n	8010084 <pbuf_header_impl+0x128>
  }

  if (header_size_increment < 0) {
 800ff92:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800ff96:	2b00      	cmp	r3, #0
 800ff98:	da10      	bge.n	800ffbc <pbuf_header_impl+0x60>
    increment_magnitude = (u16_t)-header_size_increment;
 800ff9a:	887b      	ldrh	r3, [r7, #2]
 800ff9c:	425b      	negs	r3, r3
 800ff9e:	81fb      	strh	r3, [r7, #14]
    /* Check that we aren't going to move off the end of the pbuf */
    LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 800ffa0:	687b      	ldr	r3, [r7, #4]
 800ffa2:	895b      	ldrh	r3, [r3, #10]
 800ffa4:	89fa      	ldrh	r2, [r7, #14]
 800ffa6:	429a      	cmp	r2, r3
 800ffa8:	d90a      	bls.n	800ffc0 <pbuf_header_impl+0x64>
 800ffaa:	4b38      	ldr	r3, [pc, #224]	; (801008c <pbuf_header_impl+0x130>)
 800ffac:	f240 2247 	movw	r2, #583	; 0x247
 800ffb0:	4939      	ldr	r1, [pc, #228]	; (8010098 <pbuf_header_impl+0x13c>)
 800ffb2:	4838      	ldr	r0, [pc, #224]	; (8010094 <pbuf_header_impl+0x138>)
 800ffb4:	f004 fb76 	bl	80146a4 <iprintf>
 800ffb8:	2301      	movs	r3, #1
 800ffba:	e063      	b.n	8010084 <pbuf_header_impl+0x128>
  } else {
    increment_magnitude = (u16_t)header_size_increment;
 800ffbc:	887b      	ldrh	r3, [r7, #2]
 800ffbe:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("p->payload - increment_magnitude >= p + SIZEOF_STRUCT_PBUF",
                (u8_t *)p->payload - increment_magnitude >= (u8_t *)p + SIZEOF_STRUCT_PBUF);
#endif
  }

  type = p->type;
 800ffc0:	687b      	ldr	r3, [r7, #4]
 800ffc2:	7b1b      	ldrb	r3, [r3, #12]
 800ffc4:	81bb      	strh	r3, [r7, #12]
  /* remember current payload pointer */
  payload = p->payload;
 800ffc6:	687b      	ldr	r3, [r7, #4]
 800ffc8:	685b      	ldr	r3, [r3, #4]
 800ffca:	60bb      	str	r3, [r7, #8]

  /* pbuf types containing payloads? */
  if (type == PBUF_RAM || type == PBUF_POOL) {
 800ffcc:	89bb      	ldrh	r3, [r7, #12]
 800ffce:	2b00      	cmp	r3, #0
 800ffd0:	d002      	beq.n	800ffd8 <pbuf_header_impl+0x7c>
 800ffd2:	89bb      	ldrh	r3, [r7, #12]
 800ffd4:	2b03      	cmp	r3, #3
 800ffd6:	d112      	bne.n	800fffe <pbuf_header_impl+0xa2>
    /* set new payload pointer */
    p->payload = (u8_t *)p->payload - header_size_increment;
 800ffd8:	687b      	ldr	r3, [r7, #4]
 800ffda:	685a      	ldr	r2, [r3, #4]
 800ffdc:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800ffe0:	425b      	negs	r3, r3
 800ffe2:	441a      	add	r2, r3
 800ffe4:	687b      	ldr	r3, [r7, #4]
 800ffe6:	605a      	str	r2, [r3, #4]
    /* boundary check fails? */
    if ((u8_t *)p->payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 800ffe8:	687b      	ldr	r3, [r7, #4]
 800ffea:	685a      	ldr	r2, [r3, #4]
 800ffec:	687b      	ldr	r3, [r7, #4]
 800ffee:	3310      	adds	r3, #16
 800fff0:	429a      	cmp	r2, r3
 800fff2:	d238      	bcs.n	8010066 <pbuf_header_impl+0x10a>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
        ("pbuf_header: failed as %p < %p (not enough space for new header size)\n",
        (void *)p->payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* restore old payload pointer */
      p->payload = payload;
 800fff4:	687b      	ldr	r3, [r7, #4]
 800fff6:	68ba      	ldr	r2, [r7, #8]
 800fff8:	605a      	str	r2, [r3, #4]
      /* bail out unsuccessfully */
      return 1;
 800fffa:	2301      	movs	r3, #1
 800fffc:	e042      	b.n	8010084 <pbuf_header_impl+0x128>
    }
  /* pbuf types referring to external payloads? */
  } else if (type == PBUF_REF || type == PBUF_ROM) {
 800fffe:	89bb      	ldrh	r3, [r7, #12]
 8010000:	2b02      	cmp	r3, #2
 8010002:	d002      	beq.n	801000a <pbuf_header_impl+0xae>
 8010004:	89bb      	ldrh	r3, [r7, #12]
 8010006:	2b01      	cmp	r3, #1
 8010008:	d124      	bne.n	8010054 <pbuf_header_impl+0xf8>
    /* hide a header in the payload? */
    if ((header_size_increment < 0) && (increment_magnitude <= p->len)) {
 801000a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 801000e:	2b00      	cmp	r3, #0
 8010010:	da0d      	bge.n	801002e <pbuf_header_impl+0xd2>
 8010012:	687b      	ldr	r3, [r7, #4]
 8010014:	895b      	ldrh	r3, [r3, #10]
 8010016:	89fa      	ldrh	r2, [r7, #14]
 8010018:	429a      	cmp	r2, r3
 801001a:	d808      	bhi.n	801002e <pbuf_header_impl+0xd2>
      /* increase payload pointer */
      p->payload = (u8_t *)p->payload - header_size_increment;
 801001c:	687b      	ldr	r3, [r7, #4]
 801001e:	685a      	ldr	r2, [r3, #4]
 8010020:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8010024:	425b      	negs	r3, r3
 8010026:	441a      	add	r2, r3
 8010028:	687b      	ldr	r3, [r7, #4]
 801002a:	605a      	str	r2, [r3, #4]
 801002c:	e011      	b.n	8010052 <pbuf_header_impl+0xf6>
    } else if ((header_size_increment > 0) && force) {
 801002e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8010032:	2b00      	cmp	r3, #0
 8010034:	dd0b      	ble.n	801004e <pbuf_header_impl+0xf2>
 8010036:	787b      	ldrb	r3, [r7, #1]
 8010038:	2b00      	cmp	r3, #0
 801003a:	d008      	beq.n	801004e <pbuf_header_impl+0xf2>
      p->payload = (u8_t *)p->payload - header_size_increment;
 801003c:	687b      	ldr	r3, [r7, #4]
 801003e:	685a      	ldr	r2, [r3, #4]
 8010040:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8010044:	425b      	negs	r3, r3
 8010046:	441a      	add	r2, r3
 8010048:	687b      	ldr	r3, [r7, #4]
 801004a:	605a      	str	r2, [r3, #4]
 801004c:	e001      	b.n	8010052 <pbuf_header_impl+0xf6>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 801004e:	2301      	movs	r3, #1
 8010050:	e018      	b.n	8010084 <pbuf_header_impl+0x128>
    if ((header_size_increment < 0) && (increment_magnitude <= p->len)) {
 8010052:	e008      	b.n	8010066 <pbuf_header_impl+0x10a>
    }
  } else {
    /* Unknown type */
    LWIP_ASSERT("bad pbuf type", 0);
 8010054:	4b0d      	ldr	r3, [pc, #52]	; (801008c <pbuf_header_impl+0x130>)
 8010056:	f240 2277 	movw	r2, #631	; 0x277
 801005a:	4910      	ldr	r1, [pc, #64]	; (801009c <pbuf_header_impl+0x140>)
 801005c:	480d      	ldr	r0, [pc, #52]	; (8010094 <pbuf_header_impl+0x138>)
 801005e:	f004 fb21 	bl	80146a4 <iprintf>
    return 1;
 8010062:	2301      	movs	r3, #1
 8010064:	e00e      	b.n	8010084 <pbuf_header_impl+0x128>
  }
  /* modify pbuf length fields */
  p->len += header_size_increment;
 8010066:	687b      	ldr	r3, [r7, #4]
 8010068:	895a      	ldrh	r2, [r3, #10]
 801006a:	887b      	ldrh	r3, [r7, #2]
 801006c:	4413      	add	r3, r2
 801006e:	b29a      	uxth	r2, r3
 8010070:	687b      	ldr	r3, [r7, #4]
 8010072:	815a      	strh	r2, [r3, #10]
  p->tot_len += header_size_increment;
 8010074:	687b      	ldr	r3, [r7, #4]
 8010076:	891a      	ldrh	r2, [r3, #8]
 8010078:	887b      	ldrh	r3, [r7, #2]
 801007a:	4413      	add	r3, r2
 801007c:	b29a      	uxth	r2, r3
 801007e:	687b      	ldr	r3, [r7, #4]
 8010080:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_header: old %p new %p (%"S16_F")\n",
    (void *)payload, (void *)p->payload, header_size_increment));

  return 0;
 8010082:	2300      	movs	r3, #0
}
 8010084:	4618      	mov	r0, r3
 8010086:	3710      	adds	r7, #16
 8010088:	46bd      	mov	sp, r7
 801008a:	bd80      	pop	{r7, pc}
 801008c:	08016b70 	.word	0x08016b70
 8010090:	08016da8 	.word	0x08016da8
 8010094:	08016bbc 	.word	0x08016bbc
 8010098:	08016db4 	.word	0x08016db4
 801009c:	08016dd4 	.word	0x08016dd4

080100a0 <pbuf_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_header(struct pbuf *p, s16_t header_size_increment)
{
 80100a0:	b580      	push	{r7, lr}
 80100a2:	b082      	sub	sp, #8
 80100a4:	af00      	add	r7, sp, #0
 80100a6:	6078      	str	r0, [r7, #4]
 80100a8:	460b      	mov	r3, r1
 80100aa:	807b      	strh	r3, [r7, #2]
   return pbuf_header_impl(p, header_size_increment, 0);
 80100ac:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80100b0:	2200      	movs	r2, #0
 80100b2:	4619      	mov	r1, r3
 80100b4:	6878      	ldr	r0, [r7, #4]
 80100b6:	f7ff ff51 	bl	800ff5c <pbuf_header_impl>
 80100ba:	4603      	mov	r3, r0
}
 80100bc:	4618      	mov	r0, r3
 80100be:	3708      	adds	r7, #8
 80100c0:	46bd      	mov	sp, r7
 80100c2:	bd80      	pop	{r7, pc}

080100c4 <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 80100c4:	b580      	push	{r7, lr}
 80100c6:	b082      	sub	sp, #8
 80100c8:	af00      	add	r7, sp, #0
 80100ca:	6078      	str	r0, [r7, #4]
 80100cc:	460b      	mov	r3, r1
 80100ce:	807b      	strh	r3, [r7, #2]
   return pbuf_header_impl(p, header_size_increment, 1);
 80100d0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80100d4:	2201      	movs	r2, #1
 80100d6:	4619      	mov	r1, r3
 80100d8:	6878      	ldr	r0, [r7, #4]
 80100da:	f7ff ff3f 	bl	800ff5c <pbuf_header_impl>
 80100de:	4603      	mov	r3, r0
}
 80100e0:	4618      	mov	r0, r3
 80100e2:	3708      	adds	r7, #8
 80100e4:	46bd      	mov	sp, r7
 80100e6:	bd80      	pop	{r7, pc}

080100e8 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 80100e8:	b580      	push	{r7, lr}
 80100ea:	b086      	sub	sp, #24
 80100ec:	af00      	add	r7, sp, #0
 80100ee:	6078      	str	r0, [r7, #4]
  u16_t type;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 80100f0:	687b      	ldr	r3, [r7, #4]
 80100f2:	2b00      	cmp	r3, #0
 80100f4:	d10b      	bne.n	801010e <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 80100f6:	687b      	ldr	r3, [r7, #4]
 80100f8:	2b00      	cmp	r3, #0
 80100fa:	d106      	bne.n	801010a <pbuf_free+0x22>
 80100fc:	4b3e      	ldr	r3, [pc, #248]	; (80101f8 <pbuf_free+0x110>)
 80100fe:	f240 22d2 	movw	r2, #722	; 0x2d2
 8010102:	493e      	ldr	r1, [pc, #248]	; (80101fc <pbuf_free+0x114>)
 8010104:	483e      	ldr	r0, [pc, #248]	; (8010200 <pbuf_free+0x118>)
 8010106:	f004 facd 	bl	80146a4 <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
      ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 801010a:	2300      	movs	r3, #0
 801010c:	e070      	b.n	80101f0 <pbuf_free+0x108>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  LWIP_ASSERT("pbuf_free: sane type",
 801010e:	687b      	ldr	r3, [r7, #4]
 8010110:	7b1b      	ldrb	r3, [r3, #12]
 8010112:	2b00      	cmp	r3, #0
 8010114:	d012      	beq.n	801013c <pbuf_free+0x54>
 8010116:	687b      	ldr	r3, [r7, #4]
 8010118:	7b1b      	ldrb	r3, [r3, #12]
 801011a:	2b01      	cmp	r3, #1
 801011c:	d00e      	beq.n	801013c <pbuf_free+0x54>
 801011e:	687b      	ldr	r3, [r7, #4]
 8010120:	7b1b      	ldrb	r3, [r3, #12]
 8010122:	2b02      	cmp	r3, #2
 8010124:	d00a      	beq.n	801013c <pbuf_free+0x54>
 8010126:	687b      	ldr	r3, [r7, #4]
 8010128:	7b1b      	ldrb	r3, [r3, #12]
 801012a:	2b03      	cmp	r3, #3
 801012c:	d006      	beq.n	801013c <pbuf_free+0x54>
 801012e:	4b32      	ldr	r3, [pc, #200]	; (80101f8 <pbuf_free+0x110>)
 8010130:	f240 22de 	movw	r2, #734	; 0x2de
 8010134:	4933      	ldr	r1, [pc, #204]	; (8010204 <pbuf_free+0x11c>)
 8010136:	4832      	ldr	r0, [pc, #200]	; (8010200 <pbuf_free+0x118>)
 8010138:	f004 fab4 	bl	80146a4 <iprintf>
    p->type == PBUF_RAM || p->type == PBUF_ROM ||
    p->type == PBUF_REF || p->type == PBUF_POOL);

  count = 0;
 801013c:	2300      	movs	r3, #0
 801013e:	75fb      	strb	r3, [r7, #23]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 8010140:	e052      	b.n	80101e8 <pbuf_free+0x100>
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 8010142:	687b      	ldr	r3, [r7, #4]
 8010144:	89db      	ldrh	r3, [r3, #14]
 8010146:	2b00      	cmp	r3, #0
 8010148:	d106      	bne.n	8010158 <pbuf_free+0x70>
 801014a:	4b2b      	ldr	r3, [pc, #172]	; (80101f8 <pbuf_free+0x110>)
 801014c:	f240 22eb 	movw	r2, #747	; 0x2eb
 8010150:	492d      	ldr	r1, [pc, #180]	; (8010208 <pbuf_free+0x120>)
 8010152:	482b      	ldr	r0, [pc, #172]	; (8010200 <pbuf_free+0x118>)
 8010154:	f004 faa6 	bl	80146a4 <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 8010158:	687b      	ldr	r3, [r7, #4]
 801015a:	89db      	ldrh	r3, [r3, #14]
 801015c:	3b01      	subs	r3, #1
 801015e:	b29a      	uxth	r2, r3
 8010160:	687b      	ldr	r3, [r7, #4]
 8010162:	81da      	strh	r2, [r3, #14]
 8010164:	687b      	ldr	r3, [r7, #4]
 8010166:	89db      	ldrh	r3, [r3, #14]
 8010168:	82bb      	strh	r3, [r7, #20]
    SYS_ARCH_UNPROTECT(old_level);
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 801016a:	8abb      	ldrh	r3, [r7, #20]
 801016c:	2b00      	cmp	r3, #0
 801016e:	d139      	bne.n	80101e4 <pbuf_free+0xfc>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 8010170:	687b      	ldr	r3, [r7, #4]
 8010172:	681b      	ldr	r3, [r3, #0]
 8010174:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      type = p->type;
 8010176:	687b      	ldr	r3, [r7, #4]
 8010178:	7b1b      	ldrb	r3, [r3, #12]
 801017a:	81fb      	strh	r3, [r7, #14]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 801017c:	687b      	ldr	r3, [r7, #4]
 801017e:	7b5b      	ldrb	r3, [r3, #13]
 8010180:	f003 0302 	and.w	r3, r3, #2
 8010184:	2b00      	cmp	r3, #0
 8010186:	d011      	beq.n	80101ac <pbuf_free+0xc4>
        struct pbuf_custom *pc = (struct pbuf_custom*)p;
 8010188:	687b      	ldr	r3, [r7, #4]
 801018a:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 801018c:	68bb      	ldr	r3, [r7, #8]
 801018e:	691b      	ldr	r3, [r3, #16]
 8010190:	2b00      	cmp	r3, #0
 8010192:	d106      	bne.n	80101a2 <pbuf_free+0xba>
 8010194:	4b18      	ldr	r3, [pc, #96]	; (80101f8 <pbuf_free+0x110>)
 8010196:	f240 22f9 	movw	r2, #761	; 0x2f9
 801019a:	491c      	ldr	r1, [pc, #112]	; (801020c <pbuf_free+0x124>)
 801019c:	4818      	ldr	r0, [pc, #96]	; (8010200 <pbuf_free+0x118>)
 801019e:	f004 fa81 	bl	80146a4 <iprintf>
        pc->custom_free_function(p);
 80101a2:	68bb      	ldr	r3, [r7, #8]
 80101a4:	691b      	ldr	r3, [r3, #16]
 80101a6:	6878      	ldr	r0, [r7, #4]
 80101a8:	4798      	blx	r3
 80101aa:	e015      	b.n	80101d8 <pbuf_free+0xf0>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (type == PBUF_POOL) {
 80101ac:	89fb      	ldrh	r3, [r7, #14]
 80101ae:	2b03      	cmp	r3, #3
 80101b0:	d104      	bne.n	80101bc <pbuf_free+0xd4>
          memp_free(MEMP_PBUF_POOL, p);
 80101b2:	6879      	ldr	r1, [r7, #4]
 80101b4:	2005      	movs	r0, #5
 80101b6:	f7ff fa9b 	bl	800f6f0 <memp_free>
 80101ba:	e00d      	b.n	80101d8 <pbuf_free+0xf0>
        /* is this a ROM or RAM referencing pbuf? */
        } else if (type == PBUF_ROM || type == PBUF_REF) {
 80101bc:	89fb      	ldrh	r3, [r7, #14]
 80101be:	2b01      	cmp	r3, #1
 80101c0:	d002      	beq.n	80101c8 <pbuf_free+0xe0>
 80101c2:	89fb      	ldrh	r3, [r7, #14]
 80101c4:	2b02      	cmp	r3, #2
 80101c6:	d104      	bne.n	80101d2 <pbuf_free+0xea>
          memp_free(MEMP_PBUF, p);
 80101c8:	6879      	ldr	r1, [r7, #4]
 80101ca:	2004      	movs	r0, #4
 80101cc:	f7ff fa90 	bl	800f6f0 <memp_free>
 80101d0:	e002      	b.n	80101d8 <pbuf_free+0xf0>
        /* type == PBUF_RAM */
        } else {
          mem_free(p);
 80101d2:	6878      	ldr	r0, [r7, #4]
 80101d4:	f7fe ffa6 	bl	800f124 <mem_free>
        }
      }
      count++;
 80101d8:	7dfb      	ldrb	r3, [r7, #23]
 80101da:	3301      	adds	r3, #1
 80101dc:	75fb      	strb	r3, [r7, #23]
      /* proceed to next pbuf */
      p = q;
 80101de:	693b      	ldr	r3, [r7, #16]
 80101e0:	607b      	str	r3, [r7, #4]
 80101e2:	e001      	b.n	80101e8 <pbuf_free+0x100>
    /* p->ref > 0, this pbuf is still referenced to */
    /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, ref));
      /* stop walking through the chain */
      p = NULL;
 80101e4:	2300      	movs	r3, #0
 80101e6:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 80101e8:	687b      	ldr	r3, [r7, #4]
 80101ea:	2b00      	cmp	r3, #0
 80101ec:	d1a9      	bne.n	8010142 <pbuf_free+0x5a>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 80101ee:	7dfb      	ldrb	r3, [r7, #23]
}
 80101f0:	4618      	mov	r0, r3
 80101f2:	3718      	adds	r7, #24
 80101f4:	46bd      	mov	sp, r7
 80101f6:	bd80      	pop	{r7, pc}
 80101f8:	08016b70 	.word	0x08016b70
 80101fc:	08016da8 	.word	0x08016da8
 8010200:	08016bbc 	.word	0x08016bbc
 8010204:	08016de4 	.word	0x08016de4
 8010208:	08016dfc 	.word	0x08016dfc
 801020c:	08016e14 	.word	0x08016e14

08010210 <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 8010210:	b480      	push	{r7}
 8010212:	b085      	sub	sp, #20
 8010214:	af00      	add	r7, sp, #0
 8010216:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 8010218:	2300      	movs	r3, #0
 801021a:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 801021c:	e005      	b.n	801022a <pbuf_clen+0x1a>
    ++len;
 801021e:	89fb      	ldrh	r3, [r7, #14]
 8010220:	3301      	adds	r3, #1
 8010222:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 8010224:	687b      	ldr	r3, [r7, #4]
 8010226:	681b      	ldr	r3, [r3, #0]
 8010228:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 801022a:	687b      	ldr	r3, [r7, #4]
 801022c:	2b00      	cmp	r3, #0
 801022e:	d1f6      	bne.n	801021e <pbuf_clen+0xe>
  }
  return len;
 8010230:	89fb      	ldrh	r3, [r7, #14]
}
 8010232:	4618      	mov	r0, r3
 8010234:	3714      	adds	r7, #20
 8010236:	46bd      	mov	sp, r7
 8010238:	bc80      	pop	{r7}
 801023a:	4770      	bx	lr

0801023c <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 801023c:	b580      	push	{r7, lr}
 801023e:	b082      	sub	sp, #8
 8010240:	af00      	add	r7, sp, #0
 8010242:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 8010244:	687b      	ldr	r3, [r7, #4]
 8010246:	2b00      	cmp	r3, #0
 8010248:	d010      	beq.n	801026c <pbuf_ref+0x30>
    SYS_ARCH_INC(p->ref, 1);
 801024a:	687b      	ldr	r3, [r7, #4]
 801024c:	89db      	ldrh	r3, [r3, #14]
 801024e:	3301      	adds	r3, #1
 8010250:	b29a      	uxth	r2, r3
 8010252:	687b      	ldr	r3, [r7, #4]
 8010254:	81da      	strh	r2, [r3, #14]
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 8010256:	687b      	ldr	r3, [r7, #4]
 8010258:	89db      	ldrh	r3, [r3, #14]
 801025a:	2b00      	cmp	r3, #0
 801025c:	d106      	bne.n	801026c <pbuf_ref+0x30>
 801025e:	4b05      	ldr	r3, [pc, #20]	; (8010274 <pbuf_ref+0x38>)
 8010260:	f240 3239 	movw	r2, #825	; 0x339
 8010264:	4904      	ldr	r1, [pc, #16]	; (8010278 <pbuf_ref+0x3c>)
 8010266:	4805      	ldr	r0, [pc, #20]	; (801027c <pbuf_ref+0x40>)
 8010268:	f004 fa1c 	bl	80146a4 <iprintf>
  }
}
 801026c:	bf00      	nop
 801026e:	3708      	adds	r7, #8
 8010270:	46bd      	mov	sp, r7
 8010272:	bd80      	pop	{r7, pc}
 8010274:	08016b70 	.word	0x08016b70
 8010278:	08016e38 	.word	0x08016e38
 801027c:	08016bbc 	.word	0x08016bbc

08010280 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 8010280:	b580      	push	{r7, lr}
 8010282:	b084      	sub	sp, #16
 8010284:	af00      	add	r7, sp, #0
 8010286:	6078      	str	r0, [r7, #4]
 8010288:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 801028a:	687b      	ldr	r3, [r7, #4]
 801028c:	2b00      	cmp	r3, #0
 801028e:	d002      	beq.n	8010296 <pbuf_cat+0x16>
 8010290:	683b      	ldr	r3, [r7, #0]
 8010292:	2b00      	cmp	r3, #0
 8010294:	d107      	bne.n	80102a6 <pbuf_cat+0x26>
 8010296:	4b20      	ldr	r3, [pc, #128]	; (8010318 <pbuf_cat+0x98>)
 8010298:	f240 324d 	movw	r2, #845	; 0x34d
 801029c:	491f      	ldr	r1, [pc, #124]	; (801031c <pbuf_cat+0x9c>)
 801029e:	4820      	ldr	r0, [pc, #128]	; (8010320 <pbuf_cat+0xa0>)
 80102a0:	f004 fa00 	bl	80146a4 <iprintf>
 80102a4:	e034      	b.n	8010310 <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 80102a6:	687b      	ldr	r3, [r7, #4]
 80102a8:	60fb      	str	r3, [r7, #12]
 80102aa:	e00a      	b.n	80102c2 <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len += t->tot_len;
 80102ac:	68fb      	ldr	r3, [r7, #12]
 80102ae:	891a      	ldrh	r2, [r3, #8]
 80102b0:	683b      	ldr	r3, [r7, #0]
 80102b2:	891b      	ldrh	r3, [r3, #8]
 80102b4:	4413      	add	r3, r2
 80102b6:	b29a      	uxth	r2, r3
 80102b8:	68fb      	ldr	r3, [r7, #12]
 80102ba:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 80102bc:	68fb      	ldr	r3, [r7, #12]
 80102be:	681b      	ldr	r3, [r3, #0]
 80102c0:	60fb      	str	r3, [r7, #12]
 80102c2:	68fb      	ldr	r3, [r7, #12]
 80102c4:	681b      	ldr	r3, [r3, #0]
 80102c6:	2b00      	cmp	r3, #0
 80102c8:	d1f0      	bne.n	80102ac <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 80102ca:	68fb      	ldr	r3, [r7, #12]
 80102cc:	891a      	ldrh	r2, [r3, #8]
 80102ce:	68fb      	ldr	r3, [r7, #12]
 80102d0:	895b      	ldrh	r3, [r3, #10]
 80102d2:	429a      	cmp	r2, r3
 80102d4:	d006      	beq.n	80102e4 <pbuf_cat+0x64>
 80102d6:	4b10      	ldr	r3, [pc, #64]	; (8010318 <pbuf_cat+0x98>)
 80102d8:	f240 3255 	movw	r2, #853	; 0x355
 80102dc:	4911      	ldr	r1, [pc, #68]	; (8010324 <pbuf_cat+0xa4>)
 80102de:	4810      	ldr	r0, [pc, #64]	; (8010320 <pbuf_cat+0xa0>)
 80102e0:	f004 f9e0 	bl	80146a4 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 80102e4:	68fb      	ldr	r3, [r7, #12]
 80102e6:	681b      	ldr	r3, [r3, #0]
 80102e8:	2b00      	cmp	r3, #0
 80102ea:	d006      	beq.n	80102fa <pbuf_cat+0x7a>
 80102ec:	4b0a      	ldr	r3, [pc, #40]	; (8010318 <pbuf_cat+0x98>)
 80102ee:	f240 3256 	movw	r2, #854	; 0x356
 80102f2:	490d      	ldr	r1, [pc, #52]	; (8010328 <pbuf_cat+0xa8>)
 80102f4:	480a      	ldr	r0, [pc, #40]	; (8010320 <pbuf_cat+0xa0>)
 80102f6:	f004 f9d5 	bl	80146a4 <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len += t->tot_len;
 80102fa:	68fb      	ldr	r3, [r7, #12]
 80102fc:	891a      	ldrh	r2, [r3, #8]
 80102fe:	683b      	ldr	r3, [r7, #0]
 8010300:	891b      	ldrh	r3, [r3, #8]
 8010302:	4413      	add	r3, r2
 8010304:	b29a      	uxth	r2, r3
 8010306:	68fb      	ldr	r3, [r7, #12]
 8010308:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 801030a:	68fb      	ldr	r3, [r7, #12]
 801030c:	683a      	ldr	r2, [r7, #0]
 801030e:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 8010310:	3710      	adds	r7, #16
 8010312:	46bd      	mov	sp, r7
 8010314:	bd80      	pop	{r7, pc}
 8010316:	bf00      	nop
 8010318:	08016b70 	.word	0x08016b70
 801031c:	08016e4c 	.word	0x08016e4c
 8010320:	08016bbc 	.word	0x08016bbc
 8010324:	08016e84 	.word	0x08016e84
 8010328:	08016eb4 	.word	0x08016eb4

0801032c <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 801032c:	b580      	push	{r7, lr}
 801032e:	b084      	sub	sp, #16
 8010330:	af00      	add	r7, sp, #0
 8010332:	6078      	str	r0, [r7, #4]
 8010334:	6039      	str	r1, [r7, #0]
  u16_t offset_to=0, offset_from=0, len;
 8010336:	2300      	movs	r3, #0
 8010338:	81fb      	strh	r3, [r7, #14]
 801033a:	2300      	movs	r3, #0
 801033c:	81bb      	strh	r3, [r7, #12]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
    (const void*)p_to, (const void*)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 801033e:	687b      	ldr	r3, [r7, #4]
 8010340:	2b00      	cmp	r3, #0
 8010342:	d008      	beq.n	8010356 <pbuf_copy+0x2a>
 8010344:	683b      	ldr	r3, [r7, #0]
 8010346:	2b00      	cmp	r3, #0
 8010348:	d005      	beq.n	8010356 <pbuf_copy+0x2a>
 801034a:	687b      	ldr	r3, [r7, #4]
 801034c:	891a      	ldrh	r2, [r3, #8]
 801034e:	683b      	ldr	r3, [r7, #0]
 8010350:	891b      	ldrh	r3, [r3, #8]
 8010352:	429a      	cmp	r2, r3
 8010354:	d209      	bcs.n	801036a <pbuf_copy+0x3e>
 8010356:	4b54      	ldr	r3, [pc, #336]	; (80104a8 <pbuf_copy+0x17c>)
 8010358:	f240 32bd 	movw	r2, #957	; 0x3bd
 801035c:	4953      	ldr	r1, [pc, #332]	; (80104ac <pbuf_copy+0x180>)
 801035e:	4854      	ldr	r0, [pc, #336]	; (80104b0 <pbuf_copy+0x184>)
 8010360:	f004 f9a0 	bl	80146a4 <iprintf>
 8010364:	f06f 030f 	mvn.w	r3, #15
 8010368:	e099      	b.n	801049e <pbuf_copy+0x172>

  /* iterate through pbuf chain */
  do
  {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 801036a:	687b      	ldr	r3, [r7, #4]
 801036c:	895b      	ldrh	r3, [r3, #10]
 801036e:	461a      	mov	r2, r3
 8010370:	89fb      	ldrh	r3, [r7, #14]
 8010372:	1ad2      	subs	r2, r2, r3
 8010374:	683b      	ldr	r3, [r7, #0]
 8010376:	895b      	ldrh	r3, [r3, #10]
 8010378:	4619      	mov	r1, r3
 801037a:	89bb      	ldrh	r3, [r7, #12]
 801037c:	1acb      	subs	r3, r1, r3
 801037e:	429a      	cmp	r2, r3
 8010380:	db05      	blt.n	801038e <pbuf_copy+0x62>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 8010382:	683b      	ldr	r3, [r7, #0]
 8010384:	895a      	ldrh	r2, [r3, #10]
 8010386:	89bb      	ldrh	r3, [r7, #12]
 8010388:	1ad3      	subs	r3, r2, r3
 801038a:	817b      	strh	r3, [r7, #10]
 801038c:	e004      	b.n	8010398 <pbuf_copy+0x6c>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 801038e:	687b      	ldr	r3, [r7, #4]
 8010390:	895a      	ldrh	r2, [r3, #10]
 8010392:	89fb      	ldrh	r3, [r7, #14]
 8010394:	1ad3      	subs	r3, r2, r3
 8010396:	817b      	strh	r3, [r7, #10]
    }
    MEMCPY((u8_t*)p_to->payload + offset_to, (u8_t*)p_from->payload + offset_from, len);
 8010398:	687b      	ldr	r3, [r7, #4]
 801039a:	685a      	ldr	r2, [r3, #4]
 801039c:	89fb      	ldrh	r3, [r7, #14]
 801039e:	18d0      	adds	r0, r2, r3
 80103a0:	683b      	ldr	r3, [r7, #0]
 80103a2:	685a      	ldr	r2, [r3, #4]
 80103a4:	89bb      	ldrh	r3, [r7, #12]
 80103a6:	4413      	add	r3, r2
 80103a8:	897a      	ldrh	r2, [r7, #10]
 80103aa:	4619      	mov	r1, r3
 80103ac:	f003 fc71 	bl	8013c92 <memcpy>
    offset_to += len;
 80103b0:	89fa      	ldrh	r2, [r7, #14]
 80103b2:	897b      	ldrh	r3, [r7, #10]
 80103b4:	4413      	add	r3, r2
 80103b6:	81fb      	strh	r3, [r7, #14]
    offset_from += len;
 80103b8:	89ba      	ldrh	r2, [r7, #12]
 80103ba:	897b      	ldrh	r3, [r7, #10]
 80103bc:	4413      	add	r3, r2
 80103be:	81bb      	strh	r3, [r7, #12]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 80103c0:	687b      	ldr	r3, [r7, #4]
 80103c2:	895b      	ldrh	r3, [r3, #10]
 80103c4:	89fa      	ldrh	r2, [r7, #14]
 80103c6:	429a      	cmp	r2, r3
 80103c8:	d906      	bls.n	80103d8 <pbuf_copy+0xac>
 80103ca:	4b37      	ldr	r3, [pc, #220]	; (80104a8 <pbuf_copy+0x17c>)
 80103cc:	f240 32cd 	movw	r2, #973	; 0x3cd
 80103d0:	4938      	ldr	r1, [pc, #224]	; (80104b4 <pbuf_copy+0x188>)
 80103d2:	4837      	ldr	r0, [pc, #220]	; (80104b0 <pbuf_copy+0x184>)
 80103d4:	f004 f966 	bl	80146a4 <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 80103d8:	683b      	ldr	r3, [r7, #0]
 80103da:	895b      	ldrh	r3, [r3, #10]
 80103dc:	89ba      	ldrh	r2, [r7, #12]
 80103de:	429a      	cmp	r2, r3
 80103e0:	d906      	bls.n	80103f0 <pbuf_copy+0xc4>
 80103e2:	4b31      	ldr	r3, [pc, #196]	; (80104a8 <pbuf_copy+0x17c>)
 80103e4:	f240 32ce 	movw	r2, #974	; 0x3ce
 80103e8:	4933      	ldr	r1, [pc, #204]	; (80104b8 <pbuf_copy+0x18c>)
 80103ea:	4831      	ldr	r0, [pc, #196]	; (80104b0 <pbuf_copy+0x184>)
 80103ec:	f004 f95a 	bl	80146a4 <iprintf>
    if (offset_from >= p_from->len) {
 80103f0:	683b      	ldr	r3, [r7, #0]
 80103f2:	895b      	ldrh	r3, [r3, #10]
 80103f4:	89ba      	ldrh	r2, [r7, #12]
 80103f6:	429a      	cmp	r2, r3
 80103f8:	d304      	bcc.n	8010404 <pbuf_copy+0xd8>
      /* on to next p_from (if any) */
      offset_from = 0;
 80103fa:	2300      	movs	r3, #0
 80103fc:	81bb      	strh	r3, [r7, #12]
      p_from = p_from->next;
 80103fe:	683b      	ldr	r3, [r7, #0]
 8010400:	681b      	ldr	r3, [r3, #0]
 8010402:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 8010404:	687b      	ldr	r3, [r7, #4]
 8010406:	895b      	ldrh	r3, [r3, #10]
 8010408:	89fa      	ldrh	r2, [r7, #14]
 801040a:	429a      	cmp	r2, r3
 801040c:	d114      	bne.n	8010438 <pbuf_copy+0x10c>
      /* on to next p_to (if any) */
      offset_to = 0;
 801040e:	2300      	movs	r3, #0
 8010410:	81fb      	strh	r3, [r7, #14]
      p_to = p_to->next;
 8010412:	687b      	ldr	r3, [r7, #4]
 8010414:	681b      	ldr	r3, [r3, #0]
 8010416:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL) , return ERR_ARG;);
 8010418:	687b      	ldr	r3, [r7, #4]
 801041a:	2b00      	cmp	r3, #0
 801041c:	d10c      	bne.n	8010438 <pbuf_copy+0x10c>
 801041e:	683b      	ldr	r3, [r7, #0]
 8010420:	2b00      	cmp	r3, #0
 8010422:	d009      	beq.n	8010438 <pbuf_copy+0x10c>
 8010424:	4b20      	ldr	r3, [pc, #128]	; (80104a8 <pbuf_copy+0x17c>)
 8010426:	f44f 7276 	mov.w	r2, #984	; 0x3d8
 801042a:	4924      	ldr	r1, [pc, #144]	; (80104bc <pbuf_copy+0x190>)
 801042c:	4820      	ldr	r0, [pc, #128]	; (80104b0 <pbuf_copy+0x184>)
 801042e:	f004 f939 	bl	80146a4 <iprintf>
 8010432:	f06f 030f 	mvn.w	r3, #15
 8010436:	e032      	b.n	801049e <pbuf_copy+0x172>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 8010438:	683b      	ldr	r3, [r7, #0]
 801043a:	2b00      	cmp	r3, #0
 801043c:	d013      	beq.n	8010466 <pbuf_copy+0x13a>
 801043e:	683b      	ldr	r3, [r7, #0]
 8010440:	895a      	ldrh	r2, [r3, #10]
 8010442:	683b      	ldr	r3, [r7, #0]
 8010444:	891b      	ldrh	r3, [r3, #8]
 8010446:	429a      	cmp	r2, r3
 8010448:	d10d      	bne.n	8010466 <pbuf_copy+0x13a>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 801044a:	683b      	ldr	r3, [r7, #0]
 801044c:	681b      	ldr	r3, [r3, #0]
 801044e:	2b00      	cmp	r3, #0
 8010450:	d009      	beq.n	8010466 <pbuf_copy+0x13a>
 8010452:	4b15      	ldr	r3, [pc, #84]	; (80104a8 <pbuf_copy+0x17c>)
 8010454:	f240 32de 	movw	r2, #990	; 0x3de
 8010458:	4919      	ldr	r1, [pc, #100]	; (80104c0 <pbuf_copy+0x194>)
 801045a:	4815      	ldr	r0, [pc, #84]	; (80104b0 <pbuf_copy+0x184>)
 801045c:	f004 f922 	bl	80146a4 <iprintf>
 8010460:	f06f 0305 	mvn.w	r3, #5
 8010464:	e01b      	b.n	801049e <pbuf_copy+0x172>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 8010466:	687b      	ldr	r3, [r7, #4]
 8010468:	2b00      	cmp	r3, #0
 801046a:	d013      	beq.n	8010494 <pbuf_copy+0x168>
 801046c:	687b      	ldr	r3, [r7, #4]
 801046e:	895a      	ldrh	r2, [r3, #10]
 8010470:	687b      	ldr	r3, [r7, #4]
 8010472:	891b      	ldrh	r3, [r3, #8]
 8010474:	429a      	cmp	r2, r3
 8010476:	d10d      	bne.n	8010494 <pbuf_copy+0x168>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8010478:	687b      	ldr	r3, [r7, #4]
 801047a:	681b      	ldr	r3, [r3, #0]
 801047c:	2b00      	cmp	r3, #0
 801047e:	d009      	beq.n	8010494 <pbuf_copy+0x168>
 8010480:	4b09      	ldr	r3, [pc, #36]	; (80104a8 <pbuf_copy+0x17c>)
 8010482:	f240 32e3 	movw	r2, #995	; 0x3e3
 8010486:	490e      	ldr	r1, [pc, #56]	; (80104c0 <pbuf_copy+0x194>)
 8010488:	4809      	ldr	r0, [pc, #36]	; (80104b0 <pbuf_copy+0x184>)
 801048a:	f004 f90b 	bl	80146a4 <iprintf>
 801048e:	f06f 0305 	mvn.w	r3, #5
 8010492:	e004      	b.n	801049e <pbuf_copy+0x172>
                  (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 8010494:	683b      	ldr	r3, [r7, #0]
 8010496:	2b00      	cmp	r3, #0
 8010498:	f47f af67 	bne.w	801036a <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 801049c:	2300      	movs	r3, #0
}
 801049e:	4618      	mov	r0, r3
 80104a0:	3710      	adds	r7, #16
 80104a2:	46bd      	mov	sp, r7
 80104a4:	bd80      	pop	{r7, pc}
 80104a6:	bf00      	nop
 80104a8:	08016b70 	.word	0x08016b70
 80104ac:	08016f00 	.word	0x08016f00
 80104b0:	08016bbc 	.word	0x08016bbc
 80104b4:	08016f30 	.word	0x08016f30
 80104b8:	08016f48 	.word	0x08016f48
 80104bc:	08016f64 	.word	0x08016f64
 80104c0:	08016f74 	.word	0x08016f74

080104c4 <cyclic_timer>:
 *
 * @param arg unused argument
 */
static void
cyclic_timer(void *arg)
{
 80104c4:	b580      	push	{r7, lr}
 80104c6:	b084      	sub	sp, #16
 80104c8:	af00      	add	r7, sp, #0
 80104ca:	6078      	str	r0, [r7, #4]
  const struct lwip_cyclic_timer* cyclic = (const struct lwip_cyclic_timer*)arg;
 80104cc:	687b      	ldr	r3, [r7, #4]
 80104ce:	60fb      	str	r3, [r7, #12]
#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 80104d0:	68fb      	ldr	r3, [r7, #12]
 80104d2:	685b      	ldr	r3, [r3, #4]
 80104d4:	4798      	blx	r3
  sys_timeout(cyclic->interval_ms, cyclic_timer, arg);
 80104d6:	68fb      	ldr	r3, [r7, #12]
 80104d8:	681b      	ldr	r3, [r3, #0]
 80104da:	687a      	ldr	r2, [r7, #4]
 80104dc:	4903      	ldr	r1, [pc, #12]	; (80104ec <cyclic_timer+0x28>)
 80104de:	4618      	mov	r0, r3
 80104e0:	f000 f82e 	bl	8010540 <sys_timeout>
}
 80104e4:	bf00      	nop
 80104e6:	3710      	adds	r7, #16
 80104e8:	46bd      	mov	sp, r7
 80104ea:	bd80      	pop	{r7, pc}
 80104ec:	080104c5 	.word	0x080104c5

080104f0 <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 80104f0:	b580      	push	{r7, lr}
 80104f2:	b082      	sub	sp, #8
 80104f4:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 80104f6:	2300      	movs	r3, #0
 80104f8:	607b      	str	r3, [r7, #4]
 80104fa:	e00e      	b.n	801051a <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, cyclic_timer, LWIP_CONST_CAST(void*, &lwip_cyclic_timers[i]));
 80104fc:	4a0d      	ldr	r2, [pc, #52]	; (8010534 <sys_timeouts_init+0x44>)
 80104fe:	687b      	ldr	r3, [r7, #4]
 8010500:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8010504:	687b      	ldr	r3, [r7, #4]
 8010506:	00db      	lsls	r3, r3, #3
 8010508:	4a0a      	ldr	r2, [pc, #40]	; (8010534 <sys_timeouts_init+0x44>)
 801050a:	4413      	add	r3, r2
 801050c:	461a      	mov	r2, r3
 801050e:	490a      	ldr	r1, [pc, #40]	; (8010538 <sys_timeouts_init+0x48>)
 8010510:	f000 f816 	bl	8010540 <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 8010514:	687b      	ldr	r3, [r7, #4]
 8010516:	3301      	adds	r3, #1
 8010518:	607b      	str	r3, [r7, #4]
 801051a:	687b      	ldr	r3, [r7, #4]
 801051c:	2b01      	cmp	r3, #1
 801051e:	d9ed      	bls.n	80104fc <sys_timeouts_init+0xc>
  }

  /* Initialise timestamp for sys_check_timeouts */
  timeouts_last_time = sys_now();
 8010520:	f7fc ff8e 	bl	800d440 <sys_now>
 8010524:	4602      	mov	r2, r0
 8010526:	4b05      	ldr	r3, [pc, #20]	; (801053c <sys_timeouts_init+0x4c>)
 8010528:	601a      	str	r2, [r3, #0]
}
 801052a:	bf00      	nop
 801052c:	3708      	adds	r7, #8
 801052e:	46bd      	mov	sp, r7
 8010530:	bd80      	pop	{r7, pc}
 8010532:	bf00      	nop
 8010534:	08017a48 	.word	0x08017a48
 8010538:	080104c5 	.word	0x080104c5
 801053c:	200004a4 	.word	0x200004a4

08010540 <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char* handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 8010540:	b580      	push	{r7, lr}
 8010542:	b088      	sub	sp, #32
 8010544:	af00      	add	r7, sp, #0
 8010546:	60f8      	str	r0, [r7, #12]
 8010548:	60b9      	str	r1, [r7, #8]
 801054a:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;
  u32_t now, diff;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 801054c:	2003      	movs	r0, #3
 801054e:	f7ff f883 	bl	800f658 <memp_malloc>
 8010552:	6178      	str	r0, [r7, #20]
  if (timeout == NULL) {
 8010554:	697b      	ldr	r3, [r7, #20]
 8010556:	2b00      	cmp	r3, #0
 8010558:	d10a      	bne.n	8010570 <sys_timeout+0x30>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 801055a:	697b      	ldr	r3, [r7, #20]
 801055c:	2b00      	cmp	r3, #0
 801055e:	f040 8084 	bne.w	801066a <sys_timeout+0x12a>
 8010562:	4b44      	ldr	r3, [pc, #272]	; (8010674 <sys_timeout+0x134>)
 8010564:	22d4      	movs	r2, #212	; 0xd4
 8010566:	4944      	ldr	r1, [pc, #272]	; (8010678 <sys_timeout+0x138>)
 8010568:	4844      	ldr	r0, [pc, #272]	; (801067c <sys_timeout+0x13c>)
 801056a:	f004 f89b 	bl	80146a4 <iprintf>
    return;
 801056e:	e07c      	b.n	801066a <sys_timeout+0x12a>
  }

  now = sys_now();
 8010570:	f7fc ff66 	bl	800d440 <sys_now>
 8010574:	6138      	str	r0, [r7, #16]
  if (next_timeout == NULL) {
 8010576:	4b42      	ldr	r3, [pc, #264]	; (8010680 <sys_timeout+0x140>)
 8010578:	681b      	ldr	r3, [r3, #0]
 801057a:	2b00      	cmp	r3, #0
 801057c:	d105      	bne.n	801058a <sys_timeout+0x4a>
    diff = 0;
 801057e:	2300      	movs	r3, #0
 8010580:	61bb      	str	r3, [r7, #24]
    timeouts_last_time = now;
 8010582:	4a40      	ldr	r2, [pc, #256]	; (8010684 <sys_timeout+0x144>)
 8010584:	693b      	ldr	r3, [r7, #16]
 8010586:	6013      	str	r3, [r2, #0]
 8010588:	e004      	b.n	8010594 <sys_timeout+0x54>
  } else {
    diff = now - timeouts_last_time;
 801058a:	4b3e      	ldr	r3, [pc, #248]	; (8010684 <sys_timeout+0x144>)
 801058c:	681b      	ldr	r3, [r3, #0]
 801058e:	693a      	ldr	r2, [r7, #16]
 8010590:	1ad3      	subs	r3, r2, r3
 8010592:	61bb      	str	r3, [r7, #24]
  }

  timeout->next = NULL;
 8010594:	697b      	ldr	r3, [r7, #20]
 8010596:	2200      	movs	r2, #0
 8010598:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 801059a:	697b      	ldr	r3, [r7, #20]
 801059c:	68ba      	ldr	r2, [r7, #8]
 801059e:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 80105a0:	697b      	ldr	r3, [r7, #20]
 80105a2:	687a      	ldr	r2, [r7, #4]
 80105a4:	60da      	str	r2, [r3, #12]
  timeout->time = msecs + diff;
 80105a6:	68fa      	ldr	r2, [r7, #12]
 80105a8:	69bb      	ldr	r3, [r7, #24]
 80105aa:	441a      	add	r2, r3
 80105ac:	697b      	ldr	r3, [r7, #20]
 80105ae:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p msecs=%"U32_F" handler=%s arg=%p\n",
    (void *)timeout, msecs, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 80105b0:	4b33      	ldr	r3, [pc, #204]	; (8010680 <sys_timeout+0x140>)
 80105b2:	681b      	ldr	r3, [r3, #0]
 80105b4:	2b00      	cmp	r3, #0
 80105b6:	d103      	bne.n	80105c0 <sys_timeout+0x80>
    next_timeout = timeout;
 80105b8:	4a31      	ldr	r2, [pc, #196]	; (8010680 <sys_timeout+0x140>)
 80105ba:	697b      	ldr	r3, [r7, #20]
 80105bc:	6013      	str	r3, [r2, #0]
    return;
 80105be:	e055      	b.n	801066c <sys_timeout+0x12c>
  }

  if (next_timeout->time > msecs) {
 80105c0:	4b2f      	ldr	r3, [pc, #188]	; (8010680 <sys_timeout+0x140>)
 80105c2:	681b      	ldr	r3, [r3, #0]
 80105c4:	685b      	ldr	r3, [r3, #4]
 80105c6:	68fa      	ldr	r2, [r7, #12]
 80105c8:	429a      	cmp	r2, r3
 80105ca:	d20f      	bcs.n	80105ec <sys_timeout+0xac>
    next_timeout->time -= msecs;
 80105cc:	4b2c      	ldr	r3, [pc, #176]	; (8010680 <sys_timeout+0x140>)
 80105ce:	681b      	ldr	r3, [r3, #0]
 80105d0:	6859      	ldr	r1, [r3, #4]
 80105d2:	4b2b      	ldr	r3, [pc, #172]	; (8010680 <sys_timeout+0x140>)
 80105d4:	681b      	ldr	r3, [r3, #0]
 80105d6:	68fa      	ldr	r2, [r7, #12]
 80105d8:	1a8a      	subs	r2, r1, r2
 80105da:	605a      	str	r2, [r3, #4]
    timeout->next = next_timeout;
 80105dc:	4b28      	ldr	r3, [pc, #160]	; (8010680 <sys_timeout+0x140>)
 80105de:	681a      	ldr	r2, [r3, #0]
 80105e0:	697b      	ldr	r3, [r7, #20]
 80105e2:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 80105e4:	4a26      	ldr	r2, [pc, #152]	; (8010680 <sys_timeout+0x140>)
 80105e6:	697b      	ldr	r3, [r7, #20]
 80105e8:	6013      	str	r3, [r2, #0]
 80105ea:	e03f      	b.n	801066c <sys_timeout+0x12c>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 80105ec:	4b24      	ldr	r3, [pc, #144]	; (8010680 <sys_timeout+0x140>)
 80105ee:	681b      	ldr	r3, [r3, #0]
 80105f0:	61fb      	str	r3, [r7, #28]
 80105f2:	e036      	b.n	8010662 <sys_timeout+0x122>
      timeout->time -= t->time;
 80105f4:	697b      	ldr	r3, [r7, #20]
 80105f6:	685a      	ldr	r2, [r3, #4]
 80105f8:	69fb      	ldr	r3, [r7, #28]
 80105fa:	685b      	ldr	r3, [r3, #4]
 80105fc:	1ad2      	subs	r2, r2, r3
 80105fe:	697b      	ldr	r3, [r7, #20]
 8010600:	605a      	str	r2, [r3, #4]
      if (t->next == NULL || t->next->time > timeout->time) {
 8010602:	69fb      	ldr	r3, [r7, #28]
 8010604:	681b      	ldr	r3, [r3, #0]
 8010606:	2b00      	cmp	r3, #0
 8010608:	d006      	beq.n	8010618 <sys_timeout+0xd8>
 801060a:	69fb      	ldr	r3, [r7, #28]
 801060c:	681b      	ldr	r3, [r3, #0]
 801060e:	685a      	ldr	r2, [r3, #4]
 8010610:	697b      	ldr	r3, [r7, #20]
 8010612:	685b      	ldr	r3, [r3, #4]
 8010614:	429a      	cmp	r2, r3
 8010616:	d921      	bls.n	801065c <sys_timeout+0x11c>
        if (t->next != NULL) {
 8010618:	69fb      	ldr	r3, [r7, #28]
 801061a:	681b      	ldr	r3, [r3, #0]
 801061c:	2b00      	cmp	r3, #0
 801061e:	d009      	beq.n	8010634 <sys_timeout+0xf4>
          t->next->time -= timeout->time;
 8010620:	69fb      	ldr	r3, [r7, #28]
 8010622:	681b      	ldr	r3, [r3, #0]
 8010624:	6859      	ldr	r1, [r3, #4]
 8010626:	697b      	ldr	r3, [r7, #20]
 8010628:	685a      	ldr	r2, [r3, #4]
 801062a:	69fb      	ldr	r3, [r7, #28]
 801062c:	681b      	ldr	r3, [r3, #0]
 801062e:	1a8a      	subs	r2, r1, r2
 8010630:	605a      	str	r2, [r3, #4]
 8010632:	e00b      	b.n	801064c <sys_timeout+0x10c>
        } else if (timeout->time > msecs) {
 8010634:	697b      	ldr	r3, [r7, #20]
 8010636:	685b      	ldr	r3, [r3, #4]
 8010638:	68fa      	ldr	r2, [r7, #12]
 801063a:	429a      	cmp	r2, r3
 801063c:	d206      	bcs.n	801064c <sys_timeout+0x10c>
          /* If this is the case, 'timeouts_last_time' and 'now' differs too much.
             This can be due to sys_check_timeouts() not being called at the right
             times, but also when stopping in a breakpoint. Anyway, let's assume
             this is not wanted, so add the first timer's time instead of 'diff' */
          timeout->time = msecs + next_timeout->time;
 801063e:	4b10      	ldr	r3, [pc, #64]	; (8010680 <sys_timeout+0x140>)
 8010640:	681b      	ldr	r3, [r3, #0]
 8010642:	685a      	ldr	r2, [r3, #4]
 8010644:	68fb      	ldr	r3, [r7, #12]
 8010646:	441a      	add	r2, r3
 8010648:	697b      	ldr	r3, [r7, #20]
 801064a:	605a      	str	r2, [r3, #4]
        }
        timeout->next = t->next;
 801064c:	69fb      	ldr	r3, [r7, #28]
 801064e:	681a      	ldr	r2, [r3, #0]
 8010650:	697b      	ldr	r3, [r7, #20]
 8010652:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 8010654:	69fb      	ldr	r3, [r7, #28]
 8010656:	697a      	ldr	r2, [r7, #20]
 8010658:	601a      	str	r2, [r3, #0]
        break;
 801065a:	e007      	b.n	801066c <sys_timeout+0x12c>
    for (t = next_timeout; t != NULL; t = t->next) {
 801065c:	69fb      	ldr	r3, [r7, #28]
 801065e:	681b      	ldr	r3, [r3, #0]
 8010660:	61fb      	str	r3, [r7, #28]
 8010662:	69fb      	ldr	r3, [r7, #28]
 8010664:	2b00      	cmp	r3, #0
 8010666:	d1c5      	bne.n	80105f4 <sys_timeout+0xb4>
 8010668:	e000      	b.n	801066c <sys_timeout+0x12c>
    return;
 801066a:	bf00      	nop
      }
    }
  }
}
 801066c:	3720      	adds	r7, #32
 801066e:	46bd      	mov	sp, r7
 8010670:	bd80      	pop	{r7, pc}
 8010672:	bf00      	nop
 8010674:	0801707c 	.word	0x0801707c
 8010678:	080170b0 	.word	0x080170b0
 801067c:	080170f0 	.word	0x080170f0
 8010680:	200004a0 	.word	0x200004a0
 8010684:	200004a4 	.word	0x200004a4

08010688 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 8010688:	b480      	push	{r7}
 801068a:	af00      	add	r7, sp, #0
#if LWIP_RANDOMIZE_INITIAL_LOCAL_PORTS && defined(LWIP_RAND)
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
#endif /* LWIP_RANDOMIZE_INITIAL_LOCAL_PORTS && defined(LWIP_RAND) */
}
 801068c:	bf00      	nop
 801068e:	46bd      	mov	sp, r7
 8010690:	bc80      	pop	{r7}
 8010692:	4770      	bx	lr

08010694 <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 8010694:	b480      	push	{r7}
 8010696:	b085      	sub	sp, #20
 8010698:	af00      	add	r7, sp, #0
 801069a:	60f8      	str	r0, [r7, #12]
 801069c:	60b9      	str	r1, [r7, #8]
 801069e:	4613      	mov	r3, r2
 80106a0:	71fb      	strb	r3, [r7, #7]
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 80106a2:	79fb      	ldrb	r3, [r7, #7]
 80106a4:	2b00      	cmp	r3, #0
 80106a6:	d018      	beq.n	80106da <udp_input_local_match+0x46>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 80106a8:	68fb      	ldr	r3, [r7, #12]
 80106aa:	2b00      	cmp	r3, #0
 80106ac:	d013      	beq.n	80106d6 <udp_input_local_match+0x42>
 80106ae:	68fb      	ldr	r3, [r7, #12]
 80106b0:	681b      	ldr	r3, [r3, #0]
 80106b2:	2b00      	cmp	r3, #0
 80106b4:	d00f      	beq.n	80106d6 <udp_input_local_match+0x42>
          ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 80106b6:	4b13      	ldr	r3, [pc, #76]	; (8010704 <udp_input_local_match+0x70>)
 80106b8:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 80106ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80106be:	d00a      	beq.n	80106d6 <udp_input_local_match+0x42>
           ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 80106c0:	68fb      	ldr	r3, [r7, #12]
 80106c2:	681a      	ldr	r2, [r3, #0]
 80106c4:	4b0f      	ldr	r3, [pc, #60]	; (8010704 <udp_input_local_match+0x70>)
 80106c6:	695b      	ldr	r3, [r3, #20]
 80106c8:	405a      	eors	r2, r3
 80106ca:	68bb      	ldr	r3, [r7, #8]
 80106cc:	3308      	adds	r3, #8
 80106ce:	681b      	ldr	r3, [r3, #0]
 80106d0:	4013      	ands	r3, r2
          ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 80106d2:	2b00      	cmp	r3, #0
 80106d4:	d110      	bne.n	80106f8 <udp_input_local_match+0x64>
          return 1;
 80106d6:	2301      	movs	r3, #1
 80106d8:	e00f      	b.n	80106fa <udp_input_local_match+0x66>
        }
      }
    } else
#endif /* LWIP_IPV4 */
    /* Handle IPv4 and IPv6: all or exact match */
    if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 80106da:	68fb      	ldr	r3, [r7, #12]
 80106dc:	2b00      	cmp	r3, #0
 80106de:	d009      	beq.n	80106f4 <udp_input_local_match+0x60>
 80106e0:	68fb      	ldr	r3, [r7, #12]
 80106e2:	681b      	ldr	r3, [r3, #0]
 80106e4:	2b00      	cmp	r3, #0
 80106e6:	d005      	beq.n	80106f4 <udp_input_local_match+0x60>
 80106e8:	68fb      	ldr	r3, [r7, #12]
 80106ea:	681a      	ldr	r2, [r3, #0]
 80106ec:	4b05      	ldr	r3, [pc, #20]	; (8010704 <udp_input_local_match+0x70>)
 80106ee:	695b      	ldr	r3, [r3, #20]
 80106f0:	429a      	cmp	r2, r3
 80106f2:	d101      	bne.n	80106f8 <udp_input_local_match+0x64>
      return 1;
 80106f4:	2301      	movs	r3, #1
 80106f6:	e000      	b.n	80106fa <udp_input_local_match+0x66>
    }
  }

  return 0;
 80106f8:	2300      	movs	r3, #0
}
 80106fa:	4618      	mov	r0, r3
 80106fc:	3714      	adds	r7, #20
 80106fe:	46bd      	mov	sp, r7
 8010700:	bc80      	pop	{r7}
 8010702:	4770      	bx	lr
 8010704:	200046c4 	.word	0x200046c4

08010708 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 8010708:	b590      	push	{r4, r7, lr}
 801070a:	b08d      	sub	sp, #52	; 0x34
 801070c:	af02      	add	r7, sp, #8
 801070e:	6078      	str	r0, [r7, #4]
 8010710:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 8010712:	2300      	movs	r3, #0
 8010714:	76fb      	strb	r3, [r7, #27]
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 8010716:	687b      	ldr	r3, [r7, #4]
 8010718:	895b      	ldrh	r3, [r3, #10]
 801071a:	2b07      	cmp	r3, #7
 801071c:	d803      	bhi.n	8010726 <udp_input+0x1e>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 801071e:	6878      	ldr	r0, [r7, #4]
 8010720:	f7ff fce2 	bl	80100e8 <pbuf_free>
    goto end;
 8010724:	e0c6      	b.n	80108b4 <udp_input+0x1ac>
  }

  udphdr = (struct udp_hdr *)p->payload;
 8010726:	687b      	ldr	r3, [r7, #4]
 8010728:	685b      	ldr	r3, [r3, #4]
 801072a:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 801072c:	4b63      	ldr	r3, [pc, #396]	; (80108bc <udp_input+0x1b4>)
 801072e:	695a      	ldr	r2, [r3, #20]
 8010730:	4b62      	ldr	r3, [pc, #392]	; (80108bc <udp_input+0x1b4>)
 8010732:	681b      	ldr	r3, [r3, #0]
 8010734:	4619      	mov	r1, r3
 8010736:	4610      	mov	r0, r2
 8010738:	f001 fc10 	bl	8011f5c <ip4_addr_isbroadcast_u32>
 801073c:	4603      	mov	r3, r0
 801073e:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 8010740:	697b      	ldr	r3, [r7, #20]
 8010742:	881b      	ldrh	r3, [r3, #0]
 8010744:	b29b      	uxth	r3, r3
 8010746:	4618      	mov	r0, r3
 8010748:	f7fe fbf8 	bl	800ef3c <lwip_htons>
 801074c:	4603      	mov	r3, r0
 801074e:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 8010750:	697b      	ldr	r3, [r7, #20]
 8010752:	885b      	ldrh	r3, [r3, #2]
 8010754:	b29b      	uxth	r3, r3
 8010756:	4618      	mov	r0, r3
 8010758:	f7fe fbf0 	bl	800ef3c <lwip_htons>
 801075c:	4603      	mov	r3, r0
 801075e:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print(UDP_DEBUG, ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print(UDP_DEBUG, ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 8010760:	2300      	movs	r3, #0
 8010762:	627b      	str	r3, [r7, #36]	; 0x24
  prev = NULL;
 8010764:	2300      	movs	r3, #0
 8010766:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 8010768:	2300      	movs	r3, #0
 801076a:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801076c:	4b54      	ldr	r3, [pc, #336]	; (80108c0 <udp_input+0x1b8>)
 801076e:	681b      	ldr	r3, [r3, #0]
 8010770:	627b      	str	r3, [r7, #36]	; 0x24
 8010772:	e03b      	b.n	80107ec <udp_input+0xe4>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print(UDP_DEBUG, &pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 8010774:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010776:	8a5b      	ldrh	r3, [r3, #18]
 8010778:	89fa      	ldrh	r2, [r7, #14]
 801077a:	429a      	cmp	r2, r3
 801077c:	d131      	bne.n	80107e2 <udp_input+0xda>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 801077e:	7cfb      	ldrb	r3, [r7, #19]
 8010780:	461a      	mov	r2, r3
 8010782:	6839      	ldr	r1, [r7, #0]
 8010784:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8010786:	f7ff ff85 	bl	8010694 <udp_input_local_match>
 801078a:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 801078c:	2b00      	cmp	r3, #0
 801078e:	d028      	beq.n	80107e2 <udp_input+0xda>
      if (((pcb->flags & UDP_FLAGS_CONNECTED) == 0) &&
 8010790:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010792:	7c1b      	ldrb	r3, [r3, #16]
 8010794:	f003 0304 	and.w	r3, r3, #4
 8010798:	2b00      	cmp	r3, #0
 801079a:	d104      	bne.n	80107a6 <udp_input+0x9e>
 801079c:	69fb      	ldr	r3, [r7, #28]
 801079e:	2b00      	cmp	r3, #0
 80107a0:	d101      	bne.n	80107a6 <udp_input+0x9e>
          /* prefer specific IPs over cath-all */
          || !ip_addr_isany(&pcb->local_ip)
#endif /* SO_REUSE */
          )) {
        /* the first unconnected matching PCB */
        uncon_pcb = pcb;
 80107a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80107a4:	61fb      	str	r3, [r7, #28]
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 80107a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80107a8:	8a9b      	ldrh	r3, [r3, #20]
 80107aa:	8a3a      	ldrh	r2, [r7, #16]
 80107ac:	429a      	cmp	r2, r3
 80107ae:	d118      	bne.n	80107e2 <udp_input+0xda>
          (ip_addr_isany_val(pcb->remote_ip) ||
 80107b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80107b2:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 80107b4:	2b00      	cmp	r3, #0
 80107b6:	d005      	beq.n	80107c4 <udp_input+0xbc>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 80107b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80107ba:	685a      	ldr	r2, [r3, #4]
 80107bc:	4b3f      	ldr	r3, [pc, #252]	; (80108bc <udp_input+0x1b4>)
 80107be:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 80107c0:	429a      	cmp	r2, r3
 80107c2:	d10e      	bne.n	80107e2 <udp_input+0xda>
        /* the first fully matching PCB */
        if (prev != NULL) {
 80107c4:	6a3b      	ldr	r3, [r7, #32]
 80107c6:	2b00      	cmp	r3, #0
 80107c8:	d014      	beq.n	80107f4 <udp_input+0xec>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 80107ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80107cc:	68da      	ldr	r2, [r3, #12]
 80107ce:	6a3b      	ldr	r3, [r7, #32]
 80107d0:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 80107d2:	4b3b      	ldr	r3, [pc, #236]	; (80108c0 <udp_input+0x1b8>)
 80107d4:	681a      	ldr	r2, [r3, #0]
 80107d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80107d8:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 80107da:	4a39      	ldr	r2, [pc, #228]	; (80108c0 <udp_input+0x1b8>)
 80107dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80107de:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 80107e0:	e008      	b.n	80107f4 <udp_input+0xec>
      }
    }

    prev = pcb;
 80107e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80107e4:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 80107e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80107e8:	68db      	ldr	r3, [r3, #12]
 80107ea:	627b      	str	r3, [r7, #36]	; 0x24
 80107ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80107ee:	2b00      	cmp	r3, #0
 80107f0:	d1c0      	bne.n	8010774 <udp_input+0x6c>
 80107f2:	e000      	b.n	80107f6 <udp_input+0xee>
        break;
 80107f4:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 80107f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80107f8:	2b00      	cmp	r3, #0
 80107fa:	d101      	bne.n	8010800 <udp_input+0xf8>
    pcb = uncon_pcb;
 80107fc:	69fb      	ldr	r3, [r7, #28]
 80107fe:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 8010800:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010802:	2b00      	cmp	r3, #0
 8010804:	d002      	beq.n	801080c <udp_input+0x104>
    for_us = 1;
 8010806:	2301      	movs	r3, #1
 8010808:	76fb      	strb	r3, [r7, #27]
 801080a:	e00a      	b.n	8010822 <udp_input+0x11a>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 801080c:	683b      	ldr	r3, [r7, #0]
 801080e:	3304      	adds	r3, #4
 8010810:	681a      	ldr	r2, [r3, #0]
 8010812:	4b2a      	ldr	r3, [pc, #168]	; (80108bc <udp_input+0x1b4>)
 8010814:	695b      	ldr	r3, [r3, #20]
 8010816:	429a      	cmp	r2, r3
 8010818:	bf0c      	ite	eq
 801081a:	2301      	moveq	r3, #1
 801081c:	2300      	movne	r3, #0
 801081e:	b2db      	uxtb	r3, r3
 8010820:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 8010822:	7efb      	ldrb	r3, [r7, #27]
 8010824:	2b00      	cmp	r3, #0
 8010826:	d042      	beq.n	80108ae <udp_input+0x1a6>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_header(p, -UDP_HLEN)) {
 8010828:	f06f 0107 	mvn.w	r1, #7
 801082c:	6878      	ldr	r0, [r7, #4]
 801082e:	f7ff fc37 	bl	80100a0 <pbuf_header>
 8010832:	4603      	mov	r3, r0
 8010834:	2b00      	cmp	r3, #0
 8010836:	d00a      	beq.n	801084e <udp_input+0x146>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_header failed\n", 0);
 8010838:	4b22      	ldr	r3, [pc, #136]	; (80108c4 <udp_input+0x1bc>)
 801083a:	f240 1255 	movw	r2, #341	; 0x155
 801083e:	4922      	ldr	r1, [pc, #136]	; (80108c8 <udp_input+0x1c0>)
 8010840:	4822      	ldr	r0, [pc, #136]	; (80108cc <udp_input+0x1c4>)
 8010842:	f003 ff2f 	bl	80146a4 <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 8010846:	6878      	ldr	r0, [r7, #4]
 8010848:	f7ff fc4e 	bl	80100e8 <pbuf_free>
      goto end;
 801084c:	e032      	b.n	80108b4 <udp_input+0x1ac>
    }

    if (pcb != NULL) {
 801084e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010850:	2b00      	cmp	r3, #0
 8010852:	d012      	beq.n	801087a <udp_input+0x172>
          pbuf_header(p, -hdrs_len);
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 8010854:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010856:	699b      	ldr	r3, [r3, #24]
 8010858:	2b00      	cmp	r3, #0
 801085a:	d00a      	beq.n	8010872 <udp_input+0x16a>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 801085c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801085e:	699c      	ldr	r4, [r3, #24]
 8010860:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010862:	69d8      	ldr	r0, [r3, #28]
 8010864:	8a3b      	ldrh	r3, [r7, #16]
 8010866:	9300      	str	r3, [sp, #0]
 8010868:	4b19      	ldr	r3, [pc, #100]	; (80108d0 <udp_input+0x1c8>)
 801086a:	687a      	ldr	r2, [r7, #4]
 801086c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801086e:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 8010870:	e021      	b.n	80108b6 <udp_input+0x1ae>
        pbuf_free(p);
 8010872:	6878      	ldr	r0, [r7, #4]
 8010874:	f7ff fc38 	bl	80100e8 <pbuf_free>
        goto end;
 8010878:	e01c      	b.n	80108b4 <udp_input+0x1ac>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 801087a:	7cfb      	ldrb	r3, [r7, #19]
 801087c:	2b00      	cmp	r3, #0
 801087e:	d112      	bne.n	80108a6 <udp_input+0x19e>
 8010880:	4b0e      	ldr	r3, [pc, #56]	; (80108bc <udp_input+0x1b4>)
 8010882:	695b      	ldr	r3, [r3, #20]
 8010884:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8010888:	2be0      	cmp	r3, #224	; 0xe0
 801088a:	d00c      	beq.n	80108a6 <udp_input+0x19e>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 801088c:	4b0b      	ldr	r3, [pc, #44]	; (80108bc <udp_input+0x1b4>)
 801088e:	899b      	ldrh	r3, [r3, #12]
 8010890:	3308      	adds	r3, #8
 8010892:	b29b      	uxth	r3, r3
 8010894:	b21b      	sxth	r3, r3
 8010896:	4619      	mov	r1, r3
 8010898:	6878      	ldr	r0, [r7, #4]
 801089a:	f7ff fc13 	bl	80100c4 <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 801089e:	2103      	movs	r1, #3
 80108a0:	6878      	ldr	r0, [r7, #4]
 80108a2:	f001 f861 	bl	8011968 <icmp_dest_unreach>
      pbuf_free(p);
 80108a6:	6878      	ldr	r0, [r7, #4]
 80108a8:	f7ff fc1e 	bl	80100e8 <pbuf_free>
  return;
 80108ac:	e003      	b.n	80108b6 <udp_input+0x1ae>
    pbuf_free(p);
 80108ae:	6878      	ldr	r0, [r7, #4]
 80108b0:	f7ff fc1a 	bl	80100e8 <pbuf_free>
  return;
 80108b4:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 80108b6:	372c      	adds	r7, #44	; 0x2c
 80108b8:	46bd      	mov	sp, r7
 80108ba:	bd90      	pop	{r4, r7, pc}
 80108bc:	200046c4 	.word	0x200046c4
 80108c0:	200076f8 	.word	0x200076f8
 80108c4:	08017118 	.word	0x08017118
 80108c8:	08017148 	.word	0x08017148
 80108cc:	0801715c 	.word	0x0801715c
 80108d0:	200046d4 	.word	0x200046d4

080108d4 <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t* old_addr, const ip_addr_t* new_addr)
{
 80108d4:	b480      	push	{r7}
 80108d6:	b085      	sub	sp, #20
 80108d8:	af00      	add	r7, sp, #0
 80108da:	6078      	str	r0, [r7, #4]
 80108dc:	6039      	str	r1, [r7, #0]
  struct udp_pcb* upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 80108de:	687b      	ldr	r3, [r7, #4]
 80108e0:	2b00      	cmp	r3, #0
 80108e2:	d01e      	beq.n	8010922 <udp_netif_ip_addr_changed+0x4e>
 80108e4:	687b      	ldr	r3, [r7, #4]
 80108e6:	681b      	ldr	r3, [r3, #0]
 80108e8:	2b00      	cmp	r3, #0
 80108ea:	d01a      	beq.n	8010922 <udp_netif_ip_addr_changed+0x4e>
 80108ec:	683b      	ldr	r3, [r7, #0]
 80108ee:	2b00      	cmp	r3, #0
 80108f0:	d017      	beq.n	8010922 <udp_netif_ip_addr_changed+0x4e>
 80108f2:	683b      	ldr	r3, [r7, #0]
 80108f4:	681b      	ldr	r3, [r3, #0]
 80108f6:	2b00      	cmp	r3, #0
 80108f8:	d013      	beq.n	8010922 <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 80108fa:	4b0c      	ldr	r3, [pc, #48]	; (801092c <udp_netif_ip_addr_changed+0x58>)
 80108fc:	681b      	ldr	r3, [r3, #0]
 80108fe:	60fb      	str	r3, [r7, #12]
 8010900:	e00c      	b.n	801091c <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 8010902:	68fb      	ldr	r3, [r7, #12]
 8010904:	681a      	ldr	r2, [r3, #0]
 8010906:	687b      	ldr	r3, [r7, #4]
 8010908:	681b      	ldr	r3, [r3, #0]
 801090a:	429a      	cmp	r2, r3
 801090c:	d103      	bne.n	8010916 <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 801090e:	683b      	ldr	r3, [r7, #0]
 8010910:	681a      	ldr	r2, [r3, #0]
 8010912:	68fb      	ldr	r3, [r7, #12]
 8010914:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8010916:	68fb      	ldr	r3, [r7, #12]
 8010918:	68db      	ldr	r3, [r3, #12]
 801091a:	60fb      	str	r3, [r7, #12]
 801091c:	68fb      	ldr	r3, [r7, #12]
 801091e:	2b00      	cmp	r3, #0
 8010920:	d1ef      	bne.n	8010902 <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 8010922:	bf00      	nop
 8010924:	3714      	adds	r7, #20
 8010926:	46bd      	mov	sp, r7
 8010928:	bc80      	pop	{r7}
 801092a:	4770      	bx	lr
 801092c:	200076f8 	.word	0x200076f8

08010930 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 8010930:	b580      	push	{r7, lr}
 8010932:	b082      	sub	sp, #8
 8010934:	af00      	add	r7, sp, #0
 8010936:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 8010938:	4915      	ldr	r1, [pc, #84]	; (8010990 <etharp_free_entry+0x60>)
 801093a:	687a      	ldr	r2, [r7, #4]
 801093c:	4613      	mov	r3, r2
 801093e:	005b      	lsls	r3, r3, #1
 8010940:	4413      	add	r3, r2
 8010942:	00db      	lsls	r3, r3, #3
 8010944:	440b      	add	r3, r1
 8010946:	681b      	ldr	r3, [r3, #0]
 8010948:	2b00      	cmp	r3, #0
 801094a:	d013      	beq.n	8010974 <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 801094c:	4910      	ldr	r1, [pc, #64]	; (8010990 <etharp_free_entry+0x60>)
 801094e:	687a      	ldr	r2, [r7, #4]
 8010950:	4613      	mov	r3, r2
 8010952:	005b      	lsls	r3, r3, #1
 8010954:	4413      	add	r3, r2
 8010956:	00db      	lsls	r3, r3, #3
 8010958:	440b      	add	r3, r1
 801095a:	681b      	ldr	r3, [r3, #0]
 801095c:	4618      	mov	r0, r3
 801095e:	f7ff fbc3 	bl	80100e8 <pbuf_free>
    arp_table[i].q = NULL;
 8010962:	490b      	ldr	r1, [pc, #44]	; (8010990 <etharp_free_entry+0x60>)
 8010964:	687a      	ldr	r2, [r7, #4]
 8010966:	4613      	mov	r3, r2
 8010968:	005b      	lsls	r3, r3, #1
 801096a:	4413      	add	r3, r2
 801096c:	00db      	lsls	r3, r3, #3
 801096e:	440b      	add	r3, r1
 8010970:	2200      	movs	r2, #0
 8010972:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 8010974:	4906      	ldr	r1, [pc, #24]	; (8010990 <etharp_free_entry+0x60>)
 8010976:	687a      	ldr	r2, [r7, #4]
 8010978:	4613      	mov	r3, r2
 801097a:	005b      	lsls	r3, r3, #1
 801097c:	4413      	add	r3, r2
 801097e:	00db      	lsls	r3, r3, #3
 8010980:	440b      	add	r3, r1
 8010982:	3314      	adds	r3, #20
 8010984:	2200      	movs	r2, #0
 8010986:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 8010988:	bf00      	nop
 801098a:	3708      	adds	r7, #8
 801098c:	46bd      	mov	sp, r7
 801098e:	bd80      	pop	{r7, pc}
 8010990:	200004a8 	.word	0x200004a8

08010994 <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 8010994:	b580      	push	{r7, lr}
 8010996:	b082      	sub	sp, #8
 8010998:	af00      	add	r7, sp, #0
  u8_t i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801099a:	2300      	movs	r3, #0
 801099c:	71fb      	strb	r3, [r7, #7]
 801099e:	e096      	b.n	8010ace <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 80109a0:	79fa      	ldrb	r2, [r7, #7]
 80109a2:	494f      	ldr	r1, [pc, #316]	; (8010ae0 <etharp_tmr+0x14c>)
 80109a4:	4613      	mov	r3, r2
 80109a6:	005b      	lsls	r3, r3, #1
 80109a8:	4413      	add	r3, r2
 80109aa:	00db      	lsls	r3, r3, #3
 80109ac:	440b      	add	r3, r1
 80109ae:	3314      	adds	r3, #20
 80109b0:	781b      	ldrb	r3, [r3, #0]
 80109b2:	71bb      	strb	r3, [r7, #6]
    if (state != ETHARP_STATE_EMPTY
 80109b4:	79bb      	ldrb	r3, [r7, #6]
 80109b6:	2b00      	cmp	r3, #0
 80109b8:	f000 8086 	beq.w	8010ac8 <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
      && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
      ) {
      arp_table[i].ctime++;
 80109bc:	79fa      	ldrb	r2, [r7, #7]
 80109be:	4948      	ldr	r1, [pc, #288]	; (8010ae0 <etharp_tmr+0x14c>)
 80109c0:	4613      	mov	r3, r2
 80109c2:	005b      	lsls	r3, r3, #1
 80109c4:	4413      	add	r3, r2
 80109c6:	00db      	lsls	r3, r3, #3
 80109c8:	440b      	add	r3, r1
 80109ca:	3312      	adds	r3, #18
 80109cc:	881b      	ldrh	r3, [r3, #0]
 80109ce:	3301      	adds	r3, #1
 80109d0:	b298      	uxth	r0, r3
 80109d2:	4943      	ldr	r1, [pc, #268]	; (8010ae0 <etharp_tmr+0x14c>)
 80109d4:	4613      	mov	r3, r2
 80109d6:	005b      	lsls	r3, r3, #1
 80109d8:	4413      	add	r3, r2
 80109da:	00db      	lsls	r3, r3, #3
 80109dc:	440b      	add	r3, r1
 80109de:	3312      	adds	r3, #18
 80109e0:	4602      	mov	r2, r0
 80109e2:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 80109e4:	79fa      	ldrb	r2, [r7, #7]
 80109e6:	493e      	ldr	r1, [pc, #248]	; (8010ae0 <etharp_tmr+0x14c>)
 80109e8:	4613      	mov	r3, r2
 80109ea:	005b      	lsls	r3, r3, #1
 80109ec:	4413      	add	r3, r2
 80109ee:	00db      	lsls	r3, r3, #3
 80109f0:	440b      	add	r3, r1
 80109f2:	3312      	adds	r3, #18
 80109f4:	881b      	ldrh	r3, [r3, #0]
 80109f6:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 80109fa:	d215      	bcs.n	8010a28 <etharp_tmr+0x94>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 80109fc:	79fa      	ldrb	r2, [r7, #7]
 80109fe:	4938      	ldr	r1, [pc, #224]	; (8010ae0 <etharp_tmr+0x14c>)
 8010a00:	4613      	mov	r3, r2
 8010a02:	005b      	lsls	r3, r3, #1
 8010a04:	4413      	add	r3, r2
 8010a06:	00db      	lsls	r3, r3, #3
 8010a08:	440b      	add	r3, r1
 8010a0a:	3314      	adds	r3, #20
 8010a0c:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8010a0e:	2b01      	cmp	r3, #1
 8010a10:	d10f      	bne.n	8010a32 <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 8010a12:	79fa      	ldrb	r2, [r7, #7]
 8010a14:	4932      	ldr	r1, [pc, #200]	; (8010ae0 <etharp_tmr+0x14c>)
 8010a16:	4613      	mov	r3, r2
 8010a18:	005b      	lsls	r3, r3, #1
 8010a1a:	4413      	add	r3, r2
 8010a1c:	00db      	lsls	r3, r3, #3
 8010a1e:	440b      	add	r3, r1
 8010a20:	3312      	adds	r3, #18
 8010a22:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 8010a24:	2b04      	cmp	r3, #4
 8010a26:	d904      	bls.n	8010a32 <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %"U16_F".\n",
             arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", (u16_t)i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 8010a28:	79fb      	ldrb	r3, [r7, #7]
 8010a2a:	4618      	mov	r0, r3
 8010a2c:	f7ff ff80 	bl	8010930 <etharp_free_entry>
 8010a30:	e04a      	b.n	8010ac8 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 8010a32:	79fa      	ldrb	r2, [r7, #7]
 8010a34:	492a      	ldr	r1, [pc, #168]	; (8010ae0 <etharp_tmr+0x14c>)
 8010a36:	4613      	mov	r3, r2
 8010a38:	005b      	lsls	r3, r3, #1
 8010a3a:	4413      	add	r3, r2
 8010a3c:	00db      	lsls	r3, r3, #3
 8010a3e:	440b      	add	r3, r1
 8010a40:	3314      	adds	r3, #20
 8010a42:	781b      	ldrb	r3, [r3, #0]
 8010a44:	2b03      	cmp	r3, #3
 8010a46:	d10a      	bne.n	8010a5e <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 8010a48:	79fa      	ldrb	r2, [r7, #7]
 8010a4a:	4925      	ldr	r1, [pc, #148]	; (8010ae0 <etharp_tmr+0x14c>)
 8010a4c:	4613      	mov	r3, r2
 8010a4e:	005b      	lsls	r3, r3, #1
 8010a50:	4413      	add	r3, r2
 8010a52:	00db      	lsls	r3, r3, #3
 8010a54:	440b      	add	r3, r1
 8010a56:	3314      	adds	r3, #20
 8010a58:	2204      	movs	r2, #4
 8010a5a:	701a      	strb	r2, [r3, #0]
 8010a5c:	e034      	b.n	8010ac8 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 8010a5e:	79fa      	ldrb	r2, [r7, #7]
 8010a60:	491f      	ldr	r1, [pc, #124]	; (8010ae0 <etharp_tmr+0x14c>)
 8010a62:	4613      	mov	r3, r2
 8010a64:	005b      	lsls	r3, r3, #1
 8010a66:	4413      	add	r3, r2
 8010a68:	00db      	lsls	r3, r3, #3
 8010a6a:	440b      	add	r3, r1
 8010a6c:	3314      	adds	r3, #20
 8010a6e:	781b      	ldrb	r3, [r3, #0]
 8010a70:	2b04      	cmp	r3, #4
 8010a72:	d10a      	bne.n	8010a8a <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 8010a74:	79fa      	ldrb	r2, [r7, #7]
 8010a76:	491a      	ldr	r1, [pc, #104]	; (8010ae0 <etharp_tmr+0x14c>)
 8010a78:	4613      	mov	r3, r2
 8010a7a:	005b      	lsls	r3, r3, #1
 8010a7c:	4413      	add	r3, r2
 8010a7e:	00db      	lsls	r3, r3, #3
 8010a80:	440b      	add	r3, r1
 8010a82:	3314      	adds	r3, #20
 8010a84:	2202      	movs	r2, #2
 8010a86:	701a      	strb	r2, [r3, #0]
 8010a88:	e01e      	b.n	8010ac8 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 8010a8a:	79fa      	ldrb	r2, [r7, #7]
 8010a8c:	4914      	ldr	r1, [pc, #80]	; (8010ae0 <etharp_tmr+0x14c>)
 8010a8e:	4613      	mov	r3, r2
 8010a90:	005b      	lsls	r3, r3, #1
 8010a92:	4413      	add	r3, r2
 8010a94:	00db      	lsls	r3, r3, #3
 8010a96:	440b      	add	r3, r1
 8010a98:	3314      	adds	r3, #20
 8010a9a:	781b      	ldrb	r3, [r3, #0]
 8010a9c:	2b01      	cmp	r3, #1
 8010a9e:	d113      	bne.n	8010ac8 <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 8010aa0:	79fa      	ldrb	r2, [r7, #7]
 8010aa2:	490f      	ldr	r1, [pc, #60]	; (8010ae0 <etharp_tmr+0x14c>)
 8010aa4:	4613      	mov	r3, r2
 8010aa6:	005b      	lsls	r3, r3, #1
 8010aa8:	4413      	add	r3, r2
 8010aaa:	00db      	lsls	r3, r3, #3
 8010aac:	440b      	add	r3, r1
 8010aae:	3308      	adds	r3, #8
 8010ab0:	6818      	ldr	r0, [r3, #0]
 8010ab2:	79fa      	ldrb	r2, [r7, #7]
 8010ab4:	4613      	mov	r3, r2
 8010ab6:	005b      	lsls	r3, r3, #1
 8010ab8:	4413      	add	r3, r2
 8010aba:	00db      	lsls	r3, r3, #3
 8010abc:	4a08      	ldr	r2, [pc, #32]	; (8010ae0 <etharp_tmr+0x14c>)
 8010abe:	4413      	add	r3, r2
 8010ac0:	3304      	adds	r3, #4
 8010ac2:	4619      	mov	r1, r3
 8010ac4:	f000 fe38 	bl	8011738 <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8010ac8:	79fb      	ldrb	r3, [r7, #7]
 8010aca:	3301      	adds	r3, #1
 8010acc:	71fb      	strb	r3, [r7, #7]
 8010ace:	79fb      	ldrb	r3, [r7, #7]
 8010ad0:	2b09      	cmp	r3, #9
 8010ad2:	f67f af65 	bls.w	80109a0 <etharp_tmr+0xc>
      }
    }
  }
}
 8010ad6:	bf00      	nop
 8010ad8:	3708      	adds	r7, #8
 8010ada:	46bd      	mov	sp, r7
 8010adc:	bd80      	pop	{r7, pc}
 8010ade:	bf00      	nop
 8010ae0:	200004a8 	.word	0x200004a8

08010ae4 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s8_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif* netif)
{
 8010ae4:	b580      	push	{r7, lr}
 8010ae6:	b088      	sub	sp, #32
 8010ae8:	af00      	add	r7, sp, #0
 8010aea:	60f8      	str	r0, [r7, #12]
 8010aec:	460b      	mov	r3, r1
 8010aee:	607a      	str	r2, [r7, #4]
 8010af0:	72fb      	strb	r3, [r7, #11]
  s8_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 8010af2:	230a      	movs	r3, #10
 8010af4:	77fb      	strb	r3, [r7, #31]
 8010af6:	230a      	movs	r3, #10
 8010af8:	77bb      	strb	r3, [r7, #30]
  s8_t empty = ARP_TABLE_SIZE;
 8010afa:	230a      	movs	r3, #10
 8010afc:	777b      	strb	r3, [r7, #29]
  u8_t i = 0;
 8010afe:	2300      	movs	r3, #0
 8010b00:	773b      	strb	r3, [r7, #28]
  /* oldest entry with packets on queue */
  s8_t old_queue = ARP_TABLE_SIZE;
 8010b02:	230a      	movs	r3, #10
 8010b04:	76fb      	strb	r3, [r7, #27]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 8010b06:	2300      	movs	r3, #0
 8010b08:	833b      	strh	r3, [r7, #24]
 8010b0a:	2300      	movs	r3, #0
 8010b0c:	82fb      	strh	r3, [r7, #22]
 8010b0e:	2300      	movs	r3, #0
 8010b10:	82bb      	strh	r3, [r7, #20]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8010b12:	2300      	movs	r3, #0
 8010b14:	773b      	strb	r3, [r7, #28]
 8010b16:	e093      	b.n	8010c40 <etharp_find_entry+0x15c>
    u8_t state = arp_table[i].state;
 8010b18:	7f3a      	ldrb	r2, [r7, #28]
 8010b1a:	4990      	ldr	r1, [pc, #576]	; (8010d5c <etharp_find_entry+0x278>)
 8010b1c:	4613      	mov	r3, r2
 8010b1e:	005b      	lsls	r3, r3, #1
 8010b20:	4413      	add	r3, r2
 8010b22:	00db      	lsls	r3, r3, #3
 8010b24:	440b      	add	r3, r1
 8010b26:	3314      	adds	r3, #20
 8010b28:	781b      	ldrb	r3, [r3, #0]
 8010b2a:	74fb      	strb	r3, [r7, #19]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 8010b2c:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8010b30:	2b0a      	cmp	r3, #10
 8010b32:	d105      	bne.n	8010b40 <etharp_find_entry+0x5c>
 8010b34:	7cfb      	ldrb	r3, [r7, #19]
 8010b36:	2b00      	cmp	r3, #0
 8010b38:	d102      	bne.n	8010b40 <etharp_find_entry+0x5c>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %"U16_F"\n", (u16_t)i));
      /* remember first empty entry */
      empty = i;
 8010b3a:	7f3b      	ldrb	r3, [r7, #28]
 8010b3c:	777b      	strb	r3, [r7, #29]
 8010b3e:	e07c      	b.n	8010c3a <etharp_find_entry+0x156>
    } else if (state != ETHARP_STATE_EMPTY) {
 8010b40:	7cfb      	ldrb	r3, [r7, #19]
 8010b42:	2b00      	cmp	r3, #0
 8010b44:	d079      	beq.n	8010c3a <etharp_find_entry+0x156>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 8010b46:	7cfb      	ldrb	r3, [r7, #19]
 8010b48:	2b01      	cmp	r3, #1
 8010b4a:	d009      	beq.n	8010b60 <etharp_find_entry+0x7c>
 8010b4c:	7cfb      	ldrb	r3, [r7, #19]
 8010b4e:	2b01      	cmp	r3, #1
 8010b50:	d806      	bhi.n	8010b60 <etharp_find_entry+0x7c>
 8010b52:	4b83      	ldr	r3, [pc, #524]	; (8010d60 <etharp_find_entry+0x27c>)
 8010b54:	f44f 7293 	mov.w	r2, #294	; 0x126
 8010b58:	4982      	ldr	r1, [pc, #520]	; (8010d64 <etharp_find_entry+0x280>)
 8010b5a:	4883      	ldr	r0, [pc, #524]	; (8010d68 <etharp_find_entry+0x284>)
 8010b5c:	f003 fda2 	bl	80146a4 <iprintf>
        state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 8010b60:	68fb      	ldr	r3, [r7, #12]
 8010b62:	2b00      	cmp	r3, #0
 8010b64:	d00f      	beq.n	8010b86 <etharp_find_entry+0xa2>
 8010b66:	68fb      	ldr	r3, [r7, #12]
 8010b68:	6819      	ldr	r1, [r3, #0]
 8010b6a:	7f3a      	ldrb	r2, [r7, #28]
 8010b6c:	487b      	ldr	r0, [pc, #492]	; (8010d5c <etharp_find_entry+0x278>)
 8010b6e:	4613      	mov	r3, r2
 8010b70:	005b      	lsls	r3, r3, #1
 8010b72:	4413      	add	r3, r2
 8010b74:	00db      	lsls	r3, r3, #3
 8010b76:	4403      	add	r3, r0
 8010b78:	3304      	adds	r3, #4
 8010b7a:	681b      	ldr	r3, [r3, #0]
 8010b7c:	4299      	cmp	r1, r3
 8010b7e:	d102      	bne.n	8010b86 <etharp_find_entry+0xa2>
          && ((netif == NULL) || (netif == arp_table[i].netif))
#endif /* ETHARP_TABLE_MATCH_NETIF */
        ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %"U16_F"\n", (u16_t)i));
        /* found exact IP address match, simply bail out */
        return i;
 8010b80:	f997 301c 	ldrsb.w	r3, [r7, #28]
 8010b84:	e0e5      	b.n	8010d52 <etharp_find_entry+0x26e>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 8010b86:	7cfb      	ldrb	r3, [r7, #19]
 8010b88:	2b01      	cmp	r3, #1
 8010b8a:	d13b      	bne.n	8010c04 <etharp_find_entry+0x120>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 8010b8c:	7f3a      	ldrb	r2, [r7, #28]
 8010b8e:	4973      	ldr	r1, [pc, #460]	; (8010d5c <etharp_find_entry+0x278>)
 8010b90:	4613      	mov	r3, r2
 8010b92:	005b      	lsls	r3, r3, #1
 8010b94:	4413      	add	r3, r2
 8010b96:	00db      	lsls	r3, r3, #3
 8010b98:	440b      	add	r3, r1
 8010b9a:	681b      	ldr	r3, [r3, #0]
 8010b9c:	2b00      	cmp	r3, #0
 8010b9e:	d018      	beq.n	8010bd2 <etharp_find_entry+0xee>
          if (arp_table[i].ctime >= age_queue) {
 8010ba0:	7f3a      	ldrb	r2, [r7, #28]
 8010ba2:	496e      	ldr	r1, [pc, #440]	; (8010d5c <etharp_find_entry+0x278>)
 8010ba4:	4613      	mov	r3, r2
 8010ba6:	005b      	lsls	r3, r3, #1
 8010ba8:	4413      	add	r3, r2
 8010baa:	00db      	lsls	r3, r3, #3
 8010bac:	440b      	add	r3, r1
 8010bae:	3312      	adds	r3, #18
 8010bb0:	881b      	ldrh	r3, [r3, #0]
 8010bb2:	8b3a      	ldrh	r2, [r7, #24]
 8010bb4:	429a      	cmp	r2, r3
 8010bb6:	d840      	bhi.n	8010c3a <etharp_find_entry+0x156>
            old_queue = i;
 8010bb8:	7f3b      	ldrb	r3, [r7, #28]
 8010bba:	76fb      	strb	r3, [r7, #27]
            age_queue = arp_table[i].ctime;
 8010bbc:	7f3a      	ldrb	r2, [r7, #28]
 8010bbe:	4967      	ldr	r1, [pc, #412]	; (8010d5c <etharp_find_entry+0x278>)
 8010bc0:	4613      	mov	r3, r2
 8010bc2:	005b      	lsls	r3, r3, #1
 8010bc4:	4413      	add	r3, r2
 8010bc6:	00db      	lsls	r3, r3, #3
 8010bc8:	440b      	add	r3, r1
 8010bca:	3312      	adds	r3, #18
 8010bcc:	881b      	ldrh	r3, [r3, #0]
 8010bce:	833b      	strh	r3, [r7, #24]
 8010bd0:	e033      	b.n	8010c3a <etharp_find_entry+0x156>
          }
        } else
        /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 8010bd2:	7f3a      	ldrb	r2, [r7, #28]
 8010bd4:	4961      	ldr	r1, [pc, #388]	; (8010d5c <etharp_find_entry+0x278>)
 8010bd6:	4613      	mov	r3, r2
 8010bd8:	005b      	lsls	r3, r3, #1
 8010bda:	4413      	add	r3, r2
 8010bdc:	00db      	lsls	r3, r3, #3
 8010bde:	440b      	add	r3, r1
 8010be0:	3312      	adds	r3, #18
 8010be2:	881b      	ldrh	r3, [r3, #0]
 8010be4:	8afa      	ldrh	r2, [r7, #22]
 8010be6:	429a      	cmp	r2, r3
 8010be8:	d827      	bhi.n	8010c3a <etharp_find_entry+0x156>
            old_pending = i;
 8010bea:	7f3b      	ldrb	r3, [r7, #28]
 8010bec:	77fb      	strb	r3, [r7, #31]
            age_pending = arp_table[i].ctime;
 8010bee:	7f3a      	ldrb	r2, [r7, #28]
 8010bf0:	495a      	ldr	r1, [pc, #360]	; (8010d5c <etharp_find_entry+0x278>)
 8010bf2:	4613      	mov	r3, r2
 8010bf4:	005b      	lsls	r3, r3, #1
 8010bf6:	4413      	add	r3, r2
 8010bf8:	00db      	lsls	r3, r3, #3
 8010bfa:	440b      	add	r3, r1
 8010bfc:	3312      	adds	r3, #18
 8010bfe:	881b      	ldrh	r3, [r3, #0]
 8010c00:	82fb      	strh	r3, [r7, #22]
 8010c02:	e01a      	b.n	8010c3a <etharp_find_entry+0x156>
          }
        }
      /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 8010c04:	7cfb      	ldrb	r3, [r7, #19]
 8010c06:	2b01      	cmp	r3, #1
 8010c08:	d917      	bls.n	8010c3a <etharp_find_entry+0x156>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 8010c0a:	7f3a      	ldrb	r2, [r7, #28]
 8010c0c:	4953      	ldr	r1, [pc, #332]	; (8010d5c <etharp_find_entry+0x278>)
 8010c0e:	4613      	mov	r3, r2
 8010c10:	005b      	lsls	r3, r3, #1
 8010c12:	4413      	add	r3, r2
 8010c14:	00db      	lsls	r3, r3, #3
 8010c16:	440b      	add	r3, r1
 8010c18:	3312      	adds	r3, #18
 8010c1a:	881b      	ldrh	r3, [r3, #0]
 8010c1c:	8aba      	ldrh	r2, [r7, #20]
 8010c1e:	429a      	cmp	r2, r3
 8010c20:	d80b      	bhi.n	8010c3a <etharp_find_entry+0x156>
            old_stable = i;
 8010c22:	7f3b      	ldrb	r3, [r7, #28]
 8010c24:	77bb      	strb	r3, [r7, #30]
            age_stable = arp_table[i].ctime;
 8010c26:	7f3a      	ldrb	r2, [r7, #28]
 8010c28:	494c      	ldr	r1, [pc, #304]	; (8010d5c <etharp_find_entry+0x278>)
 8010c2a:	4613      	mov	r3, r2
 8010c2c:	005b      	lsls	r3, r3, #1
 8010c2e:	4413      	add	r3, r2
 8010c30:	00db      	lsls	r3, r3, #3
 8010c32:	440b      	add	r3, r1
 8010c34:	3312      	adds	r3, #18
 8010c36:	881b      	ldrh	r3, [r3, #0]
 8010c38:	82bb      	strh	r3, [r7, #20]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8010c3a:	7f3b      	ldrb	r3, [r7, #28]
 8010c3c:	3301      	adds	r3, #1
 8010c3e:	773b      	strb	r3, [r7, #28]
 8010c40:	7f3b      	ldrb	r3, [r7, #28]
 8010c42:	2b09      	cmp	r3, #9
 8010c44:	f67f af68 	bls.w	8010b18 <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 8010c48:	7afb      	ldrb	r3, [r7, #11]
 8010c4a:	f003 0302 	and.w	r3, r3, #2
 8010c4e:	2b00      	cmp	r3, #0
 8010c50:	d108      	bne.n	8010c64 <etharp_find_entry+0x180>
 8010c52:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8010c56:	2b0a      	cmp	r3, #10
 8010c58:	d107      	bne.n	8010c6a <etharp_find_entry+0x186>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 8010c5a:	7afb      	ldrb	r3, [r7, #11]
 8010c5c:	f003 0301 	and.w	r3, r3, #1
 8010c60:	2b00      	cmp	r3, #0
 8010c62:	d102      	bne.n	8010c6a <etharp_find_entry+0x186>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s8_t)ERR_MEM;
 8010c64:	f04f 33ff 	mov.w	r3, #4294967295
 8010c68:	e073      	b.n	8010d52 <etharp_find_entry+0x26e>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 8010c6a:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8010c6e:	2b09      	cmp	r3, #9
 8010c70:	dc02      	bgt.n	8010c78 <etharp_find_entry+0x194>
    i = empty;
 8010c72:	7f7b      	ldrb	r3, [r7, #29]
 8010c74:	773b      	strb	r3, [r7, #28]
 8010c76:	e036      	b.n	8010ce6 <etharp_find_entry+0x202>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %"U16_F"\n", (u16_t)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 8010c78:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8010c7c:	2b09      	cmp	r3, #9
 8010c7e:	dc13      	bgt.n	8010ca8 <etharp_find_entry+0x1c4>
      /* recycle oldest stable*/
      i = old_stable;
 8010c80:	7fbb      	ldrb	r3, [r7, #30]
 8010c82:	773b      	strb	r3, [r7, #28]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %"U16_F"\n", (u16_t)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 8010c84:	7f3a      	ldrb	r2, [r7, #28]
 8010c86:	4935      	ldr	r1, [pc, #212]	; (8010d5c <etharp_find_entry+0x278>)
 8010c88:	4613      	mov	r3, r2
 8010c8a:	005b      	lsls	r3, r3, #1
 8010c8c:	4413      	add	r3, r2
 8010c8e:	00db      	lsls	r3, r3, #3
 8010c90:	440b      	add	r3, r1
 8010c92:	681b      	ldr	r3, [r3, #0]
 8010c94:	2b00      	cmp	r3, #0
 8010c96:	d018      	beq.n	8010cca <etharp_find_entry+0x1e6>
 8010c98:	4b31      	ldr	r3, [pc, #196]	; (8010d60 <etharp_find_entry+0x27c>)
 8010c9a:	f240 126f 	movw	r2, #367	; 0x16f
 8010c9e:	4933      	ldr	r1, [pc, #204]	; (8010d6c <etharp_find_entry+0x288>)
 8010ca0:	4831      	ldr	r0, [pc, #196]	; (8010d68 <etharp_find_entry+0x284>)
 8010ca2:	f003 fcff 	bl	80146a4 <iprintf>
 8010ca6:	e010      	b.n	8010cca <etharp_find_entry+0x1e6>
    /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 8010ca8:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8010cac:	2b09      	cmp	r3, #9
 8010cae:	dc02      	bgt.n	8010cb6 <etharp_find_entry+0x1d2>
      /* recycle oldest pending */
      i = old_pending;
 8010cb0:	7ffb      	ldrb	r3, [r7, #31]
 8010cb2:	773b      	strb	r3, [r7, #28]
 8010cb4:	e009      	b.n	8010cca <etharp_find_entry+0x1e6>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %"U16_F" (without queue)\n", (u16_t)i));
    /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 8010cb6:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8010cba:	2b09      	cmp	r3, #9
 8010cbc:	dc02      	bgt.n	8010cc4 <etharp_find_entry+0x1e0>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 8010cbe:	7efb      	ldrb	r3, [r7, #27]
 8010cc0:	773b      	strb	r3, [r7, #28]
 8010cc2:	e002      	b.n	8010cca <etharp_find_entry+0x1e6>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %"U16_F", freeing packet queue %p\n", (u16_t)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s8_t)ERR_MEM;
 8010cc4:	f04f 33ff 	mov.w	r3, #4294967295
 8010cc8:	e043      	b.n	8010d52 <etharp_find_entry+0x26e>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8010cca:	7f3b      	ldrb	r3, [r7, #28]
 8010ccc:	2b09      	cmp	r3, #9
 8010cce:	d906      	bls.n	8010cde <etharp_find_entry+0x1fa>
 8010cd0:	4b23      	ldr	r3, [pc, #140]	; (8010d60 <etharp_find_entry+0x27c>)
 8010cd2:	f240 1281 	movw	r2, #385	; 0x181
 8010cd6:	4926      	ldr	r1, [pc, #152]	; (8010d70 <etharp_find_entry+0x28c>)
 8010cd8:	4823      	ldr	r0, [pc, #140]	; (8010d68 <etharp_find_entry+0x284>)
 8010cda:	f003 fce3 	bl	80146a4 <iprintf>
    etharp_free_entry(i);
 8010cde:	7f3b      	ldrb	r3, [r7, #28]
 8010ce0:	4618      	mov	r0, r3
 8010ce2:	f7ff fe25 	bl	8010930 <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8010ce6:	7f3b      	ldrb	r3, [r7, #28]
 8010ce8:	2b09      	cmp	r3, #9
 8010cea:	d906      	bls.n	8010cfa <etharp_find_entry+0x216>
 8010cec:	4b1c      	ldr	r3, [pc, #112]	; (8010d60 <etharp_find_entry+0x27c>)
 8010cee:	f240 1285 	movw	r2, #389	; 0x185
 8010cf2:	491f      	ldr	r1, [pc, #124]	; (8010d70 <etharp_find_entry+0x28c>)
 8010cf4:	481c      	ldr	r0, [pc, #112]	; (8010d68 <etharp_find_entry+0x284>)
 8010cf6:	f003 fcd5 	bl	80146a4 <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 8010cfa:	7f3a      	ldrb	r2, [r7, #28]
 8010cfc:	4917      	ldr	r1, [pc, #92]	; (8010d5c <etharp_find_entry+0x278>)
 8010cfe:	4613      	mov	r3, r2
 8010d00:	005b      	lsls	r3, r3, #1
 8010d02:	4413      	add	r3, r2
 8010d04:	00db      	lsls	r3, r3, #3
 8010d06:	440b      	add	r3, r1
 8010d08:	3314      	adds	r3, #20
 8010d0a:	781b      	ldrb	r3, [r3, #0]
 8010d0c:	2b00      	cmp	r3, #0
 8010d0e:	d006      	beq.n	8010d1e <etharp_find_entry+0x23a>
 8010d10:	4b13      	ldr	r3, [pc, #76]	; (8010d60 <etharp_find_entry+0x27c>)
 8010d12:	f240 1287 	movw	r2, #391	; 0x187
 8010d16:	4917      	ldr	r1, [pc, #92]	; (8010d74 <etharp_find_entry+0x290>)
 8010d18:	4813      	ldr	r0, [pc, #76]	; (8010d68 <etharp_find_entry+0x284>)
 8010d1a:	f003 fcc3 	bl	80146a4 <iprintf>
    arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 8010d1e:	68fb      	ldr	r3, [r7, #12]
 8010d20:	2b00      	cmp	r3, #0
 8010d22:	d00a      	beq.n	8010d3a <etharp_find_entry+0x256>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 8010d24:	7f3a      	ldrb	r2, [r7, #28]
 8010d26:	68fb      	ldr	r3, [r7, #12]
 8010d28:	6819      	ldr	r1, [r3, #0]
 8010d2a:	480c      	ldr	r0, [pc, #48]	; (8010d5c <etharp_find_entry+0x278>)
 8010d2c:	4613      	mov	r3, r2
 8010d2e:	005b      	lsls	r3, r3, #1
 8010d30:	4413      	add	r3, r2
 8010d32:	00db      	lsls	r3, r3, #3
 8010d34:	4403      	add	r3, r0
 8010d36:	3304      	adds	r3, #4
 8010d38:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 8010d3a:	7f3a      	ldrb	r2, [r7, #28]
 8010d3c:	4907      	ldr	r1, [pc, #28]	; (8010d5c <etharp_find_entry+0x278>)
 8010d3e:	4613      	mov	r3, r2
 8010d40:	005b      	lsls	r3, r3, #1
 8010d42:	4413      	add	r3, r2
 8010d44:	00db      	lsls	r3, r3, #3
 8010d46:	440b      	add	r3, r1
 8010d48:	3312      	adds	r3, #18
 8010d4a:	2200      	movs	r2, #0
 8010d4c:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
#endif /* ETHARP_TABLE_MATCH_NETIF*/
  return (err_t)i;
 8010d4e:	f997 301c 	ldrsb.w	r3, [r7, #28]
}
 8010d52:	4618      	mov	r0, r3
 8010d54:	3720      	adds	r7, #32
 8010d56:	46bd      	mov	sp, r7
 8010d58:	bd80      	pop	{r7, pc}
 8010d5a:	bf00      	nop
 8010d5c:	200004a8 	.word	0x200004a8
 8010d60:	080171b4 	.word	0x080171b4
 8010d64:	080171ec 	.word	0x080171ec
 8010d68:	0801722c 	.word	0x0801722c
 8010d6c:	08017254 	.word	0x08017254
 8010d70:	0801726c 	.word	0x0801726c
 8010d74:	08017280 	.word	0x08017280

08010d78 <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 8010d78:	b580      	push	{r7, lr}
 8010d7a:	b088      	sub	sp, #32
 8010d7c:	af02      	add	r7, sp, #8
 8010d7e:	60f8      	str	r0, [r7, #12]
 8010d80:	60b9      	str	r1, [r7, #8]
 8010d82:	607a      	str	r2, [r7, #4]
 8010d84:	70fb      	strb	r3, [r7, #3]
  s8_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 8010d86:	68fb      	ldr	r3, [r7, #12]
 8010d88:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8010d8c:	2b06      	cmp	r3, #6
 8010d8e:	d006      	beq.n	8010d9e <etharp_update_arp_entry+0x26>
 8010d90:	4b48      	ldr	r3, [pc, #288]	; (8010eb4 <etharp_update_arp_entry+0x13c>)
 8010d92:	f240 12ab 	movw	r2, #427	; 0x1ab
 8010d96:	4948      	ldr	r1, [pc, #288]	; (8010eb8 <etharp_update_arp_entry+0x140>)
 8010d98:	4848      	ldr	r0, [pc, #288]	; (8010ebc <etharp_update_arp_entry+0x144>)
 8010d9a:	f003 fc83 	bl	80146a4 <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
    ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
    (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
    (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 8010d9e:	68bb      	ldr	r3, [r7, #8]
 8010da0:	2b00      	cmp	r3, #0
 8010da2:	d012      	beq.n	8010dca <etharp_update_arp_entry+0x52>
 8010da4:	68bb      	ldr	r3, [r7, #8]
 8010da6:	681b      	ldr	r3, [r3, #0]
 8010da8:	2b00      	cmp	r3, #0
 8010daa:	d00e      	beq.n	8010dca <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8010dac:	68bb      	ldr	r3, [r7, #8]
 8010dae:	681b      	ldr	r3, [r3, #0]
 8010db0:	68f9      	ldr	r1, [r7, #12]
 8010db2:	4618      	mov	r0, r3
 8010db4:	f001 f8d2 	bl	8011f5c <ip4_addr_isbroadcast_u32>
 8010db8:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 8010dba:	2b00      	cmp	r3, #0
 8010dbc:	d105      	bne.n	8010dca <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 8010dbe:	68bb      	ldr	r3, [r7, #8]
 8010dc0:	681b      	ldr	r3, [r3, #0]
 8010dc2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8010dc6:	2be0      	cmp	r3, #224	; 0xe0
 8010dc8:	d102      	bne.n	8010dd0 <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 8010dca:	f06f 030f 	mvn.w	r3, #15
 8010dce:	e06c      	b.n	8010eaa <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 8010dd0:	78fb      	ldrb	r3, [r7, #3]
 8010dd2:	68fa      	ldr	r2, [r7, #12]
 8010dd4:	4619      	mov	r1, r3
 8010dd6:	68b8      	ldr	r0, [r7, #8]
 8010dd8:	f7ff fe84 	bl	8010ae4 <etharp_find_entry>
 8010ddc:	4603      	mov	r3, r0
 8010dde:	75fb      	strb	r3, [r7, #23]
  /* bail out if no entry could be found */
  if (i < 0) {
 8010de0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8010de4:	2b00      	cmp	r3, #0
 8010de6:	da02      	bge.n	8010dee <etharp_update_arp_entry+0x76>
    return (err_t)i;
 8010de8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8010dec:	e05d      	b.n	8010eaa <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 8010dee:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8010df2:	4933      	ldr	r1, [pc, #204]	; (8010ec0 <etharp_update_arp_entry+0x148>)
 8010df4:	4613      	mov	r3, r2
 8010df6:	005b      	lsls	r3, r3, #1
 8010df8:	4413      	add	r3, r2
 8010dfa:	00db      	lsls	r3, r3, #3
 8010dfc:	440b      	add	r3, r1
 8010dfe:	3314      	adds	r3, #20
 8010e00:	2202      	movs	r2, #2
 8010e02:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 8010e04:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8010e08:	492d      	ldr	r1, [pc, #180]	; (8010ec0 <etharp_update_arp_entry+0x148>)
 8010e0a:	4613      	mov	r3, r2
 8010e0c:	005b      	lsls	r3, r3, #1
 8010e0e:	4413      	add	r3, r2
 8010e10:	00db      	lsls	r3, r3, #3
 8010e12:	440b      	add	r3, r1
 8010e14:	3308      	adds	r3, #8
 8010e16:	68fa      	ldr	r2, [r7, #12]
 8010e18:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", (s16_t)i));
  /* update address */
  ETHADDR32_COPY(&arp_table[i].ethaddr, ethaddr);
 8010e1a:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8010e1e:	4613      	mov	r3, r2
 8010e20:	005b      	lsls	r3, r3, #1
 8010e22:	4413      	add	r3, r2
 8010e24:	00db      	lsls	r3, r3, #3
 8010e26:	3308      	adds	r3, #8
 8010e28:	4a25      	ldr	r2, [pc, #148]	; (8010ec0 <etharp_update_arp_entry+0x148>)
 8010e2a:	4413      	add	r3, r2
 8010e2c:	3304      	adds	r3, #4
 8010e2e:	2206      	movs	r2, #6
 8010e30:	6879      	ldr	r1, [r7, #4]
 8010e32:	4618      	mov	r0, r3
 8010e34:	f002 ff2d 	bl	8013c92 <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 8010e38:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8010e3c:	4920      	ldr	r1, [pc, #128]	; (8010ec0 <etharp_update_arp_entry+0x148>)
 8010e3e:	4613      	mov	r3, r2
 8010e40:	005b      	lsls	r3, r3, #1
 8010e42:	4413      	add	r3, r2
 8010e44:	00db      	lsls	r3, r3, #3
 8010e46:	440b      	add	r3, r1
 8010e48:	3312      	adds	r3, #18
 8010e4a:	2200      	movs	r2, #0
 8010e4c:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 8010e4e:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8010e52:	491b      	ldr	r1, [pc, #108]	; (8010ec0 <etharp_update_arp_entry+0x148>)
 8010e54:	4613      	mov	r3, r2
 8010e56:	005b      	lsls	r3, r3, #1
 8010e58:	4413      	add	r3, r2
 8010e5a:	00db      	lsls	r3, r3, #3
 8010e5c:	440b      	add	r3, r1
 8010e5e:	681b      	ldr	r3, [r3, #0]
 8010e60:	2b00      	cmp	r3, #0
 8010e62:	d021      	beq.n	8010ea8 <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 8010e64:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8010e68:	4915      	ldr	r1, [pc, #84]	; (8010ec0 <etharp_update_arp_entry+0x148>)
 8010e6a:	4613      	mov	r3, r2
 8010e6c:	005b      	lsls	r3, r3, #1
 8010e6e:	4413      	add	r3, r2
 8010e70:	00db      	lsls	r3, r3, #3
 8010e72:	440b      	add	r3, r1
 8010e74:	681b      	ldr	r3, [r3, #0]
 8010e76:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 8010e78:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8010e7c:	4910      	ldr	r1, [pc, #64]	; (8010ec0 <etharp_update_arp_entry+0x148>)
 8010e7e:	4613      	mov	r3, r2
 8010e80:	005b      	lsls	r3, r3, #1
 8010e82:	4413      	add	r3, r2
 8010e84:	00db      	lsls	r3, r3, #3
 8010e86:	440b      	add	r3, r1
 8010e88:	2200      	movs	r2, #0
 8010e8a:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr*)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 8010e8c:	68fb      	ldr	r3, [r7, #12]
 8010e8e:	f103 0229 	add.w	r2, r3, #41	; 0x29
 8010e92:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8010e96:	9300      	str	r3, [sp, #0]
 8010e98:	687b      	ldr	r3, [r7, #4]
 8010e9a:	6939      	ldr	r1, [r7, #16]
 8010e9c:	68f8      	ldr	r0, [r7, #12]
 8010e9e:	f001 fefd 	bl	8012c9c <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 8010ea2:	6938      	ldr	r0, [r7, #16]
 8010ea4:	f7ff f920 	bl	80100e8 <pbuf_free>
  }
  return ERR_OK;
 8010ea8:	2300      	movs	r3, #0
}
 8010eaa:	4618      	mov	r0, r3
 8010eac:	3718      	adds	r7, #24
 8010eae:	46bd      	mov	sp, r7
 8010eb0:	bd80      	pop	{r7, pc}
 8010eb2:	bf00      	nop
 8010eb4:	080171b4 	.word	0x080171b4
 8010eb8:	080172ac 	.word	0x080172ac
 8010ebc:	0801722c 	.word	0x0801722c
 8010ec0:	200004a8 	.word	0x200004a8

08010ec4 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 8010ec4:	b580      	push	{r7, lr}
 8010ec6:	b084      	sub	sp, #16
 8010ec8:	af00      	add	r7, sp, #0
 8010eca:	6078      	str	r0, [r7, #4]
  u8_t i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8010ecc:	2300      	movs	r3, #0
 8010ece:	73fb      	strb	r3, [r7, #15]
 8010ed0:	e01f      	b.n	8010f12 <etharp_cleanup_netif+0x4e>
    u8_t state = arp_table[i].state;
 8010ed2:	7bfa      	ldrb	r2, [r7, #15]
 8010ed4:	4912      	ldr	r1, [pc, #72]	; (8010f20 <etharp_cleanup_netif+0x5c>)
 8010ed6:	4613      	mov	r3, r2
 8010ed8:	005b      	lsls	r3, r3, #1
 8010eda:	4413      	add	r3, r2
 8010edc:	00db      	lsls	r3, r3, #3
 8010ede:	440b      	add	r3, r1
 8010ee0:	3314      	adds	r3, #20
 8010ee2:	781b      	ldrb	r3, [r3, #0]
 8010ee4:	73bb      	strb	r3, [r7, #14]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 8010ee6:	7bbb      	ldrb	r3, [r7, #14]
 8010ee8:	2b00      	cmp	r3, #0
 8010eea:	d00f      	beq.n	8010f0c <etharp_cleanup_netif+0x48>
 8010eec:	7bfa      	ldrb	r2, [r7, #15]
 8010eee:	490c      	ldr	r1, [pc, #48]	; (8010f20 <etharp_cleanup_netif+0x5c>)
 8010ef0:	4613      	mov	r3, r2
 8010ef2:	005b      	lsls	r3, r3, #1
 8010ef4:	4413      	add	r3, r2
 8010ef6:	00db      	lsls	r3, r3, #3
 8010ef8:	440b      	add	r3, r1
 8010efa:	3308      	adds	r3, #8
 8010efc:	681b      	ldr	r3, [r3, #0]
 8010efe:	687a      	ldr	r2, [r7, #4]
 8010f00:	429a      	cmp	r2, r3
 8010f02:	d103      	bne.n	8010f0c <etharp_cleanup_netif+0x48>
      etharp_free_entry(i);
 8010f04:	7bfb      	ldrb	r3, [r7, #15]
 8010f06:	4618      	mov	r0, r3
 8010f08:	f7ff fd12 	bl	8010930 <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8010f0c:	7bfb      	ldrb	r3, [r7, #15]
 8010f0e:	3301      	adds	r3, #1
 8010f10:	73fb      	strb	r3, [r7, #15]
 8010f12:	7bfb      	ldrb	r3, [r7, #15]
 8010f14:	2b09      	cmp	r3, #9
 8010f16:	d9dc      	bls.n	8010ed2 <etharp_cleanup_netif+0xe>
    }
  }
}
 8010f18:	bf00      	nop
 8010f1a:	3710      	adds	r7, #16
 8010f1c:	46bd      	mov	sp, r7
 8010f1e:	bd80      	pop	{r7, pc}
 8010f20:	200004a8 	.word	0x200004a8

08010f24 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 8010f24:	b5b0      	push	{r4, r5, r7, lr}
 8010f26:	b08a      	sub	sp, #40	; 0x28
 8010f28:	af04      	add	r7, sp, #16
 8010f2a:	6078      	str	r0, [r7, #4]
 8010f2c:	6039      	str	r1, [r7, #0]
  struct etharp_hdr *hdr;
  /* these are aligned properly, whereas the ARP header fields might not be */
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 8010f2e:	683b      	ldr	r3, [r7, #0]
 8010f30:	2b00      	cmp	r3, #0
 8010f32:	d107      	bne.n	8010f44 <etharp_input+0x20>
 8010f34:	4b3d      	ldr	r3, [pc, #244]	; (801102c <etharp_input+0x108>)
 8010f36:	f44f 7222 	mov.w	r2, #648	; 0x288
 8010f3a:	493d      	ldr	r1, [pc, #244]	; (8011030 <etharp_input+0x10c>)
 8010f3c:	483d      	ldr	r0, [pc, #244]	; (8011034 <etharp_input+0x110>)
 8010f3e:	f003 fbb1 	bl	80146a4 <iprintf>
 8010f42:	e06f      	b.n	8011024 <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 8010f44:	687b      	ldr	r3, [r7, #4]
 8010f46:	685b      	ldr	r3, [r3, #4]
 8010f48:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(HWTYPE_ETHERNET)) ||
 8010f4a:	693b      	ldr	r3, [r7, #16]
 8010f4c:	881b      	ldrh	r3, [r3, #0]
 8010f4e:	b29b      	uxth	r3, r3
 8010f50:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8010f54:	d10c      	bne.n	8010f70 <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8010f56:	693b      	ldr	r3, [r7, #16]
 8010f58:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(HWTYPE_ETHERNET)) ||
 8010f5a:	2b06      	cmp	r3, #6
 8010f5c:	d108      	bne.n	8010f70 <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8010f5e:	693b      	ldr	r3, [r7, #16]
 8010f60:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8010f62:	2b04      	cmp	r3, #4
 8010f64:	d104      	bne.n	8010f70 <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 8010f66:	693b      	ldr	r3, [r7, #16]
 8010f68:	885b      	ldrh	r3, [r3, #2]
 8010f6a:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8010f6c:	2b08      	cmp	r3, #8
 8010f6e:	d003      	beq.n	8010f78 <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
      ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
      hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 8010f70:	6878      	ldr	r0, [r7, #4]
 8010f72:	f7ff f8b9 	bl	80100e8 <pbuf_free>
    return;
 8010f76:	e055      	b.n	8011024 <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr2 to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR2_COPY(&sipaddr, &hdr->sipaddr);
 8010f78:	693b      	ldr	r3, [r7, #16]
 8010f7a:	330e      	adds	r3, #14
 8010f7c:	681b      	ldr	r3, [r3, #0]
 8010f7e:	60fb      	str	r3, [r7, #12]
  IPADDR2_COPY(&dipaddr, &hdr->dipaddr);
 8010f80:	693b      	ldr	r3, [r7, #16]
 8010f82:	3318      	adds	r3, #24
 8010f84:	681b      	ldr	r3, [r3, #0]
 8010f86:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8010f88:	683b      	ldr	r3, [r7, #0]
 8010f8a:	3304      	adds	r3, #4
 8010f8c:	681b      	ldr	r3, [r3, #0]
 8010f8e:	2b00      	cmp	r3, #0
 8010f90:	d102      	bne.n	8010f98 <etharp_input+0x74>
    for_us = 0;
 8010f92:	2300      	movs	r3, #0
 8010f94:	75fb      	strb	r3, [r7, #23]
 8010f96:	e009      	b.n	8010fac <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 8010f98:	68ba      	ldr	r2, [r7, #8]
 8010f9a:	683b      	ldr	r3, [r7, #0]
 8010f9c:	3304      	adds	r3, #4
 8010f9e:	681b      	ldr	r3, [r3, #0]
 8010fa0:	429a      	cmp	r2, r3
 8010fa2:	bf0c      	ite	eq
 8010fa4:	2301      	moveq	r3, #1
 8010fa6:	2300      	movne	r3, #0
 8010fa8:	b2db      	uxtb	r3, r3
 8010faa:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 8010fac:	693b      	ldr	r3, [r7, #16]
 8010fae:	f103 0208 	add.w	r2, r3, #8
 8010fb2:	7dfb      	ldrb	r3, [r7, #23]
 8010fb4:	2b00      	cmp	r3, #0
 8010fb6:	d001      	beq.n	8010fbc <etharp_input+0x98>
 8010fb8:	2301      	movs	r3, #1
 8010fba:	e000      	b.n	8010fbe <etharp_input+0x9a>
 8010fbc:	2302      	movs	r3, #2
 8010fbe:	f107 010c 	add.w	r1, r7, #12
 8010fc2:	6838      	ldr	r0, [r7, #0]
 8010fc4:	f7ff fed8 	bl	8010d78 <etharp_update_arp_entry>
                   for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 8010fc8:	693b      	ldr	r3, [r7, #16]
 8010fca:	88db      	ldrh	r3, [r3, #6]
 8010fcc:	b29b      	uxth	r3, r3
 8010fce:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8010fd2:	d003      	beq.n	8010fdc <etharp_input+0xb8>
 8010fd4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8010fd8:	d01e      	beq.n	8011018 <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
    break;
  default:
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
    ETHARP_STATS_INC(etharp.err);
    break;
 8010fda:	e020      	b.n	801101e <etharp_input+0xfa>
    if (for_us) {
 8010fdc:	7dfb      	ldrb	r3, [r7, #23]
 8010fde:	2b00      	cmp	r3, #0
 8010fe0:	d01c      	beq.n	801101c <etharp_input+0xf8>
                 (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 8010fe2:	683b      	ldr	r3, [r7, #0]
 8010fe4:	f103 0029 	add.w	r0, r3, #41	; 0x29
 8010fe8:	693b      	ldr	r3, [r7, #16]
 8010fea:	f103 0408 	add.w	r4, r3, #8
                 (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 8010fee:	683b      	ldr	r3, [r7, #0]
 8010ff0:	f103 0529 	add.w	r5, r3, #41	; 0x29
 8010ff4:	683b      	ldr	r3, [r7, #0]
 8010ff6:	3304      	adds	r3, #4
                 &hdr->shwaddr, &sipaddr,
 8010ff8:	693a      	ldr	r2, [r7, #16]
 8010ffa:	3208      	adds	r2, #8
      etharp_raw(netif,
 8010ffc:	2102      	movs	r1, #2
 8010ffe:	9103      	str	r1, [sp, #12]
 8011000:	f107 010c 	add.w	r1, r7, #12
 8011004:	9102      	str	r1, [sp, #8]
 8011006:	9201      	str	r2, [sp, #4]
 8011008:	9300      	str	r3, [sp, #0]
 801100a:	462b      	mov	r3, r5
 801100c:	4622      	mov	r2, r4
 801100e:	4601      	mov	r1, r0
 8011010:	6838      	ldr	r0, [r7, #0]
 8011012:	f000 fae3 	bl	80115dc <etharp_raw>
    break;
 8011016:	e001      	b.n	801101c <etharp_input+0xf8>
    break;
 8011018:	bf00      	nop
 801101a:	e000      	b.n	801101e <etharp_input+0xfa>
    break;
 801101c:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 801101e:	6878      	ldr	r0, [r7, #4]
 8011020:	f7ff f862 	bl	80100e8 <pbuf_free>
}
 8011024:	3718      	adds	r7, #24
 8011026:	46bd      	mov	sp, r7
 8011028:	bdb0      	pop	{r4, r5, r7, pc}
 801102a:	bf00      	nop
 801102c:	080171b4 	.word	0x080171b4
 8011030:	08017304 	.word	0x08017304
 8011034:	0801722c 	.word	0x0801722c

08011038 <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, u8_t arp_idx)
{
 8011038:	b580      	push	{r7, lr}
 801103a:	b086      	sub	sp, #24
 801103c:	af02      	add	r7, sp, #8
 801103e:	60f8      	str	r0, [r7, #12]
 8011040:	60b9      	str	r1, [r7, #8]
 8011042:	4613      	mov	r3, r2
 8011044:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 8011046:	79fa      	ldrb	r2, [r7, #7]
 8011048:	4944      	ldr	r1, [pc, #272]	; (801115c <etharp_output_to_arp_index+0x124>)
 801104a:	4613      	mov	r3, r2
 801104c:	005b      	lsls	r3, r3, #1
 801104e:	4413      	add	r3, r2
 8011050:	00db      	lsls	r3, r3, #3
 8011052:	440b      	add	r3, r1
 8011054:	3314      	adds	r3, #20
 8011056:	781b      	ldrb	r3, [r3, #0]
 8011058:	2b01      	cmp	r3, #1
 801105a:	d806      	bhi.n	801106a <etharp_output_to_arp_index+0x32>
 801105c:	4b40      	ldr	r3, [pc, #256]	; (8011160 <etharp_output_to_arp_index+0x128>)
 801105e:	f240 22ed 	movw	r2, #749	; 0x2ed
 8011062:	4940      	ldr	r1, [pc, #256]	; (8011164 <etharp_output_to_arp_index+0x12c>)
 8011064:	4840      	ldr	r0, [pc, #256]	; (8011168 <etharp_output_to_arp_index+0x130>)
 8011066:	f003 fb1d 	bl	80146a4 <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 801106a:	79fa      	ldrb	r2, [r7, #7]
 801106c:	493b      	ldr	r1, [pc, #236]	; (801115c <etharp_output_to_arp_index+0x124>)
 801106e:	4613      	mov	r3, r2
 8011070:	005b      	lsls	r3, r3, #1
 8011072:	4413      	add	r3, r2
 8011074:	00db      	lsls	r3, r3, #3
 8011076:	440b      	add	r3, r1
 8011078:	3314      	adds	r3, #20
 801107a:	781b      	ldrb	r3, [r3, #0]
 801107c:	2b02      	cmp	r3, #2
 801107e:	d153      	bne.n	8011128 <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 8011080:	79fa      	ldrb	r2, [r7, #7]
 8011082:	4936      	ldr	r1, [pc, #216]	; (801115c <etharp_output_to_arp_index+0x124>)
 8011084:	4613      	mov	r3, r2
 8011086:	005b      	lsls	r3, r3, #1
 8011088:	4413      	add	r3, r2
 801108a:	00db      	lsls	r3, r3, #3
 801108c:	440b      	add	r3, r1
 801108e:	3312      	adds	r3, #18
 8011090:	881b      	ldrh	r3, [r3, #0]
 8011092:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
 8011096:	d919      	bls.n	80110cc <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 8011098:	79fa      	ldrb	r2, [r7, #7]
 801109a:	4613      	mov	r3, r2
 801109c:	005b      	lsls	r3, r3, #1
 801109e:	4413      	add	r3, r2
 80110a0:	00db      	lsls	r3, r3, #3
 80110a2:	4a2e      	ldr	r2, [pc, #184]	; (801115c <etharp_output_to_arp_index+0x124>)
 80110a4:	4413      	add	r3, r2
 80110a6:	3304      	adds	r3, #4
 80110a8:	4619      	mov	r1, r3
 80110aa:	68f8      	ldr	r0, [r7, #12]
 80110ac:	f000 fb44 	bl	8011738 <etharp_request>
 80110b0:	4603      	mov	r3, r0
 80110b2:	2b00      	cmp	r3, #0
 80110b4:	d138      	bne.n	8011128 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 80110b6:	79fa      	ldrb	r2, [r7, #7]
 80110b8:	4928      	ldr	r1, [pc, #160]	; (801115c <etharp_output_to_arp_index+0x124>)
 80110ba:	4613      	mov	r3, r2
 80110bc:	005b      	lsls	r3, r3, #1
 80110be:	4413      	add	r3, r2
 80110c0:	00db      	lsls	r3, r3, #3
 80110c2:	440b      	add	r3, r1
 80110c4:	3314      	adds	r3, #20
 80110c6:	2203      	movs	r2, #3
 80110c8:	701a      	strb	r2, [r3, #0]
 80110ca:	e02d      	b.n	8011128 <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 80110cc:	79fa      	ldrb	r2, [r7, #7]
 80110ce:	4923      	ldr	r1, [pc, #140]	; (801115c <etharp_output_to_arp_index+0x124>)
 80110d0:	4613      	mov	r3, r2
 80110d2:	005b      	lsls	r3, r3, #1
 80110d4:	4413      	add	r3, r2
 80110d6:	00db      	lsls	r3, r3, #3
 80110d8:	440b      	add	r3, r1
 80110da:	3312      	adds	r3, #18
 80110dc:	881b      	ldrh	r3, [r3, #0]
 80110de:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 80110e2:	d321      	bcc.n	8011128 <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 80110e4:	79fa      	ldrb	r2, [r7, #7]
 80110e6:	4613      	mov	r3, r2
 80110e8:	005b      	lsls	r3, r3, #1
 80110ea:	4413      	add	r3, r2
 80110ec:	00db      	lsls	r3, r3, #3
 80110ee:	4a1b      	ldr	r2, [pc, #108]	; (801115c <etharp_output_to_arp_index+0x124>)
 80110f0:	4413      	add	r3, r2
 80110f2:	1d19      	adds	r1, r3, #4
 80110f4:	79fa      	ldrb	r2, [r7, #7]
 80110f6:	4613      	mov	r3, r2
 80110f8:	005b      	lsls	r3, r3, #1
 80110fa:	4413      	add	r3, r2
 80110fc:	00db      	lsls	r3, r3, #3
 80110fe:	3308      	adds	r3, #8
 8011100:	4a16      	ldr	r2, [pc, #88]	; (801115c <etharp_output_to_arp_index+0x124>)
 8011102:	4413      	add	r3, r2
 8011104:	3304      	adds	r3, #4
 8011106:	461a      	mov	r2, r3
 8011108:	68f8      	ldr	r0, [r7, #12]
 801110a:	f000 faf3 	bl	80116f4 <etharp_request_dst>
 801110e:	4603      	mov	r3, r0
 8011110:	2b00      	cmp	r3, #0
 8011112:	d109      	bne.n	8011128 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8011114:	79fa      	ldrb	r2, [r7, #7]
 8011116:	4911      	ldr	r1, [pc, #68]	; (801115c <etharp_output_to_arp_index+0x124>)
 8011118:	4613      	mov	r3, r2
 801111a:	005b      	lsls	r3, r3, #1
 801111c:	4413      	add	r3, r2
 801111e:	00db      	lsls	r3, r3, #3
 8011120:	440b      	add	r3, r1
 8011122:	3314      	adds	r3, #20
 8011124:	2203      	movs	r2, #3
 8011126:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr*)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 8011128:	68fb      	ldr	r3, [r7, #12]
 801112a:	f103 0129 	add.w	r1, r3, #41	; 0x29
 801112e:	79fa      	ldrb	r2, [r7, #7]
 8011130:	4613      	mov	r3, r2
 8011132:	005b      	lsls	r3, r3, #1
 8011134:	4413      	add	r3, r2
 8011136:	00db      	lsls	r3, r3, #3
 8011138:	3308      	adds	r3, #8
 801113a:	4a08      	ldr	r2, [pc, #32]	; (801115c <etharp_output_to_arp_index+0x124>)
 801113c:	4413      	add	r3, r2
 801113e:	1d1a      	adds	r2, r3, #4
 8011140:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8011144:	9300      	str	r3, [sp, #0]
 8011146:	4613      	mov	r3, r2
 8011148:	460a      	mov	r2, r1
 801114a:	68b9      	ldr	r1, [r7, #8]
 801114c:	68f8      	ldr	r0, [r7, #12]
 801114e:	f001 fda5 	bl	8012c9c <ethernet_output>
 8011152:	4603      	mov	r3, r0
}
 8011154:	4618      	mov	r0, r3
 8011156:	3710      	adds	r7, #16
 8011158:	46bd      	mov	sp, r7
 801115a:	bd80      	pop	{r7, pc}
 801115c:	200004a8 	.word	0x200004a8
 8011160:	080171b4 	.word	0x080171b4
 8011164:	08017324 	.word	0x08017324
 8011168:	0801722c 	.word	0x0801722c

0801116c <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 801116c:	b580      	push	{r7, lr}
 801116e:	b08a      	sub	sp, #40	; 0x28
 8011170:	af02      	add	r7, sp, #8
 8011172:	60f8      	str	r0, [r7, #12]
 8011174:	60b9      	str	r1, [r7, #8]
 8011176:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 8011178:	687b      	ldr	r3, [r7, #4]
 801117a:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT("netif != NULL", netif != NULL);
 801117c:	68fb      	ldr	r3, [r7, #12]
 801117e:	2b00      	cmp	r3, #0
 8011180:	d106      	bne.n	8011190 <etharp_output+0x24>
 8011182:	4b69      	ldr	r3, [pc, #420]	; (8011328 <etharp_output+0x1bc>)
 8011184:	f240 321b 	movw	r2, #795	; 0x31b
 8011188:	4968      	ldr	r1, [pc, #416]	; (801132c <etharp_output+0x1c0>)
 801118a:	4869      	ldr	r0, [pc, #420]	; (8011330 <etharp_output+0x1c4>)
 801118c:	f003 fa8a 	bl	80146a4 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 8011190:	68bb      	ldr	r3, [r7, #8]
 8011192:	2b00      	cmp	r3, #0
 8011194:	d106      	bne.n	80111a4 <etharp_output+0x38>
 8011196:	4b64      	ldr	r3, [pc, #400]	; (8011328 <etharp_output+0x1bc>)
 8011198:	f44f 7247 	mov.w	r2, #796	; 0x31c
 801119c:	4965      	ldr	r1, [pc, #404]	; (8011334 <etharp_output+0x1c8>)
 801119e:	4864      	ldr	r0, [pc, #400]	; (8011330 <etharp_output+0x1c4>)
 80111a0:	f003 fa80 	bl	80146a4 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 80111a4:	687b      	ldr	r3, [r7, #4]
 80111a6:	2b00      	cmp	r3, #0
 80111a8:	d106      	bne.n	80111b8 <etharp_output+0x4c>
 80111aa:	4b5f      	ldr	r3, [pc, #380]	; (8011328 <etharp_output+0x1bc>)
 80111ac:	f240 321d 	movw	r2, #797	; 0x31d
 80111b0:	4961      	ldr	r1, [pc, #388]	; (8011338 <etharp_output+0x1cc>)
 80111b2:	485f      	ldr	r0, [pc, #380]	; (8011330 <etharp_output+0x1c4>)
 80111b4:	f003 fa76 	bl	80146a4 <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 80111b8:	687b      	ldr	r3, [r7, #4]
 80111ba:	681b      	ldr	r3, [r3, #0]
 80111bc:	68f9      	ldr	r1, [r7, #12]
 80111be:	4618      	mov	r0, r3
 80111c0:	f000 fecc 	bl	8011f5c <ip4_addr_isbroadcast_u32>
 80111c4:	4603      	mov	r3, r0
 80111c6:	2b00      	cmp	r3, #0
 80111c8:	d002      	beq.n	80111d0 <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 80111ca:	4b5c      	ldr	r3, [pc, #368]	; (801133c <etharp_output+0x1d0>)
 80111cc:	61fb      	str	r3, [r7, #28]
 80111ce:	e09b      	b.n	8011308 <etharp_output+0x19c>
  /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 80111d0:	687b      	ldr	r3, [r7, #4]
 80111d2:	681b      	ldr	r3, [r3, #0]
 80111d4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80111d8:	2be0      	cmp	r3, #224	; 0xe0
 80111da:	d118      	bne.n	801120e <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 80111dc:	2301      	movs	r3, #1
 80111de:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 80111e0:	2300      	movs	r3, #0
 80111e2:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 80111e4:	235e      	movs	r3, #94	; 0x5e
 80111e6:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 80111e8:	687b      	ldr	r3, [r7, #4]
 80111ea:	3301      	adds	r3, #1
 80111ec:	781b      	ldrb	r3, [r3, #0]
 80111ee:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80111f2:	b2db      	uxtb	r3, r3
 80111f4:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 80111f6:	687b      	ldr	r3, [r7, #4]
 80111f8:	3302      	adds	r3, #2
 80111fa:	781b      	ldrb	r3, [r3, #0]
 80111fc:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 80111fe:	687b      	ldr	r3, [r7, #4]
 8011200:	3303      	adds	r3, #3
 8011202:	781b      	ldrb	r3, [r3, #0]
 8011204:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 8011206:	f107 0310 	add.w	r3, r7, #16
 801120a:	61fb      	str	r3, [r7, #28]
 801120c:	e07c      	b.n	8011308 <etharp_output+0x19c>
  /* unicast destination IP address? */
  } else {
    s8_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 801120e:	687b      	ldr	r3, [r7, #4]
 8011210:	681a      	ldr	r2, [r3, #0]
 8011212:	68fb      	ldr	r3, [r7, #12]
 8011214:	3304      	adds	r3, #4
 8011216:	681b      	ldr	r3, [r3, #0]
 8011218:	405a      	eors	r2, r3
 801121a:	68fb      	ldr	r3, [r7, #12]
 801121c:	3308      	adds	r3, #8
 801121e:	681b      	ldr	r3, [r3, #0]
 8011220:	4013      	ands	r3, r2
 8011222:	2b00      	cmp	r3, #0
 8011224:	d012      	beq.n	801124c <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 8011226:	687b      	ldr	r3, [r7, #4]
 8011228:	681b      	ldr	r3, [r3, #0]
 801122a:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 801122c:	f64f 62a9 	movw	r2, #65193	; 0xfea9
 8011230:	4293      	cmp	r3, r2
 8011232:	d00b      	beq.n	801124c <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 8011234:	68fb      	ldr	r3, [r7, #12]
 8011236:	330c      	adds	r3, #12
 8011238:	681b      	ldr	r3, [r3, #0]
 801123a:	2b00      	cmp	r3, #0
 801123c:	d003      	beq.n	8011246 <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 801123e:	68fb      	ldr	r3, [r7, #12]
 8011240:	330c      	adds	r3, #12
 8011242:	61bb      	str	r3, [r7, #24]
 8011244:	e002      	b.n	801124c <etharp_output+0xe0>
          /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 8011246:	f06f 0303 	mvn.w	r3, #3
 801124a:	e069      	b.n	8011320 <etharp_output+0x1b4>
    if (netif->addr_hint != NULL) {
      /* per-pcb cached entry was given */
      u8_t etharp_cached_entry = *(netif->addr_hint);
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 801124c:	4b3c      	ldr	r3, [pc, #240]	; (8011340 <etharp_output+0x1d4>)
 801124e:	781b      	ldrb	r3, [r3, #0]
 8011250:	4619      	mov	r1, r3
 8011252:	4a3c      	ldr	r2, [pc, #240]	; (8011344 <etharp_output+0x1d8>)
 8011254:	460b      	mov	r3, r1
 8011256:	005b      	lsls	r3, r3, #1
 8011258:	440b      	add	r3, r1
 801125a:	00db      	lsls	r3, r3, #3
 801125c:	4413      	add	r3, r2
 801125e:	3314      	adds	r3, #20
 8011260:	781b      	ldrb	r3, [r3, #0]
 8011262:	2b01      	cmp	r3, #1
 8011264:	d917      	bls.n	8011296 <etharp_output+0x12a>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 8011266:	69bb      	ldr	r3, [r7, #24]
 8011268:	681a      	ldr	r2, [r3, #0]
 801126a:	4b35      	ldr	r3, [pc, #212]	; (8011340 <etharp_output+0x1d4>)
 801126c:	781b      	ldrb	r3, [r3, #0]
 801126e:	4618      	mov	r0, r3
 8011270:	4934      	ldr	r1, [pc, #208]	; (8011344 <etharp_output+0x1d8>)
 8011272:	4603      	mov	r3, r0
 8011274:	005b      	lsls	r3, r3, #1
 8011276:	4403      	add	r3, r0
 8011278:	00db      	lsls	r3, r3, #3
 801127a:	440b      	add	r3, r1
 801127c:	3304      	adds	r3, #4
 801127e:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8011280:	429a      	cmp	r2, r3
 8011282:	d108      	bne.n	8011296 <etharp_output+0x12a>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 8011284:	4b2e      	ldr	r3, [pc, #184]	; (8011340 <etharp_output+0x1d4>)
 8011286:	781b      	ldrb	r3, [r3, #0]
 8011288:	461a      	mov	r2, r3
 801128a:	68b9      	ldr	r1, [r7, #8]
 801128c:	68f8      	ldr	r0, [r7, #12]
 801128e:	f7ff fed3 	bl	8011038 <etharp_output_to_arp_index>
 8011292:	4603      	mov	r3, r0
 8011294:	e044      	b.n	8011320 <etharp_output+0x1b4>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 8011296:	2300      	movs	r3, #0
 8011298:	75fb      	strb	r3, [r7, #23]
 801129a:	e02a      	b.n	80112f2 <etharp_output+0x186>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 801129c:	f997 2017 	ldrsb.w	r2, [r7, #23]
 80112a0:	4928      	ldr	r1, [pc, #160]	; (8011344 <etharp_output+0x1d8>)
 80112a2:	4613      	mov	r3, r2
 80112a4:	005b      	lsls	r3, r3, #1
 80112a6:	4413      	add	r3, r2
 80112a8:	00db      	lsls	r3, r3, #3
 80112aa:	440b      	add	r3, r1
 80112ac:	3314      	adds	r3, #20
 80112ae:	781b      	ldrb	r3, [r3, #0]
 80112b0:	2b01      	cmp	r3, #1
 80112b2:	d918      	bls.n	80112e6 <etharp_output+0x17a>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 80112b4:	69bb      	ldr	r3, [r7, #24]
 80112b6:	6819      	ldr	r1, [r3, #0]
 80112b8:	f997 2017 	ldrsb.w	r2, [r7, #23]
 80112bc:	4821      	ldr	r0, [pc, #132]	; (8011344 <etharp_output+0x1d8>)
 80112be:	4613      	mov	r3, r2
 80112c0:	005b      	lsls	r3, r3, #1
 80112c2:	4413      	add	r3, r2
 80112c4:	00db      	lsls	r3, r3, #3
 80112c6:	4403      	add	r3, r0
 80112c8:	3304      	adds	r3, #4
 80112ca:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 80112cc:	4299      	cmp	r1, r3
 80112ce:	d10a      	bne.n	80112e6 <etharp_output+0x17a>
        /* found an existing, stable entry */
        ETHARP_SET_HINT(netif, i);
 80112d0:	7dfa      	ldrb	r2, [r7, #23]
 80112d2:	4b1b      	ldr	r3, [pc, #108]	; (8011340 <etharp_output+0x1d4>)
 80112d4:	701a      	strb	r2, [r3, #0]
        return etharp_output_to_arp_index(netif, q, i);
 80112d6:	7dfb      	ldrb	r3, [r7, #23]
 80112d8:	461a      	mov	r2, r3
 80112da:	68b9      	ldr	r1, [r7, #8]
 80112dc:	68f8      	ldr	r0, [r7, #12]
 80112de:	f7ff feab 	bl	8011038 <etharp_output_to_arp_index>
 80112e2:	4603      	mov	r3, r0
 80112e4:	e01c      	b.n	8011320 <etharp_output+0x1b4>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 80112e6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80112ea:	b2db      	uxtb	r3, r3
 80112ec:	3301      	adds	r3, #1
 80112ee:	b2db      	uxtb	r3, r3
 80112f0:	75fb      	strb	r3, [r7, #23]
 80112f2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80112f6:	2b09      	cmp	r3, #9
 80112f8:	ddd0      	ble.n	801129c <etharp_output+0x130>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 80112fa:	68ba      	ldr	r2, [r7, #8]
 80112fc:	69b9      	ldr	r1, [r7, #24]
 80112fe:	68f8      	ldr	r0, [r7, #12]
 8011300:	f000 f822 	bl	8011348 <etharp_query>
 8011304:	4603      	mov	r3, r0
 8011306:	e00b      	b.n	8011320 <etharp_output+0x1b4>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr*)(netif->hwaddr), dest, ETHTYPE_IP);
 8011308:	68fb      	ldr	r3, [r7, #12]
 801130a:	f103 0229 	add.w	r2, r3, #41	; 0x29
 801130e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8011312:	9300      	str	r3, [sp, #0]
 8011314:	69fb      	ldr	r3, [r7, #28]
 8011316:	68b9      	ldr	r1, [r7, #8]
 8011318:	68f8      	ldr	r0, [r7, #12]
 801131a:	f001 fcbf 	bl	8012c9c <ethernet_output>
 801131e:	4603      	mov	r3, r0
}
 8011320:	4618      	mov	r0, r3
 8011322:	3720      	adds	r7, #32
 8011324:	46bd      	mov	sp, r7
 8011326:	bd80      	pop	{r7, pc}
 8011328:	080171b4 	.word	0x080171b4
 801132c:	08017304 	.word	0x08017304
 8011330:	0801722c 	.word	0x0801722c
 8011334:	08017354 	.word	0x08017354
 8011338:	080172f4 	.word	0x080172f4
 801133c:	08017a5c 	.word	0x08017a5c
 8011340:	20000598 	.word	0x20000598
 8011344:	200004a8 	.word	0x200004a8

08011348 <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 8011348:	b580      	push	{r7, lr}
 801134a:	b08c      	sub	sp, #48	; 0x30
 801134c:	af02      	add	r7, sp, #8
 801134e:	60f8      	str	r0, [r7, #12]
 8011350:	60b9      	str	r1, [r7, #8]
 8011352:	607a      	str	r2, [r7, #4]
  struct eth_addr * srcaddr = (struct eth_addr *)netif->hwaddr;
 8011354:	68fb      	ldr	r3, [r7, #12]
 8011356:	3329      	adds	r3, #41	; 0x29
 8011358:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 801135a:	23ff      	movs	r3, #255	; 0xff
 801135c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  int is_new_entry = 0;
 8011360:	2300      	movs	r3, #0
 8011362:	623b      	str	r3, [r7, #32]
  s8_t i; /* ARP entry index */

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8011364:	68bb      	ldr	r3, [r7, #8]
 8011366:	681b      	ldr	r3, [r3, #0]
 8011368:	68f9      	ldr	r1, [r7, #12]
 801136a:	4618      	mov	r0, r3
 801136c:	f000 fdf6 	bl	8011f5c <ip4_addr_isbroadcast_u32>
 8011370:	4603      	mov	r3, r0
 8011372:	2b00      	cmp	r3, #0
 8011374:	d10c      	bne.n	8011390 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 8011376:	68bb      	ldr	r3, [r7, #8]
 8011378:	681b      	ldr	r3, [r3, #0]
 801137a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801137e:	2be0      	cmp	r3, #224	; 0xe0
 8011380:	d006      	beq.n	8011390 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 8011382:	68bb      	ldr	r3, [r7, #8]
 8011384:	2b00      	cmp	r3, #0
 8011386:	d003      	beq.n	8011390 <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 8011388:	68bb      	ldr	r3, [r7, #8]
 801138a:	681b      	ldr	r3, [r3, #0]
 801138c:	2b00      	cmp	r3, #0
 801138e:	d102      	bne.n	8011396 <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 8011390:	f06f 030f 	mvn.w	r3, #15
 8011394:	e10f      	b.n	80115b6 <etharp_query+0x26e>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 8011396:	68fa      	ldr	r2, [r7, #12]
 8011398:	2101      	movs	r1, #1
 801139a:	68b8      	ldr	r0, [r7, #8]
 801139c:	f7ff fba2 	bl	8010ae4 <etharp_find_entry>
 80113a0:	4603      	mov	r3, r0
 80113a2:	74fb      	strb	r3, [r7, #19]

  /* could not find or create entry? */
  if (i < 0) {
 80113a4:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80113a8:	2b00      	cmp	r3, #0
 80113aa:	da02      	bge.n	80113b2 <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i;
 80113ac:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80113b0:	e101      	b.n	80115b6 <etharp_query+0x26e>
  }

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 80113b2:	f997 2013 	ldrsb.w	r2, [r7, #19]
 80113b6:	4982      	ldr	r1, [pc, #520]	; (80115c0 <etharp_query+0x278>)
 80113b8:	4613      	mov	r3, r2
 80113ba:	005b      	lsls	r3, r3, #1
 80113bc:	4413      	add	r3, r2
 80113be:	00db      	lsls	r3, r3, #3
 80113c0:	440b      	add	r3, r1
 80113c2:	3314      	adds	r3, #20
 80113c4:	781b      	ldrb	r3, [r3, #0]
 80113c6:	2b00      	cmp	r3, #0
 80113c8:	d117      	bne.n	80113fa <etharp_query+0xb2>
    is_new_entry = 1;
 80113ca:	2301      	movs	r3, #1
 80113cc:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 80113ce:	f997 2013 	ldrsb.w	r2, [r7, #19]
 80113d2:	497b      	ldr	r1, [pc, #492]	; (80115c0 <etharp_query+0x278>)
 80113d4:	4613      	mov	r3, r2
 80113d6:	005b      	lsls	r3, r3, #1
 80113d8:	4413      	add	r3, r2
 80113da:	00db      	lsls	r3, r3, #3
 80113dc:	440b      	add	r3, r1
 80113de:	3314      	adds	r3, #20
 80113e0:	2201      	movs	r2, #1
 80113e2:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 80113e4:	f997 2013 	ldrsb.w	r2, [r7, #19]
 80113e8:	4975      	ldr	r1, [pc, #468]	; (80115c0 <etharp_query+0x278>)
 80113ea:	4613      	mov	r3, r2
 80113ec:	005b      	lsls	r3, r3, #1
 80113ee:	4413      	add	r3, r2
 80113f0:	00db      	lsls	r3, r3, #3
 80113f2:	440b      	add	r3, r1
 80113f4:	3308      	adds	r3, #8
 80113f6:	68fa      	ldr	r2, [r7, #12]
 80113f8:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 80113fa:	f997 2013 	ldrsb.w	r2, [r7, #19]
 80113fe:	4970      	ldr	r1, [pc, #448]	; (80115c0 <etharp_query+0x278>)
 8011400:	4613      	mov	r3, r2
 8011402:	005b      	lsls	r3, r3, #1
 8011404:	4413      	add	r3, r2
 8011406:	00db      	lsls	r3, r3, #3
 8011408:	440b      	add	r3, r1
 801140a:	3314      	adds	r3, #20
 801140c:	781b      	ldrb	r3, [r3, #0]
 801140e:	2b01      	cmp	r3, #1
 8011410:	d012      	beq.n	8011438 <etharp_query+0xf0>
 8011412:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8011416:	496a      	ldr	r1, [pc, #424]	; (80115c0 <etharp_query+0x278>)
 8011418:	4613      	mov	r3, r2
 801141a:	005b      	lsls	r3, r3, #1
 801141c:	4413      	add	r3, r2
 801141e:	00db      	lsls	r3, r3, #3
 8011420:	440b      	add	r3, r1
 8011422:	3314      	adds	r3, #20
 8011424:	781b      	ldrb	r3, [r3, #0]
 8011426:	2b01      	cmp	r3, #1
 8011428:	d806      	bhi.n	8011438 <etharp_query+0xf0>
 801142a:	4b66      	ldr	r3, [pc, #408]	; (80115c4 <etharp_query+0x27c>)
 801142c:	f240 32c9 	movw	r2, #969	; 0x3c9
 8011430:	4965      	ldr	r1, [pc, #404]	; (80115c8 <etharp_query+0x280>)
 8011432:	4866      	ldr	r0, [pc, #408]	; (80115cc <etharp_query+0x284>)
 8011434:	f003 f936 	bl	80146a4 <iprintf>
  ((arp_table[i].state == ETHARP_STATE_PENDING) ||
   (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 8011438:	6a3b      	ldr	r3, [r7, #32]
 801143a:	2b00      	cmp	r3, #0
 801143c:	d102      	bne.n	8011444 <etharp_query+0xfc>
 801143e:	687b      	ldr	r3, [r7, #4]
 8011440:	2b00      	cmp	r3, #0
 8011442:	d10c      	bne.n	801145e <etharp_query+0x116>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 8011444:	68b9      	ldr	r1, [r7, #8]
 8011446:	68f8      	ldr	r0, [r7, #12]
 8011448:	f000 f976 	bl	8011738 <etharp_request>
 801144c:	4603      	mov	r3, r0
 801144e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 8011452:	687b      	ldr	r3, [r7, #4]
 8011454:	2b00      	cmp	r3, #0
 8011456:	d102      	bne.n	801145e <etharp_query+0x116>
      return result;
 8011458:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 801145c:	e0ab      	b.n	80115b6 <etharp_query+0x26e>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 801145e:	687b      	ldr	r3, [r7, #4]
 8011460:	2b00      	cmp	r3, #0
 8011462:	d106      	bne.n	8011472 <etharp_query+0x12a>
 8011464:	4b57      	ldr	r3, [pc, #348]	; (80115c4 <etharp_query+0x27c>)
 8011466:	f240 32db 	movw	r2, #987	; 0x3db
 801146a:	4959      	ldr	r1, [pc, #356]	; (80115d0 <etharp_query+0x288>)
 801146c:	4857      	ldr	r0, [pc, #348]	; (80115cc <etharp_query+0x284>)
 801146e:	f003 f919 	bl	80146a4 <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 8011472:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8011476:	4952      	ldr	r1, [pc, #328]	; (80115c0 <etharp_query+0x278>)
 8011478:	4613      	mov	r3, r2
 801147a:	005b      	lsls	r3, r3, #1
 801147c:	4413      	add	r3, r2
 801147e:	00db      	lsls	r3, r3, #3
 8011480:	440b      	add	r3, r1
 8011482:	3314      	adds	r3, #20
 8011484:	781b      	ldrb	r3, [r3, #0]
 8011486:	2b01      	cmp	r3, #1
 8011488:	d919      	bls.n	80114be <etharp_query+0x176>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_HINT(netif, i);
 801148a:	7cfa      	ldrb	r2, [r7, #19]
 801148c:	4b51      	ldr	r3, [pc, #324]	; (80115d4 <etharp_query+0x28c>)
 801148e:	701a      	strb	r2, [r3, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 8011490:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8011494:	4613      	mov	r3, r2
 8011496:	005b      	lsls	r3, r3, #1
 8011498:	4413      	add	r3, r2
 801149a:	00db      	lsls	r3, r3, #3
 801149c:	3308      	adds	r3, #8
 801149e:	4a48      	ldr	r2, [pc, #288]	; (80115c0 <etharp_query+0x278>)
 80114a0:	4413      	add	r3, r2
 80114a2:	1d1a      	adds	r2, r3, #4
 80114a4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80114a8:	9300      	str	r3, [sp, #0]
 80114aa:	4613      	mov	r3, r2
 80114ac:	697a      	ldr	r2, [r7, #20]
 80114ae:	6879      	ldr	r1, [r7, #4]
 80114b0:	68f8      	ldr	r0, [r7, #12]
 80114b2:	f001 fbf3 	bl	8012c9c <ethernet_output>
 80114b6:	4603      	mov	r3, r0
 80114b8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80114bc:	e079      	b.n	80115b2 <etharp_query+0x26a>
  /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 80114be:	f997 2013 	ldrsb.w	r2, [r7, #19]
 80114c2:	493f      	ldr	r1, [pc, #252]	; (80115c0 <etharp_query+0x278>)
 80114c4:	4613      	mov	r3, r2
 80114c6:	005b      	lsls	r3, r3, #1
 80114c8:	4413      	add	r3, r2
 80114ca:	00db      	lsls	r3, r3, #3
 80114cc:	440b      	add	r3, r1
 80114ce:	3314      	adds	r3, #20
 80114d0:	781b      	ldrb	r3, [r3, #0]
 80114d2:	2b01      	cmp	r3, #1
 80114d4:	d16d      	bne.n	80115b2 <etharp_query+0x26a>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 80114d6:	2300      	movs	r3, #0
 80114d8:	61bb      	str	r3, [r7, #24]
    /* IF q includes a PBUF_REF, PBUF_POOL or PBUF_RAM, we have no choice but
     * to copy the whole queue into a new PBUF_RAM (see bug #11400)
     * PBUF_ROMs can be left as they are, since ROM must not get changed. */
    p = q;
 80114da:	687b      	ldr	r3, [r7, #4]
 80114dc:	61fb      	str	r3, [r7, #28]
    while (p) {
 80114de:	e01a      	b.n	8011516 <etharp_query+0x1ce>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 80114e0:	69fb      	ldr	r3, [r7, #28]
 80114e2:	895a      	ldrh	r2, [r3, #10]
 80114e4:	69fb      	ldr	r3, [r7, #28]
 80114e6:	891b      	ldrh	r3, [r3, #8]
 80114e8:	429a      	cmp	r2, r3
 80114ea:	d10a      	bne.n	8011502 <etharp_query+0x1ba>
 80114ec:	69fb      	ldr	r3, [r7, #28]
 80114ee:	681b      	ldr	r3, [r3, #0]
 80114f0:	2b00      	cmp	r3, #0
 80114f2:	d006      	beq.n	8011502 <etharp_query+0x1ba>
 80114f4:	4b33      	ldr	r3, [pc, #204]	; (80115c4 <etharp_query+0x27c>)
 80114f6:	f44f 727b 	mov.w	r2, #1004	; 0x3ec
 80114fa:	4937      	ldr	r1, [pc, #220]	; (80115d8 <etharp_query+0x290>)
 80114fc:	4833      	ldr	r0, [pc, #204]	; (80115cc <etharp_query+0x284>)
 80114fe:	f003 f8d1 	bl	80146a4 <iprintf>
      if (p->type != PBUF_ROM) {
 8011502:	69fb      	ldr	r3, [r7, #28]
 8011504:	7b1b      	ldrb	r3, [r3, #12]
 8011506:	2b01      	cmp	r3, #1
 8011508:	d002      	beq.n	8011510 <etharp_query+0x1c8>
        copy_needed = 1;
 801150a:	2301      	movs	r3, #1
 801150c:	61bb      	str	r3, [r7, #24]
        break;
 801150e:	e005      	b.n	801151c <etharp_query+0x1d4>
      }
      p = p->next;
 8011510:	69fb      	ldr	r3, [r7, #28]
 8011512:	681b      	ldr	r3, [r3, #0]
 8011514:	61fb      	str	r3, [r7, #28]
    while (p) {
 8011516:	69fb      	ldr	r3, [r7, #28]
 8011518:	2b00      	cmp	r3, #0
 801151a:	d1e1      	bne.n	80114e0 <etharp_query+0x198>
    }
    if (copy_needed) {
 801151c:	69bb      	ldr	r3, [r7, #24]
 801151e:	2b00      	cmp	r3, #0
 8011520:	d017      	beq.n	8011552 <etharp_query+0x20a>
      /* copy the whole packet into new pbufs */
      p = pbuf_alloc(PBUF_LINK, p->tot_len, PBUF_RAM);
 8011522:	69fb      	ldr	r3, [r7, #28]
 8011524:	891b      	ldrh	r3, [r3, #8]
 8011526:	2200      	movs	r2, #0
 8011528:	4619      	mov	r1, r3
 801152a:	2002      	movs	r0, #2
 801152c:	f7fe fa6e 	bl	800fa0c <pbuf_alloc>
 8011530:	61f8      	str	r0, [r7, #28]
      if (p != NULL) {
 8011532:	69fb      	ldr	r3, [r7, #28]
 8011534:	2b00      	cmp	r3, #0
 8011536:	d011      	beq.n	801155c <etharp_query+0x214>
        if (pbuf_copy(p, q) != ERR_OK) {
 8011538:	6879      	ldr	r1, [r7, #4]
 801153a:	69f8      	ldr	r0, [r7, #28]
 801153c:	f7fe fef6 	bl	801032c <pbuf_copy>
 8011540:	4603      	mov	r3, r0
 8011542:	2b00      	cmp	r3, #0
 8011544:	d00a      	beq.n	801155c <etharp_query+0x214>
          pbuf_free(p);
 8011546:	69f8      	ldr	r0, [r7, #28]
 8011548:	f7fe fdce 	bl	80100e8 <pbuf_free>
          p = NULL;
 801154c:	2300      	movs	r3, #0
 801154e:	61fb      	str	r3, [r7, #28]
 8011550:	e004      	b.n	801155c <etharp_query+0x214>
        }
      }
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 8011552:	687b      	ldr	r3, [r7, #4]
 8011554:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 8011556:	69f8      	ldr	r0, [r7, #28]
 8011558:	f7fe fe70 	bl	801023c <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 801155c:	69fb      	ldr	r3, [r7, #28]
 801155e:	2b00      	cmp	r3, #0
 8011560:	d024      	beq.n	80115ac <etharp_query+0x264>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 8011562:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8011566:	4916      	ldr	r1, [pc, #88]	; (80115c0 <etharp_query+0x278>)
 8011568:	4613      	mov	r3, r2
 801156a:	005b      	lsls	r3, r3, #1
 801156c:	4413      	add	r3, r2
 801156e:	00db      	lsls	r3, r3, #3
 8011570:	440b      	add	r3, r1
 8011572:	681b      	ldr	r3, [r3, #0]
 8011574:	2b00      	cmp	r3, #0
 8011576:	d00b      	beq.n	8011590 <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"S16_F"\n", (void *)q, (s16_t)i));
        pbuf_free(arp_table[i].q);
 8011578:	f997 2013 	ldrsb.w	r2, [r7, #19]
 801157c:	4910      	ldr	r1, [pc, #64]	; (80115c0 <etharp_query+0x278>)
 801157e:	4613      	mov	r3, r2
 8011580:	005b      	lsls	r3, r3, #1
 8011582:	4413      	add	r3, r2
 8011584:	00db      	lsls	r3, r3, #3
 8011586:	440b      	add	r3, r1
 8011588:	681b      	ldr	r3, [r3, #0]
 801158a:	4618      	mov	r0, r3
 801158c:	f7fe fdac 	bl	80100e8 <pbuf_free>
      }
      arp_table[i].q = p;
 8011590:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8011594:	490a      	ldr	r1, [pc, #40]	; (80115c0 <etharp_query+0x278>)
 8011596:	4613      	mov	r3, r2
 8011598:	005b      	lsls	r3, r3, #1
 801159a:	4413      	add	r3, r2
 801159c:	00db      	lsls	r3, r3, #3
 801159e:	440b      	add	r3, r1
 80115a0:	69fa      	ldr	r2, [r7, #28]
 80115a2:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 80115a4:	2300      	movs	r3, #0
 80115a6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80115aa:	e002      	b.n	80115b2 <etharp_query+0x26a>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"S16_F"\n", (void *)q, (s16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 80115ac:	23ff      	movs	r3, #255	; 0xff
 80115ae:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }
  return result;
 80115b2:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 80115b6:	4618      	mov	r0, r3
 80115b8:	3728      	adds	r7, #40	; 0x28
 80115ba:	46bd      	mov	sp, r7
 80115bc:	bd80      	pop	{r7, pc}
 80115be:	bf00      	nop
 80115c0:	200004a8 	.word	0x200004a8
 80115c4:	080171b4 	.word	0x080171b4
 80115c8:	08017360 	.word	0x08017360
 80115cc:	0801722c 	.word	0x0801722c
 80115d0:	08017354 	.word	0x08017354
 80115d4:	20000598 	.word	0x20000598
 80115d8:	08017388 	.word	0x08017388

080115dc <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 80115dc:	b580      	push	{r7, lr}
 80115de:	b08a      	sub	sp, #40	; 0x28
 80115e0:	af02      	add	r7, sp, #8
 80115e2:	60f8      	str	r0, [r7, #12]
 80115e4:	60b9      	str	r1, [r7, #8]
 80115e6:	607a      	str	r2, [r7, #4]
 80115e8:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 80115ea:	2300      	movs	r3, #0
 80115ec:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 80115ee:	68fb      	ldr	r3, [r7, #12]
 80115f0:	2b00      	cmp	r3, #0
 80115f2:	d106      	bne.n	8011602 <etharp_raw+0x26>
 80115f4:	4b3a      	ldr	r3, [pc, #232]	; (80116e0 <etharp_raw+0x104>)
 80115f6:	f44f 628b 	mov.w	r2, #1112	; 0x458
 80115fa:	493a      	ldr	r1, [pc, #232]	; (80116e4 <etharp_raw+0x108>)
 80115fc:	483a      	ldr	r0, [pc, #232]	; (80116e8 <etharp_raw+0x10c>)
 80115fe:	f003 f851 	bl	80146a4 <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 8011602:	2200      	movs	r2, #0
 8011604:	211c      	movs	r1, #28
 8011606:	2002      	movs	r0, #2
 8011608:	f7fe fa00 	bl	800fa0c <pbuf_alloc>
 801160c:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 801160e:	69bb      	ldr	r3, [r7, #24]
 8011610:	2b00      	cmp	r3, #0
 8011612:	d102      	bne.n	801161a <etharp_raw+0x3e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
      ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 8011614:	f04f 33ff 	mov.w	r3, #4294967295
 8011618:	e05d      	b.n	80116d6 <etharp_raw+0xfa>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 801161a:	69bb      	ldr	r3, [r7, #24]
 801161c:	895b      	ldrh	r3, [r3, #10]
 801161e:	2b1b      	cmp	r3, #27
 8011620:	d806      	bhi.n	8011630 <etharp_raw+0x54>
 8011622:	4b2f      	ldr	r3, [pc, #188]	; (80116e0 <etharp_raw+0x104>)
 8011624:	f240 4264 	movw	r2, #1124	; 0x464
 8011628:	4930      	ldr	r1, [pc, #192]	; (80116ec <etharp_raw+0x110>)
 801162a:	482f      	ldr	r0, [pc, #188]	; (80116e8 <etharp_raw+0x10c>)
 801162c:	f003 f83a 	bl	80146a4 <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 8011630:	69bb      	ldr	r3, [r7, #24]
 8011632:	685b      	ldr	r3, [r3, #4]
 8011634:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 8011636:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8011638:	4618      	mov	r0, r3
 801163a:	f7fd fc7f 	bl	800ef3c <lwip_htons>
 801163e:	4603      	mov	r3, r0
 8011640:	461a      	mov	r2, r3
 8011642:	697b      	ldr	r3, [r7, #20]
 8011644:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 8011646:	68fb      	ldr	r3, [r7, #12]
 8011648:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 801164c:	2b06      	cmp	r3, #6
 801164e:	d006      	beq.n	801165e <etharp_raw+0x82>
 8011650:	4b23      	ldr	r3, [pc, #140]	; (80116e0 <etharp_raw+0x104>)
 8011652:	f240 426b 	movw	r2, #1131	; 0x46b
 8011656:	4926      	ldr	r1, [pc, #152]	; (80116f0 <etharp_raw+0x114>)
 8011658:	4823      	ldr	r0, [pc, #140]	; (80116e8 <etharp_raw+0x10c>)
 801165a:	f003 f823 	bl	80146a4 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  ETHADDR16_COPY(&hdr->shwaddr, hwsrc_addr);
 801165e:	697b      	ldr	r3, [r7, #20]
 8011660:	3308      	adds	r3, #8
 8011662:	2206      	movs	r2, #6
 8011664:	6839      	ldr	r1, [r7, #0]
 8011666:	4618      	mov	r0, r3
 8011668:	f002 fb13 	bl	8013c92 <memcpy>
  ETHADDR16_COPY(&hdr->dhwaddr, hwdst_addr);
 801166c:	697b      	ldr	r3, [r7, #20]
 801166e:	3312      	adds	r3, #18
 8011670:	2206      	movs	r2, #6
 8011672:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8011674:	4618      	mov	r0, r3
 8011676:	f002 fb0c 	bl	8013c92 <memcpy>
  /* Copy struct ip4_addr2 to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR2_COPY(&hdr->sipaddr, ipsrc_addr);
 801167a:	697b      	ldr	r3, [r7, #20]
 801167c:	330e      	adds	r3, #14
 801167e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8011680:	6812      	ldr	r2, [r2, #0]
 8011682:	601a      	str	r2, [r3, #0]
  IPADDR2_COPY(&hdr->dipaddr, ipdst_addr);
 8011684:	697b      	ldr	r3, [r7, #20]
 8011686:	3318      	adds	r3, #24
 8011688:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801168a:	6812      	ldr	r2, [r2, #0]
 801168c:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(HWTYPE_ETHERNET);
 801168e:	697b      	ldr	r3, [r7, #20]
 8011690:	2200      	movs	r2, #0
 8011692:	701a      	strb	r2, [r3, #0]
 8011694:	2200      	movs	r2, #0
 8011696:	f042 0201 	orr.w	r2, r2, #1
 801169a:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 801169c:	697b      	ldr	r3, [r7, #20]
 801169e:	2200      	movs	r2, #0
 80116a0:	f042 0208 	orr.w	r2, r2, #8
 80116a4:	709a      	strb	r2, [r3, #2]
 80116a6:	2200      	movs	r2, #0
 80116a8:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 80116aa:	697b      	ldr	r3, [r7, #20]
 80116ac:	2206      	movs	r2, #6
 80116ae:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 80116b0:	697b      	ldr	r3, [r7, #20]
 80116b2:	2204      	movs	r2, #4
 80116b4:	715a      	strb	r2, [r3, #5]
  if(ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 80116b6:	f640 0306 	movw	r3, #2054	; 0x806
 80116ba:	9300      	str	r3, [sp, #0]
 80116bc:	687b      	ldr	r3, [r7, #4]
 80116be:	68ba      	ldr	r2, [r7, #8]
 80116c0:	69b9      	ldr	r1, [r7, #24]
 80116c2:	68f8      	ldr	r0, [r7, #12]
 80116c4:	f001 faea 	bl	8012c9c <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 80116c8:	69b8      	ldr	r0, [r7, #24]
 80116ca:	f7fe fd0d 	bl	80100e8 <pbuf_free>
  p = NULL;
 80116ce:	2300      	movs	r3, #0
 80116d0:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 80116d2:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 80116d6:	4618      	mov	r0, r3
 80116d8:	3720      	adds	r7, #32
 80116da:	46bd      	mov	sp, r7
 80116dc:	bd80      	pop	{r7, pc}
 80116de:	bf00      	nop
 80116e0:	080171b4 	.word	0x080171b4
 80116e4:	08017304 	.word	0x08017304
 80116e8:	0801722c 	.word	0x0801722c
 80116ec:	080173a4 	.word	0x080173a4
 80116f0:	080173d8 	.word	0x080173d8

080116f4 <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr* hw_dst_addr)
{
 80116f4:	b580      	push	{r7, lr}
 80116f6:	b088      	sub	sp, #32
 80116f8:	af04      	add	r7, sp, #16
 80116fa:	60f8      	str	r0, [r7, #12]
 80116fc:	60b9      	str	r1, [r7, #8]
 80116fe:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8011700:	68fb      	ldr	r3, [r7, #12]
 8011702:	f103 0129 	add.w	r1, r3, #41	; 0x29
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 8011706:	68fb      	ldr	r3, [r7, #12]
 8011708:	f103 0029 	add.w	r0, r3, #41	; 0x29
 801170c:	68fb      	ldr	r3, [r7, #12]
 801170e:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8011710:	2201      	movs	r2, #1
 8011712:	9203      	str	r2, [sp, #12]
 8011714:	68ba      	ldr	r2, [r7, #8]
 8011716:	9202      	str	r2, [sp, #8]
 8011718:	4a06      	ldr	r2, [pc, #24]	; (8011734 <etharp_request_dst+0x40>)
 801171a:	9201      	str	r2, [sp, #4]
 801171c:	9300      	str	r3, [sp, #0]
 801171e:	4603      	mov	r3, r0
 8011720:	687a      	ldr	r2, [r7, #4]
 8011722:	68f8      	ldr	r0, [r7, #12]
 8011724:	f7ff ff5a 	bl	80115dc <etharp_raw>
 8011728:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 801172a:	4618      	mov	r0, r3
 801172c:	3710      	adds	r7, #16
 801172e:	46bd      	mov	sp, r7
 8011730:	bd80      	pop	{r7, pc}
 8011732:	bf00      	nop
 8011734:	08017a64 	.word	0x08017a64

08011738 <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 8011738:	b580      	push	{r7, lr}
 801173a:	b082      	sub	sp, #8
 801173c:	af00      	add	r7, sp, #0
 801173e:	6078      	str	r0, [r7, #4]
 8011740:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 8011742:	4a05      	ldr	r2, [pc, #20]	; (8011758 <etharp_request+0x20>)
 8011744:	6839      	ldr	r1, [r7, #0]
 8011746:	6878      	ldr	r0, [r7, #4]
 8011748:	f7ff ffd4 	bl	80116f4 <etharp_request_dst>
 801174c:	4603      	mov	r3, r0
}
 801174e:	4618      	mov	r0, r3
 8011750:	3708      	adds	r7, #8
 8011752:	46bd      	mov	sp, r7
 8011754:	bd80      	pop	{r7, pc}
 8011756:	bf00      	nop
 8011758:	08017a5c 	.word	0x08017a5c

0801175c <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 801175c:	b580      	push	{r7, lr}
 801175e:	b08e      	sub	sp, #56	; 0x38
 8011760:	af04      	add	r7, sp, #16
 8011762:	6078      	str	r0, [r7, #4]
 8011764:	6039      	str	r1, [r7, #0]
  const ip4_addr_t* src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 8011766:	4b7a      	ldr	r3, [pc, #488]	; (8011950 <icmp_input+0x1f4>)
 8011768:	689b      	ldr	r3, [r3, #8]
 801176a:	627b      	str	r3, [r7, #36]	; 0x24
  hlen = IPH_HL(iphdr_in) * 4;
 801176c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801176e:	781b      	ldrb	r3, [r3, #0]
 8011770:	b29b      	uxth	r3, r3
 8011772:	f003 030f 	and.w	r3, r3, #15
 8011776:	b29b      	uxth	r3, r3
 8011778:	009b      	lsls	r3, r3, #2
 801177a:	847b      	strh	r3, [r7, #34]	; 0x22
  if (hlen < IP_HLEN) {
 801177c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801177e:	2b13      	cmp	r3, #19
 8011780:	f240 80d1 	bls.w	8011926 <icmp_input+0x1ca>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t)*2) {
 8011784:	687b      	ldr	r3, [r7, #4]
 8011786:	895b      	ldrh	r3, [r3, #10]
 8011788:	2b03      	cmp	r3, #3
 801178a:	f240 80ce 	bls.w	801192a <icmp_input+0x1ce>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 801178e:	687b      	ldr	r3, [r7, #4]
 8011790:	685b      	ldr	r3, [r3, #4]
 8011792:	781b      	ldrb	r3, [r3, #0]
 8011794:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload)+1);
#endif /* LWIP_DEBUG */
  switch (type) {
 8011798:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 801179c:	2b00      	cmp	r3, #0
 801179e:	f000 80bb 	beq.w	8011918 <icmp_input+0x1bc>
 80117a2:	2b08      	cmp	r3, #8
 80117a4:	f040 80bb 	bne.w	801191e <icmp_input+0x1c2>
       (as obviously, an echo request has been sent, too). */
    MIB2_STATS_INC(mib2.icmpinechoreps);
    break;
  case ICMP_ECHO:
    MIB2_STATS_INC(mib2.icmpinechos);
    src = ip4_current_dest_addr();
 80117a8:	4b6a      	ldr	r3, [pc, #424]	; (8011954 <icmp_input+0x1f8>)
 80117aa:	61fb      	str	r3, [r7, #28]
    /* multicast destination address? */
    if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 80117ac:	4b68      	ldr	r3, [pc, #416]	; (8011950 <icmp_input+0x1f4>)
 80117ae:	695b      	ldr	r3, [r3, #20]
 80117b0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80117b4:	2be0      	cmp	r3, #224	; 0xe0
 80117b6:	f000 80bf 	beq.w	8011938 <icmp_input+0x1dc>
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
      goto icmperr;
#endif /* LWIP_MULTICAST_PING */
    }
    /* broadcast destination address? */
    if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 80117ba:	4b65      	ldr	r3, [pc, #404]	; (8011950 <icmp_input+0x1f4>)
 80117bc:	695a      	ldr	r2, [r3, #20]
 80117be:	4b64      	ldr	r3, [pc, #400]	; (8011950 <icmp_input+0x1f4>)
 80117c0:	681b      	ldr	r3, [r3, #0]
 80117c2:	4619      	mov	r1, r3
 80117c4:	4610      	mov	r0, r2
 80117c6:	f000 fbc9 	bl	8011f5c <ip4_addr_isbroadcast_u32>
 80117ca:	4603      	mov	r3, r0
 80117cc:	2b00      	cmp	r3, #0
 80117ce:	f040 80b5 	bne.w	801193c <icmp_input+0x1e0>
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
      goto icmperr;
#endif /* LWIP_BROADCAST_PING */
    }
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
    if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 80117d2:	687b      	ldr	r3, [r7, #4]
 80117d4:	891b      	ldrh	r3, [r3, #8]
 80117d6:	2b07      	cmp	r3, #7
 80117d8:	f240 80a9 	bls.w	801192e <icmp_input+0x1d2>
        return;
      }
    }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
    if (pbuf_header(p, (s16_t)(hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN))) {
 80117dc:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80117de:	330e      	adds	r3, #14
 80117e0:	b29b      	uxth	r3, r3
 80117e2:	b21b      	sxth	r3, r3
 80117e4:	4619      	mov	r1, r3
 80117e6:	6878      	ldr	r0, [r7, #4]
 80117e8:	f7fe fc5a 	bl	80100a0 <pbuf_header>
 80117ec:	4603      	mov	r3, r0
 80117ee:	2b00      	cmp	r3, #0
 80117f0:	d046      	beq.n	8011880 <icmp_input+0x124>
      /* p is not big enough to contain link headers
       * allocate a new one and copy p into it
       */
      struct pbuf *r;
      /* allocate new packet buffer with space for link headers */
      r = pbuf_alloc(PBUF_LINK, p->tot_len + hlen, PBUF_RAM);
 80117f2:	687b      	ldr	r3, [r7, #4]
 80117f4:	891a      	ldrh	r2, [r3, #8]
 80117f6:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80117f8:	4413      	add	r3, r2
 80117fa:	b29b      	uxth	r3, r3
 80117fc:	2200      	movs	r2, #0
 80117fe:	4619      	mov	r1, r3
 8011800:	2002      	movs	r0, #2
 8011802:	f7fe f903 	bl	800fa0c <pbuf_alloc>
 8011806:	61b8      	str	r0, [r7, #24]
      if (r == NULL) {
 8011808:	69bb      	ldr	r3, [r7, #24]
 801180a:	2b00      	cmp	r3, #0
 801180c:	f000 8098 	beq.w	8011940 <icmp_input+0x1e4>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
        goto icmperr;
      }
      if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 8011810:	69bb      	ldr	r3, [r7, #24]
 8011812:	895b      	ldrh	r3, [r3, #10]
 8011814:	461a      	mov	r2, r3
 8011816:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8011818:	3308      	adds	r3, #8
 801181a:	429a      	cmp	r2, r3
 801181c:	d203      	bcs.n	8011826 <icmp_input+0xca>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
        pbuf_free(r);
 801181e:	69b8      	ldr	r0, [r7, #24]
 8011820:	f7fe fc62 	bl	80100e8 <pbuf_free>
        goto icmperr;
 8011824:	e08d      	b.n	8011942 <icmp_input+0x1e6>
      }
      /* copy the ip header */
      MEMCPY(r->payload, iphdr_in, hlen);
 8011826:	69bb      	ldr	r3, [r7, #24]
 8011828:	685b      	ldr	r3, [r3, #4]
 801182a:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 801182c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801182e:	4618      	mov	r0, r3
 8011830:	f002 fa2f 	bl	8013c92 <memcpy>
      /* switch r->payload back to icmp header (cannot fail) */
      if (pbuf_header(r, (s16_t)-hlen)) {
 8011834:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8011836:	425b      	negs	r3, r3
 8011838:	b29b      	uxth	r3, r3
 801183a:	b21b      	sxth	r3, r3
 801183c:	4619      	mov	r1, r3
 801183e:	69b8      	ldr	r0, [r7, #24]
 8011840:	f7fe fc2e 	bl	80100a0 <pbuf_header>
 8011844:	4603      	mov	r3, r0
 8011846:	2b00      	cmp	r3, #0
 8011848:	d009      	beq.n	801185e <icmp_input+0x102>
        LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 801184a:	4b43      	ldr	r3, [pc, #268]	; (8011958 <icmp_input+0x1fc>)
 801184c:	22af      	movs	r2, #175	; 0xaf
 801184e:	4943      	ldr	r1, [pc, #268]	; (801195c <icmp_input+0x200>)
 8011850:	4843      	ldr	r0, [pc, #268]	; (8011960 <icmp_input+0x204>)
 8011852:	f002 ff27 	bl	80146a4 <iprintf>
        pbuf_free(r);
 8011856:	69b8      	ldr	r0, [r7, #24]
 8011858:	f7fe fc46 	bl	80100e8 <pbuf_free>
        goto icmperr;
 801185c:	e071      	b.n	8011942 <icmp_input+0x1e6>
      }
      /* copy the rest of the packet without ip header */
      if (pbuf_copy(r, p) != ERR_OK) {
 801185e:	6879      	ldr	r1, [r7, #4]
 8011860:	69b8      	ldr	r0, [r7, #24]
 8011862:	f7fe fd63 	bl	801032c <pbuf_copy>
 8011866:	4603      	mov	r3, r0
 8011868:	2b00      	cmp	r3, #0
 801186a:	d003      	beq.n	8011874 <icmp_input+0x118>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
        pbuf_free(r);
 801186c:	69b8      	ldr	r0, [r7, #24]
 801186e:	f7fe fc3b 	bl	80100e8 <pbuf_free>
        goto icmperr;
 8011872:	e066      	b.n	8011942 <icmp_input+0x1e6>
      }
      /* free the original p */
      pbuf_free(p);
 8011874:	6878      	ldr	r0, [r7, #4]
 8011876:	f7fe fc37 	bl	80100e8 <pbuf_free>
      /* we now have an identical copy of p that has room for link headers */
      p = r;
 801187a:	69bb      	ldr	r3, [r7, #24]
 801187c:	607b      	str	r3, [r7, #4]
 801187e:	e015      	b.n	80118ac <icmp_input+0x150>
    } else {
      /* restore p->payload to point to icmp header (cannot fail) */
      if (pbuf_header(p, -(s16_t)(hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN))) {
 8011880:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8011882:	f1c3 23ff 	rsb	r3, r3, #4278255360	; 0xff00ff00
 8011886:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 801188a:	33f2      	adds	r3, #242	; 0xf2
 801188c:	b29b      	uxth	r3, r3
 801188e:	b21b      	sxth	r3, r3
 8011890:	4619      	mov	r1, r3
 8011892:	6878      	ldr	r0, [r7, #4]
 8011894:	f7fe fc04 	bl	80100a0 <pbuf_header>
 8011898:	4603      	mov	r3, r0
 801189a:	2b00      	cmp	r3, #0
 801189c:	d006      	beq.n	80118ac <icmp_input+0x150>
        LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 801189e:	4b2e      	ldr	r3, [pc, #184]	; (8011958 <icmp_input+0x1fc>)
 80118a0:	22c0      	movs	r2, #192	; 0xc0
 80118a2:	4930      	ldr	r1, [pc, #192]	; (8011964 <icmp_input+0x208>)
 80118a4:	482e      	ldr	r0, [pc, #184]	; (8011960 <icmp_input+0x204>)
 80118a6:	f002 fefd 	bl	80146a4 <iprintf>
        goto icmperr;
 80118aa:	e04a      	b.n	8011942 <icmp_input+0x1e6>
    }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
    /* At this point, all checks are OK. */
    /* We generate an answer by switching the dest and src ip addresses,
     * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
    iecho = (struct icmp_echo_hdr *)p->payload;
 80118ac:	687b      	ldr	r3, [r7, #4]
 80118ae:	685b      	ldr	r3, [r3, #4]
 80118b0:	617b      	str	r3, [r7, #20]
    if (pbuf_header(p, (s16_t)hlen)) {
 80118b2:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 80118b6:	4619      	mov	r1, r3
 80118b8:	6878      	ldr	r0, [r7, #4]
 80118ba:	f7fe fbf1 	bl	80100a0 <pbuf_header>
 80118be:	4603      	mov	r3, r0
 80118c0:	2b00      	cmp	r3, #0
 80118c2:	d12b      	bne.n	801191c <icmp_input+0x1c0>
      LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
    } else {
      err_t ret;
      struct ip_hdr *iphdr = (struct ip_hdr*)p->payload;
 80118c4:	687b      	ldr	r3, [r7, #4]
 80118c6:	685b      	ldr	r3, [r3, #4]
 80118c8:	613b      	str	r3, [r7, #16]
      ip4_addr_copy(iphdr->src, *src);
 80118ca:	69fb      	ldr	r3, [r7, #28]
 80118cc:	681a      	ldr	r2, [r3, #0]
 80118ce:	693b      	ldr	r3, [r7, #16]
 80118d0:	60da      	str	r2, [r3, #12]
      ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 80118d2:	4b1f      	ldr	r3, [pc, #124]	; (8011950 <icmp_input+0x1f4>)
 80118d4:	691a      	ldr	r2, [r3, #16]
 80118d6:	693b      	ldr	r3, [r7, #16]
 80118d8:	611a      	str	r2, [r3, #16]
      ICMPH_TYPE_SET(iecho, ICMP_ER);
 80118da:	697b      	ldr	r3, [r7, #20]
 80118dc:	2200      	movs	r2, #0
 80118de:	701a      	strb	r2, [r3, #0]
      else {
        iecho->chksum = 0;
      }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF */
#else /* CHECKSUM_GEN_ICMP */
      iecho->chksum = 0;
 80118e0:	697b      	ldr	r3, [r7, #20]
 80118e2:	2200      	movs	r2, #0
 80118e4:	709a      	strb	r2, [r3, #2]
 80118e6:	2200      	movs	r2, #0
 80118e8:	70da      	strb	r2, [r3, #3]
#endif /* CHECKSUM_GEN_ICMP */

      /* Set the correct TTL and recalculate the header checksum. */
      IPH_TTL_SET(iphdr, ICMP_TTL);
 80118ea:	693b      	ldr	r3, [r7, #16]
 80118ec:	22ff      	movs	r2, #255	; 0xff
 80118ee:	721a      	strb	r2, [r3, #8]
      IPH_CHKSUM_SET(iphdr, 0);
 80118f0:	693b      	ldr	r3, [r7, #16]
 80118f2:	2200      	movs	r2, #0
 80118f4:	729a      	strb	r2, [r3, #10]
 80118f6:	2200      	movs	r2, #0
 80118f8:	72da      	strb	r2, [r3, #11]
      MIB2_STATS_INC(mib2.icmpoutmsgs);
      /* increase number of echo replies attempted to send */
      MIB2_STATS_INC(mib2.icmpoutechoreps);

      /* send an ICMP packet */
      ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 80118fa:	683b      	ldr	r3, [r7, #0]
 80118fc:	9302      	str	r3, [sp, #8]
 80118fe:	2301      	movs	r3, #1
 8011900:	9301      	str	r3, [sp, #4]
 8011902:	2300      	movs	r3, #0
 8011904:	9300      	str	r3, [sp, #0]
 8011906:	23ff      	movs	r3, #255	; 0xff
 8011908:	2200      	movs	r2, #0
 801190a:	69f9      	ldr	r1, [r7, #28]
 801190c:	6878      	ldr	r0, [r7, #4]
 801190e:	f000 fa53 	bl	8011db8 <ip4_output_if>
 8011912:	4603      	mov	r3, r0
 8011914:	73fb      	strb	r3, [r7, #15]
                   ICMP_TTL, 0, IP_PROTO_ICMP, inp);
      if (ret != ERR_OK) {
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
      }
    }
    break;
 8011916:	e001      	b.n	801191c <icmp_input+0x1c0>
    break;
 8011918:	bf00      	nop
 801191a:	e000      	b.n	801191e <icmp_input+0x1c2>
    break;
 801191c:	bf00      	nop
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                (s16_t)type, (s16_t)code));
    ICMP_STATS_INC(icmp.proterr);
    ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 801191e:	6878      	ldr	r0, [r7, #4]
 8011920:	f7fe fbe2 	bl	80100e8 <pbuf_free>
  return;
 8011924:	e011      	b.n	801194a <icmp_input+0x1ee>
    goto lenerr;
 8011926:	bf00      	nop
 8011928:	e002      	b.n	8011930 <icmp_input+0x1d4>
    goto lenerr;
 801192a:	bf00      	nop
 801192c:	e000      	b.n	8011930 <icmp_input+0x1d4>
      goto lenerr;
 801192e:	bf00      	nop
lenerr:
  pbuf_free(p);
 8011930:	6878      	ldr	r0, [r7, #4]
 8011932:	f7fe fbd9 	bl	80100e8 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 8011936:	e008      	b.n	801194a <icmp_input+0x1ee>
      goto icmperr;
 8011938:	bf00      	nop
 801193a:	e002      	b.n	8011942 <icmp_input+0x1e6>
      goto icmperr;
 801193c:	bf00      	nop
 801193e:	e000      	b.n	8011942 <icmp_input+0x1e6>
        goto icmperr;
 8011940:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 8011942:	6878      	ldr	r0, [r7, #4]
 8011944:	f7fe fbd0 	bl	80100e8 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 8011948:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 801194a:	3728      	adds	r7, #40	; 0x28
 801194c:	46bd      	mov	sp, r7
 801194e:	bd80      	pop	{r7, pc}
 8011950:	200046c4 	.word	0x200046c4
 8011954:	200046d8 	.word	0x200046d8
 8011958:	0801741c 	.word	0x0801741c
 801195c:	08017454 	.word	0x08017454
 8011960:	0801748c 	.word	0x0801748c
 8011964:	080174b4 	.word	0x080174b4

08011968 <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 8011968:	b580      	push	{r7, lr}
 801196a:	b082      	sub	sp, #8
 801196c:	af00      	add	r7, sp, #0
 801196e:	6078      	str	r0, [r7, #4]
 8011970:	460b      	mov	r3, r1
 8011972:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 8011974:	78fb      	ldrb	r3, [r7, #3]
 8011976:	461a      	mov	r2, r3
 8011978:	2103      	movs	r1, #3
 801197a:	6878      	ldr	r0, [r7, #4]
 801197c:	f000 f814 	bl	80119a8 <icmp_send_response>
}
 8011980:	bf00      	nop
 8011982:	3708      	adds	r7, #8
 8011984:	46bd      	mov	sp, r7
 8011986:	bd80      	pop	{r7, pc}

08011988 <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 8011988:	b580      	push	{r7, lr}
 801198a:	b082      	sub	sp, #8
 801198c:	af00      	add	r7, sp, #0
 801198e:	6078      	str	r0, [r7, #4]
 8011990:	460b      	mov	r3, r1
 8011992:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 8011994:	78fb      	ldrb	r3, [r7, #3]
 8011996:	461a      	mov	r2, r3
 8011998:	210b      	movs	r1, #11
 801199a:	6878      	ldr	r0, [r7, #4]
 801199c:	f000 f804 	bl	80119a8 <icmp_send_response>
}
 80119a0:	bf00      	nop
 80119a2:	3708      	adds	r7, #8
 80119a4:	46bd      	mov	sp, r7
 80119a6:	bd80      	pop	{r7, pc}

080119a8 <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 80119a8:	b580      	push	{r7, lr}
 80119aa:	b08c      	sub	sp, #48	; 0x30
 80119ac:	af04      	add	r7, sp, #16
 80119ae:	6078      	str	r0, [r7, #4]
 80119b0:	460b      	mov	r3, r1
 80119b2:	70fb      	strb	r3, [r7, #3]
 80119b4:	4613      	mov	r3, r2
 80119b6:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 80119b8:	2200      	movs	r2, #0
 80119ba:	2124      	movs	r1, #36	; 0x24
 80119bc:	2001      	movs	r0, #1
 80119be:	f7fe f825 	bl	800fa0c <pbuf_alloc>
 80119c2:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 80119c4:	69fb      	ldr	r3, [r7, #28]
 80119c6:	2b00      	cmp	r3, #0
 80119c8:	d04c      	beq.n	8011a64 <icmp_send_response+0xbc>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 80119ca:	69fb      	ldr	r3, [r7, #28]
 80119cc:	895b      	ldrh	r3, [r3, #10]
 80119ce:	2b23      	cmp	r3, #35	; 0x23
 80119d0:	d806      	bhi.n	80119e0 <icmp_send_response+0x38>
 80119d2:	4b26      	ldr	r3, [pc, #152]	; (8011a6c <icmp_send_response+0xc4>)
 80119d4:	f44f 72b1 	mov.w	r2, #354	; 0x162
 80119d8:	4925      	ldr	r1, [pc, #148]	; (8011a70 <icmp_send_response+0xc8>)
 80119da:	4826      	ldr	r0, [pc, #152]	; (8011a74 <icmp_send_response+0xcc>)
 80119dc:	f002 fe62 	bl	80146a4 <iprintf>
             (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 80119e0:	687b      	ldr	r3, [r7, #4]
 80119e2:	685b      	ldr	r3, [r3, #4]
 80119e4:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 80119e6:	69fb      	ldr	r3, [r7, #28]
 80119e8:	685b      	ldr	r3, [r3, #4]
 80119ea:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 80119ec:	697b      	ldr	r3, [r7, #20]
 80119ee:	78fa      	ldrb	r2, [r7, #3]
 80119f0:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 80119f2:	697b      	ldr	r3, [r7, #20]
 80119f4:	78ba      	ldrb	r2, [r7, #2]
 80119f6:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 80119f8:	697b      	ldr	r3, [r7, #20]
 80119fa:	2200      	movs	r2, #0
 80119fc:	711a      	strb	r2, [r3, #4]
 80119fe:	2200      	movs	r2, #0
 8011a00:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 8011a02:	697b      	ldr	r3, [r7, #20]
 8011a04:	2200      	movs	r2, #0
 8011a06:	719a      	strb	r2, [r3, #6]
 8011a08:	2200      	movs	r2, #0
 8011a0a:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 8011a0c:	69fb      	ldr	r3, [r7, #28]
 8011a0e:	685b      	ldr	r3, [r3, #4]
 8011a10:	f103 0008 	add.w	r0, r3, #8
 8011a14:	687b      	ldr	r3, [r7, #4]
 8011a16:	685b      	ldr	r3, [r3, #4]
 8011a18:	221c      	movs	r2, #28
 8011a1a:	4619      	mov	r1, r3
 8011a1c:	f002 f939 	bl	8013c92 <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 8011a20:	69bb      	ldr	r3, [r7, #24]
 8011a22:	68db      	ldr	r3, [r3, #12]
 8011a24:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_src, &iphdr_dst);
  }
#else
  netif = ip4_route(&iphdr_src);
 8011a26:	f107 030c 	add.w	r3, r7, #12
 8011a2a:	4618      	mov	r0, r3
 8011a2c:	f000 f824 	bl	8011a78 <ip4_route>
 8011a30:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 8011a32:	693b      	ldr	r3, [r7, #16]
 8011a34:	2b00      	cmp	r3, #0
 8011a36:	d011      	beq.n	8011a5c <icmp_send_response+0xb4>
    /* calculate checksum */
    icmphdr->chksum = 0;
 8011a38:	697b      	ldr	r3, [r7, #20]
 8011a3a:	2200      	movs	r2, #0
 8011a3c:	709a      	strb	r2, [r3, #2]
 8011a3e:	2200      	movs	r2, #0
 8011a40:	70da      	strb	r2, [r3, #3]
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 8011a42:	f107 020c 	add.w	r2, r7, #12
 8011a46:	693b      	ldr	r3, [r7, #16]
 8011a48:	9302      	str	r3, [sp, #8]
 8011a4a:	2301      	movs	r3, #1
 8011a4c:	9301      	str	r3, [sp, #4]
 8011a4e:	2300      	movs	r3, #0
 8011a50:	9300      	str	r3, [sp, #0]
 8011a52:	23ff      	movs	r3, #255	; 0xff
 8011a54:	2100      	movs	r1, #0
 8011a56:	69f8      	ldr	r0, [r7, #28]
 8011a58:	f000 f9ae 	bl	8011db8 <ip4_output_if>
  }
  pbuf_free(q);
 8011a5c:	69f8      	ldr	r0, [r7, #28]
 8011a5e:	f7fe fb43 	bl	80100e8 <pbuf_free>
 8011a62:	e000      	b.n	8011a66 <icmp_send_response+0xbe>
    return;
 8011a64:	bf00      	nop
}
 8011a66:	3720      	adds	r7, #32
 8011a68:	46bd      	mov	sp, r7
 8011a6a:	bd80      	pop	{r7, pc}
 8011a6c:	0801741c 	.word	0x0801741c
 8011a70:	080174e8 	.word	0x080174e8
 8011a74:	0801748c 	.word	0x0801748c

08011a78 <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 8011a78:	b480      	push	{r7}
 8011a7a:	b085      	sub	sp, #20
 8011a7c:	af00      	add	r7, sp, #0
 8011a7e:	6078      	str	r0, [r7, #4]
    return ip4_default_multicast_netif;
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */

  /* iterate through netifs */
  for (netif = netif_list; netif != NULL; netif = netif->next) {
 8011a80:	4b30      	ldr	r3, [pc, #192]	; (8011b44 <ip4_route+0xcc>)
 8011a82:	681b      	ldr	r3, [r3, #0]
 8011a84:	60fb      	str	r3, [r7, #12]
 8011a86:	e036      	b.n	8011af6 <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8011a88:	68fb      	ldr	r3, [r7, #12]
 8011a8a:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8011a8e:	f003 0301 	and.w	r3, r3, #1
 8011a92:	b2db      	uxtb	r3, r3
 8011a94:	2b00      	cmp	r3, #0
 8011a96:	d02b      	beq.n	8011af0 <ip4_route+0x78>
 8011a98:	68fb      	ldr	r3, [r7, #12]
 8011a9a:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8011a9e:	089b      	lsrs	r3, r3, #2
 8011aa0:	f003 0301 	and.w	r3, r3, #1
 8011aa4:	b2db      	uxtb	r3, r3
 8011aa6:	2b00      	cmp	r3, #0
 8011aa8:	d022      	beq.n	8011af0 <ip4_route+0x78>
 8011aaa:	68fb      	ldr	r3, [r7, #12]
 8011aac:	3304      	adds	r3, #4
 8011aae:	681b      	ldr	r3, [r3, #0]
 8011ab0:	2b00      	cmp	r3, #0
 8011ab2:	d01d      	beq.n	8011af0 <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 8011ab4:	687b      	ldr	r3, [r7, #4]
 8011ab6:	681a      	ldr	r2, [r3, #0]
 8011ab8:	68fb      	ldr	r3, [r7, #12]
 8011aba:	3304      	adds	r3, #4
 8011abc:	681b      	ldr	r3, [r3, #0]
 8011abe:	405a      	eors	r2, r3
 8011ac0:	68fb      	ldr	r3, [r7, #12]
 8011ac2:	3308      	adds	r3, #8
 8011ac4:	681b      	ldr	r3, [r3, #0]
 8011ac6:	4013      	ands	r3, r2
 8011ac8:	2b00      	cmp	r3, #0
 8011aca:	d101      	bne.n	8011ad0 <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 8011acc:	68fb      	ldr	r3, [r7, #12]
 8011ace:	e033      	b.n	8011b38 <ip4_route+0xc0>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 8011ad0:	68fb      	ldr	r3, [r7, #12]
 8011ad2:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8011ad6:	f003 0302 	and.w	r3, r3, #2
 8011ada:	2b00      	cmp	r3, #0
 8011adc:	d108      	bne.n	8011af0 <ip4_route+0x78>
 8011ade:	687b      	ldr	r3, [r7, #4]
 8011ae0:	681a      	ldr	r2, [r3, #0]
 8011ae2:	68fb      	ldr	r3, [r7, #12]
 8011ae4:	330c      	adds	r3, #12
 8011ae6:	681b      	ldr	r3, [r3, #0]
 8011ae8:	429a      	cmp	r2, r3
 8011aea:	d101      	bne.n	8011af0 <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 8011aec:	68fb      	ldr	r3, [r7, #12]
 8011aee:	e023      	b.n	8011b38 <ip4_route+0xc0>
  for (netif = netif_list; netif != NULL; netif = netif->next) {
 8011af0:	68fb      	ldr	r3, [r7, #12]
 8011af2:	681b      	ldr	r3, [r3, #0]
 8011af4:	60fb      	str	r3, [r7, #12]
 8011af6:	68fb      	ldr	r3, [r7, #12]
 8011af8:	2b00      	cmp	r3, #0
 8011afa:	d1c5      	bne.n	8011a88 <ip4_route+0x10>
  if (netif != NULL) {
    return netif;
  }
#endif

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 8011afc:	4b12      	ldr	r3, [pc, #72]	; (8011b48 <ip4_route+0xd0>)
 8011afe:	681b      	ldr	r3, [r3, #0]
 8011b00:	2b00      	cmp	r3, #0
 8011b02:	d015      	beq.n	8011b30 <ip4_route+0xb8>
 8011b04:	4b10      	ldr	r3, [pc, #64]	; (8011b48 <ip4_route+0xd0>)
 8011b06:	681b      	ldr	r3, [r3, #0]
 8011b08:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8011b0c:	f003 0301 	and.w	r3, r3, #1
 8011b10:	2b00      	cmp	r3, #0
 8011b12:	d00d      	beq.n	8011b30 <ip4_route+0xb8>
 8011b14:	4b0c      	ldr	r3, [pc, #48]	; (8011b48 <ip4_route+0xd0>)
 8011b16:	681b      	ldr	r3, [r3, #0]
 8011b18:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8011b1c:	f003 0304 	and.w	r3, r3, #4
 8011b20:	2b00      	cmp	r3, #0
 8011b22:	d005      	beq.n	8011b30 <ip4_route+0xb8>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default))) {
 8011b24:	4b08      	ldr	r3, [pc, #32]	; (8011b48 <ip4_route+0xd0>)
 8011b26:	681b      	ldr	r3, [r3, #0]
 8011b28:	3304      	adds	r3, #4
 8011b2a:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 8011b2c:	2b00      	cmp	r3, #0
 8011b2e:	d101      	bne.n	8011b34 <ip4_route+0xbc>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
      ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 8011b30:	2300      	movs	r3, #0
 8011b32:	e001      	b.n	8011b38 <ip4_route+0xc0>
  }

  return netif_default;
 8011b34:	4b04      	ldr	r3, [pc, #16]	; (8011b48 <ip4_route+0xd0>)
 8011b36:	681b      	ldr	r3, [r3, #0]
}
 8011b38:	4618      	mov	r0, r3
 8011b3a:	3714      	adds	r7, #20
 8011b3c:	46bd      	mov	sp, r7
 8011b3e:	bc80      	pop	{r7}
 8011b40:	4770      	bx	lr
 8011b42:	bf00      	nop
 8011b44:	200076f0 	.word	0x200076f0
 8011b48:	200076f4 	.word	0x200076f4

08011b4c <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 8011b4c:	b580      	push	{r7, lr}
 8011b4e:	b086      	sub	sp, #24
 8011b50:	af00      	add	r7, sp, #0
 8011b52:	6078      	str	r0, [r7, #4]
 8011b54:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 8011b56:	687b      	ldr	r3, [r7, #4]
 8011b58:	685b      	ldr	r3, [r3, #4]
 8011b5a:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 8011b5c:	697b      	ldr	r3, [r7, #20]
 8011b5e:	781b      	ldrb	r3, [r3, #0]
 8011b60:	091b      	lsrs	r3, r3, #4
 8011b62:	b2db      	uxtb	r3, r3
 8011b64:	2b04      	cmp	r3, #4
 8011b66:	d004      	beq.n	8011b72 <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 8011b68:	6878      	ldr	r0, [r7, #4]
 8011b6a:	f7fe fabd 	bl	80100e8 <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 8011b6e:	2300      	movs	r3, #0
 8011b70:	e11a      	b.n	8011da8 <ip4_input+0x25c>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in number of 32-bit words */
  iphdr_hlen = IPH_HL(iphdr);
 8011b72:	697b      	ldr	r3, [r7, #20]
 8011b74:	781b      	ldrb	r3, [r3, #0]
 8011b76:	b29b      	uxth	r3, r3
 8011b78:	f003 030f 	and.w	r3, r3, #15
 8011b7c:	817b      	strh	r3, [r7, #10]
  /* calculate IP header length in bytes */
  iphdr_hlen *= 4;
 8011b7e:	897b      	ldrh	r3, [r7, #10]
 8011b80:	009b      	lsls	r3, r3, #2
 8011b82:	817b      	strh	r3, [r7, #10]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 8011b84:	697b      	ldr	r3, [r7, #20]
 8011b86:	885b      	ldrh	r3, [r3, #2]
 8011b88:	b29b      	uxth	r3, r3
 8011b8a:	4618      	mov	r0, r3
 8011b8c:	f7fd f9d6 	bl	800ef3c <lwip_htons>
 8011b90:	4603      	mov	r3, r0
 8011b92:	813b      	strh	r3, [r7, #8]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 8011b94:	687b      	ldr	r3, [r7, #4]
 8011b96:	891b      	ldrh	r3, [r3, #8]
 8011b98:	893a      	ldrh	r2, [r7, #8]
 8011b9a:	429a      	cmp	r2, r3
 8011b9c:	d204      	bcs.n	8011ba8 <ip4_input+0x5c>
    pbuf_realloc(p, iphdr_len);
 8011b9e:	893b      	ldrh	r3, [r7, #8]
 8011ba0:	4619      	mov	r1, r3
 8011ba2:	6878      	ldr	r0, [r7, #4]
 8011ba4:	f7fe f92c 	bl	800fe00 <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 8011ba8:	687b      	ldr	r3, [r7, #4]
 8011baa:	895b      	ldrh	r3, [r3, #10]
 8011bac:	897a      	ldrh	r2, [r7, #10]
 8011bae:	429a      	cmp	r2, r3
 8011bb0:	d807      	bhi.n	8011bc2 <ip4_input+0x76>
 8011bb2:	687b      	ldr	r3, [r7, #4]
 8011bb4:	891b      	ldrh	r3, [r3, #8]
 8011bb6:	893a      	ldrh	r2, [r7, #8]
 8011bb8:	429a      	cmp	r2, r3
 8011bba:	d802      	bhi.n	8011bc2 <ip4_input+0x76>
 8011bbc:	897b      	ldrh	r3, [r7, #10]
 8011bbe:	2b13      	cmp	r3, #19
 8011bc0:	d804      	bhi.n	8011bcc <ip4_input+0x80>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
        ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
        iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 8011bc2:	6878      	ldr	r0, [r7, #4]
 8011bc4:	f7fe fa90 	bl	80100e8 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 8011bc8:	2300      	movs	r3, #0
 8011bca:	e0ed      	b.n	8011da8 <ip4_input+0x25c>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 8011bcc:	697b      	ldr	r3, [r7, #20]
 8011bce:	691b      	ldr	r3, [r3, #16]
 8011bd0:	4a77      	ldr	r2, [pc, #476]	; (8011db0 <ip4_input+0x264>)
 8011bd2:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 8011bd4:	697b      	ldr	r3, [r7, #20]
 8011bd6:	68db      	ldr	r3, [r3, #12]
 8011bd8:	4a75      	ldr	r2, [pc, #468]	; (8011db0 <ip4_input+0x264>)
 8011bda:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8011bdc:	4b74      	ldr	r3, [pc, #464]	; (8011db0 <ip4_input+0x264>)
 8011bde:	695b      	ldr	r3, [r3, #20]
 8011be0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8011be4:	2be0      	cmp	r3, #224	; 0xe0
 8011be6:	d112      	bne.n	8011c0e <ip4_input+0xc2>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 8011be8:	683b      	ldr	r3, [r7, #0]
 8011bea:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8011bee:	f003 0301 	and.w	r3, r3, #1
 8011bf2:	b2db      	uxtb	r3, r3
 8011bf4:	2b00      	cmp	r3, #0
 8011bf6:	d007      	beq.n	8011c08 <ip4_input+0xbc>
 8011bf8:	683b      	ldr	r3, [r7, #0]
 8011bfa:	3304      	adds	r3, #4
 8011bfc:	681b      	ldr	r3, [r3, #0]
 8011bfe:	2b00      	cmp	r3, #0
 8011c00:	d002      	beq.n	8011c08 <ip4_input+0xbc>
      netif = inp;
 8011c02:	683b      	ldr	r3, [r7, #0]
 8011c04:	613b      	str	r3, [r7, #16]
 8011c06:	e041      	b.n	8011c8c <ip4_input+0x140>
    } else {
      netif = NULL;
 8011c08:	2300      	movs	r3, #0
 8011c0a:	613b      	str	r3, [r7, #16]
 8011c0c:	e03e      	b.n	8011c8c <ip4_input+0x140>
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs.
       'first' is used as a boolean to mark whether we started walking the list */
    int first = 1;
 8011c0e:	2301      	movs	r3, #1
 8011c10:	60fb      	str	r3, [r7, #12]
    netif = inp;
 8011c12:	683b      	ldr	r3, [r7, #0]
 8011c14:	613b      	str	r3, [r7, #16]
          ip4_addr_get_u32(&iphdr->dest) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
          ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
          ip4_addr_get_u32(&iphdr->dest) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

      /* interface is up and configured? */
      if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 8011c16:	693b      	ldr	r3, [r7, #16]
 8011c18:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8011c1c:	f003 0301 	and.w	r3, r3, #1
 8011c20:	b2db      	uxtb	r3, r3
 8011c22:	2b00      	cmp	r3, #0
 8011c24:	d014      	beq.n	8011c50 <ip4_input+0x104>
 8011c26:	693b      	ldr	r3, [r7, #16]
 8011c28:	3304      	adds	r3, #4
 8011c2a:	681b      	ldr	r3, [r3, #0]
 8011c2c:	2b00      	cmp	r3, #0
 8011c2e:	d00f      	beq.n	8011c50 <ip4_input+0x104>
        /* unicast to this interface address? */
        if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8011c30:	4b5f      	ldr	r3, [pc, #380]	; (8011db0 <ip4_input+0x264>)
 8011c32:	695a      	ldr	r2, [r3, #20]
 8011c34:	693b      	ldr	r3, [r7, #16]
 8011c36:	3304      	adds	r3, #4
 8011c38:	681b      	ldr	r3, [r3, #0]
 8011c3a:	429a      	cmp	r2, r3
 8011c3c:	d026      	beq.n	8011c8c <ip4_input+0x140>
            /* or broadcast on this interface network address? */
            ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 8011c3e:	4b5c      	ldr	r3, [pc, #368]	; (8011db0 <ip4_input+0x264>)
 8011c40:	695b      	ldr	r3, [r3, #20]
 8011c42:	6939      	ldr	r1, [r7, #16]
 8011c44:	4618      	mov	r0, r3
 8011c46:	f000 f989 	bl	8011f5c <ip4_addr_isbroadcast_u32>
 8011c4a:	4603      	mov	r3, r0
        if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8011c4c:	2b00      	cmp	r3, #0
 8011c4e:	d11d      	bne.n	8011c8c <ip4_input+0x140>
          /* break out of for loop */
          break;
        }
#endif /* LWIP_AUTOIP */
      }
      if (first) {
 8011c50:	68fb      	ldr	r3, [r7, #12]
 8011c52:	2b00      	cmp	r3, #0
 8011c54:	d00d      	beq.n	8011c72 <ip4_input+0x126>
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
        /* Packets sent to the loopback address must not be accepted on an
         * interface that does not have the loopback address assigned to it,
         * unless a non-loopback interface is used for loopback traffic. */
        if (ip4_addr_isloopback(ip4_current_dest_addr())) {
 8011c56:	4b56      	ldr	r3, [pc, #344]	; (8011db0 <ip4_input+0x264>)
 8011c58:	695b      	ldr	r3, [r3, #20]
 8011c5a:	b2db      	uxtb	r3, r3
 8011c5c:	2b7f      	cmp	r3, #127	; 0x7f
 8011c5e:	d102      	bne.n	8011c66 <ip4_input+0x11a>
          netif = NULL;
 8011c60:	2300      	movs	r3, #0
 8011c62:	613b      	str	r3, [r7, #16]
          break;
 8011c64:	e012      	b.n	8011c8c <ip4_input+0x140>
        }
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
        first = 0;
 8011c66:	2300      	movs	r3, #0
 8011c68:	60fb      	str	r3, [r7, #12]
        netif = netif_list;
 8011c6a:	4b52      	ldr	r3, [pc, #328]	; (8011db4 <ip4_input+0x268>)
 8011c6c:	681b      	ldr	r3, [r3, #0]
 8011c6e:	613b      	str	r3, [r7, #16]
 8011c70:	e002      	b.n	8011c78 <ip4_input+0x12c>
      } else {
        netif = netif->next;
 8011c72:	693b      	ldr	r3, [r7, #16]
 8011c74:	681b      	ldr	r3, [r3, #0]
 8011c76:	613b      	str	r3, [r7, #16]
      }
      if (netif == inp) {
 8011c78:	693a      	ldr	r2, [r7, #16]
 8011c7a:	683b      	ldr	r3, [r7, #0]
 8011c7c:	429a      	cmp	r2, r3
 8011c7e:	d102      	bne.n	8011c86 <ip4_input+0x13a>
        netif = netif->next;
 8011c80:	693b      	ldr	r3, [r7, #16]
 8011c82:	681b      	ldr	r3, [r3, #0]
 8011c84:	613b      	str	r3, [r7, #16]
      }
    } while (netif != NULL);
 8011c86:	693b      	ldr	r3, [r7, #16]
 8011c88:	2b00      	cmp	r3, #0
 8011c8a:	d1c4      	bne.n	8011c16 <ip4_input+0xca>
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8011c8c:	4b48      	ldr	r3, [pc, #288]	; (8011db0 <ip4_input+0x264>)
 8011c8e:	691b      	ldr	r3, [r3, #16]
 8011c90:	6839      	ldr	r1, [r7, #0]
 8011c92:	4618      	mov	r0, r3
 8011c94:	f000 f962 	bl	8011f5c <ip4_addr_isbroadcast_u32>
 8011c98:	4603      	mov	r3, r0
 8011c9a:	2b00      	cmp	r3, #0
 8011c9c:	d105      	bne.n	8011caa <ip4_input+0x15e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 8011c9e:	4b44      	ldr	r3, [pc, #272]	; (8011db0 <ip4_input+0x264>)
 8011ca0:	691b      	ldr	r3, [r3, #16]
 8011ca2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8011ca6:	2be0      	cmp	r3, #224	; 0xe0
 8011ca8:	d104      	bne.n	8011cb4 <ip4_input+0x168>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 8011caa:	6878      	ldr	r0, [r7, #4]
 8011cac:	f7fe fa1c 	bl	80100e8 <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 8011cb0:	2300      	movs	r3, #0
 8011cb2:	e079      	b.n	8011da8 <ip4_input+0x25c>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 8011cb4:	693b      	ldr	r3, [r7, #16]
 8011cb6:	2b00      	cmp	r3, #0
 8011cb8:	d104      	bne.n	8011cc4 <ip4_input+0x178>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 8011cba:	6878      	ldr	r0, [r7, #4]
 8011cbc:	f7fe fa14 	bl	80100e8 <pbuf_free>
    return ERR_OK;
 8011cc0:	2300      	movs	r3, #0
 8011cc2:	e071      	b.n	8011da8 <ip4_input+0x25c>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 8011cc4:	697b      	ldr	r3, [r7, #20]
 8011cc6:	88db      	ldrh	r3, [r3, #6]
 8011cc8:	b29b      	uxth	r3, r3
 8011cca:	461a      	mov	r2, r3
 8011ccc:	f64f 733f 	movw	r3, #65343	; 0xff3f
 8011cd0:	4013      	ands	r3, r2
 8011cd2:	2b00      	cmp	r3, #0
 8011cd4:	d00b      	beq.n	8011cee <ip4_input+0x1a2>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
      lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK)*8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 8011cd6:	6878      	ldr	r0, [r7, #4]
 8011cd8:	f000 fc84 	bl	80125e4 <ip4_reass>
 8011cdc:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 8011cde:	687b      	ldr	r3, [r7, #4]
 8011ce0:	2b00      	cmp	r3, #0
 8011ce2:	d101      	bne.n	8011ce8 <ip4_input+0x19c>
      return ERR_OK;
 8011ce4:	2300      	movs	r3, #0
 8011ce6:	e05f      	b.n	8011da8 <ip4_input+0x25c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 8011ce8:	687b      	ldr	r3, [r7, #4]
 8011cea:	685b      	ldr	r3, [r3, #4]
 8011cec:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 8011cee:	4a30      	ldr	r2, [pc, #192]	; (8011db0 <ip4_input+0x264>)
 8011cf0:	693b      	ldr	r3, [r7, #16]
 8011cf2:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 8011cf4:	4a2e      	ldr	r2, [pc, #184]	; (8011db0 <ip4_input+0x264>)
 8011cf6:	683b      	ldr	r3, [r7, #0]
 8011cf8:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 8011cfa:	4a2d      	ldr	r2, [pc, #180]	; (8011db0 <ip4_input+0x264>)
 8011cfc:	697b      	ldr	r3, [r7, #20]
 8011cfe:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL(iphdr) * 4;
 8011d00:	697b      	ldr	r3, [r7, #20]
 8011d02:	781b      	ldrb	r3, [r3, #0]
 8011d04:	b29b      	uxth	r3, r3
 8011d06:	f003 030f 	and.w	r3, r3, #15
 8011d0a:	b29b      	uxth	r3, r3
 8011d0c:	009b      	lsls	r3, r3, #2
 8011d0e:	b29a      	uxth	r2, r3
 8011d10:	4b27      	ldr	r3, [pc, #156]	; (8011db0 <ip4_input+0x264>)
 8011d12:	819a      	strh	r2, [r3, #12]
#if LWIP_RAW
  /* raw input did not eat the packet? */
  if (raw_input(p, inp) == 0)
#endif /* LWIP_RAW */
  {
    pbuf_header(p, -(s16_t)iphdr_hlen); /* Move to payload, no check necessary. */
 8011d14:	897b      	ldrh	r3, [r7, #10]
 8011d16:	425b      	negs	r3, r3
 8011d18:	b29b      	uxth	r3, r3
 8011d1a:	b21b      	sxth	r3, r3
 8011d1c:	4619      	mov	r1, r3
 8011d1e:	6878      	ldr	r0, [r7, #4]
 8011d20:	f7fe f9be 	bl	80100a0 <pbuf_header>

    switch (IPH_PROTO(iphdr)) {
 8011d24:	697b      	ldr	r3, [r7, #20]
 8011d26:	7a5b      	ldrb	r3, [r3, #9]
 8011d28:	2b01      	cmp	r3, #1
 8011d2a:	d006      	beq.n	8011d3a <ip4_input+0x1ee>
 8011d2c:	2b11      	cmp	r3, #17
 8011d2e:	d109      	bne.n	8011d44 <ip4_input+0x1f8>
    case IP_PROTO_UDP:
#if LWIP_UDPLITE
    case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
      MIB2_STATS_INC(mib2.ipindelivers);
      udp_input(p, inp);
 8011d30:	6839      	ldr	r1, [r7, #0]
 8011d32:	6878      	ldr	r0, [r7, #4]
 8011d34:	f7fe fce8 	bl	8010708 <udp_input>
      break;
 8011d38:	e023      	b.n	8011d82 <ip4_input+0x236>
      break;
#endif /* LWIP_TCP */
#if LWIP_ICMP
    case IP_PROTO_ICMP:
      MIB2_STATS_INC(mib2.ipindelivers);
      icmp_input(p, inp);
 8011d3a:	6839      	ldr	r1, [r7, #0]
 8011d3c:	6878      	ldr	r0, [r7, #4]
 8011d3e:	f7ff fd0d 	bl	801175c <icmp_input>
      break;
 8011d42:	e01e      	b.n	8011d82 <ip4_input+0x236>
      break;
#endif /* LWIP_IGMP */
    default:
#if LWIP_ICMP
      /* send ICMP destination protocol unreachable unless is was a broadcast */
      if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8011d44:	4b1a      	ldr	r3, [pc, #104]	; (8011db0 <ip4_input+0x264>)
 8011d46:	695b      	ldr	r3, [r3, #20]
 8011d48:	6939      	ldr	r1, [r7, #16]
 8011d4a:	4618      	mov	r0, r3
 8011d4c:	f000 f906 	bl	8011f5c <ip4_addr_isbroadcast_u32>
 8011d50:	4603      	mov	r3, r0
 8011d52:	2b00      	cmp	r3, #0
 8011d54:	d112      	bne.n	8011d7c <ip4_input+0x230>
          !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8011d56:	4b16      	ldr	r3, [pc, #88]	; (8011db0 <ip4_input+0x264>)
 8011d58:	695b      	ldr	r3, [r3, #20]
 8011d5a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8011d5e:	2be0      	cmp	r3, #224	; 0xe0
 8011d60:	d00c      	beq.n	8011d7c <ip4_input+0x230>
        pbuf_header_force(p, iphdr_hlen); /* Move to ip header, no check necessary. */
 8011d62:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8011d66:	4619      	mov	r1, r3
 8011d68:	6878      	ldr	r0, [r7, #4]
 8011d6a:	f7fe f9ab 	bl	80100c4 <pbuf_header_force>
        p->payload = iphdr;
 8011d6e:	687b      	ldr	r3, [r7, #4]
 8011d70:	697a      	ldr	r2, [r7, #20]
 8011d72:	605a      	str	r2, [r3, #4]
        icmp_dest_unreach(p, ICMP_DUR_PROTO);
 8011d74:	2102      	movs	r1, #2
 8011d76:	6878      	ldr	r0, [r7, #4]
 8011d78:	f7ff fdf6 	bl	8011968 <icmp_dest_unreach>
      }
#endif /* LWIP_ICMP */
      pbuf_free(p);
 8011d7c:	6878      	ldr	r0, [r7, #4]
 8011d7e:	f7fe f9b3 	bl	80100e8 <pbuf_free>
      MIB2_STATS_INC(mib2.ipinunknownprotos);
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 8011d82:	4b0b      	ldr	r3, [pc, #44]	; (8011db0 <ip4_input+0x264>)
 8011d84:	2200      	movs	r2, #0
 8011d86:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 8011d88:	4b09      	ldr	r3, [pc, #36]	; (8011db0 <ip4_input+0x264>)
 8011d8a:	2200      	movs	r2, #0
 8011d8c:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 8011d8e:	4b08      	ldr	r3, [pc, #32]	; (8011db0 <ip4_input+0x264>)
 8011d90:	2200      	movs	r2, #0
 8011d92:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 8011d94:	4b06      	ldr	r3, [pc, #24]	; (8011db0 <ip4_input+0x264>)
 8011d96:	2200      	movs	r2, #0
 8011d98:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 8011d9a:	4b05      	ldr	r3, [pc, #20]	; (8011db0 <ip4_input+0x264>)
 8011d9c:	2200      	movs	r2, #0
 8011d9e:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 8011da0:	4b03      	ldr	r3, [pc, #12]	; (8011db0 <ip4_input+0x264>)
 8011da2:	2200      	movs	r2, #0
 8011da4:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 8011da6:	2300      	movs	r3, #0
}
 8011da8:	4618      	mov	r0, r3
 8011daa:	3718      	adds	r7, #24
 8011dac:	46bd      	mov	sp, r7
 8011dae:	bd80      	pop	{r7, pc}
 8011db0:	200046c4 	.word	0x200046c4
 8011db4:	200076f0 	.word	0x200076f0

08011db8 <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
             u8_t ttl, u8_t tos,
             u8_t proto, struct netif *netif)
{
 8011db8:	b580      	push	{r7, lr}
 8011dba:	b08a      	sub	sp, #40	; 0x28
 8011dbc:	af04      	add	r7, sp, #16
 8011dbe:	60f8      	str	r0, [r7, #12]
 8011dc0:	60b9      	str	r1, [r7, #8]
 8011dc2:	607a      	str	r2, [r7, #4]
 8011dc4:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
       u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
       u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 8011dc6:	68bb      	ldr	r3, [r7, #8]
 8011dc8:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 8011dca:	687b      	ldr	r3, [r7, #4]
 8011dcc:	2b00      	cmp	r3, #0
 8011dce:	d009      	beq.n	8011de4 <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 8011dd0:	68bb      	ldr	r3, [r7, #8]
 8011dd2:	2b00      	cmp	r3, #0
 8011dd4:	d003      	beq.n	8011dde <ip4_output_if+0x26>
 8011dd6:	68bb      	ldr	r3, [r7, #8]
 8011dd8:	681b      	ldr	r3, [r3, #0]
 8011dda:	2b00      	cmp	r3, #0
 8011ddc:	d102      	bne.n	8011de4 <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 8011dde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011de0:	3304      	adds	r3, #4
 8011de2:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
    ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 8011de4:	78fa      	ldrb	r2, [r7, #3]
 8011de6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011de8:	9302      	str	r3, [sp, #8]
 8011dea:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8011dee:	9301      	str	r3, [sp, #4]
 8011df0:	f897 3020 	ldrb.w	r3, [r7, #32]
 8011df4:	9300      	str	r3, [sp, #0]
 8011df6:	4613      	mov	r3, r2
 8011df8:	687a      	ldr	r2, [r7, #4]
 8011dfa:	6979      	ldr	r1, [r7, #20]
 8011dfc:	68f8      	ldr	r0, [r7, #12]
 8011dfe:	f000 f805 	bl	8011e0c <ip4_output_if_src>
 8011e02:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 8011e04:	4618      	mov	r0, r3
 8011e06:	3718      	adds	r7, #24
 8011e08:	46bd      	mov	sp, r7
 8011e0a:	bd80      	pop	{r7, pc}

08011e0c <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
             u8_t ttl, u8_t tos,
             u8_t proto, struct netif *netif)
{
 8011e0c:	b580      	push	{r7, lr}
 8011e0e:	b088      	sub	sp, #32
 8011e10:	af00      	add	r7, sp, #0
 8011e12:	60f8      	str	r0, [r7, #12]
 8011e14:	60b9      	str	r1, [r7, #8]
 8011e16:	607a      	str	r2, [r7, #4]
 8011e18:	70fb      	strb	r3, [r7, #3]
  ip4_addr_t dest_addr;
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 8011e1a:	68fb      	ldr	r3, [r7, #12]
 8011e1c:	89db      	ldrh	r3, [r3, #14]
 8011e1e:	2b01      	cmp	r3, #1
 8011e20:	d006      	beq.n	8011e30 <ip4_output_if_src+0x24>
 8011e22:	4b48      	ldr	r3, [pc, #288]	; (8011f44 <ip4_output_if_src+0x138>)
 8011e24:	f240 3233 	movw	r2, #819	; 0x333
 8011e28:	4947      	ldr	r1, [pc, #284]	; (8011f48 <ip4_output_if_src+0x13c>)
 8011e2a:	4848      	ldr	r0, [pc, #288]	; (8011f4c <ip4_output_if_src+0x140>)
 8011e2c:	f002 fc3a 	bl	80146a4 <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 8011e30:	687b      	ldr	r3, [r7, #4]
 8011e32:	2b00      	cmp	r3, #0
 8011e34:	d060      	beq.n	8011ef8 <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 8011e36:	2314      	movs	r3, #20
 8011e38:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_header(p, IP_HLEN)) {
 8011e3a:	2114      	movs	r1, #20
 8011e3c:	68f8      	ldr	r0, [r7, #12]
 8011e3e:	f7fe f92f 	bl	80100a0 <pbuf_header>
 8011e42:	4603      	mov	r3, r0
 8011e44:	2b00      	cmp	r3, #0
 8011e46:	d002      	beq.n	8011e4e <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 8011e48:	f06f 0301 	mvn.w	r3, #1
 8011e4c:	e075      	b.n	8011f3a <ip4_output_if_src+0x12e>
    }

    iphdr = (struct ip_hdr *)p->payload;
 8011e4e:	68fb      	ldr	r3, [r7, #12]
 8011e50:	685b      	ldr	r3, [r3, #4]
 8011e52:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 8011e54:	68fb      	ldr	r3, [r7, #12]
 8011e56:	895b      	ldrh	r3, [r3, #10]
 8011e58:	2b13      	cmp	r3, #19
 8011e5a:	d806      	bhi.n	8011e6a <ip4_output_if_src+0x5e>
 8011e5c:	4b39      	ldr	r3, [pc, #228]	; (8011f44 <ip4_output_if_src+0x138>)
 8011e5e:	f240 3261 	movw	r2, #865	; 0x361
 8011e62:	493b      	ldr	r1, [pc, #236]	; (8011f50 <ip4_output_if_src+0x144>)
 8011e64:	4839      	ldr	r0, [pc, #228]	; (8011f4c <ip4_output_if_src+0x140>)
 8011e66:	f002 fc1d 	bl	80146a4 <iprintf>
               (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 8011e6a:	69fb      	ldr	r3, [r7, #28]
 8011e6c:	78fa      	ldrb	r2, [r7, #3]
 8011e6e:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 8011e70:	69fb      	ldr	r3, [r7, #28]
 8011e72:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8011e76:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 8011e78:	687b      	ldr	r3, [r7, #4]
 8011e7a:	681a      	ldr	r2, [r3, #0]
 8011e7c:	69fb      	ldr	r3, [r7, #28]
 8011e7e:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 8011e80:	8b7b      	ldrh	r3, [r7, #26]
 8011e82:	089b      	lsrs	r3, r3, #2
 8011e84:	b29b      	uxth	r3, r3
 8011e86:	b2db      	uxtb	r3, r3
 8011e88:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011e8c:	b2da      	uxtb	r2, r3
 8011e8e:	69fb      	ldr	r3, [r7, #28]
 8011e90:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 8011e92:	69fb      	ldr	r3, [r7, #28]
 8011e94:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8011e98:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 8011e9a:	68fb      	ldr	r3, [r7, #12]
 8011e9c:	891b      	ldrh	r3, [r3, #8]
 8011e9e:	4618      	mov	r0, r3
 8011ea0:	f7fd f84c 	bl	800ef3c <lwip_htons>
 8011ea4:	4603      	mov	r3, r0
 8011ea6:	461a      	mov	r2, r3
 8011ea8:	69fb      	ldr	r3, [r7, #28]
 8011eaa:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 8011eac:	69fb      	ldr	r3, [r7, #28]
 8011eae:	2200      	movs	r2, #0
 8011eb0:	719a      	strb	r2, [r3, #6]
 8011eb2:	2200      	movs	r2, #0
 8011eb4:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 8011eb6:	4b27      	ldr	r3, [pc, #156]	; (8011f54 <ip4_output_if_src+0x148>)
 8011eb8:	881b      	ldrh	r3, [r3, #0]
 8011eba:	4618      	mov	r0, r3
 8011ebc:	f7fd f83e 	bl	800ef3c <lwip_htons>
 8011ec0:	4603      	mov	r3, r0
 8011ec2:	461a      	mov	r2, r3
 8011ec4:	69fb      	ldr	r3, [r7, #28]
 8011ec6:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 8011ec8:	4b22      	ldr	r3, [pc, #136]	; (8011f54 <ip4_output_if_src+0x148>)
 8011eca:	881b      	ldrh	r3, [r3, #0]
 8011ecc:	3301      	adds	r3, #1
 8011ece:	b29a      	uxth	r2, r3
 8011ed0:	4b20      	ldr	r3, [pc, #128]	; (8011f54 <ip4_output_if_src+0x148>)
 8011ed2:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 8011ed4:	68bb      	ldr	r3, [r7, #8]
 8011ed6:	2b00      	cmp	r3, #0
 8011ed8:	d104      	bne.n	8011ee4 <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 8011eda:	4b1f      	ldr	r3, [pc, #124]	; (8011f58 <ip4_output_if_src+0x14c>)
 8011edc:	681a      	ldr	r2, [r3, #0]
 8011ede:	69fb      	ldr	r3, [r7, #28]
 8011ee0:	60da      	str	r2, [r3, #12]
 8011ee2:	e003      	b.n	8011eec <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 8011ee4:	68bb      	ldr	r3, [r7, #8]
 8011ee6:	681a      	ldr	r2, [r3, #0]
 8011ee8:	69fb      	ldr	r3, [r7, #28]
 8011eea:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 8011eec:	69fb      	ldr	r3, [r7, #28]
 8011eee:	2200      	movs	r2, #0
 8011ef0:	729a      	strb	r2, [r3, #10]
 8011ef2:	2200      	movs	r2, #0
 8011ef4:	72da      	strb	r2, [r3, #11]
 8011ef6:	e008      	b.n	8011f0a <ip4_output_if_src+0xfe>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    iphdr = (struct ip_hdr *)p->payload;
 8011ef8:	68fb      	ldr	r3, [r7, #12]
 8011efa:	685b      	ldr	r3, [r3, #4]
 8011efc:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 8011efe:	69fb      	ldr	r3, [r7, #28]
 8011f00:	691b      	ldr	r3, [r3, #16]
 8011f02:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 8011f04:	f107 0314 	add.w	r3, r7, #20
 8011f08:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 8011f0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011f0c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8011f0e:	2b00      	cmp	r3, #0
 8011f10:	d00c      	beq.n	8011f2c <ip4_output_if_src+0x120>
 8011f12:	68fb      	ldr	r3, [r7, #12]
 8011f14:	891a      	ldrh	r2, [r3, #8]
 8011f16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011f18:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8011f1a:	429a      	cmp	r2, r3
 8011f1c:	d906      	bls.n	8011f2c <ip4_output_if_src+0x120>
    return ip4_frag(p, netif, dest);
 8011f1e:	687a      	ldr	r2, [r7, #4]
 8011f20:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8011f22:	68f8      	ldr	r0, [r7, #12]
 8011f24:	f000 fd08 	bl	8012938 <ip4_frag>
 8011f28:	4603      	mov	r3, r0
 8011f2a:	e006      	b.n	8011f3a <ip4_output_if_src+0x12e>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 8011f2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011f2e:	695b      	ldr	r3, [r3, #20]
 8011f30:	687a      	ldr	r2, [r7, #4]
 8011f32:	68f9      	ldr	r1, [r7, #12]
 8011f34:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8011f36:	4798      	blx	r3
 8011f38:	4603      	mov	r3, r0
}
 8011f3a:	4618      	mov	r0, r3
 8011f3c:	3720      	adds	r7, #32
 8011f3e:	46bd      	mov	sp, r7
 8011f40:	bd80      	pop	{r7, pc}
 8011f42:	bf00      	nop
 8011f44:	08017514 	.word	0x08017514
 8011f48:	08017548 	.word	0x08017548
 8011f4c:	08017554 	.word	0x08017554
 8011f50:	0801757c 	.word	0x0801757c
 8011f54:	2000059a 	.word	0x2000059a
 8011f58:	08017a58 	.word	0x08017a58

08011f5c <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 8011f5c:	b480      	push	{r7}
 8011f5e:	b085      	sub	sp, #20
 8011f60:	af00      	add	r7, sp, #0
 8011f62:	6078      	str	r0, [r7, #4]
 8011f64:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 8011f66:	687b      	ldr	r3, [r7, #4]
 8011f68:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 8011f6a:	687b      	ldr	r3, [r7, #4]
 8011f6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011f70:	d002      	beq.n	8011f78 <ip4_addr_isbroadcast_u32+0x1c>
 8011f72:	687b      	ldr	r3, [r7, #4]
 8011f74:	2b00      	cmp	r3, #0
 8011f76:	d101      	bne.n	8011f7c <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 8011f78:	2301      	movs	r3, #1
 8011f7a:	e02a      	b.n	8011fd2 <ip4_addr_isbroadcast_u32+0x76>
  /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 8011f7c:	683b      	ldr	r3, [r7, #0]
 8011f7e:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8011f82:	f003 0302 	and.w	r3, r3, #2
 8011f86:	2b00      	cmp	r3, #0
 8011f88:	d101      	bne.n	8011f8e <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 8011f8a:	2300      	movs	r3, #0
 8011f8c:	e021      	b.n	8011fd2 <ip4_addr_isbroadcast_u32+0x76>
  /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 8011f8e:	683b      	ldr	r3, [r7, #0]
 8011f90:	3304      	adds	r3, #4
 8011f92:	681b      	ldr	r3, [r3, #0]
 8011f94:	687a      	ldr	r2, [r7, #4]
 8011f96:	429a      	cmp	r2, r3
 8011f98:	d101      	bne.n	8011f9e <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 8011f9a:	2300      	movs	r3, #0
 8011f9c:	e019      	b.n	8011fd2 <ip4_addr_isbroadcast_u32+0x76>
  /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 8011f9e:	68fa      	ldr	r2, [r7, #12]
 8011fa0:	683b      	ldr	r3, [r7, #0]
 8011fa2:	3304      	adds	r3, #4
 8011fa4:	681b      	ldr	r3, [r3, #0]
 8011fa6:	405a      	eors	r2, r3
 8011fa8:	683b      	ldr	r3, [r7, #0]
 8011faa:	3308      	adds	r3, #8
 8011fac:	681b      	ldr	r3, [r3, #0]
 8011fae:	4013      	ands	r3, r2
 8011fb0:	2b00      	cmp	r3, #0
 8011fb2:	d10d      	bne.n	8011fd0 <ip4_addr_isbroadcast_u32+0x74>
         /* ...and host identifier bits are all ones? =>... */
          && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8011fb4:	683b      	ldr	r3, [r7, #0]
 8011fb6:	3308      	adds	r3, #8
 8011fb8:	681b      	ldr	r3, [r3, #0]
 8011fba:	43da      	mvns	r2, r3
 8011fbc:	687b      	ldr	r3, [r7, #4]
 8011fbe:	401a      	ands	r2, r3
           (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 8011fc0:	683b      	ldr	r3, [r7, #0]
 8011fc2:	3308      	adds	r3, #8
 8011fc4:	681b      	ldr	r3, [r3, #0]
 8011fc6:	43db      	mvns	r3, r3
          && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8011fc8:	429a      	cmp	r2, r3
 8011fca:	d101      	bne.n	8011fd0 <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 8011fcc:	2301      	movs	r3, #1
 8011fce:	e000      	b.n	8011fd2 <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 8011fd0:	2300      	movs	r3, #0
  }
}
 8011fd2:	4618      	mov	r0, r3
 8011fd4:	3714      	adds	r7, #20
 8011fd6:	46bd      	mov	sp, r7
 8011fd8:	bc80      	pop	{r7}
 8011fda:	4770      	bx	lr

08011fdc <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 8011fdc:	b580      	push	{r7, lr}
 8011fde:	b084      	sub	sp, #16
 8011fe0:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 8011fe2:	2300      	movs	r3, #0
 8011fe4:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 8011fe6:	4b12      	ldr	r3, [pc, #72]	; (8012030 <ip_reass_tmr+0x54>)
 8011fe8:	681b      	ldr	r3, [r3, #0]
 8011fea:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 8011fec:	e018      	b.n	8012020 <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 8011fee:	68fb      	ldr	r3, [r7, #12]
 8011ff0:	7fdb      	ldrb	r3, [r3, #31]
 8011ff2:	2b00      	cmp	r3, #0
 8011ff4:	d00b      	beq.n	801200e <ip_reass_tmr+0x32>
      r->timer--;
 8011ff6:	68fb      	ldr	r3, [r7, #12]
 8011ff8:	7fdb      	ldrb	r3, [r3, #31]
 8011ffa:	3b01      	subs	r3, #1
 8011ffc:	b2da      	uxtb	r2, r3
 8011ffe:	68fb      	ldr	r3, [r7, #12]
 8012000:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n",(u16_t)r->timer));
      prev = r;
 8012002:	68fb      	ldr	r3, [r7, #12]
 8012004:	60bb      	str	r3, [r7, #8]
      r = r->next;
 8012006:	68fb      	ldr	r3, [r7, #12]
 8012008:	681b      	ldr	r3, [r3, #0]
 801200a:	60fb      	str	r3, [r7, #12]
 801200c:	e008      	b.n	8012020 <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 801200e:	68fb      	ldr	r3, [r7, #12]
 8012010:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 8012012:	68fb      	ldr	r3, [r7, #12]
 8012014:	681b      	ldr	r3, [r3, #0]
 8012016:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 8012018:	68b9      	ldr	r1, [r7, #8]
 801201a:	6878      	ldr	r0, [r7, #4]
 801201c:	f000 f80a 	bl	8012034 <ip_reass_free_complete_datagram>
  while (r != NULL) {
 8012020:	68fb      	ldr	r3, [r7, #12]
 8012022:	2b00      	cmp	r3, #0
 8012024:	d1e3      	bne.n	8011fee <ip_reass_tmr+0x12>
     }
   }
}
 8012026:	bf00      	nop
 8012028:	3710      	adds	r7, #16
 801202a:	46bd      	mov	sp, r7
 801202c:	bd80      	pop	{r7, pc}
 801202e:	bf00      	nop
 8012030:	2000059c 	.word	0x2000059c

08012034 <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8012034:	b580      	push	{r7, lr}
 8012036:	b088      	sub	sp, #32
 8012038:	af00      	add	r7, sp, #0
 801203a:	6078      	str	r0, [r7, #4]
 801203c:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 801203e:	2300      	movs	r3, #0
 8012040:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 8012042:	683a      	ldr	r2, [r7, #0]
 8012044:	687b      	ldr	r3, [r7, #4]
 8012046:	429a      	cmp	r2, r3
 8012048:	d105      	bne.n	8012056 <ip_reass_free_complete_datagram+0x22>
 801204a:	4b45      	ldr	r3, [pc, #276]	; (8012160 <ip_reass_free_complete_datagram+0x12c>)
 801204c:	22ab      	movs	r2, #171	; 0xab
 801204e:	4945      	ldr	r1, [pc, #276]	; (8012164 <ip_reass_free_complete_datagram+0x130>)
 8012050:	4845      	ldr	r0, [pc, #276]	; (8012168 <ip_reass_free_complete_datagram+0x134>)
 8012052:	f002 fb27 	bl	80146a4 <iprintf>
  if (prev != NULL) {
 8012056:	683b      	ldr	r3, [r7, #0]
 8012058:	2b00      	cmp	r3, #0
 801205a:	d00a      	beq.n	8012072 <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 801205c:	683b      	ldr	r3, [r7, #0]
 801205e:	681b      	ldr	r3, [r3, #0]
 8012060:	687a      	ldr	r2, [r7, #4]
 8012062:	429a      	cmp	r2, r3
 8012064:	d005      	beq.n	8012072 <ip_reass_free_complete_datagram+0x3e>
 8012066:	4b3e      	ldr	r3, [pc, #248]	; (8012160 <ip_reass_free_complete_datagram+0x12c>)
 8012068:	22ad      	movs	r2, #173	; 0xad
 801206a:	4940      	ldr	r1, [pc, #256]	; (801216c <ip_reass_free_complete_datagram+0x138>)
 801206c:	483e      	ldr	r0, [pc, #248]	; (8012168 <ip_reass_free_complete_datagram+0x134>)
 801206e:	f002 fb19 	bl	80146a4 <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 8012072:	687b      	ldr	r3, [r7, #4]
 8012074:	685b      	ldr	r3, [r3, #4]
 8012076:	685b      	ldr	r3, [r3, #4]
 8012078:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 801207a:	697b      	ldr	r3, [r7, #20]
 801207c:	889b      	ldrh	r3, [r3, #4]
 801207e:	b29b      	uxth	r3, r3
 8012080:	2b00      	cmp	r3, #0
 8012082:	d12a      	bne.n	80120da <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 8012084:	687b      	ldr	r3, [r7, #4]
 8012086:	685b      	ldr	r3, [r3, #4]
 8012088:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 801208a:	697b      	ldr	r3, [r7, #20]
 801208c:	681a      	ldr	r2, [r3, #0]
 801208e:	687b      	ldr	r3, [r7, #4]
 8012090:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 8012092:	69bb      	ldr	r3, [r7, #24]
 8012094:	6858      	ldr	r0, [r3, #4]
 8012096:	687b      	ldr	r3, [r7, #4]
 8012098:	3308      	adds	r3, #8
 801209a:	2214      	movs	r2, #20
 801209c:	4619      	mov	r1, r3
 801209e:	f001 fdf8 	bl	8013c92 <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 80120a2:	2101      	movs	r1, #1
 80120a4:	69b8      	ldr	r0, [r7, #24]
 80120a6:	f7ff fc6f 	bl	8011988 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 80120aa:	69b8      	ldr	r0, [r7, #24]
 80120ac:	f7fe f8b0 	bl	8010210 <pbuf_clen>
 80120b0:	4603      	mov	r3, r0
 80120b2:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 80120b4:	8bfa      	ldrh	r2, [r7, #30]
 80120b6:	8a7b      	ldrh	r3, [r7, #18]
 80120b8:	4413      	add	r3, r2
 80120ba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80120be:	db05      	blt.n	80120cc <ip_reass_free_complete_datagram+0x98>
 80120c0:	4b27      	ldr	r3, [pc, #156]	; (8012160 <ip_reass_free_complete_datagram+0x12c>)
 80120c2:	22bc      	movs	r2, #188	; 0xbc
 80120c4:	492a      	ldr	r1, [pc, #168]	; (8012170 <ip_reass_free_complete_datagram+0x13c>)
 80120c6:	4828      	ldr	r0, [pc, #160]	; (8012168 <ip_reass_free_complete_datagram+0x134>)
 80120c8:	f002 faec 	bl	80146a4 <iprintf>
    pbufs_freed += clen;
 80120cc:	8bfa      	ldrh	r2, [r7, #30]
 80120ce:	8a7b      	ldrh	r3, [r7, #18]
 80120d0:	4413      	add	r3, r2
 80120d2:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 80120d4:	69b8      	ldr	r0, [r7, #24]
 80120d6:	f7fe f807 	bl	80100e8 <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 80120da:	687b      	ldr	r3, [r7, #4]
 80120dc:	685b      	ldr	r3, [r3, #4]
 80120de:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 80120e0:	e01f      	b.n	8012122 <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 80120e2:	69bb      	ldr	r3, [r7, #24]
 80120e4:	685b      	ldr	r3, [r3, #4]
 80120e6:	617b      	str	r3, [r7, #20]
    pcur = p;
 80120e8:	69bb      	ldr	r3, [r7, #24]
 80120ea:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 80120ec:	697b      	ldr	r3, [r7, #20]
 80120ee:	681b      	ldr	r3, [r3, #0]
 80120f0:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 80120f2:	68f8      	ldr	r0, [r7, #12]
 80120f4:	f7fe f88c 	bl	8010210 <pbuf_clen>
 80120f8:	4603      	mov	r3, r0
 80120fa:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 80120fc:	8bfa      	ldrh	r2, [r7, #30]
 80120fe:	8a7b      	ldrh	r3, [r7, #18]
 8012100:	4413      	add	r3, r2
 8012102:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8012106:	db05      	blt.n	8012114 <ip_reass_free_complete_datagram+0xe0>
 8012108:	4b15      	ldr	r3, [pc, #84]	; (8012160 <ip_reass_free_complete_datagram+0x12c>)
 801210a:	22cc      	movs	r2, #204	; 0xcc
 801210c:	4918      	ldr	r1, [pc, #96]	; (8012170 <ip_reass_free_complete_datagram+0x13c>)
 801210e:	4816      	ldr	r0, [pc, #88]	; (8012168 <ip_reass_free_complete_datagram+0x134>)
 8012110:	f002 fac8 	bl	80146a4 <iprintf>
    pbufs_freed += clen;
 8012114:	8bfa      	ldrh	r2, [r7, #30]
 8012116:	8a7b      	ldrh	r3, [r7, #18]
 8012118:	4413      	add	r3, r2
 801211a:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 801211c:	68f8      	ldr	r0, [r7, #12]
 801211e:	f7fd ffe3 	bl	80100e8 <pbuf_free>
  while (p != NULL) {
 8012122:	69bb      	ldr	r3, [r7, #24]
 8012124:	2b00      	cmp	r3, #0
 8012126:	d1dc      	bne.n	80120e2 <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 8012128:	6839      	ldr	r1, [r7, #0]
 801212a:	6878      	ldr	r0, [r7, #4]
 801212c:	f000 f8c2 	bl	80122b4 <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= pbufs_freed);
 8012130:	4b10      	ldr	r3, [pc, #64]	; (8012174 <ip_reass_free_complete_datagram+0x140>)
 8012132:	881b      	ldrh	r3, [r3, #0]
 8012134:	8bfa      	ldrh	r2, [r7, #30]
 8012136:	429a      	cmp	r2, r3
 8012138:	d905      	bls.n	8012146 <ip_reass_free_complete_datagram+0x112>
 801213a:	4b09      	ldr	r3, [pc, #36]	; (8012160 <ip_reass_free_complete_datagram+0x12c>)
 801213c:	22d2      	movs	r2, #210	; 0xd2
 801213e:	490e      	ldr	r1, [pc, #56]	; (8012178 <ip_reass_free_complete_datagram+0x144>)
 8012140:	4809      	ldr	r0, [pc, #36]	; (8012168 <ip_reass_free_complete_datagram+0x134>)
 8012142:	f002 faaf 	bl	80146a4 <iprintf>
  ip_reass_pbufcount -= pbufs_freed;
 8012146:	4b0b      	ldr	r3, [pc, #44]	; (8012174 <ip_reass_free_complete_datagram+0x140>)
 8012148:	881a      	ldrh	r2, [r3, #0]
 801214a:	8bfb      	ldrh	r3, [r7, #30]
 801214c:	1ad3      	subs	r3, r2, r3
 801214e:	b29a      	uxth	r2, r3
 8012150:	4b08      	ldr	r3, [pc, #32]	; (8012174 <ip_reass_free_complete_datagram+0x140>)
 8012152:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 8012154:	8bfb      	ldrh	r3, [r7, #30]
}
 8012156:	4618      	mov	r0, r3
 8012158:	3720      	adds	r7, #32
 801215a:	46bd      	mov	sp, r7
 801215c:	bd80      	pop	{r7, pc}
 801215e:	bf00      	nop
 8012160:	080175ac 	.word	0x080175ac
 8012164:	080175e8 	.word	0x080175e8
 8012168:	080175f4 	.word	0x080175f4
 801216c:	0801761c 	.word	0x0801761c
 8012170:	08017630 	.word	0x08017630
 8012174:	200005a0 	.word	0x200005a0
 8012178:	08017650 	.word	0x08017650

0801217c <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 801217c:	b580      	push	{r7, lr}
 801217e:	b08a      	sub	sp, #40	; 0x28
 8012180:	af00      	add	r7, sp, #0
 8012182:	6078      	str	r0, [r7, #4]
 8012184:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 8012186:	2300      	movs	r3, #0
 8012188:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 801218a:	2300      	movs	r3, #0
 801218c:	623b      	str	r3, [r7, #32]
    prev = NULL;
 801218e:	2300      	movs	r3, #0
 8012190:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 8012192:	2300      	movs	r3, #0
 8012194:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 8012196:	2300      	movs	r3, #0
 8012198:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 801219a:	4b28      	ldr	r3, [pc, #160]	; (801223c <ip_reass_remove_oldest_datagram+0xc0>)
 801219c:	681b      	ldr	r3, [r3, #0]
 801219e:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 80121a0:	e030      	b.n	8012204 <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 80121a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80121a4:	695a      	ldr	r2, [r3, #20]
 80121a6:	687b      	ldr	r3, [r7, #4]
 80121a8:	68db      	ldr	r3, [r3, #12]
 80121aa:	429a      	cmp	r2, r3
 80121ac:	d10c      	bne.n	80121c8 <ip_reass_remove_oldest_datagram+0x4c>
 80121ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80121b0:	699a      	ldr	r2, [r3, #24]
 80121b2:	687b      	ldr	r3, [r7, #4]
 80121b4:	691b      	ldr	r3, [r3, #16]
 80121b6:	429a      	cmp	r2, r3
 80121b8:	d106      	bne.n	80121c8 <ip_reass_remove_oldest_datagram+0x4c>
 80121ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80121bc:	899a      	ldrh	r2, [r3, #12]
 80121be:	687b      	ldr	r3, [r7, #4]
 80121c0:	889b      	ldrh	r3, [r3, #4]
 80121c2:	b29b      	uxth	r3, r3
 80121c4:	429a      	cmp	r2, r3
 80121c6:	d014      	beq.n	80121f2 <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 80121c8:	693b      	ldr	r3, [r7, #16]
 80121ca:	3301      	adds	r3, #1
 80121cc:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 80121ce:	6a3b      	ldr	r3, [r7, #32]
 80121d0:	2b00      	cmp	r3, #0
 80121d2:	d104      	bne.n	80121de <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 80121d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80121d6:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 80121d8:	69fb      	ldr	r3, [r7, #28]
 80121da:	61bb      	str	r3, [r7, #24]
 80121dc:	e009      	b.n	80121f2 <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 80121de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80121e0:	7fda      	ldrb	r2, [r3, #31]
 80121e2:	6a3b      	ldr	r3, [r7, #32]
 80121e4:	7fdb      	ldrb	r3, [r3, #31]
 80121e6:	429a      	cmp	r2, r3
 80121e8:	d803      	bhi.n	80121f2 <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 80121ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80121ec:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 80121ee:	69fb      	ldr	r3, [r7, #28]
 80121f0:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 80121f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80121f4:	681b      	ldr	r3, [r3, #0]
 80121f6:	2b00      	cmp	r3, #0
 80121f8:	d001      	beq.n	80121fe <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 80121fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80121fc:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 80121fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012200:	681b      	ldr	r3, [r3, #0]
 8012202:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 8012204:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012206:	2b00      	cmp	r3, #0
 8012208:	d1cb      	bne.n	80121a2 <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 801220a:	6a3b      	ldr	r3, [r7, #32]
 801220c:	2b00      	cmp	r3, #0
 801220e:	d008      	beq.n	8012222 <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 8012210:	69b9      	ldr	r1, [r7, #24]
 8012212:	6a38      	ldr	r0, [r7, #32]
 8012214:	f7ff ff0e 	bl	8012034 <ip_reass_free_complete_datagram>
 8012218:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 801221a:	697a      	ldr	r2, [r7, #20]
 801221c:	68fb      	ldr	r3, [r7, #12]
 801221e:	4413      	add	r3, r2
 8012220:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 8012222:	697a      	ldr	r2, [r7, #20]
 8012224:	683b      	ldr	r3, [r7, #0]
 8012226:	429a      	cmp	r2, r3
 8012228:	da02      	bge.n	8012230 <ip_reass_remove_oldest_datagram+0xb4>
 801222a:	693b      	ldr	r3, [r7, #16]
 801222c:	2b01      	cmp	r3, #1
 801222e:	dcac      	bgt.n	801218a <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 8012230:	697b      	ldr	r3, [r7, #20]
}
 8012232:	4618      	mov	r0, r3
 8012234:	3728      	adds	r7, #40	; 0x28
 8012236:	46bd      	mov	sp, r7
 8012238:	bd80      	pop	{r7, pc}
 801223a:	bf00      	nop
 801223c:	2000059c 	.word	0x2000059c

08012240 <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata*
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 8012240:	b580      	push	{r7, lr}
 8012242:	b084      	sub	sp, #16
 8012244:	af00      	add	r7, sp, #0
 8012246:	6078      	str	r0, [r7, #4]
 8012248:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801224a:	2001      	movs	r0, #1
 801224c:	f7fd fa04 	bl	800f658 <memp_malloc>
 8012250:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 8012252:	68fb      	ldr	r3, [r7, #12]
 8012254:	2b00      	cmp	r3, #0
 8012256:	d110      	bne.n	801227a <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 8012258:	6839      	ldr	r1, [r7, #0]
 801225a:	6878      	ldr	r0, [r7, #4]
 801225c:	f7ff ff8e 	bl	801217c <ip_reass_remove_oldest_datagram>
 8012260:	4602      	mov	r2, r0
 8012262:	683b      	ldr	r3, [r7, #0]
 8012264:	4293      	cmp	r3, r2
 8012266:	dc03      	bgt.n	8012270 <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 8012268:	2001      	movs	r0, #1
 801226a:	f7fd f9f5 	bl	800f658 <memp_malloc>
 801226e:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 8012270:	68fb      	ldr	r3, [r7, #12]
 8012272:	2b00      	cmp	r3, #0
 8012274:	d101      	bne.n	801227a <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG,("Failed to alloc reassdata struct\n"));
      return NULL;
 8012276:	2300      	movs	r3, #0
 8012278:	e016      	b.n	80122a8 <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 801227a:	2220      	movs	r2, #32
 801227c:	2100      	movs	r1, #0
 801227e:	68f8      	ldr	r0, [r7, #12]
 8012280:	f001 fd12 	bl	8013ca8 <memset>
  ipr->timer = IP_REASS_MAXAGE;
 8012284:	68fb      	ldr	r3, [r7, #12]
 8012286:	2203      	movs	r2, #3
 8012288:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 801228a:	4b09      	ldr	r3, [pc, #36]	; (80122b0 <ip_reass_enqueue_new_datagram+0x70>)
 801228c:	681a      	ldr	r2, [r3, #0]
 801228e:	68fb      	ldr	r3, [r7, #12]
 8012290:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 8012292:	4a07      	ldr	r2, [pc, #28]	; (80122b0 <ip_reass_enqueue_new_datagram+0x70>)
 8012294:	68fb      	ldr	r3, [r7, #12]
 8012296:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 8012298:	68fb      	ldr	r3, [r7, #12]
 801229a:	3308      	adds	r3, #8
 801229c:	2214      	movs	r2, #20
 801229e:	6879      	ldr	r1, [r7, #4]
 80122a0:	4618      	mov	r0, r3
 80122a2:	f001 fcf6 	bl	8013c92 <memcpy>
  return ipr;
 80122a6:	68fb      	ldr	r3, [r7, #12]
}
 80122a8:	4618      	mov	r0, r3
 80122aa:	3710      	adds	r7, #16
 80122ac:	46bd      	mov	sp, r7
 80122ae:	bd80      	pop	{r7, pc}
 80122b0:	2000059c 	.word	0x2000059c

080122b4 <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 80122b4:	b580      	push	{r7, lr}
 80122b6:	b082      	sub	sp, #8
 80122b8:	af00      	add	r7, sp, #0
 80122ba:	6078      	str	r0, [r7, #4]
 80122bc:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 80122be:	4b10      	ldr	r3, [pc, #64]	; (8012300 <ip_reass_dequeue_datagram+0x4c>)
 80122c0:	681b      	ldr	r3, [r3, #0]
 80122c2:	687a      	ldr	r2, [r7, #4]
 80122c4:	429a      	cmp	r2, r3
 80122c6:	d104      	bne.n	80122d2 <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 80122c8:	687b      	ldr	r3, [r7, #4]
 80122ca:	681b      	ldr	r3, [r3, #0]
 80122cc:	4a0c      	ldr	r2, [pc, #48]	; (8012300 <ip_reass_dequeue_datagram+0x4c>)
 80122ce:	6013      	str	r3, [r2, #0]
 80122d0:	e00d      	b.n	80122ee <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 80122d2:	683b      	ldr	r3, [r7, #0]
 80122d4:	2b00      	cmp	r3, #0
 80122d6:	d106      	bne.n	80122e6 <ip_reass_dequeue_datagram+0x32>
 80122d8:	4b0a      	ldr	r3, [pc, #40]	; (8012304 <ip_reass_dequeue_datagram+0x50>)
 80122da:	f240 1245 	movw	r2, #325	; 0x145
 80122de:	490a      	ldr	r1, [pc, #40]	; (8012308 <ip_reass_dequeue_datagram+0x54>)
 80122e0:	480a      	ldr	r0, [pc, #40]	; (801230c <ip_reass_dequeue_datagram+0x58>)
 80122e2:	f002 f9df 	bl	80146a4 <iprintf>
    prev->next = ipr->next;
 80122e6:	687b      	ldr	r3, [r7, #4]
 80122e8:	681a      	ldr	r2, [r3, #0]
 80122ea:	683b      	ldr	r3, [r7, #0]
 80122ec:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 80122ee:	6879      	ldr	r1, [r7, #4]
 80122f0:	2001      	movs	r0, #1
 80122f2:	f7fd f9fd 	bl	800f6f0 <memp_free>
}
 80122f6:	bf00      	nop
 80122f8:	3708      	adds	r7, #8
 80122fa:	46bd      	mov	sp, r7
 80122fc:	bd80      	pop	{r7, pc}
 80122fe:	bf00      	nop
 8012300:	2000059c 	.word	0x2000059c
 8012304:	080175ac 	.word	0x080175ac
 8012308:	0801766c 	.word	0x0801766c
 801230c:	080175f4 	.word	0x080175f4

08012310 <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 8012310:	b580      	push	{r7, lr}
 8012312:	b08c      	sub	sp, #48	; 0x30
 8012314:	af00      	add	r7, sp, #0
 8012316:	60f8      	str	r0, [r7, #12]
 8012318:	60b9      	str	r1, [r7, #8]
 801231a:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev=NULL;
 801231c:	2300      	movs	r3, #0
 801231e:	62bb      	str	r3, [r7, #40]	; 0x28
  struct pbuf *q;
  u16_t offset, len;
  struct ip_hdr *fraghdr;
  int valid = 1;
 8012320:	2301      	movs	r3, #1
 8012322:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr*)new_p->payload;
 8012324:	68bb      	ldr	r3, [r7, #8]
 8012326:	685b      	ldr	r3, [r3, #4]
 8012328:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr)) - IPH_HL(fraghdr) * 4;
 801232a:	69fb      	ldr	r3, [r7, #28]
 801232c:	885b      	ldrh	r3, [r3, #2]
 801232e:	b29b      	uxth	r3, r3
 8012330:	4618      	mov	r0, r3
 8012332:	f7fc fe03 	bl	800ef3c <lwip_htons>
 8012336:	4603      	mov	r3, r0
 8012338:	461a      	mov	r2, r3
 801233a:	69fb      	ldr	r3, [r7, #28]
 801233c:	781b      	ldrb	r3, [r3, #0]
 801233e:	b29b      	uxth	r3, r3
 8012340:	f003 030f 	and.w	r3, r3, #15
 8012344:	b29b      	uxth	r3, r3
 8012346:	009b      	lsls	r3, r3, #2
 8012348:	b29b      	uxth	r3, r3
 801234a:	1ad3      	subs	r3, r2, r3
 801234c:	837b      	strh	r3, [r7, #26]
  offset = (lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) * 8;
 801234e:	69fb      	ldr	r3, [r7, #28]
 8012350:	88db      	ldrh	r3, [r3, #6]
 8012352:	b29b      	uxth	r3, r3
 8012354:	4618      	mov	r0, r3
 8012356:	f7fc fdf1 	bl	800ef3c <lwip_htons>
 801235a:	4603      	mov	r3, r0
 801235c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8012360:	b29b      	uxth	r3, r3
 8012362:	00db      	lsls	r3, r3, #3
 8012364:	833b      	strh	r3, [r7, #24]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper*)new_p->payload;
 8012366:	68bb      	ldr	r3, [r7, #8]
 8012368:	685b      	ldr	r3, [r3, #4]
 801236a:	62fb      	str	r3, [r7, #44]	; 0x2c
  iprh->next_pbuf = NULL;
 801236c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801236e:	2200      	movs	r2, #0
 8012370:	701a      	strb	r2, [r3, #0]
 8012372:	2200      	movs	r2, #0
 8012374:	705a      	strb	r2, [r3, #1]
 8012376:	2200      	movs	r2, #0
 8012378:	709a      	strb	r2, [r3, #2]
 801237a:	2200      	movs	r2, #0
 801237c:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 801237e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012380:	8b3a      	ldrh	r2, [r7, #24]
 8012382:	809a      	strh	r2, [r3, #4]
  iprh->end = offset + len;
 8012384:	8b3a      	ldrh	r2, [r7, #24]
 8012386:	8b7b      	ldrh	r3, [r7, #26]
 8012388:	4413      	add	r3, r2
 801238a:	b29a      	uxth	r2, r3
 801238c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801238e:	80da      	strh	r2, [r3, #6]

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 8012390:	68fb      	ldr	r3, [r7, #12]
 8012392:	685b      	ldr	r3, [r3, #4]
 8012394:	627b      	str	r3, [r7, #36]	; 0x24
 8012396:	e061      	b.n	801245c <ip_reass_chain_frag_into_datagram_and_validate+0x14c>
    iprh_tmp = (struct ip_reass_helper*)q->payload;
 8012398:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801239a:	685b      	ldr	r3, [r3, #4]
 801239c:	617b      	str	r3, [r7, #20]
    if (iprh->start < iprh_tmp->start) {
 801239e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80123a0:	889b      	ldrh	r3, [r3, #4]
 80123a2:	b29a      	uxth	r2, r3
 80123a4:	697b      	ldr	r3, [r7, #20]
 80123a6:	889b      	ldrh	r3, [r3, #4]
 80123a8:	b29b      	uxth	r3, r3
 80123aa:	429a      	cmp	r2, r3
 80123ac:	d232      	bcs.n	8012414 <ip_reass_chain_frag_into_datagram_and_validate+0x104>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 80123ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80123b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80123b2:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 80123b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80123b6:	2b00      	cmp	r3, #0
 80123b8:	d01f      	beq.n	80123fa <ip_reass_chain_frag_into_datagram_and_validate+0xea>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 80123ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80123bc:	889b      	ldrh	r3, [r3, #4]
 80123be:	b29a      	uxth	r2, r3
 80123c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80123c2:	88db      	ldrh	r3, [r3, #6]
 80123c4:	b29b      	uxth	r3, r3
 80123c6:	429a      	cmp	r2, r3
 80123c8:	f0c0 80e3 	bcc.w	8012592 <ip_reass_chain_frag_into_datagram_and_validate+0x282>
 80123cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80123ce:	88db      	ldrh	r3, [r3, #6]
 80123d0:	b29a      	uxth	r2, r3
 80123d2:	697b      	ldr	r3, [r7, #20]
 80123d4:	889b      	ldrh	r3, [r3, #4]
 80123d6:	b29b      	uxth	r3, r3
 80123d8:	429a      	cmp	r2, r3
 80123da:	f200 80da 	bhi.w	8012592 <ip_reass_chain_frag_into_datagram_and_validate+0x282>
          /* fragment overlaps with previous or following, throw away */
          goto freepbuf;
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 80123de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80123e0:	68ba      	ldr	r2, [r7, #8]
 80123e2:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 80123e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80123e6:	88db      	ldrh	r3, [r3, #6]
 80123e8:	b29a      	uxth	r2, r3
 80123ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80123ec:	889b      	ldrh	r3, [r3, #4]
 80123ee:	b29b      	uxth	r3, r3
 80123f0:	429a      	cmp	r2, r3
 80123f2:	d037      	beq.n	8012464 <ip_reass_chain_frag_into_datagram_and_validate+0x154>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 80123f4:	2300      	movs	r3, #0
 80123f6:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 80123f8:	e034      	b.n	8012464 <ip_reass_chain_frag_into_datagram_and_validate+0x154>
        if (iprh->end > iprh_tmp->start) {
 80123fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80123fc:	88db      	ldrh	r3, [r3, #6]
 80123fe:	b29a      	uxth	r2, r3
 8012400:	697b      	ldr	r3, [r7, #20]
 8012402:	889b      	ldrh	r3, [r3, #4]
 8012404:	b29b      	uxth	r3, r3
 8012406:	429a      	cmp	r2, r3
 8012408:	f200 80c5 	bhi.w	8012596 <ip_reass_chain_frag_into_datagram_and_validate+0x286>
        ipr->p = new_p;
 801240c:	68fb      	ldr	r3, [r7, #12]
 801240e:	68ba      	ldr	r2, [r7, #8]
 8012410:	605a      	str	r2, [r3, #4]
      break;
 8012412:	e027      	b.n	8012464 <ip_reass_chain_frag_into_datagram_and_validate+0x154>
    } else if (iprh->start == iprh_tmp->start) {
 8012414:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012416:	889b      	ldrh	r3, [r3, #4]
 8012418:	b29a      	uxth	r2, r3
 801241a:	697b      	ldr	r3, [r7, #20]
 801241c:	889b      	ldrh	r3, [r3, #4]
 801241e:	b29b      	uxth	r3, r3
 8012420:	429a      	cmp	r2, r3
 8012422:	f000 80ba 	beq.w	801259a <ip_reass_chain_frag_into_datagram_and_validate+0x28a>
      /* received the same datagram twice: no need to keep the datagram */
      goto freepbuf;
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 8012426:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012428:	889b      	ldrh	r3, [r3, #4]
 801242a:	b29a      	uxth	r2, r3
 801242c:	697b      	ldr	r3, [r7, #20]
 801242e:	88db      	ldrh	r3, [r3, #6]
 8012430:	b29b      	uxth	r3, r3
 8012432:	429a      	cmp	r2, r3
 8012434:	f0c0 80b3 	bcc.w	801259e <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
      /* overlap: no need to keep the new datagram */
      goto freepbuf;
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 8012438:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801243a:	2b00      	cmp	r3, #0
 801243c:	d009      	beq.n	8012452 <ip_reass_chain_frag_into_datagram_and_validate+0x142>
        if (iprh_prev->end != iprh_tmp->start) {
 801243e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012440:	88db      	ldrh	r3, [r3, #6]
 8012442:	b29a      	uxth	r2, r3
 8012444:	697b      	ldr	r3, [r7, #20]
 8012446:	889b      	ldrh	r3, [r3, #4]
 8012448:	b29b      	uxth	r3, r3
 801244a:	429a      	cmp	r2, r3
 801244c:	d001      	beq.n	8012452 <ip_reass_chain_frag_into_datagram_and_validate+0x142>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801244e:	2300      	movs	r3, #0
 8012450:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 8012452:	697b      	ldr	r3, [r7, #20]
 8012454:	681b      	ldr	r3, [r3, #0]
 8012456:	627b      	str	r3, [r7, #36]	; 0x24
    iprh_prev = iprh_tmp;
 8012458:	697b      	ldr	r3, [r7, #20]
 801245a:	62bb      	str	r3, [r7, #40]	; 0x28
  for (q = ipr->p; q != NULL;) {
 801245c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801245e:	2b00      	cmp	r3, #0
 8012460:	d19a      	bne.n	8012398 <ip_reass_chain_frag_into_datagram_and_validate+0x88>
 8012462:	e000      	b.n	8012466 <ip_reass_chain_frag_into_datagram_and_validate+0x156>
      break;
 8012464:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 8012466:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012468:	2b00      	cmp	r3, #0
 801246a:	d12d      	bne.n	80124c8 <ip_reass_chain_frag_into_datagram_and_validate+0x1b8>
    if (iprh_prev != NULL) {
 801246c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801246e:	2b00      	cmp	r3, #0
 8012470:	d01c      	beq.n	80124ac <ip_reass_chain_frag_into_datagram_and_validate+0x19c>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 8012472:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012474:	88db      	ldrh	r3, [r3, #6]
 8012476:	b29a      	uxth	r2, r3
 8012478:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801247a:	889b      	ldrh	r3, [r3, #4]
 801247c:	b29b      	uxth	r3, r3
 801247e:	429a      	cmp	r2, r3
 8012480:	d906      	bls.n	8012490 <ip_reass_chain_frag_into_datagram_and_validate+0x180>
 8012482:	4b51      	ldr	r3, [pc, #324]	; (80125c8 <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 8012484:	f240 12ab 	movw	r2, #427	; 0x1ab
 8012488:	4950      	ldr	r1, [pc, #320]	; (80125cc <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801248a:	4851      	ldr	r0, [pc, #324]	; (80125d0 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 801248c:	f002 f90a 	bl	80146a4 <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 8012490:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012492:	68ba      	ldr	r2, [r7, #8]
 8012494:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 8012496:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012498:	88db      	ldrh	r3, [r3, #6]
 801249a:	b29a      	uxth	r2, r3
 801249c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801249e:	889b      	ldrh	r3, [r3, #4]
 80124a0:	b29b      	uxth	r3, r3
 80124a2:	429a      	cmp	r2, r3
 80124a4:	d010      	beq.n	80124c8 <ip_reass_chain_frag_into_datagram_and_validate+0x1b8>
        valid = 0;
 80124a6:	2300      	movs	r3, #0
 80124a8:	623b      	str	r3, [r7, #32]
 80124aa:	e00d      	b.n	80124c8 <ip_reass_chain_frag_into_datagram_and_validate+0x1b8>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 80124ac:	68fb      	ldr	r3, [r7, #12]
 80124ae:	685b      	ldr	r3, [r3, #4]
 80124b0:	2b00      	cmp	r3, #0
 80124b2:	d006      	beq.n	80124c2 <ip_reass_chain_frag_into_datagram_and_validate+0x1b2>
 80124b4:	4b44      	ldr	r3, [pc, #272]	; (80125c8 <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 80124b6:	f44f 72da 	mov.w	r2, #436	; 0x1b4
 80124ba:	4946      	ldr	r1, [pc, #280]	; (80125d4 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 80124bc:	4844      	ldr	r0, [pc, #272]	; (80125d0 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 80124be:	f002 f8f1 	bl	80146a4 <iprintf>
        ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 80124c2:	68fb      	ldr	r3, [r7, #12]
 80124c4:	68ba      	ldr	r2, [r7, #8]
 80124c6:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 80124c8:	687b      	ldr	r3, [r7, #4]
 80124ca:	2b00      	cmp	r3, #0
 80124cc:	d105      	bne.n	80124da <ip_reass_chain_frag_into_datagram_and_validate+0x1ca>
 80124ce:	68fb      	ldr	r3, [r7, #12]
 80124d0:	7f9b      	ldrb	r3, [r3, #30]
 80124d2:	f003 0301 	and.w	r3, r3, #1
 80124d6:	2b00      	cmp	r3, #0
 80124d8:	d059      	beq.n	801258e <ip_reass_chain_frag_into_datagram_and_validate+0x27e>
    /* and had no holes so far */
    if (valid) {
 80124da:	6a3b      	ldr	r3, [r7, #32]
 80124dc:	2b00      	cmp	r3, #0
 80124de:	d04f      	beq.n	8012580 <ip_reass_chain_frag_into_datagram_and_validate+0x270>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper*)ipr->p->payload)->start != 0)) {
 80124e0:	68fb      	ldr	r3, [r7, #12]
 80124e2:	685b      	ldr	r3, [r3, #4]
 80124e4:	2b00      	cmp	r3, #0
 80124e6:	d006      	beq.n	80124f6 <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 80124e8:	68fb      	ldr	r3, [r7, #12]
 80124ea:	685b      	ldr	r3, [r3, #4]
 80124ec:	685b      	ldr	r3, [r3, #4]
 80124ee:	889b      	ldrh	r3, [r3, #4]
 80124f0:	b29b      	uxth	r3, r3
 80124f2:	2b00      	cmp	r3, #0
 80124f4:	d002      	beq.n	80124fc <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 80124f6:	2300      	movs	r3, #0
 80124f8:	623b      	str	r3, [r7, #32]
 80124fa:	e041      	b.n	8012580 <ip_reass_chain_frag_into_datagram_and_validate+0x270>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 80124fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80124fe:	62bb      	str	r3, [r7, #40]	; 0x28
        q = iprh->next_pbuf;
 8012500:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012502:	681b      	ldr	r3, [r3, #0]
 8012504:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 8012506:	e012      	b.n	801252e <ip_reass_chain_frag_into_datagram_and_validate+0x21e>
          iprh = (struct ip_reass_helper*)q->payload;
 8012508:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801250a:	685b      	ldr	r3, [r3, #4]
 801250c:	62fb      	str	r3, [r7, #44]	; 0x2c
          if (iprh_prev->end != iprh->start) {
 801250e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012510:	88db      	ldrh	r3, [r3, #6]
 8012512:	b29a      	uxth	r2, r3
 8012514:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012516:	889b      	ldrh	r3, [r3, #4]
 8012518:	b29b      	uxth	r3, r3
 801251a:	429a      	cmp	r2, r3
 801251c:	d002      	beq.n	8012524 <ip_reass_chain_frag_into_datagram_and_validate+0x214>
            valid = 0;
 801251e:	2300      	movs	r3, #0
 8012520:	623b      	str	r3, [r7, #32]
            break;
 8012522:	e007      	b.n	8012534 <ip_reass_chain_frag_into_datagram_and_validate+0x224>
          }
          iprh_prev = iprh;
 8012524:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012526:	62bb      	str	r3, [r7, #40]	; 0x28
          q = iprh->next_pbuf;
 8012528:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801252a:	681b      	ldr	r3, [r3, #0]
 801252c:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 801252e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012530:	2b00      	cmp	r3, #0
 8012532:	d1e9      	bne.n	8012508 <ip_reass_chain_frag_into_datagram_and_validate+0x1f8>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 8012534:	6a3b      	ldr	r3, [r7, #32]
 8012536:	2b00      	cmp	r3, #0
 8012538:	d022      	beq.n	8012580 <ip_reass_chain_frag_into_datagram_and_validate+0x270>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 801253a:	68fb      	ldr	r3, [r7, #12]
 801253c:	685b      	ldr	r3, [r3, #4]
 801253e:	2b00      	cmp	r3, #0
 8012540:	d106      	bne.n	8012550 <ip_reass_chain_frag_into_datagram_and_validate+0x240>
 8012542:	4b21      	ldr	r3, [pc, #132]	; (80125c8 <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 8012544:	f44f 72ea 	mov.w	r2, #468	; 0x1d4
 8012548:	4923      	ldr	r1, [pc, #140]	; (80125d8 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 801254a:	4821      	ldr	r0, [pc, #132]	; (80125d0 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 801254c:	f002 f8aa 	bl	80146a4 <iprintf>
          LWIP_ASSERT("sanity check",
 8012550:	68fb      	ldr	r3, [r7, #12]
 8012552:	685b      	ldr	r3, [r3, #4]
 8012554:	685b      	ldr	r3, [r3, #4]
 8012556:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8012558:	429a      	cmp	r2, r3
 801255a:	d106      	bne.n	801256a <ip_reass_chain_frag_into_datagram_and_validate+0x25a>
 801255c:	4b1a      	ldr	r3, [pc, #104]	; (80125c8 <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 801255e:	f44f 72eb 	mov.w	r2, #470	; 0x1d6
 8012562:	491d      	ldr	r1, [pc, #116]	; (80125d8 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 8012564:	481a      	ldr	r0, [pc, #104]	; (80125d0 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 8012566:	f002 f89d 	bl	80146a4 <iprintf>
            ((struct ip_reass_helper*)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 801256a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801256c:	681b      	ldr	r3, [r3, #0]
 801256e:	2b00      	cmp	r3, #0
 8012570:	d006      	beq.n	8012580 <ip_reass_chain_frag_into_datagram_and_validate+0x270>
 8012572:	4b15      	ldr	r3, [pc, #84]	; (80125c8 <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 8012574:	f44f 72ec 	mov.w	r2, #472	; 0x1d8
 8012578:	4918      	ldr	r1, [pc, #96]	; (80125dc <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801257a:	4815      	ldr	r0, [pc, #84]	; (80125d0 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 801257c:	f002 f892 	bl	80146a4 <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 8012580:	6a3b      	ldr	r3, [r7, #32]
 8012582:	2b00      	cmp	r3, #0
 8012584:	bf14      	ite	ne
 8012586:	2301      	movne	r3, #1
 8012588:	2300      	moveq	r3, #0
 801258a:	b2db      	uxtb	r3, r3
 801258c:	e018      	b.n	80125c0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b0>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 801258e:	2300      	movs	r3, #0
 8012590:	e016      	b.n	80125c0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b0>
#if IP_REASS_CHECK_OVERLAP
freepbuf:
 8012592:	bf00      	nop
 8012594:	e004      	b.n	80125a0 <ip_reass_chain_frag_into_datagram_and_validate+0x290>
          goto freepbuf;
 8012596:	bf00      	nop
 8012598:	e002      	b.n	80125a0 <ip_reass_chain_frag_into_datagram_and_validate+0x290>
      goto freepbuf;
 801259a:	bf00      	nop
 801259c:	e000      	b.n	80125a0 <ip_reass_chain_frag_into_datagram_and_validate+0x290>
      goto freepbuf;
 801259e:	bf00      	nop
  ip_reass_pbufcount -= pbuf_clen(new_p);
 80125a0:	68b8      	ldr	r0, [r7, #8]
 80125a2:	f7fd fe35 	bl	8010210 <pbuf_clen>
 80125a6:	4603      	mov	r3, r0
 80125a8:	461a      	mov	r2, r3
 80125aa:	4b0d      	ldr	r3, [pc, #52]	; (80125e0 <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 80125ac:	881b      	ldrh	r3, [r3, #0]
 80125ae:	1a9b      	subs	r3, r3, r2
 80125b0:	b29a      	uxth	r2, r3
 80125b2:	4b0b      	ldr	r3, [pc, #44]	; (80125e0 <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 80125b4:	801a      	strh	r2, [r3, #0]
  pbuf_free(new_p);
 80125b6:	68b8      	ldr	r0, [r7, #8]
 80125b8:	f7fd fd96 	bl	80100e8 <pbuf_free>
  return IP_REASS_VALIDATE_PBUF_DROPPED;
 80125bc:	f04f 33ff 	mov.w	r3, #4294967295
#endif /* IP_REASS_CHECK_OVERLAP */
}
 80125c0:	4618      	mov	r0, r3
 80125c2:	3730      	adds	r7, #48	; 0x30
 80125c4:	46bd      	mov	sp, r7
 80125c6:	bd80      	pop	{r7, pc}
 80125c8:	080175ac 	.word	0x080175ac
 80125cc:	08017688 	.word	0x08017688
 80125d0:	080175f4 	.word	0x080175f4
 80125d4:	080176a8 	.word	0x080176a8
 80125d8:	080176e0 	.word	0x080176e0
 80125dc:	080176f0 	.word	0x080176f0
 80125e0:	200005a0 	.word	0x200005a0

080125e4 <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 80125e4:	b580      	push	{r7, lr}
 80125e6:	b08e      	sub	sp, #56	; 0x38
 80125e8:	af00      	add	r7, sp, #0
 80125ea:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr*)p->payload;
 80125ec:	687b      	ldr	r3, [r7, #4]
 80125ee:	685b      	ldr	r3, [r3, #4]
 80125f0:	62bb      	str	r3, [r7, #40]	; 0x28

  if ((IPH_HL(fraghdr) * 4) != IP_HLEN) {
 80125f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80125f4:	781b      	ldrb	r3, [r3, #0]
 80125f6:	f003 030f 	and.w	r3, r3, #15
 80125fa:	009b      	lsls	r3, r3, #2
 80125fc:	2b14      	cmp	r3, #20
 80125fe:	f040 8131 	bne.w	8012864 <ip4_reass+0x280>
    LWIP_DEBUGF(IP_REASS_DEBUG,("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = (lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) * 8;
 8012602:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012604:	88db      	ldrh	r3, [r3, #6]
 8012606:	b29b      	uxth	r3, r3
 8012608:	4618      	mov	r0, r3
 801260a:	f7fc fc97 	bl	800ef3c <lwip_htons>
 801260e:	4603      	mov	r3, r0
 8012610:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8012614:	b29b      	uxth	r3, r3
 8012616:	00db      	lsls	r3, r3, #3
 8012618:	84fb      	strh	r3, [r7, #38]	; 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr)) - IPH_HL(fraghdr) * 4;
 801261a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801261c:	885b      	ldrh	r3, [r3, #2]
 801261e:	b29b      	uxth	r3, r3
 8012620:	4618      	mov	r0, r3
 8012622:	f7fc fc8b 	bl	800ef3c <lwip_htons>
 8012626:	4603      	mov	r3, r0
 8012628:	461a      	mov	r2, r3
 801262a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801262c:	781b      	ldrb	r3, [r3, #0]
 801262e:	b29b      	uxth	r3, r3
 8012630:	f003 030f 	and.w	r3, r3, #15
 8012634:	b29b      	uxth	r3, r3
 8012636:	009b      	lsls	r3, r3, #2
 8012638:	b29b      	uxth	r3, r3
 801263a:	1ad3      	subs	r3, r2, r3
 801263c:	84bb      	strh	r3, [r7, #36]	; 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 801263e:	6878      	ldr	r0, [r7, #4]
 8012640:	f7fd fde6 	bl	8010210 <pbuf_clen>
 8012644:	4603      	mov	r3, r0
 8012646:	847b      	strh	r3, [r7, #34]	; 0x22
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 8012648:	4b8d      	ldr	r3, [pc, #564]	; (8012880 <ip4_reass+0x29c>)
 801264a:	881b      	ldrh	r3, [r3, #0]
 801264c:	461a      	mov	r2, r3
 801264e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8012650:	4413      	add	r3, r2
 8012652:	2b0a      	cmp	r3, #10
 8012654:	dd10      	ble.n	8012678 <ip4_reass+0x94>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 8012656:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8012658:	4619      	mov	r1, r3
 801265a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801265c:	f7ff fd8e 	bl	801217c <ip_reass_remove_oldest_datagram>
 8012660:	4603      	mov	r3, r0
 8012662:	2b00      	cmp	r3, #0
 8012664:	f000 8100 	beq.w	8012868 <ip4_reass+0x284>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 8012668:	4b85      	ldr	r3, [pc, #532]	; (8012880 <ip4_reass+0x29c>)
 801266a:	881b      	ldrh	r3, [r3, #0]
 801266c:	461a      	mov	r2, r3
 801266e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8012670:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 8012672:	2b0a      	cmp	r3, #10
 8012674:	f300 80f8 	bgt.w	8012868 <ip4_reass+0x284>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 8012678:	4b82      	ldr	r3, [pc, #520]	; (8012884 <ip4_reass+0x2a0>)
 801267a:	681b      	ldr	r3, [r3, #0]
 801267c:	633b      	str	r3, [r7, #48]	; 0x30
 801267e:	e015      	b.n	80126ac <ip4_reass+0xc8>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 8012680:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012682:	695a      	ldr	r2, [r3, #20]
 8012684:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012686:	68db      	ldr	r3, [r3, #12]
 8012688:	429a      	cmp	r2, r3
 801268a:	d10c      	bne.n	80126a6 <ip4_reass+0xc2>
 801268c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801268e:	699a      	ldr	r2, [r3, #24]
 8012690:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012692:	691b      	ldr	r3, [r3, #16]
 8012694:	429a      	cmp	r2, r3
 8012696:	d106      	bne.n	80126a6 <ip4_reass+0xc2>
 8012698:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801269a:	899a      	ldrh	r2, [r3, #12]
 801269c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801269e:	889b      	ldrh	r3, [r3, #4]
 80126a0:	b29b      	uxth	r3, r3
 80126a2:	429a      	cmp	r2, r3
 80126a4:	d006      	beq.n	80126b4 <ip4_reass+0xd0>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 80126a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80126a8:	681b      	ldr	r3, [r3, #0]
 80126aa:	633b      	str	r3, [r7, #48]	; 0x30
 80126ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80126ae:	2b00      	cmp	r3, #0
 80126b0:	d1e6      	bne.n	8012680 <ip4_reass+0x9c>
 80126b2:	e000      	b.n	80126b6 <ip4_reass+0xd2>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
        lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 80126b4:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 80126b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80126b8:	2b00      	cmp	r3, #0
 80126ba:	d109      	bne.n	80126d0 <ip4_reass+0xec>
  /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 80126bc:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80126be:	4619      	mov	r1, r3
 80126c0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80126c2:	f7ff fdbd 	bl	8012240 <ip_reass_enqueue_new_datagram>
 80126c6:	6338      	str	r0, [r7, #48]	; 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 80126c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80126ca:	2b00      	cmp	r3, #0
 80126cc:	d11c      	bne.n	8012708 <ip4_reass+0x124>
      goto nullreturn;
 80126ce:	e0ce      	b.n	801286e <ip4_reass+0x28a>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 80126d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80126d2:	88db      	ldrh	r3, [r3, #6]
 80126d4:	b29b      	uxth	r3, r3
 80126d6:	4618      	mov	r0, r3
 80126d8:	f7fc fc30 	bl	800ef3c <lwip_htons>
 80126dc:	4603      	mov	r3, r0
 80126de:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80126e2:	2b00      	cmp	r3, #0
 80126e4:	d110      	bne.n	8012708 <ip4_reass+0x124>
      ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 80126e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80126e8:	89db      	ldrh	r3, [r3, #14]
 80126ea:	4618      	mov	r0, r3
 80126ec:	f7fc fc26 	bl	800ef3c <lwip_htons>
 80126f0:	4603      	mov	r3, r0
 80126f2:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 80126f6:	2b00      	cmp	r3, #0
 80126f8:	d006      	beq.n	8012708 <ip4_reass+0x124>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 80126fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80126fc:	3308      	adds	r3, #8
 80126fe:	2214      	movs	r2, #20
 8012700:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8012702:	4618      	mov	r0, r3
 8012704:	f001 fac5 	bl	8013c92 <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 8012708:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801270a:	88db      	ldrh	r3, [r3, #6]
 801270c:	b29b      	uxth	r3, r3
 801270e:	f003 0320 	and.w	r3, r3, #32
 8012712:	2b00      	cmp	r3, #0
 8012714:	bf0c      	ite	eq
 8012716:	2301      	moveq	r3, #1
 8012718:	2300      	movne	r3, #0
 801271a:	b2db      	uxtb	r3, r3
 801271c:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 801271e:	69fb      	ldr	r3, [r7, #28]
 8012720:	2b00      	cmp	r3, #0
 8012722:	d00e      	beq.n	8012742 <ip4_reass+0x15e>
    u16_t datagram_len = (u16_t)(offset + len);
 8012724:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8012726:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8012728:	4413      	add	r3, r2
 801272a:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 801272c:	8b7a      	ldrh	r2, [r7, #26]
 801272e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8012730:	429a      	cmp	r2, r3
 8012732:	f0c0 8099 	bcc.w	8012868 <ip4_reass+0x284>
 8012736:	8b7b      	ldrh	r3, [r7, #26]
 8012738:	f64f 72eb 	movw	r2, #65515	; 0xffeb
 801273c:	4293      	cmp	r3, r2
 801273e:	f200 8093 	bhi.w	8012868 <ip4_reass+0x284>
      goto nullreturn;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 8012742:	69fa      	ldr	r2, [r7, #28]
 8012744:	6879      	ldr	r1, [r7, #4]
 8012746:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8012748:	f7ff fde2 	bl	8012310 <ip_reass_chain_frag_into_datagram_and_validate>
 801274c:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 801274e:	697b      	ldr	r3, [r7, #20]
 8012750:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012754:	f000 808a 	beq.w	801286c <ip4_reass+0x288>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 8012758:	4b49      	ldr	r3, [pc, #292]	; (8012880 <ip4_reass+0x29c>)
 801275a:	881a      	ldrh	r2, [r3, #0]
 801275c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801275e:	4413      	add	r3, r2
 8012760:	b29a      	uxth	r2, r3
 8012762:	4b47      	ldr	r3, [pc, #284]	; (8012880 <ip4_reass+0x29c>)
 8012764:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 8012766:	69fb      	ldr	r3, [r7, #28]
 8012768:	2b00      	cmp	r3, #0
 801276a:	d00d      	beq.n	8012788 <ip4_reass+0x1a4>
    u16_t datagram_len = (u16_t)(offset + len);
 801276c:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 801276e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8012770:	4413      	add	r3, r2
 8012772:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 8012774:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012776:	8a7a      	ldrh	r2, [r7, #18]
 8012778:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 801277a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801277c:	7f9b      	ldrb	r3, [r3, #30]
 801277e:	f043 0301 	orr.w	r3, r3, #1
 8012782:	b2da      	uxtb	r2, r3
 8012784:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012786:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
     ("ip4_reass: last fragment seen, total len %"S16_F"\n",
      ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 8012788:	697b      	ldr	r3, [r7, #20]
 801278a:	2b01      	cmp	r3, #1
 801278c:	d168      	bne.n	8012860 <ip4_reass+0x27c>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    ipr->datagram_len += IP_HLEN;
 801278e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012790:	8b9b      	ldrh	r3, [r3, #28]
 8012792:	3314      	adds	r3, #20
 8012794:	b29a      	uxth	r2, r3
 8012796:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012798:	839a      	strh	r2, [r3, #28]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper*)ipr->p->payload)->next_pbuf;
 801279a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801279c:	685b      	ldr	r3, [r3, #4]
 801279e:	685b      	ldr	r3, [r3, #4]
 80127a0:	681b      	ldr	r3, [r3, #0]
 80127a2:	637b      	str	r3, [r7, #52]	; 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr*)(ipr->p->payload);
 80127a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80127a6:	685b      	ldr	r3, [r3, #4]
 80127a8:	685b      	ldr	r3, [r3, #4]
 80127aa:	62bb      	str	r3, [r7, #40]	; 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 80127ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80127ae:	3308      	adds	r3, #8
 80127b0:	2214      	movs	r2, #20
 80127b2:	4619      	mov	r1, r3
 80127b4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80127b6:	f001 fa6c 	bl	8013c92 <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(ipr->datagram_len));
 80127ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80127bc:	8b9b      	ldrh	r3, [r3, #28]
 80127be:	4618      	mov	r0, r3
 80127c0:	f7fc fbbc 	bl	800ef3c <lwip_htons>
 80127c4:	4603      	mov	r3, r0
 80127c6:	461a      	mov	r2, r3
 80127c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80127ca:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 80127cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80127ce:	2200      	movs	r2, #0
 80127d0:	719a      	strb	r2, [r3, #6]
 80127d2:	2200      	movs	r2, #0
 80127d4:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 80127d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80127d8:	2200      	movs	r2, #0
 80127da:	729a      	strb	r2, [r3, #10]
 80127dc:	2200      	movs	r2, #0
 80127de:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 80127e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80127e2:	685b      	ldr	r3, [r3, #4]
 80127e4:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 80127e6:	e00e      	b.n	8012806 <ip4_reass+0x222>
      iprh = (struct ip_reass_helper*)r->payload;
 80127e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80127ea:	685b      	ldr	r3, [r3, #4]
 80127ec:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_header(r, -IP_HLEN);
 80127ee:	f06f 0113 	mvn.w	r1, #19
 80127f2:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80127f4:	f7fd fc54 	bl	80100a0 <pbuf_header>
      pbuf_cat(p, r);
 80127f8:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80127fa:	6878      	ldr	r0, [r7, #4]
 80127fc:	f7fd fd40 	bl	8010280 <pbuf_cat>
      r = iprh->next_pbuf;
 8012800:	68fb      	ldr	r3, [r7, #12]
 8012802:	681b      	ldr	r3, [r3, #0]
 8012804:	637b      	str	r3, [r7, #52]	; 0x34
    while (r != NULL) {
 8012806:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8012808:	2b00      	cmp	r3, #0
 801280a:	d1ed      	bne.n	80127e8 <ip4_reass+0x204>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 801280c:	4b1d      	ldr	r3, [pc, #116]	; (8012884 <ip4_reass+0x2a0>)
 801280e:	681b      	ldr	r3, [r3, #0]
 8012810:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8012812:	429a      	cmp	r2, r3
 8012814:	d102      	bne.n	801281c <ip4_reass+0x238>
      ipr_prev = NULL;
 8012816:	2300      	movs	r3, #0
 8012818:	62fb      	str	r3, [r7, #44]	; 0x2c
 801281a:	e010      	b.n	801283e <ip4_reass+0x25a>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801281c:	4b19      	ldr	r3, [pc, #100]	; (8012884 <ip4_reass+0x2a0>)
 801281e:	681b      	ldr	r3, [r3, #0]
 8012820:	62fb      	str	r3, [r7, #44]	; 0x2c
 8012822:	e007      	b.n	8012834 <ip4_reass+0x250>
        if (ipr_prev->next == ipr) {
 8012824:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012826:	681b      	ldr	r3, [r3, #0]
 8012828:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801282a:	429a      	cmp	r2, r3
 801282c:	d006      	beq.n	801283c <ip4_reass+0x258>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801282e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012830:	681b      	ldr	r3, [r3, #0]
 8012832:	62fb      	str	r3, [r7, #44]	; 0x2c
 8012834:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012836:	2b00      	cmp	r3, #0
 8012838:	d1f4      	bne.n	8012824 <ip4_reass+0x240>
 801283a:	e000      	b.n	801283e <ip4_reass+0x25a>
          break;
 801283c:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 801283e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8012840:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8012842:	f7ff fd37 	bl	80122b4 <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    ip_reass_pbufcount -= pbuf_clen(p);
 8012846:	6878      	ldr	r0, [r7, #4]
 8012848:	f7fd fce2 	bl	8010210 <pbuf_clen>
 801284c:	4603      	mov	r3, r0
 801284e:	461a      	mov	r2, r3
 8012850:	4b0b      	ldr	r3, [pc, #44]	; (8012880 <ip4_reass+0x29c>)
 8012852:	881b      	ldrh	r3, [r3, #0]
 8012854:	1a9b      	subs	r3, r3, r2
 8012856:	b29a      	uxth	r2, r3
 8012858:	4b09      	ldr	r3, [pc, #36]	; (8012880 <ip4_reass+0x29c>)
 801285a:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 801285c:	687b      	ldr	r3, [r7, #4]
 801285e:	e00a      	b.n	8012876 <ip4_reass+0x292>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG,("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 8012860:	2300      	movs	r3, #0
 8012862:	e008      	b.n	8012876 <ip4_reass+0x292>
    goto nullreturn;
 8012864:	bf00      	nop
 8012866:	e002      	b.n	801286e <ip4_reass+0x28a>

nullreturn:
 8012868:	bf00      	nop
 801286a:	e000      	b.n	801286e <ip4_reass+0x28a>
    goto nullreturn;
 801286c:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG,("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 801286e:	6878      	ldr	r0, [r7, #4]
 8012870:	f7fd fc3a 	bl	80100e8 <pbuf_free>
  return NULL;
 8012874:	2300      	movs	r3, #0
}
 8012876:	4618      	mov	r0, r3
 8012878:	3738      	adds	r7, #56	; 0x38
 801287a:	46bd      	mov	sp, r7
 801287c:	bd80      	pop	{r7, pc}
 801287e:	bf00      	nop
 8012880:	200005a0 	.word	0x200005a0
 8012884:	2000059c 	.word	0x2000059c

08012888 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref*
ip_frag_alloc_pbuf_custom_ref(void)
{
 8012888:	b580      	push	{r7, lr}
 801288a:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref*)memp_malloc(MEMP_FRAG_PBUF);
 801288c:	2002      	movs	r0, #2
 801288e:	f7fc fee3 	bl	800f658 <memp_malloc>
 8012892:	4603      	mov	r3, r0
}
 8012894:	4618      	mov	r0, r3
 8012896:	bd80      	pop	{r7, pc}

08012898 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref* p)
{
 8012898:	b580      	push	{r7, lr}
 801289a:	b082      	sub	sp, #8
 801289c:	af00      	add	r7, sp, #0
 801289e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 80128a0:	687b      	ldr	r3, [r7, #4]
 80128a2:	2b00      	cmp	r3, #0
 80128a4:	d106      	bne.n	80128b4 <ip_frag_free_pbuf_custom_ref+0x1c>
 80128a6:	4b07      	ldr	r3, [pc, #28]	; (80128c4 <ip_frag_free_pbuf_custom_ref+0x2c>)
 80128a8:	f240 22ae 	movw	r2, #686	; 0x2ae
 80128ac:	4906      	ldr	r1, [pc, #24]	; (80128c8 <ip_frag_free_pbuf_custom_ref+0x30>)
 80128ae:	4807      	ldr	r0, [pc, #28]	; (80128cc <ip_frag_free_pbuf_custom_ref+0x34>)
 80128b0:	f001 fef8 	bl	80146a4 <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 80128b4:	6879      	ldr	r1, [r7, #4]
 80128b6:	2002      	movs	r0, #2
 80128b8:	f7fc ff1a 	bl	800f6f0 <memp_free>
}
 80128bc:	bf00      	nop
 80128be:	3708      	adds	r7, #8
 80128c0:	46bd      	mov	sp, r7
 80128c2:	bd80      	pop	{r7, pc}
 80128c4:	080175ac 	.word	0x080175ac
 80128c8:	08017714 	.word	0x08017714
 80128cc:	080175f4 	.word	0x080175f4

080128d0 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 80128d0:	b580      	push	{r7, lr}
 80128d2:	b084      	sub	sp, #16
 80128d4:	af00      	add	r7, sp, #0
 80128d6:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref*)p;
 80128d8:	687b      	ldr	r3, [r7, #4]
 80128da:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 80128dc:	68fb      	ldr	r3, [r7, #12]
 80128de:	2b00      	cmp	r3, #0
 80128e0:	d106      	bne.n	80128f0 <ipfrag_free_pbuf_custom+0x20>
 80128e2:	4b11      	ldr	r3, [pc, #68]	; (8012928 <ipfrag_free_pbuf_custom+0x58>)
 80128e4:	f44f 722e 	mov.w	r2, #696	; 0x2b8
 80128e8:	4910      	ldr	r1, [pc, #64]	; (801292c <ipfrag_free_pbuf_custom+0x5c>)
 80128ea:	4811      	ldr	r0, [pc, #68]	; (8012930 <ipfrag_free_pbuf_custom+0x60>)
 80128ec:	f001 feda 	bl	80146a4 <iprintf>
  LWIP_ASSERT("pcr == p", (void*)pcr == (void*)p);
 80128f0:	68fa      	ldr	r2, [r7, #12]
 80128f2:	687b      	ldr	r3, [r7, #4]
 80128f4:	429a      	cmp	r2, r3
 80128f6:	d006      	beq.n	8012906 <ipfrag_free_pbuf_custom+0x36>
 80128f8:	4b0b      	ldr	r3, [pc, #44]	; (8012928 <ipfrag_free_pbuf_custom+0x58>)
 80128fa:	f240 22b9 	movw	r2, #697	; 0x2b9
 80128fe:	490d      	ldr	r1, [pc, #52]	; (8012934 <ipfrag_free_pbuf_custom+0x64>)
 8012900:	480b      	ldr	r0, [pc, #44]	; (8012930 <ipfrag_free_pbuf_custom+0x60>)
 8012902:	f001 fecf 	bl	80146a4 <iprintf>
  if (pcr->original != NULL) {
 8012906:	68fb      	ldr	r3, [r7, #12]
 8012908:	695b      	ldr	r3, [r3, #20]
 801290a:	2b00      	cmp	r3, #0
 801290c:	d004      	beq.n	8012918 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 801290e:	68fb      	ldr	r3, [r7, #12]
 8012910:	695b      	ldr	r3, [r3, #20]
 8012912:	4618      	mov	r0, r3
 8012914:	f7fd fbe8 	bl	80100e8 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 8012918:	68f8      	ldr	r0, [r7, #12]
 801291a:	f7ff ffbd 	bl	8012898 <ip_frag_free_pbuf_custom_ref>
}
 801291e:	bf00      	nop
 8012920:	3710      	adds	r7, #16
 8012922:	46bd      	mov	sp, r7
 8012924:	bd80      	pop	{r7, pc}
 8012926:	bf00      	nop
 8012928:	080175ac 	.word	0x080175ac
 801292c:	08017720 	.word	0x08017720
 8012930:	080175f4 	.word	0x080175f4
 8012934:	0801772c 	.word	0x0801772c

08012938 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 8012938:	b580      	push	{r7, lr}
 801293a:	b092      	sub	sp, #72	; 0x48
 801293c:	af02      	add	r7, sp, #8
 801293e:	60f8      	str	r0, [r7, #12]
 8012940:	60b9      	str	r1, [r7, #8]
 8012942:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 8012944:	2300      	movs	r3, #0
 8012946:	87fb      	strh	r3, [r7, #62]	; 0x3e
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (netif->mtu - IP_HLEN) / 8;
 8012948:	68bb      	ldr	r3, [r7, #8]
 801294a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 801294c:	3b14      	subs	r3, #20
 801294e:	2b00      	cmp	r3, #0
 8012950:	da00      	bge.n	8012954 <ip4_frag+0x1c>
 8012952:	3307      	adds	r3, #7
 8012954:	10db      	asrs	r3, r3, #3
 8012956:	867b      	strh	r3, [r7, #50]	; 0x32
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 8012958:	2314      	movs	r3, #20
 801295a:	86fb      	strh	r3, [r7, #54]	; 0x36
  u16_t tmp;

  original_iphdr = (struct ip_hdr *)p->payload;
 801295c:	68fb      	ldr	r3, [r7, #12]
 801295e:	685b      	ldr	r3, [r3, #4]
 8012960:	62fb      	str	r3, [r7, #44]	; 0x2c
  iphdr = original_iphdr;
 8012962:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012964:	62bb      	str	r3, [r7, #40]	; 0x28
  LWIP_ERROR("ip4_frag() does not support IP options", IPH_HL(iphdr) * 4 == IP_HLEN, return ERR_VAL);
 8012966:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012968:	781b      	ldrb	r3, [r3, #0]
 801296a:	f003 030f 	and.w	r3, r3, #15
 801296e:	009b      	lsls	r3, r3, #2
 8012970:	2b14      	cmp	r3, #20
 8012972:	d009      	beq.n	8012988 <ip4_frag+0x50>
 8012974:	4b79      	ldr	r3, [pc, #484]	; (8012b5c <ip4_frag+0x224>)
 8012976:	f240 22e1 	movw	r2, #737	; 0x2e1
 801297a:	4979      	ldr	r1, [pc, #484]	; (8012b60 <ip4_frag+0x228>)
 801297c:	4879      	ldr	r0, [pc, #484]	; (8012b64 <ip4_frag+0x22c>)
 801297e:	f001 fe91 	bl	80146a4 <iprintf>
 8012982:	f06f 0305 	mvn.w	r3, #5
 8012986:	e0e5      	b.n	8012b54 <ip4_frag+0x21c>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 8012988:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801298a:	88db      	ldrh	r3, [r3, #6]
 801298c:	b29b      	uxth	r3, r3
 801298e:	4618      	mov	r0, r3
 8012990:	f7fc fad4 	bl	800ef3c <lwip_htons>
 8012994:	4603      	mov	r3, r0
 8012996:	86bb      	strh	r3, [r7, #52]	; 0x34
  ofo = tmp & IP_OFFMASK;
 8012998:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801299a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801299e:	873b      	strh	r3, [r7, #56]	; 0x38
  LWIP_ERROR("ip_frag(): MF already set", (tmp & IP_MF) == 0, return ERR_VAL);
 80129a0:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80129a2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80129a6:	2b00      	cmp	r3, #0
 80129a8:	d009      	beq.n	80129be <ip4_frag+0x86>
 80129aa:	4b6c      	ldr	r3, [pc, #432]	; (8012b5c <ip4_frag+0x224>)
 80129ac:	f240 22e6 	movw	r2, #742	; 0x2e6
 80129b0:	496d      	ldr	r1, [pc, #436]	; (8012b68 <ip4_frag+0x230>)
 80129b2:	486c      	ldr	r0, [pc, #432]	; (8012b64 <ip4_frag+0x22c>)
 80129b4:	f001 fe76 	bl	80146a4 <iprintf>
 80129b8:	f06f 0305 	mvn.w	r3, #5
 80129bc:	e0ca      	b.n	8012b54 <ip4_frag+0x21c>

  left = p->tot_len - IP_HLEN;
 80129be:	68fb      	ldr	r3, [r7, #12]
 80129c0:	891b      	ldrh	r3, [r3, #8]
 80129c2:	3b14      	subs	r3, #20
 80129c4:	877b      	strh	r3, [r7, #58]	; 0x3a

  while (left) {
 80129c6:	e0bc      	b.n	8012b42 <ip4_frag+0x20a>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, nfb * 8);
 80129c8:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 80129ca:	00da      	lsls	r2, r3, #3
 80129cc:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80129ce:	4293      	cmp	r3, r2
 80129d0:	bfa8      	it	ge
 80129d2:	4613      	movge	r3, r2
 80129d4:	84fb      	strh	r3, [r7, #38]	; 0x26
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 80129d6:	2200      	movs	r2, #0
 80129d8:	2114      	movs	r1, #20
 80129da:	2002      	movs	r0, #2
 80129dc:	f7fd f816 	bl	800fa0c <pbuf_alloc>
 80129e0:	6238      	str	r0, [r7, #32]
    if (rambuf == NULL) {
 80129e2:	6a3b      	ldr	r3, [r7, #32]
 80129e4:	2b00      	cmp	r3, #0
 80129e6:	f000 80b2 	beq.w	8012b4e <ip4_frag+0x216>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 80129ea:	68fb      	ldr	r3, [r7, #12]
 80129ec:	895b      	ldrh	r3, [r3, #10]
 80129ee:	2b13      	cmp	r3, #19
 80129f0:	d806      	bhi.n	8012a00 <ip4_frag+0xc8>
 80129f2:	4b5a      	ldr	r3, [pc, #360]	; (8012b5c <ip4_frag+0x224>)
 80129f4:	f240 3209 	movw	r2, #777	; 0x309
 80129f8:	495c      	ldr	r1, [pc, #368]	; (8012b6c <ip4_frag+0x234>)
 80129fa:	485a      	ldr	r0, [pc, #360]	; (8012b64 <ip4_frag+0x22c>)
 80129fc:	f001 fe52 	bl	80146a4 <iprintf>
                (p->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 8012a00:	6a3b      	ldr	r3, [r7, #32]
 8012a02:	685b      	ldr	r3, [r3, #4]
 8012a04:	2214      	movs	r2, #20
 8012a06:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8012a08:	4618      	mov	r0, r3
 8012a0a:	f001 f942 	bl	8013c92 <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 8012a0e:	6a3b      	ldr	r3, [r7, #32]
 8012a10:	685b      	ldr	r3, [r3, #4]
 8012a12:	62bb      	str	r3, [r7, #40]	; 0x28

    left_to_copy = fragsize;
 8012a14:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8012a16:	87bb      	strh	r3, [r7, #60]	; 0x3c
    while (left_to_copy) {
 8012a18:	e04f      	b.n	8012aba <ip4_frag+0x182>
      struct pbuf_custom_ref *pcr;
      u16_t plen = p->len - poff;
 8012a1a:	68fb      	ldr	r3, [r7, #12]
 8012a1c:	895a      	ldrh	r2, [r3, #10]
 8012a1e:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8012a20:	1ad3      	subs	r3, r2, r3
 8012a22:	837b      	strh	r3, [r7, #26]
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 8012a24:	8b7a      	ldrh	r2, [r7, #26]
 8012a26:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8012a28:	4293      	cmp	r3, r2
 8012a2a:	bf28      	it	cs
 8012a2c:	4613      	movcs	r3, r2
 8012a2e:	87fb      	strh	r3, [r7, #62]	; 0x3e
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 8012a30:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8012a32:	2b00      	cmp	r3, #0
 8012a34:	d105      	bne.n	8012a42 <ip4_frag+0x10a>
        poff = 0;
 8012a36:	2300      	movs	r3, #0
 8012a38:	86fb      	strh	r3, [r7, #54]	; 0x36
        p = p->next;
 8012a3a:	68fb      	ldr	r3, [r7, #12]
 8012a3c:	681b      	ldr	r3, [r3, #0]
 8012a3e:	60fb      	str	r3, [r7, #12]
        continue;
 8012a40:	e03b      	b.n	8012aba <ip4_frag+0x182>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 8012a42:	f7ff ff21 	bl	8012888 <ip_frag_alloc_pbuf_custom_ref>
 8012a46:	6178      	str	r0, [r7, #20]
      if (pcr == NULL) {
 8012a48:	697b      	ldr	r3, [r7, #20]
 8012a4a:	2b00      	cmp	r3, #0
 8012a4c:	d103      	bne.n	8012a56 <ip4_frag+0x11e>
        pbuf_free(rambuf);
 8012a4e:	6a38      	ldr	r0, [r7, #32]
 8012a50:	f7fd fb4a 	bl	80100e8 <pbuf_free>
        goto memerr;
 8012a54:	e07c      	b.n	8012b50 <ip4_frag+0x218>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 8012a56:	6978      	ldr	r0, [r7, #20]
        (u8_t*)p->payload + poff, newpbuflen);
 8012a58:	68fb      	ldr	r3, [r7, #12]
 8012a5a:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 8012a5c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8012a5e:	4413      	add	r3, r2
 8012a60:	8ff9      	ldrh	r1, [r7, #62]	; 0x3e
 8012a62:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 8012a64:	9201      	str	r2, [sp, #4]
 8012a66:	9300      	str	r3, [sp, #0]
 8012a68:	4603      	mov	r3, r0
 8012a6a:	2202      	movs	r2, #2
 8012a6c:	2004      	movs	r0, #4
 8012a6e:	f7fd f95d 	bl	800fd2c <pbuf_alloced_custom>
 8012a72:	6138      	str	r0, [r7, #16]
      if (newpbuf == NULL) {
 8012a74:	693b      	ldr	r3, [r7, #16]
 8012a76:	2b00      	cmp	r3, #0
 8012a78:	d106      	bne.n	8012a88 <ip4_frag+0x150>
        ip_frag_free_pbuf_custom_ref(pcr);
 8012a7a:	6978      	ldr	r0, [r7, #20]
 8012a7c:	f7ff ff0c 	bl	8012898 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 8012a80:	6a38      	ldr	r0, [r7, #32]
 8012a82:	f7fd fb31 	bl	80100e8 <pbuf_free>
        goto memerr;
 8012a86:	e063      	b.n	8012b50 <ip4_frag+0x218>
      }
      pbuf_ref(p);
 8012a88:	68f8      	ldr	r0, [r7, #12]
 8012a8a:	f7fd fbd7 	bl	801023c <pbuf_ref>
      pcr->original = p;
 8012a8e:	697b      	ldr	r3, [r7, #20]
 8012a90:	68fa      	ldr	r2, [r7, #12]
 8012a92:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 8012a94:	697b      	ldr	r3, [r7, #20]
 8012a96:	4a36      	ldr	r2, [pc, #216]	; (8012b70 <ip4_frag+0x238>)
 8012a98:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 8012a9a:	6939      	ldr	r1, [r7, #16]
 8012a9c:	6a38      	ldr	r0, [r7, #32]
 8012a9e:	f7fd fbef 	bl	8010280 <pbuf_cat>
      left_to_copy -= newpbuflen;
 8012aa2:	8fba      	ldrh	r2, [r7, #60]	; 0x3c
 8012aa4:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8012aa6:	1ad3      	subs	r3, r2, r3
 8012aa8:	87bb      	strh	r3, [r7, #60]	; 0x3c
      if (left_to_copy) {
 8012aaa:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8012aac:	2b00      	cmp	r3, #0
 8012aae:	d004      	beq.n	8012aba <ip4_frag+0x182>
        poff = 0;
 8012ab0:	2300      	movs	r3, #0
 8012ab2:	86fb      	strh	r3, [r7, #54]	; 0x36
        p = p->next;
 8012ab4:	68fb      	ldr	r3, [r7, #12]
 8012ab6:	681b      	ldr	r3, [r3, #0]
 8012ab8:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 8012aba:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8012abc:	2b00      	cmp	r3, #0
 8012abe:	d1ac      	bne.n	8012a1a <ip4_frag+0xe2>
      }
    }
    poff += newpbuflen;
 8012ac0:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8012ac2:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8012ac4:	4413      	add	r3, r2
 8012ac6:	86fb      	strh	r3, [r7, #54]	; 0x36
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 8012ac8:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8012aca:	68bb      	ldr	r3, [r7, #8]
 8012acc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8012ace:	3b14      	subs	r3, #20
 8012ad0:	429a      	cmp	r2, r3
 8012ad2:	bfd4      	ite	le
 8012ad4:	2301      	movle	r3, #1
 8012ad6:	2300      	movgt	r3, #0
 8012ad8:	b2db      	uxtb	r3, r3
 8012ada:	61fb      	str	r3, [r7, #28]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 8012adc:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8012ade:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8012ae2:	86bb      	strh	r3, [r7, #52]	; 0x34
    if (!last) {
 8012ae4:	69fb      	ldr	r3, [r7, #28]
 8012ae6:	2b00      	cmp	r3, #0
 8012ae8:	d103      	bne.n	8012af2 <ip4_frag+0x1ba>
      tmp = tmp | IP_MF;
 8012aea:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8012aec:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8012af0:	86bb      	strh	r3, [r7, #52]	; 0x34
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 8012af2:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8012af4:	4618      	mov	r0, r3
 8012af6:	f7fc fa21 	bl	800ef3c <lwip_htons>
 8012afa:	4603      	mov	r3, r0
 8012afc:	461a      	mov	r2, r3
 8012afe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012b00:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons(fragsize + IP_HLEN));
 8012b02:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8012b04:	3314      	adds	r3, #20
 8012b06:	b29b      	uxth	r3, r3
 8012b08:	4618      	mov	r0, r3
 8012b0a:	f7fc fa17 	bl	800ef3c <lwip_htons>
 8012b0e:	4603      	mov	r3, r0
 8012b10:	461a      	mov	r2, r3
 8012b12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012b14:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 8012b16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012b18:	2200      	movs	r2, #0
 8012b1a:	729a      	strb	r2, [r3, #10]
 8012b1c:	2200      	movs	r2, #0
 8012b1e:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 8012b20:	68bb      	ldr	r3, [r7, #8]
 8012b22:	695b      	ldr	r3, [r3, #20]
 8012b24:	687a      	ldr	r2, [r7, #4]
 8012b26:	6a39      	ldr	r1, [r7, #32]
 8012b28:	68b8      	ldr	r0, [r7, #8]
 8012b2a:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 8012b2c:	6a38      	ldr	r0, [r7, #32]
 8012b2e:	f7fd fadb 	bl	80100e8 <pbuf_free>
    left -= fragsize;
 8012b32:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8012b34:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8012b36:	1ad3      	subs	r3, r2, r3
 8012b38:	877b      	strh	r3, [r7, #58]	; 0x3a
    ofo += nfb;
 8012b3a:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 8012b3c:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8012b3e:	4413      	add	r3, r2
 8012b40:	873b      	strh	r3, [r7, #56]	; 0x38
  while (left) {
 8012b42:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8012b44:	2b00      	cmp	r3, #0
 8012b46:	f47f af3f 	bne.w	80129c8 <ip4_frag+0x90>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 8012b4a:	2300      	movs	r3, #0
 8012b4c:	e002      	b.n	8012b54 <ip4_frag+0x21c>
      goto memerr;
 8012b4e:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 8012b50:	f04f 33ff 	mov.w	r3, #4294967295
}
 8012b54:	4618      	mov	r0, r3
 8012b56:	3740      	adds	r7, #64	; 0x40
 8012b58:	46bd      	mov	sp, r7
 8012b5a:	bd80      	pop	{r7, pc}
 8012b5c:	080175ac 	.word	0x080175ac
 8012b60:	08017738 	.word	0x08017738
 8012b64:	080175f4 	.word	0x080175f4
 8012b68:	08017760 	.word	0x08017760
 8012b6c:	0801777c 	.word	0x0801777c
 8012b70:	080128d1 	.word	0x080128d1

08012b74 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 8012b74:	b580      	push	{r7, lr}
 8012b76:	b086      	sub	sp, #24
 8012b78:	af00      	add	r7, sp, #0
 8012b7a:	6078      	str	r0, [r7, #4]
 8012b7c:	6039      	str	r1, [r7, #0]
  struct eth_hdr* ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  s16_t ip_hdr_offset = SIZEOF_ETH_HDR;
 8012b7e:	230e      	movs	r3, #14
 8012b80:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  if (p->len <= SIZEOF_ETH_HDR) {
 8012b82:	687b      	ldr	r3, [r7, #4]
 8012b84:	895b      	ldrh	r3, [r3, #10]
 8012b86:	2b0e      	cmp	r3, #14
 8012b88:	d977      	bls.n	8012c7a <ethernet_input+0x106>
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 8012b8a:	687b      	ldr	r3, [r7, #4]
 8012b8c:	685b      	ldr	r3, [r3, #4]
 8012b8e:	613b      	str	r3, [r7, #16]
     (unsigned)ethhdr->dest.addr[3], (unsigned)ethhdr->dest.addr[4], (unsigned)ethhdr->dest.addr[5],
     (unsigned)ethhdr->src.addr[0],  (unsigned)ethhdr->src.addr[1],  (unsigned)ethhdr->src.addr[2],
     (unsigned)ethhdr->src.addr[3],  (unsigned)ethhdr->src.addr[4],  (unsigned)ethhdr->src.addr[5],
     lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 8012b90:	693b      	ldr	r3, [r7, #16]
 8012b92:	7b1a      	ldrb	r2, [r3, #12]
 8012b94:	7b5b      	ldrb	r3, [r3, #13]
 8012b96:	021b      	lsls	r3, r3, #8
 8012b98:	4313      	orrs	r3, r2
 8012b9a:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 8012b9c:	693b      	ldr	r3, [r7, #16]
 8012b9e:	781b      	ldrb	r3, [r3, #0]
 8012ba0:	f003 0301 	and.w	r3, r3, #1
 8012ba4:	2b00      	cmp	r3, #0
 8012ba6:	d023      	beq.n	8012bf0 <ethernet_input+0x7c>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 8012ba8:	693b      	ldr	r3, [r7, #16]
 8012baa:	781b      	ldrb	r3, [r3, #0]
 8012bac:	2b01      	cmp	r3, #1
 8012bae:	d10f      	bne.n	8012bd0 <ethernet_input+0x5c>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8012bb0:	693b      	ldr	r3, [r7, #16]
 8012bb2:	785b      	ldrb	r3, [r3, #1]
 8012bb4:	2b00      	cmp	r3, #0
 8012bb6:	d11b      	bne.n	8012bf0 <ethernet_input+0x7c>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 8012bb8:	693b      	ldr	r3, [r7, #16]
 8012bba:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8012bbc:	2b5e      	cmp	r3, #94	; 0x5e
 8012bbe:	d117      	bne.n	8012bf0 <ethernet_input+0x7c>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 8012bc0:	687b      	ldr	r3, [r7, #4]
 8012bc2:	7b5b      	ldrb	r3, [r3, #13]
 8012bc4:	f043 0310 	orr.w	r3, r3, #16
 8012bc8:	b2da      	uxtb	r2, r3
 8012bca:	687b      	ldr	r3, [r7, #4]
 8012bcc:	735a      	strb	r2, [r3, #13]
 8012bce:	e00f      	b.n	8012bf0 <ethernet_input+0x7c>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 8012bd0:	693b      	ldr	r3, [r7, #16]
 8012bd2:	2206      	movs	r2, #6
 8012bd4:	4930      	ldr	r1, [pc, #192]	; (8012c98 <ethernet_input+0x124>)
 8012bd6:	4618      	mov	r0, r3
 8012bd8:	f001 f84c 	bl	8013c74 <memcmp>
 8012bdc:	4603      	mov	r3, r0
 8012bde:	2b00      	cmp	r3, #0
 8012be0:	d106      	bne.n	8012bf0 <ethernet_input+0x7c>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 8012be2:	687b      	ldr	r3, [r7, #4]
 8012be4:	7b5b      	ldrb	r3, [r3, #13]
 8012be6:	f043 0308 	orr.w	r3, r3, #8
 8012bea:	b2da      	uxtb	r2, r3
 8012bec:	687b      	ldr	r3, [r7, #4]
 8012bee:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 8012bf0:	89fb      	ldrh	r3, [r7, #14]
 8012bf2:	2b08      	cmp	r3, #8
 8012bf4:	d003      	beq.n	8012bfe <ethernet_input+0x8a>
 8012bf6:	f5b3 6fc1 	cmp.w	r3, #1544	; 0x608
 8012bfa:	d01e      	beq.n	8012c3a <ethernet_input+0xc6>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 8012bfc:	e044      	b.n	8012c88 <ethernet_input+0x114>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8012bfe:	683b      	ldr	r3, [r7, #0]
 8012c00:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8012c04:	f003 0308 	and.w	r3, r3, #8
 8012c08:	2b00      	cmp	r3, #0
 8012c0a:	d038      	beq.n	8012c7e <ethernet_input+0x10a>
      if ((p->len < ip_hdr_offset) || pbuf_header(p, (s16_t)-ip_hdr_offset)) {
 8012c0c:	687b      	ldr	r3, [r7, #4]
 8012c0e:	895b      	ldrh	r3, [r3, #10]
 8012c10:	461a      	mov	r2, r3
 8012c12:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8012c16:	429a      	cmp	r2, r3
 8012c18:	db33      	blt.n	8012c82 <ethernet_input+0x10e>
 8012c1a:	8afb      	ldrh	r3, [r7, #22]
 8012c1c:	425b      	negs	r3, r3
 8012c1e:	b29b      	uxth	r3, r3
 8012c20:	b21b      	sxth	r3, r3
 8012c22:	4619      	mov	r1, r3
 8012c24:	6878      	ldr	r0, [r7, #4]
 8012c26:	f7fd fa3b 	bl	80100a0 <pbuf_header>
 8012c2a:	4603      	mov	r3, r0
 8012c2c:	2b00      	cmp	r3, #0
 8012c2e:	d128      	bne.n	8012c82 <ethernet_input+0x10e>
        ip4_input(p, netif);
 8012c30:	6839      	ldr	r1, [r7, #0]
 8012c32:	6878      	ldr	r0, [r7, #4]
 8012c34:	f7fe ff8a 	bl	8011b4c <ip4_input>
      break;
 8012c38:	e01d      	b.n	8012c76 <ethernet_input+0x102>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8012c3a:	683b      	ldr	r3, [r7, #0]
 8012c3c:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8012c40:	f003 0308 	and.w	r3, r3, #8
 8012c44:	2b00      	cmp	r3, #0
 8012c46:	d01e      	beq.n	8012c86 <ethernet_input+0x112>
      if ((p->len < ip_hdr_offset) || pbuf_header(p, (s16_t)-ip_hdr_offset)) {
 8012c48:	687b      	ldr	r3, [r7, #4]
 8012c4a:	895b      	ldrh	r3, [r3, #10]
 8012c4c:	461a      	mov	r2, r3
 8012c4e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8012c52:	429a      	cmp	r2, r3
 8012c54:	db15      	blt.n	8012c82 <ethernet_input+0x10e>
 8012c56:	8afb      	ldrh	r3, [r7, #22]
 8012c58:	425b      	negs	r3, r3
 8012c5a:	b29b      	uxth	r3, r3
 8012c5c:	b21b      	sxth	r3, r3
 8012c5e:	4619      	mov	r1, r3
 8012c60:	6878      	ldr	r0, [r7, #4]
 8012c62:	f7fd fa1d 	bl	80100a0 <pbuf_header>
 8012c66:	4603      	mov	r3, r0
 8012c68:	2b00      	cmp	r3, #0
 8012c6a:	d10a      	bne.n	8012c82 <ethernet_input+0x10e>
        etharp_input(p, netif);
 8012c6c:	6839      	ldr	r1, [r7, #0]
 8012c6e:	6878      	ldr	r0, [r7, #4]
 8012c70:	f7fe f958 	bl	8010f24 <etharp_input>
      break;
 8012c74:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 8012c76:	2300      	movs	r3, #0
 8012c78:	e00a      	b.n	8012c90 <ethernet_input+0x11c>
    goto free_and_return;
 8012c7a:	bf00      	nop
 8012c7c:	e004      	b.n	8012c88 <ethernet_input+0x114>
        goto free_and_return;
 8012c7e:	bf00      	nop
 8012c80:	e002      	b.n	8012c88 <ethernet_input+0x114>

free_and_return:
 8012c82:	bf00      	nop
 8012c84:	e000      	b.n	8012c88 <ethernet_input+0x114>
        goto free_and_return;
 8012c86:	bf00      	nop
  pbuf_free(p);
 8012c88:	6878      	ldr	r0, [r7, #4]
 8012c8a:	f7fd fa2d 	bl	80100e8 <pbuf_free>
  return ERR_OK;
 8012c8e:	2300      	movs	r3, #0
}
 8012c90:	4618      	mov	r0, r3
 8012c92:	3718      	adds	r7, #24
 8012c94:	46bd      	mov	sp, r7
 8012c96:	bd80      	pop	{r7, pc}
 8012c98:	08017a5c 	.word	0x08017a5c

08012c9c <ethernet_output>:
 */
err_t
ethernet_output(struct netif* netif, struct pbuf* p,
                const struct eth_addr* src, const struct eth_addr* dst,
                u16_t eth_type)
{
 8012c9c:	b580      	push	{r7, lr}
 8012c9e:	b086      	sub	sp, #24
 8012ca0:	af00      	add	r7, sp, #0
 8012ca2:	60f8      	str	r0, [r7, #12]
 8012ca4:	60b9      	str	r1, [r7, #8]
 8012ca6:	607a      	str	r2, [r7, #4]
 8012ca8:	603b      	str	r3, [r7, #0]
  struct eth_hdr* ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 8012caa:	8c3b      	ldrh	r3, [r7, #32]
 8012cac:	4618      	mov	r0, r3
 8012cae:	f7fc f945 	bl	800ef3c <lwip_htons>
 8012cb2:	4603      	mov	r3, r0
 8012cb4:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_header(p, SIZEOF_ETH_HDR) != 0) {
 8012cb6:	210e      	movs	r1, #14
 8012cb8:	68b8      	ldr	r0, [r7, #8]
 8012cba:	f7fd f9f1 	bl	80100a0 <pbuf_header>
 8012cbe:	4603      	mov	r3, r0
 8012cc0:	2b00      	cmp	r3, #0
 8012cc2:	d125      	bne.n	8012d10 <ethernet_output+0x74>
      goto pbuf_header_failed;
    }
  }

  ethhdr = (struct eth_hdr*)p->payload;
 8012cc4:	68bb      	ldr	r3, [r7, #8]
 8012cc6:	685b      	ldr	r3, [r3, #4]
 8012cc8:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 8012cca:	693b      	ldr	r3, [r7, #16]
 8012ccc:	8afa      	ldrh	r2, [r7, #22]
 8012cce:	819a      	strh	r2, [r3, #12]
  ETHADDR32_COPY(&ethhdr->dest, dst);
 8012cd0:	693b      	ldr	r3, [r7, #16]
 8012cd2:	2206      	movs	r2, #6
 8012cd4:	6839      	ldr	r1, [r7, #0]
 8012cd6:	4618      	mov	r0, r3
 8012cd8:	f000 ffdb 	bl	8013c92 <memcpy>
  ETHADDR16_COPY(&ethhdr->src,  src);
 8012cdc:	693b      	ldr	r3, [r7, #16]
 8012cde:	3306      	adds	r3, #6
 8012ce0:	2206      	movs	r2, #6
 8012ce2:	6879      	ldr	r1, [r7, #4]
 8012ce4:	4618      	mov	r0, r3
 8012ce6:	f000 ffd4 	bl	8013c92 <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 8012cea:	68fb      	ldr	r3, [r7, #12]
 8012cec:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8012cf0:	2b06      	cmp	r3, #6
 8012cf2:	d006      	beq.n	8012d02 <ethernet_output+0x66>
 8012cf4:	4b0a      	ldr	r3, [pc, #40]	; (8012d20 <ethernet_output+0x84>)
 8012cf6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8012cfa:	490a      	ldr	r1, [pc, #40]	; (8012d24 <ethernet_output+0x88>)
 8012cfc:	480a      	ldr	r0, [pc, #40]	; (8012d28 <ethernet_output+0x8c>)
 8012cfe:	f001 fcd1 	bl	80146a4 <iprintf>
    (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
    ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 8012d02:	68fb      	ldr	r3, [r7, #12]
 8012d04:	699b      	ldr	r3, [r3, #24]
 8012d06:	68b9      	ldr	r1, [r7, #8]
 8012d08:	68f8      	ldr	r0, [r7, #12]
 8012d0a:	4798      	blx	r3
 8012d0c:	4603      	mov	r3, r0
 8012d0e:	e002      	b.n	8012d16 <ethernet_output+0x7a>
      goto pbuf_header_failed;
 8012d10:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
    ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 8012d12:	f06f 0301 	mvn.w	r3, #1
}
 8012d16:	4618      	mov	r0, r3
 8012d18:	3718      	adds	r7, #24
 8012d1a:	46bd      	mov	sp, r7
 8012d1c:	bd80      	pop	{r7, pc}
 8012d1e:	bf00      	nop
 8012d20:	0801779c 	.word	0x0801779c
 8012d24:	080177d4 	.word	0x080177d4
 8012d28:	08017808 	.word	0x08017808

08012d2c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8012d2c:	b580      	push	{r7, lr}
 8012d2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8012d30:	2200      	movs	r2, #0
 8012d32:	4912      	ldr	r1, [pc, #72]	; (8012d7c <MX_USB_DEVICE_Init+0x50>)
 8012d34:	4812      	ldr	r0, [pc, #72]	; (8012d80 <MX_USB_DEVICE_Init+0x54>)
 8012d36:	f7fa fef4 	bl	800db22 <USBD_Init>
 8012d3a:	4603      	mov	r3, r0
 8012d3c:	2b00      	cmp	r3, #0
 8012d3e:	d001      	beq.n	8012d44 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8012d40:	f7ee fed8 	bl	8001af4 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8012d44:	490f      	ldr	r1, [pc, #60]	; (8012d84 <MX_USB_DEVICE_Init+0x58>)
 8012d46:	480e      	ldr	r0, [pc, #56]	; (8012d80 <MX_USB_DEVICE_Init+0x54>)
 8012d48:	f7fa ff16 	bl	800db78 <USBD_RegisterClass>
 8012d4c:	4603      	mov	r3, r0
 8012d4e:	2b00      	cmp	r3, #0
 8012d50:	d001      	beq.n	8012d56 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8012d52:	f7ee fecf 	bl	8001af4 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8012d56:	490c      	ldr	r1, [pc, #48]	; (8012d88 <MX_USB_DEVICE_Init+0x5c>)
 8012d58:	4809      	ldr	r0, [pc, #36]	; (8012d80 <MX_USB_DEVICE_Init+0x54>)
 8012d5a:	f7fa fe47 	bl	800d9ec <USBD_CDC_RegisterInterface>
 8012d5e:	4603      	mov	r3, r0
 8012d60:	2b00      	cmp	r3, #0
 8012d62:	d001      	beq.n	8012d68 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8012d64:	f7ee fec6 	bl	8001af4 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8012d68:	4805      	ldr	r0, [pc, #20]	; (8012d80 <MX_USB_DEVICE_Init+0x54>)
 8012d6a:	f7fa ff1e 	bl	800dbaa <USBD_Start>
 8012d6e:	4603      	mov	r3, r0
 8012d70:	2b00      	cmp	r3, #0
 8012d72:	d001      	beq.n	8012d78 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8012d74:	f7ee febe 	bl	8001af4 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8012d78:	bf00      	nop
 8012d7a:	bd80      	pop	{r7, pc}
 8012d7c:	2000021c 	.word	0x2000021c
 8012d80:	200076fc 	.word	0x200076fc
 8012d84:	2000001c 	.word	0x2000001c
 8012d88:	20000204 	.word	0x20000204

08012d8c <LL_TIM_EnableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_EnableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
{
 8012d8c:	b480      	push	{r7}
 8012d8e:	b083      	sub	sp, #12
 8012d90:	af00      	add	r7, sp, #0
 8012d92:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8012d94:	687b      	ldr	r3, [r7, #4]
 8012d96:	681b      	ldr	r3, [r3, #0]
 8012d98:	f043 0201 	orr.w	r2, r3, #1
 8012d9c:	687b      	ldr	r3, [r7, #4]
 8012d9e:	601a      	str	r2, [r3, #0]
}
 8012da0:	bf00      	nop
 8012da2:	370c      	adds	r7, #12
 8012da4:	46bd      	mov	sp, r7
 8012da6:	bc80      	pop	{r7}
 8012da8:	4770      	bx	lr

08012daa <LL_TIM_ClearFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_ClearFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)
{
 8012daa:	b480      	push	{r7}
 8012dac:	b083      	sub	sp, #12
 8012dae:	af00      	add	r7, sp, #0
 8012db0:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8012db2:	687b      	ldr	r3, [r7, #4]
 8012db4:	f06f 0201 	mvn.w	r2, #1
 8012db8:	611a      	str	r2, [r3, #16]
}
 8012dba:	bf00      	nop
 8012dbc:	370c      	adds	r7, #12
 8012dbe:	46bd      	mov	sp, r7
 8012dc0:	bc80      	pop	{r7}
 8012dc2:	4770      	bx	lr

08012dc4 <CDC_Init_FS>:
/**
 * @brief  Initializes the CDC media low layer over the FS USB IP
 * @retval USBD_OK if all operations are OK else USBD_FAIL
 */
static int8_t CDC_Init_FS(void)
{
 8012dc4:	b580      	push	{r7, lr}
 8012dc6:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN 3 */
	/* Set Application Buffers */
	USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8012dc8:	2200      	movs	r2, #0
 8012dca:	4905      	ldr	r1, [pc, #20]	; (8012de0 <CDC_Init_FS+0x1c>)
 8012dcc:	4805      	ldr	r0, [pc, #20]	; (8012de4 <CDC_Init_FS+0x20>)
 8012dce:	f7fa fe23 	bl	800da18 <USBD_CDC_SetTxBuffer>
	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8012dd2:	4905      	ldr	r1, [pc, #20]	; (8012de8 <CDC_Init_FS+0x24>)
 8012dd4:	4803      	ldr	r0, [pc, #12]	; (8012de4 <CDC_Init_FS+0x20>)
 8012dd6:	f7fa fe38 	bl	800da4a <USBD_CDC_SetRxBuffer>
	return (USBD_OK);
 8012dda:	2300      	movs	r3, #0
	/* USER CODE END 3 */
}
 8012ddc:	4618      	mov	r0, r3
 8012dde:	bd80      	pop	{r7, pc}
 8012de0:	20007bb8 	.word	0x20007bb8
 8012de4:	200076fc 	.word	0x200076fc
 8012de8:	20007a8c 	.word	0x20007a8c

08012dec <CDC_DeInit_FS>:
/**
 * @brief  DeInitializes the CDC media low layer
 * @retval USBD_OK if all operations are OK else USBD_FAIL
 */
static int8_t CDC_DeInit_FS(void)
{
 8012dec:	b480      	push	{r7}
 8012dee:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN 4 */
	return (USBD_OK);
 8012df0:	2300      	movs	r3, #0
	/* USER CODE END 4 */
}
 8012df2:	4618      	mov	r0, r3
 8012df4:	46bd      	mov	sp, r7
 8012df6:	bc80      	pop	{r7}
 8012df8:	4770      	bx	lr
	...

08012dfc <CDC_Control_FS>:
 * @param  pbuf: Buffer containing command data (request parameters)
 * @param  length: Number of data to be sent (in bytes)
 * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
 */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t *pbuf, uint16_t length)
{
 8012dfc:	b480      	push	{r7}
 8012dfe:	b083      	sub	sp, #12
 8012e00:	af00      	add	r7, sp, #0
 8012e02:	4603      	mov	r3, r0
 8012e04:	6039      	str	r1, [r7, #0]
 8012e06:	71fb      	strb	r3, [r7, #7]
 8012e08:	4613      	mov	r3, r2
 8012e0a:	80bb      	strh	r3, [r7, #4]
	/* USER CODE BEGIN 5 */
	switch (cmd)
 8012e0c:	79fb      	ldrb	r3, [r7, #7]
 8012e0e:	2b23      	cmp	r3, #35	; 0x23
 8012e10:	d85c      	bhi.n	8012ecc <CDC_Control_FS+0xd0>
 8012e12:	a201      	add	r2, pc, #4	; (adr r2, 8012e18 <CDC_Control_FS+0x1c>)
 8012e14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012e18:	08012ecd 	.word	0x08012ecd
 8012e1c:	08012ecd 	.word	0x08012ecd
 8012e20:	08012ecd 	.word	0x08012ecd
 8012e24:	08012ecd 	.word	0x08012ecd
 8012e28:	08012ecd 	.word	0x08012ecd
 8012e2c:	08012ecd 	.word	0x08012ecd
 8012e30:	08012ecd 	.word	0x08012ecd
 8012e34:	08012ecd 	.word	0x08012ecd
 8012e38:	08012ecd 	.word	0x08012ecd
 8012e3c:	08012ecd 	.word	0x08012ecd
 8012e40:	08012ecd 	.word	0x08012ecd
 8012e44:	08012ecd 	.word	0x08012ecd
 8012e48:	08012ecd 	.word	0x08012ecd
 8012e4c:	08012ecd 	.word	0x08012ecd
 8012e50:	08012ecd 	.word	0x08012ecd
 8012e54:	08012ecd 	.word	0x08012ecd
 8012e58:	08012ecd 	.word	0x08012ecd
 8012e5c:	08012ecd 	.word	0x08012ecd
 8012e60:	08012ecd 	.word	0x08012ecd
 8012e64:	08012ecd 	.word	0x08012ecd
 8012e68:	08012ecd 	.word	0x08012ecd
 8012e6c:	08012ecd 	.word	0x08012ecd
 8012e70:	08012ecd 	.word	0x08012ecd
 8012e74:	08012ecd 	.word	0x08012ecd
 8012e78:	08012ecd 	.word	0x08012ecd
 8012e7c:	08012ecd 	.word	0x08012ecd
 8012e80:	08012ecd 	.word	0x08012ecd
 8012e84:	08012ecd 	.word	0x08012ecd
 8012e88:	08012ecd 	.word	0x08012ecd
 8012e8c:	08012ecd 	.word	0x08012ecd
 8012e90:	08012ecd 	.word	0x08012ecd
 8012e94:	08012ecd 	.word	0x08012ecd
 8012e98:	08012ea9 	.word	0x08012ea9
 8012e9c:	08012ebb 	.word	0x08012ebb
 8012ea0:	08012ecd 	.word	0x08012ecd
 8012ea4:	08012ecd 	.word	0x08012ecd
		/*******************************************************************************/
		static uint8_t lineCoding[7] // 115200bps, 1stop, no parity, 8bit
		=
		{ 0x00, 0xC2, 0x01, 0x00, 0x00, 0x00, 0x08 }; // 0001c200 >> 115200 arr[3],arr[2],arr[1],arr[0]
	case CDC_SET_LINE_CODING:
		memcpy(lineCoding, pbuf, sizeof(lineCoding));
 8012ea8:	4b0c      	ldr	r3, [pc, #48]	; (8012edc <CDC_Control_FS+0xe0>)
 8012eaa:	683a      	ldr	r2, [r7, #0]
 8012eac:	6810      	ldr	r0, [r2, #0]
 8012eae:	6018      	str	r0, [r3, #0]
 8012eb0:	8891      	ldrh	r1, [r2, #4]
 8012eb2:	7992      	ldrb	r2, [r2, #6]
 8012eb4:	8099      	strh	r1, [r3, #4]
 8012eb6:	719a      	strb	r2, [r3, #6]
		break;
 8012eb8:	e009      	b.n	8012ece <CDC_Control_FS+0xd2>

	case CDC_GET_LINE_CODING:
		memcpy(pbuf, lineCoding, sizeof(lineCoding));
 8012eba:	683b      	ldr	r3, [r7, #0]
 8012ebc:	4a07      	ldr	r2, [pc, #28]	; (8012edc <CDC_Control_FS+0xe0>)
 8012ebe:	6810      	ldr	r0, [r2, #0]
 8012ec0:	6018      	str	r0, [r3, #0]
 8012ec2:	8891      	ldrh	r1, [r2, #4]
 8012ec4:	7992      	ldrb	r2, [r2, #6]
 8012ec6:	8099      	strh	r1, [r3, #4]
 8012ec8:	719a      	strb	r2, [r3, #6]
		break;
 8012eca:	e000      	b.n	8012ece <CDC_Control_FS+0xd2>
	case CDC_SEND_BREAK:

		break;

	default:
		break;
 8012ecc:	bf00      	nop
	}

	return (USBD_OK);
 8012ece:	2300      	movs	r3, #0
	/* USER CODE END 5 */
}
 8012ed0:	4618      	mov	r0, r3
 8012ed2:	370c      	adds	r7, #12
 8012ed4:	46bd      	mov	sp, r7
 8012ed6:	bc80      	pop	{r7}
 8012ed8:	4770      	bx	lr
 8012eda:	bf00      	nop
 8012edc:	20000214 	.word	0x20000214

08012ee0 <CDC_Receive_FS>:
 * @param  Buf: Buffer of data to be received
 * @param  Len: Number of data received (in bytes)
 * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
 */
static int8_t CDC_Receive_FS(uint8_t *Buf, uint32_t *Len)
{
 8012ee0:	b5b0      	push	{r4, r5, r7, lr}
 8012ee2:	b08e      	sub	sp, #56	; 0x38
 8012ee4:	af02      	add	r7, sp, #8
 8012ee6:	6078      	str	r0, [r7, #4]
 8012ee8:	6039      	str	r1, [r7, #0]
	/* USER CODE BEGIN 6 */
	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8012eea:	6879      	ldr	r1, [r7, #4]
 8012eec:	489f      	ldr	r0, [pc, #636]	; (801316c <CDC_Receive_FS+0x28c>)
 8012eee:	f7fa fdac 	bl	800da4a <USBD_CDC_SetRxBuffer>
	USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8012ef2:	489e      	ldr	r0, [pc, #632]	; (801316c <CDC_Receive_FS+0x28c>)
 8012ef4:	f7fa fdeb 	bl	800dace <USBD_CDC_ReceivePacket>
	WheelParam wP;
	memcpy(&wP, (void*) (BACKUP_FLASH_ADDR), sizeof(WheelParam));
 8012ef8:	4b9d      	ldr	r3, [pc, #628]	; (8013170 <CDC_Receive_FS+0x290>)
 8012efa:	681b      	ldr	r3, [r3, #0]
 8012efc:	627b      	str	r3, [r7, #36]	; 0x24
	if (UFlag == 0)
 8012efe:	4b9d      	ldr	r3, [pc, #628]	; (8013174 <CDC_Receive_FS+0x294>)
 8012f00:	781b      	ldrb	r3, [r3, #0]
 8012f02:	2b00      	cmp	r3, #0
 8012f04:	f040 81d2 	bne.w	80132ac <CDC_Receive_FS+0x3cc>
	{
		// Manual
		if (strncmp((const char*) Buf, "m", 1) == 0
 8012f08:	687b      	ldr	r3, [r7, #4]
 8012f0a:	781a      	ldrb	r2, [r3, #0]
 8012f0c:	4b9a      	ldr	r3, [pc, #616]	; (8013178 <CDC_Receive_FS+0x298>)
 8012f0e:	781b      	ldrb	r3, [r3, #0]
 8012f10:	1ad3      	subs	r3, r2, r3
 8012f12:	2b00      	cmp	r3, #0
 8012f14:	d006      	beq.n	8012f24 <CDC_Receive_FS+0x44>
				|| strncmp((const char*) Buf, "M", 1) == 0)
 8012f16:	687b      	ldr	r3, [r7, #4]
 8012f18:	781a      	ldrb	r2, [r3, #0]
 8012f1a:	4b98      	ldr	r3, [pc, #608]	; (801317c <CDC_Receive_FS+0x29c>)
 8012f1c:	781b      	ldrb	r3, [r3, #0]
 8012f1e:	1ad3      	subs	r3, r2, r3
 8012f20:	2b00      	cmp	r3, #0
 8012f22:	d10c      	bne.n	8012f3e <CDC_Receive_FS+0x5e>
		{
			CDC_Transmit_FS((uint8_t*) Manual, strlen(Manual));
 8012f24:	4896      	ldr	r0, [pc, #600]	; (8013180 <CDC_Receive_FS+0x2a0>)
 8012f26:	f7ed f94f 	bl	80001c8 <strlen>
 8012f2a:	4603      	mov	r3, r0
 8012f2c:	b29b      	uxth	r3, r3
 8012f2e:	4619      	mov	r1, r3
 8012f30:	4893      	ldr	r0, [pc, #588]	; (8013180 <CDC_Receive_FS+0x2a0>)
 8012f32:	f000 fa27 	bl	8013384 <CDC_Transmit_FS>
			bufptr = URxbuf;
 8012f36:	4b93      	ldr	r3, [pc, #588]	; (8013184 <CDC_Receive_FS+0x2a4>)
 8012f38:	4a93      	ldr	r2, [pc, #588]	; (8013188 <CDC_Receive_FS+0x2a8>)
 8012f3a:	601a      	str	r2, [r3, #0]
 8012f3c:	e02a      	b.n	8012f94 <CDC_Receive_FS+0xb4>
		}

		// Print Status
		else if (strncmp((const char*) Buf, "p", 1) == 0
 8012f3e:	687b      	ldr	r3, [r7, #4]
 8012f40:	781a      	ldrb	r2, [r3, #0]
 8012f42:	4b92      	ldr	r3, [pc, #584]	; (801318c <CDC_Receive_FS+0x2ac>)
 8012f44:	781b      	ldrb	r3, [r3, #0]
 8012f46:	1ad3      	subs	r3, r2, r3
 8012f48:	2b00      	cmp	r3, #0
 8012f4a:	d006      	beq.n	8012f5a <CDC_Receive_FS+0x7a>
				|| strncmp((const char*) Buf, "P", 1) == 0)
 8012f4c:	687b      	ldr	r3, [r7, #4]
 8012f4e:	781a      	ldrb	r2, [r3, #0]
 8012f50:	4b8f      	ldr	r3, [pc, #572]	; (8013190 <CDC_Receive_FS+0x2b0>)
 8012f52:	781b      	ldrb	r3, [r3, #0]
 8012f54:	1ad3      	subs	r3, r2, r3
 8012f56:	2b00      	cmp	r3, #0
 8012f58:	d11c      	bne.n	8012f94 <CDC_Receive_FS+0xb4>
		{
			sprintf(UTxbuf, "Input : EncoderTargetCount= %d\r\n"
 8012f5a:	4b8e      	ldr	r3, [pc, #568]	; (8013194 <CDC_Receive_FS+0x2b4>)
 8012f5c:	6819      	ldr	r1, [r3, #0]
 8012f5e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8012f60:	4b8d      	ldr	r3, [pc, #564]	; (8013198 <CDC_Receive_FS+0x2b8>)
 8012f62:	681b      	ldr	r3, [r3, #0]
					"Memory : EncoderTargetCount= %d\r\n"
					"USB Select= %d.0 (default : 2.0)\r\n"
					"Auto triggering= %s\r\n", encoderval,
					wP.encoderTargetCount, usbselect,
					(bFlag == true) ? ("Started\r\n") : ("Disabled\r\n"));
 8012f64:	4a8d      	ldr	r2, [pc, #564]	; (801319c <CDC_Receive_FS+0x2bc>)
 8012f66:	7812      	ldrb	r2, [r2, #0]
			sprintf(UTxbuf, "Input : EncoderTargetCount= %d\r\n"
 8012f68:	2a01      	cmp	r2, #1
 8012f6a:	d101      	bne.n	8012f70 <CDC_Receive_FS+0x90>
 8012f6c:	4a8c      	ldr	r2, [pc, #560]	; (80131a0 <CDC_Receive_FS+0x2c0>)
 8012f6e:	e000      	b.n	8012f72 <CDC_Receive_FS+0x92>
 8012f70:	4a8c      	ldr	r2, [pc, #560]	; (80131a4 <CDC_Receive_FS+0x2c4>)
 8012f72:	9201      	str	r2, [sp, #4]
 8012f74:	9300      	str	r3, [sp, #0]
 8012f76:	4603      	mov	r3, r0
 8012f78:	460a      	mov	r2, r1
 8012f7a:	498b      	ldr	r1, [pc, #556]	; (80131a8 <CDC_Receive_FS+0x2c8>)
 8012f7c:	488b      	ldr	r0, [pc, #556]	; (80131ac <CDC_Receive_FS+0x2cc>)
 8012f7e:	f001 fbb9 	bl	80146f4 <siprintf>
			CDC_Transmit_FS((uint8_t*) UTxbuf, strlen(UTxbuf));
 8012f82:	488a      	ldr	r0, [pc, #552]	; (80131ac <CDC_Receive_FS+0x2cc>)
 8012f84:	f7ed f920 	bl	80001c8 <strlen>
 8012f88:	4603      	mov	r3, r0
 8012f8a:	b29b      	uxth	r3, r3
 8012f8c:	4619      	mov	r1, r3
 8012f8e:	4887      	ldr	r0, [pc, #540]	; (80131ac <CDC_Receive_FS+0x2cc>)
 8012f90:	f000 f9f8 	bl	8013384 <CDC_Transmit_FS>
		}

		// Input Data
		if (strncmp((const char*) Buf, "i", 1) == 0
 8012f94:	687b      	ldr	r3, [r7, #4]
 8012f96:	781a      	ldrb	r2, [r3, #0]
 8012f98:	4b85      	ldr	r3, [pc, #532]	; (80131b0 <CDC_Receive_FS+0x2d0>)
 8012f9a:	781b      	ldrb	r3, [r3, #0]
 8012f9c:	1ad3      	subs	r3, r2, r3
 8012f9e:	2b00      	cmp	r3, #0
 8012fa0:	d006      	beq.n	8012fb0 <CDC_Receive_FS+0xd0>
				|| strncmp((const char*) Buf, "I", 1) == 0)
 8012fa2:	687b      	ldr	r3, [r7, #4]
 8012fa4:	781a      	ldrb	r2, [r3, #0]
 8012fa6:	4b83      	ldr	r3, [pc, #524]	; (80131b4 <CDC_Receive_FS+0x2d4>)
 8012fa8:	781b      	ldrb	r3, [r3, #0]
 8012faa:	1ad3      	subs	r3, r2, r3
 8012fac:	2b00      	cmp	r3, #0
 8012fae:	d103      	bne.n	8012fb8 <CDC_Receive_FS+0xd8>
		{
			UFlag = 1;
 8012fb0:	4b70      	ldr	r3, [pc, #448]	; (8013174 <CDC_Receive_FS+0x294>)
 8012fb2:	2201      	movs	r2, #1
 8012fb4:	701a      	strb	r2, [r3, #0]
 8012fb6:	e1b9      	b.n	801332c <CDC_Receive_FS+0x44c>
		}

		// Save
		else if (strncmp((const char*) Buf, "h", 1) == 0
 8012fb8:	687b      	ldr	r3, [r7, #4]
 8012fba:	781a      	ldrb	r2, [r3, #0]
 8012fbc:	4b7e      	ldr	r3, [pc, #504]	; (80131b8 <CDC_Receive_FS+0x2d8>)
 8012fbe:	781b      	ldrb	r3, [r3, #0]
 8012fc0:	1ad3      	subs	r3, r2, r3
 8012fc2:	2b00      	cmp	r3, #0
 8012fc4:	d007      	beq.n	8012fd6 <CDC_Receive_FS+0xf6>
				|| strncmp((const char*) Buf, "H", 1) == 0)
 8012fc6:	687b      	ldr	r3, [r7, #4]
 8012fc8:	781a      	ldrb	r2, [r3, #0]
 8012fca:	4b7c      	ldr	r3, [pc, #496]	; (80131bc <CDC_Receive_FS+0x2dc>)
 8012fcc:	781b      	ldrb	r3, [r3, #0]
 8012fce:	1ad3      	subs	r3, r2, r3
 8012fd0:	2b00      	cmp	r3, #0
 8012fd2:	f040 80a2 	bne.w	801311a <CDC_Receive_FS+0x23a>

			 }
			 }
			 HAL_FLASH_Lock();
			 */
			wP.encoderTargetCount = encoderval;
 8012fd6:	4b6f      	ldr	r3, [pc, #444]	; (8013194 <CDC_Receive_FS+0x2b4>)
 8012fd8:	681b      	ldr	r3, [r3, #0]
 8012fda:	627b      	str	r3, [r7, #36]	; 0x24
			uint32_t SectorError = 0;
 8012fdc:	2300      	movs	r3, #0
 8012fde:	623b      	str	r3, [r7, #32]
			HAL_FLASH_Unlock();
 8012fe0:	f7f2 fec0 	bl	8005d64 <HAL_FLASH_Unlock>
			FLASH_EraseInitTypeDef EraseInitStruct;
			EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 8012fe4:	2300      	movs	r3, #0
 8012fe6:	60fb      	str	r3, [r7, #12]
			EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 8012fe8:	2302      	movs	r3, #2
 8012fea:	61fb      	str	r3, [r7, #28]
			EraseInitStruct.Banks = FLASH_BANK_1;
 8012fec:	2301      	movs	r3, #1
 8012fee:	613b      	str	r3, [r7, #16]
			EraseInitStruct.Sector = FLASH_SECTOR_11;
 8012ff0:	230b      	movs	r3, #11
 8012ff2:	617b      	str	r3, [r7, #20]
			EraseInitStruct.NbSectors = 1;
 8012ff4:	2301      	movs	r3, #1
 8012ff6:	61bb      	str	r3, [r7, #24]
			if (HAL_FLASHEx_Erase(&EraseInitStruct, &SectorError) != HAL_OK)
 8012ff8:	f107 0220 	add.w	r2, r7, #32
 8012ffc:	f107 030c 	add.w	r3, r7, #12
 8013000:	4611      	mov	r1, r2
 8013002:	4618      	mov	r0, r3
 8013004:	f7f3 f814 	bl	8006030 <HAL_FLASHEx_Erase>
 8013008:	4603      	mov	r3, r0
 801300a:	2b00      	cmp	r3, #0
 801300c:	d013      	beq.n	8013036 <CDC_Receive_FS+0x156>
			{
				int errorcode = HAL_FLASH_GetError();
 801300e:	f7f2 fedb 	bl	8005dc8 <HAL_FLASH_GetError>
 8013012:	4603      	mov	r3, r0
 8013014:	62bb      	str	r3, [r7, #40]	; 0x28
				sprintf(UTxbuf, "Error Code : %d\r\n", errorcode);
 8013016:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8013018:	4969      	ldr	r1, [pc, #420]	; (80131c0 <CDC_Receive_FS+0x2e0>)
 801301a:	4864      	ldr	r0, [pc, #400]	; (80131ac <CDC_Receive_FS+0x2cc>)
 801301c:	f001 fb6a 	bl	80146f4 <siprintf>
				CDC_Transmit_FS((uint8_t*) UTxbuf, strlen(UTxbuf));
 8013020:	4862      	ldr	r0, [pc, #392]	; (80131ac <CDC_Receive_FS+0x2cc>)
 8013022:	f7ed f8d1 	bl	80001c8 <strlen>
 8013026:	4603      	mov	r3, r0
 8013028:	b29b      	uxth	r3, r3
 801302a:	4619      	mov	r1, r3
 801302c:	485f      	ldr	r0, [pc, #380]	; (80131ac <CDC_Receive_FS+0x2cc>)
 801302e:	f000 f9a9 	bl	8013384 <CDC_Transmit_FS>
				return HAL_ERROR;
 8013032:	2301      	movs	r3, #1
 8013034:	e17b      	b.n	801332e <CDC_Receive_FS+0x44e>
			}

			/* Clear cache for flash */
			__HAL_FLASH_DATA_CACHE_DISABLE();
 8013036:	4b63      	ldr	r3, [pc, #396]	; (80131c4 <CDC_Receive_FS+0x2e4>)
 8013038:	681b      	ldr	r3, [r3, #0]
 801303a:	4a62      	ldr	r2, [pc, #392]	; (80131c4 <CDC_Receive_FS+0x2e4>)
 801303c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8013040:	6013      	str	r3, [r2, #0]
			__HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8013042:	4b60      	ldr	r3, [pc, #384]	; (80131c4 <CDC_Receive_FS+0x2e4>)
 8013044:	681b      	ldr	r3, [r3, #0]
 8013046:	4a5f      	ldr	r2, [pc, #380]	; (80131c4 <CDC_Receive_FS+0x2e4>)
 8013048:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 801304c:	6013      	str	r3, [r2, #0]

			__HAL_FLASH_DATA_CACHE_RESET();
 801304e:	4b5d      	ldr	r3, [pc, #372]	; (80131c4 <CDC_Receive_FS+0x2e4>)
 8013050:	681b      	ldr	r3, [r3, #0]
 8013052:	4a5c      	ldr	r2, [pc, #368]	; (80131c4 <CDC_Receive_FS+0x2e4>)
 8013054:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8013058:	6013      	str	r3, [r2, #0]
 801305a:	4b5a      	ldr	r3, [pc, #360]	; (80131c4 <CDC_Receive_FS+0x2e4>)
 801305c:	681b      	ldr	r3, [r3, #0]
 801305e:	4a59      	ldr	r2, [pc, #356]	; (80131c4 <CDC_Receive_FS+0x2e4>)
 8013060:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8013064:	6013      	str	r3, [r2, #0]
			__HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8013066:	4b57      	ldr	r3, [pc, #348]	; (80131c4 <CDC_Receive_FS+0x2e4>)
 8013068:	681b      	ldr	r3, [r3, #0]
 801306a:	4a56      	ldr	r2, [pc, #344]	; (80131c4 <CDC_Receive_FS+0x2e4>)
 801306c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8013070:	6013      	str	r3, [r2, #0]
 8013072:	4b54      	ldr	r3, [pc, #336]	; (80131c4 <CDC_Receive_FS+0x2e4>)
 8013074:	681b      	ldr	r3, [r3, #0]
 8013076:	4a53      	ldr	r2, [pc, #332]	; (80131c4 <CDC_Receive_FS+0x2e4>)
 8013078:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 801307c:	6013      	str	r3, [r2, #0]

			__HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 801307e:	4b51      	ldr	r3, [pc, #324]	; (80131c4 <CDC_Receive_FS+0x2e4>)
 8013080:	681b      	ldr	r3, [r3, #0]
 8013082:	4a50      	ldr	r2, [pc, #320]	; (80131c4 <CDC_Receive_FS+0x2e4>)
 8013084:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8013088:	6013      	str	r3, [r2, #0]
			__HAL_FLASH_DATA_CACHE_ENABLE();
 801308a:	4b4e      	ldr	r3, [pc, #312]	; (80131c4 <CDC_Receive_FS+0x2e4>)
 801308c:	681b      	ldr	r3, [r3, #0]
 801308e:	4a4d      	ldr	r2, [pc, #308]	; (80131c4 <CDC_Receive_FS+0x2e4>)
 8013090:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8013094:	6013      	str	r3, [r2, #0]

			HAL_StatusTypeDef FlashStatus = HAL_OK;
 8013096:	2300      	movs	r3, #0
 8013098:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			register uint32_t *_targetAddr = (uint32_t*) (&wP);
 801309c:	f107 0524 	add.w	r5, r7, #36	; 0x24
			 uint32_t errorcode = HAL_FLASH_GetError();
			 return HAL_ERROR;
			 }
			 }
			 */
			for (uint8_t i = 0; i <= (sizeof(WheelParam) * 2); i +=
 80130a0:	2300      	movs	r3, #0
 80130a2:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 80130a6:	e01c      	b.n	80130e2 <CDC_Receive_FS+0x202>
					sizeof(uint32_t))
			{
				FlashStatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,
				BACKUP_FLASH_ADDR + i, _targetAddr[i / sizeof(uint32_t)]);
 80130a8:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80130ac:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 80130b0:	f503 2360 	add.w	r3, r3, #917504	; 0xe0000
				FlashStatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,
 80130b4:	4619      	mov	r1, r3
				BACKUP_FLASH_ADDR + i, _targetAddr[i / sizeof(uint32_t)]);
 80130b6:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80130ba:	089b      	lsrs	r3, r3, #2
 80130bc:	b2db      	uxtb	r3, r3
 80130be:	009b      	lsls	r3, r3, #2
 80130c0:	442b      	add	r3, r5
 80130c2:	681b      	ldr	r3, [r3, #0]
				FlashStatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,
 80130c4:	f04f 0400 	mov.w	r4, #0
 80130c8:	461a      	mov	r2, r3
 80130ca:	4623      	mov	r3, r4
 80130cc:	2002      	movs	r0, #2
 80130ce:	f7f2 fdf5 	bl	8005cbc <HAL_FLASH_Program>
 80130d2:	4603      	mov	r3, r0
 80130d4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			for (uint8_t i = 0; i <= (sizeof(WheelParam) * 2); i +=
 80130d8:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80130dc:	3304      	adds	r3, #4
 80130de:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 80130e2:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80130e6:	2b08      	cmp	r3, #8
 80130e8:	d9de      	bls.n	80130a8 <CDC_Receive_FS+0x1c8>
				//while (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,
				//FLASH_USER_START_ADDR + i, _targetAddr[i / sizeof(uint32_t)])
				//	!= HAL_OK)
				//;
			}
			HAL_FLASH_Lock();
 80130ea:	f7f2 fe5d 	bl	8005da8 <HAL_FLASH_Lock>
			sprintf(UTxbuf, "Save %s",
 80130ee:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80130f2:	2b00      	cmp	r3, #0
 80130f4:	d101      	bne.n	80130fa <CDC_Receive_FS+0x21a>
 80130f6:	4b34      	ldr	r3, [pc, #208]	; (80131c8 <CDC_Receive_FS+0x2e8>)
 80130f8:	e000      	b.n	80130fc <CDC_Receive_FS+0x21c>
 80130fa:	4b34      	ldr	r3, [pc, #208]	; (80131cc <CDC_Receive_FS+0x2ec>)
 80130fc:	461a      	mov	r2, r3
 80130fe:	4934      	ldr	r1, [pc, #208]	; (80131d0 <CDC_Receive_FS+0x2f0>)
 8013100:	482a      	ldr	r0, [pc, #168]	; (80131ac <CDC_Receive_FS+0x2cc>)
 8013102:	f001 faf7 	bl	80146f4 <siprintf>
					(FlashStatus == HAL_OK) ? ("Complete\r\n") : ("Fail\r\n"));
			CDC_Transmit_FS((uint8_t*) UTxbuf, strlen(UTxbuf));
 8013106:	4829      	ldr	r0, [pc, #164]	; (80131ac <CDC_Receive_FS+0x2cc>)
 8013108:	f7ed f85e 	bl	80001c8 <strlen>
 801310c:	4603      	mov	r3, r0
 801310e:	b29b      	uxth	r3, r3
 8013110:	4619      	mov	r1, r3
 8013112:	4826      	ldr	r0, [pc, #152]	; (80131ac <CDC_Receive_FS+0x2cc>)
 8013114:	f000 f936 	bl	8013384 <CDC_Transmit_FS>
		{
 8013118:	e108      	b.n	801332c <CDC_Receive_FS+0x44c>
		}

		// USB 2.0
		else if (strncmp((const char*) Buf, "2", 1) == 0)
 801311a:	687b      	ldr	r3, [r7, #4]
 801311c:	781a      	ldrb	r2, [r3, #0]
 801311e:	4b2d      	ldr	r3, [pc, #180]	; (80131d4 <CDC_Receive_FS+0x2f4>)
 8013120:	781b      	ldrb	r3, [r3, #0]
 8013122:	1ad3      	subs	r3, r2, r3
 8013124:	2b00      	cmp	r3, #0
 8013126:	d10c      	bne.n	8013142 <CDC_Receive_FS+0x262>
		{
			CDC_Transmit_FS((uint8_t*) "USB Select 2.0\r\n", 16);
 8013128:	2110      	movs	r1, #16
 801312a:	482b      	ldr	r0, [pc, #172]	; (80131d8 <CDC_Receive_FS+0x2f8>)
 801312c:	f000 f92a 	bl	8013384 <CDC_Transmit_FS>
			usbselect = 2;
 8013130:	4b19      	ldr	r3, [pc, #100]	; (8013198 <CDC_Receive_FS+0x2b8>)
 8013132:	2202      	movs	r2, #2
 8013134:	601a      	str	r2, [r3, #0]
			CAN_Transmit(usbselect);
 8013136:	4b18      	ldr	r3, [pc, #96]	; (8013198 <CDC_Receive_FS+0x2b8>)
 8013138:	681b      	ldr	r3, [r3, #0]
 801313a:	4618      	mov	r0, r3
 801313c:	f7ed ffde 	bl	80010fc <CAN_Transmit>
 8013140:	e0f4      	b.n	801332c <CDC_Receive_FS+0x44c>
		}
		// USB 3.0
		else if (strncmp((const char*) Buf, "3", 1) == 0)
 8013142:	687b      	ldr	r3, [r7, #4]
 8013144:	781a      	ldrb	r2, [r3, #0]
 8013146:	4b25      	ldr	r3, [pc, #148]	; (80131dc <CDC_Receive_FS+0x2fc>)
 8013148:	781b      	ldrb	r3, [r3, #0]
 801314a:	1ad3      	subs	r3, r2, r3
 801314c:	2b00      	cmp	r3, #0
 801314e:	d149      	bne.n	80131e4 <CDC_Receive_FS+0x304>
		{
			CDC_Transmit_FS((uint8_t*) "USB Select 3.0\r\n", 16);
 8013150:	2110      	movs	r1, #16
 8013152:	4823      	ldr	r0, [pc, #140]	; (80131e0 <CDC_Receive_FS+0x300>)
 8013154:	f000 f916 	bl	8013384 <CDC_Transmit_FS>
			usbselect = 3;
 8013158:	4b0f      	ldr	r3, [pc, #60]	; (8013198 <CDC_Receive_FS+0x2b8>)
 801315a:	2203      	movs	r2, #3
 801315c:	601a      	str	r2, [r3, #0]
			CAN_Transmit(usbselect);
 801315e:	4b0e      	ldr	r3, [pc, #56]	; (8013198 <CDC_Receive_FS+0x2b8>)
 8013160:	681b      	ldr	r3, [r3, #0]
 8013162:	4618      	mov	r0, r3
 8013164:	f7ed ffca 	bl	80010fc <CAN_Transmit>
 8013168:	e0e0      	b.n	801332c <CDC_Receive_FS+0x44c>
 801316a:	bf00      	nop
 801316c:	200076fc 	.word	0x200076fc
 8013170:	080e0000 	.word	0x080e0000
 8013174:	2000045d 	.word	0x2000045d
 8013178:	08017830 	.word	0x08017830
 801317c:	08017834 	.word	0x08017834
 8013180:	20000120 	.word	0x20000120
 8013184:	200079c0 	.word	0x200079c0
 8013188:	200079c4 	.word	0x200079c4
 801318c:	08017838 	.word	0x08017838
 8013190:	0801783c 	.word	0x0801783c
 8013194:	20000460 	.word	0x20000460
 8013198:	20000000 	.word	0x20000000
 801319c:	2000045c 	.word	0x2000045c
 80131a0:	08017840 	.word	0x08017840
 80131a4:	0801784c 	.word	0x0801784c
 80131a8:	08017858 	.word	0x08017858
 80131ac:	200005ac 	.word	0x200005ac
 80131b0:	080178d4 	.word	0x080178d4
 80131b4:	080178d8 	.word	0x080178d8
 80131b8:	080178dc 	.word	0x080178dc
 80131bc:	080178e0 	.word	0x080178e0
 80131c0:	080178e4 	.word	0x080178e4
 80131c4:	40023c00 	.word	0x40023c00
 80131c8:	080178f8 	.word	0x080178f8
 80131cc:	08017904 	.word	0x08017904
 80131d0:	0801790c 	.word	0x0801790c
 80131d4:	08017914 	.word	0x08017914
 80131d8:	08017918 	.word	0x08017918
 80131dc:	0801792c 	.word	0x0801792c
 80131e0:	08017930 	.word	0x08017930
		}

		// Force Trigger
		else if (strncmp((const char*) Buf, "f", 1) == 0
 80131e4:	687b      	ldr	r3, [r7, #4]
 80131e6:	781a      	ldrb	r2, [r3, #0]
 80131e8:	4b53      	ldr	r3, [pc, #332]	; (8013338 <CDC_Receive_FS+0x458>)
 80131ea:	781b      	ldrb	r3, [r3, #0]
 80131ec:	1ad3      	subs	r3, r2, r3
 80131ee:	2b00      	cmp	r3, #0
 80131f0:	d006      	beq.n	8013200 <CDC_Receive_FS+0x320>
				|| strncmp((const char*) Buf, "F", 1) == 0)
 80131f2:	687b      	ldr	r3, [r7, #4]
 80131f4:	781a      	ldrb	r2, [r3, #0]
 80131f6:	4b51      	ldr	r3, [pc, #324]	; (801333c <CDC_Receive_FS+0x45c>)
 80131f8:	781b      	ldrb	r3, [r3, #0]
 80131fa:	1ad3      	subs	r3, r2, r3
 80131fc:	2b00      	cmp	r3, #0
 80131fe:	d116      	bne.n	801322e <CDC_Receive_FS+0x34e>
		{
			HAL_GPIO_WritePin(SIG_AUTOFOCUS_GPIO_Port, SIG_AUTOFOCUS_Pin,
 8013200:	2201      	movs	r2, #1
 8013202:	2120      	movs	r1, #32
 8013204:	484e      	ldr	r0, [pc, #312]	; (8013340 <CDC_Receive_FS+0x460>)
 8013206:	f7f3 f9f0 	bl	80065ea <HAL_GPIO_WritePin>
					GPIO_PIN_SET);
			HAL_GPIO_WritePin(SIG_SHUTTER_GPIO_Port, SIG_SHUTTER_Pin,
 801320a:	2201      	movs	r2, #1
 801320c:	2110      	movs	r1, #16
 801320e:	484c      	ldr	r0, [pc, #304]	; (8013340 <CDC_Receive_FS+0x460>)
 8013210:	f7f3 f9eb 	bl	80065ea <HAL_GPIO_WritePin>
					GPIO_PIN_SET);
			HAL_GPIO_WritePin(STROBE_DRV_GPIO_Port, STROBE_DRV_Pin,
 8013214:	2200      	movs	r2, #0
 8013216:	f44f 7100 	mov.w	r1, #512	; 0x200
 801321a:	484a      	ldr	r0, [pc, #296]	; (8013344 <CDC_Receive_FS+0x464>)
 801321c:	f7f3 f9e5 	bl	80065ea <HAL_GPIO_WritePin>
					GPIO_PIN_RESET);
			LL_TIM_ClearFlag_UPDATE(TIM3);
 8013220:	4849      	ldr	r0, [pc, #292]	; (8013348 <CDC_Receive_FS+0x468>)
 8013222:	f7ff fdc2 	bl	8012daa <LL_TIM_ClearFlag_UPDATE>
			LL_TIM_EnableCounter(TIM3);
 8013226:	4848      	ldr	r0, [pc, #288]	; (8013348 <CDC_Receive_FS+0x468>)
 8013228:	f7ff fdb0 	bl	8012d8c <LL_TIM_EnableCounter>
 801322c:	e07e      	b.n	801332c <CDC_Receive_FS+0x44c>
		}

		// Auto Trigger
		else if (strncmp((const char*) Buf, "a", 1) == 0
 801322e:	687b      	ldr	r3, [r7, #4]
 8013230:	781a      	ldrb	r2, [r3, #0]
 8013232:	4b46      	ldr	r3, [pc, #280]	; (801334c <CDC_Receive_FS+0x46c>)
 8013234:	781b      	ldrb	r3, [r3, #0]
 8013236:	1ad3      	subs	r3, r2, r3
 8013238:	2b00      	cmp	r3, #0
 801323a:	d006      	beq.n	801324a <CDC_Receive_FS+0x36a>
				|| strncmp((const char*) Buf, "A", 1) == 0)
 801323c:	687b      	ldr	r3, [r7, #4]
 801323e:	781a      	ldrb	r2, [r3, #0]
 8013240:	4b43      	ldr	r3, [pc, #268]	; (8013350 <CDC_Receive_FS+0x470>)
 8013242:	781b      	ldrb	r3, [r3, #0]
 8013244:	1ad3      	subs	r3, r2, r3
 8013246:	2b00      	cmp	r3, #0
 8013248:	d110      	bne.n	801326c <CDC_Receive_FS+0x38c>
		{
			TIM8->CNT = 0;
 801324a:	4b42      	ldr	r3, [pc, #264]	; (8013354 <CDC_Receive_FS+0x474>)
 801324c:	2200      	movs	r2, #0
 801324e:	625a      	str	r2, [r3, #36]	; 0x24
			A_PLS_CNT = 0;
 8013250:	4b41      	ldr	r3, [pc, #260]	; (8013358 <CDC_Receive_FS+0x478>)
 8013252:	2200      	movs	r2, #0
 8013254:	801a      	strh	r2, [r3, #0]
			B_PLS_CNT = 0;
 8013256:	4b41      	ldr	r3, [pc, #260]	; (801335c <CDC_Receive_FS+0x47c>)
 8013258:	2200      	movs	r2, #0
 801325a:	801a      	strh	r2, [r3, #0]
			bFlag = 1;
 801325c:	4b40      	ldr	r3, [pc, #256]	; (8013360 <CDC_Receive_FS+0x480>)
 801325e:	2201      	movs	r2, #1
 8013260:	701a      	strb	r2, [r3, #0]
			CDC_Transmit_FS((uint8_t*) "AutoTrigger Started!\r\n", 22); // ACK
 8013262:	2116      	movs	r1, #22
 8013264:	483f      	ldr	r0, [pc, #252]	; (8013364 <CDC_Receive_FS+0x484>)
 8013266:	f000 f88d 	bl	8013384 <CDC_Transmit_FS>
 801326a:	e05f      	b.n	801332c <CDC_Receive_FS+0x44c>
		}
		// Stop
		else if (strncmp((const char*) Buf, "t", 1) == 0
 801326c:	687b      	ldr	r3, [r7, #4]
 801326e:	781a      	ldrb	r2, [r3, #0]
 8013270:	4b3d      	ldr	r3, [pc, #244]	; (8013368 <CDC_Receive_FS+0x488>)
 8013272:	781b      	ldrb	r3, [r3, #0]
 8013274:	1ad3      	subs	r3, r2, r3
 8013276:	2b00      	cmp	r3, #0
 8013278:	d006      	beq.n	8013288 <CDC_Receive_FS+0x3a8>
				|| strncmp((const char*) Buf, "T", 1) == 0)
 801327a:	687b      	ldr	r3, [r7, #4]
 801327c:	781a      	ldrb	r2, [r3, #0]
 801327e:	4b3b      	ldr	r3, [pc, #236]	; (801336c <CDC_Receive_FS+0x48c>)
 8013280:	781b      	ldrb	r3, [r3, #0]
 8013282:	1ad3      	subs	r3, r2, r3
 8013284:	2b00      	cmp	r3, #0
 8013286:	d107      	bne.n	8013298 <CDC_Receive_FS+0x3b8>
		{
			bFlag = 0;
 8013288:	4b35      	ldr	r3, [pc, #212]	; (8013360 <CDC_Receive_FS+0x480>)
 801328a:	2200      	movs	r2, #0
 801328c:	701a      	strb	r2, [r3, #0]
			CDC_Transmit_FS((uint8_t*) "Stopped!\r\n", 10); // ACK
 801328e:	210a      	movs	r1, #10
 8013290:	4837      	ldr	r0, [pc, #220]	; (8013370 <CDC_Receive_FS+0x490>)
 8013292:	f000 f877 	bl	8013384 <CDC_Transmit_FS>
 8013296:	e049      	b.n	801332c <CDC_Receive_FS+0x44c>
		}
		else
		{
			CDC_Transmit_FS((uint8_t*) Manual, strlen(Manual));
 8013298:	4836      	ldr	r0, [pc, #216]	; (8013374 <CDC_Receive_FS+0x494>)
 801329a:	f7ec ff95 	bl	80001c8 <strlen>
 801329e:	4603      	mov	r3, r0
 80132a0:	b29b      	uxth	r3, r3
 80132a2:	4619      	mov	r1, r3
 80132a4:	4833      	ldr	r0, [pc, #204]	; (8013374 <CDC_Receive_FS+0x494>)
 80132a6:	f000 f86d 	bl	8013384 <CDC_Transmit_FS>
 80132aa:	e03f      	b.n	801332c <CDC_Receive_FS+0x44c>

	}

	else
	{
		for (uint16_t i = 0; i < *Len; i++)
 80132ac:	2300      	movs	r3, #0
 80132ae:	85bb      	strh	r3, [r7, #44]	; 0x2c
 80132b0:	e037      	b.n	8013322 <CDC_Receive_FS+0x442>
		{
			*bufptr = Buf[i];
 80132b2:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80132b4:	687a      	ldr	r2, [r7, #4]
 80132b6:	441a      	add	r2, r3
 80132b8:	4b2f      	ldr	r3, [pc, #188]	; (8013378 <CDC_Receive_FS+0x498>)
 80132ba:	681b      	ldr	r3, [r3, #0]
 80132bc:	7812      	ldrb	r2, [r2, #0]
 80132be:	701a      	strb	r2, [r3, #0]
			CDC_Transmit_FS((uint8_t*) bufptr, 1);
 80132c0:	4b2d      	ldr	r3, [pc, #180]	; (8013378 <CDC_Receive_FS+0x498>)
 80132c2:	681b      	ldr	r3, [r3, #0]
 80132c4:	2101      	movs	r1, #1
 80132c6:	4618      	mov	r0, r3
 80132c8:	f000 f85c 	bl	8013384 <CDC_Transmit_FS>
			bufptr++;
 80132cc:	4b2a      	ldr	r3, [pc, #168]	; (8013378 <CDC_Receive_FS+0x498>)
 80132ce:	681b      	ldr	r3, [r3, #0]
 80132d0:	3301      	adds	r3, #1
 80132d2:	4a29      	ldr	r2, [pc, #164]	; (8013378 <CDC_Receive_FS+0x498>)
 80132d4:	6013      	str	r3, [r2, #0]
			if (Buf[i] == '\r' || Buf[i] == '\n')
 80132d6:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80132d8:	687a      	ldr	r2, [r7, #4]
 80132da:	4413      	add	r3, r2
 80132dc:	781b      	ldrb	r3, [r3, #0]
 80132de:	2b0d      	cmp	r3, #13
 80132e0:	d005      	beq.n	80132ee <CDC_Receive_FS+0x40e>
 80132e2:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80132e4:	687a      	ldr	r2, [r7, #4]
 80132e6:	4413      	add	r3, r2
 80132e8:	781b      	ldrb	r3, [r3, #0]
 80132ea:	2b0a      	cmp	r3, #10
 80132ec:	d106      	bne.n	80132fc <CDC_Receive_FS+0x41c>
			{
				EnterFlag = 1;
 80132ee:	4b23      	ldr	r3, [pc, #140]	; (801337c <CDC_Receive_FS+0x49c>)
 80132f0:	2201      	movs	r2, #1
 80132f2:	701a      	strb	r2, [r3, #0]
				bufptr = URxbuf;
 80132f4:	4b20      	ldr	r3, [pc, #128]	; (8013378 <CDC_Receive_FS+0x498>)
 80132f6:	4a22      	ldr	r2, [pc, #136]	; (8013380 <CDC_Receive_FS+0x4a0>)
 80132f8:	601a      	str	r2, [r3, #0]
 80132fa:	e00f      	b.n	801331c <CDC_Receive_FS+0x43c>
			}
			else if (Buf[i] == '\b')
 80132fc:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80132fe:	687a      	ldr	r2, [r7, #4]
 8013300:	4413      	add	r3, r2
 8013302:	781b      	ldrb	r3, [r3, #0]
 8013304:	2b08      	cmp	r3, #8
 8013306:	d109      	bne.n	801331c <CDC_Receive_FS+0x43c>
			{
				if (bufptr != URxbuf)
 8013308:	4b1b      	ldr	r3, [pc, #108]	; (8013378 <CDC_Receive_FS+0x498>)
 801330a:	681b      	ldr	r3, [r3, #0]
 801330c:	4a1c      	ldr	r2, [pc, #112]	; (8013380 <CDC_Receive_FS+0x4a0>)
 801330e:	4293      	cmp	r3, r2
 8013310:	d004      	beq.n	801331c <CDC_Receive_FS+0x43c>
				{
					bufptr--;
 8013312:	4b19      	ldr	r3, [pc, #100]	; (8013378 <CDC_Receive_FS+0x498>)
 8013314:	681b      	ldr	r3, [r3, #0]
 8013316:	3b01      	subs	r3, #1
 8013318:	4a17      	ldr	r2, [pc, #92]	; (8013378 <CDC_Receive_FS+0x498>)
 801331a:	6013      	str	r3, [r2, #0]
		for (uint16_t i = 0; i < *Len; i++)
 801331c:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 801331e:	3301      	adds	r3, #1
 8013320:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8013322:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8013324:	683b      	ldr	r3, [r7, #0]
 8013326:	681b      	ldr	r3, [r3, #0]
 8013328:	429a      	cmp	r2, r3
 801332a:	d3c2      	bcc.n	80132b2 <CDC_Receive_FS+0x3d2>
				}
			}
		}
	}
	return (USBD_OK);
 801332c:	2300      	movs	r3, #0
	/* USER CODE END 6 */
}
 801332e:	4618      	mov	r0, r3
 8013330:	3730      	adds	r7, #48	; 0x30
 8013332:	46bd      	mov	sp, r7
 8013334:	bdb0      	pop	{r4, r5, r7, pc}
 8013336:	bf00      	nop
 8013338:	08017944 	.word	0x08017944
 801333c:	08017948 	.word	0x08017948
 8013340:	40021800 	.word	0x40021800
 8013344:	40021000 	.word	0x40021000
 8013348:	40000400 	.word	0x40000400
 801334c:	0801794c 	.word	0x0801794c
 8013350:	08017950 	.word	0x08017950
 8013354:	40010400 	.word	0x40010400
 8013358:	20000458 	.word	0x20000458
 801335c:	2000045a 	.word	0x2000045a
 8013360:	2000045c 	.word	0x2000045c
 8013364:	08017954 	.word	0x08017954
 8013368:	0801796c 	.word	0x0801796c
 801336c:	08017970 	.word	0x08017970
 8013370:	08017974 	.word	0x08017974
 8013374:	20000120 	.word	0x20000120
 8013378:	200079c0 	.word	0x200079c0
 801337c:	2000045e 	.word	0x2000045e
 8013380:	200079c4 	.word	0x200079c4

08013384 <CDC_Transmit_FS>:
 * @param  Buf: Buffer of data to be sent
 * @param  Len: Number of data to be sent (in bytes)
 * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
 */
uint8_t CDC_Transmit_FS(uint8_t *Buf, uint16_t Len)
{
 8013384:	b580      	push	{r7, lr}
 8013386:	b084      	sub	sp, #16
 8013388:	af00      	add	r7, sp, #0
 801338a:	6078      	str	r0, [r7, #4]
 801338c:	460b      	mov	r3, r1
 801338e:	807b      	strh	r3, [r7, #2]
	uint8_t result = USBD_OK;
 8013390:	2300      	movs	r3, #0
 8013392:	73fb      	strb	r3, [r7, #15]
	/* USER CODE BEGIN 7 */
	USBD_CDC_HandleTypeDef *hcdc =
 8013394:	4b0d      	ldr	r3, [pc, #52]	; (80133cc <CDC_Transmit_FS+0x48>)
 8013396:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801339a:	60bb      	str	r3, [r7, #8]
			(USBD_CDC_HandleTypeDef*) hUsbDeviceFS.pClassData;
	if (hcdc->TxState != 0)
 801339c:	68bb      	ldr	r3, [r7, #8]
 801339e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80133a2:	2b00      	cmp	r3, #0
 80133a4:	d001      	beq.n	80133aa <CDC_Transmit_FS+0x26>
	{
		return USBD_BUSY;
 80133a6:	2301      	movs	r3, #1
 80133a8:	e00b      	b.n	80133c2 <CDC_Transmit_FS+0x3e>
	}
	USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 80133aa:	887b      	ldrh	r3, [r7, #2]
 80133ac:	461a      	mov	r2, r3
 80133ae:	6879      	ldr	r1, [r7, #4]
 80133b0:	4806      	ldr	r0, [pc, #24]	; (80133cc <CDC_Transmit_FS+0x48>)
 80133b2:	f7fa fb31 	bl	800da18 <USBD_CDC_SetTxBuffer>
	result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 80133b6:	4805      	ldr	r0, [pc, #20]	; (80133cc <CDC_Transmit_FS+0x48>)
 80133b8:	f7fa fb5a 	bl	800da70 <USBD_CDC_TransmitPacket>
 80133bc:	4603      	mov	r3, r0
 80133be:	73fb      	strb	r3, [r7, #15]
	/* USER CODE END 7 */
	return result;
 80133c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80133c2:	4618      	mov	r0, r3
 80133c4:	3710      	adds	r7, #16
 80133c6:	46bd      	mov	sp, r7
 80133c8:	bd80      	pop	{r7, pc}
 80133ca:	bf00      	nop
 80133cc:	200076fc 	.word	0x200076fc

080133d0 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80133d0:	b480      	push	{r7}
 80133d2:	b083      	sub	sp, #12
 80133d4:	af00      	add	r7, sp, #0
 80133d6:	4603      	mov	r3, r0
 80133d8:	6039      	str	r1, [r7, #0]
 80133da:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 80133dc:	683b      	ldr	r3, [r7, #0]
 80133de:	2212      	movs	r2, #18
 80133e0:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 80133e2:	4b03      	ldr	r3, [pc, #12]	; (80133f0 <USBD_FS_DeviceDescriptor+0x20>)
}
 80133e4:	4618      	mov	r0, r3
 80133e6:	370c      	adds	r7, #12
 80133e8:	46bd      	mov	sp, r7
 80133ea:	bc80      	pop	{r7}
 80133ec:	4770      	bx	lr
 80133ee:	bf00      	nop
 80133f0:	20000238 	.word	0x20000238

080133f4 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80133f4:	b480      	push	{r7}
 80133f6:	b083      	sub	sp, #12
 80133f8:	af00      	add	r7, sp, #0
 80133fa:	4603      	mov	r3, r0
 80133fc:	6039      	str	r1, [r7, #0]
 80133fe:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8013400:	683b      	ldr	r3, [r7, #0]
 8013402:	2204      	movs	r2, #4
 8013404:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8013406:	4b03      	ldr	r3, [pc, #12]	; (8013414 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8013408:	4618      	mov	r0, r3
 801340a:	370c      	adds	r7, #12
 801340c:	46bd      	mov	sp, r7
 801340e:	bc80      	pop	{r7}
 8013410:	4770      	bx	lr
 8013412:	bf00      	nop
 8013414:	2000024c 	.word	0x2000024c

08013418 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8013418:	b580      	push	{r7, lr}
 801341a:	b082      	sub	sp, #8
 801341c:	af00      	add	r7, sp, #0
 801341e:	4603      	mov	r3, r0
 8013420:	6039      	str	r1, [r7, #0]
 8013422:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8013424:	79fb      	ldrb	r3, [r7, #7]
 8013426:	2b00      	cmp	r3, #0
 8013428:	d105      	bne.n	8013436 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 801342a:	683a      	ldr	r2, [r7, #0]
 801342c:	4907      	ldr	r1, [pc, #28]	; (801344c <USBD_FS_ProductStrDescriptor+0x34>)
 801342e:	4808      	ldr	r0, [pc, #32]	; (8013450 <USBD_FS_ProductStrDescriptor+0x38>)
 8013430:	f7fb fb5f 	bl	800eaf2 <USBD_GetString>
 8013434:	e004      	b.n	8013440 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8013436:	683a      	ldr	r2, [r7, #0]
 8013438:	4904      	ldr	r1, [pc, #16]	; (801344c <USBD_FS_ProductStrDescriptor+0x34>)
 801343a:	4805      	ldr	r0, [pc, #20]	; (8013450 <USBD_FS_ProductStrDescriptor+0x38>)
 801343c:	f7fb fb59 	bl	800eaf2 <USBD_GetString>
  }
  return USBD_StrDesc;
 8013440:	4b02      	ldr	r3, [pc, #8]	; (801344c <USBD_FS_ProductStrDescriptor+0x34>)
}
 8013442:	4618      	mov	r0, r3
 8013444:	3708      	adds	r7, #8
 8013446:	46bd      	mov	sp, r7
 8013448:	bd80      	pop	{r7, pc}
 801344a:	bf00      	nop
 801344c:	20007ce4 	.word	0x20007ce4
 8013450:	08017980 	.word	0x08017980

08013454 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8013454:	b580      	push	{r7, lr}
 8013456:	b082      	sub	sp, #8
 8013458:	af00      	add	r7, sp, #0
 801345a:	4603      	mov	r3, r0
 801345c:	6039      	str	r1, [r7, #0]
 801345e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8013460:	683a      	ldr	r2, [r7, #0]
 8013462:	4904      	ldr	r1, [pc, #16]	; (8013474 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8013464:	4804      	ldr	r0, [pc, #16]	; (8013478 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8013466:	f7fb fb44 	bl	800eaf2 <USBD_GetString>
  return USBD_StrDesc;
 801346a:	4b02      	ldr	r3, [pc, #8]	; (8013474 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 801346c:	4618      	mov	r0, r3
 801346e:	3708      	adds	r7, #8
 8013470:	46bd      	mov	sp, r7
 8013472:	bd80      	pop	{r7, pc}
 8013474:	20007ce4 	.word	0x20007ce4
 8013478:	0801798c 	.word	0x0801798c

0801347c <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801347c:	b580      	push	{r7, lr}
 801347e:	b082      	sub	sp, #8
 8013480:	af00      	add	r7, sp, #0
 8013482:	4603      	mov	r3, r0
 8013484:	6039      	str	r1, [r7, #0]
 8013486:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8013488:	683b      	ldr	r3, [r7, #0]
 801348a:	221a      	movs	r2, #26
 801348c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 801348e:	f000 f843 	bl	8013518 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8013492:	4b02      	ldr	r3, [pc, #8]	; (801349c <USBD_FS_SerialStrDescriptor+0x20>)
}
 8013494:	4618      	mov	r0, r3
 8013496:	3708      	adds	r7, #8
 8013498:	46bd      	mov	sp, r7
 801349a:	bd80      	pop	{r7, pc}
 801349c:	20000250 	.word	0x20000250

080134a0 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80134a0:	b580      	push	{r7, lr}
 80134a2:	b082      	sub	sp, #8
 80134a4:	af00      	add	r7, sp, #0
 80134a6:	4603      	mov	r3, r0
 80134a8:	6039      	str	r1, [r7, #0]
 80134aa:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80134ac:	79fb      	ldrb	r3, [r7, #7]
 80134ae:	2b00      	cmp	r3, #0
 80134b0:	d105      	bne.n	80134be <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80134b2:	683a      	ldr	r2, [r7, #0]
 80134b4:	4907      	ldr	r1, [pc, #28]	; (80134d4 <USBD_FS_ConfigStrDescriptor+0x34>)
 80134b6:	4808      	ldr	r0, [pc, #32]	; (80134d8 <USBD_FS_ConfigStrDescriptor+0x38>)
 80134b8:	f7fb fb1b 	bl	800eaf2 <USBD_GetString>
 80134bc:	e004      	b.n	80134c8 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80134be:	683a      	ldr	r2, [r7, #0]
 80134c0:	4904      	ldr	r1, [pc, #16]	; (80134d4 <USBD_FS_ConfigStrDescriptor+0x34>)
 80134c2:	4805      	ldr	r0, [pc, #20]	; (80134d8 <USBD_FS_ConfigStrDescriptor+0x38>)
 80134c4:	f7fb fb15 	bl	800eaf2 <USBD_GetString>
  }
  return USBD_StrDesc;
 80134c8:	4b02      	ldr	r3, [pc, #8]	; (80134d4 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 80134ca:	4618      	mov	r0, r3
 80134cc:	3708      	adds	r7, #8
 80134ce:	46bd      	mov	sp, r7
 80134d0:	bd80      	pop	{r7, pc}
 80134d2:	bf00      	nop
 80134d4:	20007ce4 	.word	0x20007ce4
 80134d8:	08017998 	.word	0x08017998

080134dc <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80134dc:	b580      	push	{r7, lr}
 80134de:	b082      	sub	sp, #8
 80134e0:	af00      	add	r7, sp, #0
 80134e2:	4603      	mov	r3, r0
 80134e4:	6039      	str	r1, [r7, #0]
 80134e6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80134e8:	79fb      	ldrb	r3, [r7, #7]
 80134ea:	2b00      	cmp	r3, #0
 80134ec:	d105      	bne.n	80134fa <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80134ee:	683a      	ldr	r2, [r7, #0]
 80134f0:	4907      	ldr	r1, [pc, #28]	; (8013510 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80134f2:	4808      	ldr	r0, [pc, #32]	; (8013514 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80134f4:	f7fb fafd 	bl	800eaf2 <USBD_GetString>
 80134f8:	e004      	b.n	8013504 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80134fa:	683a      	ldr	r2, [r7, #0]
 80134fc:	4904      	ldr	r1, [pc, #16]	; (8013510 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80134fe:	4805      	ldr	r0, [pc, #20]	; (8013514 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8013500:	f7fb faf7 	bl	800eaf2 <USBD_GetString>
  }
  return USBD_StrDesc;
 8013504:	4b02      	ldr	r3, [pc, #8]	; (8013510 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8013506:	4618      	mov	r0, r3
 8013508:	3708      	adds	r7, #8
 801350a:	46bd      	mov	sp, r7
 801350c:	bd80      	pop	{r7, pc}
 801350e:	bf00      	nop
 8013510:	20007ce4 	.word	0x20007ce4
 8013514:	080179a4 	.word	0x080179a4

08013518 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8013518:	b580      	push	{r7, lr}
 801351a:	b084      	sub	sp, #16
 801351c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 801351e:	4b0f      	ldr	r3, [pc, #60]	; (801355c <Get_SerialNum+0x44>)
 8013520:	681b      	ldr	r3, [r3, #0]
 8013522:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8013524:	4b0e      	ldr	r3, [pc, #56]	; (8013560 <Get_SerialNum+0x48>)
 8013526:	681b      	ldr	r3, [r3, #0]
 8013528:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 801352a:	4b0e      	ldr	r3, [pc, #56]	; (8013564 <Get_SerialNum+0x4c>)
 801352c:	681b      	ldr	r3, [r3, #0]
 801352e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8013530:	68fa      	ldr	r2, [r7, #12]
 8013532:	687b      	ldr	r3, [r7, #4]
 8013534:	4413      	add	r3, r2
 8013536:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8013538:	68fb      	ldr	r3, [r7, #12]
 801353a:	2b00      	cmp	r3, #0
 801353c:	d009      	beq.n	8013552 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 801353e:	2208      	movs	r2, #8
 8013540:	4909      	ldr	r1, [pc, #36]	; (8013568 <Get_SerialNum+0x50>)
 8013542:	68f8      	ldr	r0, [r7, #12]
 8013544:	f000 f814 	bl	8013570 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8013548:	2204      	movs	r2, #4
 801354a:	4908      	ldr	r1, [pc, #32]	; (801356c <Get_SerialNum+0x54>)
 801354c:	68b8      	ldr	r0, [r7, #8]
 801354e:	f000 f80f 	bl	8013570 <IntToUnicode>
  }
}
 8013552:	bf00      	nop
 8013554:	3710      	adds	r7, #16
 8013556:	46bd      	mov	sp, r7
 8013558:	bd80      	pop	{r7, pc}
 801355a:	bf00      	nop
 801355c:	1fff7a10 	.word	0x1fff7a10
 8013560:	1fff7a14 	.word	0x1fff7a14
 8013564:	1fff7a18 	.word	0x1fff7a18
 8013568:	20000252 	.word	0x20000252
 801356c:	20000262 	.word	0x20000262

08013570 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8013570:	b480      	push	{r7}
 8013572:	b087      	sub	sp, #28
 8013574:	af00      	add	r7, sp, #0
 8013576:	60f8      	str	r0, [r7, #12]
 8013578:	60b9      	str	r1, [r7, #8]
 801357a:	4613      	mov	r3, r2
 801357c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 801357e:	2300      	movs	r3, #0
 8013580:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8013582:	2300      	movs	r3, #0
 8013584:	75fb      	strb	r3, [r7, #23]
 8013586:	e027      	b.n	80135d8 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8013588:	68fb      	ldr	r3, [r7, #12]
 801358a:	0f1b      	lsrs	r3, r3, #28
 801358c:	2b09      	cmp	r3, #9
 801358e:	d80b      	bhi.n	80135a8 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8013590:	68fb      	ldr	r3, [r7, #12]
 8013592:	0f1b      	lsrs	r3, r3, #28
 8013594:	b2da      	uxtb	r2, r3
 8013596:	7dfb      	ldrb	r3, [r7, #23]
 8013598:	005b      	lsls	r3, r3, #1
 801359a:	4619      	mov	r1, r3
 801359c:	68bb      	ldr	r3, [r7, #8]
 801359e:	440b      	add	r3, r1
 80135a0:	3230      	adds	r2, #48	; 0x30
 80135a2:	b2d2      	uxtb	r2, r2
 80135a4:	701a      	strb	r2, [r3, #0]
 80135a6:	e00a      	b.n	80135be <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80135a8:	68fb      	ldr	r3, [r7, #12]
 80135aa:	0f1b      	lsrs	r3, r3, #28
 80135ac:	b2da      	uxtb	r2, r3
 80135ae:	7dfb      	ldrb	r3, [r7, #23]
 80135b0:	005b      	lsls	r3, r3, #1
 80135b2:	4619      	mov	r1, r3
 80135b4:	68bb      	ldr	r3, [r7, #8]
 80135b6:	440b      	add	r3, r1
 80135b8:	3237      	adds	r2, #55	; 0x37
 80135ba:	b2d2      	uxtb	r2, r2
 80135bc:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 80135be:	68fb      	ldr	r3, [r7, #12]
 80135c0:	011b      	lsls	r3, r3, #4
 80135c2:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 80135c4:	7dfb      	ldrb	r3, [r7, #23]
 80135c6:	005b      	lsls	r3, r3, #1
 80135c8:	3301      	adds	r3, #1
 80135ca:	68ba      	ldr	r2, [r7, #8]
 80135cc:	4413      	add	r3, r2
 80135ce:	2200      	movs	r2, #0
 80135d0:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80135d2:	7dfb      	ldrb	r3, [r7, #23]
 80135d4:	3301      	adds	r3, #1
 80135d6:	75fb      	strb	r3, [r7, #23]
 80135d8:	7dfa      	ldrb	r2, [r7, #23]
 80135da:	79fb      	ldrb	r3, [r7, #7]
 80135dc:	429a      	cmp	r2, r3
 80135de:	d3d3      	bcc.n	8013588 <IntToUnicode+0x18>
  }
}
 80135e0:	bf00      	nop
 80135e2:	371c      	adds	r7, #28
 80135e4:	46bd      	mov	sp, r7
 80135e6:	bc80      	pop	{r7}
 80135e8:	4770      	bx	lr
	...

080135ec <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80135ec:	b580      	push	{r7, lr}
 80135ee:	b08a      	sub	sp, #40	; 0x28
 80135f0:	af00      	add	r7, sp, #0
 80135f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80135f4:	f107 0314 	add.w	r3, r7, #20
 80135f8:	2200      	movs	r2, #0
 80135fa:	601a      	str	r2, [r3, #0]
 80135fc:	605a      	str	r2, [r3, #4]
 80135fe:	609a      	str	r2, [r3, #8]
 8013600:	60da      	str	r2, [r3, #12]
 8013602:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8013604:	687b      	ldr	r3, [r7, #4]
 8013606:	681b      	ldr	r3, [r3, #0]
 8013608:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 801360c:	d147      	bne.n	801369e <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 801360e:	2300      	movs	r3, #0
 8013610:	613b      	str	r3, [r7, #16]
 8013612:	4b25      	ldr	r3, [pc, #148]	; (80136a8 <HAL_PCD_MspInit+0xbc>)
 8013614:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8013616:	4a24      	ldr	r2, [pc, #144]	; (80136a8 <HAL_PCD_MspInit+0xbc>)
 8013618:	f043 0301 	orr.w	r3, r3, #1
 801361c:	6313      	str	r3, [r2, #48]	; 0x30
 801361e:	4b22      	ldr	r3, [pc, #136]	; (80136a8 <HAL_PCD_MspInit+0xbc>)
 8013620:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8013622:	f003 0301 	and.w	r3, r3, #1
 8013626:	613b      	str	r3, [r7, #16]
 8013628:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 801362a:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 801362e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8013630:	2302      	movs	r3, #2
 8013632:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8013634:	2300      	movs	r3, #0
 8013636:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8013638:	2303      	movs	r3, #3
 801363a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 801363c:	230a      	movs	r3, #10
 801363e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8013640:	f107 0314 	add.w	r3, r7, #20
 8013644:	4619      	mov	r1, r3
 8013646:	4819      	ldr	r0, [pc, #100]	; (80136ac <HAL_PCD_MspInit+0xc0>)
 8013648:	f7f2 fe1a 	bl	8006280 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 801364c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8013650:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8013652:	2300      	movs	r3, #0
 8013654:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8013656:	2300      	movs	r3, #0
 8013658:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 801365a:	f107 0314 	add.w	r3, r7, #20
 801365e:	4619      	mov	r1, r3
 8013660:	4812      	ldr	r0, [pc, #72]	; (80136ac <HAL_PCD_MspInit+0xc0>)
 8013662:	f7f2 fe0d 	bl	8006280 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8013666:	4b10      	ldr	r3, [pc, #64]	; (80136a8 <HAL_PCD_MspInit+0xbc>)
 8013668:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801366a:	4a0f      	ldr	r2, [pc, #60]	; (80136a8 <HAL_PCD_MspInit+0xbc>)
 801366c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8013670:	6353      	str	r3, [r2, #52]	; 0x34
 8013672:	2300      	movs	r3, #0
 8013674:	60fb      	str	r3, [r7, #12]
 8013676:	4b0c      	ldr	r3, [pc, #48]	; (80136a8 <HAL_PCD_MspInit+0xbc>)
 8013678:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801367a:	4a0b      	ldr	r2, [pc, #44]	; (80136a8 <HAL_PCD_MspInit+0xbc>)
 801367c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8013680:	6453      	str	r3, [r2, #68]	; 0x44
 8013682:	4b09      	ldr	r3, [pc, #36]	; (80136a8 <HAL_PCD_MspInit+0xbc>)
 8013684:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8013686:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 801368a:	60fb      	str	r3, [r7, #12]
 801368c:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 1, 0);
 801368e:	2200      	movs	r2, #0
 8013690:	2101      	movs	r1, #1
 8013692:	2043      	movs	r0, #67	; 0x43
 8013694:	f7f0 fcf3 	bl	800407e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8013698:	2043      	movs	r0, #67	; 0x43
 801369a:	f7f0 fd0c 	bl	80040b6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 801369e:	bf00      	nop
 80136a0:	3728      	adds	r7, #40	; 0x28
 80136a2:	46bd      	mov	sp, r7
 80136a4:	bd80      	pop	{r7, pc}
 80136a6:	bf00      	nop
 80136a8:	40023800 	.word	0x40023800
 80136ac:	40020000 	.word	0x40020000

080136b0 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80136b0:	b580      	push	{r7, lr}
 80136b2:	b082      	sub	sp, #8
 80136b4:	af00      	add	r7, sp, #0
 80136b6:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80136b8:	687b      	ldr	r3, [r7, #4]
 80136ba:	f8d3 23fc 	ldr.w	r2, [r3, #1020]	; 0x3fc
 80136be:	687b      	ldr	r3, [r7, #4]
 80136c0:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80136c4:	4619      	mov	r1, r3
 80136c6:	4610      	mov	r0, r2
 80136c8:	f7fa fab7 	bl	800dc3a <USBD_LL_SetupStage>
}
 80136cc:	bf00      	nop
 80136ce:	3708      	adds	r7, #8
 80136d0:	46bd      	mov	sp, r7
 80136d2:	bd80      	pop	{r7, pc}

080136d4 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80136d4:	b580      	push	{r7, lr}
 80136d6:	b082      	sub	sp, #8
 80136d8:	af00      	add	r7, sp, #0
 80136da:	6078      	str	r0, [r7, #4]
 80136dc:	460b      	mov	r3, r1
 80136de:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80136e0:	687b      	ldr	r3, [r7, #4]
 80136e2:	f8d3 03fc 	ldr.w	r0, [r3, #1020]	; 0x3fc
 80136e6:	78fa      	ldrb	r2, [r7, #3]
 80136e8:	6879      	ldr	r1, [r7, #4]
 80136ea:	4613      	mov	r3, r2
 80136ec:	00db      	lsls	r3, r3, #3
 80136ee:	1a9b      	subs	r3, r3, r2
 80136f0:	009b      	lsls	r3, r3, #2
 80136f2:	440b      	add	r3, r1
 80136f4:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80136f8:	681a      	ldr	r2, [r3, #0]
 80136fa:	78fb      	ldrb	r3, [r7, #3]
 80136fc:	4619      	mov	r1, r3
 80136fe:	f7fa fae7 	bl	800dcd0 <USBD_LL_DataOutStage>
}
 8013702:	bf00      	nop
 8013704:	3708      	adds	r7, #8
 8013706:	46bd      	mov	sp, r7
 8013708:	bd80      	pop	{r7, pc}

0801370a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801370a:	b580      	push	{r7, lr}
 801370c:	b082      	sub	sp, #8
 801370e:	af00      	add	r7, sp, #0
 8013710:	6078      	str	r0, [r7, #4]
 8013712:	460b      	mov	r3, r1
 8013714:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8013716:	687b      	ldr	r3, [r7, #4]
 8013718:	f8d3 03fc 	ldr.w	r0, [r3, #1020]	; 0x3fc
 801371c:	78fa      	ldrb	r2, [r7, #3]
 801371e:	6879      	ldr	r1, [r7, #4]
 8013720:	4613      	mov	r3, r2
 8013722:	00db      	lsls	r3, r3, #3
 8013724:	1a9b      	subs	r3, r3, r2
 8013726:	009b      	lsls	r3, r3, #2
 8013728:	440b      	add	r3, r1
 801372a:	3348      	adds	r3, #72	; 0x48
 801372c:	681a      	ldr	r2, [r3, #0]
 801372e:	78fb      	ldrb	r3, [r7, #3]
 8013730:	4619      	mov	r1, r3
 8013732:	f7fa fb3e 	bl	800ddb2 <USBD_LL_DataInStage>
}
 8013736:	bf00      	nop
 8013738:	3708      	adds	r7, #8
 801373a:	46bd      	mov	sp, r7
 801373c:	bd80      	pop	{r7, pc}

0801373e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801373e:	b580      	push	{r7, lr}
 8013740:	b082      	sub	sp, #8
 8013742:	af00      	add	r7, sp, #0
 8013744:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8013746:	687b      	ldr	r3, [r7, #4]
 8013748:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 801374c:	4618      	mov	r0, r3
 801374e:	f7fa fc4e 	bl	800dfee <USBD_LL_SOF>
}
 8013752:	bf00      	nop
 8013754:	3708      	adds	r7, #8
 8013756:	46bd      	mov	sp, r7
 8013758:	bd80      	pop	{r7, pc}

0801375a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801375a:	b580      	push	{r7, lr}
 801375c:	b084      	sub	sp, #16
 801375e:	af00      	add	r7, sp, #0
 8013760:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8013762:	2301      	movs	r3, #1
 8013764:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8013766:	687b      	ldr	r3, [r7, #4]
 8013768:	68db      	ldr	r3, [r3, #12]
 801376a:	2b00      	cmp	r3, #0
 801376c:	d102      	bne.n	8013774 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 801376e:	2300      	movs	r3, #0
 8013770:	73fb      	strb	r3, [r7, #15]
 8013772:	e008      	b.n	8013786 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8013774:	687b      	ldr	r3, [r7, #4]
 8013776:	68db      	ldr	r3, [r3, #12]
 8013778:	2b02      	cmp	r3, #2
 801377a:	d102      	bne.n	8013782 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 801377c:	2301      	movs	r3, #1
 801377e:	73fb      	strb	r3, [r7, #15]
 8013780:	e001      	b.n	8013786 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8013782:	f7ee f9b7 	bl	8001af4 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8013786:	687b      	ldr	r3, [r7, #4]
 8013788:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 801378c:	7bfa      	ldrb	r2, [r7, #15]
 801378e:	4611      	mov	r1, r2
 8013790:	4618      	mov	r0, r3
 8013792:	f7fa fbf4 	bl	800df7e <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8013796:	687b      	ldr	r3, [r7, #4]
 8013798:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 801379c:	4618      	mov	r0, r3
 801379e:	f7fa fbad 	bl	800defc <USBD_LL_Reset>
}
 80137a2:	bf00      	nop
 80137a4:	3710      	adds	r7, #16
 80137a6:	46bd      	mov	sp, r7
 80137a8:	bd80      	pop	{r7, pc}
	...

080137ac <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80137ac:	b580      	push	{r7, lr}
 80137ae:	b082      	sub	sp, #8
 80137b0:	af00      	add	r7, sp, #0
 80137b2:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80137b4:	687b      	ldr	r3, [r7, #4]
 80137b6:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 80137ba:	4618      	mov	r0, r3
 80137bc:	f7fa fbee 	bl	800df9c <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 80137c0:	687b      	ldr	r3, [r7, #4]
 80137c2:	681b      	ldr	r3, [r3, #0]
 80137c4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80137c8:	681b      	ldr	r3, [r3, #0]
 80137ca:	687a      	ldr	r2, [r7, #4]
 80137cc:	6812      	ldr	r2, [r2, #0]
 80137ce:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80137d2:	f043 0301 	orr.w	r3, r3, #1
 80137d6:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80137d8:	687b      	ldr	r3, [r7, #4]
 80137da:	6a1b      	ldr	r3, [r3, #32]
 80137dc:	2b00      	cmp	r3, #0
 80137de:	d005      	beq.n	80137ec <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80137e0:	4b04      	ldr	r3, [pc, #16]	; (80137f4 <HAL_PCD_SuspendCallback+0x48>)
 80137e2:	691b      	ldr	r3, [r3, #16]
 80137e4:	4a03      	ldr	r2, [pc, #12]	; (80137f4 <HAL_PCD_SuspendCallback+0x48>)
 80137e6:	f043 0306 	orr.w	r3, r3, #6
 80137ea:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 80137ec:	bf00      	nop
 80137ee:	3708      	adds	r7, #8
 80137f0:	46bd      	mov	sp, r7
 80137f2:	bd80      	pop	{r7, pc}
 80137f4:	e000ed00 	.word	0xe000ed00

080137f8 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80137f8:	b580      	push	{r7, lr}
 80137fa:	b082      	sub	sp, #8
 80137fc:	af00      	add	r7, sp, #0
 80137fe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8013800:	687b      	ldr	r3, [r7, #4]
 8013802:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 8013806:	4618      	mov	r0, r3
 8013808:	f7fa fbdc 	bl	800dfc4 <USBD_LL_Resume>
}
 801380c:	bf00      	nop
 801380e:	3708      	adds	r7, #8
 8013810:	46bd      	mov	sp, r7
 8013812:	bd80      	pop	{r7, pc}

08013814 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8013814:	b580      	push	{r7, lr}
 8013816:	b082      	sub	sp, #8
 8013818:	af00      	add	r7, sp, #0
 801381a:	6078      	str	r0, [r7, #4]
 801381c:	460b      	mov	r3, r1
 801381e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8013820:	687b      	ldr	r3, [r7, #4]
 8013822:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 8013826:	78fa      	ldrb	r2, [r7, #3]
 8013828:	4611      	mov	r1, r2
 801382a:	4618      	mov	r0, r3
 801382c:	f7fa fc05 	bl	800e03a <USBD_LL_IsoOUTIncomplete>
}
 8013830:	bf00      	nop
 8013832:	3708      	adds	r7, #8
 8013834:	46bd      	mov	sp, r7
 8013836:	bd80      	pop	{r7, pc}

08013838 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8013838:	b580      	push	{r7, lr}
 801383a:	b082      	sub	sp, #8
 801383c:	af00      	add	r7, sp, #0
 801383e:	6078      	str	r0, [r7, #4]
 8013840:	460b      	mov	r3, r1
 8013842:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8013844:	687b      	ldr	r3, [r7, #4]
 8013846:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 801384a:	78fa      	ldrb	r2, [r7, #3]
 801384c:	4611      	mov	r1, r2
 801384e:	4618      	mov	r0, r3
 8013850:	f7fa fbe7 	bl	800e022 <USBD_LL_IsoINIncomplete>
}
 8013854:	bf00      	nop
 8013856:	3708      	adds	r7, #8
 8013858:	46bd      	mov	sp, r7
 801385a:	bd80      	pop	{r7, pc}

0801385c <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801385c:	b580      	push	{r7, lr}
 801385e:	b082      	sub	sp, #8
 8013860:	af00      	add	r7, sp, #0
 8013862:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8013864:	687b      	ldr	r3, [r7, #4]
 8013866:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 801386a:	4618      	mov	r0, r3
 801386c:	f7fa fbf1 	bl	800e052 <USBD_LL_DevConnected>
}
 8013870:	bf00      	nop
 8013872:	3708      	adds	r7, #8
 8013874:	46bd      	mov	sp, r7
 8013876:	bd80      	pop	{r7, pc}

08013878 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8013878:	b580      	push	{r7, lr}
 801387a:	b082      	sub	sp, #8
 801387c:	af00      	add	r7, sp, #0
 801387e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8013880:	687b      	ldr	r3, [r7, #4]
 8013882:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 8013886:	4618      	mov	r0, r3
 8013888:	f7fa fbed 	bl	800e066 <USBD_LL_DevDisconnected>
}
 801388c:	bf00      	nop
 801388e:	3708      	adds	r7, #8
 8013890:	46bd      	mov	sp, r7
 8013892:	bd80      	pop	{r7, pc}

08013894 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8013894:	b580      	push	{r7, lr}
 8013896:	b082      	sub	sp, #8
 8013898:	af00      	add	r7, sp, #0
 801389a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 801389c:	687b      	ldr	r3, [r7, #4]
 801389e:	781b      	ldrb	r3, [r3, #0]
 80138a0:	2b00      	cmp	r3, #0
 80138a2:	d139      	bne.n	8013918 <USBD_LL_Init+0x84>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 80138a4:	4a1f      	ldr	r2, [pc, #124]	; (8013924 <USBD_LL_Init+0x90>)
 80138a6:	687b      	ldr	r3, [r7, #4]
 80138a8:	f8c2 33fc 	str.w	r3, [r2, #1020]	; 0x3fc
  pdev->pData = &hpcd_USB_OTG_FS;
 80138ac:	687b      	ldr	r3, [r7, #4]
 80138ae:	4a1d      	ldr	r2, [pc, #116]	; (8013924 <USBD_LL_Init+0x90>)
 80138b0:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80138b4:	4b1b      	ldr	r3, [pc, #108]	; (8013924 <USBD_LL_Init+0x90>)
 80138b6:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80138ba:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 80138bc:	4b19      	ldr	r3, [pc, #100]	; (8013924 <USBD_LL_Init+0x90>)
 80138be:	2204      	movs	r2, #4
 80138c0:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80138c2:	4b18      	ldr	r3, [pc, #96]	; (8013924 <USBD_LL_Init+0x90>)
 80138c4:	2202      	movs	r2, #2
 80138c6:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80138c8:	4b16      	ldr	r3, [pc, #88]	; (8013924 <USBD_LL_Init+0x90>)
 80138ca:	2200      	movs	r2, #0
 80138cc:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80138ce:	4b15      	ldr	r3, [pc, #84]	; (8013924 <USBD_LL_Init+0x90>)
 80138d0:	2202      	movs	r2, #2
 80138d2:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 80138d4:	4b13      	ldr	r3, [pc, #76]	; (8013924 <USBD_LL_Init+0x90>)
 80138d6:	2201      	movs	r2, #1
 80138d8:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80138da:	4b12      	ldr	r3, [pc, #72]	; (8013924 <USBD_LL_Init+0x90>)
 80138dc:	2200      	movs	r2, #0
 80138de:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 80138e0:	4b10      	ldr	r3, [pc, #64]	; (8013924 <USBD_LL_Init+0x90>)
 80138e2:	2201      	movs	r2, #1
 80138e4:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80138e6:	4b0f      	ldr	r3, [pc, #60]	; (8013924 <USBD_LL_Init+0x90>)
 80138e8:	2200      	movs	r2, #0
 80138ea:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80138ec:	480d      	ldr	r0, [pc, #52]	; (8013924 <USBD_LL_Init+0x90>)
 80138ee:	f7f2 fec5 	bl	800667c <HAL_PCD_Init>
 80138f2:	4603      	mov	r3, r0
 80138f4:	2b00      	cmp	r3, #0
 80138f6:	d001      	beq.n	80138fc <USBD_LL_Init+0x68>
  {
    Error_Handler( );
 80138f8:	f7ee f8fc 	bl	8001af4 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 80138fc:	2180      	movs	r1, #128	; 0x80
 80138fe:	4809      	ldr	r0, [pc, #36]	; (8013924 <USBD_LL_Init+0x90>)
 8013900:	f7f4 f802 	bl	8007908 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8013904:	2240      	movs	r2, #64	; 0x40
 8013906:	2100      	movs	r1, #0
 8013908:	4806      	ldr	r0, [pc, #24]	; (8013924 <USBD_LL_Init+0x90>)
 801390a:	f7f3 ffb7 	bl	800787c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 801390e:	2280      	movs	r2, #128	; 0x80
 8013910:	2101      	movs	r1, #1
 8013912:	4804      	ldr	r0, [pc, #16]	; (8013924 <USBD_LL_Init+0x90>)
 8013914:	f7f3 ffb2 	bl	800787c <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8013918:	2300      	movs	r3, #0
}
 801391a:	4618      	mov	r0, r3
 801391c:	3708      	adds	r7, #8
 801391e:	46bd      	mov	sp, r7
 8013920:	bd80      	pop	{r7, pc}
 8013922:	bf00      	nop
 8013924:	20007ee4 	.word	0x20007ee4

08013928 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8013928:	b580      	push	{r7, lr}
 801392a:	b084      	sub	sp, #16
 801392c:	af00      	add	r7, sp, #0
 801392e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8013930:	2300      	movs	r3, #0
 8013932:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8013934:	2300      	movs	r3, #0
 8013936:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8013938:	687b      	ldr	r3, [r7, #4]
 801393a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 801393e:	4618      	mov	r0, r3
 8013940:	f7f2 ffb9 	bl	80068b6 <HAL_PCD_Start>
 8013944:	4603      	mov	r3, r0
 8013946:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8013948:	7bfb      	ldrb	r3, [r7, #15]
 801394a:	4618      	mov	r0, r3
 801394c:	f000 f92e 	bl	8013bac <USBD_Get_USB_Status>
 8013950:	4603      	mov	r3, r0
 8013952:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8013954:	7bbb      	ldrb	r3, [r7, #14]
}
 8013956:	4618      	mov	r0, r3
 8013958:	3710      	adds	r7, #16
 801395a:	46bd      	mov	sp, r7
 801395c:	bd80      	pop	{r7, pc}

0801395e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 801395e:	b580      	push	{r7, lr}
 8013960:	b084      	sub	sp, #16
 8013962:	af00      	add	r7, sp, #0
 8013964:	6078      	str	r0, [r7, #4]
 8013966:	4608      	mov	r0, r1
 8013968:	4611      	mov	r1, r2
 801396a:	461a      	mov	r2, r3
 801396c:	4603      	mov	r3, r0
 801396e:	70fb      	strb	r3, [r7, #3]
 8013970:	460b      	mov	r3, r1
 8013972:	70bb      	strb	r3, [r7, #2]
 8013974:	4613      	mov	r3, r2
 8013976:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8013978:	2300      	movs	r3, #0
 801397a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801397c:	2300      	movs	r3, #0
 801397e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8013980:	687b      	ldr	r3, [r7, #4]
 8013982:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8013986:	78bb      	ldrb	r3, [r7, #2]
 8013988:	883a      	ldrh	r2, [r7, #0]
 801398a:	78f9      	ldrb	r1, [r7, #3]
 801398c:	f7f3 fb7e 	bl	800708c <HAL_PCD_EP_Open>
 8013990:	4603      	mov	r3, r0
 8013992:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8013994:	7bfb      	ldrb	r3, [r7, #15]
 8013996:	4618      	mov	r0, r3
 8013998:	f000 f908 	bl	8013bac <USBD_Get_USB_Status>
 801399c:	4603      	mov	r3, r0
 801399e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80139a0:	7bbb      	ldrb	r3, [r7, #14]
}
 80139a2:	4618      	mov	r0, r3
 80139a4:	3710      	adds	r7, #16
 80139a6:	46bd      	mov	sp, r7
 80139a8:	bd80      	pop	{r7, pc}

080139aa <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80139aa:	b580      	push	{r7, lr}
 80139ac:	b084      	sub	sp, #16
 80139ae:	af00      	add	r7, sp, #0
 80139b0:	6078      	str	r0, [r7, #4]
 80139b2:	460b      	mov	r3, r1
 80139b4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80139b6:	2300      	movs	r3, #0
 80139b8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80139ba:	2300      	movs	r3, #0
 80139bc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80139be:	687b      	ldr	r3, [r7, #4]
 80139c0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80139c4:	78fa      	ldrb	r2, [r7, #3]
 80139c6:	4611      	mov	r1, r2
 80139c8:	4618      	mov	r0, r3
 80139ca:	f7f3 fbc7 	bl	800715c <HAL_PCD_EP_Close>
 80139ce:	4603      	mov	r3, r0
 80139d0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80139d2:	7bfb      	ldrb	r3, [r7, #15]
 80139d4:	4618      	mov	r0, r3
 80139d6:	f000 f8e9 	bl	8013bac <USBD_Get_USB_Status>
 80139da:	4603      	mov	r3, r0
 80139dc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80139de:	7bbb      	ldrb	r3, [r7, #14]
}
 80139e0:	4618      	mov	r0, r3
 80139e2:	3710      	adds	r7, #16
 80139e4:	46bd      	mov	sp, r7
 80139e6:	bd80      	pop	{r7, pc}

080139e8 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80139e8:	b580      	push	{r7, lr}
 80139ea:	b084      	sub	sp, #16
 80139ec:	af00      	add	r7, sp, #0
 80139ee:	6078      	str	r0, [r7, #4]
 80139f0:	460b      	mov	r3, r1
 80139f2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80139f4:	2300      	movs	r3, #0
 80139f6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80139f8:	2300      	movs	r3, #0
 80139fa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80139fc:	687b      	ldr	r3, [r7, #4]
 80139fe:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8013a02:	78fa      	ldrb	r2, [r7, #3]
 8013a04:	4611      	mov	r1, r2
 8013a06:	4618      	mov	r0, r3
 8013a08:	f7f3 fc9e 	bl	8007348 <HAL_PCD_EP_SetStall>
 8013a0c:	4603      	mov	r3, r0
 8013a0e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8013a10:	7bfb      	ldrb	r3, [r7, #15]
 8013a12:	4618      	mov	r0, r3
 8013a14:	f000 f8ca 	bl	8013bac <USBD_Get_USB_Status>
 8013a18:	4603      	mov	r3, r0
 8013a1a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8013a1c:	7bbb      	ldrb	r3, [r7, #14]
}
 8013a1e:	4618      	mov	r0, r3
 8013a20:	3710      	adds	r7, #16
 8013a22:	46bd      	mov	sp, r7
 8013a24:	bd80      	pop	{r7, pc}

08013a26 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8013a26:	b580      	push	{r7, lr}
 8013a28:	b084      	sub	sp, #16
 8013a2a:	af00      	add	r7, sp, #0
 8013a2c:	6078      	str	r0, [r7, #4]
 8013a2e:	460b      	mov	r3, r1
 8013a30:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8013a32:	2300      	movs	r3, #0
 8013a34:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8013a36:	2300      	movs	r3, #0
 8013a38:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8013a3a:	687b      	ldr	r3, [r7, #4]
 8013a3c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8013a40:	78fa      	ldrb	r2, [r7, #3]
 8013a42:	4611      	mov	r1, r2
 8013a44:	4618      	mov	r0, r3
 8013a46:	f7f3 fce3 	bl	8007410 <HAL_PCD_EP_ClrStall>
 8013a4a:	4603      	mov	r3, r0
 8013a4c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8013a4e:	7bfb      	ldrb	r3, [r7, #15]
 8013a50:	4618      	mov	r0, r3
 8013a52:	f000 f8ab 	bl	8013bac <USBD_Get_USB_Status>
 8013a56:	4603      	mov	r3, r0
 8013a58:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8013a5a:	7bbb      	ldrb	r3, [r7, #14]
}
 8013a5c:	4618      	mov	r0, r3
 8013a5e:	3710      	adds	r7, #16
 8013a60:	46bd      	mov	sp, r7
 8013a62:	bd80      	pop	{r7, pc}

08013a64 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8013a64:	b480      	push	{r7}
 8013a66:	b085      	sub	sp, #20
 8013a68:	af00      	add	r7, sp, #0
 8013a6a:	6078      	str	r0, [r7, #4]
 8013a6c:	460b      	mov	r3, r1
 8013a6e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8013a70:	687b      	ldr	r3, [r7, #4]
 8013a72:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8013a76:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8013a78:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8013a7c:	2b00      	cmp	r3, #0
 8013a7e:	da0b      	bge.n	8013a98 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8013a80:	78fb      	ldrb	r3, [r7, #3]
 8013a82:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8013a86:	68f9      	ldr	r1, [r7, #12]
 8013a88:	4613      	mov	r3, r2
 8013a8a:	00db      	lsls	r3, r3, #3
 8013a8c:	1a9b      	subs	r3, r3, r2
 8013a8e:	009b      	lsls	r3, r3, #2
 8013a90:	440b      	add	r3, r1
 8013a92:	333e      	adds	r3, #62	; 0x3e
 8013a94:	781b      	ldrb	r3, [r3, #0]
 8013a96:	e00b      	b.n	8013ab0 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8013a98:	78fb      	ldrb	r3, [r7, #3]
 8013a9a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8013a9e:	68f9      	ldr	r1, [r7, #12]
 8013aa0:	4613      	mov	r3, r2
 8013aa2:	00db      	lsls	r3, r3, #3
 8013aa4:	1a9b      	subs	r3, r3, r2
 8013aa6:	009b      	lsls	r3, r3, #2
 8013aa8:	440b      	add	r3, r1
 8013aaa:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8013aae:	781b      	ldrb	r3, [r3, #0]
  }
}
 8013ab0:	4618      	mov	r0, r3
 8013ab2:	3714      	adds	r7, #20
 8013ab4:	46bd      	mov	sp, r7
 8013ab6:	bc80      	pop	{r7}
 8013ab8:	4770      	bx	lr

08013aba <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8013aba:	b580      	push	{r7, lr}
 8013abc:	b084      	sub	sp, #16
 8013abe:	af00      	add	r7, sp, #0
 8013ac0:	6078      	str	r0, [r7, #4]
 8013ac2:	460b      	mov	r3, r1
 8013ac4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8013ac6:	2300      	movs	r3, #0
 8013ac8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8013aca:	2300      	movs	r3, #0
 8013acc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8013ace:	687b      	ldr	r3, [r7, #4]
 8013ad0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8013ad4:	78fa      	ldrb	r2, [r7, #3]
 8013ad6:	4611      	mov	r1, r2
 8013ad8:	4618      	mov	r0, r3
 8013ada:	f7f3 fab2 	bl	8007042 <HAL_PCD_SetAddress>
 8013ade:	4603      	mov	r3, r0
 8013ae0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8013ae2:	7bfb      	ldrb	r3, [r7, #15]
 8013ae4:	4618      	mov	r0, r3
 8013ae6:	f000 f861 	bl	8013bac <USBD_Get_USB_Status>
 8013aea:	4603      	mov	r3, r0
 8013aec:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8013aee:	7bbb      	ldrb	r3, [r7, #14]
}
 8013af0:	4618      	mov	r0, r3
 8013af2:	3710      	adds	r7, #16
 8013af4:	46bd      	mov	sp, r7
 8013af6:	bd80      	pop	{r7, pc}

08013af8 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8013af8:	b580      	push	{r7, lr}
 8013afa:	b086      	sub	sp, #24
 8013afc:	af00      	add	r7, sp, #0
 8013afe:	60f8      	str	r0, [r7, #12]
 8013b00:	607a      	str	r2, [r7, #4]
 8013b02:	461a      	mov	r2, r3
 8013b04:	460b      	mov	r3, r1
 8013b06:	72fb      	strb	r3, [r7, #11]
 8013b08:	4613      	mov	r3, r2
 8013b0a:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8013b0c:	2300      	movs	r3, #0
 8013b0e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8013b10:	2300      	movs	r3, #0
 8013b12:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8013b14:	68fb      	ldr	r3, [r7, #12]
 8013b16:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8013b1a:	893b      	ldrh	r3, [r7, #8]
 8013b1c:	7af9      	ldrb	r1, [r7, #11]
 8013b1e:	687a      	ldr	r2, [r7, #4]
 8013b20:	f7f3 fbc8 	bl	80072b4 <HAL_PCD_EP_Transmit>
 8013b24:	4603      	mov	r3, r0
 8013b26:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8013b28:	7dfb      	ldrb	r3, [r7, #23]
 8013b2a:	4618      	mov	r0, r3
 8013b2c:	f000 f83e 	bl	8013bac <USBD_Get_USB_Status>
 8013b30:	4603      	mov	r3, r0
 8013b32:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8013b34:	7dbb      	ldrb	r3, [r7, #22]
}
 8013b36:	4618      	mov	r0, r3
 8013b38:	3718      	adds	r7, #24
 8013b3a:	46bd      	mov	sp, r7
 8013b3c:	bd80      	pop	{r7, pc}

08013b3e <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8013b3e:	b580      	push	{r7, lr}
 8013b40:	b086      	sub	sp, #24
 8013b42:	af00      	add	r7, sp, #0
 8013b44:	60f8      	str	r0, [r7, #12]
 8013b46:	607a      	str	r2, [r7, #4]
 8013b48:	461a      	mov	r2, r3
 8013b4a:	460b      	mov	r3, r1
 8013b4c:	72fb      	strb	r3, [r7, #11]
 8013b4e:	4613      	mov	r3, r2
 8013b50:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8013b52:	2300      	movs	r3, #0
 8013b54:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8013b56:	2300      	movs	r3, #0
 8013b58:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8013b5a:	68fb      	ldr	r3, [r7, #12]
 8013b5c:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8013b60:	893b      	ldrh	r3, [r7, #8]
 8013b62:	7af9      	ldrb	r1, [r7, #11]
 8013b64:	687a      	ldr	r2, [r7, #4]
 8013b66:	f7f3 fb43 	bl	80071f0 <HAL_PCD_EP_Receive>
 8013b6a:	4603      	mov	r3, r0
 8013b6c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8013b6e:	7dfb      	ldrb	r3, [r7, #23]
 8013b70:	4618      	mov	r0, r3
 8013b72:	f000 f81b 	bl	8013bac <USBD_Get_USB_Status>
 8013b76:	4603      	mov	r3, r0
 8013b78:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8013b7a:	7dbb      	ldrb	r3, [r7, #22]
}
 8013b7c:	4618      	mov	r0, r3
 8013b7e:	3718      	adds	r7, #24
 8013b80:	46bd      	mov	sp, r7
 8013b82:	bd80      	pop	{r7, pc}

08013b84 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8013b84:	b580      	push	{r7, lr}
 8013b86:	b082      	sub	sp, #8
 8013b88:	af00      	add	r7, sp, #0
 8013b8a:	6078      	str	r0, [r7, #4]
 8013b8c:	460b      	mov	r3, r1
 8013b8e:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8013b90:	687b      	ldr	r3, [r7, #4]
 8013b92:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8013b96:	78fa      	ldrb	r2, [r7, #3]
 8013b98:	4611      	mov	r1, r2
 8013b9a:	4618      	mov	r0, r3
 8013b9c:	f7f3 fb73 	bl	8007286 <HAL_PCD_EP_GetRxCount>
 8013ba0:	4603      	mov	r3, r0
}
 8013ba2:	4618      	mov	r0, r3
 8013ba4:	3708      	adds	r7, #8
 8013ba6:	46bd      	mov	sp, r7
 8013ba8:	bd80      	pop	{r7, pc}
	...

08013bac <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8013bac:	b480      	push	{r7}
 8013bae:	b085      	sub	sp, #20
 8013bb0:	af00      	add	r7, sp, #0
 8013bb2:	4603      	mov	r3, r0
 8013bb4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8013bb6:	2300      	movs	r3, #0
 8013bb8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8013bba:	79fb      	ldrb	r3, [r7, #7]
 8013bbc:	2b03      	cmp	r3, #3
 8013bbe:	d817      	bhi.n	8013bf0 <USBD_Get_USB_Status+0x44>
 8013bc0:	a201      	add	r2, pc, #4	; (adr r2, 8013bc8 <USBD_Get_USB_Status+0x1c>)
 8013bc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013bc6:	bf00      	nop
 8013bc8:	08013bd9 	.word	0x08013bd9
 8013bcc:	08013bdf 	.word	0x08013bdf
 8013bd0:	08013be5 	.word	0x08013be5
 8013bd4:	08013beb 	.word	0x08013beb
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8013bd8:	2300      	movs	r3, #0
 8013bda:	73fb      	strb	r3, [r7, #15]
    break;
 8013bdc:	e00b      	b.n	8013bf6 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8013bde:	2302      	movs	r3, #2
 8013be0:	73fb      	strb	r3, [r7, #15]
    break;
 8013be2:	e008      	b.n	8013bf6 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8013be4:	2301      	movs	r3, #1
 8013be6:	73fb      	strb	r3, [r7, #15]
    break;
 8013be8:	e005      	b.n	8013bf6 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8013bea:	2302      	movs	r3, #2
 8013bec:	73fb      	strb	r3, [r7, #15]
    break;
 8013bee:	e002      	b.n	8013bf6 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8013bf0:	2302      	movs	r3, #2
 8013bf2:	73fb      	strb	r3, [r7, #15]
    break;
 8013bf4:	bf00      	nop
  }
  return usb_status;
 8013bf6:	7bfb      	ldrb	r3, [r7, #15]
}
 8013bf8:	4618      	mov	r0, r3
 8013bfa:	3714      	adds	r7, #20
 8013bfc:	46bd      	mov	sp, r7
 8013bfe:	bc80      	pop	{r7}
 8013c00:	4770      	bx	lr
 8013c02:	bf00      	nop

08013c04 <atoi>:
 8013c04:	220a      	movs	r2, #10
 8013c06:	2100      	movs	r1, #0
 8013c08:	f000 be10 	b.w	801482c <strtol>

08013c0c <__libc_init_array>:
 8013c0c:	b570      	push	{r4, r5, r6, lr}
 8013c0e:	2500      	movs	r5, #0
 8013c10:	4e0c      	ldr	r6, [pc, #48]	; (8013c44 <__libc_init_array+0x38>)
 8013c12:	4c0d      	ldr	r4, [pc, #52]	; (8013c48 <__libc_init_array+0x3c>)
 8013c14:	1ba4      	subs	r4, r4, r6
 8013c16:	10a4      	asrs	r4, r4, #2
 8013c18:	42a5      	cmp	r5, r4
 8013c1a:	d109      	bne.n	8013c30 <__libc_init_array+0x24>
 8013c1c:	f002 fdae 	bl	801677c <_init>
 8013c20:	2500      	movs	r5, #0
 8013c22:	4e0a      	ldr	r6, [pc, #40]	; (8013c4c <__libc_init_array+0x40>)
 8013c24:	4c0a      	ldr	r4, [pc, #40]	; (8013c50 <__libc_init_array+0x44>)
 8013c26:	1ba4      	subs	r4, r4, r6
 8013c28:	10a4      	asrs	r4, r4, #2
 8013c2a:	42a5      	cmp	r5, r4
 8013c2c:	d105      	bne.n	8013c3a <__libc_init_array+0x2e>
 8013c2e:	bd70      	pop	{r4, r5, r6, pc}
 8013c30:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8013c34:	4798      	blx	r3
 8013c36:	3501      	adds	r5, #1
 8013c38:	e7ee      	b.n	8013c18 <__libc_init_array+0xc>
 8013c3a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8013c3e:	4798      	blx	r3
 8013c40:	3501      	adds	r5, #1
 8013c42:	e7f2      	b.n	8013c2a <__libc_init_array+0x1e>
 8013c44:	08017d38 	.word	0x08017d38
 8013c48:	08017d38 	.word	0x08017d38
 8013c4c:	08017d38 	.word	0x08017d38
 8013c50:	08017d3c 	.word	0x08017d3c

08013c54 <malloc>:
 8013c54:	4b02      	ldr	r3, [pc, #8]	; (8013c60 <malloc+0xc>)
 8013c56:	4601      	mov	r1, r0
 8013c58:	6818      	ldr	r0, [r3, #0]
 8013c5a:	f000 b879 	b.w	8013d50 <_malloc_r>
 8013c5e:	bf00      	nop
 8013c60:	2000026c 	.word	0x2000026c

08013c64 <free>:
 8013c64:	4b02      	ldr	r3, [pc, #8]	; (8013c70 <free+0xc>)
 8013c66:	4601      	mov	r1, r0
 8013c68:	6818      	ldr	r0, [r3, #0]
 8013c6a:	f000 b825 	b.w	8013cb8 <_free_r>
 8013c6e:	bf00      	nop
 8013c70:	2000026c 	.word	0x2000026c

08013c74 <memcmp>:
 8013c74:	b530      	push	{r4, r5, lr}
 8013c76:	2400      	movs	r4, #0
 8013c78:	42a2      	cmp	r2, r4
 8013c7a:	d101      	bne.n	8013c80 <memcmp+0xc>
 8013c7c:	2000      	movs	r0, #0
 8013c7e:	e007      	b.n	8013c90 <memcmp+0x1c>
 8013c80:	5d03      	ldrb	r3, [r0, r4]
 8013c82:	3401      	adds	r4, #1
 8013c84:	190d      	adds	r5, r1, r4
 8013c86:	f815 5c01 	ldrb.w	r5, [r5, #-1]
 8013c8a:	42ab      	cmp	r3, r5
 8013c8c:	d0f4      	beq.n	8013c78 <memcmp+0x4>
 8013c8e:	1b58      	subs	r0, r3, r5
 8013c90:	bd30      	pop	{r4, r5, pc}

08013c92 <memcpy>:
 8013c92:	b510      	push	{r4, lr}
 8013c94:	1e43      	subs	r3, r0, #1
 8013c96:	440a      	add	r2, r1
 8013c98:	4291      	cmp	r1, r2
 8013c9a:	d100      	bne.n	8013c9e <memcpy+0xc>
 8013c9c:	bd10      	pop	{r4, pc}
 8013c9e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8013ca2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8013ca6:	e7f7      	b.n	8013c98 <memcpy+0x6>

08013ca8 <memset>:
 8013ca8:	4603      	mov	r3, r0
 8013caa:	4402      	add	r2, r0
 8013cac:	4293      	cmp	r3, r2
 8013cae:	d100      	bne.n	8013cb2 <memset+0xa>
 8013cb0:	4770      	bx	lr
 8013cb2:	f803 1b01 	strb.w	r1, [r3], #1
 8013cb6:	e7f9      	b.n	8013cac <memset+0x4>

08013cb8 <_free_r>:
 8013cb8:	b538      	push	{r3, r4, r5, lr}
 8013cba:	4605      	mov	r5, r0
 8013cbc:	2900      	cmp	r1, #0
 8013cbe:	d043      	beq.n	8013d48 <_free_r+0x90>
 8013cc0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013cc4:	1f0c      	subs	r4, r1, #4
 8013cc6:	2b00      	cmp	r3, #0
 8013cc8:	bfb8      	it	lt
 8013cca:	18e4      	addlt	r4, r4, r3
 8013ccc:	f001 fd04 	bl	80156d8 <__malloc_lock>
 8013cd0:	4a1e      	ldr	r2, [pc, #120]	; (8013d4c <_free_r+0x94>)
 8013cd2:	6813      	ldr	r3, [r2, #0]
 8013cd4:	4610      	mov	r0, r2
 8013cd6:	b933      	cbnz	r3, 8013ce6 <_free_r+0x2e>
 8013cd8:	6063      	str	r3, [r4, #4]
 8013cda:	6014      	str	r4, [r2, #0]
 8013cdc:	4628      	mov	r0, r5
 8013cde:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013ce2:	f001 bcfa 	b.w	80156da <__malloc_unlock>
 8013ce6:	42a3      	cmp	r3, r4
 8013ce8:	d90b      	bls.n	8013d02 <_free_r+0x4a>
 8013cea:	6821      	ldr	r1, [r4, #0]
 8013cec:	1862      	adds	r2, r4, r1
 8013cee:	4293      	cmp	r3, r2
 8013cf0:	bf01      	itttt	eq
 8013cf2:	681a      	ldreq	r2, [r3, #0]
 8013cf4:	685b      	ldreq	r3, [r3, #4]
 8013cf6:	1852      	addeq	r2, r2, r1
 8013cf8:	6022      	streq	r2, [r4, #0]
 8013cfa:	6063      	str	r3, [r4, #4]
 8013cfc:	6004      	str	r4, [r0, #0]
 8013cfe:	e7ed      	b.n	8013cdc <_free_r+0x24>
 8013d00:	4613      	mov	r3, r2
 8013d02:	685a      	ldr	r2, [r3, #4]
 8013d04:	b10a      	cbz	r2, 8013d0a <_free_r+0x52>
 8013d06:	42a2      	cmp	r2, r4
 8013d08:	d9fa      	bls.n	8013d00 <_free_r+0x48>
 8013d0a:	6819      	ldr	r1, [r3, #0]
 8013d0c:	1858      	adds	r0, r3, r1
 8013d0e:	42a0      	cmp	r0, r4
 8013d10:	d10b      	bne.n	8013d2a <_free_r+0x72>
 8013d12:	6820      	ldr	r0, [r4, #0]
 8013d14:	4401      	add	r1, r0
 8013d16:	1858      	adds	r0, r3, r1
 8013d18:	4282      	cmp	r2, r0
 8013d1a:	6019      	str	r1, [r3, #0]
 8013d1c:	d1de      	bne.n	8013cdc <_free_r+0x24>
 8013d1e:	6810      	ldr	r0, [r2, #0]
 8013d20:	6852      	ldr	r2, [r2, #4]
 8013d22:	4401      	add	r1, r0
 8013d24:	6019      	str	r1, [r3, #0]
 8013d26:	605a      	str	r2, [r3, #4]
 8013d28:	e7d8      	b.n	8013cdc <_free_r+0x24>
 8013d2a:	d902      	bls.n	8013d32 <_free_r+0x7a>
 8013d2c:	230c      	movs	r3, #12
 8013d2e:	602b      	str	r3, [r5, #0]
 8013d30:	e7d4      	b.n	8013cdc <_free_r+0x24>
 8013d32:	6820      	ldr	r0, [r4, #0]
 8013d34:	1821      	adds	r1, r4, r0
 8013d36:	428a      	cmp	r2, r1
 8013d38:	bf01      	itttt	eq
 8013d3a:	6811      	ldreq	r1, [r2, #0]
 8013d3c:	6852      	ldreq	r2, [r2, #4]
 8013d3e:	1809      	addeq	r1, r1, r0
 8013d40:	6021      	streq	r1, [r4, #0]
 8013d42:	6062      	str	r2, [r4, #4]
 8013d44:	605c      	str	r4, [r3, #4]
 8013d46:	e7c9      	b.n	8013cdc <_free_r+0x24>
 8013d48:	bd38      	pop	{r3, r4, r5, pc}
 8013d4a:	bf00      	nop
 8013d4c:	200005a4 	.word	0x200005a4

08013d50 <_malloc_r>:
 8013d50:	b570      	push	{r4, r5, r6, lr}
 8013d52:	1ccd      	adds	r5, r1, #3
 8013d54:	f025 0503 	bic.w	r5, r5, #3
 8013d58:	3508      	adds	r5, #8
 8013d5a:	2d0c      	cmp	r5, #12
 8013d5c:	bf38      	it	cc
 8013d5e:	250c      	movcc	r5, #12
 8013d60:	2d00      	cmp	r5, #0
 8013d62:	4606      	mov	r6, r0
 8013d64:	db01      	blt.n	8013d6a <_malloc_r+0x1a>
 8013d66:	42a9      	cmp	r1, r5
 8013d68:	d903      	bls.n	8013d72 <_malloc_r+0x22>
 8013d6a:	230c      	movs	r3, #12
 8013d6c:	6033      	str	r3, [r6, #0]
 8013d6e:	2000      	movs	r0, #0
 8013d70:	bd70      	pop	{r4, r5, r6, pc}
 8013d72:	f001 fcb1 	bl	80156d8 <__malloc_lock>
 8013d76:	4a21      	ldr	r2, [pc, #132]	; (8013dfc <_malloc_r+0xac>)
 8013d78:	6814      	ldr	r4, [r2, #0]
 8013d7a:	4621      	mov	r1, r4
 8013d7c:	b991      	cbnz	r1, 8013da4 <_malloc_r+0x54>
 8013d7e:	4c20      	ldr	r4, [pc, #128]	; (8013e00 <_malloc_r+0xb0>)
 8013d80:	6823      	ldr	r3, [r4, #0]
 8013d82:	b91b      	cbnz	r3, 8013d8c <_malloc_r+0x3c>
 8013d84:	4630      	mov	r0, r6
 8013d86:	f000 fca5 	bl	80146d4 <_sbrk_r>
 8013d8a:	6020      	str	r0, [r4, #0]
 8013d8c:	4629      	mov	r1, r5
 8013d8e:	4630      	mov	r0, r6
 8013d90:	f000 fca0 	bl	80146d4 <_sbrk_r>
 8013d94:	1c43      	adds	r3, r0, #1
 8013d96:	d124      	bne.n	8013de2 <_malloc_r+0x92>
 8013d98:	230c      	movs	r3, #12
 8013d9a:	4630      	mov	r0, r6
 8013d9c:	6033      	str	r3, [r6, #0]
 8013d9e:	f001 fc9c 	bl	80156da <__malloc_unlock>
 8013da2:	e7e4      	b.n	8013d6e <_malloc_r+0x1e>
 8013da4:	680b      	ldr	r3, [r1, #0]
 8013da6:	1b5b      	subs	r3, r3, r5
 8013da8:	d418      	bmi.n	8013ddc <_malloc_r+0x8c>
 8013daa:	2b0b      	cmp	r3, #11
 8013dac:	d90f      	bls.n	8013dce <_malloc_r+0x7e>
 8013dae:	600b      	str	r3, [r1, #0]
 8013db0:	18cc      	adds	r4, r1, r3
 8013db2:	50cd      	str	r5, [r1, r3]
 8013db4:	4630      	mov	r0, r6
 8013db6:	f001 fc90 	bl	80156da <__malloc_unlock>
 8013dba:	f104 000b 	add.w	r0, r4, #11
 8013dbe:	1d23      	adds	r3, r4, #4
 8013dc0:	f020 0007 	bic.w	r0, r0, #7
 8013dc4:	1ac3      	subs	r3, r0, r3
 8013dc6:	d0d3      	beq.n	8013d70 <_malloc_r+0x20>
 8013dc8:	425a      	negs	r2, r3
 8013dca:	50e2      	str	r2, [r4, r3]
 8013dcc:	e7d0      	b.n	8013d70 <_malloc_r+0x20>
 8013dce:	684b      	ldr	r3, [r1, #4]
 8013dd0:	428c      	cmp	r4, r1
 8013dd2:	bf16      	itet	ne
 8013dd4:	6063      	strne	r3, [r4, #4]
 8013dd6:	6013      	streq	r3, [r2, #0]
 8013dd8:	460c      	movne	r4, r1
 8013dda:	e7eb      	b.n	8013db4 <_malloc_r+0x64>
 8013ddc:	460c      	mov	r4, r1
 8013dde:	6849      	ldr	r1, [r1, #4]
 8013de0:	e7cc      	b.n	8013d7c <_malloc_r+0x2c>
 8013de2:	1cc4      	adds	r4, r0, #3
 8013de4:	f024 0403 	bic.w	r4, r4, #3
 8013de8:	42a0      	cmp	r0, r4
 8013dea:	d005      	beq.n	8013df8 <_malloc_r+0xa8>
 8013dec:	1a21      	subs	r1, r4, r0
 8013dee:	4630      	mov	r0, r6
 8013df0:	f000 fc70 	bl	80146d4 <_sbrk_r>
 8013df4:	3001      	adds	r0, #1
 8013df6:	d0cf      	beq.n	8013d98 <_malloc_r+0x48>
 8013df8:	6025      	str	r5, [r4, #0]
 8013dfa:	e7db      	b.n	8013db4 <_malloc_r+0x64>
 8013dfc:	200005a4 	.word	0x200005a4
 8013e00:	200005a8 	.word	0x200005a8

08013e04 <__cvt>:
 8013e04:	2b00      	cmp	r3, #0
 8013e06:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013e0a:	461e      	mov	r6, r3
 8013e0c:	bfbb      	ittet	lt
 8013e0e:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8013e12:	461e      	movlt	r6, r3
 8013e14:	2300      	movge	r3, #0
 8013e16:	232d      	movlt	r3, #45	; 0x2d
 8013e18:	b088      	sub	sp, #32
 8013e1a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8013e1c:	e9dd 1a12 	ldrd	r1, sl, [sp, #72]	; 0x48
 8013e20:	f027 0720 	bic.w	r7, r7, #32
 8013e24:	2f46      	cmp	r7, #70	; 0x46
 8013e26:	4614      	mov	r4, r2
 8013e28:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8013e2a:	700b      	strb	r3, [r1, #0]
 8013e2c:	d004      	beq.n	8013e38 <__cvt+0x34>
 8013e2e:	2f45      	cmp	r7, #69	; 0x45
 8013e30:	d100      	bne.n	8013e34 <__cvt+0x30>
 8013e32:	3501      	adds	r5, #1
 8013e34:	2302      	movs	r3, #2
 8013e36:	e000      	b.n	8013e3a <__cvt+0x36>
 8013e38:	2303      	movs	r3, #3
 8013e3a:	aa07      	add	r2, sp, #28
 8013e3c:	9204      	str	r2, [sp, #16]
 8013e3e:	aa06      	add	r2, sp, #24
 8013e40:	e9cd a202 	strd	sl, r2, [sp, #8]
 8013e44:	e9cd 3500 	strd	r3, r5, [sp]
 8013e48:	4622      	mov	r2, r4
 8013e4a:	4633      	mov	r3, r6
 8013e4c:	f000 fd94 	bl	8014978 <_dtoa_r>
 8013e50:	2f47      	cmp	r7, #71	; 0x47
 8013e52:	4680      	mov	r8, r0
 8013e54:	d102      	bne.n	8013e5c <__cvt+0x58>
 8013e56:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8013e58:	07db      	lsls	r3, r3, #31
 8013e5a:	d526      	bpl.n	8013eaa <__cvt+0xa6>
 8013e5c:	2f46      	cmp	r7, #70	; 0x46
 8013e5e:	eb08 0905 	add.w	r9, r8, r5
 8013e62:	d111      	bne.n	8013e88 <__cvt+0x84>
 8013e64:	f898 3000 	ldrb.w	r3, [r8]
 8013e68:	2b30      	cmp	r3, #48	; 0x30
 8013e6a:	d10a      	bne.n	8013e82 <__cvt+0x7e>
 8013e6c:	2200      	movs	r2, #0
 8013e6e:	2300      	movs	r3, #0
 8013e70:	4620      	mov	r0, r4
 8013e72:	4631      	mov	r1, r6
 8013e74:	f7ec fdd4 	bl	8000a20 <__aeabi_dcmpeq>
 8013e78:	b918      	cbnz	r0, 8013e82 <__cvt+0x7e>
 8013e7a:	f1c5 0501 	rsb	r5, r5, #1
 8013e7e:	f8ca 5000 	str.w	r5, [sl]
 8013e82:	f8da 3000 	ldr.w	r3, [sl]
 8013e86:	4499      	add	r9, r3
 8013e88:	2200      	movs	r2, #0
 8013e8a:	2300      	movs	r3, #0
 8013e8c:	4620      	mov	r0, r4
 8013e8e:	4631      	mov	r1, r6
 8013e90:	f7ec fdc6 	bl	8000a20 <__aeabi_dcmpeq>
 8013e94:	b938      	cbnz	r0, 8013ea6 <__cvt+0xa2>
 8013e96:	2230      	movs	r2, #48	; 0x30
 8013e98:	9b07      	ldr	r3, [sp, #28]
 8013e9a:	454b      	cmp	r3, r9
 8013e9c:	d205      	bcs.n	8013eaa <__cvt+0xa6>
 8013e9e:	1c59      	adds	r1, r3, #1
 8013ea0:	9107      	str	r1, [sp, #28]
 8013ea2:	701a      	strb	r2, [r3, #0]
 8013ea4:	e7f8      	b.n	8013e98 <__cvt+0x94>
 8013ea6:	f8cd 901c 	str.w	r9, [sp, #28]
 8013eaa:	4640      	mov	r0, r8
 8013eac:	9b07      	ldr	r3, [sp, #28]
 8013eae:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8013eb0:	eba3 0308 	sub.w	r3, r3, r8
 8013eb4:	6013      	str	r3, [r2, #0]
 8013eb6:	b008      	add	sp, #32
 8013eb8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08013ebc <__exponent>:
 8013ebc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8013ebe:	2900      	cmp	r1, #0
 8013ec0:	bfb4      	ite	lt
 8013ec2:	232d      	movlt	r3, #45	; 0x2d
 8013ec4:	232b      	movge	r3, #43	; 0x2b
 8013ec6:	4604      	mov	r4, r0
 8013ec8:	bfb8      	it	lt
 8013eca:	4249      	neglt	r1, r1
 8013ecc:	2909      	cmp	r1, #9
 8013ece:	f804 2b02 	strb.w	r2, [r4], #2
 8013ed2:	7043      	strb	r3, [r0, #1]
 8013ed4:	dd21      	ble.n	8013f1a <__exponent+0x5e>
 8013ed6:	f10d 0307 	add.w	r3, sp, #7
 8013eda:	461f      	mov	r7, r3
 8013edc:	260a      	movs	r6, #10
 8013ede:	fb91 f5f6 	sdiv	r5, r1, r6
 8013ee2:	fb06 1115 	mls	r1, r6, r5, r1
 8013ee6:	2d09      	cmp	r5, #9
 8013ee8:	f101 0130 	add.w	r1, r1, #48	; 0x30
 8013eec:	f803 1c01 	strb.w	r1, [r3, #-1]
 8013ef0:	f103 32ff 	add.w	r2, r3, #4294967295
 8013ef4:	4629      	mov	r1, r5
 8013ef6:	dc09      	bgt.n	8013f0c <__exponent+0x50>
 8013ef8:	3130      	adds	r1, #48	; 0x30
 8013efa:	3b02      	subs	r3, #2
 8013efc:	f802 1c01 	strb.w	r1, [r2, #-1]
 8013f00:	42bb      	cmp	r3, r7
 8013f02:	4622      	mov	r2, r4
 8013f04:	d304      	bcc.n	8013f10 <__exponent+0x54>
 8013f06:	1a10      	subs	r0, r2, r0
 8013f08:	b003      	add	sp, #12
 8013f0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013f0c:	4613      	mov	r3, r2
 8013f0e:	e7e6      	b.n	8013ede <__exponent+0x22>
 8013f10:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013f14:	f804 2b01 	strb.w	r2, [r4], #1
 8013f18:	e7f2      	b.n	8013f00 <__exponent+0x44>
 8013f1a:	2330      	movs	r3, #48	; 0x30
 8013f1c:	4419      	add	r1, r3
 8013f1e:	7083      	strb	r3, [r0, #2]
 8013f20:	1d02      	adds	r2, r0, #4
 8013f22:	70c1      	strb	r1, [r0, #3]
 8013f24:	e7ef      	b.n	8013f06 <__exponent+0x4a>
	...

08013f28 <_printf_float>:
 8013f28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013f2c:	b091      	sub	sp, #68	; 0x44
 8013f2e:	460c      	mov	r4, r1
 8013f30:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 8013f32:	4693      	mov	fp, r2
 8013f34:	461e      	mov	r6, r3
 8013f36:	4605      	mov	r5, r0
 8013f38:	f001 fba0 	bl	801567c <_localeconv_r>
 8013f3c:	6803      	ldr	r3, [r0, #0]
 8013f3e:	4618      	mov	r0, r3
 8013f40:	9309      	str	r3, [sp, #36]	; 0x24
 8013f42:	f7ec f941 	bl	80001c8 <strlen>
 8013f46:	2300      	movs	r3, #0
 8013f48:	930e      	str	r3, [sp, #56]	; 0x38
 8013f4a:	683b      	ldr	r3, [r7, #0]
 8013f4c:	900a      	str	r0, [sp, #40]	; 0x28
 8013f4e:	3307      	adds	r3, #7
 8013f50:	f023 0307 	bic.w	r3, r3, #7
 8013f54:	f103 0208 	add.w	r2, r3, #8
 8013f58:	f894 8018 	ldrb.w	r8, [r4, #24]
 8013f5c:	f8d4 a000 	ldr.w	sl, [r4]
 8013f60:	603a      	str	r2, [r7, #0]
 8013f62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013f66:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8013f6a:	e9d4 7912 	ldrd	r7, r9, [r4, #72]	; 0x48
 8013f6e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8013f72:	930b      	str	r3, [sp, #44]	; 0x2c
 8013f74:	f04f 32ff 	mov.w	r2, #4294967295
 8013f78:	4ba6      	ldr	r3, [pc, #664]	; (8014214 <_printf_float+0x2ec>)
 8013f7a:	4638      	mov	r0, r7
 8013f7c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8013f7e:	f7ec fd81 	bl	8000a84 <__aeabi_dcmpun>
 8013f82:	bb68      	cbnz	r0, 8013fe0 <_printf_float+0xb8>
 8013f84:	f04f 32ff 	mov.w	r2, #4294967295
 8013f88:	4ba2      	ldr	r3, [pc, #648]	; (8014214 <_printf_float+0x2ec>)
 8013f8a:	4638      	mov	r0, r7
 8013f8c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8013f8e:	f7ec fd5b 	bl	8000a48 <__aeabi_dcmple>
 8013f92:	bb28      	cbnz	r0, 8013fe0 <_printf_float+0xb8>
 8013f94:	2200      	movs	r2, #0
 8013f96:	2300      	movs	r3, #0
 8013f98:	4638      	mov	r0, r7
 8013f9a:	4649      	mov	r1, r9
 8013f9c:	f7ec fd4a 	bl	8000a34 <__aeabi_dcmplt>
 8013fa0:	b110      	cbz	r0, 8013fa8 <_printf_float+0x80>
 8013fa2:	232d      	movs	r3, #45	; 0x2d
 8013fa4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8013fa8:	4f9b      	ldr	r7, [pc, #620]	; (8014218 <_printf_float+0x2f0>)
 8013faa:	4b9c      	ldr	r3, [pc, #624]	; (801421c <_printf_float+0x2f4>)
 8013fac:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8013fb0:	bf98      	it	ls
 8013fb2:	461f      	movls	r7, r3
 8013fb4:	2303      	movs	r3, #3
 8013fb6:	f04f 0900 	mov.w	r9, #0
 8013fba:	6123      	str	r3, [r4, #16]
 8013fbc:	f02a 0304 	bic.w	r3, sl, #4
 8013fc0:	6023      	str	r3, [r4, #0]
 8013fc2:	9600      	str	r6, [sp, #0]
 8013fc4:	465b      	mov	r3, fp
 8013fc6:	aa0f      	add	r2, sp, #60	; 0x3c
 8013fc8:	4621      	mov	r1, r4
 8013fca:	4628      	mov	r0, r5
 8013fcc:	f000 f9e2 	bl	8014394 <_printf_common>
 8013fd0:	3001      	adds	r0, #1
 8013fd2:	f040 8090 	bne.w	80140f6 <_printf_float+0x1ce>
 8013fd6:	f04f 30ff 	mov.w	r0, #4294967295
 8013fda:	b011      	add	sp, #68	; 0x44
 8013fdc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013fe0:	463a      	mov	r2, r7
 8013fe2:	464b      	mov	r3, r9
 8013fe4:	4638      	mov	r0, r7
 8013fe6:	4649      	mov	r1, r9
 8013fe8:	f7ec fd4c 	bl	8000a84 <__aeabi_dcmpun>
 8013fec:	b110      	cbz	r0, 8013ff4 <_printf_float+0xcc>
 8013fee:	4f8c      	ldr	r7, [pc, #560]	; (8014220 <_printf_float+0x2f8>)
 8013ff0:	4b8c      	ldr	r3, [pc, #560]	; (8014224 <_printf_float+0x2fc>)
 8013ff2:	e7db      	b.n	8013fac <_printf_float+0x84>
 8013ff4:	6863      	ldr	r3, [r4, #4]
 8013ff6:	f44a 6280 	orr.w	r2, sl, #1024	; 0x400
 8013ffa:	1c59      	adds	r1, r3, #1
 8013ffc:	a80d      	add	r0, sp, #52	; 0x34
 8013ffe:	a90e      	add	r1, sp, #56	; 0x38
 8014000:	d140      	bne.n	8014084 <_printf_float+0x15c>
 8014002:	2306      	movs	r3, #6
 8014004:	6063      	str	r3, [r4, #4]
 8014006:	f04f 0c00 	mov.w	ip, #0
 801400a:	f10d 0333 	add.w	r3, sp, #51	; 0x33
 801400e:	e9cd 2301 	strd	r2, r3, [sp, #4]
 8014012:	6863      	ldr	r3, [r4, #4]
 8014014:	6022      	str	r2, [r4, #0]
 8014016:	e9cd 0803 	strd	r0, r8, [sp, #12]
 801401a:	9300      	str	r3, [sp, #0]
 801401c:	463a      	mov	r2, r7
 801401e:	464b      	mov	r3, r9
 8014020:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 8014024:	4628      	mov	r0, r5
 8014026:	f7ff feed 	bl	8013e04 <__cvt>
 801402a:	f008 03df 	and.w	r3, r8, #223	; 0xdf
 801402e:	2b47      	cmp	r3, #71	; 0x47
 8014030:	4607      	mov	r7, r0
 8014032:	d109      	bne.n	8014048 <_printf_float+0x120>
 8014034:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8014036:	1cd8      	adds	r0, r3, #3
 8014038:	db02      	blt.n	8014040 <_printf_float+0x118>
 801403a:	6862      	ldr	r2, [r4, #4]
 801403c:	4293      	cmp	r3, r2
 801403e:	dd47      	ble.n	80140d0 <_printf_float+0x1a8>
 8014040:	f1a8 0802 	sub.w	r8, r8, #2
 8014044:	fa5f f888 	uxtb.w	r8, r8
 8014048:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 801404c:	990d      	ldr	r1, [sp, #52]	; 0x34
 801404e:	d824      	bhi.n	801409a <_printf_float+0x172>
 8014050:	3901      	subs	r1, #1
 8014052:	4642      	mov	r2, r8
 8014054:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8014058:	910d      	str	r1, [sp, #52]	; 0x34
 801405a:	f7ff ff2f 	bl	8013ebc <__exponent>
 801405e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8014060:	4681      	mov	r9, r0
 8014062:	1813      	adds	r3, r2, r0
 8014064:	2a01      	cmp	r2, #1
 8014066:	6123      	str	r3, [r4, #16]
 8014068:	dc02      	bgt.n	8014070 <_printf_float+0x148>
 801406a:	6822      	ldr	r2, [r4, #0]
 801406c:	07d1      	lsls	r1, r2, #31
 801406e:	d501      	bpl.n	8014074 <_printf_float+0x14c>
 8014070:	3301      	adds	r3, #1
 8014072:	6123      	str	r3, [r4, #16]
 8014074:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8014078:	2b00      	cmp	r3, #0
 801407a:	d0a2      	beq.n	8013fc2 <_printf_float+0x9a>
 801407c:	232d      	movs	r3, #45	; 0x2d
 801407e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8014082:	e79e      	b.n	8013fc2 <_printf_float+0x9a>
 8014084:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 8014088:	f000 816e 	beq.w	8014368 <_printf_float+0x440>
 801408c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8014090:	d1b9      	bne.n	8014006 <_printf_float+0xde>
 8014092:	2b00      	cmp	r3, #0
 8014094:	d1b7      	bne.n	8014006 <_printf_float+0xde>
 8014096:	2301      	movs	r3, #1
 8014098:	e7b4      	b.n	8014004 <_printf_float+0xdc>
 801409a:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 801409e:	d119      	bne.n	80140d4 <_printf_float+0x1ac>
 80140a0:	2900      	cmp	r1, #0
 80140a2:	6863      	ldr	r3, [r4, #4]
 80140a4:	dd0c      	ble.n	80140c0 <_printf_float+0x198>
 80140a6:	6121      	str	r1, [r4, #16]
 80140a8:	b913      	cbnz	r3, 80140b0 <_printf_float+0x188>
 80140aa:	6822      	ldr	r2, [r4, #0]
 80140ac:	07d2      	lsls	r2, r2, #31
 80140ae:	d502      	bpl.n	80140b6 <_printf_float+0x18e>
 80140b0:	3301      	adds	r3, #1
 80140b2:	440b      	add	r3, r1
 80140b4:	6123      	str	r3, [r4, #16]
 80140b6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80140b8:	f04f 0900 	mov.w	r9, #0
 80140bc:	65a3      	str	r3, [r4, #88]	; 0x58
 80140be:	e7d9      	b.n	8014074 <_printf_float+0x14c>
 80140c0:	b913      	cbnz	r3, 80140c8 <_printf_float+0x1a0>
 80140c2:	6822      	ldr	r2, [r4, #0]
 80140c4:	07d0      	lsls	r0, r2, #31
 80140c6:	d501      	bpl.n	80140cc <_printf_float+0x1a4>
 80140c8:	3302      	adds	r3, #2
 80140ca:	e7f3      	b.n	80140b4 <_printf_float+0x18c>
 80140cc:	2301      	movs	r3, #1
 80140ce:	e7f1      	b.n	80140b4 <_printf_float+0x18c>
 80140d0:	f04f 0867 	mov.w	r8, #103	; 0x67
 80140d4:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 80140d8:	4293      	cmp	r3, r2
 80140da:	db05      	blt.n	80140e8 <_printf_float+0x1c0>
 80140dc:	6822      	ldr	r2, [r4, #0]
 80140de:	6123      	str	r3, [r4, #16]
 80140e0:	07d1      	lsls	r1, r2, #31
 80140e2:	d5e8      	bpl.n	80140b6 <_printf_float+0x18e>
 80140e4:	3301      	adds	r3, #1
 80140e6:	e7e5      	b.n	80140b4 <_printf_float+0x18c>
 80140e8:	2b00      	cmp	r3, #0
 80140ea:	bfcc      	ite	gt
 80140ec:	2301      	movgt	r3, #1
 80140ee:	f1c3 0302 	rsble	r3, r3, #2
 80140f2:	4413      	add	r3, r2
 80140f4:	e7de      	b.n	80140b4 <_printf_float+0x18c>
 80140f6:	6823      	ldr	r3, [r4, #0]
 80140f8:	055a      	lsls	r2, r3, #21
 80140fa:	d407      	bmi.n	801410c <_printf_float+0x1e4>
 80140fc:	6923      	ldr	r3, [r4, #16]
 80140fe:	463a      	mov	r2, r7
 8014100:	4659      	mov	r1, fp
 8014102:	4628      	mov	r0, r5
 8014104:	47b0      	blx	r6
 8014106:	3001      	adds	r0, #1
 8014108:	d129      	bne.n	801415e <_printf_float+0x236>
 801410a:	e764      	b.n	8013fd6 <_printf_float+0xae>
 801410c:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 8014110:	f240 80d7 	bls.w	80142c2 <_printf_float+0x39a>
 8014114:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8014118:	2200      	movs	r2, #0
 801411a:	2300      	movs	r3, #0
 801411c:	f7ec fc80 	bl	8000a20 <__aeabi_dcmpeq>
 8014120:	b388      	cbz	r0, 8014186 <_printf_float+0x25e>
 8014122:	2301      	movs	r3, #1
 8014124:	4a40      	ldr	r2, [pc, #256]	; (8014228 <_printf_float+0x300>)
 8014126:	4659      	mov	r1, fp
 8014128:	4628      	mov	r0, r5
 801412a:	47b0      	blx	r6
 801412c:	3001      	adds	r0, #1
 801412e:	f43f af52 	beq.w	8013fd6 <_printf_float+0xae>
 8014132:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8014136:	429a      	cmp	r2, r3
 8014138:	db02      	blt.n	8014140 <_printf_float+0x218>
 801413a:	6823      	ldr	r3, [r4, #0]
 801413c:	07d8      	lsls	r0, r3, #31
 801413e:	d50e      	bpl.n	801415e <_printf_float+0x236>
 8014140:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8014144:	4659      	mov	r1, fp
 8014146:	4628      	mov	r0, r5
 8014148:	47b0      	blx	r6
 801414a:	3001      	adds	r0, #1
 801414c:	f43f af43 	beq.w	8013fd6 <_printf_float+0xae>
 8014150:	2700      	movs	r7, #0
 8014152:	f104 081a 	add.w	r8, r4, #26
 8014156:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8014158:	3b01      	subs	r3, #1
 801415a:	42bb      	cmp	r3, r7
 801415c:	dc09      	bgt.n	8014172 <_printf_float+0x24a>
 801415e:	6823      	ldr	r3, [r4, #0]
 8014160:	079f      	lsls	r7, r3, #30
 8014162:	f100 80fd 	bmi.w	8014360 <_printf_float+0x438>
 8014166:	68e0      	ldr	r0, [r4, #12]
 8014168:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801416a:	4298      	cmp	r0, r3
 801416c:	bfb8      	it	lt
 801416e:	4618      	movlt	r0, r3
 8014170:	e733      	b.n	8013fda <_printf_float+0xb2>
 8014172:	2301      	movs	r3, #1
 8014174:	4642      	mov	r2, r8
 8014176:	4659      	mov	r1, fp
 8014178:	4628      	mov	r0, r5
 801417a:	47b0      	blx	r6
 801417c:	3001      	adds	r0, #1
 801417e:	f43f af2a 	beq.w	8013fd6 <_printf_float+0xae>
 8014182:	3701      	adds	r7, #1
 8014184:	e7e7      	b.n	8014156 <_printf_float+0x22e>
 8014186:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8014188:	2b00      	cmp	r3, #0
 801418a:	dc2b      	bgt.n	80141e4 <_printf_float+0x2bc>
 801418c:	2301      	movs	r3, #1
 801418e:	4a26      	ldr	r2, [pc, #152]	; (8014228 <_printf_float+0x300>)
 8014190:	4659      	mov	r1, fp
 8014192:	4628      	mov	r0, r5
 8014194:	47b0      	blx	r6
 8014196:	3001      	adds	r0, #1
 8014198:	f43f af1d 	beq.w	8013fd6 <_printf_float+0xae>
 801419c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801419e:	b923      	cbnz	r3, 80141aa <_printf_float+0x282>
 80141a0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80141a2:	b913      	cbnz	r3, 80141aa <_printf_float+0x282>
 80141a4:	6823      	ldr	r3, [r4, #0]
 80141a6:	07d9      	lsls	r1, r3, #31
 80141a8:	d5d9      	bpl.n	801415e <_printf_float+0x236>
 80141aa:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80141ae:	4659      	mov	r1, fp
 80141b0:	4628      	mov	r0, r5
 80141b2:	47b0      	blx	r6
 80141b4:	3001      	adds	r0, #1
 80141b6:	f43f af0e 	beq.w	8013fd6 <_printf_float+0xae>
 80141ba:	f04f 0800 	mov.w	r8, #0
 80141be:	f104 091a 	add.w	r9, r4, #26
 80141c2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80141c4:	425b      	negs	r3, r3
 80141c6:	4543      	cmp	r3, r8
 80141c8:	dc01      	bgt.n	80141ce <_printf_float+0x2a6>
 80141ca:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80141cc:	e797      	b.n	80140fe <_printf_float+0x1d6>
 80141ce:	2301      	movs	r3, #1
 80141d0:	464a      	mov	r2, r9
 80141d2:	4659      	mov	r1, fp
 80141d4:	4628      	mov	r0, r5
 80141d6:	47b0      	blx	r6
 80141d8:	3001      	adds	r0, #1
 80141da:	f43f aefc 	beq.w	8013fd6 <_printf_float+0xae>
 80141de:	f108 0801 	add.w	r8, r8, #1
 80141e2:	e7ee      	b.n	80141c2 <_printf_float+0x29a>
 80141e4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80141e6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80141e8:	429a      	cmp	r2, r3
 80141ea:	bfa8      	it	ge
 80141ec:	461a      	movge	r2, r3
 80141ee:	2a00      	cmp	r2, #0
 80141f0:	4690      	mov	r8, r2
 80141f2:	dd07      	ble.n	8014204 <_printf_float+0x2dc>
 80141f4:	4613      	mov	r3, r2
 80141f6:	4659      	mov	r1, fp
 80141f8:	463a      	mov	r2, r7
 80141fa:	4628      	mov	r0, r5
 80141fc:	47b0      	blx	r6
 80141fe:	3001      	adds	r0, #1
 8014200:	f43f aee9 	beq.w	8013fd6 <_printf_float+0xae>
 8014204:	f104 031a 	add.w	r3, r4, #26
 8014208:	f04f 0a00 	mov.w	sl, #0
 801420c:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
 8014210:	930b      	str	r3, [sp, #44]	; 0x2c
 8014212:	e015      	b.n	8014240 <_printf_float+0x318>
 8014214:	7fefffff 	.word	0x7fefffff
 8014218:	08017a74 	.word	0x08017a74
 801421c:	08017a70 	.word	0x08017a70
 8014220:	08017a7c 	.word	0x08017a7c
 8014224:	08017a78 	.word	0x08017a78
 8014228:	08017a80 	.word	0x08017a80
 801422c:	2301      	movs	r3, #1
 801422e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8014230:	4659      	mov	r1, fp
 8014232:	4628      	mov	r0, r5
 8014234:	47b0      	blx	r6
 8014236:	3001      	adds	r0, #1
 8014238:	f43f aecd 	beq.w	8013fd6 <_printf_float+0xae>
 801423c:	f10a 0a01 	add.w	sl, sl, #1
 8014240:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 8014244:	eba9 0308 	sub.w	r3, r9, r8
 8014248:	4553      	cmp	r3, sl
 801424a:	dcef      	bgt.n	801422c <_printf_float+0x304>
 801424c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8014250:	429a      	cmp	r2, r3
 8014252:	444f      	add	r7, r9
 8014254:	db14      	blt.n	8014280 <_printf_float+0x358>
 8014256:	6823      	ldr	r3, [r4, #0]
 8014258:	07da      	lsls	r2, r3, #31
 801425a:	d411      	bmi.n	8014280 <_printf_float+0x358>
 801425c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801425e:	990d      	ldr	r1, [sp, #52]	; 0x34
 8014260:	eba3 0209 	sub.w	r2, r3, r9
 8014264:	eba3 0901 	sub.w	r9, r3, r1
 8014268:	4591      	cmp	r9, r2
 801426a:	bfa8      	it	ge
 801426c:	4691      	movge	r9, r2
 801426e:	f1b9 0f00 	cmp.w	r9, #0
 8014272:	dc0d      	bgt.n	8014290 <_printf_float+0x368>
 8014274:	2700      	movs	r7, #0
 8014276:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801427a:	f104 081a 	add.w	r8, r4, #26
 801427e:	e018      	b.n	80142b2 <_printf_float+0x38a>
 8014280:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8014284:	4659      	mov	r1, fp
 8014286:	4628      	mov	r0, r5
 8014288:	47b0      	blx	r6
 801428a:	3001      	adds	r0, #1
 801428c:	d1e6      	bne.n	801425c <_printf_float+0x334>
 801428e:	e6a2      	b.n	8013fd6 <_printf_float+0xae>
 8014290:	464b      	mov	r3, r9
 8014292:	463a      	mov	r2, r7
 8014294:	4659      	mov	r1, fp
 8014296:	4628      	mov	r0, r5
 8014298:	47b0      	blx	r6
 801429a:	3001      	adds	r0, #1
 801429c:	d1ea      	bne.n	8014274 <_printf_float+0x34c>
 801429e:	e69a      	b.n	8013fd6 <_printf_float+0xae>
 80142a0:	2301      	movs	r3, #1
 80142a2:	4642      	mov	r2, r8
 80142a4:	4659      	mov	r1, fp
 80142a6:	4628      	mov	r0, r5
 80142a8:	47b0      	blx	r6
 80142aa:	3001      	adds	r0, #1
 80142ac:	f43f ae93 	beq.w	8013fd6 <_printf_float+0xae>
 80142b0:	3701      	adds	r7, #1
 80142b2:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80142b6:	1a9b      	subs	r3, r3, r2
 80142b8:	eba3 0309 	sub.w	r3, r3, r9
 80142bc:	42bb      	cmp	r3, r7
 80142be:	dcef      	bgt.n	80142a0 <_printf_float+0x378>
 80142c0:	e74d      	b.n	801415e <_printf_float+0x236>
 80142c2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80142c4:	2a01      	cmp	r2, #1
 80142c6:	dc01      	bgt.n	80142cc <_printf_float+0x3a4>
 80142c8:	07db      	lsls	r3, r3, #31
 80142ca:	d538      	bpl.n	801433e <_printf_float+0x416>
 80142cc:	2301      	movs	r3, #1
 80142ce:	463a      	mov	r2, r7
 80142d0:	4659      	mov	r1, fp
 80142d2:	4628      	mov	r0, r5
 80142d4:	47b0      	blx	r6
 80142d6:	3001      	adds	r0, #1
 80142d8:	f43f ae7d 	beq.w	8013fd6 <_printf_float+0xae>
 80142dc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80142e0:	4659      	mov	r1, fp
 80142e2:	4628      	mov	r0, r5
 80142e4:	47b0      	blx	r6
 80142e6:	3001      	adds	r0, #1
 80142e8:	f107 0701 	add.w	r7, r7, #1
 80142ec:	f43f ae73 	beq.w	8013fd6 <_printf_float+0xae>
 80142f0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80142f4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80142f6:	2200      	movs	r2, #0
 80142f8:	f103 38ff 	add.w	r8, r3, #4294967295
 80142fc:	2300      	movs	r3, #0
 80142fe:	f7ec fb8f 	bl	8000a20 <__aeabi_dcmpeq>
 8014302:	b9c0      	cbnz	r0, 8014336 <_printf_float+0x40e>
 8014304:	4643      	mov	r3, r8
 8014306:	463a      	mov	r2, r7
 8014308:	4659      	mov	r1, fp
 801430a:	4628      	mov	r0, r5
 801430c:	47b0      	blx	r6
 801430e:	3001      	adds	r0, #1
 8014310:	d10d      	bne.n	801432e <_printf_float+0x406>
 8014312:	e660      	b.n	8013fd6 <_printf_float+0xae>
 8014314:	2301      	movs	r3, #1
 8014316:	4642      	mov	r2, r8
 8014318:	4659      	mov	r1, fp
 801431a:	4628      	mov	r0, r5
 801431c:	47b0      	blx	r6
 801431e:	3001      	adds	r0, #1
 8014320:	f43f ae59 	beq.w	8013fd6 <_printf_float+0xae>
 8014324:	3701      	adds	r7, #1
 8014326:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8014328:	3b01      	subs	r3, #1
 801432a:	42bb      	cmp	r3, r7
 801432c:	dcf2      	bgt.n	8014314 <_printf_float+0x3ec>
 801432e:	464b      	mov	r3, r9
 8014330:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8014334:	e6e4      	b.n	8014100 <_printf_float+0x1d8>
 8014336:	2700      	movs	r7, #0
 8014338:	f104 081a 	add.w	r8, r4, #26
 801433c:	e7f3      	b.n	8014326 <_printf_float+0x3fe>
 801433e:	2301      	movs	r3, #1
 8014340:	e7e1      	b.n	8014306 <_printf_float+0x3de>
 8014342:	2301      	movs	r3, #1
 8014344:	4642      	mov	r2, r8
 8014346:	4659      	mov	r1, fp
 8014348:	4628      	mov	r0, r5
 801434a:	47b0      	blx	r6
 801434c:	3001      	adds	r0, #1
 801434e:	f43f ae42 	beq.w	8013fd6 <_printf_float+0xae>
 8014352:	3701      	adds	r7, #1
 8014354:	68e3      	ldr	r3, [r4, #12]
 8014356:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8014358:	1a9b      	subs	r3, r3, r2
 801435a:	42bb      	cmp	r3, r7
 801435c:	dcf1      	bgt.n	8014342 <_printf_float+0x41a>
 801435e:	e702      	b.n	8014166 <_printf_float+0x23e>
 8014360:	2700      	movs	r7, #0
 8014362:	f104 0819 	add.w	r8, r4, #25
 8014366:	e7f5      	b.n	8014354 <_printf_float+0x42c>
 8014368:	2b00      	cmp	r3, #0
 801436a:	f43f ae94 	beq.w	8014096 <_printf_float+0x16e>
 801436e:	f04f 0c00 	mov.w	ip, #0
 8014372:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 8014376:	f10d 0133 	add.w	r1, sp, #51	; 0x33
 801437a:	6022      	str	r2, [r4, #0]
 801437c:	e9cd 0803 	strd	r0, r8, [sp, #12]
 8014380:	e9cd 2101 	strd	r2, r1, [sp, #4]
 8014384:	9300      	str	r3, [sp, #0]
 8014386:	463a      	mov	r2, r7
 8014388:	464b      	mov	r3, r9
 801438a:	4628      	mov	r0, r5
 801438c:	f7ff fd3a 	bl	8013e04 <__cvt>
 8014390:	4607      	mov	r7, r0
 8014392:	e64f      	b.n	8014034 <_printf_float+0x10c>

08014394 <_printf_common>:
 8014394:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014398:	4691      	mov	r9, r2
 801439a:	461f      	mov	r7, r3
 801439c:	688a      	ldr	r2, [r1, #8]
 801439e:	690b      	ldr	r3, [r1, #16]
 80143a0:	4606      	mov	r6, r0
 80143a2:	4293      	cmp	r3, r2
 80143a4:	bfb8      	it	lt
 80143a6:	4613      	movlt	r3, r2
 80143a8:	f8c9 3000 	str.w	r3, [r9]
 80143ac:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80143b0:	460c      	mov	r4, r1
 80143b2:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80143b6:	b112      	cbz	r2, 80143be <_printf_common+0x2a>
 80143b8:	3301      	adds	r3, #1
 80143ba:	f8c9 3000 	str.w	r3, [r9]
 80143be:	6823      	ldr	r3, [r4, #0]
 80143c0:	0699      	lsls	r1, r3, #26
 80143c2:	bf42      	ittt	mi
 80143c4:	f8d9 3000 	ldrmi.w	r3, [r9]
 80143c8:	3302      	addmi	r3, #2
 80143ca:	f8c9 3000 	strmi.w	r3, [r9]
 80143ce:	6825      	ldr	r5, [r4, #0]
 80143d0:	f015 0506 	ands.w	r5, r5, #6
 80143d4:	d107      	bne.n	80143e6 <_printf_common+0x52>
 80143d6:	f104 0a19 	add.w	sl, r4, #25
 80143da:	68e3      	ldr	r3, [r4, #12]
 80143dc:	f8d9 2000 	ldr.w	r2, [r9]
 80143e0:	1a9b      	subs	r3, r3, r2
 80143e2:	42ab      	cmp	r3, r5
 80143e4:	dc29      	bgt.n	801443a <_printf_common+0xa6>
 80143e6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80143ea:	6822      	ldr	r2, [r4, #0]
 80143ec:	3300      	adds	r3, #0
 80143ee:	bf18      	it	ne
 80143f0:	2301      	movne	r3, #1
 80143f2:	0692      	lsls	r2, r2, #26
 80143f4:	d42e      	bmi.n	8014454 <_printf_common+0xc0>
 80143f6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80143fa:	4639      	mov	r1, r7
 80143fc:	4630      	mov	r0, r6
 80143fe:	47c0      	blx	r8
 8014400:	3001      	adds	r0, #1
 8014402:	d021      	beq.n	8014448 <_printf_common+0xb4>
 8014404:	6823      	ldr	r3, [r4, #0]
 8014406:	68e5      	ldr	r5, [r4, #12]
 8014408:	f003 0306 	and.w	r3, r3, #6
 801440c:	2b04      	cmp	r3, #4
 801440e:	bf18      	it	ne
 8014410:	2500      	movne	r5, #0
 8014412:	f8d9 2000 	ldr.w	r2, [r9]
 8014416:	f04f 0900 	mov.w	r9, #0
 801441a:	bf08      	it	eq
 801441c:	1aad      	subeq	r5, r5, r2
 801441e:	68a3      	ldr	r3, [r4, #8]
 8014420:	6922      	ldr	r2, [r4, #16]
 8014422:	bf08      	it	eq
 8014424:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8014428:	4293      	cmp	r3, r2
 801442a:	bfc4      	itt	gt
 801442c:	1a9b      	subgt	r3, r3, r2
 801442e:	18ed      	addgt	r5, r5, r3
 8014430:	341a      	adds	r4, #26
 8014432:	454d      	cmp	r5, r9
 8014434:	d11a      	bne.n	801446c <_printf_common+0xd8>
 8014436:	2000      	movs	r0, #0
 8014438:	e008      	b.n	801444c <_printf_common+0xb8>
 801443a:	2301      	movs	r3, #1
 801443c:	4652      	mov	r2, sl
 801443e:	4639      	mov	r1, r7
 8014440:	4630      	mov	r0, r6
 8014442:	47c0      	blx	r8
 8014444:	3001      	adds	r0, #1
 8014446:	d103      	bne.n	8014450 <_printf_common+0xbc>
 8014448:	f04f 30ff 	mov.w	r0, #4294967295
 801444c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014450:	3501      	adds	r5, #1
 8014452:	e7c2      	b.n	80143da <_printf_common+0x46>
 8014454:	2030      	movs	r0, #48	; 0x30
 8014456:	18e1      	adds	r1, r4, r3
 8014458:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801445c:	1c5a      	adds	r2, r3, #1
 801445e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8014462:	4422      	add	r2, r4
 8014464:	3302      	adds	r3, #2
 8014466:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 801446a:	e7c4      	b.n	80143f6 <_printf_common+0x62>
 801446c:	2301      	movs	r3, #1
 801446e:	4622      	mov	r2, r4
 8014470:	4639      	mov	r1, r7
 8014472:	4630      	mov	r0, r6
 8014474:	47c0      	blx	r8
 8014476:	3001      	adds	r0, #1
 8014478:	d0e6      	beq.n	8014448 <_printf_common+0xb4>
 801447a:	f109 0901 	add.w	r9, r9, #1
 801447e:	e7d8      	b.n	8014432 <_printf_common+0x9e>

08014480 <_printf_i>:
 8014480:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8014484:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8014488:	460c      	mov	r4, r1
 801448a:	7e09      	ldrb	r1, [r1, #24]
 801448c:	b085      	sub	sp, #20
 801448e:	296e      	cmp	r1, #110	; 0x6e
 8014490:	4617      	mov	r7, r2
 8014492:	4606      	mov	r6, r0
 8014494:	4698      	mov	r8, r3
 8014496:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8014498:	f000 80b3 	beq.w	8014602 <_printf_i+0x182>
 801449c:	d822      	bhi.n	80144e4 <_printf_i+0x64>
 801449e:	2963      	cmp	r1, #99	; 0x63
 80144a0:	d036      	beq.n	8014510 <_printf_i+0x90>
 80144a2:	d80a      	bhi.n	80144ba <_printf_i+0x3a>
 80144a4:	2900      	cmp	r1, #0
 80144a6:	f000 80b9 	beq.w	801461c <_printf_i+0x19c>
 80144aa:	2958      	cmp	r1, #88	; 0x58
 80144ac:	f000 8083 	beq.w	80145b6 <_printf_i+0x136>
 80144b0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80144b4:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80144b8:	e032      	b.n	8014520 <_printf_i+0xa0>
 80144ba:	2964      	cmp	r1, #100	; 0x64
 80144bc:	d001      	beq.n	80144c2 <_printf_i+0x42>
 80144be:	2969      	cmp	r1, #105	; 0x69
 80144c0:	d1f6      	bne.n	80144b0 <_printf_i+0x30>
 80144c2:	6820      	ldr	r0, [r4, #0]
 80144c4:	6813      	ldr	r3, [r2, #0]
 80144c6:	0605      	lsls	r5, r0, #24
 80144c8:	f103 0104 	add.w	r1, r3, #4
 80144cc:	d52a      	bpl.n	8014524 <_printf_i+0xa4>
 80144ce:	681b      	ldr	r3, [r3, #0]
 80144d0:	6011      	str	r1, [r2, #0]
 80144d2:	2b00      	cmp	r3, #0
 80144d4:	da03      	bge.n	80144de <_printf_i+0x5e>
 80144d6:	222d      	movs	r2, #45	; 0x2d
 80144d8:	425b      	negs	r3, r3
 80144da:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80144de:	486f      	ldr	r0, [pc, #444]	; (801469c <_printf_i+0x21c>)
 80144e0:	220a      	movs	r2, #10
 80144e2:	e039      	b.n	8014558 <_printf_i+0xd8>
 80144e4:	2973      	cmp	r1, #115	; 0x73
 80144e6:	f000 809d 	beq.w	8014624 <_printf_i+0x1a4>
 80144ea:	d808      	bhi.n	80144fe <_printf_i+0x7e>
 80144ec:	296f      	cmp	r1, #111	; 0x6f
 80144ee:	d020      	beq.n	8014532 <_printf_i+0xb2>
 80144f0:	2970      	cmp	r1, #112	; 0x70
 80144f2:	d1dd      	bne.n	80144b0 <_printf_i+0x30>
 80144f4:	6823      	ldr	r3, [r4, #0]
 80144f6:	f043 0320 	orr.w	r3, r3, #32
 80144fa:	6023      	str	r3, [r4, #0]
 80144fc:	e003      	b.n	8014506 <_printf_i+0x86>
 80144fe:	2975      	cmp	r1, #117	; 0x75
 8014500:	d017      	beq.n	8014532 <_printf_i+0xb2>
 8014502:	2978      	cmp	r1, #120	; 0x78
 8014504:	d1d4      	bne.n	80144b0 <_printf_i+0x30>
 8014506:	2378      	movs	r3, #120	; 0x78
 8014508:	4865      	ldr	r0, [pc, #404]	; (80146a0 <_printf_i+0x220>)
 801450a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 801450e:	e055      	b.n	80145bc <_printf_i+0x13c>
 8014510:	6813      	ldr	r3, [r2, #0]
 8014512:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8014516:	1d19      	adds	r1, r3, #4
 8014518:	681b      	ldr	r3, [r3, #0]
 801451a:	6011      	str	r1, [r2, #0]
 801451c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8014520:	2301      	movs	r3, #1
 8014522:	e08c      	b.n	801463e <_printf_i+0x1be>
 8014524:	681b      	ldr	r3, [r3, #0]
 8014526:	f010 0f40 	tst.w	r0, #64	; 0x40
 801452a:	6011      	str	r1, [r2, #0]
 801452c:	bf18      	it	ne
 801452e:	b21b      	sxthne	r3, r3
 8014530:	e7cf      	b.n	80144d2 <_printf_i+0x52>
 8014532:	6813      	ldr	r3, [r2, #0]
 8014534:	6825      	ldr	r5, [r4, #0]
 8014536:	1d18      	adds	r0, r3, #4
 8014538:	6010      	str	r0, [r2, #0]
 801453a:	0628      	lsls	r0, r5, #24
 801453c:	d501      	bpl.n	8014542 <_printf_i+0xc2>
 801453e:	681b      	ldr	r3, [r3, #0]
 8014540:	e002      	b.n	8014548 <_printf_i+0xc8>
 8014542:	0668      	lsls	r0, r5, #25
 8014544:	d5fb      	bpl.n	801453e <_printf_i+0xbe>
 8014546:	881b      	ldrh	r3, [r3, #0]
 8014548:	296f      	cmp	r1, #111	; 0x6f
 801454a:	bf14      	ite	ne
 801454c:	220a      	movne	r2, #10
 801454e:	2208      	moveq	r2, #8
 8014550:	4852      	ldr	r0, [pc, #328]	; (801469c <_printf_i+0x21c>)
 8014552:	2100      	movs	r1, #0
 8014554:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8014558:	6865      	ldr	r5, [r4, #4]
 801455a:	2d00      	cmp	r5, #0
 801455c:	60a5      	str	r5, [r4, #8]
 801455e:	f2c0 8095 	blt.w	801468c <_printf_i+0x20c>
 8014562:	6821      	ldr	r1, [r4, #0]
 8014564:	f021 0104 	bic.w	r1, r1, #4
 8014568:	6021      	str	r1, [r4, #0]
 801456a:	2b00      	cmp	r3, #0
 801456c:	d13d      	bne.n	80145ea <_printf_i+0x16a>
 801456e:	2d00      	cmp	r5, #0
 8014570:	f040 808e 	bne.w	8014690 <_printf_i+0x210>
 8014574:	4665      	mov	r5, ip
 8014576:	2a08      	cmp	r2, #8
 8014578:	d10b      	bne.n	8014592 <_printf_i+0x112>
 801457a:	6823      	ldr	r3, [r4, #0]
 801457c:	07db      	lsls	r3, r3, #31
 801457e:	d508      	bpl.n	8014592 <_printf_i+0x112>
 8014580:	6923      	ldr	r3, [r4, #16]
 8014582:	6862      	ldr	r2, [r4, #4]
 8014584:	429a      	cmp	r2, r3
 8014586:	bfde      	ittt	le
 8014588:	2330      	movle	r3, #48	; 0x30
 801458a:	f805 3c01 	strble.w	r3, [r5, #-1]
 801458e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8014592:	ebac 0305 	sub.w	r3, ip, r5
 8014596:	6123      	str	r3, [r4, #16]
 8014598:	f8cd 8000 	str.w	r8, [sp]
 801459c:	463b      	mov	r3, r7
 801459e:	aa03      	add	r2, sp, #12
 80145a0:	4621      	mov	r1, r4
 80145a2:	4630      	mov	r0, r6
 80145a4:	f7ff fef6 	bl	8014394 <_printf_common>
 80145a8:	3001      	adds	r0, #1
 80145aa:	d14d      	bne.n	8014648 <_printf_i+0x1c8>
 80145ac:	f04f 30ff 	mov.w	r0, #4294967295
 80145b0:	b005      	add	sp, #20
 80145b2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80145b6:	4839      	ldr	r0, [pc, #228]	; (801469c <_printf_i+0x21c>)
 80145b8:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80145bc:	6813      	ldr	r3, [r2, #0]
 80145be:	6821      	ldr	r1, [r4, #0]
 80145c0:	1d1d      	adds	r5, r3, #4
 80145c2:	681b      	ldr	r3, [r3, #0]
 80145c4:	6015      	str	r5, [r2, #0]
 80145c6:	060a      	lsls	r2, r1, #24
 80145c8:	d50b      	bpl.n	80145e2 <_printf_i+0x162>
 80145ca:	07ca      	lsls	r2, r1, #31
 80145cc:	bf44      	itt	mi
 80145ce:	f041 0120 	orrmi.w	r1, r1, #32
 80145d2:	6021      	strmi	r1, [r4, #0]
 80145d4:	b91b      	cbnz	r3, 80145de <_printf_i+0x15e>
 80145d6:	6822      	ldr	r2, [r4, #0]
 80145d8:	f022 0220 	bic.w	r2, r2, #32
 80145dc:	6022      	str	r2, [r4, #0]
 80145de:	2210      	movs	r2, #16
 80145e0:	e7b7      	b.n	8014552 <_printf_i+0xd2>
 80145e2:	064d      	lsls	r5, r1, #25
 80145e4:	bf48      	it	mi
 80145e6:	b29b      	uxthmi	r3, r3
 80145e8:	e7ef      	b.n	80145ca <_printf_i+0x14a>
 80145ea:	4665      	mov	r5, ip
 80145ec:	fbb3 f1f2 	udiv	r1, r3, r2
 80145f0:	fb02 3311 	mls	r3, r2, r1, r3
 80145f4:	5cc3      	ldrb	r3, [r0, r3]
 80145f6:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80145fa:	460b      	mov	r3, r1
 80145fc:	2900      	cmp	r1, #0
 80145fe:	d1f5      	bne.n	80145ec <_printf_i+0x16c>
 8014600:	e7b9      	b.n	8014576 <_printf_i+0xf6>
 8014602:	6813      	ldr	r3, [r2, #0]
 8014604:	6825      	ldr	r5, [r4, #0]
 8014606:	1d18      	adds	r0, r3, #4
 8014608:	6961      	ldr	r1, [r4, #20]
 801460a:	6010      	str	r0, [r2, #0]
 801460c:	0628      	lsls	r0, r5, #24
 801460e:	681b      	ldr	r3, [r3, #0]
 8014610:	d501      	bpl.n	8014616 <_printf_i+0x196>
 8014612:	6019      	str	r1, [r3, #0]
 8014614:	e002      	b.n	801461c <_printf_i+0x19c>
 8014616:	066a      	lsls	r2, r5, #25
 8014618:	d5fb      	bpl.n	8014612 <_printf_i+0x192>
 801461a:	8019      	strh	r1, [r3, #0]
 801461c:	2300      	movs	r3, #0
 801461e:	4665      	mov	r5, ip
 8014620:	6123      	str	r3, [r4, #16]
 8014622:	e7b9      	b.n	8014598 <_printf_i+0x118>
 8014624:	6813      	ldr	r3, [r2, #0]
 8014626:	1d19      	adds	r1, r3, #4
 8014628:	6011      	str	r1, [r2, #0]
 801462a:	681d      	ldr	r5, [r3, #0]
 801462c:	6862      	ldr	r2, [r4, #4]
 801462e:	2100      	movs	r1, #0
 8014630:	4628      	mov	r0, r5
 8014632:	f001 f843 	bl	80156bc <memchr>
 8014636:	b108      	cbz	r0, 801463c <_printf_i+0x1bc>
 8014638:	1b40      	subs	r0, r0, r5
 801463a:	6060      	str	r0, [r4, #4]
 801463c:	6863      	ldr	r3, [r4, #4]
 801463e:	6123      	str	r3, [r4, #16]
 8014640:	2300      	movs	r3, #0
 8014642:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8014646:	e7a7      	b.n	8014598 <_printf_i+0x118>
 8014648:	6923      	ldr	r3, [r4, #16]
 801464a:	462a      	mov	r2, r5
 801464c:	4639      	mov	r1, r7
 801464e:	4630      	mov	r0, r6
 8014650:	47c0      	blx	r8
 8014652:	3001      	adds	r0, #1
 8014654:	d0aa      	beq.n	80145ac <_printf_i+0x12c>
 8014656:	6823      	ldr	r3, [r4, #0]
 8014658:	079b      	lsls	r3, r3, #30
 801465a:	d413      	bmi.n	8014684 <_printf_i+0x204>
 801465c:	68e0      	ldr	r0, [r4, #12]
 801465e:	9b03      	ldr	r3, [sp, #12]
 8014660:	4298      	cmp	r0, r3
 8014662:	bfb8      	it	lt
 8014664:	4618      	movlt	r0, r3
 8014666:	e7a3      	b.n	80145b0 <_printf_i+0x130>
 8014668:	2301      	movs	r3, #1
 801466a:	464a      	mov	r2, r9
 801466c:	4639      	mov	r1, r7
 801466e:	4630      	mov	r0, r6
 8014670:	47c0      	blx	r8
 8014672:	3001      	adds	r0, #1
 8014674:	d09a      	beq.n	80145ac <_printf_i+0x12c>
 8014676:	3501      	adds	r5, #1
 8014678:	68e3      	ldr	r3, [r4, #12]
 801467a:	9a03      	ldr	r2, [sp, #12]
 801467c:	1a9b      	subs	r3, r3, r2
 801467e:	42ab      	cmp	r3, r5
 8014680:	dcf2      	bgt.n	8014668 <_printf_i+0x1e8>
 8014682:	e7eb      	b.n	801465c <_printf_i+0x1dc>
 8014684:	2500      	movs	r5, #0
 8014686:	f104 0919 	add.w	r9, r4, #25
 801468a:	e7f5      	b.n	8014678 <_printf_i+0x1f8>
 801468c:	2b00      	cmp	r3, #0
 801468e:	d1ac      	bne.n	80145ea <_printf_i+0x16a>
 8014690:	7803      	ldrb	r3, [r0, #0]
 8014692:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8014696:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801469a:	e76c      	b.n	8014576 <_printf_i+0xf6>
 801469c:	08017a82 	.word	0x08017a82
 80146a0:	08017a93 	.word	0x08017a93

080146a4 <iprintf>:
 80146a4:	b40f      	push	{r0, r1, r2, r3}
 80146a6:	4b0a      	ldr	r3, [pc, #40]	; (80146d0 <iprintf+0x2c>)
 80146a8:	b513      	push	{r0, r1, r4, lr}
 80146aa:	681c      	ldr	r4, [r3, #0]
 80146ac:	b124      	cbz	r4, 80146b8 <iprintf+0x14>
 80146ae:	69a3      	ldr	r3, [r4, #24]
 80146b0:	b913      	cbnz	r3, 80146b8 <iprintf+0x14>
 80146b2:	4620      	mov	r0, r4
 80146b4:	f000 ff54 	bl	8015560 <__sinit>
 80146b8:	ab05      	add	r3, sp, #20
 80146ba:	9a04      	ldr	r2, [sp, #16]
 80146bc:	68a1      	ldr	r1, [r4, #8]
 80146be:	4620      	mov	r0, r4
 80146c0:	9301      	str	r3, [sp, #4]
 80146c2:	f001 fc6f 	bl	8015fa4 <_vfiprintf_r>
 80146c6:	b002      	add	sp, #8
 80146c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80146cc:	b004      	add	sp, #16
 80146ce:	4770      	bx	lr
 80146d0:	2000026c 	.word	0x2000026c

080146d4 <_sbrk_r>:
 80146d4:	b538      	push	{r3, r4, r5, lr}
 80146d6:	2300      	movs	r3, #0
 80146d8:	4c05      	ldr	r4, [pc, #20]	; (80146f0 <_sbrk_r+0x1c>)
 80146da:	4605      	mov	r5, r0
 80146dc:	4608      	mov	r0, r1
 80146de:	6023      	str	r3, [r4, #0]
 80146e0:	f7ed ffd4 	bl	800268c <_sbrk>
 80146e4:	1c43      	adds	r3, r0, #1
 80146e6:	d102      	bne.n	80146ee <_sbrk_r+0x1a>
 80146e8:	6823      	ldr	r3, [r4, #0]
 80146ea:	b103      	cbz	r3, 80146ee <_sbrk_r+0x1a>
 80146ec:	602b      	str	r3, [r5, #0]
 80146ee:	bd38      	pop	{r3, r4, r5, pc}
 80146f0:	200082e4 	.word	0x200082e4

080146f4 <siprintf>:
 80146f4:	b40e      	push	{r1, r2, r3}
 80146f6:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80146fa:	b500      	push	{lr}
 80146fc:	b09c      	sub	sp, #112	; 0x70
 80146fe:	ab1d      	add	r3, sp, #116	; 0x74
 8014700:	9002      	str	r0, [sp, #8]
 8014702:	9006      	str	r0, [sp, #24]
 8014704:	9107      	str	r1, [sp, #28]
 8014706:	9104      	str	r1, [sp, #16]
 8014708:	4808      	ldr	r0, [pc, #32]	; (801472c <siprintf+0x38>)
 801470a:	4909      	ldr	r1, [pc, #36]	; (8014730 <siprintf+0x3c>)
 801470c:	f853 2b04 	ldr.w	r2, [r3], #4
 8014710:	9105      	str	r1, [sp, #20]
 8014712:	6800      	ldr	r0, [r0, #0]
 8014714:	a902      	add	r1, sp, #8
 8014716:	9301      	str	r3, [sp, #4]
 8014718:	f001 fb24 	bl	8015d64 <_svfiprintf_r>
 801471c:	2200      	movs	r2, #0
 801471e:	9b02      	ldr	r3, [sp, #8]
 8014720:	701a      	strb	r2, [r3, #0]
 8014722:	b01c      	add	sp, #112	; 0x70
 8014724:	f85d eb04 	ldr.w	lr, [sp], #4
 8014728:	b003      	add	sp, #12
 801472a:	4770      	bx	lr
 801472c:	2000026c 	.word	0x2000026c
 8014730:	ffff0208 	.word	0xffff0208

08014734 <_strtol_l.isra.0>:
 8014734:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014738:	4680      	mov	r8, r0
 801473a:	4689      	mov	r9, r1
 801473c:	4692      	mov	sl, r2
 801473e:	461e      	mov	r6, r3
 8014740:	460f      	mov	r7, r1
 8014742:	463d      	mov	r5, r7
 8014744:	9808      	ldr	r0, [sp, #32]
 8014746:	f815 4b01 	ldrb.w	r4, [r5], #1
 801474a:	f000 ff93 	bl	8015674 <__locale_ctype_ptr_l>
 801474e:	4420      	add	r0, r4
 8014750:	7843      	ldrb	r3, [r0, #1]
 8014752:	f013 0308 	ands.w	r3, r3, #8
 8014756:	d132      	bne.n	80147be <_strtol_l.isra.0+0x8a>
 8014758:	2c2d      	cmp	r4, #45	; 0x2d
 801475a:	d132      	bne.n	80147c2 <_strtol_l.isra.0+0x8e>
 801475c:	2201      	movs	r2, #1
 801475e:	787c      	ldrb	r4, [r7, #1]
 8014760:	1cbd      	adds	r5, r7, #2
 8014762:	2e00      	cmp	r6, #0
 8014764:	d05d      	beq.n	8014822 <_strtol_l.isra.0+0xee>
 8014766:	2e10      	cmp	r6, #16
 8014768:	d109      	bne.n	801477e <_strtol_l.isra.0+0x4a>
 801476a:	2c30      	cmp	r4, #48	; 0x30
 801476c:	d107      	bne.n	801477e <_strtol_l.isra.0+0x4a>
 801476e:	782b      	ldrb	r3, [r5, #0]
 8014770:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8014774:	2b58      	cmp	r3, #88	; 0x58
 8014776:	d14f      	bne.n	8014818 <_strtol_l.isra.0+0xe4>
 8014778:	2610      	movs	r6, #16
 801477a:	786c      	ldrb	r4, [r5, #1]
 801477c:	3502      	adds	r5, #2
 801477e:	2a00      	cmp	r2, #0
 8014780:	bf14      	ite	ne
 8014782:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8014786:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 801478a:	2700      	movs	r7, #0
 801478c:	fbb1 fcf6 	udiv	ip, r1, r6
 8014790:	4638      	mov	r0, r7
 8014792:	fb06 1e1c 	mls	lr, r6, ip, r1
 8014796:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 801479a:	2b09      	cmp	r3, #9
 801479c:	d817      	bhi.n	80147ce <_strtol_l.isra.0+0x9a>
 801479e:	461c      	mov	r4, r3
 80147a0:	42a6      	cmp	r6, r4
 80147a2:	dd23      	ble.n	80147ec <_strtol_l.isra.0+0xb8>
 80147a4:	1c7b      	adds	r3, r7, #1
 80147a6:	d007      	beq.n	80147b8 <_strtol_l.isra.0+0x84>
 80147a8:	4584      	cmp	ip, r0
 80147aa:	d31c      	bcc.n	80147e6 <_strtol_l.isra.0+0xb2>
 80147ac:	d101      	bne.n	80147b2 <_strtol_l.isra.0+0x7e>
 80147ae:	45a6      	cmp	lr, r4
 80147b0:	db19      	blt.n	80147e6 <_strtol_l.isra.0+0xb2>
 80147b2:	2701      	movs	r7, #1
 80147b4:	fb00 4006 	mla	r0, r0, r6, r4
 80147b8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80147bc:	e7eb      	b.n	8014796 <_strtol_l.isra.0+0x62>
 80147be:	462f      	mov	r7, r5
 80147c0:	e7bf      	b.n	8014742 <_strtol_l.isra.0+0xe>
 80147c2:	2c2b      	cmp	r4, #43	; 0x2b
 80147c4:	bf04      	itt	eq
 80147c6:	1cbd      	addeq	r5, r7, #2
 80147c8:	787c      	ldrbeq	r4, [r7, #1]
 80147ca:	461a      	mov	r2, r3
 80147cc:	e7c9      	b.n	8014762 <_strtol_l.isra.0+0x2e>
 80147ce:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 80147d2:	2b19      	cmp	r3, #25
 80147d4:	d801      	bhi.n	80147da <_strtol_l.isra.0+0xa6>
 80147d6:	3c37      	subs	r4, #55	; 0x37
 80147d8:	e7e2      	b.n	80147a0 <_strtol_l.isra.0+0x6c>
 80147da:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 80147de:	2b19      	cmp	r3, #25
 80147e0:	d804      	bhi.n	80147ec <_strtol_l.isra.0+0xb8>
 80147e2:	3c57      	subs	r4, #87	; 0x57
 80147e4:	e7dc      	b.n	80147a0 <_strtol_l.isra.0+0x6c>
 80147e6:	f04f 37ff 	mov.w	r7, #4294967295
 80147ea:	e7e5      	b.n	80147b8 <_strtol_l.isra.0+0x84>
 80147ec:	1c7b      	adds	r3, r7, #1
 80147ee:	d108      	bne.n	8014802 <_strtol_l.isra.0+0xce>
 80147f0:	2322      	movs	r3, #34	; 0x22
 80147f2:	4608      	mov	r0, r1
 80147f4:	f8c8 3000 	str.w	r3, [r8]
 80147f8:	f1ba 0f00 	cmp.w	sl, #0
 80147fc:	d107      	bne.n	801480e <_strtol_l.isra.0+0xda>
 80147fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014802:	b102      	cbz	r2, 8014806 <_strtol_l.isra.0+0xd2>
 8014804:	4240      	negs	r0, r0
 8014806:	f1ba 0f00 	cmp.w	sl, #0
 801480a:	d0f8      	beq.n	80147fe <_strtol_l.isra.0+0xca>
 801480c:	b10f      	cbz	r7, 8014812 <_strtol_l.isra.0+0xde>
 801480e:	f105 39ff 	add.w	r9, r5, #4294967295
 8014812:	f8ca 9000 	str.w	r9, [sl]
 8014816:	e7f2      	b.n	80147fe <_strtol_l.isra.0+0xca>
 8014818:	2430      	movs	r4, #48	; 0x30
 801481a:	2e00      	cmp	r6, #0
 801481c:	d1af      	bne.n	801477e <_strtol_l.isra.0+0x4a>
 801481e:	2608      	movs	r6, #8
 8014820:	e7ad      	b.n	801477e <_strtol_l.isra.0+0x4a>
 8014822:	2c30      	cmp	r4, #48	; 0x30
 8014824:	d0a3      	beq.n	801476e <_strtol_l.isra.0+0x3a>
 8014826:	260a      	movs	r6, #10
 8014828:	e7a9      	b.n	801477e <_strtol_l.isra.0+0x4a>
	...

0801482c <strtol>:
 801482c:	4b08      	ldr	r3, [pc, #32]	; (8014850 <strtol+0x24>)
 801482e:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8014830:	681c      	ldr	r4, [r3, #0]
 8014832:	4d08      	ldr	r5, [pc, #32]	; (8014854 <strtol+0x28>)
 8014834:	6a23      	ldr	r3, [r4, #32]
 8014836:	2b00      	cmp	r3, #0
 8014838:	bf08      	it	eq
 801483a:	462b      	moveq	r3, r5
 801483c:	9300      	str	r3, [sp, #0]
 801483e:	4613      	mov	r3, r2
 8014840:	460a      	mov	r2, r1
 8014842:	4601      	mov	r1, r0
 8014844:	4620      	mov	r0, r4
 8014846:	f7ff ff75 	bl	8014734 <_strtol_l.isra.0>
 801484a:	b003      	add	sp, #12
 801484c:	bd30      	pop	{r4, r5, pc}
 801484e:	bf00      	nop
 8014850:	2000026c 	.word	0x2000026c
 8014854:	200002d0 	.word	0x200002d0

08014858 <quorem>:
 8014858:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801485c:	6903      	ldr	r3, [r0, #16]
 801485e:	690c      	ldr	r4, [r1, #16]
 8014860:	4680      	mov	r8, r0
 8014862:	42a3      	cmp	r3, r4
 8014864:	f2c0 8084 	blt.w	8014970 <quorem+0x118>
 8014868:	3c01      	subs	r4, #1
 801486a:	f101 0714 	add.w	r7, r1, #20
 801486e:	f100 0614 	add.w	r6, r0, #20
 8014872:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8014876:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 801487a:	3501      	adds	r5, #1
 801487c:	fbb0 f5f5 	udiv	r5, r0, r5
 8014880:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8014884:	eb06 030c 	add.w	r3, r6, ip
 8014888:	eb07 090c 	add.w	r9, r7, ip
 801488c:	9301      	str	r3, [sp, #4]
 801488e:	b39d      	cbz	r5, 80148f8 <quorem+0xa0>
 8014890:	f04f 0a00 	mov.w	sl, #0
 8014894:	4638      	mov	r0, r7
 8014896:	46b6      	mov	lr, r6
 8014898:	46d3      	mov	fp, sl
 801489a:	f850 2b04 	ldr.w	r2, [r0], #4
 801489e:	b293      	uxth	r3, r2
 80148a0:	fb05 a303 	mla	r3, r5, r3, sl
 80148a4:	0c12      	lsrs	r2, r2, #16
 80148a6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80148aa:	fb05 a202 	mla	r2, r5, r2, sl
 80148ae:	b29b      	uxth	r3, r3
 80148b0:	ebab 0303 	sub.w	r3, fp, r3
 80148b4:	f8de b000 	ldr.w	fp, [lr]
 80148b8:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 80148bc:	fa1f fb8b 	uxth.w	fp, fp
 80148c0:	445b      	add	r3, fp
 80148c2:	fa1f fb82 	uxth.w	fp, r2
 80148c6:	f8de 2000 	ldr.w	r2, [lr]
 80148ca:	4581      	cmp	r9, r0
 80148cc:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 80148d0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80148d4:	b29b      	uxth	r3, r3
 80148d6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80148da:	ea4f 4b22 	mov.w	fp, r2, asr #16
 80148de:	f84e 3b04 	str.w	r3, [lr], #4
 80148e2:	d2da      	bcs.n	801489a <quorem+0x42>
 80148e4:	f856 300c 	ldr.w	r3, [r6, ip]
 80148e8:	b933      	cbnz	r3, 80148f8 <quorem+0xa0>
 80148ea:	9b01      	ldr	r3, [sp, #4]
 80148ec:	3b04      	subs	r3, #4
 80148ee:	429e      	cmp	r6, r3
 80148f0:	461a      	mov	r2, r3
 80148f2:	d331      	bcc.n	8014958 <quorem+0x100>
 80148f4:	f8c8 4010 	str.w	r4, [r8, #16]
 80148f8:	4640      	mov	r0, r8
 80148fa:	f001 f903 	bl	8015b04 <__mcmp>
 80148fe:	2800      	cmp	r0, #0
 8014900:	db26      	blt.n	8014950 <quorem+0xf8>
 8014902:	4630      	mov	r0, r6
 8014904:	f04f 0c00 	mov.w	ip, #0
 8014908:	3501      	adds	r5, #1
 801490a:	f857 1b04 	ldr.w	r1, [r7], #4
 801490e:	f8d0 e000 	ldr.w	lr, [r0]
 8014912:	b28b      	uxth	r3, r1
 8014914:	ebac 0303 	sub.w	r3, ip, r3
 8014918:	fa1f f28e 	uxth.w	r2, lr
 801491c:	4413      	add	r3, r2
 801491e:	0c0a      	lsrs	r2, r1, #16
 8014920:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8014924:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8014928:	b29b      	uxth	r3, r3
 801492a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801492e:	45b9      	cmp	r9, r7
 8014930:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8014934:	f840 3b04 	str.w	r3, [r0], #4
 8014938:	d2e7      	bcs.n	801490a <quorem+0xb2>
 801493a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 801493e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8014942:	b92a      	cbnz	r2, 8014950 <quorem+0xf8>
 8014944:	3b04      	subs	r3, #4
 8014946:	429e      	cmp	r6, r3
 8014948:	461a      	mov	r2, r3
 801494a:	d30b      	bcc.n	8014964 <quorem+0x10c>
 801494c:	f8c8 4010 	str.w	r4, [r8, #16]
 8014950:	4628      	mov	r0, r5
 8014952:	b003      	add	sp, #12
 8014954:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014958:	6812      	ldr	r2, [r2, #0]
 801495a:	3b04      	subs	r3, #4
 801495c:	2a00      	cmp	r2, #0
 801495e:	d1c9      	bne.n	80148f4 <quorem+0x9c>
 8014960:	3c01      	subs	r4, #1
 8014962:	e7c4      	b.n	80148ee <quorem+0x96>
 8014964:	6812      	ldr	r2, [r2, #0]
 8014966:	3b04      	subs	r3, #4
 8014968:	2a00      	cmp	r2, #0
 801496a:	d1ef      	bne.n	801494c <quorem+0xf4>
 801496c:	3c01      	subs	r4, #1
 801496e:	e7ea      	b.n	8014946 <quorem+0xee>
 8014970:	2000      	movs	r0, #0
 8014972:	e7ee      	b.n	8014952 <quorem+0xfa>
 8014974:	0000      	movs	r0, r0
	...

08014978 <_dtoa_r>:
 8014978:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801497c:	4616      	mov	r6, r2
 801497e:	461f      	mov	r7, r3
 8014980:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8014982:	b095      	sub	sp, #84	; 0x54
 8014984:	4604      	mov	r4, r0
 8014986:	f8dd 8084 	ldr.w	r8, [sp, #132]	; 0x84
 801498a:	e9cd 6702 	strd	r6, r7, [sp, #8]
 801498e:	b93d      	cbnz	r5, 80149a0 <_dtoa_r+0x28>
 8014990:	2010      	movs	r0, #16
 8014992:	f7ff f95f 	bl	8013c54 <malloc>
 8014996:	6260      	str	r0, [r4, #36]	; 0x24
 8014998:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801499c:	6005      	str	r5, [r0, #0]
 801499e:	60c5      	str	r5, [r0, #12]
 80149a0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80149a2:	6819      	ldr	r1, [r3, #0]
 80149a4:	b151      	cbz	r1, 80149bc <_dtoa_r+0x44>
 80149a6:	685a      	ldr	r2, [r3, #4]
 80149a8:	2301      	movs	r3, #1
 80149aa:	4093      	lsls	r3, r2
 80149ac:	604a      	str	r2, [r1, #4]
 80149ae:	608b      	str	r3, [r1, #8]
 80149b0:	4620      	mov	r0, r4
 80149b2:	f000 fec7 	bl	8015744 <_Bfree>
 80149b6:	2200      	movs	r2, #0
 80149b8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80149ba:	601a      	str	r2, [r3, #0]
 80149bc:	1e3b      	subs	r3, r7, #0
 80149be:	bfaf      	iteee	ge
 80149c0:	2300      	movge	r3, #0
 80149c2:	2201      	movlt	r2, #1
 80149c4:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80149c8:	9303      	strlt	r3, [sp, #12]
 80149ca:	bfac      	ite	ge
 80149cc:	f8c8 3000 	strge.w	r3, [r8]
 80149d0:	f8c8 2000 	strlt.w	r2, [r8]
 80149d4:	4bae      	ldr	r3, [pc, #696]	; (8014c90 <_dtoa_r+0x318>)
 80149d6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80149da:	ea33 0308 	bics.w	r3, r3, r8
 80149de:	d11b      	bne.n	8014a18 <_dtoa_r+0xa0>
 80149e0:	f242 730f 	movw	r3, #9999	; 0x270f
 80149e4:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80149e6:	6013      	str	r3, [r2, #0]
 80149e8:	9b02      	ldr	r3, [sp, #8]
 80149ea:	b923      	cbnz	r3, 80149f6 <_dtoa_r+0x7e>
 80149ec:	f3c8 0013 	ubfx	r0, r8, #0, #20
 80149f0:	2800      	cmp	r0, #0
 80149f2:	f000 8545 	beq.w	8015480 <_dtoa_r+0xb08>
 80149f6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80149f8:	b953      	cbnz	r3, 8014a10 <_dtoa_r+0x98>
 80149fa:	4ba6      	ldr	r3, [pc, #664]	; (8014c94 <_dtoa_r+0x31c>)
 80149fc:	e021      	b.n	8014a42 <_dtoa_r+0xca>
 80149fe:	4ba6      	ldr	r3, [pc, #664]	; (8014c98 <_dtoa_r+0x320>)
 8014a00:	9306      	str	r3, [sp, #24]
 8014a02:	3308      	adds	r3, #8
 8014a04:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8014a06:	6013      	str	r3, [r2, #0]
 8014a08:	9806      	ldr	r0, [sp, #24]
 8014a0a:	b015      	add	sp, #84	; 0x54
 8014a0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014a10:	4ba0      	ldr	r3, [pc, #640]	; (8014c94 <_dtoa_r+0x31c>)
 8014a12:	9306      	str	r3, [sp, #24]
 8014a14:	3303      	adds	r3, #3
 8014a16:	e7f5      	b.n	8014a04 <_dtoa_r+0x8c>
 8014a18:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8014a1c:	2200      	movs	r2, #0
 8014a1e:	2300      	movs	r3, #0
 8014a20:	4630      	mov	r0, r6
 8014a22:	4639      	mov	r1, r7
 8014a24:	f7eb fffc 	bl	8000a20 <__aeabi_dcmpeq>
 8014a28:	4682      	mov	sl, r0
 8014a2a:	b160      	cbz	r0, 8014a46 <_dtoa_r+0xce>
 8014a2c:	2301      	movs	r3, #1
 8014a2e:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8014a30:	6013      	str	r3, [r2, #0]
 8014a32:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8014a34:	2b00      	cmp	r3, #0
 8014a36:	f000 8520 	beq.w	801547a <_dtoa_r+0xb02>
 8014a3a:	4b98      	ldr	r3, [pc, #608]	; (8014c9c <_dtoa_r+0x324>)
 8014a3c:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8014a3e:	6013      	str	r3, [r2, #0]
 8014a40:	3b01      	subs	r3, #1
 8014a42:	9306      	str	r3, [sp, #24]
 8014a44:	e7e0      	b.n	8014a08 <_dtoa_r+0x90>
 8014a46:	ab12      	add	r3, sp, #72	; 0x48
 8014a48:	9301      	str	r3, [sp, #4]
 8014a4a:	ab13      	add	r3, sp, #76	; 0x4c
 8014a4c:	9300      	str	r3, [sp, #0]
 8014a4e:	4632      	mov	r2, r6
 8014a50:	463b      	mov	r3, r7
 8014a52:	4620      	mov	r0, r4
 8014a54:	f001 f8ce 	bl	8015bf4 <__d2b>
 8014a58:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8014a5c:	4683      	mov	fp, r0
 8014a5e:	2d00      	cmp	r5, #0
 8014a60:	d07d      	beq.n	8014b5e <_dtoa_r+0x1e6>
 8014a62:	46b0      	mov	r8, r6
 8014a64:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8014a68:	f043 597f 	orr.w	r9, r3, #1069547520	; 0x3fc00000
 8014a6c:	f449 1940 	orr.w	r9, r9, #3145728	; 0x300000
 8014a70:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8014a74:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
 8014a78:	2200      	movs	r2, #0
 8014a7a:	4b89      	ldr	r3, [pc, #548]	; (8014ca0 <_dtoa_r+0x328>)
 8014a7c:	4640      	mov	r0, r8
 8014a7e:	4649      	mov	r1, r9
 8014a80:	f7eb fbae 	bl	80001e0 <__aeabi_dsub>
 8014a84:	a37c      	add	r3, pc, #496	; (adr r3, 8014c78 <_dtoa_r+0x300>)
 8014a86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014a8a:	f7eb fd61 	bl	8000550 <__aeabi_dmul>
 8014a8e:	a37c      	add	r3, pc, #496	; (adr r3, 8014c80 <_dtoa_r+0x308>)
 8014a90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014a94:	f7eb fba6 	bl	80001e4 <__adddf3>
 8014a98:	4606      	mov	r6, r0
 8014a9a:	4628      	mov	r0, r5
 8014a9c:	460f      	mov	r7, r1
 8014a9e:	f7eb fced 	bl	800047c <__aeabi_i2d>
 8014aa2:	a379      	add	r3, pc, #484	; (adr r3, 8014c88 <_dtoa_r+0x310>)
 8014aa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014aa8:	f7eb fd52 	bl	8000550 <__aeabi_dmul>
 8014aac:	4602      	mov	r2, r0
 8014aae:	460b      	mov	r3, r1
 8014ab0:	4630      	mov	r0, r6
 8014ab2:	4639      	mov	r1, r7
 8014ab4:	f7eb fb96 	bl	80001e4 <__adddf3>
 8014ab8:	4606      	mov	r6, r0
 8014aba:	460f      	mov	r7, r1
 8014abc:	f7eb fff8 	bl	8000ab0 <__aeabi_d2iz>
 8014ac0:	2200      	movs	r2, #0
 8014ac2:	4682      	mov	sl, r0
 8014ac4:	2300      	movs	r3, #0
 8014ac6:	4630      	mov	r0, r6
 8014ac8:	4639      	mov	r1, r7
 8014aca:	f7eb ffb3 	bl	8000a34 <__aeabi_dcmplt>
 8014ace:	b148      	cbz	r0, 8014ae4 <_dtoa_r+0x16c>
 8014ad0:	4650      	mov	r0, sl
 8014ad2:	f7eb fcd3 	bl	800047c <__aeabi_i2d>
 8014ad6:	4632      	mov	r2, r6
 8014ad8:	463b      	mov	r3, r7
 8014ada:	f7eb ffa1 	bl	8000a20 <__aeabi_dcmpeq>
 8014ade:	b908      	cbnz	r0, 8014ae4 <_dtoa_r+0x16c>
 8014ae0:	f10a 3aff 	add.w	sl, sl, #4294967295
 8014ae4:	f1ba 0f16 	cmp.w	sl, #22
 8014ae8:	d85a      	bhi.n	8014ba0 <_dtoa_r+0x228>
 8014aea:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8014aee:	496d      	ldr	r1, [pc, #436]	; (8014ca4 <_dtoa_r+0x32c>)
 8014af0:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8014af4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014af8:	f7eb ffba 	bl	8000a70 <__aeabi_dcmpgt>
 8014afc:	2800      	cmp	r0, #0
 8014afe:	d051      	beq.n	8014ba4 <_dtoa_r+0x22c>
 8014b00:	2300      	movs	r3, #0
 8014b02:	f10a 3aff 	add.w	sl, sl, #4294967295
 8014b06:	930d      	str	r3, [sp, #52]	; 0x34
 8014b08:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8014b0a:	1b5d      	subs	r5, r3, r5
 8014b0c:	1e6b      	subs	r3, r5, #1
 8014b0e:	9307      	str	r3, [sp, #28]
 8014b10:	bf43      	ittte	mi
 8014b12:	2300      	movmi	r3, #0
 8014b14:	f1c5 0901 	rsbmi	r9, r5, #1
 8014b18:	9307      	strmi	r3, [sp, #28]
 8014b1a:	f04f 0900 	movpl.w	r9, #0
 8014b1e:	f1ba 0f00 	cmp.w	sl, #0
 8014b22:	db41      	blt.n	8014ba8 <_dtoa_r+0x230>
 8014b24:	9b07      	ldr	r3, [sp, #28]
 8014b26:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 8014b2a:	4453      	add	r3, sl
 8014b2c:	9307      	str	r3, [sp, #28]
 8014b2e:	2300      	movs	r3, #0
 8014b30:	9308      	str	r3, [sp, #32]
 8014b32:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8014b34:	2b09      	cmp	r3, #9
 8014b36:	f200 808f 	bhi.w	8014c58 <_dtoa_r+0x2e0>
 8014b3a:	2b05      	cmp	r3, #5
 8014b3c:	bfc4      	itt	gt
 8014b3e:	3b04      	subgt	r3, #4
 8014b40:	931e      	strgt	r3, [sp, #120]	; 0x78
 8014b42:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8014b44:	bfc8      	it	gt
 8014b46:	2500      	movgt	r5, #0
 8014b48:	f1a3 0302 	sub.w	r3, r3, #2
 8014b4c:	bfd8      	it	le
 8014b4e:	2501      	movle	r5, #1
 8014b50:	2b03      	cmp	r3, #3
 8014b52:	f200 808d 	bhi.w	8014c70 <_dtoa_r+0x2f8>
 8014b56:	e8df f003 	tbb	[pc, r3]
 8014b5a:	7d7b      	.short	0x7d7b
 8014b5c:	6f2f      	.short	0x6f2f
 8014b5e:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8014b62:	441d      	add	r5, r3
 8014b64:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8014b68:	2820      	cmp	r0, #32
 8014b6a:	dd13      	ble.n	8014b94 <_dtoa_r+0x21c>
 8014b6c:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8014b70:	9b02      	ldr	r3, [sp, #8]
 8014b72:	fa08 f800 	lsl.w	r8, r8, r0
 8014b76:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8014b7a:	fa23 f000 	lsr.w	r0, r3, r0
 8014b7e:	ea48 0000 	orr.w	r0, r8, r0
 8014b82:	f7eb fc6b 	bl	800045c <__aeabi_ui2d>
 8014b86:	2301      	movs	r3, #1
 8014b88:	4680      	mov	r8, r0
 8014b8a:	f1a1 79f8 	sub.w	r9, r1, #32505856	; 0x1f00000
 8014b8e:	3d01      	subs	r5, #1
 8014b90:	9310      	str	r3, [sp, #64]	; 0x40
 8014b92:	e771      	b.n	8014a78 <_dtoa_r+0x100>
 8014b94:	9b02      	ldr	r3, [sp, #8]
 8014b96:	f1c0 0020 	rsb	r0, r0, #32
 8014b9a:	fa03 f000 	lsl.w	r0, r3, r0
 8014b9e:	e7f0      	b.n	8014b82 <_dtoa_r+0x20a>
 8014ba0:	2301      	movs	r3, #1
 8014ba2:	e7b0      	b.n	8014b06 <_dtoa_r+0x18e>
 8014ba4:	900d      	str	r0, [sp, #52]	; 0x34
 8014ba6:	e7af      	b.n	8014b08 <_dtoa_r+0x190>
 8014ba8:	f1ca 0300 	rsb	r3, sl, #0
 8014bac:	9308      	str	r3, [sp, #32]
 8014bae:	2300      	movs	r3, #0
 8014bb0:	eba9 090a 	sub.w	r9, r9, sl
 8014bb4:	930c      	str	r3, [sp, #48]	; 0x30
 8014bb6:	e7bc      	b.n	8014b32 <_dtoa_r+0x1ba>
 8014bb8:	2301      	movs	r3, #1
 8014bba:	9309      	str	r3, [sp, #36]	; 0x24
 8014bbc:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8014bbe:	2b00      	cmp	r3, #0
 8014bc0:	dd74      	ble.n	8014cac <_dtoa_r+0x334>
 8014bc2:	4698      	mov	r8, r3
 8014bc4:	9304      	str	r3, [sp, #16]
 8014bc6:	2200      	movs	r2, #0
 8014bc8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8014bca:	6072      	str	r2, [r6, #4]
 8014bcc:	2204      	movs	r2, #4
 8014bce:	f102 0014 	add.w	r0, r2, #20
 8014bd2:	4298      	cmp	r0, r3
 8014bd4:	6871      	ldr	r1, [r6, #4]
 8014bd6:	d96e      	bls.n	8014cb6 <_dtoa_r+0x33e>
 8014bd8:	4620      	mov	r0, r4
 8014bda:	f000 fd7f 	bl	80156dc <_Balloc>
 8014bde:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8014be0:	6030      	str	r0, [r6, #0]
 8014be2:	681b      	ldr	r3, [r3, #0]
 8014be4:	f1b8 0f0e 	cmp.w	r8, #14
 8014be8:	9306      	str	r3, [sp, #24]
 8014bea:	f200 80ed 	bhi.w	8014dc8 <_dtoa_r+0x450>
 8014bee:	2d00      	cmp	r5, #0
 8014bf0:	f000 80ea 	beq.w	8014dc8 <_dtoa_r+0x450>
 8014bf4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8014bf8:	f1ba 0f00 	cmp.w	sl, #0
 8014bfc:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8014c00:	dd77      	ble.n	8014cf2 <_dtoa_r+0x37a>
 8014c02:	4a28      	ldr	r2, [pc, #160]	; (8014ca4 <_dtoa_r+0x32c>)
 8014c04:	f00a 030f 	and.w	r3, sl, #15
 8014c08:	ea4f 162a 	mov.w	r6, sl, asr #4
 8014c0c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8014c10:	06f0      	lsls	r0, r6, #27
 8014c12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014c16:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8014c1a:	d568      	bpl.n	8014cee <_dtoa_r+0x376>
 8014c1c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8014c20:	4b21      	ldr	r3, [pc, #132]	; (8014ca8 <_dtoa_r+0x330>)
 8014c22:	2503      	movs	r5, #3
 8014c24:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8014c28:	f7eb fdbc 	bl	80007a4 <__aeabi_ddiv>
 8014c2c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014c30:	f006 060f 	and.w	r6, r6, #15
 8014c34:	4f1c      	ldr	r7, [pc, #112]	; (8014ca8 <_dtoa_r+0x330>)
 8014c36:	e04f      	b.n	8014cd8 <_dtoa_r+0x360>
 8014c38:	2301      	movs	r3, #1
 8014c3a:	9309      	str	r3, [sp, #36]	; 0x24
 8014c3c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8014c3e:	4453      	add	r3, sl
 8014c40:	f103 0801 	add.w	r8, r3, #1
 8014c44:	9304      	str	r3, [sp, #16]
 8014c46:	4643      	mov	r3, r8
 8014c48:	2b01      	cmp	r3, #1
 8014c4a:	bfb8      	it	lt
 8014c4c:	2301      	movlt	r3, #1
 8014c4e:	e7ba      	b.n	8014bc6 <_dtoa_r+0x24e>
 8014c50:	2300      	movs	r3, #0
 8014c52:	e7b2      	b.n	8014bba <_dtoa_r+0x242>
 8014c54:	2300      	movs	r3, #0
 8014c56:	e7f0      	b.n	8014c3a <_dtoa_r+0x2c2>
 8014c58:	2501      	movs	r5, #1
 8014c5a:	2300      	movs	r3, #0
 8014c5c:	9509      	str	r5, [sp, #36]	; 0x24
 8014c5e:	931e      	str	r3, [sp, #120]	; 0x78
 8014c60:	f04f 33ff 	mov.w	r3, #4294967295
 8014c64:	2200      	movs	r2, #0
 8014c66:	9304      	str	r3, [sp, #16]
 8014c68:	4698      	mov	r8, r3
 8014c6a:	2312      	movs	r3, #18
 8014c6c:	921f      	str	r2, [sp, #124]	; 0x7c
 8014c6e:	e7aa      	b.n	8014bc6 <_dtoa_r+0x24e>
 8014c70:	2301      	movs	r3, #1
 8014c72:	9309      	str	r3, [sp, #36]	; 0x24
 8014c74:	e7f4      	b.n	8014c60 <_dtoa_r+0x2e8>
 8014c76:	bf00      	nop
 8014c78:	636f4361 	.word	0x636f4361
 8014c7c:	3fd287a7 	.word	0x3fd287a7
 8014c80:	8b60c8b3 	.word	0x8b60c8b3
 8014c84:	3fc68a28 	.word	0x3fc68a28
 8014c88:	509f79fb 	.word	0x509f79fb
 8014c8c:	3fd34413 	.word	0x3fd34413
 8014c90:	7ff00000 	.word	0x7ff00000
 8014c94:	08017aad 	.word	0x08017aad
 8014c98:	08017aa4 	.word	0x08017aa4
 8014c9c:	08017a81 	.word	0x08017a81
 8014ca0:	3ff80000 	.word	0x3ff80000
 8014ca4:	08017b48 	.word	0x08017b48
 8014ca8:	08017b20 	.word	0x08017b20
 8014cac:	2301      	movs	r3, #1
 8014cae:	9304      	str	r3, [sp, #16]
 8014cb0:	4698      	mov	r8, r3
 8014cb2:	461a      	mov	r2, r3
 8014cb4:	e7da      	b.n	8014c6c <_dtoa_r+0x2f4>
 8014cb6:	3101      	adds	r1, #1
 8014cb8:	6071      	str	r1, [r6, #4]
 8014cba:	0052      	lsls	r2, r2, #1
 8014cbc:	e787      	b.n	8014bce <_dtoa_r+0x256>
 8014cbe:	07f1      	lsls	r1, r6, #31
 8014cc0:	d508      	bpl.n	8014cd4 <_dtoa_r+0x35c>
 8014cc2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8014cc6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8014cca:	f7eb fc41 	bl	8000550 <__aeabi_dmul>
 8014cce:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8014cd2:	3501      	adds	r5, #1
 8014cd4:	1076      	asrs	r6, r6, #1
 8014cd6:	3708      	adds	r7, #8
 8014cd8:	2e00      	cmp	r6, #0
 8014cda:	d1f0      	bne.n	8014cbe <_dtoa_r+0x346>
 8014cdc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8014ce0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014ce4:	f7eb fd5e 	bl	80007a4 <__aeabi_ddiv>
 8014ce8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014cec:	e01b      	b.n	8014d26 <_dtoa_r+0x3ae>
 8014cee:	2502      	movs	r5, #2
 8014cf0:	e7a0      	b.n	8014c34 <_dtoa_r+0x2bc>
 8014cf2:	f000 80a4 	beq.w	8014e3e <_dtoa_r+0x4c6>
 8014cf6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8014cfa:	f1ca 0600 	rsb	r6, sl, #0
 8014cfe:	4ba0      	ldr	r3, [pc, #640]	; (8014f80 <_dtoa_r+0x608>)
 8014d00:	f006 020f 	and.w	r2, r6, #15
 8014d04:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8014d08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014d0c:	f7eb fc20 	bl	8000550 <__aeabi_dmul>
 8014d10:	2502      	movs	r5, #2
 8014d12:	2300      	movs	r3, #0
 8014d14:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014d18:	4f9a      	ldr	r7, [pc, #616]	; (8014f84 <_dtoa_r+0x60c>)
 8014d1a:	1136      	asrs	r6, r6, #4
 8014d1c:	2e00      	cmp	r6, #0
 8014d1e:	f040 8083 	bne.w	8014e28 <_dtoa_r+0x4b0>
 8014d22:	2b00      	cmp	r3, #0
 8014d24:	d1e0      	bne.n	8014ce8 <_dtoa_r+0x370>
 8014d26:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8014d28:	2b00      	cmp	r3, #0
 8014d2a:	f000 808a 	beq.w	8014e42 <_dtoa_r+0x4ca>
 8014d2e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8014d32:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8014d36:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8014d3a:	2200      	movs	r2, #0
 8014d3c:	4b92      	ldr	r3, [pc, #584]	; (8014f88 <_dtoa_r+0x610>)
 8014d3e:	f7eb fe79 	bl	8000a34 <__aeabi_dcmplt>
 8014d42:	2800      	cmp	r0, #0
 8014d44:	d07d      	beq.n	8014e42 <_dtoa_r+0x4ca>
 8014d46:	f1b8 0f00 	cmp.w	r8, #0
 8014d4a:	d07a      	beq.n	8014e42 <_dtoa_r+0x4ca>
 8014d4c:	9b04      	ldr	r3, [sp, #16]
 8014d4e:	2b00      	cmp	r3, #0
 8014d50:	dd36      	ble.n	8014dc0 <_dtoa_r+0x448>
 8014d52:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8014d56:	2200      	movs	r2, #0
 8014d58:	4b8c      	ldr	r3, [pc, #560]	; (8014f8c <_dtoa_r+0x614>)
 8014d5a:	f7eb fbf9 	bl	8000550 <__aeabi_dmul>
 8014d5e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014d62:	9e04      	ldr	r6, [sp, #16]
 8014d64:	f10a 37ff 	add.w	r7, sl, #4294967295
 8014d68:	3501      	adds	r5, #1
 8014d6a:	4628      	mov	r0, r5
 8014d6c:	f7eb fb86 	bl	800047c <__aeabi_i2d>
 8014d70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8014d74:	f7eb fbec 	bl	8000550 <__aeabi_dmul>
 8014d78:	2200      	movs	r2, #0
 8014d7a:	4b85      	ldr	r3, [pc, #532]	; (8014f90 <_dtoa_r+0x618>)
 8014d7c:	f7eb fa32 	bl	80001e4 <__adddf3>
 8014d80:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 8014d84:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8014d88:	950b      	str	r5, [sp, #44]	; 0x2c
 8014d8a:	2e00      	cmp	r6, #0
 8014d8c:	d15c      	bne.n	8014e48 <_dtoa_r+0x4d0>
 8014d8e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014d92:	2200      	movs	r2, #0
 8014d94:	4b7f      	ldr	r3, [pc, #508]	; (8014f94 <_dtoa_r+0x61c>)
 8014d96:	f7eb fa23 	bl	80001e0 <__aeabi_dsub>
 8014d9a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8014d9c:	462b      	mov	r3, r5
 8014d9e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014da2:	f7eb fe65 	bl	8000a70 <__aeabi_dcmpgt>
 8014da6:	2800      	cmp	r0, #0
 8014da8:	f040 8281 	bne.w	80152ae <_dtoa_r+0x936>
 8014dac:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014db0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8014db2:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8014db6:	f7eb fe3d 	bl	8000a34 <__aeabi_dcmplt>
 8014dba:	2800      	cmp	r0, #0
 8014dbc:	f040 8275 	bne.w	80152aa <_dtoa_r+0x932>
 8014dc0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8014dc4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8014dc8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8014dca:	2b00      	cmp	r3, #0
 8014dcc:	f2c0 814b 	blt.w	8015066 <_dtoa_r+0x6ee>
 8014dd0:	f1ba 0f0e 	cmp.w	sl, #14
 8014dd4:	f300 8147 	bgt.w	8015066 <_dtoa_r+0x6ee>
 8014dd8:	4b69      	ldr	r3, [pc, #420]	; (8014f80 <_dtoa_r+0x608>)
 8014dda:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8014dde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014de2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8014de6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8014de8:	2b00      	cmp	r3, #0
 8014dea:	f280 80d7 	bge.w	8014f9c <_dtoa_r+0x624>
 8014dee:	f1b8 0f00 	cmp.w	r8, #0
 8014df2:	f300 80d3 	bgt.w	8014f9c <_dtoa_r+0x624>
 8014df6:	f040 8257 	bne.w	80152a8 <_dtoa_r+0x930>
 8014dfa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014dfe:	2200      	movs	r2, #0
 8014e00:	4b64      	ldr	r3, [pc, #400]	; (8014f94 <_dtoa_r+0x61c>)
 8014e02:	f7eb fba5 	bl	8000550 <__aeabi_dmul>
 8014e06:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8014e0a:	f7eb fe27 	bl	8000a5c <__aeabi_dcmpge>
 8014e0e:	4646      	mov	r6, r8
 8014e10:	4647      	mov	r7, r8
 8014e12:	2800      	cmp	r0, #0
 8014e14:	f040 822d 	bne.w	8015272 <_dtoa_r+0x8fa>
 8014e18:	9b06      	ldr	r3, [sp, #24]
 8014e1a:	9a06      	ldr	r2, [sp, #24]
 8014e1c:	1c5d      	adds	r5, r3, #1
 8014e1e:	2331      	movs	r3, #49	; 0x31
 8014e20:	f10a 0a01 	add.w	sl, sl, #1
 8014e24:	7013      	strb	r3, [r2, #0]
 8014e26:	e228      	b.n	801527a <_dtoa_r+0x902>
 8014e28:	07f2      	lsls	r2, r6, #31
 8014e2a:	d505      	bpl.n	8014e38 <_dtoa_r+0x4c0>
 8014e2c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8014e30:	f7eb fb8e 	bl	8000550 <__aeabi_dmul>
 8014e34:	2301      	movs	r3, #1
 8014e36:	3501      	adds	r5, #1
 8014e38:	1076      	asrs	r6, r6, #1
 8014e3a:	3708      	adds	r7, #8
 8014e3c:	e76e      	b.n	8014d1c <_dtoa_r+0x3a4>
 8014e3e:	2502      	movs	r5, #2
 8014e40:	e771      	b.n	8014d26 <_dtoa_r+0x3ae>
 8014e42:	4657      	mov	r7, sl
 8014e44:	4646      	mov	r6, r8
 8014e46:	e790      	b.n	8014d6a <_dtoa_r+0x3f2>
 8014e48:	4b4d      	ldr	r3, [pc, #308]	; (8014f80 <_dtoa_r+0x608>)
 8014e4a:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8014e4e:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8014e52:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014e54:	2b00      	cmp	r3, #0
 8014e56:	d048      	beq.n	8014eea <_dtoa_r+0x572>
 8014e58:	4602      	mov	r2, r0
 8014e5a:	460b      	mov	r3, r1
 8014e5c:	2000      	movs	r0, #0
 8014e5e:	494e      	ldr	r1, [pc, #312]	; (8014f98 <_dtoa_r+0x620>)
 8014e60:	f7eb fca0 	bl	80007a4 <__aeabi_ddiv>
 8014e64:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8014e68:	f7eb f9ba 	bl	80001e0 <__aeabi_dsub>
 8014e6c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8014e70:	9d06      	ldr	r5, [sp, #24]
 8014e72:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014e76:	f7eb fe1b 	bl	8000ab0 <__aeabi_d2iz>
 8014e7a:	9011      	str	r0, [sp, #68]	; 0x44
 8014e7c:	f7eb fafe 	bl	800047c <__aeabi_i2d>
 8014e80:	4602      	mov	r2, r0
 8014e82:	460b      	mov	r3, r1
 8014e84:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014e88:	f7eb f9aa 	bl	80001e0 <__aeabi_dsub>
 8014e8c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8014e8e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014e92:	3330      	adds	r3, #48	; 0x30
 8014e94:	f805 3b01 	strb.w	r3, [r5], #1
 8014e98:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8014e9c:	f7eb fdca 	bl	8000a34 <__aeabi_dcmplt>
 8014ea0:	2800      	cmp	r0, #0
 8014ea2:	d163      	bne.n	8014f6c <_dtoa_r+0x5f4>
 8014ea4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8014ea8:	2000      	movs	r0, #0
 8014eaa:	4937      	ldr	r1, [pc, #220]	; (8014f88 <_dtoa_r+0x610>)
 8014eac:	f7eb f998 	bl	80001e0 <__aeabi_dsub>
 8014eb0:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8014eb4:	f7eb fdbe 	bl	8000a34 <__aeabi_dcmplt>
 8014eb8:	2800      	cmp	r0, #0
 8014eba:	f040 80b5 	bne.w	8015028 <_dtoa_r+0x6b0>
 8014ebe:	9b06      	ldr	r3, [sp, #24]
 8014ec0:	1aeb      	subs	r3, r5, r3
 8014ec2:	429e      	cmp	r6, r3
 8014ec4:	f77f af7c 	ble.w	8014dc0 <_dtoa_r+0x448>
 8014ec8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8014ecc:	2200      	movs	r2, #0
 8014ece:	4b2f      	ldr	r3, [pc, #188]	; (8014f8c <_dtoa_r+0x614>)
 8014ed0:	f7eb fb3e 	bl	8000550 <__aeabi_dmul>
 8014ed4:	2200      	movs	r2, #0
 8014ed6:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8014eda:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014ede:	4b2b      	ldr	r3, [pc, #172]	; (8014f8c <_dtoa_r+0x614>)
 8014ee0:	f7eb fb36 	bl	8000550 <__aeabi_dmul>
 8014ee4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014ee8:	e7c3      	b.n	8014e72 <_dtoa_r+0x4fa>
 8014eea:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8014eee:	f7eb fb2f 	bl	8000550 <__aeabi_dmul>
 8014ef2:	9b06      	ldr	r3, [sp, #24]
 8014ef4:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8014ef8:	199d      	adds	r5, r3, r6
 8014efa:	461e      	mov	r6, r3
 8014efc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014f00:	f7eb fdd6 	bl	8000ab0 <__aeabi_d2iz>
 8014f04:	9011      	str	r0, [sp, #68]	; 0x44
 8014f06:	f7eb fab9 	bl	800047c <__aeabi_i2d>
 8014f0a:	4602      	mov	r2, r0
 8014f0c:	460b      	mov	r3, r1
 8014f0e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014f12:	f7eb f965 	bl	80001e0 <__aeabi_dsub>
 8014f16:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8014f18:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014f1c:	3330      	adds	r3, #48	; 0x30
 8014f1e:	f806 3b01 	strb.w	r3, [r6], #1
 8014f22:	42ae      	cmp	r6, r5
 8014f24:	f04f 0200 	mov.w	r2, #0
 8014f28:	d124      	bne.n	8014f74 <_dtoa_r+0x5fc>
 8014f2a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8014f2e:	4b1a      	ldr	r3, [pc, #104]	; (8014f98 <_dtoa_r+0x620>)
 8014f30:	f7eb f958 	bl	80001e4 <__adddf3>
 8014f34:	4602      	mov	r2, r0
 8014f36:	460b      	mov	r3, r1
 8014f38:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014f3c:	f7eb fd98 	bl	8000a70 <__aeabi_dcmpgt>
 8014f40:	2800      	cmp	r0, #0
 8014f42:	d171      	bne.n	8015028 <_dtoa_r+0x6b0>
 8014f44:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8014f48:	2000      	movs	r0, #0
 8014f4a:	4913      	ldr	r1, [pc, #76]	; (8014f98 <_dtoa_r+0x620>)
 8014f4c:	f7eb f948 	bl	80001e0 <__aeabi_dsub>
 8014f50:	4602      	mov	r2, r0
 8014f52:	460b      	mov	r3, r1
 8014f54:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014f58:	f7eb fd6c 	bl	8000a34 <__aeabi_dcmplt>
 8014f5c:	2800      	cmp	r0, #0
 8014f5e:	f43f af2f 	beq.w	8014dc0 <_dtoa_r+0x448>
 8014f62:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8014f66:	1e6a      	subs	r2, r5, #1
 8014f68:	2b30      	cmp	r3, #48	; 0x30
 8014f6a:	d001      	beq.n	8014f70 <_dtoa_r+0x5f8>
 8014f6c:	46ba      	mov	sl, r7
 8014f6e:	e04a      	b.n	8015006 <_dtoa_r+0x68e>
 8014f70:	4615      	mov	r5, r2
 8014f72:	e7f6      	b.n	8014f62 <_dtoa_r+0x5ea>
 8014f74:	4b05      	ldr	r3, [pc, #20]	; (8014f8c <_dtoa_r+0x614>)
 8014f76:	f7eb faeb 	bl	8000550 <__aeabi_dmul>
 8014f7a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014f7e:	e7bd      	b.n	8014efc <_dtoa_r+0x584>
 8014f80:	08017b48 	.word	0x08017b48
 8014f84:	08017b20 	.word	0x08017b20
 8014f88:	3ff00000 	.word	0x3ff00000
 8014f8c:	40240000 	.word	0x40240000
 8014f90:	401c0000 	.word	0x401c0000
 8014f94:	40140000 	.word	0x40140000
 8014f98:	3fe00000 	.word	0x3fe00000
 8014f9c:	9d06      	ldr	r5, [sp, #24]
 8014f9e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8014fa2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014fa6:	4630      	mov	r0, r6
 8014fa8:	4639      	mov	r1, r7
 8014faa:	f7eb fbfb 	bl	80007a4 <__aeabi_ddiv>
 8014fae:	f7eb fd7f 	bl	8000ab0 <__aeabi_d2iz>
 8014fb2:	4681      	mov	r9, r0
 8014fb4:	f7eb fa62 	bl	800047c <__aeabi_i2d>
 8014fb8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014fbc:	f7eb fac8 	bl	8000550 <__aeabi_dmul>
 8014fc0:	4602      	mov	r2, r0
 8014fc2:	460b      	mov	r3, r1
 8014fc4:	4630      	mov	r0, r6
 8014fc6:	4639      	mov	r1, r7
 8014fc8:	f7eb f90a 	bl	80001e0 <__aeabi_dsub>
 8014fcc:	f109 0630 	add.w	r6, r9, #48	; 0x30
 8014fd0:	f805 6b01 	strb.w	r6, [r5], #1
 8014fd4:	9e06      	ldr	r6, [sp, #24]
 8014fd6:	4602      	mov	r2, r0
 8014fd8:	1bae      	subs	r6, r5, r6
 8014fda:	45b0      	cmp	r8, r6
 8014fdc:	460b      	mov	r3, r1
 8014fde:	d135      	bne.n	801504c <_dtoa_r+0x6d4>
 8014fe0:	f7eb f900 	bl	80001e4 <__adddf3>
 8014fe4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014fe8:	4606      	mov	r6, r0
 8014fea:	460f      	mov	r7, r1
 8014fec:	f7eb fd40 	bl	8000a70 <__aeabi_dcmpgt>
 8014ff0:	b9c8      	cbnz	r0, 8015026 <_dtoa_r+0x6ae>
 8014ff2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014ff6:	4630      	mov	r0, r6
 8014ff8:	4639      	mov	r1, r7
 8014ffa:	f7eb fd11 	bl	8000a20 <__aeabi_dcmpeq>
 8014ffe:	b110      	cbz	r0, 8015006 <_dtoa_r+0x68e>
 8015000:	f019 0f01 	tst.w	r9, #1
 8015004:	d10f      	bne.n	8015026 <_dtoa_r+0x6ae>
 8015006:	4659      	mov	r1, fp
 8015008:	4620      	mov	r0, r4
 801500a:	f000 fb9b 	bl	8015744 <_Bfree>
 801500e:	2300      	movs	r3, #0
 8015010:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8015012:	702b      	strb	r3, [r5, #0]
 8015014:	f10a 0301 	add.w	r3, sl, #1
 8015018:	6013      	str	r3, [r2, #0]
 801501a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801501c:	2b00      	cmp	r3, #0
 801501e:	f43f acf3 	beq.w	8014a08 <_dtoa_r+0x90>
 8015022:	601d      	str	r5, [r3, #0]
 8015024:	e4f0      	b.n	8014a08 <_dtoa_r+0x90>
 8015026:	4657      	mov	r7, sl
 8015028:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 801502c:	1e6b      	subs	r3, r5, #1
 801502e:	2a39      	cmp	r2, #57	; 0x39
 8015030:	d106      	bne.n	8015040 <_dtoa_r+0x6c8>
 8015032:	9a06      	ldr	r2, [sp, #24]
 8015034:	429a      	cmp	r2, r3
 8015036:	d107      	bne.n	8015048 <_dtoa_r+0x6d0>
 8015038:	2330      	movs	r3, #48	; 0x30
 801503a:	7013      	strb	r3, [r2, #0]
 801503c:	4613      	mov	r3, r2
 801503e:	3701      	adds	r7, #1
 8015040:	781a      	ldrb	r2, [r3, #0]
 8015042:	3201      	adds	r2, #1
 8015044:	701a      	strb	r2, [r3, #0]
 8015046:	e791      	b.n	8014f6c <_dtoa_r+0x5f4>
 8015048:	461d      	mov	r5, r3
 801504a:	e7ed      	b.n	8015028 <_dtoa_r+0x6b0>
 801504c:	2200      	movs	r2, #0
 801504e:	4b99      	ldr	r3, [pc, #612]	; (80152b4 <_dtoa_r+0x93c>)
 8015050:	f7eb fa7e 	bl	8000550 <__aeabi_dmul>
 8015054:	2200      	movs	r2, #0
 8015056:	2300      	movs	r3, #0
 8015058:	4606      	mov	r6, r0
 801505a:	460f      	mov	r7, r1
 801505c:	f7eb fce0 	bl	8000a20 <__aeabi_dcmpeq>
 8015060:	2800      	cmp	r0, #0
 8015062:	d09e      	beq.n	8014fa2 <_dtoa_r+0x62a>
 8015064:	e7cf      	b.n	8015006 <_dtoa_r+0x68e>
 8015066:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8015068:	2a00      	cmp	r2, #0
 801506a:	f000 8088 	beq.w	801517e <_dtoa_r+0x806>
 801506e:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8015070:	2a01      	cmp	r2, #1
 8015072:	dc6d      	bgt.n	8015150 <_dtoa_r+0x7d8>
 8015074:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8015076:	2a00      	cmp	r2, #0
 8015078:	d066      	beq.n	8015148 <_dtoa_r+0x7d0>
 801507a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 801507e:	464d      	mov	r5, r9
 8015080:	9e08      	ldr	r6, [sp, #32]
 8015082:	9a07      	ldr	r2, [sp, #28]
 8015084:	2101      	movs	r1, #1
 8015086:	441a      	add	r2, r3
 8015088:	4620      	mov	r0, r4
 801508a:	4499      	add	r9, r3
 801508c:	9207      	str	r2, [sp, #28]
 801508e:	f000 fbf9 	bl	8015884 <__i2b>
 8015092:	4607      	mov	r7, r0
 8015094:	2d00      	cmp	r5, #0
 8015096:	dd0b      	ble.n	80150b0 <_dtoa_r+0x738>
 8015098:	9b07      	ldr	r3, [sp, #28]
 801509a:	2b00      	cmp	r3, #0
 801509c:	dd08      	ble.n	80150b0 <_dtoa_r+0x738>
 801509e:	42ab      	cmp	r3, r5
 80150a0:	bfa8      	it	ge
 80150a2:	462b      	movge	r3, r5
 80150a4:	9a07      	ldr	r2, [sp, #28]
 80150a6:	eba9 0903 	sub.w	r9, r9, r3
 80150aa:	1aed      	subs	r5, r5, r3
 80150ac:	1ad3      	subs	r3, r2, r3
 80150ae:	9307      	str	r3, [sp, #28]
 80150b0:	9b08      	ldr	r3, [sp, #32]
 80150b2:	b1eb      	cbz	r3, 80150f0 <_dtoa_r+0x778>
 80150b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80150b6:	2b00      	cmp	r3, #0
 80150b8:	d065      	beq.n	8015186 <_dtoa_r+0x80e>
 80150ba:	b18e      	cbz	r6, 80150e0 <_dtoa_r+0x768>
 80150bc:	4639      	mov	r1, r7
 80150be:	4632      	mov	r2, r6
 80150c0:	4620      	mov	r0, r4
 80150c2:	f000 fc7d 	bl	80159c0 <__pow5mult>
 80150c6:	465a      	mov	r2, fp
 80150c8:	4601      	mov	r1, r0
 80150ca:	4607      	mov	r7, r0
 80150cc:	4620      	mov	r0, r4
 80150ce:	f000 fbe2 	bl	8015896 <__multiply>
 80150d2:	4659      	mov	r1, fp
 80150d4:	900a      	str	r0, [sp, #40]	; 0x28
 80150d6:	4620      	mov	r0, r4
 80150d8:	f000 fb34 	bl	8015744 <_Bfree>
 80150dc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80150de:	469b      	mov	fp, r3
 80150e0:	9b08      	ldr	r3, [sp, #32]
 80150e2:	1b9a      	subs	r2, r3, r6
 80150e4:	d004      	beq.n	80150f0 <_dtoa_r+0x778>
 80150e6:	4659      	mov	r1, fp
 80150e8:	4620      	mov	r0, r4
 80150ea:	f000 fc69 	bl	80159c0 <__pow5mult>
 80150ee:	4683      	mov	fp, r0
 80150f0:	2101      	movs	r1, #1
 80150f2:	4620      	mov	r0, r4
 80150f4:	f000 fbc6 	bl	8015884 <__i2b>
 80150f8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80150fa:	4606      	mov	r6, r0
 80150fc:	2b00      	cmp	r3, #0
 80150fe:	f000 81c6 	beq.w	801548e <_dtoa_r+0xb16>
 8015102:	461a      	mov	r2, r3
 8015104:	4601      	mov	r1, r0
 8015106:	4620      	mov	r0, r4
 8015108:	f000 fc5a 	bl	80159c0 <__pow5mult>
 801510c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 801510e:	4606      	mov	r6, r0
 8015110:	2b01      	cmp	r3, #1
 8015112:	dc3e      	bgt.n	8015192 <_dtoa_r+0x81a>
 8015114:	9b02      	ldr	r3, [sp, #8]
 8015116:	2b00      	cmp	r3, #0
 8015118:	d137      	bne.n	801518a <_dtoa_r+0x812>
 801511a:	9b03      	ldr	r3, [sp, #12]
 801511c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8015120:	2b00      	cmp	r3, #0
 8015122:	d134      	bne.n	801518e <_dtoa_r+0x816>
 8015124:	9b03      	ldr	r3, [sp, #12]
 8015126:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801512a:	0d1b      	lsrs	r3, r3, #20
 801512c:	051b      	lsls	r3, r3, #20
 801512e:	b12b      	cbz	r3, 801513c <_dtoa_r+0x7c4>
 8015130:	9b07      	ldr	r3, [sp, #28]
 8015132:	f109 0901 	add.w	r9, r9, #1
 8015136:	3301      	adds	r3, #1
 8015138:	9307      	str	r3, [sp, #28]
 801513a:	2301      	movs	r3, #1
 801513c:	9308      	str	r3, [sp, #32]
 801513e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8015140:	2b00      	cmp	r3, #0
 8015142:	d128      	bne.n	8015196 <_dtoa_r+0x81e>
 8015144:	2001      	movs	r0, #1
 8015146:	e02e      	b.n	80151a6 <_dtoa_r+0x82e>
 8015148:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801514a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 801514e:	e796      	b.n	801507e <_dtoa_r+0x706>
 8015150:	9b08      	ldr	r3, [sp, #32]
 8015152:	f108 36ff 	add.w	r6, r8, #4294967295
 8015156:	42b3      	cmp	r3, r6
 8015158:	bfb7      	itett	lt
 801515a:	9b08      	ldrlt	r3, [sp, #32]
 801515c:	1b9e      	subge	r6, r3, r6
 801515e:	1af2      	sublt	r2, r6, r3
 8015160:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 8015162:	bfbf      	itttt	lt
 8015164:	9608      	strlt	r6, [sp, #32]
 8015166:	189b      	addlt	r3, r3, r2
 8015168:	930c      	strlt	r3, [sp, #48]	; 0x30
 801516a:	2600      	movlt	r6, #0
 801516c:	f1b8 0f00 	cmp.w	r8, #0
 8015170:	bfb9      	ittee	lt
 8015172:	eba9 0508 	sublt.w	r5, r9, r8
 8015176:	2300      	movlt	r3, #0
 8015178:	464d      	movge	r5, r9
 801517a:	4643      	movge	r3, r8
 801517c:	e781      	b.n	8015082 <_dtoa_r+0x70a>
 801517e:	9e08      	ldr	r6, [sp, #32]
 8015180:	464d      	mov	r5, r9
 8015182:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8015184:	e786      	b.n	8015094 <_dtoa_r+0x71c>
 8015186:	9a08      	ldr	r2, [sp, #32]
 8015188:	e7ad      	b.n	80150e6 <_dtoa_r+0x76e>
 801518a:	2300      	movs	r3, #0
 801518c:	e7d6      	b.n	801513c <_dtoa_r+0x7c4>
 801518e:	9b02      	ldr	r3, [sp, #8]
 8015190:	e7d4      	b.n	801513c <_dtoa_r+0x7c4>
 8015192:	2300      	movs	r3, #0
 8015194:	9308      	str	r3, [sp, #32]
 8015196:	6933      	ldr	r3, [r6, #16]
 8015198:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 801519c:	6918      	ldr	r0, [r3, #16]
 801519e:	f000 fb23 	bl	80157e8 <__hi0bits>
 80151a2:	f1c0 0020 	rsb	r0, r0, #32
 80151a6:	9b07      	ldr	r3, [sp, #28]
 80151a8:	4418      	add	r0, r3
 80151aa:	f010 001f 	ands.w	r0, r0, #31
 80151ae:	d047      	beq.n	8015240 <_dtoa_r+0x8c8>
 80151b0:	f1c0 0320 	rsb	r3, r0, #32
 80151b4:	2b04      	cmp	r3, #4
 80151b6:	dd3b      	ble.n	8015230 <_dtoa_r+0x8b8>
 80151b8:	9b07      	ldr	r3, [sp, #28]
 80151ba:	f1c0 001c 	rsb	r0, r0, #28
 80151be:	4481      	add	r9, r0
 80151c0:	4405      	add	r5, r0
 80151c2:	4403      	add	r3, r0
 80151c4:	9307      	str	r3, [sp, #28]
 80151c6:	f1b9 0f00 	cmp.w	r9, #0
 80151ca:	dd05      	ble.n	80151d8 <_dtoa_r+0x860>
 80151cc:	4659      	mov	r1, fp
 80151ce:	464a      	mov	r2, r9
 80151d0:	4620      	mov	r0, r4
 80151d2:	f000 fc43 	bl	8015a5c <__lshift>
 80151d6:	4683      	mov	fp, r0
 80151d8:	9b07      	ldr	r3, [sp, #28]
 80151da:	2b00      	cmp	r3, #0
 80151dc:	dd05      	ble.n	80151ea <_dtoa_r+0x872>
 80151de:	4631      	mov	r1, r6
 80151e0:	461a      	mov	r2, r3
 80151e2:	4620      	mov	r0, r4
 80151e4:	f000 fc3a 	bl	8015a5c <__lshift>
 80151e8:	4606      	mov	r6, r0
 80151ea:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80151ec:	b353      	cbz	r3, 8015244 <_dtoa_r+0x8cc>
 80151ee:	4631      	mov	r1, r6
 80151f0:	4658      	mov	r0, fp
 80151f2:	f000 fc87 	bl	8015b04 <__mcmp>
 80151f6:	2800      	cmp	r0, #0
 80151f8:	da24      	bge.n	8015244 <_dtoa_r+0x8cc>
 80151fa:	2300      	movs	r3, #0
 80151fc:	4659      	mov	r1, fp
 80151fe:	220a      	movs	r2, #10
 8015200:	4620      	mov	r0, r4
 8015202:	f000 fab6 	bl	8015772 <__multadd>
 8015206:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015208:	f10a 3aff 	add.w	sl, sl, #4294967295
 801520c:	4683      	mov	fp, r0
 801520e:	2b00      	cmp	r3, #0
 8015210:	f000 8144 	beq.w	801549c <_dtoa_r+0xb24>
 8015214:	2300      	movs	r3, #0
 8015216:	4639      	mov	r1, r7
 8015218:	220a      	movs	r2, #10
 801521a:	4620      	mov	r0, r4
 801521c:	f000 faa9 	bl	8015772 <__multadd>
 8015220:	9b04      	ldr	r3, [sp, #16]
 8015222:	4607      	mov	r7, r0
 8015224:	2b00      	cmp	r3, #0
 8015226:	dc4d      	bgt.n	80152c4 <_dtoa_r+0x94c>
 8015228:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 801522a:	2b02      	cmp	r3, #2
 801522c:	dd4a      	ble.n	80152c4 <_dtoa_r+0x94c>
 801522e:	e011      	b.n	8015254 <_dtoa_r+0x8dc>
 8015230:	d0c9      	beq.n	80151c6 <_dtoa_r+0x84e>
 8015232:	9a07      	ldr	r2, [sp, #28]
 8015234:	331c      	adds	r3, #28
 8015236:	441a      	add	r2, r3
 8015238:	4499      	add	r9, r3
 801523a:	441d      	add	r5, r3
 801523c:	4613      	mov	r3, r2
 801523e:	e7c1      	b.n	80151c4 <_dtoa_r+0x84c>
 8015240:	4603      	mov	r3, r0
 8015242:	e7f6      	b.n	8015232 <_dtoa_r+0x8ba>
 8015244:	f1b8 0f00 	cmp.w	r8, #0
 8015248:	dc36      	bgt.n	80152b8 <_dtoa_r+0x940>
 801524a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 801524c:	2b02      	cmp	r3, #2
 801524e:	dd33      	ble.n	80152b8 <_dtoa_r+0x940>
 8015250:	f8cd 8010 	str.w	r8, [sp, #16]
 8015254:	9b04      	ldr	r3, [sp, #16]
 8015256:	b963      	cbnz	r3, 8015272 <_dtoa_r+0x8fa>
 8015258:	4631      	mov	r1, r6
 801525a:	2205      	movs	r2, #5
 801525c:	4620      	mov	r0, r4
 801525e:	f000 fa88 	bl	8015772 <__multadd>
 8015262:	4601      	mov	r1, r0
 8015264:	4606      	mov	r6, r0
 8015266:	4658      	mov	r0, fp
 8015268:	f000 fc4c 	bl	8015b04 <__mcmp>
 801526c:	2800      	cmp	r0, #0
 801526e:	f73f add3 	bgt.w	8014e18 <_dtoa_r+0x4a0>
 8015272:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8015274:	9d06      	ldr	r5, [sp, #24]
 8015276:	ea6f 0a03 	mvn.w	sl, r3
 801527a:	f04f 0900 	mov.w	r9, #0
 801527e:	4631      	mov	r1, r6
 8015280:	4620      	mov	r0, r4
 8015282:	f000 fa5f 	bl	8015744 <_Bfree>
 8015286:	2f00      	cmp	r7, #0
 8015288:	f43f aebd 	beq.w	8015006 <_dtoa_r+0x68e>
 801528c:	f1b9 0f00 	cmp.w	r9, #0
 8015290:	d005      	beq.n	801529e <_dtoa_r+0x926>
 8015292:	45b9      	cmp	r9, r7
 8015294:	d003      	beq.n	801529e <_dtoa_r+0x926>
 8015296:	4649      	mov	r1, r9
 8015298:	4620      	mov	r0, r4
 801529a:	f000 fa53 	bl	8015744 <_Bfree>
 801529e:	4639      	mov	r1, r7
 80152a0:	4620      	mov	r0, r4
 80152a2:	f000 fa4f 	bl	8015744 <_Bfree>
 80152a6:	e6ae      	b.n	8015006 <_dtoa_r+0x68e>
 80152a8:	2600      	movs	r6, #0
 80152aa:	4637      	mov	r7, r6
 80152ac:	e7e1      	b.n	8015272 <_dtoa_r+0x8fa>
 80152ae:	46ba      	mov	sl, r7
 80152b0:	4637      	mov	r7, r6
 80152b2:	e5b1      	b.n	8014e18 <_dtoa_r+0x4a0>
 80152b4:	40240000 	.word	0x40240000
 80152b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80152ba:	f8cd 8010 	str.w	r8, [sp, #16]
 80152be:	2b00      	cmp	r3, #0
 80152c0:	f000 80f3 	beq.w	80154aa <_dtoa_r+0xb32>
 80152c4:	2d00      	cmp	r5, #0
 80152c6:	dd05      	ble.n	80152d4 <_dtoa_r+0x95c>
 80152c8:	4639      	mov	r1, r7
 80152ca:	462a      	mov	r2, r5
 80152cc:	4620      	mov	r0, r4
 80152ce:	f000 fbc5 	bl	8015a5c <__lshift>
 80152d2:	4607      	mov	r7, r0
 80152d4:	9b08      	ldr	r3, [sp, #32]
 80152d6:	2b00      	cmp	r3, #0
 80152d8:	d04c      	beq.n	8015374 <_dtoa_r+0x9fc>
 80152da:	6879      	ldr	r1, [r7, #4]
 80152dc:	4620      	mov	r0, r4
 80152de:	f000 f9fd 	bl	80156dc <_Balloc>
 80152e2:	4605      	mov	r5, r0
 80152e4:	693a      	ldr	r2, [r7, #16]
 80152e6:	f107 010c 	add.w	r1, r7, #12
 80152ea:	3202      	adds	r2, #2
 80152ec:	0092      	lsls	r2, r2, #2
 80152ee:	300c      	adds	r0, #12
 80152f0:	f7fe fccf 	bl	8013c92 <memcpy>
 80152f4:	2201      	movs	r2, #1
 80152f6:	4629      	mov	r1, r5
 80152f8:	4620      	mov	r0, r4
 80152fa:	f000 fbaf 	bl	8015a5c <__lshift>
 80152fe:	46b9      	mov	r9, r7
 8015300:	4607      	mov	r7, r0
 8015302:	9b06      	ldr	r3, [sp, #24]
 8015304:	9307      	str	r3, [sp, #28]
 8015306:	9b02      	ldr	r3, [sp, #8]
 8015308:	f003 0301 	and.w	r3, r3, #1
 801530c:	9308      	str	r3, [sp, #32]
 801530e:	4631      	mov	r1, r6
 8015310:	4658      	mov	r0, fp
 8015312:	f7ff faa1 	bl	8014858 <quorem>
 8015316:	4649      	mov	r1, r9
 8015318:	4605      	mov	r5, r0
 801531a:	f100 0830 	add.w	r8, r0, #48	; 0x30
 801531e:	4658      	mov	r0, fp
 8015320:	f000 fbf0 	bl	8015b04 <__mcmp>
 8015324:	463a      	mov	r2, r7
 8015326:	9002      	str	r0, [sp, #8]
 8015328:	4631      	mov	r1, r6
 801532a:	4620      	mov	r0, r4
 801532c:	f000 fc04 	bl	8015b38 <__mdiff>
 8015330:	68c3      	ldr	r3, [r0, #12]
 8015332:	4602      	mov	r2, r0
 8015334:	bb03      	cbnz	r3, 8015378 <_dtoa_r+0xa00>
 8015336:	4601      	mov	r1, r0
 8015338:	9009      	str	r0, [sp, #36]	; 0x24
 801533a:	4658      	mov	r0, fp
 801533c:	f000 fbe2 	bl	8015b04 <__mcmp>
 8015340:	4603      	mov	r3, r0
 8015342:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8015344:	4611      	mov	r1, r2
 8015346:	4620      	mov	r0, r4
 8015348:	9309      	str	r3, [sp, #36]	; 0x24
 801534a:	f000 f9fb 	bl	8015744 <_Bfree>
 801534e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015350:	b9a3      	cbnz	r3, 801537c <_dtoa_r+0xa04>
 8015352:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8015354:	b992      	cbnz	r2, 801537c <_dtoa_r+0xa04>
 8015356:	9a08      	ldr	r2, [sp, #32]
 8015358:	b982      	cbnz	r2, 801537c <_dtoa_r+0xa04>
 801535a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 801535e:	d029      	beq.n	80153b4 <_dtoa_r+0xa3c>
 8015360:	9b02      	ldr	r3, [sp, #8]
 8015362:	2b00      	cmp	r3, #0
 8015364:	dd01      	ble.n	801536a <_dtoa_r+0x9f2>
 8015366:	f105 0831 	add.w	r8, r5, #49	; 0x31
 801536a:	9b07      	ldr	r3, [sp, #28]
 801536c:	1c5d      	adds	r5, r3, #1
 801536e:	f883 8000 	strb.w	r8, [r3]
 8015372:	e784      	b.n	801527e <_dtoa_r+0x906>
 8015374:	4638      	mov	r0, r7
 8015376:	e7c2      	b.n	80152fe <_dtoa_r+0x986>
 8015378:	2301      	movs	r3, #1
 801537a:	e7e3      	b.n	8015344 <_dtoa_r+0x9cc>
 801537c:	9a02      	ldr	r2, [sp, #8]
 801537e:	2a00      	cmp	r2, #0
 8015380:	db04      	blt.n	801538c <_dtoa_r+0xa14>
 8015382:	d123      	bne.n	80153cc <_dtoa_r+0xa54>
 8015384:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8015386:	bb0a      	cbnz	r2, 80153cc <_dtoa_r+0xa54>
 8015388:	9a08      	ldr	r2, [sp, #32]
 801538a:	b9fa      	cbnz	r2, 80153cc <_dtoa_r+0xa54>
 801538c:	2b00      	cmp	r3, #0
 801538e:	ddec      	ble.n	801536a <_dtoa_r+0x9f2>
 8015390:	4659      	mov	r1, fp
 8015392:	2201      	movs	r2, #1
 8015394:	4620      	mov	r0, r4
 8015396:	f000 fb61 	bl	8015a5c <__lshift>
 801539a:	4631      	mov	r1, r6
 801539c:	4683      	mov	fp, r0
 801539e:	f000 fbb1 	bl	8015b04 <__mcmp>
 80153a2:	2800      	cmp	r0, #0
 80153a4:	dc03      	bgt.n	80153ae <_dtoa_r+0xa36>
 80153a6:	d1e0      	bne.n	801536a <_dtoa_r+0x9f2>
 80153a8:	f018 0f01 	tst.w	r8, #1
 80153ac:	d0dd      	beq.n	801536a <_dtoa_r+0x9f2>
 80153ae:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80153b2:	d1d8      	bne.n	8015366 <_dtoa_r+0x9ee>
 80153b4:	9b07      	ldr	r3, [sp, #28]
 80153b6:	9a07      	ldr	r2, [sp, #28]
 80153b8:	1c5d      	adds	r5, r3, #1
 80153ba:	2339      	movs	r3, #57	; 0x39
 80153bc:	7013      	strb	r3, [r2, #0]
 80153be:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80153c2:	1e6a      	subs	r2, r5, #1
 80153c4:	2b39      	cmp	r3, #57	; 0x39
 80153c6:	d04d      	beq.n	8015464 <_dtoa_r+0xaec>
 80153c8:	3301      	adds	r3, #1
 80153ca:	e052      	b.n	8015472 <_dtoa_r+0xafa>
 80153cc:	9a07      	ldr	r2, [sp, #28]
 80153ce:	2b00      	cmp	r3, #0
 80153d0:	f102 0501 	add.w	r5, r2, #1
 80153d4:	dd06      	ble.n	80153e4 <_dtoa_r+0xa6c>
 80153d6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80153da:	d0eb      	beq.n	80153b4 <_dtoa_r+0xa3c>
 80153dc:	f108 0801 	add.w	r8, r8, #1
 80153e0:	9b07      	ldr	r3, [sp, #28]
 80153e2:	e7c4      	b.n	801536e <_dtoa_r+0x9f6>
 80153e4:	9b06      	ldr	r3, [sp, #24]
 80153e6:	9a04      	ldr	r2, [sp, #16]
 80153e8:	1aeb      	subs	r3, r5, r3
 80153ea:	4293      	cmp	r3, r2
 80153ec:	f805 8c01 	strb.w	r8, [r5, #-1]
 80153f0:	d021      	beq.n	8015436 <_dtoa_r+0xabe>
 80153f2:	4659      	mov	r1, fp
 80153f4:	2300      	movs	r3, #0
 80153f6:	220a      	movs	r2, #10
 80153f8:	4620      	mov	r0, r4
 80153fa:	f000 f9ba 	bl	8015772 <__multadd>
 80153fe:	45b9      	cmp	r9, r7
 8015400:	4683      	mov	fp, r0
 8015402:	f04f 0300 	mov.w	r3, #0
 8015406:	f04f 020a 	mov.w	r2, #10
 801540a:	4649      	mov	r1, r9
 801540c:	4620      	mov	r0, r4
 801540e:	d105      	bne.n	801541c <_dtoa_r+0xaa4>
 8015410:	f000 f9af 	bl	8015772 <__multadd>
 8015414:	4681      	mov	r9, r0
 8015416:	4607      	mov	r7, r0
 8015418:	9507      	str	r5, [sp, #28]
 801541a:	e778      	b.n	801530e <_dtoa_r+0x996>
 801541c:	f000 f9a9 	bl	8015772 <__multadd>
 8015420:	4639      	mov	r1, r7
 8015422:	4681      	mov	r9, r0
 8015424:	2300      	movs	r3, #0
 8015426:	220a      	movs	r2, #10
 8015428:	4620      	mov	r0, r4
 801542a:	f000 f9a2 	bl	8015772 <__multadd>
 801542e:	4607      	mov	r7, r0
 8015430:	e7f2      	b.n	8015418 <_dtoa_r+0xaa0>
 8015432:	f04f 0900 	mov.w	r9, #0
 8015436:	4659      	mov	r1, fp
 8015438:	2201      	movs	r2, #1
 801543a:	4620      	mov	r0, r4
 801543c:	f000 fb0e 	bl	8015a5c <__lshift>
 8015440:	4631      	mov	r1, r6
 8015442:	4683      	mov	fp, r0
 8015444:	f000 fb5e 	bl	8015b04 <__mcmp>
 8015448:	2800      	cmp	r0, #0
 801544a:	dcb8      	bgt.n	80153be <_dtoa_r+0xa46>
 801544c:	d102      	bne.n	8015454 <_dtoa_r+0xadc>
 801544e:	f018 0f01 	tst.w	r8, #1
 8015452:	d1b4      	bne.n	80153be <_dtoa_r+0xa46>
 8015454:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8015458:	1e6a      	subs	r2, r5, #1
 801545a:	2b30      	cmp	r3, #48	; 0x30
 801545c:	f47f af0f 	bne.w	801527e <_dtoa_r+0x906>
 8015460:	4615      	mov	r5, r2
 8015462:	e7f7      	b.n	8015454 <_dtoa_r+0xadc>
 8015464:	9b06      	ldr	r3, [sp, #24]
 8015466:	4293      	cmp	r3, r2
 8015468:	d105      	bne.n	8015476 <_dtoa_r+0xafe>
 801546a:	2331      	movs	r3, #49	; 0x31
 801546c:	9a06      	ldr	r2, [sp, #24]
 801546e:	f10a 0a01 	add.w	sl, sl, #1
 8015472:	7013      	strb	r3, [r2, #0]
 8015474:	e703      	b.n	801527e <_dtoa_r+0x906>
 8015476:	4615      	mov	r5, r2
 8015478:	e7a1      	b.n	80153be <_dtoa_r+0xa46>
 801547a:	4b17      	ldr	r3, [pc, #92]	; (80154d8 <_dtoa_r+0xb60>)
 801547c:	f7ff bae1 	b.w	8014a42 <_dtoa_r+0xca>
 8015480:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8015482:	2b00      	cmp	r3, #0
 8015484:	f47f aabb 	bne.w	80149fe <_dtoa_r+0x86>
 8015488:	4b14      	ldr	r3, [pc, #80]	; (80154dc <_dtoa_r+0xb64>)
 801548a:	f7ff bada 	b.w	8014a42 <_dtoa_r+0xca>
 801548e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8015490:	2b01      	cmp	r3, #1
 8015492:	f77f ae3f 	ble.w	8015114 <_dtoa_r+0x79c>
 8015496:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8015498:	9308      	str	r3, [sp, #32]
 801549a:	e653      	b.n	8015144 <_dtoa_r+0x7cc>
 801549c:	9b04      	ldr	r3, [sp, #16]
 801549e:	2b00      	cmp	r3, #0
 80154a0:	dc03      	bgt.n	80154aa <_dtoa_r+0xb32>
 80154a2:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80154a4:	2b02      	cmp	r3, #2
 80154a6:	f73f aed5 	bgt.w	8015254 <_dtoa_r+0x8dc>
 80154aa:	9d06      	ldr	r5, [sp, #24]
 80154ac:	4631      	mov	r1, r6
 80154ae:	4658      	mov	r0, fp
 80154b0:	f7ff f9d2 	bl	8014858 <quorem>
 80154b4:	9b06      	ldr	r3, [sp, #24]
 80154b6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80154ba:	f805 8b01 	strb.w	r8, [r5], #1
 80154be:	9a04      	ldr	r2, [sp, #16]
 80154c0:	1aeb      	subs	r3, r5, r3
 80154c2:	429a      	cmp	r2, r3
 80154c4:	ddb5      	ble.n	8015432 <_dtoa_r+0xaba>
 80154c6:	4659      	mov	r1, fp
 80154c8:	2300      	movs	r3, #0
 80154ca:	220a      	movs	r2, #10
 80154cc:	4620      	mov	r0, r4
 80154ce:	f000 f950 	bl	8015772 <__multadd>
 80154d2:	4683      	mov	fp, r0
 80154d4:	e7ea      	b.n	80154ac <_dtoa_r+0xb34>
 80154d6:	bf00      	nop
 80154d8:	08017a80 	.word	0x08017a80
 80154dc:	08017aa4 	.word	0x08017aa4

080154e0 <std>:
 80154e0:	2300      	movs	r3, #0
 80154e2:	b510      	push	{r4, lr}
 80154e4:	4604      	mov	r4, r0
 80154e6:	e9c0 3300 	strd	r3, r3, [r0]
 80154ea:	6083      	str	r3, [r0, #8]
 80154ec:	8181      	strh	r1, [r0, #12]
 80154ee:	6643      	str	r3, [r0, #100]	; 0x64
 80154f0:	81c2      	strh	r2, [r0, #14]
 80154f2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80154f6:	6183      	str	r3, [r0, #24]
 80154f8:	4619      	mov	r1, r3
 80154fa:	2208      	movs	r2, #8
 80154fc:	305c      	adds	r0, #92	; 0x5c
 80154fe:	f7fe fbd3 	bl	8013ca8 <memset>
 8015502:	4b05      	ldr	r3, [pc, #20]	; (8015518 <std+0x38>)
 8015504:	6224      	str	r4, [r4, #32]
 8015506:	6263      	str	r3, [r4, #36]	; 0x24
 8015508:	4b04      	ldr	r3, [pc, #16]	; (801551c <std+0x3c>)
 801550a:	62a3      	str	r3, [r4, #40]	; 0x28
 801550c:	4b04      	ldr	r3, [pc, #16]	; (8015520 <std+0x40>)
 801550e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8015510:	4b04      	ldr	r3, [pc, #16]	; (8015524 <std+0x44>)
 8015512:	6323      	str	r3, [r4, #48]	; 0x30
 8015514:	bd10      	pop	{r4, pc}
 8015516:	bf00      	nop
 8015518:	080161d1 	.word	0x080161d1
 801551c:	080161f3 	.word	0x080161f3
 8015520:	0801622b 	.word	0x0801622b
 8015524:	0801624f 	.word	0x0801624f

08015528 <_cleanup_r>:
 8015528:	4901      	ldr	r1, [pc, #4]	; (8015530 <_cleanup_r+0x8>)
 801552a:	f000 b885 	b.w	8015638 <_fwalk_reent>
 801552e:	bf00      	nop
 8015530:	08016545 	.word	0x08016545

08015534 <__sfmoreglue>:
 8015534:	b570      	push	{r4, r5, r6, lr}
 8015536:	2568      	movs	r5, #104	; 0x68
 8015538:	1e4a      	subs	r2, r1, #1
 801553a:	4355      	muls	r5, r2
 801553c:	460e      	mov	r6, r1
 801553e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8015542:	f7fe fc05 	bl	8013d50 <_malloc_r>
 8015546:	4604      	mov	r4, r0
 8015548:	b140      	cbz	r0, 801555c <__sfmoreglue+0x28>
 801554a:	2100      	movs	r1, #0
 801554c:	e9c0 1600 	strd	r1, r6, [r0]
 8015550:	300c      	adds	r0, #12
 8015552:	60a0      	str	r0, [r4, #8]
 8015554:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8015558:	f7fe fba6 	bl	8013ca8 <memset>
 801555c:	4620      	mov	r0, r4
 801555e:	bd70      	pop	{r4, r5, r6, pc}

08015560 <__sinit>:
 8015560:	6983      	ldr	r3, [r0, #24]
 8015562:	b510      	push	{r4, lr}
 8015564:	4604      	mov	r4, r0
 8015566:	bb33      	cbnz	r3, 80155b6 <__sinit+0x56>
 8015568:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 801556c:	6503      	str	r3, [r0, #80]	; 0x50
 801556e:	4b12      	ldr	r3, [pc, #72]	; (80155b8 <__sinit+0x58>)
 8015570:	4a12      	ldr	r2, [pc, #72]	; (80155bc <__sinit+0x5c>)
 8015572:	681b      	ldr	r3, [r3, #0]
 8015574:	6282      	str	r2, [r0, #40]	; 0x28
 8015576:	4298      	cmp	r0, r3
 8015578:	bf04      	itt	eq
 801557a:	2301      	moveq	r3, #1
 801557c:	6183      	streq	r3, [r0, #24]
 801557e:	f000 f81f 	bl	80155c0 <__sfp>
 8015582:	6060      	str	r0, [r4, #4]
 8015584:	4620      	mov	r0, r4
 8015586:	f000 f81b 	bl	80155c0 <__sfp>
 801558a:	60a0      	str	r0, [r4, #8]
 801558c:	4620      	mov	r0, r4
 801558e:	f000 f817 	bl	80155c0 <__sfp>
 8015592:	2200      	movs	r2, #0
 8015594:	60e0      	str	r0, [r4, #12]
 8015596:	2104      	movs	r1, #4
 8015598:	6860      	ldr	r0, [r4, #4]
 801559a:	f7ff ffa1 	bl	80154e0 <std>
 801559e:	2201      	movs	r2, #1
 80155a0:	2109      	movs	r1, #9
 80155a2:	68a0      	ldr	r0, [r4, #8]
 80155a4:	f7ff ff9c 	bl	80154e0 <std>
 80155a8:	2202      	movs	r2, #2
 80155aa:	2112      	movs	r1, #18
 80155ac:	68e0      	ldr	r0, [r4, #12]
 80155ae:	f7ff ff97 	bl	80154e0 <std>
 80155b2:	2301      	movs	r3, #1
 80155b4:	61a3      	str	r3, [r4, #24]
 80155b6:	bd10      	pop	{r4, pc}
 80155b8:	08017a6c 	.word	0x08017a6c
 80155bc:	08015529 	.word	0x08015529

080155c0 <__sfp>:
 80155c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80155c2:	4b1b      	ldr	r3, [pc, #108]	; (8015630 <__sfp+0x70>)
 80155c4:	4607      	mov	r7, r0
 80155c6:	681e      	ldr	r6, [r3, #0]
 80155c8:	69b3      	ldr	r3, [r6, #24]
 80155ca:	b913      	cbnz	r3, 80155d2 <__sfp+0x12>
 80155cc:	4630      	mov	r0, r6
 80155ce:	f7ff ffc7 	bl	8015560 <__sinit>
 80155d2:	3648      	adds	r6, #72	; 0x48
 80155d4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80155d8:	3b01      	subs	r3, #1
 80155da:	d503      	bpl.n	80155e4 <__sfp+0x24>
 80155dc:	6833      	ldr	r3, [r6, #0]
 80155de:	b133      	cbz	r3, 80155ee <__sfp+0x2e>
 80155e0:	6836      	ldr	r6, [r6, #0]
 80155e2:	e7f7      	b.n	80155d4 <__sfp+0x14>
 80155e4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80155e8:	b16d      	cbz	r5, 8015606 <__sfp+0x46>
 80155ea:	3468      	adds	r4, #104	; 0x68
 80155ec:	e7f4      	b.n	80155d8 <__sfp+0x18>
 80155ee:	2104      	movs	r1, #4
 80155f0:	4638      	mov	r0, r7
 80155f2:	f7ff ff9f 	bl	8015534 <__sfmoreglue>
 80155f6:	6030      	str	r0, [r6, #0]
 80155f8:	2800      	cmp	r0, #0
 80155fa:	d1f1      	bne.n	80155e0 <__sfp+0x20>
 80155fc:	230c      	movs	r3, #12
 80155fe:	4604      	mov	r4, r0
 8015600:	603b      	str	r3, [r7, #0]
 8015602:	4620      	mov	r0, r4
 8015604:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015606:	4b0b      	ldr	r3, [pc, #44]	; (8015634 <__sfp+0x74>)
 8015608:	6665      	str	r5, [r4, #100]	; 0x64
 801560a:	e9c4 5500 	strd	r5, r5, [r4]
 801560e:	60a5      	str	r5, [r4, #8]
 8015610:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8015614:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8015618:	2208      	movs	r2, #8
 801561a:	4629      	mov	r1, r5
 801561c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8015620:	f7fe fb42 	bl	8013ca8 <memset>
 8015624:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8015628:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 801562c:	e7e9      	b.n	8015602 <__sfp+0x42>
 801562e:	bf00      	nop
 8015630:	08017a6c 	.word	0x08017a6c
 8015634:	ffff0001 	.word	0xffff0001

08015638 <_fwalk_reent>:
 8015638:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801563c:	4680      	mov	r8, r0
 801563e:	4689      	mov	r9, r1
 8015640:	2600      	movs	r6, #0
 8015642:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8015646:	b914      	cbnz	r4, 801564e <_fwalk_reent+0x16>
 8015648:	4630      	mov	r0, r6
 801564a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801564e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8015652:	3f01      	subs	r7, #1
 8015654:	d501      	bpl.n	801565a <_fwalk_reent+0x22>
 8015656:	6824      	ldr	r4, [r4, #0]
 8015658:	e7f5      	b.n	8015646 <_fwalk_reent+0xe>
 801565a:	89ab      	ldrh	r3, [r5, #12]
 801565c:	2b01      	cmp	r3, #1
 801565e:	d907      	bls.n	8015670 <_fwalk_reent+0x38>
 8015660:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8015664:	3301      	adds	r3, #1
 8015666:	d003      	beq.n	8015670 <_fwalk_reent+0x38>
 8015668:	4629      	mov	r1, r5
 801566a:	4640      	mov	r0, r8
 801566c:	47c8      	blx	r9
 801566e:	4306      	orrs	r6, r0
 8015670:	3568      	adds	r5, #104	; 0x68
 8015672:	e7ee      	b.n	8015652 <_fwalk_reent+0x1a>

08015674 <__locale_ctype_ptr_l>:
 8015674:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8015678:	4770      	bx	lr
	...

0801567c <_localeconv_r>:
 801567c:	4b04      	ldr	r3, [pc, #16]	; (8015690 <_localeconv_r+0x14>)
 801567e:	681b      	ldr	r3, [r3, #0]
 8015680:	6a18      	ldr	r0, [r3, #32]
 8015682:	4b04      	ldr	r3, [pc, #16]	; (8015694 <_localeconv_r+0x18>)
 8015684:	2800      	cmp	r0, #0
 8015686:	bf08      	it	eq
 8015688:	4618      	moveq	r0, r3
 801568a:	30f0      	adds	r0, #240	; 0xf0
 801568c:	4770      	bx	lr
 801568e:	bf00      	nop
 8015690:	2000026c 	.word	0x2000026c
 8015694:	200002d0 	.word	0x200002d0

08015698 <__ascii_mbtowc>:
 8015698:	b082      	sub	sp, #8
 801569a:	b901      	cbnz	r1, 801569e <__ascii_mbtowc+0x6>
 801569c:	a901      	add	r1, sp, #4
 801569e:	b142      	cbz	r2, 80156b2 <__ascii_mbtowc+0x1a>
 80156a0:	b14b      	cbz	r3, 80156b6 <__ascii_mbtowc+0x1e>
 80156a2:	7813      	ldrb	r3, [r2, #0]
 80156a4:	600b      	str	r3, [r1, #0]
 80156a6:	7812      	ldrb	r2, [r2, #0]
 80156a8:	1c10      	adds	r0, r2, #0
 80156aa:	bf18      	it	ne
 80156ac:	2001      	movne	r0, #1
 80156ae:	b002      	add	sp, #8
 80156b0:	4770      	bx	lr
 80156b2:	4610      	mov	r0, r2
 80156b4:	e7fb      	b.n	80156ae <__ascii_mbtowc+0x16>
 80156b6:	f06f 0001 	mvn.w	r0, #1
 80156ba:	e7f8      	b.n	80156ae <__ascii_mbtowc+0x16>

080156bc <memchr>:
 80156bc:	b510      	push	{r4, lr}
 80156be:	b2c9      	uxtb	r1, r1
 80156c0:	4402      	add	r2, r0
 80156c2:	4290      	cmp	r0, r2
 80156c4:	4603      	mov	r3, r0
 80156c6:	d101      	bne.n	80156cc <memchr+0x10>
 80156c8:	2300      	movs	r3, #0
 80156ca:	e003      	b.n	80156d4 <memchr+0x18>
 80156cc:	781c      	ldrb	r4, [r3, #0]
 80156ce:	3001      	adds	r0, #1
 80156d0:	428c      	cmp	r4, r1
 80156d2:	d1f6      	bne.n	80156c2 <memchr+0x6>
 80156d4:	4618      	mov	r0, r3
 80156d6:	bd10      	pop	{r4, pc}

080156d8 <__malloc_lock>:
 80156d8:	4770      	bx	lr

080156da <__malloc_unlock>:
 80156da:	4770      	bx	lr

080156dc <_Balloc>:
 80156dc:	b570      	push	{r4, r5, r6, lr}
 80156de:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80156e0:	4604      	mov	r4, r0
 80156e2:	460e      	mov	r6, r1
 80156e4:	b93d      	cbnz	r5, 80156f6 <_Balloc+0x1a>
 80156e6:	2010      	movs	r0, #16
 80156e8:	f7fe fab4 	bl	8013c54 <malloc>
 80156ec:	6260      	str	r0, [r4, #36]	; 0x24
 80156ee:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80156f2:	6005      	str	r5, [r0, #0]
 80156f4:	60c5      	str	r5, [r0, #12]
 80156f6:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80156f8:	68eb      	ldr	r3, [r5, #12]
 80156fa:	b183      	cbz	r3, 801571e <_Balloc+0x42>
 80156fc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80156fe:	68db      	ldr	r3, [r3, #12]
 8015700:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8015704:	b9b8      	cbnz	r0, 8015736 <_Balloc+0x5a>
 8015706:	2101      	movs	r1, #1
 8015708:	fa01 f506 	lsl.w	r5, r1, r6
 801570c:	1d6a      	adds	r2, r5, #5
 801570e:	0092      	lsls	r2, r2, #2
 8015710:	4620      	mov	r0, r4
 8015712:	f000 fabe 	bl	8015c92 <_calloc_r>
 8015716:	b160      	cbz	r0, 8015732 <_Balloc+0x56>
 8015718:	e9c0 6501 	strd	r6, r5, [r0, #4]
 801571c:	e00e      	b.n	801573c <_Balloc+0x60>
 801571e:	2221      	movs	r2, #33	; 0x21
 8015720:	2104      	movs	r1, #4
 8015722:	4620      	mov	r0, r4
 8015724:	f000 fab5 	bl	8015c92 <_calloc_r>
 8015728:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801572a:	60e8      	str	r0, [r5, #12]
 801572c:	68db      	ldr	r3, [r3, #12]
 801572e:	2b00      	cmp	r3, #0
 8015730:	d1e4      	bne.n	80156fc <_Balloc+0x20>
 8015732:	2000      	movs	r0, #0
 8015734:	bd70      	pop	{r4, r5, r6, pc}
 8015736:	6802      	ldr	r2, [r0, #0]
 8015738:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 801573c:	2300      	movs	r3, #0
 801573e:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8015742:	e7f7      	b.n	8015734 <_Balloc+0x58>

08015744 <_Bfree>:
 8015744:	b570      	push	{r4, r5, r6, lr}
 8015746:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8015748:	4606      	mov	r6, r0
 801574a:	460d      	mov	r5, r1
 801574c:	b93c      	cbnz	r4, 801575e <_Bfree+0x1a>
 801574e:	2010      	movs	r0, #16
 8015750:	f7fe fa80 	bl	8013c54 <malloc>
 8015754:	6270      	str	r0, [r6, #36]	; 0x24
 8015756:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801575a:	6004      	str	r4, [r0, #0]
 801575c:	60c4      	str	r4, [r0, #12]
 801575e:	b13d      	cbz	r5, 8015770 <_Bfree+0x2c>
 8015760:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8015762:	686a      	ldr	r2, [r5, #4]
 8015764:	68db      	ldr	r3, [r3, #12]
 8015766:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801576a:	6029      	str	r1, [r5, #0]
 801576c:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8015770:	bd70      	pop	{r4, r5, r6, pc}

08015772 <__multadd>:
 8015772:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015776:	461f      	mov	r7, r3
 8015778:	4606      	mov	r6, r0
 801577a:	460c      	mov	r4, r1
 801577c:	2300      	movs	r3, #0
 801577e:	690d      	ldr	r5, [r1, #16]
 8015780:	f101 0c14 	add.w	ip, r1, #20
 8015784:	f8dc 0000 	ldr.w	r0, [ip]
 8015788:	3301      	adds	r3, #1
 801578a:	b281      	uxth	r1, r0
 801578c:	fb02 7101 	mla	r1, r2, r1, r7
 8015790:	0c00      	lsrs	r0, r0, #16
 8015792:	0c0f      	lsrs	r7, r1, #16
 8015794:	fb02 7000 	mla	r0, r2, r0, r7
 8015798:	b289      	uxth	r1, r1
 801579a:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 801579e:	429d      	cmp	r5, r3
 80157a0:	ea4f 4710 	mov.w	r7, r0, lsr #16
 80157a4:	f84c 1b04 	str.w	r1, [ip], #4
 80157a8:	dcec      	bgt.n	8015784 <__multadd+0x12>
 80157aa:	b1d7      	cbz	r7, 80157e2 <__multadd+0x70>
 80157ac:	68a3      	ldr	r3, [r4, #8]
 80157ae:	42ab      	cmp	r3, r5
 80157b0:	dc12      	bgt.n	80157d8 <__multadd+0x66>
 80157b2:	6861      	ldr	r1, [r4, #4]
 80157b4:	4630      	mov	r0, r6
 80157b6:	3101      	adds	r1, #1
 80157b8:	f7ff ff90 	bl	80156dc <_Balloc>
 80157bc:	4680      	mov	r8, r0
 80157be:	6922      	ldr	r2, [r4, #16]
 80157c0:	f104 010c 	add.w	r1, r4, #12
 80157c4:	3202      	adds	r2, #2
 80157c6:	0092      	lsls	r2, r2, #2
 80157c8:	300c      	adds	r0, #12
 80157ca:	f7fe fa62 	bl	8013c92 <memcpy>
 80157ce:	4621      	mov	r1, r4
 80157d0:	4630      	mov	r0, r6
 80157d2:	f7ff ffb7 	bl	8015744 <_Bfree>
 80157d6:	4644      	mov	r4, r8
 80157d8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80157dc:	3501      	adds	r5, #1
 80157de:	615f      	str	r7, [r3, #20]
 80157e0:	6125      	str	r5, [r4, #16]
 80157e2:	4620      	mov	r0, r4
 80157e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080157e8 <__hi0bits>:
 80157e8:	0c02      	lsrs	r2, r0, #16
 80157ea:	0412      	lsls	r2, r2, #16
 80157ec:	4603      	mov	r3, r0
 80157ee:	b9b2      	cbnz	r2, 801581e <__hi0bits+0x36>
 80157f0:	0403      	lsls	r3, r0, #16
 80157f2:	2010      	movs	r0, #16
 80157f4:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80157f8:	bf04      	itt	eq
 80157fa:	021b      	lsleq	r3, r3, #8
 80157fc:	3008      	addeq	r0, #8
 80157fe:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8015802:	bf04      	itt	eq
 8015804:	011b      	lsleq	r3, r3, #4
 8015806:	3004      	addeq	r0, #4
 8015808:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 801580c:	bf04      	itt	eq
 801580e:	009b      	lsleq	r3, r3, #2
 8015810:	3002      	addeq	r0, #2
 8015812:	2b00      	cmp	r3, #0
 8015814:	db06      	blt.n	8015824 <__hi0bits+0x3c>
 8015816:	005b      	lsls	r3, r3, #1
 8015818:	d503      	bpl.n	8015822 <__hi0bits+0x3a>
 801581a:	3001      	adds	r0, #1
 801581c:	4770      	bx	lr
 801581e:	2000      	movs	r0, #0
 8015820:	e7e8      	b.n	80157f4 <__hi0bits+0xc>
 8015822:	2020      	movs	r0, #32
 8015824:	4770      	bx	lr

08015826 <__lo0bits>:
 8015826:	6803      	ldr	r3, [r0, #0]
 8015828:	4601      	mov	r1, r0
 801582a:	f013 0207 	ands.w	r2, r3, #7
 801582e:	d00b      	beq.n	8015848 <__lo0bits+0x22>
 8015830:	07da      	lsls	r2, r3, #31
 8015832:	d423      	bmi.n	801587c <__lo0bits+0x56>
 8015834:	0798      	lsls	r0, r3, #30
 8015836:	bf49      	itett	mi
 8015838:	085b      	lsrmi	r3, r3, #1
 801583a:	089b      	lsrpl	r3, r3, #2
 801583c:	2001      	movmi	r0, #1
 801583e:	600b      	strmi	r3, [r1, #0]
 8015840:	bf5c      	itt	pl
 8015842:	600b      	strpl	r3, [r1, #0]
 8015844:	2002      	movpl	r0, #2
 8015846:	4770      	bx	lr
 8015848:	b298      	uxth	r0, r3
 801584a:	b9a8      	cbnz	r0, 8015878 <__lo0bits+0x52>
 801584c:	2010      	movs	r0, #16
 801584e:	0c1b      	lsrs	r3, r3, #16
 8015850:	f013 0fff 	tst.w	r3, #255	; 0xff
 8015854:	bf04      	itt	eq
 8015856:	0a1b      	lsreq	r3, r3, #8
 8015858:	3008      	addeq	r0, #8
 801585a:	071a      	lsls	r2, r3, #28
 801585c:	bf04      	itt	eq
 801585e:	091b      	lsreq	r3, r3, #4
 8015860:	3004      	addeq	r0, #4
 8015862:	079a      	lsls	r2, r3, #30
 8015864:	bf04      	itt	eq
 8015866:	089b      	lsreq	r3, r3, #2
 8015868:	3002      	addeq	r0, #2
 801586a:	07da      	lsls	r2, r3, #31
 801586c:	d402      	bmi.n	8015874 <__lo0bits+0x4e>
 801586e:	085b      	lsrs	r3, r3, #1
 8015870:	d006      	beq.n	8015880 <__lo0bits+0x5a>
 8015872:	3001      	adds	r0, #1
 8015874:	600b      	str	r3, [r1, #0]
 8015876:	4770      	bx	lr
 8015878:	4610      	mov	r0, r2
 801587a:	e7e9      	b.n	8015850 <__lo0bits+0x2a>
 801587c:	2000      	movs	r0, #0
 801587e:	4770      	bx	lr
 8015880:	2020      	movs	r0, #32
 8015882:	4770      	bx	lr

08015884 <__i2b>:
 8015884:	b510      	push	{r4, lr}
 8015886:	460c      	mov	r4, r1
 8015888:	2101      	movs	r1, #1
 801588a:	f7ff ff27 	bl	80156dc <_Balloc>
 801588e:	2201      	movs	r2, #1
 8015890:	6144      	str	r4, [r0, #20]
 8015892:	6102      	str	r2, [r0, #16]
 8015894:	bd10      	pop	{r4, pc}

08015896 <__multiply>:
 8015896:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801589a:	4614      	mov	r4, r2
 801589c:	690a      	ldr	r2, [r1, #16]
 801589e:	6923      	ldr	r3, [r4, #16]
 80158a0:	4688      	mov	r8, r1
 80158a2:	429a      	cmp	r2, r3
 80158a4:	bfbe      	ittt	lt
 80158a6:	460b      	movlt	r3, r1
 80158a8:	46a0      	movlt	r8, r4
 80158aa:	461c      	movlt	r4, r3
 80158ac:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80158b0:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80158b4:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80158b8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80158bc:	eb07 0609 	add.w	r6, r7, r9
 80158c0:	42b3      	cmp	r3, r6
 80158c2:	bfb8      	it	lt
 80158c4:	3101      	addlt	r1, #1
 80158c6:	f7ff ff09 	bl	80156dc <_Balloc>
 80158ca:	f100 0514 	add.w	r5, r0, #20
 80158ce:	462b      	mov	r3, r5
 80158d0:	2200      	movs	r2, #0
 80158d2:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 80158d6:	4573      	cmp	r3, lr
 80158d8:	d316      	bcc.n	8015908 <__multiply+0x72>
 80158da:	f104 0214 	add.w	r2, r4, #20
 80158de:	f108 0114 	add.w	r1, r8, #20
 80158e2:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 80158e6:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80158ea:	9300      	str	r3, [sp, #0]
 80158ec:	9b00      	ldr	r3, [sp, #0]
 80158ee:	9201      	str	r2, [sp, #4]
 80158f0:	4293      	cmp	r3, r2
 80158f2:	d80c      	bhi.n	801590e <__multiply+0x78>
 80158f4:	2e00      	cmp	r6, #0
 80158f6:	dd03      	ble.n	8015900 <__multiply+0x6a>
 80158f8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80158fc:	2b00      	cmp	r3, #0
 80158fe:	d05d      	beq.n	80159bc <__multiply+0x126>
 8015900:	6106      	str	r6, [r0, #16]
 8015902:	b003      	add	sp, #12
 8015904:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015908:	f843 2b04 	str.w	r2, [r3], #4
 801590c:	e7e3      	b.n	80158d6 <__multiply+0x40>
 801590e:	f8b2 b000 	ldrh.w	fp, [r2]
 8015912:	f1bb 0f00 	cmp.w	fp, #0
 8015916:	d023      	beq.n	8015960 <__multiply+0xca>
 8015918:	4689      	mov	r9, r1
 801591a:	46ac      	mov	ip, r5
 801591c:	f04f 0800 	mov.w	r8, #0
 8015920:	f859 4b04 	ldr.w	r4, [r9], #4
 8015924:	f8dc a000 	ldr.w	sl, [ip]
 8015928:	b2a3      	uxth	r3, r4
 801592a:	fa1f fa8a 	uxth.w	sl, sl
 801592e:	fb0b a303 	mla	r3, fp, r3, sl
 8015932:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8015936:	f8dc 4000 	ldr.w	r4, [ip]
 801593a:	4443      	add	r3, r8
 801593c:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8015940:	fb0b 840a 	mla	r4, fp, sl, r8
 8015944:	46e2      	mov	sl, ip
 8015946:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 801594a:	b29b      	uxth	r3, r3
 801594c:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8015950:	454f      	cmp	r7, r9
 8015952:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8015956:	f84a 3b04 	str.w	r3, [sl], #4
 801595a:	d82b      	bhi.n	80159b4 <__multiply+0x11e>
 801595c:	f8cc 8004 	str.w	r8, [ip, #4]
 8015960:	9b01      	ldr	r3, [sp, #4]
 8015962:	3204      	adds	r2, #4
 8015964:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8015968:	f1ba 0f00 	cmp.w	sl, #0
 801596c:	d020      	beq.n	80159b0 <__multiply+0x11a>
 801596e:	4689      	mov	r9, r1
 8015970:	46a8      	mov	r8, r5
 8015972:	f04f 0b00 	mov.w	fp, #0
 8015976:	682b      	ldr	r3, [r5, #0]
 8015978:	f8b9 c000 	ldrh.w	ip, [r9]
 801597c:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8015980:	b29b      	uxth	r3, r3
 8015982:	fb0a 440c 	mla	r4, sl, ip, r4
 8015986:	46c4      	mov	ip, r8
 8015988:	445c      	add	r4, fp
 801598a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 801598e:	f84c 3b04 	str.w	r3, [ip], #4
 8015992:	f859 3b04 	ldr.w	r3, [r9], #4
 8015996:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 801599a:	0c1b      	lsrs	r3, r3, #16
 801599c:	fb0a b303 	mla	r3, sl, r3, fp
 80159a0:	454f      	cmp	r7, r9
 80159a2:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 80159a6:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 80159aa:	d805      	bhi.n	80159b8 <__multiply+0x122>
 80159ac:	f8c8 3004 	str.w	r3, [r8, #4]
 80159b0:	3504      	adds	r5, #4
 80159b2:	e79b      	b.n	80158ec <__multiply+0x56>
 80159b4:	46d4      	mov	ip, sl
 80159b6:	e7b3      	b.n	8015920 <__multiply+0x8a>
 80159b8:	46e0      	mov	r8, ip
 80159ba:	e7dd      	b.n	8015978 <__multiply+0xe2>
 80159bc:	3e01      	subs	r6, #1
 80159be:	e799      	b.n	80158f4 <__multiply+0x5e>

080159c0 <__pow5mult>:
 80159c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80159c4:	4615      	mov	r5, r2
 80159c6:	f012 0203 	ands.w	r2, r2, #3
 80159ca:	4606      	mov	r6, r0
 80159cc:	460f      	mov	r7, r1
 80159ce:	d007      	beq.n	80159e0 <__pow5mult+0x20>
 80159d0:	4c21      	ldr	r4, [pc, #132]	; (8015a58 <__pow5mult+0x98>)
 80159d2:	3a01      	subs	r2, #1
 80159d4:	2300      	movs	r3, #0
 80159d6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80159da:	f7ff feca 	bl	8015772 <__multadd>
 80159de:	4607      	mov	r7, r0
 80159e0:	10ad      	asrs	r5, r5, #2
 80159e2:	d035      	beq.n	8015a50 <__pow5mult+0x90>
 80159e4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80159e6:	b93c      	cbnz	r4, 80159f8 <__pow5mult+0x38>
 80159e8:	2010      	movs	r0, #16
 80159ea:	f7fe f933 	bl	8013c54 <malloc>
 80159ee:	6270      	str	r0, [r6, #36]	; 0x24
 80159f0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80159f4:	6004      	str	r4, [r0, #0]
 80159f6:	60c4      	str	r4, [r0, #12]
 80159f8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80159fc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8015a00:	b94c      	cbnz	r4, 8015a16 <__pow5mult+0x56>
 8015a02:	f240 2171 	movw	r1, #625	; 0x271
 8015a06:	4630      	mov	r0, r6
 8015a08:	f7ff ff3c 	bl	8015884 <__i2b>
 8015a0c:	2300      	movs	r3, #0
 8015a0e:	4604      	mov	r4, r0
 8015a10:	f8c8 0008 	str.w	r0, [r8, #8]
 8015a14:	6003      	str	r3, [r0, #0]
 8015a16:	f04f 0800 	mov.w	r8, #0
 8015a1a:	07eb      	lsls	r3, r5, #31
 8015a1c:	d50a      	bpl.n	8015a34 <__pow5mult+0x74>
 8015a1e:	4639      	mov	r1, r7
 8015a20:	4622      	mov	r2, r4
 8015a22:	4630      	mov	r0, r6
 8015a24:	f7ff ff37 	bl	8015896 <__multiply>
 8015a28:	4681      	mov	r9, r0
 8015a2a:	4639      	mov	r1, r7
 8015a2c:	4630      	mov	r0, r6
 8015a2e:	f7ff fe89 	bl	8015744 <_Bfree>
 8015a32:	464f      	mov	r7, r9
 8015a34:	106d      	asrs	r5, r5, #1
 8015a36:	d00b      	beq.n	8015a50 <__pow5mult+0x90>
 8015a38:	6820      	ldr	r0, [r4, #0]
 8015a3a:	b938      	cbnz	r0, 8015a4c <__pow5mult+0x8c>
 8015a3c:	4622      	mov	r2, r4
 8015a3e:	4621      	mov	r1, r4
 8015a40:	4630      	mov	r0, r6
 8015a42:	f7ff ff28 	bl	8015896 <__multiply>
 8015a46:	6020      	str	r0, [r4, #0]
 8015a48:	f8c0 8000 	str.w	r8, [r0]
 8015a4c:	4604      	mov	r4, r0
 8015a4e:	e7e4      	b.n	8015a1a <__pow5mult+0x5a>
 8015a50:	4638      	mov	r0, r7
 8015a52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015a56:	bf00      	nop
 8015a58:	08017c10 	.word	0x08017c10

08015a5c <__lshift>:
 8015a5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015a60:	460c      	mov	r4, r1
 8015a62:	4607      	mov	r7, r0
 8015a64:	4616      	mov	r6, r2
 8015a66:	6923      	ldr	r3, [r4, #16]
 8015a68:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8015a6c:	eb0a 0903 	add.w	r9, sl, r3
 8015a70:	6849      	ldr	r1, [r1, #4]
 8015a72:	68a3      	ldr	r3, [r4, #8]
 8015a74:	f109 0501 	add.w	r5, r9, #1
 8015a78:	42ab      	cmp	r3, r5
 8015a7a:	db32      	blt.n	8015ae2 <__lshift+0x86>
 8015a7c:	4638      	mov	r0, r7
 8015a7e:	f7ff fe2d 	bl	80156dc <_Balloc>
 8015a82:	2300      	movs	r3, #0
 8015a84:	4680      	mov	r8, r0
 8015a86:	461a      	mov	r2, r3
 8015a88:	f100 0114 	add.w	r1, r0, #20
 8015a8c:	4553      	cmp	r3, sl
 8015a8e:	db2b      	blt.n	8015ae8 <__lshift+0x8c>
 8015a90:	6920      	ldr	r0, [r4, #16]
 8015a92:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8015a96:	f104 0314 	add.w	r3, r4, #20
 8015a9a:	f016 021f 	ands.w	r2, r6, #31
 8015a9e:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8015aa2:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8015aa6:	d025      	beq.n	8015af4 <__lshift+0x98>
 8015aa8:	2000      	movs	r0, #0
 8015aaa:	f1c2 0e20 	rsb	lr, r2, #32
 8015aae:	468a      	mov	sl, r1
 8015ab0:	681e      	ldr	r6, [r3, #0]
 8015ab2:	4096      	lsls	r6, r2
 8015ab4:	4330      	orrs	r0, r6
 8015ab6:	f84a 0b04 	str.w	r0, [sl], #4
 8015aba:	f853 0b04 	ldr.w	r0, [r3], #4
 8015abe:	459c      	cmp	ip, r3
 8015ac0:	fa20 f00e 	lsr.w	r0, r0, lr
 8015ac4:	d814      	bhi.n	8015af0 <__lshift+0x94>
 8015ac6:	6048      	str	r0, [r1, #4]
 8015ac8:	b108      	cbz	r0, 8015ace <__lshift+0x72>
 8015aca:	f109 0502 	add.w	r5, r9, #2
 8015ace:	3d01      	subs	r5, #1
 8015ad0:	4638      	mov	r0, r7
 8015ad2:	f8c8 5010 	str.w	r5, [r8, #16]
 8015ad6:	4621      	mov	r1, r4
 8015ad8:	f7ff fe34 	bl	8015744 <_Bfree>
 8015adc:	4640      	mov	r0, r8
 8015ade:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015ae2:	3101      	adds	r1, #1
 8015ae4:	005b      	lsls	r3, r3, #1
 8015ae6:	e7c7      	b.n	8015a78 <__lshift+0x1c>
 8015ae8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8015aec:	3301      	adds	r3, #1
 8015aee:	e7cd      	b.n	8015a8c <__lshift+0x30>
 8015af0:	4651      	mov	r1, sl
 8015af2:	e7dc      	b.n	8015aae <__lshift+0x52>
 8015af4:	3904      	subs	r1, #4
 8015af6:	f853 2b04 	ldr.w	r2, [r3], #4
 8015afa:	459c      	cmp	ip, r3
 8015afc:	f841 2f04 	str.w	r2, [r1, #4]!
 8015b00:	d8f9      	bhi.n	8015af6 <__lshift+0x9a>
 8015b02:	e7e4      	b.n	8015ace <__lshift+0x72>

08015b04 <__mcmp>:
 8015b04:	6903      	ldr	r3, [r0, #16]
 8015b06:	690a      	ldr	r2, [r1, #16]
 8015b08:	b530      	push	{r4, r5, lr}
 8015b0a:	1a9b      	subs	r3, r3, r2
 8015b0c:	d10c      	bne.n	8015b28 <__mcmp+0x24>
 8015b0e:	0092      	lsls	r2, r2, #2
 8015b10:	3014      	adds	r0, #20
 8015b12:	3114      	adds	r1, #20
 8015b14:	1884      	adds	r4, r0, r2
 8015b16:	4411      	add	r1, r2
 8015b18:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8015b1c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8015b20:	4295      	cmp	r5, r2
 8015b22:	d003      	beq.n	8015b2c <__mcmp+0x28>
 8015b24:	d305      	bcc.n	8015b32 <__mcmp+0x2e>
 8015b26:	2301      	movs	r3, #1
 8015b28:	4618      	mov	r0, r3
 8015b2a:	bd30      	pop	{r4, r5, pc}
 8015b2c:	42a0      	cmp	r0, r4
 8015b2e:	d3f3      	bcc.n	8015b18 <__mcmp+0x14>
 8015b30:	e7fa      	b.n	8015b28 <__mcmp+0x24>
 8015b32:	f04f 33ff 	mov.w	r3, #4294967295
 8015b36:	e7f7      	b.n	8015b28 <__mcmp+0x24>

08015b38 <__mdiff>:
 8015b38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015b3c:	460d      	mov	r5, r1
 8015b3e:	4607      	mov	r7, r0
 8015b40:	4611      	mov	r1, r2
 8015b42:	4628      	mov	r0, r5
 8015b44:	4614      	mov	r4, r2
 8015b46:	f7ff ffdd 	bl	8015b04 <__mcmp>
 8015b4a:	1e06      	subs	r6, r0, #0
 8015b4c:	d108      	bne.n	8015b60 <__mdiff+0x28>
 8015b4e:	4631      	mov	r1, r6
 8015b50:	4638      	mov	r0, r7
 8015b52:	f7ff fdc3 	bl	80156dc <_Balloc>
 8015b56:	2301      	movs	r3, #1
 8015b58:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8015b5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015b60:	bfa4      	itt	ge
 8015b62:	4623      	movge	r3, r4
 8015b64:	462c      	movge	r4, r5
 8015b66:	4638      	mov	r0, r7
 8015b68:	6861      	ldr	r1, [r4, #4]
 8015b6a:	bfa6      	itte	ge
 8015b6c:	461d      	movge	r5, r3
 8015b6e:	2600      	movge	r6, #0
 8015b70:	2601      	movlt	r6, #1
 8015b72:	f7ff fdb3 	bl	80156dc <_Balloc>
 8015b76:	f04f 0e00 	mov.w	lr, #0
 8015b7a:	60c6      	str	r6, [r0, #12]
 8015b7c:	692b      	ldr	r3, [r5, #16]
 8015b7e:	6926      	ldr	r6, [r4, #16]
 8015b80:	f104 0214 	add.w	r2, r4, #20
 8015b84:	f105 0914 	add.w	r9, r5, #20
 8015b88:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8015b8c:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8015b90:	f100 0114 	add.w	r1, r0, #20
 8015b94:	f852 ab04 	ldr.w	sl, [r2], #4
 8015b98:	f859 5b04 	ldr.w	r5, [r9], #4
 8015b9c:	fa1f f38a 	uxth.w	r3, sl
 8015ba0:	4473      	add	r3, lr
 8015ba2:	b2ac      	uxth	r4, r5
 8015ba4:	1b1b      	subs	r3, r3, r4
 8015ba6:	0c2c      	lsrs	r4, r5, #16
 8015ba8:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 8015bac:	eb04 4423 	add.w	r4, r4, r3, asr #16
 8015bb0:	b29b      	uxth	r3, r3
 8015bb2:	ea4f 4e24 	mov.w	lr, r4, asr #16
 8015bb6:	45c8      	cmp	r8, r9
 8015bb8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8015bbc:	4694      	mov	ip, r2
 8015bbe:	f841 4b04 	str.w	r4, [r1], #4
 8015bc2:	d8e7      	bhi.n	8015b94 <__mdiff+0x5c>
 8015bc4:	45bc      	cmp	ip, r7
 8015bc6:	d304      	bcc.n	8015bd2 <__mdiff+0x9a>
 8015bc8:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8015bcc:	b183      	cbz	r3, 8015bf0 <__mdiff+0xb8>
 8015bce:	6106      	str	r6, [r0, #16]
 8015bd0:	e7c4      	b.n	8015b5c <__mdiff+0x24>
 8015bd2:	f85c 4b04 	ldr.w	r4, [ip], #4
 8015bd6:	b2a2      	uxth	r2, r4
 8015bd8:	4472      	add	r2, lr
 8015bda:	1413      	asrs	r3, r2, #16
 8015bdc:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8015be0:	b292      	uxth	r2, r2
 8015be2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8015be6:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8015bea:	f841 2b04 	str.w	r2, [r1], #4
 8015bee:	e7e9      	b.n	8015bc4 <__mdiff+0x8c>
 8015bf0:	3e01      	subs	r6, #1
 8015bf2:	e7e9      	b.n	8015bc8 <__mdiff+0x90>

08015bf4 <__d2b>:
 8015bf4:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8015bf8:	461c      	mov	r4, r3
 8015bfa:	e9dd 6508 	ldrd	r6, r5, [sp, #32]
 8015bfe:	2101      	movs	r1, #1
 8015c00:	4690      	mov	r8, r2
 8015c02:	f7ff fd6b 	bl	80156dc <_Balloc>
 8015c06:	f3c4 0213 	ubfx	r2, r4, #0, #20
 8015c0a:	f3c4 540a 	ubfx	r4, r4, #20, #11
 8015c0e:	4607      	mov	r7, r0
 8015c10:	bb34      	cbnz	r4, 8015c60 <__d2b+0x6c>
 8015c12:	9201      	str	r2, [sp, #4]
 8015c14:	f1b8 0200 	subs.w	r2, r8, #0
 8015c18:	d027      	beq.n	8015c6a <__d2b+0x76>
 8015c1a:	a802      	add	r0, sp, #8
 8015c1c:	f840 2d08 	str.w	r2, [r0, #-8]!
 8015c20:	f7ff fe01 	bl	8015826 <__lo0bits>
 8015c24:	9900      	ldr	r1, [sp, #0]
 8015c26:	b1f0      	cbz	r0, 8015c66 <__d2b+0x72>
 8015c28:	9a01      	ldr	r2, [sp, #4]
 8015c2a:	f1c0 0320 	rsb	r3, r0, #32
 8015c2e:	fa02 f303 	lsl.w	r3, r2, r3
 8015c32:	430b      	orrs	r3, r1
 8015c34:	40c2      	lsrs	r2, r0
 8015c36:	617b      	str	r3, [r7, #20]
 8015c38:	9201      	str	r2, [sp, #4]
 8015c3a:	9b01      	ldr	r3, [sp, #4]
 8015c3c:	2b00      	cmp	r3, #0
 8015c3e:	bf14      	ite	ne
 8015c40:	2102      	movne	r1, #2
 8015c42:	2101      	moveq	r1, #1
 8015c44:	61bb      	str	r3, [r7, #24]
 8015c46:	6139      	str	r1, [r7, #16]
 8015c48:	b1c4      	cbz	r4, 8015c7c <__d2b+0x88>
 8015c4a:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8015c4e:	4404      	add	r4, r0
 8015c50:	6034      	str	r4, [r6, #0]
 8015c52:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8015c56:	6028      	str	r0, [r5, #0]
 8015c58:	4638      	mov	r0, r7
 8015c5a:	b002      	add	sp, #8
 8015c5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015c60:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8015c64:	e7d5      	b.n	8015c12 <__d2b+0x1e>
 8015c66:	6179      	str	r1, [r7, #20]
 8015c68:	e7e7      	b.n	8015c3a <__d2b+0x46>
 8015c6a:	a801      	add	r0, sp, #4
 8015c6c:	f7ff fddb 	bl	8015826 <__lo0bits>
 8015c70:	2101      	movs	r1, #1
 8015c72:	9b01      	ldr	r3, [sp, #4]
 8015c74:	6139      	str	r1, [r7, #16]
 8015c76:	617b      	str	r3, [r7, #20]
 8015c78:	3020      	adds	r0, #32
 8015c7a:	e7e5      	b.n	8015c48 <__d2b+0x54>
 8015c7c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8015c80:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8015c84:	6030      	str	r0, [r6, #0]
 8015c86:	6918      	ldr	r0, [r3, #16]
 8015c88:	f7ff fdae 	bl	80157e8 <__hi0bits>
 8015c8c:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8015c90:	e7e1      	b.n	8015c56 <__d2b+0x62>

08015c92 <_calloc_r>:
 8015c92:	b538      	push	{r3, r4, r5, lr}
 8015c94:	fb02 f401 	mul.w	r4, r2, r1
 8015c98:	4621      	mov	r1, r4
 8015c9a:	f7fe f859 	bl	8013d50 <_malloc_r>
 8015c9e:	4605      	mov	r5, r0
 8015ca0:	b118      	cbz	r0, 8015caa <_calloc_r+0x18>
 8015ca2:	4622      	mov	r2, r4
 8015ca4:	2100      	movs	r1, #0
 8015ca6:	f7fd ffff 	bl	8013ca8 <memset>
 8015caa:	4628      	mov	r0, r5
 8015cac:	bd38      	pop	{r3, r4, r5, pc}

08015cae <__ssputs_r>:
 8015cae:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015cb2:	688e      	ldr	r6, [r1, #8]
 8015cb4:	4682      	mov	sl, r0
 8015cb6:	429e      	cmp	r6, r3
 8015cb8:	460c      	mov	r4, r1
 8015cba:	4690      	mov	r8, r2
 8015cbc:	4699      	mov	r9, r3
 8015cbe:	d837      	bhi.n	8015d30 <__ssputs_r+0x82>
 8015cc0:	898a      	ldrh	r2, [r1, #12]
 8015cc2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8015cc6:	d031      	beq.n	8015d2c <__ssputs_r+0x7e>
 8015cc8:	2302      	movs	r3, #2
 8015cca:	6825      	ldr	r5, [r4, #0]
 8015ccc:	6909      	ldr	r1, [r1, #16]
 8015cce:	1a6f      	subs	r7, r5, r1
 8015cd0:	6965      	ldr	r5, [r4, #20]
 8015cd2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8015cd6:	fb95 f5f3 	sdiv	r5, r5, r3
 8015cda:	f109 0301 	add.w	r3, r9, #1
 8015cde:	443b      	add	r3, r7
 8015ce0:	429d      	cmp	r5, r3
 8015ce2:	bf38      	it	cc
 8015ce4:	461d      	movcc	r5, r3
 8015ce6:	0553      	lsls	r3, r2, #21
 8015ce8:	d530      	bpl.n	8015d4c <__ssputs_r+0x9e>
 8015cea:	4629      	mov	r1, r5
 8015cec:	f7fe f830 	bl	8013d50 <_malloc_r>
 8015cf0:	4606      	mov	r6, r0
 8015cf2:	b950      	cbnz	r0, 8015d0a <__ssputs_r+0x5c>
 8015cf4:	230c      	movs	r3, #12
 8015cf6:	f04f 30ff 	mov.w	r0, #4294967295
 8015cfa:	f8ca 3000 	str.w	r3, [sl]
 8015cfe:	89a3      	ldrh	r3, [r4, #12]
 8015d00:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8015d04:	81a3      	strh	r3, [r4, #12]
 8015d06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015d0a:	463a      	mov	r2, r7
 8015d0c:	6921      	ldr	r1, [r4, #16]
 8015d0e:	f7fd ffc0 	bl	8013c92 <memcpy>
 8015d12:	89a3      	ldrh	r3, [r4, #12]
 8015d14:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8015d18:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8015d1c:	81a3      	strh	r3, [r4, #12]
 8015d1e:	6126      	str	r6, [r4, #16]
 8015d20:	443e      	add	r6, r7
 8015d22:	6026      	str	r6, [r4, #0]
 8015d24:	464e      	mov	r6, r9
 8015d26:	6165      	str	r5, [r4, #20]
 8015d28:	1bed      	subs	r5, r5, r7
 8015d2a:	60a5      	str	r5, [r4, #8]
 8015d2c:	454e      	cmp	r6, r9
 8015d2e:	d900      	bls.n	8015d32 <__ssputs_r+0x84>
 8015d30:	464e      	mov	r6, r9
 8015d32:	4632      	mov	r2, r6
 8015d34:	4641      	mov	r1, r8
 8015d36:	6820      	ldr	r0, [r4, #0]
 8015d38:	f000 fca4 	bl	8016684 <memmove>
 8015d3c:	68a3      	ldr	r3, [r4, #8]
 8015d3e:	2000      	movs	r0, #0
 8015d40:	1b9b      	subs	r3, r3, r6
 8015d42:	60a3      	str	r3, [r4, #8]
 8015d44:	6823      	ldr	r3, [r4, #0]
 8015d46:	441e      	add	r6, r3
 8015d48:	6026      	str	r6, [r4, #0]
 8015d4a:	e7dc      	b.n	8015d06 <__ssputs_r+0x58>
 8015d4c:	462a      	mov	r2, r5
 8015d4e:	f000 fcb2 	bl	80166b6 <_realloc_r>
 8015d52:	4606      	mov	r6, r0
 8015d54:	2800      	cmp	r0, #0
 8015d56:	d1e2      	bne.n	8015d1e <__ssputs_r+0x70>
 8015d58:	6921      	ldr	r1, [r4, #16]
 8015d5a:	4650      	mov	r0, sl
 8015d5c:	f7fd ffac 	bl	8013cb8 <_free_r>
 8015d60:	e7c8      	b.n	8015cf4 <__ssputs_r+0x46>
	...

08015d64 <_svfiprintf_r>:
 8015d64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015d68:	461d      	mov	r5, r3
 8015d6a:	898b      	ldrh	r3, [r1, #12]
 8015d6c:	b09d      	sub	sp, #116	; 0x74
 8015d6e:	061f      	lsls	r7, r3, #24
 8015d70:	4680      	mov	r8, r0
 8015d72:	460c      	mov	r4, r1
 8015d74:	4616      	mov	r6, r2
 8015d76:	d50f      	bpl.n	8015d98 <_svfiprintf_r+0x34>
 8015d78:	690b      	ldr	r3, [r1, #16]
 8015d7a:	b96b      	cbnz	r3, 8015d98 <_svfiprintf_r+0x34>
 8015d7c:	2140      	movs	r1, #64	; 0x40
 8015d7e:	f7fd ffe7 	bl	8013d50 <_malloc_r>
 8015d82:	6020      	str	r0, [r4, #0]
 8015d84:	6120      	str	r0, [r4, #16]
 8015d86:	b928      	cbnz	r0, 8015d94 <_svfiprintf_r+0x30>
 8015d88:	230c      	movs	r3, #12
 8015d8a:	f8c8 3000 	str.w	r3, [r8]
 8015d8e:	f04f 30ff 	mov.w	r0, #4294967295
 8015d92:	e0c8      	b.n	8015f26 <_svfiprintf_r+0x1c2>
 8015d94:	2340      	movs	r3, #64	; 0x40
 8015d96:	6163      	str	r3, [r4, #20]
 8015d98:	2300      	movs	r3, #0
 8015d9a:	9309      	str	r3, [sp, #36]	; 0x24
 8015d9c:	2320      	movs	r3, #32
 8015d9e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8015da2:	2330      	movs	r3, #48	; 0x30
 8015da4:	f04f 0b01 	mov.w	fp, #1
 8015da8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8015dac:	9503      	str	r5, [sp, #12]
 8015dae:	4637      	mov	r7, r6
 8015db0:	463d      	mov	r5, r7
 8015db2:	f815 3b01 	ldrb.w	r3, [r5], #1
 8015db6:	b10b      	cbz	r3, 8015dbc <_svfiprintf_r+0x58>
 8015db8:	2b25      	cmp	r3, #37	; 0x25
 8015dba:	d13e      	bne.n	8015e3a <_svfiprintf_r+0xd6>
 8015dbc:	ebb7 0a06 	subs.w	sl, r7, r6
 8015dc0:	d00b      	beq.n	8015dda <_svfiprintf_r+0x76>
 8015dc2:	4653      	mov	r3, sl
 8015dc4:	4632      	mov	r2, r6
 8015dc6:	4621      	mov	r1, r4
 8015dc8:	4640      	mov	r0, r8
 8015dca:	f7ff ff70 	bl	8015cae <__ssputs_r>
 8015dce:	3001      	adds	r0, #1
 8015dd0:	f000 80a4 	beq.w	8015f1c <_svfiprintf_r+0x1b8>
 8015dd4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015dd6:	4453      	add	r3, sl
 8015dd8:	9309      	str	r3, [sp, #36]	; 0x24
 8015dda:	783b      	ldrb	r3, [r7, #0]
 8015ddc:	2b00      	cmp	r3, #0
 8015dde:	f000 809d 	beq.w	8015f1c <_svfiprintf_r+0x1b8>
 8015de2:	2300      	movs	r3, #0
 8015de4:	f04f 32ff 	mov.w	r2, #4294967295
 8015de8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8015dec:	9304      	str	r3, [sp, #16]
 8015dee:	9307      	str	r3, [sp, #28]
 8015df0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8015df4:	931a      	str	r3, [sp, #104]	; 0x68
 8015df6:	462f      	mov	r7, r5
 8015df8:	2205      	movs	r2, #5
 8015dfa:	f817 1b01 	ldrb.w	r1, [r7], #1
 8015dfe:	4850      	ldr	r0, [pc, #320]	; (8015f40 <_svfiprintf_r+0x1dc>)
 8015e00:	f7ff fc5c 	bl	80156bc <memchr>
 8015e04:	9b04      	ldr	r3, [sp, #16]
 8015e06:	b9d0      	cbnz	r0, 8015e3e <_svfiprintf_r+0xda>
 8015e08:	06d9      	lsls	r1, r3, #27
 8015e0a:	bf44      	itt	mi
 8015e0c:	2220      	movmi	r2, #32
 8015e0e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8015e12:	071a      	lsls	r2, r3, #28
 8015e14:	bf44      	itt	mi
 8015e16:	222b      	movmi	r2, #43	; 0x2b
 8015e18:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8015e1c:	782a      	ldrb	r2, [r5, #0]
 8015e1e:	2a2a      	cmp	r2, #42	; 0x2a
 8015e20:	d015      	beq.n	8015e4e <_svfiprintf_r+0xea>
 8015e22:	462f      	mov	r7, r5
 8015e24:	2000      	movs	r0, #0
 8015e26:	250a      	movs	r5, #10
 8015e28:	9a07      	ldr	r2, [sp, #28]
 8015e2a:	4639      	mov	r1, r7
 8015e2c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8015e30:	3b30      	subs	r3, #48	; 0x30
 8015e32:	2b09      	cmp	r3, #9
 8015e34:	d94d      	bls.n	8015ed2 <_svfiprintf_r+0x16e>
 8015e36:	b1b8      	cbz	r0, 8015e68 <_svfiprintf_r+0x104>
 8015e38:	e00f      	b.n	8015e5a <_svfiprintf_r+0xf6>
 8015e3a:	462f      	mov	r7, r5
 8015e3c:	e7b8      	b.n	8015db0 <_svfiprintf_r+0x4c>
 8015e3e:	4a40      	ldr	r2, [pc, #256]	; (8015f40 <_svfiprintf_r+0x1dc>)
 8015e40:	463d      	mov	r5, r7
 8015e42:	1a80      	subs	r0, r0, r2
 8015e44:	fa0b f000 	lsl.w	r0, fp, r0
 8015e48:	4318      	orrs	r0, r3
 8015e4a:	9004      	str	r0, [sp, #16]
 8015e4c:	e7d3      	b.n	8015df6 <_svfiprintf_r+0x92>
 8015e4e:	9a03      	ldr	r2, [sp, #12]
 8015e50:	1d11      	adds	r1, r2, #4
 8015e52:	6812      	ldr	r2, [r2, #0]
 8015e54:	9103      	str	r1, [sp, #12]
 8015e56:	2a00      	cmp	r2, #0
 8015e58:	db01      	blt.n	8015e5e <_svfiprintf_r+0xfa>
 8015e5a:	9207      	str	r2, [sp, #28]
 8015e5c:	e004      	b.n	8015e68 <_svfiprintf_r+0x104>
 8015e5e:	4252      	negs	r2, r2
 8015e60:	f043 0302 	orr.w	r3, r3, #2
 8015e64:	9207      	str	r2, [sp, #28]
 8015e66:	9304      	str	r3, [sp, #16]
 8015e68:	783b      	ldrb	r3, [r7, #0]
 8015e6a:	2b2e      	cmp	r3, #46	; 0x2e
 8015e6c:	d10c      	bne.n	8015e88 <_svfiprintf_r+0x124>
 8015e6e:	787b      	ldrb	r3, [r7, #1]
 8015e70:	2b2a      	cmp	r3, #42	; 0x2a
 8015e72:	d133      	bne.n	8015edc <_svfiprintf_r+0x178>
 8015e74:	9b03      	ldr	r3, [sp, #12]
 8015e76:	3702      	adds	r7, #2
 8015e78:	1d1a      	adds	r2, r3, #4
 8015e7a:	681b      	ldr	r3, [r3, #0]
 8015e7c:	9203      	str	r2, [sp, #12]
 8015e7e:	2b00      	cmp	r3, #0
 8015e80:	bfb8      	it	lt
 8015e82:	f04f 33ff 	movlt.w	r3, #4294967295
 8015e86:	9305      	str	r3, [sp, #20]
 8015e88:	4d2e      	ldr	r5, [pc, #184]	; (8015f44 <_svfiprintf_r+0x1e0>)
 8015e8a:	2203      	movs	r2, #3
 8015e8c:	7839      	ldrb	r1, [r7, #0]
 8015e8e:	4628      	mov	r0, r5
 8015e90:	f7ff fc14 	bl	80156bc <memchr>
 8015e94:	b138      	cbz	r0, 8015ea6 <_svfiprintf_r+0x142>
 8015e96:	2340      	movs	r3, #64	; 0x40
 8015e98:	1b40      	subs	r0, r0, r5
 8015e9a:	fa03 f000 	lsl.w	r0, r3, r0
 8015e9e:	9b04      	ldr	r3, [sp, #16]
 8015ea0:	3701      	adds	r7, #1
 8015ea2:	4303      	orrs	r3, r0
 8015ea4:	9304      	str	r3, [sp, #16]
 8015ea6:	7839      	ldrb	r1, [r7, #0]
 8015ea8:	2206      	movs	r2, #6
 8015eaa:	4827      	ldr	r0, [pc, #156]	; (8015f48 <_svfiprintf_r+0x1e4>)
 8015eac:	1c7e      	adds	r6, r7, #1
 8015eae:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8015eb2:	f7ff fc03 	bl	80156bc <memchr>
 8015eb6:	2800      	cmp	r0, #0
 8015eb8:	d038      	beq.n	8015f2c <_svfiprintf_r+0x1c8>
 8015eba:	4b24      	ldr	r3, [pc, #144]	; (8015f4c <_svfiprintf_r+0x1e8>)
 8015ebc:	bb13      	cbnz	r3, 8015f04 <_svfiprintf_r+0x1a0>
 8015ebe:	9b03      	ldr	r3, [sp, #12]
 8015ec0:	3307      	adds	r3, #7
 8015ec2:	f023 0307 	bic.w	r3, r3, #7
 8015ec6:	3308      	adds	r3, #8
 8015ec8:	9303      	str	r3, [sp, #12]
 8015eca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015ecc:	444b      	add	r3, r9
 8015ece:	9309      	str	r3, [sp, #36]	; 0x24
 8015ed0:	e76d      	b.n	8015dae <_svfiprintf_r+0x4a>
 8015ed2:	fb05 3202 	mla	r2, r5, r2, r3
 8015ed6:	2001      	movs	r0, #1
 8015ed8:	460f      	mov	r7, r1
 8015eda:	e7a6      	b.n	8015e2a <_svfiprintf_r+0xc6>
 8015edc:	2300      	movs	r3, #0
 8015ede:	250a      	movs	r5, #10
 8015ee0:	4619      	mov	r1, r3
 8015ee2:	3701      	adds	r7, #1
 8015ee4:	9305      	str	r3, [sp, #20]
 8015ee6:	4638      	mov	r0, r7
 8015ee8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8015eec:	3a30      	subs	r2, #48	; 0x30
 8015eee:	2a09      	cmp	r2, #9
 8015ef0:	d903      	bls.n	8015efa <_svfiprintf_r+0x196>
 8015ef2:	2b00      	cmp	r3, #0
 8015ef4:	d0c8      	beq.n	8015e88 <_svfiprintf_r+0x124>
 8015ef6:	9105      	str	r1, [sp, #20]
 8015ef8:	e7c6      	b.n	8015e88 <_svfiprintf_r+0x124>
 8015efa:	fb05 2101 	mla	r1, r5, r1, r2
 8015efe:	2301      	movs	r3, #1
 8015f00:	4607      	mov	r7, r0
 8015f02:	e7f0      	b.n	8015ee6 <_svfiprintf_r+0x182>
 8015f04:	ab03      	add	r3, sp, #12
 8015f06:	9300      	str	r3, [sp, #0]
 8015f08:	4622      	mov	r2, r4
 8015f0a:	4b11      	ldr	r3, [pc, #68]	; (8015f50 <_svfiprintf_r+0x1ec>)
 8015f0c:	a904      	add	r1, sp, #16
 8015f0e:	4640      	mov	r0, r8
 8015f10:	f7fe f80a 	bl	8013f28 <_printf_float>
 8015f14:	f1b0 3fff 	cmp.w	r0, #4294967295
 8015f18:	4681      	mov	r9, r0
 8015f1a:	d1d6      	bne.n	8015eca <_svfiprintf_r+0x166>
 8015f1c:	89a3      	ldrh	r3, [r4, #12]
 8015f1e:	065b      	lsls	r3, r3, #25
 8015f20:	f53f af35 	bmi.w	8015d8e <_svfiprintf_r+0x2a>
 8015f24:	9809      	ldr	r0, [sp, #36]	; 0x24
 8015f26:	b01d      	add	sp, #116	; 0x74
 8015f28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015f2c:	ab03      	add	r3, sp, #12
 8015f2e:	9300      	str	r3, [sp, #0]
 8015f30:	4622      	mov	r2, r4
 8015f32:	4b07      	ldr	r3, [pc, #28]	; (8015f50 <_svfiprintf_r+0x1ec>)
 8015f34:	a904      	add	r1, sp, #16
 8015f36:	4640      	mov	r0, r8
 8015f38:	f7fe faa2 	bl	8014480 <_printf_i>
 8015f3c:	e7ea      	b.n	8015f14 <_svfiprintf_r+0x1b0>
 8015f3e:	bf00      	nop
 8015f40:	08017c1c 	.word	0x08017c1c
 8015f44:	08017c22 	.word	0x08017c22
 8015f48:	08017c26 	.word	0x08017c26
 8015f4c:	08013f29 	.word	0x08013f29
 8015f50:	08015caf 	.word	0x08015caf

08015f54 <__sfputc_r>:
 8015f54:	6893      	ldr	r3, [r2, #8]
 8015f56:	b410      	push	{r4}
 8015f58:	3b01      	subs	r3, #1
 8015f5a:	2b00      	cmp	r3, #0
 8015f5c:	6093      	str	r3, [r2, #8]
 8015f5e:	da07      	bge.n	8015f70 <__sfputc_r+0x1c>
 8015f60:	6994      	ldr	r4, [r2, #24]
 8015f62:	42a3      	cmp	r3, r4
 8015f64:	db01      	blt.n	8015f6a <__sfputc_r+0x16>
 8015f66:	290a      	cmp	r1, #10
 8015f68:	d102      	bne.n	8015f70 <__sfputc_r+0x1c>
 8015f6a:	bc10      	pop	{r4}
 8015f6c:	f000 b974 	b.w	8016258 <__swbuf_r>
 8015f70:	6813      	ldr	r3, [r2, #0]
 8015f72:	1c58      	adds	r0, r3, #1
 8015f74:	6010      	str	r0, [r2, #0]
 8015f76:	7019      	strb	r1, [r3, #0]
 8015f78:	4608      	mov	r0, r1
 8015f7a:	bc10      	pop	{r4}
 8015f7c:	4770      	bx	lr

08015f7e <__sfputs_r>:
 8015f7e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015f80:	4606      	mov	r6, r0
 8015f82:	460f      	mov	r7, r1
 8015f84:	4614      	mov	r4, r2
 8015f86:	18d5      	adds	r5, r2, r3
 8015f88:	42ac      	cmp	r4, r5
 8015f8a:	d101      	bne.n	8015f90 <__sfputs_r+0x12>
 8015f8c:	2000      	movs	r0, #0
 8015f8e:	e007      	b.n	8015fa0 <__sfputs_r+0x22>
 8015f90:	463a      	mov	r2, r7
 8015f92:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015f96:	4630      	mov	r0, r6
 8015f98:	f7ff ffdc 	bl	8015f54 <__sfputc_r>
 8015f9c:	1c43      	adds	r3, r0, #1
 8015f9e:	d1f3      	bne.n	8015f88 <__sfputs_r+0xa>
 8015fa0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08015fa4 <_vfiprintf_r>:
 8015fa4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015fa8:	460c      	mov	r4, r1
 8015faa:	b09d      	sub	sp, #116	; 0x74
 8015fac:	4617      	mov	r7, r2
 8015fae:	461d      	mov	r5, r3
 8015fb0:	4606      	mov	r6, r0
 8015fb2:	b118      	cbz	r0, 8015fbc <_vfiprintf_r+0x18>
 8015fb4:	6983      	ldr	r3, [r0, #24]
 8015fb6:	b90b      	cbnz	r3, 8015fbc <_vfiprintf_r+0x18>
 8015fb8:	f7ff fad2 	bl	8015560 <__sinit>
 8015fbc:	4b7c      	ldr	r3, [pc, #496]	; (80161b0 <_vfiprintf_r+0x20c>)
 8015fbe:	429c      	cmp	r4, r3
 8015fc0:	d158      	bne.n	8016074 <_vfiprintf_r+0xd0>
 8015fc2:	6874      	ldr	r4, [r6, #4]
 8015fc4:	89a3      	ldrh	r3, [r4, #12]
 8015fc6:	0718      	lsls	r0, r3, #28
 8015fc8:	d55e      	bpl.n	8016088 <_vfiprintf_r+0xe4>
 8015fca:	6923      	ldr	r3, [r4, #16]
 8015fcc:	2b00      	cmp	r3, #0
 8015fce:	d05b      	beq.n	8016088 <_vfiprintf_r+0xe4>
 8015fd0:	2300      	movs	r3, #0
 8015fd2:	9309      	str	r3, [sp, #36]	; 0x24
 8015fd4:	2320      	movs	r3, #32
 8015fd6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8015fda:	2330      	movs	r3, #48	; 0x30
 8015fdc:	f04f 0b01 	mov.w	fp, #1
 8015fe0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8015fe4:	9503      	str	r5, [sp, #12]
 8015fe6:	46b8      	mov	r8, r7
 8015fe8:	4645      	mov	r5, r8
 8015fea:	f815 3b01 	ldrb.w	r3, [r5], #1
 8015fee:	b10b      	cbz	r3, 8015ff4 <_vfiprintf_r+0x50>
 8015ff0:	2b25      	cmp	r3, #37	; 0x25
 8015ff2:	d154      	bne.n	801609e <_vfiprintf_r+0xfa>
 8015ff4:	ebb8 0a07 	subs.w	sl, r8, r7
 8015ff8:	d00b      	beq.n	8016012 <_vfiprintf_r+0x6e>
 8015ffa:	4653      	mov	r3, sl
 8015ffc:	463a      	mov	r2, r7
 8015ffe:	4621      	mov	r1, r4
 8016000:	4630      	mov	r0, r6
 8016002:	f7ff ffbc 	bl	8015f7e <__sfputs_r>
 8016006:	3001      	adds	r0, #1
 8016008:	f000 80c2 	beq.w	8016190 <_vfiprintf_r+0x1ec>
 801600c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801600e:	4453      	add	r3, sl
 8016010:	9309      	str	r3, [sp, #36]	; 0x24
 8016012:	f898 3000 	ldrb.w	r3, [r8]
 8016016:	2b00      	cmp	r3, #0
 8016018:	f000 80ba 	beq.w	8016190 <_vfiprintf_r+0x1ec>
 801601c:	2300      	movs	r3, #0
 801601e:	f04f 32ff 	mov.w	r2, #4294967295
 8016022:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8016026:	9304      	str	r3, [sp, #16]
 8016028:	9307      	str	r3, [sp, #28]
 801602a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801602e:	931a      	str	r3, [sp, #104]	; 0x68
 8016030:	46a8      	mov	r8, r5
 8016032:	2205      	movs	r2, #5
 8016034:	f818 1b01 	ldrb.w	r1, [r8], #1
 8016038:	485e      	ldr	r0, [pc, #376]	; (80161b4 <_vfiprintf_r+0x210>)
 801603a:	f7ff fb3f 	bl	80156bc <memchr>
 801603e:	9b04      	ldr	r3, [sp, #16]
 8016040:	bb78      	cbnz	r0, 80160a2 <_vfiprintf_r+0xfe>
 8016042:	06d9      	lsls	r1, r3, #27
 8016044:	bf44      	itt	mi
 8016046:	2220      	movmi	r2, #32
 8016048:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801604c:	071a      	lsls	r2, r3, #28
 801604e:	bf44      	itt	mi
 8016050:	222b      	movmi	r2, #43	; 0x2b
 8016052:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8016056:	782a      	ldrb	r2, [r5, #0]
 8016058:	2a2a      	cmp	r2, #42	; 0x2a
 801605a:	d02a      	beq.n	80160b2 <_vfiprintf_r+0x10e>
 801605c:	46a8      	mov	r8, r5
 801605e:	2000      	movs	r0, #0
 8016060:	250a      	movs	r5, #10
 8016062:	9a07      	ldr	r2, [sp, #28]
 8016064:	4641      	mov	r1, r8
 8016066:	f811 3b01 	ldrb.w	r3, [r1], #1
 801606a:	3b30      	subs	r3, #48	; 0x30
 801606c:	2b09      	cmp	r3, #9
 801606e:	d969      	bls.n	8016144 <_vfiprintf_r+0x1a0>
 8016070:	b360      	cbz	r0, 80160cc <_vfiprintf_r+0x128>
 8016072:	e024      	b.n	80160be <_vfiprintf_r+0x11a>
 8016074:	4b50      	ldr	r3, [pc, #320]	; (80161b8 <_vfiprintf_r+0x214>)
 8016076:	429c      	cmp	r4, r3
 8016078:	d101      	bne.n	801607e <_vfiprintf_r+0xda>
 801607a:	68b4      	ldr	r4, [r6, #8]
 801607c:	e7a2      	b.n	8015fc4 <_vfiprintf_r+0x20>
 801607e:	4b4f      	ldr	r3, [pc, #316]	; (80161bc <_vfiprintf_r+0x218>)
 8016080:	429c      	cmp	r4, r3
 8016082:	bf08      	it	eq
 8016084:	68f4      	ldreq	r4, [r6, #12]
 8016086:	e79d      	b.n	8015fc4 <_vfiprintf_r+0x20>
 8016088:	4621      	mov	r1, r4
 801608a:	4630      	mov	r0, r6
 801608c:	f000 f956 	bl	801633c <__swsetup_r>
 8016090:	2800      	cmp	r0, #0
 8016092:	d09d      	beq.n	8015fd0 <_vfiprintf_r+0x2c>
 8016094:	f04f 30ff 	mov.w	r0, #4294967295
 8016098:	b01d      	add	sp, #116	; 0x74
 801609a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801609e:	46a8      	mov	r8, r5
 80160a0:	e7a2      	b.n	8015fe8 <_vfiprintf_r+0x44>
 80160a2:	4a44      	ldr	r2, [pc, #272]	; (80161b4 <_vfiprintf_r+0x210>)
 80160a4:	4645      	mov	r5, r8
 80160a6:	1a80      	subs	r0, r0, r2
 80160a8:	fa0b f000 	lsl.w	r0, fp, r0
 80160ac:	4318      	orrs	r0, r3
 80160ae:	9004      	str	r0, [sp, #16]
 80160b0:	e7be      	b.n	8016030 <_vfiprintf_r+0x8c>
 80160b2:	9a03      	ldr	r2, [sp, #12]
 80160b4:	1d11      	adds	r1, r2, #4
 80160b6:	6812      	ldr	r2, [r2, #0]
 80160b8:	9103      	str	r1, [sp, #12]
 80160ba:	2a00      	cmp	r2, #0
 80160bc:	db01      	blt.n	80160c2 <_vfiprintf_r+0x11e>
 80160be:	9207      	str	r2, [sp, #28]
 80160c0:	e004      	b.n	80160cc <_vfiprintf_r+0x128>
 80160c2:	4252      	negs	r2, r2
 80160c4:	f043 0302 	orr.w	r3, r3, #2
 80160c8:	9207      	str	r2, [sp, #28]
 80160ca:	9304      	str	r3, [sp, #16]
 80160cc:	f898 3000 	ldrb.w	r3, [r8]
 80160d0:	2b2e      	cmp	r3, #46	; 0x2e
 80160d2:	d10e      	bne.n	80160f2 <_vfiprintf_r+0x14e>
 80160d4:	f898 3001 	ldrb.w	r3, [r8, #1]
 80160d8:	2b2a      	cmp	r3, #42	; 0x2a
 80160da:	d138      	bne.n	801614e <_vfiprintf_r+0x1aa>
 80160dc:	9b03      	ldr	r3, [sp, #12]
 80160de:	f108 0802 	add.w	r8, r8, #2
 80160e2:	1d1a      	adds	r2, r3, #4
 80160e4:	681b      	ldr	r3, [r3, #0]
 80160e6:	9203      	str	r2, [sp, #12]
 80160e8:	2b00      	cmp	r3, #0
 80160ea:	bfb8      	it	lt
 80160ec:	f04f 33ff 	movlt.w	r3, #4294967295
 80160f0:	9305      	str	r3, [sp, #20]
 80160f2:	4d33      	ldr	r5, [pc, #204]	; (80161c0 <_vfiprintf_r+0x21c>)
 80160f4:	2203      	movs	r2, #3
 80160f6:	f898 1000 	ldrb.w	r1, [r8]
 80160fa:	4628      	mov	r0, r5
 80160fc:	f7ff fade 	bl	80156bc <memchr>
 8016100:	b140      	cbz	r0, 8016114 <_vfiprintf_r+0x170>
 8016102:	2340      	movs	r3, #64	; 0x40
 8016104:	1b40      	subs	r0, r0, r5
 8016106:	fa03 f000 	lsl.w	r0, r3, r0
 801610a:	9b04      	ldr	r3, [sp, #16]
 801610c:	f108 0801 	add.w	r8, r8, #1
 8016110:	4303      	orrs	r3, r0
 8016112:	9304      	str	r3, [sp, #16]
 8016114:	f898 1000 	ldrb.w	r1, [r8]
 8016118:	2206      	movs	r2, #6
 801611a:	482a      	ldr	r0, [pc, #168]	; (80161c4 <_vfiprintf_r+0x220>)
 801611c:	f108 0701 	add.w	r7, r8, #1
 8016120:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8016124:	f7ff faca 	bl	80156bc <memchr>
 8016128:	2800      	cmp	r0, #0
 801612a:	d037      	beq.n	801619c <_vfiprintf_r+0x1f8>
 801612c:	4b26      	ldr	r3, [pc, #152]	; (80161c8 <_vfiprintf_r+0x224>)
 801612e:	bb1b      	cbnz	r3, 8016178 <_vfiprintf_r+0x1d4>
 8016130:	9b03      	ldr	r3, [sp, #12]
 8016132:	3307      	adds	r3, #7
 8016134:	f023 0307 	bic.w	r3, r3, #7
 8016138:	3308      	adds	r3, #8
 801613a:	9303      	str	r3, [sp, #12]
 801613c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801613e:	444b      	add	r3, r9
 8016140:	9309      	str	r3, [sp, #36]	; 0x24
 8016142:	e750      	b.n	8015fe6 <_vfiprintf_r+0x42>
 8016144:	fb05 3202 	mla	r2, r5, r2, r3
 8016148:	2001      	movs	r0, #1
 801614a:	4688      	mov	r8, r1
 801614c:	e78a      	b.n	8016064 <_vfiprintf_r+0xc0>
 801614e:	2300      	movs	r3, #0
 8016150:	250a      	movs	r5, #10
 8016152:	4619      	mov	r1, r3
 8016154:	f108 0801 	add.w	r8, r8, #1
 8016158:	9305      	str	r3, [sp, #20]
 801615a:	4640      	mov	r0, r8
 801615c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8016160:	3a30      	subs	r2, #48	; 0x30
 8016162:	2a09      	cmp	r2, #9
 8016164:	d903      	bls.n	801616e <_vfiprintf_r+0x1ca>
 8016166:	2b00      	cmp	r3, #0
 8016168:	d0c3      	beq.n	80160f2 <_vfiprintf_r+0x14e>
 801616a:	9105      	str	r1, [sp, #20]
 801616c:	e7c1      	b.n	80160f2 <_vfiprintf_r+0x14e>
 801616e:	fb05 2101 	mla	r1, r5, r1, r2
 8016172:	2301      	movs	r3, #1
 8016174:	4680      	mov	r8, r0
 8016176:	e7f0      	b.n	801615a <_vfiprintf_r+0x1b6>
 8016178:	ab03      	add	r3, sp, #12
 801617a:	9300      	str	r3, [sp, #0]
 801617c:	4622      	mov	r2, r4
 801617e:	4b13      	ldr	r3, [pc, #76]	; (80161cc <_vfiprintf_r+0x228>)
 8016180:	a904      	add	r1, sp, #16
 8016182:	4630      	mov	r0, r6
 8016184:	f7fd fed0 	bl	8013f28 <_printf_float>
 8016188:	f1b0 3fff 	cmp.w	r0, #4294967295
 801618c:	4681      	mov	r9, r0
 801618e:	d1d5      	bne.n	801613c <_vfiprintf_r+0x198>
 8016190:	89a3      	ldrh	r3, [r4, #12]
 8016192:	065b      	lsls	r3, r3, #25
 8016194:	f53f af7e 	bmi.w	8016094 <_vfiprintf_r+0xf0>
 8016198:	9809      	ldr	r0, [sp, #36]	; 0x24
 801619a:	e77d      	b.n	8016098 <_vfiprintf_r+0xf4>
 801619c:	ab03      	add	r3, sp, #12
 801619e:	9300      	str	r3, [sp, #0]
 80161a0:	4622      	mov	r2, r4
 80161a2:	4b0a      	ldr	r3, [pc, #40]	; (80161cc <_vfiprintf_r+0x228>)
 80161a4:	a904      	add	r1, sp, #16
 80161a6:	4630      	mov	r0, r6
 80161a8:	f7fe f96a 	bl	8014480 <_printf_i>
 80161ac:	e7ec      	b.n	8016188 <_vfiprintf_r+0x1e4>
 80161ae:	bf00      	nop
 80161b0:	08017ad4 	.word	0x08017ad4
 80161b4:	08017c1c 	.word	0x08017c1c
 80161b8:	08017af4 	.word	0x08017af4
 80161bc:	08017ab4 	.word	0x08017ab4
 80161c0:	08017c22 	.word	0x08017c22
 80161c4:	08017c26 	.word	0x08017c26
 80161c8:	08013f29 	.word	0x08013f29
 80161cc:	08015f7f 	.word	0x08015f7f

080161d0 <__sread>:
 80161d0:	b510      	push	{r4, lr}
 80161d2:	460c      	mov	r4, r1
 80161d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80161d8:	f000 fa94 	bl	8016704 <_read_r>
 80161dc:	2800      	cmp	r0, #0
 80161de:	bfab      	itete	ge
 80161e0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80161e2:	89a3      	ldrhlt	r3, [r4, #12]
 80161e4:	181b      	addge	r3, r3, r0
 80161e6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80161ea:	bfac      	ite	ge
 80161ec:	6563      	strge	r3, [r4, #84]	; 0x54
 80161ee:	81a3      	strhlt	r3, [r4, #12]
 80161f0:	bd10      	pop	{r4, pc}

080161f2 <__swrite>:
 80161f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80161f6:	461f      	mov	r7, r3
 80161f8:	898b      	ldrh	r3, [r1, #12]
 80161fa:	4605      	mov	r5, r0
 80161fc:	05db      	lsls	r3, r3, #23
 80161fe:	460c      	mov	r4, r1
 8016200:	4616      	mov	r6, r2
 8016202:	d505      	bpl.n	8016210 <__swrite+0x1e>
 8016204:	2302      	movs	r3, #2
 8016206:	2200      	movs	r2, #0
 8016208:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801620c:	f000 f9c4 	bl	8016598 <_lseek_r>
 8016210:	89a3      	ldrh	r3, [r4, #12]
 8016212:	4632      	mov	r2, r6
 8016214:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8016218:	81a3      	strh	r3, [r4, #12]
 801621a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801621e:	463b      	mov	r3, r7
 8016220:	4628      	mov	r0, r5
 8016222:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8016226:	f000 b877 	b.w	8016318 <_write_r>

0801622a <__sseek>:
 801622a:	b510      	push	{r4, lr}
 801622c:	460c      	mov	r4, r1
 801622e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016232:	f000 f9b1 	bl	8016598 <_lseek_r>
 8016236:	1c43      	adds	r3, r0, #1
 8016238:	89a3      	ldrh	r3, [r4, #12]
 801623a:	bf15      	itete	ne
 801623c:	6560      	strne	r0, [r4, #84]	; 0x54
 801623e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8016242:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8016246:	81a3      	strheq	r3, [r4, #12]
 8016248:	bf18      	it	ne
 801624a:	81a3      	strhne	r3, [r4, #12]
 801624c:	bd10      	pop	{r4, pc}

0801624e <__sclose>:
 801624e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016252:	f000 b8e1 	b.w	8016418 <_close_r>
	...

08016258 <__swbuf_r>:
 8016258:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801625a:	460e      	mov	r6, r1
 801625c:	4614      	mov	r4, r2
 801625e:	4605      	mov	r5, r0
 8016260:	b118      	cbz	r0, 801626a <__swbuf_r+0x12>
 8016262:	6983      	ldr	r3, [r0, #24]
 8016264:	b90b      	cbnz	r3, 801626a <__swbuf_r+0x12>
 8016266:	f7ff f97b 	bl	8015560 <__sinit>
 801626a:	4b21      	ldr	r3, [pc, #132]	; (80162f0 <__swbuf_r+0x98>)
 801626c:	429c      	cmp	r4, r3
 801626e:	d12a      	bne.n	80162c6 <__swbuf_r+0x6e>
 8016270:	686c      	ldr	r4, [r5, #4]
 8016272:	69a3      	ldr	r3, [r4, #24]
 8016274:	60a3      	str	r3, [r4, #8]
 8016276:	89a3      	ldrh	r3, [r4, #12]
 8016278:	071a      	lsls	r2, r3, #28
 801627a:	d52e      	bpl.n	80162da <__swbuf_r+0x82>
 801627c:	6923      	ldr	r3, [r4, #16]
 801627e:	b363      	cbz	r3, 80162da <__swbuf_r+0x82>
 8016280:	6923      	ldr	r3, [r4, #16]
 8016282:	6820      	ldr	r0, [r4, #0]
 8016284:	b2f6      	uxtb	r6, r6
 8016286:	1ac0      	subs	r0, r0, r3
 8016288:	6963      	ldr	r3, [r4, #20]
 801628a:	4637      	mov	r7, r6
 801628c:	4283      	cmp	r3, r0
 801628e:	dc04      	bgt.n	801629a <__swbuf_r+0x42>
 8016290:	4621      	mov	r1, r4
 8016292:	4628      	mov	r0, r5
 8016294:	f000 f956 	bl	8016544 <_fflush_r>
 8016298:	bb28      	cbnz	r0, 80162e6 <__swbuf_r+0x8e>
 801629a:	68a3      	ldr	r3, [r4, #8]
 801629c:	3001      	adds	r0, #1
 801629e:	3b01      	subs	r3, #1
 80162a0:	60a3      	str	r3, [r4, #8]
 80162a2:	6823      	ldr	r3, [r4, #0]
 80162a4:	1c5a      	adds	r2, r3, #1
 80162a6:	6022      	str	r2, [r4, #0]
 80162a8:	701e      	strb	r6, [r3, #0]
 80162aa:	6963      	ldr	r3, [r4, #20]
 80162ac:	4283      	cmp	r3, r0
 80162ae:	d004      	beq.n	80162ba <__swbuf_r+0x62>
 80162b0:	89a3      	ldrh	r3, [r4, #12]
 80162b2:	07db      	lsls	r3, r3, #31
 80162b4:	d519      	bpl.n	80162ea <__swbuf_r+0x92>
 80162b6:	2e0a      	cmp	r6, #10
 80162b8:	d117      	bne.n	80162ea <__swbuf_r+0x92>
 80162ba:	4621      	mov	r1, r4
 80162bc:	4628      	mov	r0, r5
 80162be:	f000 f941 	bl	8016544 <_fflush_r>
 80162c2:	b190      	cbz	r0, 80162ea <__swbuf_r+0x92>
 80162c4:	e00f      	b.n	80162e6 <__swbuf_r+0x8e>
 80162c6:	4b0b      	ldr	r3, [pc, #44]	; (80162f4 <__swbuf_r+0x9c>)
 80162c8:	429c      	cmp	r4, r3
 80162ca:	d101      	bne.n	80162d0 <__swbuf_r+0x78>
 80162cc:	68ac      	ldr	r4, [r5, #8]
 80162ce:	e7d0      	b.n	8016272 <__swbuf_r+0x1a>
 80162d0:	4b09      	ldr	r3, [pc, #36]	; (80162f8 <__swbuf_r+0xa0>)
 80162d2:	429c      	cmp	r4, r3
 80162d4:	bf08      	it	eq
 80162d6:	68ec      	ldreq	r4, [r5, #12]
 80162d8:	e7cb      	b.n	8016272 <__swbuf_r+0x1a>
 80162da:	4621      	mov	r1, r4
 80162dc:	4628      	mov	r0, r5
 80162de:	f000 f82d 	bl	801633c <__swsetup_r>
 80162e2:	2800      	cmp	r0, #0
 80162e4:	d0cc      	beq.n	8016280 <__swbuf_r+0x28>
 80162e6:	f04f 37ff 	mov.w	r7, #4294967295
 80162ea:	4638      	mov	r0, r7
 80162ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80162ee:	bf00      	nop
 80162f0:	08017ad4 	.word	0x08017ad4
 80162f4:	08017af4 	.word	0x08017af4
 80162f8:	08017ab4 	.word	0x08017ab4

080162fc <__ascii_wctomb>:
 80162fc:	b149      	cbz	r1, 8016312 <__ascii_wctomb+0x16>
 80162fe:	2aff      	cmp	r2, #255	; 0xff
 8016300:	bf8b      	itete	hi
 8016302:	238a      	movhi	r3, #138	; 0x8a
 8016304:	700a      	strbls	r2, [r1, #0]
 8016306:	6003      	strhi	r3, [r0, #0]
 8016308:	2001      	movls	r0, #1
 801630a:	bf88      	it	hi
 801630c:	f04f 30ff 	movhi.w	r0, #4294967295
 8016310:	4770      	bx	lr
 8016312:	4608      	mov	r0, r1
 8016314:	4770      	bx	lr
	...

08016318 <_write_r>:
 8016318:	b538      	push	{r3, r4, r5, lr}
 801631a:	4605      	mov	r5, r0
 801631c:	4608      	mov	r0, r1
 801631e:	4611      	mov	r1, r2
 8016320:	2200      	movs	r2, #0
 8016322:	4c05      	ldr	r4, [pc, #20]	; (8016338 <_write_r+0x20>)
 8016324:	6022      	str	r2, [r4, #0]
 8016326:	461a      	mov	r2, r3
 8016328:	f7ec f963 	bl	80025f2 <_write>
 801632c:	1c43      	adds	r3, r0, #1
 801632e:	d102      	bne.n	8016336 <_write_r+0x1e>
 8016330:	6823      	ldr	r3, [r4, #0]
 8016332:	b103      	cbz	r3, 8016336 <_write_r+0x1e>
 8016334:	602b      	str	r3, [r5, #0]
 8016336:	bd38      	pop	{r3, r4, r5, pc}
 8016338:	200082e4 	.word	0x200082e4

0801633c <__swsetup_r>:
 801633c:	4b32      	ldr	r3, [pc, #200]	; (8016408 <__swsetup_r+0xcc>)
 801633e:	b570      	push	{r4, r5, r6, lr}
 8016340:	681d      	ldr	r5, [r3, #0]
 8016342:	4606      	mov	r6, r0
 8016344:	460c      	mov	r4, r1
 8016346:	b125      	cbz	r5, 8016352 <__swsetup_r+0x16>
 8016348:	69ab      	ldr	r3, [r5, #24]
 801634a:	b913      	cbnz	r3, 8016352 <__swsetup_r+0x16>
 801634c:	4628      	mov	r0, r5
 801634e:	f7ff f907 	bl	8015560 <__sinit>
 8016352:	4b2e      	ldr	r3, [pc, #184]	; (801640c <__swsetup_r+0xd0>)
 8016354:	429c      	cmp	r4, r3
 8016356:	d10f      	bne.n	8016378 <__swsetup_r+0x3c>
 8016358:	686c      	ldr	r4, [r5, #4]
 801635a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801635e:	b29a      	uxth	r2, r3
 8016360:	0715      	lsls	r5, r2, #28
 8016362:	d42c      	bmi.n	80163be <__swsetup_r+0x82>
 8016364:	06d0      	lsls	r0, r2, #27
 8016366:	d411      	bmi.n	801638c <__swsetup_r+0x50>
 8016368:	2209      	movs	r2, #9
 801636a:	6032      	str	r2, [r6, #0]
 801636c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8016370:	81a3      	strh	r3, [r4, #12]
 8016372:	f04f 30ff 	mov.w	r0, #4294967295
 8016376:	e03e      	b.n	80163f6 <__swsetup_r+0xba>
 8016378:	4b25      	ldr	r3, [pc, #148]	; (8016410 <__swsetup_r+0xd4>)
 801637a:	429c      	cmp	r4, r3
 801637c:	d101      	bne.n	8016382 <__swsetup_r+0x46>
 801637e:	68ac      	ldr	r4, [r5, #8]
 8016380:	e7eb      	b.n	801635a <__swsetup_r+0x1e>
 8016382:	4b24      	ldr	r3, [pc, #144]	; (8016414 <__swsetup_r+0xd8>)
 8016384:	429c      	cmp	r4, r3
 8016386:	bf08      	it	eq
 8016388:	68ec      	ldreq	r4, [r5, #12]
 801638a:	e7e6      	b.n	801635a <__swsetup_r+0x1e>
 801638c:	0751      	lsls	r1, r2, #29
 801638e:	d512      	bpl.n	80163b6 <__swsetup_r+0x7a>
 8016390:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8016392:	b141      	cbz	r1, 80163a6 <__swsetup_r+0x6a>
 8016394:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8016398:	4299      	cmp	r1, r3
 801639a:	d002      	beq.n	80163a2 <__swsetup_r+0x66>
 801639c:	4630      	mov	r0, r6
 801639e:	f7fd fc8b 	bl	8013cb8 <_free_r>
 80163a2:	2300      	movs	r3, #0
 80163a4:	6363      	str	r3, [r4, #52]	; 0x34
 80163a6:	89a3      	ldrh	r3, [r4, #12]
 80163a8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80163ac:	81a3      	strh	r3, [r4, #12]
 80163ae:	2300      	movs	r3, #0
 80163b0:	6063      	str	r3, [r4, #4]
 80163b2:	6923      	ldr	r3, [r4, #16]
 80163b4:	6023      	str	r3, [r4, #0]
 80163b6:	89a3      	ldrh	r3, [r4, #12]
 80163b8:	f043 0308 	orr.w	r3, r3, #8
 80163bc:	81a3      	strh	r3, [r4, #12]
 80163be:	6923      	ldr	r3, [r4, #16]
 80163c0:	b94b      	cbnz	r3, 80163d6 <__swsetup_r+0x9a>
 80163c2:	89a3      	ldrh	r3, [r4, #12]
 80163c4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80163c8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80163cc:	d003      	beq.n	80163d6 <__swsetup_r+0x9a>
 80163ce:	4621      	mov	r1, r4
 80163d0:	4630      	mov	r0, r6
 80163d2:	f000 f917 	bl	8016604 <__smakebuf_r>
 80163d6:	89a2      	ldrh	r2, [r4, #12]
 80163d8:	f012 0301 	ands.w	r3, r2, #1
 80163dc:	d00c      	beq.n	80163f8 <__swsetup_r+0xbc>
 80163de:	2300      	movs	r3, #0
 80163e0:	60a3      	str	r3, [r4, #8]
 80163e2:	6963      	ldr	r3, [r4, #20]
 80163e4:	425b      	negs	r3, r3
 80163e6:	61a3      	str	r3, [r4, #24]
 80163e8:	6923      	ldr	r3, [r4, #16]
 80163ea:	b953      	cbnz	r3, 8016402 <__swsetup_r+0xc6>
 80163ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80163f0:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80163f4:	d1ba      	bne.n	801636c <__swsetup_r+0x30>
 80163f6:	bd70      	pop	{r4, r5, r6, pc}
 80163f8:	0792      	lsls	r2, r2, #30
 80163fa:	bf58      	it	pl
 80163fc:	6963      	ldrpl	r3, [r4, #20]
 80163fe:	60a3      	str	r3, [r4, #8]
 8016400:	e7f2      	b.n	80163e8 <__swsetup_r+0xac>
 8016402:	2000      	movs	r0, #0
 8016404:	e7f7      	b.n	80163f6 <__swsetup_r+0xba>
 8016406:	bf00      	nop
 8016408:	2000026c 	.word	0x2000026c
 801640c:	08017ad4 	.word	0x08017ad4
 8016410:	08017af4 	.word	0x08017af4
 8016414:	08017ab4 	.word	0x08017ab4

08016418 <_close_r>:
 8016418:	b538      	push	{r3, r4, r5, lr}
 801641a:	2300      	movs	r3, #0
 801641c:	4c05      	ldr	r4, [pc, #20]	; (8016434 <_close_r+0x1c>)
 801641e:	4605      	mov	r5, r0
 8016420:	4608      	mov	r0, r1
 8016422:	6023      	str	r3, [r4, #0]
 8016424:	f7ec f901 	bl	800262a <_close>
 8016428:	1c43      	adds	r3, r0, #1
 801642a:	d102      	bne.n	8016432 <_close_r+0x1a>
 801642c:	6823      	ldr	r3, [r4, #0]
 801642e:	b103      	cbz	r3, 8016432 <_close_r+0x1a>
 8016430:	602b      	str	r3, [r5, #0]
 8016432:	bd38      	pop	{r3, r4, r5, pc}
 8016434:	200082e4 	.word	0x200082e4

08016438 <__sflush_r>:
 8016438:	898a      	ldrh	r2, [r1, #12]
 801643a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801643e:	4605      	mov	r5, r0
 8016440:	0710      	lsls	r0, r2, #28
 8016442:	460c      	mov	r4, r1
 8016444:	d458      	bmi.n	80164f8 <__sflush_r+0xc0>
 8016446:	684b      	ldr	r3, [r1, #4]
 8016448:	2b00      	cmp	r3, #0
 801644a:	dc05      	bgt.n	8016458 <__sflush_r+0x20>
 801644c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801644e:	2b00      	cmp	r3, #0
 8016450:	dc02      	bgt.n	8016458 <__sflush_r+0x20>
 8016452:	2000      	movs	r0, #0
 8016454:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016458:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801645a:	2e00      	cmp	r6, #0
 801645c:	d0f9      	beq.n	8016452 <__sflush_r+0x1a>
 801645e:	2300      	movs	r3, #0
 8016460:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8016464:	682f      	ldr	r7, [r5, #0]
 8016466:	6a21      	ldr	r1, [r4, #32]
 8016468:	602b      	str	r3, [r5, #0]
 801646a:	d032      	beq.n	80164d2 <__sflush_r+0x9a>
 801646c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801646e:	89a3      	ldrh	r3, [r4, #12]
 8016470:	075a      	lsls	r2, r3, #29
 8016472:	d505      	bpl.n	8016480 <__sflush_r+0x48>
 8016474:	6863      	ldr	r3, [r4, #4]
 8016476:	1ac0      	subs	r0, r0, r3
 8016478:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801647a:	b10b      	cbz	r3, 8016480 <__sflush_r+0x48>
 801647c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801647e:	1ac0      	subs	r0, r0, r3
 8016480:	2300      	movs	r3, #0
 8016482:	4602      	mov	r2, r0
 8016484:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8016486:	6a21      	ldr	r1, [r4, #32]
 8016488:	4628      	mov	r0, r5
 801648a:	47b0      	blx	r6
 801648c:	1c43      	adds	r3, r0, #1
 801648e:	89a3      	ldrh	r3, [r4, #12]
 8016490:	d106      	bne.n	80164a0 <__sflush_r+0x68>
 8016492:	6829      	ldr	r1, [r5, #0]
 8016494:	291d      	cmp	r1, #29
 8016496:	d848      	bhi.n	801652a <__sflush_r+0xf2>
 8016498:	4a29      	ldr	r2, [pc, #164]	; (8016540 <__sflush_r+0x108>)
 801649a:	40ca      	lsrs	r2, r1
 801649c:	07d6      	lsls	r6, r2, #31
 801649e:	d544      	bpl.n	801652a <__sflush_r+0xf2>
 80164a0:	2200      	movs	r2, #0
 80164a2:	6062      	str	r2, [r4, #4]
 80164a4:	6922      	ldr	r2, [r4, #16]
 80164a6:	04d9      	lsls	r1, r3, #19
 80164a8:	6022      	str	r2, [r4, #0]
 80164aa:	d504      	bpl.n	80164b6 <__sflush_r+0x7e>
 80164ac:	1c42      	adds	r2, r0, #1
 80164ae:	d101      	bne.n	80164b4 <__sflush_r+0x7c>
 80164b0:	682b      	ldr	r3, [r5, #0]
 80164b2:	b903      	cbnz	r3, 80164b6 <__sflush_r+0x7e>
 80164b4:	6560      	str	r0, [r4, #84]	; 0x54
 80164b6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80164b8:	602f      	str	r7, [r5, #0]
 80164ba:	2900      	cmp	r1, #0
 80164bc:	d0c9      	beq.n	8016452 <__sflush_r+0x1a>
 80164be:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80164c2:	4299      	cmp	r1, r3
 80164c4:	d002      	beq.n	80164cc <__sflush_r+0x94>
 80164c6:	4628      	mov	r0, r5
 80164c8:	f7fd fbf6 	bl	8013cb8 <_free_r>
 80164cc:	2000      	movs	r0, #0
 80164ce:	6360      	str	r0, [r4, #52]	; 0x34
 80164d0:	e7c0      	b.n	8016454 <__sflush_r+0x1c>
 80164d2:	2301      	movs	r3, #1
 80164d4:	4628      	mov	r0, r5
 80164d6:	47b0      	blx	r6
 80164d8:	1c41      	adds	r1, r0, #1
 80164da:	d1c8      	bne.n	801646e <__sflush_r+0x36>
 80164dc:	682b      	ldr	r3, [r5, #0]
 80164de:	2b00      	cmp	r3, #0
 80164e0:	d0c5      	beq.n	801646e <__sflush_r+0x36>
 80164e2:	2b1d      	cmp	r3, #29
 80164e4:	d001      	beq.n	80164ea <__sflush_r+0xb2>
 80164e6:	2b16      	cmp	r3, #22
 80164e8:	d101      	bne.n	80164ee <__sflush_r+0xb6>
 80164ea:	602f      	str	r7, [r5, #0]
 80164ec:	e7b1      	b.n	8016452 <__sflush_r+0x1a>
 80164ee:	89a3      	ldrh	r3, [r4, #12]
 80164f0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80164f4:	81a3      	strh	r3, [r4, #12]
 80164f6:	e7ad      	b.n	8016454 <__sflush_r+0x1c>
 80164f8:	690f      	ldr	r7, [r1, #16]
 80164fa:	2f00      	cmp	r7, #0
 80164fc:	d0a9      	beq.n	8016452 <__sflush_r+0x1a>
 80164fe:	0793      	lsls	r3, r2, #30
 8016500:	bf18      	it	ne
 8016502:	2300      	movne	r3, #0
 8016504:	680e      	ldr	r6, [r1, #0]
 8016506:	bf08      	it	eq
 8016508:	694b      	ldreq	r3, [r1, #20]
 801650a:	eba6 0807 	sub.w	r8, r6, r7
 801650e:	600f      	str	r7, [r1, #0]
 8016510:	608b      	str	r3, [r1, #8]
 8016512:	f1b8 0f00 	cmp.w	r8, #0
 8016516:	dd9c      	ble.n	8016452 <__sflush_r+0x1a>
 8016518:	4643      	mov	r3, r8
 801651a:	463a      	mov	r2, r7
 801651c:	6a21      	ldr	r1, [r4, #32]
 801651e:	4628      	mov	r0, r5
 8016520:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8016522:	47b0      	blx	r6
 8016524:	2800      	cmp	r0, #0
 8016526:	dc06      	bgt.n	8016536 <__sflush_r+0xfe>
 8016528:	89a3      	ldrh	r3, [r4, #12]
 801652a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801652e:	81a3      	strh	r3, [r4, #12]
 8016530:	f04f 30ff 	mov.w	r0, #4294967295
 8016534:	e78e      	b.n	8016454 <__sflush_r+0x1c>
 8016536:	4407      	add	r7, r0
 8016538:	eba8 0800 	sub.w	r8, r8, r0
 801653c:	e7e9      	b.n	8016512 <__sflush_r+0xda>
 801653e:	bf00      	nop
 8016540:	20400001 	.word	0x20400001

08016544 <_fflush_r>:
 8016544:	b538      	push	{r3, r4, r5, lr}
 8016546:	690b      	ldr	r3, [r1, #16]
 8016548:	4605      	mov	r5, r0
 801654a:	460c      	mov	r4, r1
 801654c:	b1db      	cbz	r3, 8016586 <_fflush_r+0x42>
 801654e:	b118      	cbz	r0, 8016558 <_fflush_r+0x14>
 8016550:	6983      	ldr	r3, [r0, #24]
 8016552:	b90b      	cbnz	r3, 8016558 <_fflush_r+0x14>
 8016554:	f7ff f804 	bl	8015560 <__sinit>
 8016558:	4b0c      	ldr	r3, [pc, #48]	; (801658c <_fflush_r+0x48>)
 801655a:	429c      	cmp	r4, r3
 801655c:	d109      	bne.n	8016572 <_fflush_r+0x2e>
 801655e:	686c      	ldr	r4, [r5, #4]
 8016560:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016564:	b17b      	cbz	r3, 8016586 <_fflush_r+0x42>
 8016566:	4621      	mov	r1, r4
 8016568:	4628      	mov	r0, r5
 801656a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801656e:	f7ff bf63 	b.w	8016438 <__sflush_r>
 8016572:	4b07      	ldr	r3, [pc, #28]	; (8016590 <_fflush_r+0x4c>)
 8016574:	429c      	cmp	r4, r3
 8016576:	d101      	bne.n	801657c <_fflush_r+0x38>
 8016578:	68ac      	ldr	r4, [r5, #8]
 801657a:	e7f1      	b.n	8016560 <_fflush_r+0x1c>
 801657c:	4b05      	ldr	r3, [pc, #20]	; (8016594 <_fflush_r+0x50>)
 801657e:	429c      	cmp	r4, r3
 8016580:	bf08      	it	eq
 8016582:	68ec      	ldreq	r4, [r5, #12]
 8016584:	e7ec      	b.n	8016560 <_fflush_r+0x1c>
 8016586:	2000      	movs	r0, #0
 8016588:	bd38      	pop	{r3, r4, r5, pc}
 801658a:	bf00      	nop
 801658c:	08017ad4 	.word	0x08017ad4
 8016590:	08017af4 	.word	0x08017af4
 8016594:	08017ab4 	.word	0x08017ab4

08016598 <_lseek_r>:
 8016598:	b538      	push	{r3, r4, r5, lr}
 801659a:	4605      	mov	r5, r0
 801659c:	4608      	mov	r0, r1
 801659e:	4611      	mov	r1, r2
 80165a0:	2200      	movs	r2, #0
 80165a2:	4c05      	ldr	r4, [pc, #20]	; (80165b8 <_lseek_r+0x20>)
 80165a4:	6022      	str	r2, [r4, #0]
 80165a6:	461a      	mov	r2, r3
 80165a8:	f7ec f863 	bl	8002672 <_lseek>
 80165ac:	1c43      	adds	r3, r0, #1
 80165ae:	d102      	bne.n	80165b6 <_lseek_r+0x1e>
 80165b0:	6823      	ldr	r3, [r4, #0]
 80165b2:	b103      	cbz	r3, 80165b6 <_lseek_r+0x1e>
 80165b4:	602b      	str	r3, [r5, #0]
 80165b6:	bd38      	pop	{r3, r4, r5, pc}
 80165b8:	200082e4 	.word	0x200082e4

080165bc <__swhatbuf_r>:
 80165bc:	b570      	push	{r4, r5, r6, lr}
 80165be:	460e      	mov	r6, r1
 80165c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80165c4:	b096      	sub	sp, #88	; 0x58
 80165c6:	2900      	cmp	r1, #0
 80165c8:	4614      	mov	r4, r2
 80165ca:	461d      	mov	r5, r3
 80165cc:	da07      	bge.n	80165de <__swhatbuf_r+0x22>
 80165ce:	2300      	movs	r3, #0
 80165d0:	602b      	str	r3, [r5, #0]
 80165d2:	89b3      	ldrh	r3, [r6, #12]
 80165d4:	061a      	lsls	r2, r3, #24
 80165d6:	d410      	bmi.n	80165fa <__swhatbuf_r+0x3e>
 80165d8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80165dc:	e00e      	b.n	80165fc <__swhatbuf_r+0x40>
 80165de:	466a      	mov	r2, sp
 80165e0:	f000 f8a2 	bl	8016728 <_fstat_r>
 80165e4:	2800      	cmp	r0, #0
 80165e6:	dbf2      	blt.n	80165ce <__swhatbuf_r+0x12>
 80165e8:	9a01      	ldr	r2, [sp, #4]
 80165ea:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80165ee:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80165f2:	425a      	negs	r2, r3
 80165f4:	415a      	adcs	r2, r3
 80165f6:	602a      	str	r2, [r5, #0]
 80165f8:	e7ee      	b.n	80165d8 <__swhatbuf_r+0x1c>
 80165fa:	2340      	movs	r3, #64	; 0x40
 80165fc:	2000      	movs	r0, #0
 80165fe:	6023      	str	r3, [r4, #0]
 8016600:	b016      	add	sp, #88	; 0x58
 8016602:	bd70      	pop	{r4, r5, r6, pc}

08016604 <__smakebuf_r>:
 8016604:	898b      	ldrh	r3, [r1, #12]
 8016606:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8016608:	079d      	lsls	r5, r3, #30
 801660a:	4606      	mov	r6, r0
 801660c:	460c      	mov	r4, r1
 801660e:	d507      	bpl.n	8016620 <__smakebuf_r+0x1c>
 8016610:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8016614:	6023      	str	r3, [r4, #0]
 8016616:	6123      	str	r3, [r4, #16]
 8016618:	2301      	movs	r3, #1
 801661a:	6163      	str	r3, [r4, #20]
 801661c:	b002      	add	sp, #8
 801661e:	bd70      	pop	{r4, r5, r6, pc}
 8016620:	ab01      	add	r3, sp, #4
 8016622:	466a      	mov	r2, sp
 8016624:	f7ff ffca 	bl	80165bc <__swhatbuf_r>
 8016628:	9900      	ldr	r1, [sp, #0]
 801662a:	4605      	mov	r5, r0
 801662c:	4630      	mov	r0, r6
 801662e:	f7fd fb8f 	bl	8013d50 <_malloc_r>
 8016632:	b948      	cbnz	r0, 8016648 <__smakebuf_r+0x44>
 8016634:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016638:	059a      	lsls	r2, r3, #22
 801663a:	d4ef      	bmi.n	801661c <__smakebuf_r+0x18>
 801663c:	f023 0303 	bic.w	r3, r3, #3
 8016640:	f043 0302 	orr.w	r3, r3, #2
 8016644:	81a3      	strh	r3, [r4, #12]
 8016646:	e7e3      	b.n	8016610 <__smakebuf_r+0xc>
 8016648:	4b0d      	ldr	r3, [pc, #52]	; (8016680 <__smakebuf_r+0x7c>)
 801664a:	62b3      	str	r3, [r6, #40]	; 0x28
 801664c:	89a3      	ldrh	r3, [r4, #12]
 801664e:	6020      	str	r0, [r4, #0]
 8016650:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8016654:	81a3      	strh	r3, [r4, #12]
 8016656:	9b00      	ldr	r3, [sp, #0]
 8016658:	6120      	str	r0, [r4, #16]
 801665a:	6163      	str	r3, [r4, #20]
 801665c:	9b01      	ldr	r3, [sp, #4]
 801665e:	b15b      	cbz	r3, 8016678 <__smakebuf_r+0x74>
 8016660:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8016664:	4630      	mov	r0, r6
 8016666:	f000 f871 	bl	801674c <_isatty_r>
 801666a:	b128      	cbz	r0, 8016678 <__smakebuf_r+0x74>
 801666c:	89a3      	ldrh	r3, [r4, #12]
 801666e:	f023 0303 	bic.w	r3, r3, #3
 8016672:	f043 0301 	orr.w	r3, r3, #1
 8016676:	81a3      	strh	r3, [r4, #12]
 8016678:	89a3      	ldrh	r3, [r4, #12]
 801667a:	431d      	orrs	r5, r3
 801667c:	81a5      	strh	r5, [r4, #12]
 801667e:	e7cd      	b.n	801661c <__smakebuf_r+0x18>
 8016680:	08015529 	.word	0x08015529

08016684 <memmove>:
 8016684:	4288      	cmp	r0, r1
 8016686:	b510      	push	{r4, lr}
 8016688:	eb01 0302 	add.w	r3, r1, r2
 801668c:	d807      	bhi.n	801669e <memmove+0x1a>
 801668e:	1e42      	subs	r2, r0, #1
 8016690:	4299      	cmp	r1, r3
 8016692:	d00a      	beq.n	80166aa <memmove+0x26>
 8016694:	f811 4b01 	ldrb.w	r4, [r1], #1
 8016698:	f802 4f01 	strb.w	r4, [r2, #1]!
 801669c:	e7f8      	b.n	8016690 <memmove+0xc>
 801669e:	4283      	cmp	r3, r0
 80166a0:	d9f5      	bls.n	801668e <memmove+0xa>
 80166a2:	1881      	adds	r1, r0, r2
 80166a4:	1ad2      	subs	r2, r2, r3
 80166a6:	42d3      	cmn	r3, r2
 80166a8:	d100      	bne.n	80166ac <memmove+0x28>
 80166aa:	bd10      	pop	{r4, pc}
 80166ac:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80166b0:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80166b4:	e7f7      	b.n	80166a6 <memmove+0x22>

080166b6 <_realloc_r>:
 80166b6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80166b8:	4607      	mov	r7, r0
 80166ba:	4614      	mov	r4, r2
 80166bc:	460e      	mov	r6, r1
 80166be:	b921      	cbnz	r1, 80166ca <_realloc_r+0x14>
 80166c0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80166c4:	4611      	mov	r1, r2
 80166c6:	f7fd bb43 	b.w	8013d50 <_malloc_r>
 80166ca:	b922      	cbnz	r2, 80166d6 <_realloc_r+0x20>
 80166cc:	f7fd faf4 	bl	8013cb8 <_free_r>
 80166d0:	4625      	mov	r5, r4
 80166d2:	4628      	mov	r0, r5
 80166d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80166d6:	f000 f849 	bl	801676c <_malloc_usable_size_r>
 80166da:	42a0      	cmp	r0, r4
 80166dc:	d20f      	bcs.n	80166fe <_realloc_r+0x48>
 80166de:	4621      	mov	r1, r4
 80166e0:	4638      	mov	r0, r7
 80166e2:	f7fd fb35 	bl	8013d50 <_malloc_r>
 80166e6:	4605      	mov	r5, r0
 80166e8:	2800      	cmp	r0, #0
 80166ea:	d0f2      	beq.n	80166d2 <_realloc_r+0x1c>
 80166ec:	4631      	mov	r1, r6
 80166ee:	4622      	mov	r2, r4
 80166f0:	f7fd facf 	bl	8013c92 <memcpy>
 80166f4:	4631      	mov	r1, r6
 80166f6:	4638      	mov	r0, r7
 80166f8:	f7fd fade 	bl	8013cb8 <_free_r>
 80166fc:	e7e9      	b.n	80166d2 <_realloc_r+0x1c>
 80166fe:	4635      	mov	r5, r6
 8016700:	e7e7      	b.n	80166d2 <_realloc_r+0x1c>
	...

08016704 <_read_r>:
 8016704:	b538      	push	{r3, r4, r5, lr}
 8016706:	4605      	mov	r5, r0
 8016708:	4608      	mov	r0, r1
 801670a:	4611      	mov	r1, r2
 801670c:	2200      	movs	r2, #0
 801670e:	4c05      	ldr	r4, [pc, #20]	; (8016724 <_read_r+0x20>)
 8016710:	6022      	str	r2, [r4, #0]
 8016712:	461a      	mov	r2, r3
 8016714:	f7eb ff50 	bl	80025b8 <_read>
 8016718:	1c43      	adds	r3, r0, #1
 801671a:	d102      	bne.n	8016722 <_read_r+0x1e>
 801671c:	6823      	ldr	r3, [r4, #0]
 801671e:	b103      	cbz	r3, 8016722 <_read_r+0x1e>
 8016720:	602b      	str	r3, [r5, #0]
 8016722:	bd38      	pop	{r3, r4, r5, pc}
 8016724:	200082e4 	.word	0x200082e4

08016728 <_fstat_r>:
 8016728:	b538      	push	{r3, r4, r5, lr}
 801672a:	2300      	movs	r3, #0
 801672c:	4c06      	ldr	r4, [pc, #24]	; (8016748 <_fstat_r+0x20>)
 801672e:	4605      	mov	r5, r0
 8016730:	4608      	mov	r0, r1
 8016732:	4611      	mov	r1, r2
 8016734:	6023      	str	r3, [r4, #0]
 8016736:	f7eb ff83 	bl	8002640 <_fstat>
 801673a:	1c43      	adds	r3, r0, #1
 801673c:	d102      	bne.n	8016744 <_fstat_r+0x1c>
 801673e:	6823      	ldr	r3, [r4, #0]
 8016740:	b103      	cbz	r3, 8016744 <_fstat_r+0x1c>
 8016742:	602b      	str	r3, [r5, #0]
 8016744:	bd38      	pop	{r3, r4, r5, pc}
 8016746:	bf00      	nop
 8016748:	200082e4 	.word	0x200082e4

0801674c <_isatty_r>:
 801674c:	b538      	push	{r3, r4, r5, lr}
 801674e:	2300      	movs	r3, #0
 8016750:	4c05      	ldr	r4, [pc, #20]	; (8016768 <_isatty_r+0x1c>)
 8016752:	4605      	mov	r5, r0
 8016754:	4608      	mov	r0, r1
 8016756:	6023      	str	r3, [r4, #0]
 8016758:	f7eb ff81 	bl	800265e <_isatty>
 801675c:	1c43      	adds	r3, r0, #1
 801675e:	d102      	bne.n	8016766 <_isatty_r+0x1a>
 8016760:	6823      	ldr	r3, [r4, #0]
 8016762:	b103      	cbz	r3, 8016766 <_isatty_r+0x1a>
 8016764:	602b      	str	r3, [r5, #0]
 8016766:	bd38      	pop	{r3, r4, r5, pc}
 8016768:	200082e4 	.word	0x200082e4

0801676c <_malloc_usable_size_r>:
 801676c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8016770:	1f18      	subs	r0, r3, #4
 8016772:	2b00      	cmp	r3, #0
 8016774:	bfbc      	itt	lt
 8016776:	580b      	ldrlt	r3, [r1, r0]
 8016778:	18c0      	addlt	r0, r0, r3
 801677a:	4770      	bx	lr

0801677c <_init>:
 801677c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801677e:	bf00      	nop
 8016780:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016782:	bc08      	pop	{r3}
 8016784:	469e      	mov	lr, r3
 8016786:	4770      	bx	lr

08016788 <_fini>:
 8016788:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801678a:	bf00      	nop
 801678c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801678e:	bc08      	pop	{r3}
 8016790:	469e      	mov	lr, r3
 8016792:	4770      	bx	lr
