
cuboLED_STM32F103C8T6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006a50  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000017c  08006b5c  08006b5c  00016b5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006cd8  08006cd8  0002010c  2**0
                  CONTENTS
  4 .ARM          00000000  08006cd8  08006cd8  0002010c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006cd8  08006cd8  0002010c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006cd8  08006cd8  00016cd8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006cdc  08006cdc  00016cdc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000010c  20000000  08006ce0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003b4  20000110  08006dec  00020110  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200004c4  08006dec  000204c4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002010c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014e10  00000000  00000000  00020135  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000036e2  00000000  00000000  00034f45  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001598  00000000  00000000  00038628  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001418  00000000  00000000  00039bc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001ae7f  00000000  00000000  0003afd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a5a7  00000000  00000000  00055e57  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00095b52  00000000  00000000  000703fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00105f50  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000062a4  00000000  00000000  00105fa0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000110 	.word	0x20000110
 8000128:	00000000 	.word	0x00000000
 800012c:	08006b44 	.word	0x08006b44

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000114 	.word	0x20000114
 8000148:	08006b44 	.word	0x08006b44

0800014c <spi_74HC595_init>:
GPIO_TypeDef* portST;
uint16_t pinST;



void spi_74HC595_init (SPI_HandleTypeDef* hspi, GPIO_TypeDef* STport, uint16_t STpin){
 800014c:	b580      	push	{r7, lr}
 800014e:	b084      	sub	sp, #16
 8000150:	af00      	add	r7, sp, #0
 8000152:	60f8      	str	r0, [r7, #12]
 8000154:	60b9      	str	r1, [r7, #8]
 8000156:	4613      	mov	r3, r2
 8000158:	80fb      	strh	r3, [r7, #6]

	spi_handler =hspi;
 800015a:	4a0a      	ldr	r2, [pc, #40]	; (8000184 <spi_74HC595_init+0x38>)
 800015c:	68fb      	ldr	r3, [r7, #12]
 800015e:	6013      	str	r3, [r2, #0]

	portST = STport;
 8000160:	4a09      	ldr	r2, [pc, #36]	; (8000188 <spi_74HC595_init+0x3c>)
 8000162:	68bb      	ldr	r3, [r7, #8]
 8000164:	6013      	str	r3, [r2, #0]
	pinST = STpin;
 8000166:	4a09      	ldr	r2, [pc, #36]	; (800018c <spi_74HC595_init+0x40>)
 8000168:	88fb      	ldrh	r3, [r7, #6]
 800016a:	8013      	strh	r3, [r2, #0]

	HAL_GPIO_WritePin(portST, pinST, 0);
 800016c:	4b06      	ldr	r3, [pc, #24]	; (8000188 <spi_74HC595_init+0x3c>)
 800016e:	681b      	ldr	r3, [r3, #0]
 8000170:	4a06      	ldr	r2, [pc, #24]	; (800018c <spi_74HC595_init+0x40>)
 8000172:	8811      	ldrh	r1, [r2, #0]
 8000174:	2200      	movs	r2, #0
 8000176:	4618      	mov	r0, r3
 8000178:	f003 fb5d 	bl	8003836 <HAL_GPIO_WritePin>

} //end spi_74HC595_init()
 800017c:	bf00      	nop
 800017e:	3710      	adds	r7, #16
 8000180:	46bd      	mov	sp, r7
 8000182:	bd80      	pop	{r7, pc}
 8000184:	2000012c 	.word	0x2000012c
 8000188:	20000130 	.word	0x20000130
 800018c:	20000134 	.word	0x20000134

08000190 <spi_74HC595_Transmit>:


void spi_74HC595_Transmit (uint8_t* pdata, uint16_t sizeData){
 8000190:	b580      	push	{r7, lr}
 8000192:	b082      	sub	sp, #8
 8000194:	af00      	add	r7, sp, #0
 8000196:	6078      	str	r0, [r7, #4]
 8000198:	460b      	mov	r3, r1
 800019a:	807b      	strh	r3, [r7, #2]

	HAL_SPI_Transmit(spi_handler, pdata, sizeData, 100);
 800019c:	4b0d      	ldr	r3, [pc, #52]	; (80001d4 <spi_74HC595_Transmit+0x44>)
 800019e:	6818      	ldr	r0, [r3, #0]
 80001a0:	887a      	ldrh	r2, [r7, #2]
 80001a2:	2364      	movs	r3, #100	; 0x64
 80001a4:	6879      	ldr	r1, [r7, #4]
 80001a6:	f004 f9f7 	bl	8004598 <HAL_SPI_Transmit>

	HAL_GPIO_WritePin(portST, pinST, 1);
 80001aa:	4b0b      	ldr	r3, [pc, #44]	; (80001d8 <spi_74HC595_Transmit+0x48>)
 80001ac:	681b      	ldr	r3, [r3, #0]
 80001ae:	4a0b      	ldr	r2, [pc, #44]	; (80001dc <spi_74HC595_Transmit+0x4c>)
 80001b0:	8811      	ldrh	r1, [r2, #0]
 80001b2:	2201      	movs	r2, #1
 80001b4:	4618      	mov	r0, r3
 80001b6:	f003 fb3e 	bl	8003836 <HAL_GPIO_WritePin>
//	HAL_Delay(1);
	HAL_GPIO_WritePin(portST, pinST, 0);
 80001ba:	4b07      	ldr	r3, [pc, #28]	; (80001d8 <spi_74HC595_Transmit+0x48>)
 80001bc:	681b      	ldr	r3, [r3, #0]
 80001be:	4a07      	ldr	r2, [pc, #28]	; (80001dc <spi_74HC595_Transmit+0x4c>)
 80001c0:	8811      	ldrh	r1, [r2, #0]
 80001c2:	2200      	movs	r2, #0
 80001c4:	4618      	mov	r0, r3
 80001c6:	f003 fb36 	bl	8003836 <HAL_GPIO_WritePin>

} //end spi_74HC595_transmit()
 80001ca:	bf00      	nop
 80001cc:	3708      	adds	r7, #8
 80001ce:	46bd      	mov	sp, r7
 80001d0:	bd80      	pop	{r7, pc}
 80001d2:	bf00      	nop
 80001d4:	2000012c 	.word	0x2000012c
 80001d8:	20000130 	.word	0x20000130
 80001dc:	20000134 	.word	0x20000134

080001e0 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80001e0:	b580      	push	{r7, lr}
 80001e2:	b084      	sub	sp, #16
 80001e4:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 80001e6:	1d3b      	adds	r3, r7, #4
 80001e8:	2200      	movs	r2, #0
 80001ea:	601a      	str	r2, [r3, #0]
 80001ec:	605a      	str	r2, [r3, #4]
 80001ee:	609a      	str	r2, [r3, #8]

  /** Common config
  */
  hadc1.Instance = ADC1;
 80001f0:	4b18      	ldr	r3, [pc, #96]	; (8000254 <MX_ADC1_Init+0x74>)
 80001f2:	4a19      	ldr	r2, [pc, #100]	; (8000258 <MX_ADC1_Init+0x78>)
 80001f4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80001f6:	4b17      	ldr	r3, [pc, #92]	; (8000254 <MX_ADC1_Init+0x74>)
 80001f8:	2200      	movs	r2, #0
 80001fa:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80001fc:	4b15      	ldr	r3, [pc, #84]	; (8000254 <MX_ADC1_Init+0x74>)
 80001fe:	2200      	movs	r2, #0
 8000200:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000202:	4b14      	ldr	r3, [pc, #80]	; (8000254 <MX_ADC1_Init+0x74>)
 8000204:	2200      	movs	r2, #0
 8000206:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000208:	4b12      	ldr	r3, [pc, #72]	; (8000254 <MX_ADC1_Init+0x74>)
 800020a:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 800020e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000210:	4b10      	ldr	r3, [pc, #64]	; (8000254 <MX_ADC1_Init+0x74>)
 8000212:	2200      	movs	r2, #0
 8000214:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000216:	4b0f      	ldr	r3, [pc, #60]	; (8000254 <MX_ADC1_Init+0x74>)
 8000218:	2201      	movs	r2, #1
 800021a:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800021c:	480d      	ldr	r0, [pc, #52]	; (8000254 <MX_ADC1_Init+0x74>)
 800021e:	f002 fc5f 	bl	8002ae0 <HAL_ADC_Init>
 8000222:	4603      	mov	r3, r0
 8000224:	2b00      	cmp	r3, #0
 8000226:	d001      	beq.n	800022c <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000228:	f002 f836 	bl	8002298 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 800022c:	2302      	movs	r3, #2
 800022e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000230:	2301      	movs	r3, #1
 8000232:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000234:	2300      	movs	r3, #0
 8000236:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000238:	1d3b      	adds	r3, r7, #4
 800023a:	4619      	mov	r1, r3
 800023c:	4805      	ldr	r0, [pc, #20]	; (8000254 <MX_ADC1_Init+0x74>)
 800023e:	f002 fe0d 	bl	8002e5c <HAL_ADC_ConfigChannel>
 8000242:	4603      	mov	r3, r0
 8000244:	2b00      	cmp	r3, #0
 8000246:	d001      	beq.n	800024c <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000248:	f002 f826 	bl	8002298 <Error_Handler>
  }

}
 800024c:	bf00      	nop
 800024e:	3710      	adds	r7, #16
 8000250:	46bd      	mov	sp, r7
 8000252:	bd80      	pop	{r7, pc}
 8000254:	20000138 	.word	0x20000138
 8000258:	40012400 	.word	0x40012400

0800025c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800025c:	b580      	push	{r7, lr}
 800025e:	b088      	sub	sp, #32
 8000260:	af00      	add	r7, sp, #0
 8000262:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000264:	f107 0310 	add.w	r3, r7, #16
 8000268:	2200      	movs	r2, #0
 800026a:	601a      	str	r2, [r3, #0]
 800026c:	605a      	str	r2, [r3, #4]
 800026e:	609a      	str	r2, [r3, #8]
 8000270:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 8000272:	687b      	ldr	r3, [r7, #4]
 8000274:	681b      	ldr	r3, [r3, #0]
 8000276:	4a14      	ldr	r2, [pc, #80]	; (80002c8 <HAL_ADC_MspInit+0x6c>)
 8000278:	4293      	cmp	r3, r2
 800027a:	d121      	bne.n	80002c0 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800027c:	4b13      	ldr	r3, [pc, #76]	; (80002cc <HAL_ADC_MspInit+0x70>)
 800027e:	699b      	ldr	r3, [r3, #24]
 8000280:	4a12      	ldr	r2, [pc, #72]	; (80002cc <HAL_ADC_MspInit+0x70>)
 8000282:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000286:	6193      	str	r3, [r2, #24]
 8000288:	4b10      	ldr	r3, [pc, #64]	; (80002cc <HAL_ADC_MspInit+0x70>)
 800028a:	699b      	ldr	r3, [r3, #24]
 800028c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000290:	60fb      	str	r3, [r7, #12]
 8000292:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000294:	4b0d      	ldr	r3, [pc, #52]	; (80002cc <HAL_ADC_MspInit+0x70>)
 8000296:	699b      	ldr	r3, [r3, #24]
 8000298:	4a0c      	ldr	r2, [pc, #48]	; (80002cc <HAL_ADC_MspInit+0x70>)
 800029a:	f043 0304 	orr.w	r3, r3, #4
 800029e:	6193      	str	r3, [r2, #24]
 80002a0:	4b0a      	ldr	r3, [pc, #40]	; (80002cc <HAL_ADC_MspInit+0x70>)
 80002a2:	699b      	ldr	r3, [r3, #24]
 80002a4:	f003 0304 	and.w	r3, r3, #4
 80002a8:	60bb      	str	r3, [r7, #8]
 80002aa:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA2     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80002ac:	2304      	movs	r3, #4
 80002ae:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80002b0:	2303      	movs	r3, #3
 80002b2:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80002b4:	f107 0310 	add.w	r3, r7, #16
 80002b8:	4619      	mov	r1, r3
 80002ba:	4805      	ldr	r0, [pc, #20]	; (80002d0 <HAL_ADC_MspInit+0x74>)
 80002bc:	f003 f920 	bl	8003500 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80002c0:	bf00      	nop
 80002c2:	3720      	adds	r7, #32
 80002c4:	46bd      	mov	sp, r7
 80002c6:	bd80      	pop	{r7, pc}
 80002c8:	40012400 	.word	0x40012400
 80002cc:	40021000 	.word	0x40021000
 80002d0:	40010800 	.word	0x40010800

080002d4 <lecturaTeclas>:
#include "botones_lfs.h"

uint8_t read_boton[4] = {1, 1, 1, 1};
uint8_t last_boton[4] = {1, 1, 1, 1};

void lecturaTeclas (void){
 80002d4:	b580      	push	{r7, lr}
 80002d6:	af00      	add	r7, sp, #0
	read_boton[IN_UP] = HAL_GPIO_ReadPin(IN_UP_GPIO_Port, IN_UP_Pin);
 80002d8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80002dc:	4811      	ldr	r0, [pc, #68]	; (8000324 <lecturaTeclas+0x50>)
 80002de:	f003 fa93 	bl	8003808 <HAL_GPIO_ReadPin>
 80002e2:	4603      	mov	r3, r0
 80002e4:	461a      	mov	r2, r3
 80002e6:	4b10      	ldr	r3, [pc, #64]	; (8000328 <lecturaTeclas+0x54>)
 80002e8:	701a      	strb	r2, [r3, #0]
	read_boton[IN_DOWN] = HAL_GPIO_ReadPin(IN_DOWN_GPIO_Port, IN_DOWN_Pin);
 80002ea:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80002ee:	480d      	ldr	r0, [pc, #52]	; (8000324 <lecturaTeclas+0x50>)
 80002f0:	f003 fa8a 	bl	8003808 <HAL_GPIO_ReadPin>
 80002f4:	4603      	mov	r3, r0
 80002f6:	461a      	mov	r2, r3
 80002f8:	4b0b      	ldr	r3, [pc, #44]	; (8000328 <lecturaTeclas+0x54>)
 80002fa:	705a      	strb	r2, [r3, #1]
	read_boton[IN_LEFT] = HAL_GPIO_ReadPin(IN_LEFT_GPIO_Port, IN_LEFT_Pin);
 80002fc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000300:	4808      	ldr	r0, [pc, #32]	; (8000324 <lecturaTeclas+0x50>)
 8000302:	f003 fa81 	bl	8003808 <HAL_GPIO_ReadPin>
 8000306:	4603      	mov	r3, r0
 8000308:	461a      	mov	r2, r3
 800030a:	4b07      	ldr	r3, [pc, #28]	; (8000328 <lecturaTeclas+0x54>)
 800030c:	709a      	strb	r2, [r3, #2]
	read_boton[IN_RIGHT] = HAL_GPIO_ReadPin(IN_RIGHT_GPIO_Port, IN_RIGHT_Pin);
 800030e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000312:	4804      	ldr	r0, [pc, #16]	; (8000324 <lecturaTeclas+0x50>)
 8000314:	f003 fa78 	bl	8003808 <HAL_GPIO_ReadPin>
 8000318:	4603      	mov	r3, r0
 800031a:	461a      	mov	r2, r3
 800031c:	4b02      	ldr	r3, [pc, #8]	; (8000328 <lecturaTeclas+0x54>)
 800031e:	70da      	strb	r2, [r3, #3]
} //end lecturaTeclas ()
 8000320:	bf00      	nop
 8000322:	bd80      	pop	{r7, pc}
 8000324:	40010c00 	.word	0x40010c00
 8000328:	20000000 	.word	0x20000000

0800032c <update_teclas>:

void update_teclas (void){
 800032c:	b480      	push	{r7}
 800032e:	af00      	add	r7, sp, #0
	last_boton [IN_UP] = read_boton[IN_UP];
 8000330:	4b09      	ldr	r3, [pc, #36]	; (8000358 <update_teclas+0x2c>)
 8000332:	781a      	ldrb	r2, [r3, #0]
 8000334:	4b09      	ldr	r3, [pc, #36]	; (800035c <update_teclas+0x30>)
 8000336:	701a      	strb	r2, [r3, #0]
	last_boton [IN_DOWN] = read_boton[IN_DOWN];
 8000338:	4b07      	ldr	r3, [pc, #28]	; (8000358 <update_teclas+0x2c>)
 800033a:	785a      	ldrb	r2, [r3, #1]
 800033c:	4b07      	ldr	r3, [pc, #28]	; (800035c <update_teclas+0x30>)
 800033e:	705a      	strb	r2, [r3, #1]
	last_boton [IN_LEFT] = read_boton[IN_LEFT];
 8000340:	4b05      	ldr	r3, [pc, #20]	; (8000358 <update_teclas+0x2c>)
 8000342:	789a      	ldrb	r2, [r3, #2]
 8000344:	4b05      	ldr	r3, [pc, #20]	; (800035c <update_teclas+0x30>)
 8000346:	709a      	strb	r2, [r3, #2]
	last_boton [IN_RIGHT] = read_boton[IN_RIGHT];
 8000348:	4b03      	ldr	r3, [pc, #12]	; (8000358 <update_teclas+0x2c>)
 800034a:	78da      	ldrb	r2, [r3, #3]
 800034c:	4b03      	ldr	r3, [pc, #12]	; (800035c <update_teclas+0x30>)
 800034e:	70da      	strb	r2, [r3, #3]
} //end update_teclas ()
 8000350:	bf00      	nop
 8000352:	46bd      	mov	sp, r7
 8000354:	bc80      	pop	{r7}
 8000356:	4770      	bx	lr
 8000358:	20000000 	.word	0x20000000
 800035c:	20000004 	.word	0x20000004

08000360 <getStatBoton>:

T_INPUT getStatBoton (T_POS_INPUT b){
 8000360:	b480      	push	{r7}
 8000362:	b083      	sub	sp, #12
 8000364:	af00      	add	r7, sp, #0
 8000366:	4603      	mov	r3, r0
 8000368:	71fb      	strb	r3, [r7, #7]
	if (read_boton[b] != 0){
 800036a:	79fb      	ldrb	r3, [r7, #7]
 800036c:	4a0c      	ldr	r2, [pc, #48]	; (80003a0 <getStatBoton+0x40>)
 800036e:	5cd3      	ldrb	r3, [r2, r3]
 8000370:	2b00      	cmp	r3, #0
 8000372:	d008      	beq.n	8000386 <getStatBoton+0x26>
		if (last_boton[b] != 0){
 8000374:	79fb      	ldrb	r3, [r7, #7]
 8000376:	4a0b      	ldr	r2, [pc, #44]	; (80003a4 <getStatBoton+0x44>)
 8000378:	5cd3      	ldrb	r3, [r2, r3]
 800037a:	2b00      	cmp	r3, #0
 800037c:	d001      	beq.n	8000382 <getStatBoton+0x22>
			return HIGH_L;
 800037e:	2301      	movs	r3, #1
 8000380:	e009      	b.n	8000396 <getStatBoton+0x36>
		}else{
			return RISE;
 8000382:	2303      	movs	r3, #3
 8000384:	e007      	b.n	8000396 <getStatBoton+0x36>
		}
	}else{
		if (last_boton[b] != 0){
 8000386:	79fb      	ldrb	r3, [r7, #7]
 8000388:	4a06      	ldr	r2, [pc, #24]	; (80003a4 <getStatBoton+0x44>)
 800038a:	5cd3      	ldrb	r3, [r2, r3]
 800038c:	2b00      	cmp	r3, #0
 800038e:	d001      	beq.n	8000394 <getStatBoton+0x34>
			return FALL;
 8000390:	2302      	movs	r3, #2
 8000392:	e000      	b.n	8000396 <getStatBoton+0x36>
		}else{
			return LOW_L;
 8000394:	2300      	movs	r3, #0
		}
	}
} //end getStatBoton ()
 8000396:	4618      	mov	r0, r3
 8000398:	370c      	adds	r7, #12
 800039a:	46bd      	mov	sp, r7
 800039c:	bc80      	pop	{r7}
 800039e:	4770      	bx	lr
 80003a0:	20000000 	.word	0x20000000
 80003a4:	20000004 	.word	0x20000004

080003a8 <init_pantalla>:

#include "ssd1306.h"

uint8_t flag_pantalla = 0;

void init_pantalla (void){
 80003a8:	b580      	push	{r7, lr}
 80003aa:	af00      	add	r7, sp, #0
	ssd1306_I2C_Init();
 80003ac:	f002 f836 	bl	800241c <ssd1306_I2C_Init>
}
 80003b0:	bf00      	nop
 80003b2:	bd80      	pop	{r7, pc}

080003b4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80003b4:	b580      	push	{r7, lr}
 80003b6:	b088      	sub	sp, #32
 80003b8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003ba:	f107 0310 	add.w	r3, r7, #16
 80003be:	2200      	movs	r2, #0
 80003c0:	601a      	str	r2, [r3, #0]
 80003c2:	605a      	str	r2, [r3, #4]
 80003c4:	609a      	str	r2, [r3, #8]
 80003c6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80003c8:	4b3d      	ldr	r3, [pc, #244]	; (80004c0 <MX_GPIO_Init+0x10c>)
 80003ca:	699b      	ldr	r3, [r3, #24]
 80003cc:	4a3c      	ldr	r2, [pc, #240]	; (80004c0 <MX_GPIO_Init+0x10c>)
 80003ce:	f043 0310 	orr.w	r3, r3, #16
 80003d2:	6193      	str	r3, [r2, #24]
 80003d4:	4b3a      	ldr	r3, [pc, #232]	; (80004c0 <MX_GPIO_Init+0x10c>)
 80003d6:	699b      	ldr	r3, [r3, #24]
 80003d8:	f003 0310 	and.w	r3, r3, #16
 80003dc:	60fb      	str	r3, [r7, #12]
 80003de:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80003e0:	4b37      	ldr	r3, [pc, #220]	; (80004c0 <MX_GPIO_Init+0x10c>)
 80003e2:	699b      	ldr	r3, [r3, #24]
 80003e4:	4a36      	ldr	r2, [pc, #216]	; (80004c0 <MX_GPIO_Init+0x10c>)
 80003e6:	f043 0320 	orr.w	r3, r3, #32
 80003ea:	6193      	str	r3, [r2, #24]
 80003ec:	4b34      	ldr	r3, [pc, #208]	; (80004c0 <MX_GPIO_Init+0x10c>)
 80003ee:	699b      	ldr	r3, [r3, #24]
 80003f0:	f003 0320 	and.w	r3, r3, #32
 80003f4:	60bb      	str	r3, [r7, #8]
 80003f6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003f8:	4b31      	ldr	r3, [pc, #196]	; (80004c0 <MX_GPIO_Init+0x10c>)
 80003fa:	699b      	ldr	r3, [r3, #24]
 80003fc:	4a30      	ldr	r2, [pc, #192]	; (80004c0 <MX_GPIO_Init+0x10c>)
 80003fe:	f043 0304 	orr.w	r3, r3, #4
 8000402:	6193      	str	r3, [r2, #24]
 8000404:	4b2e      	ldr	r3, [pc, #184]	; (80004c0 <MX_GPIO_Init+0x10c>)
 8000406:	699b      	ldr	r3, [r3, #24]
 8000408:	f003 0304 	and.w	r3, r3, #4
 800040c:	607b      	str	r3, [r7, #4]
 800040e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000410:	4b2b      	ldr	r3, [pc, #172]	; (80004c0 <MX_GPIO_Init+0x10c>)
 8000412:	699b      	ldr	r3, [r3, #24]
 8000414:	4a2a      	ldr	r2, [pc, #168]	; (80004c0 <MX_GPIO_Init+0x10c>)
 8000416:	f043 0308 	orr.w	r3, r3, #8
 800041a:	6193      	str	r3, [r2, #24]
 800041c:	4b28      	ldr	r3, [pc, #160]	; (80004c0 <MX_GPIO_Init+0x10c>)
 800041e:	699b      	ldr	r3, [r3, #24]
 8000420:	f003 0308 	and.w	r3, r3, #8
 8000424:	603b      	str	r3, [r7, #0]
 8000426:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000428:	2200      	movs	r2, #0
 800042a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800042e:	4825      	ldr	r0, [pc, #148]	; (80004c4 <MX_GPIO_Init+0x110>)
 8000430:	f003 fa01 	bl	8003836 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, OUT_LED1_Pin|OUT_LED2_Pin, GPIO_PIN_RESET);
 8000434:	2200      	movs	r2, #0
 8000436:	2103      	movs	r1, #3
 8000438:	4823      	ldr	r0, [pc, #140]	; (80004c8 <MX_GPIO_Init+0x114>)
 800043a:	f003 f9fc 	bl	8003836 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OUT_STORE_GPIO_Port, OUT_STORE_Pin, GPIO_PIN_RESET);
 800043e:	2200      	movs	r2, #0
 8000440:	2101      	movs	r1, #1
 8000442:	4822      	ldr	r0, [pc, #136]	; (80004cc <MX_GPIO_Init+0x118>)
 8000444:	f003 f9f7 	bl	8003836 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000448:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800044c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800044e:	2301      	movs	r3, #1
 8000450:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000452:	2300      	movs	r3, #0
 8000454:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000456:	2302      	movs	r3, #2
 8000458:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800045a:	f107 0310 	add.w	r3, r7, #16
 800045e:	4619      	mov	r1, r3
 8000460:	4818      	ldr	r0, [pc, #96]	; (80004c4 <MX_GPIO_Init+0x110>)
 8000462:	f003 f84d 	bl	8003500 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = OUT_LED1_Pin|OUT_LED2_Pin;
 8000466:	2303      	movs	r3, #3
 8000468:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800046a:	2301      	movs	r3, #1
 800046c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800046e:	2300      	movs	r3, #0
 8000470:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000472:	2302      	movs	r3, #2
 8000474:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000476:	f107 0310 	add.w	r3, r7, #16
 800047a:	4619      	mov	r1, r3
 800047c:	4812      	ldr	r0, [pc, #72]	; (80004c8 <MX_GPIO_Init+0x114>)
 800047e:	f003 f83f 	bl	8003500 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OUT_STORE_Pin;
 8000482:	2301      	movs	r3, #1
 8000484:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000486:	2301      	movs	r3, #1
 8000488:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800048a:	2300      	movs	r3, #0
 800048c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800048e:	2302      	movs	r3, #2
 8000490:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(OUT_STORE_GPIO_Port, &GPIO_InitStruct);
 8000492:	f107 0310 	add.w	r3, r7, #16
 8000496:	4619      	mov	r1, r3
 8000498:	480c      	ldr	r0, [pc, #48]	; (80004cc <MX_GPIO_Init+0x118>)
 800049a:	f003 f831 	bl	8003500 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = IN_UP_Pin|IN_DOWN_Pin|IN_LEFT_Pin|IN_RIGHT_Pin;
 800049e:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 80004a2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80004a4:	2300      	movs	r3, #0
 80004a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80004a8:	2301      	movs	r3, #1
 80004aa:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80004ac:	f107 0310 	add.w	r3, r7, #16
 80004b0:	4619      	mov	r1, r3
 80004b2:	4806      	ldr	r0, [pc, #24]	; (80004cc <MX_GPIO_Init+0x118>)
 80004b4:	f003 f824 	bl	8003500 <HAL_GPIO_Init>

}
 80004b8:	bf00      	nop
 80004ba:	3720      	adds	r7, #32
 80004bc:	46bd      	mov	sp, r7
 80004be:	bd80      	pop	{r7, pc}
 80004c0:	40021000 	.word	0x40021000
 80004c4:	40011000 	.word	0x40011000
 80004c8:	40010800 	.word	0x40010800
 80004cc:	40010c00 	.word	0x40010c00

080004d0 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80004d0:	b580      	push	{r7, lr}
 80004d2:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 80004d4:	4b12      	ldr	r3, [pc, #72]	; (8000520 <MX_I2C1_Init+0x50>)
 80004d6:	4a13      	ldr	r2, [pc, #76]	; (8000524 <MX_I2C1_Init+0x54>)
 80004d8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80004da:	4b11      	ldr	r3, [pc, #68]	; (8000520 <MX_I2C1_Init+0x50>)
 80004dc:	4a12      	ldr	r2, [pc, #72]	; (8000528 <MX_I2C1_Init+0x58>)
 80004de:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80004e0:	4b0f      	ldr	r3, [pc, #60]	; (8000520 <MX_I2C1_Init+0x50>)
 80004e2:	2200      	movs	r2, #0
 80004e4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80004e6:	4b0e      	ldr	r3, [pc, #56]	; (8000520 <MX_I2C1_Init+0x50>)
 80004e8:	2200      	movs	r2, #0
 80004ea:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80004ec:	4b0c      	ldr	r3, [pc, #48]	; (8000520 <MX_I2C1_Init+0x50>)
 80004ee:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80004f2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80004f4:	4b0a      	ldr	r3, [pc, #40]	; (8000520 <MX_I2C1_Init+0x50>)
 80004f6:	2200      	movs	r2, #0
 80004f8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80004fa:	4b09      	ldr	r3, [pc, #36]	; (8000520 <MX_I2C1_Init+0x50>)
 80004fc:	2200      	movs	r2, #0
 80004fe:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000500:	4b07      	ldr	r3, [pc, #28]	; (8000520 <MX_I2C1_Init+0x50>)
 8000502:	2200      	movs	r2, #0
 8000504:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000506:	4b06      	ldr	r3, [pc, #24]	; (8000520 <MX_I2C1_Init+0x50>)
 8000508:	2200      	movs	r2, #0
 800050a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800050c:	4804      	ldr	r0, [pc, #16]	; (8000520 <MX_I2C1_Init+0x50>)
 800050e:	f003 f9ab 	bl	8003868 <HAL_I2C_Init>
 8000512:	4603      	mov	r3, r0
 8000514:	2b00      	cmp	r3, #0
 8000516:	d001      	beq.n	800051c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000518:	f001 febe 	bl	8002298 <Error_Handler>
  }

}
 800051c:	bf00      	nop
 800051e:	bd80      	pop	{r7, pc}
 8000520:	20000168 	.word	0x20000168
 8000524:	40005400 	.word	0x40005400
 8000528:	000186a0 	.word	0x000186a0

0800052c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800052c:	b580      	push	{r7, lr}
 800052e:	b088      	sub	sp, #32
 8000530:	af00      	add	r7, sp, #0
 8000532:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000534:	f107 0310 	add.w	r3, r7, #16
 8000538:	2200      	movs	r2, #0
 800053a:	601a      	str	r2, [r3, #0]
 800053c:	605a      	str	r2, [r3, #4]
 800053e:	609a      	str	r2, [r3, #8]
 8000540:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 8000542:	687b      	ldr	r3, [r7, #4]
 8000544:	681b      	ldr	r3, [r3, #0]
 8000546:	4a15      	ldr	r2, [pc, #84]	; (800059c <HAL_I2C_MspInit+0x70>)
 8000548:	4293      	cmp	r3, r2
 800054a:	d123      	bne.n	8000594 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800054c:	4b14      	ldr	r3, [pc, #80]	; (80005a0 <HAL_I2C_MspInit+0x74>)
 800054e:	699b      	ldr	r3, [r3, #24]
 8000550:	4a13      	ldr	r2, [pc, #76]	; (80005a0 <HAL_I2C_MspInit+0x74>)
 8000552:	f043 0308 	orr.w	r3, r3, #8
 8000556:	6193      	str	r3, [r2, #24]
 8000558:	4b11      	ldr	r3, [pc, #68]	; (80005a0 <HAL_I2C_MspInit+0x74>)
 800055a:	699b      	ldr	r3, [r3, #24]
 800055c:	f003 0308 	and.w	r3, r3, #8
 8000560:	60fb      	str	r3, [r7, #12]
 8000562:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000564:	23c0      	movs	r3, #192	; 0xc0
 8000566:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000568:	2312      	movs	r3, #18
 800056a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800056c:	2303      	movs	r3, #3
 800056e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000570:	f107 0310 	add.w	r3, r7, #16
 8000574:	4619      	mov	r1, r3
 8000576:	480b      	ldr	r0, [pc, #44]	; (80005a4 <HAL_I2C_MspInit+0x78>)
 8000578:	f002 ffc2 	bl	8003500 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800057c:	4b08      	ldr	r3, [pc, #32]	; (80005a0 <HAL_I2C_MspInit+0x74>)
 800057e:	69db      	ldr	r3, [r3, #28]
 8000580:	4a07      	ldr	r2, [pc, #28]	; (80005a0 <HAL_I2C_MspInit+0x74>)
 8000582:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000586:	61d3      	str	r3, [r2, #28]
 8000588:	4b05      	ldr	r3, [pc, #20]	; (80005a0 <HAL_I2C_MspInit+0x74>)
 800058a:	69db      	ldr	r3, [r3, #28]
 800058c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000590:	60bb      	str	r3, [r7, #8]
 8000592:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000594:	bf00      	nop
 8000596:	3720      	adds	r7, #32
 8000598:	46bd      	mov	sp, r7
 800059a:	bd80      	pop	{r7, pc}
 800059c:	40005400 	.word	0x40005400
 80005a0:	40021000 	.word	0x40021000
 80005a4:	40010c00 	.word	0x40010c00

080005a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005a8:	b5b0      	push	{r4, r5, r7, lr}
 80005aa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005ac:	f002 fa12 	bl	80029d4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005b0:	f000 f96e 	bl	8000890 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005b4:	f7ff fefe 	bl	80003b4 <MX_GPIO_Init>
  MX_I2C1_Init();
 80005b8:	f7ff ff8a 	bl	80004d0 <MX_I2C1_Init>
  MX_SPI1_Init();
 80005bc:	f001 feb8 	bl	8002330 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 80005c0:	f002 f964 	bl	800288c <MX_USART1_UART_Init>
  MX_ADC1_Init();
 80005c4:	f7ff fe0c 	bl	80001e0 <MX_ADC1_Init>
  MX_TIM2_Init();
 80005c8:	f002 f886 	bl	80026d8 <MX_TIM2_Init>
  MX_TIM3_Init();
 80005cc:	f002 f8d0 	bl	8002770 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  spi_74HC595_init(&hspi1, OUT_STORE_GPIO_Port, OUT_STORE_Pin);
 80005d0:	2201      	movs	r2, #1
 80005d2:	499c      	ldr	r1, [pc, #624]	; (8000844 <main+0x29c>)
 80005d4:	489c      	ldr	r0, [pc, #624]	; (8000848 <main+0x2a0>)
 80005d6:	f7ff fdb9 	bl	800014c <spi_74HC595_init>

  loading = 1;
 80005da:	4b9c      	ldr	r3, [pc, #624]	; (800084c <main+0x2a4>)
 80005dc:	2201      	movs	r2, #1
 80005de:	701a      	strb	r2, [r3, #0]
  randomTimer = 0;
 80005e0:	499b      	ldr	r1, [pc, #620]	; (8000850 <main+0x2a8>)
 80005e2:	f04f 0200 	mov.w	r2, #0
 80005e6:	f04f 0300 	mov.w	r3, #0
 80005ea:	e9c1 2300 	strd	r2, r3, [r1]
//  currentEffect = RAIN;

  HAL_ADC_Start(&hadc1);
 80005ee:	4899      	ldr	r0, [pc, #612]	; (8000854 <main+0x2ac>)
 80005f0:	f002 fb4e 	bl	8002c90 <HAL_ADC_Start>
  randomSeed = (uint16_t) HAL_ADC_GetValue(&hadc1);
 80005f4:	4897      	ldr	r0, [pc, #604]	; (8000854 <main+0x2ac>)
 80005f6:	f002 fc25 	bl	8002e44 <HAL_ADC_GetValue>
 80005fa:	4603      	mov	r3, r0
 80005fc:	b29a      	uxth	r2, r3
 80005fe:	4b96      	ldr	r3, [pc, #600]	; (8000858 <main+0x2b0>)
 8000600:	801a      	strh	r2, [r3, #0]
  srand(randomSeed);
 8000602:	4b95      	ldr	r3, [pc, #596]	; (8000858 <main+0x2b0>)
 8000604:	881b      	ldrh	r3, [r3, #0]
 8000606:	4618      	mov	r0, r3
 8000608:	f005 fa30 	bl	8005a6c <srand>
  HAL_ADC_Stop(&hadc1);
 800060c:	4891      	ldr	r0, [pc, #580]	; (8000854 <main+0x2ac>)
 800060e:	f002 fbed 	bl	8002dec <HAL_ADC_Stop>
  HAL_GPIO_WritePin(OUT_LED1_GPIO_Port, OUT_LED1_Pin, 0); //led verde: on
 8000612:	2200      	movs	r2, #0
 8000614:	2101      	movs	r1, #1
 8000616:	4891      	ldr	r0, [pc, #580]	; (800085c <main+0x2b4>)
 8000618:	f003 f90d 	bl	8003836 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OUT_LED2_GPIO_Port, OUT_LED2_Pin, 1); //led rojo: off
 800061c:	2201      	movs	r2, #1
 800061e:	2102      	movs	r1, #2
 8000620:	488e      	ldr	r0, [pc, #568]	; (800085c <main+0x2b4>)
 8000622:	f003 f908 	bl	8003836 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 1);
 8000626:	2201      	movs	r2, #1
 8000628:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800062c:	488c      	ldr	r0, [pc, #560]	; (8000860 <main+0x2b8>)
 800062e:	f003 f902 	bl	8003836 <HAL_GPIO_WritePin>

  HAL_TIM_Base_Start_IT(&htim2); // frecuencia de refresco
 8000632:	488c      	ldr	r0, [pc, #560]	; (8000864 <main+0x2bc>)
 8000634:	f004 f9e2 	bl	80049fc <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim3); // sincronizmo (10 * ms)
 8000638:	488b      	ldr	r0, [pc, #556]	; (8000868 <main+0x2c0>)
 800063a:	f004 f9df 	bl	80049fc <HAL_TIM_Base_Start_IT>

  HAL_UART_Receive_IT(&huart1, &rxChar, 1);
 800063e:	2201      	movs	r2, #1
 8000640:	498a      	ldr	r1, [pc, #552]	; (800086c <main+0x2c4>)
 8000642:	488b      	ldr	r0, [pc, #556]	; (8000870 <main+0x2c8>)
 8000644:	f004 fdd1 	bl	80051ea <HAL_UART_Receive_IT>

  start_menu();
 8000648:	f001 fe2c 	bl	80022a4 <start_menu>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  update_teclas();
 800064c:	f7ff fe6e 	bl	800032c <update_teclas>
	  check_menu();
 8000650:	f001 fe38 	bl	80022c4 <check_menu>

	  if (flag_tim3 != 0){
 8000654:	4b87      	ldr	r3, [pc, #540]	; (8000874 <main+0x2cc>)
 8000656:	781b      	ldrb	r3, [r3, #0]
 8000658:	2b00      	cmp	r3, #0
 800065a:	d01e      	beq.n	800069a <main+0xf2>
		  if (antiRebote != 0){ //para leer cada 20 ms.
 800065c:	4b86      	ldr	r3, [pc, #536]	; (8000878 <main+0x2d0>)
 800065e:	781b      	ldrb	r3, [r3, #0]
 8000660:	2b00      	cmp	r3, #0
 8000662:	d006      	beq.n	8000672 <main+0xca>
			  antiRebote--;
 8000664:	4b84      	ldr	r3, [pc, #528]	; (8000878 <main+0x2d0>)
 8000666:	781b      	ldrb	r3, [r3, #0]
 8000668:	3b01      	subs	r3, #1
 800066a:	b2da      	uxtb	r2, r3
 800066c:	4b82      	ldr	r3, [pc, #520]	; (8000878 <main+0x2d0>)
 800066e:	701a      	strb	r2, [r3, #0]
 8000670:	e004      	b.n	800067c <main+0xd4>
		  }else{
			  lecturaTeclas();
 8000672:	f7ff fe2f 	bl	80002d4 <lecturaTeclas>

			  antiRebote = 1;
 8000676:	4b80      	ldr	r3, [pc, #512]	; (8000878 <main+0x2d0>)
 8000678:	2201      	movs	r2, #1
 800067a:	701a      	strb	r2, [r3, #0]
		  } //end if antiRebote

		  if (flag_uart != 0){
 800067c:	4b7f      	ldr	r3, [pc, #508]	; (800087c <main+0x2d4>)
 800067e:	781b      	ldrb	r3, [r3, #0]
 8000680:	2b00      	cmp	r3, #0
 8000682:	d007      	beq.n	8000694 <main+0xec>
			  HAL_UART_Receive_IT(&huart1, &rxChar, 1);
 8000684:	2201      	movs	r2, #1
 8000686:	4979      	ldr	r1, [pc, #484]	; (800086c <main+0x2c4>)
 8000688:	4879      	ldr	r0, [pc, #484]	; (8000870 <main+0x2c8>)
 800068a:	f004 fdae 	bl	80051ea <HAL_UART_Receive_IT>
			  flag_uart = 0;
 800068e:	4b7b      	ldr	r3, [pc, #492]	; (800087c <main+0x2d4>)
 8000690:	2200      	movs	r2, #0
 8000692:	701a      	strb	r2, [r3, #0]
		  } //end if flag_uart

		  flag_tim3 = 0;
 8000694:	4b77      	ldr	r3, [pc, #476]	; (8000874 <main+0x2cc>)
 8000696:	2200      	movs	r2, #0
 8000698:	701a      	strb	r2, [r3, #0]
	  } //end if flag_tim3

	  randomTimer++;
 800069a:	4b6d      	ldr	r3, [pc, #436]	; (8000850 <main+0x2a8>)
 800069c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80006a0:	1c54      	adds	r4, r2, #1
 80006a2:	f143 0500 	adc.w	r5, r3, #0
 80006a6:	4b6a      	ldr	r3, [pc, #424]	; (8000850 <main+0x2a8>)
 80006a8:	e9c3 4500 	strd	r4, r5, [r3]

	  if (getStatBoton(IN_UP) == FALL){ //UP
 80006ac:	2000      	movs	r0, #0
 80006ae:	f7ff fe57 	bl	8000360 <getStatBoton>
 80006b2:	4603      	mov	r3, r0
 80006b4:	2b02      	cmp	r3, #2
 80006b6:	d13a      	bne.n	800072e <main+0x186>
		  clearCube();
 80006b8:	f001 fd9a 	bl	80021f0 <clearCube>
		  loading = 1;
 80006bc:	4b63      	ldr	r3, [pc, #396]	; (800084c <main+0x2a4>)
 80006be:	2201      	movs	r2, #1
 80006c0:	701a      	strb	r2, [r3, #0]
		  timer = 0;
 80006c2:	4b6f      	ldr	r3, [pc, #444]	; (8000880 <main+0x2d8>)
 80006c4:	2200      	movs	r2, #0
 80006c6:	801a      	strh	r2, [r3, #0]
		  currentEffect++;
 80006c8:	4b6e      	ldr	r3, [pc, #440]	; (8000884 <main+0x2dc>)
 80006ca:	781b      	ldrb	r3, [r3, #0]
 80006cc:	3301      	adds	r3, #1
 80006ce:	b2da      	uxtb	r2, r3
 80006d0:	4b6c      	ldr	r3, [pc, #432]	; (8000884 <main+0x2dc>)
 80006d2:	701a      	strb	r2, [r3, #0]
		  if (currentEffect == TOTAL_EFFECTS) {
 80006d4:	4b6b      	ldr	r3, [pc, #428]	; (8000884 <main+0x2dc>)
 80006d6:	781b      	ldrb	r3, [r3, #0]
 80006d8:	2b09      	cmp	r3, #9
 80006da:	d102      	bne.n	80006e2 <main+0x13a>
			  currentEffect = 0;
 80006dc:	4b69      	ldr	r3, [pc, #420]	; (8000884 <main+0x2dc>)
 80006de:	2200      	movs	r2, #0
 80006e0:	701a      	strb	r2, [r3, #0]
		  }
		  srand(randomTimer);
 80006e2:	4b5b      	ldr	r3, [pc, #364]	; (8000850 <main+0x2a8>)
 80006e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80006e8:	4613      	mov	r3, r2
 80006ea:	4618      	mov	r0, r3
 80006ec:	f005 f9be 	bl	8005a6c <srand>
		  randomTimer = 0;
 80006f0:	4957      	ldr	r1, [pc, #348]	; (8000850 <main+0x2a8>)
 80006f2:	f04f 0200 	mov.w	r2, #0
 80006f6:	f04f 0300 	mov.w	r3, #0
 80006fa:	e9c1 2300 	strd	r2, r3, [r1]
		  HAL_GPIO_WritePin(OUT_LED1_GPIO_Port, OUT_LED1_Pin, 1); //led verde: off
 80006fe:	2201      	movs	r2, #1
 8000700:	2101      	movs	r1, #1
 8000702:	4856      	ldr	r0, [pc, #344]	; (800085c <main+0x2b4>)
 8000704:	f003 f897 	bl	8003836 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(OUT_LED2_GPIO_Port, OUT_LED2_Pin, 0); //led rojo: on
 8000708:	2200      	movs	r2, #0
 800070a:	2102      	movs	r1, #2
 800070c:	4853      	ldr	r0, [pc, #332]	; (800085c <main+0x2b4>)
 800070e:	f003 f892 	bl	8003836 <HAL_GPIO_WritePin>
		  HAL_Delay(500);
 8000712:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000716:	f002 f9bf 	bl	8002a98 <HAL_Delay>
		  HAL_GPIO_WritePin(OUT_LED1_GPIO_Port, OUT_LED1_Pin, 0); //led verde: on
 800071a:	2200      	movs	r2, #0
 800071c:	2101      	movs	r1, #1
 800071e:	484f      	ldr	r0, [pc, #316]	; (800085c <main+0x2b4>)
 8000720:	f003 f889 	bl	8003836 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(OUT_LED2_GPIO_Port, OUT_LED2_Pin, 1); //led rojo: off
 8000724:	2201      	movs	r2, #1
 8000726:	2102      	movs	r1, #2
 8000728:	484c      	ldr	r0, [pc, #304]	; (800085c <main+0x2b4>)
 800072a:	f003 f884 	bl	8003836 <HAL_GPIO_WritePin>
	  } //end if getStatBoton...

	  if (getStatBoton(IN_DOWN) == FALL){ //DOWN
 800072e:	2001      	movs	r0, #1
 8000730:	f7ff fe16 	bl	8000360 <getStatBoton>
 8000734:	4603      	mov	r3, r0
 8000736:	2b02      	cmp	r3, #2
 8000738:	d141      	bne.n	80007be <main+0x216>
		  clearCube();
 800073a:	f001 fd59 	bl	80021f0 <clearCube>
		  loading = 1;
 800073e:	4b43      	ldr	r3, [pc, #268]	; (800084c <main+0x2a4>)
 8000740:	2201      	movs	r2, #1
 8000742:	701a      	strb	r2, [r3, #0]
		  timer = 0;
 8000744:	4b4e      	ldr	r3, [pc, #312]	; (8000880 <main+0x2d8>)
 8000746:	2200      	movs	r2, #0
 8000748:	801a      	strh	r2, [r3, #0]
		  currentEffect--;
 800074a:	4b4e      	ldr	r3, [pc, #312]	; (8000884 <main+0x2dc>)
 800074c:	781b      	ldrb	r3, [r3, #0]
 800074e:	3b01      	subs	r3, #1
 8000750:	b2da      	uxtb	r2, r3
 8000752:	4b4c      	ldr	r3, [pc, #304]	; (8000884 <main+0x2dc>)
 8000754:	701a      	strb	r2, [r3, #0]
		  if (currentEffect != 0) {
 8000756:	4b4b      	ldr	r3, [pc, #300]	; (8000884 <main+0x2dc>)
 8000758:	781b      	ldrb	r3, [r3, #0]
 800075a:	2b00      	cmp	r3, #0
 800075c:	d006      	beq.n	800076c <main+0x1c4>
			  currentEffect--;
 800075e:	4b49      	ldr	r3, [pc, #292]	; (8000884 <main+0x2dc>)
 8000760:	781b      	ldrb	r3, [r3, #0]
 8000762:	3b01      	subs	r3, #1
 8000764:	b2da      	uxtb	r2, r3
 8000766:	4b47      	ldr	r3, [pc, #284]	; (8000884 <main+0x2dc>)
 8000768:	701a      	strb	r2, [r3, #0]
 800076a:	e002      	b.n	8000772 <main+0x1ca>
		  }else{
			  currentEffect = TOTAL_EFFECTS - 1;
 800076c:	4b45      	ldr	r3, [pc, #276]	; (8000884 <main+0x2dc>)
 800076e:	2208      	movs	r2, #8
 8000770:	701a      	strb	r2, [r3, #0]
		  }
		  srand(randomTimer);
 8000772:	4b37      	ldr	r3, [pc, #220]	; (8000850 <main+0x2a8>)
 8000774:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000778:	4613      	mov	r3, r2
 800077a:	4618      	mov	r0, r3
 800077c:	f005 f976 	bl	8005a6c <srand>
		  randomTimer = 0;
 8000780:	4933      	ldr	r1, [pc, #204]	; (8000850 <main+0x2a8>)
 8000782:	f04f 0200 	mov.w	r2, #0
 8000786:	f04f 0300 	mov.w	r3, #0
 800078a:	e9c1 2300 	strd	r2, r3, [r1]
		  HAL_GPIO_WritePin(OUT_LED1_GPIO_Port, OUT_LED1_Pin, 1); //led verde: off
 800078e:	2201      	movs	r2, #1
 8000790:	2101      	movs	r1, #1
 8000792:	4832      	ldr	r0, [pc, #200]	; (800085c <main+0x2b4>)
 8000794:	f003 f84f 	bl	8003836 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(OUT_LED2_GPIO_Port, OUT_LED2_Pin, 0); //led rojo: on
 8000798:	2200      	movs	r2, #0
 800079a:	2102      	movs	r1, #2
 800079c:	482f      	ldr	r0, [pc, #188]	; (800085c <main+0x2b4>)
 800079e:	f003 f84a 	bl	8003836 <HAL_GPIO_WritePin>
		  HAL_Delay(500);
 80007a2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80007a6:	f002 f977 	bl	8002a98 <HAL_Delay>
		  HAL_GPIO_WritePin(OUT_LED1_GPIO_Port, OUT_LED1_Pin, 0); //led verde: on
 80007aa:	2200      	movs	r2, #0
 80007ac:	2101      	movs	r1, #1
 80007ae:	482b      	ldr	r0, [pc, #172]	; (800085c <main+0x2b4>)
 80007b0:	f003 f841 	bl	8003836 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(OUT_LED2_GPIO_Port, OUT_LED2_Pin, 1); //led rojo: off
 80007b4:	2201      	movs	r2, #1
 80007b6:	2102      	movs	r1, #2
 80007b8:	4828      	ldr	r0, [pc, #160]	; (800085c <main+0x2b4>)
 80007ba:	f003 f83c 	bl	8003836 <HAL_GPIO_WritePin>
	  } //end if getStatBoton...


	  switch (currentEffect) {
 80007be:	4b31      	ldr	r3, [pc, #196]	; (8000884 <main+0x2dc>)
 80007c0:	781b      	ldrb	r3, [r3, #0]
 80007c2:	2b08      	cmp	r3, #8
 80007c4:	d831      	bhi.n	800082a <main+0x282>
 80007c6:	a201      	add	r2, pc, #4	; (adr r2, 80007cc <main+0x224>)
 80007c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80007cc:	080007f1 	.word	0x080007f1
 80007d0:	080007f7 	.word	0x080007f7
 80007d4:	080007fd 	.word	0x080007fd
 80007d8:	08000803 	.word	0x08000803
 80007dc:	08000809 	.word	0x08000809
 80007e0:	0800080f 	.word	0x0800080f
 80007e4:	08000815 	.word	0x08000815
 80007e8:	0800081b 	.word	0x0800081b
 80007ec:	08000825 	.word	0x08000825
		  case RAIN: rain(); break;
 80007f0:	f000 f8e8 	bl	80009c4 <rain>
 80007f4:	e01b      	b.n	800082e <main+0x286>
		  case PLANE_BOING: planeBoing(); break;
 80007f6:	f000 f941 	bl	8000a7c <planeBoing>
 80007fa:	e018      	b.n	800082e <main+0x286>
		  case SEND_VOXELS: sendVoxels(); break;
 80007fc:	f000 fa02 	bl	8000c04 <sendVoxels>
 8000800:	e015      	b.n	800082e <main+0x286>
		  case WOOP_WOOP: woopWoop(); break;
 8000802:	f000 fadd 	bl	8000dc0 <woopWoop>
 8000806:	e012      	b.n	800082e <main+0x286>
		  case CUBE_JUMP: cubeJump(); break;
 8000808:	f001 f858 	bl	80018bc <cubeJump>
 800080c:	e00f      	b.n	800082e <main+0x286>
		  case FIREWORKS: fireWork(); break;
 800080e:	f000 fc8f 	bl	8001130 <fireWork>
 8000812:	e00c      	b.n	800082e <main+0x286>
		  case GLOW: glow(); break;
 8000814:	f000 fb38 	bl	8000e88 <glow>
 8000818:	e009      	b.n	800082e <main+0x286>
		  case TEXT: text("0123456789", 10); break;
 800081a:	210a      	movs	r1, #10
 800081c:	481a      	ldr	r0, [pc, #104]	; (8000888 <main+0x2e0>)
 800081e:	f000 fc15 	bl	800104c <text>
 8000822:	e004      	b.n	800082e <main+0x286>
		  case LIT: lit(); break;
 8000824:	f001 f81c 	bl	8001860 <lit>
 8000828:	e001      	b.n	800082e <main+0x286>
		  default: cubeJump();
 800082a:	f001 f847 	bl	80018bc <cubeJump>
	  } //end switch currentEffect

//	  drawCube(0, 0, 0, 8);
//	  fireWork();

	  if (flag_nextLevel != 0){
 800082e:	4b17      	ldr	r3, [pc, #92]	; (800088c <main+0x2e4>)
 8000830:	781b      	ldrb	r3, [r3, #0]
 8000832:	2b00      	cmp	r3, #0
 8000834:	f43f af0a 	beq.w	800064c <main+0xa4>
		  renderCube();
 8000838:	f000 f886 	bl	8000948 <renderCube>
		  flag_nextLevel = 0;
 800083c:	4b13      	ldr	r3, [pc, #76]	; (800088c <main+0x2e4>)
 800083e:	2200      	movs	r2, #0
 8000840:	701a      	strb	r2, [r3, #0]
	  update_teclas();
 8000842:	e703      	b.n	800064c <main+0xa4>
 8000844:	40010c00 	.word	0x40010c00
 8000848:	20000380 	.word	0x20000380
 800084c:	2000021a 	.word	0x2000021a
 8000850:	20000210 	.word	0x20000210
 8000854:	20000138 	.word	0x20000138
 8000858:	20000218 	.word	0x20000218
 800085c:	40010800 	.word	0x40010800
 8000860:	40011000 	.word	0x40011000
 8000864:	200003dc 	.word	0x200003dc
 8000868:	20000424 	.word	0x20000424
 800086c:	2000021c 	.word	0x2000021c
 8000870:	2000046c 	.word	0x2000046c
 8000874:	2000021b 	.word	0x2000021b
 8000878:	20000059 	.word	0x20000059
 800087c:	2000021d 	.word	0x2000021d
 8000880:	20000208 	.word	0x20000208
 8000884:	20000058 	.word	0x20000058
 8000888:	08006b5c 	.word	0x08006b5c
 800088c:	20000206 	.word	0x20000206

08000890 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000890:	b580      	push	{r7, lr}
 8000892:	b094      	sub	sp, #80	; 0x50
 8000894:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000896:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800089a:	2228      	movs	r2, #40	; 0x28
 800089c:	2100      	movs	r1, #0
 800089e:	4618      	mov	r0, r3
 80008a0:	f005 f8dc 	bl	8005a5c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008a4:	f107 0314 	add.w	r3, r7, #20
 80008a8:	2200      	movs	r2, #0
 80008aa:	601a      	str	r2, [r3, #0]
 80008ac:	605a      	str	r2, [r3, #4]
 80008ae:	609a      	str	r2, [r3, #8]
 80008b0:	60da      	str	r2, [r3, #12]
 80008b2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80008b4:	1d3b      	adds	r3, r7, #4
 80008b6:	2200      	movs	r2, #0
 80008b8:	601a      	str	r2, [r3, #0]
 80008ba:	605a      	str	r2, [r3, #4]
 80008bc:	609a      	str	r2, [r3, #8]
 80008be:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80008c0:	2301      	movs	r3, #1
 80008c2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80008c4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80008c8:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80008ca:	2300      	movs	r3, #0
 80008cc:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80008ce:	2301      	movs	r3, #1
 80008d0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008d2:	2302      	movs	r3, #2
 80008d4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80008d6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80008da:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80008dc:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80008e0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008e2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80008e6:	4618      	mov	r0, r3
 80008e8:	f003 f902 	bl	8003af0 <HAL_RCC_OscConfig>
 80008ec:	4603      	mov	r3, r0
 80008ee:	2b00      	cmp	r3, #0
 80008f0:	d001      	beq.n	80008f6 <SystemClock_Config+0x66>
  {
    Error_Handler();
 80008f2:	f001 fcd1 	bl	8002298 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008f6:	230f      	movs	r3, #15
 80008f8:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008fa:	2302      	movs	r3, #2
 80008fc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008fe:	2300      	movs	r3, #0
 8000900:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000902:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000906:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000908:	2300      	movs	r3, #0
 800090a:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800090c:	f107 0314 	add.w	r3, r7, #20
 8000910:	2102      	movs	r1, #2
 8000912:	4618      	mov	r0, r3
 8000914:	f003 fb6e 	bl	8003ff4 <HAL_RCC_ClockConfig>
 8000918:	4603      	mov	r3, r0
 800091a:	2b00      	cmp	r3, #0
 800091c:	d001      	beq.n	8000922 <SystemClock_Config+0x92>
  {
    Error_Handler();
 800091e:	f001 fcbb 	bl	8002298 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000922:	2302      	movs	r3, #2
 8000924:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8000926:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800092a:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800092c:	1d3b      	adds	r3, r7, #4
 800092e:	4618      	mov	r0, r3
 8000930:	f003 fcf8 	bl	8004324 <HAL_RCCEx_PeriphCLKConfig>
 8000934:	4603      	mov	r3, r0
 8000936:	2b00      	cmp	r3, #0
 8000938:	d001      	beq.n	800093e <SystemClock_Config+0xae>
  {
    Error_Handler();
 800093a:	f001 fcad 	bl	8002298 <Error_Handler>
  }
}
 800093e:	bf00      	nop
 8000940:	3750      	adds	r7, #80	; 0x50
 8000942:	46bd      	mov	sp, r7
 8000944:	bd80      	pop	{r7, pc}
	...

08000948 <renderCube>:

/* USER CODE BEGIN 4 */

void renderCube (void) {
 8000948:	b580      	push	{r7, lr}
 800094a:	b082      	sub	sp, #8
 800094c:	af00      	add	r7, sp, #0
      SPI.transfer(cube[i][j]);
    }
    digitalWrite(SS, HIGH);
  }*/

	cube_vector[0] = (uint8_t) (0x01 << cube_level);
 800094e:	4b1a      	ldr	r3, [pc, #104]	; (80009b8 <renderCube+0x70>)
 8000950:	781b      	ldrb	r3, [r3, #0]
 8000952:	461a      	mov	r2, r3
 8000954:	2301      	movs	r3, #1
 8000956:	4093      	lsls	r3, r2
 8000958:	b2da      	uxtb	r2, r3
 800095a:	4b18      	ldr	r3, [pc, #96]	; (80009bc <renderCube+0x74>)
 800095c:	701a      	strb	r2, [r3, #0]

	for (uint8_t j = 0; j < 8; j++) {
 800095e:	2300      	movs	r3, #0
 8000960:	71fb      	strb	r3, [r7, #7]
 8000962:	e00f      	b.n	8000984 <renderCube+0x3c>
		cube_vector[j+1] = cube[cube_level][j];
 8000964:	4b14      	ldr	r3, [pc, #80]	; (80009b8 <renderCube+0x70>)
 8000966:	781b      	ldrb	r3, [r3, #0]
 8000968:	4619      	mov	r1, r3
 800096a:	79fa      	ldrb	r2, [r7, #7]
 800096c:	79fb      	ldrb	r3, [r7, #7]
 800096e:	3301      	adds	r3, #1
 8000970:	4813      	ldr	r0, [pc, #76]	; (80009c0 <renderCube+0x78>)
 8000972:	00c9      	lsls	r1, r1, #3
 8000974:	4401      	add	r1, r0
 8000976:	440a      	add	r2, r1
 8000978:	7811      	ldrb	r1, [r2, #0]
 800097a:	4a10      	ldr	r2, [pc, #64]	; (80009bc <renderCube+0x74>)
 800097c:	54d1      	strb	r1, [r2, r3]
	for (uint8_t j = 0; j < 8; j++) {
 800097e:	79fb      	ldrb	r3, [r7, #7]
 8000980:	3301      	adds	r3, #1
 8000982:	71fb      	strb	r3, [r7, #7]
 8000984:	79fb      	ldrb	r3, [r7, #7]
 8000986:	2b07      	cmp	r3, #7
 8000988:	d9ec      	bls.n	8000964 <renderCube+0x1c>
	} //end for j

	spi_74HC595_Transmit(cube_vector, sizeof(cube_vector));
 800098a:	2109      	movs	r1, #9
 800098c:	480b      	ldr	r0, [pc, #44]	; (80009bc <renderCube+0x74>)
 800098e:	f7ff fbff 	bl	8000190 <spi_74HC595_Transmit>
	cube_level++;
 8000992:	4b09      	ldr	r3, [pc, #36]	; (80009b8 <renderCube+0x70>)
 8000994:	781b      	ldrb	r3, [r3, #0]
 8000996:	3301      	adds	r3, #1
 8000998:	b2da      	uxtb	r2, r3
 800099a:	4b07      	ldr	r3, [pc, #28]	; (80009b8 <renderCube+0x70>)
 800099c:	701a      	strb	r2, [r3, #0]
	if (cube_level == 8){
 800099e:	4b06      	ldr	r3, [pc, #24]	; (80009b8 <renderCube+0x70>)
 80009a0:	781b      	ldrb	r3, [r3, #0]
 80009a2:	2b08      	cmp	r3, #8
 80009a4:	d102      	bne.n	80009ac <renderCube+0x64>
		cube_level = 0;
 80009a6:	4b04      	ldr	r3, [pc, #16]	; (80009b8 <renderCube+0x70>)
 80009a8:	2200      	movs	r2, #0
 80009aa:	701a      	strb	r2, [r3, #0]
	}
	__NOP();
 80009ac:	bf00      	nop

} //end renderCube()
 80009ae:	bf00      	nop
 80009b0:	3708      	adds	r7, #8
 80009b2:	46bd      	mov	sp, r7
 80009b4:	bd80      	pop	{r7, pc}
 80009b6:	bf00      	nop
 80009b8:	20000205 	.word	0x20000205
 80009bc:	200001fc 	.word	0x200001fc
 80009c0:	200001bc 	.word	0x200001bc

080009c4 <rain>:

void rain (void) {
 80009c4:	b590      	push	{r4, r7, lr}
 80009c6:	b083      	sub	sp, #12
 80009c8:	af00      	add	r7, sp, #0
  if (loading != 0) {
 80009ca:	4b29      	ldr	r3, [pc, #164]	; (8000a70 <rain+0xac>)
 80009cc:	781b      	ldrb	r3, [r3, #0]
 80009ce:	2b00      	cmp	r3, #0
 80009d0:	d004      	beq.n	80009dc <rain+0x18>
    clearCube();
 80009d2:	f001 fc0d 	bl	80021f0 <clearCube>
    loading = 0;
 80009d6:	4b26      	ldr	r3, [pc, #152]	; (8000a70 <rain+0xac>)
 80009d8:	2200      	movs	r2, #0
 80009da:	701a      	strb	r2, [r3, #0]
  }
  timer++;
 80009dc:	4b25      	ldr	r3, [pc, #148]	; (8000a74 <rain+0xb0>)
 80009de:	881b      	ldrh	r3, [r3, #0]
 80009e0:	3301      	adds	r3, #1
 80009e2:	b29a      	uxth	r2, r3
 80009e4:	4b23      	ldr	r3, [pc, #140]	; (8000a74 <rain+0xb0>)
 80009e6:	801a      	strh	r2, [r3, #0]
  if (timer > RAIN_TIME) {
 80009e8:	4b22      	ldr	r3, [pc, #136]	; (8000a74 <rain+0xb0>)
 80009ea:	881b      	ldrh	r3, [r3, #0]
 80009ec:	f648 72fc 	movw	r2, #36860	; 0x8ffc
 80009f0:	4293      	cmp	r3, r2
 80009f2:	d939      	bls.n	8000a68 <rain+0xa4>
    timer = 0;
 80009f4:	4b1f      	ldr	r3, [pc, #124]	; (8000a74 <rain+0xb0>)
 80009f6:	2200      	movs	r2, #0
 80009f8:	801a      	strh	r2, [r3, #0]
    shift(NEG_Y);
 80009fa:	2005      	movs	r0, #5
 80009fc:	f001 f9dc 	bl	8001db8 <shift>
    uint8_t numDrops = rand() % 5;
 8000a00:	f005 f862 	bl	8005ac8 <rand>
 8000a04:	4602      	mov	r2, r0
 8000a06:	4b1c      	ldr	r3, [pc, #112]	; (8000a78 <rain+0xb4>)
 8000a08:	fb83 1302 	smull	r1, r3, r3, r2
 8000a0c:	1059      	asrs	r1, r3, #1
 8000a0e:	17d3      	asrs	r3, r2, #31
 8000a10:	1ac9      	subs	r1, r1, r3
 8000a12:	460b      	mov	r3, r1
 8000a14:	009b      	lsls	r3, r3, #2
 8000a16:	440b      	add	r3, r1
 8000a18:	1ad1      	subs	r1, r2, r3
 8000a1a:	460b      	mov	r3, r1
 8000a1c:	71bb      	strb	r3, [r7, #6]
    for (uint8_t i = 0; i < numDrops; i++) {
 8000a1e:	2300      	movs	r3, #0
 8000a20:	71fb      	strb	r3, [r7, #7]
 8000a22:	e01d      	b.n	8000a60 <rain+0x9c>
      setVoxel(rand() % 8, 7, rand() % 8);
 8000a24:	f005 f850 	bl	8005ac8 <rand>
 8000a28:	4603      	mov	r3, r0
 8000a2a:	425a      	negs	r2, r3
 8000a2c:	f003 0307 	and.w	r3, r3, #7
 8000a30:	f002 0207 	and.w	r2, r2, #7
 8000a34:	bf58      	it	pl
 8000a36:	4253      	negpl	r3, r2
 8000a38:	b2dc      	uxtb	r4, r3
 8000a3a:	f005 f845 	bl	8005ac8 <rand>
 8000a3e:	4603      	mov	r3, r0
 8000a40:	425a      	negs	r2, r3
 8000a42:	f003 0307 	and.w	r3, r3, #7
 8000a46:	f002 0207 	and.w	r2, r2, #7
 8000a4a:	bf58      	it	pl
 8000a4c:	4253      	negpl	r3, r2
 8000a4e:	b2db      	uxtb	r3, r3
 8000a50:	461a      	mov	r2, r3
 8000a52:	2107      	movs	r1, #7
 8000a54:	4620      	mov	r0, r4
 8000a56:	f001 f8e7 	bl	8001c28 <setVoxel>
    for (uint8_t i = 0; i < numDrops; i++) {
 8000a5a:	79fb      	ldrb	r3, [r7, #7]
 8000a5c:	3301      	adds	r3, #1
 8000a5e:	71fb      	strb	r3, [r7, #7]
 8000a60:	79fa      	ldrb	r2, [r7, #7]
 8000a62:	79bb      	ldrb	r3, [r7, #6]
 8000a64:	429a      	cmp	r2, r3
 8000a66:	d3dd      	bcc.n	8000a24 <rain+0x60>
    }
  }
} //end rain()
 8000a68:	bf00      	nop
 8000a6a:	370c      	adds	r7, #12
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	bd90      	pop	{r4, r7, pc}
 8000a70:	2000021a 	.word	0x2000021a
 8000a74:	20000208 	.word	0x20000208
 8000a78:	66666667 	.word	0x66666667

08000a7c <planeBoing>:

void planeBoing (void) {
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	b082      	sub	sp, #8
 8000a80:	af00      	add	r7, sp, #0
  if (loading) {
 8000a82:	4b5a      	ldr	r3, [pc, #360]	; (8000bec <planeBoing+0x170>)
 8000a84:	781b      	ldrb	r3, [r3, #0]
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	d05a      	beq.n	8000b40 <planeBoing+0xc4>
    clearCube();
 8000a8a:	f001 fbb1 	bl	80021f0 <clearCube>
    uint8_t axis = rand() % 3;
 8000a8e:	f005 f81b 	bl	8005ac8 <rand>
 8000a92:	4602      	mov	r2, r0
 8000a94:	4b56      	ldr	r3, [pc, #344]	; (8000bf0 <planeBoing+0x174>)
 8000a96:	fb83 3102 	smull	r3, r1, r3, r2
 8000a9a:	17d3      	asrs	r3, r2, #31
 8000a9c:	1ac9      	subs	r1, r1, r3
 8000a9e:	460b      	mov	r3, r1
 8000aa0:	005b      	lsls	r3, r3, #1
 8000aa2:	440b      	add	r3, r1
 8000aa4:	1ad1      	subs	r1, r2, r3
 8000aa6:	460b      	mov	r3, r1
 8000aa8:	71fb      	strb	r3, [r7, #7]
    planePosition = (rand() % 2) * 7;
 8000aaa:	f005 f80d 	bl	8005ac8 <rand>
 8000aae:	4603      	mov	r3, r0
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	f003 0301 	and.w	r3, r3, #1
 8000ab6:	bfb8      	it	lt
 8000ab8:	425b      	neglt	r3, r3
 8000aba:	b2db      	uxtb	r3, r3
 8000abc:	461a      	mov	r2, r3
 8000abe:	00d2      	lsls	r2, r2, #3
 8000ac0:	1ad3      	subs	r3, r2, r3
 8000ac2:	b2da      	uxtb	r2, r3
 8000ac4:	4b4b      	ldr	r3, [pc, #300]	; (8000bf4 <planeBoing+0x178>)
 8000ac6:	701a      	strb	r2, [r3, #0]
    setPlane(axis, planePosition);
 8000ac8:	4b4a      	ldr	r3, [pc, #296]	; (8000bf4 <planeBoing+0x178>)
 8000aca:	781a      	ldrb	r2, [r3, #0]
 8000acc:	79fb      	ldrb	r3, [r7, #7]
 8000ace:	4611      	mov	r1, r2
 8000ad0:	4618      	mov	r0, r3
 8000ad2:	f001 f935 	bl	8001d40 <setPlane>
    if (axis == XAXIS) {
 8000ad6:	79fb      	ldrb	r3, [r7, #7]
 8000ad8:	2b00      	cmp	r3, #0
 8000ada:	d10b      	bne.n	8000af4 <planeBoing+0x78>
      if (planePosition == 0) {
 8000adc:	4b45      	ldr	r3, [pc, #276]	; (8000bf4 <planeBoing+0x178>)
 8000ade:	781b      	ldrb	r3, [r3, #0]
 8000ae0:	2b00      	cmp	r3, #0
 8000ae2:	d103      	bne.n	8000aec <planeBoing+0x70>
        planeDirection = POS_X;
 8000ae4:	4b44      	ldr	r3, [pc, #272]	; (8000bf8 <planeBoing+0x17c>)
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	701a      	strb	r2, [r3, #0]
 8000aea:	e020      	b.n	8000b2e <planeBoing+0xb2>
      } else {
        planeDirection = NEG_X;
 8000aec:	4b42      	ldr	r3, [pc, #264]	; (8000bf8 <planeBoing+0x17c>)
 8000aee:	2201      	movs	r2, #1
 8000af0:	701a      	strb	r2, [r3, #0]
 8000af2:	e01c      	b.n	8000b2e <planeBoing+0xb2>
      }
    } else if (axis == YAXIS) {
 8000af4:	79fb      	ldrb	r3, [r7, #7]
 8000af6:	2b01      	cmp	r3, #1
 8000af8:	d10b      	bne.n	8000b12 <planeBoing+0x96>
      if (planePosition == 0) {
 8000afa:	4b3e      	ldr	r3, [pc, #248]	; (8000bf4 <planeBoing+0x178>)
 8000afc:	781b      	ldrb	r3, [r3, #0]
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	d103      	bne.n	8000b0a <planeBoing+0x8e>
        planeDirection = POS_Y;
 8000b02:	4b3d      	ldr	r3, [pc, #244]	; (8000bf8 <planeBoing+0x17c>)
 8000b04:	2204      	movs	r2, #4
 8000b06:	701a      	strb	r2, [r3, #0]
 8000b08:	e011      	b.n	8000b2e <planeBoing+0xb2>
      } else {
        planeDirection = NEG_Y;
 8000b0a:	4b3b      	ldr	r3, [pc, #236]	; (8000bf8 <planeBoing+0x17c>)
 8000b0c:	2205      	movs	r2, #5
 8000b0e:	701a      	strb	r2, [r3, #0]
 8000b10:	e00d      	b.n	8000b2e <planeBoing+0xb2>
      }
    } else if (axis == ZAXIS) {
 8000b12:	79fb      	ldrb	r3, [r7, #7]
 8000b14:	2b02      	cmp	r3, #2
 8000b16:	d10a      	bne.n	8000b2e <planeBoing+0xb2>
      if (planePosition == 0) {
 8000b18:	4b36      	ldr	r3, [pc, #216]	; (8000bf4 <planeBoing+0x178>)
 8000b1a:	781b      	ldrb	r3, [r3, #0]
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d103      	bne.n	8000b28 <planeBoing+0xac>
        planeDirection = POS_Z;
 8000b20:	4b35      	ldr	r3, [pc, #212]	; (8000bf8 <planeBoing+0x17c>)
 8000b22:	2202      	movs	r2, #2
 8000b24:	701a      	strb	r2, [r3, #0]
 8000b26:	e002      	b.n	8000b2e <planeBoing+0xb2>
      } else {
        planeDirection = NEG_Z;
 8000b28:	4b33      	ldr	r3, [pc, #204]	; (8000bf8 <planeBoing+0x17c>)
 8000b2a:	2203      	movs	r2, #3
 8000b2c:	701a      	strb	r2, [r3, #0]
      }
    }
    timer = 0;
 8000b2e:	4b33      	ldr	r3, [pc, #204]	; (8000bfc <planeBoing+0x180>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	801a      	strh	r2, [r3, #0]
    looped = 0;
 8000b34:	4b32      	ldr	r3, [pc, #200]	; (8000c00 <planeBoing+0x184>)
 8000b36:	2200      	movs	r2, #0
 8000b38:	701a      	strb	r2, [r3, #0]
    loading = 0;
 8000b3a:	4b2c      	ldr	r3, [pc, #176]	; (8000bec <planeBoing+0x170>)
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	701a      	strb	r2, [r3, #0]
  }

  timer++;
 8000b40:	4b2e      	ldr	r3, [pc, #184]	; (8000bfc <planeBoing+0x180>)
 8000b42:	881b      	ldrh	r3, [r3, #0]
 8000b44:	3301      	adds	r3, #1
 8000b46:	b29a      	uxth	r2, r3
 8000b48:	4b2c      	ldr	r3, [pc, #176]	; (8000bfc <planeBoing+0x180>)
 8000b4a:	801a      	strh	r2, [r3, #0]
  if (timer > PLANE_BOING_TIME) {
 8000b4c:	4b2b      	ldr	r3, [pc, #172]	; (8000bfc <planeBoing+0x180>)
 8000b4e:	881b      	ldrh	r3, [r3, #0]
 8000b50:	f648 72fc 	movw	r2, #36860	; 0x8ffc
 8000b54:	4293      	cmp	r3, r2
 8000b56:	d945      	bls.n	8000be4 <planeBoing+0x168>
    timer = 0;
 8000b58:	4b28      	ldr	r3, [pc, #160]	; (8000bfc <planeBoing+0x180>)
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	801a      	strh	r2, [r3, #0]
    shift(planeDirection);
 8000b5e:	4b26      	ldr	r3, [pc, #152]	; (8000bf8 <planeBoing+0x17c>)
 8000b60:	781b      	ldrb	r3, [r3, #0]
 8000b62:	4618      	mov	r0, r3
 8000b64:	f001 f928 	bl	8001db8 <shift>
    if (planeDirection % 2 == 0) {
 8000b68:	4b23      	ldr	r3, [pc, #140]	; (8000bf8 <planeBoing+0x17c>)
 8000b6a:	781b      	ldrb	r3, [r3, #0]
 8000b6c:	f003 0301 	and.w	r3, r3, #1
 8000b70:	b2db      	uxtb	r3, r3
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	d11b      	bne.n	8000bae <planeBoing+0x132>
      planePosition++;
 8000b76:	4b1f      	ldr	r3, [pc, #124]	; (8000bf4 <planeBoing+0x178>)
 8000b78:	781b      	ldrb	r3, [r3, #0]
 8000b7a:	3301      	adds	r3, #1
 8000b7c:	b2da      	uxtb	r2, r3
 8000b7e:	4b1d      	ldr	r3, [pc, #116]	; (8000bf4 <planeBoing+0x178>)
 8000b80:	701a      	strb	r2, [r3, #0]
      if (planePosition == 7) {
 8000b82:	4b1c      	ldr	r3, [pc, #112]	; (8000bf4 <planeBoing+0x178>)
 8000b84:	781b      	ldrb	r3, [r3, #0]
 8000b86:	2b07      	cmp	r3, #7
 8000b88:	d12c      	bne.n	8000be4 <planeBoing+0x168>
        if (looped != 0) {
 8000b8a:	4b1d      	ldr	r3, [pc, #116]	; (8000c00 <planeBoing+0x184>)
 8000b8c:	781b      	ldrb	r3, [r3, #0]
 8000b8e:	2b00      	cmp	r3, #0
 8000b90:	d003      	beq.n	8000b9a <planeBoing+0x11e>
          loading = 1;
 8000b92:	4b16      	ldr	r3, [pc, #88]	; (8000bec <planeBoing+0x170>)
 8000b94:	2201      	movs	r2, #1
 8000b96:	701a      	strb	r2, [r3, #0]
          looped = 1;
        }
      }
    }
  }
} //end planeBoing()
 8000b98:	e024      	b.n	8000be4 <planeBoing+0x168>
          planeDirection++;
 8000b9a:	4b17      	ldr	r3, [pc, #92]	; (8000bf8 <planeBoing+0x17c>)
 8000b9c:	781b      	ldrb	r3, [r3, #0]
 8000b9e:	3301      	adds	r3, #1
 8000ba0:	b2da      	uxtb	r2, r3
 8000ba2:	4b15      	ldr	r3, [pc, #84]	; (8000bf8 <planeBoing+0x17c>)
 8000ba4:	701a      	strb	r2, [r3, #0]
          looped = 1;
 8000ba6:	4b16      	ldr	r3, [pc, #88]	; (8000c00 <planeBoing+0x184>)
 8000ba8:	2201      	movs	r2, #1
 8000baa:	701a      	strb	r2, [r3, #0]
} //end planeBoing()
 8000bac:	e01a      	b.n	8000be4 <planeBoing+0x168>
      planePosition--;
 8000bae:	4b11      	ldr	r3, [pc, #68]	; (8000bf4 <planeBoing+0x178>)
 8000bb0:	781b      	ldrb	r3, [r3, #0]
 8000bb2:	3b01      	subs	r3, #1
 8000bb4:	b2da      	uxtb	r2, r3
 8000bb6:	4b0f      	ldr	r3, [pc, #60]	; (8000bf4 <planeBoing+0x178>)
 8000bb8:	701a      	strb	r2, [r3, #0]
      if (planePosition == 0) {
 8000bba:	4b0e      	ldr	r3, [pc, #56]	; (8000bf4 <planeBoing+0x178>)
 8000bbc:	781b      	ldrb	r3, [r3, #0]
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	d110      	bne.n	8000be4 <planeBoing+0x168>
        if (looped != 0) {
 8000bc2:	4b0f      	ldr	r3, [pc, #60]	; (8000c00 <planeBoing+0x184>)
 8000bc4:	781b      	ldrb	r3, [r3, #0]
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	d003      	beq.n	8000bd2 <planeBoing+0x156>
          loading = 1;
 8000bca:	4b08      	ldr	r3, [pc, #32]	; (8000bec <planeBoing+0x170>)
 8000bcc:	2201      	movs	r2, #1
 8000bce:	701a      	strb	r2, [r3, #0]
} //end planeBoing()
 8000bd0:	e008      	b.n	8000be4 <planeBoing+0x168>
          planeDirection--;
 8000bd2:	4b09      	ldr	r3, [pc, #36]	; (8000bf8 <planeBoing+0x17c>)
 8000bd4:	781b      	ldrb	r3, [r3, #0]
 8000bd6:	3b01      	subs	r3, #1
 8000bd8:	b2da      	uxtb	r2, r3
 8000bda:	4b07      	ldr	r3, [pc, #28]	; (8000bf8 <planeBoing+0x17c>)
 8000bdc:	701a      	strb	r2, [r3, #0]
          looped = 1;
 8000bde:	4b08      	ldr	r3, [pc, #32]	; (8000c00 <planeBoing+0x184>)
 8000be0:	2201      	movs	r2, #1
 8000be2:	701a      	strb	r2, [r3, #0]
} //end planeBoing()
 8000be4:	bf00      	nop
 8000be6:	3708      	adds	r7, #8
 8000be8:	46bd      	mov	sp, r7
 8000bea:	bd80      	pop	{r7, pc}
 8000bec:	2000021a 	.word	0x2000021a
 8000bf0:	55555556 	.word	0x55555556
 8000bf4:	2000021e 	.word	0x2000021e
 8000bf8:	2000021f 	.word	0x2000021f
 8000bfc:	20000208 	.word	0x20000208
 8000c00:	20000220 	.word	0x20000220

08000c04 <sendVoxels>:

void sendVoxels() {
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b082      	sub	sp, #8
 8000c08:	af00      	add	r7, sp, #0
  if (loading != 0) {
 8000c0a:	4b66      	ldr	r3, [pc, #408]	; (8000da4 <sendVoxels+0x1a0>)
 8000c0c:	781b      	ldrb	r3, [r3, #0]
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	d028      	beq.n	8000c64 <sendVoxels+0x60>
    clearCube();
 8000c12:	f001 faed 	bl	80021f0 <clearCube>
    for (uint8_t x = 0; x < 8; x++) {
 8000c16:	2300      	movs	r3, #0
 8000c18:	71fb      	strb	r3, [r7, #7]
 8000c1a:	e01d      	b.n	8000c58 <sendVoxels+0x54>
      for (uint8_t z = 0; z < 8; z++) {
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	71bb      	strb	r3, [r7, #6]
 8000c20:	e014      	b.n	8000c4c <sendVoxels+0x48>
        setVoxel(x, (rand() % 2) * 7, z);
 8000c22:	f004 ff51 	bl	8005ac8 <rand>
 8000c26:	4603      	mov	r3, r0
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	f003 0301 	and.w	r3, r3, #1
 8000c2e:	bfb8      	it	lt
 8000c30:	425b      	neglt	r3, r3
 8000c32:	b2db      	uxtb	r3, r3
 8000c34:	461a      	mov	r2, r3
 8000c36:	00d2      	lsls	r2, r2, #3
 8000c38:	1ad3      	subs	r3, r2, r3
 8000c3a:	b2d9      	uxtb	r1, r3
 8000c3c:	79ba      	ldrb	r2, [r7, #6]
 8000c3e:	79fb      	ldrb	r3, [r7, #7]
 8000c40:	4618      	mov	r0, r3
 8000c42:	f000 fff1 	bl	8001c28 <setVoxel>
      for (uint8_t z = 0; z < 8; z++) {
 8000c46:	79bb      	ldrb	r3, [r7, #6]
 8000c48:	3301      	adds	r3, #1
 8000c4a:	71bb      	strb	r3, [r7, #6]
 8000c4c:	79bb      	ldrb	r3, [r7, #6]
 8000c4e:	2b07      	cmp	r3, #7
 8000c50:	d9e7      	bls.n	8000c22 <sendVoxels+0x1e>
    for (uint8_t x = 0; x < 8; x++) {
 8000c52:	79fb      	ldrb	r3, [r7, #7]
 8000c54:	3301      	adds	r3, #1
 8000c56:	71fb      	strb	r3, [r7, #7]
 8000c58:	79fb      	ldrb	r3, [r7, #7]
 8000c5a:	2b07      	cmp	r3, #7
 8000c5c:	d9de      	bls.n	8000c1c <sendVoxels+0x18>
      }
    }
    loading = 0;
 8000c5e:	4b51      	ldr	r3, [pc, #324]	; (8000da4 <sendVoxels+0x1a0>)
 8000c60:	2200      	movs	r2, #0
 8000c62:	701a      	strb	r2, [r3, #0]
  }

  timer++;
 8000c64:	4b50      	ldr	r3, [pc, #320]	; (8000da8 <sendVoxels+0x1a4>)
 8000c66:	881b      	ldrh	r3, [r3, #0]
 8000c68:	3301      	adds	r3, #1
 8000c6a:	b29a      	uxth	r2, r3
 8000c6c:	4b4e      	ldr	r3, [pc, #312]	; (8000da8 <sendVoxels+0x1a4>)
 8000c6e:	801a      	strh	r2, [r3, #0]
  if (timer > SEND_VOXELS_TIME) {
 8000c70:	4b4d      	ldr	r3, [pc, #308]	; (8000da8 <sendVoxels+0x1a4>)
 8000c72:	881b      	ldrh	r3, [r3, #0]
 8000c74:	f648 72fc 	movw	r2, #36860	; 0x8ffc
 8000c78:	4293      	cmp	r3, r2
 8000c7a:	f240 808f 	bls.w	8000d9c <sendVoxels+0x198>
    timer = 0;
 8000c7e:	4b4a      	ldr	r3, [pc, #296]	; (8000da8 <sendVoxels+0x1a4>)
 8000c80:	2200      	movs	r2, #0
 8000c82:	801a      	strh	r2, [r3, #0]
    if (!sending) {
 8000c84:	4b49      	ldr	r3, [pc, #292]	; (8000dac <sendVoxels+0x1a8>)
 8000c86:	781b      	ldrb	r3, [r3, #0]
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d140      	bne.n	8000d0e <sendVoxels+0x10a>
      selX = rand() % 8;
 8000c8c:	f004 ff1c 	bl	8005ac8 <rand>
 8000c90:	4603      	mov	r3, r0
 8000c92:	425a      	negs	r2, r3
 8000c94:	f003 0307 	and.w	r3, r3, #7
 8000c98:	f002 0207 	and.w	r2, r2, #7
 8000c9c:	bf58      	it	pl
 8000c9e:	4253      	negpl	r3, r2
 8000ca0:	b2da      	uxtb	r2, r3
 8000ca2:	4b43      	ldr	r3, [pc, #268]	; (8000db0 <sendVoxels+0x1ac>)
 8000ca4:	701a      	strb	r2, [r3, #0]
      selZ = rand() % 8;
 8000ca6:	f004 ff0f 	bl	8005ac8 <rand>
 8000caa:	4603      	mov	r3, r0
 8000cac:	425a      	negs	r2, r3
 8000cae:	f003 0307 	and.w	r3, r3, #7
 8000cb2:	f002 0207 	and.w	r2, r2, #7
 8000cb6:	bf58      	it	pl
 8000cb8:	4253      	negpl	r3, r2
 8000cba:	b2da      	uxtb	r2, r3
 8000cbc:	4b3d      	ldr	r3, [pc, #244]	; (8000db4 <sendVoxels+0x1b0>)
 8000cbe:	701a      	strb	r2, [r3, #0]
      if (getVoxel(selX, 0, selZ)) {
 8000cc0:	4b3b      	ldr	r3, [pc, #236]	; (8000db0 <sendVoxels+0x1ac>)
 8000cc2:	781b      	ldrb	r3, [r3, #0]
 8000cc4:	4a3b      	ldr	r2, [pc, #236]	; (8000db4 <sendVoxels+0x1b0>)
 8000cc6:	7812      	ldrb	r2, [r2, #0]
 8000cc8:	2100      	movs	r1, #0
 8000cca:	4618      	mov	r0, r3
 8000ccc:	f001 f80c 	bl	8001ce8 <getVoxel>
 8000cd0:	4603      	mov	r3, r0
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d006      	beq.n	8000ce4 <sendVoxels+0xe0>
        selY = 0;
 8000cd6:	4b38      	ldr	r3, [pc, #224]	; (8000db8 <sendVoxels+0x1b4>)
 8000cd8:	2200      	movs	r2, #0
 8000cda:	701a      	strb	r2, [r3, #0]
        sendDirection = POS_Y;
 8000cdc:	4b37      	ldr	r3, [pc, #220]	; (8000dbc <sendVoxels+0x1b8>)
 8000cde:	2204      	movs	r2, #4
 8000ce0:	701a      	strb	r2, [r3, #0]
 8000ce2:	e010      	b.n	8000d06 <sendVoxels+0x102>
      } else if (getVoxel(selX, 7, selZ)) {
 8000ce4:	4b32      	ldr	r3, [pc, #200]	; (8000db0 <sendVoxels+0x1ac>)
 8000ce6:	781b      	ldrb	r3, [r3, #0]
 8000ce8:	4a32      	ldr	r2, [pc, #200]	; (8000db4 <sendVoxels+0x1b0>)
 8000cea:	7812      	ldrb	r2, [r2, #0]
 8000cec:	2107      	movs	r1, #7
 8000cee:	4618      	mov	r0, r3
 8000cf0:	f000 fffa 	bl	8001ce8 <getVoxel>
 8000cf4:	4603      	mov	r3, r0
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d005      	beq.n	8000d06 <sendVoxels+0x102>
        selY = 7;
 8000cfa:	4b2f      	ldr	r3, [pc, #188]	; (8000db8 <sendVoxels+0x1b4>)
 8000cfc:	2207      	movs	r2, #7
 8000cfe:	701a      	strb	r2, [r3, #0]
        sendDirection = NEG_Y;
 8000d00:	4b2e      	ldr	r3, [pc, #184]	; (8000dbc <sendVoxels+0x1b8>)
 8000d02:	2205      	movs	r2, #5
 8000d04:	701a      	strb	r2, [r3, #0]
      }
      sending = 1;
 8000d06:	4b29      	ldr	r3, [pc, #164]	; (8000dac <sendVoxels+0x1a8>)
 8000d08:	2201      	movs	r2, #1
 8000d0a:	701a      	strb	r2, [r3, #0]
          sending = 0;
        }
      }
    }
  }
} //end sendVoxels()
 8000d0c:	e046      	b.n	8000d9c <sendVoxels+0x198>
      if (sendDirection == POS_Y) {
 8000d0e:	4b2b      	ldr	r3, [pc, #172]	; (8000dbc <sendVoxels+0x1b8>)
 8000d10:	781b      	ldrb	r3, [r3, #0]
 8000d12:	2b04      	cmp	r3, #4
 8000d14:	d121      	bne.n	8000d5a <sendVoxels+0x156>
        selY++;
 8000d16:	4b28      	ldr	r3, [pc, #160]	; (8000db8 <sendVoxels+0x1b4>)
 8000d18:	781b      	ldrb	r3, [r3, #0]
 8000d1a:	3301      	adds	r3, #1
 8000d1c:	b2da      	uxtb	r2, r3
 8000d1e:	4b26      	ldr	r3, [pc, #152]	; (8000db8 <sendVoxels+0x1b4>)
 8000d20:	701a      	strb	r2, [r3, #0]
        setVoxel(selX, selY, selZ);
 8000d22:	4b23      	ldr	r3, [pc, #140]	; (8000db0 <sendVoxels+0x1ac>)
 8000d24:	781b      	ldrb	r3, [r3, #0]
 8000d26:	4a24      	ldr	r2, [pc, #144]	; (8000db8 <sendVoxels+0x1b4>)
 8000d28:	7811      	ldrb	r1, [r2, #0]
 8000d2a:	4a22      	ldr	r2, [pc, #136]	; (8000db4 <sendVoxels+0x1b0>)
 8000d2c:	7812      	ldrb	r2, [r2, #0]
 8000d2e:	4618      	mov	r0, r3
 8000d30:	f000 ff7a 	bl	8001c28 <setVoxel>
        clearVoxel(selX, selY - 1, selZ);
 8000d34:	4b1e      	ldr	r3, [pc, #120]	; (8000db0 <sendVoxels+0x1ac>)
 8000d36:	7818      	ldrb	r0, [r3, #0]
 8000d38:	4b1f      	ldr	r3, [pc, #124]	; (8000db8 <sendVoxels+0x1b4>)
 8000d3a:	781b      	ldrb	r3, [r3, #0]
 8000d3c:	3b01      	subs	r3, #1
 8000d3e:	b2db      	uxtb	r3, r3
 8000d40:	4a1c      	ldr	r2, [pc, #112]	; (8000db4 <sendVoxels+0x1b0>)
 8000d42:	7812      	ldrb	r2, [r2, #0]
 8000d44:	4619      	mov	r1, r3
 8000d46:	f000 ff9f 	bl	8001c88 <clearVoxel>
        if (selY == 7) {
 8000d4a:	4b1b      	ldr	r3, [pc, #108]	; (8000db8 <sendVoxels+0x1b4>)
 8000d4c:	781b      	ldrb	r3, [r3, #0]
 8000d4e:	2b07      	cmp	r3, #7
 8000d50:	d124      	bne.n	8000d9c <sendVoxels+0x198>
          sending = 0;
 8000d52:	4b16      	ldr	r3, [pc, #88]	; (8000dac <sendVoxels+0x1a8>)
 8000d54:	2200      	movs	r2, #0
 8000d56:	701a      	strb	r2, [r3, #0]
} //end sendVoxels()
 8000d58:	e020      	b.n	8000d9c <sendVoxels+0x198>
        selY--;
 8000d5a:	4b17      	ldr	r3, [pc, #92]	; (8000db8 <sendVoxels+0x1b4>)
 8000d5c:	781b      	ldrb	r3, [r3, #0]
 8000d5e:	3b01      	subs	r3, #1
 8000d60:	b2da      	uxtb	r2, r3
 8000d62:	4b15      	ldr	r3, [pc, #84]	; (8000db8 <sendVoxels+0x1b4>)
 8000d64:	701a      	strb	r2, [r3, #0]
        setVoxel(selX, selY, selZ);
 8000d66:	4b12      	ldr	r3, [pc, #72]	; (8000db0 <sendVoxels+0x1ac>)
 8000d68:	781b      	ldrb	r3, [r3, #0]
 8000d6a:	4a13      	ldr	r2, [pc, #76]	; (8000db8 <sendVoxels+0x1b4>)
 8000d6c:	7811      	ldrb	r1, [r2, #0]
 8000d6e:	4a11      	ldr	r2, [pc, #68]	; (8000db4 <sendVoxels+0x1b0>)
 8000d70:	7812      	ldrb	r2, [r2, #0]
 8000d72:	4618      	mov	r0, r3
 8000d74:	f000 ff58 	bl	8001c28 <setVoxel>
        clearVoxel(selX, selY + 1, selZ);
 8000d78:	4b0d      	ldr	r3, [pc, #52]	; (8000db0 <sendVoxels+0x1ac>)
 8000d7a:	7818      	ldrb	r0, [r3, #0]
 8000d7c:	4b0e      	ldr	r3, [pc, #56]	; (8000db8 <sendVoxels+0x1b4>)
 8000d7e:	781b      	ldrb	r3, [r3, #0]
 8000d80:	3301      	adds	r3, #1
 8000d82:	b2db      	uxtb	r3, r3
 8000d84:	4a0b      	ldr	r2, [pc, #44]	; (8000db4 <sendVoxels+0x1b0>)
 8000d86:	7812      	ldrb	r2, [r2, #0]
 8000d88:	4619      	mov	r1, r3
 8000d8a:	f000 ff7d 	bl	8001c88 <clearVoxel>
        if (selY == 0) {
 8000d8e:	4b0a      	ldr	r3, [pc, #40]	; (8000db8 <sendVoxels+0x1b4>)
 8000d90:	781b      	ldrb	r3, [r3, #0]
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d102      	bne.n	8000d9c <sendVoxels+0x198>
          sending = 0;
 8000d96:	4b05      	ldr	r3, [pc, #20]	; (8000dac <sendVoxels+0x1a8>)
 8000d98:	2200      	movs	r2, #0
 8000d9a:	701a      	strb	r2, [r3, #0]
} //end sendVoxels()
 8000d9c:	bf00      	nop
 8000d9e:	3708      	adds	r7, #8
 8000da0:	46bd      	mov	sp, r7
 8000da2:	bd80      	pop	{r7, pc}
 8000da4:	2000021a 	.word	0x2000021a
 8000da8:	20000208 	.word	0x20000208
 8000dac:	20000225 	.word	0x20000225
 8000db0:	20000221 	.word	0x20000221
 8000db4:	20000223 	.word	0x20000223
 8000db8:	20000222 	.word	0x20000222
 8000dbc:	20000224 	.word	0x20000224

08000dc0 <woopWoop>:

void woopWoop() {
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	af00      	add	r7, sp, #0
  if (loading) {
 8000dc4:	4b2c      	ldr	r3, [pc, #176]	; (8000e78 <woopWoop+0xb8>)
 8000dc6:	781b      	ldrb	r3, [r3, #0]
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d00a      	beq.n	8000de2 <woopWoop+0x22>
    clearCube();
 8000dcc:	f001 fa10 	bl	80021f0 <clearCube>
    cubeSize = 2;
 8000dd0:	4b2a      	ldr	r3, [pc, #168]	; (8000e7c <woopWoop+0xbc>)
 8000dd2:	2202      	movs	r2, #2
 8000dd4:	701a      	strb	r2, [r3, #0]
    cubeExpanding = 1;
 8000dd6:	4b2a      	ldr	r3, [pc, #168]	; (8000e80 <woopWoop+0xc0>)
 8000dd8:	2201      	movs	r2, #1
 8000dda:	701a      	strb	r2, [r3, #0]
    loading = 0;
 8000ddc:	4b26      	ldr	r3, [pc, #152]	; (8000e78 <woopWoop+0xb8>)
 8000dde:	2200      	movs	r2, #0
 8000de0:	701a      	strb	r2, [r3, #0]
  }

  timer++;
 8000de2:	4b28      	ldr	r3, [pc, #160]	; (8000e84 <woopWoop+0xc4>)
 8000de4:	881b      	ldrh	r3, [r3, #0]
 8000de6:	3301      	adds	r3, #1
 8000de8:	b29a      	uxth	r2, r3
 8000dea:	4b26      	ldr	r3, [pc, #152]	; (8000e84 <woopWoop+0xc4>)
 8000dec:	801a      	strh	r2, [r3, #0]
  if (timer > WOOP_WOOP_TIME) {
 8000dee:	4b25      	ldr	r3, [pc, #148]	; (8000e84 <woopWoop+0xc4>)
 8000df0:	881b      	ldrh	r3, [r3, #0]
 8000df2:	f648 72fc 	movw	r2, #36860	; 0x8ffc
 8000df6:	4293      	cmp	r3, r2
 8000df8:	d93c      	bls.n	8000e74 <woopWoop+0xb4>
    timer = 0;
 8000dfa:	4b22      	ldr	r3, [pc, #136]	; (8000e84 <woopWoop+0xc4>)
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	801a      	strh	r2, [r3, #0]
    if (cubeExpanding) {
 8000e00:	4b1f      	ldr	r3, [pc, #124]	; (8000e80 <woopWoop+0xc0>)
 8000e02:	781b      	ldrb	r3, [r3, #0]
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	d00d      	beq.n	8000e24 <woopWoop+0x64>
      cubeSize += 2;
 8000e08:	4b1c      	ldr	r3, [pc, #112]	; (8000e7c <woopWoop+0xbc>)
 8000e0a:	781b      	ldrb	r3, [r3, #0]
 8000e0c:	3302      	adds	r3, #2
 8000e0e:	b2da      	uxtb	r2, r3
 8000e10:	4b1a      	ldr	r3, [pc, #104]	; (8000e7c <woopWoop+0xbc>)
 8000e12:	701a      	strb	r2, [r3, #0]
      if (cubeSize == 8) {
 8000e14:	4b19      	ldr	r3, [pc, #100]	; (8000e7c <woopWoop+0xbc>)
 8000e16:	781b      	ldrb	r3, [r3, #0]
 8000e18:	2b08      	cmp	r3, #8
 8000e1a:	d110      	bne.n	8000e3e <woopWoop+0x7e>
        cubeExpanding = 0;
 8000e1c:	4b18      	ldr	r3, [pc, #96]	; (8000e80 <woopWoop+0xc0>)
 8000e1e:	2200      	movs	r2, #0
 8000e20:	701a      	strb	r2, [r3, #0]
 8000e22:	e00c      	b.n	8000e3e <woopWoop+0x7e>
      }
    } else {
      cubeSize -= 2;
 8000e24:	4b15      	ldr	r3, [pc, #84]	; (8000e7c <woopWoop+0xbc>)
 8000e26:	781b      	ldrb	r3, [r3, #0]
 8000e28:	3b02      	subs	r3, #2
 8000e2a:	b2da      	uxtb	r2, r3
 8000e2c:	4b13      	ldr	r3, [pc, #76]	; (8000e7c <woopWoop+0xbc>)
 8000e2e:	701a      	strb	r2, [r3, #0]
      if (cubeSize == 2) {
 8000e30:	4b12      	ldr	r3, [pc, #72]	; (8000e7c <woopWoop+0xbc>)
 8000e32:	781b      	ldrb	r3, [r3, #0]
 8000e34:	2b02      	cmp	r3, #2
 8000e36:	d102      	bne.n	8000e3e <woopWoop+0x7e>
        cubeExpanding = 1;
 8000e38:	4b11      	ldr	r3, [pc, #68]	; (8000e80 <woopWoop+0xc0>)
 8000e3a:	2201      	movs	r2, #1
 8000e3c:	701a      	strb	r2, [r3, #0]
      }
    }
    clearCube();
 8000e3e:	f001 f9d7 	bl	80021f0 <clearCube>
    drawCube(4 - cubeSize / 2, 4 - cubeSize / 2, 4 - cubeSize / 2, cubeSize);
 8000e42:	4b0e      	ldr	r3, [pc, #56]	; (8000e7c <woopWoop+0xbc>)
 8000e44:	781b      	ldrb	r3, [r3, #0]
 8000e46:	085b      	lsrs	r3, r3, #1
 8000e48:	b2db      	uxtb	r3, r3
 8000e4a:	f1c3 0304 	rsb	r3, r3, #4
 8000e4e:	b2d8      	uxtb	r0, r3
 8000e50:	4b0a      	ldr	r3, [pc, #40]	; (8000e7c <woopWoop+0xbc>)
 8000e52:	781b      	ldrb	r3, [r3, #0]
 8000e54:	085b      	lsrs	r3, r3, #1
 8000e56:	b2db      	uxtb	r3, r3
 8000e58:	f1c3 0304 	rsb	r3, r3, #4
 8000e5c:	b2d9      	uxtb	r1, r3
 8000e5e:	4b07      	ldr	r3, [pc, #28]	; (8000e7c <woopWoop+0xbc>)
 8000e60:	781b      	ldrb	r3, [r3, #0]
 8000e62:	085b      	lsrs	r3, r3, #1
 8000e64:	b2db      	uxtb	r3, r3
 8000e66:	f1c3 0304 	rsb	r3, r3, #4
 8000e6a:	b2da      	uxtb	r2, r3
 8000e6c:	4b03      	ldr	r3, [pc, #12]	; (8000e7c <woopWoop+0xbc>)
 8000e6e:	781b      	ldrb	r3, [r3, #0]
 8000e70:	f001 f8d0 	bl	8002014 <drawCube>
  }
} //end woopWoop()
 8000e74:	bf00      	nop
 8000e76:	bd80      	pop	{r7, pc}
 8000e78:	2000021a 	.word	0x2000021a
 8000e7c:	20000226 	.word	0x20000226
 8000e80:	2000005a 	.word	0x2000005a
 8000e84:	20000208 	.word	0x20000208

08000e88 <glow>:

void glow() {
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	af00      	add	r7, sp, #0
  if (loading) {
 8000e8c:	4b68      	ldr	r3, [pc, #416]	; (8001030 <glow+0x1a8>)
 8000e8e:	781b      	ldrb	r3, [r3, #0]
 8000e90:	2b00      	cmp	r3, #0
 8000e92:	d00a      	beq.n	8000eaa <glow+0x22>
    clearCube();
 8000e94:	f001 f9ac 	bl	80021f0 <clearCube>
    glowCount = 0;
 8000e98:	4b66      	ldr	r3, [pc, #408]	; (8001034 <glow+0x1ac>)
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	801a      	strh	r2, [r3, #0]
    glowing = 1;
 8000e9e:	4b66      	ldr	r3, [pc, #408]	; (8001038 <glow+0x1b0>)
 8000ea0:	2201      	movs	r2, #1
 8000ea2:	701a      	strb	r2, [r3, #0]
    loading = 0;
 8000ea4:	4b62      	ldr	r3, [pc, #392]	; (8001030 <glow+0x1a8>)
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	701a      	strb	r2, [r3, #0]
  }

  timer++;
 8000eaa:	4b64      	ldr	r3, [pc, #400]	; (800103c <glow+0x1b4>)
 8000eac:	881b      	ldrh	r3, [r3, #0]
 8000eae:	3301      	adds	r3, #1
 8000eb0:	b29a      	uxth	r2, r3
 8000eb2:	4b62      	ldr	r3, [pc, #392]	; (800103c <glow+0x1b4>)
 8000eb4:	801a      	strh	r2, [r3, #0]
  if (timer > GLOW_TIME) {
 8000eb6:	4b61      	ldr	r3, [pc, #388]	; (800103c <glow+0x1b4>)
 8000eb8:	881b      	ldrh	r3, [r3, #0]
 8000eba:	f648 72fc 	movw	r2, #36860	; 0x8ffc
 8000ebe:	4293      	cmp	r3, r2
 8000ec0:	f240 80b4 	bls.w	800102c <glow+0x1a4>
    timer = 0;
 8000ec4:	4b5d      	ldr	r3, [pc, #372]	; (800103c <glow+0x1b4>)
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	801a      	strh	r2, [r3, #0]
    if (glowing) {
 8000eca:	4b5b      	ldr	r3, [pc, #364]	; (8001038 <glow+0x1b0>)
 8000ecc:	781b      	ldrb	r3, [r3, #0]
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d05c      	beq.n	8000f8c <glow+0x104>
      if (glowCount < 448) {
 8000ed2:	4b58      	ldr	r3, [pc, #352]	; (8001034 <glow+0x1ac>)
 8000ed4:	881b      	ldrh	r3, [r3, #0]
 8000ed6:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 8000eda:	d242      	bcs.n	8000f62 <glow+0xda>
        do {
        	selX = rand() % 8;
 8000edc:	f004 fdf4 	bl	8005ac8 <rand>
 8000ee0:	4603      	mov	r3, r0
 8000ee2:	425a      	negs	r2, r3
 8000ee4:	f003 0307 	and.w	r3, r3, #7
 8000ee8:	f002 0207 	and.w	r2, r2, #7
 8000eec:	bf58      	it	pl
 8000eee:	4253      	negpl	r3, r2
 8000ef0:	b2da      	uxtb	r2, r3
 8000ef2:	4b53      	ldr	r3, [pc, #332]	; (8001040 <glow+0x1b8>)
 8000ef4:	701a      	strb	r2, [r3, #0]
        	selY = rand() % 8;
 8000ef6:	f004 fde7 	bl	8005ac8 <rand>
 8000efa:	4603      	mov	r3, r0
 8000efc:	425a      	negs	r2, r3
 8000efe:	f003 0307 	and.w	r3, r3, #7
 8000f02:	f002 0207 	and.w	r2, r2, #7
 8000f06:	bf58      	it	pl
 8000f08:	4253      	negpl	r3, r2
 8000f0a:	b2da      	uxtb	r2, r3
 8000f0c:	4b4d      	ldr	r3, [pc, #308]	; (8001044 <glow+0x1bc>)
 8000f0e:	701a      	strb	r2, [r3, #0]
        	selZ = rand() % 8;
 8000f10:	f004 fdda 	bl	8005ac8 <rand>
 8000f14:	4603      	mov	r3, r0
 8000f16:	425a      	negs	r2, r3
 8000f18:	f003 0307 	and.w	r3, r3, #7
 8000f1c:	f002 0207 	and.w	r2, r2, #7
 8000f20:	bf58      	it	pl
 8000f22:	4253      	negpl	r3, r2
 8000f24:	b2da      	uxtb	r2, r3
 8000f26:	4b48      	ldr	r3, [pc, #288]	; (8001048 <glow+0x1c0>)
 8000f28:	701a      	strb	r2, [r3, #0]
        } while (getVoxel(selX, selY, selZ));
 8000f2a:	4b45      	ldr	r3, [pc, #276]	; (8001040 <glow+0x1b8>)
 8000f2c:	781b      	ldrb	r3, [r3, #0]
 8000f2e:	4a45      	ldr	r2, [pc, #276]	; (8001044 <glow+0x1bc>)
 8000f30:	7811      	ldrb	r1, [r2, #0]
 8000f32:	4a45      	ldr	r2, [pc, #276]	; (8001048 <glow+0x1c0>)
 8000f34:	7812      	ldrb	r2, [r2, #0]
 8000f36:	4618      	mov	r0, r3
 8000f38:	f000 fed6 	bl	8001ce8 <getVoxel>
 8000f3c:	4603      	mov	r3, r0
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d1cc      	bne.n	8000edc <glow+0x54>
        setVoxel(selX, selY, selZ);
 8000f42:	4b3f      	ldr	r3, [pc, #252]	; (8001040 <glow+0x1b8>)
 8000f44:	781b      	ldrb	r3, [r3, #0]
 8000f46:	4a3f      	ldr	r2, [pc, #252]	; (8001044 <glow+0x1bc>)
 8000f48:	7811      	ldrb	r1, [r2, #0]
 8000f4a:	4a3f      	ldr	r2, [pc, #252]	; (8001048 <glow+0x1c0>)
 8000f4c:	7812      	ldrb	r2, [r2, #0]
 8000f4e:	4618      	mov	r0, r3
 8000f50:	f000 fe6a 	bl	8001c28 <setVoxel>
        glowCount++;
 8000f54:	4b37      	ldr	r3, [pc, #220]	; (8001034 <glow+0x1ac>)
 8000f56:	881b      	ldrh	r3, [r3, #0]
 8000f58:	3301      	adds	r3, #1
 8000f5a:	b29a      	uxth	r2, r3
 8000f5c:	4b35      	ldr	r3, [pc, #212]	; (8001034 <glow+0x1ac>)
 8000f5e:	801a      	strh	r2, [r3, #0]
        glowing = 1;
        glowCount = 0;
      }
    }
  }
} //end glow()
 8000f60:	e064      	b.n	800102c <glow+0x1a4>
      } else if (glowCount < 512) {
 8000f62:	4b34      	ldr	r3, [pc, #208]	; (8001034 <glow+0x1ac>)
 8000f64:	881b      	ldrh	r3, [r3, #0]
 8000f66:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000f6a:	d208      	bcs.n	8000f7e <glow+0xf6>
        lightCube();
 8000f6c:	f001 f91a 	bl	80021a4 <lightCube>
        glowCount++;
 8000f70:	4b30      	ldr	r3, [pc, #192]	; (8001034 <glow+0x1ac>)
 8000f72:	881b      	ldrh	r3, [r3, #0]
 8000f74:	3301      	adds	r3, #1
 8000f76:	b29a      	uxth	r2, r3
 8000f78:	4b2e      	ldr	r3, [pc, #184]	; (8001034 <glow+0x1ac>)
 8000f7a:	801a      	strh	r2, [r3, #0]
} //end glow()
 8000f7c:	e056      	b.n	800102c <glow+0x1a4>
        glowing = 0;
 8000f7e:	4b2e      	ldr	r3, [pc, #184]	; (8001038 <glow+0x1b0>)
 8000f80:	2200      	movs	r2, #0
 8000f82:	701a      	strb	r2, [r3, #0]
        glowCount = 0;
 8000f84:	4b2b      	ldr	r3, [pc, #172]	; (8001034 <glow+0x1ac>)
 8000f86:	2200      	movs	r2, #0
 8000f88:	801a      	strh	r2, [r3, #0]
} //end glow()
 8000f8a:	e04f      	b.n	800102c <glow+0x1a4>
      if (glowCount < 448) {
 8000f8c:	4b29      	ldr	r3, [pc, #164]	; (8001034 <glow+0x1ac>)
 8000f8e:	881b      	ldrh	r3, [r3, #0]
 8000f90:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 8000f94:	d242      	bcs.n	800101c <glow+0x194>
          selX = rand() % 8;
 8000f96:	f004 fd97 	bl	8005ac8 <rand>
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	425a      	negs	r2, r3
 8000f9e:	f003 0307 	and.w	r3, r3, #7
 8000fa2:	f002 0207 	and.w	r2, r2, #7
 8000fa6:	bf58      	it	pl
 8000fa8:	4253      	negpl	r3, r2
 8000faa:	b2da      	uxtb	r2, r3
 8000fac:	4b24      	ldr	r3, [pc, #144]	; (8001040 <glow+0x1b8>)
 8000fae:	701a      	strb	r2, [r3, #0]
          selY = rand() % 8;
 8000fb0:	f004 fd8a 	bl	8005ac8 <rand>
 8000fb4:	4603      	mov	r3, r0
 8000fb6:	425a      	negs	r2, r3
 8000fb8:	f003 0307 	and.w	r3, r3, #7
 8000fbc:	f002 0207 	and.w	r2, r2, #7
 8000fc0:	bf58      	it	pl
 8000fc2:	4253      	negpl	r3, r2
 8000fc4:	b2da      	uxtb	r2, r3
 8000fc6:	4b1f      	ldr	r3, [pc, #124]	; (8001044 <glow+0x1bc>)
 8000fc8:	701a      	strb	r2, [r3, #0]
          selZ = rand() % 8;
 8000fca:	f004 fd7d 	bl	8005ac8 <rand>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	425a      	negs	r2, r3
 8000fd2:	f003 0307 	and.w	r3, r3, #7
 8000fd6:	f002 0207 	and.w	r2, r2, #7
 8000fda:	bf58      	it	pl
 8000fdc:	4253      	negpl	r3, r2
 8000fde:	b2da      	uxtb	r2, r3
 8000fe0:	4b19      	ldr	r3, [pc, #100]	; (8001048 <glow+0x1c0>)
 8000fe2:	701a      	strb	r2, [r3, #0]
        } while (!getVoxel(selX, selY, selZ));
 8000fe4:	4b16      	ldr	r3, [pc, #88]	; (8001040 <glow+0x1b8>)
 8000fe6:	781b      	ldrb	r3, [r3, #0]
 8000fe8:	4a16      	ldr	r2, [pc, #88]	; (8001044 <glow+0x1bc>)
 8000fea:	7811      	ldrb	r1, [r2, #0]
 8000fec:	4a16      	ldr	r2, [pc, #88]	; (8001048 <glow+0x1c0>)
 8000fee:	7812      	ldrb	r2, [r2, #0]
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	f000 fe79 	bl	8001ce8 <getVoxel>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d0cc      	beq.n	8000f96 <glow+0x10e>
        clearVoxel(selX, selY, selZ);
 8000ffc:	4b10      	ldr	r3, [pc, #64]	; (8001040 <glow+0x1b8>)
 8000ffe:	781b      	ldrb	r3, [r3, #0]
 8001000:	4a10      	ldr	r2, [pc, #64]	; (8001044 <glow+0x1bc>)
 8001002:	7811      	ldrb	r1, [r2, #0]
 8001004:	4a10      	ldr	r2, [pc, #64]	; (8001048 <glow+0x1c0>)
 8001006:	7812      	ldrb	r2, [r2, #0]
 8001008:	4618      	mov	r0, r3
 800100a:	f000 fe3d 	bl	8001c88 <clearVoxel>
        glowCount++;
 800100e:	4b09      	ldr	r3, [pc, #36]	; (8001034 <glow+0x1ac>)
 8001010:	881b      	ldrh	r3, [r3, #0]
 8001012:	3301      	adds	r3, #1
 8001014:	b29a      	uxth	r2, r3
 8001016:	4b07      	ldr	r3, [pc, #28]	; (8001034 <glow+0x1ac>)
 8001018:	801a      	strh	r2, [r3, #0]
} //end glow()
 800101a:	e007      	b.n	800102c <glow+0x1a4>
        clearCube();
 800101c:	f001 f8e8 	bl	80021f0 <clearCube>
        glowing = 1;
 8001020:	4b05      	ldr	r3, [pc, #20]	; (8001038 <glow+0x1b0>)
 8001022:	2201      	movs	r2, #1
 8001024:	701a      	strb	r2, [r3, #0]
        glowCount = 0;
 8001026:	4b03      	ldr	r3, [pc, #12]	; (8001034 <glow+0x1ac>)
 8001028:	2200      	movs	r2, #0
 800102a:	801a      	strh	r2, [r3, #0]
} //end glow()
 800102c:	bf00      	nop
 800102e:	bd80      	pop	{r7, pc}
 8001030:	2000021a 	.word	0x2000021a
 8001034:	2000022c 	.word	0x2000022c
 8001038:	2000022a 	.word	0x2000022a
 800103c:	20000208 	.word	0x20000208
 8001040:	20000221 	.word	0x20000221
 8001044:	20000222 	.word	0x20000222
 8001048:	20000223 	.word	0x20000223

0800104c <text>:

void text(char string[], uint8_t len) {
 800104c:	b580      	push	{r7, lr}
 800104e:	b084      	sub	sp, #16
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
 8001054:	460b      	mov	r3, r1
 8001056:	70fb      	strb	r3, [r7, #3]
  if (loading) {
 8001058:	4b2f      	ldr	r3, [pc, #188]	; (8001118 <text+0xcc>)
 800105a:	781b      	ldrb	r3, [r3, #0]
 800105c:	2b00      	cmp	r3, #0
 800105e:	d00a      	beq.n	8001076 <text+0x2a>
    clearCube();
 8001060:	f001 f8c6 	bl	80021f0 <clearCube>
    charPosition = -1;
 8001064:	4b2d      	ldr	r3, [pc, #180]	; (800111c <text+0xd0>)
 8001066:	22ff      	movs	r2, #255	; 0xff
 8001068:	701a      	strb	r2, [r3, #0]
    charCounter = 0;
 800106a:	4b2d      	ldr	r3, [pc, #180]	; (8001120 <text+0xd4>)
 800106c:	2200      	movs	r2, #0
 800106e:	701a      	strb	r2, [r3, #0]
    loading = 0;
 8001070:	4b29      	ldr	r3, [pc, #164]	; (8001118 <text+0xcc>)
 8001072:	2200      	movs	r2, #0
 8001074:	701a      	strb	r2, [r3, #0]
  }
  timer++;
 8001076:	4b2b      	ldr	r3, [pc, #172]	; (8001124 <text+0xd8>)
 8001078:	881b      	ldrh	r3, [r3, #0]
 800107a:	3301      	adds	r3, #1
 800107c:	b29a      	uxth	r2, r3
 800107e:	4b29      	ldr	r3, [pc, #164]	; (8001124 <text+0xd8>)
 8001080:	801a      	strh	r2, [r3, #0]
  if (timer > TEXT_TIME) {
 8001082:	4b28      	ldr	r3, [pc, #160]	; (8001124 <text+0xd8>)
 8001084:	881b      	ldrh	r3, [r3, #0]
 8001086:	f648 72fc 	movw	r2, #36860	; 0x8ffc
 800108a:	4293      	cmp	r3, r2
 800108c:	d93f      	bls.n	800110e <text+0xc2>
    timer = 0;
 800108e:	4b25      	ldr	r3, [pc, #148]	; (8001124 <text+0xd8>)
 8001090:	2200      	movs	r2, #0
 8001092:	801a      	strh	r2, [r3, #0]

    shift(NEG_Z);
 8001094:	2003      	movs	r0, #3
 8001096:	f000 fe8f 	bl	8001db8 <shift>
    charPosition++;
 800109a:	4b20      	ldr	r3, [pc, #128]	; (800111c <text+0xd0>)
 800109c:	781b      	ldrb	r3, [r3, #0]
 800109e:	3301      	adds	r3, #1
 80010a0:	b2da      	uxtb	r2, r3
 80010a2:	4b1e      	ldr	r3, [pc, #120]	; (800111c <text+0xd0>)
 80010a4:	701a      	strb	r2, [r3, #0]

    if (charPosition == 7) {
 80010a6:	4b1d      	ldr	r3, [pc, #116]	; (800111c <text+0xd0>)
 80010a8:	781b      	ldrb	r3, [r3, #0]
 80010aa:	2b07      	cmp	r3, #7
 80010ac:	d110      	bne.n	80010d0 <text+0x84>
      charCounter++;
 80010ae:	4b1c      	ldr	r3, [pc, #112]	; (8001120 <text+0xd4>)
 80010b0:	781b      	ldrb	r3, [r3, #0]
 80010b2:	3301      	adds	r3, #1
 80010b4:	b2da      	uxtb	r2, r3
 80010b6:	4b1a      	ldr	r3, [pc, #104]	; (8001120 <text+0xd4>)
 80010b8:	701a      	strb	r2, [r3, #0]
      if (charCounter > len - 1) {
 80010ba:	4b19      	ldr	r3, [pc, #100]	; (8001120 <text+0xd4>)
 80010bc:	781b      	ldrb	r3, [r3, #0]
 80010be:	78fa      	ldrb	r2, [r7, #3]
 80010c0:	429a      	cmp	r2, r3
 80010c2:	d802      	bhi.n	80010ca <text+0x7e>
        charCounter = 0;
 80010c4:	4b16      	ldr	r3, [pc, #88]	; (8001120 <text+0xd4>)
 80010c6:	2200      	movs	r2, #0
 80010c8:	701a      	strb	r2, [r3, #0]
      }
      charPosition = 0;
 80010ca:	4b14      	ldr	r3, [pc, #80]	; (800111c <text+0xd0>)
 80010cc:	2200      	movs	r2, #0
 80010ce:	701a      	strb	r2, [r3, #0]
    }

    if (charPosition == 0) {
 80010d0:	4b12      	ldr	r3, [pc, #72]	; (800111c <text+0xd0>)
 80010d2:	781b      	ldrb	r3, [r3, #0]
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d11a      	bne.n	800110e <text+0xc2>
      for (uint8_t i = 0; i < 8; i++) {
 80010d8:	2300      	movs	r3, #0
 80010da:	73fb      	strb	r3, [r7, #15]
 80010dc:	e014      	b.n	8001108 <text+0xbc>
        cube[i][0] = characters[string[charCounter] - '0'][i];
 80010de:	4b10      	ldr	r3, [pc, #64]	; (8001120 <text+0xd4>)
 80010e0:	781b      	ldrb	r3, [r3, #0]
 80010e2:	461a      	mov	r2, r3
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	4413      	add	r3, r2
 80010e8:	781b      	ldrb	r3, [r3, #0]
 80010ea:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 80010ee:	7bfa      	ldrb	r2, [r7, #15]
 80010f0:	7bfb      	ldrb	r3, [r7, #15]
 80010f2:	480d      	ldr	r0, [pc, #52]	; (8001128 <text+0xdc>)
 80010f4:	00c9      	lsls	r1, r1, #3
 80010f6:	4401      	add	r1, r0
 80010f8:	440a      	add	r2, r1
 80010fa:	7811      	ldrb	r1, [r2, #0]
 80010fc:	4a0b      	ldr	r2, [pc, #44]	; (800112c <text+0xe0>)
 80010fe:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
      for (uint8_t i = 0; i < 8; i++) {
 8001102:	7bfb      	ldrb	r3, [r7, #15]
 8001104:	3301      	adds	r3, #1
 8001106:	73fb      	strb	r3, [r7, #15]
 8001108:	7bfb      	ldrb	r3, [r7, #15]
 800110a:	2b07      	cmp	r3, #7
 800110c:	d9e7      	bls.n	80010de <text+0x92>
      }
    }
  }
} //end text()
 800110e:	bf00      	nop
 8001110:	3710      	adds	r7, #16
 8001112:	46bd      	mov	sp, r7
 8001114:	bd80      	pop	{r7, pc}
 8001116:	bf00      	nop
 8001118:	2000021a 	.word	0x2000021a
 800111c:	2000022f 	.word	0x2000022f
 8001120:	2000022e 	.word	0x2000022e
 8001124:	20000208 	.word	0x20000208
 8001128:	20000008 	.word	0x20000008
 800112c:	200001bc 	.word	0x200001bc

08001130 <fireWork>:

void fireWork (void){
 8001130:	b580      	push	{r7, lr}
 8001132:	b082      	sub	sp, #8
 8001134:	af00      	add	r7, sp, #0

	if (loading != 0) {
 8001136:	4b80      	ldr	r3, [pc, #512]	; (8001338 <fireWork+0x208>)
 8001138:	781b      	ldrb	r3, [r3, #0]
 800113a:	2b00      	cmp	r3, #0
 800113c:	d004      	beq.n	8001148 <fireWork+0x18>
	    clearCube();
 800113e:	f001 f857 	bl	80021f0 <clearCube>
	    loading = 0;
 8001142:	4b7d      	ldr	r3, [pc, #500]	; (8001338 <fireWork+0x208>)
 8001144:	2200      	movs	r2, #0
 8001146:	701a      	strb	r2, [r3, #0]
	}

	timer++;
 8001148:	4b7c      	ldr	r3, [pc, #496]	; (800133c <fireWork+0x20c>)
 800114a:	881b      	ldrh	r3, [r3, #0]
 800114c:	3301      	adds	r3, #1
 800114e:	b29a      	uxth	r2, r3
 8001150:	4b7a      	ldr	r3, [pc, #488]	; (800133c <fireWork+0x20c>)
 8001152:	801a      	strh	r2, [r3, #0]
	if (timer > FIREWORK_TIME){
 8001154:	4b79      	ldr	r3, [pc, #484]	; (800133c <fireWork+0x20c>)
 8001156:	881b      	ldrh	r3, [r3, #0]
 8001158:	f645 72fc 	movw	r2, #24572	; 0x5ffc
 800115c:	4293      	cmp	r3, r2
 800115e:	f240 836a 	bls.w	8001836 <fireWork+0x706>

		timer = 0;
 8001162:	4b76      	ldr	r3, [pc, #472]	; (800133c <fireWork+0x20c>)
 8001164:	2200      	movs	r2, #0
 8001166:	801a      	strh	r2, [r3, #0]
		clearCube();
 8001168:	f001 f842 	bl	80021f0 <clearCube>

		switch (statusFireWork){
 800116c:	4b74      	ldr	r3, [pc, #464]	; (8001340 <fireWork+0x210>)
 800116e:	781b      	ldrb	r3, [r3, #0]
 8001170:	2b03      	cmp	r3, #3
 8001172:	f200 8362 	bhi.w	800183a <fireWork+0x70a>
 8001176:	a201      	add	r2, pc, #4	; (adr r2, 800117c <fireWork+0x4c>)
 8001178:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800117c:	0800118d 	.word	0x0800118d
 8001180:	080011e9 	.word	0x080011e9
 8001184:	08001327 	.word	0x08001327
 8001188:	0800163d 	.word	0x0800163d
			case NEW_FW:
				rocketX = 2 + (rand() % 4); //between 2 and 5.
 800118c:	f004 fc9c 	bl	8005ac8 <rand>
 8001190:	4603      	mov	r3, r0
 8001192:	425a      	negs	r2, r3
 8001194:	f003 0303 	and.w	r3, r3, #3
 8001198:	f002 0203 	and.w	r2, r2, #3
 800119c:	bf58      	it	pl
 800119e:	4253      	negpl	r3, r2
 80011a0:	b2db      	uxtb	r3, r3
 80011a2:	3302      	adds	r3, #2
 80011a4:	b2da      	uxtb	r2, r3
 80011a6:	4b67      	ldr	r3, [pc, #412]	; (8001344 <fireWork+0x214>)
 80011a8:	701a      	strb	r2, [r3, #0]
				rocketY = 2 + (rand() % 4); //between 2 and 5.
 80011aa:	f004 fc8d 	bl	8005ac8 <rand>
 80011ae:	4603      	mov	r3, r0
 80011b0:	425a      	negs	r2, r3
 80011b2:	f003 0303 	and.w	r3, r3, #3
 80011b6:	f002 0203 	and.w	r2, r2, #3
 80011ba:	bf58      	it	pl
 80011bc:	4253      	negpl	r3, r2
 80011be:	b2db      	uxtb	r3, r3
 80011c0:	3302      	adds	r3, #2
 80011c2:	b2da      	uxtb	r2, r3
 80011c4:	4b60      	ldr	r3, [pc, #384]	; (8001348 <fireWork+0x218>)
 80011c6:	701a      	strb	r2, [r3, #0]
				rocketZ = 0;
 80011c8:	4b60      	ldr	r3, [pc, #384]	; (800134c <fireWork+0x21c>)
 80011ca:	2200      	movs	r2, #0
 80011cc:	701a      	strb	r2, [r3, #0]
				setVoxel(rocketX, rocketZ, rocketY);
 80011ce:	4b5d      	ldr	r3, [pc, #372]	; (8001344 <fireWork+0x214>)
 80011d0:	781b      	ldrb	r3, [r3, #0]
 80011d2:	4a5e      	ldr	r2, [pc, #376]	; (800134c <fireWork+0x21c>)
 80011d4:	7811      	ldrb	r1, [r2, #0]
 80011d6:	4a5c      	ldr	r2, [pc, #368]	; (8001348 <fireWork+0x218>)
 80011d8:	7812      	ldrb	r2, [r2, #0]
 80011da:	4618      	mov	r0, r3
 80011dc:	f000 fd24 	bl	8001c28 <setVoxel>
				statusFireWork = RISING_ROCKET;
 80011e0:	4b57      	ldr	r3, [pc, #348]	; (8001340 <fireWork+0x210>)
 80011e2:	2201      	movs	r2, #1
 80011e4:	701a      	strb	r2, [r3, #0]
			break;
 80011e6:	e32d      	b.n	8001844 <fireWork+0x714>
			case RISING_ROCKET:
				rocketZ++;
 80011e8:	4b58      	ldr	r3, [pc, #352]	; (800134c <fireWork+0x21c>)
 80011ea:	781b      	ldrb	r3, [r3, #0]
 80011ec:	3301      	adds	r3, #1
 80011ee:	b2da      	uxtb	r2, r3
 80011f0:	4b56      	ldr	r3, [pc, #344]	; (800134c <fireWork+0x21c>)
 80011f2:	701a      	strb	r2, [r3, #0]
				if (rocketZ > 4){
 80011f4:	4b55      	ldr	r3, [pc, #340]	; (800134c <fireWork+0x21c>)
 80011f6:	781b      	ldrb	r3, [r3, #0]
 80011f8:	2b04      	cmp	r3, #4
 80011fa:	f240 808a 	bls.w	8001312 <fireWork+0x1e2>
					statusFireWork = EXPLODING;
 80011fe:	4b50      	ldr	r3, [pc, #320]	; (8001340 <fireWork+0x210>)
 8001200:	2202      	movs	r2, #2
 8001202:	701a      	strb	r2, [r3, #0]
//					statusFireWork = NEW_FW;
					deadParticles = 0;
 8001204:	4b52      	ldr	r3, [pc, #328]	; (8001350 <fireWork+0x220>)
 8001206:	2200      	movs	r2, #0
 8001208:	701a      	strb	r2, [r3, #0]
					explocionCicle = 0;
 800120a:	4b52      	ldr	r3, [pc, #328]	; (8001354 <fireWork+0x224>)
 800120c:	2200      	movs	r2, #0
 800120e:	701a      	strb	r2, [r3, #0]
					numParticles = (30 + (rand() % 10) ); //num of particles between 30 and 40.
 8001210:	f004 fc5a 	bl	8005ac8 <rand>
 8001214:	4602      	mov	r2, r0
 8001216:	4b50      	ldr	r3, [pc, #320]	; (8001358 <fireWork+0x228>)
 8001218:	fb83 1302 	smull	r1, r3, r3, r2
 800121c:	1099      	asrs	r1, r3, #2
 800121e:	17d3      	asrs	r3, r2, #31
 8001220:	1ac9      	subs	r1, r1, r3
 8001222:	460b      	mov	r3, r1
 8001224:	009b      	lsls	r3, r3, #2
 8001226:	440b      	add	r3, r1
 8001228:	005b      	lsls	r3, r3, #1
 800122a:	1ad1      	subs	r1, r2, r3
 800122c:	b2cb      	uxtb	r3, r1
 800122e:	331e      	adds	r3, #30
 8001230:	b2da      	uxtb	r2, r3
 8001232:	4b4a      	ldr	r3, [pc, #296]	; (800135c <fireWork+0x22c>)
 8001234:	701a      	strb	r2, [r3, #0]
					for(uint8_t i = 0 ; i < numParticles; i++){
 8001236:	2300      	movs	r3, #0
 8001238:	71fb      	strb	r3, [r7, #7]
 800123a:	e065      	b.n	8001308 <fireWork+0x1d8>
						particle[i].partX = rocketX;
 800123c:	4b41      	ldr	r3, [pc, #260]	; (8001344 <fireWork+0x214>)
 800123e:	781a      	ldrb	r2, [r3, #0]
 8001240:	79fb      	ldrb	r3, [r7, #7]
 8001242:	b251      	sxtb	r1, r2
 8001244:	4a46      	ldr	r2, [pc, #280]	; (8001360 <fireWork+0x230>)
 8001246:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
						particle[i].partY = rocketY;
 800124a:	4b3f      	ldr	r3, [pc, #252]	; (8001348 <fireWork+0x218>)
 800124c:	781a      	ldrb	r2, [r3, #0]
 800124e:	79fb      	ldrb	r3, [r7, #7]
 8001250:	b251      	sxtb	r1, r2
 8001252:	4a43      	ldr	r2, [pc, #268]	; (8001360 <fireWork+0x230>)
 8001254:	00db      	lsls	r3, r3, #3
 8001256:	4413      	add	r3, r2
 8001258:	460a      	mov	r2, r1
 800125a:	705a      	strb	r2, [r3, #1]
						particle[i].partZ = rocketZ;
 800125c:	4b3b      	ldr	r3, [pc, #236]	; (800134c <fireWork+0x21c>)
 800125e:	781a      	ldrb	r2, [r3, #0]
 8001260:	79fb      	ldrb	r3, [r7, #7]
 8001262:	b251      	sxtb	r1, r2
 8001264:	4a3e      	ldr	r2, [pc, #248]	; (8001360 <fireWork+0x230>)
 8001266:	00db      	lsls	r3, r3, #3
 8001268:	4413      	add	r3, r2
 800126a:	460a      	mov	r2, r1
 800126c:	709a      	strb	r2, [r3, #2]
						particle[i].velX = -2 + (rand() % 5);
 800126e:	f004 fc2b 	bl	8005ac8 <rand>
 8001272:	4602      	mov	r2, r0
 8001274:	4b38      	ldr	r3, [pc, #224]	; (8001358 <fireWork+0x228>)
 8001276:	fb83 1302 	smull	r1, r3, r3, r2
 800127a:	1059      	asrs	r1, r3, #1
 800127c:	17d3      	asrs	r3, r2, #31
 800127e:	1ac9      	subs	r1, r1, r3
 8001280:	460b      	mov	r3, r1
 8001282:	009b      	lsls	r3, r3, #2
 8001284:	440b      	add	r3, r1
 8001286:	1ad1      	subs	r1, r2, r3
 8001288:	b2cb      	uxtb	r3, r1
 800128a:	3b02      	subs	r3, #2
 800128c:	b2da      	uxtb	r2, r3
 800128e:	79fb      	ldrb	r3, [r7, #7]
 8001290:	b251      	sxtb	r1, r2
 8001292:	4a33      	ldr	r2, [pc, #204]	; (8001360 <fireWork+0x230>)
 8001294:	00db      	lsls	r3, r3, #3
 8001296:	4413      	add	r3, r2
 8001298:	460a      	mov	r2, r1
 800129a:	70da      	strb	r2, [r3, #3]
						particle[i].velY = -2 + (rand() % 5);
 800129c:	f004 fc14 	bl	8005ac8 <rand>
 80012a0:	4602      	mov	r2, r0
 80012a2:	4b2d      	ldr	r3, [pc, #180]	; (8001358 <fireWork+0x228>)
 80012a4:	fb83 1302 	smull	r1, r3, r3, r2
 80012a8:	1059      	asrs	r1, r3, #1
 80012aa:	17d3      	asrs	r3, r2, #31
 80012ac:	1ac9      	subs	r1, r1, r3
 80012ae:	460b      	mov	r3, r1
 80012b0:	009b      	lsls	r3, r3, #2
 80012b2:	440b      	add	r3, r1
 80012b4:	1ad1      	subs	r1, r2, r3
 80012b6:	b2cb      	uxtb	r3, r1
 80012b8:	3b02      	subs	r3, #2
 80012ba:	b2da      	uxtb	r2, r3
 80012bc:	79fb      	ldrb	r3, [r7, #7]
 80012be:	b251      	sxtb	r1, r2
 80012c0:	4a27      	ldr	r2, [pc, #156]	; (8001360 <fireWork+0x230>)
 80012c2:	00db      	lsls	r3, r3, #3
 80012c4:	4413      	add	r3, r2
 80012c6:	460a      	mov	r2, r1
 80012c8:	711a      	strb	r2, [r3, #4]
						particle[i].velZ = -1 + (rand() % 3);
 80012ca:	f004 fbfd 	bl	8005ac8 <rand>
 80012ce:	4602      	mov	r2, r0
 80012d0:	4b24      	ldr	r3, [pc, #144]	; (8001364 <fireWork+0x234>)
 80012d2:	fb83 3102 	smull	r3, r1, r3, r2
 80012d6:	17d3      	asrs	r3, r2, #31
 80012d8:	1ac9      	subs	r1, r1, r3
 80012da:	460b      	mov	r3, r1
 80012dc:	005b      	lsls	r3, r3, #1
 80012de:	440b      	add	r3, r1
 80012e0:	1ad1      	subs	r1, r2, r3
 80012e2:	b2cb      	uxtb	r3, r1
 80012e4:	3b01      	subs	r3, #1
 80012e6:	b2da      	uxtb	r2, r3
 80012e8:	79fb      	ldrb	r3, [r7, #7]
 80012ea:	b251      	sxtb	r1, r2
 80012ec:	4a1c      	ldr	r2, [pc, #112]	; (8001360 <fireWork+0x230>)
 80012ee:	00db      	lsls	r3, r3, #3
 80012f0:	4413      	add	r3, r2
 80012f2:	460a      	mov	r2, r1
 80012f4:	715a      	strb	r2, [r3, #5]
						particle[i].resting = 0;
 80012f6:	79fb      	ldrb	r3, [r7, #7]
 80012f8:	4a19      	ldr	r2, [pc, #100]	; (8001360 <fireWork+0x230>)
 80012fa:	00db      	lsls	r3, r3, #3
 80012fc:	4413      	add	r3, r2
 80012fe:	2200      	movs	r2, #0
 8001300:	71da      	strb	r2, [r3, #7]
					for(uint8_t i = 0 ; i < numParticles; i++){
 8001302:	79fb      	ldrb	r3, [r7, #7]
 8001304:	3301      	adds	r3, #1
 8001306:	71fb      	strb	r3, [r7, #7]
 8001308:	4b14      	ldr	r3, [pc, #80]	; (800135c <fireWork+0x22c>)
 800130a:	781b      	ldrb	r3, [r3, #0]
 800130c:	79fa      	ldrb	r2, [r7, #7]
 800130e:	429a      	cmp	r2, r3
 8001310:	d394      	bcc.n	800123c <fireWork+0x10c>
					}
				}
				setVoxel(rocketX, rocketZ, rocketY);
 8001312:	4b0c      	ldr	r3, [pc, #48]	; (8001344 <fireWork+0x214>)
 8001314:	781b      	ldrb	r3, [r3, #0]
 8001316:	4a0d      	ldr	r2, [pc, #52]	; (800134c <fireWork+0x21c>)
 8001318:	7811      	ldrb	r1, [r2, #0]
 800131a:	4a0b      	ldr	r2, [pc, #44]	; (8001348 <fireWork+0x218>)
 800131c:	7812      	ldrb	r2, [r2, #0]
 800131e:	4618      	mov	r0, r3
 8001320:	f000 fc82 	bl	8001c28 <setVoxel>
			break;
 8001324:	e28e      	b.n	8001844 <fireWork+0x714>
			case EXPLODING:
				explocionCicle++;
 8001326:	4b0b      	ldr	r3, [pc, #44]	; (8001354 <fireWork+0x224>)
 8001328:	781b      	ldrb	r3, [r3, #0]
 800132a:	3301      	adds	r3, #1
 800132c:	b2da      	uxtb	r2, r3
 800132e:	4b09      	ldr	r3, [pc, #36]	; (8001354 <fireWork+0x224>)
 8001330:	701a      	strb	r2, [r3, #0]
				for(uint8_t i = 0 ; i < numParticles; i++){
 8001332:	2300      	movs	r3, #0
 8001334:	71bb      	strb	r3, [r7, #6]
 8001336:	e172      	b.n	800161e <fireWork+0x4ee>
 8001338:	2000021a 	.word	0x2000021a
 800133c:	20000208 	.word	0x20000208
 8001340:	20000230 	.word	0x20000230
 8001344:	20000231 	.word	0x20000231
 8001348:	20000232 	.word	0x20000232
 800134c:	20000233 	.word	0x20000233
 8001350:	20000378 	.word	0x20000378
 8001354:	2000005b 	.word	0x2000005b
 8001358:	66666667 	.word	0x66666667
 800135c:	20000234 	.word	0x20000234
 8001360:	20000238 	.word	0x20000238
 8001364:	55555556 	.word	0x55555556
					particle[i].partX += particle[i].velX;
 8001368:	79bb      	ldrb	r3, [r7, #6]
 800136a:	4aa2      	ldr	r2, [pc, #648]	; (80015f4 <fireWork+0x4c4>)
 800136c:	f912 3033 	ldrsb.w	r3, [r2, r3, lsl #3]
 8001370:	b2da      	uxtb	r2, r3
 8001372:	79bb      	ldrb	r3, [r7, #6]
 8001374:	499f      	ldr	r1, [pc, #636]	; (80015f4 <fireWork+0x4c4>)
 8001376:	00db      	lsls	r3, r3, #3
 8001378:	440b      	add	r3, r1
 800137a:	f993 3003 	ldrsb.w	r3, [r3, #3]
 800137e:	b2db      	uxtb	r3, r3
 8001380:	4413      	add	r3, r2
 8001382:	b2da      	uxtb	r2, r3
 8001384:	79bb      	ldrb	r3, [r7, #6]
 8001386:	b251      	sxtb	r1, r2
 8001388:	4a9a      	ldr	r2, [pc, #616]	; (80015f4 <fireWork+0x4c4>)
 800138a:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
					particle[i].partY += particle[i].velY;
 800138e:	79bb      	ldrb	r3, [r7, #6]
 8001390:	4a98      	ldr	r2, [pc, #608]	; (80015f4 <fireWork+0x4c4>)
 8001392:	00db      	lsls	r3, r3, #3
 8001394:	4413      	add	r3, r2
 8001396:	f993 3001 	ldrsb.w	r3, [r3, #1]
 800139a:	b2da      	uxtb	r2, r3
 800139c:	79bb      	ldrb	r3, [r7, #6]
 800139e:	4995      	ldr	r1, [pc, #596]	; (80015f4 <fireWork+0x4c4>)
 80013a0:	00db      	lsls	r3, r3, #3
 80013a2:	440b      	add	r3, r1
 80013a4:	f993 3004 	ldrsb.w	r3, [r3, #4]
 80013a8:	b2db      	uxtb	r3, r3
 80013aa:	4413      	add	r3, r2
 80013ac:	b2da      	uxtb	r2, r3
 80013ae:	79bb      	ldrb	r3, [r7, #6]
 80013b0:	b251      	sxtb	r1, r2
 80013b2:	4a90      	ldr	r2, [pc, #576]	; (80015f4 <fireWork+0x4c4>)
 80013b4:	00db      	lsls	r3, r3, #3
 80013b6:	4413      	add	r3, r2
 80013b8:	460a      	mov	r2, r1
 80013ba:	705a      	strb	r2, [r3, #1]
					particle[i].partZ += particle[i].velZ;
 80013bc:	79bb      	ldrb	r3, [r7, #6]
 80013be:	4a8d      	ldr	r2, [pc, #564]	; (80015f4 <fireWork+0x4c4>)
 80013c0:	00db      	lsls	r3, r3, #3
 80013c2:	4413      	add	r3, r2
 80013c4:	f993 3002 	ldrsb.w	r3, [r3, #2]
 80013c8:	b2da      	uxtb	r2, r3
 80013ca:	79bb      	ldrb	r3, [r7, #6]
 80013cc:	4989      	ldr	r1, [pc, #548]	; (80015f4 <fireWork+0x4c4>)
 80013ce:	00db      	lsls	r3, r3, #3
 80013d0:	440b      	add	r3, r1
 80013d2:	f993 3005 	ldrsb.w	r3, [r3, #5]
 80013d6:	b2db      	uxtb	r3, r3
 80013d8:	4413      	add	r3, r2
 80013da:	b2da      	uxtb	r2, r3
 80013dc:	79bb      	ldrb	r3, [r7, #6]
 80013de:	b251      	sxtb	r1, r2
 80013e0:	4a84      	ldr	r2, [pc, #528]	; (80015f4 <fireWork+0x4c4>)
 80013e2:	00db      	lsls	r3, r3, #3
 80013e4:	4413      	add	r3, r2
 80013e6:	460a      	mov	r2, r1
 80013e8:	709a      	strb	r2, [r3, #2]

					if(particle[i].partX < (rocketX - explocionCicle)) particle[i].partX = (rocketX - explocionCicle);
 80013ea:	79bb      	ldrb	r3, [r7, #6]
 80013ec:	4a81      	ldr	r2, [pc, #516]	; (80015f4 <fireWork+0x4c4>)
 80013ee:	f912 3033 	ldrsb.w	r3, [r2, r3, lsl #3]
 80013f2:	461a      	mov	r2, r3
 80013f4:	4b80      	ldr	r3, [pc, #512]	; (80015f8 <fireWork+0x4c8>)
 80013f6:	781b      	ldrb	r3, [r3, #0]
 80013f8:	4619      	mov	r1, r3
 80013fa:	4b80      	ldr	r3, [pc, #512]	; (80015fc <fireWork+0x4cc>)
 80013fc:	781b      	ldrb	r3, [r3, #0]
 80013fe:	1acb      	subs	r3, r1, r3
 8001400:	429a      	cmp	r2, r3
 8001402:	da0a      	bge.n	800141a <fireWork+0x2ea>
 8001404:	4b7c      	ldr	r3, [pc, #496]	; (80015f8 <fireWork+0x4c8>)
 8001406:	781a      	ldrb	r2, [r3, #0]
 8001408:	4b7c      	ldr	r3, [pc, #496]	; (80015fc <fireWork+0x4cc>)
 800140a:	781b      	ldrb	r3, [r3, #0]
 800140c:	1ad3      	subs	r3, r2, r3
 800140e:	b2da      	uxtb	r2, r3
 8001410:	79bb      	ldrb	r3, [r7, #6]
 8001412:	b251      	sxtb	r1, r2
 8001414:	4a77      	ldr	r2, [pc, #476]	; (80015f4 <fireWork+0x4c4>)
 8001416:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
					if(particle[i].partY < (rocketY - explocionCicle)) particle[i].partY = (rocketY - explocionCicle);
 800141a:	79bb      	ldrb	r3, [r7, #6]
 800141c:	4a75      	ldr	r2, [pc, #468]	; (80015f4 <fireWork+0x4c4>)
 800141e:	00db      	lsls	r3, r3, #3
 8001420:	4413      	add	r3, r2
 8001422:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8001426:	461a      	mov	r2, r3
 8001428:	4b75      	ldr	r3, [pc, #468]	; (8001600 <fireWork+0x4d0>)
 800142a:	781b      	ldrb	r3, [r3, #0]
 800142c:	4619      	mov	r1, r3
 800142e:	4b73      	ldr	r3, [pc, #460]	; (80015fc <fireWork+0x4cc>)
 8001430:	781b      	ldrb	r3, [r3, #0]
 8001432:	1acb      	subs	r3, r1, r3
 8001434:	429a      	cmp	r2, r3
 8001436:	da0c      	bge.n	8001452 <fireWork+0x322>
 8001438:	4b71      	ldr	r3, [pc, #452]	; (8001600 <fireWork+0x4d0>)
 800143a:	781a      	ldrb	r2, [r3, #0]
 800143c:	4b6f      	ldr	r3, [pc, #444]	; (80015fc <fireWork+0x4cc>)
 800143e:	781b      	ldrb	r3, [r3, #0]
 8001440:	1ad3      	subs	r3, r2, r3
 8001442:	b2da      	uxtb	r2, r3
 8001444:	79bb      	ldrb	r3, [r7, #6]
 8001446:	b251      	sxtb	r1, r2
 8001448:	4a6a      	ldr	r2, [pc, #424]	; (80015f4 <fireWork+0x4c4>)
 800144a:	00db      	lsls	r3, r3, #3
 800144c:	4413      	add	r3, r2
 800144e:	460a      	mov	r2, r1
 8001450:	705a      	strb	r2, [r3, #1]
					if(particle[i].partZ < (rocketZ - explocionCicle)) particle[i].partZ = (rocketZ - explocionCicle);
 8001452:	79bb      	ldrb	r3, [r7, #6]
 8001454:	4a67      	ldr	r2, [pc, #412]	; (80015f4 <fireWork+0x4c4>)
 8001456:	00db      	lsls	r3, r3, #3
 8001458:	4413      	add	r3, r2
 800145a:	f993 3002 	ldrsb.w	r3, [r3, #2]
 800145e:	461a      	mov	r2, r3
 8001460:	4b68      	ldr	r3, [pc, #416]	; (8001604 <fireWork+0x4d4>)
 8001462:	781b      	ldrb	r3, [r3, #0]
 8001464:	4619      	mov	r1, r3
 8001466:	4b65      	ldr	r3, [pc, #404]	; (80015fc <fireWork+0x4cc>)
 8001468:	781b      	ldrb	r3, [r3, #0]
 800146a:	1acb      	subs	r3, r1, r3
 800146c:	429a      	cmp	r2, r3
 800146e:	da0c      	bge.n	800148a <fireWork+0x35a>
 8001470:	4b64      	ldr	r3, [pc, #400]	; (8001604 <fireWork+0x4d4>)
 8001472:	781a      	ldrb	r2, [r3, #0]
 8001474:	4b61      	ldr	r3, [pc, #388]	; (80015fc <fireWork+0x4cc>)
 8001476:	781b      	ldrb	r3, [r3, #0]
 8001478:	1ad3      	subs	r3, r2, r3
 800147a:	b2da      	uxtb	r2, r3
 800147c:	79bb      	ldrb	r3, [r7, #6]
 800147e:	b251      	sxtb	r1, r2
 8001480:	4a5c      	ldr	r2, [pc, #368]	; (80015f4 <fireWork+0x4c4>)
 8001482:	00db      	lsls	r3, r3, #3
 8001484:	4413      	add	r3, r2
 8001486:	460a      	mov	r2, r1
 8001488:	709a      	strb	r2, [r3, #2]

					if(particle[i].partX > (rocketX + explocionCicle)) particle[i].partX = (rocketX + explocionCicle);
 800148a:	79bb      	ldrb	r3, [r7, #6]
 800148c:	4a59      	ldr	r2, [pc, #356]	; (80015f4 <fireWork+0x4c4>)
 800148e:	f912 3033 	ldrsb.w	r3, [r2, r3, lsl #3]
 8001492:	461a      	mov	r2, r3
 8001494:	4b58      	ldr	r3, [pc, #352]	; (80015f8 <fireWork+0x4c8>)
 8001496:	781b      	ldrb	r3, [r3, #0]
 8001498:	4619      	mov	r1, r3
 800149a:	4b58      	ldr	r3, [pc, #352]	; (80015fc <fireWork+0x4cc>)
 800149c:	781b      	ldrb	r3, [r3, #0]
 800149e:	440b      	add	r3, r1
 80014a0:	429a      	cmp	r2, r3
 80014a2:	dd0a      	ble.n	80014ba <fireWork+0x38a>
 80014a4:	4b54      	ldr	r3, [pc, #336]	; (80015f8 <fireWork+0x4c8>)
 80014a6:	781a      	ldrb	r2, [r3, #0]
 80014a8:	4b54      	ldr	r3, [pc, #336]	; (80015fc <fireWork+0x4cc>)
 80014aa:	781b      	ldrb	r3, [r3, #0]
 80014ac:	4413      	add	r3, r2
 80014ae:	b2da      	uxtb	r2, r3
 80014b0:	79bb      	ldrb	r3, [r7, #6]
 80014b2:	b251      	sxtb	r1, r2
 80014b4:	4a4f      	ldr	r2, [pc, #316]	; (80015f4 <fireWork+0x4c4>)
 80014b6:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
					if(particle[i].partY > (rocketY + explocionCicle)) particle[i].partY = (rocketY + explocionCicle);
 80014ba:	79bb      	ldrb	r3, [r7, #6]
 80014bc:	4a4d      	ldr	r2, [pc, #308]	; (80015f4 <fireWork+0x4c4>)
 80014be:	00db      	lsls	r3, r3, #3
 80014c0:	4413      	add	r3, r2
 80014c2:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80014c6:	461a      	mov	r2, r3
 80014c8:	4b4d      	ldr	r3, [pc, #308]	; (8001600 <fireWork+0x4d0>)
 80014ca:	781b      	ldrb	r3, [r3, #0]
 80014cc:	4619      	mov	r1, r3
 80014ce:	4b4b      	ldr	r3, [pc, #300]	; (80015fc <fireWork+0x4cc>)
 80014d0:	781b      	ldrb	r3, [r3, #0]
 80014d2:	440b      	add	r3, r1
 80014d4:	429a      	cmp	r2, r3
 80014d6:	dd0c      	ble.n	80014f2 <fireWork+0x3c2>
 80014d8:	4b49      	ldr	r3, [pc, #292]	; (8001600 <fireWork+0x4d0>)
 80014da:	781a      	ldrb	r2, [r3, #0]
 80014dc:	4b47      	ldr	r3, [pc, #284]	; (80015fc <fireWork+0x4cc>)
 80014de:	781b      	ldrb	r3, [r3, #0]
 80014e0:	4413      	add	r3, r2
 80014e2:	b2da      	uxtb	r2, r3
 80014e4:	79bb      	ldrb	r3, [r7, #6]
 80014e6:	b251      	sxtb	r1, r2
 80014e8:	4a42      	ldr	r2, [pc, #264]	; (80015f4 <fireWork+0x4c4>)
 80014ea:	00db      	lsls	r3, r3, #3
 80014ec:	4413      	add	r3, r2
 80014ee:	460a      	mov	r2, r1
 80014f0:	705a      	strb	r2, [r3, #1]
					if(particle[i].partZ > (rocketZ + explocionCicle)) particle[i].partZ = (rocketZ + explocionCicle);
 80014f2:	79bb      	ldrb	r3, [r7, #6]
 80014f4:	4a3f      	ldr	r2, [pc, #252]	; (80015f4 <fireWork+0x4c4>)
 80014f6:	00db      	lsls	r3, r3, #3
 80014f8:	4413      	add	r3, r2
 80014fa:	f993 3002 	ldrsb.w	r3, [r3, #2]
 80014fe:	461a      	mov	r2, r3
 8001500:	4b40      	ldr	r3, [pc, #256]	; (8001604 <fireWork+0x4d4>)
 8001502:	781b      	ldrb	r3, [r3, #0]
 8001504:	4619      	mov	r1, r3
 8001506:	4b3d      	ldr	r3, [pc, #244]	; (80015fc <fireWork+0x4cc>)
 8001508:	781b      	ldrb	r3, [r3, #0]
 800150a:	440b      	add	r3, r1
 800150c:	429a      	cmp	r2, r3
 800150e:	dd0c      	ble.n	800152a <fireWork+0x3fa>
 8001510:	4b3c      	ldr	r3, [pc, #240]	; (8001604 <fireWork+0x4d4>)
 8001512:	781a      	ldrb	r2, [r3, #0]
 8001514:	4b39      	ldr	r3, [pc, #228]	; (80015fc <fireWork+0x4cc>)
 8001516:	781b      	ldrb	r3, [r3, #0]
 8001518:	4413      	add	r3, r2
 800151a:	b2da      	uxtb	r2, r3
 800151c:	79bb      	ldrb	r3, [r7, #6]
 800151e:	b251      	sxtb	r1, r2
 8001520:	4a34      	ldr	r2, [pc, #208]	; (80015f4 <fireWork+0x4c4>)
 8001522:	00db      	lsls	r3, r3, #3
 8001524:	4413      	add	r3, r2
 8001526:	460a      	mov	r2, r1
 8001528:	709a      	strb	r2, [r3, #2]

					particle[i].velX = -2 + (rand() % 5);
 800152a:	f004 facd 	bl	8005ac8 <rand>
 800152e:	4602      	mov	r2, r0
 8001530:	4b35      	ldr	r3, [pc, #212]	; (8001608 <fireWork+0x4d8>)
 8001532:	fb83 1302 	smull	r1, r3, r3, r2
 8001536:	1059      	asrs	r1, r3, #1
 8001538:	17d3      	asrs	r3, r2, #31
 800153a:	1ac9      	subs	r1, r1, r3
 800153c:	460b      	mov	r3, r1
 800153e:	009b      	lsls	r3, r3, #2
 8001540:	440b      	add	r3, r1
 8001542:	1ad1      	subs	r1, r2, r3
 8001544:	b2cb      	uxtb	r3, r1
 8001546:	3b02      	subs	r3, #2
 8001548:	b2da      	uxtb	r2, r3
 800154a:	79bb      	ldrb	r3, [r7, #6]
 800154c:	b251      	sxtb	r1, r2
 800154e:	4a29      	ldr	r2, [pc, #164]	; (80015f4 <fireWork+0x4c4>)
 8001550:	00db      	lsls	r3, r3, #3
 8001552:	4413      	add	r3, r2
 8001554:	460a      	mov	r2, r1
 8001556:	70da      	strb	r2, [r3, #3]
					particle[i].velY = -2 + (rand() % 5);
 8001558:	f004 fab6 	bl	8005ac8 <rand>
 800155c:	4602      	mov	r2, r0
 800155e:	4b2a      	ldr	r3, [pc, #168]	; (8001608 <fireWork+0x4d8>)
 8001560:	fb83 1302 	smull	r1, r3, r3, r2
 8001564:	1059      	asrs	r1, r3, #1
 8001566:	17d3      	asrs	r3, r2, #31
 8001568:	1ac9      	subs	r1, r1, r3
 800156a:	460b      	mov	r3, r1
 800156c:	009b      	lsls	r3, r3, #2
 800156e:	440b      	add	r3, r1
 8001570:	1ad1      	subs	r1, r2, r3
 8001572:	b2cb      	uxtb	r3, r1
 8001574:	3b02      	subs	r3, #2
 8001576:	b2da      	uxtb	r2, r3
 8001578:	79bb      	ldrb	r3, [r7, #6]
 800157a:	b251      	sxtb	r1, r2
 800157c:	4a1d      	ldr	r2, [pc, #116]	; (80015f4 <fireWork+0x4c4>)
 800157e:	00db      	lsls	r3, r3, #3
 8001580:	4413      	add	r3, r2
 8001582:	460a      	mov	r2, r1
 8001584:	711a      	strb	r2, [r3, #4]
					particle[i].velZ = rand() % 2;
 8001586:	f004 fa9f 	bl	8005ac8 <rand>
 800158a:	4603      	mov	r3, r0
 800158c:	2b00      	cmp	r3, #0
 800158e:	f003 0301 	and.w	r3, r3, #1
 8001592:	bfb8      	it	lt
 8001594:	425b      	neglt	r3, r3
 8001596:	461a      	mov	r2, r3
 8001598:	79bb      	ldrb	r3, [r7, #6]
 800159a:	b251      	sxtb	r1, r2
 800159c:	4a15      	ldr	r2, [pc, #84]	; (80015f4 <fireWork+0x4c4>)
 800159e:	00db      	lsls	r3, r3, #3
 80015a0:	4413      	add	r3, r2
 80015a2:	460a      	mov	r2, r1
 80015a4:	715a      	strb	r2, [r3, #5]

					if(particle[i].partZ >= 0){
 80015a6:	79bb      	ldrb	r3, [r7, #6]
 80015a8:	4a12      	ldr	r2, [pc, #72]	; (80015f4 <fireWork+0x4c4>)
 80015aa:	00db      	lsls	r3, r3, #3
 80015ac:	4413      	add	r3, r2
 80015ae:	f993 3002 	ldrsb.w	r3, [r3, #2]
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	db2a      	blt.n	800160c <fireWork+0x4dc>
						if(particle[i].partZ < 8)
 80015b6:	79bb      	ldrb	r3, [r7, #6]
 80015b8:	4a0e      	ldr	r2, [pc, #56]	; (80015f4 <fireWork+0x4c4>)
 80015ba:	00db      	lsls	r3, r3, #3
 80015bc:	4413      	add	r3, r2
 80015be:	f993 3002 	ldrsb.w	r3, [r3, #2]
 80015c2:	2b07      	cmp	r3, #7
 80015c4:	dc28      	bgt.n	8001618 <fireWork+0x4e8>
							setVoxel(particle[i].partX, particle[i].partZ, particle[i].partY);
 80015c6:	79bb      	ldrb	r3, [r7, #6]
 80015c8:	4a0a      	ldr	r2, [pc, #40]	; (80015f4 <fireWork+0x4c4>)
 80015ca:	f912 3033 	ldrsb.w	r3, [r2, r3, lsl #3]
 80015ce:	b2d8      	uxtb	r0, r3
 80015d0:	79bb      	ldrb	r3, [r7, #6]
 80015d2:	4a08      	ldr	r2, [pc, #32]	; (80015f4 <fireWork+0x4c4>)
 80015d4:	00db      	lsls	r3, r3, #3
 80015d6:	4413      	add	r3, r2
 80015d8:	f993 3002 	ldrsb.w	r3, [r3, #2]
 80015dc:	b2d9      	uxtb	r1, r3
 80015de:	79bb      	ldrb	r3, [r7, #6]
 80015e0:	4a04      	ldr	r2, [pc, #16]	; (80015f4 <fireWork+0x4c4>)
 80015e2:	00db      	lsls	r3, r3, #3
 80015e4:	4413      	add	r3, r2
 80015e6:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80015ea:	b2db      	uxtb	r3, r3
 80015ec:	461a      	mov	r2, r3
 80015ee:	f000 fb1b 	bl	8001c28 <setVoxel>
 80015f2:	e011      	b.n	8001618 <fireWork+0x4e8>
 80015f4:	20000238 	.word	0x20000238
 80015f8:	20000231 	.word	0x20000231
 80015fc:	2000005b 	.word	0x2000005b
 8001600:	20000232 	.word	0x20000232
 8001604:	20000233 	.word	0x20000233
 8001608:	66666667 	.word	0x66666667
					}else{
						deadParticles++;
 800160c:	4b8f      	ldr	r3, [pc, #572]	; (800184c <fireWork+0x71c>)
 800160e:	781b      	ldrb	r3, [r3, #0]
 8001610:	3301      	adds	r3, #1
 8001612:	b2da      	uxtb	r2, r3
 8001614:	4b8d      	ldr	r3, [pc, #564]	; (800184c <fireWork+0x71c>)
 8001616:	701a      	strb	r2, [r3, #0]
				for(uint8_t i = 0 ; i < numParticles; i++){
 8001618:	79bb      	ldrb	r3, [r7, #6]
 800161a:	3301      	adds	r3, #1
 800161c:	71bb      	strb	r3, [r7, #6]
 800161e:	4b8c      	ldr	r3, [pc, #560]	; (8001850 <fireWork+0x720>)
 8001620:	781b      	ldrb	r3, [r3, #0]
 8001622:	79ba      	ldrb	r2, [r7, #6]
 8001624:	429a      	cmp	r2, r3
 8001626:	f4ff ae9f 	bcc.w	8001368 <fireWork+0x238>
					}
				}

				if (explocionCicle == 3){
 800162a:	4b8a      	ldr	r3, [pc, #552]	; (8001854 <fireWork+0x724>)
 800162c:	781b      	ldrb	r3, [r3, #0]
 800162e:	2b03      	cmp	r3, #3
 8001630:	f040 8105 	bne.w	800183e <fireWork+0x70e>
					statusFireWork = FALLING;
 8001634:	4b88      	ldr	r3, [pc, #544]	; (8001858 <fireWork+0x728>)
 8001636:	2203      	movs	r2, #3
 8001638:	701a      	strb	r2, [r3, #0]
				}

			break;
 800163a:	e100      	b.n	800183e <fireWork+0x70e>
			case FALLING:
				for(uint8_t i = 0 ; i < numParticles; i++){
 800163c:	2300      	movs	r3, #0
 800163e:	717b      	strb	r3, [r7, #5]
 8001640:	e0e9      	b.n	8001816 <fireWork+0x6e6>

//					particle[i].velX--;
//					particle[i].velY--;
//					particle[i].velZ--;

					particle[i].partX += particle[i].velX;
 8001642:	797b      	ldrb	r3, [r7, #5]
 8001644:	4a85      	ldr	r2, [pc, #532]	; (800185c <fireWork+0x72c>)
 8001646:	f912 3033 	ldrsb.w	r3, [r2, r3, lsl #3]
 800164a:	b2da      	uxtb	r2, r3
 800164c:	797b      	ldrb	r3, [r7, #5]
 800164e:	4983      	ldr	r1, [pc, #524]	; (800185c <fireWork+0x72c>)
 8001650:	00db      	lsls	r3, r3, #3
 8001652:	440b      	add	r3, r1
 8001654:	f993 3003 	ldrsb.w	r3, [r3, #3]
 8001658:	b2db      	uxtb	r3, r3
 800165a:	4413      	add	r3, r2
 800165c:	b2da      	uxtb	r2, r3
 800165e:	797b      	ldrb	r3, [r7, #5]
 8001660:	b251      	sxtb	r1, r2
 8001662:	4a7e      	ldr	r2, [pc, #504]	; (800185c <fireWork+0x72c>)
 8001664:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
					particle[i].partY += particle[i].velY;
 8001668:	797b      	ldrb	r3, [r7, #5]
 800166a:	4a7c      	ldr	r2, [pc, #496]	; (800185c <fireWork+0x72c>)
 800166c:	00db      	lsls	r3, r3, #3
 800166e:	4413      	add	r3, r2
 8001670:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8001674:	b2da      	uxtb	r2, r3
 8001676:	797b      	ldrb	r3, [r7, #5]
 8001678:	4978      	ldr	r1, [pc, #480]	; (800185c <fireWork+0x72c>)
 800167a:	00db      	lsls	r3, r3, #3
 800167c:	440b      	add	r3, r1
 800167e:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8001682:	b2db      	uxtb	r3, r3
 8001684:	4413      	add	r3, r2
 8001686:	b2da      	uxtb	r2, r3
 8001688:	797b      	ldrb	r3, [r7, #5]
 800168a:	b251      	sxtb	r1, r2
 800168c:	4a73      	ldr	r2, [pc, #460]	; (800185c <fireWork+0x72c>)
 800168e:	00db      	lsls	r3, r3, #3
 8001690:	4413      	add	r3, r2
 8001692:	460a      	mov	r2, r1
 8001694:	705a      	strb	r2, [r3, #1]
					particle[i].partZ += particle[i].velZ;
 8001696:	797b      	ldrb	r3, [r7, #5]
 8001698:	4a70      	ldr	r2, [pc, #448]	; (800185c <fireWork+0x72c>)
 800169a:	00db      	lsls	r3, r3, #3
 800169c:	4413      	add	r3, r2
 800169e:	f993 3002 	ldrsb.w	r3, [r3, #2]
 80016a2:	b2da      	uxtb	r2, r3
 80016a4:	797b      	ldrb	r3, [r7, #5]
 80016a6:	496d      	ldr	r1, [pc, #436]	; (800185c <fireWork+0x72c>)
 80016a8:	00db      	lsls	r3, r3, #3
 80016aa:	440b      	add	r3, r1
 80016ac:	f993 3005 	ldrsb.w	r3, [r3, #5]
 80016b0:	b2db      	uxtb	r3, r3
 80016b2:	4413      	add	r3, r2
 80016b4:	b2da      	uxtb	r2, r3
 80016b6:	797b      	ldrb	r3, [r7, #5]
 80016b8:	b251      	sxtb	r1, r2
 80016ba:	4a68      	ldr	r2, [pc, #416]	; (800185c <fireWork+0x72c>)
 80016bc:	00db      	lsls	r3, r3, #3
 80016be:	4413      	add	r3, r2
 80016c0:	460a      	mov	r2, r1
 80016c2:	709a      	strb	r2, [r3, #2]

					particle[i].velX = 0;
 80016c4:	797b      	ldrb	r3, [r7, #5]
 80016c6:	4a65      	ldr	r2, [pc, #404]	; (800185c <fireWork+0x72c>)
 80016c8:	00db      	lsls	r3, r3, #3
 80016ca:	4413      	add	r3, r2
 80016cc:	2200      	movs	r2, #0
 80016ce:	70da      	strb	r2, [r3, #3]
					particle[i].velY = 0;
 80016d0:	797b      	ldrb	r3, [r7, #5]
 80016d2:	4a62      	ldr	r2, [pc, #392]	; (800185c <fireWork+0x72c>)
 80016d4:	00db      	lsls	r3, r3, #3
 80016d6:	4413      	add	r3, r2
 80016d8:	2200      	movs	r2, #0
 80016da:	711a      	strb	r2, [r3, #4]
//					particle[i].velZ = 0;
					if (particle[i].velZ > -1) particle[i].velZ--;
 80016dc:	797b      	ldrb	r3, [r7, #5]
 80016de:	4a5f      	ldr	r2, [pc, #380]	; (800185c <fireWork+0x72c>)
 80016e0:	00db      	lsls	r3, r3, #3
 80016e2:	4413      	add	r3, r2
 80016e4:	f993 3005 	ldrsb.w	r3, [r3, #5]
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	db0e      	blt.n	800170a <fireWork+0x5da>
 80016ec:	797a      	ldrb	r2, [r7, #5]
 80016ee:	495b      	ldr	r1, [pc, #364]	; (800185c <fireWork+0x72c>)
 80016f0:	00d3      	lsls	r3, r2, #3
 80016f2:	440b      	add	r3, r1
 80016f4:	f993 3005 	ldrsb.w	r3, [r3, #5]
 80016f8:	b2db      	uxtb	r3, r3
 80016fa:	3b01      	subs	r3, #1
 80016fc:	b2db      	uxtb	r3, r3
 80016fe:	b258      	sxtb	r0, r3
 8001700:	4956      	ldr	r1, [pc, #344]	; (800185c <fireWork+0x72c>)
 8001702:	00d3      	lsls	r3, r2, #3
 8001704:	440b      	add	r3, r1
 8001706:	4602      	mov	r2, r0
 8001708:	715a      	strb	r2, [r3, #5]

					if(particle[i].partX < 0) particle[i].partX = 0;
 800170a:	797b      	ldrb	r3, [r7, #5]
 800170c:	4a53      	ldr	r2, [pc, #332]	; (800185c <fireWork+0x72c>)
 800170e:	f912 3033 	ldrsb.w	r3, [r2, r3, lsl #3]
 8001712:	2b00      	cmp	r3, #0
 8001714:	da04      	bge.n	8001720 <fireWork+0x5f0>
 8001716:	797b      	ldrb	r3, [r7, #5]
 8001718:	4a50      	ldr	r2, [pc, #320]	; (800185c <fireWork+0x72c>)
 800171a:	2100      	movs	r1, #0
 800171c:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
					if(particle[i].partY < 0) particle[i].partY = 0;
 8001720:	797b      	ldrb	r3, [r7, #5]
 8001722:	4a4e      	ldr	r2, [pc, #312]	; (800185c <fireWork+0x72c>)
 8001724:	00db      	lsls	r3, r3, #3
 8001726:	4413      	add	r3, r2
 8001728:	f993 3001 	ldrsb.w	r3, [r3, #1]
 800172c:	2b00      	cmp	r3, #0
 800172e:	da05      	bge.n	800173c <fireWork+0x60c>
 8001730:	797b      	ldrb	r3, [r7, #5]
 8001732:	4a4a      	ldr	r2, [pc, #296]	; (800185c <fireWork+0x72c>)
 8001734:	00db      	lsls	r3, r3, #3
 8001736:	4413      	add	r3, r2
 8001738:	2200      	movs	r2, #0
 800173a:	705a      	strb	r2, [r3, #1]
//					if(particle[i].partZ < 0) particle[i].partZ = 0;
					if(particle[i].partX > 7) particle[i].partX = 7;
 800173c:	797b      	ldrb	r3, [r7, #5]
 800173e:	4a47      	ldr	r2, [pc, #284]	; (800185c <fireWork+0x72c>)
 8001740:	f912 3033 	ldrsb.w	r3, [r2, r3, lsl #3]
 8001744:	2b07      	cmp	r3, #7
 8001746:	dd04      	ble.n	8001752 <fireWork+0x622>
 8001748:	797b      	ldrb	r3, [r7, #5]
 800174a:	4a44      	ldr	r2, [pc, #272]	; (800185c <fireWork+0x72c>)
 800174c:	2107      	movs	r1, #7
 800174e:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
					if(particle[i].partY > 7) particle[i].partY = 7;
 8001752:	797b      	ldrb	r3, [r7, #5]
 8001754:	4a41      	ldr	r2, [pc, #260]	; (800185c <fireWork+0x72c>)
 8001756:	00db      	lsls	r3, r3, #3
 8001758:	4413      	add	r3, r2
 800175a:	f993 3001 	ldrsb.w	r3, [r3, #1]
 800175e:	2b07      	cmp	r3, #7
 8001760:	dd05      	ble.n	800176e <fireWork+0x63e>
 8001762:	797b      	ldrb	r3, [r7, #5]
 8001764:	4a3d      	ldr	r2, [pc, #244]	; (800185c <fireWork+0x72c>)
 8001766:	00db      	lsls	r3, r3, #3
 8001768:	4413      	add	r3, r2
 800176a:	2207      	movs	r2, #7
 800176c:	705a      	strb	r2, [r3, #1]
//					if(particle[i].partZ > 7) particle[i].partZ = 7;

					if(particle[i].partZ >= 0){
 800176e:	797b      	ldrb	r3, [r7, #5]
 8001770:	4a3a      	ldr	r2, [pc, #232]	; (800185c <fireWork+0x72c>)
 8001772:	00db      	lsls	r3, r3, #3
 8001774:	4413      	add	r3, r2
 8001776:	f993 3002 	ldrsb.w	r3, [r3, #2]
 800177a:	2b00      	cmp	r3, #0
 800177c:	db1e      	blt.n	80017bc <fireWork+0x68c>
						if(particle[i].partZ < 8)
 800177e:	797b      	ldrb	r3, [r7, #5]
 8001780:	4a36      	ldr	r2, [pc, #216]	; (800185c <fireWork+0x72c>)
 8001782:	00db      	lsls	r3, r3, #3
 8001784:	4413      	add	r3, r2
 8001786:	f993 3002 	ldrsb.w	r3, [r3, #2]
 800178a:	2b07      	cmp	r3, #7
 800178c:	dc40      	bgt.n	8001810 <fireWork+0x6e0>
							setVoxel(particle[i].partX, particle[i].partZ, particle[i].partY);
 800178e:	797b      	ldrb	r3, [r7, #5]
 8001790:	4a32      	ldr	r2, [pc, #200]	; (800185c <fireWork+0x72c>)
 8001792:	f912 3033 	ldrsb.w	r3, [r2, r3, lsl #3]
 8001796:	b2d8      	uxtb	r0, r3
 8001798:	797b      	ldrb	r3, [r7, #5]
 800179a:	4a30      	ldr	r2, [pc, #192]	; (800185c <fireWork+0x72c>)
 800179c:	00db      	lsls	r3, r3, #3
 800179e:	4413      	add	r3, r2
 80017a0:	f993 3002 	ldrsb.w	r3, [r3, #2]
 80017a4:	b2d9      	uxtb	r1, r3
 80017a6:	797b      	ldrb	r3, [r7, #5]
 80017a8:	4a2c      	ldr	r2, [pc, #176]	; (800185c <fireWork+0x72c>)
 80017aa:	00db      	lsls	r3, r3, #3
 80017ac:	4413      	add	r3, r2
 80017ae:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80017b2:	b2db      	uxtb	r3, r3
 80017b4:	461a      	mov	r2, r3
 80017b6:	f000 fa37 	bl	8001c28 <setVoxel>
 80017ba:	e029      	b.n	8001810 <fireWork+0x6e0>
					}else{

						if (particle[i].resting < 6){
 80017bc:	797b      	ldrb	r3, [r7, #5]
 80017be:	4a27      	ldr	r2, [pc, #156]	; (800185c <fireWork+0x72c>)
 80017c0:	00db      	lsls	r3, r3, #3
 80017c2:	4413      	add	r3, r2
 80017c4:	79db      	ldrb	r3, [r3, #7]
 80017c6:	2b05      	cmp	r3, #5
 80017c8:	d81c      	bhi.n	8001804 <fireWork+0x6d4>
							setVoxel(particle[i].partX, 0, particle[i].partY);
 80017ca:	797b      	ldrb	r3, [r7, #5]
 80017cc:	4a23      	ldr	r2, [pc, #140]	; (800185c <fireWork+0x72c>)
 80017ce:	f912 3033 	ldrsb.w	r3, [r2, r3, lsl #3]
 80017d2:	b2d8      	uxtb	r0, r3
 80017d4:	797b      	ldrb	r3, [r7, #5]
 80017d6:	4a21      	ldr	r2, [pc, #132]	; (800185c <fireWork+0x72c>)
 80017d8:	00db      	lsls	r3, r3, #3
 80017da:	4413      	add	r3, r2
 80017dc:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80017e0:	b2db      	uxtb	r3, r3
 80017e2:	461a      	mov	r2, r3
 80017e4:	2100      	movs	r1, #0
 80017e6:	f000 fa1f 	bl	8001c28 <setVoxel>
							particle[i].resting++;
 80017ea:	797a      	ldrb	r2, [r7, #5]
 80017ec:	491b      	ldr	r1, [pc, #108]	; (800185c <fireWork+0x72c>)
 80017ee:	00d3      	lsls	r3, r2, #3
 80017f0:	440b      	add	r3, r1
 80017f2:	79db      	ldrb	r3, [r3, #7]
 80017f4:	3301      	adds	r3, #1
 80017f6:	b2d8      	uxtb	r0, r3
 80017f8:	4918      	ldr	r1, [pc, #96]	; (800185c <fireWork+0x72c>)
 80017fa:	00d3      	lsls	r3, r2, #3
 80017fc:	440b      	add	r3, r1
 80017fe:	4602      	mov	r2, r0
 8001800:	71da      	strb	r2, [r3, #7]
 8001802:	e005      	b.n	8001810 <fireWork+0x6e0>
						}else{
							deadParticles++;
 8001804:	4b11      	ldr	r3, [pc, #68]	; (800184c <fireWork+0x71c>)
 8001806:	781b      	ldrb	r3, [r3, #0]
 8001808:	3301      	adds	r3, #1
 800180a:	b2da      	uxtb	r2, r3
 800180c:	4b0f      	ldr	r3, [pc, #60]	; (800184c <fireWork+0x71c>)
 800180e:	701a      	strb	r2, [r3, #0]
				for(uint8_t i = 0 ; i < numParticles; i++){
 8001810:	797b      	ldrb	r3, [r7, #5]
 8001812:	3301      	adds	r3, #1
 8001814:	717b      	strb	r3, [r7, #5]
 8001816:	4b0e      	ldr	r3, [pc, #56]	; (8001850 <fireWork+0x720>)
 8001818:	781b      	ldrb	r3, [r3, #0]
 800181a:	797a      	ldrb	r2, [r7, #5]
 800181c:	429a      	cmp	r2, r3
 800181e:	f4ff af10 	bcc.w	8001642 <fireWork+0x512>
						}
					}

				} //end for i

				if (deadParticles >= numParticles)
 8001822:	4b0a      	ldr	r3, [pc, #40]	; (800184c <fireWork+0x71c>)
 8001824:	781a      	ldrb	r2, [r3, #0]
 8001826:	4b0a      	ldr	r3, [pc, #40]	; (8001850 <fireWork+0x720>)
 8001828:	781b      	ldrb	r3, [r3, #0]
 800182a:	429a      	cmp	r2, r3
 800182c:	d309      	bcc.n	8001842 <fireWork+0x712>
					statusFireWork = NEW_FW;
 800182e:	4b0a      	ldr	r3, [pc, #40]	; (8001858 <fireWork+0x728>)
 8001830:	2200      	movs	r2, #0
 8001832:	701a      	strb	r2, [r3, #0]
			break;
 8001834:	e005      	b.n	8001842 <fireWork+0x712>
			default:
			break;
		} //end switch (statusFireWork)
	} //end if (timer > FIREWORK_TIME)
 8001836:	bf00      	nop
 8001838:	e004      	b.n	8001844 <fireWork+0x714>
			break;
 800183a:	bf00      	nop
 800183c:	e002      	b.n	8001844 <fireWork+0x714>
			break;
 800183e:	bf00      	nop
 8001840:	e000      	b.n	8001844 <fireWork+0x714>
			break;
 8001842:	bf00      	nop
} //end fireWork ()
 8001844:	bf00      	nop
 8001846:	3708      	adds	r7, #8
 8001848:	46bd      	mov	sp, r7
 800184a:	bd80      	pop	{r7, pc}
 800184c:	20000378 	.word	0x20000378
 8001850:	20000234 	.word	0x20000234
 8001854:	2000005b 	.word	0x2000005b
 8001858:	20000230 	.word	0x20000230
 800185c:	20000238 	.word	0x20000238

08001860 <lit>:

void lit() {
 8001860:	b580      	push	{r7, lr}
 8001862:	b082      	sub	sp, #8
 8001864:	af00      	add	r7, sp, #0
  if (loading) {
 8001866:	4b13      	ldr	r3, [pc, #76]	; (80018b4 <lit+0x54>)
 8001868:	781b      	ldrb	r3, [r3, #0]
 800186a:	2b00      	cmp	r3, #0
 800186c:	d01e      	beq.n	80018ac <lit+0x4c>
    clearCube();
 800186e:	f000 fcbf 	bl	80021f0 <clearCube>
    for(uint8_t i=0; i<8; i++) {
 8001872:	2300      	movs	r3, #0
 8001874:	71fb      	strb	r3, [r7, #7]
 8001876:	e013      	b.n	80018a0 <lit+0x40>
      for(uint8_t j=0; j<8; j++) {
 8001878:	2300      	movs	r3, #0
 800187a:	71bb      	strb	r3, [r7, #6]
 800187c:	e00a      	b.n	8001894 <lit+0x34>
        cube[i][j] = 0xFF;
 800187e:	79fa      	ldrb	r2, [r7, #7]
 8001880:	79bb      	ldrb	r3, [r7, #6]
 8001882:	490d      	ldr	r1, [pc, #52]	; (80018b8 <lit+0x58>)
 8001884:	00d2      	lsls	r2, r2, #3
 8001886:	440a      	add	r2, r1
 8001888:	4413      	add	r3, r2
 800188a:	22ff      	movs	r2, #255	; 0xff
 800188c:	701a      	strb	r2, [r3, #0]
      for(uint8_t j=0; j<8; j++) {
 800188e:	79bb      	ldrb	r3, [r7, #6]
 8001890:	3301      	adds	r3, #1
 8001892:	71bb      	strb	r3, [r7, #6]
 8001894:	79bb      	ldrb	r3, [r7, #6]
 8001896:	2b07      	cmp	r3, #7
 8001898:	d9f1      	bls.n	800187e <lit+0x1e>
    for(uint8_t i=0; i<8; i++) {
 800189a:	79fb      	ldrb	r3, [r7, #7]
 800189c:	3301      	adds	r3, #1
 800189e:	71fb      	strb	r3, [r7, #7]
 80018a0:	79fb      	ldrb	r3, [r7, #7]
 80018a2:	2b07      	cmp	r3, #7
 80018a4:	d9e8      	bls.n	8001878 <lit+0x18>
      }
    }
    loading = 0;
 80018a6:	4b03      	ldr	r3, [pc, #12]	; (80018b4 <lit+0x54>)
 80018a8:	2200      	movs	r2, #0
 80018aa:	701a      	strb	r2, [r3, #0]
  }
} //end lit()
 80018ac:	bf00      	nop
 80018ae:	3708      	adds	r7, #8
 80018b0:	46bd      	mov	sp, r7
 80018b2:	bd80      	pop	{r7, pc}
 80018b4:	2000021a 	.word	0x2000021a
 80018b8:	200001bc 	.word	0x200001bc

080018bc <cubeJump>:

void cubeJump() {
 80018bc:	b580      	push	{r7, lr}
 80018be:	af00      	add	r7, sp, #0
  if (loading) {
 80018c0:	4b83      	ldr	r3, [pc, #524]	; (8001ad0 <cubeJump+0x214>)
 80018c2:	781b      	ldrb	r3, [r3, #0]
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d037      	beq.n	8001938 <cubeJump+0x7c>
    clearCube();
 80018c8:	f000 fc92 	bl	80021f0 <clearCube>
    xPos = (rand() % 2) * 7;
 80018cc:	f004 f8fc 	bl	8005ac8 <rand>
 80018d0:	4603      	mov	r3, r0
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	f003 0301 	and.w	r3, r3, #1
 80018d8:	bfb8      	it	lt
 80018da:	425b      	neglt	r3, r3
 80018dc:	b2db      	uxtb	r3, r3
 80018de:	461a      	mov	r2, r3
 80018e0:	00d2      	lsls	r2, r2, #3
 80018e2:	1ad3      	subs	r3, r2, r3
 80018e4:	b2da      	uxtb	r2, r3
 80018e6:	4b7b      	ldr	r3, [pc, #492]	; (8001ad4 <cubeJump+0x218>)
 80018e8:	701a      	strb	r2, [r3, #0]
    yPos = (rand() % 2) * 7;
 80018ea:	f004 f8ed 	bl	8005ac8 <rand>
 80018ee:	4603      	mov	r3, r0
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	f003 0301 	and.w	r3, r3, #1
 80018f6:	bfb8      	it	lt
 80018f8:	425b      	neglt	r3, r3
 80018fa:	b2db      	uxtb	r3, r3
 80018fc:	461a      	mov	r2, r3
 80018fe:	00d2      	lsls	r2, r2, #3
 8001900:	1ad3      	subs	r3, r2, r3
 8001902:	b2da      	uxtb	r2, r3
 8001904:	4b74      	ldr	r3, [pc, #464]	; (8001ad8 <cubeJump+0x21c>)
 8001906:	701a      	strb	r2, [r3, #0]
    zPos = (rand() % 2) * 7;
 8001908:	f004 f8de 	bl	8005ac8 <rand>
 800190c:	4603      	mov	r3, r0
 800190e:	2b00      	cmp	r3, #0
 8001910:	f003 0301 	and.w	r3, r3, #1
 8001914:	bfb8      	it	lt
 8001916:	425b      	neglt	r3, r3
 8001918:	b2db      	uxtb	r3, r3
 800191a:	461a      	mov	r2, r3
 800191c:	00d2      	lsls	r2, r2, #3
 800191e:	1ad3      	subs	r3, r2, r3
 8001920:	b2da      	uxtb	r2, r3
 8001922:	4b6e      	ldr	r3, [pc, #440]	; (8001adc <cubeJump+0x220>)
 8001924:	701a      	strb	r2, [r3, #0]
    cubeSize = 8;
 8001926:	4b6e      	ldr	r3, [pc, #440]	; (8001ae0 <cubeJump+0x224>)
 8001928:	2208      	movs	r2, #8
 800192a:	701a      	strb	r2, [r3, #0]
    cubeExpanding = 0;
 800192c:	4b6d      	ldr	r3, [pc, #436]	; (8001ae4 <cubeJump+0x228>)
 800192e:	2200      	movs	r2, #0
 8001930:	701a      	strb	r2, [r3, #0]
    loading = 0;
 8001932:	4b67      	ldr	r3, [pc, #412]	; (8001ad0 <cubeJump+0x214>)
 8001934:	2200      	movs	r2, #0
 8001936:	701a      	strb	r2, [r3, #0]
  }

  timer++;
 8001938:	4b6b      	ldr	r3, [pc, #428]	; (8001ae8 <cubeJump+0x22c>)
 800193a:	881b      	ldrh	r3, [r3, #0]
 800193c:	3301      	adds	r3, #1
 800193e:	b29a      	uxth	r2, r3
 8001940:	4b69      	ldr	r3, [pc, #420]	; (8001ae8 <cubeJump+0x22c>)
 8001942:	801a      	strh	r2, [r3, #0]
  if (timer > CUBE_JUMP_TIME) {
 8001944:	4b68      	ldr	r3, [pc, #416]	; (8001ae8 <cubeJump+0x22c>)
 8001946:	881b      	ldrh	r3, [r3, #0]
 8001948:	b21b      	sxth	r3, r3
 800194a:	2b00      	cmp	r3, #0
 800194c:	f280 815f 	bge.w	8001c0e <cubeJump+0x352>
    timer = 0;
 8001950:	4b65      	ldr	r3, [pc, #404]	; (8001ae8 <cubeJump+0x22c>)
 8001952:	2200      	movs	r2, #0
 8001954:	801a      	strh	r2, [r3, #0]
    clearCube();
 8001956:	f000 fc4b 	bl	80021f0 <clearCube>
    if (xPos == 0 && yPos == 0 && zPos == 0) {
 800195a:	4b5e      	ldr	r3, [pc, #376]	; (8001ad4 <cubeJump+0x218>)
 800195c:	781b      	ldrb	r3, [r3, #0]
 800195e:	2b00      	cmp	r3, #0
 8001960:	d112      	bne.n	8001988 <cubeJump+0xcc>
 8001962:	4b5d      	ldr	r3, [pc, #372]	; (8001ad8 <cubeJump+0x21c>)
 8001964:	781b      	ldrb	r3, [r3, #0]
 8001966:	2b00      	cmp	r3, #0
 8001968:	d10e      	bne.n	8001988 <cubeJump+0xcc>
 800196a:	4b5c      	ldr	r3, [pc, #368]	; (8001adc <cubeJump+0x220>)
 800196c:	781b      	ldrb	r3, [r3, #0]
 800196e:	2b00      	cmp	r3, #0
 8001970:	d10a      	bne.n	8001988 <cubeJump+0xcc>
      drawCube(xPos, yPos, zPos, cubeSize);
 8001972:	4b58      	ldr	r3, [pc, #352]	; (8001ad4 <cubeJump+0x218>)
 8001974:	7818      	ldrb	r0, [r3, #0]
 8001976:	4b58      	ldr	r3, [pc, #352]	; (8001ad8 <cubeJump+0x21c>)
 8001978:	7819      	ldrb	r1, [r3, #0]
 800197a:	4b58      	ldr	r3, [pc, #352]	; (8001adc <cubeJump+0x220>)
 800197c:	781a      	ldrb	r2, [r3, #0]
 800197e:	4b58      	ldr	r3, [pc, #352]	; (8001ae0 <cubeJump+0x224>)
 8001980:	781b      	ldrb	r3, [r3, #0]
 8001982:	f000 fb47 	bl	8002014 <drawCube>
 8001986:	e0f6      	b.n	8001b76 <cubeJump+0x2ba>
    } else if (xPos == 7 && yPos == 7 && zPos == 7) {
 8001988:	4b52      	ldr	r3, [pc, #328]	; (8001ad4 <cubeJump+0x218>)
 800198a:	781b      	ldrb	r3, [r3, #0]
 800198c:	2b07      	cmp	r3, #7
 800198e:	d124      	bne.n	80019da <cubeJump+0x11e>
 8001990:	4b51      	ldr	r3, [pc, #324]	; (8001ad8 <cubeJump+0x21c>)
 8001992:	781b      	ldrb	r3, [r3, #0]
 8001994:	2b07      	cmp	r3, #7
 8001996:	d120      	bne.n	80019da <cubeJump+0x11e>
 8001998:	4b50      	ldr	r3, [pc, #320]	; (8001adc <cubeJump+0x220>)
 800199a:	781b      	ldrb	r3, [r3, #0]
 800199c:	2b07      	cmp	r3, #7
 800199e:	d11c      	bne.n	80019da <cubeJump+0x11e>
      drawCube(xPos + 1 - cubeSize, yPos + 1 - cubeSize, zPos + 1 - cubeSize, cubeSize);
 80019a0:	4b4c      	ldr	r3, [pc, #304]	; (8001ad4 <cubeJump+0x218>)
 80019a2:	781a      	ldrb	r2, [r3, #0]
 80019a4:	4b4e      	ldr	r3, [pc, #312]	; (8001ae0 <cubeJump+0x224>)
 80019a6:	781b      	ldrb	r3, [r3, #0]
 80019a8:	1ad3      	subs	r3, r2, r3
 80019aa:	b2db      	uxtb	r3, r3
 80019ac:	3301      	adds	r3, #1
 80019ae:	b2d8      	uxtb	r0, r3
 80019b0:	4b49      	ldr	r3, [pc, #292]	; (8001ad8 <cubeJump+0x21c>)
 80019b2:	781a      	ldrb	r2, [r3, #0]
 80019b4:	4b4a      	ldr	r3, [pc, #296]	; (8001ae0 <cubeJump+0x224>)
 80019b6:	781b      	ldrb	r3, [r3, #0]
 80019b8:	1ad3      	subs	r3, r2, r3
 80019ba:	b2db      	uxtb	r3, r3
 80019bc:	3301      	adds	r3, #1
 80019be:	b2d9      	uxtb	r1, r3
 80019c0:	4b46      	ldr	r3, [pc, #280]	; (8001adc <cubeJump+0x220>)
 80019c2:	781a      	ldrb	r2, [r3, #0]
 80019c4:	4b46      	ldr	r3, [pc, #280]	; (8001ae0 <cubeJump+0x224>)
 80019c6:	781b      	ldrb	r3, [r3, #0]
 80019c8:	1ad3      	subs	r3, r2, r3
 80019ca:	b2db      	uxtb	r3, r3
 80019cc:	3301      	adds	r3, #1
 80019ce:	b2da      	uxtb	r2, r3
 80019d0:	4b43      	ldr	r3, [pc, #268]	; (8001ae0 <cubeJump+0x224>)
 80019d2:	781b      	ldrb	r3, [r3, #0]
 80019d4:	f000 fb1e 	bl	8002014 <drawCube>
 80019d8:	e0cd      	b.n	8001b76 <cubeJump+0x2ba>
    } else if (xPos == 7 && yPos == 0 && zPos == 0) {
 80019da:	4b3e      	ldr	r3, [pc, #248]	; (8001ad4 <cubeJump+0x218>)
 80019dc:	781b      	ldrb	r3, [r3, #0]
 80019de:	2b07      	cmp	r3, #7
 80019e0:	d118      	bne.n	8001a14 <cubeJump+0x158>
 80019e2:	4b3d      	ldr	r3, [pc, #244]	; (8001ad8 <cubeJump+0x21c>)
 80019e4:	781b      	ldrb	r3, [r3, #0]
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d114      	bne.n	8001a14 <cubeJump+0x158>
 80019ea:	4b3c      	ldr	r3, [pc, #240]	; (8001adc <cubeJump+0x220>)
 80019ec:	781b      	ldrb	r3, [r3, #0]
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d110      	bne.n	8001a14 <cubeJump+0x158>
      drawCube(xPos + 1 - cubeSize, yPos, zPos, cubeSize);
 80019f2:	4b38      	ldr	r3, [pc, #224]	; (8001ad4 <cubeJump+0x218>)
 80019f4:	781a      	ldrb	r2, [r3, #0]
 80019f6:	4b3a      	ldr	r3, [pc, #232]	; (8001ae0 <cubeJump+0x224>)
 80019f8:	781b      	ldrb	r3, [r3, #0]
 80019fa:	1ad3      	subs	r3, r2, r3
 80019fc:	b2db      	uxtb	r3, r3
 80019fe:	3301      	adds	r3, #1
 8001a00:	b2d8      	uxtb	r0, r3
 8001a02:	4b35      	ldr	r3, [pc, #212]	; (8001ad8 <cubeJump+0x21c>)
 8001a04:	7819      	ldrb	r1, [r3, #0]
 8001a06:	4b35      	ldr	r3, [pc, #212]	; (8001adc <cubeJump+0x220>)
 8001a08:	781a      	ldrb	r2, [r3, #0]
 8001a0a:	4b35      	ldr	r3, [pc, #212]	; (8001ae0 <cubeJump+0x224>)
 8001a0c:	781b      	ldrb	r3, [r3, #0]
 8001a0e:	f000 fb01 	bl	8002014 <drawCube>
 8001a12:	e0b0      	b.n	8001b76 <cubeJump+0x2ba>
    } else if (xPos == 0 && yPos == 7 && zPos == 0) {
 8001a14:	4b2f      	ldr	r3, [pc, #188]	; (8001ad4 <cubeJump+0x218>)
 8001a16:	781b      	ldrb	r3, [r3, #0]
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d118      	bne.n	8001a4e <cubeJump+0x192>
 8001a1c:	4b2e      	ldr	r3, [pc, #184]	; (8001ad8 <cubeJump+0x21c>)
 8001a1e:	781b      	ldrb	r3, [r3, #0]
 8001a20:	2b07      	cmp	r3, #7
 8001a22:	d114      	bne.n	8001a4e <cubeJump+0x192>
 8001a24:	4b2d      	ldr	r3, [pc, #180]	; (8001adc <cubeJump+0x220>)
 8001a26:	781b      	ldrb	r3, [r3, #0]
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d110      	bne.n	8001a4e <cubeJump+0x192>
      drawCube(xPos, yPos + 1 - cubeSize, zPos, cubeSize);
 8001a2c:	4b29      	ldr	r3, [pc, #164]	; (8001ad4 <cubeJump+0x218>)
 8001a2e:	7818      	ldrb	r0, [r3, #0]
 8001a30:	4b29      	ldr	r3, [pc, #164]	; (8001ad8 <cubeJump+0x21c>)
 8001a32:	781a      	ldrb	r2, [r3, #0]
 8001a34:	4b2a      	ldr	r3, [pc, #168]	; (8001ae0 <cubeJump+0x224>)
 8001a36:	781b      	ldrb	r3, [r3, #0]
 8001a38:	1ad3      	subs	r3, r2, r3
 8001a3a:	b2db      	uxtb	r3, r3
 8001a3c:	3301      	adds	r3, #1
 8001a3e:	b2d9      	uxtb	r1, r3
 8001a40:	4b26      	ldr	r3, [pc, #152]	; (8001adc <cubeJump+0x220>)
 8001a42:	781a      	ldrb	r2, [r3, #0]
 8001a44:	4b26      	ldr	r3, [pc, #152]	; (8001ae0 <cubeJump+0x224>)
 8001a46:	781b      	ldrb	r3, [r3, #0]
 8001a48:	f000 fae4 	bl	8002014 <drawCube>
 8001a4c:	e093      	b.n	8001b76 <cubeJump+0x2ba>
    } else if (xPos == 0 && yPos == 0 && zPos == 7) {
 8001a4e:	4b21      	ldr	r3, [pc, #132]	; (8001ad4 <cubeJump+0x218>)
 8001a50:	781b      	ldrb	r3, [r3, #0]
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d118      	bne.n	8001a88 <cubeJump+0x1cc>
 8001a56:	4b20      	ldr	r3, [pc, #128]	; (8001ad8 <cubeJump+0x21c>)
 8001a58:	781b      	ldrb	r3, [r3, #0]
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d114      	bne.n	8001a88 <cubeJump+0x1cc>
 8001a5e:	4b1f      	ldr	r3, [pc, #124]	; (8001adc <cubeJump+0x220>)
 8001a60:	781b      	ldrb	r3, [r3, #0]
 8001a62:	2b07      	cmp	r3, #7
 8001a64:	d110      	bne.n	8001a88 <cubeJump+0x1cc>
      drawCube(xPos, yPos, zPos + 1 - cubeSize, cubeSize);
 8001a66:	4b1b      	ldr	r3, [pc, #108]	; (8001ad4 <cubeJump+0x218>)
 8001a68:	7818      	ldrb	r0, [r3, #0]
 8001a6a:	4b1b      	ldr	r3, [pc, #108]	; (8001ad8 <cubeJump+0x21c>)
 8001a6c:	7819      	ldrb	r1, [r3, #0]
 8001a6e:	4b1b      	ldr	r3, [pc, #108]	; (8001adc <cubeJump+0x220>)
 8001a70:	781a      	ldrb	r2, [r3, #0]
 8001a72:	4b1b      	ldr	r3, [pc, #108]	; (8001ae0 <cubeJump+0x224>)
 8001a74:	781b      	ldrb	r3, [r3, #0]
 8001a76:	1ad3      	subs	r3, r2, r3
 8001a78:	b2db      	uxtb	r3, r3
 8001a7a:	3301      	adds	r3, #1
 8001a7c:	b2da      	uxtb	r2, r3
 8001a7e:	4b18      	ldr	r3, [pc, #96]	; (8001ae0 <cubeJump+0x224>)
 8001a80:	781b      	ldrb	r3, [r3, #0]
 8001a82:	f000 fac7 	bl	8002014 <drawCube>
 8001a86:	e076      	b.n	8001b76 <cubeJump+0x2ba>
    } else if (xPos == 7 && yPos == 7 && zPos == 0) {
 8001a88:	4b12      	ldr	r3, [pc, #72]	; (8001ad4 <cubeJump+0x218>)
 8001a8a:	781b      	ldrb	r3, [r3, #0]
 8001a8c:	2b07      	cmp	r3, #7
 8001a8e:	d12d      	bne.n	8001aec <cubeJump+0x230>
 8001a90:	4b11      	ldr	r3, [pc, #68]	; (8001ad8 <cubeJump+0x21c>)
 8001a92:	781b      	ldrb	r3, [r3, #0]
 8001a94:	2b07      	cmp	r3, #7
 8001a96:	d129      	bne.n	8001aec <cubeJump+0x230>
 8001a98:	4b10      	ldr	r3, [pc, #64]	; (8001adc <cubeJump+0x220>)
 8001a9a:	781b      	ldrb	r3, [r3, #0]
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d125      	bne.n	8001aec <cubeJump+0x230>
      drawCube(xPos + 1 - cubeSize, yPos + 1 - cubeSize, zPos, cubeSize);
 8001aa0:	4b0c      	ldr	r3, [pc, #48]	; (8001ad4 <cubeJump+0x218>)
 8001aa2:	781a      	ldrb	r2, [r3, #0]
 8001aa4:	4b0e      	ldr	r3, [pc, #56]	; (8001ae0 <cubeJump+0x224>)
 8001aa6:	781b      	ldrb	r3, [r3, #0]
 8001aa8:	1ad3      	subs	r3, r2, r3
 8001aaa:	b2db      	uxtb	r3, r3
 8001aac:	3301      	adds	r3, #1
 8001aae:	b2d8      	uxtb	r0, r3
 8001ab0:	4b09      	ldr	r3, [pc, #36]	; (8001ad8 <cubeJump+0x21c>)
 8001ab2:	781a      	ldrb	r2, [r3, #0]
 8001ab4:	4b0a      	ldr	r3, [pc, #40]	; (8001ae0 <cubeJump+0x224>)
 8001ab6:	781b      	ldrb	r3, [r3, #0]
 8001ab8:	1ad3      	subs	r3, r2, r3
 8001aba:	b2db      	uxtb	r3, r3
 8001abc:	3301      	adds	r3, #1
 8001abe:	b2d9      	uxtb	r1, r3
 8001ac0:	4b06      	ldr	r3, [pc, #24]	; (8001adc <cubeJump+0x220>)
 8001ac2:	781a      	ldrb	r2, [r3, #0]
 8001ac4:	4b06      	ldr	r3, [pc, #24]	; (8001ae0 <cubeJump+0x224>)
 8001ac6:	781b      	ldrb	r3, [r3, #0]
 8001ac8:	f000 faa4 	bl	8002014 <drawCube>
 8001acc:	e053      	b.n	8001b76 <cubeJump+0x2ba>
 8001ace:	bf00      	nop
 8001ad0:	2000021a 	.word	0x2000021a
 8001ad4:	20000227 	.word	0x20000227
 8001ad8:	20000228 	.word	0x20000228
 8001adc:	20000229 	.word	0x20000229
 8001ae0:	20000226 	.word	0x20000226
 8001ae4:	2000005a 	.word	0x2000005a
 8001ae8:	20000208 	.word	0x20000208
    } else if (xPos == 0 && yPos == 7 && zPos == 7) {
 8001aec:	4b49      	ldr	r3, [pc, #292]	; (8001c14 <cubeJump+0x358>)
 8001aee:	781b      	ldrb	r3, [r3, #0]
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d11e      	bne.n	8001b32 <cubeJump+0x276>
 8001af4:	4b48      	ldr	r3, [pc, #288]	; (8001c18 <cubeJump+0x35c>)
 8001af6:	781b      	ldrb	r3, [r3, #0]
 8001af8:	2b07      	cmp	r3, #7
 8001afa:	d11a      	bne.n	8001b32 <cubeJump+0x276>
 8001afc:	4b47      	ldr	r3, [pc, #284]	; (8001c1c <cubeJump+0x360>)
 8001afe:	781b      	ldrb	r3, [r3, #0]
 8001b00:	2b07      	cmp	r3, #7
 8001b02:	d116      	bne.n	8001b32 <cubeJump+0x276>
      drawCube(xPos, yPos + 1 - cubeSize, zPos + 1 - cubeSize, cubeSize);
 8001b04:	4b43      	ldr	r3, [pc, #268]	; (8001c14 <cubeJump+0x358>)
 8001b06:	7818      	ldrb	r0, [r3, #0]
 8001b08:	4b43      	ldr	r3, [pc, #268]	; (8001c18 <cubeJump+0x35c>)
 8001b0a:	781a      	ldrb	r2, [r3, #0]
 8001b0c:	4b44      	ldr	r3, [pc, #272]	; (8001c20 <cubeJump+0x364>)
 8001b0e:	781b      	ldrb	r3, [r3, #0]
 8001b10:	1ad3      	subs	r3, r2, r3
 8001b12:	b2db      	uxtb	r3, r3
 8001b14:	3301      	adds	r3, #1
 8001b16:	b2d9      	uxtb	r1, r3
 8001b18:	4b40      	ldr	r3, [pc, #256]	; (8001c1c <cubeJump+0x360>)
 8001b1a:	781a      	ldrb	r2, [r3, #0]
 8001b1c:	4b40      	ldr	r3, [pc, #256]	; (8001c20 <cubeJump+0x364>)
 8001b1e:	781b      	ldrb	r3, [r3, #0]
 8001b20:	1ad3      	subs	r3, r2, r3
 8001b22:	b2db      	uxtb	r3, r3
 8001b24:	3301      	adds	r3, #1
 8001b26:	b2da      	uxtb	r2, r3
 8001b28:	4b3d      	ldr	r3, [pc, #244]	; (8001c20 <cubeJump+0x364>)
 8001b2a:	781b      	ldrb	r3, [r3, #0]
 8001b2c:	f000 fa72 	bl	8002014 <drawCube>
 8001b30:	e021      	b.n	8001b76 <cubeJump+0x2ba>
    } else if (xPos == 7 && yPos == 0 && zPos == 7) {
 8001b32:	4b38      	ldr	r3, [pc, #224]	; (8001c14 <cubeJump+0x358>)
 8001b34:	781b      	ldrb	r3, [r3, #0]
 8001b36:	2b07      	cmp	r3, #7
 8001b38:	d11d      	bne.n	8001b76 <cubeJump+0x2ba>
 8001b3a:	4b37      	ldr	r3, [pc, #220]	; (8001c18 <cubeJump+0x35c>)
 8001b3c:	781b      	ldrb	r3, [r3, #0]
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d119      	bne.n	8001b76 <cubeJump+0x2ba>
 8001b42:	4b36      	ldr	r3, [pc, #216]	; (8001c1c <cubeJump+0x360>)
 8001b44:	781b      	ldrb	r3, [r3, #0]
 8001b46:	2b07      	cmp	r3, #7
 8001b48:	d115      	bne.n	8001b76 <cubeJump+0x2ba>
      drawCube(xPos + 1 - cubeSize, yPos, zPos + 1 - cubeSize, cubeSize);
 8001b4a:	4b32      	ldr	r3, [pc, #200]	; (8001c14 <cubeJump+0x358>)
 8001b4c:	781a      	ldrb	r2, [r3, #0]
 8001b4e:	4b34      	ldr	r3, [pc, #208]	; (8001c20 <cubeJump+0x364>)
 8001b50:	781b      	ldrb	r3, [r3, #0]
 8001b52:	1ad3      	subs	r3, r2, r3
 8001b54:	b2db      	uxtb	r3, r3
 8001b56:	3301      	adds	r3, #1
 8001b58:	b2d8      	uxtb	r0, r3
 8001b5a:	4b2f      	ldr	r3, [pc, #188]	; (8001c18 <cubeJump+0x35c>)
 8001b5c:	7819      	ldrb	r1, [r3, #0]
 8001b5e:	4b2f      	ldr	r3, [pc, #188]	; (8001c1c <cubeJump+0x360>)
 8001b60:	781a      	ldrb	r2, [r3, #0]
 8001b62:	4b2f      	ldr	r3, [pc, #188]	; (8001c20 <cubeJump+0x364>)
 8001b64:	781b      	ldrb	r3, [r3, #0]
 8001b66:	1ad3      	subs	r3, r2, r3
 8001b68:	b2db      	uxtb	r3, r3
 8001b6a:	3301      	adds	r3, #1
 8001b6c:	b2da      	uxtb	r2, r3
 8001b6e:	4b2c      	ldr	r3, [pc, #176]	; (8001c20 <cubeJump+0x364>)
 8001b70:	781b      	ldrb	r3, [r3, #0]
 8001b72:	f000 fa4f 	bl	8002014 <drawCube>
    }
    if (cubeExpanding) {
 8001b76:	4b2b      	ldr	r3, [pc, #172]	; (8001c24 <cubeJump+0x368>)
 8001b78:	781b      	ldrb	r3, [r3, #0]
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d03a      	beq.n	8001bf4 <cubeJump+0x338>
      cubeSize++;
 8001b7e:	4b28      	ldr	r3, [pc, #160]	; (8001c20 <cubeJump+0x364>)
 8001b80:	781b      	ldrb	r3, [r3, #0]
 8001b82:	3301      	adds	r3, #1
 8001b84:	b2da      	uxtb	r2, r3
 8001b86:	4b26      	ldr	r3, [pc, #152]	; (8001c20 <cubeJump+0x364>)
 8001b88:	701a      	strb	r2, [r3, #0]
      if (cubeSize == 8) {
 8001b8a:	4b25      	ldr	r3, [pc, #148]	; (8001c20 <cubeJump+0x364>)
 8001b8c:	781b      	ldrb	r3, [r3, #0]
 8001b8e:	2b08      	cmp	r3, #8
 8001b90:	d13d      	bne.n	8001c0e <cubeJump+0x352>
        cubeExpanding = 0;
 8001b92:	4b24      	ldr	r3, [pc, #144]	; (8001c24 <cubeJump+0x368>)
 8001b94:	2200      	movs	r2, #0
 8001b96:	701a      	strb	r2, [r3, #0]
        xPos = (rand() % 2) * 7;
 8001b98:	f003 ff96 	bl	8005ac8 <rand>
 8001b9c:	4603      	mov	r3, r0
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	f003 0301 	and.w	r3, r3, #1
 8001ba4:	bfb8      	it	lt
 8001ba6:	425b      	neglt	r3, r3
 8001ba8:	b2db      	uxtb	r3, r3
 8001baa:	461a      	mov	r2, r3
 8001bac:	00d2      	lsls	r2, r2, #3
 8001bae:	1ad3      	subs	r3, r2, r3
 8001bb0:	b2da      	uxtb	r2, r3
 8001bb2:	4b18      	ldr	r3, [pc, #96]	; (8001c14 <cubeJump+0x358>)
 8001bb4:	701a      	strb	r2, [r3, #0]
        yPos = (rand() % 2) * 7;
 8001bb6:	f003 ff87 	bl	8005ac8 <rand>
 8001bba:	4603      	mov	r3, r0
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	f003 0301 	and.w	r3, r3, #1
 8001bc2:	bfb8      	it	lt
 8001bc4:	425b      	neglt	r3, r3
 8001bc6:	b2db      	uxtb	r3, r3
 8001bc8:	461a      	mov	r2, r3
 8001bca:	00d2      	lsls	r2, r2, #3
 8001bcc:	1ad3      	subs	r3, r2, r3
 8001bce:	b2da      	uxtb	r2, r3
 8001bd0:	4b11      	ldr	r3, [pc, #68]	; (8001c18 <cubeJump+0x35c>)
 8001bd2:	701a      	strb	r2, [r3, #0]
        zPos = (rand() % 2) * 7;
 8001bd4:	f003 ff78 	bl	8005ac8 <rand>
 8001bd8:	4603      	mov	r3, r0
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	f003 0301 	and.w	r3, r3, #1
 8001be0:	bfb8      	it	lt
 8001be2:	425b      	neglt	r3, r3
 8001be4:	b2db      	uxtb	r3, r3
 8001be6:	461a      	mov	r2, r3
 8001be8:	00d2      	lsls	r2, r2, #3
 8001bea:	1ad3      	subs	r3, r2, r3
 8001bec:	b2da      	uxtb	r2, r3
 8001bee:	4b0b      	ldr	r3, [pc, #44]	; (8001c1c <cubeJump+0x360>)
 8001bf0:	701a      	strb	r2, [r3, #0]
      if (cubeSize == 1) {
        cubeExpanding = 1;
      }
    }
  }
} //end cubeJump()
 8001bf2:	e00c      	b.n	8001c0e <cubeJump+0x352>
      cubeSize--;
 8001bf4:	4b0a      	ldr	r3, [pc, #40]	; (8001c20 <cubeJump+0x364>)
 8001bf6:	781b      	ldrb	r3, [r3, #0]
 8001bf8:	3b01      	subs	r3, #1
 8001bfa:	b2da      	uxtb	r2, r3
 8001bfc:	4b08      	ldr	r3, [pc, #32]	; (8001c20 <cubeJump+0x364>)
 8001bfe:	701a      	strb	r2, [r3, #0]
      if (cubeSize == 1) {
 8001c00:	4b07      	ldr	r3, [pc, #28]	; (8001c20 <cubeJump+0x364>)
 8001c02:	781b      	ldrb	r3, [r3, #0]
 8001c04:	2b01      	cmp	r3, #1
 8001c06:	d102      	bne.n	8001c0e <cubeJump+0x352>
        cubeExpanding = 1;
 8001c08:	4b06      	ldr	r3, [pc, #24]	; (8001c24 <cubeJump+0x368>)
 8001c0a:	2201      	movs	r2, #1
 8001c0c:	701a      	strb	r2, [r3, #0]
} //end cubeJump()
 8001c0e:	bf00      	nop
 8001c10:	bd80      	pop	{r7, pc}
 8001c12:	bf00      	nop
 8001c14:	20000227 	.word	0x20000227
 8001c18:	20000228 	.word	0x20000228
 8001c1c:	20000229 	.word	0x20000229
 8001c20:	20000226 	.word	0x20000226
 8001c24:	2000005a 	.word	0x2000005a

08001c28 <setVoxel>:


void setVoxel(uint8_t x, uint8_t y, uint8_t z) {
 8001c28:	b480      	push	{r7}
 8001c2a:	b083      	sub	sp, #12
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	4603      	mov	r3, r0
 8001c30:	71fb      	strb	r3, [r7, #7]
 8001c32:	460b      	mov	r3, r1
 8001c34:	71bb      	strb	r3, [r7, #6]
 8001c36:	4613      	mov	r3, r2
 8001c38:	717b      	strb	r3, [r7, #5]
  cube[7 - y][7 - z] |= (0x01 << x);
 8001c3a:	79bb      	ldrb	r3, [r7, #6]
 8001c3c:	f1c3 0207 	rsb	r2, r3, #7
 8001c40:	797b      	ldrb	r3, [r7, #5]
 8001c42:	f1c3 0307 	rsb	r3, r3, #7
 8001c46:	490f      	ldr	r1, [pc, #60]	; (8001c84 <setVoxel+0x5c>)
 8001c48:	00d2      	lsls	r2, r2, #3
 8001c4a:	440a      	add	r2, r1
 8001c4c:	4413      	add	r3, r2
 8001c4e:	781b      	ldrb	r3, [r3, #0]
 8001c50:	b25a      	sxtb	r2, r3
 8001c52:	79fb      	ldrb	r3, [r7, #7]
 8001c54:	2101      	movs	r1, #1
 8001c56:	fa01 f303 	lsl.w	r3, r1, r3
 8001c5a:	b25b      	sxtb	r3, r3
 8001c5c:	4313      	orrs	r3, r2
 8001c5e:	b259      	sxtb	r1, r3
 8001c60:	79bb      	ldrb	r3, [r7, #6]
 8001c62:	f1c3 0207 	rsb	r2, r3, #7
 8001c66:	797b      	ldrb	r3, [r7, #5]
 8001c68:	f1c3 0307 	rsb	r3, r3, #7
 8001c6c:	b2c8      	uxtb	r0, r1
 8001c6e:	4905      	ldr	r1, [pc, #20]	; (8001c84 <setVoxel+0x5c>)
 8001c70:	00d2      	lsls	r2, r2, #3
 8001c72:	440a      	add	r2, r1
 8001c74:	4413      	add	r3, r2
 8001c76:	4602      	mov	r2, r0
 8001c78:	701a      	strb	r2, [r3, #0]
}
 8001c7a:	bf00      	nop
 8001c7c:	370c      	adds	r7, #12
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bc80      	pop	{r7}
 8001c82:	4770      	bx	lr
 8001c84:	200001bc 	.word	0x200001bc

08001c88 <clearVoxel>:

void clearVoxel(uint8_t x, uint8_t y, uint8_t z) {
 8001c88:	b480      	push	{r7}
 8001c8a:	b083      	sub	sp, #12
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	4603      	mov	r3, r0
 8001c90:	71fb      	strb	r3, [r7, #7]
 8001c92:	460b      	mov	r3, r1
 8001c94:	71bb      	strb	r3, [r7, #6]
 8001c96:	4613      	mov	r3, r2
 8001c98:	717b      	strb	r3, [r7, #5]
  cube[7 - y][7 - z] ^= (0x01 << x);
 8001c9a:	79bb      	ldrb	r3, [r7, #6]
 8001c9c:	f1c3 0207 	rsb	r2, r3, #7
 8001ca0:	797b      	ldrb	r3, [r7, #5]
 8001ca2:	f1c3 0307 	rsb	r3, r3, #7
 8001ca6:	490f      	ldr	r1, [pc, #60]	; (8001ce4 <clearVoxel+0x5c>)
 8001ca8:	00d2      	lsls	r2, r2, #3
 8001caa:	440a      	add	r2, r1
 8001cac:	4413      	add	r3, r2
 8001cae:	781b      	ldrb	r3, [r3, #0]
 8001cb0:	b25a      	sxtb	r2, r3
 8001cb2:	79fb      	ldrb	r3, [r7, #7]
 8001cb4:	2101      	movs	r1, #1
 8001cb6:	fa01 f303 	lsl.w	r3, r1, r3
 8001cba:	b25b      	sxtb	r3, r3
 8001cbc:	4053      	eors	r3, r2
 8001cbe:	b259      	sxtb	r1, r3
 8001cc0:	79bb      	ldrb	r3, [r7, #6]
 8001cc2:	f1c3 0207 	rsb	r2, r3, #7
 8001cc6:	797b      	ldrb	r3, [r7, #5]
 8001cc8:	f1c3 0307 	rsb	r3, r3, #7
 8001ccc:	b2c8      	uxtb	r0, r1
 8001cce:	4905      	ldr	r1, [pc, #20]	; (8001ce4 <clearVoxel+0x5c>)
 8001cd0:	00d2      	lsls	r2, r2, #3
 8001cd2:	440a      	add	r2, r1
 8001cd4:	4413      	add	r3, r2
 8001cd6:	4602      	mov	r2, r0
 8001cd8:	701a      	strb	r2, [r3, #0]
}
 8001cda:	bf00      	nop
 8001cdc:	370c      	adds	r7, #12
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bc80      	pop	{r7}
 8001ce2:	4770      	bx	lr
 8001ce4:	200001bc 	.word	0x200001bc

08001ce8 <getVoxel>:

uint8_t getVoxel(uint8_t x, uint8_t y, uint8_t z) {
 8001ce8:	b480      	push	{r7}
 8001cea:	b083      	sub	sp, #12
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	4603      	mov	r3, r0
 8001cf0:	71fb      	strb	r3, [r7, #7]
 8001cf2:	460b      	mov	r3, r1
 8001cf4:	71bb      	strb	r3, [r7, #6]
 8001cf6:	4613      	mov	r3, r2
 8001cf8:	717b      	strb	r3, [r7, #5]
  return (cube[7 - y][7 - z] & (0x01 << x)) == (0x01 << x);
 8001cfa:	79bb      	ldrb	r3, [r7, #6]
 8001cfc:	f1c3 0207 	rsb	r2, r3, #7
 8001d00:	797b      	ldrb	r3, [r7, #5]
 8001d02:	f1c3 0307 	rsb	r3, r3, #7
 8001d06:	490d      	ldr	r1, [pc, #52]	; (8001d3c <getVoxel+0x54>)
 8001d08:	00d2      	lsls	r2, r2, #3
 8001d0a:	440a      	add	r2, r1
 8001d0c:	4413      	add	r3, r2
 8001d0e:	781b      	ldrb	r3, [r3, #0]
 8001d10:	4619      	mov	r1, r3
 8001d12:	79fb      	ldrb	r3, [r7, #7]
 8001d14:	2201      	movs	r2, #1
 8001d16:	fa02 f303 	lsl.w	r3, r2, r3
 8001d1a:	ea01 0203 	and.w	r2, r1, r3
 8001d1e:	79fb      	ldrb	r3, [r7, #7]
 8001d20:	2101      	movs	r1, #1
 8001d22:	fa01 f303 	lsl.w	r3, r1, r3
 8001d26:	429a      	cmp	r2, r3
 8001d28:	bf0c      	ite	eq
 8001d2a:	2301      	moveq	r3, #1
 8001d2c:	2300      	movne	r3, #0
 8001d2e:	b2db      	uxtb	r3, r3
}
 8001d30:	4618      	mov	r0, r3
 8001d32:	370c      	adds	r7, #12
 8001d34:	46bd      	mov	sp, r7
 8001d36:	bc80      	pop	{r7}
 8001d38:	4770      	bx	lr
 8001d3a:	bf00      	nop
 8001d3c:	200001bc 	.word	0x200001bc

08001d40 <setPlane>:

void setPlane(uint8_t axis, uint8_t i) {
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b084      	sub	sp, #16
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	4603      	mov	r3, r0
 8001d48:	460a      	mov	r2, r1
 8001d4a:	71fb      	strb	r3, [r7, #7]
 8001d4c:	4613      	mov	r3, r2
 8001d4e:	71bb      	strb	r3, [r7, #6]
  for (uint8_t j = 0; j < 8; j++) {
 8001d50:	2300      	movs	r3, #0
 8001d52:	73fb      	strb	r3, [r7, #15]
 8001d54:	e028      	b.n	8001da8 <setPlane+0x68>
    for (uint8_t k = 0; k < 8; k++) {
 8001d56:	2300      	movs	r3, #0
 8001d58:	73bb      	strb	r3, [r7, #14]
 8001d5a:	e01f      	b.n	8001d9c <setPlane+0x5c>
      if (axis == XAXIS) {
 8001d5c:	79fb      	ldrb	r3, [r7, #7]
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d106      	bne.n	8001d70 <setPlane+0x30>
        setVoxel(i, j, k);
 8001d62:	7bba      	ldrb	r2, [r7, #14]
 8001d64:	7bf9      	ldrb	r1, [r7, #15]
 8001d66:	79bb      	ldrb	r3, [r7, #6]
 8001d68:	4618      	mov	r0, r3
 8001d6a:	f7ff ff5d 	bl	8001c28 <setVoxel>
 8001d6e:	e012      	b.n	8001d96 <setPlane+0x56>
      } else if (axis == YAXIS) {
 8001d70:	79fb      	ldrb	r3, [r7, #7]
 8001d72:	2b01      	cmp	r3, #1
 8001d74:	d106      	bne.n	8001d84 <setPlane+0x44>
        setVoxel(j, i, k);
 8001d76:	7bba      	ldrb	r2, [r7, #14]
 8001d78:	79b9      	ldrb	r1, [r7, #6]
 8001d7a:	7bfb      	ldrb	r3, [r7, #15]
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	f7ff ff53 	bl	8001c28 <setVoxel>
 8001d82:	e008      	b.n	8001d96 <setPlane+0x56>
      } else if (axis == ZAXIS) {
 8001d84:	79fb      	ldrb	r3, [r7, #7]
 8001d86:	2b02      	cmp	r3, #2
 8001d88:	d105      	bne.n	8001d96 <setPlane+0x56>
        setVoxel(j, k, i);
 8001d8a:	79ba      	ldrb	r2, [r7, #6]
 8001d8c:	7bb9      	ldrb	r1, [r7, #14]
 8001d8e:	7bfb      	ldrb	r3, [r7, #15]
 8001d90:	4618      	mov	r0, r3
 8001d92:	f7ff ff49 	bl	8001c28 <setVoxel>
    for (uint8_t k = 0; k < 8; k++) {
 8001d96:	7bbb      	ldrb	r3, [r7, #14]
 8001d98:	3301      	adds	r3, #1
 8001d9a:	73bb      	strb	r3, [r7, #14]
 8001d9c:	7bbb      	ldrb	r3, [r7, #14]
 8001d9e:	2b07      	cmp	r3, #7
 8001da0:	d9dc      	bls.n	8001d5c <setPlane+0x1c>
  for (uint8_t j = 0; j < 8; j++) {
 8001da2:	7bfb      	ldrb	r3, [r7, #15]
 8001da4:	3301      	adds	r3, #1
 8001da6:	73fb      	strb	r3, [r7, #15]
 8001da8:	7bfb      	ldrb	r3, [r7, #15]
 8001daa:	2b07      	cmp	r3, #7
 8001dac:	d9d3      	bls.n	8001d56 <setPlane+0x16>
      }
    }
  }
}
 8001dae:	bf00      	nop
 8001db0:	bf00      	nop
 8001db2:	3710      	adds	r7, #16
 8001db4:	46bd      	mov	sp, r7
 8001db6:	bd80      	pop	{r7, pc}

08001db8 <shift>:

void shift(uint8_t dir) {
 8001db8:	b490      	push	{r4, r7}
 8001dba:	b086      	sub	sp, #24
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	71fb      	strb	r3, [r7, #7]

  switch (dir){
 8001dc2:	79fb      	ldrb	r3, [r7, #7]
 8001dc4:	2b05      	cmp	r3, #5
 8001dc6:	f200 811c 	bhi.w	8002002 <shift+0x24a>
 8001dca:	a201      	add	r2, pc, #4	; (adr r2, 8001dd0 <shift+0x18>)
 8001dcc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001dd0:	08001de9 	.word	0x08001de9
 8001dd4:	08001e31 	.word	0x08001e31
 8001dd8:	08001f3d 	.word	0x08001f3d
 8001ddc:	08001fa1 	.word	0x08001fa1
 8001de0:	08001e79 	.word	0x08001e79
 8001de4:	08001edd 	.word	0x08001edd
	  case POS_X:
		for (uint8_t y = 0; y < 8; y++) {
 8001de8:	2300      	movs	r3, #0
 8001dea:	75fb      	strb	r3, [r7, #23]
 8001dec:	e01c      	b.n	8001e28 <shift+0x70>
			for (uint8_t z = 0; z < 8; z++) {
 8001dee:	2300      	movs	r3, #0
 8001df0:	75bb      	strb	r3, [r7, #22]
 8001df2:	e013      	b.n	8001e1c <shift+0x64>
				cube[y][z] = cube[y][z] << 1;
 8001df4:	7dfa      	ldrb	r2, [r7, #23]
 8001df6:	7dbb      	ldrb	r3, [r7, #22]
 8001df8:	4985      	ldr	r1, [pc, #532]	; (8002010 <shift+0x258>)
 8001dfa:	00d2      	lsls	r2, r2, #3
 8001dfc:	440a      	add	r2, r1
 8001dfe:	4413      	add	r3, r2
 8001e00:	7819      	ldrb	r1, [r3, #0]
 8001e02:	7dfa      	ldrb	r2, [r7, #23]
 8001e04:	7dbb      	ldrb	r3, [r7, #22]
 8001e06:	0049      	lsls	r1, r1, #1
 8001e08:	b2c8      	uxtb	r0, r1
 8001e0a:	4981      	ldr	r1, [pc, #516]	; (8002010 <shift+0x258>)
 8001e0c:	00d2      	lsls	r2, r2, #3
 8001e0e:	440a      	add	r2, r1
 8001e10:	4413      	add	r3, r2
 8001e12:	4602      	mov	r2, r0
 8001e14:	701a      	strb	r2, [r3, #0]
			for (uint8_t z = 0; z < 8; z++) {
 8001e16:	7dbb      	ldrb	r3, [r7, #22]
 8001e18:	3301      	adds	r3, #1
 8001e1a:	75bb      	strb	r3, [r7, #22]
 8001e1c:	7dbb      	ldrb	r3, [r7, #22]
 8001e1e:	2b07      	cmp	r3, #7
 8001e20:	d9e8      	bls.n	8001df4 <shift+0x3c>
		for (uint8_t y = 0; y < 8; y++) {
 8001e22:	7dfb      	ldrb	r3, [r7, #23]
 8001e24:	3301      	adds	r3, #1
 8001e26:	75fb      	strb	r3, [r7, #23]
 8001e28:	7dfb      	ldrb	r3, [r7, #23]
 8001e2a:	2b07      	cmp	r3, #7
 8001e2c:	d9df      	bls.n	8001dee <shift+0x36>
			}
		}
	  break;
 8001e2e:	e0e9      	b.n	8002004 <shift+0x24c>
	  case NEG_X:
		for (uint8_t y = 0; y < 8; y++) {
 8001e30:	2300      	movs	r3, #0
 8001e32:	757b      	strb	r3, [r7, #21]
 8001e34:	e01c      	b.n	8001e70 <shift+0xb8>
		  for (uint8_t z = 0; z < 8; z++) {
 8001e36:	2300      	movs	r3, #0
 8001e38:	753b      	strb	r3, [r7, #20]
 8001e3a:	e013      	b.n	8001e64 <shift+0xac>
			cube[y][z] = cube[y][z] >> 1;
 8001e3c:	7d7a      	ldrb	r2, [r7, #21]
 8001e3e:	7d3b      	ldrb	r3, [r7, #20]
 8001e40:	4973      	ldr	r1, [pc, #460]	; (8002010 <shift+0x258>)
 8001e42:	00d2      	lsls	r2, r2, #3
 8001e44:	440a      	add	r2, r1
 8001e46:	4413      	add	r3, r2
 8001e48:	7819      	ldrb	r1, [r3, #0]
 8001e4a:	7d7a      	ldrb	r2, [r7, #21]
 8001e4c:	7d3b      	ldrb	r3, [r7, #20]
 8001e4e:	0849      	lsrs	r1, r1, #1
 8001e50:	b2c8      	uxtb	r0, r1
 8001e52:	496f      	ldr	r1, [pc, #444]	; (8002010 <shift+0x258>)
 8001e54:	00d2      	lsls	r2, r2, #3
 8001e56:	440a      	add	r2, r1
 8001e58:	4413      	add	r3, r2
 8001e5a:	4602      	mov	r2, r0
 8001e5c:	701a      	strb	r2, [r3, #0]
		  for (uint8_t z = 0; z < 8; z++) {
 8001e5e:	7d3b      	ldrb	r3, [r7, #20]
 8001e60:	3301      	adds	r3, #1
 8001e62:	753b      	strb	r3, [r7, #20]
 8001e64:	7d3b      	ldrb	r3, [r7, #20]
 8001e66:	2b07      	cmp	r3, #7
 8001e68:	d9e8      	bls.n	8001e3c <shift+0x84>
		for (uint8_t y = 0; y < 8; y++) {
 8001e6a:	7d7b      	ldrb	r3, [r7, #21]
 8001e6c:	3301      	adds	r3, #1
 8001e6e:	757b      	strb	r3, [r7, #21]
 8001e70:	7d7b      	ldrb	r3, [r7, #21]
 8001e72:	2b07      	cmp	r3, #7
 8001e74:	d9df      	bls.n	8001e36 <shift+0x7e>
		  }
		}
	  break;
 8001e76:	e0c5      	b.n	8002004 <shift+0x24c>
	  case POS_Y:
		for (uint8_t y = 1; y < 8; y++) {
 8001e78:	2301      	movs	r3, #1
 8001e7a:	74fb      	strb	r3, [r7, #19]
 8001e7c:	e01b      	b.n	8001eb6 <shift+0xfe>
		  for (uint8_t z = 0; z < 8; z++) {
 8001e7e:	2300      	movs	r3, #0
 8001e80:	74bb      	strb	r3, [r7, #18]
 8001e82:	e012      	b.n	8001eaa <shift+0xf2>
			cube[y - 1][z] = cube[y][z];
 8001e84:	7cf8      	ldrb	r0, [r7, #19]
 8001e86:	7cb9      	ldrb	r1, [r7, #18]
 8001e88:	7cfb      	ldrb	r3, [r7, #19]
 8001e8a:	1e5a      	subs	r2, r3, #1
 8001e8c:	7cbb      	ldrb	r3, [r7, #18]
 8001e8e:	4c60      	ldr	r4, [pc, #384]	; (8002010 <shift+0x258>)
 8001e90:	00c0      	lsls	r0, r0, #3
 8001e92:	4420      	add	r0, r4
 8001e94:	4401      	add	r1, r0
 8001e96:	7808      	ldrb	r0, [r1, #0]
 8001e98:	495d      	ldr	r1, [pc, #372]	; (8002010 <shift+0x258>)
 8001e9a:	00d2      	lsls	r2, r2, #3
 8001e9c:	440a      	add	r2, r1
 8001e9e:	4413      	add	r3, r2
 8001ea0:	4602      	mov	r2, r0
 8001ea2:	701a      	strb	r2, [r3, #0]
		  for (uint8_t z = 0; z < 8; z++) {
 8001ea4:	7cbb      	ldrb	r3, [r7, #18]
 8001ea6:	3301      	adds	r3, #1
 8001ea8:	74bb      	strb	r3, [r7, #18]
 8001eaa:	7cbb      	ldrb	r3, [r7, #18]
 8001eac:	2b07      	cmp	r3, #7
 8001eae:	d9e9      	bls.n	8001e84 <shift+0xcc>
		for (uint8_t y = 1; y < 8; y++) {
 8001eb0:	7cfb      	ldrb	r3, [r7, #19]
 8001eb2:	3301      	adds	r3, #1
 8001eb4:	74fb      	strb	r3, [r7, #19]
 8001eb6:	7cfb      	ldrb	r3, [r7, #19]
 8001eb8:	2b07      	cmp	r3, #7
 8001eba:	d9e0      	bls.n	8001e7e <shift+0xc6>
		  }
		}
		for (uint8_t i = 0; i < 8; i++) {
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	747b      	strb	r3, [r7, #17]
 8001ec0:	e008      	b.n	8001ed4 <shift+0x11c>
		  cube[7][i] = 0;
 8001ec2:	7c7b      	ldrb	r3, [r7, #17]
 8001ec4:	4a52      	ldr	r2, [pc, #328]	; (8002010 <shift+0x258>)
 8001ec6:	4413      	add	r3, r2
 8001ec8:	2200      	movs	r2, #0
 8001eca:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
		for (uint8_t i = 0; i < 8; i++) {
 8001ece:	7c7b      	ldrb	r3, [r7, #17]
 8001ed0:	3301      	adds	r3, #1
 8001ed2:	747b      	strb	r3, [r7, #17]
 8001ed4:	7c7b      	ldrb	r3, [r7, #17]
 8001ed6:	2b07      	cmp	r3, #7
 8001ed8:	d9f3      	bls.n	8001ec2 <shift+0x10a>
		}
	  break;
 8001eda:	e093      	b.n	8002004 <shift+0x24c>
	  case NEG_Y:
		for (uint8_t y = 7; y > 0; y--) {
 8001edc:	2307      	movs	r3, #7
 8001ede:	743b      	strb	r3, [r7, #16]
 8001ee0:	e01b      	b.n	8001f1a <shift+0x162>
		  for (uint8_t z = 0; z < 8; z++) {
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	73fb      	strb	r3, [r7, #15]
 8001ee6:	e012      	b.n	8001f0e <shift+0x156>
			cube[y][z] = cube[y - 1][z];
 8001ee8:	7c3b      	ldrb	r3, [r7, #16]
 8001eea:	1e58      	subs	r0, r3, #1
 8001eec:	7bf9      	ldrb	r1, [r7, #15]
 8001eee:	7c3a      	ldrb	r2, [r7, #16]
 8001ef0:	7bfb      	ldrb	r3, [r7, #15]
 8001ef2:	4c47      	ldr	r4, [pc, #284]	; (8002010 <shift+0x258>)
 8001ef4:	00c0      	lsls	r0, r0, #3
 8001ef6:	4420      	add	r0, r4
 8001ef8:	4401      	add	r1, r0
 8001efa:	7808      	ldrb	r0, [r1, #0]
 8001efc:	4944      	ldr	r1, [pc, #272]	; (8002010 <shift+0x258>)
 8001efe:	00d2      	lsls	r2, r2, #3
 8001f00:	440a      	add	r2, r1
 8001f02:	4413      	add	r3, r2
 8001f04:	4602      	mov	r2, r0
 8001f06:	701a      	strb	r2, [r3, #0]
		  for (uint8_t z = 0; z < 8; z++) {
 8001f08:	7bfb      	ldrb	r3, [r7, #15]
 8001f0a:	3301      	adds	r3, #1
 8001f0c:	73fb      	strb	r3, [r7, #15]
 8001f0e:	7bfb      	ldrb	r3, [r7, #15]
 8001f10:	2b07      	cmp	r3, #7
 8001f12:	d9e9      	bls.n	8001ee8 <shift+0x130>
		for (uint8_t y = 7; y > 0; y--) {
 8001f14:	7c3b      	ldrb	r3, [r7, #16]
 8001f16:	3b01      	subs	r3, #1
 8001f18:	743b      	strb	r3, [r7, #16]
 8001f1a:	7c3b      	ldrb	r3, [r7, #16]
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d1e0      	bne.n	8001ee2 <shift+0x12a>
		  }
		}
		for (uint8_t i = 0; i < 8; i++) {
 8001f20:	2300      	movs	r3, #0
 8001f22:	73bb      	strb	r3, [r7, #14]
 8001f24:	e006      	b.n	8001f34 <shift+0x17c>
		  cube[0][i] = 0;
 8001f26:	7bbb      	ldrb	r3, [r7, #14]
 8001f28:	4a39      	ldr	r2, [pc, #228]	; (8002010 <shift+0x258>)
 8001f2a:	2100      	movs	r1, #0
 8001f2c:	54d1      	strb	r1, [r2, r3]
		for (uint8_t i = 0; i < 8; i++) {
 8001f2e:	7bbb      	ldrb	r3, [r7, #14]
 8001f30:	3301      	adds	r3, #1
 8001f32:	73bb      	strb	r3, [r7, #14]
 8001f34:	7bbb      	ldrb	r3, [r7, #14]
 8001f36:	2b07      	cmp	r3, #7
 8001f38:	d9f5      	bls.n	8001f26 <shift+0x16e>
		}
	  break;
 8001f3a:	e063      	b.n	8002004 <shift+0x24c>
	  case POS_Z:
		for (uint8_t y = 0; y < 8; y++) {
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	737b      	strb	r3, [r7, #13]
 8001f40:	e01b      	b.n	8001f7a <shift+0x1c2>
		  for (uint8_t z = 1; z < 8; z++) {
 8001f42:	2301      	movs	r3, #1
 8001f44:	733b      	strb	r3, [r7, #12]
 8001f46:	e012      	b.n	8001f6e <shift+0x1b6>
			cube[y][z - 1] = cube[y][z];
 8001f48:	7b78      	ldrb	r0, [r7, #13]
 8001f4a:	7b39      	ldrb	r1, [r7, #12]
 8001f4c:	7b7a      	ldrb	r2, [r7, #13]
 8001f4e:	7b3b      	ldrb	r3, [r7, #12]
 8001f50:	3b01      	subs	r3, #1
 8001f52:	4c2f      	ldr	r4, [pc, #188]	; (8002010 <shift+0x258>)
 8001f54:	00c0      	lsls	r0, r0, #3
 8001f56:	4420      	add	r0, r4
 8001f58:	4401      	add	r1, r0
 8001f5a:	7808      	ldrb	r0, [r1, #0]
 8001f5c:	492c      	ldr	r1, [pc, #176]	; (8002010 <shift+0x258>)
 8001f5e:	00d2      	lsls	r2, r2, #3
 8001f60:	440a      	add	r2, r1
 8001f62:	4413      	add	r3, r2
 8001f64:	4602      	mov	r2, r0
 8001f66:	701a      	strb	r2, [r3, #0]
		  for (uint8_t z = 1; z < 8; z++) {
 8001f68:	7b3b      	ldrb	r3, [r7, #12]
 8001f6a:	3301      	adds	r3, #1
 8001f6c:	733b      	strb	r3, [r7, #12]
 8001f6e:	7b3b      	ldrb	r3, [r7, #12]
 8001f70:	2b07      	cmp	r3, #7
 8001f72:	d9e9      	bls.n	8001f48 <shift+0x190>
		for (uint8_t y = 0; y < 8; y++) {
 8001f74:	7b7b      	ldrb	r3, [r7, #13]
 8001f76:	3301      	adds	r3, #1
 8001f78:	737b      	strb	r3, [r7, #13]
 8001f7a:	7b7b      	ldrb	r3, [r7, #13]
 8001f7c:	2b07      	cmp	r3, #7
 8001f7e:	d9e0      	bls.n	8001f42 <shift+0x18a>
		  }
		}
		for (uint8_t i = 0; i < 8; i++) {
 8001f80:	2300      	movs	r3, #0
 8001f82:	72fb      	strb	r3, [r7, #11]
 8001f84:	e008      	b.n	8001f98 <shift+0x1e0>
		  cube[i][7] = 0;
 8001f86:	7afb      	ldrb	r3, [r7, #11]
 8001f88:	4a21      	ldr	r2, [pc, #132]	; (8002010 <shift+0x258>)
 8001f8a:	00db      	lsls	r3, r3, #3
 8001f8c:	4413      	add	r3, r2
 8001f8e:	2200      	movs	r2, #0
 8001f90:	71da      	strb	r2, [r3, #7]
		for (uint8_t i = 0; i < 8; i++) {
 8001f92:	7afb      	ldrb	r3, [r7, #11]
 8001f94:	3301      	adds	r3, #1
 8001f96:	72fb      	strb	r3, [r7, #11]
 8001f98:	7afb      	ldrb	r3, [r7, #11]
 8001f9a:	2b07      	cmp	r3, #7
 8001f9c:	d9f3      	bls.n	8001f86 <shift+0x1ce>
		}
	  break;
 8001f9e:	e031      	b.n	8002004 <shift+0x24c>
	  case NEG_Z:
		for (uint8_t y = 0; y < 8; y++) {
 8001fa0:	2300      	movs	r3, #0
 8001fa2:	72bb      	strb	r3, [r7, #10]
 8001fa4:	e01b      	b.n	8001fde <shift+0x226>
		  for (uint8_t z = 7; z > 0; z--) {
 8001fa6:	2307      	movs	r3, #7
 8001fa8:	727b      	strb	r3, [r7, #9]
 8001faa:	e012      	b.n	8001fd2 <shift+0x21a>
			cube[y][z] = cube[y][z - 1];
 8001fac:	7ab8      	ldrb	r0, [r7, #10]
 8001fae:	7a7b      	ldrb	r3, [r7, #9]
 8001fb0:	1e59      	subs	r1, r3, #1
 8001fb2:	7aba      	ldrb	r2, [r7, #10]
 8001fb4:	7a7b      	ldrb	r3, [r7, #9]
 8001fb6:	4c16      	ldr	r4, [pc, #88]	; (8002010 <shift+0x258>)
 8001fb8:	00c0      	lsls	r0, r0, #3
 8001fba:	4420      	add	r0, r4
 8001fbc:	4401      	add	r1, r0
 8001fbe:	7808      	ldrb	r0, [r1, #0]
 8001fc0:	4913      	ldr	r1, [pc, #76]	; (8002010 <shift+0x258>)
 8001fc2:	00d2      	lsls	r2, r2, #3
 8001fc4:	440a      	add	r2, r1
 8001fc6:	4413      	add	r3, r2
 8001fc8:	4602      	mov	r2, r0
 8001fca:	701a      	strb	r2, [r3, #0]
		  for (uint8_t z = 7; z > 0; z--) {
 8001fcc:	7a7b      	ldrb	r3, [r7, #9]
 8001fce:	3b01      	subs	r3, #1
 8001fd0:	727b      	strb	r3, [r7, #9]
 8001fd2:	7a7b      	ldrb	r3, [r7, #9]
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d1e9      	bne.n	8001fac <shift+0x1f4>
		for (uint8_t y = 0; y < 8; y++) {
 8001fd8:	7abb      	ldrb	r3, [r7, #10]
 8001fda:	3301      	adds	r3, #1
 8001fdc:	72bb      	strb	r3, [r7, #10]
 8001fde:	7abb      	ldrb	r3, [r7, #10]
 8001fe0:	2b07      	cmp	r3, #7
 8001fe2:	d9e0      	bls.n	8001fa6 <shift+0x1ee>
		  }
		}
		for (uint8_t i = 0; i < 8; i++) {
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	723b      	strb	r3, [r7, #8]
 8001fe8:	e007      	b.n	8001ffa <shift+0x242>
		  cube[i][0] = 0;
 8001fea:	7a3b      	ldrb	r3, [r7, #8]
 8001fec:	4a08      	ldr	r2, [pc, #32]	; (8002010 <shift+0x258>)
 8001fee:	2100      	movs	r1, #0
 8001ff0:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
		for (uint8_t i = 0; i < 8; i++) {
 8001ff4:	7a3b      	ldrb	r3, [r7, #8]
 8001ff6:	3301      	adds	r3, #1
 8001ff8:	723b      	strb	r3, [r7, #8]
 8001ffa:	7a3b      	ldrb	r3, [r7, #8]
 8001ffc:	2b07      	cmp	r3, #7
 8001ffe:	d9f4      	bls.n	8001fea <shift+0x232>
		}
	  break;
 8002000:	e000      	b.n	8002004 <shift+0x24c>
	  default:
	  break;
 8002002:	bf00      	nop
  } //end switch dir

} //end shift()
 8002004:	bf00      	nop
 8002006:	3718      	adds	r7, #24
 8002008:	46bd      	mov	sp, r7
 800200a:	bc90      	pop	{r4, r7}
 800200c:	4770      	bx	lr
 800200e:	bf00      	nop
 8002010:	200001bc 	.word	0x200001bc

08002014 <drawCube>:

void drawCube(uint8_t x, uint8_t y, uint8_t z, uint8_t s) {
 8002014:	b590      	push	{r4, r7, lr}
 8002016:	b085      	sub	sp, #20
 8002018:	af00      	add	r7, sp, #0
 800201a:	4604      	mov	r4, r0
 800201c:	4608      	mov	r0, r1
 800201e:	4611      	mov	r1, r2
 8002020:	461a      	mov	r2, r3
 8002022:	4623      	mov	r3, r4
 8002024:	71fb      	strb	r3, [r7, #7]
 8002026:	4603      	mov	r3, r0
 8002028:	71bb      	strb	r3, [r7, #6]
 800202a:	460b      	mov	r3, r1
 800202c:	717b      	strb	r3, [r7, #5]
 800202e:	4613      	mov	r3, r2
 8002030:	713b      	strb	r3, [r7, #4]
  for (uint8_t i = 0; i < s; i++) {
 8002032:	2300      	movs	r3, #0
 8002034:	73fb      	strb	r3, [r7, #15]
 8002036:	e0aa      	b.n	800218e <drawCube+0x17a>
    setVoxel(x, y + i, z);
 8002038:	79ba      	ldrb	r2, [r7, #6]
 800203a:	7bfb      	ldrb	r3, [r7, #15]
 800203c:	4413      	add	r3, r2
 800203e:	b2d9      	uxtb	r1, r3
 8002040:	797a      	ldrb	r2, [r7, #5]
 8002042:	79fb      	ldrb	r3, [r7, #7]
 8002044:	4618      	mov	r0, r3
 8002046:	f7ff fdef 	bl	8001c28 <setVoxel>
    setVoxel(x + i, y, z);
 800204a:	79fa      	ldrb	r2, [r7, #7]
 800204c:	7bfb      	ldrb	r3, [r7, #15]
 800204e:	4413      	add	r3, r2
 8002050:	b2db      	uxtb	r3, r3
 8002052:	797a      	ldrb	r2, [r7, #5]
 8002054:	79b9      	ldrb	r1, [r7, #6]
 8002056:	4618      	mov	r0, r3
 8002058:	f7ff fde6 	bl	8001c28 <setVoxel>
    setVoxel(x, y, z + i);
 800205c:	797a      	ldrb	r2, [r7, #5]
 800205e:	7bfb      	ldrb	r3, [r7, #15]
 8002060:	4413      	add	r3, r2
 8002062:	b2da      	uxtb	r2, r3
 8002064:	79b9      	ldrb	r1, [r7, #6]
 8002066:	79fb      	ldrb	r3, [r7, #7]
 8002068:	4618      	mov	r0, r3
 800206a:	f7ff fddd 	bl	8001c28 <setVoxel>
    setVoxel(x + s - 1, y + i, z + s - 1);
 800206e:	79fa      	ldrb	r2, [r7, #7]
 8002070:	793b      	ldrb	r3, [r7, #4]
 8002072:	4413      	add	r3, r2
 8002074:	b2db      	uxtb	r3, r3
 8002076:	3b01      	subs	r3, #1
 8002078:	b2d8      	uxtb	r0, r3
 800207a:	79ba      	ldrb	r2, [r7, #6]
 800207c:	7bfb      	ldrb	r3, [r7, #15]
 800207e:	4413      	add	r3, r2
 8002080:	b2d9      	uxtb	r1, r3
 8002082:	797a      	ldrb	r2, [r7, #5]
 8002084:	793b      	ldrb	r3, [r7, #4]
 8002086:	4413      	add	r3, r2
 8002088:	b2db      	uxtb	r3, r3
 800208a:	3b01      	subs	r3, #1
 800208c:	b2db      	uxtb	r3, r3
 800208e:	461a      	mov	r2, r3
 8002090:	f7ff fdca 	bl	8001c28 <setVoxel>
    setVoxel(x + i, y + s - 1, z + s - 1);
 8002094:	79fa      	ldrb	r2, [r7, #7]
 8002096:	7bfb      	ldrb	r3, [r7, #15]
 8002098:	4413      	add	r3, r2
 800209a:	b2d8      	uxtb	r0, r3
 800209c:	79ba      	ldrb	r2, [r7, #6]
 800209e:	793b      	ldrb	r3, [r7, #4]
 80020a0:	4413      	add	r3, r2
 80020a2:	b2db      	uxtb	r3, r3
 80020a4:	3b01      	subs	r3, #1
 80020a6:	b2d9      	uxtb	r1, r3
 80020a8:	797a      	ldrb	r2, [r7, #5]
 80020aa:	793b      	ldrb	r3, [r7, #4]
 80020ac:	4413      	add	r3, r2
 80020ae:	b2db      	uxtb	r3, r3
 80020b0:	3b01      	subs	r3, #1
 80020b2:	b2db      	uxtb	r3, r3
 80020b4:	461a      	mov	r2, r3
 80020b6:	f7ff fdb7 	bl	8001c28 <setVoxel>
    setVoxel(x + s - 1, y + s - 1, z + i);
 80020ba:	79fa      	ldrb	r2, [r7, #7]
 80020bc:	793b      	ldrb	r3, [r7, #4]
 80020be:	4413      	add	r3, r2
 80020c0:	b2db      	uxtb	r3, r3
 80020c2:	3b01      	subs	r3, #1
 80020c4:	b2d8      	uxtb	r0, r3
 80020c6:	79ba      	ldrb	r2, [r7, #6]
 80020c8:	793b      	ldrb	r3, [r7, #4]
 80020ca:	4413      	add	r3, r2
 80020cc:	b2db      	uxtb	r3, r3
 80020ce:	3b01      	subs	r3, #1
 80020d0:	b2d9      	uxtb	r1, r3
 80020d2:	797a      	ldrb	r2, [r7, #5]
 80020d4:	7bfb      	ldrb	r3, [r7, #15]
 80020d6:	4413      	add	r3, r2
 80020d8:	b2db      	uxtb	r3, r3
 80020da:	461a      	mov	r2, r3
 80020dc:	f7ff fda4 	bl	8001c28 <setVoxel>
    setVoxel(x + s - 1, y + i, z);
 80020e0:	79fa      	ldrb	r2, [r7, #7]
 80020e2:	793b      	ldrb	r3, [r7, #4]
 80020e4:	4413      	add	r3, r2
 80020e6:	b2db      	uxtb	r3, r3
 80020e8:	3b01      	subs	r3, #1
 80020ea:	b2d8      	uxtb	r0, r3
 80020ec:	79ba      	ldrb	r2, [r7, #6]
 80020ee:	7bfb      	ldrb	r3, [r7, #15]
 80020f0:	4413      	add	r3, r2
 80020f2:	b2db      	uxtb	r3, r3
 80020f4:	797a      	ldrb	r2, [r7, #5]
 80020f6:	4619      	mov	r1, r3
 80020f8:	f7ff fd96 	bl	8001c28 <setVoxel>
    setVoxel(x, y + i, z + s - 1);
 80020fc:	79ba      	ldrb	r2, [r7, #6]
 80020fe:	7bfb      	ldrb	r3, [r7, #15]
 8002100:	4413      	add	r3, r2
 8002102:	b2d9      	uxtb	r1, r3
 8002104:	797a      	ldrb	r2, [r7, #5]
 8002106:	793b      	ldrb	r3, [r7, #4]
 8002108:	4413      	add	r3, r2
 800210a:	b2db      	uxtb	r3, r3
 800210c:	3b01      	subs	r3, #1
 800210e:	b2da      	uxtb	r2, r3
 8002110:	79fb      	ldrb	r3, [r7, #7]
 8002112:	4618      	mov	r0, r3
 8002114:	f7ff fd88 	bl	8001c28 <setVoxel>
    setVoxel(x + i, y + s - 1, z);
 8002118:	79fa      	ldrb	r2, [r7, #7]
 800211a:	7bfb      	ldrb	r3, [r7, #15]
 800211c:	4413      	add	r3, r2
 800211e:	b2d8      	uxtb	r0, r3
 8002120:	79ba      	ldrb	r2, [r7, #6]
 8002122:	793b      	ldrb	r3, [r7, #4]
 8002124:	4413      	add	r3, r2
 8002126:	b2db      	uxtb	r3, r3
 8002128:	3b01      	subs	r3, #1
 800212a:	b2db      	uxtb	r3, r3
 800212c:	797a      	ldrb	r2, [r7, #5]
 800212e:	4619      	mov	r1, r3
 8002130:	f7ff fd7a 	bl	8001c28 <setVoxel>
    setVoxel(x + i, y, z + s - 1);
 8002134:	79fa      	ldrb	r2, [r7, #7]
 8002136:	7bfb      	ldrb	r3, [r7, #15]
 8002138:	4413      	add	r3, r2
 800213a:	b2d8      	uxtb	r0, r3
 800213c:	797a      	ldrb	r2, [r7, #5]
 800213e:	793b      	ldrb	r3, [r7, #4]
 8002140:	4413      	add	r3, r2
 8002142:	b2db      	uxtb	r3, r3
 8002144:	3b01      	subs	r3, #1
 8002146:	b2da      	uxtb	r2, r3
 8002148:	79bb      	ldrb	r3, [r7, #6]
 800214a:	4619      	mov	r1, r3
 800214c:	f7ff fd6c 	bl	8001c28 <setVoxel>
    setVoxel(x + s - 1, y, z + i);
 8002150:	79fa      	ldrb	r2, [r7, #7]
 8002152:	793b      	ldrb	r3, [r7, #4]
 8002154:	4413      	add	r3, r2
 8002156:	b2db      	uxtb	r3, r3
 8002158:	3b01      	subs	r3, #1
 800215a:	b2d8      	uxtb	r0, r3
 800215c:	797a      	ldrb	r2, [r7, #5]
 800215e:	7bfb      	ldrb	r3, [r7, #15]
 8002160:	4413      	add	r3, r2
 8002162:	b2da      	uxtb	r2, r3
 8002164:	79bb      	ldrb	r3, [r7, #6]
 8002166:	4619      	mov	r1, r3
 8002168:	f7ff fd5e 	bl	8001c28 <setVoxel>
    setVoxel(x, y + s - 1, z + i);
 800216c:	79ba      	ldrb	r2, [r7, #6]
 800216e:	793b      	ldrb	r3, [r7, #4]
 8002170:	4413      	add	r3, r2
 8002172:	b2db      	uxtb	r3, r3
 8002174:	3b01      	subs	r3, #1
 8002176:	b2d9      	uxtb	r1, r3
 8002178:	797a      	ldrb	r2, [r7, #5]
 800217a:	7bfb      	ldrb	r3, [r7, #15]
 800217c:	4413      	add	r3, r2
 800217e:	b2da      	uxtb	r2, r3
 8002180:	79fb      	ldrb	r3, [r7, #7]
 8002182:	4618      	mov	r0, r3
 8002184:	f7ff fd50 	bl	8001c28 <setVoxel>
  for (uint8_t i = 0; i < s; i++) {
 8002188:	7bfb      	ldrb	r3, [r7, #15]
 800218a:	3301      	adds	r3, #1
 800218c:	73fb      	strb	r3, [r7, #15]
 800218e:	7bfa      	ldrb	r2, [r7, #15]
 8002190:	793b      	ldrb	r3, [r7, #4]
 8002192:	429a      	cmp	r2, r3
 8002194:	f4ff af50 	bcc.w	8002038 <drawCube+0x24>
  }
} //end drawCube()
 8002198:	bf00      	nop
 800219a:	bf00      	nop
 800219c:	3714      	adds	r7, #20
 800219e:	46bd      	mov	sp, r7
 80021a0:	bd90      	pop	{r4, r7, pc}
	...

080021a4 <lightCube>:

void lightCube() {
 80021a4:	b480      	push	{r7}
 80021a6:	b083      	sub	sp, #12
 80021a8:	af00      	add	r7, sp, #0
  for (uint8_t i = 0; i < 8; i++) {
 80021aa:	2300      	movs	r3, #0
 80021ac:	71fb      	strb	r3, [r7, #7]
 80021ae:	e013      	b.n	80021d8 <lightCube+0x34>
    for (uint8_t j = 0; j < 8; j++) {
 80021b0:	2300      	movs	r3, #0
 80021b2:	71bb      	strb	r3, [r7, #6]
 80021b4:	e00a      	b.n	80021cc <lightCube+0x28>
      cube[i][j] = 0xFF;
 80021b6:	79fa      	ldrb	r2, [r7, #7]
 80021b8:	79bb      	ldrb	r3, [r7, #6]
 80021ba:	490c      	ldr	r1, [pc, #48]	; (80021ec <lightCube+0x48>)
 80021bc:	00d2      	lsls	r2, r2, #3
 80021be:	440a      	add	r2, r1
 80021c0:	4413      	add	r3, r2
 80021c2:	22ff      	movs	r2, #255	; 0xff
 80021c4:	701a      	strb	r2, [r3, #0]
    for (uint8_t j = 0; j < 8; j++) {
 80021c6:	79bb      	ldrb	r3, [r7, #6]
 80021c8:	3301      	adds	r3, #1
 80021ca:	71bb      	strb	r3, [r7, #6]
 80021cc:	79bb      	ldrb	r3, [r7, #6]
 80021ce:	2b07      	cmp	r3, #7
 80021d0:	d9f1      	bls.n	80021b6 <lightCube+0x12>
  for (uint8_t i = 0; i < 8; i++) {
 80021d2:	79fb      	ldrb	r3, [r7, #7]
 80021d4:	3301      	adds	r3, #1
 80021d6:	71fb      	strb	r3, [r7, #7]
 80021d8:	79fb      	ldrb	r3, [r7, #7]
 80021da:	2b07      	cmp	r3, #7
 80021dc:	d9e8      	bls.n	80021b0 <lightCube+0xc>
    }
  }
} //end lightCube()
 80021de:	bf00      	nop
 80021e0:	bf00      	nop
 80021e2:	370c      	adds	r7, #12
 80021e4:	46bd      	mov	sp, r7
 80021e6:	bc80      	pop	{r7}
 80021e8:	4770      	bx	lr
 80021ea:	bf00      	nop
 80021ec:	200001bc 	.word	0x200001bc

080021f0 <clearCube>:

void clearCube(void) {
 80021f0:	b480      	push	{r7}
 80021f2:	b083      	sub	sp, #12
 80021f4:	af00      	add	r7, sp, #0
  for (uint8_t i = 0; i < 8; i++) {
 80021f6:	2300      	movs	r3, #0
 80021f8:	71fb      	strb	r3, [r7, #7]
 80021fa:	e013      	b.n	8002224 <clearCube+0x34>
    for (uint8_t j = 0; j < 8; j++) {
 80021fc:	2300      	movs	r3, #0
 80021fe:	71bb      	strb	r3, [r7, #6]
 8002200:	e00a      	b.n	8002218 <clearCube+0x28>
      cube[i][j] = 0;
 8002202:	79fa      	ldrb	r2, [r7, #7]
 8002204:	79bb      	ldrb	r3, [r7, #6]
 8002206:	490c      	ldr	r1, [pc, #48]	; (8002238 <clearCube+0x48>)
 8002208:	00d2      	lsls	r2, r2, #3
 800220a:	440a      	add	r2, r1
 800220c:	4413      	add	r3, r2
 800220e:	2200      	movs	r2, #0
 8002210:	701a      	strb	r2, [r3, #0]
    for (uint8_t j = 0; j < 8; j++) {
 8002212:	79bb      	ldrb	r3, [r7, #6]
 8002214:	3301      	adds	r3, #1
 8002216:	71bb      	strb	r3, [r7, #6]
 8002218:	79bb      	ldrb	r3, [r7, #6]
 800221a:	2b07      	cmp	r3, #7
 800221c:	d9f1      	bls.n	8002202 <clearCube+0x12>
  for (uint8_t i = 0; i < 8; i++) {
 800221e:	79fb      	ldrb	r3, [r7, #7]
 8002220:	3301      	adds	r3, #1
 8002222:	71fb      	strb	r3, [r7, #7]
 8002224:	79fb      	ldrb	r3, [r7, #7]
 8002226:	2b07      	cmp	r3, #7
 8002228:	d9e8      	bls.n	80021fc <clearCube+0xc>
    }
  }
} //end clearCube()
 800222a:	bf00      	nop
 800222c:	bf00      	nop
 800222e:	370c      	adds	r7, #12
 8002230:	46bd      	mov	sp, r7
 8002232:	bc80      	pop	{r7}
 8002234:	4770      	bx	lr
 8002236:	bf00      	nop
 8002238:	200001bc 	.word	0x200001bc

0800223c <HAL_TIM_PeriodElapsedCallback>:


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 800223c:	b480      	push	{r7}
 800223e:	b083      	sub	sp, #12
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2){
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800224c:	d102      	bne.n	8002254 <HAL_TIM_PeriodElapsedCallback+0x18>
		flag_nextLevel = 1;
 800224e:	4b08      	ldr	r3, [pc, #32]	; (8002270 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8002250:	2201      	movs	r2, #1
 8002252:	701a      	strb	r2, [r3, #0]
	}
	if(htim->Instance == TIM3){
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	4a06      	ldr	r2, [pc, #24]	; (8002274 <HAL_TIM_PeriodElapsedCallback+0x38>)
 800225a:	4293      	cmp	r3, r2
 800225c:	d102      	bne.n	8002264 <HAL_TIM_PeriodElapsedCallback+0x28>
		flag_tim3 = 1;
 800225e:	4b06      	ldr	r3, [pc, #24]	; (8002278 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8002260:	2201      	movs	r2, #1
 8002262:	701a      	strb	r2, [r3, #0]
	}
}
 8002264:	bf00      	nop
 8002266:	370c      	adds	r7, #12
 8002268:	46bd      	mov	sp, r7
 800226a:	bc80      	pop	{r7}
 800226c:	4770      	bx	lr
 800226e:	bf00      	nop
 8002270:	20000206 	.word	0x20000206
 8002274:	40000400 	.word	0x40000400
 8002278:	2000021b 	.word	0x2000021b

0800227c <HAL_UART_RxCpltCallback>:


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 800227c:	b480      	push	{r7}
 800227e:	b083      	sub	sp, #12
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]
	flag_uart = 1;
 8002284:	4b03      	ldr	r3, [pc, #12]	; (8002294 <HAL_UART_RxCpltCallback+0x18>)
 8002286:	2201      	movs	r2, #1
 8002288:	701a      	strb	r2, [r3, #0]
}
 800228a:	bf00      	nop
 800228c:	370c      	adds	r7, #12
 800228e:	46bd      	mov	sp, r7
 8002290:	bc80      	pop	{r7}
 8002292:	4770      	bx	lr
 8002294:	2000021d 	.word	0x2000021d

08002298 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002298:	b480      	push	{r7}
 800229a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800229c:	bf00      	nop
 800229e:	46bd      	mov	sp, r7
 80022a0:	bc80      	pop	{r7}
 80022a2:	4770      	bx	lr

080022a4 <start_menu>:
};

/////////////////////////////////////////
//         FUNCIONES PUBLICAS          //
/////////////////////////////////////////
void start_menu (void){
 80022a4:	b580      	push	{r7, lr}
 80022a6:	af00      	add	r7, sp, #0
	init_pantalla();
 80022a8:	f7fe f87e 	bl	80003a8 <init_pantalla>
	init_menuPrincipal();
 80022ac:	f000 f814 	bl	80022d8 <init_menuPrincipal>
	menuActual = &menu[MENU_PRINCIPAL];
 80022b0:	4b02      	ldr	r3, [pc, #8]	; (80022bc <start_menu+0x18>)
 80022b2:	4a03      	ldr	r2, [pc, #12]	; (80022c0 <start_menu+0x1c>)
 80022b4:	601a      	str	r2, [r3, #0]
}
 80022b6:	bf00      	nop
 80022b8:	bd80      	pop	{r7, pc}
 80022ba:	bf00      	nop
 80022bc:	2000037c 	.word	0x2000037c
 80022c0:	2000005c 	.word	0x2000005c

080022c4 <check_menu>:

void check_menu (void){
 80022c4:	b580      	push	{r7, lr}
 80022c6:	af00      	add	r7, sp, #0
	menuActual->accion();
 80022c8:	4b02      	ldr	r3, [pc, #8]	; (80022d4 <check_menu+0x10>)
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	68db      	ldr	r3, [r3, #12]
 80022ce:	4798      	blx	r3
}
 80022d0:	bf00      	nop
 80022d2:	bd80      	pop	{r7, pc}
 80022d4:	2000037c 	.word	0x2000037c

080022d8 <init_menuPrincipal>:

/////////////////////////////////////////
//          INICIALIZADORES            //
/////////////////////////////////////////

void init_menuPrincipal (void){
 80022d8:	b480      	push	{r7}
 80022da:	af00      	add	r7, sp, #0

//	set_pantalla(PANT_init_menuPrincipal);
	menuActual = &menu[MENU_PRINCIPAL];
 80022dc:	4b03      	ldr	r3, [pc, #12]	; (80022ec <init_menuPrincipal+0x14>)
 80022de:	4a04      	ldr	r2, [pc, #16]	; (80022f0 <init_menuPrincipal+0x18>)
 80022e0:	601a      	str	r2, [r3, #0]

} //end init_menuPrincipal()
 80022e2:	bf00      	nop
 80022e4:	46bd      	mov	sp, r7
 80022e6:	bc80      	pop	{r7}
 80022e8:	4770      	bx	lr
 80022ea:	bf00      	nop
 80022ec:	2000037c 	.word	0x2000037c
 80022f0:	2000005c 	.word	0x2000005c

080022f4 <init_eligeEfecto>:

void init_eligeEfecto (void){
 80022f4:	b480      	push	{r7}
 80022f6:	af00      	add	r7, sp, #0

} //end init_eligeEfecto()
 80022f8:	bf00      	nop
 80022fa:	46bd      	mov	sp, r7
 80022fc:	bc80      	pop	{r7}
 80022fe:	4770      	bx	lr

08002300 <init_menuAdc>:

void init_menuAdc (void){
 8002300:	b480      	push	{r7}
 8002302:	af00      	add	r7, sp, #0

} //end init_menuAdc()
 8002304:	bf00      	nop
 8002306:	46bd      	mov	sp, r7
 8002308:	bc80      	pop	{r7}
 800230a:	4770      	bx	lr

0800230c <acc_menuPrincipal>:
/////////////////////////////////////////
//            ACCIONES                 //
/////////////////////////////////////////

void acc_menuPrincipal (void){
 800230c:	b480      	push	{r7}
 800230e:	af00      	add	r7, sp, #0



} //end acc_menuPrincipal()
 8002310:	bf00      	nop
 8002312:	46bd      	mov	sp, r7
 8002314:	bc80      	pop	{r7}
 8002316:	4770      	bx	lr

08002318 <acc_eligeEfecto>:

void acc_eligeEfecto (void){
 8002318:	b480      	push	{r7}
 800231a:	af00      	add	r7, sp, #0

} //end acc_eligeEfecto()
 800231c:	bf00      	nop
 800231e:	46bd      	mov	sp, r7
 8002320:	bc80      	pop	{r7}
 8002322:	4770      	bx	lr

08002324 <acc_menuAdc>:

void acc_menuAdc (void){
 8002324:	b480      	push	{r7}
 8002326:	af00      	add	r7, sp, #0

} //end acc_menuAdc()
 8002328:	bf00      	nop
 800232a:	46bd      	mov	sp, r7
 800232c:	bc80      	pop	{r7}
 800232e:	4770      	bx	lr

08002330 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 8002334:	4b18      	ldr	r3, [pc, #96]	; (8002398 <MX_SPI1_Init+0x68>)
 8002336:	4a19      	ldr	r2, [pc, #100]	; (800239c <MX_SPI1_Init+0x6c>)
 8002338:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800233a:	4b17      	ldr	r3, [pc, #92]	; (8002398 <MX_SPI1_Init+0x68>)
 800233c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002340:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 8002342:	4b15      	ldr	r3, [pc, #84]	; (8002398 <MX_SPI1_Init+0x68>)
 8002344:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8002348:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800234a:	4b13      	ldr	r3, [pc, #76]	; (8002398 <MX_SPI1_Init+0x68>)
 800234c:	2200      	movs	r2, #0
 800234e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002350:	4b11      	ldr	r3, [pc, #68]	; (8002398 <MX_SPI1_Init+0x68>)
 8002352:	2200      	movs	r2, #0
 8002354:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002356:	4b10      	ldr	r3, [pc, #64]	; (8002398 <MX_SPI1_Init+0x68>)
 8002358:	2200      	movs	r2, #0
 800235a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800235c:	4b0e      	ldr	r3, [pc, #56]	; (8002398 <MX_SPI1_Init+0x68>)
 800235e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002362:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8002364:	4b0c      	ldr	r3, [pc, #48]	; (8002398 <MX_SPI1_Init+0x68>)
 8002366:	2230      	movs	r2, #48	; 0x30
 8002368:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800236a:	4b0b      	ldr	r3, [pc, #44]	; (8002398 <MX_SPI1_Init+0x68>)
 800236c:	2200      	movs	r2, #0
 800236e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002370:	4b09      	ldr	r3, [pc, #36]	; (8002398 <MX_SPI1_Init+0x68>)
 8002372:	2200      	movs	r2, #0
 8002374:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002376:	4b08      	ldr	r3, [pc, #32]	; (8002398 <MX_SPI1_Init+0x68>)
 8002378:	2200      	movs	r2, #0
 800237a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800237c:	4b06      	ldr	r3, [pc, #24]	; (8002398 <MX_SPI1_Init+0x68>)
 800237e:	220a      	movs	r2, #10
 8002380:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002382:	4805      	ldr	r0, [pc, #20]	; (8002398 <MX_SPI1_Init+0x68>)
 8002384:	f002 f884 	bl	8004490 <HAL_SPI_Init>
 8002388:	4603      	mov	r3, r0
 800238a:	2b00      	cmp	r3, #0
 800238c:	d001      	beq.n	8002392 <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 800238e:	f7ff ff83 	bl	8002298 <Error_Handler>
  }

}
 8002392:	bf00      	nop
 8002394:	bd80      	pop	{r7, pc}
 8002396:	bf00      	nop
 8002398:	20000380 	.word	0x20000380
 800239c:	40013000 	.word	0x40013000

080023a0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80023a0:	b580      	push	{r7, lr}
 80023a2:	b088      	sub	sp, #32
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023a8:	f107 0310 	add.w	r3, r7, #16
 80023ac:	2200      	movs	r2, #0
 80023ae:	601a      	str	r2, [r3, #0]
 80023b0:	605a      	str	r2, [r3, #4]
 80023b2:	609a      	str	r2, [r3, #8]
 80023b4:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	4a15      	ldr	r2, [pc, #84]	; (8002410 <HAL_SPI_MspInit+0x70>)
 80023bc:	4293      	cmp	r3, r2
 80023be:	d123      	bne.n	8002408 <HAL_SPI_MspInit+0x68>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80023c0:	4b14      	ldr	r3, [pc, #80]	; (8002414 <HAL_SPI_MspInit+0x74>)
 80023c2:	699b      	ldr	r3, [r3, #24]
 80023c4:	4a13      	ldr	r2, [pc, #76]	; (8002414 <HAL_SPI_MspInit+0x74>)
 80023c6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80023ca:	6193      	str	r3, [r2, #24]
 80023cc:	4b11      	ldr	r3, [pc, #68]	; (8002414 <HAL_SPI_MspInit+0x74>)
 80023ce:	699b      	ldr	r3, [r3, #24]
 80023d0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80023d4:	60fb      	str	r3, [r7, #12]
 80023d6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023d8:	4b0e      	ldr	r3, [pc, #56]	; (8002414 <HAL_SPI_MspInit+0x74>)
 80023da:	699b      	ldr	r3, [r3, #24]
 80023dc:	4a0d      	ldr	r2, [pc, #52]	; (8002414 <HAL_SPI_MspInit+0x74>)
 80023de:	f043 0304 	orr.w	r3, r3, #4
 80023e2:	6193      	str	r3, [r2, #24]
 80023e4:	4b0b      	ldr	r3, [pc, #44]	; (8002414 <HAL_SPI_MspInit+0x74>)
 80023e6:	699b      	ldr	r3, [r3, #24]
 80023e8:	f003 0304 	and.w	r3, r3, #4
 80023ec:	60bb      	str	r3, [r7, #8]
 80023ee:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80023f0:	23a0      	movs	r3, #160	; 0xa0
 80023f2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023f4:	2302      	movs	r3, #2
 80023f6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80023f8:	2303      	movs	r3, #3
 80023fa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023fc:	f107 0310 	add.w	r3, r7, #16
 8002400:	4619      	mov	r1, r3
 8002402:	4805      	ldr	r0, [pc, #20]	; (8002418 <HAL_SPI_MspInit+0x78>)
 8002404:	f001 f87c 	bl	8003500 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8002408:	bf00      	nop
 800240a:	3720      	adds	r7, #32
 800240c:	46bd      	mov	sp, r7
 800240e:	bd80      	pop	{r7, pc}
 8002410:	40013000 	.word	0x40013000
 8002414:	40021000 	.word	0x40021000
 8002418:	40010800 	.word	0x40010800

0800241c <ssd1306_I2C_Init>:
//  _| |_ / /_| |____ 
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 800241c:	b480      	push	{r7}
 800241e:	b083      	sub	sp, #12
 8002420:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 8002422:	4b07      	ldr	r3, [pc, #28]	; (8002440 <ssd1306_I2C_Init+0x24>)
 8002424:	607b      	str	r3, [r7, #4]
	while(p>0)
 8002426:	e002      	b.n	800242e <ssd1306_I2C_Init+0x12>
		p--;
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	3b01      	subs	r3, #1
 800242c:	607b      	str	r3, [r7, #4]
	while(p>0)
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	2b00      	cmp	r3, #0
 8002432:	d1f9      	bne.n	8002428 <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 8002434:	bf00      	nop
 8002436:	bf00      	nop
 8002438:	370c      	adds	r7, #12
 800243a:	46bd      	mov	sp, r7
 800243c:	bc80      	pop	{r7}
 800243e:	4770      	bx	lr
 8002440:	0003d090 	.word	0x0003d090

08002444 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002444:	b480      	push	{r7}
 8002446:	b085      	sub	sp, #20
 8002448:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800244a:	4b15      	ldr	r3, [pc, #84]	; (80024a0 <HAL_MspInit+0x5c>)
 800244c:	699b      	ldr	r3, [r3, #24]
 800244e:	4a14      	ldr	r2, [pc, #80]	; (80024a0 <HAL_MspInit+0x5c>)
 8002450:	f043 0301 	orr.w	r3, r3, #1
 8002454:	6193      	str	r3, [r2, #24]
 8002456:	4b12      	ldr	r3, [pc, #72]	; (80024a0 <HAL_MspInit+0x5c>)
 8002458:	699b      	ldr	r3, [r3, #24]
 800245a:	f003 0301 	and.w	r3, r3, #1
 800245e:	60bb      	str	r3, [r7, #8]
 8002460:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002462:	4b0f      	ldr	r3, [pc, #60]	; (80024a0 <HAL_MspInit+0x5c>)
 8002464:	69db      	ldr	r3, [r3, #28]
 8002466:	4a0e      	ldr	r2, [pc, #56]	; (80024a0 <HAL_MspInit+0x5c>)
 8002468:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800246c:	61d3      	str	r3, [r2, #28]
 800246e:	4b0c      	ldr	r3, [pc, #48]	; (80024a0 <HAL_MspInit+0x5c>)
 8002470:	69db      	ldr	r3, [r3, #28]
 8002472:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002476:	607b      	str	r3, [r7, #4]
 8002478:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800247a:	4b0a      	ldr	r3, [pc, #40]	; (80024a4 <HAL_MspInit+0x60>)
 800247c:	685b      	ldr	r3, [r3, #4]
 800247e:	60fb      	str	r3, [r7, #12]
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002486:	60fb      	str	r3, [r7, #12]
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800248e:	60fb      	str	r3, [r7, #12]
 8002490:	4a04      	ldr	r2, [pc, #16]	; (80024a4 <HAL_MspInit+0x60>)
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002496:	bf00      	nop
 8002498:	3714      	adds	r7, #20
 800249a:	46bd      	mov	sp, r7
 800249c:	bc80      	pop	{r7}
 800249e:	4770      	bx	lr
 80024a0:	40021000 	.word	0x40021000
 80024a4:	40010000 	.word	0x40010000

080024a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80024a8:	b480      	push	{r7}
 80024aa:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80024ac:	bf00      	nop
 80024ae:	46bd      	mov	sp, r7
 80024b0:	bc80      	pop	{r7}
 80024b2:	4770      	bx	lr

080024b4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 0);
 80024b8:	2200      	movs	r2, #0
 80024ba:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80024be:	4802      	ldr	r0, [pc, #8]	; (80024c8 <HardFault_Handler+0x14>)
 80024c0:	f001 f9b9 	bl	8003836 <HAL_GPIO_WritePin>
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80024c4:	e7fe      	b.n	80024c4 <HardFault_Handler+0x10>
 80024c6:	bf00      	nop
 80024c8:	40011000 	.word	0x40011000

080024cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80024cc:	b480      	push	{r7}
 80024ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80024d0:	e7fe      	b.n	80024d0 <MemManage_Handler+0x4>

080024d2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80024d2:	b480      	push	{r7}
 80024d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80024d6:	e7fe      	b.n	80024d6 <BusFault_Handler+0x4>

080024d8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80024d8:	b480      	push	{r7}
 80024da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80024dc:	e7fe      	b.n	80024dc <UsageFault_Handler+0x4>

080024de <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80024de:	b480      	push	{r7}
 80024e0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80024e2:	bf00      	nop
 80024e4:	46bd      	mov	sp, r7
 80024e6:	bc80      	pop	{r7}
 80024e8:	4770      	bx	lr

080024ea <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80024ea:	b480      	push	{r7}
 80024ec:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80024ee:	bf00      	nop
 80024f0:	46bd      	mov	sp, r7
 80024f2:	bc80      	pop	{r7}
 80024f4:	4770      	bx	lr

080024f6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80024f6:	b480      	push	{r7}
 80024f8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80024fa:	bf00      	nop
 80024fc:	46bd      	mov	sp, r7
 80024fe:	bc80      	pop	{r7}
 8002500:	4770      	bx	lr

08002502 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002502:	b580      	push	{r7, lr}
 8002504:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002506:	f000 faab 	bl	8002a60 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800250a:	bf00      	nop
 800250c:	bd80      	pop	{r7, pc}
	...

08002510 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002514:	4802      	ldr	r0, [pc, #8]	; (8002520 <TIM2_IRQHandler+0x10>)
 8002516:	f002 fac3 	bl	8004aa0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800251a:	bf00      	nop
 800251c:	bd80      	pop	{r7, pc}
 800251e:	bf00      	nop
 8002520:	200003dc 	.word	0x200003dc

08002524 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002528:	4802      	ldr	r0, [pc, #8]	; (8002534 <TIM3_IRQHandler+0x10>)
 800252a:	f002 fab9 	bl	8004aa0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800252e:	bf00      	nop
 8002530:	bd80      	pop	{r7, pc}
 8002532:	bf00      	nop
 8002534:	20000424 	.word	0x20000424

08002538 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800253c:	4802      	ldr	r0, [pc, #8]	; (8002548 <USART1_IRQHandler+0x10>)
 800253e:	f002 fe85 	bl	800524c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002542:	bf00      	nop
 8002544:	bd80      	pop	{r7, pc}
 8002546:	bf00      	nop
 8002548:	2000046c 	.word	0x2000046c

0800254c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800254c:	b480      	push	{r7}
 800254e:	af00      	add	r7, sp, #0
	return 1;
 8002550:	2301      	movs	r3, #1
}
 8002552:	4618      	mov	r0, r3
 8002554:	46bd      	mov	sp, r7
 8002556:	bc80      	pop	{r7}
 8002558:	4770      	bx	lr

0800255a <_kill>:

int _kill(int pid, int sig)
{
 800255a:	b580      	push	{r7, lr}
 800255c:	b082      	sub	sp, #8
 800255e:	af00      	add	r7, sp, #0
 8002560:	6078      	str	r0, [r7, #4]
 8002562:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002564:	f003 fa50 	bl	8005a08 <__errno>
 8002568:	4603      	mov	r3, r0
 800256a:	2216      	movs	r2, #22
 800256c:	601a      	str	r2, [r3, #0]
	return -1;
 800256e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8002572:	4618      	mov	r0, r3
 8002574:	3708      	adds	r7, #8
 8002576:	46bd      	mov	sp, r7
 8002578:	bd80      	pop	{r7, pc}

0800257a <_exit>:

void _exit (int status)
{
 800257a:	b580      	push	{r7, lr}
 800257c:	b082      	sub	sp, #8
 800257e:	af00      	add	r7, sp, #0
 8002580:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002582:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002586:	6878      	ldr	r0, [r7, #4]
 8002588:	f7ff ffe7 	bl	800255a <_kill>
	while (1) {}		/* Make sure we hang here */
 800258c:	e7fe      	b.n	800258c <_exit+0x12>

0800258e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800258e:	b580      	push	{r7, lr}
 8002590:	b086      	sub	sp, #24
 8002592:	af00      	add	r7, sp, #0
 8002594:	60f8      	str	r0, [r7, #12]
 8002596:	60b9      	str	r1, [r7, #8]
 8002598:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800259a:	2300      	movs	r3, #0
 800259c:	617b      	str	r3, [r7, #20]
 800259e:	e00a      	b.n	80025b6 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80025a0:	f3af 8000 	nop.w
 80025a4:	4601      	mov	r1, r0
 80025a6:	68bb      	ldr	r3, [r7, #8]
 80025a8:	1c5a      	adds	r2, r3, #1
 80025aa:	60ba      	str	r2, [r7, #8]
 80025ac:	b2ca      	uxtb	r2, r1
 80025ae:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025b0:	697b      	ldr	r3, [r7, #20]
 80025b2:	3301      	adds	r3, #1
 80025b4:	617b      	str	r3, [r7, #20]
 80025b6:	697a      	ldr	r2, [r7, #20]
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	429a      	cmp	r2, r3
 80025bc:	dbf0      	blt.n	80025a0 <_read+0x12>
	}

return len;
 80025be:	687b      	ldr	r3, [r7, #4]
}
 80025c0:	4618      	mov	r0, r3
 80025c2:	3718      	adds	r7, #24
 80025c4:	46bd      	mov	sp, r7
 80025c6:	bd80      	pop	{r7, pc}

080025c8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80025c8:	b580      	push	{r7, lr}
 80025ca:	b086      	sub	sp, #24
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	60f8      	str	r0, [r7, #12]
 80025d0:	60b9      	str	r1, [r7, #8]
 80025d2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025d4:	2300      	movs	r3, #0
 80025d6:	617b      	str	r3, [r7, #20]
 80025d8:	e009      	b.n	80025ee <_write+0x26>
	{
		__io_putchar(*ptr++);
 80025da:	68bb      	ldr	r3, [r7, #8]
 80025dc:	1c5a      	adds	r2, r3, #1
 80025de:	60ba      	str	r2, [r7, #8]
 80025e0:	781b      	ldrb	r3, [r3, #0]
 80025e2:	4618      	mov	r0, r3
 80025e4:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025e8:	697b      	ldr	r3, [r7, #20]
 80025ea:	3301      	adds	r3, #1
 80025ec:	617b      	str	r3, [r7, #20]
 80025ee:	697a      	ldr	r2, [r7, #20]
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	429a      	cmp	r2, r3
 80025f4:	dbf1      	blt.n	80025da <_write+0x12>
	}
	return len;
 80025f6:	687b      	ldr	r3, [r7, #4]
}
 80025f8:	4618      	mov	r0, r3
 80025fa:	3718      	adds	r7, #24
 80025fc:	46bd      	mov	sp, r7
 80025fe:	bd80      	pop	{r7, pc}

08002600 <_close>:

int _close(int file)
{
 8002600:	b480      	push	{r7}
 8002602:	b083      	sub	sp, #12
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]
	return -1;
 8002608:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800260c:	4618      	mov	r0, r3
 800260e:	370c      	adds	r7, #12
 8002610:	46bd      	mov	sp, r7
 8002612:	bc80      	pop	{r7}
 8002614:	4770      	bx	lr

08002616 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002616:	b480      	push	{r7}
 8002618:	b083      	sub	sp, #12
 800261a:	af00      	add	r7, sp, #0
 800261c:	6078      	str	r0, [r7, #4]
 800261e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002620:	683b      	ldr	r3, [r7, #0]
 8002622:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002626:	605a      	str	r2, [r3, #4]
	return 0;
 8002628:	2300      	movs	r3, #0
}
 800262a:	4618      	mov	r0, r3
 800262c:	370c      	adds	r7, #12
 800262e:	46bd      	mov	sp, r7
 8002630:	bc80      	pop	{r7}
 8002632:	4770      	bx	lr

08002634 <_isatty>:

int _isatty(int file)
{
 8002634:	b480      	push	{r7}
 8002636:	b083      	sub	sp, #12
 8002638:	af00      	add	r7, sp, #0
 800263a:	6078      	str	r0, [r7, #4]
	return 1;
 800263c:	2301      	movs	r3, #1
}
 800263e:	4618      	mov	r0, r3
 8002640:	370c      	adds	r7, #12
 8002642:	46bd      	mov	sp, r7
 8002644:	bc80      	pop	{r7}
 8002646:	4770      	bx	lr

08002648 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002648:	b480      	push	{r7}
 800264a:	b085      	sub	sp, #20
 800264c:	af00      	add	r7, sp, #0
 800264e:	60f8      	str	r0, [r7, #12]
 8002650:	60b9      	str	r1, [r7, #8]
 8002652:	607a      	str	r2, [r7, #4]
	return 0;
 8002654:	2300      	movs	r3, #0
}
 8002656:	4618      	mov	r0, r3
 8002658:	3714      	adds	r7, #20
 800265a:	46bd      	mov	sp, r7
 800265c:	bc80      	pop	{r7}
 800265e:	4770      	bx	lr

08002660 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	b086      	sub	sp, #24
 8002664:	af00      	add	r7, sp, #0
 8002666:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002668:	4a14      	ldr	r2, [pc, #80]	; (80026bc <_sbrk+0x5c>)
 800266a:	4b15      	ldr	r3, [pc, #84]	; (80026c0 <_sbrk+0x60>)
 800266c:	1ad3      	subs	r3, r2, r3
 800266e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002670:	697b      	ldr	r3, [r7, #20]
 8002672:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002674:	4b13      	ldr	r3, [pc, #76]	; (80026c4 <_sbrk+0x64>)
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	2b00      	cmp	r3, #0
 800267a:	d102      	bne.n	8002682 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800267c:	4b11      	ldr	r3, [pc, #68]	; (80026c4 <_sbrk+0x64>)
 800267e:	4a12      	ldr	r2, [pc, #72]	; (80026c8 <_sbrk+0x68>)
 8002680:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002682:	4b10      	ldr	r3, [pc, #64]	; (80026c4 <_sbrk+0x64>)
 8002684:	681a      	ldr	r2, [r3, #0]
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	4413      	add	r3, r2
 800268a:	693a      	ldr	r2, [r7, #16]
 800268c:	429a      	cmp	r2, r3
 800268e:	d207      	bcs.n	80026a0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002690:	f003 f9ba 	bl	8005a08 <__errno>
 8002694:	4603      	mov	r3, r0
 8002696:	220c      	movs	r2, #12
 8002698:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800269a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800269e:	e009      	b.n	80026b4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80026a0:	4b08      	ldr	r3, [pc, #32]	; (80026c4 <_sbrk+0x64>)
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80026a6:	4b07      	ldr	r3, [pc, #28]	; (80026c4 <_sbrk+0x64>)
 80026a8:	681a      	ldr	r2, [r3, #0]
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	4413      	add	r3, r2
 80026ae:	4a05      	ldr	r2, [pc, #20]	; (80026c4 <_sbrk+0x64>)
 80026b0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80026b2:	68fb      	ldr	r3, [r7, #12]
}
 80026b4:	4618      	mov	r0, r3
 80026b6:	3718      	adds	r7, #24
 80026b8:	46bd      	mov	sp, r7
 80026ba:	bd80      	pop	{r7, pc}
 80026bc:	20005000 	.word	0x20005000
 80026c0:	00000400 	.word	0x00000400
 80026c4:	200003d8 	.word	0x200003d8
 80026c8:	200004c8 	.word	0x200004c8

080026cc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80026cc:	b480      	push	{r7}
 80026ce:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80026d0:	bf00      	nop
 80026d2:	46bd      	mov	sp, r7
 80026d4:	bc80      	pop	{r7}
 80026d6:	4770      	bx	lr

080026d8 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	b086      	sub	sp, #24
 80026dc:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80026de:	f107 0308 	add.w	r3, r7, #8
 80026e2:	2200      	movs	r2, #0
 80026e4:	601a      	str	r2, [r3, #0]
 80026e6:	605a      	str	r2, [r3, #4]
 80026e8:	609a      	str	r2, [r3, #8]
 80026ea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80026ec:	463b      	mov	r3, r7
 80026ee:	2200      	movs	r2, #0
 80026f0:	601a      	str	r2, [r3, #0]
 80026f2:	605a      	str	r2, [r3, #4]

  htim2.Instance = TIM2;
 80026f4:	4b1d      	ldr	r3, [pc, #116]	; (800276c <MX_TIM2_Init+0x94>)
 80026f6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80026fa:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 225-1;
 80026fc:	4b1b      	ldr	r3, [pc, #108]	; (800276c <MX_TIM2_Init+0x94>)
 80026fe:	22e0      	movs	r2, #224	; 0xe0
 8002700:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002702:	4b1a      	ldr	r3, [pc, #104]	; (800276c <MX_TIM2_Init+0x94>)
 8002704:	2200      	movs	r2, #0
 8002706:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 8002708:	4b18      	ldr	r3, [pc, #96]	; (800276c <MX_TIM2_Init+0x94>)
 800270a:	f240 32e7 	movw	r2, #999	; 0x3e7
 800270e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002710:	4b16      	ldr	r3, [pc, #88]	; (800276c <MX_TIM2_Init+0x94>)
 8002712:	2200      	movs	r2, #0
 8002714:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002716:	4b15      	ldr	r3, [pc, #84]	; (800276c <MX_TIM2_Init+0x94>)
 8002718:	2200      	movs	r2, #0
 800271a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800271c:	4813      	ldr	r0, [pc, #76]	; (800276c <MX_TIM2_Init+0x94>)
 800271e:	f002 f91d 	bl	800495c <HAL_TIM_Base_Init>
 8002722:	4603      	mov	r3, r0
 8002724:	2b00      	cmp	r3, #0
 8002726:	d001      	beq.n	800272c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8002728:	f7ff fdb6 	bl	8002298 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800272c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002730:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002732:	f107 0308 	add.w	r3, r7, #8
 8002736:	4619      	mov	r1, r3
 8002738:	480c      	ldr	r0, [pc, #48]	; (800276c <MX_TIM2_Init+0x94>)
 800273a:	f002 fab9 	bl	8004cb0 <HAL_TIM_ConfigClockSource>
 800273e:	4603      	mov	r3, r0
 8002740:	2b00      	cmp	r3, #0
 8002742:	d001      	beq.n	8002748 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002744:	f7ff fda8 	bl	8002298 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002748:	2300      	movs	r3, #0
 800274a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800274c:	2300      	movs	r3, #0
 800274e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002750:	463b      	mov	r3, r7
 8002752:	4619      	mov	r1, r3
 8002754:	4805      	ldr	r0, [pc, #20]	; (800276c <MX_TIM2_Init+0x94>)
 8002756:	f002 fc8b 	bl	8005070 <HAL_TIMEx_MasterConfigSynchronization>
 800275a:	4603      	mov	r3, r0
 800275c:	2b00      	cmp	r3, #0
 800275e:	d001      	beq.n	8002764 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8002760:	f7ff fd9a 	bl	8002298 <Error_Handler>
  }

}
 8002764:	bf00      	nop
 8002766:	3718      	adds	r7, #24
 8002768:	46bd      	mov	sp, r7
 800276a:	bd80      	pop	{r7, pc}
 800276c:	200003dc 	.word	0x200003dc

08002770 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002770:	b580      	push	{r7, lr}
 8002772:	b086      	sub	sp, #24
 8002774:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002776:	f107 0308 	add.w	r3, r7, #8
 800277a:	2200      	movs	r2, #0
 800277c:	601a      	str	r2, [r3, #0]
 800277e:	605a      	str	r2, [r3, #4]
 8002780:	609a      	str	r2, [r3, #8]
 8002782:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002784:	463b      	mov	r3, r7
 8002786:	2200      	movs	r2, #0
 8002788:	601a      	str	r2, [r3, #0]
 800278a:	605a      	str	r2, [r3, #4]

  htim3.Instance = TIM3;
 800278c:	4b1d      	ldr	r3, [pc, #116]	; (8002804 <MX_TIM3_Init+0x94>)
 800278e:	4a1e      	ldr	r2, [pc, #120]	; (8002808 <MX_TIM3_Init+0x98>)
 8002790:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 720-1;
 8002792:	4b1c      	ldr	r3, [pc, #112]	; (8002804 <MX_TIM3_Init+0x94>)
 8002794:	f240 22cf 	movw	r2, #719	; 0x2cf
 8002798:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800279a:	4b1a      	ldr	r3, [pc, #104]	; (8002804 <MX_TIM3_Init+0x94>)
 800279c:	2200      	movs	r2, #0
 800279e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 80027a0:	4b18      	ldr	r3, [pc, #96]	; (8002804 <MX_TIM3_Init+0x94>)
 80027a2:	f240 32e7 	movw	r2, #999	; 0x3e7
 80027a6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80027a8:	4b16      	ldr	r3, [pc, #88]	; (8002804 <MX_TIM3_Init+0x94>)
 80027aa:	2200      	movs	r2, #0
 80027ac:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80027ae:	4b15      	ldr	r3, [pc, #84]	; (8002804 <MX_TIM3_Init+0x94>)
 80027b0:	2200      	movs	r2, #0
 80027b2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80027b4:	4813      	ldr	r0, [pc, #76]	; (8002804 <MX_TIM3_Init+0x94>)
 80027b6:	f002 f8d1 	bl	800495c <HAL_TIM_Base_Init>
 80027ba:	4603      	mov	r3, r0
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d001      	beq.n	80027c4 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 80027c0:	f7ff fd6a 	bl	8002298 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80027c4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80027c8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80027ca:	f107 0308 	add.w	r3, r7, #8
 80027ce:	4619      	mov	r1, r3
 80027d0:	480c      	ldr	r0, [pc, #48]	; (8002804 <MX_TIM3_Init+0x94>)
 80027d2:	f002 fa6d 	bl	8004cb0 <HAL_TIM_ConfigClockSource>
 80027d6:	4603      	mov	r3, r0
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d001      	beq.n	80027e0 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 80027dc:	f7ff fd5c 	bl	8002298 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80027e0:	2300      	movs	r3, #0
 80027e2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80027e4:	2300      	movs	r3, #0
 80027e6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80027e8:	463b      	mov	r3, r7
 80027ea:	4619      	mov	r1, r3
 80027ec:	4805      	ldr	r0, [pc, #20]	; (8002804 <MX_TIM3_Init+0x94>)
 80027ee:	f002 fc3f 	bl	8005070 <HAL_TIMEx_MasterConfigSynchronization>
 80027f2:	4603      	mov	r3, r0
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d001      	beq.n	80027fc <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 80027f8:	f7ff fd4e 	bl	8002298 <Error_Handler>
  }

}
 80027fc:	bf00      	nop
 80027fe:	3718      	adds	r7, #24
 8002800:	46bd      	mov	sp, r7
 8002802:	bd80      	pop	{r7, pc}
 8002804:	20000424 	.word	0x20000424
 8002808:	40000400 	.word	0x40000400

0800280c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b084      	sub	sp, #16
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800281c:	d114      	bne.n	8002848 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800281e:	4b19      	ldr	r3, [pc, #100]	; (8002884 <HAL_TIM_Base_MspInit+0x78>)
 8002820:	69db      	ldr	r3, [r3, #28]
 8002822:	4a18      	ldr	r2, [pc, #96]	; (8002884 <HAL_TIM_Base_MspInit+0x78>)
 8002824:	f043 0301 	orr.w	r3, r3, #1
 8002828:	61d3      	str	r3, [r2, #28]
 800282a:	4b16      	ldr	r3, [pc, #88]	; (8002884 <HAL_TIM_Base_MspInit+0x78>)
 800282c:	69db      	ldr	r3, [r3, #28]
 800282e:	f003 0301 	and.w	r3, r3, #1
 8002832:	60fb      	str	r3, [r7, #12]
 8002834:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002836:	2200      	movs	r2, #0
 8002838:	2100      	movs	r1, #0
 800283a:	201c      	movs	r0, #28
 800283c:	f000 fd79 	bl	8003332 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002840:	201c      	movs	r0, #28
 8002842:	f000 fd92 	bl	800336a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8002846:	e018      	b.n	800287a <HAL_TIM_Base_MspInit+0x6e>
  else if(tim_baseHandle->Instance==TIM3)
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	4a0e      	ldr	r2, [pc, #56]	; (8002888 <HAL_TIM_Base_MspInit+0x7c>)
 800284e:	4293      	cmp	r3, r2
 8002850:	d113      	bne.n	800287a <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002852:	4b0c      	ldr	r3, [pc, #48]	; (8002884 <HAL_TIM_Base_MspInit+0x78>)
 8002854:	69db      	ldr	r3, [r3, #28]
 8002856:	4a0b      	ldr	r2, [pc, #44]	; (8002884 <HAL_TIM_Base_MspInit+0x78>)
 8002858:	f043 0302 	orr.w	r3, r3, #2
 800285c:	61d3      	str	r3, [r2, #28]
 800285e:	4b09      	ldr	r3, [pc, #36]	; (8002884 <HAL_TIM_Base_MspInit+0x78>)
 8002860:	69db      	ldr	r3, [r3, #28]
 8002862:	f003 0302 	and.w	r3, r3, #2
 8002866:	60bb      	str	r3, [r7, #8]
 8002868:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800286a:	2200      	movs	r2, #0
 800286c:	2100      	movs	r1, #0
 800286e:	201d      	movs	r0, #29
 8002870:	f000 fd5f 	bl	8003332 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002874:	201d      	movs	r0, #29
 8002876:	f000 fd78 	bl	800336a <HAL_NVIC_EnableIRQ>
}
 800287a:	bf00      	nop
 800287c:	3710      	adds	r7, #16
 800287e:	46bd      	mov	sp, r7
 8002880:	bd80      	pop	{r7, pc}
 8002882:	bf00      	nop
 8002884:	40021000 	.word	0x40021000
 8002888:	40000400 	.word	0x40000400

0800288c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800288c:	b580      	push	{r7, lr}
 800288e:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8002890:	4b11      	ldr	r3, [pc, #68]	; (80028d8 <MX_USART1_UART_Init+0x4c>)
 8002892:	4a12      	ldr	r2, [pc, #72]	; (80028dc <MX_USART1_UART_Init+0x50>)
 8002894:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002896:	4b10      	ldr	r3, [pc, #64]	; (80028d8 <MX_USART1_UART_Init+0x4c>)
 8002898:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800289c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800289e:	4b0e      	ldr	r3, [pc, #56]	; (80028d8 <MX_USART1_UART_Init+0x4c>)
 80028a0:	2200      	movs	r2, #0
 80028a2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80028a4:	4b0c      	ldr	r3, [pc, #48]	; (80028d8 <MX_USART1_UART_Init+0x4c>)
 80028a6:	2200      	movs	r2, #0
 80028a8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80028aa:	4b0b      	ldr	r3, [pc, #44]	; (80028d8 <MX_USART1_UART_Init+0x4c>)
 80028ac:	2200      	movs	r2, #0
 80028ae:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80028b0:	4b09      	ldr	r3, [pc, #36]	; (80028d8 <MX_USART1_UART_Init+0x4c>)
 80028b2:	220c      	movs	r2, #12
 80028b4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80028b6:	4b08      	ldr	r3, [pc, #32]	; (80028d8 <MX_USART1_UART_Init+0x4c>)
 80028b8:	2200      	movs	r2, #0
 80028ba:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80028bc:	4b06      	ldr	r3, [pc, #24]	; (80028d8 <MX_USART1_UART_Init+0x4c>)
 80028be:	2200      	movs	r2, #0
 80028c0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80028c2:	4805      	ldr	r0, [pc, #20]	; (80028d8 <MX_USART1_UART_Init+0x4c>)
 80028c4:	f002 fc44 	bl	8005150 <HAL_UART_Init>
 80028c8:	4603      	mov	r3, r0
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d001      	beq.n	80028d2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80028ce:	f7ff fce3 	bl	8002298 <Error_Handler>
  }

}
 80028d2:	bf00      	nop
 80028d4:	bd80      	pop	{r7, pc}
 80028d6:	bf00      	nop
 80028d8:	2000046c 	.word	0x2000046c
 80028dc:	40013800 	.word	0x40013800

080028e0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80028e0:	b580      	push	{r7, lr}
 80028e2:	b088      	sub	sp, #32
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028e8:	f107 0310 	add.w	r3, r7, #16
 80028ec:	2200      	movs	r2, #0
 80028ee:	601a      	str	r2, [r3, #0]
 80028f0:	605a      	str	r2, [r3, #4]
 80028f2:	609a      	str	r2, [r3, #8]
 80028f4:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	4a20      	ldr	r2, [pc, #128]	; (800297c <HAL_UART_MspInit+0x9c>)
 80028fc:	4293      	cmp	r3, r2
 80028fe:	d139      	bne.n	8002974 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002900:	4b1f      	ldr	r3, [pc, #124]	; (8002980 <HAL_UART_MspInit+0xa0>)
 8002902:	699b      	ldr	r3, [r3, #24]
 8002904:	4a1e      	ldr	r2, [pc, #120]	; (8002980 <HAL_UART_MspInit+0xa0>)
 8002906:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800290a:	6193      	str	r3, [r2, #24]
 800290c:	4b1c      	ldr	r3, [pc, #112]	; (8002980 <HAL_UART_MspInit+0xa0>)
 800290e:	699b      	ldr	r3, [r3, #24]
 8002910:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002914:	60fb      	str	r3, [r7, #12]
 8002916:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002918:	4b19      	ldr	r3, [pc, #100]	; (8002980 <HAL_UART_MspInit+0xa0>)
 800291a:	699b      	ldr	r3, [r3, #24]
 800291c:	4a18      	ldr	r2, [pc, #96]	; (8002980 <HAL_UART_MspInit+0xa0>)
 800291e:	f043 0304 	orr.w	r3, r3, #4
 8002922:	6193      	str	r3, [r2, #24]
 8002924:	4b16      	ldr	r3, [pc, #88]	; (8002980 <HAL_UART_MspInit+0xa0>)
 8002926:	699b      	ldr	r3, [r3, #24]
 8002928:	f003 0304 	and.w	r3, r3, #4
 800292c:	60bb      	str	r3, [r7, #8]
 800292e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002930:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002934:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002936:	2302      	movs	r3, #2
 8002938:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800293a:	2303      	movs	r3, #3
 800293c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800293e:	f107 0310 	add.w	r3, r7, #16
 8002942:	4619      	mov	r1, r3
 8002944:	480f      	ldr	r0, [pc, #60]	; (8002984 <HAL_UART_MspInit+0xa4>)
 8002946:	f000 fddb 	bl	8003500 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800294a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800294e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002950:	2300      	movs	r3, #0
 8002952:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002954:	2300      	movs	r3, #0
 8002956:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002958:	f107 0310 	add.w	r3, r7, #16
 800295c:	4619      	mov	r1, r3
 800295e:	4809      	ldr	r0, [pc, #36]	; (8002984 <HAL_UART_MspInit+0xa4>)
 8002960:	f000 fdce 	bl	8003500 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002964:	2200      	movs	r2, #0
 8002966:	2100      	movs	r1, #0
 8002968:	2025      	movs	r0, #37	; 0x25
 800296a:	f000 fce2 	bl	8003332 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800296e:	2025      	movs	r0, #37	; 0x25
 8002970:	f000 fcfb 	bl	800336a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002974:	bf00      	nop
 8002976:	3720      	adds	r7, #32
 8002978:	46bd      	mov	sp, r7
 800297a:	bd80      	pop	{r7, pc}
 800297c:	40013800 	.word	0x40013800
 8002980:	40021000 	.word	0x40021000
 8002984:	40010800 	.word	0x40010800

08002988 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002988:	480c      	ldr	r0, [pc, #48]	; (80029bc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800298a:	490d      	ldr	r1, [pc, #52]	; (80029c0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800298c:	4a0d      	ldr	r2, [pc, #52]	; (80029c4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800298e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002990:	e002      	b.n	8002998 <LoopCopyDataInit>

08002992 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002992:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002994:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002996:	3304      	adds	r3, #4

08002998 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002998:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800299a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800299c:	d3f9      	bcc.n	8002992 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800299e:	4a0a      	ldr	r2, [pc, #40]	; (80029c8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80029a0:	4c0a      	ldr	r4, [pc, #40]	; (80029cc <LoopFillZerobss+0x22>)
  movs r3, #0
 80029a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80029a4:	e001      	b.n	80029aa <LoopFillZerobss>

080029a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80029a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80029a8:	3204      	adds	r2, #4

080029aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80029aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80029ac:	d3fb      	bcc.n	80029a6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80029ae:	f7ff fe8d 	bl	80026cc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80029b2:	f003 f82f 	bl	8005a14 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80029b6:	f7fd fdf7 	bl	80005a8 <main>
  bx lr
 80029ba:	4770      	bx	lr
  ldr r0, =_sdata
 80029bc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80029c0:	2000010c 	.word	0x2000010c
  ldr r2, =_sidata
 80029c4:	08006ce0 	.word	0x08006ce0
  ldr r2, =_sbss
 80029c8:	20000110 	.word	0x20000110
  ldr r4, =_ebss
 80029cc:	200004c4 	.word	0x200004c4

080029d0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80029d0:	e7fe      	b.n	80029d0 <ADC1_2_IRQHandler>
	...

080029d4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80029d4:	b580      	push	{r7, lr}
 80029d6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80029d8:	4b08      	ldr	r3, [pc, #32]	; (80029fc <HAL_Init+0x28>)
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	4a07      	ldr	r2, [pc, #28]	; (80029fc <HAL_Init+0x28>)
 80029de:	f043 0310 	orr.w	r3, r3, #16
 80029e2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80029e4:	2003      	movs	r0, #3
 80029e6:	f000 fc99 	bl	800331c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80029ea:	2000      	movs	r0, #0
 80029ec:	f000 f808 	bl	8002a00 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80029f0:	f7ff fd28 	bl	8002444 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80029f4:	2300      	movs	r3, #0
}
 80029f6:	4618      	mov	r0, r3
 80029f8:	bd80      	pop	{r7, pc}
 80029fa:	bf00      	nop
 80029fc:	40022000 	.word	0x40022000

08002a00 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	b082      	sub	sp, #8
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002a08:	4b12      	ldr	r3, [pc, #72]	; (8002a54 <HAL_InitTick+0x54>)
 8002a0a:	681a      	ldr	r2, [r3, #0]
 8002a0c:	4b12      	ldr	r3, [pc, #72]	; (8002a58 <HAL_InitTick+0x58>)
 8002a0e:	781b      	ldrb	r3, [r3, #0]
 8002a10:	4619      	mov	r1, r3
 8002a12:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002a16:	fbb3 f3f1 	udiv	r3, r3, r1
 8002a1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a1e:	4618      	mov	r0, r3
 8002a20:	f000 fcb1 	bl	8003386 <HAL_SYSTICK_Config>
 8002a24:	4603      	mov	r3, r0
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d001      	beq.n	8002a2e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002a2a:	2301      	movs	r3, #1
 8002a2c:	e00e      	b.n	8002a4c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	2b0f      	cmp	r3, #15
 8002a32:	d80a      	bhi.n	8002a4a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002a34:	2200      	movs	r2, #0
 8002a36:	6879      	ldr	r1, [r7, #4]
 8002a38:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002a3c:	f000 fc79 	bl	8003332 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002a40:	4a06      	ldr	r2, [pc, #24]	; (8002a5c <HAL_InitTick+0x5c>)
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002a46:	2300      	movs	r3, #0
 8002a48:	e000      	b.n	8002a4c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002a4a:	2301      	movs	r3, #1
}
 8002a4c:	4618      	mov	r0, r3
 8002a4e:	3708      	adds	r7, #8
 8002a50:	46bd      	mov	sp, r7
 8002a52:	bd80      	pop	{r7, pc}
 8002a54:	2000009c 	.word	0x2000009c
 8002a58:	200000a4 	.word	0x200000a4
 8002a5c:	200000a0 	.word	0x200000a0

08002a60 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002a60:	b480      	push	{r7}
 8002a62:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002a64:	4b05      	ldr	r3, [pc, #20]	; (8002a7c <HAL_IncTick+0x1c>)
 8002a66:	781b      	ldrb	r3, [r3, #0]
 8002a68:	461a      	mov	r2, r3
 8002a6a:	4b05      	ldr	r3, [pc, #20]	; (8002a80 <HAL_IncTick+0x20>)
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	4413      	add	r3, r2
 8002a70:	4a03      	ldr	r2, [pc, #12]	; (8002a80 <HAL_IncTick+0x20>)
 8002a72:	6013      	str	r3, [r2, #0]
}
 8002a74:	bf00      	nop
 8002a76:	46bd      	mov	sp, r7
 8002a78:	bc80      	pop	{r7}
 8002a7a:	4770      	bx	lr
 8002a7c:	200000a4 	.word	0x200000a4
 8002a80:	200004b0 	.word	0x200004b0

08002a84 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002a84:	b480      	push	{r7}
 8002a86:	af00      	add	r7, sp, #0
  return uwTick;
 8002a88:	4b02      	ldr	r3, [pc, #8]	; (8002a94 <HAL_GetTick+0x10>)
 8002a8a:	681b      	ldr	r3, [r3, #0]
}
 8002a8c:	4618      	mov	r0, r3
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	bc80      	pop	{r7}
 8002a92:	4770      	bx	lr
 8002a94:	200004b0 	.word	0x200004b0

08002a98 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	b084      	sub	sp, #16
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002aa0:	f7ff fff0 	bl	8002a84 <HAL_GetTick>
 8002aa4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002ab0:	d005      	beq.n	8002abe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002ab2:	4b0a      	ldr	r3, [pc, #40]	; (8002adc <HAL_Delay+0x44>)
 8002ab4:	781b      	ldrb	r3, [r3, #0]
 8002ab6:	461a      	mov	r2, r3
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	4413      	add	r3, r2
 8002abc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002abe:	bf00      	nop
 8002ac0:	f7ff ffe0 	bl	8002a84 <HAL_GetTick>
 8002ac4:	4602      	mov	r2, r0
 8002ac6:	68bb      	ldr	r3, [r7, #8]
 8002ac8:	1ad3      	subs	r3, r2, r3
 8002aca:	68fa      	ldr	r2, [r7, #12]
 8002acc:	429a      	cmp	r2, r3
 8002ace:	d8f7      	bhi.n	8002ac0 <HAL_Delay+0x28>
  {
  }
}
 8002ad0:	bf00      	nop
 8002ad2:	bf00      	nop
 8002ad4:	3710      	adds	r7, #16
 8002ad6:	46bd      	mov	sp, r7
 8002ad8:	bd80      	pop	{r7, pc}
 8002ada:	bf00      	nop
 8002adc:	200000a4 	.word	0x200000a4

08002ae0 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	b086      	sub	sp, #24
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ae8:	2300      	movs	r3, #0
 8002aea:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002aec:	2300      	movs	r3, #0
 8002aee:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002af0:	2300      	movs	r3, #0
 8002af2:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002af4:	2300      	movs	r3, #0
 8002af6:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d101      	bne.n	8002b02 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002afe:	2301      	movs	r3, #1
 8002b00:	e0be      	b.n	8002c80 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	689b      	ldr	r3, [r3, #8]
 8002b06:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d109      	bne.n	8002b24 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	2200      	movs	r2, #0
 8002b14:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	2200      	movs	r2, #0
 8002b1a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002b1e:	6878      	ldr	r0, [r7, #4]
 8002b20:	f7fd fb9c 	bl	800025c <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002b24:	6878      	ldr	r0, [r7, #4]
 8002b26:	f000 faeb 	bl	8003100 <ADC_ConversionStop_Disable>
 8002b2a:	4603      	mov	r3, r0
 8002b2c:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b32:	f003 0310 	and.w	r3, r3, #16
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	f040 8099 	bne.w	8002c6e <HAL_ADC_Init+0x18e>
 8002b3c:	7dfb      	ldrb	r3, [r7, #23]
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	f040 8095 	bne.w	8002c6e <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b48:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002b4c:	f023 0302 	bic.w	r3, r3, #2
 8002b50:	f043 0202 	orr.w	r2, r3, #2
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002b60:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	7b1b      	ldrb	r3, [r3, #12]
 8002b66:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002b68:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002b6a:	68ba      	ldr	r2, [r7, #8]
 8002b6c:	4313      	orrs	r3, r2
 8002b6e:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	689b      	ldr	r3, [r3, #8]
 8002b74:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002b78:	d003      	beq.n	8002b82 <HAL_ADC_Init+0xa2>
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	689b      	ldr	r3, [r3, #8]
 8002b7e:	2b01      	cmp	r3, #1
 8002b80:	d102      	bne.n	8002b88 <HAL_ADC_Init+0xa8>
 8002b82:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002b86:	e000      	b.n	8002b8a <HAL_ADC_Init+0xaa>
 8002b88:	2300      	movs	r3, #0
 8002b8a:	693a      	ldr	r2, [r7, #16]
 8002b8c:	4313      	orrs	r3, r2
 8002b8e:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	7d1b      	ldrb	r3, [r3, #20]
 8002b94:	2b01      	cmp	r3, #1
 8002b96:	d119      	bne.n	8002bcc <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	7b1b      	ldrb	r3, [r3, #12]
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d109      	bne.n	8002bb4 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	699b      	ldr	r3, [r3, #24]
 8002ba4:	3b01      	subs	r3, #1
 8002ba6:	035a      	lsls	r2, r3, #13
 8002ba8:	693b      	ldr	r3, [r7, #16]
 8002baa:	4313      	orrs	r3, r2
 8002bac:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002bb0:	613b      	str	r3, [r7, #16]
 8002bb2:	e00b      	b.n	8002bcc <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bb8:	f043 0220 	orr.w	r2, r3, #32
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bc4:	f043 0201 	orr.w	r2, r3, #1
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	685b      	ldr	r3, [r3, #4]
 8002bd2:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	693a      	ldr	r2, [r7, #16]
 8002bdc:	430a      	orrs	r2, r1
 8002bde:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	689a      	ldr	r2, [r3, #8]
 8002be6:	4b28      	ldr	r3, [pc, #160]	; (8002c88 <HAL_ADC_Init+0x1a8>)
 8002be8:	4013      	ands	r3, r2
 8002bea:	687a      	ldr	r2, [r7, #4]
 8002bec:	6812      	ldr	r2, [r2, #0]
 8002bee:	68b9      	ldr	r1, [r7, #8]
 8002bf0:	430b      	orrs	r3, r1
 8002bf2:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	689b      	ldr	r3, [r3, #8]
 8002bf8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002bfc:	d003      	beq.n	8002c06 <HAL_ADC_Init+0x126>
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	689b      	ldr	r3, [r3, #8]
 8002c02:	2b01      	cmp	r3, #1
 8002c04:	d104      	bne.n	8002c10 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	691b      	ldr	r3, [r3, #16]
 8002c0a:	3b01      	subs	r3, #1
 8002c0c:	051b      	lsls	r3, r3, #20
 8002c0e:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c16:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	68fa      	ldr	r2, [r7, #12]
 8002c20:	430a      	orrs	r2, r1
 8002c22:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	689a      	ldr	r2, [r3, #8]
 8002c2a:	4b18      	ldr	r3, [pc, #96]	; (8002c8c <HAL_ADC_Init+0x1ac>)
 8002c2c:	4013      	ands	r3, r2
 8002c2e:	68ba      	ldr	r2, [r7, #8]
 8002c30:	429a      	cmp	r2, r3
 8002c32:	d10b      	bne.n	8002c4c <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	2200      	movs	r2, #0
 8002c38:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c3e:	f023 0303 	bic.w	r3, r3, #3
 8002c42:	f043 0201 	orr.w	r2, r3, #1
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002c4a:	e018      	b.n	8002c7e <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c50:	f023 0312 	bic.w	r3, r3, #18
 8002c54:	f043 0210 	orr.w	r2, r3, #16
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c60:	f043 0201 	orr.w	r2, r3, #1
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002c68:	2301      	movs	r3, #1
 8002c6a:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002c6c:	e007      	b.n	8002c7e <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c72:	f043 0210 	orr.w	r2, r3, #16
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002c7a:	2301      	movs	r3, #1
 8002c7c:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002c7e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002c80:	4618      	mov	r0, r3
 8002c82:	3718      	adds	r7, #24
 8002c84:	46bd      	mov	sp, r7
 8002c86:	bd80      	pop	{r7, pc}
 8002c88:	ffe1f7fd 	.word	0xffe1f7fd
 8002c8c:	ff1f0efe 	.word	0xff1f0efe

08002c90 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b084      	sub	sp, #16
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c98:	2300      	movs	r3, #0
 8002c9a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002ca2:	2b01      	cmp	r3, #1
 8002ca4:	d101      	bne.n	8002caa <HAL_ADC_Start+0x1a>
 8002ca6:	2302      	movs	r3, #2
 8002ca8:	e098      	b.n	8002ddc <HAL_ADC_Start+0x14c>
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	2201      	movs	r2, #1
 8002cae:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8002cb2:	6878      	ldr	r0, [r7, #4]
 8002cb4:	f000 f9ca 	bl	800304c <ADC_Enable>
 8002cb8:	4603      	mov	r3, r0
 8002cba:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8002cbc:	7bfb      	ldrb	r3, [r7, #15]
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	f040 8087 	bne.w	8002dd2 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cc8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002ccc:	f023 0301 	bic.w	r3, r3, #1
 8002cd0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	4a41      	ldr	r2, [pc, #260]	; (8002de4 <HAL_ADC_Start+0x154>)
 8002cde:	4293      	cmp	r3, r2
 8002ce0:	d105      	bne.n	8002cee <HAL_ADC_Start+0x5e>
 8002ce2:	4b41      	ldr	r3, [pc, #260]	; (8002de8 <HAL_ADC_Start+0x158>)
 8002ce4:	685b      	ldr	r3, [r3, #4]
 8002ce6:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d115      	bne.n	8002d1a <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cf2:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	685b      	ldr	r3, [r3, #4]
 8002d00:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d026      	beq.n	8002d56 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d0c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002d10:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002d18:	e01d      	b.n	8002d56 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d1e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	4a2f      	ldr	r2, [pc, #188]	; (8002de8 <HAL_ADC_Start+0x158>)
 8002d2c:	4293      	cmp	r3, r2
 8002d2e:	d004      	beq.n	8002d3a <HAL_ADC_Start+0xaa>
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	4a2b      	ldr	r2, [pc, #172]	; (8002de4 <HAL_ADC_Start+0x154>)
 8002d36:	4293      	cmp	r3, r2
 8002d38:	d10d      	bne.n	8002d56 <HAL_ADC_Start+0xc6>
 8002d3a:	4b2b      	ldr	r3, [pc, #172]	; (8002de8 <HAL_ADC_Start+0x158>)
 8002d3c:	685b      	ldr	r3, [r3, #4]
 8002d3e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d007      	beq.n	8002d56 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d4a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002d4e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d5a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d006      	beq.n	8002d70 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d66:	f023 0206 	bic.w	r2, r3, #6
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	62da      	str	r2, [r3, #44]	; 0x2c
 8002d6e:	e002      	b.n	8002d76 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	2200      	movs	r2, #0
 8002d74:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	2200      	movs	r2, #0
 8002d7a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f06f 0202 	mvn.w	r2, #2
 8002d86:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	689b      	ldr	r3, [r3, #8]
 8002d8e:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002d92:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002d96:	d113      	bne.n	8002dc0 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002d9c:	4a11      	ldr	r2, [pc, #68]	; (8002de4 <HAL_ADC_Start+0x154>)
 8002d9e:	4293      	cmp	r3, r2
 8002da0:	d105      	bne.n	8002dae <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002da2:	4b11      	ldr	r3, [pc, #68]	; (8002de8 <HAL_ADC_Start+0x158>)
 8002da4:	685b      	ldr	r3, [r3, #4]
 8002da6:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d108      	bne.n	8002dc0 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	689a      	ldr	r2, [r3, #8]
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8002dbc:	609a      	str	r2, [r3, #8]
 8002dbe:	e00c      	b.n	8002dda <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	689a      	ldr	r2, [r3, #8]
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8002dce:	609a      	str	r2, [r3, #8]
 8002dd0:	e003      	b.n	8002dda <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8002dda:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ddc:	4618      	mov	r0, r3
 8002dde:	3710      	adds	r7, #16
 8002de0:	46bd      	mov	sp, r7
 8002de2:	bd80      	pop	{r7, pc}
 8002de4:	40012800 	.word	0x40012800
 8002de8:	40012400 	.word	0x40012400

08002dec <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8002dec:	b580      	push	{r7, lr}
 8002dee:	b084      	sub	sp, #16
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002df4:	2300      	movs	r3, #0
 8002df6:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002dfe:	2b01      	cmp	r3, #1
 8002e00:	d101      	bne.n	8002e06 <HAL_ADC_Stop+0x1a>
 8002e02:	2302      	movs	r3, #2
 8002e04:	e01a      	b.n	8002e3c <HAL_ADC_Stop+0x50>
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	2201      	movs	r2, #1
 8002e0a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002e0e:	6878      	ldr	r0, [r7, #4]
 8002e10:	f000 f976 	bl	8003100 <ADC_ConversionStop_Disable>
 8002e14:	4603      	mov	r3, r0
 8002e16:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002e18:	7bfb      	ldrb	r3, [r7, #15]
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d109      	bne.n	8002e32 <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e22:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002e26:	f023 0301 	bic.w	r3, r3, #1
 8002e2a:	f043 0201 	orr.w	r2, r3, #1
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	2200      	movs	r2, #0
 8002e36:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002e3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	3710      	adds	r7, #16
 8002e40:	46bd      	mov	sp, r7
 8002e42:	bd80      	pop	{r7, pc}

08002e44 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8002e44:	b480      	push	{r7}
 8002e46:	b083      	sub	sp, #12
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8002e52:	4618      	mov	r0, r3
 8002e54:	370c      	adds	r7, #12
 8002e56:	46bd      	mov	sp, r7
 8002e58:	bc80      	pop	{r7}
 8002e5a:	4770      	bx	lr

08002e5c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002e5c:	b480      	push	{r7}
 8002e5e:	b085      	sub	sp, #20
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	6078      	str	r0, [r7, #4]
 8002e64:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002e66:	2300      	movs	r3, #0
 8002e68:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002e74:	2b01      	cmp	r3, #1
 8002e76:	d101      	bne.n	8002e7c <HAL_ADC_ConfigChannel+0x20>
 8002e78:	2302      	movs	r3, #2
 8002e7a:	e0dc      	b.n	8003036 <HAL_ADC_ConfigChannel+0x1da>
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	2201      	movs	r2, #1
 8002e80:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002e84:	683b      	ldr	r3, [r7, #0]
 8002e86:	685b      	ldr	r3, [r3, #4]
 8002e88:	2b06      	cmp	r3, #6
 8002e8a:	d81c      	bhi.n	8002ec6 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002e92:	683b      	ldr	r3, [r7, #0]
 8002e94:	685a      	ldr	r2, [r3, #4]
 8002e96:	4613      	mov	r3, r2
 8002e98:	009b      	lsls	r3, r3, #2
 8002e9a:	4413      	add	r3, r2
 8002e9c:	3b05      	subs	r3, #5
 8002e9e:	221f      	movs	r2, #31
 8002ea0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ea4:	43db      	mvns	r3, r3
 8002ea6:	4019      	ands	r1, r3
 8002ea8:	683b      	ldr	r3, [r7, #0]
 8002eaa:	6818      	ldr	r0, [r3, #0]
 8002eac:	683b      	ldr	r3, [r7, #0]
 8002eae:	685a      	ldr	r2, [r3, #4]
 8002eb0:	4613      	mov	r3, r2
 8002eb2:	009b      	lsls	r3, r3, #2
 8002eb4:	4413      	add	r3, r2
 8002eb6:	3b05      	subs	r3, #5
 8002eb8:	fa00 f203 	lsl.w	r2, r0, r3
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	430a      	orrs	r2, r1
 8002ec2:	635a      	str	r2, [r3, #52]	; 0x34
 8002ec4:	e03c      	b.n	8002f40 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002ec6:	683b      	ldr	r3, [r7, #0]
 8002ec8:	685b      	ldr	r3, [r3, #4]
 8002eca:	2b0c      	cmp	r3, #12
 8002ecc:	d81c      	bhi.n	8002f08 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002ed4:	683b      	ldr	r3, [r7, #0]
 8002ed6:	685a      	ldr	r2, [r3, #4]
 8002ed8:	4613      	mov	r3, r2
 8002eda:	009b      	lsls	r3, r3, #2
 8002edc:	4413      	add	r3, r2
 8002ede:	3b23      	subs	r3, #35	; 0x23
 8002ee0:	221f      	movs	r2, #31
 8002ee2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ee6:	43db      	mvns	r3, r3
 8002ee8:	4019      	ands	r1, r3
 8002eea:	683b      	ldr	r3, [r7, #0]
 8002eec:	6818      	ldr	r0, [r3, #0]
 8002eee:	683b      	ldr	r3, [r7, #0]
 8002ef0:	685a      	ldr	r2, [r3, #4]
 8002ef2:	4613      	mov	r3, r2
 8002ef4:	009b      	lsls	r3, r3, #2
 8002ef6:	4413      	add	r3, r2
 8002ef8:	3b23      	subs	r3, #35	; 0x23
 8002efa:	fa00 f203 	lsl.w	r2, r0, r3
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	430a      	orrs	r2, r1
 8002f04:	631a      	str	r2, [r3, #48]	; 0x30
 8002f06:	e01b      	b.n	8002f40 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002f0e:	683b      	ldr	r3, [r7, #0]
 8002f10:	685a      	ldr	r2, [r3, #4]
 8002f12:	4613      	mov	r3, r2
 8002f14:	009b      	lsls	r3, r3, #2
 8002f16:	4413      	add	r3, r2
 8002f18:	3b41      	subs	r3, #65	; 0x41
 8002f1a:	221f      	movs	r2, #31
 8002f1c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f20:	43db      	mvns	r3, r3
 8002f22:	4019      	ands	r1, r3
 8002f24:	683b      	ldr	r3, [r7, #0]
 8002f26:	6818      	ldr	r0, [r3, #0]
 8002f28:	683b      	ldr	r3, [r7, #0]
 8002f2a:	685a      	ldr	r2, [r3, #4]
 8002f2c:	4613      	mov	r3, r2
 8002f2e:	009b      	lsls	r3, r3, #2
 8002f30:	4413      	add	r3, r2
 8002f32:	3b41      	subs	r3, #65	; 0x41
 8002f34:	fa00 f203 	lsl.w	r2, r0, r3
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	430a      	orrs	r2, r1
 8002f3e:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	2b09      	cmp	r3, #9
 8002f46:	d91c      	bls.n	8002f82 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	68d9      	ldr	r1, [r3, #12]
 8002f4e:	683b      	ldr	r3, [r7, #0]
 8002f50:	681a      	ldr	r2, [r3, #0]
 8002f52:	4613      	mov	r3, r2
 8002f54:	005b      	lsls	r3, r3, #1
 8002f56:	4413      	add	r3, r2
 8002f58:	3b1e      	subs	r3, #30
 8002f5a:	2207      	movs	r2, #7
 8002f5c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f60:	43db      	mvns	r3, r3
 8002f62:	4019      	ands	r1, r3
 8002f64:	683b      	ldr	r3, [r7, #0]
 8002f66:	6898      	ldr	r0, [r3, #8]
 8002f68:	683b      	ldr	r3, [r7, #0]
 8002f6a:	681a      	ldr	r2, [r3, #0]
 8002f6c:	4613      	mov	r3, r2
 8002f6e:	005b      	lsls	r3, r3, #1
 8002f70:	4413      	add	r3, r2
 8002f72:	3b1e      	subs	r3, #30
 8002f74:	fa00 f203 	lsl.w	r2, r0, r3
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	430a      	orrs	r2, r1
 8002f7e:	60da      	str	r2, [r3, #12]
 8002f80:	e019      	b.n	8002fb6 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	6919      	ldr	r1, [r3, #16]
 8002f88:	683b      	ldr	r3, [r7, #0]
 8002f8a:	681a      	ldr	r2, [r3, #0]
 8002f8c:	4613      	mov	r3, r2
 8002f8e:	005b      	lsls	r3, r3, #1
 8002f90:	4413      	add	r3, r2
 8002f92:	2207      	movs	r2, #7
 8002f94:	fa02 f303 	lsl.w	r3, r2, r3
 8002f98:	43db      	mvns	r3, r3
 8002f9a:	4019      	ands	r1, r3
 8002f9c:	683b      	ldr	r3, [r7, #0]
 8002f9e:	6898      	ldr	r0, [r3, #8]
 8002fa0:	683b      	ldr	r3, [r7, #0]
 8002fa2:	681a      	ldr	r2, [r3, #0]
 8002fa4:	4613      	mov	r3, r2
 8002fa6:	005b      	lsls	r3, r3, #1
 8002fa8:	4413      	add	r3, r2
 8002faa:	fa00 f203 	lsl.w	r2, r0, r3
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	430a      	orrs	r2, r1
 8002fb4:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002fb6:	683b      	ldr	r3, [r7, #0]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	2b10      	cmp	r3, #16
 8002fbc:	d003      	beq.n	8002fc6 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002fbe:	683b      	ldr	r3, [r7, #0]
 8002fc0:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002fc2:	2b11      	cmp	r3, #17
 8002fc4:	d132      	bne.n	800302c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	4a1d      	ldr	r2, [pc, #116]	; (8003040 <HAL_ADC_ConfigChannel+0x1e4>)
 8002fcc:	4293      	cmp	r3, r2
 8002fce:	d125      	bne.n	800301c <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	689b      	ldr	r3, [r3, #8]
 8002fd6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d126      	bne.n	800302c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	689a      	ldr	r2, [r3, #8]
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002fec:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002fee:	683b      	ldr	r3, [r7, #0]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	2b10      	cmp	r3, #16
 8002ff4:	d11a      	bne.n	800302c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002ff6:	4b13      	ldr	r3, [pc, #76]	; (8003044 <HAL_ADC_ConfigChannel+0x1e8>)
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	4a13      	ldr	r2, [pc, #76]	; (8003048 <HAL_ADC_ConfigChannel+0x1ec>)
 8002ffc:	fba2 2303 	umull	r2, r3, r2, r3
 8003000:	0c9a      	lsrs	r2, r3, #18
 8003002:	4613      	mov	r3, r2
 8003004:	009b      	lsls	r3, r3, #2
 8003006:	4413      	add	r3, r2
 8003008:	005b      	lsls	r3, r3, #1
 800300a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800300c:	e002      	b.n	8003014 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800300e:	68bb      	ldr	r3, [r7, #8]
 8003010:	3b01      	subs	r3, #1
 8003012:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003014:	68bb      	ldr	r3, [r7, #8]
 8003016:	2b00      	cmp	r3, #0
 8003018:	d1f9      	bne.n	800300e <HAL_ADC_ConfigChannel+0x1b2>
 800301a:	e007      	b.n	800302c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003020:	f043 0220 	orr.w	r2, r3, #32
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8003028:	2301      	movs	r3, #1
 800302a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	2200      	movs	r2, #0
 8003030:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003034:	7bfb      	ldrb	r3, [r7, #15]
}
 8003036:	4618      	mov	r0, r3
 8003038:	3714      	adds	r7, #20
 800303a:	46bd      	mov	sp, r7
 800303c:	bc80      	pop	{r7}
 800303e:	4770      	bx	lr
 8003040:	40012400 	.word	0x40012400
 8003044:	2000009c 	.word	0x2000009c
 8003048:	431bde83 	.word	0x431bde83

0800304c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 800304c:	b580      	push	{r7, lr}
 800304e:	b084      	sub	sp, #16
 8003050:	af00      	add	r7, sp, #0
 8003052:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003054:	2300      	movs	r3, #0
 8003056:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8003058:	2300      	movs	r3, #0
 800305a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	689b      	ldr	r3, [r3, #8]
 8003062:	f003 0301 	and.w	r3, r3, #1
 8003066:	2b01      	cmp	r3, #1
 8003068:	d040      	beq.n	80030ec <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	689a      	ldr	r2, [r3, #8]
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f042 0201 	orr.w	r2, r2, #1
 8003078:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800307a:	4b1f      	ldr	r3, [pc, #124]	; (80030f8 <ADC_Enable+0xac>)
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	4a1f      	ldr	r2, [pc, #124]	; (80030fc <ADC_Enable+0xb0>)
 8003080:	fba2 2303 	umull	r2, r3, r2, r3
 8003084:	0c9b      	lsrs	r3, r3, #18
 8003086:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003088:	e002      	b.n	8003090 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 800308a:	68bb      	ldr	r3, [r7, #8]
 800308c:	3b01      	subs	r3, #1
 800308e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003090:	68bb      	ldr	r3, [r7, #8]
 8003092:	2b00      	cmp	r3, #0
 8003094:	d1f9      	bne.n	800308a <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003096:	f7ff fcf5 	bl	8002a84 <HAL_GetTick>
 800309a:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 800309c:	e01f      	b.n	80030de <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800309e:	f7ff fcf1 	bl	8002a84 <HAL_GetTick>
 80030a2:	4602      	mov	r2, r0
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	1ad3      	subs	r3, r2, r3
 80030a8:	2b02      	cmp	r3, #2
 80030aa:	d918      	bls.n	80030de <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	689b      	ldr	r3, [r3, #8]
 80030b2:	f003 0301 	and.w	r3, r3, #1
 80030b6:	2b01      	cmp	r3, #1
 80030b8:	d011      	beq.n	80030de <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030be:	f043 0210 	orr.w	r2, r3, #16
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030ca:	f043 0201 	orr.w	r2, r3, #1
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	2200      	movs	r2, #0
 80030d6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 80030da:	2301      	movs	r3, #1
 80030dc:	e007      	b.n	80030ee <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	689b      	ldr	r3, [r3, #8]
 80030e4:	f003 0301 	and.w	r3, r3, #1
 80030e8:	2b01      	cmp	r3, #1
 80030ea:	d1d8      	bne.n	800309e <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80030ec:	2300      	movs	r3, #0
}
 80030ee:	4618      	mov	r0, r3
 80030f0:	3710      	adds	r7, #16
 80030f2:	46bd      	mov	sp, r7
 80030f4:	bd80      	pop	{r7, pc}
 80030f6:	bf00      	nop
 80030f8:	2000009c 	.word	0x2000009c
 80030fc:	431bde83 	.word	0x431bde83

08003100 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8003100:	b580      	push	{r7, lr}
 8003102:	b084      	sub	sp, #16
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003108:	2300      	movs	r3, #0
 800310a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	689b      	ldr	r3, [r3, #8]
 8003112:	f003 0301 	and.w	r3, r3, #1
 8003116:	2b01      	cmp	r3, #1
 8003118:	d12e      	bne.n	8003178 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	689a      	ldr	r2, [r3, #8]
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f022 0201 	bic.w	r2, r2, #1
 8003128:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800312a:	f7ff fcab 	bl	8002a84 <HAL_GetTick>
 800312e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003130:	e01b      	b.n	800316a <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003132:	f7ff fca7 	bl	8002a84 <HAL_GetTick>
 8003136:	4602      	mov	r2, r0
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	1ad3      	subs	r3, r2, r3
 800313c:	2b02      	cmp	r3, #2
 800313e:	d914      	bls.n	800316a <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	689b      	ldr	r3, [r3, #8]
 8003146:	f003 0301 	and.w	r3, r3, #1
 800314a:	2b01      	cmp	r3, #1
 800314c:	d10d      	bne.n	800316a <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003152:	f043 0210 	orr.w	r2, r3, #16
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800315e:	f043 0201 	orr.w	r2, r3, #1
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8003166:	2301      	movs	r3, #1
 8003168:	e007      	b.n	800317a <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	689b      	ldr	r3, [r3, #8]
 8003170:	f003 0301 	and.w	r3, r3, #1
 8003174:	2b01      	cmp	r3, #1
 8003176:	d0dc      	beq.n	8003132 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003178:	2300      	movs	r3, #0
}
 800317a:	4618      	mov	r0, r3
 800317c:	3710      	adds	r7, #16
 800317e:	46bd      	mov	sp, r7
 8003180:	bd80      	pop	{r7, pc}
	...

08003184 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003184:	b480      	push	{r7}
 8003186:	b085      	sub	sp, #20
 8003188:	af00      	add	r7, sp, #0
 800318a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	f003 0307 	and.w	r3, r3, #7
 8003192:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003194:	4b0c      	ldr	r3, [pc, #48]	; (80031c8 <__NVIC_SetPriorityGrouping+0x44>)
 8003196:	68db      	ldr	r3, [r3, #12]
 8003198:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800319a:	68ba      	ldr	r2, [r7, #8]
 800319c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80031a0:	4013      	ands	r3, r2
 80031a2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80031a8:	68bb      	ldr	r3, [r7, #8]
 80031aa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80031ac:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80031b0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80031b4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80031b6:	4a04      	ldr	r2, [pc, #16]	; (80031c8 <__NVIC_SetPriorityGrouping+0x44>)
 80031b8:	68bb      	ldr	r3, [r7, #8]
 80031ba:	60d3      	str	r3, [r2, #12]
}
 80031bc:	bf00      	nop
 80031be:	3714      	adds	r7, #20
 80031c0:	46bd      	mov	sp, r7
 80031c2:	bc80      	pop	{r7}
 80031c4:	4770      	bx	lr
 80031c6:	bf00      	nop
 80031c8:	e000ed00 	.word	0xe000ed00

080031cc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80031cc:	b480      	push	{r7}
 80031ce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80031d0:	4b04      	ldr	r3, [pc, #16]	; (80031e4 <__NVIC_GetPriorityGrouping+0x18>)
 80031d2:	68db      	ldr	r3, [r3, #12]
 80031d4:	0a1b      	lsrs	r3, r3, #8
 80031d6:	f003 0307 	and.w	r3, r3, #7
}
 80031da:	4618      	mov	r0, r3
 80031dc:	46bd      	mov	sp, r7
 80031de:	bc80      	pop	{r7}
 80031e0:	4770      	bx	lr
 80031e2:	bf00      	nop
 80031e4:	e000ed00 	.word	0xe000ed00

080031e8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80031e8:	b480      	push	{r7}
 80031ea:	b083      	sub	sp, #12
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	4603      	mov	r3, r0
 80031f0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80031f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	db0b      	blt.n	8003212 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80031fa:	79fb      	ldrb	r3, [r7, #7]
 80031fc:	f003 021f 	and.w	r2, r3, #31
 8003200:	4906      	ldr	r1, [pc, #24]	; (800321c <__NVIC_EnableIRQ+0x34>)
 8003202:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003206:	095b      	lsrs	r3, r3, #5
 8003208:	2001      	movs	r0, #1
 800320a:	fa00 f202 	lsl.w	r2, r0, r2
 800320e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003212:	bf00      	nop
 8003214:	370c      	adds	r7, #12
 8003216:	46bd      	mov	sp, r7
 8003218:	bc80      	pop	{r7}
 800321a:	4770      	bx	lr
 800321c:	e000e100 	.word	0xe000e100

08003220 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003220:	b480      	push	{r7}
 8003222:	b083      	sub	sp, #12
 8003224:	af00      	add	r7, sp, #0
 8003226:	4603      	mov	r3, r0
 8003228:	6039      	str	r1, [r7, #0]
 800322a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800322c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003230:	2b00      	cmp	r3, #0
 8003232:	db0a      	blt.n	800324a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003234:	683b      	ldr	r3, [r7, #0]
 8003236:	b2da      	uxtb	r2, r3
 8003238:	490c      	ldr	r1, [pc, #48]	; (800326c <__NVIC_SetPriority+0x4c>)
 800323a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800323e:	0112      	lsls	r2, r2, #4
 8003240:	b2d2      	uxtb	r2, r2
 8003242:	440b      	add	r3, r1
 8003244:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003248:	e00a      	b.n	8003260 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800324a:	683b      	ldr	r3, [r7, #0]
 800324c:	b2da      	uxtb	r2, r3
 800324e:	4908      	ldr	r1, [pc, #32]	; (8003270 <__NVIC_SetPriority+0x50>)
 8003250:	79fb      	ldrb	r3, [r7, #7]
 8003252:	f003 030f 	and.w	r3, r3, #15
 8003256:	3b04      	subs	r3, #4
 8003258:	0112      	lsls	r2, r2, #4
 800325a:	b2d2      	uxtb	r2, r2
 800325c:	440b      	add	r3, r1
 800325e:	761a      	strb	r2, [r3, #24]
}
 8003260:	bf00      	nop
 8003262:	370c      	adds	r7, #12
 8003264:	46bd      	mov	sp, r7
 8003266:	bc80      	pop	{r7}
 8003268:	4770      	bx	lr
 800326a:	bf00      	nop
 800326c:	e000e100 	.word	0xe000e100
 8003270:	e000ed00 	.word	0xe000ed00

08003274 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003274:	b480      	push	{r7}
 8003276:	b089      	sub	sp, #36	; 0x24
 8003278:	af00      	add	r7, sp, #0
 800327a:	60f8      	str	r0, [r7, #12]
 800327c:	60b9      	str	r1, [r7, #8]
 800327e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	f003 0307 	and.w	r3, r3, #7
 8003286:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003288:	69fb      	ldr	r3, [r7, #28]
 800328a:	f1c3 0307 	rsb	r3, r3, #7
 800328e:	2b04      	cmp	r3, #4
 8003290:	bf28      	it	cs
 8003292:	2304      	movcs	r3, #4
 8003294:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003296:	69fb      	ldr	r3, [r7, #28]
 8003298:	3304      	adds	r3, #4
 800329a:	2b06      	cmp	r3, #6
 800329c:	d902      	bls.n	80032a4 <NVIC_EncodePriority+0x30>
 800329e:	69fb      	ldr	r3, [r7, #28]
 80032a0:	3b03      	subs	r3, #3
 80032a2:	e000      	b.n	80032a6 <NVIC_EncodePriority+0x32>
 80032a4:	2300      	movs	r3, #0
 80032a6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032a8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80032ac:	69bb      	ldr	r3, [r7, #24]
 80032ae:	fa02 f303 	lsl.w	r3, r2, r3
 80032b2:	43da      	mvns	r2, r3
 80032b4:	68bb      	ldr	r3, [r7, #8]
 80032b6:	401a      	ands	r2, r3
 80032b8:	697b      	ldr	r3, [r7, #20]
 80032ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80032bc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80032c0:	697b      	ldr	r3, [r7, #20]
 80032c2:	fa01 f303 	lsl.w	r3, r1, r3
 80032c6:	43d9      	mvns	r1, r3
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032cc:	4313      	orrs	r3, r2
         );
}
 80032ce:	4618      	mov	r0, r3
 80032d0:	3724      	adds	r7, #36	; 0x24
 80032d2:	46bd      	mov	sp, r7
 80032d4:	bc80      	pop	{r7}
 80032d6:	4770      	bx	lr

080032d8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80032d8:	b580      	push	{r7, lr}
 80032da:	b082      	sub	sp, #8
 80032dc:	af00      	add	r7, sp, #0
 80032de:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	3b01      	subs	r3, #1
 80032e4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80032e8:	d301      	bcc.n	80032ee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80032ea:	2301      	movs	r3, #1
 80032ec:	e00f      	b.n	800330e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80032ee:	4a0a      	ldr	r2, [pc, #40]	; (8003318 <SysTick_Config+0x40>)
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	3b01      	subs	r3, #1
 80032f4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80032f6:	210f      	movs	r1, #15
 80032f8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80032fc:	f7ff ff90 	bl	8003220 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003300:	4b05      	ldr	r3, [pc, #20]	; (8003318 <SysTick_Config+0x40>)
 8003302:	2200      	movs	r2, #0
 8003304:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003306:	4b04      	ldr	r3, [pc, #16]	; (8003318 <SysTick_Config+0x40>)
 8003308:	2207      	movs	r2, #7
 800330a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800330c:	2300      	movs	r3, #0
}
 800330e:	4618      	mov	r0, r3
 8003310:	3708      	adds	r7, #8
 8003312:	46bd      	mov	sp, r7
 8003314:	bd80      	pop	{r7, pc}
 8003316:	bf00      	nop
 8003318:	e000e010 	.word	0xe000e010

0800331c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800331c:	b580      	push	{r7, lr}
 800331e:	b082      	sub	sp, #8
 8003320:	af00      	add	r7, sp, #0
 8003322:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003324:	6878      	ldr	r0, [r7, #4]
 8003326:	f7ff ff2d 	bl	8003184 <__NVIC_SetPriorityGrouping>
}
 800332a:	bf00      	nop
 800332c:	3708      	adds	r7, #8
 800332e:	46bd      	mov	sp, r7
 8003330:	bd80      	pop	{r7, pc}

08003332 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003332:	b580      	push	{r7, lr}
 8003334:	b086      	sub	sp, #24
 8003336:	af00      	add	r7, sp, #0
 8003338:	4603      	mov	r3, r0
 800333a:	60b9      	str	r1, [r7, #8]
 800333c:	607a      	str	r2, [r7, #4]
 800333e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003340:	2300      	movs	r3, #0
 8003342:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003344:	f7ff ff42 	bl	80031cc <__NVIC_GetPriorityGrouping>
 8003348:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800334a:	687a      	ldr	r2, [r7, #4]
 800334c:	68b9      	ldr	r1, [r7, #8]
 800334e:	6978      	ldr	r0, [r7, #20]
 8003350:	f7ff ff90 	bl	8003274 <NVIC_EncodePriority>
 8003354:	4602      	mov	r2, r0
 8003356:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800335a:	4611      	mov	r1, r2
 800335c:	4618      	mov	r0, r3
 800335e:	f7ff ff5f 	bl	8003220 <__NVIC_SetPriority>
}
 8003362:	bf00      	nop
 8003364:	3718      	adds	r7, #24
 8003366:	46bd      	mov	sp, r7
 8003368:	bd80      	pop	{r7, pc}

0800336a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800336a:	b580      	push	{r7, lr}
 800336c:	b082      	sub	sp, #8
 800336e:	af00      	add	r7, sp, #0
 8003370:	4603      	mov	r3, r0
 8003372:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003374:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003378:	4618      	mov	r0, r3
 800337a:	f7ff ff35 	bl	80031e8 <__NVIC_EnableIRQ>
}
 800337e:	bf00      	nop
 8003380:	3708      	adds	r7, #8
 8003382:	46bd      	mov	sp, r7
 8003384:	bd80      	pop	{r7, pc}

08003386 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003386:	b580      	push	{r7, lr}
 8003388:	b082      	sub	sp, #8
 800338a:	af00      	add	r7, sp, #0
 800338c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800338e:	6878      	ldr	r0, [r7, #4]
 8003390:	f7ff ffa2 	bl	80032d8 <SysTick_Config>
 8003394:	4603      	mov	r3, r0
}
 8003396:	4618      	mov	r0, r3
 8003398:	3708      	adds	r7, #8
 800339a:	46bd      	mov	sp, r7
 800339c:	bd80      	pop	{r7, pc}

0800339e <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800339e:	b480      	push	{r7}
 80033a0:	b085      	sub	sp, #20
 80033a2:	af00      	add	r7, sp, #0
 80033a4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80033a6:	2300      	movs	r3, #0
 80033a8:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80033b0:	2b02      	cmp	r3, #2
 80033b2:	d008      	beq.n	80033c6 <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	2204      	movs	r2, #4
 80033b8:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	2200      	movs	r2, #0
 80033be:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80033c2:	2301      	movs	r3, #1
 80033c4:	e020      	b.n	8003408 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	681a      	ldr	r2, [r3, #0]
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f022 020e 	bic.w	r2, r2, #14
 80033d4:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	681a      	ldr	r2, [r3, #0]
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f022 0201 	bic.w	r2, r2, #1
 80033e4:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033ee:	2101      	movs	r1, #1
 80033f0:	fa01 f202 	lsl.w	r2, r1, r2
 80033f4:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	2201      	movs	r2, #1
 80033fa:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	2200      	movs	r2, #0
 8003402:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8003406:	7bfb      	ldrb	r3, [r7, #15]
}
 8003408:	4618      	mov	r0, r3
 800340a:	3714      	adds	r7, #20
 800340c:	46bd      	mov	sp, r7
 800340e:	bc80      	pop	{r7}
 8003410:	4770      	bx	lr
	...

08003414 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003414:	b580      	push	{r7, lr}
 8003416:	b084      	sub	sp, #16
 8003418:	af00      	add	r7, sp, #0
 800341a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800341c:	2300      	movs	r3, #0
 800341e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003426:	2b02      	cmp	r3, #2
 8003428:	d005      	beq.n	8003436 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	2204      	movs	r2, #4
 800342e:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8003430:	2301      	movs	r3, #1
 8003432:	73fb      	strb	r3, [r7, #15]
 8003434:	e051      	b.n	80034da <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	681a      	ldr	r2, [r3, #0]
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f022 020e 	bic.w	r2, r2, #14
 8003444:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	681a      	ldr	r2, [r3, #0]
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f022 0201 	bic.w	r2, r2, #1
 8003454:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	4a22      	ldr	r2, [pc, #136]	; (80034e4 <HAL_DMA_Abort_IT+0xd0>)
 800345c:	4293      	cmp	r3, r2
 800345e:	d029      	beq.n	80034b4 <HAL_DMA_Abort_IT+0xa0>
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	4a20      	ldr	r2, [pc, #128]	; (80034e8 <HAL_DMA_Abort_IT+0xd4>)
 8003466:	4293      	cmp	r3, r2
 8003468:	d022      	beq.n	80034b0 <HAL_DMA_Abort_IT+0x9c>
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	4a1f      	ldr	r2, [pc, #124]	; (80034ec <HAL_DMA_Abort_IT+0xd8>)
 8003470:	4293      	cmp	r3, r2
 8003472:	d01a      	beq.n	80034aa <HAL_DMA_Abort_IT+0x96>
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	4a1d      	ldr	r2, [pc, #116]	; (80034f0 <HAL_DMA_Abort_IT+0xdc>)
 800347a:	4293      	cmp	r3, r2
 800347c:	d012      	beq.n	80034a4 <HAL_DMA_Abort_IT+0x90>
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	4a1c      	ldr	r2, [pc, #112]	; (80034f4 <HAL_DMA_Abort_IT+0xe0>)
 8003484:	4293      	cmp	r3, r2
 8003486:	d00a      	beq.n	800349e <HAL_DMA_Abort_IT+0x8a>
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	4a1a      	ldr	r2, [pc, #104]	; (80034f8 <HAL_DMA_Abort_IT+0xe4>)
 800348e:	4293      	cmp	r3, r2
 8003490:	d102      	bne.n	8003498 <HAL_DMA_Abort_IT+0x84>
 8003492:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003496:	e00e      	b.n	80034b6 <HAL_DMA_Abort_IT+0xa2>
 8003498:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800349c:	e00b      	b.n	80034b6 <HAL_DMA_Abort_IT+0xa2>
 800349e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80034a2:	e008      	b.n	80034b6 <HAL_DMA_Abort_IT+0xa2>
 80034a4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80034a8:	e005      	b.n	80034b6 <HAL_DMA_Abort_IT+0xa2>
 80034aa:	f44f 7380 	mov.w	r3, #256	; 0x100
 80034ae:	e002      	b.n	80034b6 <HAL_DMA_Abort_IT+0xa2>
 80034b0:	2310      	movs	r3, #16
 80034b2:	e000      	b.n	80034b6 <HAL_DMA_Abort_IT+0xa2>
 80034b4:	2301      	movs	r3, #1
 80034b6:	4a11      	ldr	r2, [pc, #68]	; (80034fc <HAL_DMA_Abort_IT+0xe8>)
 80034b8:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	2201      	movs	r2, #1
 80034be:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	2200      	movs	r2, #0
 80034c6:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d003      	beq.n	80034da <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80034d6:	6878      	ldr	r0, [r7, #4]
 80034d8:	4798      	blx	r3
    } 
  }
  return status;
 80034da:	7bfb      	ldrb	r3, [r7, #15]
}
 80034dc:	4618      	mov	r0, r3
 80034de:	3710      	adds	r7, #16
 80034e0:	46bd      	mov	sp, r7
 80034e2:	bd80      	pop	{r7, pc}
 80034e4:	40020008 	.word	0x40020008
 80034e8:	4002001c 	.word	0x4002001c
 80034ec:	40020030 	.word	0x40020030
 80034f0:	40020044 	.word	0x40020044
 80034f4:	40020058 	.word	0x40020058
 80034f8:	4002006c 	.word	0x4002006c
 80034fc:	40020000 	.word	0x40020000

08003500 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003500:	b480      	push	{r7}
 8003502:	b08b      	sub	sp, #44	; 0x2c
 8003504:	af00      	add	r7, sp, #0
 8003506:	6078      	str	r0, [r7, #4]
 8003508:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800350a:	2300      	movs	r3, #0
 800350c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800350e:	2300      	movs	r3, #0
 8003510:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003512:	e169      	b.n	80037e8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003514:	2201      	movs	r2, #1
 8003516:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003518:	fa02 f303 	lsl.w	r3, r2, r3
 800351c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800351e:	683b      	ldr	r3, [r7, #0]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	69fa      	ldr	r2, [r7, #28]
 8003524:	4013      	ands	r3, r2
 8003526:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003528:	69ba      	ldr	r2, [r7, #24]
 800352a:	69fb      	ldr	r3, [r7, #28]
 800352c:	429a      	cmp	r2, r3
 800352e:	f040 8158 	bne.w	80037e2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003532:	683b      	ldr	r3, [r7, #0]
 8003534:	685b      	ldr	r3, [r3, #4]
 8003536:	4a9a      	ldr	r2, [pc, #616]	; (80037a0 <HAL_GPIO_Init+0x2a0>)
 8003538:	4293      	cmp	r3, r2
 800353a:	d05e      	beq.n	80035fa <HAL_GPIO_Init+0xfa>
 800353c:	4a98      	ldr	r2, [pc, #608]	; (80037a0 <HAL_GPIO_Init+0x2a0>)
 800353e:	4293      	cmp	r3, r2
 8003540:	d875      	bhi.n	800362e <HAL_GPIO_Init+0x12e>
 8003542:	4a98      	ldr	r2, [pc, #608]	; (80037a4 <HAL_GPIO_Init+0x2a4>)
 8003544:	4293      	cmp	r3, r2
 8003546:	d058      	beq.n	80035fa <HAL_GPIO_Init+0xfa>
 8003548:	4a96      	ldr	r2, [pc, #600]	; (80037a4 <HAL_GPIO_Init+0x2a4>)
 800354a:	4293      	cmp	r3, r2
 800354c:	d86f      	bhi.n	800362e <HAL_GPIO_Init+0x12e>
 800354e:	4a96      	ldr	r2, [pc, #600]	; (80037a8 <HAL_GPIO_Init+0x2a8>)
 8003550:	4293      	cmp	r3, r2
 8003552:	d052      	beq.n	80035fa <HAL_GPIO_Init+0xfa>
 8003554:	4a94      	ldr	r2, [pc, #592]	; (80037a8 <HAL_GPIO_Init+0x2a8>)
 8003556:	4293      	cmp	r3, r2
 8003558:	d869      	bhi.n	800362e <HAL_GPIO_Init+0x12e>
 800355a:	4a94      	ldr	r2, [pc, #592]	; (80037ac <HAL_GPIO_Init+0x2ac>)
 800355c:	4293      	cmp	r3, r2
 800355e:	d04c      	beq.n	80035fa <HAL_GPIO_Init+0xfa>
 8003560:	4a92      	ldr	r2, [pc, #584]	; (80037ac <HAL_GPIO_Init+0x2ac>)
 8003562:	4293      	cmp	r3, r2
 8003564:	d863      	bhi.n	800362e <HAL_GPIO_Init+0x12e>
 8003566:	4a92      	ldr	r2, [pc, #584]	; (80037b0 <HAL_GPIO_Init+0x2b0>)
 8003568:	4293      	cmp	r3, r2
 800356a:	d046      	beq.n	80035fa <HAL_GPIO_Init+0xfa>
 800356c:	4a90      	ldr	r2, [pc, #576]	; (80037b0 <HAL_GPIO_Init+0x2b0>)
 800356e:	4293      	cmp	r3, r2
 8003570:	d85d      	bhi.n	800362e <HAL_GPIO_Init+0x12e>
 8003572:	2b12      	cmp	r3, #18
 8003574:	d82a      	bhi.n	80035cc <HAL_GPIO_Init+0xcc>
 8003576:	2b12      	cmp	r3, #18
 8003578:	d859      	bhi.n	800362e <HAL_GPIO_Init+0x12e>
 800357a:	a201      	add	r2, pc, #4	; (adr r2, 8003580 <HAL_GPIO_Init+0x80>)
 800357c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003580:	080035fb 	.word	0x080035fb
 8003584:	080035d5 	.word	0x080035d5
 8003588:	080035e7 	.word	0x080035e7
 800358c:	08003629 	.word	0x08003629
 8003590:	0800362f 	.word	0x0800362f
 8003594:	0800362f 	.word	0x0800362f
 8003598:	0800362f 	.word	0x0800362f
 800359c:	0800362f 	.word	0x0800362f
 80035a0:	0800362f 	.word	0x0800362f
 80035a4:	0800362f 	.word	0x0800362f
 80035a8:	0800362f 	.word	0x0800362f
 80035ac:	0800362f 	.word	0x0800362f
 80035b0:	0800362f 	.word	0x0800362f
 80035b4:	0800362f 	.word	0x0800362f
 80035b8:	0800362f 	.word	0x0800362f
 80035bc:	0800362f 	.word	0x0800362f
 80035c0:	0800362f 	.word	0x0800362f
 80035c4:	080035dd 	.word	0x080035dd
 80035c8:	080035f1 	.word	0x080035f1
 80035cc:	4a79      	ldr	r2, [pc, #484]	; (80037b4 <HAL_GPIO_Init+0x2b4>)
 80035ce:	4293      	cmp	r3, r2
 80035d0:	d013      	beq.n	80035fa <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80035d2:	e02c      	b.n	800362e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80035d4:	683b      	ldr	r3, [r7, #0]
 80035d6:	68db      	ldr	r3, [r3, #12]
 80035d8:	623b      	str	r3, [r7, #32]
          break;
 80035da:	e029      	b.n	8003630 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80035dc:	683b      	ldr	r3, [r7, #0]
 80035de:	68db      	ldr	r3, [r3, #12]
 80035e0:	3304      	adds	r3, #4
 80035e2:	623b      	str	r3, [r7, #32]
          break;
 80035e4:	e024      	b.n	8003630 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80035e6:	683b      	ldr	r3, [r7, #0]
 80035e8:	68db      	ldr	r3, [r3, #12]
 80035ea:	3308      	adds	r3, #8
 80035ec:	623b      	str	r3, [r7, #32]
          break;
 80035ee:	e01f      	b.n	8003630 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80035f0:	683b      	ldr	r3, [r7, #0]
 80035f2:	68db      	ldr	r3, [r3, #12]
 80035f4:	330c      	adds	r3, #12
 80035f6:	623b      	str	r3, [r7, #32]
          break;
 80035f8:	e01a      	b.n	8003630 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80035fa:	683b      	ldr	r3, [r7, #0]
 80035fc:	689b      	ldr	r3, [r3, #8]
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d102      	bne.n	8003608 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003602:	2304      	movs	r3, #4
 8003604:	623b      	str	r3, [r7, #32]
          break;
 8003606:	e013      	b.n	8003630 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003608:	683b      	ldr	r3, [r7, #0]
 800360a:	689b      	ldr	r3, [r3, #8]
 800360c:	2b01      	cmp	r3, #1
 800360e:	d105      	bne.n	800361c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003610:	2308      	movs	r3, #8
 8003612:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	69fa      	ldr	r2, [r7, #28]
 8003618:	611a      	str	r2, [r3, #16]
          break;
 800361a:	e009      	b.n	8003630 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800361c:	2308      	movs	r3, #8
 800361e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	69fa      	ldr	r2, [r7, #28]
 8003624:	615a      	str	r2, [r3, #20]
          break;
 8003626:	e003      	b.n	8003630 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003628:	2300      	movs	r3, #0
 800362a:	623b      	str	r3, [r7, #32]
          break;
 800362c:	e000      	b.n	8003630 <HAL_GPIO_Init+0x130>
          break;
 800362e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003630:	69bb      	ldr	r3, [r7, #24]
 8003632:	2bff      	cmp	r3, #255	; 0xff
 8003634:	d801      	bhi.n	800363a <HAL_GPIO_Init+0x13a>
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	e001      	b.n	800363e <HAL_GPIO_Init+0x13e>
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	3304      	adds	r3, #4
 800363e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003640:	69bb      	ldr	r3, [r7, #24]
 8003642:	2bff      	cmp	r3, #255	; 0xff
 8003644:	d802      	bhi.n	800364c <HAL_GPIO_Init+0x14c>
 8003646:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003648:	009b      	lsls	r3, r3, #2
 800364a:	e002      	b.n	8003652 <HAL_GPIO_Init+0x152>
 800364c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800364e:	3b08      	subs	r3, #8
 8003650:	009b      	lsls	r3, r3, #2
 8003652:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003654:	697b      	ldr	r3, [r7, #20]
 8003656:	681a      	ldr	r2, [r3, #0]
 8003658:	210f      	movs	r1, #15
 800365a:	693b      	ldr	r3, [r7, #16]
 800365c:	fa01 f303 	lsl.w	r3, r1, r3
 8003660:	43db      	mvns	r3, r3
 8003662:	401a      	ands	r2, r3
 8003664:	6a39      	ldr	r1, [r7, #32]
 8003666:	693b      	ldr	r3, [r7, #16]
 8003668:	fa01 f303 	lsl.w	r3, r1, r3
 800366c:	431a      	orrs	r2, r3
 800366e:	697b      	ldr	r3, [r7, #20]
 8003670:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003672:	683b      	ldr	r3, [r7, #0]
 8003674:	685b      	ldr	r3, [r3, #4]
 8003676:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800367a:	2b00      	cmp	r3, #0
 800367c:	f000 80b1 	beq.w	80037e2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003680:	4b4d      	ldr	r3, [pc, #308]	; (80037b8 <HAL_GPIO_Init+0x2b8>)
 8003682:	699b      	ldr	r3, [r3, #24]
 8003684:	4a4c      	ldr	r2, [pc, #304]	; (80037b8 <HAL_GPIO_Init+0x2b8>)
 8003686:	f043 0301 	orr.w	r3, r3, #1
 800368a:	6193      	str	r3, [r2, #24]
 800368c:	4b4a      	ldr	r3, [pc, #296]	; (80037b8 <HAL_GPIO_Init+0x2b8>)
 800368e:	699b      	ldr	r3, [r3, #24]
 8003690:	f003 0301 	and.w	r3, r3, #1
 8003694:	60bb      	str	r3, [r7, #8]
 8003696:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003698:	4a48      	ldr	r2, [pc, #288]	; (80037bc <HAL_GPIO_Init+0x2bc>)
 800369a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800369c:	089b      	lsrs	r3, r3, #2
 800369e:	3302      	adds	r3, #2
 80036a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80036a4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80036a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036a8:	f003 0303 	and.w	r3, r3, #3
 80036ac:	009b      	lsls	r3, r3, #2
 80036ae:	220f      	movs	r2, #15
 80036b0:	fa02 f303 	lsl.w	r3, r2, r3
 80036b4:	43db      	mvns	r3, r3
 80036b6:	68fa      	ldr	r2, [r7, #12]
 80036b8:	4013      	ands	r3, r2
 80036ba:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	4a40      	ldr	r2, [pc, #256]	; (80037c0 <HAL_GPIO_Init+0x2c0>)
 80036c0:	4293      	cmp	r3, r2
 80036c2:	d013      	beq.n	80036ec <HAL_GPIO_Init+0x1ec>
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	4a3f      	ldr	r2, [pc, #252]	; (80037c4 <HAL_GPIO_Init+0x2c4>)
 80036c8:	4293      	cmp	r3, r2
 80036ca:	d00d      	beq.n	80036e8 <HAL_GPIO_Init+0x1e8>
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	4a3e      	ldr	r2, [pc, #248]	; (80037c8 <HAL_GPIO_Init+0x2c8>)
 80036d0:	4293      	cmp	r3, r2
 80036d2:	d007      	beq.n	80036e4 <HAL_GPIO_Init+0x1e4>
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	4a3d      	ldr	r2, [pc, #244]	; (80037cc <HAL_GPIO_Init+0x2cc>)
 80036d8:	4293      	cmp	r3, r2
 80036da:	d101      	bne.n	80036e0 <HAL_GPIO_Init+0x1e0>
 80036dc:	2303      	movs	r3, #3
 80036de:	e006      	b.n	80036ee <HAL_GPIO_Init+0x1ee>
 80036e0:	2304      	movs	r3, #4
 80036e2:	e004      	b.n	80036ee <HAL_GPIO_Init+0x1ee>
 80036e4:	2302      	movs	r3, #2
 80036e6:	e002      	b.n	80036ee <HAL_GPIO_Init+0x1ee>
 80036e8:	2301      	movs	r3, #1
 80036ea:	e000      	b.n	80036ee <HAL_GPIO_Init+0x1ee>
 80036ec:	2300      	movs	r3, #0
 80036ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80036f0:	f002 0203 	and.w	r2, r2, #3
 80036f4:	0092      	lsls	r2, r2, #2
 80036f6:	4093      	lsls	r3, r2
 80036f8:	68fa      	ldr	r2, [r7, #12]
 80036fa:	4313      	orrs	r3, r2
 80036fc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80036fe:	492f      	ldr	r1, [pc, #188]	; (80037bc <HAL_GPIO_Init+0x2bc>)
 8003700:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003702:	089b      	lsrs	r3, r3, #2
 8003704:	3302      	adds	r3, #2
 8003706:	68fa      	ldr	r2, [r7, #12]
 8003708:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800370c:	683b      	ldr	r3, [r7, #0]
 800370e:	685b      	ldr	r3, [r3, #4]
 8003710:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003714:	2b00      	cmp	r3, #0
 8003716:	d006      	beq.n	8003726 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003718:	4b2d      	ldr	r3, [pc, #180]	; (80037d0 <HAL_GPIO_Init+0x2d0>)
 800371a:	681a      	ldr	r2, [r3, #0]
 800371c:	492c      	ldr	r1, [pc, #176]	; (80037d0 <HAL_GPIO_Init+0x2d0>)
 800371e:	69bb      	ldr	r3, [r7, #24]
 8003720:	4313      	orrs	r3, r2
 8003722:	600b      	str	r3, [r1, #0]
 8003724:	e006      	b.n	8003734 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003726:	4b2a      	ldr	r3, [pc, #168]	; (80037d0 <HAL_GPIO_Init+0x2d0>)
 8003728:	681a      	ldr	r2, [r3, #0]
 800372a:	69bb      	ldr	r3, [r7, #24]
 800372c:	43db      	mvns	r3, r3
 800372e:	4928      	ldr	r1, [pc, #160]	; (80037d0 <HAL_GPIO_Init+0x2d0>)
 8003730:	4013      	ands	r3, r2
 8003732:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003734:	683b      	ldr	r3, [r7, #0]
 8003736:	685b      	ldr	r3, [r3, #4]
 8003738:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800373c:	2b00      	cmp	r3, #0
 800373e:	d006      	beq.n	800374e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003740:	4b23      	ldr	r3, [pc, #140]	; (80037d0 <HAL_GPIO_Init+0x2d0>)
 8003742:	685a      	ldr	r2, [r3, #4]
 8003744:	4922      	ldr	r1, [pc, #136]	; (80037d0 <HAL_GPIO_Init+0x2d0>)
 8003746:	69bb      	ldr	r3, [r7, #24]
 8003748:	4313      	orrs	r3, r2
 800374a:	604b      	str	r3, [r1, #4]
 800374c:	e006      	b.n	800375c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800374e:	4b20      	ldr	r3, [pc, #128]	; (80037d0 <HAL_GPIO_Init+0x2d0>)
 8003750:	685a      	ldr	r2, [r3, #4]
 8003752:	69bb      	ldr	r3, [r7, #24]
 8003754:	43db      	mvns	r3, r3
 8003756:	491e      	ldr	r1, [pc, #120]	; (80037d0 <HAL_GPIO_Init+0x2d0>)
 8003758:	4013      	ands	r3, r2
 800375a:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800375c:	683b      	ldr	r3, [r7, #0]
 800375e:	685b      	ldr	r3, [r3, #4]
 8003760:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003764:	2b00      	cmp	r3, #0
 8003766:	d006      	beq.n	8003776 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003768:	4b19      	ldr	r3, [pc, #100]	; (80037d0 <HAL_GPIO_Init+0x2d0>)
 800376a:	689a      	ldr	r2, [r3, #8]
 800376c:	4918      	ldr	r1, [pc, #96]	; (80037d0 <HAL_GPIO_Init+0x2d0>)
 800376e:	69bb      	ldr	r3, [r7, #24]
 8003770:	4313      	orrs	r3, r2
 8003772:	608b      	str	r3, [r1, #8]
 8003774:	e006      	b.n	8003784 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003776:	4b16      	ldr	r3, [pc, #88]	; (80037d0 <HAL_GPIO_Init+0x2d0>)
 8003778:	689a      	ldr	r2, [r3, #8]
 800377a:	69bb      	ldr	r3, [r7, #24]
 800377c:	43db      	mvns	r3, r3
 800377e:	4914      	ldr	r1, [pc, #80]	; (80037d0 <HAL_GPIO_Init+0x2d0>)
 8003780:	4013      	ands	r3, r2
 8003782:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003784:	683b      	ldr	r3, [r7, #0]
 8003786:	685b      	ldr	r3, [r3, #4]
 8003788:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800378c:	2b00      	cmp	r3, #0
 800378e:	d021      	beq.n	80037d4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003790:	4b0f      	ldr	r3, [pc, #60]	; (80037d0 <HAL_GPIO_Init+0x2d0>)
 8003792:	68da      	ldr	r2, [r3, #12]
 8003794:	490e      	ldr	r1, [pc, #56]	; (80037d0 <HAL_GPIO_Init+0x2d0>)
 8003796:	69bb      	ldr	r3, [r7, #24]
 8003798:	4313      	orrs	r3, r2
 800379a:	60cb      	str	r3, [r1, #12]
 800379c:	e021      	b.n	80037e2 <HAL_GPIO_Init+0x2e2>
 800379e:	bf00      	nop
 80037a0:	10320000 	.word	0x10320000
 80037a4:	10310000 	.word	0x10310000
 80037a8:	10220000 	.word	0x10220000
 80037ac:	10210000 	.word	0x10210000
 80037b0:	10120000 	.word	0x10120000
 80037b4:	10110000 	.word	0x10110000
 80037b8:	40021000 	.word	0x40021000
 80037bc:	40010000 	.word	0x40010000
 80037c0:	40010800 	.word	0x40010800
 80037c4:	40010c00 	.word	0x40010c00
 80037c8:	40011000 	.word	0x40011000
 80037cc:	40011400 	.word	0x40011400
 80037d0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80037d4:	4b0b      	ldr	r3, [pc, #44]	; (8003804 <HAL_GPIO_Init+0x304>)
 80037d6:	68da      	ldr	r2, [r3, #12]
 80037d8:	69bb      	ldr	r3, [r7, #24]
 80037da:	43db      	mvns	r3, r3
 80037dc:	4909      	ldr	r1, [pc, #36]	; (8003804 <HAL_GPIO_Init+0x304>)
 80037de:	4013      	ands	r3, r2
 80037e0:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80037e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037e4:	3301      	adds	r3, #1
 80037e6:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80037e8:	683b      	ldr	r3, [r7, #0]
 80037ea:	681a      	ldr	r2, [r3, #0]
 80037ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037ee:	fa22 f303 	lsr.w	r3, r2, r3
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	f47f ae8e 	bne.w	8003514 <HAL_GPIO_Init+0x14>
  }
}
 80037f8:	bf00      	nop
 80037fa:	bf00      	nop
 80037fc:	372c      	adds	r7, #44	; 0x2c
 80037fe:	46bd      	mov	sp, r7
 8003800:	bc80      	pop	{r7}
 8003802:	4770      	bx	lr
 8003804:	40010400 	.word	0x40010400

08003808 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003808:	b480      	push	{r7}
 800380a:	b085      	sub	sp, #20
 800380c:	af00      	add	r7, sp, #0
 800380e:	6078      	str	r0, [r7, #4]
 8003810:	460b      	mov	r3, r1
 8003812:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	689a      	ldr	r2, [r3, #8]
 8003818:	887b      	ldrh	r3, [r7, #2]
 800381a:	4013      	ands	r3, r2
 800381c:	2b00      	cmp	r3, #0
 800381e:	d002      	beq.n	8003826 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003820:	2301      	movs	r3, #1
 8003822:	73fb      	strb	r3, [r7, #15]
 8003824:	e001      	b.n	800382a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003826:	2300      	movs	r3, #0
 8003828:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800382a:	7bfb      	ldrb	r3, [r7, #15]
}
 800382c:	4618      	mov	r0, r3
 800382e:	3714      	adds	r7, #20
 8003830:	46bd      	mov	sp, r7
 8003832:	bc80      	pop	{r7}
 8003834:	4770      	bx	lr

08003836 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003836:	b480      	push	{r7}
 8003838:	b083      	sub	sp, #12
 800383a:	af00      	add	r7, sp, #0
 800383c:	6078      	str	r0, [r7, #4]
 800383e:	460b      	mov	r3, r1
 8003840:	807b      	strh	r3, [r7, #2]
 8003842:	4613      	mov	r3, r2
 8003844:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003846:	787b      	ldrb	r3, [r7, #1]
 8003848:	2b00      	cmp	r3, #0
 800384a:	d003      	beq.n	8003854 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800384c:	887a      	ldrh	r2, [r7, #2]
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003852:	e003      	b.n	800385c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003854:	887b      	ldrh	r3, [r7, #2]
 8003856:	041a      	lsls	r2, r3, #16
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	611a      	str	r2, [r3, #16]
}
 800385c:	bf00      	nop
 800385e:	370c      	adds	r7, #12
 8003860:	46bd      	mov	sp, r7
 8003862:	bc80      	pop	{r7}
 8003864:	4770      	bx	lr
	...

08003868 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003868:	b580      	push	{r7, lr}
 800386a:	b084      	sub	sp, #16
 800386c:	af00      	add	r7, sp, #0
 800386e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	2b00      	cmp	r3, #0
 8003874:	d101      	bne.n	800387a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003876:	2301      	movs	r3, #1
 8003878:	e12b      	b.n	8003ad2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003880:	b2db      	uxtb	r3, r3
 8003882:	2b00      	cmp	r3, #0
 8003884:	d106      	bne.n	8003894 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	2200      	movs	r2, #0
 800388a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800388e:	6878      	ldr	r0, [r7, #4]
 8003890:	f7fc fe4c 	bl	800052c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	2224      	movs	r2, #36	; 0x24
 8003898:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	681a      	ldr	r2, [r3, #0]
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	f022 0201 	bic.w	r2, r2, #1
 80038aa:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	681a      	ldr	r2, [r3, #0]
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80038ba:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	681a      	ldr	r2, [r3, #0]
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80038ca:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80038cc:	f000 fce4 	bl	8004298 <HAL_RCC_GetPCLK1Freq>
 80038d0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	685b      	ldr	r3, [r3, #4]
 80038d6:	4a81      	ldr	r2, [pc, #516]	; (8003adc <HAL_I2C_Init+0x274>)
 80038d8:	4293      	cmp	r3, r2
 80038da:	d807      	bhi.n	80038ec <HAL_I2C_Init+0x84>
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	4a80      	ldr	r2, [pc, #512]	; (8003ae0 <HAL_I2C_Init+0x278>)
 80038e0:	4293      	cmp	r3, r2
 80038e2:	bf94      	ite	ls
 80038e4:	2301      	movls	r3, #1
 80038e6:	2300      	movhi	r3, #0
 80038e8:	b2db      	uxtb	r3, r3
 80038ea:	e006      	b.n	80038fa <HAL_I2C_Init+0x92>
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	4a7d      	ldr	r2, [pc, #500]	; (8003ae4 <HAL_I2C_Init+0x27c>)
 80038f0:	4293      	cmp	r3, r2
 80038f2:	bf94      	ite	ls
 80038f4:	2301      	movls	r3, #1
 80038f6:	2300      	movhi	r3, #0
 80038f8:	b2db      	uxtb	r3, r3
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d001      	beq.n	8003902 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80038fe:	2301      	movs	r3, #1
 8003900:	e0e7      	b.n	8003ad2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	4a78      	ldr	r2, [pc, #480]	; (8003ae8 <HAL_I2C_Init+0x280>)
 8003906:	fba2 2303 	umull	r2, r3, r2, r3
 800390a:	0c9b      	lsrs	r3, r3, #18
 800390c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	685b      	ldr	r3, [r3, #4]
 8003914:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	68ba      	ldr	r2, [r7, #8]
 800391e:	430a      	orrs	r2, r1
 8003920:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	6a1b      	ldr	r3, [r3, #32]
 8003928:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	685b      	ldr	r3, [r3, #4]
 8003930:	4a6a      	ldr	r2, [pc, #424]	; (8003adc <HAL_I2C_Init+0x274>)
 8003932:	4293      	cmp	r3, r2
 8003934:	d802      	bhi.n	800393c <HAL_I2C_Init+0xd4>
 8003936:	68bb      	ldr	r3, [r7, #8]
 8003938:	3301      	adds	r3, #1
 800393a:	e009      	b.n	8003950 <HAL_I2C_Init+0xe8>
 800393c:	68bb      	ldr	r3, [r7, #8]
 800393e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003942:	fb02 f303 	mul.w	r3, r2, r3
 8003946:	4a69      	ldr	r2, [pc, #420]	; (8003aec <HAL_I2C_Init+0x284>)
 8003948:	fba2 2303 	umull	r2, r3, r2, r3
 800394c:	099b      	lsrs	r3, r3, #6
 800394e:	3301      	adds	r3, #1
 8003950:	687a      	ldr	r2, [r7, #4]
 8003952:	6812      	ldr	r2, [r2, #0]
 8003954:	430b      	orrs	r3, r1
 8003956:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	69db      	ldr	r3, [r3, #28]
 800395e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003962:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	685b      	ldr	r3, [r3, #4]
 800396a:	495c      	ldr	r1, [pc, #368]	; (8003adc <HAL_I2C_Init+0x274>)
 800396c:	428b      	cmp	r3, r1
 800396e:	d819      	bhi.n	80039a4 <HAL_I2C_Init+0x13c>
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	1e59      	subs	r1, r3, #1
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	685b      	ldr	r3, [r3, #4]
 8003978:	005b      	lsls	r3, r3, #1
 800397a:	fbb1 f3f3 	udiv	r3, r1, r3
 800397e:	1c59      	adds	r1, r3, #1
 8003980:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003984:	400b      	ands	r3, r1
 8003986:	2b00      	cmp	r3, #0
 8003988:	d00a      	beq.n	80039a0 <HAL_I2C_Init+0x138>
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	1e59      	subs	r1, r3, #1
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	685b      	ldr	r3, [r3, #4]
 8003992:	005b      	lsls	r3, r3, #1
 8003994:	fbb1 f3f3 	udiv	r3, r1, r3
 8003998:	3301      	adds	r3, #1
 800399a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800399e:	e051      	b.n	8003a44 <HAL_I2C_Init+0x1dc>
 80039a0:	2304      	movs	r3, #4
 80039a2:	e04f      	b.n	8003a44 <HAL_I2C_Init+0x1dc>
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	689b      	ldr	r3, [r3, #8]
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d111      	bne.n	80039d0 <HAL_I2C_Init+0x168>
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	1e58      	subs	r0, r3, #1
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	6859      	ldr	r1, [r3, #4]
 80039b4:	460b      	mov	r3, r1
 80039b6:	005b      	lsls	r3, r3, #1
 80039b8:	440b      	add	r3, r1
 80039ba:	fbb0 f3f3 	udiv	r3, r0, r3
 80039be:	3301      	adds	r3, #1
 80039c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	bf0c      	ite	eq
 80039c8:	2301      	moveq	r3, #1
 80039ca:	2300      	movne	r3, #0
 80039cc:	b2db      	uxtb	r3, r3
 80039ce:	e012      	b.n	80039f6 <HAL_I2C_Init+0x18e>
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	1e58      	subs	r0, r3, #1
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	6859      	ldr	r1, [r3, #4]
 80039d8:	460b      	mov	r3, r1
 80039da:	009b      	lsls	r3, r3, #2
 80039dc:	440b      	add	r3, r1
 80039de:	0099      	lsls	r1, r3, #2
 80039e0:	440b      	add	r3, r1
 80039e2:	fbb0 f3f3 	udiv	r3, r0, r3
 80039e6:	3301      	adds	r3, #1
 80039e8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	bf0c      	ite	eq
 80039f0:	2301      	moveq	r3, #1
 80039f2:	2300      	movne	r3, #0
 80039f4:	b2db      	uxtb	r3, r3
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d001      	beq.n	80039fe <HAL_I2C_Init+0x196>
 80039fa:	2301      	movs	r3, #1
 80039fc:	e022      	b.n	8003a44 <HAL_I2C_Init+0x1dc>
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	689b      	ldr	r3, [r3, #8]
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d10e      	bne.n	8003a24 <HAL_I2C_Init+0x1bc>
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	1e58      	subs	r0, r3, #1
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	6859      	ldr	r1, [r3, #4]
 8003a0e:	460b      	mov	r3, r1
 8003a10:	005b      	lsls	r3, r3, #1
 8003a12:	440b      	add	r3, r1
 8003a14:	fbb0 f3f3 	udiv	r3, r0, r3
 8003a18:	3301      	adds	r3, #1
 8003a1a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a1e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003a22:	e00f      	b.n	8003a44 <HAL_I2C_Init+0x1dc>
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	1e58      	subs	r0, r3, #1
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	6859      	ldr	r1, [r3, #4]
 8003a2c:	460b      	mov	r3, r1
 8003a2e:	009b      	lsls	r3, r3, #2
 8003a30:	440b      	add	r3, r1
 8003a32:	0099      	lsls	r1, r3, #2
 8003a34:	440b      	add	r3, r1
 8003a36:	fbb0 f3f3 	udiv	r3, r0, r3
 8003a3a:	3301      	adds	r3, #1
 8003a3c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a40:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003a44:	6879      	ldr	r1, [r7, #4]
 8003a46:	6809      	ldr	r1, [r1, #0]
 8003a48:	4313      	orrs	r3, r2
 8003a4a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	69da      	ldr	r2, [r3, #28]
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	6a1b      	ldr	r3, [r3, #32]
 8003a5e:	431a      	orrs	r2, r3
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	430a      	orrs	r2, r1
 8003a66:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	689b      	ldr	r3, [r3, #8]
 8003a6e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003a72:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003a76:	687a      	ldr	r2, [r7, #4]
 8003a78:	6911      	ldr	r1, [r2, #16]
 8003a7a:	687a      	ldr	r2, [r7, #4]
 8003a7c:	68d2      	ldr	r2, [r2, #12]
 8003a7e:	4311      	orrs	r1, r2
 8003a80:	687a      	ldr	r2, [r7, #4]
 8003a82:	6812      	ldr	r2, [r2, #0]
 8003a84:	430b      	orrs	r3, r1
 8003a86:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	68db      	ldr	r3, [r3, #12]
 8003a8e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	695a      	ldr	r2, [r3, #20]
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	699b      	ldr	r3, [r3, #24]
 8003a9a:	431a      	orrs	r2, r3
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	430a      	orrs	r2, r1
 8003aa2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	681a      	ldr	r2, [r3, #0]
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f042 0201 	orr.w	r2, r2, #1
 8003ab2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	2200      	movs	r2, #0
 8003ab8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	2220      	movs	r2, #32
 8003abe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	2200      	movs	r2, #0
 8003ac6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	2200      	movs	r2, #0
 8003acc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003ad0:	2300      	movs	r3, #0
}
 8003ad2:	4618      	mov	r0, r3
 8003ad4:	3710      	adds	r7, #16
 8003ad6:	46bd      	mov	sp, r7
 8003ad8:	bd80      	pop	{r7, pc}
 8003ada:	bf00      	nop
 8003adc:	000186a0 	.word	0x000186a0
 8003ae0:	001e847f 	.word	0x001e847f
 8003ae4:	003d08ff 	.word	0x003d08ff
 8003ae8:	431bde83 	.word	0x431bde83
 8003aec:	10624dd3 	.word	0x10624dd3

08003af0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003af0:	b580      	push	{r7, lr}
 8003af2:	b086      	sub	sp, #24
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d101      	bne.n	8003b02 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003afe:	2301      	movs	r3, #1
 8003b00:	e272      	b.n	8003fe8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f003 0301 	and.w	r3, r3, #1
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	f000 8087 	beq.w	8003c1e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003b10:	4b92      	ldr	r3, [pc, #584]	; (8003d5c <HAL_RCC_OscConfig+0x26c>)
 8003b12:	685b      	ldr	r3, [r3, #4]
 8003b14:	f003 030c 	and.w	r3, r3, #12
 8003b18:	2b04      	cmp	r3, #4
 8003b1a:	d00c      	beq.n	8003b36 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003b1c:	4b8f      	ldr	r3, [pc, #572]	; (8003d5c <HAL_RCC_OscConfig+0x26c>)
 8003b1e:	685b      	ldr	r3, [r3, #4]
 8003b20:	f003 030c 	and.w	r3, r3, #12
 8003b24:	2b08      	cmp	r3, #8
 8003b26:	d112      	bne.n	8003b4e <HAL_RCC_OscConfig+0x5e>
 8003b28:	4b8c      	ldr	r3, [pc, #560]	; (8003d5c <HAL_RCC_OscConfig+0x26c>)
 8003b2a:	685b      	ldr	r3, [r3, #4]
 8003b2c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b30:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003b34:	d10b      	bne.n	8003b4e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b36:	4b89      	ldr	r3, [pc, #548]	; (8003d5c <HAL_RCC_OscConfig+0x26c>)
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d06c      	beq.n	8003c1c <HAL_RCC_OscConfig+0x12c>
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	685b      	ldr	r3, [r3, #4]
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d168      	bne.n	8003c1c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003b4a:	2301      	movs	r3, #1
 8003b4c:	e24c      	b.n	8003fe8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	685b      	ldr	r3, [r3, #4]
 8003b52:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003b56:	d106      	bne.n	8003b66 <HAL_RCC_OscConfig+0x76>
 8003b58:	4b80      	ldr	r3, [pc, #512]	; (8003d5c <HAL_RCC_OscConfig+0x26c>)
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	4a7f      	ldr	r2, [pc, #508]	; (8003d5c <HAL_RCC_OscConfig+0x26c>)
 8003b5e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b62:	6013      	str	r3, [r2, #0]
 8003b64:	e02e      	b.n	8003bc4 <HAL_RCC_OscConfig+0xd4>
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	685b      	ldr	r3, [r3, #4]
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d10c      	bne.n	8003b88 <HAL_RCC_OscConfig+0x98>
 8003b6e:	4b7b      	ldr	r3, [pc, #492]	; (8003d5c <HAL_RCC_OscConfig+0x26c>)
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	4a7a      	ldr	r2, [pc, #488]	; (8003d5c <HAL_RCC_OscConfig+0x26c>)
 8003b74:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003b78:	6013      	str	r3, [r2, #0]
 8003b7a:	4b78      	ldr	r3, [pc, #480]	; (8003d5c <HAL_RCC_OscConfig+0x26c>)
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	4a77      	ldr	r2, [pc, #476]	; (8003d5c <HAL_RCC_OscConfig+0x26c>)
 8003b80:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003b84:	6013      	str	r3, [r2, #0]
 8003b86:	e01d      	b.n	8003bc4 <HAL_RCC_OscConfig+0xd4>
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	685b      	ldr	r3, [r3, #4]
 8003b8c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003b90:	d10c      	bne.n	8003bac <HAL_RCC_OscConfig+0xbc>
 8003b92:	4b72      	ldr	r3, [pc, #456]	; (8003d5c <HAL_RCC_OscConfig+0x26c>)
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	4a71      	ldr	r2, [pc, #452]	; (8003d5c <HAL_RCC_OscConfig+0x26c>)
 8003b98:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003b9c:	6013      	str	r3, [r2, #0]
 8003b9e:	4b6f      	ldr	r3, [pc, #444]	; (8003d5c <HAL_RCC_OscConfig+0x26c>)
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	4a6e      	ldr	r2, [pc, #440]	; (8003d5c <HAL_RCC_OscConfig+0x26c>)
 8003ba4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ba8:	6013      	str	r3, [r2, #0]
 8003baa:	e00b      	b.n	8003bc4 <HAL_RCC_OscConfig+0xd4>
 8003bac:	4b6b      	ldr	r3, [pc, #428]	; (8003d5c <HAL_RCC_OscConfig+0x26c>)
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	4a6a      	ldr	r2, [pc, #424]	; (8003d5c <HAL_RCC_OscConfig+0x26c>)
 8003bb2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003bb6:	6013      	str	r3, [r2, #0]
 8003bb8:	4b68      	ldr	r3, [pc, #416]	; (8003d5c <HAL_RCC_OscConfig+0x26c>)
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	4a67      	ldr	r2, [pc, #412]	; (8003d5c <HAL_RCC_OscConfig+0x26c>)
 8003bbe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003bc2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	685b      	ldr	r3, [r3, #4]
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d013      	beq.n	8003bf4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bcc:	f7fe ff5a 	bl	8002a84 <HAL_GetTick>
 8003bd0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003bd2:	e008      	b.n	8003be6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003bd4:	f7fe ff56 	bl	8002a84 <HAL_GetTick>
 8003bd8:	4602      	mov	r2, r0
 8003bda:	693b      	ldr	r3, [r7, #16]
 8003bdc:	1ad3      	subs	r3, r2, r3
 8003bde:	2b64      	cmp	r3, #100	; 0x64
 8003be0:	d901      	bls.n	8003be6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003be2:	2303      	movs	r3, #3
 8003be4:	e200      	b.n	8003fe8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003be6:	4b5d      	ldr	r3, [pc, #372]	; (8003d5c <HAL_RCC_OscConfig+0x26c>)
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d0f0      	beq.n	8003bd4 <HAL_RCC_OscConfig+0xe4>
 8003bf2:	e014      	b.n	8003c1e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bf4:	f7fe ff46 	bl	8002a84 <HAL_GetTick>
 8003bf8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003bfa:	e008      	b.n	8003c0e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003bfc:	f7fe ff42 	bl	8002a84 <HAL_GetTick>
 8003c00:	4602      	mov	r2, r0
 8003c02:	693b      	ldr	r3, [r7, #16]
 8003c04:	1ad3      	subs	r3, r2, r3
 8003c06:	2b64      	cmp	r3, #100	; 0x64
 8003c08:	d901      	bls.n	8003c0e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003c0a:	2303      	movs	r3, #3
 8003c0c:	e1ec      	b.n	8003fe8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c0e:	4b53      	ldr	r3, [pc, #332]	; (8003d5c <HAL_RCC_OscConfig+0x26c>)
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d1f0      	bne.n	8003bfc <HAL_RCC_OscConfig+0x10c>
 8003c1a:	e000      	b.n	8003c1e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c1c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	f003 0302 	and.w	r3, r3, #2
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d063      	beq.n	8003cf2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003c2a:	4b4c      	ldr	r3, [pc, #304]	; (8003d5c <HAL_RCC_OscConfig+0x26c>)
 8003c2c:	685b      	ldr	r3, [r3, #4]
 8003c2e:	f003 030c 	and.w	r3, r3, #12
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d00b      	beq.n	8003c4e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003c36:	4b49      	ldr	r3, [pc, #292]	; (8003d5c <HAL_RCC_OscConfig+0x26c>)
 8003c38:	685b      	ldr	r3, [r3, #4]
 8003c3a:	f003 030c 	and.w	r3, r3, #12
 8003c3e:	2b08      	cmp	r3, #8
 8003c40:	d11c      	bne.n	8003c7c <HAL_RCC_OscConfig+0x18c>
 8003c42:	4b46      	ldr	r3, [pc, #280]	; (8003d5c <HAL_RCC_OscConfig+0x26c>)
 8003c44:	685b      	ldr	r3, [r3, #4]
 8003c46:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d116      	bne.n	8003c7c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c4e:	4b43      	ldr	r3, [pc, #268]	; (8003d5c <HAL_RCC_OscConfig+0x26c>)
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f003 0302 	and.w	r3, r3, #2
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d005      	beq.n	8003c66 <HAL_RCC_OscConfig+0x176>
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	691b      	ldr	r3, [r3, #16]
 8003c5e:	2b01      	cmp	r3, #1
 8003c60:	d001      	beq.n	8003c66 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003c62:	2301      	movs	r3, #1
 8003c64:	e1c0      	b.n	8003fe8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c66:	4b3d      	ldr	r3, [pc, #244]	; (8003d5c <HAL_RCC_OscConfig+0x26c>)
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	695b      	ldr	r3, [r3, #20]
 8003c72:	00db      	lsls	r3, r3, #3
 8003c74:	4939      	ldr	r1, [pc, #228]	; (8003d5c <HAL_RCC_OscConfig+0x26c>)
 8003c76:	4313      	orrs	r3, r2
 8003c78:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c7a:	e03a      	b.n	8003cf2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	691b      	ldr	r3, [r3, #16]
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d020      	beq.n	8003cc6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003c84:	4b36      	ldr	r3, [pc, #216]	; (8003d60 <HAL_RCC_OscConfig+0x270>)
 8003c86:	2201      	movs	r2, #1
 8003c88:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c8a:	f7fe fefb 	bl	8002a84 <HAL_GetTick>
 8003c8e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c90:	e008      	b.n	8003ca4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003c92:	f7fe fef7 	bl	8002a84 <HAL_GetTick>
 8003c96:	4602      	mov	r2, r0
 8003c98:	693b      	ldr	r3, [r7, #16]
 8003c9a:	1ad3      	subs	r3, r2, r3
 8003c9c:	2b02      	cmp	r3, #2
 8003c9e:	d901      	bls.n	8003ca4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003ca0:	2303      	movs	r3, #3
 8003ca2:	e1a1      	b.n	8003fe8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ca4:	4b2d      	ldr	r3, [pc, #180]	; (8003d5c <HAL_RCC_OscConfig+0x26c>)
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	f003 0302 	and.w	r3, r3, #2
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d0f0      	beq.n	8003c92 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003cb0:	4b2a      	ldr	r3, [pc, #168]	; (8003d5c <HAL_RCC_OscConfig+0x26c>)
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	695b      	ldr	r3, [r3, #20]
 8003cbc:	00db      	lsls	r3, r3, #3
 8003cbe:	4927      	ldr	r1, [pc, #156]	; (8003d5c <HAL_RCC_OscConfig+0x26c>)
 8003cc0:	4313      	orrs	r3, r2
 8003cc2:	600b      	str	r3, [r1, #0]
 8003cc4:	e015      	b.n	8003cf2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003cc6:	4b26      	ldr	r3, [pc, #152]	; (8003d60 <HAL_RCC_OscConfig+0x270>)
 8003cc8:	2200      	movs	r2, #0
 8003cca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ccc:	f7fe feda 	bl	8002a84 <HAL_GetTick>
 8003cd0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003cd2:	e008      	b.n	8003ce6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003cd4:	f7fe fed6 	bl	8002a84 <HAL_GetTick>
 8003cd8:	4602      	mov	r2, r0
 8003cda:	693b      	ldr	r3, [r7, #16]
 8003cdc:	1ad3      	subs	r3, r2, r3
 8003cde:	2b02      	cmp	r3, #2
 8003ce0:	d901      	bls.n	8003ce6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003ce2:	2303      	movs	r3, #3
 8003ce4:	e180      	b.n	8003fe8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003ce6:	4b1d      	ldr	r3, [pc, #116]	; (8003d5c <HAL_RCC_OscConfig+0x26c>)
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	f003 0302 	and.w	r3, r3, #2
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d1f0      	bne.n	8003cd4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	f003 0308 	and.w	r3, r3, #8
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d03a      	beq.n	8003d74 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	699b      	ldr	r3, [r3, #24]
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d019      	beq.n	8003d3a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003d06:	4b17      	ldr	r3, [pc, #92]	; (8003d64 <HAL_RCC_OscConfig+0x274>)
 8003d08:	2201      	movs	r2, #1
 8003d0a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d0c:	f7fe feba 	bl	8002a84 <HAL_GetTick>
 8003d10:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d12:	e008      	b.n	8003d26 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003d14:	f7fe feb6 	bl	8002a84 <HAL_GetTick>
 8003d18:	4602      	mov	r2, r0
 8003d1a:	693b      	ldr	r3, [r7, #16]
 8003d1c:	1ad3      	subs	r3, r2, r3
 8003d1e:	2b02      	cmp	r3, #2
 8003d20:	d901      	bls.n	8003d26 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003d22:	2303      	movs	r3, #3
 8003d24:	e160      	b.n	8003fe8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d26:	4b0d      	ldr	r3, [pc, #52]	; (8003d5c <HAL_RCC_OscConfig+0x26c>)
 8003d28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d2a:	f003 0302 	and.w	r3, r3, #2
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d0f0      	beq.n	8003d14 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003d32:	2001      	movs	r0, #1
 8003d34:	f000 fad8 	bl	80042e8 <RCC_Delay>
 8003d38:	e01c      	b.n	8003d74 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003d3a:	4b0a      	ldr	r3, [pc, #40]	; (8003d64 <HAL_RCC_OscConfig+0x274>)
 8003d3c:	2200      	movs	r2, #0
 8003d3e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d40:	f7fe fea0 	bl	8002a84 <HAL_GetTick>
 8003d44:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d46:	e00f      	b.n	8003d68 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003d48:	f7fe fe9c 	bl	8002a84 <HAL_GetTick>
 8003d4c:	4602      	mov	r2, r0
 8003d4e:	693b      	ldr	r3, [r7, #16]
 8003d50:	1ad3      	subs	r3, r2, r3
 8003d52:	2b02      	cmp	r3, #2
 8003d54:	d908      	bls.n	8003d68 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003d56:	2303      	movs	r3, #3
 8003d58:	e146      	b.n	8003fe8 <HAL_RCC_OscConfig+0x4f8>
 8003d5a:	bf00      	nop
 8003d5c:	40021000 	.word	0x40021000
 8003d60:	42420000 	.word	0x42420000
 8003d64:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d68:	4b92      	ldr	r3, [pc, #584]	; (8003fb4 <HAL_RCC_OscConfig+0x4c4>)
 8003d6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d6c:	f003 0302 	and.w	r3, r3, #2
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d1e9      	bne.n	8003d48 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	f003 0304 	and.w	r3, r3, #4
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	f000 80a6 	beq.w	8003ece <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003d82:	2300      	movs	r3, #0
 8003d84:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003d86:	4b8b      	ldr	r3, [pc, #556]	; (8003fb4 <HAL_RCC_OscConfig+0x4c4>)
 8003d88:	69db      	ldr	r3, [r3, #28]
 8003d8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d10d      	bne.n	8003dae <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003d92:	4b88      	ldr	r3, [pc, #544]	; (8003fb4 <HAL_RCC_OscConfig+0x4c4>)
 8003d94:	69db      	ldr	r3, [r3, #28]
 8003d96:	4a87      	ldr	r2, [pc, #540]	; (8003fb4 <HAL_RCC_OscConfig+0x4c4>)
 8003d98:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003d9c:	61d3      	str	r3, [r2, #28]
 8003d9e:	4b85      	ldr	r3, [pc, #532]	; (8003fb4 <HAL_RCC_OscConfig+0x4c4>)
 8003da0:	69db      	ldr	r3, [r3, #28]
 8003da2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003da6:	60bb      	str	r3, [r7, #8]
 8003da8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003daa:	2301      	movs	r3, #1
 8003dac:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003dae:	4b82      	ldr	r3, [pc, #520]	; (8003fb8 <HAL_RCC_OscConfig+0x4c8>)
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d118      	bne.n	8003dec <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003dba:	4b7f      	ldr	r3, [pc, #508]	; (8003fb8 <HAL_RCC_OscConfig+0x4c8>)
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	4a7e      	ldr	r2, [pc, #504]	; (8003fb8 <HAL_RCC_OscConfig+0x4c8>)
 8003dc0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003dc4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003dc6:	f7fe fe5d 	bl	8002a84 <HAL_GetTick>
 8003dca:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003dcc:	e008      	b.n	8003de0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003dce:	f7fe fe59 	bl	8002a84 <HAL_GetTick>
 8003dd2:	4602      	mov	r2, r0
 8003dd4:	693b      	ldr	r3, [r7, #16]
 8003dd6:	1ad3      	subs	r3, r2, r3
 8003dd8:	2b64      	cmp	r3, #100	; 0x64
 8003dda:	d901      	bls.n	8003de0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003ddc:	2303      	movs	r3, #3
 8003dde:	e103      	b.n	8003fe8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003de0:	4b75      	ldr	r3, [pc, #468]	; (8003fb8 <HAL_RCC_OscConfig+0x4c8>)
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d0f0      	beq.n	8003dce <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	68db      	ldr	r3, [r3, #12]
 8003df0:	2b01      	cmp	r3, #1
 8003df2:	d106      	bne.n	8003e02 <HAL_RCC_OscConfig+0x312>
 8003df4:	4b6f      	ldr	r3, [pc, #444]	; (8003fb4 <HAL_RCC_OscConfig+0x4c4>)
 8003df6:	6a1b      	ldr	r3, [r3, #32]
 8003df8:	4a6e      	ldr	r2, [pc, #440]	; (8003fb4 <HAL_RCC_OscConfig+0x4c4>)
 8003dfa:	f043 0301 	orr.w	r3, r3, #1
 8003dfe:	6213      	str	r3, [r2, #32]
 8003e00:	e02d      	b.n	8003e5e <HAL_RCC_OscConfig+0x36e>
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	68db      	ldr	r3, [r3, #12]
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d10c      	bne.n	8003e24 <HAL_RCC_OscConfig+0x334>
 8003e0a:	4b6a      	ldr	r3, [pc, #424]	; (8003fb4 <HAL_RCC_OscConfig+0x4c4>)
 8003e0c:	6a1b      	ldr	r3, [r3, #32]
 8003e0e:	4a69      	ldr	r2, [pc, #420]	; (8003fb4 <HAL_RCC_OscConfig+0x4c4>)
 8003e10:	f023 0301 	bic.w	r3, r3, #1
 8003e14:	6213      	str	r3, [r2, #32]
 8003e16:	4b67      	ldr	r3, [pc, #412]	; (8003fb4 <HAL_RCC_OscConfig+0x4c4>)
 8003e18:	6a1b      	ldr	r3, [r3, #32]
 8003e1a:	4a66      	ldr	r2, [pc, #408]	; (8003fb4 <HAL_RCC_OscConfig+0x4c4>)
 8003e1c:	f023 0304 	bic.w	r3, r3, #4
 8003e20:	6213      	str	r3, [r2, #32]
 8003e22:	e01c      	b.n	8003e5e <HAL_RCC_OscConfig+0x36e>
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	68db      	ldr	r3, [r3, #12]
 8003e28:	2b05      	cmp	r3, #5
 8003e2a:	d10c      	bne.n	8003e46 <HAL_RCC_OscConfig+0x356>
 8003e2c:	4b61      	ldr	r3, [pc, #388]	; (8003fb4 <HAL_RCC_OscConfig+0x4c4>)
 8003e2e:	6a1b      	ldr	r3, [r3, #32]
 8003e30:	4a60      	ldr	r2, [pc, #384]	; (8003fb4 <HAL_RCC_OscConfig+0x4c4>)
 8003e32:	f043 0304 	orr.w	r3, r3, #4
 8003e36:	6213      	str	r3, [r2, #32]
 8003e38:	4b5e      	ldr	r3, [pc, #376]	; (8003fb4 <HAL_RCC_OscConfig+0x4c4>)
 8003e3a:	6a1b      	ldr	r3, [r3, #32]
 8003e3c:	4a5d      	ldr	r2, [pc, #372]	; (8003fb4 <HAL_RCC_OscConfig+0x4c4>)
 8003e3e:	f043 0301 	orr.w	r3, r3, #1
 8003e42:	6213      	str	r3, [r2, #32]
 8003e44:	e00b      	b.n	8003e5e <HAL_RCC_OscConfig+0x36e>
 8003e46:	4b5b      	ldr	r3, [pc, #364]	; (8003fb4 <HAL_RCC_OscConfig+0x4c4>)
 8003e48:	6a1b      	ldr	r3, [r3, #32]
 8003e4a:	4a5a      	ldr	r2, [pc, #360]	; (8003fb4 <HAL_RCC_OscConfig+0x4c4>)
 8003e4c:	f023 0301 	bic.w	r3, r3, #1
 8003e50:	6213      	str	r3, [r2, #32]
 8003e52:	4b58      	ldr	r3, [pc, #352]	; (8003fb4 <HAL_RCC_OscConfig+0x4c4>)
 8003e54:	6a1b      	ldr	r3, [r3, #32]
 8003e56:	4a57      	ldr	r2, [pc, #348]	; (8003fb4 <HAL_RCC_OscConfig+0x4c4>)
 8003e58:	f023 0304 	bic.w	r3, r3, #4
 8003e5c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	68db      	ldr	r3, [r3, #12]
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d015      	beq.n	8003e92 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e66:	f7fe fe0d 	bl	8002a84 <HAL_GetTick>
 8003e6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e6c:	e00a      	b.n	8003e84 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e6e:	f7fe fe09 	bl	8002a84 <HAL_GetTick>
 8003e72:	4602      	mov	r2, r0
 8003e74:	693b      	ldr	r3, [r7, #16]
 8003e76:	1ad3      	subs	r3, r2, r3
 8003e78:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e7c:	4293      	cmp	r3, r2
 8003e7e:	d901      	bls.n	8003e84 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003e80:	2303      	movs	r3, #3
 8003e82:	e0b1      	b.n	8003fe8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e84:	4b4b      	ldr	r3, [pc, #300]	; (8003fb4 <HAL_RCC_OscConfig+0x4c4>)
 8003e86:	6a1b      	ldr	r3, [r3, #32]
 8003e88:	f003 0302 	and.w	r3, r3, #2
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d0ee      	beq.n	8003e6e <HAL_RCC_OscConfig+0x37e>
 8003e90:	e014      	b.n	8003ebc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e92:	f7fe fdf7 	bl	8002a84 <HAL_GetTick>
 8003e96:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e98:	e00a      	b.n	8003eb0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e9a:	f7fe fdf3 	bl	8002a84 <HAL_GetTick>
 8003e9e:	4602      	mov	r2, r0
 8003ea0:	693b      	ldr	r3, [r7, #16]
 8003ea2:	1ad3      	subs	r3, r2, r3
 8003ea4:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ea8:	4293      	cmp	r3, r2
 8003eaa:	d901      	bls.n	8003eb0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003eac:	2303      	movs	r3, #3
 8003eae:	e09b      	b.n	8003fe8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003eb0:	4b40      	ldr	r3, [pc, #256]	; (8003fb4 <HAL_RCC_OscConfig+0x4c4>)
 8003eb2:	6a1b      	ldr	r3, [r3, #32]
 8003eb4:	f003 0302 	and.w	r3, r3, #2
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d1ee      	bne.n	8003e9a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003ebc:	7dfb      	ldrb	r3, [r7, #23]
 8003ebe:	2b01      	cmp	r3, #1
 8003ec0:	d105      	bne.n	8003ece <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ec2:	4b3c      	ldr	r3, [pc, #240]	; (8003fb4 <HAL_RCC_OscConfig+0x4c4>)
 8003ec4:	69db      	ldr	r3, [r3, #28]
 8003ec6:	4a3b      	ldr	r2, [pc, #236]	; (8003fb4 <HAL_RCC_OscConfig+0x4c4>)
 8003ec8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003ecc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	69db      	ldr	r3, [r3, #28]
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	f000 8087 	beq.w	8003fe6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003ed8:	4b36      	ldr	r3, [pc, #216]	; (8003fb4 <HAL_RCC_OscConfig+0x4c4>)
 8003eda:	685b      	ldr	r3, [r3, #4]
 8003edc:	f003 030c 	and.w	r3, r3, #12
 8003ee0:	2b08      	cmp	r3, #8
 8003ee2:	d061      	beq.n	8003fa8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	69db      	ldr	r3, [r3, #28]
 8003ee8:	2b02      	cmp	r3, #2
 8003eea:	d146      	bne.n	8003f7a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003eec:	4b33      	ldr	r3, [pc, #204]	; (8003fbc <HAL_RCC_OscConfig+0x4cc>)
 8003eee:	2200      	movs	r2, #0
 8003ef0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ef2:	f7fe fdc7 	bl	8002a84 <HAL_GetTick>
 8003ef6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003ef8:	e008      	b.n	8003f0c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003efa:	f7fe fdc3 	bl	8002a84 <HAL_GetTick>
 8003efe:	4602      	mov	r2, r0
 8003f00:	693b      	ldr	r3, [r7, #16]
 8003f02:	1ad3      	subs	r3, r2, r3
 8003f04:	2b02      	cmp	r3, #2
 8003f06:	d901      	bls.n	8003f0c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003f08:	2303      	movs	r3, #3
 8003f0a:	e06d      	b.n	8003fe8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003f0c:	4b29      	ldr	r3, [pc, #164]	; (8003fb4 <HAL_RCC_OscConfig+0x4c4>)
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d1f0      	bne.n	8003efa <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	6a1b      	ldr	r3, [r3, #32]
 8003f1c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003f20:	d108      	bne.n	8003f34 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003f22:	4b24      	ldr	r3, [pc, #144]	; (8003fb4 <HAL_RCC_OscConfig+0x4c4>)
 8003f24:	685b      	ldr	r3, [r3, #4]
 8003f26:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	689b      	ldr	r3, [r3, #8]
 8003f2e:	4921      	ldr	r1, [pc, #132]	; (8003fb4 <HAL_RCC_OscConfig+0x4c4>)
 8003f30:	4313      	orrs	r3, r2
 8003f32:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003f34:	4b1f      	ldr	r3, [pc, #124]	; (8003fb4 <HAL_RCC_OscConfig+0x4c4>)
 8003f36:	685b      	ldr	r3, [r3, #4]
 8003f38:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	6a19      	ldr	r1, [r3, #32]
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f44:	430b      	orrs	r3, r1
 8003f46:	491b      	ldr	r1, [pc, #108]	; (8003fb4 <HAL_RCC_OscConfig+0x4c4>)
 8003f48:	4313      	orrs	r3, r2
 8003f4a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003f4c:	4b1b      	ldr	r3, [pc, #108]	; (8003fbc <HAL_RCC_OscConfig+0x4cc>)
 8003f4e:	2201      	movs	r2, #1
 8003f50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f52:	f7fe fd97 	bl	8002a84 <HAL_GetTick>
 8003f56:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003f58:	e008      	b.n	8003f6c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f5a:	f7fe fd93 	bl	8002a84 <HAL_GetTick>
 8003f5e:	4602      	mov	r2, r0
 8003f60:	693b      	ldr	r3, [r7, #16]
 8003f62:	1ad3      	subs	r3, r2, r3
 8003f64:	2b02      	cmp	r3, #2
 8003f66:	d901      	bls.n	8003f6c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003f68:	2303      	movs	r3, #3
 8003f6a:	e03d      	b.n	8003fe8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003f6c:	4b11      	ldr	r3, [pc, #68]	; (8003fb4 <HAL_RCC_OscConfig+0x4c4>)
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d0f0      	beq.n	8003f5a <HAL_RCC_OscConfig+0x46a>
 8003f78:	e035      	b.n	8003fe6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f7a:	4b10      	ldr	r3, [pc, #64]	; (8003fbc <HAL_RCC_OscConfig+0x4cc>)
 8003f7c:	2200      	movs	r2, #0
 8003f7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f80:	f7fe fd80 	bl	8002a84 <HAL_GetTick>
 8003f84:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003f86:	e008      	b.n	8003f9a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f88:	f7fe fd7c 	bl	8002a84 <HAL_GetTick>
 8003f8c:	4602      	mov	r2, r0
 8003f8e:	693b      	ldr	r3, [r7, #16]
 8003f90:	1ad3      	subs	r3, r2, r3
 8003f92:	2b02      	cmp	r3, #2
 8003f94:	d901      	bls.n	8003f9a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003f96:	2303      	movs	r3, #3
 8003f98:	e026      	b.n	8003fe8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003f9a:	4b06      	ldr	r3, [pc, #24]	; (8003fb4 <HAL_RCC_OscConfig+0x4c4>)
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d1f0      	bne.n	8003f88 <HAL_RCC_OscConfig+0x498>
 8003fa6:	e01e      	b.n	8003fe6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	69db      	ldr	r3, [r3, #28]
 8003fac:	2b01      	cmp	r3, #1
 8003fae:	d107      	bne.n	8003fc0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003fb0:	2301      	movs	r3, #1
 8003fb2:	e019      	b.n	8003fe8 <HAL_RCC_OscConfig+0x4f8>
 8003fb4:	40021000 	.word	0x40021000
 8003fb8:	40007000 	.word	0x40007000
 8003fbc:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003fc0:	4b0b      	ldr	r3, [pc, #44]	; (8003ff0 <HAL_RCC_OscConfig+0x500>)
 8003fc2:	685b      	ldr	r3, [r3, #4]
 8003fc4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	6a1b      	ldr	r3, [r3, #32]
 8003fd0:	429a      	cmp	r2, r3
 8003fd2:	d106      	bne.n	8003fe2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003fde:	429a      	cmp	r2, r3
 8003fe0:	d001      	beq.n	8003fe6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003fe2:	2301      	movs	r3, #1
 8003fe4:	e000      	b.n	8003fe8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003fe6:	2300      	movs	r3, #0
}
 8003fe8:	4618      	mov	r0, r3
 8003fea:	3718      	adds	r7, #24
 8003fec:	46bd      	mov	sp, r7
 8003fee:	bd80      	pop	{r7, pc}
 8003ff0:	40021000 	.word	0x40021000

08003ff4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003ff4:	b580      	push	{r7, lr}
 8003ff6:	b084      	sub	sp, #16
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	6078      	str	r0, [r7, #4]
 8003ffc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	2b00      	cmp	r3, #0
 8004002:	d101      	bne.n	8004008 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004004:	2301      	movs	r3, #1
 8004006:	e0d0      	b.n	80041aa <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004008:	4b6a      	ldr	r3, [pc, #424]	; (80041b4 <HAL_RCC_ClockConfig+0x1c0>)
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	f003 0307 	and.w	r3, r3, #7
 8004010:	683a      	ldr	r2, [r7, #0]
 8004012:	429a      	cmp	r2, r3
 8004014:	d910      	bls.n	8004038 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004016:	4b67      	ldr	r3, [pc, #412]	; (80041b4 <HAL_RCC_ClockConfig+0x1c0>)
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	f023 0207 	bic.w	r2, r3, #7
 800401e:	4965      	ldr	r1, [pc, #404]	; (80041b4 <HAL_RCC_ClockConfig+0x1c0>)
 8004020:	683b      	ldr	r3, [r7, #0]
 8004022:	4313      	orrs	r3, r2
 8004024:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004026:	4b63      	ldr	r3, [pc, #396]	; (80041b4 <HAL_RCC_ClockConfig+0x1c0>)
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	f003 0307 	and.w	r3, r3, #7
 800402e:	683a      	ldr	r2, [r7, #0]
 8004030:	429a      	cmp	r2, r3
 8004032:	d001      	beq.n	8004038 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004034:	2301      	movs	r3, #1
 8004036:	e0b8      	b.n	80041aa <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	f003 0302 	and.w	r3, r3, #2
 8004040:	2b00      	cmp	r3, #0
 8004042:	d020      	beq.n	8004086 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f003 0304 	and.w	r3, r3, #4
 800404c:	2b00      	cmp	r3, #0
 800404e:	d005      	beq.n	800405c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004050:	4b59      	ldr	r3, [pc, #356]	; (80041b8 <HAL_RCC_ClockConfig+0x1c4>)
 8004052:	685b      	ldr	r3, [r3, #4]
 8004054:	4a58      	ldr	r2, [pc, #352]	; (80041b8 <HAL_RCC_ClockConfig+0x1c4>)
 8004056:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800405a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	f003 0308 	and.w	r3, r3, #8
 8004064:	2b00      	cmp	r3, #0
 8004066:	d005      	beq.n	8004074 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004068:	4b53      	ldr	r3, [pc, #332]	; (80041b8 <HAL_RCC_ClockConfig+0x1c4>)
 800406a:	685b      	ldr	r3, [r3, #4]
 800406c:	4a52      	ldr	r2, [pc, #328]	; (80041b8 <HAL_RCC_ClockConfig+0x1c4>)
 800406e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8004072:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004074:	4b50      	ldr	r3, [pc, #320]	; (80041b8 <HAL_RCC_ClockConfig+0x1c4>)
 8004076:	685b      	ldr	r3, [r3, #4]
 8004078:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	689b      	ldr	r3, [r3, #8]
 8004080:	494d      	ldr	r1, [pc, #308]	; (80041b8 <HAL_RCC_ClockConfig+0x1c4>)
 8004082:	4313      	orrs	r3, r2
 8004084:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	f003 0301 	and.w	r3, r3, #1
 800408e:	2b00      	cmp	r3, #0
 8004090:	d040      	beq.n	8004114 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	685b      	ldr	r3, [r3, #4]
 8004096:	2b01      	cmp	r3, #1
 8004098:	d107      	bne.n	80040aa <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800409a:	4b47      	ldr	r3, [pc, #284]	; (80041b8 <HAL_RCC_ClockConfig+0x1c4>)
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d115      	bne.n	80040d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80040a6:	2301      	movs	r3, #1
 80040a8:	e07f      	b.n	80041aa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	685b      	ldr	r3, [r3, #4]
 80040ae:	2b02      	cmp	r3, #2
 80040b0:	d107      	bne.n	80040c2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80040b2:	4b41      	ldr	r3, [pc, #260]	; (80041b8 <HAL_RCC_ClockConfig+0x1c4>)
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d109      	bne.n	80040d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80040be:	2301      	movs	r3, #1
 80040c0:	e073      	b.n	80041aa <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80040c2:	4b3d      	ldr	r3, [pc, #244]	; (80041b8 <HAL_RCC_ClockConfig+0x1c4>)
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	f003 0302 	and.w	r3, r3, #2
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d101      	bne.n	80040d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80040ce:	2301      	movs	r3, #1
 80040d0:	e06b      	b.n	80041aa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80040d2:	4b39      	ldr	r3, [pc, #228]	; (80041b8 <HAL_RCC_ClockConfig+0x1c4>)
 80040d4:	685b      	ldr	r3, [r3, #4]
 80040d6:	f023 0203 	bic.w	r2, r3, #3
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	685b      	ldr	r3, [r3, #4]
 80040de:	4936      	ldr	r1, [pc, #216]	; (80041b8 <HAL_RCC_ClockConfig+0x1c4>)
 80040e0:	4313      	orrs	r3, r2
 80040e2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80040e4:	f7fe fcce 	bl	8002a84 <HAL_GetTick>
 80040e8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80040ea:	e00a      	b.n	8004102 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80040ec:	f7fe fcca 	bl	8002a84 <HAL_GetTick>
 80040f0:	4602      	mov	r2, r0
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	1ad3      	subs	r3, r2, r3
 80040f6:	f241 3288 	movw	r2, #5000	; 0x1388
 80040fa:	4293      	cmp	r3, r2
 80040fc:	d901      	bls.n	8004102 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80040fe:	2303      	movs	r3, #3
 8004100:	e053      	b.n	80041aa <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004102:	4b2d      	ldr	r3, [pc, #180]	; (80041b8 <HAL_RCC_ClockConfig+0x1c4>)
 8004104:	685b      	ldr	r3, [r3, #4]
 8004106:	f003 020c 	and.w	r2, r3, #12
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	685b      	ldr	r3, [r3, #4]
 800410e:	009b      	lsls	r3, r3, #2
 8004110:	429a      	cmp	r2, r3
 8004112:	d1eb      	bne.n	80040ec <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004114:	4b27      	ldr	r3, [pc, #156]	; (80041b4 <HAL_RCC_ClockConfig+0x1c0>)
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f003 0307 	and.w	r3, r3, #7
 800411c:	683a      	ldr	r2, [r7, #0]
 800411e:	429a      	cmp	r2, r3
 8004120:	d210      	bcs.n	8004144 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004122:	4b24      	ldr	r3, [pc, #144]	; (80041b4 <HAL_RCC_ClockConfig+0x1c0>)
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	f023 0207 	bic.w	r2, r3, #7
 800412a:	4922      	ldr	r1, [pc, #136]	; (80041b4 <HAL_RCC_ClockConfig+0x1c0>)
 800412c:	683b      	ldr	r3, [r7, #0]
 800412e:	4313      	orrs	r3, r2
 8004130:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004132:	4b20      	ldr	r3, [pc, #128]	; (80041b4 <HAL_RCC_ClockConfig+0x1c0>)
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f003 0307 	and.w	r3, r3, #7
 800413a:	683a      	ldr	r2, [r7, #0]
 800413c:	429a      	cmp	r2, r3
 800413e:	d001      	beq.n	8004144 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004140:	2301      	movs	r3, #1
 8004142:	e032      	b.n	80041aa <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f003 0304 	and.w	r3, r3, #4
 800414c:	2b00      	cmp	r3, #0
 800414e:	d008      	beq.n	8004162 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004150:	4b19      	ldr	r3, [pc, #100]	; (80041b8 <HAL_RCC_ClockConfig+0x1c4>)
 8004152:	685b      	ldr	r3, [r3, #4]
 8004154:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	68db      	ldr	r3, [r3, #12]
 800415c:	4916      	ldr	r1, [pc, #88]	; (80041b8 <HAL_RCC_ClockConfig+0x1c4>)
 800415e:	4313      	orrs	r3, r2
 8004160:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f003 0308 	and.w	r3, r3, #8
 800416a:	2b00      	cmp	r3, #0
 800416c:	d009      	beq.n	8004182 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800416e:	4b12      	ldr	r3, [pc, #72]	; (80041b8 <HAL_RCC_ClockConfig+0x1c4>)
 8004170:	685b      	ldr	r3, [r3, #4]
 8004172:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	691b      	ldr	r3, [r3, #16]
 800417a:	00db      	lsls	r3, r3, #3
 800417c:	490e      	ldr	r1, [pc, #56]	; (80041b8 <HAL_RCC_ClockConfig+0x1c4>)
 800417e:	4313      	orrs	r3, r2
 8004180:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004182:	f000 f821 	bl	80041c8 <HAL_RCC_GetSysClockFreq>
 8004186:	4602      	mov	r2, r0
 8004188:	4b0b      	ldr	r3, [pc, #44]	; (80041b8 <HAL_RCC_ClockConfig+0x1c4>)
 800418a:	685b      	ldr	r3, [r3, #4]
 800418c:	091b      	lsrs	r3, r3, #4
 800418e:	f003 030f 	and.w	r3, r3, #15
 8004192:	490a      	ldr	r1, [pc, #40]	; (80041bc <HAL_RCC_ClockConfig+0x1c8>)
 8004194:	5ccb      	ldrb	r3, [r1, r3]
 8004196:	fa22 f303 	lsr.w	r3, r2, r3
 800419a:	4a09      	ldr	r2, [pc, #36]	; (80041c0 <HAL_RCC_ClockConfig+0x1cc>)
 800419c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800419e:	4b09      	ldr	r3, [pc, #36]	; (80041c4 <HAL_RCC_ClockConfig+0x1d0>)
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	4618      	mov	r0, r3
 80041a4:	f7fe fc2c 	bl	8002a00 <HAL_InitTick>

  return HAL_OK;
 80041a8:	2300      	movs	r3, #0
}
 80041aa:	4618      	mov	r0, r3
 80041ac:	3710      	adds	r7, #16
 80041ae:	46bd      	mov	sp, r7
 80041b0:	bd80      	pop	{r7, pc}
 80041b2:	bf00      	nop
 80041b4:	40022000 	.word	0x40022000
 80041b8:	40021000 	.word	0x40021000
 80041bc:	08006b78 	.word	0x08006b78
 80041c0:	2000009c 	.word	0x2000009c
 80041c4:	200000a0 	.word	0x200000a0

080041c8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80041c8:	b490      	push	{r4, r7}
 80041ca:	b08a      	sub	sp, #40	; 0x28
 80041cc:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80041ce:	4b29      	ldr	r3, [pc, #164]	; (8004274 <HAL_RCC_GetSysClockFreq+0xac>)
 80041d0:	1d3c      	adds	r4, r7, #4
 80041d2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80041d4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80041d8:	f240 2301 	movw	r3, #513	; 0x201
 80041dc:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80041de:	2300      	movs	r3, #0
 80041e0:	61fb      	str	r3, [r7, #28]
 80041e2:	2300      	movs	r3, #0
 80041e4:	61bb      	str	r3, [r7, #24]
 80041e6:	2300      	movs	r3, #0
 80041e8:	627b      	str	r3, [r7, #36]	; 0x24
 80041ea:	2300      	movs	r3, #0
 80041ec:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80041ee:	2300      	movs	r3, #0
 80041f0:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80041f2:	4b21      	ldr	r3, [pc, #132]	; (8004278 <HAL_RCC_GetSysClockFreq+0xb0>)
 80041f4:	685b      	ldr	r3, [r3, #4]
 80041f6:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80041f8:	69fb      	ldr	r3, [r7, #28]
 80041fa:	f003 030c 	and.w	r3, r3, #12
 80041fe:	2b04      	cmp	r3, #4
 8004200:	d002      	beq.n	8004208 <HAL_RCC_GetSysClockFreq+0x40>
 8004202:	2b08      	cmp	r3, #8
 8004204:	d003      	beq.n	800420e <HAL_RCC_GetSysClockFreq+0x46>
 8004206:	e02b      	b.n	8004260 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004208:	4b1c      	ldr	r3, [pc, #112]	; (800427c <HAL_RCC_GetSysClockFreq+0xb4>)
 800420a:	623b      	str	r3, [r7, #32]
      break;
 800420c:	e02b      	b.n	8004266 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800420e:	69fb      	ldr	r3, [r7, #28]
 8004210:	0c9b      	lsrs	r3, r3, #18
 8004212:	f003 030f 	and.w	r3, r3, #15
 8004216:	3328      	adds	r3, #40	; 0x28
 8004218:	443b      	add	r3, r7
 800421a:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800421e:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004220:	69fb      	ldr	r3, [r7, #28]
 8004222:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004226:	2b00      	cmp	r3, #0
 8004228:	d012      	beq.n	8004250 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800422a:	4b13      	ldr	r3, [pc, #76]	; (8004278 <HAL_RCC_GetSysClockFreq+0xb0>)
 800422c:	685b      	ldr	r3, [r3, #4]
 800422e:	0c5b      	lsrs	r3, r3, #17
 8004230:	f003 0301 	and.w	r3, r3, #1
 8004234:	3328      	adds	r3, #40	; 0x28
 8004236:	443b      	add	r3, r7
 8004238:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800423c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800423e:	697b      	ldr	r3, [r7, #20]
 8004240:	4a0e      	ldr	r2, [pc, #56]	; (800427c <HAL_RCC_GetSysClockFreq+0xb4>)
 8004242:	fb03 f202 	mul.w	r2, r3, r2
 8004246:	69bb      	ldr	r3, [r7, #24]
 8004248:	fbb2 f3f3 	udiv	r3, r2, r3
 800424c:	627b      	str	r3, [r7, #36]	; 0x24
 800424e:	e004      	b.n	800425a <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004250:	697b      	ldr	r3, [r7, #20]
 8004252:	4a0b      	ldr	r2, [pc, #44]	; (8004280 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004254:	fb02 f303 	mul.w	r3, r2, r3
 8004258:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800425a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800425c:	623b      	str	r3, [r7, #32]
      break;
 800425e:	e002      	b.n	8004266 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004260:	4b06      	ldr	r3, [pc, #24]	; (800427c <HAL_RCC_GetSysClockFreq+0xb4>)
 8004262:	623b      	str	r3, [r7, #32]
      break;
 8004264:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004266:	6a3b      	ldr	r3, [r7, #32]
}
 8004268:	4618      	mov	r0, r3
 800426a:	3728      	adds	r7, #40	; 0x28
 800426c:	46bd      	mov	sp, r7
 800426e:	bc90      	pop	{r4, r7}
 8004270:	4770      	bx	lr
 8004272:	bf00      	nop
 8004274:	08006b68 	.word	0x08006b68
 8004278:	40021000 	.word	0x40021000
 800427c:	007a1200 	.word	0x007a1200
 8004280:	003d0900 	.word	0x003d0900

08004284 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004284:	b480      	push	{r7}
 8004286:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004288:	4b02      	ldr	r3, [pc, #8]	; (8004294 <HAL_RCC_GetHCLKFreq+0x10>)
 800428a:	681b      	ldr	r3, [r3, #0]
}
 800428c:	4618      	mov	r0, r3
 800428e:	46bd      	mov	sp, r7
 8004290:	bc80      	pop	{r7}
 8004292:	4770      	bx	lr
 8004294:	2000009c 	.word	0x2000009c

08004298 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004298:	b580      	push	{r7, lr}
 800429a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800429c:	f7ff fff2 	bl	8004284 <HAL_RCC_GetHCLKFreq>
 80042a0:	4602      	mov	r2, r0
 80042a2:	4b05      	ldr	r3, [pc, #20]	; (80042b8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80042a4:	685b      	ldr	r3, [r3, #4]
 80042a6:	0a1b      	lsrs	r3, r3, #8
 80042a8:	f003 0307 	and.w	r3, r3, #7
 80042ac:	4903      	ldr	r1, [pc, #12]	; (80042bc <HAL_RCC_GetPCLK1Freq+0x24>)
 80042ae:	5ccb      	ldrb	r3, [r1, r3]
 80042b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80042b4:	4618      	mov	r0, r3
 80042b6:	bd80      	pop	{r7, pc}
 80042b8:	40021000 	.word	0x40021000
 80042bc:	08006b88 	.word	0x08006b88

080042c0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80042c0:	b580      	push	{r7, lr}
 80042c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80042c4:	f7ff ffde 	bl	8004284 <HAL_RCC_GetHCLKFreq>
 80042c8:	4602      	mov	r2, r0
 80042ca:	4b05      	ldr	r3, [pc, #20]	; (80042e0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80042cc:	685b      	ldr	r3, [r3, #4]
 80042ce:	0adb      	lsrs	r3, r3, #11
 80042d0:	f003 0307 	and.w	r3, r3, #7
 80042d4:	4903      	ldr	r1, [pc, #12]	; (80042e4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80042d6:	5ccb      	ldrb	r3, [r1, r3]
 80042d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80042dc:	4618      	mov	r0, r3
 80042de:	bd80      	pop	{r7, pc}
 80042e0:	40021000 	.word	0x40021000
 80042e4:	08006b88 	.word	0x08006b88

080042e8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80042e8:	b480      	push	{r7}
 80042ea:	b085      	sub	sp, #20
 80042ec:	af00      	add	r7, sp, #0
 80042ee:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80042f0:	4b0a      	ldr	r3, [pc, #40]	; (800431c <RCC_Delay+0x34>)
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	4a0a      	ldr	r2, [pc, #40]	; (8004320 <RCC_Delay+0x38>)
 80042f6:	fba2 2303 	umull	r2, r3, r2, r3
 80042fa:	0a5b      	lsrs	r3, r3, #9
 80042fc:	687a      	ldr	r2, [r7, #4]
 80042fe:	fb02 f303 	mul.w	r3, r2, r3
 8004302:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004304:	bf00      	nop
  }
  while (Delay --);
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	1e5a      	subs	r2, r3, #1
 800430a:	60fa      	str	r2, [r7, #12]
 800430c:	2b00      	cmp	r3, #0
 800430e:	d1f9      	bne.n	8004304 <RCC_Delay+0x1c>
}
 8004310:	bf00      	nop
 8004312:	bf00      	nop
 8004314:	3714      	adds	r7, #20
 8004316:	46bd      	mov	sp, r7
 8004318:	bc80      	pop	{r7}
 800431a:	4770      	bx	lr
 800431c:	2000009c 	.word	0x2000009c
 8004320:	10624dd3 	.word	0x10624dd3

08004324 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004324:	b580      	push	{r7, lr}
 8004326:	b086      	sub	sp, #24
 8004328:	af00      	add	r7, sp, #0
 800432a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 800432c:	2300      	movs	r3, #0
 800432e:	613b      	str	r3, [r7, #16]
 8004330:	2300      	movs	r3, #0
 8004332:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f003 0301 	and.w	r3, r3, #1
 800433c:	2b00      	cmp	r3, #0
 800433e:	d07d      	beq.n	800443c <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8004340:	2300      	movs	r3, #0
 8004342:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004344:	4b4f      	ldr	r3, [pc, #316]	; (8004484 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004346:	69db      	ldr	r3, [r3, #28]
 8004348:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800434c:	2b00      	cmp	r3, #0
 800434e:	d10d      	bne.n	800436c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004350:	4b4c      	ldr	r3, [pc, #304]	; (8004484 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004352:	69db      	ldr	r3, [r3, #28]
 8004354:	4a4b      	ldr	r2, [pc, #300]	; (8004484 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004356:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800435a:	61d3      	str	r3, [r2, #28]
 800435c:	4b49      	ldr	r3, [pc, #292]	; (8004484 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800435e:	69db      	ldr	r3, [r3, #28]
 8004360:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004364:	60bb      	str	r3, [r7, #8]
 8004366:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004368:	2301      	movs	r3, #1
 800436a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800436c:	4b46      	ldr	r3, [pc, #280]	; (8004488 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004374:	2b00      	cmp	r3, #0
 8004376:	d118      	bne.n	80043aa <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004378:	4b43      	ldr	r3, [pc, #268]	; (8004488 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	4a42      	ldr	r2, [pc, #264]	; (8004488 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800437e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004382:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004384:	f7fe fb7e 	bl	8002a84 <HAL_GetTick>
 8004388:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800438a:	e008      	b.n	800439e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800438c:	f7fe fb7a 	bl	8002a84 <HAL_GetTick>
 8004390:	4602      	mov	r2, r0
 8004392:	693b      	ldr	r3, [r7, #16]
 8004394:	1ad3      	subs	r3, r2, r3
 8004396:	2b64      	cmp	r3, #100	; 0x64
 8004398:	d901      	bls.n	800439e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800439a:	2303      	movs	r3, #3
 800439c:	e06d      	b.n	800447a <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800439e:	4b3a      	ldr	r3, [pc, #232]	; (8004488 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d0f0      	beq.n	800438c <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80043aa:	4b36      	ldr	r3, [pc, #216]	; (8004484 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80043ac:	6a1b      	ldr	r3, [r3, #32]
 80043ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80043b2:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d02e      	beq.n	8004418 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	685b      	ldr	r3, [r3, #4]
 80043be:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80043c2:	68fa      	ldr	r2, [r7, #12]
 80043c4:	429a      	cmp	r2, r3
 80043c6:	d027      	beq.n	8004418 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80043c8:	4b2e      	ldr	r3, [pc, #184]	; (8004484 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80043ca:	6a1b      	ldr	r3, [r3, #32]
 80043cc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80043d0:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80043d2:	4b2e      	ldr	r3, [pc, #184]	; (800448c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80043d4:	2201      	movs	r2, #1
 80043d6:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80043d8:	4b2c      	ldr	r3, [pc, #176]	; (800448c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80043da:	2200      	movs	r2, #0
 80043dc:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80043de:	4a29      	ldr	r2, [pc, #164]	; (8004484 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	f003 0301 	and.w	r3, r3, #1
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d014      	beq.n	8004418 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043ee:	f7fe fb49 	bl	8002a84 <HAL_GetTick>
 80043f2:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80043f4:	e00a      	b.n	800440c <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80043f6:	f7fe fb45 	bl	8002a84 <HAL_GetTick>
 80043fa:	4602      	mov	r2, r0
 80043fc:	693b      	ldr	r3, [r7, #16]
 80043fe:	1ad3      	subs	r3, r2, r3
 8004400:	f241 3288 	movw	r2, #5000	; 0x1388
 8004404:	4293      	cmp	r3, r2
 8004406:	d901      	bls.n	800440c <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004408:	2303      	movs	r3, #3
 800440a:	e036      	b.n	800447a <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800440c:	4b1d      	ldr	r3, [pc, #116]	; (8004484 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800440e:	6a1b      	ldr	r3, [r3, #32]
 8004410:	f003 0302 	and.w	r3, r3, #2
 8004414:	2b00      	cmp	r3, #0
 8004416:	d0ee      	beq.n	80043f6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004418:	4b1a      	ldr	r3, [pc, #104]	; (8004484 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800441a:	6a1b      	ldr	r3, [r3, #32]
 800441c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	685b      	ldr	r3, [r3, #4]
 8004424:	4917      	ldr	r1, [pc, #92]	; (8004484 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004426:	4313      	orrs	r3, r2
 8004428:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800442a:	7dfb      	ldrb	r3, [r7, #23]
 800442c:	2b01      	cmp	r3, #1
 800442e:	d105      	bne.n	800443c <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004430:	4b14      	ldr	r3, [pc, #80]	; (8004484 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004432:	69db      	ldr	r3, [r3, #28]
 8004434:	4a13      	ldr	r2, [pc, #76]	; (8004484 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004436:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800443a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f003 0302 	and.w	r3, r3, #2
 8004444:	2b00      	cmp	r3, #0
 8004446:	d008      	beq.n	800445a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004448:	4b0e      	ldr	r3, [pc, #56]	; (8004484 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800444a:	685b      	ldr	r3, [r3, #4]
 800444c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	689b      	ldr	r3, [r3, #8]
 8004454:	490b      	ldr	r1, [pc, #44]	; (8004484 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004456:	4313      	orrs	r3, r2
 8004458:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f003 0310 	and.w	r3, r3, #16
 8004462:	2b00      	cmp	r3, #0
 8004464:	d008      	beq.n	8004478 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004466:	4b07      	ldr	r3, [pc, #28]	; (8004484 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004468:	685b      	ldr	r3, [r3, #4]
 800446a:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	68db      	ldr	r3, [r3, #12]
 8004472:	4904      	ldr	r1, [pc, #16]	; (8004484 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004474:	4313      	orrs	r3, r2
 8004476:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004478:	2300      	movs	r3, #0
}
 800447a:	4618      	mov	r0, r3
 800447c:	3718      	adds	r7, #24
 800447e:	46bd      	mov	sp, r7
 8004480:	bd80      	pop	{r7, pc}
 8004482:	bf00      	nop
 8004484:	40021000 	.word	0x40021000
 8004488:	40007000 	.word	0x40007000
 800448c:	42420440 	.word	0x42420440

08004490 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004490:	b580      	push	{r7, lr}
 8004492:	b082      	sub	sp, #8
 8004494:	af00      	add	r7, sp, #0
 8004496:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	2b00      	cmp	r3, #0
 800449c:	d101      	bne.n	80044a2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800449e:	2301      	movs	r3, #1
 80044a0:	e076      	b.n	8004590 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d108      	bne.n	80044bc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	685b      	ldr	r3, [r3, #4]
 80044ae:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80044b2:	d009      	beq.n	80044c8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	2200      	movs	r2, #0
 80044b8:	61da      	str	r2, [r3, #28]
 80044ba:	e005      	b.n	80044c8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	2200      	movs	r2, #0
 80044c0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	2200      	movs	r2, #0
 80044c6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2200      	movs	r2, #0
 80044cc:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80044d4:	b2db      	uxtb	r3, r3
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d106      	bne.n	80044e8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	2200      	movs	r2, #0
 80044de:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80044e2:	6878      	ldr	r0, [r7, #4]
 80044e4:	f7fd ff5c 	bl	80023a0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	2202      	movs	r2, #2
 80044ec:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	681a      	ldr	r2, [r3, #0]
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80044fe:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	685b      	ldr	r3, [r3, #4]
 8004504:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	689b      	ldr	r3, [r3, #8]
 800450c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004510:	431a      	orrs	r2, r3
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	68db      	ldr	r3, [r3, #12]
 8004516:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800451a:	431a      	orrs	r2, r3
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	691b      	ldr	r3, [r3, #16]
 8004520:	f003 0302 	and.w	r3, r3, #2
 8004524:	431a      	orrs	r2, r3
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	695b      	ldr	r3, [r3, #20]
 800452a:	f003 0301 	and.w	r3, r3, #1
 800452e:	431a      	orrs	r2, r3
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	699b      	ldr	r3, [r3, #24]
 8004534:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004538:	431a      	orrs	r2, r3
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	69db      	ldr	r3, [r3, #28]
 800453e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004542:	431a      	orrs	r2, r3
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	6a1b      	ldr	r3, [r3, #32]
 8004548:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800454c:	ea42 0103 	orr.w	r1, r2, r3
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004554:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	430a      	orrs	r2, r1
 800455e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	699b      	ldr	r3, [r3, #24]
 8004564:	0c1a      	lsrs	r2, r3, #16
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	f002 0204 	and.w	r2, r2, #4
 800456e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	69da      	ldr	r2, [r3, #28]
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800457e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	2200      	movs	r2, #0
 8004584:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	2201      	movs	r2, #1
 800458a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800458e:	2300      	movs	r3, #0
}
 8004590:	4618      	mov	r0, r3
 8004592:	3708      	adds	r7, #8
 8004594:	46bd      	mov	sp, r7
 8004596:	bd80      	pop	{r7, pc}

08004598 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004598:	b580      	push	{r7, lr}
 800459a:	b088      	sub	sp, #32
 800459c:	af00      	add	r7, sp, #0
 800459e:	60f8      	str	r0, [r7, #12]
 80045a0:	60b9      	str	r1, [r7, #8]
 80045a2:	603b      	str	r3, [r7, #0]
 80045a4:	4613      	mov	r3, r2
 80045a6:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80045a8:	2300      	movs	r3, #0
 80045aa:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80045b2:	2b01      	cmp	r3, #1
 80045b4:	d101      	bne.n	80045ba <HAL_SPI_Transmit+0x22>
 80045b6:	2302      	movs	r3, #2
 80045b8:	e126      	b.n	8004808 <HAL_SPI_Transmit+0x270>
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	2201      	movs	r2, #1
 80045be:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80045c2:	f7fe fa5f 	bl	8002a84 <HAL_GetTick>
 80045c6:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80045c8:	88fb      	ldrh	r3, [r7, #6]
 80045ca:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80045d2:	b2db      	uxtb	r3, r3
 80045d4:	2b01      	cmp	r3, #1
 80045d6:	d002      	beq.n	80045de <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80045d8:	2302      	movs	r3, #2
 80045da:	77fb      	strb	r3, [r7, #31]
    goto error;
 80045dc:	e10b      	b.n	80047f6 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 80045de:	68bb      	ldr	r3, [r7, #8]
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d002      	beq.n	80045ea <HAL_SPI_Transmit+0x52>
 80045e4:	88fb      	ldrh	r3, [r7, #6]
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d102      	bne.n	80045f0 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80045ea:	2301      	movs	r3, #1
 80045ec:	77fb      	strb	r3, [r7, #31]
    goto error;
 80045ee:	e102      	b.n	80047f6 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	2203      	movs	r2, #3
 80045f4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	2200      	movs	r2, #0
 80045fc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	68ba      	ldr	r2, [r7, #8]
 8004602:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	88fa      	ldrh	r2, [r7, #6]
 8004608:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	88fa      	ldrh	r2, [r7, #6]
 800460e:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	2200      	movs	r2, #0
 8004614:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	2200      	movs	r2, #0
 800461a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	2200      	movs	r2, #0
 8004620:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	2200      	movs	r2, #0
 8004626:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	2200      	movs	r2, #0
 800462c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	689b      	ldr	r3, [r3, #8]
 8004632:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004636:	d10f      	bne.n	8004658 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	681a      	ldr	r2, [r3, #0]
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004646:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	681a      	ldr	r2, [r3, #0]
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004656:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004662:	2b40      	cmp	r3, #64	; 0x40
 8004664:	d007      	beq.n	8004676 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	681a      	ldr	r2, [r3, #0]
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004674:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	68db      	ldr	r3, [r3, #12]
 800467a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800467e:	d14b      	bne.n	8004718 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	685b      	ldr	r3, [r3, #4]
 8004684:	2b00      	cmp	r3, #0
 8004686:	d002      	beq.n	800468e <HAL_SPI_Transmit+0xf6>
 8004688:	8afb      	ldrh	r3, [r7, #22]
 800468a:	2b01      	cmp	r3, #1
 800468c:	d13e      	bne.n	800470c <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004692:	881a      	ldrh	r2, [r3, #0]
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800469e:	1c9a      	adds	r2, r3, #2
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80046a8:	b29b      	uxth	r3, r3
 80046aa:	3b01      	subs	r3, #1
 80046ac:	b29a      	uxth	r2, r3
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80046b2:	e02b      	b.n	800470c <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	689b      	ldr	r3, [r3, #8]
 80046ba:	f003 0302 	and.w	r3, r3, #2
 80046be:	2b02      	cmp	r3, #2
 80046c0:	d112      	bne.n	80046e8 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046c6:	881a      	ldrh	r2, [r3, #0]
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046d2:	1c9a      	adds	r2, r3, #2
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80046dc:	b29b      	uxth	r3, r3
 80046de:	3b01      	subs	r3, #1
 80046e0:	b29a      	uxth	r2, r3
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	86da      	strh	r2, [r3, #54]	; 0x36
 80046e6:	e011      	b.n	800470c <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80046e8:	f7fe f9cc 	bl	8002a84 <HAL_GetTick>
 80046ec:	4602      	mov	r2, r0
 80046ee:	69bb      	ldr	r3, [r7, #24]
 80046f0:	1ad3      	subs	r3, r2, r3
 80046f2:	683a      	ldr	r2, [r7, #0]
 80046f4:	429a      	cmp	r2, r3
 80046f6:	d803      	bhi.n	8004700 <HAL_SPI_Transmit+0x168>
 80046f8:	683b      	ldr	r3, [r7, #0]
 80046fa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80046fe:	d102      	bne.n	8004706 <HAL_SPI_Transmit+0x16e>
 8004700:	683b      	ldr	r3, [r7, #0]
 8004702:	2b00      	cmp	r3, #0
 8004704:	d102      	bne.n	800470c <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8004706:	2303      	movs	r3, #3
 8004708:	77fb      	strb	r3, [r7, #31]
          goto error;
 800470a:	e074      	b.n	80047f6 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004710:	b29b      	uxth	r3, r3
 8004712:	2b00      	cmp	r3, #0
 8004714:	d1ce      	bne.n	80046b4 <HAL_SPI_Transmit+0x11c>
 8004716:	e04c      	b.n	80047b2 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	685b      	ldr	r3, [r3, #4]
 800471c:	2b00      	cmp	r3, #0
 800471e:	d002      	beq.n	8004726 <HAL_SPI_Transmit+0x18e>
 8004720:	8afb      	ldrh	r3, [r7, #22]
 8004722:	2b01      	cmp	r3, #1
 8004724:	d140      	bne.n	80047a8 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	330c      	adds	r3, #12
 8004730:	7812      	ldrb	r2, [r2, #0]
 8004732:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004738:	1c5a      	adds	r2, r3, #1
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004742:	b29b      	uxth	r3, r3
 8004744:	3b01      	subs	r3, #1
 8004746:	b29a      	uxth	r2, r3
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800474c:	e02c      	b.n	80047a8 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	689b      	ldr	r3, [r3, #8]
 8004754:	f003 0302 	and.w	r3, r3, #2
 8004758:	2b02      	cmp	r3, #2
 800475a:	d113      	bne.n	8004784 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	330c      	adds	r3, #12
 8004766:	7812      	ldrb	r2, [r2, #0]
 8004768:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800476e:	1c5a      	adds	r2, r3, #1
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004778:	b29b      	uxth	r3, r3
 800477a:	3b01      	subs	r3, #1
 800477c:	b29a      	uxth	r2, r3
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	86da      	strh	r2, [r3, #54]	; 0x36
 8004782:	e011      	b.n	80047a8 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004784:	f7fe f97e 	bl	8002a84 <HAL_GetTick>
 8004788:	4602      	mov	r2, r0
 800478a:	69bb      	ldr	r3, [r7, #24]
 800478c:	1ad3      	subs	r3, r2, r3
 800478e:	683a      	ldr	r2, [r7, #0]
 8004790:	429a      	cmp	r2, r3
 8004792:	d803      	bhi.n	800479c <HAL_SPI_Transmit+0x204>
 8004794:	683b      	ldr	r3, [r7, #0]
 8004796:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800479a:	d102      	bne.n	80047a2 <HAL_SPI_Transmit+0x20a>
 800479c:	683b      	ldr	r3, [r7, #0]
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d102      	bne.n	80047a8 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 80047a2:	2303      	movs	r3, #3
 80047a4:	77fb      	strb	r3, [r7, #31]
          goto error;
 80047a6:	e026      	b.n	80047f6 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80047ac:	b29b      	uxth	r3, r3
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d1cd      	bne.n	800474e <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80047b2:	69ba      	ldr	r2, [r7, #24]
 80047b4:	6839      	ldr	r1, [r7, #0]
 80047b6:	68f8      	ldr	r0, [r7, #12]
 80047b8:	f000 f8b2 	bl	8004920 <SPI_EndRxTxTransaction>
 80047bc:	4603      	mov	r3, r0
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d002      	beq.n	80047c8 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	2220      	movs	r2, #32
 80047c6:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	689b      	ldr	r3, [r3, #8]
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d10a      	bne.n	80047e6 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80047d0:	2300      	movs	r3, #0
 80047d2:	613b      	str	r3, [r7, #16]
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	68db      	ldr	r3, [r3, #12]
 80047da:	613b      	str	r3, [r7, #16]
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	689b      	ldr	r3, [r3, #8]
 80047e2:	613b      	str	r3, [r7, #16]
 80047e4:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d002      	beq.n	80047f4 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 80047ee:	2301      	movs	r3, #1
 80047f0:	77fb      	strb	r3, [r7, #31]
 80047f2:	e000      	b.n	80047f6 <HAL_SPI_Transmit+0x25e>
  }

error:
 80047f4:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	2201      	movs	r2, #1
 80047fa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	2200      	movs	r2, #0
 8004802:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004806:	7ffb      	ldrb	r3, [r7, #31]
}
 8004808:	4618      	mov	r0, r3
 800480a:	3720      	adds	r7, #32
 800480c:	46bd      	mov	sp, r7
 800480e:	bd80      	pop	{r7, pc}

08004810 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004810:	b580      	push	{r7, lr}
 8004812:	b088      	sub	sp, #32
 8004814:	af00      	add	r7, sp, #0
 8004816:	60f8      	str	r0, [r7, #12]
 8004818:	60b9      	str	r1, [r7, #8]
 800481a:	603b      	str	r3, [r7, #0]
 800481c:	4613      	mov	r3, r2
 800481e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004820:	f7fe f930 	bl	8002a84 <HAL_GetTick>
 8004824:	4602      	mov	r2, r0
 8004826:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004828:	1a9b      	subs	r3, r3, r2
 800482a:	683a      	ldr	r2, [r7, #0]
 800482c:	4413      	add	r3, r2
 800482e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004830:	f7fe f928 	bl	8002a84 <HAL_GetTick>
 8004834:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004836:	4b39      	ldr	r3, [pc, #228]	; (800491c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	015b      	lsls	r3, r3, #5
 800483c:	0d1b      	lsrs	r3, r3, #20
 800483e:	69fa      	ldr	r2, [r7, #28]
 8004840:	fb02 f303 	mul.w	r3, r2, r3
 8004844:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004846:	e054      	b.n	80048f2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004848:	683b      	ldr	r3, [r7, #0]
 800484a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800484e:	d050      	beq.n	80048f2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004850:	f7fe f918 	bl	8002a84 <HAL_GetTick>
 8004854:	4602      	mov	r2, r0
 8004856:	69bb      	ldr	r3, [r7, #24]
 8004858:	1ad3      	subs	r3, r2, r3
 800485a:	69fa      	ldr	r2, [r7, #28]
 800485c:	429a      	cmp	r2, r3
 800485e:	d902      	bls.n	8004866 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004860:	69fb      	ldr	r3, [r7, #28]
 8004862:	2b00      	cmp	r3, #0
 8004864:	d13d      	bne.n	80048e2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	685a      	ldr	r2, [r3, #4]
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004874:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	685b      	ldr	r3, [r3, #4]
 800487a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800487e:	d111      	bne.n	80048a4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	689b      	ldr	r3, [r3, #8]
 8004884:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004888:	d004      	beq.n	8004894 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	689b      	ldr	r3, [r3, #8]
 800488e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004892:	d107      	bne.n	80048a4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	681a      	ldr	r2, [r3, #0]
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80048a2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048a8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80048ac:	d10f      	bne.n	80048ce <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	681a      	ldr	r2, [r3, #0]
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80048bc:	601a      	str	r2, [r3, #0]
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	681a      	ldr	r2, [r3, #0]
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80048cc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	2201      	movs	r2, #1
 80048d2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	2200      	movs	r2, #0
 80048da:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80048de:	2303      	movs	r3, #3
 80048e0:	e017      	b.n	8004912 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80048e2:	697b      	ldr	r3, [r7, #20]
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d101      	bne.n	80048ec <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80048e8:	2300      	movs	r3, #0
 80048ea:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80048ec:	697b      	ldr	r3, [r7, #20]
 80048ee:	3b01      	subs	r3, #1
 80048f0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	689a      	ldr	r2, [r3, #8]
 80048f8:	68bb      	ldr	r3, [r7, #8]
 80048fa:	4013      	ands	r3, r2
 80048fc:	68ba      	ldr	r2, [r7, #8]
 80048fe:	429a      	cmp	r2, r3
 8004900:	bf0c      	ite	eq
 8004902:	2301      	moveq	r3, #1
 8004904:	2300      	movne	r3, #0
 8004906:	b2db      	uxtb	r3, r3
 8004908:	461a      	mov	r2, r3
 800490a:	79fb      	ldrb	r3, [r7, #7]
 800490c:	429a      	cmp	r2, r3
 800490e:	d19b      	bne.n	8004848 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004910:	2300      	movs	r3, #0
}
 8004912:	4618      	mov	r0, r3
 8004914:	3720      	adds	r7, #32
 8004916:	46bd      	mov	sp, r7
 8004918:	bd80      	pop	{r7, pc}
 800491a:	bf00      	nop
 800491c:	2000009c 	.word	0x2000009c

08004920 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004920:	b580      	push	{r7, lr}
 8004922:	b086      	sub	sp, #24
 8004924:	af02      	add	r7, sp, #8
 8004926:	60f8      	str	r0, [r7, #12]
 8004928:	60b9      	str	r1, [r7, #8]
 800492a:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	9300      	str	r3, [sp, #0]
 8004930:	68bb      	ldr	r3, [r7, #8]
 8004932:	2200      	movs	r2, #0
 8004934:	2180      	movs	r1, #128	; 0x80
 8004936:	68f8      	ldr	r0, [r7, #12]
 8004938:	f7ff ff6a 	bl	8004810 <SPI_WaitFlagStateUntilTimeout>
 800493c:	4603      	mov	r3, r0
 800493e:	2b00      	cmp	r3, #0
 8004940:	d007      	beq.n	8004952 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004946:	f043 0220 	orr.w	r2, r3, #32
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 800494e:	2303      	movs	r3, #3
 8004950:	e000      	b.n	8004954 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8004952:	2300      	movs	r3, #0
}
 8004954:	4618      	mov	r0, r3
 8004956:	3710      	adds	r7, #16
 8004958:	46bd      	mov	sp, r7
 800495a:	bd80      	pop	{r7, pc}

0800495c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800495c:	b580      	push	{r7, lr}
 800495e:	b082      	sub	sp, #8
 8004960:	af00      	add	r7, sp, #0
 8004962:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	2b00      	cmp	r3, #0
 8004968:	d101      	bne.n	800496e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800496a:	2301      	movs	r3, #1
 800496c:	e041      	b.n	80049f2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004974:	b2db      	uxtb	r3, r3
 8004976:	2b00      	cmp	r3, #0
 8004978:	d106      	bne.n	8004988 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	2200      	movs	r2, #0
 800497e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004982:	6878      	ldr	r0, [r7, #4]
 8004984:	f7fd ff42 	bl	800280c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	2202      	movs	r2, #2
 800498c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681a      	ldr	r2, [r3, #0]
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	3304      	adds	r3, #4
 8004998:	4619      	mov	r1, r3
 800499a:	4610      	mov	r0, r2
 800499c:	f000 fa70 	bl	8004e80 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	2201      	movs	r2, #1
 80049a4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	2201      	movs	r2, #1
 80049ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	2201      	movs	r2, #1
 80049b4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	2201      	movs	r2, #1
 80049bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	2201      	movs	r2, #1
 80049c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	2201      	movs	r2, #1
 80049cc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	2201      	movs	r2, #1
 80049d4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	2201      	movs	r2, #1
 80049dc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	2201      	movs	r2, #1
 80049e4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	2201      	movs	r2, #1
 80049ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80049f0:	2300      	movs	r3, #0
}
 80049f2:	4618      	mov	r0, r3
 80049f4:	3708      	adds	r7, #8
 80049f6:	46bd      	mov	sp, r7
 80049f8:	bd80      	pop	{r7, pc}
	...

080049fc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80049fc:	b480      	push	{r7}
 80049fe:	b085      	sub	sp, #20
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a0a:	b2db      	uxtb	r3, r3
 8004a0c:	2b01      	cmp	r3, #1
 8004a0e:	d001      	beq.n	8004a14 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004a10:	2301      	movs	r3, #1
 8004a12:	e03a      	b.n	8004a8a <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	2202      	movs	r2, #2
 8004a18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	68da      	ldr	r2, [r3, #12]
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f042 0201 	orr.w	r2, r2, #1
 8004a2a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	4a18      	ldr	r2, [pc, #96]	; (8004a94 <HAL_TIM_Base_Start_IT+0x98>)
 8004a32:	4293      	cmp	r3, r2
 8004a34:	d00e      	beq.n	8004a54 <HAL_TIM_Base_Start_IT+0x58>
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a3e:	d009      	beq.n	8004a54 <HAL_TIM_Base_Start_IT+0x58>
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	4a14      	ldr	r2, [pc, #80]	; (8004a98 <HAL_TIM_Base_Start_IT+0x9c>)
 8004a46:	4293      	cmp	r3, r2
 8004a48:	d004      	beq.n	8004a54 <HAL_TIM_Base_Start_IT+0x58>
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	4a13      	ldr	r2, [pc, #76]	; (8004a9c <HAL_TIM_Base_Start_IT+0xa0>)
 8004a50:	4293      	cmp	r3, r2
 8004a52:	d111      	bne.n	8004a78 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	689b      	ldr	r3, [r3, #8]
 8004a5a:	f003 0307 	and.w	r3, r3, #7
 8004a5e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	2b06      	cmp	r3, #6
 8004a64:	d010      	beq.n	8004a88 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	681a      	ldr	r2, [r3, #0]
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	f042 0201 	orr.w	r2, r2, #1
 8004a74:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a76:	e007      	b.n	8004a88 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	681a      	ldr	r2, [r3, #0]
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	f042 0201 	orr.w	r2, r2, #1
 8004a86:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004a88:	2300      	movs	r3, #0
}
 8004a8a:	4618      	mov	r0, r3
 8004a8c:	3714      	adds	r7, #20
 8004a8e:	46bd      	mov	sp, r7
 8004a90:	bc80      	pop	{r7}
 8004a92:	4770      	bx	lr
 8004a94:	40012c00 	.word	0x40012c00
 8004a98:	40000400 	.word	0x40000400
 8004a9c:	40000800 	.word	0x40000800

08004aa0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004aa0:	b580      	push	{r7, lr}
 8004aa2:	b082      	sub	sp, #8
 8004aa4:	af00      	add	r7, sp, #0
 8004aa6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	691b      	ldr	r3, [r3, #16]
 8004aae:	f003 0302 	and.w	r3, r3, #2
 8004ab2:	2b02      	cmp	r3, #2
 8004ab4:	d122      	bne.n	8004afc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	68db      	ldr	r3, [r3, #12]
 8004abc:	f003 0302 	and.w	r3, r3, #2
 8004ac0:	2b02      	cmp	r3, #2
 8004ac2:	d11b      	bne.n	8004afc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	f06f 0202 	mvn.w	r2, #2
 8004acc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	2201      	movs	r2, #1
 8004ad2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	699b      	ldr	r3, [r3, #24]
 8004ada:	f003 0303 	and.w	r3, r3, #3
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d003      	beq.n	8004aea <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004ae2:	6878      	ldr	r0, [r7, #4]
 8004ae4:	f000 f9b1 	bl	8004e4a <HAL_TIM_IC_CaptureCallback>
 8004ae8:	e005      	b.n	8004af6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004aea:	6878      	ldr	r0, [r7, #4]
 8004aec:	f000 f9a4 	bl	8004e38 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004af0:	6878      	ldr	r0, [r7, #4]
 8004af2:	f000 f9b3 	bl	8004e5c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	2200      	movs	r2, #0
 8004afa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	691b      	ldr	r3, [r3, #16]
 8004b02:	f003 0304 	and.w	r3, r3, #4
 8004b06:	2b04      	cmp	r3, #4
 8004b08:	d122      	bne.n	8004b50 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	68db      	ldr	r3, [r3, #12]
 8004b10:	f003 0304 	and.w	r3, r3, #4
 8004b14:	2b04      	cmp	r3, #4
 8004b16:	d11b      	bne.n	8004b50 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	f06f 0204 	mvn.w	r2, #4
 8004b20:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	2202      	movs	r2, #2
 8004b26:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	699b      	ldr	r3, [r3, #24]
 8004b2e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d003      	beq.n	8004b3e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b36:	6878      	ldr	r0, [r7, #4]
 8004b38:	f000 f987 	bl	8004e4a <HAL_TIM_IC_CaptureCallback>
 8004b3c:	e005      	b.n	8004b4a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b3e:	6878      	ldr	r0, [r7, #4]
 8004b40:	f000 f97a 	bl	8004e38 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b44:	6878      	ldr	r0, [r7, #4]
 8004b46:	f000 f989 	bl	8004e5c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	2200      	movs	r2, #0
 8004b4e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	691b      	ldr	r3, [r3, #16]
 8004b56:	f003 0308 	and.w	r3, r3, #8
 8004b5a:	2b08      	cmp	r3, #8
 8004b5c:	d122      	bne.n	8004ba4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	68db      	ldr	r3, [r3, #12]
 8004b64:	f003 0308 	and.w	r3, r3, #8
 8004b68:	2b08      	cmp	r3, #8
 8004b6a:	d11b      	bne.n	8004ba4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	f06f 0208 	mvn.w	r2, #8
 8004b74:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	2204      	movs	r2, #4
 8004b7a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	69db      	ldr	r3, [r3, #28]
 8004b82:	f003 0303 	and.w	r3, r3, #3
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d003      	beq.n	8004b92 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b8a:	6878      	ldr	r0, [r7, #4]
 8004b8c:	f000 f95d 	bl	8004e4a <HAL_TIM_IC_CaptureCallback>
 8004b90:	e005      	b.n	8004b9e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b92:	6878      	ldr	r0, [r7, #4]
 8004b94:	f000 f950 	bl	8004e38 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b98:	6878      	ldr	r0, [r7, #4]
 8004b9a:	f000 f95f 	bl	8004e5c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	2200      	movs	r2, #0
 8004ba2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	691b      	ldr	r3, [r3, #16]
 8004baa:	f003 0310 	and.w	r3, r3, #16
 8004bae:	2b10      	cmp	r3, #16
 8004bb0:	d122      	bne.n	8004bf8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	68db      	ldr	r3, [r3, #12]
 8004bb8:	f003 0310 	and.w	r3, r3, #16
 8004bbc:	2b10      	cmp	r3, #16
 8004bbe:	d11b      	bne.n	8004bf8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	f06f 0210 	mvn.w	r2, #16
 8004bc8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	2208      	movs	r2, #8
 8004bce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	69db      	ldr	r3, [r3, #28]
 8004bd6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d003      	beq.n	8004be6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004bde:	6878      	ldr	r0, [r7, #4]
 8004be0:	f000 f933 	bl	8004e4a <HAL_TIM_IC_CaptureCallback>
 8004be4:	e005      	b.n	8004bf2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004be6:	6878      	ldr	r0, [r7, #4]
 8004be8:	f000 f926 	bl	8004e38 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004bec:	6878      	ldr	r0, [r7, #4]
 8004bee:	f000 f935 	bl	8004e5c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	2200      	movs	r2, #0
 8004bf6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	691b      	ldr	r3, [r3, #16]
 8004bfe:	f003 0301 	and.w	r3, r3, #1
 8004c02:	2b01      	cmp	r3, #1
 8004c04:	d10e      	bne.n	8004c24 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	68db      	ldr	r3, [r3, #12]
 8004c0c:	f003 0301 	and.w	r3, r3, #1
 8004c10:	2b01      	cmp	r3, #1
 8004c12:	d107      	bne.n	8004c24 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	f06f 0201 	mvn.w	r2, #1
 8004c1c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004c1e:	6878      	ldr	r0, [r7, #4]
 8004c20:	f7fd fb0c 	bl	800223c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	691b      	ldr	r3, [r3, #16]
 8004c2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c2e:	2b80      	cmp	r3, #128	; 0x80
 8004c30:	d10e      	bne.n	8004c50 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	68db      	ldr	r3, [r3, #12]
 8004c38:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c3c:	2b80      	cmp	r3, #128	; 0x80
 8004c3e:	d107      	bne.n	8004c50 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004c48:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004c4a:	6878      	ldr	r0, [r7, #4]
 8004c4c:	f000 fa77 	bl	800513e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	691b      	ldr	r3, [r3, #16]
 8004c56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c5a:	2b40      	cmp	r3, #64	; 0x40
 8004c5c:	d10e      	bne.n	8004c7c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	68db      	ldr	r3, [r3, #12]
 8004c64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c68:	2b40      	cmp	r3, #64	; 0x40
 8004c6a:	d107      	bne.n	8004c7c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004c74:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004c76:	6878      	ldr	r0, [r7, #4]
 8004c78:	f000 f8f9 	bl	8004e6e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	691b      	ldr	r3, [r3, #16]
 8004c82:	f003 0320 	and.w	r3, r3, #32
 8004c86:	2b20      	cmp	r3, #32
 8004c88:	d10e      	bne.n	8004ca8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	68db      	ldr	r3, [r3, #12]
 8004c90:	f003 0320 	and.w	r3, r3, #32
 8004c94:	2b20      	cmp	r3, #32
 8004c96:	d107      	bne.n	8004ca8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	f06f 0220 	mvn.w	r2, #32
 8004ca0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004ca2:	6878      	ldr	r0, [r7, #4]
 8004ca4:	f000 fa42 	bl	800512c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004ca8:	bf00      	nop
 8004caa:	3708      	adds	r7, #8
 8004cac:	46bd      	mov	sp, r7
 8004cae:	bd80      	pop	{r7, pc}

08004cb0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004cb0:	b580      	push	{r7, lr}
 8004cb2:	b084      	sub	sp, #16
 8004cb4:	af00      	add	r7, sp, #0
 8004cb6:	6078      	str	r0, [r7, #4]
 8004cb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004cc0:	2b01      	cmp	r3, #1
 8004cc2:	d101      	bne.n	8004cc8 <HAL_TIM_ConfigClockSource+0x18>
 8004cc4:	2302      	movs	r3, #2
 8004cc6:	e0b3      	b.n	8004e30 <HAL_TIM_ConfigClockSource+0x180>
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	2201      	movs	r2, #1
 8004ccc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	2202      	movs	r2, #2
 8004cd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	689b      	ldr	r3, [r3, #8]
 8004cde:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004ce6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004cee:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	68fa      	ldr	r2, [r7, #12]
 8004cf6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004cf8:	683b      	ldr	r3, [r7, #0]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004d00:	d03e      	beq.n	8004d80 <HAL_TIM_ConfigClockSource+0xd0>
 8004d02:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004d06:	f200 8087 	bhi.w	8004e18 <HAL_TIM_ConfigClockSource+0x168>
 8004d0a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004d0e:	f000 8085 	beq.w	8004e1c <HAL_TIM_ConfigClockSource+0x16c>
 8004d12:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004d16:	d87f      	bhi.n	8004e18 <HAL_TIM_ConfigClockSource+0x168>
 8004d18:	2b70      	cmp	r3, #112	; 0x70
 8004d1a:	d01a      	beq.n	8004d52 <HAL_TIM_ConfigClockSource+0xa2>
 8004d1c:	2b70      	cmp	r3, #112	; 0x70
 8004d1e:	d87b      	bhi.n	8004e18 <HAL_TIM_ConfigClockSource+0x168>
 8004d20:	2b60      	cmp	r3, #96	; 0x60
 8004d22:	d050      	beq.n	8004dc6 <HAL_TIM_ConfigClockSource+0x116>
 8004d24:	2b60      	cmp	r3, #96	; 0x60
 8004d26:	d877      	bhi.n	8004e18 <HAL_TIM_ConfigClockSource+0x168>
 8004d28:	2b50      	cmp	r3, #80	; 0x50
 8004d2a:	d03c      	beq.n	8004da6 <HAL_TIM_ConfigClockSource+0xf6>
 8004d2c:	2b50      	cmp	r3, #80	; 0x50
 8004d2e:	d873      	bhi.n	8004e18 <HAL_TIM_ConfigClockSource+0x168>
 8004d30:	2b40      	cmp	r3, #64	; 0x40
 8004d32:	d058      	beq.n	8004de6 <HAL_TIM_ConfigClockSource+0x136>
 8004d34:	2b40      	cmp	r3, #64	; 0x40
 8004d36:	d86f      	bhi.n	8004e18 <HAL_TIM_ConfigClockSource+0x168>
 8004d38:	2b30      	cmp	r3, #48	; 0x30
 8004d3a:	d064      	beq.n	8004e06 <HAL_TIM_ConfigClockSource+0x156>
 8004d3c:	2b30      	cmp	r3, #48	; 0x30
 8004d3e:	d86b      	bhi.n	8004e18 <HAL_TIM_ConfigClockSource+0x168>
 8004d40:	2b20      	cmp	r3, #32
 8004d42:	d060      	beq.n	8004e06 <HAL_TIM_ConfigClockSource+0x156>
 8004d44:	2b20      	cmp	r3, #32
 8004d46:	d867      	bhi.n	8004e18 <HAL_TIM_ConfigClockSource+0x168>
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d05c      	beq.n	8004e06 <HAL_TIM_ConfigClockSource+0x156>
 8004d4c:	2b10      	cmp	r3, #16
 8004d4e:	d05a      	beq.n	8004e06 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8004d50:	e062      	b.n	8004e18 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	6818      	ldr	r0, [r3, #0]
 8004d56:	683b      	ldr	r3, [r7, #0]
 8004d58:	6899      	ldr	r1, [r3, #8]
 8004d5a:	683b      	ldr	r3, [r7, #0]
 8004d5c:	685a      	ldr	r2, [r3, #4]
 8004d5e:	683b      	ldr	r3, [r7, #0]
 8004d60:	68db      	ldr	r3, [r3, #12]
 8004d62:	f000 f966 	bl	8005032 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	689b      	ldr	r3, [r3, #8]
 8004d6c:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004d74:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	68fa      	ldr	r2, [r7, #12]
 8004d7c:	609a      	str	r2, [r3, #8]
      break;
 8004d7e:	e04e      	b.n	8004e1e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	6818      	ldr	r0, [r3, #0]
 8004d84:	683b      	ldr	r3, [r7, #0]
 8004d86:	6899      	ldr	r1, [r3, #8]
 8004d88:	683b      	ldr	r3, [r7, #0]
 8004d8a:	685a      	ldr	r2, [r3, #4]
 8004d8c:	683b      	ldr	r3, [r7, #0]
 8004d8e:	68db      	ldr	r3, [r3, #12]
 8004d90:	f000 f94f 	bl	8005032 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	689a      	ldr	r2, [r3, #8]
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004da2:	609a      	str	r2, [r3, #8]
      break;
 8004da4:	e03b      	b.n	8004e1e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	6818      	ldr	r0, [r3, #0]
 8004daa:	683b      	ldr	r3, [r7, #0]
 8004dac:	6859      	ldr	r1, [r3, #4]
 8004dae:	683b      	ldr	r3, [r7, #0]
 8004db0:	68db      	ldr	r3, [r3, #12]
 8004db2:	461a      	mov	r2, r3
 8004db4:	f000 f8c6 	bl	8004f44 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	2150      	movs	r1, #80	; 0x50
 8004dbe:	4618      	mov	r0, r3
 8004dc0:	f000 f91d 	bl	8004ffe <TIM_ITRx_SetConfig>
      break;
 8004dc4:	e02b      	b.n	8004e1e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	6818      	ldr	r0, [r3, #0]
 8004dca:	683b      	ldr	r3, [r7, #0]
 8004dcc:	6859      	ldr	r1, [r3, #4]
 8004dce:	683b      	ldr	r3, [r7, #0]
 8004dd0:	68db      	ldr	r3, [r3, #12]
 8004dd2:	461a      	mov	r2, r3
 8004dd4:	f000 f8e4 	bl	8004fa0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	2160      	movs	r1, #96	; 0x60
 8004dde:	4618      	mov	r0, r3
 8004de0:	f000 f90d 	bl	8004ffe <TIM_ITRx_SetConfig>
      break;
 8004de4:	e01b      	b.n	8004e1e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	6818      	ldr	r0, [r3, #0]
 8004dea:	683b      	ldr	r3, [r7, #0]
 8004dec:	6859      	ldr	r1, [r3, #4]
 8004dee:	683b      	ldr	r3, [r7, #0]
 8004df0:	68db      	ldr	r3, [r3, #12]
 8004df2:	461a      	mov	r2, r3
 8004df4:	f000 f8a6 	bl	8004f44 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	2140      	movs	r1, #64	; 0x40
 8004dfe:	4618      	mov	r0, r3
 8004e00:	f000 f8fd 	bl	8004ffe <TIM_ITRx_SetConfig>
      break;
 8004e04:	e00b      	b.n	8004e1e <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681a      	ldr	r2, [r3, #0]
 8004e0a:	683b      	ldr	r3, [r7, #0]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	4619      	mov	r1, r3
 8004e10:	4610      	mov	r0, r2
 8004e12:	f000 f8f4 	bl	8004ffe <TIM_ITRx_SetConfig>
        break;
 8004e16:	e002      	b.n	8004e1e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004e18:	bf00      	nop
 8004e1a:	e000      	b.n	8004e1e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004e1c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	2201      	movs	r2, #1
 8004e22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	2200      	movs	r2, #0
 8004e2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004e2e:	2300      	movs	r3, #0
}
 8004e30:	4618      	mov	r0, r3
 8004e32:	3710      	adds	r7, #16
 8004e34:	46bd      	mov	sp, r7
 8004e36:	bd80      	pop	{r7, pc}

08004e38 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004e38:	b480      	push	{r7}
 8004e3a:	b083      	sub	sp, #12
 8004e3c:	af00      	add	r7, sp, #0
 8004e3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004e40:	bf00      	nop
 8004e42:	370c      	adds	r7, #12
 8004e44:	46bd      	mov	sp, r7
 8004e46:	bc80      	pop	{r7}
 8004e48:	4770      	bx	lr

08004e4a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004e4a:	b480      	push	{r7}
 8004e4c:	b083      	sub	sp, #12
 8004e4e:	af00      	add	r7, sp, #0
 8004e50:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004e52:	bf00      	nop
 8004e54:	370c      	adds	r7, #12
 8004e56:	46bd      	mov	sp, r7
 8004e58:	bc80      	pop	{r7}
 8004e5a:	4770      	bx	lr

08004e5c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004e5c:	b480      	push	{r7}
 8004e5e:	b083      	sub	sp, #12
 8004e60:	af00      	add	r7, sp, #0
 8004e62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004e64:	bf00      	nop
 8004e66:	370c      	adds	r7, #12
 8004e68:	46bd      	mov	sp, r7
 8004e6a:	bc80      	pop	{r7}
 8004e6c:	4770      	bx	lr

08004e6e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004e6e:	b480      	push	{r7}
 8004e70:	b083      	sub	sp, #12
 8004e72:	af00      	add	r7, sp, #0
 8004e74:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004e76:	bf00      	nop
 8004e78:	370c      	adds	r7, #12
 8004e7a:	46bd      	mov	sp, r7
 8004e7c:	bc80      	pop	{r7}
 8004e7e:	4770      	bx	lr

08004e80 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004e80:	b480      	push	{r7}
 8004e82:	b085      	sub	sp, #20
 8004e84:	af00      	add	r7, sp, #0
 8004e86:	6078      	str	r0, [r7, #4]
 8004e88:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	4a29      	ldr	r2, [pc, #164]	; (8004f38 <TIM_Base_SetConfig+0xb8>)
 8004e94:	4293      	cmp	r3, r2
 8004e96:	d00b      	beq.n	8004eb0 <TIM_Base_SetConfig+0x30>
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e9e:	d007      	beq.n	8004eb0 <TIM_Base_SetConfig+0x30>
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	4a26      	ldr	r2, [pc, #152]	; (8004f3c <TIM_Base_SetConfig+0xbc>)
 8004ea4:	4293      	cmp	r3, r2
 8004ea6:	d003      	beq.n	8004eb0 <TIM_Base_SetConfig+0x30>
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	4a25      	ldr	r2, [pc, #148]	; (8004f40 <TIM_Base_SetConfig+0xc0>)
 8004eac:	4293      	cmp	r3, r2
 8004eae:	d108      	bne.n	8004ec2 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004eb6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004eb8:	683b      	ldr	r3, [r7, #0]
 8004eba:	685b      	ldr	r3, [r3, #4]
 8004ebc:	68fa      	ldr	r2, [r7, #12]
 8004ebe:	4313      	orrs	r3, r2
 8004ec0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	4a1c      	ldr	r2, [pc, #112]	; (8004f38 <TIM_Base_SetConfig+0xb8>)
 8004ec6:	4293      	cmp	r3, r2
 8004ec8:	d00b      	beq.n	8004ee2 <TIM_Base_SetConfig+0x62>
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ed0:	d007      	beq.n	8004ee2 <TIM_Base_SetConfig+0x62>
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	4a19      	ldr	r2, [pc, #100]	; (8004f3c <TIM_Base_SetConfig+0xbc>)
 8004ed6:	4293      	cmp	r3, r2
 8004ed8:	d003      	beq.n	8004ee2 <TIM_Base_SetConfig+0x62>
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	4a18      	ldr	r2, [pc, #96]	; (8004f40 <TIM_Base_SetConfig+0xc0>)
 8004ede:	4293      	cmp	r3, r2
 8004ee0:	d108      	bne.n	8004ef4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004ee8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004eea:	683b      	ldr	r3, [r7, #0]
 8004eec:	68db      	ldr	r3, [r3, #12]
 8004eee:	68fa      	ldr	r2, [r7, #12]
 8004ef0:	4313      	orrs	r3, r2
 8004ef2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004efa:	683b      	ldr	r3, [r7, #0]
 8004efc:	695b      	ldr	r3, [r3, #20]
 8004efe:	4313      	orrs	r3, r2
 8004f00:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	68fa      	ldr	r2, [r7, #12]
 8004f06:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004f08:	683b      	ldr	r3, [r7, #0]
 8004f0a:	689a      	ldr	r2, [r3, #8]
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004f10:	683b      	ldr	r3, [r7, #0]
 8004f12:	681a      	ldr	r2, [r3, #0]
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	4a07      	ldr	r2, [pc, #28]	; (8004f38 <TIM_Base_SetConfig+0xb8>)
 8004f1c:	4293      	cmp	r3, r2
 8004f1e:	d103      	bne.n	8004f28 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004f20:	683b      	ldr	r3, [r7, #0]
 8004f22:	691a      	ldr	r2, [r3, #16]
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	2201      	movs	r2, #1
 8004f2c:	615a      	str	r2, [r3, #20]
}
 8004f2e:	bf00      	nop
 8004f30:	3714      	adds	r7, #20
 8004f32:	46bd      	mov	sp, r7
 8004f34:	bc80      	pop	{r7}
 8004f36:	4770      	bx	lr
 8004f38:	40012c00 	.word	0x40012c00
 8004f3c:	40000400 	.word	0x40000400
 8004f40:	40000800 	.word	0x40000800

08004f44 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004f44:	b480      	push	{r7}
 8004f46:	b087      	sub	sp, #28
 8004f48:	af00      	add	r7, sp, #0
 8004f4a:	60f8      	str	r0, [r7, #12]
 8004f4c:	60b9      	str	r1, [r7, #8]
 8004f4e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	6a1b      	ldr	r3, [r3, #32]
 8004f54:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	6a1b      	ldr	r3, [r3, #32]
 8004f5a:	f023 0201 	bic.w	r2, r3, #1
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	699b      	ldr	r3, [r3, #24]
 8004f66:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004f68:	693b      	ldr	r3, [r7, #16]
 8004f6a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004f6e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	011b      	lsls	r3, r3, #4
 8004f74:	693a      	ldr	r2, [r7, #16]
 8004f76:	4313      	orrs	r3, r2
 8004f78:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004f7a:	697b      	ldr	r3, [r7, #20]
 8004f7c:	f023 030a 	bic.w	r3, r3, #10
 8004f80:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004f82:	697a      	ldr	r2, [r7, #20]
 8004f84:	68bb      	ldr	r3, [r7, #8]
 8004f86:	4313      	orrs	r3, r2
 8004f88:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	693a      	ldr	r2, [r7, #16]
 8004f8e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	697a      	ldr	r2, [r7, #20]
 8004f94:	621a      	str	r2, [r3, #32]
}
 8004f96:	bf00      	nop
 8004f98:	371c      	adds	r7, #28
 8004f9a:	46bd      	mov	sp, r7
 8004f9c:	bc80      	pop	{r7}
 8004f9e:	4770      	bx	lr

08004fa0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004fa0:	b480      	push	{r7}
 8004fa2:	b087      	sub	sp, #28
 8004fa4:	af00      	add	r7, sp, #0
 8004fa6:	60f8      	str	r0, [r7, #12]
 8004fa8:	60b9      	str	r1, [r7, #8]
 8004faa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	6a1b      	ldr	r3, [r3, #32]
 8004fb0:	f023 0210 	bic.w	r2, r3, #16
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	699b      	ldr	r3, [r3, #24]
 8004fbc:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	6a1b      	ldr	r3, [r3, #32]
 8004fc2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004fc4:	697b      	ldr	r3, [r7, #20]
 8004fc6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004fca:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	031b      	lsls	r3, r3, #12
 8004fd0:	697a      	ldr	r2, [r7, #20]
 8004fd2:	4313      	orrs	r3, r2
 8004fd4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004fd6:	693b      	ldr	r3, [r7, #16]
 8004fd8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004fdc:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004fde:	68bb      	ldr	r3, [r7, #8]
 8004fe0:	011b      	lsls	r3, r3, #4
 8004fe2:	693a      	ldr	r2, [r7, #16]
 8004fe4:	4313      	orrs	r3, r2
 8004fe6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	697a      	ldr	r2, [r7, #20]
 8004fec:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	693a      	ldr	r2, [r7, #16]
 8004ff2:	621a      	str	r2, [r3, #32]
}
 8004ff4:	bf00      	nop
 8004ff6:	371c      	adds	r7, #28
 8004ff8:	46bd      	mov	sp, r7
 8004ffa:	bc80      	pop	{r7}
 8004ffc:	4770      	bx	lr

08004ffe <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004ffe:	b480      	push	{r7}
 8005000:	b085      	sub	sp, #20
 8005002:	af00      	add	r7, sp, #0
 8005004:	6078      	str	r0, [r7, #4]
 8005006:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	689b      	ldr	r3, [r3, #8]
 800500c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005014:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005016:	683a      	ldr	r2, [r7, #0]
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	4313      	orrs	r3, r2
 800501c:	f043 0307 	orr.w	r3, r3, #7
 8005020:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	68fa      	ldr	r2, [r7, #12]
 8005026:	609a      	str	r2, [r3, #8]
}
 8005028:	bf00      	nop
 800502a:	3714      	adds	r7, #20
 800502c:	46bd      	mov	sp, r7
 800502e:	bc80      	pop	{r7}
 8005030:	4770      	bx	lr

08005032 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005032:	b480      	push	{r7}
 8005034:	b087      	sub	sp, #28
 8005036:	af00      	add	r7, sp, #0
 8005038:	60f8      	str	r0, [r7, #12]
 800503a:	60b9      	str	r1, [r7, #8]
 800503c:	607a      	str	r2, [r7, #4]
 800503e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	689b      	ldr	r3, [r3, #8]
 8005044:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005046:	697b      	ldr	r3, [r7, #20]
 8005048:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800504c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800504e:	683b      	ldr	r3, [r7, #0]
 8005050:	021a      	lsls	r2, r3, #8
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	431a      	orrs	r2, r3
 8005056:	68bb      	ldr	r3, [r7, #8]
 8005058:	4313      	orrs	r3, r2
 800505a:	697a      	ldr	r2, [r7, #20]
 800505c:	4313      	orrs	r3, r2
 800505e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	697a      	ldr	r2, [r7, #20]
 8005064:	609a      	str	r2, [r3, #8]
}
 8005066:	bf00      	nop
 8005068:	371c      	adds	r7, #28
 800506a:	46bd      	mov	sp, r7
 800506c:	bc80      	pop	{r7}
 800506e:	4770      	bx	lr

08005070 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005070:	b480      	push	{r7}
 8005072:	b085      	sub	sp, #20
 8005074:	af00      	add	r7, sp, #0
 8005076:	6078      	str	r0, [r7, #4]
 8005078:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005080:	2b01      	cmp	r3, #1
 8005082:	d101      	bne.n	8005088 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005084:	2302      	movs	r3, #2
 8005086:	e046      	b.n	8005116 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	2201      	movs	r2, #1
 800508c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	2202      	movs	r2, #2
 8005094:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	685b      	ldr	r3, [r3, #4]
 800509e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	689b      	ldr	r3, [r3, #8]
 80050a6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80050ae:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80050b0:	683b      	ldr	r3, [r7, #0]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	68fa      	ldr	r2, [r7, #12]
 80050b6:	4313      	orrs	r3, r2
 80050b8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	68fa      	ldr	r2, [r7, #12]
 80050c0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	4a16      	ldr	r2, [pc, #88]	; (8005120 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80050c8:	4293      	cmp	r3, r2
 80050ca:	d00e      	beq.n	80050ea <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80050d4:	d009      	beq.n	80050ea <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	4a12      	ldr	r2, [pc, #72]	; (8005124 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80050dc:	4293      	cmp	r3, r2
 80050de:	d004      	beq.n	80050ea <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	4a10      	ldr	r2, [pc, #64]	; (8005128 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80050e6:	4293      	cmp	r3, r2
 80050e8:	d10c      	bne.n	8005104 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80050ea:	68bb      	ldr	r3, [r7, #8]
 80050ec:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80050f0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80050f2:	683b      	ldr	r3, [r7, #0]
 80050f4:	685b      	ldr	r3, [r3, #4]
 80050f6:	68ba      	ldr	r2, [r7, #8]
 80050f8:	4313      	orrs	r3, r2
 80050fa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	68ba      	ldr	r2, [r7, #8]
 8005102:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	2201      	movs	r2, #1
 8005108:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	2200      	movs	r2, #0
 8005110:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005114:	2300      	movs	r3, #0
}
 8005116:	4618      	mov	r0, r3
 8005118:	3714      	adds	r7, #20
 800511a:	46bd      	mov	sp, r7
 800511c:	bc80      	pop	{r7}
 800511e:	4770      	bx	lr
 8005120:	40012c00 	.word	0x40012c00
 8005124:	40000400 	.word	0x40000400
 8005128:	40000800 	.word	0x40000800

0800512c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800512c:	b480      	push	{r7}
 800512e:	b083      	sub	sp, #12
 8005130:	af00      	add	r7, sp, #0
 8005132:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005134:	bf00      	nop
 8005136:	370c      	adds	r7, #12
 8005138:	46bd      	mov	sp, r7
 800513a:	bc80      	pop	{r7}
 800513c:	4770      	bx	lr

0800513e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800513e:	b480      	push	{r7}
 8005140:	b083      	sub	sp, #12
 8005142:	af00      	add	r7, sp, #0
 8005144:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005146:	bf00      	nop
 8005148:	370c      	adds	r7, #12
 800514a:	46bd      	mov	sp, r7
 800514c:	bc80      	pop	{r7}
 800514e:	4770      	bx	lr

08005150 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005150:	b580      	push	{r7, lr}
 8005152:	b082      	sub	sp, #8
 8005154:	af00      	add	r7, sp, #0
 8005156:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	2b00      	cmp	r3, #0
 800515c:	d101      	bne.n	8005162 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800515e:	2301      	movs	r3, #1
 8005160:	e03f      	b.n	80051e2 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005168:	b2db      	uxtb	r3, r3
 800516a:	2b00      	cmp	r3, #0
 800516c:	d106      	bne.n	800517c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	2200      	movs	r2, #0
 8005172:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005176:	6878      	ldr	r0, [r7, #4]
 8005178:	f7fd fbb2 	bl	80028e0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	2224      	movs	r2, #36	; 0x24
 8005180:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	68da      	ldr	r2, [r3, #12]
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005192:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005194:	6878      	ldr	r0, [r7, #4]
 8005196:	f000 fba9 	bl	80058ec <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	691a      	ldr	r2, [r3, #16]
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80051a8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	695a      	ldr	r2, [r3, #20]
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80051b8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	68da      	ldr	r2, [r3, #12]
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80051c8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	2200      	movs	r2, #0
 80051ce:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	2220      	movs	r2, #32
 80051d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	2220      	movs	r2, #32
 80051dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80051e0:	2300      	movs	r3, #0
}
 80051e2:	4618      	mov	r0, r3
 80051e4:	3708      	adds	r7, #8
 80051e6:	46bd      	mov	sp, r7
 80051e8:	bd80      	pop	{r7, pc}

080051ea <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80051ea:	b580      	push	{r7, lr}
 80051ec:	b084      	sub	sp, #16
 80051ee:	af00      	add	r7, sp, #0
 80051f0:	60f8      	str	r0, [r7, #12]
 80051f2:	60b9      	str	r1, [r7, #8]
 80051f4:	4613      	mov	r3, r2
 80051f6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80051fe:	b2db      	uxtb	r3, r3
 8005200:	2b20      	cmp	r3, #32
 8005202:	d11d      	bne.n	8005240 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8005204:	68bb      	ldr	r3, [r7, #8]
 8005206:	2b00      	cmp	r3, #0
 8005208:	d002      	beq.n	8005210 <HAL_UART_Receive_IT+0x26>
 800520a:	88fb      	ldrh	r3, [r7, #6]
 800520c:	2b00      	cmp	r3, #0
 800520e:	d101      	bne.n	8005214 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005210:	2301      	movs	r3, #1
 8005212:	e016      	b.n	8005242 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800521a:	2b01      	cmp	r3, #1
 800521c:	d101      	bne.n	8005222 <HAL_UART_Receive_IT+0x38>
 800521e:	2302      	movs	r3, #2
 8005220:	e00f      	b.n	8005242 <HAL_UART_Receive_IT+0x58>
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	2201      	movs	r2, #1
 8005226:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	2200      	movs	r2, #0
 800522e:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 8005230:	88fb      	ldrh	r3, [r7, #6]
 8005232:	461a      	mov	r2, r3
 8005234:	68b9      	ldr	r1, [r7, #8]
 8005236:	68f8      	ldr	r0, [r7, #12]
 8005238:	f000 f9cf 	bl	80055da <UART_Start_Receive_IT>
 800523c:	4603      	mov	r3, r0
 800523e:	e000      	b.n	8005242 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8005240:	2302      	movs	r3, #2
  }
}
 8005242:	4618      	mov	r0, r3
 8005244:	3710      	adds	r7, #16
 8005246:	46bd      	mov	sp, r7
 8005248:	bd80      	pop	{r7, pc}
	...

0800524c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800524c:	b580      	push	{r7, lr}
 800524e:	b08a      	sub	sp, #40	; 0x28
 8005250:	af00      	add	r7, sp, #0
 8005252:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	68db      	ldr	r3, [r3, #12]
 8005262:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	695b      	ldr	r3, [r3, #20]
 800526a:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 800526c:	2300      	movs	r3, #0
 800526e:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8005270:	2300      	movs	r3, #0
 8005272:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005274:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005276:	f003 030f 	and.w	r3, r3, #15
 800527a:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 800527c:	69bb      	ldr	r3, [r7, #24]
 800527e:	2b00      	cmp	r3, #0
 8005280:	d10d      	bne.n	800529e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005282:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005284:	f003 0320 	and.w	r3, r3, #32
 8005288:	2b00      	cmp	r3, #0
 800528a:	d008      	beq.n	800529e <HAL_UART_IRQHandler+0x52>
 800528c:	6a3b      	ldr	r3, [r7, #32]
 800528e:	f003 0320 	and.w	r3, r3, #32
 8005292:	2b00      	cmp	r3, #0
 8005294:	d003      	beq.n	800529e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8005296:	6878      	ldr	r0, [r7, #4]
 8005298:	f000 fa7f 	bl	800579a <UART_Receive_IT>
      return;
 800529c:	e17b      	b.n	8005596 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800529e:	69bb      	ldr	r3, [r7, #24]
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	f000 80b1 	beq.w	8005408 <HAL_UART_IRQHandler+0x1bc>
 80052a6:	69fb      	ldr	r3, [r7, #28]
 80052a8:	f003 0301 	and.w	r3, r3, #1
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d105      	bne.n	80052bc <HAL_UART_IRQHandler+0x70>
 80052b0:	6a3b      	ldr	r3, [r7, #32]
 80052b2:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	f000 80a6 	beq.w	8005408 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80052bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052be:	f003 0301 	and.w	r3, r3, #1
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d00a      	beq.n	80052dc <HAL_UART_IRQHandler+0x90>
 80052c6:	6a3b      	ldr	r3, [r7, #32]
 80052c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d005      	beq.n	80052dc <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052d4:	f043 0201 	orr.w	r2, r3, #1
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80052dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052de:	f003 0304 	and.w	r3, r3, #4
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d00a      	beq.n	80052fc <HAL_UART_IRQHandler+0xb0>
 80052e6:	69fb      	ldr	r3, [r7, #28]
 80052e8:	f003 0301 	and.w	r3, r3, #1
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d005      	beq.n	80052fc <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052f4:	f043 0202 	orr.w	r2, r3, #2
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80052fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052fe:	f003 0302 	and.w	r3, r3, #2
 8005302:	2b00      	cmp	r3, #0
 8005304:	d00a      	beq.n	800531c <HAL_UART_IRQHandler+0xd0>
 8005306:	69fb      	ldr	r3, [r7, #28]
 8005308:	f003 0301 	and.w	r3, r3, #1
 800530c:	2b00      	cmp	r3, #0
 800530e:	d005      	beq.n	800531c <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005314:	f043 0204 	orr.w	r2, r3, #4
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 800531c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800531e:	f003 0308 	and.w	r3, r3, #8
 8005322:	2b00      	cmp	r3, #0
 8005324:	d00f      	beq.n	8005346 <HAL_UART_IRQHandler+0xfa>
 8005326:	6a3b      	ldr	r3, [r7, #32]
 8005328:	f003 0320 	and.w	r3, r3, #32
 800532c:	2b00      	cmp	r3, #0
 800532e:	d104      	bne.n	800533a <HAL_UART_IRQHandler+0xee>
 8005330:	69fb      	ldr	r3, [r7, #28]
 8005332:	f003 0301 	and.w	r3, r3, #1
 8005336:	2b00      	cmp	r3, #0
 8005338:	d005      	beq.n	8005346 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800533e:	f043 0208 	orr.w	r2, r3, #8
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800534a:	2b00      	cmp	r3, #0
 800534c:	f000 811e 	beq.w	800558c <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005350:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005352:	f003 0320 	and.w	r3, r3, #32
 8005356:	2b00      	cmp	r3, #0
 8005358:	d007      	beq.n	800536a <HAL_UART_IRQHandler+0x11e>
 800535a:	6a3b      	ldr	r3, [r7, #32]
 800535c:	f003 0320 	and.w	r3, r3, #32
 8005360:	2b00      	cmp	r3, #0
 8005362:	d002      	beq.n	800536a <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8005364:	6878      	ldr	r0, [r7, #4]
 8005366:	f000 fa18 	bl	800579a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	695b      	ldr	r3, [r3, #20]
 8005370:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005374:	2b00      	cmp	r3, #0
 8005376:	bf14      	ite	ne
 8005378:	2301      	movne	r3, #1
 800537a:	2300      	moveq	r3, #0
 800537c:	b2db      	uxtb	r3, r3
 800537e:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005384:	f003 0308 	and.w	r3, r3, #8
 8005388:	2b00      	cmp	r3, #0
 800538a:	d102      	bne.n	8005392 <HAL_UART_IRQHandler+0x146>
 800538c:	697b      	ldr	r3, [r7, #20]
 800538e:	2b00      	cmp	r3, #0
 8005390:	d031      	beq.n	80053f6 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005392:	6878      	ldr	r0, [r7, #4]
 8005394:	f000 f95a 	bl	800564c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	695b      	ldr	r3, [r3, #20]
 800539e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d023      	beq.n	80053ee <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	695a      	ldr	r2, [r3, #20]
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80053b4:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d013      	beq.n	80053e6 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053c2:	4a76      	ldr	r2, [pc, #472]	; (800559c <HAL_UART_IRQHandler+0x350>)
 80053c4:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053ca:	4618      	mov	r0, r3
 80053cc:	f7fe f822 	bl	8003414 <HAL_DMA_Abort_IT>
 80053d0:	4603      	mov	r3, r0
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d016      	beq.n	8005404 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053dc:	687a      	ldr	r2, [r7, #4]
 80053de:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80053e0:	4610      	mov	r0, r2
 80053e2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053e4:	e00e      	b.n	8005404 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80053e6:	6878      	ldr	r0, [r7, #4]
 80053e8:	f000 f8e3 	bl	80055b2 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053ec:	e00a      	b.n	8005404 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80053ee:	6878      	ldr	r0, [r7, #4]
 80053f0:	f000 f8df 	bl	80055b2 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053f4:	e006      	b.n	8005404 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80053f6:	6878      	ldr	r0, [r7, #4]
 80053f8:	f000 f8db 	bl	80055b2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	2200      	movs	r2, #0
 8005400:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8005402:	e0c3      	b.n	800558c <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005404:	bf00      	nop
    return;
 8005406:	e0c1      	b.n	800558c <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800540c:	2b01      	cmp	r3, #1
 800540e:	f040 80a1 	bne.w	8005554 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8005412:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005414:	f003 0310 	and.w	r3, r3, #16
 8005418:	2b00      	cmp	r3, #0
 800541a:	f000 809b 	beq.w	8005554 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 800541e:	6a3b      	ldr	r3, [r7, #32]
 8005420:	f003 0310 	and.w	r3, r3, #16
 8005424:	2b00      	cmp	r3, #0
 8005426:	f000 8095 	beq.w	8005554 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800542a:	2300      	movs	r3, #0
 800542c:	60fb      	str	r3, [r7, #12]
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	60fb      	str	r3, [r7, #12]
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	685b      	ldr	r3, [r3, #4]
 800543c:	60fb      	str	r3, [r7, #12]
 800543e:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	695b      	ldr	r3, [r3, #20]
 8005446:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800544a:	2b00      	cmp	r3, #0
 800544c:	d04e      	beq.n	80054ec <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	685b      	ldr	r3, [r3, #4]
 8005456:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8005458:	8a3b      	ldrh	r3, [r7, #16]
 800545a:	2b00      	cmp	r3, #0
 800545c:	f000 8098 	beq.w	8005590 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005464:	8a3a      	ldrh	r2, [r7, #16]
 8005466:	429a      	cmp	r2, r3
 8005468:	f080 8092 	bcs.w	8005590 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	8a3a      	ldrh	r2, [r7, #16]
 8005470:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005476:	699b      	ldr	r3, [r3, #24]
 8005478:	2b20      	cmp	r3, #32
 800547a:	d02b      	beq.n	80054d4 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	68da      	ldr	r2, [r3, #12]
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800548a:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	695a      	ldr	r2, [r3, #20]
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	f022 0201 	bic.w	r2, r2, #1
 800549a:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	695a      	ldr	r2, [r3, #20]
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80054aa:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	2220      	movs	r2, #32
 80054b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	2200      	movs	r2, #0
 80054b8:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	68da      	ldr	r2, [r3, #12]
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	f022 0210 	bic.w	r2, r2, #16
 80054c8:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054ce:	4618      	mov	r0, r3
 80054d0:	f7fd ff65 	bl	800339e <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80054dc:	b29b      	uxth	r3, r3
 80054de:	1ad3      	subs	r3, r2, r3
 80054e0:	b29b      	uxth	r3, r3
 80054e2:	4619      	mov	r1, r3
 80054e4:	6878      	ldr	r0, [r7, #4]
 80054e6:	f000 f86d 	bl	80055c4 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80054ea:	e051      	b.n	8005590 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80054f4:	b29b      	uxth	r3, r3
 80054f6:	1ad3      	subs	r3, r2, r3
 80054f8:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80054fe:	b29b      	uxth	r3, r3
 8005500:	2b00      	cmp	r3, #0
 8005502:	d047      	beq.n	8005594 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 8005504:	8a7b      	ldrh	r3, [r7, #18]
 8005506:	2b00      	cmp	r3, #0
 8005508:	d044      	beq.n	8005594 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	68da      	ldr	r2, [r3, #12]
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005518:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	695a      	ldr	r2, [r3, #20]
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	f022 0201 	bic.w	r2, r2, #1
 8005528:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	2220      	movs	r2, #32
 800552e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	2200      	movs	r2, #0
 8005536:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	68da      	ldr	r2, [r3, #12]
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	f022 0210 	bic.w	r2, r2, #16
 8005546:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005548:	8a7b      	ldrh	r3, [r7, #18]
 800554a:	4619      	mov	r1, r3
 800554c:	6878      	ldr	r0, [r7, #4]
 800554e:	f000 f839 	bl	80055c4 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8005552:	e01f      	b.n	8005594 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005554:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005556:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800555a:	2b00      	cmp	r3, #0
 800555c:	d008      	beq.n	8005570 <HAL_UART_IRQHandler+0x324>
 800555e:	6a3b      	ldr	r3, [r7, #32]
 8005560:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005564:	2b00      	cmp	r3, #0
 8005566:	d003      	beq.n	8005570 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8005568:	6878      	ldr	r0, [r7, #4]
 800556a:	f000 f8af 	bl	80056cc <UART_Transmit_IT>
    return;
 800556e:	e012      	b.n	8005596 <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005570:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005572:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005576:	2b00      	cmp	r3, #0
 8005578:	d00d      	beq.n	8005596 <HAL_UART_IRQHandler+0x34a>
 800557a:	6a3b      	ldr	r3, [r7, #32]
 800557c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005580:	2b00      	cmp	r3, #0
 8005582:	d008      	beq.n	8005596 <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8005584:	6878      	ldr	r0, [r7, #4]
 8005586:	f000 f8f0 	bl	800576a <UART_EndTransmit_IT>
    return;
 800558a:	e004      	b.n	8005596 <HAL_UART_IRQHandler+0x34a>
    return;
 800558c:	bf00      	nop
 800558e:	e002      	b.n	8005596 <HAL_UART_IRQHandler+0x34a>
      return;
 8005590:	bf00      	nop
 8005592:	e000      	b.n	8005596 <HAL_UART_IRQHandler+0x34a>
      return;
 8005594:	bf00      	nop
  }
}
 8005596:	3728      	adds	r7, #40	; 0x28
 8005598:	46bd      	mov	sp, r7
 800559a:	bd80      	pop	{r7, pc}
 800559c:	080056a5 	.word	0x080056a5

080055a0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80055a0:	b480      	push	{r7}
 80055a2:	b083      	sub	sp, #12
 80055a4:	af00      	add	r7, sp, #0
 80055a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80055a8:	bf00      	nop
 80055aa:	370c      	adds	r7, #12
 80055ac:	46bd      	mov	sp, r7
 80055ae:	bc80      	pop	{r7}
 80055b0:	4770      	bx	lr

080055b2 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80055b2:	b480      	push	{r7}
 80055b4:	b083      	sub	sp, #12
 80055b6:	af00      	add	r7, sp, #0
 80055b8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80055ba:	bf00      	nop
 80055bc:	370c      	adds	r7, #12
 80055be:	46bd      	mov	sp, r7
 80055c0:	bc80      	pop	{r7}
 80055c2:	4770      	bx	lr

080055c4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80055c4:	b480      	push	{r7}
 80055c6:	b083      	sub	sp, #12
 80055c8:	af00      	add	r7, sp, #0
 80055ca:	6078      	str	r0, [r7, #4]
 80055cc:	460b      	mov	r3, r1
 80055ce:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80055d0:	bf00      	nop
 80055d2:	370c      	adds	r7, #12
 80055d4:	46bd      	mov	sp, r7
 80055d6:	bc80      	pop	{r7}
 80055d8:	4770      	bx	lr

080055da <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80055da:	b480      	push	{r7}
 80055dc:	b085      	sub	sp, #20
 80055de:	af00      	add	r7, sp, #0
 80055e0:	60f8      	str	r0, [r7, #12]
 80055e2:	60b9      	str	r1, [r7, #8]
 80055e4:	4613      	mov	r3, r2
 80055e6:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	68ba      	ldr	r2, [r7, #8]
 80055ec:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	88fa      	ldrh	r2, [r7, #6]
 80055f2:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	88fa      	ldrh	r2, [r7, #6]
 80055f8:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	2200      	movs	r2, #0
 80055fe:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	2222      	movs	r2, #34	; 0x22
 8005604:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	2200      	movs	r2, #0
 800560c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	68da      	ldr	r2, [r3, #12]
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800561e:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	695a      	ldr	r2, [r3, #20]
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	f042 0201 	orr.w	r2, r2, #1
 800562e:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	68da      	ldr	r2, [r3, #12]
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	f042 0220 	orr.w	r2, r2, #32
 800563e:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005640:	2300      	movs	r3, #0
}
 8005642:	4618      	mov	r0, r3
 8005644:	3714      	adds	r7, #20
 8005646:	46bd      	mov	sp, r7
 8005648:	bc80      	pop	{r7}
 800564a:	4770      	bx	lr

0800564c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800564c:	b480      	push	{r7}
 800564e:	b083      	sub	sp, #12
 8005650:	af00      	add	r7, sp, #0
 8005652:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	68da      	ldr	r2, [r3, #12]
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005662:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	695a      	ldr	r2, [r3, #20]
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	f022 0201 	bic.w	r2, r2, #1
 8005672:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005678:	2b01      	cmp	r3, #1
 800567a:	d107      	bne.n	800568c <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	68da      	ldr	r2, [r3, #12]
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	f022 0210 	bic.w	r2, r2, #16
 800568a:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	2220      	movs	r2, #32
 8005690:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	2200      	movs	r2, #0
 8005698:	631a      	str	r2, [r3, #48]	; 0x30
}
 800569a:	bf00      	nop
 800569c:	370c      	adds	r7, #12
 800569e:	46bd      	mov	sp, r7
 80056a0:	bc80      	pop	{r7}
 80056a2:	4770      	bx	lr

080056a4 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80056a4:	b580      	push	{r7, lr}
 80056a6:	b084      	sub	sp, #16
 80056a8:	af00      	add	r7, sp, #0
 80056aa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056b0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	2200      	movs	r2, #0
 80056b6:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	2200      	movs	r2, #0
 80056bc:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80056be:	68f8      	ldr	r0, [r7, #12]
 80056c0:	f7ff ff77 	bl	80055b2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80056c4:	bf00      	nop
 80056c6:	3710      	adds	r7, #16
 80056c8:	46bd      	mov	sp, r7
 80056ca:	bd80      	pop	{r7, pc}

080056cc <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80056cc:	b480      	push	{r7}
 80056ce:	b085      	sub	sp, #20
 80056d0:	af00      	add	r7, sp, #0
 80056d2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80056da:	b2db      	uxtb	r3, r3
 80056dc:	2b21      	cmp	r3, #33	; 0x21
 80056de:	d13e      	bne.n	800575e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	689b      	ldr	r3, [r3, #8]
 80056e4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80056e8:	d114      	bne.n	8005714 <UART_Transmit_IT+0x48>
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	691b      	ldr	r3, [r3, #16]
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d110      	bne.n	8005714 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	6a1b      	ldr	r3, [r3, #32]
 80056f6:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	881b      	ldrh	r3, [r3, #0]
 80056fc:	461a      	mov	r2, r3
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005706:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	6a1b      	ldr	r3, [r3, #32]
 800570c:	1c9a      	adds	r2, r3, #2
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	621a      	str	r2, [r3, #32]
 8005712:	e008      	b.n	8005726 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	6a1b      	ldr	r3, [r3, #32]
 8005718:	1c59      	adds	r1, r3, #1
 800571a:	687a      	ldr	r2, [r7, #4]
 800571c:	6211      	str	r1, [r2, #32]
 800571e:	781a      	ldrb	r2, [r3, #0]
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800572a:	b29b      	uxth	r3, r3
 800572c:	3b01      	subs	r3, #1
 800572e:	b29b      	uxth	r3, r3
 8005730:	687a      	ldr	r2, [r7, #4]
 8005732:	4619      	mov	r1, r3
 8005734:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005736:	2b00      	cmp	r3, #0
 8005738:	d10f      	bne.n	800575a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	68da      	ldr	r2, [r3, #12]
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005748:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	68da      	ldr	r2, [r3, #12]
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005758:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800575a:	2300      	movs	r3, #0
 800575c:	e000      	b.n	8005760 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800575e:	2302      	movs	r3, #2
  }
}
 8005760:	4618      	mov	r0, r3
 8005762:	3714      	adds	r7, #20
 8005764:	46bd      	mov	sp, r7
 8005766:	bc80      	pop	{r7}
 8005768:	4770      	bx	lr

0800576a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800576a:	b580      	push	{r7, lr}
 800576c:	b082      	sub	sp, #8
 800576e:	af00      	add	r7, sp, #0
 8005770:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	68da      	ldr	r2, [r3, #12]
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005780:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	2220      	movs	r2, #32
 8005786:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800578a:	6878      	ldr	r0, [r7, #4]
 800578c:	f7ff ff08 	bl	80055a0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005790:	2300      	movs	r3, #0
}
 8005792:	4618      	mov	r0, r3
 8005794:	3708      	adds	r7, #8
 8005796:	46bd      	mov	sp, r7
 8005798:	bd80      	pop	{r7, pc}

0800579a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800579a:	b580      	push	{r7, lr}
 800579c:	b086      	sub	sp, #24
 800579e:	af00      	add	r7, sp, #0
 80057a0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80057a8:	b2db      	uxtb	r3, r3
 80057aa:	2b22      	cmp	r3, #34	; 0x22
 80057ac:	f040 8099 	bne.w	80058e2 <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	689b      	ldr	r3, [r3, #8]
 80057b4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80057b8:	d117      	bne.n	80057ea <UART_Receive_IT+0x50>
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	691b      	ldr	r3, [r3, #16]
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d113      	bne.n	80057ea <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80057c2:	2300      	movs	r3, #0
 80057c4:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057ca:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	685b      	ldr	r3, [r3, #4]
 80057d2:	b29b      	uxth	r3, r3
 80057d4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80057d8:	b29a      	uxth	r2, r3
 80057da:	693b      	ldr	r3, [r7, #16]
 80057dc:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057e2:	1c9a      	adds	r2, r3, #2
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	629a      	str	r2, [r3, #40]	; 0x28
 80057e8:	e026      	b.n	8005838 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057ee:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 80057f0:	2300      	movs	r3, #0
 80057f2:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	689b      	ldr	r3, [r3, #8]
 80057f8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80057fc:	d007      	beq.n	800580e <UART_Receive_IT+0x74>
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	689b      	ldr	r3, [r3, #8]
 8005802:	2b00      	cmp	r3, #0
 8005804:	d10a      	bne.n	800581c <UART_Receive_IT+0x82>
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	691b      	ldr	r3, [r3, #16]
 800580a:	2b00      	cmp	r3, #0
 800580c:	d106      	bne.n	800581c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	685b      	ldr	r3, [r3, #4]
 8005814:	b2da      	uxtb	r2, r3
 8005816:	697b      	ldr	r3, [r7, #20]
 8005818:	701a      	strb	r2, [r3, #0]
 800581a:	e008      	b.n	800582e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	685b      	ldr	r3, [r3, #4]
 8005822:	b2db      	uxtb	r3, r3
 8005824:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005828:	b2da      	uxtb	r2, r3
 800582a:	697b      	ldr	r3, [r7, #20]
 800582c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005832:	1c5a      	adds	r2, r3, #1
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800583c:	b29b      	uxth	r3, r3
 800583e:	3b01      	subs	r3, #1
 8005840:	b29b      	uxth	r3, r3
 8005842:	687a      	ldr	r2, [r7, #4]
 8005844:	4619      	mov	r1, r3
 8005846:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005848:	2b00      	cmp	r3, #0
 800584a:	d148      	bne.n	80058de <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	68da      	ldr	r2, [r3, #12]
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	f022 0220 	bic.w	r2, r2, #32
 800585a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	68da      	ldr	r2, [r3, #12]
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800586a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	695a      	ldr	r2, [r3, #20]
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	f022 0201 	bic.w	r2, r2, #1
 800587a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	2220      	movs	r2, #32
 8005880:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005888:	2b01      	cmp	r3, #1
 800588a:	d123      	bne.n	80058d4 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2200      	movs	r2, #0
 8005890:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	68da      	ldr	r2, [r3, #12]
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	f022 0210 	bic.w	r2, r2, #16
 80058a0:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	f003 0310 	and.w	r3, r3, #16
 80058ac:	2b10      	cmp	r3, #16
 80058ae:	d10a      	bne.n	80058c6 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80058b0:	2300      	movs	r3, #0
 80058b2:	60fb      	str	r3, [r7, #12]
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	60fb      	str	r3, [r7, #12]
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	685b      	ldr	r3, [r3, #4]
 80058c2:	60fb      	str	r3, [r7, #12]
 80058c4:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80058ca:	4619      	mov	r1, r3
 80058cc:	6878      	ldr	r0, [r7, #4]
 80058ce:	f7ff fe79 	bl	80055c4 <HAL_UARTEx_RxEventCallback>
 80058d2:	e002      	b.n	80058da <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 80058d4:	6878      	ldr	r0, [r7, #4]
 80058d6:	f7fc fcd1 	bl	800227c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80058da:	2300      	movs	r3, #0
 80058dc:	e002      	b.n	80058e4 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 80058de:	2300      	movs	r3, #0
 80058e0:	e000      	b.n	80058e4 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 80058e2:	2302      	movs	r3, #2
  }
}
 80058e4:	4618      	mov	r0, r3
 80058e6:	3718      	adds	r7, #24
 80058e8:	46bd      	mov	sp, r7
 80058ea:	bd80      	pop	{r7, pc}

080058ec <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80058ec:	b580      	push	{r7, lr}
 80058ee:	b084      	sub	sp, #16
 80058f0:	af00      	add	r7, sp, #0
 80058f2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	691b      	ldr	r3, [r3, #16]
 80058fa:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	68da      	ldr	r2, [r3, #12]
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	430a      	orrs	r2, r1
 8005908:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	689a      	ldr	r2, [r3, #8]
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	691b      	ldr	r3, [r3, #16]
 8005912:	431a      	orrs	r2, r3
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	695b      	ldr	r3, [r3, #20]
 8005918:	4313      	orrs	r3, r2
 800591a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	68db      	ldr	r3, [r3, #12]
 8005922:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8005926:	f023 030c 	bic.w	r3, r3, #12
 800592a:	687a      	ldr	r2, [r7, #4]
 800592c:	6812      	ldr	r2, [r2, #0]
 800592e:	68b9      	ldr	r1, [r7, #8]
 8005930:	430b      	orrs	r3, r1
 8005932:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	695b      	ldr	r3, [r3, #20]
 800593a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	699a      	ldr	r2, [r3, #24]
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	430a      	orrs	r2, r1
 8005948:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	4a2c      	ldr	r2, [pc, #176]	; (8005a00 <UART_SetConfig+0x114>)
 8005950:	4293      	cmp	r3, r2
 8005952:	d103      	bne.n	800595c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005954:	f7fe fcb4 	bl	80042c0 <HAL_RCC_GetPCLK2Freq>
 8005958:	60f8      	str	r0, [r7, #12]
 800595a:	e002      	b.n	8005962 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800595c:	f7fe fc9c 	bl	8004298 <HAL_RCC_GetPCLK1Freq>
 8005960:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005962:	68fa      	ldr	r2, [r7, #12]
 8005964:	4613      	mov	r3, r2
 8005966:	009b      	lsls	r3, r3, #2
 8005968:	4413      	add	r3, r2
 800596a:	009a      	lsls	r2, r3, #2
 800596c:	441a      	add	r2, r3
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	685b      	ldr	r3, [r3, #4]
 8005972:	009b      	lsls	r3, r3, #2
 8005974:	fbb2 f3f3 	udiv	r3, r2, r3
 8005978:	4a22      	ldr	r2, [pc, #136]	; (8005a04 <UART_SetConfig+0x118>)
 800597a:	fba2 2303 	umull	r2, r3, r2, r3
 800597e:	095b      	lsrs	r3, r3, #5
 8005980:	0119      	lsls	r1, r3, #4
 8005982:	68fa      	ldr	r2, [r7, #12]
 8005984:	4613      	mov	r3, r2
 8005986:	009b      	lsls	r3, r3, #2
 8005988:	4413      	add	r3, r2
 800598a:	009a      	lsls	r2, r3, #2
 800598c:	441a      	add	r2, r3
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	685b      	ldr	r3, [r3, #4]
 8005992:	009b      	lsls	r3, r3, #2
 8005994:	fbb2 f2f3 	udiv	r2, r2, r3
 8005998:	4b1a      	ldr	r3, [pc, #104]	; (8005a04 <UART_SetConfig+0x118>)
 800599a:	fba3 0302 	umull	r0, r3, r3, r2
 800599e:	095b      	lsrs	r3, r3, #5
 80059a0:	2064      	movs	r0, #100	; 0x64
 80059a2:	fb00 f303 	mul.w	r3, r0, r3
 80059a6:	1ad3      	subs	r3, r2, r3
 80059a8:	011b      	lsls	r3, r3, #4
 80059aa:	3332      	adds	r3, #50	; 0x32
 80059ac:	4a15      	ldr	r2, [pc, #84]	; (8005a04 <UART_SetConfig+0x118>)
 80059ae:	fba2 2303 	umull	r2, r3, r2, r3
 80059b2:	095b      	lsrs	r3, r3, #5
 80059b4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80059b8:	4419      	add	r1, r3
 80059ba:	68fa      	ldr	r2, [r7, #12]
 80059bc:	4613      	mov	r3, r2
 80059be:	009b      	lsls	r3, r3, #2
 80059c0:	4413      	add	r3, r2
 80059c2:	009a      	lsls	r2, r3, #2
 80059c4:	441a      	add	r2, r3
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	685b      	ldr	r3, [r3, #4]
 80059ca:	009b      	lsls	r3, r3, #2
 80059cc:	fbb2 f2f3 	udiv	r2, r2, r3
 80059d0:	4b0c      	ldr	r3, [pc, #48]	; (8005a04 <UART_SetConfig+0x118>)
 80059d2:	fba3 0302 	umull	r0, r3, r3, r2
 80059d6:	095b      	lsrs	r3, r3, #5
 80059d8:	2064      	movs	r0, #100	; 0x64
 80059da:	fb00 f303 	mul.w	r3, r0, r3
 80059de:	1ad3      	subs	r3, r2, r3
 80059e0:	011b      	lsls	r3, r3, #4
 80059e2:	3332      	adds	r3, #50	; 0x32
 80059e4:	4a07      	ldr	r2, [pc, #28]	; (8005a04 <UART_SetConfig+0x118>)
 80059e6:	fba2 2303 	umull	r2, r3, r2, r3
 80059ea:	095b      	lsrs	r3, r3, #5
 80059ec:	f003 020f 	and.w	r2, r3, #15
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	440a      	add	r2, r1
 80059f6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80059f8:	bf00      	nop
 80059fa:	3710      	adds	r7, #16
 80059fc:	46bd      	mov	sp, r7
 80059fe:	bd80      	pop	{r7, pc}
 8005a00:	40013800 	.word	0x40013800
 8005a04:	51eb851f 	.word	0x51eb851f

08005a08 <__errno>:
 8005a08:	4b01      	ldr	r3, [pc, #4]	; (8005a10 <__errno+0x8>)
 8005a0a:	6818      	ldr	r0, [r3, #0]
 8005a0c:	4770      	bx	lr
 8005a0e:	bf00      	nop
 8005a10:	200000a8 	.word	0x200000a8

08005a14 <__libc_init_array>:
 8005a14:	b570      	push	{r4, r5, r6, lr}
 8005a16:	2600      	movs	r6, #0
 8005a18:	4d0c      	ldr	r5, [pc, #48]	; (8005a4c <__libc_init_array+0x38>)
 8005a1a:	4c0d      	ldr	r4, [pc, #52]	; (8005a50 <__libc_init_array+0x3c>)
 8005a1c:	1b64      	subs	r4, r4, r5
 8005a1e:	10a4      	asrs	r4, r4, #2
 8005a20:	42a6      	cmp	r6, r4
 8005a22:	d109      	bne.n	8005a38 <__libc_init_array+0x24>
 8005a24:	f001 f88e 	bl	8006b44 <_init>
 8005a28:	2600      	movs	r6, #0
 8005a2a:	4d0a      	ldr	r5, [pc, #40]	; (8005a54 <__libc_init_array+0x40>)
 8005a2c:	4c0a      	ldr	r4, [pc, #40]	; (8005a58 <__libc_init_array+0x44>)
 8005a2e:	1b64      	subs	r4, r4, r5
 8005a30:	10a4      	asrs	r4, r4, #2
 8005a32:	42a6      	cmp	r6, r4
 8005a34:	d105      	bne.n	8005a42 <__libc_init_array+0x2e>
 8005a36:	bd70      	pop	{r4, r5, r6, pc}
 8005a38:	f855 3b04 	ldr.w	r3, [r5], #4
 8005a3c:	4798      	blx	r3
 8005a3e:	3601      	adds	r6, #1
 8005a40:	e7ee      	b.n	8005a20 <__libc_init_array+0xc>
 8005a42:	f855 3b04 	ldr.w	r3, [r5], #4
 8005a46:	4798      	blx	r3
 8005a48:	3601      	adds	r6, #1
 8005a4a:	e7f2      	b.n	8005a32 <__libc_init_array+0x1e>
 8005a4c:	08006cd8 	.word	0x08006cd8
 8005a50:	08006cd8 	.word	0x08006cd8
 8005a54:	08006cd8 	.word	0x08006cd8
 8005a58:	08006cdc 	.word	0x08006cdc

08005a5c <memset>:
 8005a5c:	4603      	mov	r3, r0
 8005a5e:	4402      	add	r2, r0
 8005a60:	4293      	cmp	r3, r2
 8005a62:	d100      	bne.n	8005a66 <memset+0xa>
 8005a64:	4770      	bx	lr
 8005a66:	f803 1b01 	strb.w	r1, [r3], #1
 8005a6a:	e7f9      	b.n	8005a60 <memset+0x4>

08005a6c <srand>:
 8005a6c:	b538      	push	{r3, r4, r5, lr}
 8005a6e:	4b10      	ldr	r3, [pc, #64]	; (8005ab0 <srand+0x44>)
 8005a70:	4604      	mov	r4, r0
 8005a72:	681d      	ldr	r5, [r3, #0]
 8005a74:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8005a76:	b9b3      	cbnz	r3, 8005aa6 <srand+0x3a>
 8005a78:	2018      	movs	r0, #24
 8005a7a:	f000 f893 	bl	8005ba4 <malloc>
 8005a7e:	4602      	mov	r2, r0
 8005a80:	63a8      	str	r0, [r5, #56]	; 0x38
 8005a82:	b920      	cbnz	r0, 8005a8e <srand+0x22>
 8005a84:	2142      	movs	r1, #66	; 0x42
 8005a86:	4b0b      	ldr	r3, [pc, #44]	; (8005ab4 <srand+0x48>)
 8005a88:	480b      	ldr	r0, [pc, #44]	; (8005ab8 <srand+0x4c>)
 8005a8a:	f000 f85b 	bl	8005b44 <__assert_func>
 8005a8e:	490b      	ldr	r1, [pc, #44]	; (8005abc <srand+0x50>)
 8005a90:	4b0b      	ldr	r3, [pc, #44]	; (8005ac0 <srand+0x54>)
 8005a92:	e9c0 1300 	strd	r1, r3, [r0]
 8005a96:	4b0b      	ldr	r3, [pc, #44]	; (8005ac4 <srand+0x58>)
 8005a98:	2100      	movs	r1, #0
 8005a9a:	6083      	str	r3, [r0, #8]
 8005a9c:	230b      	movs	r3, #11
 8005a9e:	8183      	strh	r3, [r0, #12]
 8005aa0:	2001      	movs	r0, #1
 8005aa2:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8005aa6:	2200      	movs	r2, #0
 8005aa8:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8005aaa:	611c      	str	r4, [r3, #16]
 8005aac:	615a      	str	r2, [r3, #20]
 8005aae:	bd38      	pop	{r3, r4, r5, pc}
 8005ab0:	200000a8 	.word	0x200000a8
 8005ab4:	08006b94 	.word	0x08006b94
 8005ab8:	08006bab 	.word	0x08006bab
 8005abc:	abcd330e 	.word	0xabcd330e
 8005ac0:	e66d1234 	.word	0xe66d1234
 8005ac4:	0005deec 	.word	0x0005deec

08005ac8 <rand>:
 8005ac8:	4b16      	ldr	r3, [pc, #88]	; (8005b24 <rand+0x5c>)
 8005aca:	b510      	push	{r4, lr}
 8005acc:	681c      	ldr	r4, [r3, #0]
 8005ace:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005ad0:	b9b3      	cbnz	r3, 8005b00 <rand+0x38>
 8005ad2:	2018      	movs	r0, #24
 8005ad4:	f000 f866 	bl	8005ba4 <malloc>
 8005ad8:	4602      	mov	r2, r0
 8005ada:	63a0      	str	r0, [r4, #56]	; 0x38
 8005adc:	b920      	cbnz	r0, 8005ae8 <rand+0x20>
 8005ade:	214e      	movs	r1, #78	; 0x4e
 8005ae0:	4b11      	ldr	r3, [pc, #68]	; (8005b28 <rand+0x60>)
 8005ae2:	4812      	ldr	r0, [pc, #72]	; (8005b2c <rand+0x64>)
 8005ae4:	f000 f82e 	bl	8005b44 <__assert_func>
 8005ae8:	4911      	ldr	r1, [pc, #68]	; (8005b30 <rand+0x68>)
 8005aea:	4b12      	ldr	r3, [pc, #72]	; (8005b34 <rand+0x6c>)
 8005aec:	e9c0 1300 	strd	r1, r3, [r0]
 8005af0:	4b11      	ldr	r3, [pc, #68]	; (8005b38 <rand+0x70>)
 8005af2:	2100      	movs	r1, #0
 8005af4:	6083      	str	r3, [r0, #8]
 8005af6:	230b      	movs	r3, #11
 8005af8:	8183      	strh	r3, [r0, #12]
 8005afa:	2001      	movs	r0, #1
 8005afc:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8005b00:	6ba4      	ldr	r4, [r4, #56]	; 0x38
 8005b02:	4a0e      	ldr	r2, [pc, #56]	; (8005b3c <rand+0x74>)
 8005b04:	6920      	ldr	r0, [r4, #16]
 8005b06:	6963      	ldr	r3, [r4, #20]
 8005b08:	4342      	muls	r2, r0
 8005b0a:	490d      	ldr	r1, [pc, #52]	; (8005b40 <rand+0x78>)
 8005b0c:	fb01 2203 	mla	r2, r1, r3, r2
 8005b10:	fba0 0101 	umull	r0, r1, r0, r1
 8005b14:	1c43      	adds	r3, r0, #1
 8005b16:	eb42 0001 	adc.w	r0, r2, r1
 8005b1a:	e9c4 3004 	strd	r3, r0, [r4, #16]
 8005b1e:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8005b22:	bd10      	pop	{r4, pc}
 8005b24:	200000a8 	.word	0x200000a8
 8005b28:	08006b94 	.word	0x08006b94
 8005b2c:	08006bab 	.word	0x08006bab
 8005b30:	abcd330e 	.word	0xabcd330e
 8005b34:	e66d1234 	.word	0xe66d1234
 8005b38:	0005deec 	.word	0x0005deec
 8005b3c:	5851f42d 	.word	0x5851f42d
 8005b40:	4c957f2d 	.word	0x4c957f2d

08005b44 <__assert_func>:
 8005b44:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005b46:	4614      	mov	r4, r2
 8005b48:	461a      	mov	r2, r3
 8005b4a:	4b09      	ldr	r3, [pc, #36]	; (8005b70 <__assert_func+0x2c>)
 8005b4c:	4605      	mov	r5, r0
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	68d8      	ldr	r0, [r3, #12]
 8005b52:	b14c      	cbz	r4, 8005b68 <__assert_func+0x24>
 8005b54:	4b07      	ldr	r3, [pc, #28]	; (8005b74 <__assert_func+0x30>)
 8005b56:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005b5a:	9100      	str	r1, [sp, #0]
 8005b5c:	462b      	mov	r3, r5
 8005b5e:	4906      	ldr	r1, [pc, #24]	; (8005b78 <__assert_func+0x34>)
 8005b60:	f000 f80e 	bl	8005b80 <fiprintf>
 8005b64:	f000 fcc0 	bl	80064e8 <abort>
 8005b68:	4b04      	ldr	r3, [pc, #16]	; (8005b7c <__assert_func+0x38>)
 8005b6a:	461c      	mov	r4, r3
 8005b6c:	e7f3      	b.n	8005b56 <__assert_func+0x12>
 8005b6e:	bf00      	nop
 8005b70:	200000a8 	.word	0x200000a8
 8005b74:	08006c06 	.word	0x08006c06
 8005b78:	08006c13 	.word	0x08006c13
 8005b7c:	08006c41 	.word	0x08006c41

08005b80 <fiprintf>:
 8005b80:	b40e      	push	{r1, r2, r3}
 8005b82:	b503      	push	{r0, r1, lr}
 8005b84:	4601      	mov	r1, r0
 8005b86:	ab03      	add	r3, sp, #12
 8005b88:	4805      	ldr	r0, [pc, #20]	; (8005ba0 <fiprintf+0x20>)
 8005b8a:	f853 2b04 	ldr.w	r2, [r3], #4
 8005b8e:	6800      	ldr	r0, [r0, #0]
 8005b90:	9301      	str	r3, [sp, #4]
 8005b92:	f000 f913 	bl	8005dbc <_vfiprintf_r>
 8005b96:	b002      	add	sp, #8
 8005b98:	f85d eb04 	ldr.w	lr, [sp], #4
 8005b9c:	b003      	add	sp, #12
 8005b9e:	4770      	bx	lr
 8005ba0:	200000a8 	.word	0x200000a8

08005ba4 <malloc>:
 8005ba4:	4b02      	ldr	r3, [pc, #8]	; (8005bb0 <malloc+0xc>)
 8005ba6:	4601      	mov	r1, r0
 8005ba8:	6818      	ldr	r0, [r3, #0]
 8005baa:	f000 b86b 	b.w	8005c84 <_malloc_r>
 8005bae:	bf00      	nop
 8005bb0:	200000a8 	.word	0x200000a8

08005bb4 <_free_r>:
 8005bb4:	b538      	push	{r3, r4, r5, lr}
 8005bb6:	4605      	mov	r5, r0
 8005bb8:	2900      	cmp	r1, #0
 8005bba:	d040      	beq.n	8005c3e <_free_r+0x8a>
 8005bbc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005bc0:	1f0c      	subs	r4, r1, #4
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	bfb8      	it	lt
 8005bc6:	18e4      	addlt	r4, r4, r3
 8005bc8:	f000 fec0 	bl	800694c <__malloc_lock>
 8005bcc:	4a1c      	ldr	r2, [pc, #112]	; (8005c40 <_free_r+0x8c>)
 8005bce:	6813      	ldr	r3, [r2, #0]
 8005bd0:	b933      	cbnz	r3, 8005be0 <_free_r+0x2c>
 8005bd2:	6063      	str	r3, [r4, #4]
 8005bd4:	6014      	str	r4, [r2, #0]
 8005bd6:	4628      	mov	r0, r5
 8005bd8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005bdc:	f000 bebc 	b.w	8006958 <__malloc_unlock>
 8005be0:	42a3      	cmp	r3, r4
 8005be2:	d908      	bls.n	8005bf6 <_free_r+0x42>
 8005be4:	6820      	ldr	r0, [r4, #0]
 8005be6:	1821      	adds	r1, r4, r0
 8005be8:	428b      	cmp	r3, r1
 8005bea:	bf01      	itttt	eq
 8005bec:	6819      	ldreq	r1, [r3, #0]
 8005bee:	685b      	ldreq	r3, [r3, #4]
 8005bf0:	1809      	addeq	r1, r1, r0
 8005bf2:	6021      	streq	r1, [r4, #0]
 8005bf4:	e7ed      	b.n	8005bd2 <_free_r+0x1e>
 8005bf6:	461a      	mov	r2, r3
 8005bf8:	685b      	ldr	r3, [r3, #4]
 8005bfa:	b10b      	cbz	r3, 8005c00 <_free_r+0x4c>
 8005bfc:	42a3      	cmp	r3, r4
 8005bfe:	d9fa      	bls.n	8005bf6 <_free_r+0x42>
 8005c00:	6811      	ldr	r1, [r2, #0]
 8005c02:	1850      	adds	r0, r2, r1
 8005c04:	42a0      	cmp	r0, r4
 8005c06:	d10b      	bne.n	8005c20 <_free_r+0x6c>
 8005c08:	6820      	ldr	r0, [r4, #0]
 8005c0a:	4401      	add	r1, r0
 8005c0c:	1850      	adds	r0, r2, r1
 8005c0e:	4283      	cmp	r3, r0
 8005c10:	6011      	str	r1, [r2, #0]
 8005c12:	d1e0      	bne.n	8005bd6 <_free_r+0x22>
 8005c14:	6818      	ldr	r0, [r3, #0]
 8005c16:	685b      	ldr	r3, [r3, #4]
 8005c18:	4401      	add	r1, r0
 8005c1a:	6011      	str	r1, [r2, #0]
 8005c1c:	6053      	str	r3, [r2, #4]
 8005c1e:	e7da      	b.n	8005bd6 <_free_r+0x22>
 8005c20:	d902      	bls.n	8005c28 <_free_r+0x74>
 8005c22:	230c      	movs	r3, #12
 8005c24:	602b      	str	r3, [r5, #0]
 8005c26:	e7d6      	b.n	8005bd6 <_free_r+0x22>
 8005c28:	6820      	ldr	r0, [r4, #0]
 8005c2a:	1821      	adds	r1, r4, r0
 8005c2c:	428b      	cmp	r3, r1
 8005c2e:	bf01      	itttt	eq
 8005c30:	6819      	ldreq	r1, [r3, #0]
 8005c32:	685b      	ldreq	r3, [r3, #4]
 8005c34:	1809      	addeq	r1, r1, r0
 8005c36:	6021      	streq	r1, [r4, #0]
 8005c38:	6063      	str	r3, [r4, #4]
 8005c3a:	6054      	str	r4, [r2, #4]
 8005c3c:	e7cb      	b.n	8005bd6 <_free_r+0x22>
 8005c3e:	bd38      	pop	{r3, r4, r5, pc}
 8005c40:	200004b4 	.word	0x200004b4

08005c44 <sbrk_aligned>:
 8005c44:	b570      	push	{r4, r5, r6, lr}
 8005c46:	4e0e      	ldr	r6, [pc, #56]	; (8005c80 <sbrk_aligned+0x3c>)
 8005c48:	460c      	mov	r4, r1
 8005c4a:	6831      	ldr	r1, [r6, #0]
 8005c4c:	4605      	mov	r5, r0
 8005c4e:	b911      	cbnz	r1, 8005c56 <sbrk_aligned+0x12>
 8005c50:	f000 fb7a 	bl	8006348 <_sbrk_r>
 8005c54:	6030      	str	r0, [r6, #0]
 8005c56:	4621      	mov	r1, r4
 8005c58:	4628      	mov	r0, r5
 8005c5a:	f000 fb75 	bl	8006348 <_sbrk_r>
 8005c5e:	1c43      	adds	r3, r0, #1
 8005c60:	d00a      	beq.n	8005c78 <sbrk_aligned+0x34>
 8005c62:	1cc4      	adds	r4, r0, #3
 8005c64:	f024 0403 	bic.w	r4, r4, #3
 8005c68:	42a0      	cmp	r0, r4
 8005c6a:	d007      	beq.n	8005c7c <sbrk_aligned+0x38>
 8005c6c:	1a21      	subs	r1, r4, r0
 8005c6e:	4628      	mov	r0, r5
 8005c70:	f000 fb6a 	bl	8006348 <_sbrk_r>
 8005c74:	3001      	adds	r0, #1
 8005c76:	d101      	bne.n	8005c7c <sbrk_aligned+0x38>
 8005c78:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8005c7c:	4620      	mov	r0, r4
 8005c7e:	bd70      	pop	{r4, r5, r6, pc}
 8005c80:	200004b8 	.word	0x200004b8

08005c84 <_malloc_r>:
 8005c84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005c88:	1ccd      	adds	r5, r1, #3
 8005c8a:	f025 0503 	bic.w	r5, r5, #3
 8005c8e:	3508      	adds	r5, #8
 8005c90:	2d0c      	cmp	r5, #12
 8005c92:	bf38      	it	cc
 8005c94:	250c      	movcc	r5, #12
 8005c96:	2d00      	cmp	r5, #0
 8005c98:	4607      	mov	r7, r0
 8005c9a:	db01      	blt.n	8005ca0 <_malloc_r+0x1c>
 8005c9c:	42a9      	cmp	r1, r5
 8005c9e:	d905      	bls.n	8005cac <_malloc_r+0x28>
 8005ca0:	230c      	movs	r3, #12
 8005ca2:	2600      	movs	r6, #0
 8005ca4:	603b      	str	r3, [r7, #0]
 8005ca6:	4630      	mov	r0, r6
 8005ca8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005cac:	4e2e      	ldr	r6, [pc, #184]	; (8005d68 <_malloc_r+0xe4>)
 8005cae:	f000 fe4d 	bl	800694c <__malloc_lock>
 8005cb2:	6833      	ldr	r3, [r6, #0]
 8005cb4:	461c      	mov	r4, r3
 8005cb6:	bb34      	cbnz	r4, 8005d06 <_malloc_r+0x82>
 8005cb8:	4629      	mov	r1, r5
 8005cba:	4638      	mov	r0, r7
 8005cbc:	f7ff ffc2 	bl	8005c44 <sbrk_aligned>
 8005cc0:	1c43      	adds	r3, r0, #1
 8005cc2:	4604      	mov	r4, r0
 8005cc4:	d14d      	bne.n	8005d62 <_malloc_r+0xde>
 8005cc6:	6834      	ldr	r4, [r6, #0]
 8005cc8:	4626      	mov	r6, r4
 8005cca:	2e00      	cmp	r6, #0
 8005ccc:	d140      	bne.n	8005d50 <_malloc_r+0xcc>
 8005cce:	6823      	ldr	r3, [r4, #0]
 8005cd0:	4631      	mov	r1, r6
 8005cd2:	4638      	mov	r0, r7
 8005cd4:	eb04 0803 	add.w	r8, r4, r3
 8005cd8:	f000 fb36 	bl	8006348 <_sbrk_r>
 8005cdc:	4580      	cmp	r8, r0
 8005cde:	d13a      	bne.n	8005d56 <_malloc_r+0xd2>
 8005ce0:	6821      	ldr	r1, [r4, #0]
 8005ce2:	3503      	adds	r5, #3
 8005ce4:	1a6d      	subs	r5, r5, r1
 8005ce6:	f025 0503 	bic.w	r5, r5, #3
 8005cea:	3508      	adds	r5, #8
 8005cec:	2d0c      	cmp	r5, #12
 8005cee:	bf38      	it	cc
 8005cf0:	250c      	movcc	r5, #12
 8005cf2:	4638      	mov	r0, r7
 8005cf4:	4629      	mov	r1, r5
 8005cf6:	f7ff ffa5 	bl	8005c44 <sbrk_aligned>
 8005cfa:	3001      	adds	r0, #1
 8005cfc:	d02b      	beq.n	8005d56 <_malloc_r+0xd2>
 8005cfe:	6823      	ldr	r3, [r4, #0]
 8005d00:	442b      	add	r3, r5
 8005d02:	6023      	str	r3, [r4, #0]
 8005d04:	e00e      	b.n	8005d24 <_malloc_r+0xa0>
 8005d06:	6822      	ldr	r2, [r4, #0]
 8005d08:	1b52      	subs	r2, r2, r5
 8005d0a:	d41e      	bmi.n	8005d4a <_malloc_r+0xc6>
 8005d0c:	2a0b      	cmp	r2, #11
 8005d0e:	d916      	bls.n	8005d3e <_malloc_r+0xba>
 8005d10:	1961      	adds	r1, r4, r5
 8005d12:	42a3      	cmp	r3, r4
 8005d14:	6025      	str	r5, [r4, #0]
 8005d16:	bf18      	it	ne
 8005d18:	6059      	strne	r1, [r3, #4]
 8005d1a:	6863      	ldr	r3, [r4, #4]
 8005d1c:	bf08      	it	eq
 8005d1e:	6031      	streq	r1, [r6, #0]
 8005d20:	5162      	str	r2, [r4, r5]
 8005d22:	604b      	str	r3, [r1, #4]
 8005d24:	4638      	mov	r0, r7
 8005d26:	f104 060b 	add.w	r6, r4, #11
 8005d2a:	f000 fe15 	bl	8006958 <__malloc_unlock>
 8005d2e:	f026 0607 	bic.w	r6, r6, #7
 8005d32:	1d23      	adds	r3, r4, #4
 8005d34:	1af2      	subs	r2, r6, r3
 8005d36:	d0b6      	beq.n	8005ca6 <_malloc_r+0x22>
 8005d38:	1b9b      	subs	r3, r3, r6
 8005d3a:	50a3      	str	r3, [r4, r2]
 8005d3c:	e7b3      	b.n	8005ca6 <_malloc_r+0x22>
 8005d3e:	6862      	ldr	r2, [r4, #4]
 8005d40:	42a3      	cmp	r3, r4
 8005d42:	bf0c      	ite	eq
 8005d44:	6032      	streq	r2, [r6, #0]
 8005d46:	605a      	strne	r2, [r3, #4]
 8005d48:	e7ec      	b.n	8005d24 <_malloc_r+0xa0>
 8005d4a:	4623      	mov	r3, r4
 8005d4c:	6864      	ldr	r4, [r4, #4]
 8005d4e:	e7b2      	b.n	8005cb6 <_malloc_r+0x32>
 8005d50:	4634      	mov	r4, r6
 8005d52:	6876      	ldr	r6, [r6, #4]
 8005d54:	e7b9      	b.n	8005cca <_malloc_r+0x46>
 8005d56:	230c      	movs	r3, #12
 8005d58:	4638      	mov	r0, r7
 8005d5a:	603b      	str	r3, [r7, #0]
 8005d5c:	f000 fdfc 	bl	8006958 <__malloc_unlock>
 8005d60:	e7a1      	b.n	8005ca6 <_malloc_r+0x22>
 8005d62:	6025      	str	r5, [r4, #0]
 8005d64:	e7de      	b.n	8005d24 <_malloc_r+0xa0>
 8005d66:	bf00      	nop
 8005d68:	200004b4 	.word	0x200004b4

08005d6c <__sfputc_r>:
 8005d6c:	6893      	ldr	r3, [r2, #8]
 8005d6e:	b410      	push	{r4}
 8005d70:	3b01      	subs	r3, #1
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	6093      	str	r3, [r2, #8]
 8005d76:	da07      	bge.n	8005d88 <__sfputc_r+0x1c>
 8005d78:	6994      	ldr	r4, [r2, #24]
 8005d7a:	42a3      	cmp	r3, r4
 8005d7c:	db01      	blt.n	8005d82 <__sfputc_r+0x16>
 8005d7e:	290a      	cmp	r1, #10
 8005d80:	d102      	bne.n	8005d88 <__sfputc_r+0x1c>
 8005d82:	bc10      	pop	{r4}
 8005d84:	f000 baf0 	b.w	8006368 <__swbuf_r>
 8005d88:	6813      	ldr	r3, [r2, #0]
 8005d8a:	1c58      	adds	r0, r3, #1
 8005d8c:	6010      	str	r0, [r2, #0]
 8005d8e:	7019      	strb	r1, [r3, #0]
 8005d90:	4608      	mov	r0, r1
 8005d92:	bc10      	pop	{r4}
 8005d94:	4770      	bx	lr

08005d96 <__sfputs_r>:
 8005d96:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d98:	4606      	mov	r6, r0
 8005d9a:	460f      	mov	r7, r1
 8005d9c:	4614      	mov	r4, r2
 8005d9e:	18d5      	adds	r5, r2, r3
 8005da0:	42ac      	cmp	r4, r5
 8005da2:	d101      	bne.n	8005da8 <__sfputs_r+0x12>
 8005da4:	2000      	movs	r0, #0
 8005da6:	e007      	b.n	8005db8 <__sfputs_r+0x22>
 8005da8:	463a      	mov	r2, r7
 8005daa:	4630      	mov	r0, r6
 8005dac:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005db0:	f7ff ffdc 	bl	8005d6c <__sfputc_r>
 8005db4:	1c43      	adds	r3, r0, #1
 8005db6:	d1f3      	bne.n	8005da0 <__sfputs_r+0xa>
 8005db8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005dbc <_vfiprintf_r>:
 8005dbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005dc0:	460d      	mov	r5, r1
 8005dc2:	4614      	mov	r4, r2
 8005dc4:	4698      	mov	r8, r3
 8005dc6:	4606      	mov	r6, r0
 8005dc8:	b09d      	sub	sp, #116	; 0x74
 8005dca:	b118      	cbz	r0, 8005dd4 <_vfiprintf_r+0x18>
 8005dcc:	6983      	ldr	r3, [r0, #24]
 8005dce:	b90b      	cbnz	r3, 8005dd4 <_vfiprintf_r+0x18>
 8005dd0:	f000 fca8 	bl	8006724 <__sinit>
 8005dd4:	4b89      	ldr	r3, [pc, #548]	; (8005ffc <_vfiprintf_r+0x240>)
 8005dd6:	429d      	cmp	r5, r3
 8005dd8:	d11b      	bne.n	8005e12 <_vfiprintf_r+0x56>
 8005dda:	6875      	ldr	r5, [r6, #4]
 8005ddc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005dde:	07d9      	lsls	r1, r3, #31
 8005de0:	d405      	bmi.n	8005dee <_vfiprintf_r+0x32>
 8005de2:	89ab      	ldrh	r3, [r5, #12]
 8005de4:	059a      	lsls	r2, r3, #22
 8005de6:	d402      	bmi.n	8005dee <_vfiprintf_r+0x32>
 8005de8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005dea:	f000 fd39 	bl	8006860 <__retarget_lock_acquire_recursive>
 8005dee:	89ab      	ldrh	r3, [r5, #12]
 8005df0:	071b      	lsls	r3, r3, #28
 8005df2:	d501      	bpl.n	8005df8 <_vfiprintf_r+0x3c>
 8005df4:	692b      	ldr	r3, [r5, #16]
 8005df6:	b9eb      	cbnz	r3, 8005e34 <_vfiprintf_r+0x78>
 8005df8:	4629      	mov	r1, r5
 8005dfa:	4630      	mov	r0, r6
 8005dfc:	f000 fb06 	bl	800640c <__swsetup_r>
 8005e00:	b1c0      	cbz	r0, 8005e34 <_vfiprintf_r+0x78>
 8005e02:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005e04:	07dc      	lsls	r4, r3, #31
 8005e06:	d50e      	bpl.n	8005e26 <_vfiprintf_r+0x6a>
 8005e08:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005e0c:	b01d      	add	sp, #116	; 0x74
 8005e0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e12:	4b7b      	ldr	r3, [pc, #492]	; (8006000 <_vfiprintf_r+0x244>)
 8005e14:	429d      	cmp	r5, r3
 8005e16:	d101      	bne.n	8005e1c <_vfiprintf_r+0x60>
 8005e18:	68b5      	ldr	r5, [r6, #8]
 8005e1a:	e7df      	b.n	8005ddc <_vfiprintf_r+0x20>
 8005e1c:	4b79      	ldr	r3, [pc, #484]	; (8006004 <_vfiprintf_r+0x248>)
 8005e1e:	429d      	cmp	r5, r3
 8005e20:	bf08      	it	eq
 8005e22:	68f5      	ldreq	r5, [r6, #12]
 8005e24:	e7da      	b.n	8005ddc <_vfiprintf_r+0x20>
 8005e26:	89ab      	ldrh	r3, [r5, #12]
 8005e28:	0598      	lsls	r0, r3, #22
 8005e2a:	d4ed      	bmi.n	8005e08 <_vfiprintf_r+0x4c>
 8005e2c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005e2e:	f000 fd18 	bl	8006862 <__retarget_lock_release_recursive>
 8005e32:	e7e9      	b.n	8005e08 <_vfiprintf_r+0x4c>
 8005e34:	2300      	movs	r3, #0
 8005e36:	9309      	str	r3, [sp, #36]	; 0x24
 8005e38:	2320      	movs	r3, #32
 8005e3a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005e3e:	2330      	movs	r3, #48	; 0x30
 8005e40:	f04f 0901 	mov.w	r9, #1
 8005e44:	f8cd 800c 	str.w	r8, [sp, #12]
 8005e48:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8006008 <_vfiprintf_r+0x24c>
 8005e4c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005e50:	4623      	mov	r3, r4
 8005e52:	469a      	mov	sl, r3
 8005e54:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005e58:	b10a      	cbz	r2, 8005e5e <_vfiprintf_r+0xa2>
 8005e5a:	2a25      	cmp	r2, #37	; 0x25
 8005e5c:	d1f9      	bne.n	8005e52 <_vfiprintf_r+0x96>
 8005e5e:	ebba 0b04 	subs.w	fp, sl, r4
 8005e62:	d00b      	beq.n	8005e7c <_vfiprintf_r+0xc0>
 8005e64:	465b      	mov	r3, fp
 8005e66:	4622      	mov	r2, r4
 8005e68:	4629      	mov	r1, r5
 8005e6a:	4630      	mov	r0, r6
 8005e6c:	f7ff ff93 	bl	8005d96 <__sfputs_r>
 8005e70:	3001      	adds	r0, #1
 8005e72:	f000 80aa 	beq.w	8005fca <_vfiprintf_r+0x20e>
 8005e76:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005e78:	445a      	add	r2, fp
 8005e7a:	9209      	str	r2, [sp, #36]	; 0x24
 8005e7c:	f89a 3000 	ldrb.w	r3, [sl]
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	f000 80a2 	beq.w	8005fca <_vfiprintf_r+0x20e>
 8005e86:	2300      	movs	r3, #0
 8005e88:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005e8c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005e90:	f10a 0a01 	add.w	sl, sl, #1
 8005e94:	9304      	str	r3, [sp, #16]
 8005e96:	9307      	str	r3, [sp, #28]
 8005e98:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005e9c:	931a      	str	r3, [sp, #104]	; 0x68
 8005e9e:	4654      	mov	r4, sl
 8005ea0:	2205      	movs	r2, #5
 8005ea2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005ea6:	4858      	ldr	r0, [pc, #352]	; (8006008 <_vfiprintf_r+0x24c>)
 8005ea8:	f000 fd42 	bl	8006930 <memchr>
 8005eac:	9a04      	ldr	r2, [sp, #16]
 8005eae:	b9d8      	cbnz	r0, 8005ee8 <_vfiprintf_r+0x12c>
 8005eb0:	06d1      	lsls	r1, r2, #27
 8005eb2:	bf44      	itt	mi
 8005eb4:	2320      	movmi	r3, #32
 8005eb6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005eba:	0713      	lsls	r3, r2, #28
 8005ebc:	bf44      	itt	mi
 8005ebe:	232b      	movmi	r3, #43	; 0x2b
 8005ec0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005ec4:	f89a 3000 	ldrb.w	r3, [sl]
 8005ec8:	2b2a      	cmp	r3, #42	; 0x2a
 8005eca:	d015      	beq.n	8005ef8 <_vfiprintf_r+0x13c>
 8005ecc:	4654      	mov	r4, sl
 8005ece:	2000      	movs	r0, #0
 8005ed0:	f04f 0c0a 	mov.w	ip, #10
 8005ed4:	9a07      	ldr	r2, [sp, #28]
 8005ed6:	4621      	mov	r1, r4
 8005ed8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005edc:	3b30      	subs	r3, #48	; 0x30
 8005ede:	2b09      	cmp	r3, #9
 8005ee0:	d94e      	bls.n	8005f80 <_vfiprintf_r+0x1c4>
 8005ee2:	b1b0      	cbz	r0, 8005f12 <_vfiprintf_r+0x156>
 8005ee4:	9207      	str	r2, [sp, #28]
 8005ee6:	e014      	b.n	8005f12 <_vfiprintf_r+0x156>
 8005ee8:	eba0 0308 	sub.w	r3, r0, r8
 8005eec:	fa09 f303 	lsl.w	r3, r9, r3
 8005ef0:	4313      	orrs	r3, r2
 8005ef2:	46a2      	mov	sl, r4
 8005ef4:	9304      	str	r3, [sp, #16]
 8005ef6:	e7d2      	b.n	8005e9e <_vfiprintf_r+0xe2>
 8005ef8:	9b03      	ldr	r3, [sp, #12]
 8005efa:	1d19      	adds	r1, r3, #4
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	9103      	str	r1, [sp, #12]
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	bfbb      	ittet	lt
 8005f04:	425b      	neglt	r3, r3
 8005f06:	f042 0202 	orrlt.w	r2, r2, #2
 8005f0a:	9307      	strge	r3, [sp, #28]
 8005f0c:	9307      	strlt	r3, [sp, #28]
 8005f0e:	bfb8      	it	lt
 8005f10:	9204      	strlt	r2, [sp, #16]
 8005f12:	7823      	ldrb	r3, [r4, #0]
 8005f14:	2b2e      	cmp	r3, #46	; 0x2e
 8005f16:	d10c      	bne.n	8005f32 <_vfiprintf_r+0x176>
 8005f18:	7863      	ldrb	r3, [r4, #1]
 8005f1a:	2b2a      	cmp	r3, #42	; 0x2a
 8005f1c:	d135      	bne.n	8005f8a <_vfiprintf_r+0x1ce>
 8005f1e:	9b03      	ldr	r3, [sp, #12]
 8005f20:	3402      	adds	r4, #2
 8005f22:	1d1a      	adds	r2, r3, #4
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	9203      	str	r2, [sp, #12]
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	bfb8      	it	lt
 8005f2c:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8005f30:	9305      	str	r3, [sp, #20]
 8005f32:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 800600c <_vfiprintf_r+0x250>
 8005f36:	2203      	movs	r2, #3
 8005f38:	4650      	mov	r0, sl
 8005f3a:	7821      	ldrb	r1, [r4, #0]
 8005f3c:	f000 fcf8 	bl	8006930 <memchr>
 8005f40:	b140      	cbz	r0, 8005f54 <_vfiprintf_r+0x198>
 8005f42:	2340      	movs	r3, #64	; 0x40
 8005f44:	eba0 000a 	sub.w	r0, r0, sl
 8005f48:	fa03 f000 	lsl.w	r0, r3, r0
 8005f4c:	9b04      	ldr	r3, [sp, #16]
 8005f4e:	3401      	adds	r4, #1
 8005f50:	4303      	orrs	r3, r0
 8005f52:	9304      	str	r3, [sp, #16]
 8005f54:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005f58:	2206      	movs	r2, #6
 8005f5a:	482d      	ldr	r0, [pc, #180]	; (8006010 <_vfiprintf_r+0x254>)
 8005f5c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005f60:	f000 fce6 	bl	8006930 <memchr>
 8005f64:	2800      	cmp	r0, #0
 8005f66:	d03f      	beq.n	8005fe8 <_vfiprintf_r+0x22c>
 8005f68:	4b2a      	ldr	r3, [pc, #168]	; (8006014 <_vfiprintf_r+0x258>)
 8005f6a:	bb1b      	cbnz	r3, 8005fb4 <_vfiprintf_r+0x1f8>
 8005f6c:	9b03      	ldr	r3, [sp, #12]
 8005f6e:	3307      	adds	r3, #7
 8005f70:	f023 0307 	bic.w	r3, r3, #7
 8005f74:	3308      	adds	r3, #8
 8005f76:	9303      	str	r3, [sp, #12]
 8005f78:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005f7a:	443b      	add	r3, r7
 8005f7c:	9309      	str	r3, [sp, #36]	; 0x24
 8005f7e:	e767      	b.n	8005e50 <_vfiprintf_r+0x94>
 8005f80:	460c      	mov	r4, r1
 8005f82:	2001      	movs	r0, #1
 8005f84:	fb0c 3202 	mla	r2, ip, r2, r3
 8005f88:	e7a5      	b.n	8005ed6 <_vfiprintf_r+0x11a>
 8005f8a:	2300      	movs	r3, #0
 8005f8c:	f04f 0c0a 	mov.w	ip, #10
 8005f90:	4619      	mov	r1, r3
 8005f92:	3401      	adds	r4, #1
 8005f94:	9305      	str	r3, [sp, #20]
 8005f96:	4620      	mov	r0, r4
 8005f98:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005f9c:	3a30      	subs	r2, #48	; 0x30
 8005f9e:	2a09      	cmp	r2, #9
 8005fa0:	d903      	bls.n	8005faa <_vfiprintf_r+0x1ee>
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d0c5      	beq.n	8005f32 <_vfiprintf_r+0x176>
 8005fa6:	9105      	str	r1, [sp, #20]
 8005fa8:	e7c3      	b.n	8005f32 <_vfiprintf_r+0x176>
 8005faa:	4604      	mov	r4, r0
 8005fac:	2301      	movs	r3, #1
 8005fae:	fb0c 2101 	mla	r1, ip, r1, r2
 8005fb2:	e7f0      	b.n	8005f96 <_vfiprintf_r+0x1da>
 8005fb4:	ab03      	add	r3, sp, #12
 8005fb6:	9300      	str	r3, [sp, #0]
 8005fb8:	462a      	mov	r2, r5
 8005fba:	4630      	mov	r0, r6
 8005fbc:	4b16      	ldr	r3, [pc, #88]	; (8006018 <_vfiprintf_r+0x25c>)
 8005fbe:	a904      	add	r1, sp, #16
 8005fc0:	f3af 8000 	nop.w
 8005fc4:	4607      	mov	r7, r0
 8005fc6:	1c78      	adds	r0, r7, #1
 8005fc8:	d1d6      	bne.n	8005f78 <_vfiprintf_r+0x1bc>
 8005fca:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005fcc:	07d9      	lsls	r1, r3, #31
 8005fce:	d405      	bmi.n	8005fdc <_vfiprintf_r+0x220>
 8005fd0:	89ab      	ldrh	r3, [r5, #12]
 8005fd2:	059a      	lsls	r2, r3, #22
 8005fd4:	d402      	bmi.n	8005fdc <_vfiprintf_r+0x220>
 8005fd6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005fd8:	f000 fc43 	bl	8006862 <__retarget_lock_release_recursive>
 8005fdc:	89ab      	ldrh	r3, [r5, #12]
 8005fde:	065b      	lsls	r3, r3, #25
 8005fe0:	f53f af12 	bmi.w	8005e08 <_vfiprintf_r+0x4c>
 8005fe4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005fe6:	e711      	b.n	8005e0c <_vfiprintf_r+0x50>
 8005fe8:	ab03      	add	r3, sp, #12
 8005fea:	9300      	str	r3, [sp, #0]
 8005fec:	462a      	mov	r2, r5
 8005fee:	4630      	mov	r0, r6
 8005ff0:	4b09      	ldr	r3, [pc, #36]	; (8006018 <_vfiprintf_r+0x25c>)
 8005ff2:	a904      	add	r1, sp, #16
 8005ff4:	f000 f882 	bl	80060fc <_printf_i>
 8005ff8:	e7e4      	b.n	8005fc4 <_vfiprintf_r+0x208>
 8005ffa:	bf00      	nop
 8005ffc:	08006c98 	.word	0x08006c98
 8006000:	08006cb8 	.word	0x08006cb8
 8006004:	08006c78 	.word	0x08006c78
 8006008:	08006c42 	.word	0x08006c42
 800600c:	08006c48 	.word	0x08006c48
 8006010:	08006c4c 	.word	0x08006c4c
 8006014:	00000000 	.word	0x00000000
 8006018:	08005d97 	.word	0x08005d97

0800601c <_printf_common>:
 800601c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006020:	4616      	mov	r6, r2
 8006022:	4699      	mov	r9, r3
 8006024:	688a      	ldr	r2, [r1, #8]
 8006026:	690b      	ldr	r3, [r1, #16]
 8006028:	4607      	mov	r7, r0
 800602a:	4293      	cmp	r3, r2
 800602c:	bfb8      	it	lt
 800602e:	4613      	movlt	r3, r2
 8006030:	6033      	str	r3, [r6, #0]
 8006032:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006036:	460c      	mov	r4, r1
 8006038:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800603c:	b10a      	cbz	r2, 8006042 <_printf_common+0x26>
 800603e:	3301      	adds	r3, #1
 8006040:	6033      	str	r3, [r6, #0]
 8006042:	6823      	ldr	r3, [r4, #0]
 8006044:	0699      	lsls	r1, r3, #26
 8006046:	bf42      	ittt	mi
 8006048:	6833      	ldrmi	r3, [r6, #0]
 800604a:	3302      	addmi	r3, #2
 800604c:	6033      	strmi	r3, [r6, #0]
 800604e:	6825      	ldr	r5, [r4, #0]
 8006050:	f015 0506 	ands.w	r5, r5, #6
 8006054:	d106      	bne.n	8006064 <_printf_common+0x48>
 8006056:	f104 0a19 	add.w	sl, r4, #25
 800605a:	68e3      	ldr	r3, [r4, #12]
 800605c:	6832      	ldr	r2, [r6, #0]
 800605e:	1a9b      	subs	r3, r3, r2
 8006060:	42ab      	cmp	r3, r5
 8006062:	dc28      	bgt.n	80060b6 <_printf_common+0x9a>
 8006064:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006068:	1e13      	subs	r3, r2, #0
 800606a:	6822      	ldr	r2, [r4, #0]
 800606c:	bf18      	it	ne
 800606e:	2301      	movne	r3, #1
 8006070:	0692      	lsls	r2, r2, #26
 8006072:	d42d      	bmi.n	80060d0 <_printf_common+0xb4>
 8006074:	4649      	mov	r1, r9
 8006076:	4638      	mov	r0, r7
 8006078:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800607c:	47c0      	blx	r8
 800607e:	3001      	adds	r0, #1
 8006080:	d020      	beq.n	80060c4 <_printf_common+0xa8>
 8006082:	6823      	ldr	r3, [r4, #0]
 8006084:	68e5      	ldr	r5, [r4, #12]
 8006086:	f003 0306 	and.w	r3, r3, #6
 800608a:	2b04      	cmp	r3, #4
 800608c:	bf18      	it	ne
 800608e:	2500      	movne	r5, #0
 8006090:	6832      	ldr	r2, [r6, #0]
 8006092:	f04f 0600 	mov.w	r6, #0
 8006096:	68a3      	ldr	r3, [r4, #8]
 8006098:	bf08      	it	eq
 800609a:	1aad      	subeq	r5, r5, r2
 800609c:	6922      	ldr	r2, [r4, #16]
 800609e:	bf08      	it	eq
 80060a0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80060a4:	4293      	cmp	r3, r2
 80060a6:	bfc4      	itt	gt
 80060a8:	1a9b      	subgt	r3, r3, r2
 80060aa:	18ed      	addgt	r5, r5, r3
 80060ac:	341a      	adds	r4, #26
 80060ae:	42b5      	cmp	r5, r6
 80060b0:	d11a      	bne.n	80060e8 <_printf_common+0xcc>
 80060b2:	2000      	movs	r0, #0
 80060b4:	e008      	b.n	80060c8 <_printf_common+0xac>
 80060b6:	2301      	movs	r3, #1
 80060b8:	4652      	mov	r2, sl
 80060ba:	4649      	mov	r1, r9
 80060bc:	4638      	mov	r0, r7
 80060be:	47c0      	blx	r8
 80060c0:	3001      	adds	r0, #1
 80060c2:	d103      	bne.n	80060cc <_printf_common+0xb0>
 80060c4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80060c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80060cc:	3501      	adds	r5, #1
 80060ce:	e7c4      	b.n	800605a <_printf_common+0x3e>
 80060d0:	2030      	movs	r0, #48	; 0x30
 80060d2:	18e1      	adds	r1, r4, r3
 80060d4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80060d8:	1c5a      	adds	r2, r3, #1
 80060da:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80060de:	4422      	add	r2, r4
 80060e0:	3302      	adds	r3, #2
 80060e2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80060e6:	e7c5      	b.n	8006074 <_printf_common+0x58>
 80060e8:	2301      	movs	r3, #1
 80060ea:	4622      	mov	r2, r4
 80060ec:	4649      	mov	r1, r9
 80060ee:	4638      	mov	r0, r7
 80060f0:	47c0      	blx	r8
 80060f2:	3001      	adds	r0, #1
 80060f4:	d0e6      	beq.n	80060c4 <_printf_common+0xa8>
 80060f6:	3601      	adds	r6, #1
 80060f8:	e7d9      	b.n	80060ae <_printf_common+0x92>
	...

080060fc <_printf_i>:
 80060fc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006100:	7e0f      	ldrb	r7, [r1, #24]
 8006102:	4691      	mov	r9, r2
 8006104:	2f78      	cmp	r7, #120	; 0x78
 8006106:	4680      	mov	r8, r0
 8006108:	460c      	mov	r4, r1
 800610a:	469a      	mov	sl, r3
 800610c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800610e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006112:	d807      	bhi.n	8006124 <_printf_i+0x28>
 8006114:	2f62      	cmp	r7, #98	; 0x62
 8006116:	d80a      	bhi.n	800612e <_printf_i+0x32>
 8006118:	2f00      	cmp	r7, #0
 800611a:	f000 80d9 	beq.w	80062d0 <_printf_i+0x1d4>
 800611e:	2f58      	cmp	r7, #88	; 0x58
 8006120:	f000 80a4 	beq.w	800626c <_printf_i+0x170>
 8006124:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006128:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800612c:	e03a      	b.n	80061a4 <_printf_i+0xa8>
 800612e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006132:	2b15      	cmp	r3, #21
 8006134:	d8f6      	bhi.n	8006124 <_printf_i+0x28>
 8006136:	a101      	add	r1, pc, #4	; (adr r1, 800613c <_printf_i+0x40>)
 8006138:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800613c:	08006195 	.word	0x08006195
 8006140:	080061a9 	.word	0x080061a9
 8006144:	08006125 	.word	0x08006125
 8006148:	08006125 	.word	0x08006125
 800614c:	08006125 	.word	0x08006125
 8006150:	08006125 	.word	0x08006125
 8006154:	080061a9 	.word	0x080061a9
 8006158:	08006125 	.word	0x08006125
 800615c:	08006125 	.word	0x08006125
 8006160:	08006125 	.word	0x08006125
 8006164:	08006125 	.word	0x08006125
 8006168:	080062b7 	.word	0x080062b7
 800616c:	080061d9 	.word	0x080061d9
 8006170:	08006299 	.word	0x08006299
 8006174:	08006125 	.word	0x08006125
 8006178:	08006125 	.word	0x08006125
 800617c:	080062d9 	.word	0x080062d9
 8006180:	08006125 	.word	0x08006125
 8006184:	080061d9 	.word	0x080061d9
 8006188:	08006125 	.word	0x08006125
 800618c:	08006125 	.word	0x08006125
 8006190:	080062a1 	.word	0x080062a1
 8006194:	682b      	ldr	r3, [r5, #0]
 8006196:	1d1a      	adds	r2, r3, #4
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	602a      	str	r2, [r5, #0]
 800619c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80061a0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80061a4:	2301      	movs	r3, #1
 80061a6:	e0a4      	b.n	80062f2 <_printf_i+0x1f6>
 80061a8:	6820      	ldr	r0, [r4, #0]
 80061aa:	6829      	ldr	r1, [r5, #0]
 80061ac:	0606      	lsls	r6, r0, #24
 80061ae:	f101 0304 	add.w	r3, r1, #4
 80061b2:	d50a      	bpl.n	80061ca <_printf_i+0xce>
 80061b4:	680e      	ldr	r6, [r1, #0]
 80061b6:	602b      	str	r3, [r5, #0]
 80061b8:	2e00      	cmp	r6, #0
 80061ba:	da03      	bge.n	80061c4 <_printf_i+0xc8>
 80061bc:	232d      	movs	r3, #45	; 0x2d
 80061be:	4276      	negs	r6, r6
 80061c0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80061c4:	230a      	movs	r3, #10
 80061c6:	485e      	ldr	r0, [pc, #376]	; (8006340 <_printf_i+0x244>)
 80061c8:	e019      	b.n	80061fe <_printf_i+0x102>
 80061ca:	680e      	ldr	r6, [r1, #0]
 80061cc:	f010 0f40 	tst.w	r0, #64	; 0x40
 80061d0:	602b      	str	r3, [r5, #0]
 80061d2:	bf18      	it	ne
 80061d4:	b236      	sxthne	r6, r6
 80061d6:	e7ef      	b.n	80061b8 <_printf_i+0xbc>
 80061d8:	682b      	ldr	r3, [r5, #0]
 80061da:	6820      	ldr	r0, [r4, #0]
 80061dc:	1d19      	adds	r1, r3, #4
 80061de:	6029      	str	r1, [r5, #0]
 80061e0:	0601      	lsls	r1, r0, #24
 80061e2:	d501      	bpl.n	80061e8 <_printf_i+0xec>
 80061e4:	681e      	ldr	r6, [r3, #0]
 80061e6:	e002      	b.n	80061ee <_printf_i+0xf2>
 80061e8:	0646      	lsls	r6, r0, #25
 80061ea:	d5fb      	bpl.n	80061e4 <_printf_i+0xe8>
 80061ec:	881e      	ldrh	r6, [r3, #0]
 80061ee:	2f6f      	cmp	r7, #111	; 0x6f
 80061f0:	bf0c      	ite	eq
 80061f2:	2308      	moveq	r3, #8
 80061f4:	230a      	movne	r3, #10
 80061f6:	4852      	ldr	r0, [pc, #328]	; (8006340 <_printf_i+0x244>)
 80061f8:	2100      	movs	r1, #0
 80061fa:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80061fe:	6865      	ldr	r5, [r4, #4]
 8006200:	2d00      	cmp	r5, #0
 8006202:	bfa8      	it	ge
 8006204:	6821      	ldrge	r1, [r4, #0]
 8006206:	60a5      	str	r5, [r4, #8]
 8006208:	bfa4      	itt	ge
 800620a:	f021 0104 	bicge.w	r1, r1, #4
 800620e:	6021      	strge	r1, [r4, #0]
 8006210:	b90e      	cbnz	r6, 8006216 <_printf_i+0x11a>
 8006212:	2d00      	cmp	r5, #0
 8006214:	d04d      	beq.n	80062b2 <_printf_i+0x1b6>
 8006216:	4615      	mov	r5, r2
 8006218:	fbb6 f1f3 	udiv	r1, r6, r3
 800621c:	fb03 6711 	mls	r7, r3, r1, r6
 8006220:	5dc7      	ldrb	r7, [r0, r7]
 8006222:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006226:	4637      	mov	r7, r6
 8006228:	42bb      	cmp	r3, r7
 800622a:	460e      	mov	r6, r1
 800622c:	d9f4      	bls.n	8006218 <_printf_i+0x11c>
 800622e:	2b08      	cmp	r3, #8
 8006230:	d10b      	bne.n	800624a <_printf_i+0x14e>
 8006232:	6823      	ldr	r3, [r4, #0]
 8006234:	07de      	lsls	r6, r3, #31
 8006236:	d508      	bpl.n	800624a <_printf_i+0x14e>
 8006238:	6923      	ldr	r3, [r4, #16]
 800623a:	6861      	ldr	r1, [r4, #4]
 800623c:	4299      	cmp	r1, r3
 800623e:	bfde      	ittt	le
 8006240:	2330      	movle	r3, #48	; 0x30
 8006242:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006246:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800624a:	1b52      	subs	r2, r2, r5
 800624c:	6122      	str	r2, [r4, #16]
 800624e:	464b      	mov	r3, r9
 8006250:	4621      	mov	r1, r4
 8006252:	4640      	mov	r0, r8
 8006254:	f8cd a000 	str.w	sl, [sp]
 8006258:	aa03      	add	r2, sp, #12
 800625a:	f7ff fedf 	bl	800601c <_printf_common>
 800625e:	3001      	adds	r0, #1
 8006260:	d14c      	bne.n	80062fc <_printf_i+0x200>
 8006262:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006266:	b004      	add	sp, #16
 8006268:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800626c:	4834      	ldr	r0, [pc, #208]	; (8006340 <_printf_i+0x244>)
 800626e:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8006272:	6829      	ldr	r1, [r5, #0]
 8006274:	6823      	ldr	r3, [r4, #0]
 8006276:	f851 6b04 	ldr.w	r6, [r1], #4
 800627a:	6029      	str	r1, [r5, #0]
 800627c:	061d      	lsls	r5, r3, #24
 800627e:	d514      	bpl.n	80062aa <_printf_i+0x1ae>
 8006280:	07df      	lsls	r7, r3, #31
 8006282:	bf44      	itt	mi
 8006284:	f043 0320 	orrmi.w	r3, r3, #32
 8006288:	6023      	strmi	r3, [r4, #0]
 800628a:	b91e      	cbnz	r6, 8006294 <_printf_i+0x198>
 800628c:	6823      	ldr	r3, [r4, #0]
 800628e:	f023 0320 	bic.w	r3, r3, #32
 8006292:	6023      	str	r3, [r4, #0]
 8006294:	2310      	movs	r3, #16
 8006296:	e7af      	b.n	80061f8 <_printf_i+0xfc>
 8006298:	6823      	ldr	r3, [r4, #0]
 800629a:	f043 0320 	orr.w	r3, r3, #32
 800629e:	6023      	str	r3, [r4, #0]
 80062a0:	2378      	movs	r3, #120	; 0x78
 80062a2:	4828      	ldr	r0, [pc, #160]	; (8006344 <_printf_i+0x248>)
 80062a4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80062a8:	e7e3      	b.n	8006272 <_printf_i+0x176>
 80062aa:	0659      	lsls	r1, r3, #25
 80062ac:	bf48      	it	mi
 80062ae:	b2b6      	uxthmi	r6, r6
 80062b0:	e7e6      	b.n	8006280 <_printf_i+0x184>
 80062b2:	4615      	mov	r5, r2
 80062b4:	e7bb      	b.n	800622e <_printf_i+0x132>
 80062b6:	682b      	ldr	r3, [r5, #0]
 80062b8:	6826      	ldr	r6, [r4, #0]
 80062ba:	1d18      	adds	r0, r3, #4
 80062bc:	6961      	ldr	r1, [r4, #20]
 80062be:	6028      	str	r0, [r5, #0]
 80062c0:	0635      	lsls	r5, r6, #24
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	d501      	bpl.n	80062ca <_printf_i+0x1ce>
 80062c6:	6019      	str	r1, [r3, #0]
 80062c8:	e002      	b.n	80062d0 <_printf_i+0x1d4>
 80062ca:	0670      	lsls	r0, r6, #25
 80062cc:	d5fb      	bpl.n	80062c6 <_printf_i+0x1ca>
 80062ce:	8019      	strh	r1, [r3, #0]
 80062d0:	2300      	movs	r3, #0
 80062d2:	4615      	mov	r5, r2
 80062d4:	6123      	str	r3, [r4, #16]
 80062d6:	e7ba      	b.n	800624e <_printf_i+0x152>
 80062d8:	682b      	ldr	r3, [r5, #0]
 80062da:	2100      	movs	r1, #0
 80062dc:	1d1a      	adds	r2, r3, #4
 80062de:	602a      	str	r2, [r5, #0]
 80062e0:	681d      	ldr	r5, [r3, #0]
 80062e2:	6862      	ldr	r2, [r4, #4]
 80062e4:	4628      	mov	r0, r5
 80062e6:	f000 fb23 	bl	8006930 <memchr>
 80062ea:	b108      	cbz	r0, 80062f0 <_printf_i+0x1f4>
 80062ec:	1b40      	subs	r0, r0, r5
 80062ee:	6060      	str	r0, [r4, #4]
 80062f0:	6863      	ldr	r3, [r4, #4]
 80062f2:	6123      	str	r3, [r4, #16]
 80062f4:	2300      	movs	r3, #0
 80062f6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80062fa:	e7a8      	b.n	800624e <_printf_i+0x152>
 80062fc:	462a      	mov	r2, r5
 80062fe:	4649      	mov	r1, r9
 8006300:	4640      	mov	r0, r8
 8006302:	6923      	ldr	r3, [r4, #16]
 8006304:	47d0      	blx	sl
 8006306:	3001      	adds	r0, #1
 8006308:	d0ab      	beq.n	8006262 <_printf_i+0x166>
 800630a:	6823      	ldr	r3, [r4, #0]
 800630c:	079b      	lsls	r3, r3, #30
 800630e:	d413      	bmi.n	8006338 <_printf_i+0x23c>
 8006310:	68e0      	ldr	r0, [r4, #12]
 8006312:	9b03      	ldr	r3, [sp, #12]
 8006314:	4298      	cmp	r0, r3
 8006316:	bfb8      	it	lt
 8006318:	4618      	movlt	r0, r3
 800631a:	e7a4      	b.n	8006266 <_printf_i+0x16a>
 800631c:	2301      	movs	r3, #1
 800631e:	4632      	mov	r2, r6
 8006320:	4649      	mov	r1, r9
 8006322:	4640      	mov	r0, r8
 8006324:	47d0      	blx	sl
 8006326:	3001      	adds	r0, #1
 8006328:	d09b      	beq.n	8006262 <_printf_i+0x166>
 800632a:	3501      	adds	r5, #1
 800632c:	68e3      	ldr	r3, [r4, #12]
 800632e:	9903      	ldr	r1, [sp, #12]
 8006330:	1a5b      	subs	r3, r3, r1
 8006332:	42ab      	cmp	r3, r5
 8006334:	dcf2      	bgt.n	800631c <_printf_i+0x220>
 8006336:	e7eb      	b.n	8006310 <_printf_i+0x214>
 8006338:	2500      	movs	r5, #0
 800633a:	f104 0619 	add.w	r6, r4, #25
 800633e:	e7f5      	b.n	800632c <_printf_i+0x230>
 8006340:	08006c53 	.word	0x08006c53
 8006344:	08006c64 	.word	0x08006c64

08006348 <_sbrk_r>:
 8006348:	b538      	push	{r3, r4, r5, lr}
 800634a:	2300      	movs	r3, #0
 800634c:	4d05      	ldr	r5, [pc, #20]	; (8006364 <_sbrk_r+0x1c>)
 800634e:	4604      	mov	r4, r0
 8006350:	4608      	mov	r0, r1
 8006352:	602b      	str	r3, [r5, #0]
 8006354:	f7fc f984 	bl	8002660 <_sbrk>
 8006358:	1c43      	adds	r3, r0, #1
 800635a:	d102      	bne.n	8006362 <_sbrk_r+0x1a>
 800635c:	682b      	ldr	r3, [r5, #0]
 800635e:	b103      	cbz	r3, 8006362 <_sbrk_r+0x1a>
 8006360:	6023      	str	r3, [r4, #0]
 8006362:	bd38      	pop	{r3, r4, r5, pc}
 8006364:	200004c0 	.word	0x200004c0

08006368 <__swbuf_r>:
 8006368:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800636a:	460e      	mov	r6, r1
 800636c:	4614      	mov	r4, r2
 800636e:	4605      	mov	r5, r0
 8006370:	b118      	cbz	r0, 800637a <__swbuf_r+0x12>
 8006372:	6983      	ldr	r3, [r0, #24]
 8006374:	b90b      	cbnz	r3, 800637a <__swbuf_r+0x12>
 8006376:	f000 f9d5 	bl	8006724 <__sinit>
 800637a:	4b21      	ldr	r3, [pc, #132]	; (8006400 <__swbuf_r+0x98>)
 800637c:	429c      	cmp	r4, r3
 800637e:	d12b      	bne.n	80063d8 <__swbuf_r+0x70>
 8006380:	686c      	ldr	r4, [r5, #4]
 8006382:	69a3      	ldr	r3, [r4, #24]
 8006384:	60a3      	str	r3, [r4, #8]
 8006386:	89a3      	ldrh	r3, [r4, #12]
 8006388:	071a      	lsls	r2, r3, #28
 800638a:	d52f      	bpl.n	80063ec <__swbuf_r+0x84>
 800638c:	6923      	ldr	r3, [r4, #16]
 800638e:	b36b      	cbz	r3, 80063ec <__swbuf_r+0x84>
 8006390:	6923      	ldr	r3, [r4, #16]
 8006392:	6820      	ldr	r0, [r4, #0]
 8006394:	b2f6      	uxtb	r6, r6
 8006396:	1ac0      	subs	r0, r0, r3
 8006398:	6963      	ldr	r3, [r4, #20]
 800639a:	4637      	mov	r7, r6
 800639c:	4283      	cmp	r3, r0
 800639e:	dc04      	bgt.n	80063aa <__swbuf_r+0x42>
 80063a0:	4621      	mov	r1, r4
 80063a2:	4628      	mov	r0, r5
 80063a4:	f000 f92a 	bl	80065fc <_fflush_r>
 80063a8:	bb30      	cbnz	r0, 80063f8 <__swbuf_r+0x90>
 80063aa:	68a3      	ldr	r3, [r4, #8]
 80063ac:	3001      	adds	r0, #1
 80063ae:	3b01      	subs	r3, #1
 80063b0:	60a3      	str	r3, [r4, #8]
 80063b2:	6823      	ldr	r3, [r4, #0]
 80063b4:	1c5a      	adds	r2, r3, #1
 80063b6:	6022      	str	r2, [r4, #0]
 80063b8:	701e      	strb	r6, [r3, #0]
 80063ba:	6963      	ldr	r3, [r4, #20]
 80063bc:	4283      	cmp	r3, r0
 80063be:	d004      	beq.n	80063ca <__swbuf_r+0x62>
 80063c0:	89a3      	ldrh	r3, [r4, #12]
 80063c2:	07db      	lsls	r3, r3, #31
 80063c4:	d506      	bpl.n	80063d4 <__swbuf_r+0x6c>
 80063c6:	2e0a      	cmp	r6, #10
 80063c8:	d104      	bne.n	80063d4 <__swbuf_r+0x6c>
 80063ca:	4621      	mov	r1, r4
 80063cc:	4628      	mov	r0, r5
 80063ce:	f000 f915 	bl	80065fc <_fflush_r>
 80063d2:	b988      	cbnz	r0, 80063f8 <__swbuf_r+0x90>
 80063d4:	4638      	mov	r0, r7
 80063d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80063d8:	4b0a      	ldr	r3, [pc, #40]	; (8006404 <__swbuf_r+0x9c>)
 80063da:	429c      	cmp	r4, r3
 80063dc:	d101      	bne.n	80063e2 <__swbuf_r+0x7a>
 80063de:	68ac      	ldr	r4, [r5, #8]
 80063e0:	e7cf      	b.n	8006382 <__swbuf_r+0x1a>
 80063e2:	4b09      	ldr	r3, [pc, #36]	; (8006408 <__swbuf_r+0xa0>)
 80063e4:	429c      	cmp	r4, r3
 80063e6:	bf08      	it	eq
 80063e8:	68ec      	ldreq	r4, [r5, #12]
 80063ea:	e7ca      	b.n	8006382 <__swbuf_r+0x1a>
 80063ec:	4621      	mov	r1, r4
 80063ee:	4628      	mov	r0, r5
 80063f0:	f000 f80c 	bl	800640c <__swsetup_r>
 80063f4:	2800      	cmp	r0, #0
 80063f6:	d0cb      	beq.n	8006390 <__swbuf_r+0x28>
 80063f8:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80063fc:	e7ea      	b.n	80063d4 <__swbuf_r+0x6c>
 80063fe:	bf00      	nop
 8006400:	08006c98 	.word	0x08006c98
 8006404:	08006cb8 	.word	0x08006cb8
 8006408:	08006c78 	.word	0x08006c78

0800640c <__swsetup_r>:
 800640c:	4b32      	ldr	r3, [pc, #200]	; (80064d8 <__swsetup_r+0xcc>)
 800640e:	b570      	push	{r4, r5, r6, lr}
 8006410:	681d      	ldr	r5, [r3, #0]
 8006412:	4606      	mov	r6, r0
 8006414:	460c      	mov	r4, r1
 8006416:	b125      	cbz	r5, 8006422 <__swsetup_r+0x16>
 8006418:	69ab      	ldr	r3, [r5, #24]
 800641a:	b913      	cbnz	r3, 8006422 <__swsetup_r+0x16>
 800641c:	4628      	mov	r0, r5
 800641e:	f000 f981 	bl	8006724 <__sinit>
 8006422:	4b2e      	ldr	r3, [pc, #184]	; (80064dc <__swsetup_r+0xd0>)
 8006424:	429c      	cmp	r4, r3
 8006426:	d10f      	bne.n	8006448 <__swsetup_r+0x3c>
 8006428:	686c      	ldr	r4, [r5, #4]
 800642a:	89a3      	ldrh	r3, [r4, #12]
 800642c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006430:	0719      	lsls	r1, r3, #28
 8006432:	d42c      	bmi.n	800648e <__swsetup_r+0x82>
 8006434:	06dd      	lsls	r5, r3, #27
 8006436:	d411      	bmi.n	800645c <__swsetup_r+0x50>
 8006438:	2309      	movs	r3, #9
 800643a:	6033      	str	r3, [r6, #0]
 800643c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006440:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006444:	81a3      	strh	r3, [r4, #12]
 8006446:	e03e      	b.n	80064c6 <__swsetup_r+0xba>
 8006448:	4b25      	ldr	r3, [pc, #148]	; (80064e0 <__swsetup_r+0xd4>)
 800644a:	429c      	cmp	r4, r3
 800644c:	d101      	bne.n	8006452 <__swsetup_r+0x46>
 800644e:	68ac      	ldr	r4, [r5, #8]
 8006450:	e7eb      	b.n	800642a <__swsetup_r+0x1e>
 8006452:	4b24      	ldr	r3, [pc, #144]	; (80064e4 <__swsetup_r+0xd8>)
 8006454:	429c      	cmp	r4, r3
 8006456:	bf08      	it	eq
 8006458:	68ec      	ldreq	r4, [r5, #12]
 800645a:	e7e6      	b.n	800642a <__swsetup_r+0x1e>
 800645c:	0758      	lsls	r0, r3, #29
 800645e:	d512      	bpl.n	8006486 <__swsetup_r+0x7a>
 8006460:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006462:	b141      	cbz	r1, 8006476 <__swsetup_r+0x6a>
 8006464:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006468:	4299      	cmp	r1, r3
 800646a:	d002      	beq.n	8006472 <__swsetup_r+0x66>
 800646c:	4630      	mov	r0, r6
 800646e:	f7ff fba1 	bl	8005bb4 <_free_r>
 8006472:	2300      	movs	r3, #0
 8006474:	6363      	str	r3, [r4, #52]	; 0x34
 8006476:	89a3      	ldrh	r3, [r4, #12]
 8006478:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800647c:	81a3      	strh	r3, [r4, #12]
 800647e:	2300      	movs	r3, #0
 8006480:	6063      	str	r3, [r4, #4]
 8006482:	6923      	ldr	r3, [r4, #16]
 8006484:	6023      	str	r3, [r4, #0]
 8006486:	89a3      	ldrh	r3, [r4, #12]
 8006488:	f043 0308 	orr.w	r3, r3, #8
 800648c:	81a3      	strh	r3, [r4, #12]
 800648e:	6923      	ldr	r3, [r4, #16]
 8006490:	b94b      	cbnz	r3, 80064a6 <__swsetup_r+0x9a>
 8006492:	89a3      	ldrh	r3, [r4, #12]
 8006494:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006498:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800649c:	d003      	beq.n	80064a6 <__swsetup_r+0x9a>
 800649e:	4621      	mov	r1, r4
 80064a0:	4630      	mov	r0, r6
 80064a2:	f000 fa05 	bl	80068b0 <__smakebuf_r>
 80064a6:	89a0      	ldrh	r0, [r4, #12]
 80064a8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80064ac:	f010 0301 	ands.w	r3, r0, #1
 80064b0:	d00a      	beq.n	80064c8 <__swsetup_r+0xbc>
 80064b2:	2300      	movs	r3, #0
 80064b4:	60a3      	str	r3, [r4, #8]
 80064b6:	6963      	ldr	r3, [r4, #20]
 80064b8:	425b      	negs	r3, r3
 80064ba:	61a3      	str	r3, [r4, #24]
 80064bc:	6923      	ldr	r3, [r4, #16]
 80064be:	b943      	cbnz	r3, 80064d2 <__swsetup_r+0xc6>
 80064c0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80064c4:	d1ba      	bne.n	800643c <__swsetup_r+0x30>
 80064c6:	bd70      	pop	{r4, r5, r6, pc}
 80064c8:	0781      	lsls	r1, r0, #30
 80064ca:	bf58      	it	pl
 80064cc:	6963      	ldrpl	r3, [r4, #20]
 80064ce:	60a3      	str	r3, [r4, #8]
 80064d0:	e7f4      	b.n	80064bc <__swsetup_r+0xb0>
 80064d2:	2000      	movs	r0, #0
 80064d4:	e7f7      	b.n	80064c6 <__swsetup_r+0xba>
 80064d6:	bf00      	nop
 80064d8:	200000a8 	.word	0x200000a8
 80064dc:	08006c98 	.word	0x08006c98
 80064e0:	08006cb8 	.word	0x08006cb8
 80064e4:	08006c78 	.word	0x08006c78

080064e8 <abort>:
 80064e8:	2006      	movs	r0, #6
 80064ea:	b508      	push	{r3, lr}
 80064ec:	f000 fa62 	bl	80069b4 <raise>
 80064f0:	2001      	movs	r0, #1
 80064f2:	f7fc f842 	bl	800257a <_exit>
	...

080064f8 <__sflush_r>:
 80064f8:	898a      	ldrh	r2, [r1, #12]
 80064fa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80064fc:	4605      	mov	r5, r0
 80064fe:	0710      	lsls	r0, r2, #28
 8006500:	460c      	mov	r4, r1
 8006502:	d457      	bmi.n	80065b4 <__sflush_r+0xbc>
 8006504:	684b      	ldr	r3, [r1, #4]
 8006506:	2b00      	cmp	r3, #0
 8006508:	dc04      	bgt.n	8006514 <__sflush_r+0x1c>
 800650a:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800650c:	2b00      	cmp	r3, #0
 800650e:	dc01      	bgt.n	8006514 <__sflush_r+0x1c>
 8006510:	2000      	movs	r0, #0
 8006512:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006514:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006516:	2e00      	cmp	r6, #0
 8006518:	d0fa      	beq.n	8006510 <__sflush_r+0x18>
 800651a:	2300      	movs	r3, #0
 800651c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006520:	682f      	ldr	r7, [r5, #0]
 8006522:	602b      	str	r3, [r5, #0]
 8006524:	d032      	beq.n	800658c <__sflush_r+0x94>
 8006526:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006528:	89a3      	ldrh	r3, [r4, #12]
 800652a:	075a      	lsls	r2, r3, #29
 800652c:	d505      	bpl.n	800653a <__sflush_r+0x42>
 800652e:	6863      	ldr	r3, [r4, #4]
 8006530:	1ac0      	subs	r0, r0, r3
 8006532:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006534:	b10b      	cbz	r3, 800653a <__sflush_r+0x42>
 8006536:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006538:	1ac0      	subs	r0, r0, r3
 800653a:	2300      	movs	r3, #0
 800653c:	4602      	mov	r2, r0
 800653e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006540:	4628      	mov	r0, r5
 8006542:	6a21      	ldr	r1, [r4, #32]
 8006544:	47b0      	blx	r6
 8006546:	1c43      	adds	r3, r0, #1
 8006548:	89a3      	ldrh	r3, [r4, #12]
 800654a:	d106      	bne.n	800655a <__sflush_r+0x62>
 800654c:	6829      	ldr	r1, [r5, #0]
 800654e:	291d      	cmp	r1, #29
 8006550:	d82c      	bhi.n	80065ac <__sflush_r+0xb4>
 8006552:	4a29      	ldr	r2, [pc, #164]	; (80065f8 <__sflush_r+0x100>)
 8006554:	40ca      	lsrs	r2, r1
 8006556:	07d6      	lsls	r6, r2, #31
 8006558:	d528      	bpl.n	80065ac <__sflush_r+0xb4>
 800655a:	2200      	movs	r2, #0
 800655c:	6062      	str	r2, [r4, #4]
 800655e:	6922      	ldr	r2, [r4, #16]
 8006560:	04d9      	lsls	r1, r3, #19
 8006562:	6022      	str	r2, [r4, #0]
 8006564:	d504      	bpl.n	8006570 <__sflush_r+0x78>
 8006566:	1c42      	adds	r2, r0, #1
 8006568:	d101      	bne.n	800656e <__sflush_r+0x76>
 800656a:	682b      	ldr	r3, [r5, #0]
 800656c:	b903      	cbnz	r3, 8006570 <__sflush_r+0x78>
 800656e:	6560      	str	r0, [r4, #84]	; 0x54
 8006570:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006572:	602f      	str	r7, [r5, #0]
 8006574:	2900      	cmp	r1, #0
 8006576:	d0cb      	beq.n	8006510 <__sflush_r+0x18>
 8006578:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800657c:	4299      	cmp	r1, r3
 800657e:	d002      	beq.n	8006586 <__sflush_r+0x8e>
 8006580:	4628      	mov	r0, r5
 8006582:	f7ff fb17 	bl	8005bb4 <_free_r>
 8006586:	2000      	movs	r0, #0
 8006588:	6360      	str	r0, [r4, #52]	; 0x34
 800658a:	e7c2      	b.n	8006512 <__sflush_r+0x1a>
 800658c:	6a21      	ldr	r1, [r4, #32]
 800658e:	2301      	movs	r3, #1
 8006590:	4628      	mov	r0, r5
 8006592:	47b0      	blx	r6
 8006594:	1c41      	adds	r1, r0, #1
 8006596:	d1c7      	bne.n	8006528 <__sflush_r+0x30>
 8006598:	682b      	ldr	r3, [r5, #0]
 800659a:	2b00      	cmp	r3, #0
 800659c:	d0c4      	beq.n	8006528 <__sflush_r+0x30>
 800659e:	2b1d      	cmp	r3, #29
 80065a0:	d001      	beq.n	80065a6 <__sflush_r+0xae>
 80065a2:	2b16      	cmp	r3, #22
 80065a4:	d101      	bne.n	80065aa <__sflush_r+0xb2>
 80065a6:	602f      	str	r7, [r5, #0]
 80065a8:	e7b2      	b.n	8006510 <__sflush_r+0x18>
 80065aa:	89a3      	ldrh	r3, [r4, #12]
 80065ac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80065b0:	81a3      	strh	r3, [r4, #12]
 80065b2:	e7ae      	b.n	8006512 <__sflush_r+0x1a>
 80065b4:	690f      	ldr	r7, [r1, #16]
 80065b6:	2f00      	cmp	r7, #0
 80065b8:	d0aa      	beq.n	8006510 <__sflush_r+0x18>
 80065ba:	0793      	lsls	r3, r2, #30
 80065bc:	bf18      	it	ne
 80065be:	2300      	movne	r3, #0
 80065c0:	680e      	ldr	r6, [r1, #0]
 80065c2:	bf08      	it	eq
 80065c4:	694b      	ldreq	r3, [r1, #20]
 80065c6:	1bf6      	subs	r6, r6, r7
 80065c8:	600f      	str	r7, [r1, #0]
 80065ca:	608b      	str	r3, [r1, #8]
 80065cc:	2e00      	cmp	r6, #0
 80065ce:	dd9f      	ble.n	8006510 <__sflush_r+0x18>
 80065d0:	4633      	mov	r3, r6
 80065d2:	463a      	mov	r2, r7
 80065d4:	4628      	mov	r0, r5
 80065d6:	6a21      	ldr	r1, [r4, #32]
 80065d8:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 80065dc:	47e0      	blx	ip
 80065de:	2800      	cmp	r0, #0
 80065e0:	dc06      	bgt.n	80065f0 <__sflush_r+0xf8>
 80065e2:	89a3      	ldrh	r3, [r4, #12]
 80065e4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80065e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80065ec:	81a3      	strh	r3, [r4, #12]
 80065ee:	e790      	b.n	8006512 <__sflush_r+0x1a>
 80065f0:	4407      	add	r7, r0
 80065f2:	1a36      	subs	r6, r6, r0
 80065f4:	e7ea      	b.n	80065cc <__sflush_r+0xd4>
 80065f6:	bf00      	nop
 80065f8:	20400001 	.word	0x20400001

080065fc <_fflush_r>:
 80065fc:	b538      	push	{r3, r4, r5, lr}
 80065fe:	690b      	ldr	r3, [r1, #16]
 8006600:	4605      	mov	r5, r0
 8006602:	460c      	mov	r4, r1
 8006604:	b913      	cbnz	r3, 800660c <_fflush_r+0x10>
 8006606:	2500      	movs	r5, #0
 8006608:	4628      	mov	r0, r5
 800660a:	bd38      	pop	{r3, r4, r5, pc}
 800660c:	b118      	cbz	r0, 8006616 <_fflush_r+0x1a>
 800660e:	6983      	ldr	r3, [r0, #24]
 8006610:	b90b      	cbnz	r3, 8006616 <_fflush_r+0x1a>
 8006612:	f000 f887 	bl	8006724 <__sinit>
 8006616:	4b14      	ldr	r3, [pc, #80]	; (8006668 <_fflush_r+0x6c>)
 8006618:	429c      	cmp	r4, r3
 800661a:	d11b      	bne.n	8006654 <_fflush_r+0x58>
 800661c:	686c      	ldr	r4, [r5, #4]
 800661e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006622:	2b00      	cmp	r3, #0
 8006624:	d0ef      	beq.n	8006606 <_fflush_r+0xa>
 8006626:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006628:	07d0      	lsls	r0, r2, #31
 800662a:	d404      	bmi.n	8006636 <_fflush_r+0x3a>
 800662c:	0599      	lsls	r1, r3, #22
 800662e:	d402      	bmi.n	8006636 <_fflush_r+0x3a>
 8006630:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006632:	f000 f915 	bl	8006860 <__retarget_lock_acquire_recursive>
 8006636:	4628      	mov	r0, r5
 8006638:	4621      	mov	r1, r4
 800663a:	f7ff ff5d 	bl	80064f8 <__sflush_r>
 800663e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006640:	4605      	mov	r5, r0
 8006642:	07da      	lsls	r2, r3, #31
 8006644:	d4e0      	bmi.n	8006608 <_fflush_r+0xc>
 8006646:	89a3      	ldrh	r3, [r4, #12]
 8006648:	059b      	lsls	r3, r3, #22
 800664a:	d4dd      	bmi.n	8006608 <_fflush_r+0xc>
 800664c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800664e:	f000 f908 	bl	8006862 <__retarget_lock_release_recursive>
 8006652:	e7d9      	b.n	8006608 <_fflush_r+0xc>
 8006654:	4b05      	ldr	r3, [pc, #20]	; (800666c <_fflush_r+0x70>)
 8006656:	429c      	cmp	r4, r3
 8006658:	d101      	bne.n	800665e <_fflush_r+0x62>
 800665a:	68ac      	ldr	r4, [r5, #8]
 800665c:	e7df      	b.n	800661e <_fflush_r+0x22>
 800665e:	4b04      	ldr	r3, [pc, #16]	; (8006670 <_fflush_r+0x74>)
 8006660:	429c      	cmp	r4, r3
 8006662:	bf08      	it	eq
 8006664:	68ec      	ldreq	r4, [r5, #12]
 8006666:	e7da      	b.n	800661e <_fflush_r+0x22>
 8006668:	08006c98 	.word	0x08006c98
 800666c:	08006cb8 	.word	0x08006cb8
 8006670:	08006c78 	.word	0x08006c78

08006674 <std>:
 8006674:	2300      	movs	r3, #0
 8006676:	b510      	push	{r4, lr}
 8006678:	4604      	mov	r4, r0
 800667a:	e9c0 3300 	strd	r3, r3, [r0]
 800667e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006682:	6083      	str	r3, [r0, #8]
 8006684:	8181      	strh	r1, [r0, #12]
 8006686:	6643      	str	r3, [r0, #100]	; 0x64
 8006688:	81c2      	strh	r2, [r0, #14]
 800668a:	6183      	str	r3, [r0, #24]
 800668c:	4619      	mov	r1, r3
 800668e:	2208      	movs	r2, #8
 8006690:	305c      	adds	r0, #92	; 0x5c
 8006692:	f7ff f9e3 	bl	8005a5c <memset>
 8006696:	4b05      	ldr	r3, [pc, #20]	; (80066ac <std+0x38>)
 8006698:	6224      	str	r4, [r4, #32]
 800669a:	6263      	str	r3, [r4, #36]	; 0x24
 800669c:	4b04      	ldr	r3, [pc, #16]	; (80066b0 <std+0x3c>)
 800669e:	62a3      	str	r3, [r4, #40]	; 0x28
 80066a0:	4b04      	ldr	r3, [pc, #16]	; (80066b4 <std+0x40>)
 80066a2:	62e3      	str	r3, [r4, #44]	; 0x2c
 80066a4:	4b04      	ldr	r3, [pc, #16]	; (80066b8 <std+0x44>)
 80066a6:	6323      	str	r3, [r4, #48]	; 0x30
 80066a8:	bd10      	pop	{r4, pc}
 80066aa:	bf00      	nop
 80066ac:	080069ed 	.word	0x080069ed
 80066b0:	08006a0f 	.word	0x08006a0f
 80066b4:	08006a47 	.word	0x08006a47
 80066b8:	08006a6b 	.word	0x08006a6b

080066bc <_cleanup_r>:
 80066bc:	4901      	ldr	r1, [pc, #4]	; (80066c4 <_cleanup_r+0x8>)
 80066be:	f000 b8af 	b.w	8006820 <_fwalk_reent>
 80066c2:	bf00      	nop
 80066c4:	080065fd 	.word	0x080065fd

080066c8 <__sfmoreglue>:
 80066c8:	2268      	movs	r2, #104	; 0x68
 80066ca:	b570      	push	{r4, r5, r6, lr}
 80066cc:	1e4d      	subs	r5, r1, #1
 80066ce:	4355      	muls	r5, r2
 80066d0:	460e      	mov	r6, r1
 80066d2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80066d6:	f7ff fad5 	bl	8005c84 <_malloc_r>
 80066da:	4604      	mov	r4, r0
 80066dc:	b140      	cbz	r0, 80066f0 <__sfmoreglue+0x28>
 80066de:	2100      	movs	r1, #0
 80066e0:	e9c0 1600 	strd	r1, r6, [r0]
 80066e4:	300c      	adds	r0, #12
 80066e6:	60a0      	str	r0, [r4, #8]
 80066e8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80066ec:	f7ff f9b6 	bl	8005a5c <memset>
 80066f0:	4620      	mov	r0, r4
 80066f2:	bd70      	pop	{r4, r5, r6, pc}

080066f4 <__sfp_lock_acquire>:
 80066f4:	4801      	ldr	r0, [pc, #4]	; (80066fc <__sfp_lock_acquire+0x8>)
 80066f6:	f000 b8b3 	b.w	8006860 <__retarget_lock_acquire_recursive>
 80066fa:	bf00      	nop
 80066fc:	200004bd 	.word	0x200004bd

08006700 <__sfp_lock_release>:
 8006700:	4801      	ldr	r0, [pc, #4]	; (8006708 <__sfp_lock_release+0x8>)
 8006702:	f000 b8ae 	b.w	8006862 <__retarget_lock_release_recursive>
 8006706:	bf00      	nop
 8006708:	200004bd 	.word	0x200004bd

0800670c <__sinit_lock_acquire>:
 800670c:	4801      	ldr	r0, [pc, #4]	; (8006714 <__sinit_lock_acquire+0x8>)
 800670e:	f000 b8a7 	b.w	8006860 <__retarget_lock_acquire_recursive>
 8006712:	bf00      	nop
 8006714:	200004be 	.word	0x200004be

08006718 <__sinit_lock_release>:
 8006718:	4801      	ldr	r0, [pc, #4]	; (8006720 <__sinit_lock_release+0x8>)
 800671a:	f000 b8a2 	b.w	8006862 <__retarget_lock_release_recursive>
 800671e:	bf00      	nop
 8006720:	200004be 	.word	0x200004be

08006724 <__sinit>:
 8006724:	b510      	push	{r4, lr}
 8006726:	4604      	mov	r4, r0
 8006728:	f7ff fff0 	bl	800670c <__sinit_lock_acquire>
 800672c:	69a3      	ldr	r3, [r4, #24]
 800672e:	b11b      	cbz	r3, 8006738 <__sinit+0x14>
 8006730:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006734:	f7ff bff0 	b.w	8006718 <__sinit_lock_release>
 8006738:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800673c:	6523      	str	r3, [r4, #80]	; 0x50
 800673e:	4b13      	ldr	r3, [pc, #76]	; (800678c <__sinit+0x68>)
 8006740:	4a13      	ldr	r2, [pc, #76]	; (8006790 <__sinit+0x6c>)
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	62a2      	str	r2, [r4, #40]	; 0x28
 8006746:	42a3      	cmp	r3, r4
 8006748:	bf08      	it	eq
 800674a:	2301      	moveq	r3, #1
 800674c:	4620      	mov	r0, r4
 800674e:	bf08      	it	eq
 8006750:	61a3      	streq	r3, [r4, #24]
 8006752:	f000 f81f 	bl	8006794 <__sfp>
 8006756:	6060      	str	r0, [r4, #4]
 8006758:	4620      	mov	r0, r4
 800675a:	f000 f81b 	bl	8006794 <__sfp>
 800675e:	60a0      	str	r0, [r4, #8]
 8006760:	4620      	mov	r0, r4
 8006762:	f000 f817 	bl	8006794 <__sfp>
 8006766:	2200      	movs	r2, #0
 8006768:	2104      	movs	r1, #4
 800676a:	60e0      	str	r0, [r4, #12]
 800676c:	6860      	ldr	r0, [r4, #4]
 800676e:	f7ff ff81 	bl	8006674 <std>
 8006772:	2201      	movs	r2, #1
 8006774:	2109      	movs	r1, #9
 8006776:	68a0      	ldr	r0, [r4, #8]
 8006778:	f7ff ff7c 	bl	8006674 <std>
 800677c:	2202      	movs	r2, #2
 800677e:	2112      	movs	r1, #18
 8006780:	68e0      	ldr	r0, [r4, #12]
 8006782:	f7ff ff77 	bl	8006674 <std>
 8006786:	2301      	movs	r3, #1
 8006788:	61a3      	str	r3, [r4, #24]
 800678a:	e7d1      	b.n	8006730 <__sinit+0xc>
 800678c:	08006b90 	.word	0x08006b90
 8006790:	080066bd 	.word	0x080066bd

08006794 <__sfp>:
 8006794:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006796:	4607      	mov	r7, r0
 8006798:	f7ff ffac 	bl	80066f4 <__sfp_lock_acquire>
 800679c:	4b1e      	ldr	r3, [pc, #120]	; (8006818 <__sfp+0x84>)
 800679e:	681e      	ldr	r6, [r3, #0]
 80067a0:	69b3      	ldr	r3, [r6, #24]
 80067a2:	b913      	cbnz	r3, 80067aa <__sfp+0x16>
 80067a4:	4630      	mov	r0, r6
 80067a6:	f7ff ffbd 	bl	8006724 <__sinit>
 80067aa:	3648      	adds	r6, #72	; 0x48
 80067ac:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80067b0:	3b01      	subs	r3, #1
 80067b2:	d503      	bpl.n	80067bc <__sfp+0x28>
 80067b4:	6833      	ldr	r3, [r6, #0]
 80067b6:	b30b      	cbz	r3, 80067fc <__sfp+0x68>
 80067b8:	6836      	ldr	r6, [r6, #0]
 80067ba:	e7f7      	b.n	80067ac <__sfp+0x18>
 80067bc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80067c0:	b9d5      	cbnz	r5, 80067f8 <__sfp+0x64>
 80067c2:	4b16      	ldr	r3, [pc, #88]	; (800681c <__sfp+0x88>)
 80067c4:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80067c8:	60e3      	str	r3, [r4, #12]
 80067ca:	6665      	str	r5, [r4, #100]	; 0x64
 80067cc:	f000 f847 	bl	800685e <__retarget_lock_init_recursive>
 80067d0:	f7ff ff96 	bl	8006700 <__sfp_lock_release>
 80067d4:	2208      	movs	r2, #8
 80067d6:	4629      	mov	r1, r5
 80067d8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80067dc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80067e0:	6025      	str	r5, [r4, #0]
 80067e2:	61a5      	str	r5, [r4, #24]
 80067e4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80067e8:	f7ff f938 	bl	8005a5c <memset>
 80067ec:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80067f0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80067f4:	4620      	mov	r0, r4
 80067f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80067f8:	3468      	adds	r4, #104	; 0x68
 80067fa:	e7d9      	b.n	80067b0 <__sfp+0x1c>
 80067fc:	2104      	movs	r1, #4
 80067fe:	4638      	mov	r0, r7
 8006800:	f7ff ff62 	bl	80066c8 <__sfmoreglue>
 8006804:	4604      	mov	r4, r0
 8006806:	6030      	str	r0, [r6, #0]
 8006808:	2800      	cmp	r0, #0
 800680a:	d1d5      	bne.n	80067b8 <__sfp+0x24>
 800680c:	f7ff ff78 	bl	8006700 <__sfp_lock_release>
 8006810:	230c      	movs	r3, #12
 8006812:	603b      	str	r3, [r7, #0]
 8006814:	e7ee      	b.n	80067f4 <__sfp+0x60>
 8006816:	bf00      	nop
 8006818:	08006b90 	.word	0x08006b90
 800681c:	ffff0001 	.word	0xffff0001

08006820 <_fwalk_reent>:
 8006820:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006824:	4606      	mov	r6, r0
 8006826:	4688      	mov	r8, r1
 8006828:	2700      	movs	r7, #0
 800682a:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800682e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006832:	f1b9 0901 	subs.w	r9, r9, #1
 8006836:	d505      	bpl.n	8006844 <_fwalk_reent+0x24>
 8006838:	6824      	ldr	r4, [r4, #0]
 800683a:	2c00      	cmp	r4, #0
 800683c:	d1f7      	bne.n	800682e <_fwalk_reent+0xe>
 800683e:	4638      	mov	r0, r7
 8006840:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006844:	89ab      	ldrh	r3, [r5, #12]
 8006846:	2b01      	cmp	r3, #1
 8006848:	d907      	bls.n	800685a <_fwalk_reent+0x3a>
 800684a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800684e:	3301      	adds	r3, #1
 8006850:	d003      	beq.n	800685a <_fwalk_reent+0x3a>
 8006852:	4629      	mov	r1, r5
 8006854:	4630      	mov	r0, r6
 8006856:	47c0      	blx	r8
 8006858:	4307      	orrs	r7, r0
 800685a:	3568      	adds	r5, #104	; 0x68
 800685c:	e7e9      	b.n	8006832 <_fwalk_reent+0x12>

0800685e <__retarget_lock_init_recursive>:
 800685e:	4770      	bx	lr

08006860 <__retarget_lock_acquire_recursive>:
 8006860:	4770      	bx	lr

08006862 <__retarget_lock_release_recursive>:
 8006862:	4770      	bx	lr

08006864 <__swhatbuf_r>:
 8006864:	b570      	push	{r4, r5, r6, lr}
 8006866:	460e      	mov	r6, r1
 8006868:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800686c:	4614      	mov	r4, r2
 800686e:	2900      	cmp	r1, #0
 8006870:	461d      	mov	r5, r3
 8006872:	b096      	sub	sp, #88	; 0x58
 8006874:	da08      	bge.n	8006888 <__swhatbuf_r+0x24>
 8006876:	2200      	movs	r2, #0
 8006878:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800687c:	602a      	str	r2, [r5, #0]
 800687e:	061a      	lsls	r2, r3, #24
 8006880:	d410      	bmi.n	80068a4 <__swhatbuf_r+0x40>
 8006882:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006886:	e00e      	b.n	80068a6 <__swhatbuf_r+0x42>
 8006888:	466a      	mov	r2, sp
 800688a:	f000 f915 	bl	8006ab8 <_fstat_r>
 800688e:	2800      	cmp	r0, #0
 8006890:	dbf1      	blt.n	8006876 <__swhatbuf_r+0x12>
 8006892:	9a01      	ldr	r2, [sp, #4]
 8006894:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006898:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800689c:	425a      	negs	r2, r3
 800689e:	415a      	adcs	r2, r3
 80068a0:	602a      	str	r2, [r5, #0]
 80068a2:	e7ee      	b.n	8006882 <__swhatbuf_r+0x1e>
 80068a4:	2340      	movs	r3, #64	; 0x40
 80068a6:	2000      	movs	r0, #0
 80068a8:	6023      	str	r3, [r4, #0]
 80068aa:	b016      	add	sp, #88	; 0x58
 80068ac:	bd70      	pop	{r4, r5, r6, pc}
	...

080068b0 <__smakebuf_r>:
 80068b0:	898b      	ldrh	r3, [r1, #12]
 80068b2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80068b4:	079d      	lsls	r5, r3, #30
 80068b6:	4606      	mov	r6, r0
 80068b8:	460c      	mov	r4, r1
 80068ba:	d507      	bpl.n	80068cc <__smakebuf_r+0x1c>
 80068bc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80068c0:	6023      	str	r3, [r4, #0]
 80068c2:	6123      	str	r3, [r4, #16]
 80068c4:	2301      	movs	r3, #1
 80068c6:	6163      	str	r3, [r4, #20]
 80068c8:	b002      	add	sp, #8
 80068ca:	bd70      	pop	{r4, r5, r6, pc}
 80068cc:	466a      	mov	r2, sp
 80068ce:	ab01      	add	r3, sp, #4
 80068d0:	f7ff ffc8 	bl	8006864 <__swhatbuf_r>
 80068d4:	9900      	ldr	r1, [sp, #0]
 80068d6:	4605      	mov	r5, r0
 80068d8:	4630      	mov	r0, r6
 80068da:	f7ff f9d3 	bl	8005c84 <_malloc_r>
 80068de:	b948      	cbnz	r0, 80068f4 <__smakebuf_r+0x44>
 80068e0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80068e4:	059a      	lsls	r2, r3, #22
 80068e6:	d4ef      	bmi.n	80068c8 <__smakebuf_r+0x18>
 80068e8:	f023 0303 	bic.w	r3, r3, #3
 80068ec:	f043 0302 	orr.w	r3, r3, #2
 80068f0:	81a3      	strh	r3, [r4, #12]
 80068f2:	e7e3      	b.n	80068bc <__smakebuf_r+0xc>
 80068f4:	4b0d      	ldr	r3, [pc, #52]	; (800692c <__smakebuf_r+0x7c>)
 80068f6:	62b3      	str	r3, [r6, #40]	; 0x28
 80068f8:	89a3      	ldrh	r3, [r4, #12]
 80068fa:	6020      	str	r0, [r4, #0]
 80068fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006900:	81a3      	strh	r3, [r4, #12]
 8006902:	9b00      	ldr	r3, [sp, #0]
 8006904:	6120      	str	r0, [r4, #16]
 8006906:	6163      	str	r3, [r4, #20]
 8006908:	9b01      	ldr	r3, [sp, #4]
 800690a:	b15b      	cbz	r3, 8006924 <__smakebuf_r+0x74>
 800690c:	4630      	mov	r0, r6
 800690e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006912:	f000 f8e3 	bl	8006adc <_isatty_r>
 8006916:	b128      	cbz	r0, 8006924 <__smakebuf_r+0x74>
 8006918:	89a3      	ldrh	r3, [r4, #12]
 800691a:	f023 0303 	bic.w	r3, r3, #3
 800691e:	f043 0301 	orr.w	r3, r3, #1
 8006922:	81a3      	strh	r3, [r4, #12]
 8006924:	89a0      	ldrh	r0, [r4, #12]
 8006926:	4305      	orrs	r5, r0
 8006928:	81a5      	strh	r5, [r4, #12]
 800692a:	e7cd      	b.n	80068c8 <__smakebuf_r+0x18>
 800692c:	080066bd 	.word	0x080066bd

08006930 <memchr>:
 8006930:	4603      	mov	r3, r0
 8006932:	b510      	push	{r4, lr}
 8006934:	b2c9      	uxtb	r1, r1
 8006936:	4402      	add	r2, r0
 8006938:	4293      	cmp	r3, r2
 800693a:	4618      	mov	r0, r3
 800693c:	d101      	bne.n	8006942 <memchr+0x12>
 800693e:	2000      	movs	r0, #0
 8006940:	e003      	b.n	800694a <memchr+0x1a>
 8006942:	7804      	ldrb	r4, [r0, #0]
 8006944:	3301      	adds	r3, #1
 8006946:	428c      	cmp	r4, r1
 8006948:	d1f6      	bne.n	8006938 <memchr+0x8>
 800694a:	bd10      	pop	{r4, pc}

0800694c <__malloc_lock>:
 800694c:	4801      	ldr	r0, [pc, #4]	; (8006954 <__malloc_lock+0x8>)
 800694e:	f7ff bf87 	b.w	8006860 <__retarget_lock_acquire_recursive>
 8006952:	bf00      	nop
 8006954:	200004bc 	.word	0x200004bc

08006958 <__malloc_unlock>:
 8006958:	4801      	ldr	r0, [pc, #4]	; (8006960 <__malloc_unlock+0x8>)
 800695a:	f7ff bf82 	b.w	8006862 <__retarget_lock_release_recursive>
 800695e:	bf00      	nop
 8006960:	200004bc 	.word	0x200004bc

08006964 <_raise_r>:
 8006964:	291f      	cmp	r1, #31
 8006966:	b538      	push	{r3, r4, r5, lr}
 8006968:	4604      	mov	r4, r0
 800696a:	460d      	mov	r5, r1
 800696c:	d904      	bls.n	8006978 <_raise_r+0x14>
 800696e:	2316      	movs	r3, #22
 8006970:	6003      	str	r3, [r0, #0]
 8006972:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006976:	bd38      	pop	{r3, r4, r5, pc}
 8006978:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800697a:	b112      	cbz	r2, 8006982 <_raise_r+0x1e>
 800697c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006980:	b94b      	cbnz	r3, 8006996 <_raise_r+0x32>
 8006982:	4620      	mov	r0, r4
 8006984:	f000 f830 	bl	80069e8 <_getpid_r>
 8006988:	462a      	mov	r2, r5
 800698a:	4601      	mov	r1, r0
 800698c:	4620      	mov	r0, r4
 800698e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006992:	f000 b817 	b.w	80069c4 <_kill_r>
 8006996:	2b01      	cmp	r3, #1
 8006998:	d00a      	beq.n	80069b0 <_raise_r+0x4c>
 800699a:	1c59      	adds	r1, r3, #1
 800699c:	d103      	bne.n	80069a6 <_raise_r+0x42>
 800699e:	2316      	movs	r3, #22
 80069a0:	6003      	str	r3, [r0, #0]
 80069a2:	2001      	movs	r0, #1
 80069a4:	e7e7      	b.n	8006976 <_raise_r+0x12>
 80069a6:	2400      	movs	r4, #0
 80069a8:	4628      	mov	r0, r5
 80069aa:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80069ae:	4798      	blx	r3
 80069b0:	2000      	movs	r0, #0
 80069b2:	e7e0      	b.n	8006976 <_raise_r+0x12>

080069b4 <raise>:
 80069b4:	4b02      	ldr	r3, [pc, #8]	; (80069c0 <raise+0xc>)
 80069b6:	4601      	mov	r1, r0
 80069b8:	6818      	ldr	r0, [r3, #0]
 80069ba:	f7ff bfd3 	b.w	8006964 <_raise_r>
 80069be:	bf00      	nop
 80069c0:	200000a8 	.word	0x200000a8

080069c4 <_kill_r>:
 80069c4:	b538      	push	{r3, r4, r5, lr}
 80069c6:	2300      	movs	r3, #0
 80069c8:	4d06      	ldr	r5, [pc, #24]	; (80069e4 <_kill_r+0x20>)
 80069ca:	4604      	mov	r4, r0
 80069cc:	4608      	mov	r0, r1
 80069ce:	4611      	mov	r1, r2
 80069d0:	602b      	str	r3, [r5, #0]
 80069d2:	f7fb fdc2 	bl	800255a <_kill>
 80069d6:	1c43      	adds	r3, r0, #1
 80069d8:	d102      	bne.n	80069e0 <_kill_r+0x1c>
 80069da:	682b      	ldr	r3, [r5, #0]
 80069dc:	b103      	cbz	r3, 80069e0 <_kill_r+0x1c>
 80069de:	6023      	str	r3, [r4, #0]
 80069e0:	bd38      	pop	{r3, r4, r5, pc}
 80069e2:	bf00      	nop
 80069e4:	200004c0 	.word	0x200004c0

080069e8 <_getpid_r>:
 80069e8:	f7fb bdb0 	b.w	800254c <_getpid>

080069ec <__sread>:
 80069ec:	b510      	push	{r4, lr}
 80069ee:	460c      	mov	r4, r1
 80069f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80069f4:	f000 f894 	bl	8006b20 <_read_r>
 80069f8:	2800      	cmp	r0, #0
 80069fa:	bfab      	itete	ge
 80069fc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80069fe:	89a3      	ldrhlt	r3, [r4, #12]
 8006a00:	181b      	addge	r3, r3, r0
 8006a02:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006a06:	bfac      	ite	ge
 8006a08:	6563      	strge	r3, [r4, #84]	; 0x54
 8006a0a:	81a3      	strhlt	r3, [r4, #12]
 8006a0c:	bd10      	pop	{r4, pc}

08006a0e <__swrite>:
 8006a0e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a12:	461f      	mov	r7, r3
 8006a14:	898b      	ldrh	r3, [r1, #12]
 8006a16:	4605      	mov	r5, r0
 8006a18:	05db      	lsls	r3, r3, #23
 8006a1a:	460c      	mov	r4, r1
 8006a1c:	4616      	mov	r6, r2
 8006a1e:	d505      	bpl.n	8006a2c <__swrite+0x1e>
 8006a20:	2302      	movs	r3, #2
 8006a22:	2200      	movs	r2, #0
 8006a24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a28:	f000 f868 	bl	8006afc <_lseek_r>
 8006a2c:	89a3      	ldrh	r3, [r4, #12]
 8006a2e:	4632      	mov	r2, r6
 8006a30:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006a34:	81a3      	strh	r3, [r4, #12]
 8006a36:	4628      	mov	r0, r5
 8006a38:	463b      	mov	r3, r7
 8006a3a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006a3e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006a42:	f000 b817 	b.w	8006a74 <_write_r>

08006a46 <__sseek>:
 8006a46:	b510      	push	{r4, lr}
 8006a48:	460c      	mov	r4, r1
 8006a4a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a4e:	f000 f855 	bl	8006afc <_lseek_r>
 8006a52:	1c43      	adds	r3, r0, #1
 8006a54:	89a3      	ldrh	r3, [r4, #12]
 8006a56:	bf15      	itete	ne
 8006a58:	6560      	strne	r0, [r4, #84]	; 0x54
 8006a5a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006a5e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006a62:	81a3      	strheq	r3, [r4, #12]
 8006a64:	bf18      	it	ne
 8006a66:	81a3      	strhne	r3, [r4, #12]
 8006a68:	bd10      	pop	{r4, pc}

08006a6a <__sclose>:
 8006a6a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a6e:	f000 b813 	b.w	8006a98 <_close_r>
	...

08006a74 <_write_r>:
 8006a74:	b538      	push	{r3, r4, r5, lr}
 8006a76:	4604      	mov	r4, r0
 8006a78:	4608      	mov	r0, r1
 8006a7a:	4611      	mov	r1, r2
 8006a7c:	2200      	movs	r2, #0
 8006a7e:	4d05      	ldr	r5, [pc, #20]	; (8006a94 <_write_r+0x20>)
 8006a80:	602a      	str	r2, [r5, #0]
 8006a82:	461a      	mov	r2, r3
 8006a84:	f7fb fda0 	bl	80025c8 <_write>
 8006a88:	1c43      	adds	r3, r0, #1
 8006a8a:	d102      	bne.n	8006a92 <_write_r+0x1e>
 8006a8c:	682b      	ldr	r3, [r5, #0]
 8006a8e:	b103      	cbz	r3, 8006a92 <_write_r+0x1e>
 8006a90:	6023      	str	r3, [r4, #0]
 8006a92:	bd38      	pop	{r3, r4, r5, pc}
 8006a94:	200004c0 	.word	0x200004c0

08006a98 <_close_r>:
 8006a98:	b538      	push	{r3, r4, r5, lr}
 8006a9a:	2300      	movs	r3, #0
 8006a9c:	4d05      	ldr	r5, [pc, #20]	; (8006ab4 <_close_r+0x1c>)
 8006a9e:	4604      	mov	r4, r0
 8006aa0:	4608      	mov	r0, r1
 8006aa2:	602b      	str	r3, [r5, #0]
 8006aa4:	f7fb fdac 	bl	8002600 <_close>
 8006aa8:	1c43      	adds	r3, r0, #1
 8006aaa:	d102      	bne.n	8006ab2 <_close_r+0x1a>
 8006aac:	682b      	ldr	r3, [r5, #0]
 8006aae:	b103      	cbz	r3, 8006ab2 <_close_r+0x1a>
 8006ab0:	6023      	str	r3, [r4, #0]
 8006ab2:	bd38      	pop	{r3, r4, r5, pc}
 8006ab4:	200004c0 	.word	0x200004c0

08006ab8 <_fstat_r>:
 8006ab8:	b538      	push	{r3, r4, r5, lr}
 8006aba:	2300      	movs	r3, #0
 8006abc:	4d06      	ldr	r5, [pc, #24]	; (8006ad8 <_fstat_r+0x20>)
 8006abe:	4604      	mov	r4, r0
 8006ac0:	4608      	mov	r0, r1
 8006ac2:	4611      	mov	r1, r2
 8006ac4:	602b      	str	r3, [r5, #0]
 8006ac6:	f7fb fda6 	bl	8002616 <_fstat>
 8006aca:	1c43      	adds	r3, r0, #1
 8006acc:	d102      	bne.n	8006ad4 <_fstat_r+0x1c>
 8006ace:	682b      	ldr	r3, [r5, #0]
 8006ad0:	b103      	cbz	r3, 8006ad4 <_fstat_r+0x1c>
 8006ad2:	6023      	str	r3, [r4, #0]
 8006ad4:	bd38      	pop	{r3, r4, r5, pc}
 8006ad6:	bf00      	nop
 8006ad8:	200004c0 	.word	0x200004c0

08006adc <_isatty_r>:
 8006adc:	b538      	push	{r3, r4, r5, lr}
 8006ade:	2300      	movs	r3, #0
 8006ae0:	4d05      	ldr	r5, [pc, #20]	; (8006af8 <_isatty_r+0x1c>)
 8006ae2:	4604      	mov	r4, r0
 8006ae4:	4608      	mov	r0, r1
 8006ae6:	602b      	str	r3, [r5, #0]
 8006ae8:	f7fb fda4 	bl	8002634 <_isatty>
 8006aec:	1c43      	adds	r3, r0, #1
 8006aee:	d102      	bne.n	8006af6 <_isatty_r+0x1a>
 8006af0:	682b      	ldr	r3, [r5, #0]
 8006af2:	b103      	cbz	r3, 8006af6 <_isatty_r+0x1a>
 8006af4:	6023      	str	r3, [r4, #0]
 8006af6:	bd38      	pop	{r3, r4, r5, pc}
 8006af8:	200004c0 	.word	0x200004c0

08006afc <_lseek_r>:
 8006afc:	b538      	push	{r3, r4, r5, lr}
 8006afe:	4604      	mov	r4, r0
 8006b00:	4608      	mov	r0, r1
 8006b02:	4611      	mov	r1, r2
 8006b04:	2200      	movs	r2, #0
 8006b06:	4d05      	ldr	r5, [pc, #20]	; (8006b1c <_lseek_r+0x20>)
 8006b08:	602a      	str	r2, [r5, #0]
 8006b0a:	461a      	mov	r2, r3
 8006b0c:	f7fb fd9c 	bl	8002648 <_lseek>
 8006b10:	1c43      	adds	r3, r0, #1
 8006b12:	d102      	bne.n	8006b1a <_lseek_r+0x1e>
 8006b14:	682b      	ldr	r3, [r5, #0]
 8006b16:	b103      	cbz	r3, 8006b1a <_lseek_r+0x1e>
 8006b18:	6023      	str	r3, [r4, #0]
 8006b1a:	bd38      	pop	{r3, r4, r5, pc}
 8006b1c:	200004c0 	.word	0x200004c0

08006b20 <_read_r>:
 8006b20:	b538      	push	{r3, r4, r5, lr}
 8006b22:	4604      	mov	r4, r0
 8006b24:	4608      	mov	r0, r1
 8006b26:	4611      	mov	r1, r2
 8006b28:	2200      	movs	r2, #0
 8006b2a:	4d05      	ldr	r5, [pc, #20]	; (8006b40 <_read_r+0x20>)
 8006b2c:	602a      	str	r2, [r5, #0]
 8006b2e:	461a      	mov	r2, r3
 8006b30:	f7fb fd2d 	bl	800258e <_read>
 8006b34:	1c43      	adds	r3, r0, #1
 8006b36:	d102      	bne.n	8006b3e <_read_r+0x1e>
 8006b38:	682b      	ldr	r3, [r5, #0]
 8006b3a:	b103      	cbz	r3, 8006b3e <_read_r+0x1e>
 8006b3c:	6023      	str	r3, [r4, #0]
 8006b3e:	bd38      	pop	{r3, r4, r5, pc}
 8006b40:	200004c0 	.word	0x200004c0

08006b44 <_init>:
 8006b44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b46:	bf00      	nop
 8006b48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006b4a:	bc08      	pop	{r3}
 8006b4c:	469e      	mov	lr, r3
 8006b4e:	4770      	bx	lr

08006b50 <_fini>:
 8006b50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b52:	bf00      	nop
 8006b54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006b56:	bc08      	pop	{r3}
 8006b58:	469e      	mov	lr, r3
 8006b5a:	4770      	bx	lr
