TimeQuest Timing Analyzer report for DE3_dsp_design_top
Thu Mar 03 17:35:34 2011
Quartus II 64-Bit Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 900mV 85C Model Fmax Summary
  7. Slow 900mV 85C Model Setup Summary
  8. Slow 900mV 85C Model Hold Summary
  9. Slow 900mV 85C Model Recovery Summary
 10. Slow 900mV 85C Model Removal Summary
 11. Slow 900mV 85C Model Minimum Pulse Width Summary
 12. Setup Times
 13. Hold Times
 14. Clock to Output Times
 15. Minimum Clock to Output Times
 16. Propagation Delay
 17. Minimum Propagation Delay
 18. Slow 900mV 85C Model Metastability Report
 19. Slow 900mV 0C Model Fmax Summary
 20. Slow 900mV 0C Model Setup Summary
 21. Slow 900mV 0C Model Hold Summary
 22. Slow 900mV 0C Model Recovery Summary
 23. Slow 900mV 0C Model Removal Summary
 24. Slow 900mV 0C Model Minimum Pulse Width Summary
 25. Setup Times
 26. Hold Times
 27. Clock to Output Times
 28. Minimum Clock to Output Times
 29. Propagation Delay
 30. Minimum Propagation Delay
 31. Slow 900mV 0C Model Metastability Report
 32. Fast 900mV 0C Model Setup Summary
 33. Fast 900mV 0C Model Hold Summary
 34. Fast 900mV 0C Model Recovery Summary
 35. Fast 900mV 0C Model Removal Summary
 36. Fast 900mV 0C Model Minimum Pulse Width Summary
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Propagation Delay
 42. Minimum Propagation Delay
 43. Fast 900mV 0C Model Metastability Report
 44. Multicorner Timing Analysis Summary
 45. Setup Times
 46. Hold Times
 47. Clock to Output Times
 48. Minimum Clock to Output Times
 49. Progagation Delay
 50. Minimum Progagation Delay
 51. Board Trace Model Assignments
 52. Input Transition Times
 53. Signal Integrity Metrics (Slow 900mv 0c Model)
 54. Signal Integrity Metrics (Slow 900mv 85c Model)
 55. Signal Integrity Metrics (Fast 900mv 0c Model)
 56. Setup Transfers
 57. Hold Transfers
 58. Recovery Transfers
 59. Removal Transfers
 60. Report TCCS
 61. Report RSKM
 62. Unconstrained Paths
 63. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version ;
; Revision Name      ; DE3_dsp_design_top                                              ;
; Device Family      ; Stratix IV                                                      ;
; Device Name        ; EP4SGX230KF40C2                                                 ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Enabled                                                         ;
+--------------------+-----------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-8 processors         ; < 0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------+
; SDC File List                                              ;
+------------------------+--------+--------------------------+
; SDC File Path          ; Status ; Read at                  ;
+------------------------+--------+--------------------------+
; DE3_dsp_design_top.sdc ; OK     ; Thu Mar 03 17:35:28 2011 ;
+------------------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                            ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                         ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------+
; ada_dco             ; Base ; 10.000  ; 100.0 MHz ; 5.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ADA_DCO }                     ;
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck~input|o } ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------+


+-----------------------------------------------------------+
; Slow 900mV 85C Model Fmax Summary                         ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 107.83 MHz ; 107.83 MHz      ; altera_reserved_tck ;      ;
; 192.86 MHz ; 192.86 MHz      ; ada_dco             ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 900mV 85C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; ada_dco             ; 4.815  ; 0.000         ;
; altera_reserved_tck ; 45.363 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 900mV 85C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.541 ; 0.000         ;
; ada_dco             ; 4.712 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 900mV 85C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 48.688 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 900mV 85C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.105 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Slow 900mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; ada_dco             ; 4.914  ; 0.000             ;
; altera_reserved_tck ; 49.318 ; 0.000             ;
+---------------------+--------+-------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; ADA_D[*]            ; ada_dco             ; 0.072 ; 0.165 ; Rise       ; ada_dco             ;
;  ADA_D[0]           ; ada_dco             ; 0.059 ; 0.152 ; Rise       ; ada_dco             ;
;  ADA_D[1]           ; ada_dco             ; 0.042 ; 0.133 ; Rise       ; ada_dco             ;
;  ADA_D[2]           ; ada_dco             ; 0.053 ; 0.146 ; Rise       ; ada_dco             ;
;  ADA_D[3]           ; ada_dco             ; 0.059 ; 0.150 ; Rise       ; ada_dco             ;
;  ADA_D[4]           ; ada_dco             ; 0.042 ; 0.135 ; Rise       ; ada_dco             ;
;  ADA_D[5]           ; ada_dco             ; 0.048 ; 0.139 ; Rise       ; ada_dco             ;
;  ADA_D[6]           ; ada_dco             ; 0.056 ; 0.149 ; Rise       ; ada_dco             ;
;  ADA_D[7]           ; ada_dco             ; 0.052 ; 0.143 ; Rise       ; ada_dco             ;
;  ADA_D[8]           ; ada_dco             ; 0.057 ; 0.150 ; Rise       ; ada_dco             ;
;  ADA_D[9]           ; ada_dco             ; 0.040 ; 0.131 ; Rise       ; ada_dco             ;
;  ADA_D[10]          ; ada_dco             ; 0.072 ; 0.165 ; Rise       ; ada_dco             ;
;  ADA_D[11]          ; ada_dco             ; 0.048 ; 0.140 ; Rise       ; ada_dco             ;
;  ADA_D[12]          ; ada_dco             ; 0.048 ; 0.141 ; Rise       ; ada_dco             ;
;  ADA_D[13]          ; ada_dco             ; 0.044 ; 0.135 ; Rise       ; ada_dco             ;
; altera_reserved_tdi ; altera_reserved_tck ; 2.177 ; 1.926 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 2.302 ; 2.115 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Hold Times                                                                                   ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; ADA_D[*]            ; ada_dco             ; 0.268 ; 0.179 ; Rise       ; ada_dco             ;
;  ADA_D[0]           ; ada_dco             ; 0.250 ; 0.159 ; Rise       ; ada_dco             ;
;  ADA_D[1]           ; ada_dco             ; 0.266 ; 0.177 ; Rise       ; ada_dco             ;
;  ADA_D[2]           ; ada_dco             ; 0.255 ; 0.164 ; Rise       ; ada_dco             ;
;  ADA_D[3]           ; ada_dco             ; 0.249 ; 0.160 ; Rise       ; ada_dco             ;
;  ADA_D[4]           ; ada_dco             ; 0.266 ; 0.175 ; Rise       ; ada_dco             ;
;  ADA_D[5]           ; ada_dco             ; 0.260 ; 0.171 ; Rise       ; ada_dco             ;
;  ADA_D[6]           ; ada_dco             ; 0.251 ; 0.160 ; Rise       ; ada_dco             ;
;  ADA_D[7]           ; ada_dco             ; 0.255 ; 0.166 ; Rise       ; ada_dco             ;
;  ADA_D[8]           ; ada_dco             ; 0.252 ; 0.161 ; Rise       ; ada_dco             ;
;  ADA_D[9]           ; ada_dco             ; 0.268 ; 0.179 ; Rise       ; ada_dco             ;
;  ADA_D[10]          ; ada_dco             ; 0.236 ; 0.145 ; Rise       ; ada_dco             ;
;  ADA_D[11]          ; ada_dco             ; 0.259 ; 0.169 ; Rise       ; ada_dco             ;
;  ADA_D[12]          ; ada_dco             ; 0.260 ; 0.169 ; Rise       ; ada_dco             ;
;  ADA_D[13]          ; ada_dco             ; 0.264 ; 0.175 ; Rise       ; ada_dco             ;
; altera_reserved_tdi ; altera_reserved_tck ; 2.570 ; 2.682 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 2.219 ; 2.481 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 15.427 ; 15.298 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 12.950 ; 12.823 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+--------------+-------------+--------+-------+-------+--------+
; Input Port   ; Output Port ; RR     ; RF    ; FR    ; FF     ;
+--------------+-------------+--------+-------+-------+--------+
; ADA_OR       ; LED[3]      ;        ; 9.432 ; 9.260 ;        ;
; OSC_50_BANK2 ; pclk0n      ; 3.886  ; 3.900 ; 3.917 ; 3.931  ;
; OSC_50_BANK2 ; pclk0p      ; 3.916  ; 3.921 ; 3.947 ; 3.952  ;
; OSC_50_BANK2 ; pclk1n      ; 6.060  ; 6.083 ; 6.091 ; 6.114  ;
; OSC_50_BANK2 ; pclk1p      ; 6.260  ; 6.265 ; 6.291 ; 6.296  ;
; SW[0]        ; ANALOG_CSL  ; 8.891  ;       ;       ; 9.026  ;
; SW[0]        ; LED[1]      ; 10.067 ;       ;       ; 9.960  ;
; SW[1]        ; ANALOG_SDA  ; 8.818  ;       ;       ; 9.030  ;
; SW[1]        ; LED[2]      ; 10.179 ;       ;       ; 10.106 ;
+--------------+-------------+--------+-------+-------+--------+


+------------------------------------------------------------+
; Minimum Propagation Delay                                  ;
+--------------+-------------+-------+-------+-------+-------+
; Input Port   ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+--------------+-------------+-------+-------+-------+-------+
; ADA_OR       ; LED[3]      ;       ; 8.984 ; 8.823 ;       ;
; OSC_50_BANK2 ; pclk0n      ; 3.590 ; 3.608 ; 3.622 ; 3.640 ;
; OSC_50_BANK2 ; pclk0p      ; 3.621 ; 3.628 ; 3.653 ; 3.660 ;
; OSC_50_BANK2 ; pclk1n      ; 5.709 ; 5.732 ; 5.741 ; 5.764 ;
; OSC_50_BANK2 ; pclk1p      ; 5.893 ; 5.901 ; 5.925 ; 5.933 ;
; SW[0]        ; ANALOG_CSL  ; 8.482 ;       ;       ; 8.618 ;
; SW[0]        ; LED[1]      ; 9.573 ;       ;       ; 9.484 ;
; SW[1]        ; ANALOG_SDA  ; 8.412 ;       ;       ; 8.619 ;
; SW[1]        ; LED[2]      ; 9.678 ;       ;       ; 9.620 ;
+--------------+-------------+-------+-------+-------+-------+


---------------------------------------------
; Slow 900mV 85C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------+
; Slow 900mV 0C Model Fmax Summary                          ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 112.33 MHz ; 112.33 MHz      ; altera_reserved_tck ;      ;
; 196.66 MHz ; 196.66 MHz      ; ada_dco             ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 900mV 0C Model Setup Summary            ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; ada_dco             ; 4.915  ; 0.000         ;
; altera_reserved_tck ; 45.549 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 900mV 0C Model Hold Summary            ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.530 ; 0.000         ;
; ada_dco             ; 4.689 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 900mV 0C Model Recovery Summary         ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 48.732 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 900mV 0C Model Removal Summary         ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.033 ; 0.000         ;
+---------------------+-------+---------------+


+-------------------------------------------------+
; Slow 900mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+------------------+
; Clock               ; Slack  ; End Point TNS    ;
+---------------------+--------+------------------+
; ada_dco             ; 4.916  ; 0.000            ;
; altera_reserved_tck ; 49.316 ; 0.000            ;
+---------------------+--------+------------------+


+-----------------------------------------------------------------------------------------------+
; Setup Times                                                                                   ;
+---------------------+---------------------+--------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+-------+------------+---------------------+
; ADA_D[*]            ; ada_dco             ; -0.001 ; 0.065 ; Rise       ; ada_dco             ;
;  ADA_D[0]           ; ada_dco             ; -0.011 ; 0.055 ; Rise       ; ada_dco             ;
;  ADA_D[1]           ; ada_dco             ; -0.029 ; 0.037 ; Rise       ; ada_dco             ;
;  ADA_D[2]           ; ada_dco             ; -0.019 ; 0.047 ; Rise       ; ada_dco             ;
;  ADA_D[3]           ; ada_dco             ; -0.015 ; 0.051 ; Rise       ; ada_dco             ;
;  ADA_D[4]           ; ada_dco             ; -0.028 ; 0.038 ; Rise       ; ada_dco             ;
;  ADA_D[5]           ; ada_dco             ; -0.024 ; 0.042 ; Rise       ; ada_dco             ;
;  ADA_D[6]           ; ada_dco             ; -0.015 ; 0.051 ; Rise       ; ada_dco             ;
;  ADA_D[7]           ; ada_dco             ; -0.021 ; 0.045 ; Rise       ; ada_dco             ;
;  ADA_D[8]           ; ada_dco             ; -0.012 ; 0.054 ; Rise       ; ada_dco             ;
;  ADA_D[9]           ; ada_dco             ; -0.030 ; 0.036 ; Rise       ; ada_dco             ;
;  ADA_D[10]          ; ada_dco             ; -0.001 ; 0.065 ; Rise       ; ada_dco             ;
;  ADA_D[11]          ; ada_dco             ; -0.026 ; 0.043 ; Rise       ; ada_dco             ;
;  ADA_D[12]          ; ada_dco             ; -0.019 ; 0.047 ; Rise       ; ada_dco             ;
;  ADA_D[13]          ; ada_dco             ; -0.025 ; 0.041 ; Rise       ; ada_dco             ;
; altera_reserved_tdi ; altera_reserved_tck ; 2.051  ; 1.721 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 2.174  ; 1.927 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+-------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Hold Times                                                                                   ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; ADA_D[*]            ; ada_dco             ; 0.291 ; 0.227 ; Rise       ; ada_dco             ;
;  ADA_D[0]           ; ada_dco             ; 0.273 ; 0.209 ; Rise       ; ada_dco             ;
;  ADA_D[1]           ; ada_dco             ; 0.290 ; 0.226 ; Rise       ; ada_dco             ;
;  ADA_D[2]           ; ada_dco             ; 0.280 ; 0.216 ; Rise       ; ada_dco             ;
;  ADA_D[3]           ; ada_dco             ; 0.276 ; 0.212 ; Rise       ; ada_dco             ;
;  ADA_D[4]           ; ada_dco             ; 0.289 ; 0.225 ; Rise       ; ada_dco             ;
;  ADA_D[5]           ; ada_dco             ; 0.285 ; 0.221 ; Rise       ; ada_dco             ;
;  ADA_D[6]           ; ada_dco             ; 0.276 ; 0.212 ; Rise       ; ada_dco             ;
;  ADA_D[7]           ; ada_dco             ; 0.282 ; 0.218 ; Rise       ; ada_dco             ;
;  ADA_D[8]           ; ada_dco             ; 0.274 ; 0.210 ; Rise       ; ada_dco             ;
;  ADA_D[9]           ; ada_dco             ; 0.291 ; 0.227 ; Rise       ; ada_dco             ;
;  ADA_D[10]          ; ada_dco             ; 0.262 ; 0.198 ; Rise       ; ada_dco             ;
;  ADA_D[11]          ; ada_dco             ; 0.285 ; 0.220 ; Rise       ; ada_dco             ;
;  ADA_D[12]          ; ada_dco             ; 0.280 ; 0.216 ; Rise       ; ada_dco             ;
;  ADA_D[13]          ; ada_dco             ; 0.286 ; 0.222 ; Rise       ; ada_dco             ;
; altera_reserved_tdi ; altera_reserved_tck ; 2.314 ; 2.486 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 1.996 ; 2.313 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 14.503 ; 14.330 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 12.287 ; 12.103 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------+
; Propagation Delay                                          ;
+--------------+-------------+-------+-------+-------+-------+
; Input Port   ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+--------------+-------------+-------+-------+-------+-------+
; ADA_OR       ; LED[3]      ;       ; 8.923 ; 8.681 ;       ;
; OSC_50_BANK2 ; pclk0n      ; 3.628 ; 3.664 ; 3.666 ; 3.702 ;
; OSC_50_BANK2 ; pclk0p      ; 3.681 ; 3.662 ; 3.719 ; 3.700 ;
; OSC_50_BANK2 ; pclk1n      ; 5.680 ; 5.710 ; 5.718 ; 5.748 ;
; OSC_50_BANK2 ; pclk1p      ; 5.893 ; 5.892 ; 5.931 ; 5.930 ;
; SW[0]        ; ANALOG_CSL  ; 8.324 ;       ;       ; 8.426 ;
; SW[0]        ; LED[1]      ; 9.539 ;       ;       ; 9.364 ;
; SW[1]        ; ANALOG_SDA  ; 8.249 ;       ;       ; 8.433 ;
; SW[1]        ; LED[2]      ; 9.652 ;       ;       ; 9.495 ;
+--------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------+
; Minimum Propagation Delay                                  ;
+--------------+-------------+-------+-------+-------+-------+
; Input Port   ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+--------------+-------------+-------+-------+-------+-------+
; ADA_OR       ; LED[3]      ;       ; 8.531 ; 8.305 ;       ;
; OSC_50_BANK2 ; pclk0n      ; 3.356 ; 3.393 ; 3.392 ; 3.429 ;
; OSC_50_BANK2 ; pclk0p      ; 3.409 ; 3.391 ; 3.445 ; 3.427 ;
; OSC_50_BANK2 ; pclk1n      ; 5.355 ; 5.384 ; 5.391 ; 5.420 ;
; OSC_50_BANK2 ; pclk1p      ; 5.554 ; 5.554 ; 5.590 ; 5.590 ;
; SW[0]        ; ANALOG_CSL  ; 7.976 ;       ;       ; 8.081 ;
; SW[0]        ; LED[1]      ; 9.104 ;       ;       ; 8.950 ;
; SW[1]        ; ANALOG_SDA  ; 7.905 ;       ;       ; 8.085 ;
; SW[1]        ; LED[2]      ; 9.210 ;       ;       ; 9.073 ;
+--------------+-------------+-------+-------+-------+-------+


--------------------------------------------
; Slow 900mV 0C Model Metastability Report ;
--------------------------------------------
No synchronizer chains to report.


+----------------------------------------------+
; Fast 900mV 0C Model Setup Summary            ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; ada_dco             ; 4.656  ; 0.000         ;
; altera_reserved_tck ; 47.220 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 900mV 0C Model Hold Summary            ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.302 ; 0.000         ;
; ada_dco             ; 4.765 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 900mV 0C Model Recovery Summary         ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 49.283 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 900mV 0C Model Removal Summary         ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.673 ; 0.000         ;
+---------------------+-------+---------------+


+-------------------------------------------------+
; Fast 900mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+------------------+
; Clock               ; Slack  ; End Point TNS    ;
+---------------------+--------+------------------+
; ada_dco             ; 4.693  ; 0.000            ;
; altera_reserved_tck ; 49.359 ; 0.000            ;
+---------------------+--------+------------------+


+-----------------------------------------------------------------------------------------------+
; Setup Times                                                                                   ;
+---------------------+---------------------+--------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+-------+------------+---------------------+
; ADA_D[*]            ; ada_dco             ; -0.016 ; 0.324 ; Rise       ; ada_dco             ;
;  ADA_D[0]           ; ada_dco             ; -0.031 ; 0.309 ; Rise       ; ada_dco             ;
;  ADA_D[1]           ; ada_dco             ; -0.044 ; 0.295 ; Rise       ; ada_dco             ;
;  ADA_D[2]           ; ada_dco             ; -0.032 ; 0.308 ; Rise       ; ada_dco             ;
;  ADA_D[3]           ; ada_dco             ; -0.029 ; 0.310 ; Rise       ; ada_dco             ;
;  ADA_D[4]           ; ada_dco             ; -0.042 ; 0.298 ; Rise       ; ada_dco             ;
;  ADA_D[5]           ; ada_dco             ; -0.039 ; 0.300 ; Rise       ; ada_dco             ;
;  ADA_D[6]           ; ada_dco             ; -0.029 ; 0.311 ; Rise       ; ada_dco             ;
;  ADA_D[7]           ; ada_dco             ; -0.036 ; 0.303 ; Rise       ; ada_dco             ;
;  ADA_D[8]           ; ada_dco             ; -0.031 ; 0.309 ; Rise       ; ada_dco             ;
;  ADA_D[9]           ; ada_dco             ; -0.044 ; 0.295 ; Rise       ; ada_dco             ;
;  ADA_D[10]          ; ada_dco             ; -0.016 ; 0.324 ; Rise       ; ada_dco             ;
;  ADA_D[11]          ; ada_dco             ; -0.033 ; 0.308 ; Rise       ; ada_dco             ;
;  ADA_D[12]          ; ada_dco             ; -0.032 ; 0.308 ; Rise       ; ada_dco             ;
;  ADA_D[13]          ; ada_dco             ; -0.039 ; 0.300 ; Rise       ; ada_dco             ;
; altera_reserved_tdi ; altera_reserved_tck ; 1.174  ; 1.359 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 1.243  ; 1.479 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+-------+------------+---------------------+


+-----------------------------------------------------------------------------------------------+
; Hold Times                                                                                    ;
+---------------------+---------------------+-------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+--------+------------+---------------------+
; ADA_D[*]            ; ada_dco             ; 0.215 ; -0.121 ; Rise       ; ada_dco             ;
;  ADA_D[0]           ; ada_dco             ; 0.201 ; -0.136 ; Rise       ; ada_dco             ;
;  ADA_D[1]           ; ada_dco             ; 0.214 ; -0.122 ; Rise       ; ada_dco             ;
;  ADA_D[2]           ; ada_dco             ; 0.202 ; -0.135 ; Rise       ; ada_dco             ;
;  ADA_D[3]           ; ada_dco             ; 0.199 ; -0.137 ; Rise       ; ada_dco             ;
;  ADA_D[4]           ; ada_dco             ; 0.213 ; -0.124 ; Rise       ; ada_dco             ;
;  ADA_D[5]           ; ada_dco             ; 0.210 ; -0.126 ; Rise       ; ada_dco             ;
;  ADA_D[6]           ; ada_dco             ; 0.200 ; -0.137 ; Rise       ; ada_dco             ;
;  ADA_D[7]           ; ada_dco             ; 0.207 ; -0.129 ; Rise       ; ada_dco             ;
;  ADA_D[8]           ; ada_dco             ; 0.202 ; -0.135 ; Rise       ; ada_dco             ;
;  ADA_D[9]           ; ada_dco             ; 0.215 ; -0.121 ; Rise       ; ada_dco             ;
;  ADA_D[10]          ; ada_dco             ; 0.186 ; -0.151 ; Rise       ; ada_dco             ;
;  ADA_D[11]          ; ada_dco             ; 0.202 ; -0.136 ; Rise       ; ada_dco             ;
;  ADA_D[12]          ; ada_dco             ; 0.203 ; -0.134 ; Rise       ; ada_dco             ;
;  ADA_D[13]          ; ada_dco             ; 0.210 ; -0.126 ; Rise       ; ada_dco             ;
; altera_reserved_tdi ; altera_reserved_tck ; 2.063 ; 1.820  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 1.879 ; 1.694  ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 10.147 ; 10.078 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 8.295 ; 8.226 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------+
; Propagation Delay                                          ;
+--------------+-------------+-------+-------+-------+-------+
; Input Port   ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+--------------+-------------+-------+-------+-------+-------+
; ADA_OR       ; LED[3]      ;       ; 6.049 ; 6.312 ;       ;
; OSC_50_BANK2 ; pclk0n      ; 2.611 ; 2.595 ; 2.903 ; 2.887 ;
; OSC_50_BANK2 ; pclk0p      ; 2.609 ; 2.632 ; 2.901 ; 2.924 ;
; OSC_50_BANK2 ; pclk1n      ; 3.943 ; 3.959 ; 4.235 ; 4.251 ;
; OSC_50_BANK2 ; pclk1p      ; 4.067 ; 4.093 ; 4.359 ; 4.385 ;
; SW[0]        ; ANALOG_CSL  ; 5.753 ;       ;       ; 6.193 ;
; SW[0]        ; LED[1]      ; 6.411 ;       ;       ; 6.789 ;
; SW[1]        ; ANALOG_SDA  ; 5.708 ;       ;       ; 6.203 ;
; SW[1]        ; LED[2]      ; 6.475 ;       ;       ; 6.872 ;
+--------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------+
; Minimum Propagation Delay                                  ;
+--------------+-------------+-------+-------+-------+-------+
; Input Port   ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+--------------+-------------+-------+-------+-------+-------+
; ADA_OR       ; LED[3]      ;       ; 5.787 ; 6.052 ;       ;
; OSC_50_BANK2 ; pclk0n      ; 2.430 ; 2.414 ; 2.722 ; 2.706 ;
; OSC_50_BANK2 ; pclk0p      ; 2.427 ; 2.452 ; 2.719 ; 2.744 ;
; OSC_50_BANK2 ; pclk1n      ; 3.728 ; 3.745 ; 4.020 ; 4.037 ;
; OSC_50_BANK2 ; pclk1p      ; 3.843 ; 3.868 ; 4.135 ; 4.160 ;
; SW[0]        ; ANALOG_CSL  ; 5.513 ;       ;       ; 5.950 ;
; SW[0]        ; LED[1]      ; 6.124 ;       ;       ; 6.505 ;
; SW[1]        ; ANALOG_SDA  ; 5.469 ;       ;       ; 5.958 ;
; SW[1]        ; LED[2]      ; 6.185 ;       ;       ; 6.584 ;
+--------------+-------------+-------+-------+-------+-------+


--------------------------------------------
; Fast 900mV 0C Model Metastability Report ;
--------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+----------------------+--------+-------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 4.656  ; 0.302 ; 48.688   ; 0.673   ; 4.693               ;
;  ada_dco             ; 4.656  ; 4.689 ; N/A      ; N/A     ; 4.693               ;
;  altera_reserved_tck ; 45.363 ; 0.302 ; 48.688   ; 0.673   ; 49.316              ;
; Design-wide TNS      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  ada_dco             ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  altera_reserved_tck ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; ADA_D[*]            ; ada_dco             ; 0.072 ; 0.324 ; Rise       ; ada_dco             ;
;  ADA_D[0]           ; ada_dco             ; 0.059 ; 0.309 ; Rise       ; ada_dco             ;
;  ADA_D[1]           ; ada_dco             ; 0.042 ; 0.295 ; Rise       ; ada_dco             ;
;  ADA_D[2]           ; ada_dco             ; 0.053 ; 0.308 ; Rise       ; ada_dco             ;
;  ADA_D[3]           ; ada_dco             ; 0.059 ; 0.310 ; Rise       ; ada_dco             ;
;  ADA_D[4]           ; ada_dco             ; 0.042 ; 0.298 ; Rise       ; ada_dco             ;
;  ADA_D[5]           ; ada_dco             ; 0.048 ; 0.300 ; Rise       ; ada_dco             ;
;  ADA_D[6]           ; ada_dco             ; 0.056 ; 0.311 ; Rise       ; ada_dco             ;
;  ADA_D[7]           ; ada_dco             ; 0.052 ; 0.303 ; Rise       ; ada_dco             ;
;  ADA_D[8]           ; ada_dco             ; 0.057 ; 0.309 ; Rise       ; ada_dco             ;
;  ADA_D[9]           ; ada_dco             ; 0.040 ; 0.295 ; Rise       ; ada_dco             ;
;  ADA_D[10]          ; ada_dco             ; 0.072 ; 0.324 ; Rise       ; ada_dco             ;
;  ADA_D[11]          ; ada_dco             ; 0.048 ; 0.308 ; Rise       ; ada_dco             ;
;  ADA_D[12]          ; ada_dco             ; 0.048 ; 0.308 ; Rise       ; ada_dco             ;
;  ADA_D[13]          ; ada_dco             ; 0.044 ; 0.300 ; Rise       ; ada_dco             ;
; altera_reserved_tdi ; altera_reserved_tck ; 2.177 ; 1.926 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 2.302 ; 2.115 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Hold Times                                                                                   ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; ADA_D[*]            ; ada_dco             ; 0.291 ; 0.227 ; Rise       ; ada_dco             ;
;  ADA_D[0]           ; ada_dco             ; 0.273 ; 0.209 ; Rise       ; ada_dco             ;
;  ADA_D[1]           ; ada_dco             ; 0.290 ; 0.226 ; Rise       ; ada_dco             ;
;  ADA_D[2]           ; ada_dco             ; 0.280 ; 0.216 ; Rise       ; ada_dco             ;
;  ADA_D[3]           ; ada_dco             ; 0.276 ; 0.212 ; Rise       ; ada_dco             ;
;  ADA_D[4]           ; ada_dco             ; 0.289 ; 0.225 ; Rise       ; ada_dco             ;
;  ADA_D[5]           ; ada_dco             ; 0.285 ; 0.221 ; Rise       ; ada_dco             ;
;  ADA_D[6]           ; ada_dco             ; 0.276 ; 0.212 ; Rise       ; ada_dco             ;
;  ADA_D[7]           ; ada_dco             ; 0.282 ; 0.218 ; Rise       ; ada_dco             ;
;  ADA_D[8]           ; ada_dco             ; 0.274 ; 0.210 ; Rise       ; ada_dco             ;
;  ADA_D[9]           ; ada_dco             ; 0.291 ; 0.227 ; Rise       ; ada_dco             ;
;  ADA_D[10]          ; ada_dco             ; 0.262 ; 0.198 ; Rise       ; ada_dco             ;
;  ADA_D[11]          ; ada_dco             ; 0.285 ; 0.220 ; Rise       ; ada_dco             ;
;  ADA_D[12]          ; ada_dco             ; 0.280 ; 0.216 ; Rise       ; ada_dco             ;
;  ADA_D[13]          ; ada_dco             ; 0.286 ; 0.222 ; Rise       ; ada_dco             ;
; altera_reserved_tdi ; altera_reserved_tck ; 2.570 ; 2.682 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 2.219 ; 2.481 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 15.427 ; 15.298 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 8.295 ; 8.226 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+--------------------------------------------------------------+
; Progagation Delay                                            ;
+--------------+-------------+--------+-------+-------+--------+
; Input Port   ; Output Port ; RR     ; RF    ; FR    ; FF     ;
+--------------+-------------+--------+-------+-------+--------+
; ADA_OR       ; LED[3]      ;        ; 9.432 ; 9.260 ;        ;
; OSC_50_BANK2 ; pclk0n      ; 3.886  ; 3.900 ; 3.917 ; 3.931  ;
; OSC_50_BANK2 ; pclk0p      ; 3.916  ; 3.921 ; 3.947 ; 3.952  ;
; OSC_50_BANK2 ; pclk1n      ; 6.060  ; 6.083 ; 6.091 ; 6.114  ;
; OSC_50_BANK2 ; pclk1p      ; 6.260  ; 6.265 ; 6.291 ; 6.296  ;
; SW[0]        ; ANALOG_CSL  ; 8.891  ;       ;       ; 9.026  ;
; SW[0]        ; LED[1]      ; 10.067 ;       ;       ; 9.960  ;
; SW[1]        ; ANALOG_SDA  ; 8.818  ;       ;       ; 9.030  ;
; SW[1]        ; LED[2]      ; 10.179 ;       ;       ; 10.106 ;
+--------------+-------------+--------+-------+-------+--------+


+------------------------------------------------------------+
; Minimum Progagation Delay                                  ;
+--------------+-------------+-------+-------+-------+-------+
; Input Port   ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+--------------+-------------+-------+-------+-------+-------+
; ADA_OR       ; LED[3]      ;       ; 5.787 ; 6.052 ;       ;
; OSC_50_BANK2 ; pclk0n      ; 2.430 ; 2.414 ; 2.722 ; 2.706 ;
; OSC_50_BANK2 ; pclk0p      ; 2.427 ; 2.452 ; 2.719 ; 2.744 ;
; OSC_50_BANK2 ; pclk1n      ; 3.728 ; 3.745 ; 4.020 ; 4.037 ;
; OSC_50_BANK2 ; pclk1p      ; 3.843 ; 3.868 ; 4.135 ; 4.160 ;
; SW[0]        ; ANALOG_CSL  ; 5.513 ;       ;       ; 5.950 ;
; SW[0]        ; LED[1]      ; 6.124 ;       ;       ; 6.505 ;
; SW[1]        ; ANALOG_SDA  ; 5.469 ;       ;       ; 5.958 ;
; SW[1]        ; LED[2]      ; 6.185 ;       ;       ; 6.584 ;
+--------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; pclk1n              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; pclk0p              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; pclk0n              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; pclk1p              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; JVC_CLK             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; JVC_CS              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; JVC_DATAOUT         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ADA_OE              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ADA_SPI_CS          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ADB_OE              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ANALOG_CSL          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ANALOG_SDA          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LED[1]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LED[2]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LED[7]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LED[6]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LED[0]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LED[3]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+


+--------------------------------------------------------------------------+
; Input Transition Times                                                   ;
+-----------------------+--------------+-----------------+-----------------+
; Pin                   ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-----------------------+--------------+-----------------+-----------------+
; SW[0]                 ; 3.0-V PCI-X  ; 2400 ps         ; 2400 ps         ;
; SW[1]                 ; 3.0-V PCI-X  ; 2400 ps         ; 2400 ps         ;
; ADA_OR                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OSC_50_BANK2          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CPU_RESET_n           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; JVC_DATAIN            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OSC_50_BANK3          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; ADA_D[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADA_DCO               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADA_D[10]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADA_D[11]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADA_D[12]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADA_D[13]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADA_D[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADA_D[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADA_D[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADA_D[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADA_D[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADA_D[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADA_D[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADA_D[8]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADA_D[9]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_ntrst ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~        ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
+-----------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 900mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pclk1n              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-007 V                   ; 2.34 V              ; -0.0116 V           ; 0.226 V                              ; 0.058 V                              ; 3.92e-010 s                 ; 3.69e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-007 V                  ; 2.34 V             ; -0.0116 V          ; 0.226 V                             ; 0.058 V                             ; 3.92e-010 s                ; 3.69e-010 s                ; Yes                       ; Yes                       ;
; pclk0p              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.39e-007 V                  ; 2.34 V              ; -0.00871 V          ; 0.146 V                              ; 0.079 V                              ; 5.97e-010 s                 ; 5.07e-010 s                 ; No                         ; Yes                        ; 2.32 V                      ; 1.39e-007 V                 ; 2.34 V             ; -0.00871 V         ; 0.146 V                             ; 0.079 V                             ; 5.97e-010 s                ; 5.07e-010 s                ; No                        ; Yes                       ;
; pclk0n              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.39e-007 V                  ; 2.34 V              ; -0.00871 V          ; 0.146 V                              ; 0.079 V                              ; 5.97e-010 s                 ; 5.07e-010 s                 ; No                         ; Yes                        ; 2.32 V                      ; 1.39e-007 V                 ; 2.34 V             ; -0.00871 V         ; 0.146 V                             ; 0.079 V                             ; 5.97e-010 s                ; 5.07e-010 s                ; No                        ; Yes                       ;
; pclk1p              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.39e-007 V                  ; 2.34 V              ; -0.00871 V          ; 0.146 V                              ; 0.079 V                              ; 5.97e-010 s                 ; 5.07e-010 s                 ; No                         ; Yes                        ; 2.32 V                      ; 1.39e-007 V                 ; 2.34 V             ; -0.00871 V         ; 0.146 V                             ; 0.079 V                             ; 5.97e-010 s                ; 5.07e-010 s                ; No                        ; Yes                       ;
; JVC_CLK             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-007 V                   ; 2.34 V              ; -0.0116 V           ; 0.226 V                              ; 0.058 V                              ; 3.92e-010 s                 ; 3.69e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-007 V                  ; 2.34 V             ; -0.0116 V          ; 0.226 V                             ; 0.058 V                             ; 3.92e-010 s                ; 3.69e-010 s                ; Yes                       ; Yes                       ;
; JVC_CS              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-007 V                   ; 2.34 V              ; -0.0116 V           ; 0.226 V                              ; 0.058 V                              ; 3.92e-010 s                 ; 3.69e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-007 V                  ; 2.34 V             ; -0.0116 V          ; 0.226 V                             ; 0.058 V                             ; 3.92e-010 s                ; 3.69e-010 s                ; Yes                       ; Yes                       ;
; JVC_DATAOUT         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.39e-007 V                  ; 2.34 V              ; -0.0119 V           ; 0.145 V                              ; 0.083 V                              ; 4.74e-010 s                 ; 4.09e-010 s                 ; No                         ; Yes                        ; 2.32 V                      ; 1.39e-007 V                 ; 2.34 V             ; -0.0119 V          ; 0.145 V                             ; 0.083 V                             ; 4.74e-010 s                ; 4.09e-010 s                ; No                        ; Yes                       ;
; ADA_OE              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.39e-007 V                  ; 2.34 V              ; -0.00871 V          ; 0.146 V                              ; 0.079 V                              ; 5.97e-010 s                 ; 5.07e-010 s                 ; No                         ; Yes                        ; 2.32 V                      ; 1.39e-007 V                 ; 2.34 V             ; -0.00871 V         ; 0.146 V                             ; 0.079 V                             ; 5.97e-010 s                ; 5.07e-010 s                ; No                        ; Yes                       ;
; ADA_SPI_CS          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.39e-007 V                  ; 2.34 V              ; -0.00871 V          ; 0.146 V                              ; 0.079 V                              ; 5.97e-010 s                 ; 5.07e-010 s                 ; No                         ; Yes                        ; 2.32 V                      ; 1.39e-007 V                 ; 2.34 V             ; -0.00871 V         ; 0.146 V                             ; 0.079 V                             ; 5.97e-010 s                ; 5.07e-010 s                ; No                        ; Yes                       ;
; ADB_OE              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.39e-007 V                  ; 2.34 V              ; -0.0119 V           ; 0.145 V                              ; 0.083 V                              ; 4.74e-010 s                 ; 4.09e-010 s                 ; No                         ; Yes                        ; 2.32 V                      ; 1.39e-007 V                 ; 2.34 V             ; -0.0119 V          ; 0.145 V                             ; 0.083 V                             ; 4.74e-010 s                ; 4.09e-010 s                ; No                        ; Yes                       ;
; ANALOG_CSL          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.39e-007 V                  ; 2.34 V              ; -0.0119 V           ; 0.145 V                              ; 0.083 V                              ; 4.74e-010 s                 ; 4.09e-010 s                 ; No                         ; Yes                        ; 2.32 V                      ; 1.39e-007 V                 ; 2.34 V             ; -0.0119 V          ; 0.145 V                             ; 0.083 V                             ; 4.74e-010 s                ; 4.09e-010 s                ; No                        ; Yes                       ;
; ANALOG_SDA          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.39e-007 V                  ; 2.34 V              ; -0.0119 V           ; 0.145 V                              ; 0.083 V                              ; 4.74e-010 s                 ; 4.09e-010 s                 ; No                         ; Yes                        ; 2.32 V                      ; 1.39e-007 V                 ; 2.34 V             ; -0.0119 V          ; 0.145 V                             ; 0.083 V                             ; 4.74e-010 s                ; 4.09e-010 s                ; No                        ; Yes                       ;
; LED[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.39e-007 V                  ; 2.34 V              ; -0.00871 V          ; 0.146 V                              ; 0.079 V                              ; 5.97e-010 s                 ; 5.07e-010 s                 ; No                         ; Yes                        ; 2.32 V                      ; 1.39e-007 V                 ; 2.34 V             ; -0.00871 V         ; 0.146 V                             ; 0.079 V                             ; 5.97e-010 s                ; 5.07e-010 s                ; No                        ; Yes                       ;
; LED[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.39e-007 V                  ; 2.34 V              ; -0.00871 V          ; 0.146 V                              ; 0.079 V                              ; 5.97e-010 s                 ; 5.07e-010 s                 ; No                         ; Yes                        ; 2.32 V                      ; 1.39e-007 V                 ; 2.34 V             ; -0.00871 V         ; 0.146 V                             ; 0.079 V                             ; 5.97e-010 s                ; 5.07e-010 s                ; No                        ; Yes                       ;
; LED[7]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.39e-007 V                  ; 2.34 V              ; -0.00871 V          ; 0.146 V                              ; 0.079 V                              ; 5.97e-010 s                 ; 5.07e-010 s                 ; No                         ; Yes                        ; 2.32 V                      ; 1.39e-007 V                 ; 2.34 V             ; -0.00871 V         ; 0.146 V                             ; 0.079 V                             ; 5.97e-010 s                ; 5.07e-010 s                ; No                        ; Yes                       ;
; LED[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.39e-007 V                  ; 2.34 V              ; -0.00871 V          ; 0.146 V                              ; 0.079 V                              ; 5.97e-010 s                 ; 5.07e-010 s                 ; No                         ; Yes                        ; 2.32 V                      ; 1.39e-007 V                 ; 2.34 V             ; -0.00871 V         ; 0.146 V                             ; 0.079 V                             ; 5.97e-010 s                ; 5.07e-010 s                ; No                        ; Yes                       ;
; LED[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.39e-007 V                  ; 2.34 V              ; -0.00871 V          ; 0.146 V                              ; 0.079 V                              ; 5.97e-010 s                 ; 5.07e-010 s                 ; No                         ; Yes                        ; 2.32 V                      ; 1.39e-007 V                 ; 2.34 V             ; -0.00871 V         ; 0.146 V                             ; 0.079 V                             ; 5.97e-010 s                ; 5.07e-010 s                ; No                        ; Yes                       ;
; LED[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.39e-007 V                  ; 2.34 V              ; -0.00871 V          ; 0.146 V                              ; 0.079 V                              ; 5.97e-010 s                 ; 5.07e-010 s                 ; No                         ; Yes                        ; 2.32 V                      ; 1.39e-007 V                 ; 2.34 V             ; -0.00871 V         ; 0.146 V                             ; 0.079 V                             ; 5.97e-010 s                ; 5.07e-010 s                ; No                        ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-007 V                  ; 2.36 V              ; -0.0118 V           ; 0.151 V                              ; 0.073 V                              ; 3.73e-010 s                 ; 4.02e-010 s                 ; No                         ; Yes                        ; 2.32 V                      ; 1.08e-007 V                 ; 2.36 V             ; -0.0118 V          ; 0.151 V                             ; 0.073 V                             ; 3.73e-010 s                ; 4.02e-010 s                ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 900mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pclk1n              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.98e-005 V                  ; 2.33 V              ; -0.00507 V          ; 0.168 V                              ; 0.059 V                              ; 4.83e-010 s                 ; 4.67e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.98e-005 V                 ; 2.33 V             ; -0.00507 V         ; 0.168 V                             ; 0.059 V                             ; 4.83e-010 s                ; 4.67e-010 s                ; Yes                       ; Yes                       ;
; pclk0p              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-005 V                  ; 2.34 V              ; -0.00482 V          ; 0.217 V                              ; 0.051 V                              ; 6.37e-010 s                 ; 6.24e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-005 V                 ; 2.34 V             ; -0.00482 V         ; 0.217 V                             ; 0.051 V                             ; 6.37e-010 s                ; 6.24e-010 s                ; Yes                       ; Yes                       ;
; pclk0n              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-005 V                  ; 2.34 V              ; -0.00482 V          ; 0.217 V                              ; 0.051 V                              ; 6.37e-010 s                 ; 6.24e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-005 V                 ; 2.34 V             ; -0.00482 V         ; 0.217 V                             ; 0.051 V                             ; 6.37e-010 s                ; 6.24e-010 s                ; Yes                       ; Yes                       ;
; pclk1p              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-005 V                  ; 2.34 V              ; -0.00482 V          ; 0.217 V                              ; 0.051 V                              ; 6.37e-010 s                 ; 6.24e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-005 V                 ; 2.34 V             ; -0.00482 V         ; 0.217 V                             ; 0.051 V                             ; 6.37e-010 s                ; 6.24e-010 s                ; Yes                       ; Yes                       ;
; JVC_CLK             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.98e-005 V                  ; 2.33 V              ; -0.00507 V          ; 0.168 V                              ; 0.059 V                              ; 4.83e-010 s                 ; 4.67e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.98e-005 V                 ; 2.33 V             ; -0.00507 V         ; 0.168 V                             ; 0.059 V                             ; 4.83e-010 s                ; 4.67e-010 s                ; Yes                       ; Yes                       ;
; JVC_CS              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.98e-005 V                  ; 2.33 V              ; -0.00507 V          ; 0.168 V                              ; 0.059 V                              ; 4.83e-010 s                 ; 4.67e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.98e-005 V                 ; 2.33 V             ; -0.00507 V         ; 0.168 V                             ; 0.059 V                             ; 4.83e-010 s                ; 4.67e-010 s                ; Yes                       ; Yes                       ;
; JVC_DATAOUT         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-005 V                  ; 2.34 V              ; -0.00496 V          ; 0.21 V                               ; 0.04 V                               ; 5.09e-010 s                 ; 5.04e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-005 V                 ; 2.34 V             ; -0.00496 V         ; 0.21 V                              ; 0.04 V                              ; 5.09e-010 s                ; 5.04e-010 s                ; Yes                       ; Yes                       ;
; ADA_OE              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-005 V                  ; 2.34 V              ; -0.00482 V          ; 0.217 V                              ; 0.051 V                              ; 6.37e-010 s                 ; 6.24e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-005 V                 ; 2.34 V             ; -0.00482 V         ; 0.217 V                             ; 0.051 V                             ; 6.37e-010 s                ; 6.24e-010 s                ; Yes                       ; Yes                       ;
; ADA_SPI_CS          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-005 V                  ; 2.34 V              ; -0.00482 V          ; 0.217 V                              ; 0.051 V                              ; 6.37e-010 s                 ; 6.24e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-005 V                 ; 2.34 V             ; -0.00482 V         ; 0.217 V                             ; 0.051 V                             ; 6.37e-010 s                ; 6.24e-010 s                ; Yes                       ; Yes                       ;
; ADB_OE              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-005 V                  ; 2.34 V              ; -0.00496 V          ; 0.21 V                               ; 0.04 V                               ; 5.09e-010 s                 ; 5.04e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-005 V                 ; 2.34 V             ; -0.00496 V         ; 0.21 V                              ; 0.04 V                              ; 5.09e-010 s                ; 5.04e-010 s                ; Yes                       ; Yes                       ;
; ANALOG_CSL          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-005 V                  ; 2.34 V              ; -0.00496 V          ; 0.21 V                               ; 0.04 V                               ; 5.09e-010 s                 ; 5.04e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-005 V                 ; 2.34 V             ; -0.00496 V         ; 0.21 V                              ; 0.04 V                              ; 5.09e-010 s                ; 5.04e-010 s                ; Yes                       ; Yes                       ;
; ANALOG_SDA          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-005 V                  ; 2.34 V              ; -0.00496 V          ; 0.21 V                               ; 0.04 V                               ; 5.09e-010 s                 ; 5.04e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-005 V                 ; 2.34 V             ; -0.00496 V         ; 0.21 V                              ; 0.04 V                              ; 5.09e-010 s                ; 5.04e-010 s                ; Yes                       ; Yes                       ;
; LED[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-005 V                  ; 2.34 V              ; -0.00482 V          ; 0.217 V                              ; 0.051 V                              ; 6.37e-010 s                 ; 6.24e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-005 V                 ; 2.34 V             ; -0.00482 V         ; 0.217 V                             ; 0.051 V                             ; 6.37e-010 s                ; 6.24e-010 s                ; Yes                       ; Yes                       ;
; LED[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-005 V                  ; 2.34 V              ; -0.00482 V          ; 0.217 V                              ; 0.051 V                              ; 6.37e-010 s                 ; 6.24e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-005 V                 ; 2.34 V             ; -0.00482 V         ; 0.217 V                             ; 0.051 V                             ; 6.37e-010 s                ; 6.24e-010 s                ; Yes                       ; Yes                       ;
; LED[7]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-005 V                  ; 2.34 V              ; -0.00482 V          ; 0.217 V                              ; 0.051 V                              ; 6.37e-010 s                 ; 6.24e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-005 V                 ; 2.34 V             ; -0.00482 V         ; 0.217 V                             ; 0.051 V                             ; 6.37e-010 s                ; 6.24e-010 s                ; Yes                       ; Yes                       ;
; LED[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-005 V                  ; 2.34 V              ; -0.00482 V          ; 0.217 V                              ; 0.051 V                              ; 6.37e-010 s                 ; 6.24e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-005 V                 ; 2.34 V             ; -0.00482 V         ; 0.217 V                             ; 0.051 V                             ; 6.37e-010 s                ; 6.24e-010 s                ; Yes                       ; Yes                       ;
; LED[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-005 V                  ; 2.34 V              ; -0.00482 V          ; 0.217 V                              ; 0.051 V                              ; 6.37e-010 s                 ; 6.24e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-005 V                 ; 2.34 V             ; -0.00482 V         ; 0.217 V                             ; 0.051 V                             ; 6.37e-010 s                ; 6.24e-010 s                ; Yes                       ; Yes                       ;
; LED[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-005 V                  ; 2.34 V              ; -0.00482 V          ; 0.217 V                              ; 0.051 V                              ; 6.37e-010 s                 ; 6.24e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-005 V                 ; 2.34 V             ; -0.00482 V         ; 0.217 V                             ; 0.051 V                             ; 6.37e-010 s                ; 6.24e-010 s                ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.15e-005 V                  ; 2.34 V              ; -0.00454 V          ; 0.205 V                              ; 0.034 V                              ; 4.02e-010 s                 ; 5.01e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.15e-005 V                 ; 2.34 V             ; -0.00454 V         ; 0.205 V                             ; 0.034 V                             ; 4.02e-010 s                ; 5.01e-010 s                ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 900mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pclk1n              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.82e-006 V                  ; 2.66 V              ; -0.0166 V           ; 0.164 V                              ; 0.104 V                              ; 3.61e-010 s                 ; 3.37e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 1.82e-006 V                 ; 2.66 V             ; -0.0166 V          ; 0.164 V                             ; 0.104 V                             ; 3.61e-010 s                ; 3.37e-010 s                ; No                        ; Yes                       ;
; pclk0p              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.91e-007 V                  ; 2.66 V              ; -0.0189 V           ; 0.18 V                               ; 0.123 V                              ; 4.9e-010 s                  ; 4.6e-010 s                  ; No                         ; Yes                        ; 2.62 V                      ; 8.91e-007 V                 ; 2.66 V             ; -0.0189 V          ; 0.18 V                              ; 0.123 V                             ; 4.9e-010 s                 ; 4.6e-010 s                 ; No                        ; Yes                       ;
; pclk0n              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.91e-007 V                  ; 2.66 V              ; -0.0189 V           ; 0.18 V                               ; 0.123 V                              ; 4.9e-010 s                  ; 4.6e-010 s                  ; No                         ; Yes                        ; 2.62 V                      ; 8.91e-007 V                 ; 2.66 V             ; -0.0189 V          ; 0.18 V                              ; 0.123 V                             ; 4.9e-010 s                 ; 4.6e-010 s                 ; No                        ; Yes                       ;
; pclk1p              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.91e-007 V                  ; 2.66 V              ; -0.0189 V           ; 0.18 V                               ; 0.123 V                              ; 4.9e-010 s                  ; 4.6e-010 s                  ; No                         ; Yes                        ; 2.62 V                      ; 8.91e-007 V                 ; 2.66 V             ; -0.0189 V          ; 0.18 V                              ; 0.123 V                             ; 4.9e-010 s                 ; 4.6e-010 s                 ; No                        ; Yes                       ;
; JVC_CLK             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.82e-006 V                  ; 2.66 V              ; -0.0166 V           ; 0.164 V                              ; 0.104 V                              ; 3.61e-010 s                 ; 3.37e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 1.82e-006 V                 ; 2.66 V             ; -0.0166 V          ; 0.164 V                             ; 0.104 V                             ; 3.61e-010 s                ; 3.37e-010 s                ; No                        ; Yes                       ;
; JVC_CS              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.82e-006 V                  ; 2.66 V              ; -0.0166 V           ; 0.164 V                              ; 0.104 V                              ; 3.61e-010 s                 ; 3.37e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 1.82e-006 V                 ; 2.66 V             ; -0.0166 V          ; 0.164 V                             ; 0.104 V                             ; 3.61e-010 s                ; 3.37e-010 s                ; No                        ; Yes                       ;
; JVC_DATAOUT         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.92e-007 V                  ; 2.66 V              ; -0.0197 V           ; 0.197 V                              ; 0.146 V                              ; 3.75e-010 s                 ; 3.59e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 8.92e-007 V                 ; 2.66 V             ; -0.0197 V          ; 0.197 V                             ; 0.146 V                             ; 3.75e-010 s                ; 3.59e-010 s                ; No                        ; Yes                       ;
; ADA_OE              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.91e-007 V                  ; 2.66 V              ; -0.0189 V           ; 0.18 V                               ; 0.123 V                              ; 4.9e-010 s                  ; 4.6e-010 s                  ; No                         ; Yes                        ; 2.62 V                      ; 8.91e-007 V                 ; 2.66 V             ; -0.0189 V          ; 0.18 V                              ; 0.123 V                             ; 4.9e-010 s                 ; 4.6e-010 s                 ; No                        ; Yes                       ;
; ADA_SPI_CS          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.91e-007 V                  ; 2.66 V              ; -0.0189 V           ; 0.18 V                               ; 0.123 V                              ; 4.9e-010 s                  ; 4.6e-010 s                  ; No                         ; Yes                        ; 2.62 V                      ; 8.91e-007 V                 ; 2.66 V             ; -0.0189 V          ; 0.18 V                              ; 0.123 V                             ; 4.9e-010 s                 ; 4.6e-010 s                 ; No                        ; Yes                       ;
; ADB_OE              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.92e-007 V                  ; 2.66 V              ; -0.0197 V           ; 0.197 V                              ; 0.146 V                              ; 3.75e-010 s                 ; 3.59e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 8.92e-007 V                 ; 2.66 V             ; -0.0197 V          ; 0.197 V                             ; 0.146 V                             ; 3.75e-010 s                ; 3.59e-010 s                ; No                        ; Yes                       ;
; ANALOG_CSL          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.92e-007 V                  ; 2.66 V              ; -0.0197 V           ; 0.197 V                              ; 0.146 V                              ; 3.75e-010 s                 ; 3.59e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 8.92e-007 V                 ; 2.66 V             ; -0.0197 V          ; 0.197 V                             ; 0.146 V                             ; 3.75e-010 s                ; 3.59e-010 s                ; No                        ; Yes                       ;
; ANALOG_SDA          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.92e-007 V                  ; 2.66 V              ; -0.0197 V           ; 0.197 V                              ; 0.146 V                              ; 3.75e-010 s                 ; 3.59e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 8.92e-007 V                 ; 2.66 V             ; -0.0197 V          ; 0.197 V                             ; 0.146 V                             ; 3.75e-010 s                ; 3.59e-010 s                ; No                        ; Yes                       ;
; LED[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.91e-007 V                  ; 2.66 V              ; -0.0189 V           ; 0.18 V                               ; 0.123 V                              ; 4.9e-010 s                  ; 4.6e-010 s                  ; No                         ; Yes                        ; 2.62 V                      ; 8.91e-007 V                 ; 2.66 V             ; -0.0189 V          ; 0.18 V                              ; 0.123 V                             ; 4.9e-010 s                 ; 4.6e-010 s                 ; No                        ; Yes                       ;
; LED[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.91e-007 V                  ; 2.66 V              ; -0.0189 V           ; 0.18 V                               ; 0.123 V                              ; 4.9e-010 s                  ; 4.6e-010 s                  ; No                         ; Yes                        ; 2.62 V                      ; 8.91e-007 V                 ; 2.66 V             ; -0.0189 V          ; 0.18 V                              ; 0.123 V                             ; 4.9e-010 s                 ; 4.6e-010 s                 ; No                        ; Yes                       ;
; LED[7]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.91e-007 V                  ; 2.66 V              ; -0.0189 V           ; 0.18 V                               ; 0.123 V                              ; 4.9e-010 s                  ; 4.6e-010 s                  ; No                         ; Yes                        ; 2.62 V                      ; 8.91e-007 V                 ; 2.66 V             ; -0.0189 V          ; 0.18 V                              ; 0.123 V                             ; 4.9e-010 s                 ; 4.6e-010 s                 ; No                        ; Yes                       ;
; LED[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.91e-007 V                  ; 2.66 V              ; -0.0189 V           ; 0.18 V                               ; 0.123 V                              ; 4.9e-010 s                  ; 4.6e-010 s                  ; No                         ; Yes                        ; 2.62 V                      ; 8.91e-007 V                 ; 2.66 V             ; -0.0189 V          ; 0.18 V                              ; 0.123 V                             ; 4.9e-010 s                 ; 4.6e-010 s                 ; No                        ; Yes                       ;
; LED[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.91e-007 V                  ; 2.66 V              ; -0.0189 V           ; 0.18 V                               ; 0.123 V                              ; 4.9e-010 s                  ; 4.6e-010 s                  ; No                         ; Yes                        ; 2.62 V                      ; 8.91e-007 V                 ; 2.66 V             ; -0.0189 V          ; 0.18 V                              ; 0.123 V                             ; 4.9e-010 s                 ; 4.6e-010 s                 ; No                        ; Yes                       ;
; LED[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.91e-007 V                  ; 2.66 V              ; -0.0189 V           ; 0.18 V                               ; 0.123 V                              ; 4.9e-010 s                  ; 4.6e-010 s                  ; No                         ; Yes                        ; 2.62 V                      ; 8.91e-007 V                 ; 2.66 V             ; -0.0189 V          ; 0.18 V                              ; 0.123 V                             ; 4.9e-010 s                 ; 4.6e-010 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 6.99e-007 V                  ; 2.68 V              ; -0.0217 V           ; 0.249 V                              ; 0.136 V                              ; 2.74e-010 s                 ; 3.58e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 6.99e-007 V                 ; 2.68 V             ; -0.0217 V          ; 0.249 V                             ; 0.136 V                             ; 2.74e-010 s                ; 3.58e-010 s                ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------+
; Setup Transfers                                                                       ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; ada_dco             ; ada_dco             ; 14       ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; altera_reserved_tck ; 7492     ; 0        ; 92       ; 1        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Hold Transfers                                                                        ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; ada_dco             ; ada_dco             ; 14       ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; altera_reserved_tck ; 7492     ; 0        ; 92       ; 1        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 581      ; 0        ; 1        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 581      ; 0        ; 1        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 3     ; 3    ;
; Unconstrained Clocks            ; 4     ; 4    ;
; Unconstrained Input Ports       ; 6     ; 6    ;
; Unconstrained Input Port Paths  ; 283   ; 283  ;
; Unconstrained Output Ports      ; 10    ; 10   ;
; Unconstrained Output Port Paths ; 10    ; 10   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Thu Mar 03 17:35:26 2011
Info: Command: quartus_sta DE3_dsp_design_top -c DE3_dsp_design_top
Info: qsta_default_script.tcl version: #1
Info: Parallel compilation is enabled and will use 8 of the 8 processors detected
Info: high junction temperature operating condition is not set. Assuming a default value of '85'.
Info: low junction temperature operating condition is not set. Assuming a default value of '0'.
Info: Evaluating HDL-embedded SDC commands
    Info: Entity sld_hub
        Info: create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info: set_clock_groups -asynchronous -group {altera_reserved_tck}
        Info: create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info: set_clock_groups -asynchronous -group {altera_reserved_tck}
Warning: Overwriting existing clock: altera_reserved_tck
Info: Reading SDC File: 'DE3_dsp_design_top.sdc'
Warning: At least one of the filters had some problems and could not be matched
    Warning: OSC1_50 could not be matched with a port
Warning: Ignored assignment: create_clock -name {OSC1_50} -period 20.000 -waveform { 0.000 10.000 } [get_ports {OSC1_50}] -add
    Warning: Argument <targets> is an empty collection
Warning: Overwriting existing clock: altera_reserved_tck
Info: Deriving PLL Clocks
    Info: create_generated_clock -source {inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {inst|altpll_component|auto_generated|pll1|clk[0]} {inst|altpll_component|auto_generated|pll1|clk[0]}
    Info: create_generated_clock -source {inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase 180.00 -duty_cycle 50.00 -name {inst|altpll_component|auto_generated|pll1|clk[2]} {inst|altpll_component|auto_generated|pll1|clk[2]}
    Info: create_generated_clock -source {inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase 270.00 -duty_cycle 50.00 -name {inst|altpll_component|auto_generated|pll1|clk[3]} {inst|altpll_component|auto_generated|pll1|clk[3]}
Warning: At least one of the filters had some problems and could not be matched
    Warning: db[7] could not be matched with a port
Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] 5.000 [get_ports {db[7]}]
    Warning: Positional argument <targets> with value [get_ports {db[7]}] contains zero elements
    Warning: Positional argument: object_list targets with value [get_ports {db[7]}] contains no output ports
Warning: At least one of the filters had some problems and could not be matched
    Warning: db[6] could not be matched with a port
Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] 5.000 [get_ports {db[6]}]
    Warning: Positional argument <targets> with value [get_ports {db[6]}] contains zero elements
    Warning: Positional argument: object_list targets with value [get_ports {db[6]}] contains no output ports
Warning: At least one of the filters had some problems and could not be matched
    Warning: db[5] could not be matched with a port
Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] 5.000 [get_ports {db[5]}]
    Warning: Positional argument <targets> with value [get_ports {db[5]}] contains zero elements
    Warning: Positional argument: object_list targets with value [get_ports {db[5]}] contains no output ports
Warning: At least one of the filters had some problems and could not be matched
    Warning: db[4] could not be matched with a port
Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] 5.000 [get_ports {db[4]}]
    Warning: Positional argument <targets> with value [get_ports {db[4]}] contains zero elements
    Warning: Positional argument: object_list targets with value [get_ports {db[4]}] contains no output ports
Warning: At least one of the filters had some problems and could not be matched
    Warning: db[3] could not be matched with a port
Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] 5.000 [get_ports {db[3]}]
    Warning: Positional argument <targets> with value [get_ports {db[3]}] contains zero elements
    Warning: Positional argument: object_list targets with value [get_ports {db[3]}] contains no output ports
Warning: At least one of the filters had some problems and could not be matched
    Warning: db[2] could not be matched with a port
Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] 5.000 [get_ports {db[2]}]
    Warning: Positional argument <targets> with value [get_ports {db[2]}] contains zero elements
    Warning: Positional argument: object_list targets with value [get_ports {db[2]}] contains no output ports
Warning: At least one of the filters had some problems and could not be matched
    Warning: db[1] could not be matched with a port
Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] 5.000 [get_ports {db[1]}]
    Warning: Positional argument <targets> with value [get_ports {db[1]}] contains zero elements
    Warning: Positional argument: object_list targets with value [get_ports {db[1]}] contains no output ports
Warning: At least one of the filters had some problems and could not be matched
    Warning: db[0] could not be matched with a port
Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] 5.000 [get_ports {db[0]}]
    Warning: Positional argument <targets> with value [get_ports {db[0]}] contains zero elements
    Warning: Positional argument: object_list targets with value [get_ports {db[0]}] contains no output ports
Warning: At least one of the filters had some problems and could not be matched
    Warning: da[13] could not be matched with a port
Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] 5.000 [get_ports {da[13]}]
    Warning: Positional argument <targets> with value [get_ports {da[13]}] contains zero elements
    Warning: Positional argument: object_list targets with value [get_ports {da[13]}] contains no output ports
Warning: At least one of the filters had some problems and could not be matched
    Warning: da[12] could not be matched with a port
Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] 5.000 [get_ports {da[12]}]
    Warning: Positional argument <targets> with value [get_ports {da[12]}] contains zero elements
    Warning: Positional argument: object_list targets with value [get_ports {da[12]}] contains no output ports
Warning: At least one of the filters had some problems and could not be matched
    Warning: da[11] could not be matched with a port
Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] 5.000 [get_ports {da[11]}]
    Warning: Positional argument <targets> with value [get_ports {da[11]}] contains zero elements
    Warning: Positional argument: object_list targets with value [get_ports {da[11]}] contains no output ports
Warning: At least one of the filters had some problems and could not be matched
    Warning: da[10] could not be matched with a port
Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] 5.000 [get_ports {da[10]}]
    Warning: Positional argument <targets> with value [get_ports {da[10]}] contains zero elements
    Warning: Positional argument: object_list targets with value [get_ports {da[10]}] contains no output ports
Warning: At least one of the filters had some problems and could not be matched
    Warning: da[9] could not be matched with a port
Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] 5.000 [get_ports {da[9]}]
    Warning: Positional argument <targets> with value [get_ports {da[9]}] contains zero elements
    Warning: Positional argument: object_list targets with value [get_ports {da[9]}] contains no output ports
Warning: At least one of the filters had some problems and could not be matched
    Warning: da[8] could not be matched with a port
Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] 5.000 [get_ports {da[8]}]
    Warning: Positional argument <targets> with value [get_ports {da[8]}] contains zero elements
    Warning: Positional argument: object_list targets with value [get_ports {da[8]}] contains no output ports
Warning: At least one of the filters had some problems and could not be matched
    Warning: da[7] could not be matched with a port
Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] 5.000 [get_ports {da[7]}]
    Warning: Positional argument <targets> with value [get_ports {da[7]}] contains zero elements
    Warning: Positional argument: object_list targets with value [get_ports {da[7]}] contains no output ports
Warning: At least one of the filters had some problems and could not be matched
    Warning: da[6] could not be matched with a port
Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] 5.000 [get_ports {da[6]}]
    Warning: Positional argument <targets> with value [get_ports {da[6]}] contains zero elements
    Warning: Positional argument: object_list targets with value [get_ports {da[6]}] contains no output ports
Warning: At least one of the filters had some problems and could not be matched
    Warning: da[5] could not be matched with a port
Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] 5.000 [get_ports {da[5]}]
    Warning: Positional argument <targets> with value [get_ports {da[5]}] contains zero elements
    Warning: Positional argument: object_list targets with value [get_ports {da[5]}] contains no output ports
Warning: At least one of the filters had some problems and could not be matched
    Warning: da[4] could not be matched with a port
Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] 5.000 [get_ports {da[4]}]
    Warning: Positional argument <targets> with value [get_ports {da[4]}] contains zero elements
    Warning: Positional argument: object_list targets with value [get_ports {da[4]}] contains no output ports
Warning: At least one of the filters had some problems and could not be matched
    Warning: da[3] could not be matched with a port
Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] 5.000 [get_ports {da[3]}]
    Warning: Positional argument <targets> with value [get_ports {da[3]}] contains zero elements
    Warning: Positional argument: object_list targets with value [get_ports {da[3]}] contains no output ports
Warning: At least one of the filters had some problems and could not be matched
    Warning: da[2] could not be matched with a port
Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] 5.000 [get_ports {da[2]}]
    Warning: Positional argument <targets> with value [get_ports {da[2]}] contains zero elements
    Warning: Positional argument: object_list targets with value [get_ports {da[2]}] contains no output ports
Warning: At least one of the filters had some problems and could not be matched
    Warning: da[1] could not be matched with a port
Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] 5.000 [get_ports {da[1]}]
    Warning: Positional argument <targets> with value [get_ports {da[1]}] contains zero elements
    Warning: Positional argument: object_list targets with value [get_ports {da[1]}] contains no output ports
Warning: At least one of the filters had some problems and could not be matched
    Warning: da[0] could not be matched with a port
Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] 5.000 [get_ports {da[0]}]
    Warning: Positional argument <targets> with value [get_ports {da[0]}] contains zero elements
    Warning: Positional argument: object_list targets with value [get_ports {da[0]}] contains no output ports
Warning: At least one of the filters had some problems and could not be matched
    Warning: db[13] could not be matched with a port
Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] 5.000 [get_ports {db[13]}]
    Warning: Positional argument <targets> with value [get_ports {db[13]}] contains zero elements
    Warning: Positional argument: object_list targets with value [get_ports {db[13]}] contains no output ports
Warning: At least one of the filters had some problems and could not be matched
    Warning: db[12] could not be matched with a port
Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] 5.000 [get_ports {db[12]}]
    Warning: Positional argument <targets> with value [get_ports {db[12]}] contains zero elements
    Warning: Positional argument: object_list targets with value [get_ports {db[12]}] contains no output ports
Warning: At least one of the filters had some problems and could not be matched
    Warning: db[11] could not be matched with a port
Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] 5.000 [get_ports {db[11]}]
    Warning: Positional argument <targets> with value [get_ports {db[11]}] contains zero elements
    Warning: Positional argument: object_list targets with value [get_ports {db[11]}] contains no output ports
Warning: At least one of the filters had some problems and could not be matched
    Warning: db[10] could not be matched with a port
Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] 5.000 [get_ports {db[10]}]
    Warning: Positional argument <targets> with value [get_ports {db[10]}] contains zero elements
    Warning: Positional argument: object_list targets with value [get_ports {db[10]}] contains no output ports
Warning: At least one of the filters had some problems and could not be matched
    Warning: db[9] could not be matched with a port
Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] 5.000 [get_ports {db[9]}]
    Warning: Positional argument <targets> with value [get_ports {db[9]}] contains zero elements
    Warning: Positional argument: object_list targets with value [get_ports {db[9]}] contains no output ports
Warning: At least one of the filters had some problems and could not be matched
    Warning: db[8] could not be matched with a port
Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] 5.000 [get_ports {db[8]}]
    Warning: Positional argument <targets> with value [get_ports {db[8]}] contains zero elements
    Warning: Positional argument: object_list targets with value [get_ports {db[8]}] contains no output ports
Warning: At least one of the filters had some problems and could not be matched
    Warning: Button[0] could not be matched with a port
    Warning: Button[1] could not be matched with a port
Warning: At least one of the filters had some problems and could not be matched
    Warning: LEDB[0] could not be matched with a port
    Warning: LEDB[1] could not be matched with a port
    Warning: LEDB[2] could not be matched with a port
    Warning: LEDB[3] could not be matched with a port
    Warning: LEDB[4] could not be matched with a port
    Warning: LEDB[5] could not be matched with a port
    Warning: LEDB[6] could not be matched with a port
    Warning: LEDB[7] could not be matched with a port
Warning: Ignored assignment: set_false_path -to [get_ports {LEDB[0] LEDB[1] LEDB[2] LEDB[3] LEDB[4] LEDB[5] LEDB[6] LEDB[7]}]
    Warning: Argument <to> is an empty collection
Warning: At least one of the filters had some problems and could not be matched
    Warning: altera_au* could not be matched with a cell
Warning: Ignored assignment: set_false_path -to [get_cells {altera_au*}]
    Warning: Argument <to> is an empty collection
Warning: At least one of the filters had some problems and could not be matched
    Warning: altera_auto* could not be matched with a cell
Warning: Ignored assignment: set_false_path -from [get_clocks {altera_reserved_tck}] -to [get_cells {altera_auto*}]
    Warning: Argument <to> is an empty collection
Warning: The master clock for this clock assignment could not be derived.  Clock: inst|altpll_component|auto_generated|pll1|clk[0] was not created.
    Warning: No clocks found on or feeding the specified source node: inst|altpll_component|auto_generated|pll1|inclk[0]
Warning: The master clock for this clock assignment could not be derived.  Clock: inst|altpll_component|auto_generated|pll1|clk[2] was not created.
    Warning: No clocks found on or feeding the specified source node: inst|altpll_component|auto_generated|pll1|inclk[0]
Warning: The master clock for this clock assignment could not be derived.  Clock: inst|altpll_component|auto_generated|pll1|clk[3] was not created.
    Warning: No clocks found on or feeding the specified source node: inst|altpll_component|auto_generated|pll1|inclk[0]
Warning: Node: IOV_A3V3_B1V8_C2V5_D3V3:inst2|WIRE4_INTERFACE:m01|clkcnt[4] was determined to be a clock but was found without an associated clock assignment.
Warning: Node: IOV_A3V3_B1V8_C2V5_D3V3:inst2|clkcnt[3] was determined to be a clock but was found without an associated clock assignment.
Warning: Node: OSC_50_BANK3 was determined to be a clock but was found without an associated clock assignment.
Warning: Node: OSC_50_BANK2 was determined to be a clock but was found without an associated clock assignment.
Warning: For set_input_delay/set_output_delay, port ADA_D[0] relative to clock ada_dco does not have delay for flag (fall, max)
Warning: For set_input_delay/set_output_delay, port ADA_D[0] relative to clock ada_dco does not have delay for flag (fall, min)
Warning: For set_input_delay/set_output_delay, port ADA_D[0] relative to clock ada_dco does not have delay for flag (rise, min)
Warning: For set_input_delay/set_output_delay, port ADA_D[10] relative to clock ada_dco does not have delay for flag (fall, max)
Warning: For set_input_delay/set_output_delay, port ADA_D[10] relative to clock ada_dco does not have delay for flag (fall, min)
Warning: For set_input_delay/set_output_delay, port ADA_D[10] relative to clock ada_dco does not have delay for flag (rise, min)
Warning: For set_input_delay/set_output_delay, port ADA_D[11] relative to clock ada_dco does not have delay for flag (fall, max)
Warning: For set_input_delay/set_output_delay, port ADA_D[11] relative to clock ada_dco does not have delay for flag (fall, min)
Warning: For set_input_delay/set_output_delay, port ADA_D[11] relative to clock ada_dco does not have delay for flag (rise, min)
Warning: For set_input_delay/set_output_delay, port ADA_D[12] relative to clock ada_dco does not have delay for flag (fall, max)
Warning: For set_input_delay/set_output_delay, port ADA_D[12] relative to clock ada_dco does not have delay for flag (fall, min)
Warning: For set_input_delay/set_output_delay, port ADA_D[12] relative to clock ada_dco does not have delay for flag (rise, min)
Warning: For set_input_delay/set_output_delay, port ADA_D[13] relative to clock ada_dco does not have delay for flag (fall, max)
Warning: For set_input_delay/set_output_delay, port ADA_D[13] relative to clock ada_dco does not have delay for flag (fall, min)
Warning: For set_input_delay/set_output_delay, port ADA_D[13] relative to clock ada_dco does not have delay for flag (rise, min)
Warning: For set_input_delay/set_output_delay, port ADA_D[1] relative to clock ada_dco does not have delay for flag (fall, max)
Warning: For set_input_delay/set_output_delay, port ADA_D[1] relative to clock ada_dco does not have delay for flag (fall, min)
Warning: For set_input_delay/set_output_delay, port ADA_D[1] relative to clock ada_dco does not have delay for flag (rise, min)
Warning: For set_input_delay/set_output_delay, port ADA_D[2] relative to clock ada_dco does not have delay for flag (fall, max)
Warning: For set_input_delay/set_output_delay, port ADA_D[2] relative to clock ada_dco does not have delay for flag (fall, min)
Warning: For set_input_delay/set_output_delay, port ADA_D[2] relative to clock ada_dco does not have delay for flag (rise, min)
Warning: For set_input_delay/set_output_delay, port ADA_D[3] relative to clock ada_dco does not have delay for flag (fall, max)
Warning: For set_input_delay/set_output_delay, port ADA_D[3] relative to clock ada_dco does not have delay for flag (fall, min)
Warning: For set_input_delay/set_output_delay, port ADA_D[3] relative to clock ada_dco does not have delay for flag (rise, min)
Warning: For set_input_delay/set_output_delay, port ADA_D[4] relative to clock ada_dco does not have delay for flag (fall, max)
Warning: For set_input_delay/set_output_delay, port ADA_D[4] relative to clock ada_dco does not have delay for flag (fall, min)
Warning: For set_input_delay/set_output_delay, port ADA_D[4] relative to clock ada_dco does not have delay for flag (rise, min)
Warning: For set_input_delay/set_output_delay, port ADA_D[5] relative to clock ada_dco does not have delay for flag (fall, max)
Warning: For set_input_delay/set_output_delay, port ADA_D[5] relative to clock ada_dco does not have delay for flag (fall, min)
Warning: For set_input_delay/set_output_delay, port ADA_D[5] relative to clock ada_dco does not have delay for flag (rise, min)
Warning: For set_input_delay/set_output_delay, port ADA_D[6] relative to clock ada_dco does not have delay for flag (fall, max)
Warning: For set_input_delay/set_output_delay, port ADA_D[6] relative to clock ada_dco does not have delay for flag (fall, min)
Warning: For set_input_delay/set_output_delay, port ADA_D[6] relative to clock ada_dco does not have delay for flag (rise, min)
Warning: For set_input_delay/set_output_delay, port ADA_D[7] relative to clock ada_dco does not have delay for flag (fall, max)
Warning: For set_input_delay/set_output_delay, port ADA_D[7] relative to clock ada_dco does not have delay for flag (fall, min)
Warning: For set_input_delay/set_output_delay, port ADA_D[7] relative to clock ada_dco does not have delay for flag (rise, min)
Warning: For set_input_delay/set_output_delay, port ADA_D[8] relative to clock ada_dco does not have delay for flag (fall, max)
Warning: For set_input_delay/set_output_delay, port ADA_D[8] relative to clock ada_dco does not have delay for flag (fall, min)
Warning: For set_input_delay/set_output_delay, port ADA_D[8] relative to clock ada_dco does not have delay for flag (rise, min)
Warning: For set_input_delay/set_output_delay, port ADA_D[9] relative to clock ada_dco does not have delay for flag (fall, max)
Warning: For set_input_delay/set_output_delay, port ADA_D[9] relative to clock ada_dco does not have delay for flag (fall, min)
Warning: For set_input_delay/set_output_delay, port ADA_D[9] relative to clock ada_dco does not have delay for flag (rise, min)
Info: No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ada_dco}] -rise_to [get_clocks {ada_dco}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ada_dco}] -fall_to [get_clocks {ada_dco}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ada_dco}] -rise_to [get_clocks {ada_dco}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ada_dco}] -fall_to [get_clocks {ada_dco}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ada_dco}] -rise_to [get_clocks {ada_dco}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ada_dco}] -fall_to [get_clocks {ada_dco}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ada_dco}] -rise_to [get_clocks {ada_dco}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ada_dco}] -fall_to [get_clocks {ada_dco}] -hold 0.020
Warning: PLL cross checking found inconsistent PLL clock settings:
    Warning: Node: inst|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning: Node: inst|altpll_component|auto_generated|pll1|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning: Node: inst|altpll_component|auto_generated|pll1|clk[3] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info: Analyzing Slow 900mV 85C Model
Info: Worst-case setup slack is 4.815
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     4.815         0.000 ada_dco 
    Info:    45.363         0.000 altera_reserved_tck 
Info: Worst-case hold slack is 0.541
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.541         0.000 altera_reserved_tck 
    Info:     4.712         0.000 ada_dco 
Info: Worst-case recovery slack is 48.688
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    48.688         0.000 altera_reserved_tck 
Info: Worst-case removal slack is 1.105
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     1.105         0.000 altera_reserved_tck 
Info: Worst-case minimum pulse width slack is 4.914
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     4.914         0.000 ada_dco 
    Info:    49.318         0.000 altera_reserved_tck 
Info: Analyzing Slow 900mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: The master clock for this clock assignment could not be derived.  Clock: inst|altpll_component|auto_generated|pll1|clk[0] was not created.
    Warning: No clocks found on or feeding the specified source node: inst|altpll_component|auto_generated|pll1|inclk[0]
Warning: The master clock for this clock assignment could not be derived.  Clock: inst|altpll_component|auto_generated|pll1|clk[2] was not created.
    Warning: No clocks found on or feeding the specified source node: inst|altpll_component|auto_generated|pll1|inclk[0]
Warning: The master clock for this clock assignment could not be derived.  Clock: inst|altpll_component|auto_generated|pll1|clk[3] was not created.
    Warning: No clocks found on or feeding the specified source node: inst|altpll_component|auto_generated|pll1|inclk[0]
Warning: Node: IOV_A3V3_B1V8_C2V5_D3V3:inst2|WIRE4_INTERFACE:m01|clkcnt[4] was determined to be a clock but was found without an associated clock assignment.
Warning: Node: IOV_A3V3_B1V8_C2V5_D3V3:inst2|clkcnt[3] was determined to be a clock but was found without an associated clock assignment.
Warning: Node: OSC_50_BANK3 was determined to be a clock but was found without an associated clock assignment.
Warning: Node: OSC_50_BANK2 was determined to be a clock but was found without an associated clock assignment.
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ada_dco}] -rise_to [get_clocks {ada_dco}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ada_dco}] -fall_to [get_clocks {ada_dco}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ada_dco}] -rise_to [get_clocks {ada_dco}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ada_dco}] -fall_to [get_clocks {ada_dco}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ada_dco}] -rise_to [get_clocks {ada_dco}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ada_dco}] -fall_to [get_clocks {ada_dco}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ada_dco}] -rise_to [get_clocks {ada_dco}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ada_dco}] -fall_to [get_clocks {ada_dco}] -hold 0.020
Warning: PLL cross checking found inconsistent PLL clock settings:
    Warning: Node: inst|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning: Node: inst|altpll_component|auto_generated|pll1|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning: Node: inst|altpll_component|auto_generated|pll1|clk[3] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info: Worst-case setup slack is 4.915
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     4.915         0.000 ada_dco 
    Info:    45.549         0.000 altera_reserved_tck 
Info: Worst-case hold slack is 0.530
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.530         0.000 altera_reserved_tck 
    Info:     4.689         0.000 ada_dco 
Info: Worst-case recovery slack is 48.732
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    48.732         0.000 altera_reserved_tck 
Info: Worst-case removal slack is 1.033
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     1.033         0.000 altera_reserved_tck 
Info: Worst-case minimum pulse width slack is 4.916
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     4.916         0.000 ada_dco 
    Info:    49.316         0.000 altera_reserved_tck 
Info: Analyzing Fast 900mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: The master clock for this clock assignment could not be derived.  Clock: inst|altpll_component|auto_generated|pll1|clk[0] was not created.
    Warning: No clocks found on or feeding the specified source node: inst|altpll_component|auto_generated|pll1|inclk[0]
Warning: The master clock for this clock assignment could not be derived.  Clock: inst|altpll_component|auto_generated|pll1|clk[2] was not created.
    Warning: No clocks found on or feeding the specified source node: inst|altpll_component|auto_generated|pll1|inclk[0]
Warning: The master clock for this clock assignment could not be derived.  Clock: inst|altpll_component|auto_generated|pll1|clk[3] was not created.
    Warning: No clocks found on or feeding the specified source node: inst|altpll_component|auto_generated|pll1|inclk[0]
Warning: Node: IOV_A3V3_B1V8_C2V5_D3V3:inst2|WIRE4_INTERFACE:m01|clkcnt[4] was determined to be a clock but was found without an associated clock assignment.
Warning: Node: IOV_A3V3_B1V8_C2V5_D3V3:inst2|clkcnt[3] was determined to be a clock but was found without an associated clock assignment.
Warning: Node: OSC_50_BANK3 was determined to be a clock but was found without an associated clock assignment.
Warning: Node: OSC_50_BANK2 was determined to be a clock but was found without an associated clock assignment.
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ada_dco}] -rise_to [get_clocks {ada_dco}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ada_dco}] -fall_to [get_clocks {ada_dco}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ada_dco}] -rise_to [get_clocks {ada_dco}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ada_dco}] -fall_to [get_clocks {ada_dco}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ada_dco}] -rise_to [get_clocks {ada_dco}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ada_dco}] -fall_to [get_clocks {ada_dco}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ada_dco}] -rise_to [get_clocks {ada_dco}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ada_dco}] -fall_to [get_clocks {ada_dco}] -hold 0.020
Warning: PLL cross checking found inconsistent PLL clock settings:
    Warning: Node: inst|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning: Node: inst|altpll_component|auto_generated|pll1|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning: Node: inst|altpll_component|auto_generated|pll1|clk[3] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info: Worst-case setup slack is 4.656
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     4.656         0.000 ada_dco 
    Info:    47.220         0.000 altera_reserved_tck 
Info: Worst-case hold slack is 0.302
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.302         0.000 altera_reserved_tck 
    Info:     4.765         0.000 ada_dco 
Info: Worst-case recovery slack is 49.283
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    49.283         0.000 altera_reserved_tck 
Info: Worst-case removal slack is 0.673
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.673         0.000 altera_reserved_tck 
Info: Worst-case minimum pulse width slack is 4.693
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     4.693         0.000 ada_dco 
    Info:    49.359         0.000 altera_reserved_tck 
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 252 warnings
    Info: Peak virtual memory: 540 megabytes
    Info: Processing ended: Thu Mar 03 17:35:34 2011
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:10


