Search.setIndex({"alltitles":{"Contents:":[[0,null]],"Module contents":[[1,"module-contents"],[2,"module-contents"],[3,"module-contents"],[4,"module-contents"],[5,"module-python2verilog.exceptions"],[6,"module-contents"],[7,"module-python2verilog.ir"],[8,"module-contents"],[9,"module-contents"],[10,"module-python2verilog.utils"]],"Submodules":[[2,"submodules"],[4,"submodules"],[6,"submodules"],[7,"submodules"],[8,"submodules"],[9,"submodules"],[10,"submodules"]],"Subpackages":[[1,"subpackages"],[3,"subpackages"]],"python2verilog documentation":[[0,null]],"python2verilog package":[[1,null]],"python2verilog.api package":[[2,null]],"python2verilog.api.context module":[[2,"python2verilog-api-context-module"]],"python2verilog.api.exit_handler module":[[2,"python2verilog-api-exit-handler-module"]],"python2verilog.api.file_namespaces module":[[2,"module-python2verilog.api.file_namespaces"]],"python2verilog.api.modes module":[[2,"module-python2verilog.api.modes"]],"python2verilog.api.namespace module":[[2,"python2verilog-api-namespace-module"]],"python2verilog.api.python module":[[2,"python2verilog-api-python-module"]],"python2verilog.api.verilogify module":[[2,"python2verilog-api-verilogify-module"]],"python2verilog.backend package":[[3,null]],"python2verilog.backend.verilog package":[[4,null]],"python2verilog.backend.verilog.ast module":[[4,"python2verilog-backend-verilog-ast-module"]],"python2verilog.backend.verilog.codegen module":[[4,"python2verilog-backend-verilog-codegen-module"]],"python2verilog.backend.verilog.config module":[[4,"python2verilog-backend-verilog-config-module"]],"python2verilog.backend.verilog.fsm module":[[4,"python2verilog-backend-verilog-fsm-module"]],"python2verilog.backend.verilog.module module":[[4,"python2verilog-backend-verilog-module-module"]],"python2verilog.backend.verilog.testbench module":[[4,"python2verilog-backend-verilog-testbench-module"]],"python2verilog.exceptions package":[[5,null]],"python2verilog.frontend package":[[6,null]],"python2verilog.frontend.function module":[[6,"python2verilog-frontend-function-module"]],"python2verilog.ir package":[[7,null]],"python2verilog.ir.context module":[[7,"module-python2verilog.ir.context"]],"python2verilog.ir.expressions module":[[7,"module-python2verilog.ir.expressions"]],"python2verilog.ir.graph module":[[7,"module-python2verilog.ir.graph"]],"python2verilog.ir.instance module":[[7,"module-python2verilog.ir.instance"]],"python2verilog.ir.signals module":[[7,"module-python2verilog.ir.signals"]],"python2verilog.optimizer package":[[8,null]],"python2verilog.optimizer.helpers module":[[8,"python2verilog-optimizer-helpers-module"]],"python2verilog.optimizer.increase_work module":[[8,"python2verilog-optimizer-increase-work-module"]],"python2verilog.simulation package":[[9,null]],"python2verilog.simulation.display module":[[9,"python2verilog-simulation-display-module"]],"python2verilog.simulation.iverilog module":[[9,"python2verilog-simulation-iverilog-module"]],"python2verilog.utils package":[[10,null]],"python2verilog.utils.cytoscape module":[[10,"python2verilog-utils-cytoscape-module"]],"python2verilog.utils.decorator module":[[10,"module-python2verilog.utils.decorator"]],"python2verilog.utils.env module":[[10,"module-python2verilog.utils.env"]],"python2verilog.utils.fifo module":[[10,"module-python2verilog.utils.fifo"]],"python2verilog.utils.generics module":[[10,"module-python2verilog.utils.generics"]],"python2verilog.utils.lines module":[[10,"module-python2verilog.utils.lines"]],"python2verilog.utils.mit_license module":[[10,"module-python2verilog.utils.mit_license"]],"python2verilog.utils.peek_counter module":[[10,"module-python2verilog.utils.peek_counter"]],"python2verilog.utils.typed module":[[10,"module-python2verilog.utils.typed"]],"python2verilog.utils.visualization module":[[10,"python2verilog-utils-visualization-module"]]},"docnames":["index","python2verilog","python2verilog.api","python2verilog.backend","python2verilog.backend.verilog","python2verilog.exceptions","python2verilog.frontend","python2verilog.ir","python2verilog.optimizer","python2verilog.simulation","python2verilog.utils"],"envversion":{"sphinx":65,"sphinx.domains.c":3,"sphinx.domains.changeset":1,"sphinx.domains.citation":1,"sphinx.domains.cpp":9,"sphinx.domains.index":1,"sphinx.domains.javascript":3,"sphinx.domains.math":2,"sphinx.domains.python":4,"sphinx.domains.rst":2,"sphinx.domains.std":2,"sphinx.ext.todo":2,"sphinx.ext.viewcode":1},"filenames":["index.rst","python2verilog.rst","python2verilog.api.rst","python2verilog.backend.rst","python2verilog.backend.verilog.rst","python2verilog.exceptions.rst","python2verilog.frontend.rst","python2verilog.ir.rst","python2verilog.optimizer.rst","python2verilog.simulation.rst","python2verilog.utils.rst"],"indexentries":{"add (class in python2verilog.ir.expressions)":[[7,"python2verilog.ir.expressions.Add",false]],"add() (lines method)":[[10,"python2verilog.utils.lines.Lines.add",false]],"add_local_var() (context method)":[[7,"python2verilog.ir.context.Context.add_local_var",false]],"add_special_local_var() (context method)":[[7,"python2verilog.ir.context.Context.add_special_local_var",false]],"add_state() (context method)":[[7,"python2verilog.ir.context.Context.add_state",false]],"add_state_weak() (context method)":[[7,"python2verilog.ir.context.Context.add_state_weak",false]],"apply_prefix() (instancesignals static method)":[[7,"python2verilog.ir.signals.InstanceSignals.apply_prefix",false]],"assert_no_newline() (lines static method)":[[10,"python2verilog.utils.lines.Lines.assert_no_newline",false]],"assignnode (class in python2verilog.ir.graph)":[[7,"python2verilog.ir.graph.AssignNode",false]],"basicelement (class in python2verilog.ir.graph)":[[7,"python2verilog.ir.graph.BasicElement",false]],"basicnode (class in python2verilog.ir.graph)":[[7,"python2verilog.ir.graph.BasicNode",false]],"binop (class in python2verilog.ir.expressions)":[[7,"python2verilog.ir.expressions.BinOp",false]],"bitand (class in python2verilog.ir.expressions)":[[7,"python2verilog.ir.expressions.BitAnd",false]],"bitor (class in python2verilog.ir.expressions)":[[7,"python2verilog.ir.expressions.BitOr",false]],"bitxor (class in python2verilog.ir.expressions)":[[7,"python2verilog.ir.expressions.BitXor",false]],"blank() (lines method)":[[10,"python2verilog.utils.lines.Lines.blank",false]],"check_input_types() (context method)":[[7,"python2verilog.ir.context.Context.check_input_types",false]],"check_output_types() (context method)":[[7,"python2verilog.ir.context.Context.check_output_types",false]],"child (basicelement property)":[[7,"python2verilog.ir.graph.BasicElement.child",false]],"children() (basicelement method)":[[7,"python2verilog.ir.graph.BasicElement.children",false]],"children() (element method)":[[7,"python2verilog.ir.graph.Element.children",false]],"children() (ifelsenode method)":[[7,"python2verilog.ir.graph.IfElseNode.children",false]],"clockededge (class in python2verilog.ir.graph)":[[7,"python2verilog.ir.graph.ClockedEdge",false]],"concat() (lines method)":[[10,"python2verilog.utils.lines.Lines.concat",false]],"context (class in python2verilog.ir.context)":[[7,"python2verilog.ir.context.Context",false]],"create_cytoscape_elements() (in module python2verilog.ir.graph)":[[7,"python2verilog.ir.graph.create_cytoscape_elements",false]],"create_generator_instance() (context method)":[[7,"python2verilog.ir.context.Context.create_generator_instance",false]],"create_networkx_adjacency_list() (in module python2verilog.ir.graph)":[[7,"python2verilog.ir.graph.create_networkx_adjacency_list",false]],"debug_comments (vars attribute)":[[10,"python2verilog.utils.env.Vars.DEBUG_COMMENTS",false]],"debug_mode (vars attribute)":[[10,"python2verilog.utils.env.Vars.DEBUG_MODE",false]],"decorator_with_args() (in module python2verilog.utils.decorator)":[[10,"python2verilog.utils.decorator.decorator_with_args",false]],"default_output_vars() (context method)":[[7,"python2verilog.ir.context.Context.default_output_vars",false]],"div (class in python2verilog.ir.expressions)":[[7,"python2verilog.ir.expressions.Div",false]],"done_state (context property)":[[7,"python2verilog.ir.context.Context.done_state",false]],"edge (basicnode property)":[[7,"python2verilog.ir.graph.BasicNode.edge",false]],"edge (class in python2verilog.ir.graph)":[[7,"python2verilog.ir.graph.Edge",false]],"element (class in python2verilog.ir.graph)":[[7,"python2verilog.ir.graph.Element",false]],"empty_valid() (context class method)":[[7,"python2verilog.ir.context.Context.empty_valid",false]],"entry_state (context property)":[[7,"python2verilog.ir.context.Context.entry_state",false]],"exclusions() (assignnode method)":[[7,"python2verilog.ir.graph.AssignNode.exclusions",false]],"exclusions() (clockededge method)":[[7,"python2verilog.ir.graph.ClockedEdge.exclusions",false]],"exclusions() (element method)":[[7,"python2verilog.ir.graph.Element.exclusions",false]],"exclusions() (ifelsenode method)":[[7,"python2verilog.ir.graph.IfElseNode.exclusions",false]],"exclusions() (nonclockededge method)":[[7,"python2verilog.ir.graph.NonClockedEdge.exclusions",false]],"exclusivevar (class in python2verilog.ir.expressions)":[[7,"python2verilog.ir.expressions.ExclusiveVar",false]],"expression (class in python2verilog.ir.expressions)":[[7,"python2verilog.ir.expressions.Expression",false]],"floordiv (class in python2verilog.ir.expressions)":[[7,"python2verilog.ir.expressions.FloorDiv",false]],"freeze() (context method)":[[7,"python2verilog.ir.context.Context.freeze",false]],"from_pyast() (unsupportedsyntaxerror class method)":[[5,"python2verilog.exceptions.UnsupportedSyntaxError.from_pyast",false]],"generator_instances (context attribute)":[[7,"python2verilog.ir.context.Context.generator_instances",false]],"genericrepr (class in python2verilog.utils.generics)":[[10,"python2verilog.utils.generics.GenericRepr",false]],"genericreprandstr (class in python2verilog.utils.generics)":[[10,"python2verilog.utils.generics.GenericReprAndStr",false]],"get_mit_license() (in module python2verilog.utils.mit_license)":[[10,"python2verilog.utils.mit_license.get_mit_license",false]],"get_name() (edge method)":[[7,"python2verilog.ir.graph.Edge.get_name",false]],"get_var() (in module python2verilog.utils.env)":[[10,"python2verilog.utils.env.get_var",false]],"get_variables() (in module python2verilog.ir.graph)":[[7,"python2verilog.ir.graph.get_variables",false]],"guard() (in module python2verilog.utils.typed)":[[10,"python2verilog.utils.typed.guard",false]],"guard_dict() (in module python2verilog.utils.typed)":[[10,"python2verilog.utils.typed.guard_dict",false]],"has_child() (basicelement method)":[[7,"python2verilog.ir.graph.BasicElement.has_child",false]],"idle_state (context attribute)":[[7,"python2verilog.ir.context.Context.idle_state",false]],"ifelsenode (class in python2verilog.ir.graph)":[[7,"python2verilog.ir.graph.IfElseNode",false]],"implementstolines (class in python2verilog.utils.lines)":[[10,"python2verilog.utils.lines.ImplementsToLines",false]],"indent (class in python2verilog.utils.lines)":[[10,"python2verilog.utils.lines.Indent",false]],"indent() (lines method)":[[10,"python2verilog.utils.lines.Lines.indent",false]],"indentify() (indent method)":[[10,"python2verilog.utils.lines.Indent.indentify",false]],"indentor (indent attribute)":[[10,"python2verilog.utils.lines.Indent.indentor",false]],"input_types (context attribute)":[[7,"python2verilog.ir.context.Context.input_types",false]],"input_vars (context property)":[[7,"python2verilog.ir.context.Context.input_vars",false]],"inputs (instance attribute)":[[7,"python2verilog.ir.instance.Instance.inputs",false]],"instance (class in python2verilog.ir.instance)":[[7,"python2verilog.ir.instance.Instance",false]],"instance_specific_items() (protocolsignals method)":[[7,"python2verilog.ir.signals.ProtocolSignals.instance_specific_items",false]],"instance_specific_values() (protocolsignals method)":[[7,"python2verilog.ir.signals.ProtocolSignals.instance_specific_values",false]],"instancesignals (class in python2verilog.ir.signals)":[[7,"python2verilog.ir.signals.InstanceSignals",false]],"int (class in python2verilog.ir.expressions)":[[7,"python2verilog.ir.expressions.Int",false]],"is_debug_mode() (in module python2verilog.utils.env)":[[10,"python2verilog.utils.env.is_debug_mode",false]],"is_generator (context attribute)":[[7,"python2verilog.ir.context.Context.is_generator",false]],"is_system_verilog (vars attribute)":[[10,"python2verilog.utils.env.Vars.IS_SYSTEM_VERILOG",false]],"iverilog_path (vars attribute)":[[10,"python2verilog.utils.env.Vars.IVERILOG_PATH",false]],"lessthan (class in python2verilog.ir.expressions)":[[7,"python2verilog.ir.expressions.LessThan",false]],"lines (class in python2verilog.utils.lines)":[[10,"python2verilog.utils.lines.Lines",false]],"local_vars (context property)":[[7,"python2verilog.ir.context.Context.local_vars",false]],"lshift (class in python2verilog.ir.expressions)":[[7,"python2verilog.ir.expressions.LShift",false]],"make_var() (context method)":[[7,"python2verilog.ir.context.Context.make_var",false]],"mod (class in python2verilog.ir.expressions)":[[7,"python2verilog.ir.expressions.Mod",false]],"mode (context attribute)":[[7,"python2verilog.ir.context.Context.mode",false]],"modes (class in python2verilog.api.modes)":[[2,"python2verilog.api.modes.Modes",false]],"module":[[2,"module-python2verilog.api.file_namespaces",false],[2,"module-python2verilog.api.modes",false],[5,"module-python2verilog.exceptions",false],[7,"module-python2verilog.ir",false],[7,"module-python2verilog.ir.context",false],[7,"module-python2verilog.ir.expressions",false],[7,"module-python2verilog.ir.graph",false],[7,"module-python2verilog.ir.instance",false],[7,"module-python2verilog.ir.signals",false],[10,"module-python2verilog.utils",false],[10,"module-python2verilog.utils.decorator",false],[10,"module-python2verilog.utils.env",false],[10,"module-python2verilog.utils.fifo",false],[10,"module-python2verilog.utils.generics",false],[10,"module-python2verilog.utils.lines",false],[10,"module-python2verilog.utils.mit_license",false],[10,"module-python2verilog.utils.peek_counter",false],[10,"module-python2verilog.utils.typed",false]],"module_name (instance attribute)":[[7,"python2verilog.ir.instance.Instance.module_name",false]],"mul (class in python2verilog.ir.expressions)":[[7,"python2verilog.ir.expressions.Mul",false]],"name (context attribute)":[[7,"python2verilog.ir.context.Context.name",false]],"namespace (context attribute)":[[7,"python2verilog.ir.context.Context.namespace",false]],"nestify() (lines static method)":[[10,"python2verilog.utils.lines.Lines.nestify",false]],"next() (peekcounter method)":[[10,"python2verilog.utils.peek_counter.PeekCounter.next",false]],"no_write (modes attribute)":[[2,"python2verilog.api.modes.Modes.NO_WRITE",false]],"no_write_to_fs (vars attribute)":[[10,"python2verilog.utils.env.Vars.NO_WRITE_TO_FS",false]],"node (class in python2verilog.ir.graph)":[[7,"python2verilog.ir.graph.Node",false]],"nonclockededge (class in python2verilog.ir.graph)":[[7,"python2verilog.ir.graph.NonClockedEdge",false]],"open_text_mode() (modes static method)":[[2,"python2verilog.api.modes.Modes.open_text_mode",false]],"optimal_child (basicelement property)":[[7,"python2verilog.ir.graph.BasicElement.optimal_child",false]],"optimal_false_edge (ifelsenode property)":[[7,"python2verilog.ir.graph.IfElseNode.optimal_false_edge",false]],"optimal_true_edge (ifelsenode property)":[[7,"python2verilog.ir.graph.IfElseNode.optimal_true_edge",false]],"optimization_level (context attribute)":[[7,"python2verilog.ir.context.Context.optimization_level",false]],"output_types (context attribute)":[[7,"python2verilog.ir.context.Context.output_types",false]],"output_vars (context property)":[[7,"python2verilog.ir.context.Context.output_vars",false]],"outputs (instance attribute)":[[7,"python2verilog.ir.instance.Instance.outputs",false]],"overwrite (modes attribute)":[[2,"python2verilog.api.modes.Modes.OVERWRITE",false]],"peek() (peekcounter method)":[[10,"python2verilog.utils.peek_counter.PeekCounter.peek",false]],"peekcounter (class in python2verilog.utils.peek_counter)":[[10,"python2verilog.utils.peek_counter.PeekCounter",false]],"pow (class in python2verilog.ir.expressions)":[[7,"python2verilog.ir.expressions.Pow",false]],"prefix (context attribute)":[[7,"python2verilog.ir.context.Context.prefix",false]],"pretty_dict() (in module python2verilog.utils.generics)":[[10,"python2verilog.utils.generics.pretty_dict",false]],"protocolsignals (class in python2verilog.ir.signals)":[[7,"python2verilog.ir.signals.ProtocolSignals",false]],"py_ast (context property)":[[7,"python2verilog.ir.context.Context.py_ast",false]],"py_func (context attribute)":[[7,"python2verilog.ir.context.Context.py_func",false]],"py_string (context attribute)":[[7,"python2verilog.ir.context.Context.py_string",false]],"python2verilog.api.file_namespaces":[[2,"module-python2verilog.api.file_namespaces",false]],"python2verilog.api.modes":[[2,"module-python2verilog.api.modes",false]],"python2verilog.exceptions":[[5,"module-python2verilog.exceptions",false]],"python2verilog.ir":[[7,"module-python2verilog.ir",false]],"python2verilog.ir.context":[[7,"module-python2verilog.ir.context",false]],"python2verilog.ir.expressions":[[7,"module-python2verilog.ir.expressions",false]],"python2verilog.ir.graph":[[7,"module-python2verilog.ir.graph",false]],"python2verilog.ir.instance":[[7,"module-python2verilog.ir.instance",false]],"python2verilog.ir.signals":[[7,"module-python2verilog.ir.signals",false]],"python2verilog.utils":[[10,"module-python2verilog.utils",false]],"python2verilog.utils.decorator":[[10,"module-python2verilog.utils.decorator",false]],"python2verilog.utils.env":[[10,"module-python2verilog.utils.env",false]],"python2verilog.utils.fifo":[[10,"module-python2verilog.utils.fifo",false]],"python2verilog.utils.generics":[[10,"module-python2verilog.utils.generics",false]],"python2verilog.utils.lines":[[10,"module-python2verilog.utils.lines",false]],"python2verilog.utils.mit_license":[[10,"module-python2verilog.utils.mit_license",false]],"python2verilog.utils.peek_counter":[[10,"module-python2verilog.utils.peek_counter",false]],"python2verilog.utils.typed":[[10,"module-python2verilog.utils.typed",false]],"refresh_input_output_vars() (context method)":[[7,"python2verilog.ir.context.Context.refresh_input_output_vars",false]],"rshift (class in python2verilog.ir.expressions)":[[7,"python2verilog.ir.expressions.RShift",false]],"set_debug_mode() (in module python2verilog.utils.env)":[[10,"python2verilog.utils.env.set_debug_mode",false]],"set_var() (in module python2verilog.utils.env)":[[10,"python2verilog.utils.env.set_var",false]],"signals (context attribute)":[[7,"python2verilog.ir.context.Context.signals",false]],"signals (instance attribute)":[[7,"python2verilog.ir.instance.Instance.signals",false]],"state (class in python2verilog.ir.expressions)":[[7,"python2verilog.ir.expressions.State",false]],"state_var (context attribute)":[[7,"python2verilog.ir.context.Context.state_var",false]],"states (context property)":[[7,"python2verilog.ir.context.Context.states",false]],"statictypingerror":[[5,"python2verilog.exceptions.StaticTypingError",false]],"sub (class in python2verilog.ir.expressions)":[[7,"python2verilog.ir.expressions.Sub",false]],"temp_fifo() (in module python2verilog.utils.fifo)":[[10,"python2verilog.utils.fifo.temp_fifo",false]],"ternary (class in python2verilog.ir.expressions)":[[7,"python2verilog.ir.expressions.Ternary",false]],"test_cases (context attribute)":[[7,"python2verilog.ir.context.Context.test_cases",false]],"testbench_name (context property)":[[7,"python2verilog.ir.context.Context.testbench_name",false]],"testbench_suffix (context attribute)":[[7,"python2verilog.ir.context.Context.testbench_suffix",false]],"to_lines() (implementstolines method)":[[10,"python2verilog.utils.lines.ImplementsToLines.to_lines",false]],"to_string() (expression method)":[[7,"python2verilog.ir.expressions.Expression.to_string",false]],"to_string() (implementstolines method)":[[10,"python2verilog.utils.lines.ImplementsToLines.to_string",false]],"to_string() (int method)":[[7,"python2verilog.ir.expressions.Int.to_string",false]],"to_string() (lines method)":[[10,"python2verilog.utils.lines.Lines.to_string",false]],"to_string() (mod method)":[[7,"python2verilog.ir.expressions.Mod.to_string",false]],"to_string() (ternary method)":[[7,"python2verilog.ir.expressions.Ternary.to_string",false]],"to_string() (ubinop method)":[[7,"python2verilog.ir.expressions.UBinOp.to_string",false]],"to_string() (unaryop method)":[[7,"python2verilog.ir.expressions.UnaryOp.to_string",false]],"typed() (in module python2verilog.utils.typed)":[[10,"python2verilog.utils.typed.typed",false]],"typed_list() (in module python2verilog.utils.typed)":[[10,"python2verilog.utils.typed.typed_list",false]],"typed_strict() (in module python2verilog.utils.typed)":[[10,"python2verilog.utils.typed.typed_strict",false]],"typeinferenceerror":[[5,"python2verilog.exceptions.TypeInferenceError",false]],"ubinop (class in python2verilog.ir.expressions)":[[7,"python2verilog.ir.expressions.UBinOp",false]],"uint (class in python2verilog.ir.expressions)":[[7,"python2verilog.ir.expressions.UInt",false]],"unaryop (class in python2verilog.ir.expressions)":[[7,"python2verilog.ir.expressions.UnaryOp",false]],"unknown (class in python2verilog.ir.expressions)":[[7,"python2verilog.ir.expressions.Unknown",false]],"unknownvalueerror":[[5,"python2verilog.exceptions.UnknownValueError",false]],"unsupportedsyntaxerror":[[5,"python2verilog.exceptions.UnsupportedSyntaxError",false]],"validate() (context method)":[[7,"python2verilog.ir.context.Context.validate",false]],"var (class in python2verilog.ir.expressions)":[[7,"python2verilog.ir.expressions.Var",false]],"var (instance attribute)":[[7,"python2verilog.ir.instance.Instance.var",false]],"variable_items() (protocolsignals method)":[[7,"python2verilog.ir.signals.ProtocolSignals.variable_items",false]],"variable_values() (protocolsignals method)":[[7,"python2verilog.ir.signals.ProtocolSignals.variable_values",false]],"vars (class in python2verilog.utils.env)":[[10,"python2verilog.utils.env.Vars",false]],"verilog() (binop method)":[[7,"python2verilog.ir.expressions.BinOp.verilog",false]],"verilog() (expression method)":[[7,"python2verilog.ir.expressions.Expression.verilog",false]],"verilog() (floordiv method)":[[7,"python2verilog.ir.expressions.FloorDiv.verilog",false]],"verilog() (int method)":[[7,"python2verilog.ir.expressions.Int.verilog",false]],"verilog() (mod method)":[[7,"python2verilog.ir.expressions.Mod.verilog",false]],"verilog() (ternary method)":[[7,"python2verilog.ir.expressions.Ternary.verilog",false]],"verilog() (ubinop method)":[[7,"python2verilog.ir.expressions.UBinOp.verilog",false]],"verilog() (unaryop method)":[[7,"python2verilog.ir.expressions.UnaryOp.verilog",false]],"view_children() (element method)":[[7,"python2verilog.ir.graph.Element.view_children",false]],"visit_nonclocked() (basicelement method)":[[7,"python2verilog.ir.graph.BasicElement.visit_nonclocked",false]],"visit_nonclocked() (element method)":[[7,"python2verilog.ir.graph.Element.visit_nonclocked",false]],"visit_nonclocked() (ifelsenode method)":[[7,"python2verilog.ir.graph.IfElseNode.visit_nonclocked",false]],"write (modes attribute)":[[2,"python2verilog.api.modes.Modes.WRITE",false]],"write() (modes static method)":[[2,"python2verilog.api.modes.Modes.write",false]]},"objects":{"python2verilog":[[5,0,0,"-","exceptions"],[7,0,0,"-","ir"],[10,0,0,"-","utils"]],"python2verilog.api":[[2,0,0,"-","file_namespaces"],[2,0,0,"-","modes"]],"python2verilog.api.modes":[[2,1,1,"","Modes"]],"python2verilog.api.modes.Modes":[[2,2,1,"","NO_WRITE"],[2,2,1,"","OVERWRITE"],[2,2,1,"","WRITE"],[2,3,1,"","open_text_mode"],[2,3,1,"","write"]],"python2verilog.exceptions":[[5,4,1,"","StaticTypingError"],[5,4,1,"","TypeInferenceError"],[5,4,1,"","UnknownValueError"],[5,4,1,"","UnsupportedSyntaxError"]],"python2verilog.exceptions.UnsupportedSyntaxError":[[5,3,1,"","from_pyast"]],"python2verilog.ir":[[7,0,0,"-","context"],[7,0,0,"-","expressions"],[7,0,0,"-","graph"],[7,0,0,"-","instance"],[7,0,0,"-","signals"]],"python2verilog.ir.context":[[7,1,1,"","Context"]],"python2verilog.ir.context.Context":[[7,3,1,"","add_local_var"],[7,3,1,"","add_special_local_var"],[7,3,1,"","add_state"],[7,3,1,"","add_state_weak"],[7,3,1,"","check_input_types"],[7,3,1,"","check_output_types"],[7,3,1,"","create_generator_instance"],[7,3,1,"","default_output_vars"],[7,5,1,"","done_state"],[7,3,1,"","empty_valid"],[7,5,1,"","entry_state"],[7,3,1,"","freeze"],[7,2,1,"","generator_instances"],[7,2,1,"","idle_state"],[7,2,1,"","input_types"],[7,5,1,"","input_vars"],[7,2,1,"","is_generator"],[7,5,1,"","local_vars"],[7,3,1,"","make_var"],[7,2,1,"","mode"],[7,2,1,"","name"],[7,2,1,"","namespace"],[7,2,1,"","optimization_level"],[7,2,1,"","output_types"],[7,5,1,"","output_vars"],[7,2,1,"","prefix"],[7,5,1,"","py_ast"],[7,2,1,"","py_func"],[7,2,1,"","py_string"],[7,3,1,"","refresh_input_output_vars"],[7,2,1,"","signals"],[7,2,1,"","state_var"],[7,5,1,"","states"],[7,2,1,"","test_cases"],[7,5,1,"","testbench_name"],[7,2,1,"","testbench_suffix"],[7,3,1,"","validate"]],"python2verilog.ir.expressions":[[7,1,1,"","Add"],[7,1,1,"","BinOp"],[7,1,1,"","BitAnd"],[7,1,1,"","BitOr"],[7,1,1,"","BitXor"],[7,1,1,"","Div"],[7,1,1,"","ExclusiveVar"],[7,1,1,"","Expression"],[7,1,1,"","FloorDiv"],[7,1,1,"","Int"],[7,1,1,"","LShift"],[7,1,1,"","LessThan"],[7,1,1,"","Mod"],[7,1,1,"","Mul"],[7,1,1,"","Pow"],[7,1,1,"","RShift"],[7,1,1,"","State"],[7,1,1,"","Sub"],[7,1,1,"","Ternary"],[7,1,1,"","UBinOp"],[7,1,1,"","UInt"],[7,1,1,"","UnaryOp"],[7,1,1,"","Unknown"],[7,1,1,"","Var"]],"python2verilog.ir.expressions.BinOp":[[7,3,1,"","verilog"]],"python2verilog.ir.expressions.Expression":[[7,3,1,"","to_string"],[7,3,1,"","verilog"]],"python2verilog.ir.expressions.FloorDiv":[[7,3,1,"","verilog"]],"python2verilog.ir.expressions.Int":[[7,3,1,"","to_string"],[7,3,1,"","verilog"]],"python2verilog.ir.expressions.Mod":[[7,3,1,"","to_string"],[7,3,1,"","verilog"]],"python2verilog.ir.expressions.Ternary":[[7,3,1,"","to_string"],[7,3,1,"","verilog"]],"python2verilog.ir.expressions.UBinOp":[[7,3,1,"","to_string"],[7,3,1,"","verilog"]],"python2verilog.ir.expressions.UnaryOp":[[7,3,1,"","to_string"],[7,3,1,"","verilog"]],"python2verilog.ir.graph":[[7,1,1,"","AssignNode"],[7,1,1,"","BasicElement"],[7,1,1,"","BasicNode"],[7,1,1,"","ClockedEdge"],[7,1,1,"","Edge"],[7,1,1,"","Element"],[7,1,1,"","IfElseNode"],[7,1,1,"","Node"],[7,1,1,"","NonClockedEdge"],[7,6,1,"","create_cytoscape_elements"],[7,6,1,"","create_networkx_adjacency_list"],[7,6,1,"","get_variables"]],"python2verilog.ir.graph.AssignNode":[[7,3,1,"","exclusions"]],"python2verilog.ir.graph.BasicElement":[[7,5,1,"","child"],[7,3,1,"","children"],[7,3,1,"","has_child"],[7,5,1,"","optimal_child"],[7,3,1,"","visit_nonclocked"]],"python2verilog.ir.graph.BasicNode":[[7,5,1,"","edge"]],"python2verilog.ir.graph.ClockedEdge":[[7,3,1,"","exclusions"]],"python2verilog.ir.graph.Edge":[[7,3,1,"","get_name"]],"python2verilog.ir.graph.Element":[[7,3,1,"","children"],[7,3,1,"","exclusions"],[7,3,1,"","view_children"],[7,3,1,"","visit_nonclocked"]],"python2verilog.ir.graph.IfElseNode":[[7,3,1,"","children"],[7,3,1,"","exclusions"],[7,5,1,"","optimal_false_edge"],[7,5,1,"","optimal_true_edge"],[7,3,1,"","visit_nonclocked"]],"python2verilog.ir.graph.NonClockedEdge":[[7,3,1,"","exclusions"]],"python2verilog.ir.instance":[[7,1,1,"","Instance"]],"python2verilog.ir.instance.Instance":[[7,2,1,"","inputs"],[7,2,1,"","module_name"],[7,2,1,"","outputs"],[7,2,1,"","signals"],[7,2,1,"","var"]],"python2verilog.ir.signals":[[7,1,1,"","InstanceSignals"],[7,1,1,"","ProtocolSignals"]],"python2verilog.ir.signals.InstanceSignals":[[7,3,1,"","apply_prefix"]],"python2verilog.ir.signals.ProtocolSignals":[[7,3,1,"","instance_specific_items"],[7,3,1,"","instance_specific_values"],[7,3,1,"","variable_items"],[7,3,1,"","variable_values"]],"python2verilog.utils":[[10,0,0,"-","decorator"],[10,0,0,"-","env"],[10,0,0,"-","fifo"],[10,0,0,"-","generics"],[10,0,0,"-","lines"],[10,0,0,"-","mit_license"],[10,0,0,"-","peek_counter"],[10,0,0,"-","typed"]],"python2verilog.utils.decorator":[[10,6,1,"","decorator_with_args"]],"python2verilog.utils.env":[[10,1,1,"","Vars"],[10,6,1,"","get_var"],[10,6,1,"","is_debug_mode"],[10,6,1,"","set_debug_mode"],[10,6,1,"","set_var"]],"python2verilog.utils.env.Vars":[[10,2,1,"","DEBUG_COMMENTS"],[10,2,1,"","DEBUG_MODE"],[10,2,1,"","IS_SYSTEM_VERILOG"],[10,2,1,"","IVERILOG_PATH"],[10,2,1,"","NO_WRITE_TO_FS"]],"python2verilog.utils.fifo":[[10,6,1,"","temp_fifo"]],"python2verilog.utils.generics":[[10,1,1,"","GenericRepr"],[10,1,1,"","GenericReprAndStr"],[10,6,1,"","pretty_dict"]],"python2verilog.utils.lines":[[10,1,1,"","ImplementsToLines"],[10,1,1,"","Indent"],[10,1,1,"","Lines"]],"python2verilog.utils.lines.ImplementsToLines":[[10,3,1,"","to_lines"],[10,3,1,"","to_string"]],"python2verilog.utils.lines.Indent":[[10,3,1,"","indentify"],[10,2,1,"","indentor"]],"python2verilog.utils.lines.Lines":[[10,3,1,"","add"],[10,3,1,"","assert_no_newline"],[10,3,1,"","blank"],[10,3,1,"","concat"],[10,3,1,"","indent"],[10,3,1,"","nestify"],[10,3,1,"","to_string"]],"python2verilog.utils.mit_license":[[10,6,1,"","get_mit_license"]],"python2verilog.utils.peek_counter":[[10,1,1,"","PeekCounter"]],"python2verilog.utils.peek_counter.PeekCounter":[[10,3,1,"","next"],[10,3,1,"","peek"]],"python2verilog.utils.typed":[[10,6,1,"","guard"],[10,6,1,"","guard_dict"],[10,6,1,"","typed"],[10,6,1,"","typed_list"],[10,6,1,"","typed_strict"]]},"objnames":{"0":["py","module","Python module"],"1":["py","class","Python class"],"2":["py","attribute","Python attribute"],"3":["py","method","Python method"],"4":["py","exception","Python exception"],"5":["py","property","Python property"],"6":["py","function","Python function"]},"objtypes":{"0":"py:module","1":"py:class","2":"py:attribute","3":"py:method","4":"py:exception","5":"py:property","6":"py:function"},"terms":{"":7,"0":[2,7,10],"01signal":7,"1":[2,7,10],"2":[2,10],"32":7,"A":[7,10],"For":7,"In":7,"The":7,"To":[7,10],"_":7,"__dict__":10,"__repr__":10,"__str__":10,"_done_st":7,"_entry_st":7,"_frozen":7,"_input_var":7,"_keytyp":10,"_local_var":7,"_output_var":7,"_py_ast":7,"_state":7,"_state_don":7,"_state_idl":7,"_tb":7,"_valuetyp":10,"add":[0,1,7,10],"add_local_var":[1,7],"add_special_local_var":[1,7],"add_stat":[1,7],"add_state_weak":[1,7],"adjac":7,"all":[7,10],"allow":10,"also":7,"amount":10,"an":[5,7,10],"ani":[7,10],"api":[0,1,7],"append":7,"apply_prefix":[1,7],"ar":[7,10],"arg":[5,7],"argument":[2,10],"arithmet":7,"assert":10,"assert_no_newlin":[1,10],"assign":7,"assignnod":[1,7],"assum":7,"ast":[1,3,5,7],"backend":[0,1],"base":[2,5,7,10],"basic":7,"basicel":[1,7],"basicnod":[1,7],"becaus":7,"befor":7,"bench":7,"better":7,"between":[7,10],"binop":[1,7],"bitand":[1,7],"bitor":[1,7],"bitxor":[1,7],"blank":[1,10],"block":7,"bool":[2,7,10],"buffer":10,"call":7,"calle":7,"can":[7,10],"care":7,"chang":5,"charact":10,"check":7,"check_input_typ":[1,7],"check_output_typ":[1,7],"child":[1,7],"children":[1,7],"children_branch_0":7,"children_branch_1":7,"class":[2,7,10],"classmethod":[5,7],"clock":7,"clockededg":[1,7],"code":5,"codegen":[1,3],"com":7,"compar":7,"concat":[1,10],"condit":7,"config":[1,3],"constant":7,"context":[0,1],"control":7,"convent":7,"convert":[7,10],"correctli":10,"count":10,"counter":10,"creat":[7,10],"create_cytoscape_el":[1,7],"create_generator_inst":[1,7],"create_networkx_adjacency_list":[1,7],"current":5,"cycl":7,"cytoscap":[0,1],"data":10,"debug":10,"debug_com":[1,10],"debug_mod":[1,10],"decor":[0,1],"decorator_with_arg":[1,10],"default":7,"default_output_var":[1,7],"defin":10,"design":7,"detail":0,"determin":7,"dic":10,"dict":[7,10],"dict_":10,"differ":7,"direct":7,"displai":[0,1],"distinguish":10,"div":[1,7],"do":7,"doe":7,"don":7,"done":7,"done_st":[1,7],"dynam":5,"e":7,"each":7,"edg":[1,7],"either":5,"elem":10,"element":[1,7],"els":7,"empti":7,"empty_valid":[1,7],"encount":5,"entry_st":[1,7],"enum":[2,10],"env":[0,1],"equat":7,"error":5,"etc":7,"except":[0,1],"exclus":[1,7],"exclusive_group":7,"exclusivevar":[1,7],"execut":7,"exist":7,"exit_handl":[0,1],"exp":7,"explain":7,"expr":7,"express":[0,1],"factori":7,"fail":5,"fals":[7,10],"false_edg":7,"field":7,"fifo":[0,1],"file_namespac":[0,1],"filesystem":2,"first":7,"floordiv":[1,7],"flow":7,"follow":7,"format":10,"freez":[1,7],"from":7,"from_pyast":[1,5],"frontend":[0,1],"fsm":[1,3],"func":10,"function":[0,1,5,7,10],"functiondef":7,"g":7,"gener":[0,1,7],"generator_inst":[1,7],"genericrepr":[1,7,10],"genericreprandstr":[1,7,10],"get":[7,10],"get_mit_licens":[1,10],"get_nam":[1,7],"get_var":[1,10],"get_vari":[1,7],"global":7,"good":7,"graph":[0,1],"group":7,"guard":[1,10],"guard_dict":[1,10],"ha":7,"handl":2,"has_child":[1,7],"have":7,"helper":[0,1],"hint":[5,7],"http":7,"i":[7,10],"idle_st":[1,7],"ifelsenod":[1,7],"immut":7,"implement":10,"implementstolin":[1,10],"includ":7,"incorrect":7,"increase_work":[0,1],"indent":[1,10],"indent_amount":10,"indentifi":[1,10],"indentor":[1,10],"inferr":5,"inform":7,"initial_valu":7,"inlin":7,"input":[1,7],"input_":7,"input_typ":[1,7],"input_var":[1,7],"instanc":[0,1,10],"instance_specific_item":[1,7],"instance_specific_valu":[1,7],"instancesign":[1,7],"int":[1,7,10],"integ":7,"interfac":10,"intermedi":7,"intern":7,"ir":[0,1],"is_debug_mod":[1,10],"is_gener":[1,7],"is_sign":7,"is_system_verilog":[1,10],"issign":7,"iter":[7,10],"itertool":10,"its":7,"iverilog":[0,1],"iverilog_path":[1,10],"kei":[7,10],"key_typ":10,"kwarg":[7,10],"lambdatyp":7,"left":7,"lessthan":[1,7],"licens":10,"line":[0,1],"list":[7,10],"list_":10,"liter":7,"local":7,"local_var":[1,7],"localparam":7,"logic":7,"lshift":[1,7],"lvalu":7,"make":7,"make_var":[1,7],"match":7,"method":10,"mit":10,"mit_licens":[0,1],"mix":7,"mod":[1,7],"mode":[0,1,7,10],"modul":0,"module_nam":[1,7],"more":7,"msg":5,"mul":[1,7],"must":7,"name":[1,5,7,10],"namespac":[0,1,7],"need":[7,10],"nestifi":[1,10],"new":10,"newlin":10,"next":[1,7,10],"no_writ":[1,2,7],"no_write_to_f":[1,10],"node":[1,5,7],"non":7,"nonclock":7,"nonclockededg":[1,7],"none":[7,10],"note":10,"number":7,"o":7,"obj":10,"object":[5,7,10],"occur":7,"often":7,"onc":7,"one":7,"onli":7,"op":7,"open":2,"open_text_mod":[1,2],"oper":7,"optim":[0,1,7],"optimal_child":[1,7],"optimal_false_edg":[1,7],"optimal_true_edg":[1,7],"optimization_level":[1,7],"other":10,"otherwis":[7,10],"output":[1,7],"output_typ":[1,7],"output_var":[1,7],"overwrit":[1,2],"own":7,"packag":0,"page":7,"pair":[7,10],"paramet":[7,10],"pass":7,"peek":[1,10],"peek_count":[0,1],"peekabl":10,"peekcount":[1,10],"popul":7,"pow":[1,7],"pre":7,"prefix":[1,7],"pretti":10,"pretty_dict":[1,10],"previou":7,"prim":10,"proper":2,"properti":7,"protocol":7,"protocolsign":[1,7],"provid":[5,10],"purpos":7,"py_ast":[1,7],"py_func":[1,7],"py_nam":7,"py_str":[1,7],"python":[0,1,5,7],"python_2_verilog_debug":10,"python_2_verilog_debug_com":10,"python_2_verilog_iverilog_path":10,"python_2_verilog_no_write_to_f":10,"python_2_verilog_system_verilog":10,"re":7,"read":7,"readi":7,"reason":7,"recurs":7,"refresh_input_output_var":[1,7],"reg":7,"repres":7,"represent":7,"requir":5,"reset":7,"restrict":7,"restructuredtext":0,"return":[2,7,10],"right":7,"root":7,"rshift":[1,7],"rvalu":7,"see":0,"self":[7,10],"serial":10,"set":[7,10],"set_debug_mod":[1,10],"set_var":[1,10],"sign":7,"signal":[0,1],"simul":[0,1,5],"singl":7,"sourc":[2,5,7,10],"special":10,"specif":7,"specifi":7,"start":10,"state":[1,7],"state_var":[1,7],"statement":7,"static":[2,7,10],"statictypingerror":[1,5],"str":[2,5,7,10],"string":[7,10],"stringifi":10,"strongli":5,"sub":[1,7],"submodul":[0,1,3],"subpackag":0,"subset":[5,7],"support":5,"sure":7,"syntax":[0,5,7],"synthesiz":7,"t":[7,10],"temp_fifo":[1,10],"temporari":10,"ternari":[1,7],"test":7,"test_cas":[1,7],"testbench":[1,3],"testbench_nam":[1,7],"testbench_suffix":[1,7],"text":10,"than":7,"thei":7,"thi":7,"to_lin":[1,10],"to_str":[1,7,10],"true":[7,10],"true_edg":7,"tupl":[7,10],"two":[7,10],"type":[0,1,5,7],"type_":10,"typed_list":[1,10],"typed_strict":[1,10],"typeguard":10,"typeinferenceerror":[1,5],"ubinop":[1,7],"uint":[1,7],"unaryop":[1,7],"unexpect":5,"uniqu":7,"unique_id":7,"unknown":[1,7],"unknownvalueerror":[1,5],"unsign":7,"unsupportedsyntaxerror":[1,5],"updat":7,"us":[0,5,7,10],"usag":7,"user":2,"usual":7,"util":[0,1],"v":10,"valid":[1,7],"valu":[2,7,10],"value_typ":10,"var":[1,7,10],"variabl":[5,7,10],"variable_item":[1,7],"variable_valu":[1,7],"ver_nam":7,"verilog":[1,3,7],"verilogifi":[0,1],"vertex":7,"vertic":7,"view":7,"view_children":[1,7],"visit_nonclock":[1,7],"visual":[0,1],"wa":5,"want":2,"well":7,"what":7,"width":7,"wire":7,"within":[5,7],"without":7,"work":7,"wrapper":10,"write":[1,2],"written":7,"www":7,"x":5,"yield":7,"your":0,"z":5},"titles":["python2verilog documentation","python2verilog package","python2verilog.api package","python2verilog.backend package","python2verilog.backend.verilog package","python2verilog.exceptions package","python2verilog.frontend package","python2verilog.ir package","python2verilog.optimizer package","python2verilog.simulation package","python2verilog.utils package"],"titleterms":{"api":2,"ast":4,"backend":[3,4],"codegen":4,"config":4,"content":[0,1,2,3,4,5,6,7,8,9,10],"context":[2,7],"cytoscap":10,"decor":10,"displai":9,"document":0,"env":10,"except":5,"exit_handl":2,"express":7,"fifo":10,"file_namespac":2,"frontend":6,"fsm":4,"function":6,"gener":10,"graph":7,"helper":8,"increase_work":8,"instanc":7,"ir":7,"iverilog":9,"line":10,"mit_licens":10,"mode":2,"modul":[1,2,3,4,5,6,7,8,9,10],"namespac":2,"optim":8,"packag":[1,2,3,4,5,6,7,8,9,10],"peek_count":10,"python":2,"python2verilog":[0,1,2,3,4,5,6,7,8,9,10],"signal":7,"simul":9,"submodul":[2,4,6,7,8,9,10],"subpackag":[1,3],"testbench":4,"type":10,"util":10,"verilog":4,"verilogifi":2,"visual":10}})