# //  Questa Sim-64
# //  Version 2021.2_1 linux_x86_64 May 15 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim top "+UVM_TESTNAME=router_vtest_lib" 
# Start time: 13:31:54 on Jun 03,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: tb/../sv/yapp_tx_seqs.sv(69): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# ** Warning: tb/../sv/yapp_tx_seqs.sv(96): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# ** Warning: tb/../sv/yapp_tx_seqs.sv(131): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# ** Warning: tb/../sv/yapp_tx_seqs.sv(159): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=4.
# Loading sv_std.std
# Loading work.hbus_if(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.hbus_pkg(fast)
# Loading work.top_sv_unit(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top(fast)
# Loading work.yapp_if(fast)
# Loading work.channel_if(fast)
# Loading /root/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test router_vtest_lib...
# UVM_INFO tb/../sv/router_test_lib.sv(613) @ 0: uvm_test_top [uvm_test_top] we are in build_phase
# UVM_INFO tb/../sv/router_test_lib.sv(51) @ 0: uvm_test_top [uvm_test_top] we are in build_phase
# UVM_INFO tb/../sv/yapp_tx_env.sv(48) @ 0: uvm_test_top.rtb.env [env] we are in build_phase
# UVM_INFO tb/../sv/yapp_tx_agent.sv(56) @ 0: uvm_test_top.rtb.env.ag [ag] we are in build_phase
# UVM_INFO tb/../sv/yapp_tx_monitor.sv(96) @ 0: uvm_test_top.rtb.env.ag.mn [mn] we are in build_phase
# UVM_INFO tb/../sv/yapp_tx_sequencer.sv(48) @ 0: uvm_test_top.rtb.env.ag.seqr [seqr] we are in build_phase
# UVM_INFO tb/../sv/router_scoreboard.sv(122) @ 0: uvm_test_top.rtb.r_env.rsc [rsc] we are in build_phase
# UVM_INFO tb/../sv/router_virtual_sequencer.sv(45) @ 0: uvm_test_top.rtb.rv_seqr [rv_seqr] we are in build_phase
# UVM_INFO tb/../sv/yapp_tx_driver.sv(133) @ 0: uvm_test_top.rtb.env.ag.dr [dr] we are in connect_phase
# UVM_INFO tb/../sv/yapp_tx_monitor.sv(106) @ 0: uvm_test_top.rtb.env.ag.mn [mn] we are in connect_phase
# UVM_INFO tb/../sv/yapp_tx_sequencer.sv(55) @ 0: uvm_test_top.rtb.env.ag.seqr [seqr] we are in connect_phase
# UVM_INFO tb/../sv/yapp_tx_agent.sv(69) @ 0: uvm_test_top.rtb.env.ag [ag] we are in connect_phase
# UVM_INFO tb/../sv/yapp_tx_env.sv(57) @ 0: uvm_test_top.rtb.env [env] we are in connect_phase
# UVM_INFO tb/../sv/router_reference.sv(79) @ 0: uvm_test_top.rtb.r_env.rr [rr] we are in connect_phase
# UVM_INFO tb/../sv/router_scoreboard.sv(129) @ 0: uvm_test_top.rtb.r_env.rsc [rsc] we are in connect_phase
# UVM_INFO tb/../sv/router_virtual_sequencer.sv(51) @ 0: uvm_test_top.rtb.rv_seqr [rv_seqr] we are in connect_phase
# UVM_INFO tb/../sv/router_test_lib.sv(61) @ 0: uvm_test_top [uvm_test_top] we are in connect_phase
# UVM_INFO tb/../sv/router_test_lib.sv(626) @ 0: uvm_test_top [uvm_test_top] we are in connect_phase
# UVM_INFO tb/../sv/yapp_tx_driver.sv(139) @ 0: uvm_test_top.rtb.env.ag.dr [dr] we are in EOE
# UVM_INFO tb/../sv/yapp_tx_monitor.sv(112) @ 0: uvm_test_top.rtb.env.ag.mn [mn] we are in EOE
# UVM_INFO tb/../sv/yapp_tx_sequencer.sv(61) @ 0: uvm_test_top.rtb.env.ag.seqr [seqr] we are in EOE
# UVM_INFO tb/../sv/yapp_tx_agent.sv(78) @ 0: uvm_test_top.rtb.env.ag [ag] we are in EOE
# UVM_INFO tb/../sv/yapp_tx_env.sv(63) @ 0: uvm_test_top.rtb.env [env] we are in EOE
# UVM_INFO tb/../sv/router_reference.sv(85) @ 0: uvm_test_top.rtb.r_env.rr [rr] we are in EOE
# UVM_INFO tb/../sv/router_scoreboard.sv(135) @ 0: uvm_test_top.rtb.r_env.rsc [rsc] we are in EOE
# UVM_INFO tb/../sv/router_module_env.sv(67) @ 0: uvm_test_top.rtb.r_env [r_env] we are in EOE
# UVM_INFO tb/../sv/router_virtual_sequencer.sv(58) @ 0: uvm_test_top.rtb.rv_seqr [rv_seqr] we are in EOE
# UVM_INFO tb/../sv/router_tb.sv(75) @ 0: uvm_test_top.rtb [rtb] we are in EOE
# UVM_INFO tb/../sv/router_test_lib.sv(632) @ 0: uvm_test_top [uvm_test_top] we are in EOE
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# -----------------------------------------------------------------------
# Name                         Type                      Size  Value     
# -----------------------------------------------------------------------
# uvm_test_top                 router_vtest_lib          -     @483      
#   rtb                        router_tb                 -     @497      
#     ch0_env                  channel_env               -     @520      
#       monitor                channel_monitor           -     @674      
#         item_collected_port  uvm_analysis_port         -     @682      
#         resp_collected_port  uvm_analysis_port         -     @690      
#         instance_id          string                    9     Channel_0 
#         checks_enable        integral                  1     'h1       
#         coverage_enable      integral                  1     'h1       
#       rx_agent               channel_rx_agent          -     @667      
#         driver               channel_rx_driver         -     @812      
#           rsp_port           uvm_analysis_port         -     @827      
#           seq_item_port      uvm_seq_item_pull_port    -     @819      
#         sequencer            channel_rx_sequencer      -     @703      
#           rsp_export         uvm_analysis_export       -     @710      
#           seq_item_export    uvm_seq_item_pull_imp     -     @804      
#           arbitration_queue  array                     0     -         
#           lock_queue         array                     0     -         
#           num_last_reqs      integral                  32    'd1       
#           num_last_rsps      integral                  32    'd1       
#         monitor              channel_monitor           -     @674      
#         is_active            uvm_active_passive_enum   1     UVM_ACTIVE
#       has_tx                 integral                  1     'h0       
#       has_rx                 integral                  1     'h1       
#       checks_enable          integral                  1     'h1       
#       coverage_enable        integral                  1     'h1       
#     ch1_env                  channel_env               -     @527      
#       monitor                channel_monitor           -     @847      
#         item_collected_port  uvm_analysis_port         -     @855      
#         resp_collected_port  uvm_analysis_port         -     @863      
#         instance_id          string                    9     Channel_1 
#         checks_enable        integral                  1     'h1       
#         coverage_enable      integral                  1     'h1       
#       rx_agent               channel_rx_agent          -     @840      
#         driver               channel_rx_driver         -     @985      
#           rsp_port           uvm_analysis_port         -     @1000     
#           seq_item_port      uvm_seq_item_pull_port    -     @992      
#         sequencer            channel_rx_sequencer      -     @876      
#           rsp_export         uvm_analysis_export       -     @883      
#           seq_item_export    uvm_seq_item_pull_imp     -     @977      
#           arbitration_queue  array                     0     -         
#           lock_queue         array                     0     -         
#           num_last_reqs      integral                  32    'd1       
#           num_last_rsps      integral                  32    'd1       
#         monitor              channel_monitor           -     @847      
#         is_active            uvm_active_passive_enum   1     UVM_ACTIVE
#       has_tx                 integral                  1     'h0       
#       has_rx                 integral                  1     'h1       
#       checks_enable          integral                  1     'h1       
#       coverage_enable        integral                  1     'h1       
#     ch2_env                  channel_env               -     @534      
#       monitor                channel_monitor           -     @1020     
#         item_collected_port  uvm_analysis_port         -     @1028     
#         resp_collected_port  uvm_analysis_port         -     @1036     
#         instance_id          string                    9     Channel_2 
#         checks_enable        integral                  1     'h1       
#         coverage_enable      integral                  1     'h1       
#       rx_agent               channel_rx_agent          -     @1013     
#         driver               channel_rx_driver         -     @1158     
#           rsp_port           uvm_analysis_port         -     @1173     
#           seq_item_port      uvm_seq_item_pull_port    -     @1165     
#         sequencer            channel_rx_sequencer      -     @1049     
#           rsp_export         uvm_analysis_export       -     @1056     
#           seq_item_export    uvm_seq_item_pull_imp     -     @1150     
#           arbitration_queue  array                     0     -         
#           lock_queue         array                     0     -         
#           num_last_reqs      integral                  32    'd1       
#           num_last_rsps      integral                  32    'd1       
#         monitor              channel_monitor           -     @1020     
#         is_active            uvm_active_passive_enum   1     UVM_ACTIVE
#       has_tx                 integral                  1     'h0       
#       has_rx                 integral                  1     'h1       
#       checks_enable          integral                  1     'h1       
#       coverage_enable        integral                  1     'h1       
#     env                      environment               -     @513      
#       ag                     agent                     -     @1183     
#         dr                   driver                    -     @1300     
#           rsp_port           uvm_analysis_port         -     @1315     
#           seq_item_port      uvm_seq_item_pull_port    -     @1307     
#         mn                   monitor                   -     @1323     
#           mon2scr            uvm_analysis_port         -     @1330     
#         seqr                 sequencer                 -     @1191     
#           rsp_export         uvm_analysis_export       -     @1198     
#           seq_item_export    uvm_seq_item_pull_imp     -     @1292     
#           arbitration_queue  array                     0     -         
#           lock_queue         array                     0     -         
#           num_last_reqs      integral                  32    'd1       
#           num_last_rsps      integral                  32    'd1       
#     h_env                    hbus_env                  -     @541      
#       masters[0]             hbus_master_agent         -     @1359     
#         driver               hbus_master_driver        -     @1479     
#           rsp_port           uvm_analysis_port         -     @1494     
#           seq_item_port      uvm_seq_item_pull_port    -     @1486     
#           random_delay       integral                  1     'h0       
#           master_id          integral                  32    'h0       
#         sequencer            hbus_master_sequencer     -     @1370     
#           rsp_export         uvm_analysis_export       -     @1377     
#           seq_item_export    uvm_seq_item_pull_imp     -     @1471     
#           arbitration_queue  array                     0     -         
#           lock_queue         array                     0     -         
#           num_last_reqs      integral                  32    'd1       
#           num_last_rsps      integral                  32    'd1       
#         monitor              hbus_monitor              -     @1343     
#         is_active            uvm_active_passive_enum   1     UVM_ACTIVE
#         master_id            integral                  32    'h0       
#       monitor                hbus_monitor              -     @1343     
#         item_collected_port  uvm_analysis_port         -     @1350     
#         checks_enable        integral                  1     'h1       
#         coverage_enable      integral                  1     'h1       
#       num_masters            integral                  32    'h1       
#       num_slaves             integral                  32    'h0       
#       checks_enable          integral                  1     'h1       
#       coverage_enable        integral                  1     'h1       
#     r_env                    router_module_env         -     @657      
#       ch0_f                  uvm_analysis_export       -     @1571     
#       ch1_f                  uvm_analysis_export       -     @1579     
#       ch2_f                  uvm_analysis_export       -     @1587     
#       hbus_f                 uvm_analysis_export       -     @1563     
#       rr                     router_reference          -     @1548     
#         h2r                  uvm_analysis_imp_hbus     -     @1603     
#         r2s                  uvm_analysis_port         -     @1611     
#         y2r                  uvm_analysis_imp_yapp_r   -     @1595     
#       rsc                    router_scoreboard         -     @1509     
#         ch02s                uvm_analysis_imp_ch0      -     @1524     
#         ch12s                uvm_analysis_imp_ch1      -     @1532     
#         ch22s                uvm_analysis_imp_ch2      -     @1540     
#         m2s                  uvm_analysis_imp_yapp     -     @1516     
#       yapp_f                 uvm_analysis_export       -     @1555     
#     rv_seqr                  router_virtual_sequencer  -     @548      
#       rsp_export             uvm_analysis_export       -     @555      
#       seq_item_export        uvm_seq_item_pull_imp     -     @649      
#       arbitration_queue      array                     0     -         
#       lock_queue             array                     0     -         
#       num_last_reqs          integral                  32    'd1       
#       num_last_rsps          integral                  32    'd1       
# -----------------------------------------------------------------------
# 
# UVM_INFO tb/../sv/yapp_tx_driver.sv(145) @ 0: uvm_test_top.rtb.env.ag.dr [dr] we are in SOS
# UVM_INFO tb/../sv/yapp_tx_monitor.sv(118) @ 0: uvm_test_top.rtb.env.ag.mn [mn] we are in SOS
# UVM_INFO tb/../sv/yapp_tx_sequencer.sv(67) @ 0: uvm_test_top.rtb.env.ag.seqr [seqr] we are in SOS
# UVM_INFO tb/../sv/yapp_tx_agent.sv(84) @ 0: uvm_test_top.rtb.env.ag [ag] we are in SOS
# UVM_INFO tb/../sv/yapp_tx_env.sv(69) @ 0: uvm_test_top.rtb.env [env] we are in SOS
# UVM_INFO tb/../sv/router_reference.sv(91) @ 0: uvm_test_top.rtb.r_env.rr [rr] we are in SOS
# UVM_INFO tb/../sv/router_scoreboard.sv(141) @ 0: uvm_test_top.rtb.r_env.rsc [rsc] we are in SOS
# UVM_INFO tb/../sv/router_module_env.sv(73) @ 0: uvm_test_top.rtb.r_env [r_env] we are in SOS
# UVM_INFO tb/../sv/router_virtual_sequencer.sv(64) @ 0: uvm_test_top.rtb.rv_seqr [rv_seqr] we are in SOS
# UVM_INFO tb/../sv/router_tb.sv(81) @ 0: uvm_test_top.rtb [rtb] we are in SOS
# UVM_INFO tb/../sv/router_test_lib.sv(640) @ 0: uvm_test_top [uvm_test_top] we are in SOS
# UVM_INFO tb/../sv/router_test_lib.sv(646) @ 0: uvm_test_top [uvm_test_top] we are in run_phase
# UVM_INFO tb/../sv/router_tb.sv(87) @ 0: uvm_test_top.rtb [rtb] we are in run_phase
# UVM_INFO tb/../sv/router_virtual_sequencer.sv(70) @ 0: uvm_test_top.rtb.rv_seqr [rv_seqr] we are in run_phase
# UVM_INFO tb/../sv/router_module_env.sv(79) @ 0: uvm_test_top.rtb.r_env [r_env] we are in run_phase
# UVM_INFO tb/../sv/router_scoreboard.sv(147) @ 0: uvm_test_top.rtb.r_env.rsc [rsc] we are in run_phase
# UVM_INFO tb/../sv/router_reference.sv(97) @ 0: uvm_test_top.rtb.r_env.rr [rr] we are in run_phase
# UVM_INFO tb/../sv/yapp_tx_env.sv(75) @ 0: uvm_test_top.rtb.env [env] we are in run_phase
# UVM_INFO tb/../sv/yapp_tx_agent.sv(90) @ 0: uvm_test_top.rtb.env.ag [ag] we are in run_phase
# UVM_INFO tb/../sv/yapp_tx_sequencer.sv(73) @ 0: uvm_test_top.rtb.env.ag.seqr [seqr] we are in run_phase
# UVM_INFO tb/../sv/yapp_tx_monitor.sv(122) @ 0: uvm_test_top.rtb.env.ag.mn [monitor] Inside the run_phase
# UVM_INFO tb/../sv/yapp_tx_driver.sv(151) @ 0: uvm_test_top.rtb.env.ag.dr [dr] we are in SOS
# UVM_INFO tb/../sv/../../channel/sv/channel_monitor.sv(131) @ 0: uvm_test_top.rtb.ch2_env.monitor [channel_monitor] Inside the run() phase
# UVM_INFO tb/../sv/../../channel/sv/channel_monitor.sv(131) @ 0: uvm_test_top.rtb.ch1_env.monitor [channel_monitor] Inside the run() phase
# UVM_INFO tb/../sv/../../channel/sv/channel_monitor.sv(131) @ 0: uvm_test_top.rtb.ch0_env.monitor [channel_monitor] Inside the run() phase
# UVM_INFO tb/../sv/../../channel/sv/channel_rx_seqs.sv(37) @ 0: uvm_test_top.rtb.ch2_env.rx_agent.sequencer@@channel_rx_resp_seq [channel_rx_resp_seq] Executing channel_rx_resp_seq (forever)
# UVM_INFO tb/../sv/../../channel/sv/channel_rx_seqs.sv(37) @ 0: uvm_test_top.rtb.ch1_env.rx_agent.sequencer@@channel_rx_resp_seq [channel_rx_resp_seq] Executing channel_rx_resp_seq (forever)
# UVM_INFO tb/../sv/../../channel/sv/channel_rx_seqs.sv(37) @ 0: uvm_test_top.rtb.ch0_env.rx_agent.sequencer@@channel_rx_resp_seq [channel_rx_resp_seq] Executing channel_rx_resp_seq (forever)
# ** Fatal: (SIGSEGV) Bad handle or reference.
#    Time: 0 ps  Iteration: 54  Process: /uvm_pkg::uvm_sequence_base::start/#FORK#294_7fefe44c2a9 File: ../hbus/sv/hbus_master_seqs.sv
# Fatal error in Function uvm_pkg/uvm_object::get_name at /root/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_object.svh line 851
# 
# HDL call sequence:
# Stopped at /root/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_object.svh 34 Function uvm_pkg/uvm_object::get_name
# called from  /root/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/seq/uvm_sequence_base.svh 304 Task uvm_pkg/uvm_sequence_base::start
# 
run -all
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at /root/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_object.svh 34 Function uvm_pkg/uvm_object::get_name
# called from  /root/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/seq/uvm_sequence_base.svh 304 Task uvm_pkg/uvm_sequence_base::start
# 
# End time: 13:37:07 on Jun 03,2024, Elapsed time: 0:05:13
# Errors: 1, Warnings: 4
