Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Oct 22 03:22:26 2025
| Host         : Eldentop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file bubble_sort_top_timing_summary_routed.rpt -pb bubble_sort_top_timing_summary_routed.pb -rpx bubble_sort_top_timing_summary_routed.rpx -warn_on_violation
| Design       : bubble_sort_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 115 register/latch pins with no clock driven by root clock pin: clk_div/clk_6p25mhz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 280 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.135        0.000                      0                  742        0.130        0.000                      0                  742        4.500        0.000                       0                   367  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.135        0.000                      0                  626        0.130        0.000                      0                  626        4.500        0.000                       0                   367  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.056        0.000                      0                  116        0.446        0.000                      0                  116  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.135ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.135ns  (required time - arrival time)
  Source:                 tutorial/cursor_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial/user_action_correct_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.750ns  (logic 1.626ns (24.088%)  route 5.124ns (75.912%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.563     5.084    tutorial/CLK
    SLICE_X35Y41         FDRE                                         r  tutorial/cursor_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  tutorial/cursor_pos_reg[1]/Q
                         net (fo=60, routed)          1.957     7.497    tutorial/tutorial_cursor_pos[1]
    SLICE_X50Y45         LUT6 (Prop_lut6_I2_O)        0.124     7.621 r  tutorial/array[2][2]_i_6/O
                         net (fo=1, routed)           0.675     8.296    tutorial/array[2][2]_i_6_n_0
    SLICE_X50Y45         LUT5 (Prop_lut5_I4_O)        0.124     8.420 r  tutorial/array[2][2]_i_4/O
                         net (fo=8, routed)           1.147     9.567    tutorial/array[2][2]_i_4_n_0
    SLICE_X49Y41         LUT4 (Prop_lut4_I2_O)        0.124     9.691 r  tutorial/user_action_correct0_carry_i_7/O
                         net (fo=1, routed)           0.000     9.691    tutorial/user_action_correct0_carry_i_7_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.241 r  tutorial/user_action_correct0_carry/CO[3]
                         net (fo=2, routed)           1.187    11.428    tutorial/user_action_correct0_carry_n_0
    SLICE_X36Y44         LUT5 (Prop_lut5_I0_O)        0.124    11.552 r  tutorial/user_action_correct_i_2/O
                         net (fo=1, routed)           0.159    11.710    tutorial/user_action_correct
    SLICE_X36Y44         LUT3 (Prop_lut3_I0_O)        0.124    11.834 r  tutorial/user_action_correct_i_1/O
                         net (fo=1, routed)           0.000    11.834    tutorial/user_action_correct_i_1_n_0
    SLICE_X36Y44         FDRE                                         r  tutorial/user_action_correct_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.445    14.786    tutorial/CLK
    SLICE_X36Y44         FDRE                                         r  tutorial/user_action_correct_reg/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X36Y44         FDRE (Setup_fdre_C_D)        0.031    14.970    tutorial/user_action_correct_reg
  -------------------------------------------------------------------
                         required time                         14.970    
                         arrival time                         -11.834    
  -------------------------------------------------------------------
                         slack                                  3.135    

Slack (MET) :             3.332ns  (required time - arrival time)
  Source:                 tutorial/cursor_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial/optimal_should_swap_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.552ns  (logic 1.502ns (22.925%)  route 5.050ns (77.075%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.563     5.084    tutorial/CLK
    SLICE_X35Y41         FDRE                                         r  tutorial/cursor_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  tutorial/cursor_pos_reg[1]/Q
                         net (fo=60, routed)          1.957     7.497    tutorial/tutorial_cursor_pos[1]
    SLICE_X50Y45         LUT6 (Prop_lut6_I2_O)        0.124     7.621 r  tutorial/array[2][2]_i_6/O
                         net (fo=1, routed)           0.675     8.296    tutorial/array[2][2]_i_6_n_0
    SLICE_X50Y45         LUT5 (Prop_lut5_I4_O)        0.124     8.420 r  tutorial/array[2][2]_i_4/O
                         net (fo=8, routed)           1.147     9.567    tutorial/array[2][2]_i_4_n_0
    SLICE_X49Y41         LUT4 (Prop_lut4_I2_O)        0.124     9.691 r  tutorial/user_action_correct0_carry_i_7/O
                         net (fo=1, routed)           0.000     9.691    tutorial/user_action_correct0_carry_i_7_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.241 r  tutorial/user_action_correct0_carry/CO[3]
                         net (fo=2, routed)           1.271    11.512    tutorial/user_action_correct0_carry_n_0
    SLICE_X36Y44         LUT5 (Prop_lut5_I0_O)        0.124    11.636 r  tutorial/optimal_should_swap_i_1/O
                         net (fo=1, routed)           0.000    11.636    tutorial/optimal_should_swap_i_1_n_0
    SLICE_X36Y44         FDRE                                         r  tutorial/optimal_should_swap_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.445    14.786    tutorial/CLK
    SLICE_X36Y44         FDRE                                         r  tutorial/optimal_should_swap_reg/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X36Y44         FDRE (Setup_fdre_C_D)        0.029    14.968    tutorial/optimal_should_swap_reg
  -------------------------------------------------------------------
                         required time                         14.968    
                         arrival time                         -11.636    
  -------------------------------------------------------------------
                         slack                                  3.332    

Slack (MET) :             3.557ns  (required time - arrival time)
  Source:                 tutorial/cursor_pos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial/array_reg[4][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.383ns  (logic 1.304ns (20.430%)  route 5.079ns (79.570%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.563     5.084    tutorial/CLK
    SLICE_X35Y41         FDRE                                         r  tutorial/cursor_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  tutorial/cursor_pos_reg[2]/Q
                         net (fo=53, routed)          2.098     7.638    tutorial/tutorial_cursor_pos[2]
    SLICE_X53Y38         LUT5 (Prop_lut5_I1_O)        0.124     7.762 f  tutorial/array[2][4]_i_2/O
                         net (fo=13, routed)          1.219     8.981    tutorial/array[2][4]_i_2_n_0
    SLICE_X50Y40         LUT6 (Prop_lut6_I1_O)        0.124     9.105 f  tutorial/array[2][7]_i_11/O
                         net (fo=3, routed)           0.733     9.838    tutorial/array[2][7]_i_11_n_0
    SLICE_X50Y41         LUT3 (Prop_lut3_I0_O)        0.148     9.986 f  tutorial/array[2][5]_i_6/O
                         net (fo=3, routed)           0.499    10.485    tutorial/array[2][5]_i_6_n_0
    SLICE_X50Y41         LUT6 (Prop_lut6_I2_O)        0.328    10.813 f  tutorial/array[2][4]_i_3/O
                         net (fo=6, routed)           0.530    11.343    tutorial/array[2][4]_i_3_n_0
    SLICE_X52Y42         LUT6 (Prop_lut6_I2_O)        0.124    11.467 r  tutorial/array[4][4]_i_1__0/O
                         net (fo=1, routed)           0.000    11.467    tutorial/array[4][4]_i_1__0_n_0
    SLICE_X52Y42         FDRE                                         r  tutorial/array_reg[4][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.451    14.792    tutorial/CLK
    SLICE_X52Y42         FDRE                                         r  tutorial/array_reg[4][4]/C
                         clock pessimism              0.188    14.980    
                         clock uncertainty           -0.035    14.945    
    SLICE_X52Y42         FDRE (Setup_fdre_C_D)        0.079    15.024    tutorial/array_reg[4][4]
  -------------------------------------------------------------------
                         required time                         15.024    
                         arrival time                         -11.467    
  -------------------------------------------------------------------
                         slack                                  3.557    

Slack (MET) :             3.562ns  (required time - arrival time)
  Source:                 tutorial/cursor_pos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial/array_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.326ns  (logic 1.304ns (20.612%)  route 5.022ns (79.388%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.563     5.084    tutorial/CLK
    SLICE_X35Y41         FDRE                                         r  tutorial/cursor_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  tutorial/cursor_pos_reg[2]/Q
                         net (fo=53, routed)          2.098     7.638    tutorial/tutorial_cursor_pos[2]
    SLICE_X53Y38         LUT5 (Prop_lut5_I1_O)        0.124     7.762 f  tutorial/array[2][4]_i_2/O
                         net (fo=13, routed)          1.219     8.981    tutorial/array[2][4]_i_2_n_0
    SLICE_X50Y40         LUT6 (Prop_lut6_I1_O)        0.124     9.105 f  tutorial/array[2][7]_i_11/O
                         net (fo=3, routed)           0.733     9.838    tutorial/array[2][7]_i_11_n_0
    SLICE_X50Y41         LUT3 (Prop_lut3_I0_O)        0.148     9.986 f  tutorial/array[2][5]_i_6/O
                         net (fo=3, routed)           0.499    10.485    tutorial/array[2][5]_i_6_n_0
    SLICE_X50Y41         LUT6 (Prop_lut6_I2_O)        0.328    10.813 f  tutorial/array[2][4]_i_3/O
                         net (fo=6, routed)           0.473    11.287    tutorial/array[2][4]_i_3_n_0
    SLICE_X53Y40         LUT4 (Prop_lut4_I1_O)        0.124    11.411 r  tutorial/array[0][4]_i_1__0/O
                         net (fo=1, routed)           0.000    11.411    tutorial/array1_in[4]
    SLICE_X53Y40         FDRE                                         r  tutorial/array_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.450    14.791    tutorial/CLK
    SLICE_X53Y40         FDRE                                         r  tutorial/array_reg[0][4]/C
                         clock pessimism              0.188    14.979    
                         clock uncertainty           -0.035    14.944    
    SLICE_X53Y40         FDRE (Setup_fdre_C_D)        0.029    14.973    tutorial/array_reg[0][4]
  -------------------------------------------------------------------
                         required time                         14.973    
                         arrival time                         -11.411    
  -------------------------------------------------------------------
                         slack                                  3.562    

Slack (MET) :             3.563ns  (required time - arrival time)
  Source:                 tutorial/cursor_pos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial/array_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.325ns  (logic 1.304ns (20.615%)  route 5.021ns (79.385%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.563     5.084    tutorial/CLK
    SLICE_X35Y41         FDRE                                         r  tutorial/cursor_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  tutorial/cursor_pos_reg[2]/Q
                         net (fo=53, routed)          2.098     7.638    tutorial/tutorial_cursor_pos[2]
    SLICE_X53Y38         LUT5 (Prop_lut5_I1_O)        0.124     7.762 f  tutorial/array[2][4]_i_2/O
                         net (fo=13, routed)          1.219     8.981    tutorial/array[2][4]_i_2_n_0
    SLICE_X50Y40         LUT6 (Prop_lut6_I1_O)        0.124     9.105 f  tutorial/array[2][7]_i_11/O
                         net (fo=3, routed)           0.733     9.838    tutorial/array[2][7]_i_11_n_0
    SLICE_X50Y41         LUT3 (Prop_lut3_I0_O)        0.148     9.986 f  tutorial/array[2][5]_i_6/O
                         net (fo=3, routed)           0.499    10.485    tutorial/array[2][5]_i_6_n_0
    SLICE_X50Y41         LUT6 (Prop_lut6_I2_O)        0.328    10.813 f  tutorial/array[2][4]_i_3/O
                         net (fo=6, routed)           0.472    11.286    tutorial/array[2][4]_i_3_n_0
    SLICE_X51Y40         LUT6 (Prop_lut6_I2_O)        0.124    11.410 r  tutorial/array[1][4]_i_1__0/O
                         net (fo=1, routed)           0.000    11.410    tutorial/array[1][4]_i_1__0_n_0
    SLICE_X51Y40         FDRE                                         r  tutorial/array_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.450    14.791    tutorial/CLK
    SLICE_X51Y40         FDRE                                         r  tutorial/array_reg[1][4]/C
                         clock pessimism              0.188    14.979    
                         clock uncertainty           -0.035    14.944    
    SLICE_X51Y40         FDRE (Setup_fdre_C_D)        0.029    14.973    tutorial/array_reg[1][4]
  -------------------------------------------------------------------
                         required time                         14.973    
                         arrival time                         -11.410    
  -------------------------------------------------------------------
                         slack                                  3.563    

Slack (MET) :             3.572ns  (required time - arrival time)
  Source:                 tutorial/cursor_pos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial/array_reg[4][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.367ns  (logic 1.304ns (20.482%)  route 5.063ns (79.518%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.563     5.084    tutorial/CLK
    SLICE_X35Y41         FDRE                                         r  tutorial/cursor_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  tutorial/cursor_pos_reg[2]/Q
                         net (fo=53, routed)          2.098     7.638    tutorial/tutorial_cursor_pos[2]
    SLICE_X53Y38         LUT5 (Prop_lut5_I1_O)        0.124     7.762 f  tutorial/array[2][4]_i_2/O
                         net (fo=13, routed)          1.219     8.981    tutorial/array[2][4]_i_2_n_0
    SLICE_X50Y40         LUT6 (Prop_lut6_I1_O)        0.124     9.105 f  tutorial/array[2][7]_i_11/O
                         net (fo=3, routed)           0.733     9.838    tutorial/array[2][7]_i_11_n_0
    SLICE_X50Y41         LUT3 (Prop_lut3_I0_O)        0.148     9.986 f  tutorial/array[2][5]_i_6/O
                         net (fo=3, routed)           0.341    10.327    tutorial/array[2][5]_i_6_n_0
    SLICE_X48Y41         LUT6 (Prop_lut6_I3_O)        0.328    10.655 r  tutorial/array[2][5]_i_2/O
                         net (fo=6, routed)           0.672    11.327    tutorial/array[2][5]_i_2_n_0
    SLICE_X50Y39         LUT5 (Prop_lut5_I0_O)        0.124    11.451 r  tutorial/array[4][5]_i_1/O
                         net (fo=1, routed)           0.000    11.451    tutorial/array[4][5]_i_1_n_0
    SLICE_X50Y39         FDRE                                         r  tutorial/array_reg[4][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.450    14.791    tutorial/CLK
    SLICE_X50Y39         FDRE                                         r  tutorial/array_reg[4][5]/C
                         clock pessimism              0.188    14.979    
                         clock uncertainty           -0.035    14.944    
    SLICE_X50Y39         FDRE (Setup_fdre_C_D)        0.079    15.023    tutorial/array_reg[4][5]
  -------------------------------------------------------------------
                         required time                         15.023    
                         arrival time                         -11.451    
  -------------------------------------------------------------------
                         slack                                  3.572    

Slack (MET) :             3.584ns  (required time - arrival time)
  Source:                 tutorial/cursor_pos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial/array_reg[2][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.354ns  (logic 1.304ns (20.522%)  route 5.050ns (79.478%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.563     5.084    tutorial/CLK
    SLICE_X35Y41         FDRE                                         r  tutorial/cursor_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  tutorial/cursor_pos_reg[2]/Q
                         net (fo=53, routed)          2.098     7.638    tutorial/tutorial_cursor_pos[2]
    SLICE_X53Y38         LUT5 (Prop_lut5_I1_O)        0.124     7.762 f  tutorial/array[2][4]_i_2/O
                         net (fo=13, routed)          1.219     8.981    tutorial/array[2][4]_i_2_n_0
    SLICE_X50Y40         LUT6 (Prop_lut6_I1_O)        0.124     9.105 f  tutorial/array[2][7]_i_11/O
                         net (fo=3, routed)           0.733     9.838    tutorial/array[2][7]_i_11_n_0
    SLICE_X50Y41         LUT3 (Prop_lut3_I0_O)        0.148     9.986 f  tutorial/array[2][5]_i_6/O
                         net (fo=3, routed)           0.341    10.327    tutorial/array[2][5]_i_6_n_0
    SLICE_X48Y41         LUT6 (Prop_lut6_I3_O)        0.328    10.655 r  tutorial/array[2][5]_i_2/O
                         net (fo=6, routed)           0.659    11.314    tutorial/array[2][5]_i_2_n_0
    SLICE_X50Y40         LUT5 (Prop_lut5_I0_O)        0.124    11.438 r  tutorial/array[2][5]_i_1/O
                         net (fo=1, routed)           0.000    11.438    tutorial/array[2][5]_i_1_n_0
    SLICE_X50Y40         FDRE                                         r  tutorial/array_reg[2][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.450    14.791    tutorial/CLK
    SLICE_X50Y40         FDRE                                         r  tutorial/array_reg[2][5]/C
                         clock pessimism              0.188    14.979    
                         clock uncertainty           -0.035    14.944    
    SLICE_X50Y40         FDRE (Setup_fdre_C_D)        0.079    15.023    tutorial/array_reg[2][5]
  -------------------------------------------------------------------
                         required time                         15.023    
                         arrival time                         -11.438    
  -------------------------------------------------------------------
                         slack                                  3.584    

Slack (MET) :             3.594ns  (required time - arrival time)
  Source:                 tutorial/cursor_pos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial/array_reg[5][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.297ns  (logic 1.304ns (20.707%)  route 4.993ns (79.293%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.563     5.084    tutorial/CLK
    SLICE_X35Y41         FDRE                                         r  tutorial/cursor_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  tutorial/cursor_pos_reg[2]/Q
                         net (fo=53, routed)          2.098     7.638    tutorial/tutorial_cursor_pos[2]
    SLICE_X53Y38         LUT5 (Prop_lut5_I1_O)        0.124     7.762 f  tutorial/array[2][4]_i_2/O
                         net (fo=13, routed)          1.219     8.981    tutorial/array[2][4]_i_2_n_0
    SLICE_X50Y40         LUT6 (Prop_lut6_I1_O)        0.124     9.105 f  tutorial/array[2][7]_i_11/O
                         net (fo=3, routed)           0.733     9.838    tutorial/array[2][7]_i_11_n_0
    SLICE_X50Y41         LUT3 (Prop_lut3_I0_O)        0.148     9.986 f  tutorial/array[2][5]_i_6/O
                         net (fo=3, routed)           0.499    10.485    tutorial/array[2][5]_i_6_n_0
    SLICE_X50Y41         LUT6 (Prop_lut6_I2_O)        0.328    10.813 f  tutorial/array[2][4]_i_3/O
                         net (fo=6, routed)           0.444    11.258    tutorial/array[2][4]_i_3_n_0
    SLICE_X53Y42         LUT6 (Prop_lut6_I2_O)        0.124    11.382 r  tutorial/array[5][4]_i_1__0/O
                         net (fo=1, routed)           0.000    11.382    tutorial/array[5][4]_i_1__0_n_0
    SLICE_X53Y42         FDRE                                         r  tutorial/array_reg[5][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.451    14.792    tutorial/CLK
    SLICE_X53Y42         FDRE                                         r  tutorial/array_reg[5][4]/C
                         clock pessimism              0.188    14.980    
                         clock uncertainty           -0.035    14.945    
    SLICE_X53Y42         FDRE (Setup_fdre_C_D)        0.031    14.976    tutorial/array_reg[5][4]
  -------------------------------------------------------------------
                         required time                         14.976    
                         arrival time                         -11.382    
  -------------------------------------------------------------------
                         slack                                  3.594    

Slack (MET) :             3.663ns  (required time - arrival time)
  Source:                 tutorial/cursor_pos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial/array_reg[5][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.227ns  (logic 1.076ns (17.279%)  route 5.151ns (82.721%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.563     5.084    tutorial/CLK
    SLICE_X35Y41         FDRE                                         r  tutorial/cursor_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  tutorial/cursor_pos_reg[2]/Q
                         net (fo=53, routed)          2.604     8.144    tutorial/tutorial_cursor_pos[2]
    SLICE_X50Y38         LUT5 (Prop_lut5_I1_O)        0.124     8.268 f  tutorial/array[2][7]_i_6/O
                         net (fo=11, routed)          0.757     9.025    tutorial/array[2][7]_i_6_n_0
    SLICE_X50Y41         LUT2 (Prop_lut2_I0_O)        0.124     9.149 r  tutorial/array[2][3]_i_8/O
                         net (fo=1, routed)           0.670     9.820    tutorial/array[2][3]_i_8_n_0
    SLICE_X50Y41         LUT6 (Prop_lut6_I2_O)        0.124     9.944 r  tutorial/array[2][3]_i_5/O
                         net (fo=1, routed)           0.494    10.438    tutorial/array[2][3]_i_5_n_0
    SLICE_X50Y41         LUT6 (Prop_lut6_I1_O)        0.124    10.562 r  tutorial/array[2][3]_i_2/O
                         net (fo=6, routed)           0.625    11.187    tutorial/array[2][3]_i_2_n_0
    SLICE_X49Y40         LUT5 (Prop_lut5_I0_O)        0.124    11.311 r  tutorial/array[5][3]_i_1/O
                         net (fo=1, routed)           0.000    11.311    tutorial/array[5][3]_i_1_n_0
    SLICE_X49Y40         FDRE                                         r  tutorial/array_reg[5][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.449    14.790    tutorial/CLK
    SLICE_X49Y40         FDRE                                         r  tutorial/array_reg[5][3]/C
                         clock pessimism              0.188    14.978    
                         clock uncertainty           -0.035    14.943    
    SLICE_X49Y40         FDRE (Setup_fdre_C_D)        0.031    14.974    tutorial/array_reg[5][3]
  -------------------------------------------------------------------
                         required time                         14.974    
                         arrival time                         -11.311    
  -------------------------------------------------------------------
                         slack                                  3.663    

Slack (MET) :             3.687ns  (required time - arrival time)
  Source:                 sort_fsm/i_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort_fsm/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.283ns  (logic 1.626ns (25.880%)  route 4.657ns (74.120%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.556     5.077    sort_fsm/CLK
    SLICE_X47Y31         FDCE                                         r  sort_fsm/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDCE (Prop_fdce_C_Q)         0.456     5.533 r  sort_fsm/i_reg[1]/Q
                         net (fo=68, routed)          1.881     7.415    sort_fsm/i_reg_n_0_[1]
    SLICE_X51Y36         LUT6 (Prop_lut6_I2_O)        0.124     7.539 r  sort_fsm/temp1[3]_i_2/O
                         net (fo=1, routed)           0.295     7.834    sort_fsm/temp1[3]_i_2_n_0
    SLICE_X51Y35         LUT5 (Prop_lut5_I4_O)        0.124     7.958 r  sort_fsm/temp1[3]_i_1/O
                         net (fo=3, routed)           1.164     9.122    sort_fsm/temp1[3]_i_1_n_0
    SLICE_X51Y34         LUT4 (Prop_lut4_I0_O)        0.124     9.246 r  sort_fsm/next_state1_carry_i_7/O
                         net (fo=1, routed)           0.000     9.246    sort_fsm/next_state1_carry_i_7_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.796 r  sort_fsm/next_state1_carry/CO[3]
                         net (fo=2, routed)           1.155    10.950    sort_fsm/next_state1_carry_n_0
    SLICE_X44Y31         LUT6 (Prop_lut6_I5_O)        0.124    11.074 r  sort_fsm/FSM_sequential_state[1]_i_2/O
                         net (fo=1, routed)           0.162    11.236    sort_fsm/FSM_sequential_state[1]_i_2_n_0
    SLICE_X44Y31         LUT5 (Prop_lut5_I0_O)        0.124    11.360 r  sort_fsm/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    11.360    sort_fsm/FSM_sequential_state[1]_i_1_n_0
    SLICE_X44Y31         FDCE                                         r  sort_fsm/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.438    14.779    sort_fsm/CLK
    SLICE_X44Y31         FDCE                                         r  sort_fsm/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X44Y31         FDCE (Setup_fdce_C_D)        0.029    15.047    sort_fsm/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                         -11.360    
  -------------------------------------------------------------------
                         slack                                  3.687    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 sort_fsm/temp1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort_fsm/array_reg[5][7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.338%)  route 0.078ns (29.662%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.562     1.445    sort_fsm/CLK
    SLICE_X51Y34         FDCE                                         r  sort_fsm/temp1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y34         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  sort_fsm/temp1_reg[7]/Q
                         net (fo=5, routed)           0.078     1.665    sort_fsm/temp1_reg_n_0_[7]
    SLICE_X50Y34         LUT6 (Prop_lut6_I5_O)        0.045     1.710 r  sort_fsm/array[5][7]_i_2/O
                         net (fo=1, routed)           0.000     1.710    sort_fsm/array[5][7]_i_2_n_0
    SLICE_X50Y34         FDCE                                         r  sort_fsm/array_reg[5][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.831     1.958    sort_fsm/CLK
    SLICE_X50Y34         FDCE                                         r  sort_fsm/array_reg[5][7]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X50Y34         FDCE (Hold_fdce_C_D)         0.121     1.579    sort_fsm/array_reg[5][7]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 btn_debouncer/btn_l_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_debouncer/btn_l_edge_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.561     1.444    btn_debouncer/CLK
    SLICE_X35Y40         FDRE                                         r  btn_debouncer/btn_l_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  btn_debouncer/btn_l_prev_reg/Q
                         net (fo=1, routed)           0.087     1.672    btn_debouncer/btn_l_prev
    SLICE_X34Y40         LUT2 (Prop_lut2_I1_O)        0.045     1.717 r  btn_debouncer/btn_l_edge_i_1/O
                         net (fo=1, routed)           0.000     1.717    btn_debouncer/btn_l_edge0
    SLICE_X34Y40         FDRE                                         r  btn_debouncer/btn_l_edge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.830     1.957    btn_debouncer/CLK
    SLICE_X34Y40         FDRE                                         r  btn_debouncer/btn_l_edge_reg/C
                         clock pessimism             -0.500     1.457    
    SLICE_X34Y40         FDRE (Hold_fdre_C_D)         0.120     1.577    btn_debouncer/btn_l_edge_reg
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 sort_fsm/temp2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort_fsm/array_reg[3][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.186ns (72.481%)  route 0.071ns (27.519%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.562     1.445    sort_fsm/CLK
    SLICE_X49Y34         FDCE                                         r  sort_fsm/temp2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  sort_fsm/temp2_reg[0]/Q
                         net (fo=6, routed)           0.071     1.657    sort_fsm/temp2[0]
    SLICE_X48Y34         LUT6 (Prop_lut6_I3_O)        0.045     1.702 r  sort_fsm/array[3][0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.702    sort_fsm/array[3][0]_i_1__0_n_0
    SLICE_X48Y34         FDCE                                         r  sort_fsm/array_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.830     1.957    sort_fsm/CLK
    SLICE_X48Y34         FDCE                                         r  sort_fsm/array_reg[3][0]/C
                         clock pessimism             -0.499     1.458    
    SLICE_X48Y34         FDCE (Hold_fdce_C_D)         0.091     1.549    sort_fsm/array_reg[3][0]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 sort_fsm/temp2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort_fsm/array_reg[1][5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.186ns (69.192%)  route 0.083ns (30.808%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.562     1.445    sort_fsm/CLK
    SLICE_X49Y35         FDCE                                         r  sort_fsm/temp2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y35         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  sort_fsm/temp2_reg[5]/Q
                         net (fo=6, routed)           0.083     1.669    sort_fsm/temp2[5]
    SLICE_X48Y35         LUT6 (Prop_lut6_I0_O)        0.045     1.714 r  sort_fsm/array[1][5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.714    sort_fsm/array[1][5]_i_1__0_n_0
    SLICE_X48Y35         FDCE                                         r  sort_fsm/array_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.831     1.958    sort_fsm/CLK
    SLICE_X48Y35         FDCE                                         r  sort_fsm/array_reg[1][5]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X48Y35         FDCE (Hold_fdce_C_D)         0.091     1.549    sort_fsm/array_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 sort_fsm/temp1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort_fsm/array_reg[5][5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.704%)  route 0.115ns (38.296%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.562     1.445    sort_fsm/CLK
    SLICE_X51Y34         FDCE                                         r  sort_fsm/temp1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y34         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  sort_fsm/temp1_reg[5]/Q
                         net (fo=5, routed)           0.115     1.702    sort_fsm/temp1_reg_n_0_[5]
    SLICE_X50Y34         LUT6 (Prop_lut6_I5_O)        0.045     1.747 r  sort_fsm/array[5][5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.747    sort_fsm/array[5][5]_i_1__0_n_0
    SLICE_X50Y34         FDCE                                         r  sort_fsm/array_reg[5][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.831     1.958    sort_fsm/CLK
    SLICE_X50Y34         FDCE                                         r  sort_fsm/array_reg[5][5]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X50Y34         FDCE (Hold_fdce_C_D)         0.121     1.579    sort_fsm/array_reg[5][5]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 btn_debouncer/btn_r_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_debouncer/btn_r_edge_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.212%)  route 0.139ns (42.788%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.561     1.444    btn_debouncer/CLK
    SLICE_X35Y40         FDRE                                         r  btn_debouncer/btn_r_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  btn_debouncer/btn_r_prev_reg/Q
                         net (fo=1, routed)           0.139     1.724    btn_debouncer/btn_r_prev
    SLICE_X34Y40         LUT2 (Prop_lut2_I1_O)        0.045     1.769 r  btn_debouncer/btn_r_edge_i_1/O
                         net (fo=1, routed)           0.000     1.769    btn_debouncer/btn_r_edge0
    SLICE_X34Y40         FDRE                                         r  btn_debouncer/btn_r_edge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.830     1.957    btn_debouncer/CLK
    SLICE_X34Y40         FDRE                                         r  btn_debouncer/btn_r_edge_reg/C
                         clock pessimism             -0.500     1.457    
    SLICE_X34Y40         FDRE (Hold_fdre_C_D)         0.121     1.578    btn_debouncer/btn_r_edge_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 sort_fsm/i_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort_fsm/i_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.897%)  route 0.141ns (43.103%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.557     1.440    sort_fsm/CLK
    SLICE_X47Y31         FDCE                                         r  sort_fsm/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  sort_fsm/i_reg[1]/Q
                         net (fo=68, routed)          0.141     1.722    sort_fsm/i_reg_n_0_[1]
    SLICE_X46Y31         LUT6 (Prop_lut6_I1_O)        0.045     1.767 r  sort_fsm/i[2]_i_1/O
                         net (fo=1, routed)           0.000     1.767    sort_fsm/i[2]_i_1_n_0
    SLICE_X46Y31         FDCE                                         r  sort_fsm/i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.825     1.952    sort_fsm/CLK
    SLICE_X46Y31         FDCE                                         r  sort_fsm/i_reg[2]/C
                         clock pessimism             -0.499     1.453    
    SLICE_X46Y31         FDCE (Hold_fdce_C_D)         0.121     1.574    sort_fsm/i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 sort_fsm/temp2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort_fsm/array_reg[2][4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.079%)  route 0.146ns (43.921%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.562     1.445    sort_fsm/CLK
    SLICE_X53Y35         FDCE                                         r  sort_fsm/temp2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  sort_fsm/temp2_reg[4]/Q
                         net (fo=6, routed)           0.146     1.732    sort_fsm/temp2[4]
    SLICE_X50Y35         LUT6 (Prop_lut6_I0_O)        0.045     1.777 r  sort_fsm/array[2][4]_i_1/O
                         net (fo=1, routed)           0.000     1.777    sort_fsm/array[2][4]_i_1_n_0
    SLICE_X50Y35         FDCE                                         r  sort_fsm/array_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.832     1.959    sort_fsm/CLK
    SLICE_X50Y35         FDCE                                         r  sort_fsm/array_reg[2][4]/C
                         clock pessimism             -0.499     1.460    
    SLICE_X50Y35         FDCE (Hold_fdce_C_D)         0.120     1.580    sort_fsm/array_reg[2][4]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 btn_debouncer/btn_d_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_debouncer/btn_d_edge_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.558     1.441    btn_debouncer/CLK
    SLICE_X28Y33         FDRE                                         r  btn_debouncer/btn_d_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.128     1.569 f  btn_debouncer/btn_d_prev_reg/Q
                         net (fo=1, routed)           0.062     1.631    btn_debouncer/btn_d_prev
    SLICE_X28Y33         LUT2 (Prop_lut2_I1_O)        0.099     1.730 r  btn_debouncer/btn_d_edge_i_1/O
                         net (fo=1, routed)           0.000     1.730    btn_debouncer/btn_d_edge0
    SLICE_X28Y33         FDRE                                         r  btn_debouncer/btn_d_edge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.826     1.953    btn_debouncer/CLK
    SLICE_X28Y33         FDRE                                         r  btn_debouncer/btn_d_edge_reg/C
                         clock pessimism             -0.512     1.441    
    SLICE_X28Y33         FDRE (Hold_fdre_C_D)         0.091     1.532    btn_debouncer/btn_d_edge_reg
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 btn_debouncer/btn_r_edge_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial/cursor_pos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (61.972%)  route 0.128ns (38.028%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.561     1.444    btn_debouncer/CLK
    SLICE_X34Y40         FDRE                                         r  btn_debouncer/btn_r_edge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  btn_debouncer/btn_r_edge_reg/Q
                         net (fo=3, routed)           0.128     1.736    tutorial/btn_r_edge
    SLICE_X34Y41         LUT6 (Prop_lut6_I2_O)        0.045     1.781 r  tutorial/cursor_pos[0]_i_1/O
                         net (fo=1, routed)           0.000     1.781    tutorial/cursor_pos[0]_i_1_n_0
    SLICE_X34Y41         FDRE                                         r  tutorial/cursor_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.830     1.957    tutorial/CLK
    SLICE_X34Y41         FDRE                                         r  tutorial/cursor_pos_reg[0]/C
                         clock pessimism             -0.497     1.460    
    SLICE_X34Y41         FDRE (Hold_fdre_C_D)         0.121     1.581    tutorial/cursor_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.200    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y24   btn_debouncer/btn_c_edge_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y24   btn_debouncer/btn_c_prev_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y23   btn_debouncer/btn_c_sync_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y29   btn_debouncer/btn_counter_l_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y29   btn_debouncer/btn_counter_l_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y30   btn_debouncer/btn_counter_l_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y30   btn_debouncer/btn_counter_l_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y30   btn_debouncer/btn_counter_l_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y30   btn_debouncer/btn_counter_l_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y45   frame_counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y45   frame_counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y45   frame_counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y46   frame_counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y46   frame_counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y46   frame_counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y46   frame_counter_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y47   frame_counter_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y43   frame_counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y34   sort_fsm/array_reg[0][3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y24   btn_debouncer/btn_c_edge_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y24   btn_debouncer/btn_c_prev_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y27   btn_debouncer/btn_counter_u_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y27   btn_debouncer/btn_counter_u_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y33   btn_debouncer/btn_d_edge_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y33   btn_debouncer/btn_d_prev_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y31   sort_fsm/array_reg[0][0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y31   sort_fsm/array_reg[0][1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y31   sort_fsm/array_reg[0][5]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X50Y32   sort_fsm/array_reg[1][0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.056ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.446ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.056ns  (required time - arrival time)
  Source:                 btn_debouncer/btn_c_edge_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort_fsm/array_reg[2][6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.410ns  (logic 0.518ns (11.746%)  route 3.892ns (88.254%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.549     5.070    btn_debouncer/CLK
    SLICE_X14Y24         FDRE                                         r  btn_debouncer/btn_c_edge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDRE (Prop_fdre_C_Q)         0.518     5.588 f  btn_debouncer/btn_c_edge_reg/Q
                         net (fo=123, routed)         3.892     9.480    sort_fsm/btn_reset_edge
    SLICE_X51Y36         FDCE                                         f  sort_fsm/array_reg[2][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.447    14.788    sort_fsm/CLK
    SLICE_X51Y36         FDCE                                         r  sort_fsm/array_reg[2][6]/C
                         clock pessimism              0.188    14.976    
                         clock uncertainty           -0.035    14.941    
    SLICE_X51Y36         FDCE (Recov_fdce_C_CLR)     -0.405    14.536    sort_fsm/array_reg[2][6]
  -------------------------------------------------------------------
                         required time                         14.536    
                         arrival time                          -9.480    
  -------------------------------------------------------------------
                         slack                                  5.056    

Slack (MET) :             5.142ns  (required time - arrival time)
  Source:                 btn_debouncer/btn_c_edge_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort_fsm/array_reg[2][3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.410ns  (logic 0.518ns (11.746%)  route 3.892ns (88.254%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.549     5.070    btn_debouncer/CLK
    SLICE_X14Y24         FDRE                                         r  btn_debouncer/btn_c_edge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDRE (Prop_fdre_C_Q)         0.518     5.588 f  btn_debouncer/btn_c_edge_reg/Q
                         net (fo=123, routed)         3.892     9.480    sort_fsm/btn_reset_edge
    SLICE_X50Y36         FDCE                                         f  sort_fsm/array_reg[2][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.447    14.788    sort_fsm/CLK
    SLICE_X50Y36         FDCE                                         r  sort_fsm/array_reg[2][3]/C
                         clock pessimism              0.188    14.976    
                         clock uncertainty           -0.035    14.941    
    SLICE_X50Y36         FDCE (Recov_fdce_C_CLR)     -0.319    14.622    sort_fsm/array_reg[2][3]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -9.480    
  -------------------------------------------------------------------
                         slack                                  5.142    

Slack (MET) :             5.188ns  (required time - arrival time)
  Source:                 btn_debouncer/btn_c_edge_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort_fsm/array_reg[4][6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.277ns  (logic 0.518ns (12.111%)  route 3.759ns (87.889%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.549     5.070    btn_debouncer/CLK
    SLICE_X14Y24         FDRE                                         r  btn_debouncer/btn_c_edge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDRE (Prop_fdre_C_Q)         0.518     5.588 f  btn_debouncer/btn_c_edge_reg/Q
                         net (fo=123, routed)         3.759     9.348    sort_fsm/btn_reset_edge
    SLICE_X53Y36         FDCE                                         f  sort_fsm/array_reg[4][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.447    14.788    sort_fsm/CLK
    SLICE_X53Y36         FDCE                                         r  sort_fsm/array_reg[4][6]/C
                         clock pessimism              0.188    14.976    
                         clock uncertainty           -0.035    14.941    
    SLICE_X53Y36         FDCE (Recov_fdce_C_CLR)     -0.405    14.536    sort_fsm/array_reg[4][6]
  -------------------------------------------------------------------
                         required time                         14.536    
                         arrival time                          -9.348    
  -------------------------------------------------------------------
                         slack                                  5.188    

Slack (MET) :             5.274ns  (required time - arrival time)
  Source:                 btn_debouncer/btn_c_edge_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort_fsm/array_reg[1][3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.277ns  (logic 0.518ns (12.111%)  route 3.759ns (87.889%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.549     5.070    btn_debouncer/CLK
    SLICE_X14Y24         FDRE                                         r  btn_debouncer/btn_c_edge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDRE (Prop_fdre_C_Q)         0.518     5.588 f  btn_debouncer/btn_c_edge_reg/Q
                         net (fo=123, routed)         3.759     9.348    sort_fsm/btn_reset_edge
    SLICE_X52Y36         FDCE                                         f  sort_fsm/array_reg[1][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.447    14.788    sort_fsm/CLK
    SLICE_X52Y36         FDCE                                         r  sort_fsm/array_reg[1][3]/C
                         clock pessimism              0.188    14.976    
                         clock uncertainty           -0.035    14.941    
    SLICE_X52Y36         FDCE (Recov_fdce_C_CLR)     -0.319    14.622    sort_fsm/array_reg[1][3]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -9.348    
  -------------------------------------------------------------------
                         slack                                  5.274    

Slack (MET) :             5.274ns  (required time - arrival time)
  Source:                 btn_debouncer/btn_c_edge_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort_fsm/array_reg[1][4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.277ns  (logic 0.518ns (12.111%)  route 3.759ns (87.889%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.549     5.070    btn_debouncer/CLK
    SLICE_X14Y24         FDRE                                         r  btn_debouncer/btn_c_edge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDRE (Prop_fdre_C_Q)         0.518     5.588 f  btn_debouncer/btn_c_edge_reg/Q
                         net (fo=123, routed)         3.759     9.348    sort_fsm/btn_reset_edge
    SLICE_X52Y36         FDCE                                         f  sort_fsm/array_reg[1][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.447    14.788    sort_fsm/CLK
    SLICE_X52Y36         FDCE                                         r  sort_fsm/array_reg[1][4]/C
                         clock pessimism              0.188    14.976    
                         clock uncertainty           -0.035    14.941    
    SLICE_X52Y36         FDCE (Recov_fdce_C_CLR)     -0.319    14.622    sort_fsm/array_reg[1][4]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -9.348    
  -------------------------------------------------------------------
                         slack                                  5.274    

Slack (MET) :             5.274ns  (required time - arrival time)
  Source:                 btn_debouncer/btn_c_edge_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort_fsm/array_reg[1][6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.277ns  (logic 0.518ns (12.111%)  route 3.759ns (87.889%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.549     5.070    btn_debouncer/CLK
    SLICE_X14Y24         FDRE                                         r  btn_debouncer/btn_c_edge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDRE (Prop_fdre_C_Q)         0.518     5.588 f  btn_debouncer/btn_c_edge_reg/Q
                         net (fo=123, routed)         3.759     9.348    sort_fsm/btn_reset_edge
    SLICE_X52Y36         FDCE                                         f  sort_fsm/array_reg[1][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.447    14.788    sort_fsm/CLK
    SLICE_X52Y36         FDCE                                         r  sort_fsm/array_reg[1][6]/C
                         clock pessimism              0.188    14.976    
                         clock uncertainty           -0.035    14.941    
    SLICE_X52Y36         FDCE (Recov_fdce_C_CLR)     -0.319    14.622    sort_fsm/array_reg[1][6]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -9.348    
  -------------------------------------------------------------------
                         slack                                  5.274    

Slack (MET) :             5.333ns  (required time - arrival time)
  Source:                 btn_debouncer/btn_c_edge_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort_fsm/array_reg[3][0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.131ns  (logic 0.518ns (12.539%)  route 3.613ns (87.461%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.549     5.070    btn_debouncer/CLK
    SLICE_X14Y24         FDRE                                         r  btn_debouncer/btn_c_edge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDRE (Prop_fdre_C_Q)         0.518     5.588 f  btn_debouncer/btn_c_edge_reg/Q
                         net (fo=123, routed)         3.613     9.201    sort_fsm/btn_reset_edge
    SLICE_X48Y34         FDCE                                         f  sort_fsm/array_reg[3][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.445    14.786    sort_fsm/CLK
    SLICE_X48Y34         FDCE                                         r  sort_fsm/array_reg[3][0]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X48Y34         FDCE (Recov_fdce_C_CLR)     -0.405    14.534    sort_fsm/array_reg[3][0]
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                          -9.201    
  -------------------------------------------------------------------
                         slack                                  5.333    

Slack (MET) :             5.337ns  (required time - arrival time)
  Source:                 btn_debouncer/btn_c_edge_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort_fsm/temp1_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.127ns  (logic 0.518ns (12.553%)  route 3.609ns (87.447%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.549     5.070    btn_debouncer/CLK
    SLICE_X14Y24         FDRE                                         r  btn_debouncer/btn_c_edge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDRE (Prop_fdre_C_Q)         0.518     5.588 f  btn_debouncer/btn_c_edge_reg/Q
                         net (fo=123, routed)         3.609     9.197    sort_fsm/btn_reset_edge
    SLICE_X49Y34         FDCE                                         f  sort_fsm/temp1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.445    14.786    sort_fsm/CLK
    SLICE_X49Y34         FDCE                                         r  sort_fsm/temp1_reg[0]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X49Y34         FDCE (Recov_fdce_C_CLR)     -0.405    14.534    sort_fsm/temp1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                          -9.197    
  -------------------------------------------------------------------
                         slack                                  5.337    

Slack (MET) :             5.337ns  (required time - arrival time)
  Source:                 btn_debouncer/btn_c_edge_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort_fsm/temp1_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.127ns  (logic 0.518ns (12.553%)  route 3.609ns (87.447%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.549     5.070    btn_debouncer/CLK
    SLICE_X14Y24         FDRE                                         r  btn_debouncer/btn_c_edge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDRE (Prop_fdre_C_Q)         0.518     5.588 f  btn_debouncer/btn_c_edge_reg/Q
                         net (fo=123, routed)         3.609     9.197    sort_fsm/btn_reset_edge
    SLICE_X49Y34         FDCE                                         f  sort_fsm/temp1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.445    14.786    sort_fsm/CLK
    SLICE_X49Y34         FDCE                                         r  sort_fsm/temp1_reg[1]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X49Y34         FDCE (Recov_fdce_C_CLR)     -0.405    14.534    sort_fsm/temp1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                          -9.197    
  -------------------------------------------------------------------
                         slack                                  5.337    

Slack (MET) :             5.337ns  (required time - arrival time)
  Source:                 btn_debouncer/btn_c_edge_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort_fsm/temp2_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.127ns  (logic 0.518ns (12.553%)  route 3.609ns (87.447%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.549     5.070    btn_debouncer/CLK
    SLICE_X14Y24         FDRE                                         r  btn_debouncer/btn_c_edge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDRE (Prop_fdre_C_Q)         0.518     5.588 f  btn_debouncer/btn_c_edge_reg/Q
                         net (fo=123, routed)         3.609     9.197    sort_fsm/btn_reset_edge
    SLICE_X49Y34         FDCE                                         f  sort_fsm/temp2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.445    14.786    sort_fsm/CLK
    SLICE_X49Y34         FDCE                                         r  sort_fsm/temp2_reg[0]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X49Y34         FDCE (Recov_fdce_C_CLR)     -0.405    14.534    sort_fsm/temp2_reg[0]
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                          -9.197    
  -------------------------------------------------------------------
                         slack                                  5.337    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 btn_debouncer/btn_c_edge_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_1hz_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.164ns (26.735%)  route 0.449ns (73.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.553     1.436    btn_debouncer/CLK
    SLICE_X14Y24         FDRE                                         r  btn_debouncer/btn_c_edge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDRE (Prop_fdre_C_Q)         0.164     1.600 f  btn_debouncer/btn_c_edge_reg/Q
                         net (fo=123, routed)         0.449     2.050    clk_div/btn_reset_edge
    SLICE_X43Y24         FDCE                                         f  clk_div/counter_1hz_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.817     1.944    clk_div/CLK
    SLICE_X43Y24         FDCE                                         r  clk_div/counter_1hz_reg[1]/C
                         clock pessimism             -0.249     1.695    
    SLICE_X43Y24         FDCE (Remov_fdce_C_CLR)     -0.092     1.603    clk_div/counter_1hz_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 btn_debouncer/btn_c_edge_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_1hz_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.164ns (26.735%)  route 0.449ns (73.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.553     1.436    btn_debouncer/CLK
    SLICE_X14Y24         FDRE                                         r  btn_debouncer/btn_c_edge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDRE (Prop_fdre_C_Q)         0.164     1.600 f  btn_debouncer/btn_c_edge_reg/Q
                         net (fo=123, routed)         0.449     2.050    clk_div/btn_reset_edge
    SLICE_X43Y24         FDCE                                         f  clk_div/counter_1hz_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.817     1.944    clk_div/CLK
    SLICE_X43Y24         FDCE                                         r  clk_div/counter_1hz_reg[3]/C
                         clock pessimism             -0.249     1.695    
    SLICE_X43Y24         FDCE (Remov_fdce_C_CLR)     -0.092     1.603    clk_div/counter_1hz_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 btn_debouncer/btn_c_edge_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_1hz_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.164ns (26.735%)  route 0.449ns (73.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.553     1.436    btn_debouncer/CLK
    SLICE_X14Y24         FDRE                                         r  btn_debouncer/btn_c_edge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDRE (Prop_fdre_C_Q)         0.164     1.600 f  btn_debouncer/btn_c_edge_reg/Q
                         net (fo=123, routed)         0.449     2.050    clk_div/btn_reset_edge
    SLICE_X43Y24         FDCE                                         f  clk_div/counter_1hz_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.817     1.944    clk_div/CLK
    SLICE_X43Y24         FDCE                                         r  clk_div/counter_1hz_reg[4]/C
                         clock pessimism             -0.249     1.695    
    SLICE_X43Y24         FDCE (Remov_fdce_C_CLR)     -0.092     1.603    clk_div/counter_1hz_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 btn_debouncer/btn_c_edge_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_1hz_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.164ns (26.735%)  route 0.449ns (73.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.553     1.436    btn_debouncer/CLK
    SLICE_X14Y24         FDRE                                         r  btn_debouncer/btn_c_edge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDRE (Prop_fdre_C_Q)         0.164     1.600 f  btn_debouncer/btn_c_edge_reg/Q
                         net (fo=123, routed)         0.449     2.050    clk_div/btn_reset_edge
    SLICE_X43Y24         FDCE                                         f  clk_div/counter_1hz_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.817     1.944    clk_div/CLK
    SLICE_X43Y24         FDCE                                         r  clk_div/counter_1hz_reg[8]/C
                         clock pessimism             -0.249     1.695    
    SLICE_X43Y24         FDCE (Remov_fdce_C_CLR)     -0.092     1.603    clk_div/counter_1hz_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 btn_debouncer/btn_c_edge_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_1hz_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.164ns (22.916%)  route 0.552ns (77.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.553     1.436    btn_debouncer/CLK
    SLICE_X14Y24         FDRE                                         r  btn_debouncer/btn_c_edge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDRE (Prop_fdre_C_Q)         0.164     1.600 f  btn_debouncer/btn_c_edge_reg/Q
                         net (fo=123, routed)         0.552     2.152    clk_div/btn_reset_edge
    SLICE_X43Y25         FDCE                                         f  clk_div/counter_1hz_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.817     1.944    clk_div/CLK
    SLICE_X43Y25         FDCE                                         r  clk_div/counter_1hz_reg[2]/C
                         clock pessimism             -0.249     1.695    
    SLICE_X43Y25         FDCE (Remov_fdce_C_CLR)     -0.092     1.603    clk_div/counter_1hz_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 btn_debouncer/btn_c_edge_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_1hz_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.164ns (22.916%)  route 0.552ns (77.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.553     1.436    btn_debouncer/CLK
    SLICE_X14Y24         FDRE                                         r  btn_debouncer/btn_c_edge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDRE (Prop_fdre_C_Q)         0.164     1.600 f  btn_debouncer/btn_c_edge_reg/Q
                         net (fo=123, routed)         0.552     2.152    clk_div/btn_reset_edge
    SLICE_X43Y25         FDCE                                         f  clk_div/counter_1hz_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.817     1.944    clk_div/CLK
    SLICE_X43Y25         FDCE                                         r  clk_div/counter_1hz_reg[5]/C
                         clock pessimism             -0.249     1.695    
    SLICE_X43Y25         FDCE (Remov_fdce_C_CLR)     -0.092     1.603    clk_div/counter_1hz_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 btn_debouncer/btn_c_edge_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_1hz_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.164ns (22.916%)  route 0.552ns (77.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.553     1.436    btn_debouncer/CLK
    SLICE_X14Y24         FDRE                                         r  btn_debouncer/btn_c_edge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDRE (Prop_fdre_C_Q)         0.164     1.600 f  btn_debouncer/btn_c_edge_reg/Q
                         net (fo=123, routed)         0.552     2.152    clk_div/btn_reset_edge
    SLICE_X43Y25         FDCE                                         f  clk_div/counter_1hz_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.817     1.944    clk_div/CLK
    SLICE_X43Y25         FDCE                                         r  clk_div/counter_1hz_reg[6]/C
                         clock pessimism             -0.249     1.695    
    SLICE_X43Y25         FDCE (Remov_fdce_C_CLR)     -0.092     1.603    clk_div/counter_1hz_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 btn_debouncer/btn_c_edge_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_1hz_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.164ns (22.916%)  route 0.552ns (77.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.553     1.436    btn_debouncer/CLK
    SLICE_X14Y24         FDRE                                         r  btn_debouncer/btn_c_edge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDRE (Prop_fdre_C_Q)         0.164     1.600 f  btn_debouncer/btn_c_edge_reg/Q
                         net (fo=123, routed)         0.552     2.152    clk_div/btn_reset_edge
    SLICE_X43Y25         FDCE                                         f  clk_div/counter_1hz_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.817     1.944    clk_div/CLK
    SLICE_X43Y25         FDCE                                         r  clk_div/counter_1hz_reg[7]/C
                         clock pessimism             -0.249     1.695    
    SLICE_X43Y25         FDCE (Remov_fdce_C_CLR)     -0.092     1.603    clk_div/counter_1hz_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 btn_debouncer/btn_c_edge_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_1hz_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.164ns (21.055%)  route 0.615ns (78.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.553     1.436    btn_debouncer/CLK
    SLICE_X14Y24         FDRE                                         r  btn_debouncer/btn_c_edge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDRE (Prop_fdre_C_Q)         0.164     1.600 f  btn_debouncer/btn_c_edge_reg/Q
                         net (fo=123, routed)         0.615     2.215    clk_div/btn_reset_edge
    SLICE_X43Y26         FDCE                                         f  clk_div/counter_1hz_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.818     1.945    clk_div/CLK
    SLICE_X43Y26         FDCE                                         r  clk_div/counter_1hz_reg[10]/C
                         clock pessimism             -0.249     1.696    
    SLICE_X43Y26         FDCE (Remov_fdce_C_CLR)     -0.092     1.604    clk_div/counter_1hz_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 btn_debouncer/btn_c_edge_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_1hz_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.164ns (21.055%)  route 0.615ns (78.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.553     1.436    btn_debouncer/CLK
    SLICE_X14Y24         FDRE                                         r  btn_debouncer/btn_c_edge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDRE (Prop_fdre_C_Q)         0.164     1.600 f  btn_debouncer/btn_c_edge_reg/Q
                         net (fo=123, routed)         0.615     2.215    clk_div/btn_reset_edge
    SLICE_X43Y26         FDCE                                         f  clk_div/counter_1hz_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.818     1.945    clk_div/CLK
    SLICE_X43Y26         FDCE                                         r  clk_div/counter_1hz_reg[11]/C
                         clock pessimism             -0.249     1.696    
    SLICE_X43Y26         FDCE (Remov_fdce_C_CLR)     -0.092     1.604    clk_div/counter_1hz_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.611    





