<?xml version="1.0" encoding="UTF-8"?>
<feed xmlns="http://www.w3.org/2005/Atom" xml:lang="en-gb">
<link rel="self" type="application/atom+xml" href="http://forums.nesdev.com/feed.php?f=10&amp;t=12404" />

<title>nesdev.com</title>
<subtitle>NES Development and Strangulation Records message boards</subtitle>
<link href="http://forums.nesdev.com/index.php" />
<updated>2015-02-20T13:23:50-07:00</updated>

<author><name><![CDATA[nesdev.com]]></name></author>
<id>http://forums.nesdev.com/feed.php?f=10&amp;t=12404</id>
<entry>
<author><name><![CDATA[Bregalad]]></name></author>
<updated>2015-02-20T13:23:50-07:00</updated>
<published>2015-02-20T13:23:50-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=12404&amp;p=141640#p141640</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=12404&amp;p=141640#p141640"/>
<title type="html"><![CDATA[Re: IRQ Question on 6502]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=12404&amp;p=141640#p141640"><![CDATA[
Of course, IRQs can (and should) be acknownledged. This is nothing NES or 6502 specific, also. What is specific is that there is only ONE IRQ in the 6502, most processor have many IRQs, typically connected to different devices/timers. On the 6502 you're supposed to test which device caused the IRQ by software. If multiple devices caused an IRQ simultanenously, then the CPU services and acknownledge first the most urgent, and then the less urgent.<br /><br />NMI is different because of it's edge sensitiveness, but nevertheless they also have to be acknowneldged. The PPU is half-an exception because it auto-acknowledge at the end of the VBlank period even if you don't read $2002. Because they can't be missed and the can (normally) only be connected to one interrupt source, it's a different story. If you connect NMI to multiple interrupt source (like it's the case on the C64) then you can miss interrupts, and it kinda miss the point of a &quot;non-maskable interrupt&quot; I think. I also guess on the C64 you are only supposed to use one of the NMI sources at a time and disable the others.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=38">Bregalad</a> — Fri Feb 20, 2015 1:23 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[matthewtatum]]></name></author>
<updated>2015-02-20T10:05:36-07:00</updated>
<published>2015-02-20T10:05:36-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=12404&amp;p=141624#p141624</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=12404&amp;p=141624#p141624"/>
<title type="html"><![CDATA[Re: IRQ Question on 6502]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=12404&amp;p=141624#p141624"><![CDATA[
OK thanks, it's starting to make sense now, I think the missing piece of the puzzle in my mind was acknowledgment of IRQs. I thought I had read somewhere that 6502 IRQs could not be acknowledged and therefore got confused. I couldn't understand what the lifecycle of an IRQ was without acknowledgment.<br /><br />In the case of MMC3 it seems that writing to an even address in the range of $E000-$FFFE acknowledges IRQs, is that right?<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=6555">matthewtatum</a> — Fri Feb 20, 2015 10:05 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[tepples]]></name></author>
<updated>2015-02-20T09:46:07-07:00</updated>
<published>2015-02-20T09:46:07-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=12404&amp;p=141623#p141623</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=12404&amp;p=141623#p141623"/>
<title type="html"><![CDATA[Re: IRQ Question on 6502]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=12404&amp;p=141623#p141623"><![CDATA[
Level 0 interrupts (/IRQ) are level-sensitive. They recur as long as the interrupt priority bit (I) is 0 and something is pulling the /IRQ line low.<br /><br />Level 1 interrupts (/NMI), on the other hand, are edge-sensitive. As I understand it, there's a flip-flop inside the CPU  that gets set whether /NMI transitions from high to low and cleared when the interrupt circuitry jumps to the NMI handler. This means that if some device holds /NMI low indefinitely, only one /NMI will happen. In the NES, this means that only one NMI will happen per frame, at the start of line 241 (NTSC and PAL NES) or 291 (Dendy), unless the program disables and reenables NMI through writes to PPUCTRL (port $2000) in the middle of vblank.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=9">tepples</a> — Fri Feb 20, 2015 9:46 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[tokumaru]]></name></author>
<updated>2015-02-20T09:03:19-07:00</updated>
<published>2015-02-20T09:03:19-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=12404&amp;p=141620#p141620</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=12404&amp;p=141620#p141620"/>
<title type="html"><![CDATA[Re: IRQ Question on 6502]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=12404&amp;p=141620#p141620"><![CDATA[
Yeah, you can't forget about IRQs just because they aren't supposed to be serviced right away. IIRC, the CPU tests for IRQs every instruction.<br /><br />As for pulling the IRQ line back up, that's up to the device that pulled it low, and the most common approach is to implement an &quot;IRQ acknowledgement&quot; register, so the program itself can let the device know that the IRQ has been handled.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=95">tokumaru</a> — Fri Feb 20, 2015 9:03 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Bregalad]]></name></author>
<updated>2015-02-20T08:46:48-07:00</updated>
<published>2015-02-20T08:46:48-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=12404&amp;p=141619#p141619</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=12404&amp;p=141619#p141619"/>
<title type="html"><![CDATA[Re: IRQ Question on 6502]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=12404&amp;p=141619#p141619"><![CDATA[
<div class="quotetitle">matthewtatum wrote:</div><div class="quotecontent"><br />What I'm trying to understand is if an IRQ happens and the 'I' flag is set, does my CPU code need to remember that the IRQ happened and service it when the 'I' flag is next clear?<br /></div><br />Of course ! Imagine how useless IRQs would be otherwise...<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=38">Bregalad</a> — Fri Feb 20, 2015 8:46 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[matthewtatum]]></name></author>
<updated>2015-02-20T08:18:11-07:00</updated>
<published>2015-02-20T08:18:11-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=12404&amp;p=141617#p141617</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=12404&amp;p=141617#p141617"/>
<title type="html"><![CDATA[Re: IRQ Question on 6502]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=12404&amp;p=141617#p141617"><![CDATA[
Thanks for the replies<br /><br />I'm asking this question from the point of view of an emulator developer. <br /><br />I am trying to figure out how to emulate IRQs correctly and I (probably naively) thought that I could do something like this:<br /><br />After finishing latest instruction, check to see if IRQ has happened and if it has:<br />If 'I' is set ignore it and forget the IRQ ever happened;<br />else handle interrupt (Push return address and status register onto stack and move PC to IRQ vector)<br /><br />I have just started looking at implementing an MMC3 mapper and it's dawning on me that my naive assumptions are probably wrong. Looking at blargg's MMC3 tests there seem to be several cases where CLI is called followed by some code checking that &quot;pending&quot; IRQs have been serviced. <br /><br />What I'm trying to understand is if an IRQ happens and the 'I' flag is set, does my CPU code need to remember that the IRQ happened and service it when the 'I' flag is next clear?<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=6555">matthewtatum</a> — Fri Feb 20, 2015 8:18 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Bregalad]]></name></author>
<updated>2015-02-20T07:32:34-07:00</updated>
<published>2015-02-20T07:32:34-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=12404&amp;p=141616#p141616</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=12404&amp;p=141616#p141616"/>
<title type="html"><![CDATA[Re: IRQ Question on 6502]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=12404&amp;p=141616#p141616"><![CDATA[
Forever ?<br /><br />External devices are supposed to pull the IRQ line low when they want to have attention of the processor, and then the processor is supposed to, with the help of memory-mapped I/O, acknownledge the IRQ, and tell the device it can release the IRQ line. Thus even if the 'I' flag is set, the IRQ is never missed, the device keeps waiting for the processor to get attention until an acknowledge happens.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=38">Bregalad</a> — Fri Feb 20, 2015 7:32 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Movax12]]></name></author>
<updated>2015-02-20T07:33:56-07:00</updated>
<published>2015-02-20T07:32:23-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=12404&amp;p=141615#p141615</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=12404&amp;p=141615#p141615"/>
<title type="html"><![CDATA[Re: IRQ Question on 6502]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=12404&amp;p=141615#p141615"><![CDATA[
Your question is not clear to me. <br /><br /><div class="quotetitle">matthewtatum wrote:</div><div class="quotecontent"><br />..how long is it before it is returned to high again..<br /></div><br /><br />What is returned to high? .. Edit.. Bregalad's answer is better and makes the most sense based on what your question must mean.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=4680">Movax12</a> — Fri Feb 20, 2015 7:32 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[matthewtatum]]></name></author>
<updated>2015-02-20T07:15:58-07:00</updated>
<published>2015-02-20T07:15:58-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=12404&amp;p=141613#p141613</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=12404&amp;p=141613#p141613"/>
<title type="html"><![CDATA[IRQ Question on 6502]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=12404&amp;p=141613#p141613"><![CDATA[
If the IRQ line is pulled low and the interrupt disabled flag is <strong>true</strong>, how long is it before it is returned to high again (assuming there is no subsequent CLI operation and the flag stays set)<br /><br />I'm sorry if this question has been answered a million times before but I've trawled the forums and the wider internet searching for an answer!<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=6555">matthewtatum</a> — Fri Feb 20, 2015 7:15 am</p><hr />
]]></content>
</entry>
</feed>