Info: Start Nativelink Simulation process

========= EDA Simulation Settings =====================

Sim Mode              :  Gate
Family                :  cycloneive
Quartus root          :  c:/intelfpga_lite/18.1/quartus/bin64/
Quartus sim root      :  c:/intelfpga_lite/18.1/quartus/eda/sim_lib
Simulation Tool       :  modelsim-altera
Simulation Language   :  vhdl
Version               :  93
Simulation Mode       :  GUI
Sim Output File       :  top.vho
Sim SDF file          :  top__vhdl.sdo
Sim dir               :  simulation\modelsim

=======================================================

Info: Starting NativeLink simulation with ModelSim-Altera software
Sourced NativeLink script c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/modelsim.tcl
Warning: File top_run_msim_gate_vhdl.do already exists - backing up current file as top_run_msim_gate_vhdl.do.bak2
Probing transcript
ModelSim-Altera Info: # Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
ModelSim-Altera Info: # do top_run_msim_gate_vhdl.do
ModelSim-Altera Info: # if {[file exists gate_work]} {
ModelSim-Altera Info: # 	vdel -lib gate_work -all
ModelSim-Altera Info: # }
ModelSim-Altera Info: # vlib gate_work
ModelSim-Altera Info: # vmap work gate_work
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
ModelSim-Altera Info: # vmap work gate_work 
ModelSim-Altera Info: # Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
ModelSim-Altera Info: # Modifying modelsim.ini
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vcom -93 -work work {top.vho}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
ModelSim-Altera Info: # Start time: 01:24:05 on Feb 19,2022
ModelSim-Altera Info: # vcom -reportprogress 300 -93 -work work top.vho 
ModelSim-Altera Info: # -- Loading package STANDARD
ModelSim-Altera Info: # -- Loading package TEXTIO
ModelSim-Altera Info: # -- Loading package std_logic_1164
ModelSim-Altera Info: # -- Loading package VITAL_Timing
ModelSim-Altera Info: # -- Loading package VITAL_Primitives
ModelSim-Altera Info: # -- Loading package cycloneive_atom_pack
ModelSim-Altera Info: # -- Loading package cycloneive_components
ModelSim-Altera Info: # -- Compiling entity hard_block
ModelSim-Altera Info: # -- Compiling architecture structure of hard_block
ModelSim-Altera Info: # -- Loading package dffeas_pack
ModelSim-Altera Info: # -- Loading package altera_primitives_components
ModelSim-Altera Info: # -- Compiling entity top
ModelSim-Altera Info: # -- Compiling architecture structure of top
ModelSim-Altera Info: # End time: 01:24:06 on Feb 19,2022, Elapsed time: 0:00:01
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: # 
ModelSim-Altera Info: vsim gate_work.top
ModelSim-Altera Info: # vsim gate_work.top 
ModelSim-Altera Info: # Start time: 01:24:12 on Feb 19,2022
ModelSim-Altera Info: # Loading std.standard
ModelSim-Altera Info: # Loading std.textio(body)
ModelSim-Altera Info: # Loading ieee.std_logic_1164(body)
ModelSim-Altera Info: # Loading ieee.vital_timing(body)
ModelSim-Altera Info: # Loading ieee.vital_primitives(body)
ModelSim-Altera Info: # Loading altera.dffeas_pack
ModelSim-Altera Info: # Loading altera.altera_primitives_components
ModelSim-Altera Info: # Loading cycloneive.cycloneive_atom_pack(body)
ModelSim-Altera Info: # Loading cycloneive.cycloneive_components
ModelSim-Altera Info: # Loading gate_work.top(structure)
ModelSim-Altera Info: # Loading gate_work.hard_block(structure)
ModelSim-Altera Info: # Loading ieee.std_logic_arith(body)
ModelSim-Altera Info: # Loading cycloneive.cycloneive_io_obuf(arch)
ModelSim-Altera Info: # Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)
ModelSim-Altera Info: # Loading cycloneive.cycloneive_io_ibuf(arch)
ModelSim-Altera Info: # Loading altera.dffeas(vital_dffeas)
ModelSim-Altera Info: # Loading cycloneive.cycloneive_ram_block(block_arch)
ModelSim-Altera Info: # Loading cycloneive.cycloneive_ram_register(reg_arch)
ModelSim-Altera Info: # Loading cycloneive.cycloneive_ram_pulse_generator(pgen_arch)
ModelSim-Altera Info: # Loading cycloneive.cycloneive_clkctrl(vital_clkctrl)
ModelSim-Altera Info: # Loading cycloneive.cycloneive_ena_reg(behave)
ModelSim-Altera Info: # Loading ieee.std_logic_unsigned(body)
ModelSim-Altera Info: # Loading cycloneive.cycloneive_mac_mult(vital_cycloneive_mac_mult)
ModelSim-Altera Info: # Loading cycloneive.cycloneive_mac_data_reg(vital_cycloneive_mac_data_reg)
ModelSim-Altera Info: # Loading cycloneive.cycloneive_mac_sign_reg(cycloneive_mac_sign_reg)
ModelSim-Altera Info: # Loading cycloneive.cycloneive_mac_mult_internal(vital_cycloneive_mac_mult_internal)
ModelSim-Altera Info: # Loading cycloneive.cycloneive_mac_out(vital_cycloneive_mac_out)
ModelSim-Altera Warning: # ** Warning: Design size of 290508 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
ModelSim-Altera Info: # Expect performance to be adversely affected.
ModelSim-Altera Info: # End time: 02:42:53 on Feb 19,2022, Elapsed time: 1:18:41
ModelSim-Altera Info: # Errors: 0, Warnings: 1
Info: NativeLink simulation flow was successful
