Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5980e9b2bd054050882916f1ac4bf562 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_rf_riscv_behav xil_defaultlib.tb_rf_riscv xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3705] select index 32 into 'rf_mem' is out of bounds [C:/Users/pwnies/Downloads/tb_rf_riscv.sv:83]
WARNING: [VRFC 10-3705] select index 32 into 'rf_mem' is out of bounds [C:/Users/pwnies/Downloads/tb_rf_riscv.sv:84]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/pwnies/laba_3_3/laba_3_3.srcs/sources_1/new/rf_riscv.sv" Line 1. Module rf_riscv doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rf_riscv
Compiling module unisims_ver.GND
Compiling module unisims_ver.RAM32M
Compiling module unisims_ver.RAM32X1D
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib.rf_riscv_ref
Compiling module xil_defaultlib.tb_rf_riscv
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_rf_riscv_behav
