Cadence Genus(TM) Synthesis Solution.
Copyright 2018 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 18.14-s037_1, built Wed Mar 27 09:19:21 PDT 2019
Options: -files ../../../../common/scripts/genus_synthesis.tcl 
Date:    Sun Mar 14 17:36:07 2021
Host:    hansolo.poly.edu (x86_64 w/Linux 3.10.0-1127.18.2.el7.x86_64) (32cores*128cpus*2physical cpus*AMD EPYC 7551 32-Core Processor 512KB) (528081628KB)
OS:      Red Hat Enterprise Linux Server release 7.8 (Maipo)

Checking out license: Genus_Synthesis

Loading tool scripts...

Finished loading tool scripts (12 seconds elapsed).

#@ Processing -files option
@genus 1> source ../../../../common/scripts/genus_synthesis.tcl
#@ Begin verbose source common/scripts/genus_synthesis.tcl
@file(genus_synthesis.tcl) 1: date
Sun Mar 14 17:36:19 EDT 2021
@file(genus_synthesis.tcl) 2: set_db max_cpus_per_server 8
  Setting attribute of root '/': 'max_cpus_per_server' = 8
@file(genus_synthesis.tcl) 3: set sdc_set_dont_touch_physical_net 1
@file(genus_synthesis.tcl) 6: source ./config.tcl
Sourcing './config.tcl' (Sun Mar 14 17:36:19 EDT 2021)...
#@ Begin verbose source config.tcl
@file(config.tcl) 1: set TOP_DESIGN    "picorv32"
@file(config.tcl) 3: set DESIGN     "file_list.f"
@file(config.tcl) 6: set CLK_NAME      "clk"
@file(config.tcl) 7: set CLOCK_PERIOD  0.1
@file(config.tcl) 8: set CLK_UNC_SETUP 0.0
@file(config.tcl) 9: set CLK_UNC_HOLD  0.0
#@ End verbose source config.tcl
@file(genus_synthesis.tcl) 8: set OUT_DIR ./out
@file(genus_synthesis.tcl) 12: set RESULTS_DIR "${OUT_DIR}/results"
@file(genus_synthesis.tcl) 18: file mkdir ${RESULTS_DIR}
@file(genus_synthesis.tcl) 22: set_db current_design .optimize_constant_0_seq 		false
@file(genus_synthesis.tcl) 23: set_db current_design .optimize_constant_1_seq 		false
@file(genus_synthesis.tcl) 24: set_db current_design .iopt_force_constant_removal 	false
@file(genus_synthesis.tcl) 25: set_db current_design .optimize_merge_seq 		false
@file(genus_synthesis.tcl) 26: set_db current_design .lp_clock_gating_auto_cost_grouping true
@file(genus_synthesis.tcl) 28: set design ${DESIGN}
@file(genus_synthesis.tcl) 29: set module_name  ${TOP_DESIGN}
@file(genus_synthesis.tcl) 30: set clk          ${CLK_NAME}
@file(genus_synthesis.tcl) 31: set myPeriod     ${CLOCK_PERIOD}
@file(genus_synthesis.tcl) 33: set search_path [get_db init_lib_search_path]
@file(genus_synthesis.tcl) 34: lappend search_path *
@file(genus_synthesis.tcl) 35: set_db init_lib_search_path $search_path
  Setting attribute of root '/': 'init_lib_search_path' = . /opt/cadence/installs/GENUS181/tools.lnx86/lib/tech *
@file(genus_synthesis.tcl) 36: set search_path [get_db script_search_path]
@file(genus_synthesis.tcl) 37: lappend search_path *
@file(genus_synthesis.tcl) 38: set_db script_search_path $search_path
  Setting attribute of root '/': 'script_search_path' = . /opt/cadence/installs/GENUS181/tools.lnx86/lib/etc *
@file(genus_synthesis.tcl) 43: set_db lef_library {/home/abc586/freepdk-45nm/rtk-tech.lef /home/abc586/freepdk-45nm/stdcells.lef}
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via1_4' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via1_0' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via1_1' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via1_2' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via1_3' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via1_5' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via1_6' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via1_7' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via1_8' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via2_8' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via2_4' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via2_5' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via2_7' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via2_6' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via2_0' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via2_1' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via2_2' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via2_3' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via3_2' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via3_0' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via3_1' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via4_0' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via5_0' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via6_0' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via7_0' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via8_0' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via9_0' has no resistance value.

  According to lef_library, there are total 10 routing layers [ V(5) / H(5) ]

Warning : The variant range of wire parameters is too large. [PHYS-12]
        : The variant range (0.07, 0.8) of 'WIDTH' for layers 'metal3' and 'metal9' is too large.
        : Check the consistency of the parameters.
Warning : The variant range of wire parameters is too large. [PHYS-12]
        : The variant range (0.14, 1.6) of 'PITCH' for layers 'metal3' and 'metal9' is too large.
Warning : The variant range of wire parameters is too large. [PHYS-12]
        : The variant range (0.065, 0.8) of 'MINSPACING' for layers 'metal1' and 'metal10' is too large.
  Setting attribute of root '/': 'lef_library' = /home/abc586/freepdk-45nm/rtk-tech.lef /home/abc586/freepdk-45nm/stdcells.lef
@file(genus_synthesis.tcl) 44: set_db target_library /home/abc586/freepdk-45nm/stdcells.lib

Threads Configured:3

  Message Summary for Library stdcells.lib:
  *****************************************
  Could not find an attribute in the library. [LBR-436]: 147
  An unsupported construct was detected in this library. [LBR-40]: 1
  *****************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.100000, 25.000000) in library 'stdcells.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA_X1' must have an output pin.
        : Add the missing output pin(s), then reload the library. Otherwise, the library cell will be marked as unusable and as timing model.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA_X1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'WELLTAP_X1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'WELLTAP_X1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X16' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X16' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X32' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X32' must have an output pin.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5K_hvratio_1_1' is non-monotonic.
        : Non-monotonic wireload models can cause problems during synthesis and/or mapping.  Raising some of the points in the curve to give it a monotonic shape.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5K_hvratio_1_4' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_1' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_4' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '1K_hvratio_1_1' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '1K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '1K_hvratio_1_4' is non-monotonic.
  Setting attribute of root '/': 'target_library' = /home/abc586/freepdk-45nm/stdcells.lib
@file(genus_synthesis.tcl) 45: set_db link_library /home/abc586/freepdk-45nm/stdcells.lib
  Setting attribute of root '/': 'link_library' = /home/abc586/freepdk-45nm/stdcells.lib
@file(genus_synthesis.tcl) 53: read_hdl -f ${DESIGN}
	initial begin
	      |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file '../../src/picorv32.v' on line 206, column 8.
        : The following constructs will be ignored:
    - initial block
    - final block
    - program block
    - property block
    - sequence block
    - covergroup
    - checker block
    - gate drive strength
    - system task enable
    - reg declaration with initial value
    - specify block.
@file(genus_synthesis.tcl) 54: elaborate ${TOP_DESIGN}
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5K_hvratio_1_1' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5K_hvratio_1_4' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_1' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_4' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '1K_hvratio_1_1' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '1K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '1K_hvratio_1_4' is non-monotonic.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'picorv32' from file '../../src/picorv32.v'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'picorv32' with default parameters value.
Warning : Ignored redundant case item. [CDFG-480]
        : Case item '0' in module 'picorv32' in file '../../src/picorv32.v' on line 1277.
        : When multiple case item expressions match the case condition, only the statements associated with the first matching item are considered.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 6 in module 'picorv32' in file '../../src/picorv32.v' on line 1277.
Warning : Ignored redundant case item. [CDFG-480]
        : Case item '0' in module 'picorv32' in file '../../src/picorv32.v' on line 1323.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 3 in module 'picorv32' in file '../../src/picorv32.v' on line 1323.
Warning : Ignored redundant case item. [CDFG-480]
        : Case item '0' in module 'picorv32' in file '../../src/picorv32.v' on line 1506.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 3 in module 'picorv32' in file '../../src/picorv32.v' on line 1506.
Warning : Ignored redundant case item. [CDFG-480]
        : Case item '0' in module 'picorv32' in file '../../src/picorv32.v' on line 1653.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 4 in module 'picorv32' in file '../../src/picorv32.v' on line 1653.
Warning : Ignored redundant case item. [CDFG-480]
        : Case item '0' in module 'picorv32' in file '../../src/picorv32.v' on line 1662.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 5 in module 'picorv32' in file '../../src/picorv32.v' on line 1662.
Warning : Ignored redundant case item. [CDFG-480]
        : Case item '0' in module 'picorv32' in file '../../src/picorv32.v' on line 1673.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 6 in module 'picorv32' in file '../../src/picorv32.v' on line 1673.
Warning : Ignored redundant case item. [CDFG-480]
        : Case item '0' in module 'picorv32' in file '../../src/picorv32.v' on line 1682.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 7 in module 'picorv32' in file '../../src/picorv32.v' on line 1682.
Warning : Ignored redundant case item. [CDFG-480]
        : Case item '0' in module 'picorv32' in file '../../src/picorv32.v' on line 1707.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'pcpi_int_wait' in module 'picorv32' in file '../../src/picorv32.v' on line 325.
        : A flip-flop or latch that was inferred for an unused signal or variable was removed. Set the hdl_preserve_unused_registers attribute to true to preserve the flip-flop or latch.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'mem_la_firstword_reg' in module 'picorv32' in file '../../src/picorv32.v' on line 390.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'last_mem_valid' in module 'picorv32' in file '../../src/picorv32.v' on line 390.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'next_insn_opcode' in module 'picorv32' in file '../../src/picorv32.v' on line 430.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'prefetched_high_word' in module 'picorv32' in file '../../src/picorv32.v' on line 565.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'new_ascii_instr' in module 'picorv32' in file '../../src/picorv32.v' on line 700.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'dbg_insn_addr' in module 'picorv32' in file '../../src/picorv32.v' on line 776.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'q_ascii_instr' in module 'picorv32' in file '../../src/picorv32.v' on line 776.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'q_insn_imm' in module 'picorv32' in file '../../src/picorv32.v' on line 776.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'q_insn_opcode' in module 'picorv32' in file '../../src/picorv32.v' on line 776.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'q_insn_rs1' in module 'picorv32' in file '../../src/picorv32.v' on line 776.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'q_insn_rs2' in module 'picorv32' in file '../../src/picorv32.v' on line 776.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'q_insn_rd' in module 'picorv32' in file '../../src/picorv32.v' on line 776.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'dbg_next' in module 'picorv32' in file '../../src/picorv32.v' on line 776.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'dbg_valid_insn' in module 'picorv32' in file '../../src/picorv32.v' on line 776.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'cached_ascii_instr' in module 'picorv32' in file '../../src/picorv32.v' on line 776.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'cached_insn_imm' in module 'picorv32' in file '../../src/picorv32.v' on line 776.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'cached_insn_opcode' in module 'picorv32' in file '../../src/picorv32.v' on line 776.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'cached_insn_rs1' in module 'picorv32' in file '../../src/picorv32.v' on line 776.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'cached_insn_rs2' in module 'picorv32' in file '../../src/picorv32.v' on line 776.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'cached_insn_rd' in module 'picorv32' in file '../../src/picorv32.v' on line 776.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'dbg_insn_opcode' in module 'picorv32' in file '../../src/picorv32.v' on line 807.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'dbg_ascii_instr' in module 'picorv32' in file '../../src/picorv32.v' on line 807.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'dbg_insn_imm' in module 'picorv32' in file '../../src/picorv32.v' on line 807.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'dbg_insn_rs1' in module 'picorv32' in file '../../src/picorv32.v' on line 807.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'dbg_insn_rs2' in module 'picorv32' in file '../../src/picorv32.v' on line 807.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'dbg_insn_rd' in module 'picorv32' in file '../../src/picorv32.v' on line 807.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'dbg_ascii_state' in module 'picorv32' in file '../../src/picorv32.v' on line 1181.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'alu_shr' in module 'picorv32' in file '../../src/picorv32.v' on line 1234.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'clear_prefetched_high_word_q' in module 'picorv32' in file '../../src/picorv32.v' on line 1288.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'clear_prefetched_high_word' in module 'picorv32' in file '../../src/picorv32.v' on line 1290.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'decoded_rs' in module 'picorv32' in file '../../src/picorv32.v' on line 1343.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'irq_mask' in module 'picorv32' in file '../../src/picorv32.v' on line 1397.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'irq_pending' in module 'picorv32' in file '../../src/picorv32.v' on line 1397.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'timer' in module 'picorv32' in file '../../src/picorv32.v' on line 1397.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'decoder_trigger_q' in module 'picorv32' in file '../../src/picorv32.v' on line 1397.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'decoder_pseudo_trigger_q' in module 'picorv32' in file '../../src/picorv32.v' on line 1397.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'irq_state' in module 'picorv32' in file '../../src/picorv32.v' on line 1397.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'latched_trace' in module 'picorv32' in file '../../src/picorv32.v' on line 1397.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'alu_out_0_q' in module 'picorv32' in file '../../src/picorv32.v' on line 1397.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'alu_wait' in module 'picorv32' in file '../../src/picorv32.v' on line 1397.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'alu_wait_2' in module 'picorv32' in file '../../src/picorv32.v' on line 1397.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'mem_la_secondword' in module 'picorv32' in file '../../src/picorv32.v' on line 565.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'irq_delay' in module 'picorv32' in file '../../src/picorv32.v' on line 1397.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'irq_active' in module 'picorv32' in file '../../src/picorv32.v' on line 1397.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'dbg_rs1val' in module 'picorv32' in file '../../src/picorv32.v' on line 1397.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'dbg_rs2val' in module 'picorv32' in file '../../src/picorv32.v' on line 1397.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'dbg_rs1val_valid' in module 'picorv32' in file '../../src/picorv32.v' on line 1397.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'dbg_rs2val_valid' in module 'picorv32' in file '../../src/picorv32.v' on line 1397.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'picorv32'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:            17             17                                      elaborate
@file(genus_synthesis.tcl) 56: current_design ${TOP_DESIGN}
@file(genus_synthesis.tcl) 59: create_clock -period "${myPeriod}" [get_ports $clk]
@file(genus_synthesis.tcl) 60: set_clock_uncertainty -setup ${CLK_UNC_SETUP} [get_clocks $clk]
@file(genus_synthesis.tcl) 61: set_clock_uncertainty -hold  ${CLK_UNC_HOLD} [get_clocks $clk]
@file(genus_synthesis.tcl) 64: set input_ports  [all_inputs]
@file(genus_synthesis.tcl) 65: set output_ports [all_outputs]
@file(genus_synthesis.tcl) 75: check_design
  Checking the design.

 	 Check Design Report
	 -------------------- 

 Summary
 ------- 

                Name                 Total 
-------------------------------------------
Unresolved References                    0 
Empty Modules                            0 
Unloaded Port(s)                        67 
Unloaded Sequential Pin(s)               0 
Unloaded Combinational Pin(s)            1 
Assigns                                 24 
Undriven Port(s)                         2 
Undriven Leaf Pin(s)                     0 
Undriven hierarchical pin(s)             0 
Multidriven Port(s)                      0 
Multidriven Leaf Pin(s)                  0 
Multidriven hierarchical Pin(s)          0 
Multidriven unloaded net(s)              0 
Constant Port(s)                         0 
Constant Leaf Pin(s)                     0 
Constant hierarchical Pin(s)          1011 
Preserved leaf instance(s)               0 
Preserved hierarchical instance(s)       0 
Libcells with no LEF cell                0 
Physical (LEF) cells with no libcell     0 
Subdesigns with long module name         0 
Physical only instance(s)                0 
Logical only instance(s)                 0 

  Done Checking the design.
@file(genus_synthesis.tcl) 76: syn_gen
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 45 hierarchical instances.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5K_hvratio_1_1' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5K_hvratio_1_4' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_1' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_4' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '1K_hvratio_1_1' is non-monotonic.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem_addr_reg[0]'.
        : To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem_addr_reg[1]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[0]'.
        : The value used to replace the flop can be set by the root attribute 'optimize_seq_x_to'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[1]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[2]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[3]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[4]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[5]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[6]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[7]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[8]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[9]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[10]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[11]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[12]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[13]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[14]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[15]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[16]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[17]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[18]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[19]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[20]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[21]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[22]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[23]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[24]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[25]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[26]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[27]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[28]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[29]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[30]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[31]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'instr_getq_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'instr_setq_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'instr_retirq_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'instr_maskirq_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'instr_waitirq_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'instr_timer_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'decoded_imm_j_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'compressed_instr_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'pcpi_valid_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[8]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[9]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[10]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[11]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[12]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[13]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[14]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[15]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[16]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[17]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[18]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[19]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[20]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[21]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[22]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[23]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[24]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[25]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[26]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[27]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[28]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[29]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[30]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[31]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'trace_valid_reg'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[0]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[1]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[2]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[3]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[4]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[5]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[6]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[7]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[8]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[9]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[10]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[11]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[12]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[13]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[14]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[15]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[16]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[17]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[18]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[19]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[20]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[21]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[22]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[23]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[24]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[25]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[26]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[27]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[28]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[29]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[30]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[31]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[32]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[33]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[34]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[35]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu_state_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'latched_compr_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'pcpi_timeout_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'do_waitirq_reg'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 117 sequential instances.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 hierarchical instances.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 5 hierarchical instances.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.00 ohm (from default)
Site size           : 1.59 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
metal1          H         0.00        0.000060  
metal2          V         1.00        0.000053  
metal3          H         1.00        0.000052  
metal4          V         1.00        0.000065  
metal5          H         1.00        0.000007  
metal6          V         1.00        0.000049  
metal7          H         1.00        0.000068  
metal8          V         1.00        0.000050  
metal9          H         1.00        0.000065  
metal10         V         1.00        0.000049  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
metal1          H         0.00         5.428571  
metal2          V         1.00         3.571429  
metal3          H         1.00         3.571429  
metal4          V         1.00         1.500000  
metal5          H         1.00         1.500000  
metal6          V         1.00         1.500000  
metal7          H         1.00         0.187500  
metal8          V         1.00         0.187500  
metal9          H         1.00         0.037500  
metal10         V         1.00         0.037500  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
metal1          H         0.00         0.070000  
metal2          V         1.00         0.070000  
metal3          H         1.00         0.070000  
metal4          V         1.00         0.140000  
metal5          H         1.00         0.140000  
metal6          V         1.00         0.140000  
metal7          H         1.00         0.400000  
metal8          V         1.00         0.400000  
metal9          H         1.00         0.800000  
metal10         V         1.00         0.800000  

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'picorv32' to generic gates using 'medium' effort.
  Setting attribute of design 'picorv32': 'is_excp_dupcln' = false
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:01:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:37:16 (Mar14) |  183.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][0]'.
        : The value used to replace the flop can be set by the root attribute 'optimize_seq_x_to'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][1]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][2]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][3]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][4]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][5]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][6]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][7]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][8]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][9]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][10]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][11]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][12]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][13]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][14]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][15]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][16]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][17]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][18]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][19]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][20]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][21]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][22]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][23]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][24]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][25]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][26]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][27]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][28]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][29]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][30]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][31]'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 sequential instances.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.00 ohm (from default)
Site size           : 1.59 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
metal1          H         0.00        0.000060  
metal2          V         1.00        0.000053  
metal3          H         1.00        0.000052  
metal4          V         1.00        0.000065  
metal5          H         1.00        0.000007  
metal6          V         1.00        0.000049  
metal7          H         1.00        0.000068  
metal8          V         1.00        0.000050  
metal9          H         1.00        0.000065  
metal10         V         1.00        0.000049  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
metal1          H         0.00         5.428571  
metal2          V         1.00         3.571429  
metal3          H         1.00         3.571429  
metal4          V         1.00         1.500000  
metal5          H         1.00         1.500000  
metal6          V         1.00         1.500000  
metal7          H         1.00         0.187500  
metal8          V         1.00         0.187500  
metal9          H         1.00         0.037500  
metal10         V         1.00         0.037500  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
metal1          H         0.00         0.070000  
metal2          V         1.00         0.070000  
metal3          H         1.00         0.070000  
metal4          V         1.00         0.140000  
metal5          H         1.00         0.140000  
metal6          V         1.00         0.140000  
metal7          H         1.00         0.400000  
metal8          V         1.00         0.400000  
metal9          H         1.00         0.800000  
metal10         V         1.00         0.800000  

Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 21 sequential instances.
Info    : Pre-processed datapath logic. [DPOPT-6]
        : No pre-processing optimizations applied to datapath logic in 'picorv32'.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'picorv32'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region'
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor mux_alu_out_0_1247_3 in module CDN_DP_region_c1.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor mux_alu_out_1264_3 in module CDN_DP_region_c1.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor mux_cpu_state_1731_8 in module CDN_DP_region_c1.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor mux_mem_do_rinst_1731_8 in module CDN_DP_region_c1.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor mux_reg_op1_1832_6 in module CDN_DP_region_c1.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor mux_reg_op1_1840_6 in module CDN_DP_region_c1.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor mux_reg_out_1623_7 in module CDN_DP_region_c1.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor mux_reg_out_1897_7 in module CDN_DP_region_c1.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c1 in picorv32':
	  (add_1564_33, add_1555_32)

Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor mux_alu_out_0_1247_3 in module CDN_DP_region_c1.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor mux_alu_out_1264_3 in module CDN_DP_region_c1.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c2 in picorv32':
	  (add_1564_33, add_1555_32)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c3 in picorv32':
	  (add_1564_33, add_1555_32)
	  (sub_1235_38, add_1235_58)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c4 in picorv32':
	  (add_1564_33, add_1555_32)
	  (sub_1235_38, add_1235_58)

Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_slow' configuration 2 for module 'CDN_DP_region'.
          Optimizations applied to 'very_slow' configuration:
            rewriting(2), factoring(0), sharing(1), cmultcse(0), downsizing(0), speculation(0)
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'picorv32'.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.00 ohm (from default)
Site size           : 1.59 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
metal1          H         0.00        0.000060  
metal2          V         1.00        0.000053  
metal3          H         1.00        0.000052  
metal4          V         1.00        0.000065  
metal5          H         1.00        0.000007  
metal6          V         1.00        0.000049  
metal7          H         1.00        0.000068  
metal8          V         1.00        0.000050  
metal9          H         1.00        0.000065  
metal10         V         1.00        0.000049  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
metal1          H         0.00         5.428571  
metal2          V         1.00         3.571429  
metal3          H         1.00         3.571429  
metal4          V         1.00         1.500000  
metal5          H         1.00         1.500000  
metal6          V         1.00         1.500000  
metal7          H         1.00         0.187500  
metal8          V         1.00         0.187500  
metal9          H         1.00         0.037500  
metal10         V         1.00         0.037500  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
metal1          H         0.00         0.070000  
metal2          V         1.00         0.070000  
metal3          H         1.00         0.070000  
metal4          V         1.00         0.140000  
metal5          H         1.00         0.140000  
metal6          V         1.00         0.140000  
metal7          H         1.00         0.400000  
metal8          V         1.00         0.400000  
metal9          H         1.00         0.800000  
metal10         V         1.00         0.800000  

Mapper: Libraries have:
	domain _default_: 96 combo usable cells and 20 sequential usable cells
Multi-threaded constant propagation [1|0] ...
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'reg_next_pc_reg[0]'. The constant is '0'.
        : To prevent this optimization, set 'optimize_constant_feedback_seqs' root attribute to 'false'. The instance attribute 'optimize_constant_feedback_seq' controls this optimization. 
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'reg_next_pc_reg[0]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'reg_pc_reg[0]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'reg_pc_reg[0]'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 sequential instances.
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 1 sequential instance.
        : Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of deleted sequential, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list.
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 128 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'clk' target slack:  -371 ps
Target path end-point (Pin: reg_next_pc_reg[30]/d)

PBS_Generic_Opt-Post - Elapsed_Time 205, CPU_Time 202.813097
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:01:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:37:16 (Mar14) |  183.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:40(00:04:25) |  00:03:22(00:03:25) | 100.0(100.0) |   17:40:42 (Mar14) |  268.9 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:01:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:37:16 (Mar14) |  183.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:40(00:04:25) |  00:03:22(00:03:25) | 100.0( 99.5) |   17:40:42 (Mar14) |  268.9 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:40(00:04:26) |  00:00:00(00:00:01) |   0.0(  0.5) |   17:40:42 (Mar14) |  268.9 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            1         -         -      8141     24681       183
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -     15235     30483       268
##>G:Misc                             206
##>----------------------------------------------------------------------------------------
##>Total Elapsed                      207
##>========================================================================================

======================= Sequential Deletion Report =============================
   Reason      Instance Name
-----------------------------
unloaded       mem_la_firstword_reg
unloaded       last_mem_valid
unloaded       next_insn_opcode
unloaded       mem_la_secondword
unloaded       prefetched_high_word
unloaded       dbg_insn_addr
unloaded       q_ascii_instr
unloaded       q_insn_imm
unloaded       q_insn_opcode
unloaded       q_insn_rs1
unloaded       q_insn_rs2
unloaded       q_insn_rd
unloaded       dbg_next
unloaded       dbg_valid_insn
unloaded       cached_ascii_instr
unloaded       cached_insn_imm
unloaded       cached_insn_opcode
unloaded       cached_insn_rs1
unloaded       cached_insn_rs2
unloaded       cached_insn_rd
unloaded       clear_prefetched_high_word_q
unloaded       irq_delay
unloaded       irq_active
unloaded       irq_mask
unloaded       irq_pending
unloaded       timer
unloaded       decoder_trigger_q
unloaded       decoder_pseudo_trigger_q
unloaded       dbg_rs1val
unloaded       dbg_rs2val
unloaded       dbg_rs1val_valid
unloaded       dbg_rs2val_valid
unloaded       irq_state
unloaded       latched_trace
unloaded       alu_out_0_q
unloaded       alu_wait
unloaded       alu_wait_2
constant 0     mem_addr_reg[0]
constant 0     mem_addr_reg[1]
constant 0     instr_getq_reg
constant 0     instr_setq_reg
constant 0     instr_retirq_reg
constant 0     instr_maskirq_reg
constant 0     instr_waitirq_reg
constant 0     instr_timer_reg
constant 0     decoded_imm_j_reg[0]
constant 0     compressed_instr_reg
constant 0     pcpi_valid_reg
constant 0     eoi_reg[0]
constant 0     eoi_reg[1]
constant 0     eoi_reg[2]
constant 0     eoi_reg[3]
constant 0     eoi_reg[4]
constant 0     eoi_reg[5]
constant 0     eoi_reg[6]
constant 0     eoi_reg[7]
constant 0     eoi_reg[8]
constant 0     eoi_reg[9]
constant 0     eoi_reg[10]
constant 0     eoi_reg[11]
constant 0     eoi_reg[12]
constant 0     eoi_reg[13]
constant 0     eoi_reg[14]
constant 0     eoi_reg[15]
constant 0     eoi_reg[16]
constant 0     eoi_reg[17]
constant 0     eoi_reg[18]
constant 0     eoi_reg[19]
constant 0     eoi_reg[20]
constant 0     eoi_reg[21]
constant 0     eoi_reg[22]
constant 0     eoi_reg[23]
constant 0     eoi_reg[24]
constant 0     eoi_reg[25]
constant 0     eoi_reg[26]
constant 0     eoi_reg[27]
constant 0     eoi_reg[28]
constant 0     eoi_reg[29]
constant 0     eoi_reg[30]
constant 0     eoi_reg[31]
constant 0     trace_valid_reg
constant 0     cpu_state_reg[4]
constant 0     latched_compr_reg
constant 0     pcpi_timeout_reg
constant 0     do_waitirq_reg
unloaded       instr_ecall_ebreak_reg
unloaded       pcpi_insn_reg[0]
unloaded       pcpi_insn_reg[1]
unloaded       pcpi_insn_reg[2]
unloaded       pcpi_insn_reg[3]
unloaded       pcpi_insn_reg[4]
unloaded       pcpi_insn_reg[5]
unloaded       pcpi_insn_reg[6]
unloaded       pcpi_insn_reg[7]
unloaded       pcpi_insn_reg[8]
unloaded       pcpi_insn_reg[9]
unloaded       pcpi_insn_reg[10]
unloaded       pcpi_insn_reg[11]
unloaded       pcpi_insn_reg[12]
unloaded       pcpi_insn_reg[13]
unloaded       pcpi_insn_reg[14]
unloaded       pcpi_insn_reg[15]
unloaded       pcpi_insn_reg[16]
unloaded       pcpi_insn_reg[17]
unloaded       pcpi_insn_reg[18]
unloaded       pcpi_insn_reg[19]
unloaded       pcpi_insn_reg[20]
unloaded       pcpi_insn_reg[21]
unloaded       pcpi_insn_reg[22]
unloaded       pcpi_insn_reg[23]
unloaded       pcpi_insn_reg[24]
unloaded       pcpi_insn_reg[25]
unloaded       pcpi_insn_reg[26]
unloaded       pcpi_insn_reg[27]
unloaded       pcpi_insn_reg[28]
unloaded       pcpi_insn_reg[29]
unloaded       pcpi_insn_reg[30]
unloaded       pcpi_insn_reg[31]
unloaded       trace_data_reg[0]
unloaded       trace_data_reg[1]
unloaded       trace_data_reg[2]
unloaded       trace_data_reg[3]
unloaded       trace_data_reg[4]
unloaded       trace_data_reg[5]
unloaded       trace_data_reg[6]
unloaded       trace_data_reg[7]
unloaded       trace_data_reg[8]
unloaded       trace_data_reg[9]
unloaded       trace_data_reg[10]
unloaded       trace_data_reg[11]
unloaded       trace_data_reg[12]
unloaded       trace_data_reg[13]
unloaded       trace_data_reg[14]
unloaded       trace_data_reg[15]
unloaded       trace_data_reg[16]
unloaded       trace_data_reg[17]
unloaded       trace_data_reg[18]
unloaded       trace_data_reg[19]
unloaded       trace_data_reg[20]
unloaded       trace_data_reg[21]
unloaded       trace_data_reg[22]
unloaded       trace_data_reg[23]
unloaded       trace_data_reg[24]
unloaded       trace_data_reg[25]
unloaded       trace_data_reg[26]
unloaded       trace_data_reg[27]
unloaded       trace_data_reg[28]
unloaded       trace_data_reg[29]
unloaded       trace_data_reg[30]
unloaded       trace_data_reg[31]
unloaded       trace_data_reg[32]
unloaded       trace_data_reg[33]
unloaded       trace_data_reg[34]
unloaded       trace_data_reg[35]
unloaded       cpuregs_reg[0][0]
unloaded       cpuregs_reg[0][1]
unloaded       cpuregs_reg[0][2]
unloaded       cpuregs_reg[0][3]
unloaded       cpuregs_reg[0][4]
unloaded       cpuregs_reg[0][5]
unloaded       cpuregs_reg[0][6]
unloaded       cpuregs_reg[0][7]
unloaded       cpuregs_reg[0][8]
unloaded       cpuregs_reg[0][9]
unloaded       cpuregs_reg[0][10]
unloaded       cpuregs_reg[0][11]
unloaded       cpuregs_reg[0][12]
unloaded       cpuregs_reg[0][13]
unloaded       cpuregs_reg[0][14]
unloaded       cpuregs_reg[0][15]
unloaded       cpuregs_reg[0][16]
unloaded       cpuregs_reg[0][17]
unloaded       cpuregs_reg[0][18]
unloaded       cpuregs_reg[0][19]
unloaded       cpuregs_reg[0][20]
unloaded       cpuregs_reg[0][21]
unloaded       cpuregs_reg[0][22]
unloaded       cpuregs_reg[0][23]
unloaded       cpuregs_reg[0][24]
unloaded       cpuregs_reg[0][25]
unloaded       cpuregs_reg[0][26]
unloaded       cpuregs_reg[0][27]
unloaded       cpuregs_reg[0][28]
unloaded       cpuregs_reg[0][29]
unloaded       cpuregs_reg[0][30]
unloaded       cpuregs_reg[0][31]
merged         decoded_rs2_reg[1] merged with decoded_imm_j_reg[1]
merged         decoded_rs2_reg[2] merged with decoded_imm_j_reg[2]
merged         decoded_rs2_reg[3] merged with decoded_imm_j_reg[3]
merged         decoded_rs2_reg[4] merged with decoded_imm_j_reg[4]
merged         decoded_rs2_reg[0] merged with decoded_imm_j_reg[11]
merged         decoded_rs1_reg[0] merged with decoded_imm_j_reg[15]
merged         decoded_rs1_reg[1] merged with decoded_imm_j_reg[16]
merged         decoded_rs1_reg[2] merged with decoded_imm_j_reg[17]
merged         decoded_rs1_reg[3] merged with decoded_imm_j_reg[18]
merged         decoded_rs1_reg[4] merged with decoded_imm_j_reg[19]
merged         decoded_imm_j_reg[21] merged with decoded_imm_j_reg[20]
merged         decoded_imm_j_reg[22] merged with decoded_imm_j_reg[20]
merged         decoded_imm_j_reg[23] merged with decoded_imm_j_reg[20]
merged         decoded_imm_j_reg[24] merged with decoded_imm_j_reg[20]
merged         decoded_imm_j_reg[25] merged with decoded_imm_j_reg[20]
merged         decoded_imm_j_reg[26] merged with decoded_imm_j_reg[20]
merged         decoded_imm_j_reg[27] merged with decoded_imm_j_reg[20]
merged         decoded_imm_j_reg[28] merged with decoded_imm_j_reg[20]
merged         decoded_imm_j_reg[29] merged with decoded_imm_j_reg[20]
merged         decoded_imm_j_reg[30] merged with decoded_imm_j_reg[20]
merged         decoded_imm_j_reg[31] merged with decoded_imm_j_reg[20]
constant 0     reg_next_pc_reg[0]
constant 0     reg_pc_reg[0]
unloaded       is_compare_reg
================================================================================

Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'picorv32' to generic gates.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:           226            261                                      syn_generic
@file(genus_synthesis.tcl) 77: report_timing -max_paths 150000 > ${RESULTS_DIR}/${TOP_DESIGN}_generic_timing.rpt
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'picorv32'.
        : Use 'report timing -lint' for more information.
@file(genus_synthesis.tcl) 81: set paths [report_timing -from [all_registers] -to [all_registers] -logic_levels 1000 -logic_levels_tcl_list -max_paths 10000]
@file(genus_synthesis.tcl) 83: set fl [open syn_gen_paths.csv w]
@file(genus_synthesis.tcl) 84: foreach path $paths {puts $fl "[lindex $path 0], [lindex $path 1], [lindex $path 2]"}
@file(genus_synthesis.tcl) 85: report_timing -from [all_registers] -to [all_registers] -path_type summary -max_paths 10000 > syn_gen_summary.txt
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'picorv32'.
@file(genus_synthesis.tcl) 86: close $fl
@file(genus_synthesis.tcl) 89: syn_map
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.00 ohm (from default)
Site size           : 1.59 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
metal1          H         0.00        0.000060  
metal2          V         1.00        0.000053  
metal3          H         1.00        0.000052  
metal4          V         1.00        0.000065  
metal5          H         1.00        0.000007  
metal6          V         1.00        0.000049  
metal7          H         1.00        0.000068  
metal8          V         1.00        0.000050  
metal9          H         1.00        0.000065  
metal10         V         1.00        0.000049  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
metal1          H         0.00         5.428571  
metal2          V         1.00         3.571429  
metal3          H         1.00         3.571429  
metal4          V         1.00         1.500000  
metal5          H         1.00         1.500000  
metal6          V         1.00         1.500000  
metal7          H         1.00         0.187500  
metal8          V         1.00         0.187500  
metal9          H         1.00         0.037500  
metal10         V         1.00         0.037500  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
metal1          H         0.00         0.070000  
metal2          V         1.00         0.070000  
metal3          H         1.00         0.070000  
metal4          V         1.00         0.140000  
metal5          H         1.00         0.140000  
metal6          V         1.00         0.140000  
metal7          H         1.00         0.400000  
metal8          V         1.00         0.400000  
metal9          H         1.00         0.800000  
metal10         V         1.00         0.800000  

Info    : Mapping. [SYNTH-4]
        : Mapping 'picorv32' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 96 combo usable cells and 20 sequential usable cells
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:01:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:37:16 (Mar14) |  183.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:40(00:04:25) |  00:03:22(00:03:25) |  71.5( 70.9) |   17:40:42 (Mar14) |  268.9 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:40(00:04:26) |  00:00:00(00:00:01) |   0.0(  0.3) |   17:40:42 (Mar14) |  268.9 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:01(00:05:49) |  00:01:20(00:01:23) |  28.5( 28.7) |   17:42:05 (Mar14) |  232.9 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 1, CPU_Time 1.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:01:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:37:16 (Mar14) |  183.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:40(00:04:25) |  00:03:22(00:03:25) |  71.2( 70.7) |   17:40:42 (Mar14) |  268.9 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:40(00:04:26) |  00:00:00(00:00:01) |   0.0(  0.3) |   17:40:42 (Mar14) |  268.9 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:01(00:05:49) |  00:01:20(00:01:23) |  28.4( 28.6) |   17:42:05 (Mar14) |  232.9 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:02(00:05:50) |  00:00:01(00:00:01) |   0.4(  0.3) |   17:42:06 (Mar14) |  232.9 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.00 ohm (from default)
Site size           : 1.59 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
metal1          H         0.00        0.000060  
metal2          V         1.00        0.000053  
metal3          H         1.00        0.000052  
metal4          V         1.00        0.000065  
metal5          H         1.00        0.000007  
metal6          V         1.00        0.000049  
metal7          H         1.00        0.000068  
metal8          V         1.00        0.000050  
metal9          H         1.00        0.000065  
metal10         V         1.00        0.000049  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
metal1          H         0.00         5.428571  
metal2          V         1.00         3.571429  
metal3          H         1.00         3.571429  
metal4          V         1.00         1.500000  
metal5          H         1.00         1.500000  
metal6          V         1.00         1.500000  
metal7          H         1.00         0.187500  
metal8          V         1.00         0.187500  
metal9          H         1.00         0.037500  
metal10         V         1.00         0.037500  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
metal1          H         0.00         0.070000  
metal2          V         1.00         0.070000  
metal3          H         1.00         0.070000  
metal4          V         1.00         0.140000  
metal5          H         1.00         0.140000  
metal6          V         1.00         0.140000  
metal7          H         1.00         0.400000  
metal8          V         1.00         0.400000  
metal9          H         1.00         0.800000  
metal10         V         1.00         0.800000  

Mapper: Libraries have:
	domain _default_: 96 combo usable cells and 20 sequential usable cells
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 128 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'clk' target slack:  -369 ps
Target path end-point (Pin: reg_next_pc_reg[30]/d)

Multi-threaded Technology Mapping (8 threads per ST process, 8 of 128 CPUs usable)
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_map                37282     -417 
            Worst cost_group: clk, WNS: -417.5
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[18]/D

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           clk              -369     -418     -10%      100 

 
Global incremental target info
==============================
Cost Group 'clk' target slack:  -414 ps
Target path end-point (Pin: reg_next_pc_reg[30]/D (DFF_X1/D))

 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_incr               32832     -445 
            Worst cost_group: clk, WNS: -445.5
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[18]/D

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           clk              -414     -446      -6%      100 

PBS_Techmap-Global Mapping - Elapsed_Time 168, CPU_Time 166.900576
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:01:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:37:16 (Mar14) |  183.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:40(00:04:25) |  00:03:22(00:03:25) |  44.9( 44.8) |   17:40:42 (Mar14) |  268.9 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:40(00:04:26) |  00:00:00(00:00:01) |   0.0(  0.2) |   17:40:42 (Mar14) |  268.9 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:01(00:05:49) |  00:01:20(00:01:23) |  17.9( 18.1) |   17:42:05 (Mar14) |  232.9 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:02(00:05:50) |  00:00:01(00:00:01) |   0.2(  0.2) |   17:42:06 (Mar14) |  232.9 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:07:49(00:08:38) |  00:02:46(00:02:48) |  36.9( 36.7) |   17:44:54 (Mar14) |  242.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Forcing flat compare. [CFM-212]
        : No hierarchies found in design.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/picorv32/fv_map.fv.json' for netlist 'fv/picorv32/fv_map.v.gz'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/picorv32/rtl_to_fv_map.do'.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 4, CPU_Time 4.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:01:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:37:16 (Mar14) |  183.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:40(00:04:25) |  00:03:22(00:03:25) |  44.5( 44.4) |   17:40:42 (Mar14) |  268.9 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:40(00:04:26) |  00:00:00(00:00:01) |   0.0(  0.2) |   17:40:42 (Mar14) |  268.9 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:01(00:05:49) |  00:01:20(00:01:23) |  17.8( 18.0) |   17:42:05 (Mar14) |  232.9 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:02(00:05:50) |  00:00:01(00:00:01) |   0.2(  0.2) |   17:42:06 (Mar14) |  232.9 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:07:49(00:08:38) |  00:02:46(00:02:48) |  36.6( 36.4) |   17:44:54 (Mar14) |  242.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:07:53(00:08:42) |  00:00:04(00:00:04) |   0.9(  0.9) |   17:44:58 (Mar14) |  241.2 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 1, CPU_Time 1.0
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:01:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:37:16 (Mar14) |  183.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:40(00:04:25) |  00:03:22(00:03:25) |  44.4( 44.3) |   17:40:42 (Mar14) |  268.9 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:40(00:04:26) |  00:00:00(00:00:01) |   0.0(  0.2) |   17:40:42 (Mar14) |  268.9 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:01(00:05:49) |  00:01:20(00:01:23) |  17.7( 17.9) |   17:42:05 (Mar14) |  232.9 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:02(00:05:50) |  00:00:01(00:00:01) |   0.2(  0.2) |   17:42:06 (Mar14) |  232.9 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:07:49(00:08:38) |  00:02:46(00:02:48) |  36.5( 36.3) |   17:44:54 (Mar14) |  242.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:07:53(00:08:42) |  00:00:04(00:00:04) |   0.9(  0.9) |   17:44:58 (Mar14) |  241.2 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:07:54(00:08:43) |  00:00:01(00:00:01) |   0.2(  0.2) |   17:44:59 (Mar14) |  241.2 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:picorv32 ... 

PBS_TechMap-Postmap Clock Gating - Elapsed_Time 2, CPU_Time 2.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:01:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:37:16 (Mar14) |  183.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:40(00:04:25) |  00:03:22(00:03:25) |  44.2( 44.1) |   17:40:42 (Mar14) |  268.9 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:40(00:04:26) |  00:00:00(00:00:01) |   0.0(  0.2) |   17:40:42 (Mar14) |  268.9 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:01(00:05:49) |  00:01:20(00:01:23) |  17.7( 17.8) |   17:42:05 (Mar14) |  232.9 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:02(00:05:50) |  00:00:01(00:00:01) |   0.2(  0.2) |   17:42:06 (Mar14) |  232.9 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:07:49(00:08:38) |  00:02:46(00:02:48) |  36.4( 36.1) |   17:44:54 (Mar14) |  242.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:07:53(00:08:42) |  00:00:04(00:00:04) |   0.9(  0.9) |   17:44:58 (Mar14) |  241.2 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:07:54(00:08:43) |  00:00:01(00:00:01) |   0.2(  0.2) |   17:44:59 (Mar14) |  241.2 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:07:56(00:08:45) |  00:00:02(00:00:02) |   0.4(  0.4) |   17:45:01 (Mar14) |  241.2 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 hi_fo_buf                 32831     -445   -500553         0        0
            Worst cost_group: clk, WNS: -445.5
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[18]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                32831     -445   -500553         0        0
            Worst cost_group: clk, WNS: -445.5
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[18]/D
 incr_delay                32956     -397   -500001         0        0
            Worst cost_group: clk, WNS: -397.4
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[24]/D
 incr_delay                32973     -393   -500241         0        0
            Worst cost_group: clk, WNS: -393.9
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[29]/D
 incr_delay                32976     -393   -500230         0        0
            Worst cost_group: clk, WNS: -393.3
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[24]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz       233  (       64 /       67 )  0.71
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        75  (        0 /        0 )  0.00
    plc_st_fence        75  (        0 /        0 )  0.00
        plc_star        75  (        0 /        0 )  0.00
      plc_laf_st        75  (        0 /        0 )  0.00
 plc_laf_st_fence        75  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt       136  (       21 /       22 )  0.64
   plc_laf_lo_st        78  (        0 /        0 )  0.00
       plc_lo_st        78  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_tns                  32976     -393   -500230         0        0
            Worst cost_group: clk, WNS: -393.3
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[24]/D
 incr_tns                  32984     -391   -489037         0        0
            Worst cost_group: clk, WNS: -391.1
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[18]/D
 incr_tns                  32984     -391   -489037         0        0
            Worst cost_group: clk, WNS: -391.1
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[18]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz      5549  (      350 /      623 )  16.40
   plc_laf_lo_st      5199  (        0 /        0 )  0.01
       plc_lo_st      5199  (        0 /        0 )  0.01
            fopt      5199  (        0 /        0 )  0.61
       crit_dnsz      3177  (      308 /      886 )  12.26
             dup      4891  (        0 /        0 )  0.53
        setup_dn      4891  (        0 /        9 )  0.47

PBS_TechMap-Postmap Cleanup - Elapsed_Time 34, CPU_Time 33.0
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:01:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:37:16 (Mar14) |  183.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:40(00:04:25) |  00:03:22(00:03:25) |  41.2( 41.1) |   17:40:42 (Mar14) |  268.9 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:40(00:04:26) |  00:00:00(00:00:01) |   0.0(  0.2) |   17:40:42 (Mar14) |  268.9 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:01(00:05:49) |  00:01:20(00:01:23) |  16.5( 16.6) |   17:42:05 (Mar14) |  232.9 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:02(00:05:50) |  00:00:01(00:00:01) |   0.2(  0.2) |   17:42:06 (Mar14) |  232.9 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:07:49(00:08:38) |  00:02:46(00:02:48) |  33.9( 33.7) |   17:44:54 (Mar14) |  242.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:07:53(00:08:42) |  00:00:04(00:00:04) |   0.8(  0.8) |   17:44:58 (Mar14) |  241.2 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:07:54(00:08:43) |  00:00:01(00:00:01) |   0.2(  0.2) |   17:44:59 (Mar14) |  241.2 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:07:56(00:08:45) |  00:00:02(00:00:02) |   0.4(  0.4) |   17:45:01 (Mar14) |  241.2 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:29(00:09:19) |  00:00:33(00:00:34) |   6.7(  6.8) |   17:45:35 (Mar14) |  244.3 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:01:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:37:16 (Mar14) |  183.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:40(00:04:25) |  00:03:22(00:03:25) |  41.2( 41.1) |   17:40:42 (Mar14) |  268.9 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:40(00:04:26) |  00:00:00(00:00:01) |   0.0(  0.2) |   17:40:42 (Mar14) |  268.9 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:01(00:05:49) |  00:01:20(00:01:23) |  16.5( 16.6) |   17:42:05 (Mar14) |  232.9 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:02(00:05:50) |  00:00:01(00:00:01) |   0.2(  0.2) |   17:42:06 (Mar14) |  232.9 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:07:49(00:08:38) |  00:02:46(00:02:48) |  33.9( 33.7) |   17:44:54 (Mar14) |  242.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:07:53(00:08:42) |  00:00:04(00:00:04) |   0.8(  0.8) |   17:44:58 (Mar14) |  241.2 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:07:54(00:08:43) |  00:00:01(00:00:01) |   0.2(  0.2) |   17:44:59 (Mar14) |  241.2 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:07:56(00:08:45) |  00:00:02(00:00:02) |   0.4(  0.4) |   17:45:01 (Mar14) |  241.2 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:29(00:09:19) |  00:00:33(00:00:34) |   6.7(  6.8) |   17:45:35 (Mar14) |  244.3 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:29(00:09:19) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:45:35 (Mar14) |  244.3 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread

======================= Sequential Deletion Report =============================
   Reason      Instance Name
-----------------------------
================================================================================

##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            1         -         -     15235     30483       232
##>M:Pre Cleanup                        0         -         -     15235     30483       232
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      4         -         -     11996     17574       241
##>M:Const Prop                         0      -445    500553     11996     17574       241
##>M:Cleanup                           34      -391    489037     12079     17660       244
##>M:MBCI                               0         -         -     12079     17660       244
##>M:Misc                             172
##>----------------------------------------------------------------------------------------
##>Total Elapsed                      211
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'picorv32'.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:           365            294                                      syn_map
@file(genus_synthesis.tcl) 90: syn_opt
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.00 ohm (from default)
Site size           : 1.59 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
metal1          H         0.00        0.000060  
metal2          V         1.00        0.000053  
metal3          H         1.00        0.000052  
metal4          V         1.00        0.000065  
metal5          H         1.00        0.000007  
metal6          V         1.00        0.000049  
metal7          H         1.00        0.000068  
metal8          V         1.00        0.000050  
metal9          H         1.00        0.000065  
metal10         V         1.00        0.000049  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
metal1          H         0.00         5.428571  
metal2          V         1.00         3.571429  
metal3          H         1.00         3.571429  
metal4          V         1.00         1.500000  
metal5          H         1.00         1.500000  
metal6          V         1.00         1.500000  
metal7          H         1.00         0.187500  
metal8          V         1.00         0.187500  
metal9          H         1.00         0.037500  
metal10         V         1.00         0.037500  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
metal1          H         0.00         0.070000  
metal2          V         1.00         0.070000  
metal3          H         1.00         0.070000  
metal4          V         1.00         0.140000  
metal5          H         1.00         0.140000  
metal6          V         1.00         0.140000  
metal7          H         1.00         0.400000  
metal8          V         1.00         0.400000  
metal9          H         1.00         0.800000  
metal10         V         1.00         0.800000  

Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'picorv32' using 'high' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_iopt                 32984     -391   -489037         0        0
            Worst cost_group: clk, WNS: -391.1
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[18]/D
 const_prop                32984     -391   -489037         0        0
            Worst cost_group: clk, WNS: -391.1
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[18]/D
 simp_cc_inputs            32974     -391   -489033         0        0
            Worst cost_group: clk, WNS: -391.1
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[18]/D
 hi_fo_buf                 32974     -391   -489033         0        0
            Worst cost_group: clk, WNS: -391.1
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[18]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                32974     -391   -489033         0        0
            Worst cost_group: clk, WNS: -391.1
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[18]/D
 incr_delay                33071     -382   -514330         0        0
            Worst cost_group: clk, WNS: -382.7
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[31]/D
 incr_delay                33201     -379   -517216         0        0
            Worst cost_group: clk, WNS: -379.5
            Path: instr_sub_reg/CK --> alu_out_q_reg[18]/D
 incr_delay                33219     -378   -517155         0        0
            Worst cost_group: clk, WNS: -378.7
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[27]/D
 incr_delay                33318     -374   -517924         0        0
            Worst cost_group: clk, WNS: -374.3
            Path: reg_op1_reg[16]/CK --> latched_store_reg/D
 incr_delay                33330     -373   -517858         0        0
            Worst cost_group: clk, WNS: -373.4
            Path: reg_op1_reg[22]/CK --> latched_store_reg/D
 incr_delay                33395     -372   -517845         0        0
            Worst cost_group: clk, WNS: -372.5
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[31]/D
 incr_delay                33431     -371   -517726         0        0
            Worst cost_group: clk, WNS: -371.3
            Path: instr_jal_reg/CK --> reg_next_pc_reg[30]/D
 incr_delay                33452     -370   -517734         0        0
            Worst cost_group: clk, WNS: -370.4
            Path: instr_sub_reg/CK --> alu_out_q_reg[31]/D
 incr_delay                33461     -370   -517716         0        0
            Worst cost_group: clk, WNS: -370.0
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[27]/D
 incr_delay                33504     -368   -517903         0        0
            Worst cost_group: clk, WNS: -368.8
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[17]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz       435  (       79 /      107 )  2.49
       crit_upsz       499  (       50 /       52 )  1.13
       crit_slew       277  (        3 /       14 )  0.57
        setup_dn       264  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st       264  (        0 /        0 )  0.00
    plc_st_fence       264  (        0 /        0 )  0.00
        plc_star       264  (        0 /        0 )  0.00
      plc_laf_st       264  (        0 /        0 )  0.00
 plc_laf_st_fence       264  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st       264  (        0 /        0 )  0.00
       plc_lo_st       264  (        0 /        0 )  0.00
            fopt       264  (        0 /        0 )  0.02
       crit_swap       264  (        0 /        0 )  0.20
       mux2_swap       264  (        0 /        0 )  0.00
       crit_dnsz       309  (        2 /        2 )  0.63
       load_swap       253  (        0 /        0 )  0.11
            fopt       436  (       26 /       26 )  1.33
        setup_dn       276  (        0 /        0 )  0.00
       load_isol       632  (      110 /      110 )  5.41
       load_isol       317  (        2 /        2 )  0.76
        move_for       296  (        3 /        3 )  0.38
        move_for       265  (        0 /        0 )  0.30
          rem_bi       287  (        3 /        8 )  0.22
         offload       249  (        0 /        0 )  0.05
          rem_bi       292  (        1 /       24 )  0.74
         offload       283  (        0 /        0 )  0.24
           phase       283  (        0 /        0 )  0.00
        in_phase       283  (        0 /        0 )  0.00
       merge_bit       381  (        8 /        9 )  0.19
     merge_idrvr       312  (        0 /        0 )  0.00
     merge_iload       312  (        0 /        0 )  0.00
    merge_idload       312  (        0 /        7 )  0.12
      merge_drvr       307  (        1 /        2 )  0.07
      merge_load       282  (        0 /        1 )  0.04
          decomp       326  (        7 /        7 )  0.66
        p_decomp       305  (        0 /        0 )  0.23
        levelize       305  (        0 /        4 )  0.06
        mb_split       305  (        0 /        0 )  0.00
             dup       283  (        4 /        5 )  0.33
      mux_retime       261  (        0 /        0 )  0.00
         buf2inv       261  (        0 /        0 )  0.00
             exp        41  (       10 /       31 )  0.51
       gate_deco        62  (        0 /        0 )  0.78
       gcomp_tim       299  (       15 /       20 )  2.84
  inv_pair_2_buf       286  (        0 /        0 )  0.00

 incr_delay                33868     -360   -499203         0        0
            Worst cost_group: clk, WNS: -360.7
            Path: latched_branch_reg/CK --> reg_next_pc_reg[23]/D
 incr_delay                33882     -359   -499156         0        0
            Worst cost_group: clk, WNS: -359.8
            Path: reg_op2_reg[0]/CK --> latched_store_reg/D
 incr_delay                33876     -358   -499033         0        0
            Worst cost_group: clk, WNS: -358.7
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[25]/D
 incr_delay                33872     -358   -499031         0        0
            Worst cost_group: clk, WNS: -358.7
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[28]/D
 incr_delay                33922     -357   -498921         0        0
            Worst cost_group: clk, WNS: -357.9
            Path: latched_branch_reg/CK --> reg_next_pc_reg[27]/D
 incr_delay                33921     -357   -498920         0        0
            Worst cost_group: clk, WNS: -357.9
            Path: latched_branch_reg/CK --> reg_next_pc_reg[27]/D
 incr_delay                33924     -357   -498918         0        0
            Worst cost_group: clk, WNS: -357.9
            Path: latched_branch_reg/CK --> reg_next_pc_reg[29]/D
 incr_delay                33929     -357   -498900         0        0
            Worst cost_group: clk, WNS: -357.8
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[16]/D
 incr_delay                33990     -356   -505731         0        0
            Worst cost_group: clk, WNS: -356.2
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[31]/D
 incr_delay                33988     -356   -505715         0        0
            Worst cost_group: clk, WNS: -356.1
            Path: instr_sub_reg/CK --> alu_out_q_reg[17]/D
 incr_delay                34052     -354   -505631         0        0
            Worst cost_group: clk, WNS: -354.5
            Path: latched_branch_reg/CK --> reg_next_pc_reg[31]/D
 incr_delay                34078     -353   -505484         0        0
            Worst cost_group: clk, WNS: -353.0
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[11]/D
 incr_delay                34095     -352   -505440         0        0
            Worst cost_group: clk, WNS: -352.3
            Path: latched_branch_reg/CK --> reg_next_pc_reg[25]/D
 incr_delay                34146     -350   -488804         0        0
            Worst cost_group: clk, WNS: -350.8
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[25]/D
 incr_delay                34147     -350   -488790         0        0
            Worst cost_group: clk, WNS: -350.5
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[25]/D
 incr_delay                34160     -350   -488772         0        0
            Worst cost_group: clk, WNS: -350.1
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[25]/D
 incr_delay                34188     -349   -488733         0        0
            Worst cost_group: clk, WNS: -349.8
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[25]/D
 incr_delay                34177     -349   -488704         0        0
            Worst cost_group: clk, WNS: -349.2
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[26]/D
 incr_delay                34246     -348   -488701         0        0
            Worst cost_group: clk, WNS: -348.5
            Path: latched_branch_reg/CK --> reg_next_pc_reg[28]/D
 incr_delay                34251     -348   -488688         0        0
            Worst cost_group: clk, WNS: -348.0
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[29]/D
 incr_delay                34255     -347   -488684         0        0
            Worst cost_group: clk, WNS: -347.8
            Path: latched_branch_reg/CK --> reg_next_pc_reg[28]/D
 incr_delay                34275     -347   -487795         0        0
            Worst cost_group: clk, WNS: -347.0
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[25]/D
 incr_delay                34309     -345   -487608         0        0
            Worst cost_group: clk, WNS: -345.2
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[25]/D
 incr_delay                34334     -344   -487607         0        0
            Worst cost_group: clk, WNS: -344.9
            Path: latched_branch_reg/CK --> reg_next_pc_reg[25]/D
 incr_delay                34337     -344   -487594         0        0
            Worst cost_group: clk, WNS: -344.7
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[28]/D
 incr_delay                34371     -344   -487770         0        0
            Worst cost_group: clk, WNS: -344.1
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[29]/D
 incr_delay                34380     -343   -487776         0        0
            Worst cost_group: clk, WNS: -343.8
            Path: instr_sub_reg/CK --> alu_out_q_reg[30]/D
 incr_delay                34409     -343   -488902         0        0
            Worst cost_group: clk, WNS: -343.1
            Path: instr_sub_reg/CK --> alu_out_q_reg[29]/D
 incr_delay                34463     -341   -488858         0        0
            Worst cost_group: clk, WNS: -341.7
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[30]/D
 incr_delay                34529     -340   -488645         0        0
            Worst cost_group: clk, WNS: -340.1
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[29]/D
 incr_delay                34550     -340   -489711         0        0
            Worst cost_group: clk, WNS: -340.1
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[30]/D
 incr_delay                34568     -339   -489633         0        0
            Worst cost_group: clk, WNS: -339.3
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[30]/D
 incr_delay                34569     -339   -489635         0        0
            Worst cost_group: clk, WNS: -339.2
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[30]/D
 incr_delay                34583     -338   -489632         0        0
            Worst cost_group: clk, WNS: -338.8
            Path: latched_branch_reg/CK --> reg_next_pc_reg[30]/D
 incr_delay                34592     -338   -489620         0        0
            Worst cost_group: clk, WNS: -338.6
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[17]/D
 incr_delay                34597     -338   -489461         0        0
            Worst cost_group: clk, WNS: -338.5
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[16]/D
 incr_delay                34633     -338   -489458         0        0
            Worst cost_group: clk, WNS: -338.3
            Path: instr_sub_reg/CK --> alu_out_q_reg[30]/D
 incr_delay                34660     -337   -489309         0        0
            Worst cost_group: clk, WNS: -337.5
            Path: instr_sub_reg/CK --> alu_out_q_reg[31]/D
 incr_delay                34684     -337   -489298         0        0
            Worst cost_group: clk, WNS: -337.3
            Path: instr_sub_reg/CK --> alu_out_q_reg[27]/D
 incr_delay                34712     -335   -488500         0        0
            Worst cost_group: clk, WNS: -335.2
            Path: reg_op1_reg[5]/CK --> alu_out_q_reg[11]/D
 incr_delay                34761     -334   -488444         0        0
            Worst cost_group: clk, WNS: -334.8
            Path: instr_sub_reg/CK --> alu_out_q_reg[22]/D
 incr_delay                34819     -334   -488511         0        0
            Worst cost_group: clk, WNS: -334.2
            Path: instr_sub_reg/CK --> alu_out_q_reg[23]/D
 incr_delay                34867     -333   -490938         0        0
            Worst cost_group: clk, WNS: -333.1
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[17]/D
 incr_delay                34865     -332   -490936         0        0
            Worst cost_group: clk, WNS: -332.9
            Path: instr_sub_reg/CK --> alu_out_q_reg[28]/D
 incr_delay                34867     -332   -490936         0        0
            Worst cost_group: clk, WNS: -332.8
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[17]/D
 incr_delay                34924     -332   -490881         0        0
            Worst cost_group: clk, WNS: -332.4
            Path: instr_sub_reg/CK --> alu_out_q_reg[24]/D
 incr_delay                34936     -332   -487537         0        0
            Worst cost_group: clk, WNS: -332.1
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[17]/D
 incr_delay                34963     -331   -487566         0        0
            Worst cost_group: clk, WNS: -331.3
            Path: reg_op1_reg[1]/CK --> latched_store_reg/D
 incr_delay                34993     -331   -487587         0        0
            Worst cost_group: clk, WNS: -331.2
            Path: decoded_imm_j_reg[15]/CK --> reg_op1_reg[26]/D
 incr_delay                35000     -330   -487564         0        0
            Worst cost_group: clk, WNS: -330.8
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[30]/D
 incr_delay                35003     -330   -487563         0        0
            Worst cost_group: clk, WNS: -330.8
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[30]/D
 incr_delay                35039     -330   -487602         0        0
            Worst cost_group: clk, WNS: -330.2
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[30]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220       149  (       38 /      125 )  32.54
        crr_glob       257  (       23 /       38 )  1.88
         crr_200       319  (      114 /      273 )  17.09
        crr_glob       553  (      107 /      114 )  1.71
         crr_300       369  (      151 /      332 )  29.93
        crr_glob       960  (      145 /      151 )  2.36
         crr_400       183  (       59 /      149 )  14.88
        crr_glob       385  (       56 /       59 )  1.16
         crr_111       511  (      165 /      465 )  67.08
        crr_glob       838  (      141 /      165 )  5.26
         crr_210       108  (       15 /       94 )  13.44
        crr_glob       196  (       12 /       15 )  0.71
         crr_110       236  (       41 /      202 )  17.81
        crr_glob       302  (       30 /       41 )  1.30
         crr_101       321  (       70 /      271 )  18.59
        crr_glob       455  (       60 /       70 )  1.62
         crr_201       182  (       42 /      164 )  16.79
        crr_glob       334  (       40 /       42 )  1.28
         crr_211       178  (       47 /      157 )  31.56
        crr_glob       298  (       35 /       47 )  1.99
        crit_msz       329  (       77 /       91 )  1.88
       crit_upsz       220  (       14 /       14 )  0.49
       crit_slew       145  (        2 /        7 )  0.32
        setup_dn       324  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st       143  (        0 /        0 )  0.00
    plc_st_fence       143  (        0 /        0 )  0.00
        plc_star       143  (        0 /        0 )  0.00
      plc_laf_st       143  (        0 /        0 )  0.00
 plc_laf_st_fence       143  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st       143  (        0 /        0 )  0.00
            fopt       448  (       29 /       29 )  1.51
       crit_swap       143  (        0 /        0 )  0.14
       mux2_swap       143  (        0 /        0 )  0.00
       crit_dnsz       217  (        2 /        2 )  0.47
       load_swap       216  (        1 /        1 )  0.16
            fopt       448  (       29 /       29 )  1.51
        setup_dn       324  (        0 /        0 )  0.00
       load_isol       632  (       71 /       71 )  4.23
       load_isol       632  (       71 /       71 )  4.23
        move_for       524  (        7 /        7 )  0.67
        move_for       524  (        7 /        7 )  0.67
          rem_bi       504  (        7 /       29 )  0.82
         offload       501  (        6 /        6 )  0.55
          rem_bi       504  (        7 /       29 )  0.82
         offload       501  (        6 /        6 )  0.55
       merge_bit       343  (       25 /       29 )  0.55
     merge_idrvr       149  (        0 /        0 )  0.00
     merge_iload       149  (        0 /        0 )  0.00
    merge_idload       234  (        3 /       10 )  0.20
      merge_drvr       187  (        0 /        1 )  0.02
      merge_load       187  (        0 /        1 )  0.02
           phase       187  (        0 /        0 )  0.00
          decomp       187  (        0 /        0 )  0.25
        p_decomp       187  (        0 /        0 )  0.14
        levelize       187  (        0 /        3 )  0.04
        mb_split       187  (        0 /        0 )  0.00
        in_phase       187  (        0 /        0 )  0.00
             dup       208  (        2 /        2 )  0.24
      mux_retime       175  (        0 /        0 )  0.00
         buf2inv       175  (        0 /        0 )  0.00
             exp         9  (        7 /        9 )  0.05
       gate_deco        43  (        0 /        0 )  0.57
       gcomp_tim       217  (        8 /        8 )  1.95
  inv_pair_2_buf       262  (        0 /        0 )  0.01
 init_drc                  35039     -330   -487602         0        0
            Worst cost_group: clk, WNS: -330.2
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[30]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  35039     -330   -487602         0        0
            Worst cost_group: clk, WNS: -330.2
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[30]/D
 incr_tns                  35267     -329   -459002         0        0
            Worst cost_group: clk, WNS: -329.9
            Path: instr_sub_reg/CK --> alu_out_q_reg[27]/D
 incr_tns                  35288     -329   -450380         0        0
            Worst cost_group: clk, WNS: -329.9
            Path: reg_op2_reg[3]/CK --> alu_out_q_reg[27]/D
 incr_tns                  35288     -329   -450380         0        0
            Worst cost_group: clk, WNS: -329.9
            Path: reg_op2_reg[3]/CK --> alu_out_q_reg[27]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt      7246  (       11 /       37 )  6.59
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz      7235  (      440 /     2419 )  50.94
       crit_upsz      6795  (      299 /      798 )  22.20
   plc_laf_lo_st      6496  (        0 /        0 )  0.02
       plc_lo_st      6496  (        0 /        0 )  0.01
       crit_swap      6496  (       31 /      216 )  5.74
       mux2_swap      6465  (        0 /        0 )  0.03
       crit_dnsz      4772  (      292 /     1142 )  17.44
       load_swap      6173  (        7 /      393 )  6.61
            fopt      6166  (       28 /       78 )  8.65
        setup_dn      6138  (        0 /       10 )  0.60
       load_isol      6138  (       53 /      161 )  48.25
       load_isol      6085  (        5 /       61 )  12.66
        move_for      6080  (       40 /       73 )  5.02
        move_for      6040  (       10 /       30 )  2.08
          rem_bi      6030  (       11 /       13 )  0.60
         offload      6019  (        1 /        4 )  0.56
          rem_bi      6018  (       49 /       97 )  4.33
         offload      5969  (       30 /      111 )  8.12
       merge_bit      6103  (       52 /      130 )  1.23
     merge_idrvr      5900  (        0 /        0 )  0.01
     merge_iload      5900  (        0 /        0 )  0.07
    merge_idload      5900  (        9 /       25 )  2.18
      merge_drvr      5891  (       20 /       41 )  2.09
      merge_load      5871  (       10 /       26 )  1.57
           phase      5861  (        0 /        0 )  0.02
          decomp      5861  (       28 /      112 )  21.27
        p_decomp      5833  (        0 /        3 )  12.95
        levelize      5833  (        9 /       10 )  0.68
        mb_split      5824  (        0 /        0 )  0.07
             dup      5824  (       14 /       36 )  3.66
      mux_retime      5810  (        0 /        0 )  0.02
       crr_local      5810  (       70 /      251 )  43.05
         buf2inv      5740  (        0 /        0 )  0.01

 init_area                 35288     -329   -450380         0        0
            Worst cost_group: clk, WNS: -329.9
            Path: reg_op2_reg[3]/CK --> alu_out_q_reg[27]/D
 undup                     35278     -329   -450358         0        0
            Worst cost_group: clk, WNS: -329.9
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[30]/D
 rem_buf                   35138     -329   -450179         0        0
            Worst cost_group: clk, WNS: -329.9
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[30]/D
 rem_inv                   34766     -329   -448793         0        0
            Worst cost_group: clk, WNS: -329.9
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[30]/D
 merge_bi                  34629     -329   -448734         0        0
            Worst cost_group: clk, WNS: -329.9
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[30]/D
 merge_bi                  34615     -329   -448733         0        0
            Worst cost_group: clk, WNS: -329.9
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[17]/D
 io_phase                  34550     -329   -448713         0        0
            Worst cost_group: clk, WNS: -329.9
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[17]/D
 gate_comp                 34348     -329   -448695         0        0
            Worst cost_group: clk, WNS: -329.9
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[17]/D
 glob_area                 34323     -329   -448400         0        0
            Worst cost_group: clk, WNS: -329.9
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[30]/D
 area_down                 34253     -329   -448245         0        0
            Worst cost_group: clk, WNS: -329.9
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[30]/D
 rem_buf                   34232     -329   -448241         0        0
            Worst cost_group: clk, WNS: -329.9
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[30]/D
 rem_inv                   34193     -329   -448247         0        0
            Worst cost_group: clk, WNS: -329.9
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[30]/D
 merge_bi                  34178     -329   -448214         0        0
            Worst cost_group: clk, WNS: -329.9
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[30]/D
 merge_bi                  34178     -329   -448211         0        0
            Worst cost_group: clk, WNS: -329.9
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[30]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup        34  (        5 /       19 )  0.56
         rem_buf       222  (       85 /      166 )  1.60
         rem_inv       628  (      218 /      379 )  4.55
        merge_bi       326  (      121 /      258 )  2.64
      rem_inv_qb       204  (        0 /        3 )  1.10
    seq_res_area        21  (        0 /        3 )  19.62
        io_phase       362  (       57 /      204 )  3.22
       gate_comp      2416  (       65 /      195 )  20.92
       gcomp_mog         2  (        0 /        0 )  1.87
       glob_area        35  (       26 /       35 )  4.65
       area_down       442  (       87 /      227 )  9.32
      size_n_buf         1  (        0 /        0 )  0.10
  gate_deco_area         0  (        0 /        0 )  0.02
         rem_buf       134  (       13 /       75 )  1.49
         rem_inv       334  (       24 /      123 )  3.07
        merge_bi       188  (       13 /      129 )  1.82
      rem_inv_qb       194  (        0 /        3 )  1.14

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                34178     -329   -448211         0        0
            Worst cost_group: clk, WNS: -329.9
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[30]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220        12  (        0 /       10 )  3.35
        crr_glob        18  (        0 /        0 )  0.11
         crr_200        12  (        0 /       10 )  0.62
        crr_glob        18  (        0 /        0 )  0.04
         crr_300         9  (        0 /        7 )  0.55
        crr_glob        18  (        0 /        0 )  0.03
         crr_400         7  (        0 /        5 )  0.41
        crr_glob        18  (        0 /        0 )  0.02
         crr_111        17  (        0 /       16 )  1.99
        crr_glob        18  (        0 /        0 )  0.08
         crr_210        12  (        3 /       10 )  1.27
        crr_glob        18  (        0 /        3 )  0.08
         crr_110        17  (        3 /       15 )  1.19
        crr_glob        18  (        0 /        3 )  0.09
         crr_101        17  (        0 /       15 )  0.94
        crr_glob        18  (        0 /        0 )  0.05
         crr_201        12  (        1 /       11 )  0.96
        crr_glob        18  (        0 /        1 )  0.06
         crr_211        12  (        0 /       11 )  1.81
        crr_glob        18  (        0 /        0 )  0.07
        crit_msz        18  (        0 /        3 )  0.09
       crit_upsz        18  (        0 /        1 )  0.05
       crit_slew        18  (        0 /        2 )  0.05
        setup_dn        36  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        18  (        0 /        0 )  0.00
    plc_st_fence        18  (        0 /        0 )  0.00
        plc_star        18  (        0 /        0 )  0.00
      plc_laf_st        18  (        0 /        0 )  0.00
 plc_laf_st_fence        18  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st        18  (        0 /        0 )  0.00
            fopt        36  (        0 /        0 )  0.07
       crit_swap        18  (        0 /        0 )  0.03
       mux2_swap        18  (        0 /        0 )  0.00
       crit_dnsz        29  (        0 /        0 )  0.07
       load_swap        18  (        0 /        0 )  0.02
            fopt        36  (        0 /        0 )  0.07
        setup_dn        36  (        0 /        0 )  0.00
       load_isol        36  (        0 /        0 )  0.25
       load_isol        36  (        0 /        0 )  0.25
        move_for        36  (        0 /        0 )  0.07
        move_for        36  (        0 /        0 )  0.07
          rem_bi        36  (        0 /        2 )  0.07
         offload        36  (        0 /        0 )  0.04
          rem_bi        36  (        0 /        2 )  0.07
         offload        36  (        0 /        0 )  0.04
       merge_bit        21  (        0 /        1 )  0.02
     merge_idrvr        18  (        0 /        0 )  0.00
     merge_iload        18  (        0 /        0 )  0.00
    merge_idload        18  (        0 /        0 )  0.00
      merge_drvr        18  (        0 /        0 )  0.00
      merge_load        18  (        0 /        0 )  0.00
           phase        18  (        0 /        0 )  0.00
          decomp        18  (        0 /        0 )  0.03
        p_decomp        18  (        0 /        0 )  0.01
        levelize        18  (        0 /        0 )  0.00
        mb_split        18  (        0 /        0 )  0.00
        in_phase        18  (        0 /        0 )  0.00
             dup        18  (        0 /        0 )  0.03
      mux_retime        18  (        0 /        0 )  0.00
         buf2inv        18  (        0 /        0 )  0.00
             exp        13  (        0 /        9 )  0.23
       gate_deco         8  (        0 /        0 )  0.10
       gcomp_tim        29  (        0 /        0 )  0.26
  inv_pair_2_buf        18  (        0 /        0 )  0.00
 init_drc                  34178     -329   -448211         0        0
            Worst cost_group: clk, WNS: -329.9
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[30]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  34178     -329   -448211         0        0
            Worst cost_group: clk, WNS: -329.9
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[30]/D
 incr_tns                  34278     -329   -444738         0        0
            Worst cost_group: clk, WNS: -329.9
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[30]/D
 incr_tns                  34278     -329   -444738         0        0
            Worst cost_group: clk, WNS: -329.9
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[30]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt      1490  (        4 /        8 )  2.01
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz      1486  (       70 /      515 )  11.81
       crit_upsz      1416  (       42 /      213 )  5.97
   plc_laf_lo_st      1374  (        0 /        0 )  0.00
       plc_lo_st      1374  (        0 /        0 )  0.00
       crit_swap      1374  (        4 /       62 )  1.48
       mux2_swap      1370  (        0 /        0 )  0.02
       crit_dnsz      1976  (      132 /      364 )  7.31
       load_swap      1238  (        3 /      136 )  3.48
            fopt      1235  (        0 /        8 )  2.53
        setup_dn      1235  (        0 /        0 )  0.13
       load_isol      1235  (       22 /       65 )  13.89
       load_isol      1213  (        1 /       25 )  5.53
        move_for      1212  (       11 /       22 )  1.97
        move_for      1201  (        4 /       12 )  1.08
          rem_bi      1197  (        1 /        1 )  0.11
         offload      1196  (        1 /        3 )  0.17
          rem_bi      1195  (        6 /       24 )  1.70
         offload      1189  (        6 /       42 )  3.64
       merge_bit      1233  (       16 /       49 )  0.42
     merge_idrvr      1170  (        0 /        0 )  0.00
     merge_iload      1170  (        0 /        0 )  0.03
    merge_idload      1170  (        3 /        4 )  0.46
      merge_drvr      1167  (        1 /        3 )  0.29
      merge_load      1166  (        4 /        9 )  0.51
           phase      1162  (        0 /        0 )  0.00
          decomp      1162  (        1 /        6 )  4.88
        p_decomp      1161  (        0 /        0 )  3.69
        levelize      1161  (        1 /        1 )  0.15
        mb_split      1160  (        0 /        0 )  0.02
             dup      1160  (        1 /       15 )  1.36
      mux_retime      1159  (        0 /        1 )  0.01
       crr_local      1159  (       53 /      251 )  45.45
         buf2inv      1106  (        0 /        0 )  0.00

 init_area                 34278     -329   -444738         0        0
            Worst cost_group: clk, WNS: -329.9
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[30]/D
 undup                     34263     -329   -444738         0        0
            Worst cost_group: clk, WNS: -329.9
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[30]/D
 rem_buf                   34246     -329   -444719         0        0
            Worst cost_group: clk, WNS: -329.9
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[30]/D
 rem_inv                   34221     -329   -444717         0        0
            Worst cost_group: clk, WNS: -329.9
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[30]/D
 merge_bi                  34208     -329   -444710         0        0
            Worst cost_group: clk, WNS: -329.9
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[30]/D
 io_phase                  34199     -329   -444712         0        0
            Worst cost_group: clk, WNS: -329.9
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[30]/D
 gate_comp                 34108     -329   -444713         0        0
            Worst cost_group: clk, WNS: -329.9
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[30]/D
 glob_area                 34105     -329   -444712         0        0
            Worst cost_group: clk, WNS: -329.9
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[30]/D
 area_down                 34074     -329   -444601         0        0
            Worst cost_group: clk, WNS: -329.9
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[30]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup        34  (        7 /       24 )  0.60
         rem_buf       139  (       11 /       83 )  1.27
         rem_inv       302  (       15 /      108 )  2.33
        merge_bi       169  (       11 /      119 )  1.64
      rem_inv_qb       190  (        0 /        3 )  1.05
        io_phase       283  (        9 /      130 )  3.12
       gate_comp      2247  (       33 /      135 )  20.06
       gcomp_mog         2  (        0 /        0 )  2.15
       glob_area        25  (        6 /       25 )  4.86
       area_down       422  (       47 /      175 )  7.55
      size_n_buf         0  (        0 /        0 )  0.06
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                34074     -329   -444601         0        0
            Worst cost_group: clk, WNS: -329.9
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[30]/D
 incr_delay                34079     -329   -444611         0        0
            Worst cost_group: clk, WNS: -329.6
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[21]/D
 incr_delay                34082     -329   -444616         0        0
            Worst cost_group: clk, WNS: -329.5
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[20]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz        62  (        3 /       11 )  0.34
       crit_upsz        82  (        4 /        6 )  0.25
       crit_slew        57  (        0 /        1 )  0.13
        setup_dn        57  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        57  (        0 /        0 )  0.00
    plc_st_fence        57  (        0 /        0 )  0.00
        plc_star        57  (        0 /        0 )  0.00
      plc_laf_st        57  (        0 /        0 )  0.00
 plc_laf_st_fence        57  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st        57  (        0 /        0 )  0.00
       plc_lo_st        57  (        0 /        0 )  0.00
            fopt        57  (        0 /        0 )  0.00
       crit_swap        57  (        0 /        0 )  0.07
       mux2_swap        57  (        0 /        0 )  0.00
       crit_dnsz        85  (        0 /        0 )  0.20
       load_swap        57  (        0 /        0 )  0.03
            fopt        88  (        2 /        2 )  0.24
        setup_dn        76  (        0 /        0 )  0.00
       load_isol        60  (        1 /        1 )  0.54
       load_isol        57  (        0 /        0 )  0.18
        move_for        57  (        0 /        0 )  0.13
        move_for        57  (        0 /        0 )  0.10
          rem_bi        57  (        0 /        0 )  0.00
         offload        57  (        0 /        0 )  0.00
          rem_bi        57  (        0 /        3 )  0.13
         offload        57  (        0 /        0 )  0.03
           phase        57  (        0 /        0 )  0.00
        in_phase        57  (        0 /        0 )  0.00
       merge_bit        66  (        0 /        3 )  0.07
     merge_idrvr        57  (        0 /        0 )  0.00
     merge_iload        57  (        0 /        0 )  0.00
    merge_idload        57  (        0 /        0 )  0.00
      merge_drvr        57  (        0 /        0 )  0.00
      merge_load        57  (        0 /        0 )  0.00
          decomp        57  (        0 /        0 )  0.14
        p_decomp        57  (        0 /        0 )  0.10
        levelize        57  (        0 /        0 )  0.00
        mb_split        57  (        0 /        0 )  0.00
             dup        57  (        0 /        0 )  0.08
      mux_retime        57  (        0 /        0 )  0.00
         buf2inv        57  (        0 /        0 )  0.00
             exp         3  (        0 /        3 )  0.05
       gate_deco        30  (        0 /        0 )  0.40
       gcomp_tim        34  (        0 /        0 )  0.29
  inv_pair_2_buf        57  (        0 /        0 )  0.00

 init_drc                  34082     -329   -444616         0        0
            Worst cost_group: clk, WNS: -329.5
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[20]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'picorv32'.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:           878            895                                      syn_opt
@file(genus_synthesis.tcl) 91: report_timing -max_paths 150000 > ${RESULTS_DIR}/${TOP_DESIGN}_techmap_timing.rpt
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'picorv32'.
@file(genus_synthesis.tcl) 92: ungroup -flatten -all
@file(genus_synthesis.tcl) 94: update_names -verilog
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus_synthesis.tcl) 97: write_hdl -lec > ${RESULTS_DIR}/${TOP_DESIGN}_synthesized.v
@file(genus_synthesis.tcl) 98: write_sdc ${TOP_DESIGN} > ${RESULTS_DIR}/${TOP_DESIGN}.final.sdc
Finished SDC export (command execution time mm:ss (real) = 00:01).
@file(genus_synthesis.tcl) 99: write_design -innovus -base_name ${TOP_DESIGN}_genus_xfer
Warning : Attribute design_process_node is not set for this design. [PHYS-1011]
        : Missing data.
        : When attribute design_process_node is not set to an appropriate integer value >=5 and <=250, then Innovus will assume its own default value for the design process node.
Exporting design data for 'picorv32' to ./picorv32_genus_xfer...
No loop breaker instances found (cdn_loop_breaker).
  Resetting attribute of root '/': 'hide_timing_condition_clones' = 
File .//picorv32_genus_xfer.mmmc.tcl has been written.
Finished SDC export (command execution time mm:ss (real) = 00:00).
Info: file .//picorv32_genus_xfer.default_emulate_constraint_mode.sdc has been written
Info: file .//picorv32_genus_xfer.default_emulate_constraint_mode.sdc has been written
** To load the database source ./picorv32_genus_xfer.invs_setup.tcl in an Innovus session.
** To load the database source ./picorv32_genus_xfer.genus_setup.tcl in an Genus(TM) Synthesis Solution session.
Finished exporting design data for 'picorv32' (command execution time mm:ss cpu = 00:03, real = 00:06).
.
@file(genus_synthesis.tcl) 100: exit
