# FPGA

## Verilog

* [Advanced Synthesis Cookbook](https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/manual/stx_cookbook.pdf) ([samples](http://www.altera.com/literature/manual/cookbook.zip))
* [The Fundamentals of Efficient Synthesizable Finite State Machine Design using NC-Verilog and BuildGates](http://www.sunburst-design.com/papers/CummingsICU2002_FSMFundamentals.pdf)
* [Nonblocking Assignments in Verilog Synthesis, Coding Styles That Kill!](http://www.sunburst-design.com/papers/CummingsSNUG2000SJ_NBA.pdf)
* [Clock Domain Crossing (CDC) Design & Verification Techniques Using SystemVerilog](http://www.sunburst-design.com/papers/CummingsSNUG2008Boston_CDC.pdf)
* [How I Write FSMs in RTL](https://tomverbeure.github.io/2020/05/01/How-I-Write-FSMs-in-RTL.html)
* [lowRISC Verilog Coding Style Guide](https://github.com/MiekH/lowRISC-style-guides/blob/master/VerilogCodingStyle.md)
* [Verilog HDL Coding (Freescale Style Guide)](https://people.ece.cornell.edu/land/courses/ece5760/Verilog/FreescaleVerilog.pdf)

## SDC

* [Timequest User Guide](https://www.intel.com/content/dam/support/us/en/programmable/support-resources/fpga-wiki/asset02/timequest-user-guide.pdf)
* [AN 433: Constraining and Analyzing Source-Synchronous Interfaces](https://www.intel.com/content/dam/altera-www/global/en_US/pdfs/literature/an/an433.pdf)
