
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//uuidparse_gcc_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401988 <.init>:
  401988:	stp	x29, x30, [sp, #-16]!
  40198c:	mov	x29, sp
  401990:	bl	4024cc <ferror@plt+0x67c>
  401994:	ldp	x29, x30, [sp], #16
  401998:	ret

Disassembly of section .plt:

00000000004019a0 <memcpy@plt-0x20>:
  4019a0:	stp	x16, x30, [sp, #-16]!
  4019a4:	adrp	x16, 417000 <ferror@plt+0x151b0>
  4019a8:	ldr	x17, [x16, #4088]
  4019ac:	add	x16, x16, #0xff8
  4019b0:	br	x17
  4019b4:	nop
  4019b8:	nop
  4019bc:	nop

00000000004019c0 <memcpy@plt>:
  4019c0:	adrp	x16, 418000 <ferror@plt+0x161b0>
  4019c4:	ldr	x17, [x16]
  4019c8:	add	x16, x16, #0x0
  4019cc:	br	x17

00000000004019d0 <_exit@plt>:
  4019d0:	adrp	x16, 418000 <ferror@plt+0x161b0>
  4019d4:	ldr	x17, [x16, #8]
  4019d8:	add	x16, x16, #0x8
  4019dc:	br	x17

00000000004019e0 <strtoul@plt>:
  4019e0:	adrp	x16, 418000 <ferror@plt+0x161b0>
  4019e4:	ldr	x17, [x16, #16]
  4019e8:	add	x16, x16, #0x10
  4019ec:	br	x17

00000000004019f0 <strlen@plt>:
  4019f0:	adrp	x16, 418000 <ferror@plt+0x161b0>
  4019f4:	ldr	x17, [x16, #24]
  4019f8:	add	x16, x16, #0x18
  4019fc:	br	x17

0000000000401a00 <fputs@plt>:
  401a00:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401a04:	ldr	x17, [x16, #32]
  401a08:	add	x16, x16, #0x20
  401a0c:	br	x17

0000000000401a10 <exit@plt>:
  401a10:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401a14:	ldr	x17, [x16, #40]
  401a18:	add	x16, x16, #0x28
  401a1c:	br	x17

0000000000401a20 <dup@plt>:
  401a20:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401a24:	ldr	x17, [x16, #48]
  401a28:	add	x16, x16, #0x30
  401a2c:	br	x17

0000000000401a30 <scols_line_refer_data@plt>:
  401a30:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401a34:	ldr	x17, [x16, #56]
  401a38:	add	x16, x16, #0x38
  401a3c:	br	x17

0000000000401a40 <strtoll@plt>:
  401a40:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401a44:	ldr	x17, [x16, #64]
  401a48:	add	x16, x16, #0x40
  401a4c:	br	x17

0000000000401a50 <scols_table_set_name@plt>:
  401a50:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401a54:	ldr	x17, [x16, #72]
  401a58:	add	x16, x16, #0x48
  401a5c:	br	x17

0000000000401a60 <strtod@plt>:
  401a60:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401a64:	ldr	x17, [x16, #80]
  401a68:	add	x16, x16, #0x50
  401a6c:	br	x17

0000000000401a70 <scols_table_enable_noheadings@plt>:
  401a70:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401a74:	ldr	x17, [x16, #88]
  401a78:	add	x16, x16, #0x58
  401a7c:	br	x17

0000000000401a80 <scols_table_new_column@plt>:
  401a80:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401a84:	ldr	x17, [x16, #96]
  401a88:	add	x16, x16, #0x60
  401a8c:	br	x17

0000000000401a90 <localtime_r@plt>:
  401a90:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401a94:	ldr	x17, [x16, #104]
  401a98:	add	x16, x16, #0x68
  401a9c:	br	x17

0000000000401aa0 <strftime@plt>:
  401aa0:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401aa4:	ldr	x17, [x16, #112]
  401aa8:	add	x16, x16, #0x70
  401aac:	br	x17

0000000000401ab0 <__cxa_atexit@plt>:
  401ab0:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401ab4:	ldr	x17, [x16, #120]
  401ab8:	add	x16, x16, #0x78
  401abc:	br	x17

0000000000401ac0 <fputc@plt>:
  401ac0:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401ac4:	ldr	x17, [x16, #128]
  401ac8:	add	x16, x16, #0x80
  401acc:	br	x17

0000000000401ad0 <scols_table_enable_raw@plt>:
  401ad0:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401ad4:	ldr	x17, [x16, #136]
  401ad8:	add	x16, x16, #0x88
  401adc:	br	x17

0000000000401ae0 <strptime@plt>:
  401ae0:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401ae4:	ldr	x17, [x16, #144]
  401ae8:	add	x16, x16, #0x90
  401aec:	br	x17

0000000000401af0 <snprintf@plt>:
  401af0:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401af4:	ldr	x17, [x16, #152]
  401af8:	add	x16, x16, #0x98
  401afc:	br	x17

0000000000401b00 <localeconv@plt>:
  401b00:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401b04:	ldr	x17, [x16, #160]
  401b08:	add	x16, x16, #0xa0
  401b0c:	br	x17

0000000000401b10 <fileno@plt>:
  401b10:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401b14:	ldr	x17, [x16, #168]
  401b18:	add	x16, x16, #0xa8
  401b1c:	br	x17

0000000000401b20 <time@plt>:
  401b20:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401b24:	ldr	x17, [x16, #176]
  401b28:	add	x16, x16, #0xb0
  401b2c:	br	x17

0000000000401b30 <malloc@plt>:
  401b30:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401b34:	ldr	x17, [x16, #184]
  401b38:	add	x16, x16, #0xb8
  401b3c:	br	x17

0000000000401b40 <__strtol_internal@plt>:
  401b40:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401b44:	ldr	x17, [x16, #192]
  401b48:	add	x16, x16, #0xc0
  401b4c:	br	x17

0000000000401b50 <strncmp@plt>:
  401b50:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401b54:	ldr	x17, [x16, #200]
  401b58:	add	x16, x16, #0xc8
  401b5c:	br	x17

0000000000401b60 <bindtextdomain@plt>:
  401b60:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401b64:	ldr	x17, [x16, #208]
  401b68:	add	x16, x16, #0xd0
  401b6c:	br	x17

0000000000401b70 <__libc_start_main@plt>:
  401b70:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401b74:	ldr	x17, [x16, #216]
  401b78:	add	x16, x16, #0xd8
  401b7c:	br	x17

0000000000401b80 <fgetc@plt>:
  401b80:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401b84:	ldr	x17, [x16, #224]
  401b88:	add	x16, x16, #0xe0
  401b8c:	br	x17

0000000000401b90 <gettimeofday@plt>:
  401b90:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401b94:	ldr	x17, [x16, #232]
  401b98:	add	x16, x16, #0xe8
  401b9c:	br	x17

0000000000401ba0 <gmtime_r@plt>:
  401ba0:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401ba4:	ldr	x17, [x16, #240]
  401ba8:	add	x16, x16, #0xf0
  401bac:	br	x17

0000000000401bb0 <scols_new_table@plt>:
  401bb0:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401bb4:	ldr	x17, [x16, #248]
  401bb8:	add	x16, x16, #0xf8
  401bbc:	br	x17

0000000000401bc0 <__strtoul_internal@plt>:
  401bc0:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401bc4:	ldr	x17, [x16, #256]
  401bc8:	add	x16, x16, #0x100
  401bcc:	br	x17

0000000000401bd0 <uuid_variant@plt>:
  401bd0:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401bd4:	ldr	x17, [x16, #264]
  401bd8:	add	x16, x16, #0x108
  401bdc:	br	x17

0000000000401be0 <strdup@plt>:
  401be0:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401be4:	ldr	x17, [x16, #272]
  401be8:	add	x16, x16, #0x110
  401bec:	br	x17

0000000000401bf0 <scols_table_new_line@plt>:
  401bf0:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401bf4:	ldr	x17, [x16, #280]
  401bf8:	add	x16, x16, #0x118
  401bfc:	br	x17

0000000000401c00 <scols_unref_table@plt>:
  401c00:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401c04:	ldr	x17, [x16, #288]
  401c08:	add	x16, x16, #0x120
  401c0c:	br	x17

0000000000401c10 <close@plt>:
  401c10:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401c14:	ldr	x17, [x16, #296]
  401c18:	add	x16, x16, #0x128
  401c1c:	br	x17

0000000000401c20 <__gmon_start__@plt>:
  401c20:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401c24:	ldr	x17, [x16, #304]
  401c28:	add	x16, x16, #0x130
  401c2c:	br	x17

0000000000401c30 <mktime@plt>:
  401c30:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401c34:	ldr	x17, [x16, #312]
  401c38:	add	x16, x16, #0x138
  401c3c:	br	x17

0000000000401c40 <abort@plt>:
  401c40:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401c44:	ldr	x17, [x16, #320]
  401c48:	add	x16, x16, #0x140
  401c4c:	br	x17

0000000000401c50 <feof@plt>:
  401c50:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401c54:	ldr	x17, [x16, #328]
  401c58:	add	x16, x16, #0x148
  401c5c:	br	x17

0000000000401c60 <puts@plt>:
  401c60:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401c64:	ldr	x17, [x16, #336]
  401c68:	add	x16, x16, #0x150
  401c6c:	br	x17

0000000000401c70 <textdomain@plt>:
  401c70:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401c74:	ldr	x17, [x16, #344]
  401c78:	add	x16, x16, #0x158
  401c7c:	br	x17

0000000000401c80 <getopt_long@plt>:
  401c80:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401c84:	ldr	x17, [x16, #352]
  401c88:	add	x16, x16, #0x160
  401c8c:	br	x17

0000000000401c90 <strcmp@plt>:
  401c90:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401c94:	ldr	x17, [x16, #360]
  401c98:	add	x16, x16, #0x168
  401c9c:	br	x17

0000000000401ca0 <warn@plt>:
  401ca0:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401ca4:	ldr	x17, [x16, #368]
  401ca8:	add	x16, x16, #0x170
  401cac:	br	x17

0000000000401cb0 <__ctype_b_loc@plt>:
  401cb0:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401cb4:	ldr	x17, [x16, #376]
  401cb8:	add	x16, x16, #0x178
  401cbc:	br	x17

0000000000401cc0 <strtol@plt>:
  401cc0:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401cc4:	ldr	x17, [x16, #384]
  401cc8:	add	x16, x16, #0x180
  401ccc:	br	x17

0000000000401cd0 <free@plt>:
  401cd0:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401cd4:	ldr	x17, [x16, #392]
  401cd8:	add	x16, x16, #0x188
  401cdc:	br	x17

0000000000401ce0 <scols_table_enable_json@plt>:
  401ce0:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401ce4:	ldr	x17, [x16, #400]
  401ce8:	add	x16, x16, #0x190
  401cec:	br	x17

0000000000401cf0 <strncasecmp@plt>:
  401cf0:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401cf4:	ldr	x17, [x16, #408]
  401cf8:	add	x16, x16, #0x198
  401cfc:	br	x17

0000000000401d00 <vasprintf@plt>:
  401d00:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401d04:	ldr	x17, [x16, #416]
  401d08:	add	x16, x16, #0x1a0
  401d0c:	br	x17

0000000000401d10 <strndup@plt>:
  401d10:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401d14:	ldr	x17, [x16, #424]
  401d18:	add	x16, x16, #0x1a8
  401d1c:	br	x17

0000000000401d20 <strspn@plt>:
  401d20:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401d24:	ldr	x17, [x16, #432]
  401d28:	add	x16, x16, #0x1b0
  401d2c:	br	x17

0000000000401d30 <strchr@plt>:
  401d30:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401d34:	ldr	x17, [x16, #440]
  401d38:	add	x16, x16, #0x1b8
  401d3c:	br	x17

0000000000401d40 <uuid_time@plt>:
  401d40:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401d44:	ldr	x17, [x16, #448]
  401d48:	add	x16, x16, #0x1c0
  401d4c:	br	x17

0000000000401d50 <uuid_type@plt>:
  401d50:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401d54:	ldr	x17, [x16, #456]
  401d58:	add	x16, x16, #0x1c8
  401d5c:	br	x17

0000000000401d60 <__isoc99_scanf@plt>:
  401d60:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401d64:	ldr	x17, [x16, #464]
  401d68:	add	x16, x16, #0x1d0
  401d6c:	br	x17

0000000000401d70 <fflush@plt>:
  401d70:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401d74:	ldr	x17, [x16, #472]
  401d78:	add	x16, x16, #0x1d8
  401d7c:	br	x17

0000000000401d80 <scols_print_table@plt>:
  401d80:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401d84:	ldr	x17, [x16, #480]
  401d88:	add	x16, x16, #0x1e0
  401d8c:	br	x17

0000000000401d90 <warnx@plt>:
  401d90:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401d94:	ldr	x17, [x16, #488]
  401d98:	add	x16, x16, #0x1e8
  401d9c:	br	x17

0000000000401da0 <uuid_parse@plt>:
  401da0:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401da4:	ldr	x17, [x16, #496]
  401da8:	add	x16, x16, #0x1f0
  401dac:	br	x17

0000000000401db0 <dcgettext@plt>:
  401db0:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401db4:	ldr	x17, [x16, #504]
  401db8:	add	x16, x16, #0x1f8
  401dbc:	br	x17

0000000000401dc0 <errx@plt>:
  401dc0:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401dc4:	ldr	x17, [x16, #512]
  401dc8:	add	x16, x16, #0x200
  401dcc:	br	x17

0000000000401dd0 <strcspn@plt>:
  401dd0:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401dd4:	ldr	x17, [x16, #520]
  401dd8:	add	x16, x16, #0x208
  401ddc:	br	x17

0000000000401de0 <printf@plt>:
  401de0:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401de4:	ldr	x17, [x16, #528]
  401de8:	add	x16, x16, #0x210
  401dec:	br	x17

0000000000401df0 <__assert_fail@plt>:
  401df0:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401df4:	ldr	x17, [x16, #536]
  401df8:	add	x16, x16, #0x218
  401dfc:	br	x17

0000000000401e00 <__errno_location@plt>:
  401e00:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401e04:	ldr	x17, [x16, #544]
  401e08:	add	x16, x16, #0x220
  401e0c:	br	x17

0000000000401e10 <fprintf@plt>:
  401e10:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401e14:	ldr	x17, [x16, #552]
  401e18:	add	x16, x16, #0x228
  401e1c:	br	x17

0000000000401e20 <scols_init_debug@plt>:
  401e20:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401e24:	ldr	x17, [x16, #560]
  401e28:	add	x16, x16, #0x230
  401e2c:	br	x17

0000000000401e30 <err@plt>:
  401e30:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401e34:	ldr	x17, [x16, #568]
  401e38:	add	x16, x16, #0x238
  401e3c:	br	x17

0000000000401e40 <setlocale@plt>:
  401e40:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401e44:	ldr	x17, [x16, #576]
  401e48:	add	x16, x16, #0x240
  401e4c:	br	x17

0000000000401e50 <ferror@plt>:
  401e50:	adrp	x16, 418000 <ferror@plt+0x161b0>
  401e54:	ldr	x17, [x16, #584]
  401e58:	add	x16, x16, #0x248
  401e5c:	br	x17

Disassembly of section .text:

0000000000401e60 <.text>:
  401e60:	stp	x29, x30, [sp, #-144]!
  401e64:	mov	x29, sp
  401e68:	stp	x19, x20, [sp, #16]
  401e6c:	mov	w20, w0
  401e70:	adrp	x19, 405000 <ferror@plt+0x31b0>
  401e74:	mov	w0, #0x6                   	// #6
  401e78:	add	x19, x19, #0x500
  401e7c:	stp	x21, x22, [sp, #32]
  401e80:	mov	x21, x1
  401e84:	adrp	x1, 405000 <ferror@plt+0x31b0>
  401e88:	add	x1, x1, #0x570
  401e8c:	stp	x23, x24, [sp, #48]
  401e90:	adrp	x22, 405000 <ferror@plt+0x31b0>
  401e94:	stp	x25, x26, [sp, #64]
  401e98:	add	x22, x22, #0x760
  401e9c:	mov	w23, #0x0                   	// #0
  401ea0:	stp	x27, x28, [sp, #80]
  401ea4:	mov	w26, #0x0                   	// #0
  401ea8:	mov	w24, #0x0                   	// #0
  401eac:	str	xzr, [sp, #96]
  401eb0:	bl	401e40 <setlocale@plt>
  401eb4:	mov	x0, x19
  401eb8:	adrp	x1, 405000 <ferror@plt+0x31b0>
  401ebc:	add	x1, x1, #0x4e8
  401ec0:	bl	401b60 <bindtextdomain@plt>
  401ec4:	mov	x0, x19
  401ec8:	adrp	x19, 405000 <ferror@plt+0x31b0>
  401ecc:	add	x19, x19, #0x858
  401ed0:	mov	x25, #0x0                   	// #0
  401ed4:	add	x28, x19, #0x140
  401ed8:	adrp	x27, 418000 <ferror@plt+0x161b0>
  401edc:	bl	401c70 <textdomain@plt>
  401ee0:	adrp	x0, 402000 <ferror@plt+0x1b0>
  401ee4:	add	x0, x0, #0x6e8
  401ee8:	bl	405320 <ferror@plt+0x34d0>
  401eec:	nop
  401ef0:	mov	x3, x28
  401ef4:	mov	x2, x22
  401ef8:	mov	x1, x21
  401efc:	mov	w0, w20
  401f00:	mov	x4, #0x0                   	// #0
  401f04:	bl	401c80 <getopt_long@plt>
  401f08:	cmn	w0, #0x1
  401f0c:	b.eq	401fb4 <ferror@plt+0x164>  // b.none
  401f10:	cmp	w0, #0x49
  401f14:	add	x2, x19, #0xc0
  401f18:	mov	w1, #0x4a                  	// #74
  401f1c:	b.le	401f38 <ferror@plt+0xe8>
  401f20:	cmp	w0, w1
  401f24:	b.eq	401f7c <ferror@plt+0x12c>  // b.none
  401f28:	ldr	w1, [x2, #4]!
  401f2c:	cmp	w1, #0x0
  401f30:	ccmp	w0, w1, #0x1, ne  // ne = any
  401f34:	b.ge	401f20 <ferror@plt+0xd0>  // b.tcont
  401f38:	cmp	w0, #0x6e
  401f3c:	b.eq	401f90 <ferror@plt+0x140>  // b.none
  401f40:	b.gt	402358 <ferror@plt+0x508>
  401f44:	cmp	w0, #0x56
  401f48:	b.ne	4021a4 <ferror@plt+0x354>  // b.any
  401f4c:	mov	w2, #0x5                   	// #5
  401f50:	adrp	x1, 405000 <ferror@plt+0x31b0>
  401f54:	mov	x0, #0x0                   	// #0
  401f58:	add	x1, x1, #0x540
  401f5c:	bl	401db0 <dcgettext@plt>
  401f60:	adrp	x1, 418000 <ferror@plt+0x161b0>
  401f64:	adrp	x2, 405000 <ferror@plt+0x31b0>
  401f68:	add	x2, x2, #0x550
  401f6c:	ldr	x1, [x1, #656]
  401f70:	bl	401de0 <printf@plt>
  401f74:	mov	w0, #0x0                   	// #0
  401f78:	bl	401a10 <exit@plt>
  401f7c:	ldr	w1, [sp, #96]
  401f80:	cbnz	w1, 402100 <ferror@plt+0x2b0>
  401f84:	str	w0, [sp, #96]
  401f88:	cmp	w0, #0x6e
  401f8c:	b.ne	401f40 <ferror@plt+0xf0>  // b.any
  401f90:	mov	x3, x28
  401f94:	mov	x2, x22
  401f98:	mov	x1, x21
  401f9c:	mov	w0, w20
  401fa0:	mov	x4, #0x0                   	// #0
  401fa4:	mov	w26, #0x1                   	// #1
  401fa8:	bl	401c80 <getopt_long@plt>
  401fac:	cmn	w0, #0x1
  401fb0:	b.ne	401f10 <ferror@plt+0xc0>  // b.any
  401fb4:	adrp	x28, 418000 <ferror@plt+0x161b0>
  401fb8:	add	x22, x28, #0x2a0
  401fbc:	add	x1, x22, #0x8
  401fc0:	mov	w5, #0x1                   	// #1
  401fc4:	ldr	x2, [x28, #672]
  401fc8:	adrp	x8, 418000 <ferror@plt+0x161b0>
  401fcc:	mov	w6, #0x2                   	// #2
  401fd0:	mov	w3, #0x3                   	// #3
  401fd4:	add	x7, x2, #0x1
  401fd8:	add	x4, x2, #0x2
  401fdc:	add	x0, x2, #0x3
  401fe0:	str	wzr, [x1, x2, lsl #2]
  401fe4:	ldr	w27, [x8, #632]
  401fe8:	add	x2, x2, #0x4
  401fec:	str	w5, [x1, x7, lsl #2]
  401ff0:	str	w6, [x1, x4, lsl #2]
  401ff4:	sub	w20, w20, w27
  401ff8:	str	x2, [x28, #672]
  401ffc:	str	w3, [x1, x0, lsl #2]
  402000:	cbz	x25, 402024 <ferror@plt+0x1d4>
  402004:	mov	x0, x25
  402008:	mov	x3, x22
  40200c:	adrp	x4, 402000 <ferror@plt+0x1b0>
  402010:	mov	x2, #0x8                   	// #8
  402014:	add	x4, x4, #0x600
  402018:	bl	403e08 <ferror@plt+0x1fb8>
  40201c:	mov	w5, #0x1                   	// #1
  402020:	tbnz	w0, #31, 4023c8 <ferror@plt+0x578>
  402024:	mov	w0, #0x0                   	// #0
  402028:	bl	401e20 <scols_init_debug@plt>
  40202c:	bl	401bb0 <scols_new_table@plt>
  402030:	mov	x25, x0
  402034:	cbz	x0, 402460 <ferror@plt+0x610>
  402038:	cbnz	w24, 4023ac <ferror@plt+0x55c>
  40203c:	mov	w1, w26
  402040:	mov	x0, x25
  402044:	bl	401a70 <scols_table_enable_noheadings@plt>
  402048:	add	x19, x19, #0x28
  40204c:	mov	w1, w23
  402050:	mov	x0, x25
  402054:	bl	401ad0 <scols_table_enable_raw@plt>
  402058:	mov	x23, #0x0                   	// #0
  40205c:	ldr	x0, [x28, #672]
  402060:	cbz	x0, 4020a4 <ferror@plt+0x254>
  402064:	nop
  402068:	sxtw	x0, w23
  40206c:	bl	402588 <ferror@plt+0x738>
  402070:	mov	w1, w0
  402074:	mov	x0, x25
  402078:	sbfiz	x1, x1, #5, #32
  40207c:	add	x3, x19, x1
  402080:	ldr	x1, [x19, x1]
  402084:	ldr	w2, [x3, #16]
  402088:	ldr	d0, [x3, #8]
  40208c:	bl	401a80 <scols_table_new_column@plt>
  402090:	cbz	x0, 402444 <ferror@plt+0x5f4>
  402094:	ldr	x0, [x22]
  402098:	add	x23, x23, #0x1
  40209c:	cmp	x23, x0
  4020a0:	b.cc	402068 <ferror@plt+0x218>  // b.lo, b.ul, b.last
  4020a4:	sxtw	x22, w20
  4020a8:	cbz	w20, 4023d0 <ferror@plt+0x580>
  4020ac:	add	x21, x21, w27, sxtw #3
  4020b0:	mov	x19, #0x0                   	// #0
  4020b4:	nop
  4020b8:	ldr	x1, [x21, x19, lsl #3]
  4020bc:	mov	x0, x25
  4020c0:	add	x19, x19, #0x1
  4020c4:	bl	4027f0 <ferror@plt+0x9a0>
  4020c8:	cmp	x19, x22
  4020cc:	b.ne	4020b8 <ferror@plt+0x268>  // b.any
  4020d0:	mov	x0, x25
  4020d4:	bl	401d80 <scols_print_table@plt>
  4020d8:	mov	x0, x25
  4020dc:	bl	401c00 <scols_unref_table@plt>
  4020e0:	mov	w0, #0x0                   	// #0
  4020e4:	ldp	x19, x20, [sp, #16]
  4020e8:	ldp	x21, x22, [sp, #32]
  4020ec:	ldp	x23, x24, [sp, #48]
  4020f0:	ldp	x25, x26, [sp, #64]
  4020f4:	ldp	x27, x28, [sp, #80]
  4020f8:	ldp	x29, x30, [sp], #144
  4020fc:	ret
  402100:	cmp	w0, w1
  402104:	b.eq	401f38 <ferror@plt+0xe8>  // b.none
  402108:	adrp	x23, 418000 <ferror@plt+0x161b0>
  40210c:	mov	w2, #0x5                   	// #5
  402110:	adrp	x1, 405000 <ferror@plt+0x31b0>
  402114:	mov	x0, #0x0                   	// #0
  402118:	ldr	x20, [x23, #616]
  40211c:	add	x1, x1, #0x510
  402120:	bl	401db0 <dcgettext@plt>
  402124:	adrp	x21, 405000 <ferror@plt+0x31b0>
  402128:	adrp	x2, 418000 <ferror@plt+0x161b0>
  40212c:	adrp	x24, 405000 <ferror@plt+0x31b0>
  402130:	add	x22, x19, #0xc0
  402134:	add	x21, x21, #0x4e0
  402138:	ldr	x2, [x2, #656]
  40213c:	add	x24, x24, #0x7c8
  402140:	mov	x1, x0
  402144:	mov	x0, x20
  402148:	mov	x20, #0x0                   	// #0
  40214c:	bl	401e10 <fprintf@plt>
  402150:	ldr	w3, [x20, x22]
  402154:	cbz	w3, 402190 <ferror@plt+0x340>
  402158:	mov	x2, x21
  40215c:	add	x0, x19, #0x140
  402160:	b	40216c <ferror@plt+0x31c>
  402164:	ldr	x2, [x0, #32]!
  402168:	cbz	x2, 402388 <ferror@plt+0x538>
  40216c:	ldr	w1, [x0, #24]
  402170:	cmp	w3, w1
  402174:	b.ne	402164 <ferror@plt+0x314>  // b.any
  402178:	ldr	x0, [x23, #616]
  40217c:	mov	x1, x24
  402180:	bl	401e10 <fprintf@plt>
  402184:	add	x20, x20, #0x4
  402188:	cmp	x20, #0x3c
  40218c:	b.ne	402150 <ferror@plt+0x300>  // b.any
  402190:	ldr	x1, [x23, #616]
  402194:	mov	w0, #0xa                   	// #10
  402198:	bl	401ac0 <fputc@plt>
  40219c:	mov	w0, #0x1                   	// #1
  4021a0:	bl	401a10 <exit@plt>
  4021a4:	cmp	w0, #0x68
  4021a8:	b.ne	402368 <ferror@plt+0x518>  // b.any
  4021ac:	adrp	x20, 418000 <ferror@plt+0x161b0>
  4021b0:	mov	w2, #0x5                   	// #5
  4021b4:	adrp	x1, 405000 <ferror@plt+0x31b0>
  4021b8:	mov	x0, #0x0                   	// #0
  4021bc:	add	x1, x1, #0x568
  4021c0:	bl	401db0 <dcgettext@plt>
  4021c4:	ldr	x1, [x20, #640]
  4021c8:	add	x23, x20, #0x280
  4021cc:	add	x19, x19, #0x28
  4021d0:	mov	x22, #0x0                   	// #0
  4021d4:	bl	401a00 <fputs@plt>
  4021d8:	mov	w2, #0x5                   	// #5
  4021dc:	adrp	x1, 405000 <ferror@plt+0x31b0>
  4021e0:	ldr	x21, [x20, #640]
  4021e4:	add	x1, x1, #0x578
  4021e8:	mov	x0, #0x0                   	// #0
  4021ec:	bl	401db0 <dcgettext@plt>
  4021f0:	adrp	x2, 418000 <ferror@plt+0x161b0>
  4021f4:	mov	x1, x0
  4021f8:	mov	x0, x21
  4021fc:	ldr	x2, [x2, #656]
  402200:	bl	401e10 <fprintf@plt>
  402204:	mov	w2, #0x5                   	// #5
  402208:	adrp	x1, 405000 <ferror@plt+0x31b0>
  40220c:	mov	x0, #0x0                   	// #0
  402210:	add	x1, x1, #0x598
  402214:	bl	401db0 <dcgettext@plt>
  402218:	ldr	x1, [x20, #640]
  40221c:	bl	401a00 <fputs@plt>
  402220:	adrp	x1, 405000 <ferror@plt+0x31b0>
  402224:	add	x1, x1, #0x5a8
  402228:	mov	w2, #0x5                   	// #5
  40222c:	mov	x0, #0x0                   	// #0
  402230:	bl	401db0 <dcgettext@plt>
  402234:	bl	401c60 <puts@plt>
  402238:	adrp	x1, 405000 <ferror@plt+0x31b0>
  40223c:	add	x1, x1, #0x5d8
  402240:	mov	w2, #0x5                   	// #5
  402244:	mov	x0, #0x0                   	// #0
  402248:	bl	401db0 <dcgettext@plt>
  40224c:	bl	401c60 <puts@plt>
  402250:	adrp	x1, 405000 <ferror@plt+0x31b0>
  402254:	add	x1, x1, #0x608
  402258:	mov	w2, #0x5                   	// #5
  40225c:	mov	x0, #0x0                   	// #0
  402260:	bl	401db0 <dcgettext@plt>
  402264:	bl	401c60 <puts@plt>
  402268:	adrp	x1, 405000 <ferror@plt+0x31b0>
  40226c:	add	x1, x1, #0x640
  402270:	mov	w2, #0x5                   	// #5
  402274:	mov	x0, #0x0                   	// #0
  402278:	bl	401db0 <dcgettext@plt>
  40227c:	bl	401c60 <puts@plt>
  402280:	mov	w2, #0x5                   	// #5
  402284:	adrp	x1, 405000 <ferror@plt+0x31b0>
  402288:	mov	x0, #0x0                   	// #0
  40228c:	add	x1, x1, #0x678
  402290:	bl	401db0 <dcgettext@plt>
  402294:	mov	x21, x0
  402298:	mov	w2, #0x5                   	// #5
  40229c:	adrp	x1, 405000 <ferror@plt+0x31b0>
  4022a0:	mov	x0, #0x0                   	// #0
  4022a4:	add	x1, x1, #0x690
  4022a8:	bl	401db0 <dcgettext@plt>
  4022ac:	mov	x4, x0
  4022b0:	adrp	x3, 405000 <ferror@plt+0x31b0>
  4022b4:	add	x3, x3, #0x6a0
  4022b8:	mov	x2, x21
  4022bc:	adrp	x1, 405000 <ferror@plt+0x31b0>
  4022c0:	adrp	x0, 405000 <ferror@plt+0x31b0>
  4022c4:	add	x1, x1, #0x6b0
  4022c8:	add	x0, x0, #0x6c0
  4022cc:	bl	401de0 <printf@plt>
  4022d0:	mov	w2, #0x5                   	// #5
  4022d4:	adrp	x1, 405000 <ferror@plt+0x31b0>
  4022d8:	mov	x0, #0x0                   	// #0
  4022dc:	add	x1, x1, #0x6d8
  4022e0:	bl	401db0 <dcgettext@plt>
  4022e4:	ldr	x1, [x20, #640]
  4022e8:	adrp	x20, 405000 <ferror@plt+0x31b0>
  4022ec:	add	x20, x20, #0x6f8
  4022f0:	bl	401a00 <fputs@plt>
  4022f4:	ldr	x1, [x19, #24]
  4022f8:	mov	w2, #0x5                   	// #5
  4022fc:	ldr	x24, [x19]
  402300:	mov	x0, #0x0                   	// #0
  402304:	ldr	x21, [x23]
  402308:	bl	401db0 <dcgettext@plt>
  40230c:	add	x22, x22, #0x1
  402310:	mov	x3, x0
  402314:	mov	x2, x24
  402318:	mov	x1, x20
  40231c:	mov	x0, x21
  402320:	bl	401e10 <fprintf@plt>
  402324:	add	x19, x19, #0x20
  402328:	cmp	x22, #0x4
  40232c:	b.ne	4022f4 <ferror@plt+0x4a4>  // b.any
  402330:	mov	w2, #0x5                   	// #5
  402334:	adrp	x1, 405000 <ferror@plt+0x31b0>
  402338:	mov	x0, #0x0                   	// #0
  40233c:	add	x1, x1, #0x708
  402340:	bl	401db0 <dcgettext@plt>
  402344:	adrp	x1, 405000 <ferror@plt+0x31b0>
  402348:	add	x1, x1, #0x728
  40234c:	bl	401de0 <printf@plt>
  402350:	mov	w0, #0x0                   	// #0
  402354:	bl	401a10 <exit@plt>
  402358:	cmp	w0, #0x6f
  40235c:	b.ne	402378 <ferror@plt+0x528>  // b.any
  402360:	ldr	x25, [x27, #624]
  402364:	b	401ef0 <ferror@plt+0xa0>
  402368:	cmp	w0, #0x4a
  40236c:	b.ne	40240c <ferror@plt+0x5bc>  // b.any
  402370:	mov	w24, #0x1                   	// #1
  402374:	b	401ef0 <ferror@plt+0xa0>
  402378:	cmp	w0, #0x72
  40237c:	b.ne	40240c <ferror@plt+0x5bc>  // b.any
  402380:	mov	w23, #0x1                   	// #1
  402384:	b	401ef0 <ferror@plt+0xa0>
  402388:	sub	w0, w3, #0x21
  40238c:	cmp	w0, #0x5d
  402390:	b.hi	402184 <ferror@plt+0x334>  // b.pmore
  402394:	ldr	x0, [x23, #616]
  402398:	mov	w2, w3
  40239c:	adrp	x1, 405000 <ferror@plt+0x31b0>
  4023a0:	add	x1, x1, #0x538
  4023a4:	bl	401e10 <fprintf@plt>
  4023a8:	b	402184 <ferror@plt+0x334>
  4023ac:	mov	w1, #0x1                   	// #1
  4023b0:	bl	401ce0 <scols_table_enable_json@plt>
  4023b4:	mov	x0, x25
  4023b8:	adrp	x1, 405000 <ferror@plt+0x31b0>
  4023bc:	add	x1, x1, #0x788
  4023c0:	bl	401a50 <scols_table_set_name@plt>
  4023c4:	b	40203c <ferror@plt+0x1ec>
  4023c8:	mov	w0, w5
  4023cc:	b	4020e4 <ferror@plt+0x294>
  4023d0:	adrp	x19, 405000 <ferror@plt+0x31b0>
  4023d4:	adrp	x20, 418000 <ferror@plt+0x161b0>
  4023d8:	add	x19, x19, #0x7b8
  4023dc:	b	4023f8 <ferror@plt+0x5a8>
  4023e0:	ldr	x0, [x20, #648]
  4023e4:	bl	401c50 <feof@plt>
  4023e8:	cbnz	w0, 4020d0 <ferror@plt+0x280>
  4023ec:	add	x1, sp, #0x68
  4023f0:	mov	x0, x25
  4023f4:	bl	4027f0 <ferror@plt+0x9a0>
  4023f8:	add	x1, sp, #0x68
  4023fc:	mov	x0, x19
  402400:	bl	401d60 <__isoc99_scanf@plt>
  402404:	cbnz	w0, 4023e0 <ferror@plt+0x590>
  402408:	b	4020d0 <ferror@plt+0x280>
  40240c:	adrp	x0, 418000 <ferror@plt+0x161b0>
  402410:	mov	w2, #0x5                   	// #5
  402414:	adrp	x1, 405000 <ferror@plt+0x31b0>
  402418:	add	x1, x1, #0x738
  40241c:	ldr	x19, [x0, #616]
  402420:	mov	x0, #0x0                   	// #0
  402424:	bl	401db0 <dcgettext@plt>
  402428:	mov	x1, x0
  40242c:	adrp	x2, 418000 <ferror@plt+0x161b0>
  402430:	mov	x0, x19
  402434:	ldr	x2, [x2, #656]
  402438:	bl	401e10 <fprintf@plt>
  40243c:	mov	w0, #0x1                   	// #1
  402440:	bl	401a10 <exit@plt>
  402444:	mov	w2, #0x5                   	// #5
  402448:	adrp	x1, 405000 <ferror@plt+0x31b0>
  40244c:	add	x1, x1, #0x790
  402450:	bl	401db0 <dcgettext@plt>
  402454:	mov	x1, x0
  402458:	mov	w0, #0x1                   	// #1
  40245c:	bl	401e30 <err@plt>
  402460:	mov	w2, #0x5                   	// #5
  402464:	adrp	x1, 405000 <ferror@plt+0x31b0>
  402468:	add	x1, x1, #0x768
  40246c:	bl	401db0 <dcgettext@plt>
  402470:	mov	x1, x0
  402474:	mov	w0, #0x1                   	// #1
  402478:	bl	401e30 <err@plt>
  40247c:	mov	x29, #0x0                   	// #0
  402480:	mov	x30, #0x0                   	// #0
  402484:	mov	x5, x0
  402488:	ldr	x1, [sp]
  40248c:	add	x2, sp, #0x8
  402490:	mov	x6, sp
  402494:	movz	x0, #0x0, lsl #48
  402498:	movk	x0, #0x0, lsl #32
  40249c:	movk	x0, #0x40, lsl #16
  4024a0:	movk	x0, #0x1e60
  4024a4:	movz	x3, #0x0, lsl #48
  4024a8:	movk	x3, #0x0, lsl #32
  4024ac:	movk	x3, #0x40, lsl #16
  4024b0:	movk	x3, #0x5298
  4024b4:	movz	x4, #0x0, lsl #48
  4024b8:	movk	x4, #0x0, lsl #32
  4024bc:	movk	x4, #0x40, lsl #16
  4024c0:	movk	x4, #0x5318
  4024c4:	bl	401b70 <__libc_start_main@plt>
  4024c8:	bl	401c40 <abort@plt>
  4024cc:	adrp	x0, 417000 <ferror@plt+0x151b0>
  4024d0:	ldr	x0, [x0, #4064]
  4024d4:	cbz	x0, 4024dc <ferror@plt+0x68c>
  4024d8:	b	401c20 <__gmon_start__@plt>
  4024dc:	ret
  4024e0:	adrp	x0, 418000 <ferror@plt+0x161b0>
  4024e4:	add	x0, x0, #0x268
  4024e8:	adrp	x1, 418000 <ferror@plt+0x161b0>
  4024ec:	add	x1, x1, #0x268
  4024f0:	cmp	x1, x0
  4024f4:	b.eq	40250c <ferror@plt+0x6bc>  // b.none
  4024f8:	adrp	x1, 405000 <ferror@plt+0x31b0>
  4024fc:	ldr	x1, [x1, #840]
  402500:	cbz	x1, 40250c <ferror@plt+0x6bc>
  402504:	mov	x16, x1
  402508:	br	x16
  40250c:	ret
  402510:	adrp	x0, 418000 <ferror@plt+0x161b0>
  402514:	add	x0, x0, #0x268
  402518:	adrp	x1, 418000 <ferror@plt+0x161b0>
  40251c:	add	x1, x1, #0x268
  402520:	sub	x1, x1, x0
  402524:	lsr	x2, x1, #63
  402528:	add	x1, x2, x1, asr #3
  40252c:	cmp	xzr, x1, asr #1
  402530:	asr	x1, x1, #1
  402534:	b.eq	40254c <ferror@plt+0x6fc>  // b.none
  402538:	adrp	x2, 405000 <ferror@plt+0x31b0>
  40253c:	ldr	x2, [x2, #848]
  402540:	cbz	x2, 40254c <ferror@plt+0x6fc>
  402544:	mov	x16, x2
  402548:	br	x16
  40254c:	ret
  402550:	stp	x29, x30, [sp, #-32]!
  402554:	mov	x29, sp
  402558:	str	x19, [sp, #16]
  40255c:	adrp	x19, 418000 <ferror@plt+0x161b0>
  402560:	ldrb	w0, [x19, #664]
  402564:	cbnz	w0, 402574 <ferror@plt+0x724>
  402568:	bl	4024e0 <ferror@plt+0x690>
  40256c:	mov	w0, #0x1                   	// #1
  402570:	strb	w0, [x19, #664]
  402574:	ldr	x19, [sp, #16]
  402578:	ldp	x29, x30, [sp], #32
  40257c:	ret
  402580:	b	402510 <ferror@plt+0x6c0>
  402584:	nop
  402588:	stp	x29, x30, [sp, #-16]!
  40258c:	adrp	x2, 418000 <ferror@plt+0x161b0>
  402590:	add	x1, x2, #0x2a0
  402594:	mov	x29, sp
  402598:	ldr	x2, [x2, #672]
  40259c:	cmp	x2, x0
  4025a0:	b.ls	4025bc <ferror@plt+0x76c>  // b.plast
  4025a4:	add	x1, x1, #0x8
  4025a8:	ldr	w0, [x1, x0, lsl #2]
  4025ac:	cmp	w0, #0x3
  4025b0:	b.gt	4025dc <ferror@plt+0x78c>
  4025b4:	ldp	x29, x30, [sp], #16
  4025b8:	ret
  4025bc:	adrp	x3, 405000 <ferror@plt+0x31b0>
  4025c0:	adrp	x1, 405000 <ferror@plt+0x31b0>
  4025c4:	adrp	x0, 405000 <ferror@plt+0x31b0>
  4025c8:	add	x3, x3, #0x858
  4025cc:	add	x1, x1, #0x358
  4025d0:	add	x0, x0, #0x370
  4025d4:	mov	w2, #0x83                  	// #131
  4025d8:	bl	401df0 <__assert_fail@plt>
  4025dc:	adrp	x3, 405000 <ferror@plt+0x31b0>
  4025e0:	adrp	x1, 405000 <ferror@plt+0x31b0>
  4025e4:	adrp	x0, 405000 <ferror@plt+0x31b0>
  4025e8:	add	x3, x3, #0x858
  4025ec:	add	x1, x1, #0x358
  4025f0:	add	x0, x0, #0x380
  4025f4:	mov	w2, #0x84                  	// #132
  4025f8:	bl	401df0 <__assert_fail@plt>
  4025fc:	nop
  402600:	stp	x29, x30, [sp, #-64]!
  402604:	mov	x29, sp
  402608:	stp	x19, x20, [sp, #16]
  40260c:	stp	x21, x22, [sp, #32]
  402610:	str	x23, [sp, #48]
  402614:	cbz	x0, 4026c4 <ferror@plt+0x874>
  402618:	mov	x22, x1
  40261c:	mov	x21, x0
  402620:	adrp	x23, 405000 <ferror@plt+0x31b0>
  402624:	adrp	x20, 405000 <ferror@plt+0x31b0>
  402628:	add	x23, x23, #0x858
  40262c:	add	x20, x20, #0x3a8
  402630:	add	x23, x23, #0x28
  402634:	mov	x2, x22
  402638:	mov	x1, x20
  40263c:	mov	x0, x21
  402640:	mov	x19, #0x0                   	// #0
  402644:	bl	401cf0 <strncasecmp@plt>
  402648:	cbnz	w0, 402654 <ferror@plt+0x804>
  40264c:	ldrsb	w0, [x20, x22]
  402650:	cbz	w0, 4026bc <ferror@plt+0x86c>
  402654:	add	x19, x19, #0x1
  402658:	cmp	x19, #0x4
  40265c:	b.eq	402688 <ferror@plt+0x838>  // b.none
  402660:	lsl	x0, x19, #5
  402664:	mov	x2, x22
  402668:	ldr	x20, [x0, x23]
  40266c:	mov	x0, x21
  402670:	mov	x1, x20
  402674:	bl	401cf0 <strncasecmp@plt>
  402678:	cbz	w0, 40264c <ferror@plt+0x7fc>
  40267c:	add	x19, x19, #0x1
  402680:	cmp	x19, #0x4
  402684:	b.ne	402660 <ferror@plt+0x810>  // b.any
  402688:	mov	w2, #0x5                   	// #5
  40268c:	adrp	x1, 405000 <ferror@plt+0x31b0>
  402690:	mov	x0, #0x0                   	// #0
  402694:	add	x1, x1, #0x3b0
  402698:	bl	401db0 <dcgettext@plt>
  40269c:	mov	x1, x21
  4026a0:	bl	401d90 <warnx@plt>
  4026a4:	mov	w0, #0xffffffff            	// #-1
  4026a8:	ldp	x19, x20, [sp, #16]
  4026ac:	ldp	x21, x22, [sp, #32]
  4026b0:	ldr	x23, [sp, #48]
  4026b4:	ldp	x29, x30, [sp], #64
  4026b8:	ret
  4026bc:	mov	w0, w19
  4026c0:	b	4026a8 <ferror@plt+0x858>
  4026c4:	adrp	x3, 405000 <ferror@plt+0x31b0>
  4026c8:	add	x3, x3, #0x858
  4026cc:	adrp	x1, 405000 <ferror@plt+0x31b0>
  4026d0:	adrp	x0, 405000 <ferror@plt+0x31b0>
  4026d4:	add	x3, x3, #0x10
  4026d8:	add	x1, x1, #0x358
  4026dc:	add	x0, x0, #0x820
  4026e0:	mov	w2, #0x76                  	// #118
  4026e4:	bl	401df0 <__assert_fail@plt>
  4026e8:	stp	x29, x30, [sp, #-32]!
  4026ec:	adrp	x0, 418000 <ferror@plt+0x161b0>
  4026f0:	mov	x29, sp
  4026f4:	stp	x19, x20, [sp, #16]
  4026f8:	ldr	x20, [x0, #640]
  4026fc:	bl	401e00 <__errno_location@plt>
  402700:	mov	x19, x0
  402704:	mov	x0, x20
  402708:	str	wzr, [x19]
  40270c:	bl	401e50 <ferror@plt>
  402710:	cbz	w0, 4027b0 <ferror@plt+0x960>
  402714:	ldr	w0, [x19]
  402718:	cmp	w0, #0x9
  40271c:	b.ne	402760 <ferror@plt+0x910>  // b.any
  402720:	adrp	x0, 418000 <ferror@plt+0x161b0>
  402724:	ldr	x20, [x0, #616]
  402728:	str	wzr, [x19]
  40272c:	mov	x0, x20
  402730:	bl	401e50 <ferror@plt>
  402734:	cbnz	w0, 402748 <ferror@plt+0x8f8>
  402738:	mov	x0, x20
  40273c:	bl	401d70 <fflush@plt>
  402740:	cbz	w0, 402790 <ferror@plt+0x940>
  402744:	nop
  402748:	ldr	w0, [x19]
  40274c:	cmp	w0, #0x9
  402750:	b.ne	402788 <ferror@plt+0x938>  // b.any
  402754:	ldp	x19, x20, [sp, #16]
  402758:	ldp	x29, x30, [sp], #32
  40275c:	ret
  402760:	cmp	w0, #0x20
  402764:	b.eq	402720 <ferror@plt+0x8d0>  // b.none
  402768:	adrp	x1, 405000 <ferror@plt+0x31b0>
  40276c:	mov	w2, #0x5                   	// #5
  402770:	add	x1, x1, #0x3c8
  402774:	cbz	w0, 4027dc <ferror@plt+0x98c>
  402778:	mov	x0, #0x0                   	// #0
  40277c:	bl	401db0 <dcgettext@plt>
  402780:	bl	401ca0 <warn@plt>
  402784:	nop
  402788:	mov	w0, #0x1                   	// #1
  40278c:	bl	4019d0 <_exit@plt>
  402790:	mov	x0, x20
  402794:	bl	401b10 <fileno@plt>
  402798:	tbnz	w0, #31, 402748 <ferror@plt+0x8f8>
  40279c:	bl	401a20 <dup@plt>
  4027a0:	tbnz	w0, #31, 402748 <ferror@plt+0x8f8>
  4027a4:	bl	401c10 <close@plt>
  4027a8:	cbz	w0, 402754 <ferror@plt+0x904>
  4027ac:	b	402748 <ferror@plt+0x8f8>
  4027b0:	mov	x0, x20
  4027b4:	bl	401d70 <fflush@plt>
  4027b8:	cbnz	w0, 402714 <ferror@plt+0x8c4>
  4027bc:	mov	x0, x20
  4027c0:	bl	401b10 <fileno@plt>
  4027c4:	tbnz	w0, #31, 402714 <ferror@plt+0x8c4>
  4027c8:	bl	401a20 <dup@plt>
  4027cc:	tbnz	w0, #31, 402714 <ferror@plt+0x8c4>
  4027d0:	bl	401c10 <close@plt>
  4027d4:	cbz	w0, 402720 <ferror@plt+0x8d0>
  4027d8:	b	402714 <ferror@plt+0x8c4>
  4027dc:	mov	x0, #0x0                   	// #0
  4027e0:	bl	401db0 <dcgettext@plt>
  4027e4:	bl	401d90 <warnx@plt>
  4027e8:	b	402788 <ferror@plt+0x938>
  4027ec:	nop
  4027f0:	stp	x29, x30, [sp, #-160]!
  4027f4:	mov	x29, sp
  4027f8:	cbz	x0, 402b58 <ferror@plt+0xd08>
  4027fc:	stp	x19, x20, [sp, #16]
  402800:	stp	x23, x24, [sp, #48]
  402804:	mov	x24, x1
  402808:	cbz	x1, 402b2c <ferror@plt+0xcdc>
  40280c:	adrp	x19, 418000 <ferror@plt+0x161b0>
  402810:	add	x20, x19, #0x2a0
  402814:	mov	x1, #0x0                   	// #0
  402818:	bl	401bf0 <scols_table_new_line@plt>
  40281c:	stp	x21, x22, [sp, #32]
  402820:	str	x0, [x20, #40]
  402824:	cbz	x0, 402b0c <ferror@plt+0xcbc>
  402828:	mov	x0, x24
  40282c:	add	x1, sp, #0x50
  402830:	bl	401da0 <uuid_parse@plt>
  402834:	mov	w22, w0
  402838:	cbz	w0, 402ab4 <ferror@plt+0xc64>
  40283c:	mov	w21, #0xffffffff            	// #-1
  402840:	mov	w23, w21
  402844:	mov	w22, #0x1                   	// #1
  402848:	ldr	x0, [x19, #672]
  40284c:	cbz	x0, 402a20 <ferror@plt+0xbd0>
  402850:	mov	x19, #0x0                   	// #0
  402854:	stp	x25, x26, [sp, #64]
  402858:	adrp	x26, 405000 <ferror@plt+0x31b0>
  40285c:	adrp	x25, 405000 <ferror@plt+0x31b0>
  402860:	add	x26, x26, #0x498
  402864:	add	x25, x25, #0x480
  402868:	b	40289c <ferror@plt+0xa4c>
  40286c:	mov	x0, x24
  402870:	bl	401be0 <strdup@plt>
  402874:	mov	x2, x0
  402878:	cbz	x0, 402958 <ferror@plt+0xb08>
  40287c:	ldr	x0, [x20, #40]
  402880:	mov	x1, x19
  402884:	bl	401a30 <scols_line_refer_data@plt>
  402888:	cbnz	w0, 402aec <ferror@plt+0xc9c>
  40288c:	ldr	x0, [x20]
  402890:	add	x19, x19, #0x1
  402894:	cmp	x0, x19
  402898:	b.ls	402a1c <ferror@plt+0xbcc>  // b.plast
  40289c:	mov	x0, x19
  4028a0:	bl	402588 <ferror@plt+0x738>
  4028a4:	cmp	w0, #0x2
  4028a8:	b.eq	402968 <ferror@plt+0xb18>  // b.none
  4028ac:	b.gt	402910 <ferror@plt+0xac0>
  4028b0:	cbz	w0, 40286c <ferror@plt+0xa1c>
  4028b4:	cmp	w0, #0x1
  4028b8:	b.ne	402b8c <ferror@plt+0xd3c>  // b.any
  4028bc:	cbnz	w22, 4029a0 <ferror@plt+0xb50>
  4028c0:	cmp	w23, #0x1
  4028c4:	b.eq	402988 <ferror@plt+0xb38>  // b.none
  4028c8:	cmp	w23, #0x2
  4028cc:	b.eq	402a4c <ferror@plt+0xbfc>  // b.none
  4028d0:	cbz	w23, 402a34 <ferror@plt+0xbe4>
  4028d4:	adrp	x1, 405000 <ferror@plt+0x31b0>
  4028d8:	mov	w2, #0x5                   	// #5
  4028dc:	add	x1, x1, #0x468
  4028e0:	mov	x0, #0x0                   	// #0
  4028e4:	bl	401db0 <dcgettext@plt>
  4028e8:	cbnz	x0, 402870 <ferror@plt+0xa20>
  4028ec:	adrp	x3, 405000 <ferror@plt+0x31b0>
  4028f0:	add	x3, x3, #0x858
  4028f4:	adrp	x1, 405000 <ferror@plt+0x31b0>
  4028f8:	adrp	x0, 405000 <ferror@plt+0x31b0>
  4028fc:	add	x3, x3, #0xb8
  402900:	add	x1, x1, #0x428
  402904:	add	x0, x0, #0x440
  402908:	mov	w2, #0x4a                  	// #74
  40290c:	bl	401df0 <__assert_fail@plt>
  402910:	cmp	w0, #0x3
  402914:	b.ne	402b8c <ferror@plt+0xd3c>  // b.any
  402918:	cbnz	w22, 4029a0 <ferror@plt+0xb50>
  40291c:	cmp	w23, #0x1
  402920:	ccmp	w21, #0x1, #0x0, eq  // eq = none
  402924:	b.ne	40288c <ferror@plt+0xa3c>  // b.any
  402928:	add	x1, sp, #0x60
  40292c:	add	x0, sp, #0x50
  402930:	bl	401d40 <uuid_time@plt>
  402934:	add	x2, sp, #0x70
  402938:	mov	x3, #0x2a                  	// #42
  40293c:	mov	w1, #0x17                  	// #23
  402940:	add	x0, sp, #0x60
  402944:	bl	405038 <ferror@plt+0x31e8>
  402948:	add	x0, sp, #0x70
  40294c:	bl	401be0 <strdup@plt>
  402950:	mov	x2, x0
  402954:	cbnz	x0, 40287c <ferror@plt+0xa2c>
  402958:	adrp	x1, 405000 <ferror@plt+0x31b0>
  40295c:	mov	w0, #0x1                   	// #1
  402960:	add	x1, x1, #0x408
  402964:	bl	401e30 <err@plt>
  402968:	cbnz	w22, 4029a0 <ferror@plt+0xb50>
  40296c:	cmp	w21, #0x3
  402970:	b.eq	402a80 <ferror@plt+0xc30>  // b.none
  402974:	b.gt	4029f0 <ferror@plt+0xba0>
  402978:	cmp	w21, #0x1
  40297c:	b.eq	402a64 <ferror@plt+0xc14>  // b.none
  402980:	cmp	w21, #0x2
  402984:	b.ne	4029bc <ferror@plt+0xb6c>  // b.any
  402988:	adrp	x0, 405000 <ferror@plt+0x31b0>
  40298c:	add	x0, x0, #0x450
  402990:	bl	401be0 <strdup@plt>
  402994:	mov	x2, x0
  402998:	cbnz	x0, 40287c <ferror@plt+0xa2c>
  40299c:	b	402958 <ferror@plt+0xb08>
  4029a0:	adrp	x1, 405000 <ferror@plt+0x31b0>
  4029a4:	mov	w2, #0x5                   	// #5
  4029a8:	add	x1, x1, #0x420
  4029ac:	mov	x0, #0x0                   	// #0
  4029b0:	bl	401db0 <dcgettext@plt>
  4029b4:	cbnz	x0, 402870 <ferror@plt+0xa20>
  4029b8:	b	4028ec <ferror@plt+0xa9c>
  4029bc:	cbnz	w21, 4029d8 <ferror@plt+0xb88>
  4029c0:	mov	x0, x24
  4029c4:	adrp	x1, 405000 <ferror@plt+0x31b0>
  4029c8:	add	x1, x1, #0x470
  4029cc:	bl	401d20 <strspn@plt>
  4029d0:	cmp	x0, #0x24
  4029d4:	b.eq	402ad0 <ferror@plt+0xc80>  // b.none
  4029d8:	mov	x1, x25
  4029dc:	mov	w2, #0x5                   	// #5
  4029e0:	mov	x0, #0x0                   	// #0
  4029e4:	bl	401db0 <dcgettext@plt>
  4029e8:	cbnz	x0, 402870 <ferror@plt+0xa20>
  4029ec:	b	4028ec <ferror@plt+0xa9c>
  4029f0:	cmp	w21, #0x4
  4029f4:	b.eq	402a98 <ferror@plt+0xc48>  // b.none
  4029f8:	cmp	w21, #0x5
  4029fc:	b.ne	4029d8 <ferror@plt+0xb88>  // b.any
  402a00:	adrp	x1, 405000 <ferror@plt+0x31b0>
  402a04:	mov	w2, w21
  402a08:	add	x1, x1, #0x4b0
  402a0c:	mov	x0, #0x0                   	// #0
  402a10:	bl	401db0 <dcgettext@plt>
  402a14:	cbnz	x0, 402870 <ferror@plt+0xa20>
  402a18:	b	4028ec <ferror@plt+0xa9c>
  402a1c:	ldp	x25, x26, [sp, #64]
  402a20:	ldp	x19, x20, [sp, #16]
  402a24:	ldp	x21, x22, [sp, #32]
  402a28:	ldp	x23, x24, [sp, #48]
  402a2c:	ldp	x29, x30, [sp], #160
  402a30:	ret
  402a34:	adrp	x0, 405000 <ferror@plt+0x31b0>
  402a38:	add	x0, x0, #0x448
  402a3c:	bl	401be0 <strdup@plt>
  402a40:	mov	x2, x0
  402a44:	cbnz	x0, 40287c <ferror@plt+0xa2c>
  402a48:	b	402958 <ferror@plt+0xb08>
  402a4c:	adrp	x0, 405000 <ferror@plt+0x31b0>
  402a50:	add	x0, x0, #0x458
  402a54:	bl	401be0 <strdup@plt>
  402a58:	mov	x2, x0
  402a5c:	cbnz	x0, 40287c <ferror@plt+0xa2c>
  402a60:	b	402958 <ferror@plt+0xb08>
  402a64:	adrp	x1, 405000 <ferror@plt+0x31b0>
  402a68:	mov	w2, #0x5                   	// #5
  402a6c:	add	x1, x1, #0x488
  402a70:	mov	x0, #0x0                   	// #0
  402a74:	bl	401db0 <dcgettext@plt>
  402a78:	cbnz	x0, 402870 <ferror@plt+0xa20>
  402a7c:	b	4028ec <ferror@plt+0xa9c>
  402a80:	mov	x1, x26
  402a84:	mov	w2, #0x5                   	// #5
  402a88:	mov	x0, #0x0                   	// #0
  402a8c:	bl	401db0 <dcgettext@plt>
  402a90:	cbnz	x0, 402870 <ferror@plt+0xa20>
  402a94:	b	4028ec <ferror@plt+0xa9c>
  402a98:	adrp	x1, 405000 <ferror@plt+0x31b0>
  402a9c:	mov	w2, #0x5                   	// #5
  402aa0:	add	x1, x1, #0x4a8
  402aa4:	mov	x0, #0x0                   	// #0
  402aa8:	bl	401db0 <dcgettext@plt>
  402aac:	cbnz	x0, 402870 <ferror@plt+0xa20>
  402ab0:	b	4028ec <ferror@plt+0xa9c>
  402ab4:	add	x0, sp, #0x50
  402ab8:	bl	401bd0 <uuid_variant@plt>
  402abc:	mov	w23, w0
  402ac0:	add	x0, sp, #0x50
  402ac4:	bl	401d50 <uuid_type@plt>
  402ac8:	mov	w21, w0
  402acc:	b	402848 <ferror@plt+0x9f8>
  402ad0:	adrp	x1, 405000 <ferror@plt+0x31b0>
  402ad4:	mov	w2, #0x5                   	// #5
  402ad8:	add	x1, x1, #0x478
  402adc:	mov	x0, #0x0                   	// #0
  402ae0:	bl	401db0 <dcgettext@plt>
  402ae4:	cbnz	x0, 402870 <ferror@plt+0xa20>
  402ae8:	b	4028ec <ferror@plt+0xa9c>
  402aec:	mov	w2, #0x5                   	// #5
  402af0:	adrp	x1, 405000 <ferror@plt+0x31b0>
  402af4:	mov	x0, #0x0                   	// #0
  402af8:	add	x1, x1, #0x4c0
  402afc:	bl	401db0 <dcgettext@plt>
  402b00:	mov	x1, x0
  402b04:	mov	w0, #0x1                   	// #1
  402b08:	bl	401dc0 <errx@plt>
  402b0c:	mov	w2, #0x5                   	// #5
  402b10:	adrp	x1, 405000 <ferror@plt+0x31b0>
  402b14:	add	x1, x1, #0x3e8
  402b18:	stp	x25, x26, [sp, #64]
  402b1c:	bl	401db0 <dcgettext@plt>
  402b20:	mov	x1, x0
  402b24:	mov	w0, #0x1                   	// #1
  402b28:	bl	401dc0 <errx@plt>
  402b2c:	adrp	x3, 405000 <ferror@plt+0x31b0>
  402b30:	add	x3, x3, #0x858
  402b34:	adrp	x1, 405000 <ferror@plt+0x31b0>
  402b38:	adrp	x0, 405000 <ferror@plt+0x31b0>
  402b3c:	add	x3, x3, #0xa8
  402b40:	add	x1, x1, #0x358
  402b44:	add	x0, x0, #0x3e0
  402b48:	mov	w2, #0x96                  	// #150
  402b4c:	stp	x21, x22, [sp, #32]
  402b50:	stp	x25, x26, [sp, #64]
  402b54:	bl	401df0 <__assert_fail@plt>
  402b58:	adrp	x3, 405000 <ferror@plt+0x31b0>
  402b5c:	add	x3, x3, #0x858
  402b60:	adrp	x1, 405000 <ferror@plt+0x31b0>
  402b64:	adrp	x0, 405000 <ferror@plt+0x31b0>
  402b68:	add	x3, x3, #0xa8
  402b6c:	add	x1, x1, #0x358
  402b70:	add	x0, x0, #0x3d8
  402b74:	mov	w2, #0x95                  	// #149
  402b78:	stp	x19, x20, [sp, #16]
  402b7c:	stp	x21, x22, [sp, #32]
  402b80:	stp	x23, x24, [sp, #48]
  402b84:	stp	x25, x26, [sp, #64]
  402b88:	bl	401df0 <__assert_fail@plt>
  402b8c:	bl	401c40 <abort@plt>
  402b90:	str	xzr, [x1]
  402b94:	mov	x2, x0
  402b98:	cbz	x0, 402c10 <ferror@plt+0xdc0>
  402b9c:	ldrsb	w3, [x0]
  402ba0:	cmp	w3, #0x2f
  402ba4:	b.ne	402bfc <ferror@plt+0xdac>  // b.any
  402ba8:	ldrsb	w3, [x2, #1]
  402bac:	mov	x0, x2
  402bb0:	add	x2, x2, #0x1
  402bb4:	cmp	w3, #0x2f
  402bb8:	b.eq	402ba8 <ferror@plt+0xd58>  // b.none
  402bbc:	mov	x3, #0x1                   	// #1
  402bc0:	str	x3, [x1]
  402bc4:	ldrsb	w3, [x0, #1]
  402bc8:	cmp	w3, #0x2f
  402bcc:	ccmp	w3, #0x0, #0x4, ne  // ne = any
  402bd0:	b.eq	402bf8 <ferror@plt+0xda8>  // b.none
  402bd4:	sub	x2, x2, #0x1
  402bd8:	mov	x3, #0x2                   	// #2
  402bdc:	nop
  402be0:	str	x3, [x1]
  402be4:	ldrsb	w4, [x2, x3]
  402be8:	add	x3, x3, #0x1
  402bec:	cmp	w4, #0x2f
  402bf0:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  402bf4:	b.ne	402be0 <ferror@plt+0xd90>  // b.any
  402bf8:	ret
  402bfc:	mov	x0, #0x0                   	// #0
  402c00:	cbz	w3, 402bf8 <ferror@plt+0xda8>
  402c04:	mov	x0, x2
  402c08:	add	x2, x2, #0x1
  402c0c:	b	402bbc <ferror@plt+0xd6c>
  402c10:	mov	x0, #0x0                   	// #0
  402c14:	ret
  402c18:	stp	x29, x30, [sp, #-48]!
  402c1c:	mov	x29, sp
  402c20:	stp	x19, x20, [sp, #16]
  402c24:	mov	x20, x0
  402c28:	mov	w19, #0x0                   	// #0
  402c2c:	str	x21, [sp, #32]
  402c30:	mov	x21, x1
  402c34:	ldrsb	w1, [x0]
  402c38:	mov	x0, #0x0                   	// #0
  402c3c:	cbz	w1, 402c64 <ferror@plt+0xe14>
  402c40:	cmp	w1, #0x5c
  402c44:	b.eq	402c74 <ferror@plt+0xe24>  // b.none
  402c48:	mov	x0, x21
  402c4c:	bl	401d30 <strchr@plt>
  402c50:	cbnz	x0, 402ca0 <ferror@plt+0xe50>
  402c54:	add	w19, w19, #0x1
  402c58:	sxtw	x0, w19
  402c5c:	ldrsb	w1, [x20, w19, sxtw]
  402c60:	cbnz	w1, 402c40 <ferror@plt+0xdf0>
  402c64:	ldp	x19, x20, [sp, #16]
  402c68:	ldr	x21, [sp, #32]
  402c6c:	ldp	x29, x30, [sp], #48
  402c70:	ret
  402c74:	add	w0, w19, #0x1
  402c78:	ldrsb	w0, [x20, w0, sxtw]
  402c7c:	cbz	w0, 402ca0 <ferror@plt+0xe50>
  402c80:	add	w19, w19, #0x2
  402c84:	sxtw	x0, w19
  402c88:	ldrsb	w1, [x20, w19, sxtw]
  402c8c:	cbnz	w1, 402c40 <ferror@plt+0xdf0>
  402c90:	ldp	x19, x20, [sp, #16]
  402c94:	ldr	x21, [sp, #32]
  402c98:	ldp	x29, x30, [sp], #48
  402c9c:	ret
  402ca0:	sxtw	x0, w19
  402ca4:	ldp	x19, x20, [sp, #16]
  402ca8:	ldr	x21, [sp, #32]
  402cac:	ldp	x29, x30, [sp], #48
  402cb0:	ret
  402cb4:	nop
  402cb8:	stp	x29, x30, [sp, #-80]!
  402cbc:	mov	x29, sp
  402cc0:	stp	x19, x20, [sp, #16]
  402cc4:	mov	x19, x0
  402cc8:	stp	x21, x22, [sp, #32]
  402ccc:	mov	x22, x1
  402cd0:	mov	w21, w2
  402cd4:	str	x23, [sp, #48]
  402cd8:	adrp	x23, 418000 <ferror@plt+0x161b0>
  402cdc:	str	xzr, [sp, #72]
  402ce0:	bl	401e00 <__errno_location@plt>
  402ce4:	str	wzr, [x0]
  402ce8:	cbz	x19, 402cfc <ferror@plt+0xeac>
  402cec:	mov	x20, x0
  402cf0:	ldrsb	w0, [x19]
  402cf4:	adrp	x23, 418000 <ferror@plt+0x161b0>
  402cf8:	cbnz	w0, 402d14 <ferror@plt+0xec4>
  402cfc:	ldr	w0, [x23, #608]
  402d00:	adrp	x1, 405000 <ferror@plt+0x31b0>
  402d04:	mov	x3, x19
  402d08:	mov	x2, x22
  402d0c:	add	x1, x1, #0xa78
  402d10:	bl	401dc0 <errx@plt>
  402d14:	add	x1, sp, #0x48
  402d18:	mov	w2, w21
  402d1c:	mov	x0, x19
  402d20:	mov	w3, #0x0                   	// #0
  402d24:	bl	401bc0 <__strtoul_internal@plt>
  402d28:	ldr	w1, [x20]
  402d2c:	cbnz	w1, 402d5c <ferror@plt+0xf0c>
  402d30:	ldr	x1, [sp, #72]
  402d34:	cmp	x1, x19
  402d38:	b.eq	402cfc <ferror@plt+0xeac>  // b.none
  402d3c:	cbz	x1, 402d48 <ferror@plt+0xef8>
  402d40:	ldrsb	w1, [x1]
  402d44:	cbnz	w1, 402cfc <ferror@plt+0xeac>
  402d48:	ldp	x19, x20, [sp, #16]
  402d4c:	ldp	x21, x22, [sp, #32]
  402d50:	ldr	x23, [sp, #48]
  402d54:	ldp	x29, x30, [sp], #80
  402d58:	ret
  402d5c:	ldr	w0, [x23, #608]
  402d60:	cmp	w1, #0x22
  402d64:	b.ne	402cfc <ferror@plt+0xeac>  // b.any
  402d68:	adrp	x1, 405000 <ferror@plt+0x31b0>
  402d6c:	mov	x3, x19
  402d70:	mov	x2, x22
  402d74:	add	x1, x1, #0xa78
  402d78:	bl	401e30 <err@plt>
  402d7c:	nop
  402d80:	stp	x29, x30, [sp, #-32]!
  402d84:	mov	x29, sp
  402d88:	stp	x19, x20, [sp, #16]
  402d8c:	mov	x19, x1
  402d90:	mov	x20, x0
  402d94:	bl	401e00 <__errno_location@plt>
  402d98:	mov	x4, x0
  402d9c:	adrp	x0, 418000 <ferror@plt+0x161b0>
  402da0:	mov	w5, #0x22                  	// #34
  402da4:	adrp	x1, 405000 <ferror@plt+0x31b0>
  402da8:	mov	x3, x20
  402dac:	ldr	w0, [x0, #608]
  402db0:	mov	x2, x19
  402db4:	str	w5, [x4]
  402db8:	add	x1, x1, #0xa78
  402dbc:	bl	401e30 <err@plt>
  402dc0:	stp	x29, x30, [sp, #-32]!
  402dc4:	mov	x29, sp
  402dc8:	stp	x19, x20, [sp, #16]
  402dcc:	mov	x20, x1
  402dd0:	mov	x19, x0
  402dd4:	bl	402cb8 <ferror@plt+0xe68>
  402dd8:	mov	x1, #0xffffffff            	// #4294967295
  402ddc:	cmp	x0, x1
  402de0:	b.hi	402df0 <ferror@plt+0xfa0>  // b.pmore
  402de4:	ldp	x19, x20, [sp, #16]
  402de8:	ldp	x29, x30, [sp], #32
  402dec:	ret
  402df0:	mov	x1, x20
  402df4:	mov	x0, x19
  402df8:	bl	402d80 <ferror@plt+0xf30>
  402dfc:	nop
  402e00:	adrp	x1, 418000 <ferror@plt+0x161b0>
  402e04:	str	w0, [x1, #608]
  402e08:	ret
  402e0c:	nop
  402e10:	stp	x29, x30, [sp, #-128]!
  402e14:	mov	x29, sp
  402e18:	stp	x19, x20, [sp, #16]
  402e1c:	mov	x20, x0
  402e20:	stp	x21, x22, [sp, #32]
  402e24:	mov	x22, x1
  402e28:	stp	x23, x24, [sp, #48]
  402e2c:	mov	x23, x2
  402e30:	str	xzr, [x1]
  402e34:	bl	401e00 <__errno_location@plt>
  402e38:	mov	x21, x0
  402e3c:	cbz	x20, 4030d0 <ferror@plt+0x1280>
  402e40:	ldrsb	w19, [x20]
  402e44:	cbz	w19, 4030d0 <ferror@plt+0x1280>
  402e48:	bl	401cb0 <__ctype_b_loc@plt>
  402e4c:	mov	x24, x0
  402e50:	mov	x2, x20
  402e54:	ldr	x0, [x0]
  402e58:	b	402e60 <ferror@plt+0x1010>
  402e5c:	ldrsb	w19, [x2, #1]!
  402e60:	ubfiz	x1, x19, #1, #8
  402e64:	ldrh	w1, [x0, x1]
  402e68:	tbnz	w1, #13, 402e5c <ferror@plt+0x100c>
  402e6c:	cmp	w19, #0x2d
  402e70:	b.eq	4030d0 <ferror@plt+0x1280>  // b.none
  402e74:	stp	x25, x26, [sp, #64]
  402e78:	mov	x0, x20
  402e7c:	mov	w3, #0x0                   	// #0
  402e80:	stp	x27, x28, [sp, #80]
  402e84:	add	x27, sp, #0x78
  402e88:	mov	x1, x27
  402e8c:	str	wzr, [x21]
  402e90:	mov	w2, #0x0                   	// #0
  402e94:	str	xzr, [sp, #120]
  402e98:	bl	401bc0 <__strtoul_internal@plt>
  402e9c:	mov	x25, x0
  402ea0:	ldr	x28, [sp, #120]
  402ea4:	ldr	w0, [x21]
  402ea8:	cmp	x28, x20
  402eac:	b.eq	4030c0 <ferror@plt+0x1270>  // b.none
  402eb0:	cbnz	w0, 4030f0 <ferror@plt+0x12a0>
  402eb4:	cbz	x28, 403164 <ferror@plt+0x1314>
  402eb8:	ldrsb	w0, [x28]
  402ebc:	mov	w20, #0x0                   	// #0
  402ec0:	mov	x26, #0x0                   	// #0
  402ec4:	cbz	w0, 403164 <ferror@plt+0x1314>
  402ec8:	ldrsb	w0, [x28, #1]
  402ecc:	cmp	w0, #0x69
  402ed0:	b.eq	402f7c <ferror@plt+0x112c>  // b.none
  402ed4:	and	w1, w0, #0xffffffdf
  402ed8:	cmp	w1, #0x42
  402edc:	b.ne	403154 <ferror@plt+0x1304>  // b.any
  402ee0:	ldrsb	w0, [x28, #2]
  402ee4:	cbz	w0, 40319c <ferror@plt+0x134c>
  402ee8:	bl	401b00 <localeconv@plt>
  402eec:	cbz	x0, 4030c8 <ferror@plt+0x1278>
  402ef0:	ldr	x1, [x0]
  402ef4:	cbz	x1, 4030c8 <ferror@plt+0x1278>
  402ef8:	mov	x0, x1
  402efc:	str	x1, [sp, #104]
  402f00:	bl	4019f0 <strlen@plt>
  402f04:	mov	x19, x0
  402f08:	cbnz	x26, 4030c8 <ferror@plt+0x1278>
  402f0c:	ldrsb	w0, [x28]
  402f10:	cbz	w0, 4030c8 <ferror@plt+0x1278>
  402f14:	ldr	x1, [sp, #104]
  402f18:	mov	x2, x19
  402f1c:	mov	x0, x1
  402f20:	mov	x1, x28
  402f24:	bl	401b50 <strncmp@plt>
  402f28:	cbnz	w0, 4030c8 <ferror@plt+0x1278>
  402f2c:	ldrsb	w4, [x28, x19]
  402f30:	add	x1, x28, x19
  402f34:	cmp	w4, #0x30
  402f38:	b.ne	403178 <ferror@plt+0x1328>  // b.any
  402f3c:	add	w0, w20, #0x1
  402f40:	mov	x19, x1
  402f44:	nop
  402f48:	sub	w3, w19, w1
  402f4c:	ldrsb	w4, [x19, #1]!
  402f50:	add	w20, w3, w0
  402f54:	cmp	w4, #0x30
  402f58:	b.eq	402f48 <ferror@plt+0x10f8>  // b.none
  402f5c:	ldr	x0, [x24]
  402f60:	ldrh	w0, [x0, w4, sxtw #1]
  402f64:	tbnz	w0, #11, 403104 <ferror@plt+0x12b4>
  402f68:	mov	x28, x19
  402f6c:	str	x19, [sp, #120]
  402f70:	ldrsb	w0, [x28, #1]
  402f74:	cmp	w0, #0x69
  402f78:	b.ne	402ed4 <ferror@plt+0x1084>  // b.any
  402f7c:	ldrsb	w0, [x28, #2]
  402f80:	and	w0, w0, #0xffffffdf
  402f84:	cmp	w0, #0x42
  402f88:	b.ne	402ee8 <ferror@plt+0x1098>  // b.any
  402f8c:	ldrsb	w0, [x28, #3]
  402f90:	cbnz	w0, 402ee8 <ferror@plt+0x1098>
  402f94:	mov	x19, #0x400                 	// #1024
  402f98:	ldrsb	w27, [x28]
  402f9c:	adrp	x24, 405000 <ferror@plt+0x31b0>
  402fa0:	add	x24, x24, #0xa88
  402fa4:	mov	x0, x24
  402fa8:	mov	w1, w27
  402fac:	bl	401d30 <strchr@plt>
  402fb0:	cbz	x0, 4031a4 <ferror@plt+0x1354>
  402fb4:	sub	x1, x0, x24
  402fb8:	add	w1, w1, #0x1
  402fbc:	cbz	w1, 4031c0 <ferror@plt+0x1370>
  402fc0:	sxtw	x2, w19
  402fc4:	umulh	x0, x25, x2
  402fc8:	cbnz	x0, 403190 <ferror@plt+0x1340>
  402fcc:	sub	w0, w1, #0x2
  402fd0:	b	402fe0 <ferror@plt+0x1190>
  402fd4:	umulh	x3, x25, x2
  402fd8:	sub	w0, w0, #0x1
  402fdc:	cbnz	x3, 403190 <ferror@plt+0x1340>
  402fe0:	mul	x25, x25, x2
  402fe4:	cmn	w0, #0x1
  402fe8:	b.ne	402fd4 <ferror@plt+0x1184>  // b.any
  402fec:	mov	w0, #0x0                   	// #0
  402ff0:	cbz	x23, 402ff8 <ferror@plt+0x11a8>
  402ff4:	str	w1, [x23]
  402ff8:	cmp	x26, #0x0
  402ffc:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  403000:	b.eq	4030ac <ferror@plt+0x125c>  // b.none
  403004:	sub	w1, w1, #0x2
  403008:	mov	x5, #0x1                   	// #1
  40300c:	b	40301c <ferror@plt+0x11cc>
  403010:	umulh	x2, x5, x19
  403014:	sub	w1, w1, #0x1
  403018:	cbnz	x2, 403028 <ferror@plt+0x11d8>
  40301c:	mul	x5, x5, x19
  403020:	cmn	w1, #0x1
  403024:	b.ne	403010 <ferror@plt+0x11c0>  // b.any
  403028:	cmp	x26, #0xa
  40302c:	mov	x1, #0xa                   	// #10
  403030:	b.ls	403048 <ferror@plt+0x11f8>  // b.plast
  403034:	nop
  403038:	add	x1, x1, x1, lsl #2
  40303c:	cmp	x26, x1, lsl #1
  403040:	lsl	x1, x1, #1
  403044:	b.hi	403038 <ferror@plt+0x11e8>  // b.pmore
  403048:	cbz	w20, 403064 <ferror@plt+0x1214>
  40304c:	mov	w2, #0x0                   	// #0
  403050:	add	x1, x1, x1, lsl #2
  403054:	add	w2, w2, #0x1
  403058:	cmp	w20, w2
  40305c:	lsl	x1, x1, #1
  403060:	b.ne	403050 <ferror@plt+0x1200>  // b.any
  403064:	mov	x8, #0xcccccccccccccccc    	// #-3689348814741910324
  403068:	mov	x4, #0x1                   	// #1
  40306c:	movk	x8, #0xcccd
  403070:	umulh	x6, x26, x8
  403074:	add	x7, x4, x4, lsl #2
  403078:	mov	x3, x4
  40307c:	cmp	x26, #0x9
  403080:	lsl	x4, x7, #1
  403084:	lsr	x2, x6, #3
  403088:	add	x2, x2, x2, lsl #2
  40308c:	sub	x2, x26, x2, lsl #1
  403090:	lsr	x26, x6, #3
  403094:	cbz	x2, 4030a8 <ferror@plt+0x1258>
  403098:	udiv	x3, x1, x3
  40309c:	udiv	x2, x3, x2
  4030a0:	udiv	x2, x5, x2
  4030a4:	add	x25, x25, x2
  4030a8:	b.hi	403070 <ferror@plt+0x1220>  // b.pmore
  4030ac:	str	x25, [x22]
  4030b0:	tbnz	w0, #31, 403180 <ferror@plt+0x1330>
  4030b4:	ldp	x25, x26, [sp, #64]
  4030b8:	ldp	x27, x28, [sp, #80]
  4030bc:	b	4030dc <ferror@plt+0x128c>
  4030c0:	cbnz	w0, 4030fc <ferror@plt+0x12ac>
  4030c4:	nop
  4030c8:	ldp	x25, x26, [sp, #64]
  4030cc:	ldp	x27, x28, [sp, #80]
  4030d0:	mov	w1, #0x16                  	// #22
  4030d4:	mov	w0, #0xffffffea            	// #-22
  4030d8:	str	w1, [x21]
  4030dc:	ldp	x19, x20, [sp, #16]
  4030e0:	ldp	x21, x22, [sp, #32]
  4030e4:	ldp	x23, x24, [sp, #48]
  4030e8:	ldp	x29, x30, [sp], #128
  4030ec:	ret
  4030f0:	sub	x1, x25, #0x1
  4030f4:	cmn	x1, #0x3
  4030f8:	b.ls	402eb4 <ferror@plt+0x1064>  // b.plast
  4030fc:	neg	w0, w0
  403100:	b	4030b0 <ferror@plt+0x1260>
  403104:	str	wzr, [x21]
  403108:	mov	x1, x27
  40310c:	mov	x0, x19
  403110:	mov	w3, #0x0                   	// #0
  403114:	mov	w2, #0x0                   	// #0
  403118:	str	xzr, [sp, #120]
  40311c:	bl	401bc0 <__strtoul_internal@plt>
  403120:	mov	x26, x0
  403124:	ldr	x28, [sp, #120]
  403128:	ldr	w0, [x21]
  40312c:	cmp	x28, x19
  403130:	b.eq	4030c0 <ferror@plt+0x1270>  // b.none
  403134:	cbz	w0, 40315c <ferror@plt+0x130c>
  403138:	sub	x1, x26, #0x1
  40313c:	cmn	x1, #0x3
  403140:	b.hi	4030fc <ferror@plt+0x12ac>  // b.pmore
  403144:	cbz	x28, 4030c8 <ferror@plt+0x1278>
  403148:	ldrsb	w0, [x28]
  40314c:	cbnz	w0, 402ec8 <ferror@plt+0x1078>
  403150:	b	4030c8 <ferror@plt+0x1278>
  403154:	cbnz	w0, 402ee8 <ferror@plt+0x1098>
  403158:	b	402f94 <ferror@plt+0x1144>
  40315c:	cbnz	x26, 403144 <ferror@plt+0x12f4>
  403160:	b	402ec8 <ferror@plt+0x1078>
  403164:	mov	w0, #0x0                   	// #0
  403168:	ldp	x27, x28, [sp, #80]
  40316c:	str	x25, [x22]
  403170:	ldp	x25, x26, [sp, #64]
  403174:	b	4030dc <ferror@plt+0x128c>
  403178:	mov	x19, x1
  40317c:	b	402f5c <ferror@plt+0x110c>
  403180:	neg	w1, w0
  403184:	ldp	x25, x26, [sp, #64]
  403188:	ldp	x27, x28, [sp, #80]
  40318c:	b	4030d8 <ferror@plt+0x1288>
  403190:	mov	w0, #0xffffffde            	// #-34
  403194:	cbnz	x23, 402ff4 <ferror@plt+0x11a4>
  403198:	b	402ff8 <ferror@plt+0x11a8>
  40319c:	mov	x19, #0x3e8                 	// #1000
  4031a0:	b	402f98 <ferror@plt+0x1148>
  4031a4:	adrp	x1, 405000 <ferror@plt+0x31b0>
  4031a8:	add	x24, x1, #0xa98
  4031ac:	mov	x0, x24
  4031b0:	mov	w1, w27
  4031b4:	bl	401d30 <strchr@plt>
  4031b8:	cbnz	x0, 402fb4 <ferror@plt+0x1164>
  4031bc:	b	4030c8 <ferror@plt+0x1278>
  4031c0:	mov	w0, #0x0                   	// #0
  4031c4:	cbnz	x23, 402ff4 <ferror@plt+0x11a4>
  4031c8:	ldp	x27, x28, [sp, #80]
  4031cc:	str	x25, [x22]
  4031d0:	ldp	x25, x26, [sp, #64]
  4031d4:	b	4030dc <ferror@plt+0x128c>
  4031d8:	mov	x2, #0x0                   	// #0
  4031dc:	b	402e10 <ferror@plt+0xfc0>
  4031e0:	stp	x29, x30, [sp, #-48]!
  4031e4:	mov	x29, sp
  4031e8:	stp	x21, x22, [sp, #32]
  4031ec:	mov	x22, x1
  4031f0:	cbz	x0, 403250 <ferror@plt+0x1400>
  4031f4:	mov	x21, x0
  4031f8:	stp	x19, x20, [sp, #16]
  4031fc:	mov	x20, x0
  403200:	b	40321c <ferror@plt+0x13cc>
  403204:	bl	401cb0 <__ctype_b_loc@plt>
  403208:	ubfiz	x19, x19, #1, #8
  40320c:	ldr	x2, [x0]
  403210:	ldrh	w2, [x2, x19]
  403214:	tbz	w2, #11, 403224 <ferror@plt+0x13d4>
  403218:	add	x20, x20, #0x1
  40321c:	ldrsb	w19, [x20]
  403220:	cbnz	w19, 403204 <ferror@plt+0x13b4>
  403224:	cbz	x22, 40322c <ferror@plt+0x13dc>
  403228:	str	x20, [x22]
  40322c:	cmp	x20, x21
  403230:	b.ls	403268 <ferror@plt+0x1418>  // b.plast
  403234:	ldrsb	w1, [x20]
  403238:	mov	w0, #0x1                   	// #1
  40323c:	ldp	x19, x20, [sp, #16]
  403240:	cbnz	w1, 403258 <ferror@plt+0x1408>
  403244:	ldp	x21, x22, [sp, #32]
  403248:	ldp	x29, x30, [sp], #48
  40324c:	ret
  403250:	cbz	x1, 403258 <ferror@plt+0x1408>
  403254:	str	xzr, [x1]
  403258:	mov	w0, #0x0                   	// #0
  40325c:	ldp	x21, x22, [sp, #32]
  403260:	ldp	x29, x30, [sp], #48
  403264:	ret
  403268:	mov	w0, #0x0                   	// #0
  40326c:	ldp	x19, x20, [sp, #16]
  403270:	b	40325c <ferror@plt+0x140c>
  403274:	nop
  403278:	stp	x29, x30, [sp, #-48]!
  40327c:	mov	x29, sp
  403280:	stp	x21, x22, [sp, #32]
  403284:	mov	x22, x1
  403288:	cbz	x0, 4032e8 <ferror@plt+0x1498>
  40328c:	mov	x21, x0
  403290:	stp	x19, x20, [sp, #16]
  403294:	mov	x20, x0
  403298:	b	4032b4 <ferror@plt+0x1464>
  40329c:	bl	401cb0 <__ctype_b_loc@plt>
  4032a0:	ubfiz	x19, x19, #1, #8
  4032a4:	ldr	x2, [x0]
  4032a8:	ldrh	w2, [x2, x19]
  4032ac:	tbz	w2, #12, 4032bc <ferror@plt+0x146c>
  4032b0:	add	x20, x20, #0x1
  4032b4:	ldrsb	w19, [x20]
  4032b8:	cbnz	w19, 40329c <ferror@plt+0x144c>
  4032bc:	cbz	x22, 4032c4 <ferror@plt+0x1474>
  4032c0:	str	x20, [x22]
  4032c4:	cmp	x20, x21
  4032c8:	b.ls	403300 <ferror@plt+0x14b0>  // b.plast
  4032cc:	ldrsb	w1, [x20]
  4032d0:	mov	w0, #0x1                   	// #1
  4032d4:	ldp	x19, x20, [sp, #16]
  4032d8:	cbnz	w1, 4032f0 <ferror@plt+0x14a0>
  4032dc:	ldp	x21, x22, [sp, #32]
  4032e0:	ldp	x29, x30, [sp], #48
  4032e4:	ret
  4032e8:	cbz	x1, 4032f0 <ferror@plt+0x14a0>
  4032ec:	str	xzr, [x1]
  4032f0:	mov	w0, #0x0                   	// #0
  4032f4:	ldp	x21, x22, [sp, #32]
  4032f8:	ldp	x29, x30, [sp], #48
  4032fc:	ret
  403300:	mov	w0, #0x0                   	// #0
  403304:	ldp	x19, x20, [sp, #16]
  403308:	b	4032f4 <ferror@plt+0x14a4>
  40330c:	nop
  403310:	stp	x29, x30, [sp, #-128]!
  403314:	mov	x29, sp
  403318:	stp	x19, x20, [sp, #16]
  40331c:	mov	x20, x0
  403320:	mov	w0, #0xffffffd0            	// #-48
  403324:	stp	x21, x22, [sp, #32]
  403328:	mov	x21, x1
  40332c:	add	x22, sp, #0x80
  403330:	add	x1, sp, #0x50
  403334:	stp	x22, x22, [sp, #48]
  403338:	str	x1, [sp, #64]
  40333c:	stp	w0, wzr, [sp, #72]
  403340:	stp	x2, x3, [sp, #80]
  403344:	stp	x4, x5, [sp, #96]
  403348:	stp	x6, x7, [sp, #112]
  40334c:	b	403398 <ferror@plt+0x1548>
  403350:	ldr	x1, [x2]
  403354:	add	x0, x2, #0xf
  403358:	and	x0, x0, #0xfffffffffffffff8
  40335c:	str	x0, [sp, #48]
  403360:	cbz	x1, 4033d8 <ferror@plt+0x1588>
  403364:	ldr	x2, [sp, #48]
  403368:	add	x0, x2, #0xf
  40336c:	and	x0, x0, #0xfffffffffffffff8
  403370:	str	x0, [sp, #48]
  403374:	ldr	x19, [x2]
  403378:	cbz	x19, 4033d8 <ferror@plt+0x1588>
  40337c:	mov	x0, x20
  403380:	bl	401c90 <strcmp@plt>
  403384:	cbz	w0, 4033f4 <ferror@plt+0x15a4>
  403388:	mov	x1, x19
  40338c:	mov	x0, x20
  403390:	bl	401c90 <strcmp@plt>
  403394:	cbz	w0, 4033f8 <ferror@plt+0x15a8>
  403398:	ldr	w3, [sp, #72]
  40339c:	ldr	x2, [sp, #48]
  4033a0:	tbz	w3, #31, 403350 <ferror@plt+0x1500>
  4033a4:	add	w0, w3, #0x8
  4033a8:	str	w0, [sp, #72]
  4033ac:	cmp	w0, #0x0
  4033b0:	b.gt	403350 <ferror@plt+0x1500>
  4033b4:	ldr	x1, [x22, w3, sxtw]
  4033b8:	cbz	x1, 4033d8 <ferror@plt+0x1588>
  4033bc:	cbz	w0, 403368 <ferror@plt+0x1518>
  4033c0:	add	w3, w3, #0x10
  4033c4:	str	w3, [sp, #72]
  4033c8:	cmp	w3, #0x0
  4033cc:	b.gt	403368 <ferror@plt+0x1518>
  4033d0:	add	x2, x22, w0, sxtw
  4033d4:	b	403374 <ferror@plt+0x1524>
  4033d8:	adrp	x0, 418000 <ferror@plt+0x161b0>
  4033dc:	adrp	x1, 405000 <ferror@plt+0x31b0>
  4033e0:	mov	x3, x20
  4033e4:	mov	x2, x21
  4033e8:	ldr	w0, [x0, #608]
  4033ec:	add	x1, x1, #0xa78
  4033f0:	bl	401dc0 <errx@plt>
  4033f4:	mov	w0, #0x1                   	// #1
  4033f8:	ldp	x19, x20, [sp, #16]
  4033fc:	ldp	x21, x22, [sp, #32]
  403400:	ldp	x29, x30, [sp], #128
  403404:	ret
  403408:	cbz	x1, 403434 <ferror@plt+0x15e4>
  40340c:	add	x3, x0, x1
  403410:	sxtb	w2, w2
  403414:	b	403428 <ferror@plt+0x15d8>
  403418:	b.eq	403438 <ferror@plt+0x15e8>  // b.none
  40341c:	add	x0, x0, #0x1
  403420:	cmp	x3, x0
  403424:	b.eq	403434 <ferror@plt+0x15e4>  // b.none
  403428:	ldrsb	w1, [x0]
  40342c:	cmp	w2, w1
  403430:	cbnz	w1, 403418 <ferror@plt+0x15c8>
  403434:	mov	x0, #0x0                   	// #0
  403438:	ret
  40343c:	nop
  403440:	stp	x29, x30, [sp, #-32]!
  403444:	mov	w2, #0xa                   	// #10
  403448:	mov	x29, sp
  40344c:	stp	x19, x20, [sp, #16]
  403450:	mov	x20, x1
  403454:	mov	x19, x0
  403458:	bl	402dc0 <ferror@plt+0xf70>
  40345c:	mov	w1, #0xffff                	// #65535
  403460:	cmp	w0, w1
  403464:	b.hi	403474 <ferror@plt+0x1624>  // b.pmore
  403468:	ldp	x19, x20, [sp, #16]
  40346c:	ldp	x29, x30, [sp], #32
  403470:	ret
  403474:	mov	x1, x20
  403478:	mov	x0, x19
  40347c:	bl	402d80 <ferror@plt+0xf30>
  403480:	stp	x29, x30, [sp, #-32]!
  403484:	mov	w2, #0x10                  	// #16
  403488:	mov	x29, sp
  40348c:	stp	x19, x20, [sp, #16]
  403490:	mov	x20, x1
  403494:	mov	x19, x0
  403498:	bl	402dc0 <ferror@plt+0xf70>
  40349c:	mov	w1, #0xffff                	// #65535
  4034a0:	cmp	w0, w1
  4034a4:	b.hi	4034b4 <ferror@plt+0x1664>  // b.pmore
  4034a8:	ldp	x19, x20, [sp, #16]
  4034ac:	ldp	x29, x30, [sp], #32
  4034b0:	ret
  4034b4:	mov	x1, x20
  4034b8:	mov	x0, x19
  4034bc:	bl	402d80 <ferror@plt+0xf30>
  4034c0:	mov	w2, #0xa                   	// #10
  4034c4:	b	402dc0 <ferror@plt+0xf70>
  4034c8:	mov	w2, #0x10                  	// #16
  4034cc:	b	402dc0 <ferror@plt+0xf70>
  4034d0:	stp	x29, x30, [sp, #-64]!
  4034d4:	mov	x29, sp
  4034d8:	stp	x19, x20, [sp, #16]
  4034dc:	mov	x19, x0
  4034e0:	stp	x21, x22, [sp, #32]
  4034e4:	mov	x21, x1
  4034e8:	adrp	x22, 418000 <ferror@plt+0x161b0>
  4034ec:	str	xzr, [sp, #56]
  4034f0:	bl	401e00 <__errno_location@plt>
  4034f4:	str	wzr, [x0]
  4034f8:	cbz	x19, 40350c <ferror@plt+0x16bc>
  4034fc:	mov	x20, x0
  403500:	ldrsb	w0, [x19]
  403504:	adrp	x22, 418000 <ferror@plt+0x161b0>
  403508:	cbnz	w0, 403524 <ferror@plt+0x16d4>
  40350c:	ldr	w0, [x22, #608]
  403510:	adrp	x1, 405000 <ferror@plt+0x31b0>
  403514:	mov	x3, x19
  403518:	mov	x2, x21
  40351c:	add	x1, x1, #0xa78
  403520:	bl	401dc0 <errx@plt>
  403524:	add	x1, sp, #0x38
  403528:	mov	x0, x19
  40352c:	mov	w3, #0x0                   	// #0
  403530:	mov	w2, #0xa                   	// #10
  403534:	bl	401b40 <__strtol_internal@plt>
  403538:	ldr	w1, [x20]
  40353c:	cbnz	w1, 403568 <ferror@plt+0x1718>
  403540:	ldr	x1, [sp, #56]
  403544:	cmp	x1, x19
  403548:	b.eq	40350c <ferror@plt+0x16bc>  // b.none
  40354c:	cbz	x1, 403558 <ferror@plt+0x1708>
  403550:	ldrsb	w1, [x1]
  403554:	cbnz	w1, 40350c <ferror@plt+0x16bc>
  403558:	ldp	x19, x20, [sp, #16]
  40355c:	ldp	x21, x22, [sp, #32]
  403560:	ldp	x29, x30, [sp], #64
  403564:	ret
  403568:	ldr	w0, [x22, #608]
  40356c:	cmp	w1, #0x22
  403570:	b.ne	40350c <ferror@plt+0x16bc>  // b.any
  403574:	adrp	x1, 405000 <ferror@plt+0x31b0>
  403578:	mov	x3, x19
  40357c:	mov	x2, x21
  403580:	add	x1, x1, #0xa78
  403584:	bl	401e30 <err@plt>
  403588:	stp	x29, x30, [sp, #-32]!
  40358c:	mov	x29, sp
  403590:	stp	x19, x20, [sp, #16]
  403594:	mov	x19, x1
  403598:	mov	x20, x0
  40359c:	bl	4034d0 <ferror@plt+0x1680>
  4035a0:	mov	x2, #0x80000000            	// #2147483648
  4035a4:	add	x2, x0, x2
  4035a8:	mov	x1, #0xffffffff            	// #4294967295
  4035ac:	cmp	x2, x1
  4035b0:	b.hi	4035c0 <ferror@plt+0x1770>  // b.pmore
  4035b4:	ldp	x19, x20, [sp, #16]
  4035b8:	ldp	x29, x30, [sp], #32
  4035bc:	ret
  4035c0:	bl	401e00 <__errno_location@plt>
  4035c4:	mov	x4, x0
  4035c8:	adrp	x0, 418000 <ferror@plt+0x161b0>
  4035cc:	mov	w5, #0x22                  	// #34
  4035d0:	adrp	x1, 405000 <ferror@plt+0x31b0>
  4035d4:	mov	x3, x20
  4035d8:	ldr	w0, [x0, #608]
  4035dc:	mov	x2, x19
  4035e0:	str	w5, [x4]
  4035e4:	add	x1, x1, #0xa78
  4035e8:	bl	401e30 <err@plt>
  4035ec:	nop
  4035f0:	stp	x29, x30, [sp, #-32]!
  4035f4:	mov	x29, sp
  4035f8:	stp	x19, x20, [sp, #16]
  4035fc:	mov	x19, x1
  403600:	mov	x20, x0
  403604:	bl	403588 <ferror@plt+0x1738>
  403608:	add	w2, w0, #0x8, lsl #12
  40360c:	mov	w1, #0xffff                	// #65535
  403610:	cmp	w2, w1
  403614:	b.hi	403624 <ferror@plt+0x17d4>  // b.pmore
  403618:	ldp	x19, x20, [sp, #16]
  40361c:	ldp	x29, x30, [sp], #32
  403620:	ret
  403624:	bl	401e00 <__errno_location@plt>
  403628:	mov	x4, x0
  40362c:	adrp	x0, 418000 <ferror@plt+0x161b0>
  403630:	mov	w5, #0x22                  	// #34
  403634:	adrp	x1, 405000 <ferror@plt+0x31b0>
  403638:	mov	x3, x20
  40363c:	ldr	w0, [x0, #608]
  403640:	mov	x2, x19
  403644:	str	w5, [x4]
  403648:	add	x1, x1, #0xa78
  40364c:	bl	401e30 <err@plt>
  403650:	mov	w2, #0xa                   	// #10
  403654:	b	402cb8 <ferror@plt+0xe68>
  403658:	mov	w2, #0x10                  	// #16
  40365c:	b	402cb8 <ferror@plt+0xe68>
  403660:	stp	x29, x30, [sp, #-64]!
  403664:	mov	x29, sp
  403668:	stp	x19, x20, [sp, #16]
  40366c:	mov	x19, x0
  403670:	stp	x21, x22, [sp, #32]
  403674:	mov	x21, x1
  403678:	adrp	x22, 418000 <ferror@plt+0x161b0>
  40367c:	str	xzr, [sp, #56]
  403680:	bl	401e00 <__errno_location@plt>
  403684:	str	wzr, [x0]
  403688:	cbz	x19, 40369c <ferror@plt+0x184c>
  40368c:	mov	x20, x0
  403690:	ldrsb	w0, [x19]
  403694:	adrp	x22, 418000 <ferror@plt+0x161b0>
  403698:	cbnz	w0, 4036b4 <ferror@plt+0x1864>
  40369c:	ldr	w0, [x22, #608]
  4036a0:	adrp	x1, 405000 <ferror@plt+0x31b0>
  4036a4:	mov	x3, x19
  4036a8:	mov	x2, x21
  4036ac:	add	x1, x1, #0xa78
  4036b0:	bl	401dc0 <errx@plt>
  4036b4:	mov	x0, x19
  4036b8:	add	x1, sp, #0x38
  4036bc:	bl	401a60 <strtod@plt>
  4036c0:	ldr	w0, [x20]
  4036c4:	cbnz	w0, 4036f0 <ferror@plt+0x18a0>
  4036c8:	ldr	x0, [sp, #56]
  4036cc:	cmp	x0, x19
  4036d0:	b.eq	40369c <ferror@plt+0x184c>  // b.none
  4036d4:	cbz	x0, 4036e0 <ferror@plt+0x1890>
  4036d8:	ldrsb	w0, [x0]
  4036dc:	cbnz	w0, 40369c <ferror@plt+0x184c>
  4036e0:	ldp	x19, x20, [sp, #16]
  4036e4:	ldp	x21, x22, [sp, #32]
  4036e8:	ldp	x29, x30, [sp], #64
  4036ec:	ret
  4036f0:	cmp	w0, #0x22
  4036f4:	ldr	w0, [x22, #608]
  4036f8:	b.ne	40369c <ferror@plt+0x184c>  // b.any
  4036fc:	adrp	x1, 405000 <ferror@plt+0x31b0>
  403700:	mov	x3, x19
  403704:	mov	x2, x21
  403708:	add	x1, x1, #0xa78
  40370c:	bl	401e30 <err@plt>
  403710:	stp	x29, x30, [sp, #-64]!
  403714:	mov	x29, sp
  403718:	stp	x19, x20, [sp, #16]
  40371c:	mov	x19, x0
  403720:	stp	x21, x22, [sp, #32]
  403724:	mov	x21, x1
  403728:	adrp	x22, 418000 <ferror@plt+0x161b0>
  40372c:	str	xzr, [sp, #56]
  403730:	bl	401e00 <__errno_location@plt>
  403734:	str	wzr, [x0]
  403738:	cbz	x19, 40374c <ferror@plt+0x18fc>
  40373c:	mov	x20, x0
  403740:	ldrsb	w0, [x19]
  403744:	adrp	x22, 418000 <ferror@plt+0x161b0>
  403748:	cbnz	w0, 403764 <ferror@plt+0x1914>
  40374c:	ldr	w0, [x22, #608]
  403750:	adrp	x1, 405000 <ferror@plt+0x31b0>
  403754:	mov	x3, x19
  403758:	mov	x2, x21
  40375c:	add	x1, x1, #0xa78
  403760:	bl	401dc0 <errx@plt>
  403764:	add	x1, sp, #0x38
  403768:	mov	x0, x19
  40376c:	mov	w2, #0xa                   	// #10
  403770:	bl	401cc0 <strtol@plt>
  403774:	ldr	w1, [x20]
  403778:	cbnz	w1, 4037a4 <ferror@plt+0x1954>
  40377c:	ldr	x1, [sp, #56]
  403780:	cmp	x1, x19
  403784:	b.eq	40374c <ferror@plt+0x18fc>  // b.none
  403788:	cbz	x1, 403794 <ferror@plt+0x1944>
  40378c:	ldrsb	w1, [x1]
  403790:	cbnz	w1, 40374c <ferror@plt+0x18fc>
  403794:	ldp	x19, x20, [sp, #16]
  403798:	ldp	x21, x22, [sp, #32]
  40379c:	ldp	x29, x30, [sp], #64
  4037a0:	ret
  4037a4:	ldr	w0, [x22, #608]
  4037a8:	cmp	w1, #0x22
  4037ac:	b.ne	40374c <ferror@plt+0x18fc>  // b.any
  4037b0:	adrp	x1, 405000 <ferror@plt+0x31b0>
  4037b4:	mov	x3, x19
  4037b8:	mov	x2, x21
  4037bc:	add	x1, x1, #0xa78
  4037c0:	bl	401e30 <err@plt>
  4037c4:	nop
  4037c8:	stp	x29, x30, [sp, #-64]!
  4037cc:	mov	x29, sp
  4037d0:	stp	x19, x20, [sp, #16]
  4037d4:	mov	x19, x0
  4037d8:	stp	x21, x22, [sp, #32]
  4037dc:	mov	x21, x1
  4037e0:	adrp	x22, 418000 <ferror@plt+0x161b0>
  4037e4:	str	xzr, [sp, #56]
  4037e8:	bl	401e00 <__errno_location@plt>
  4037ec:	str	wzr, [x0]
  4037f0:	cbz	x19, 403804 <ferror@plt+0x19b4>
  4037f4:	mov	x20, x0
  4037f8:	ldrsb	w0, [x19]
  4037fc:	adrp	x22, 418000 <ferror@plt+0x161b0>
  403800:	cbnz	w0, 40381c <ferror@plt+0x19cc>
  403804:	ldr	w0, [x22, #608]
  403808:	adrp	x1, 405000 <ferror@plt+0x31b0>
  40380c:	mov	x3, x19
  403810:	mov	x2, x21
  403814:	add	x1, x1, #0xa78
  403818:	bl	401dc0 <errx@plt>
  40381c:	add	x1, sp, #0x38
  403820:	mov	x0, x19
  403824:	mov	w2, #0xa                   	// #10
  403828:	bl	4019e0 <strtoul@plt>
  40382c:	ldr	w1, [x20]
  403830:	cbnz	w1, 40385c <ferror@plt+0x1a0c>
  403834:	ldr	x1, [sp, #56]
  403838:	cmp	x1, x19
  40383c:	b.eq	403804 <ferror@plt+0x19b4>  // b.none
  403840:	cbz	x1, 40384c <ferror@plt+0x19fc>
  403844:	ldrsb	w1, [x1]
  403848:	cbnz	w1, 403804 <ferror@plt+0x19b4>
  40384c:	ldp	x19, x20, [sp, #16]
  403850:	ldp	x21, x22, [sp, #32]
  403854:	ldp	x29, x30, [sp], #64
  403858:	ret
  40385c:	ldr	w0, [x22, #608]
  403860:	cmp	w1, #0x22
  403864:	b.ne	403804 <ferror@plt+0x19b4>  // b.any
  403868:	adrp	x1, 405000 <ferror@plt+0x31b0>
  40386c:	mov	x3, x19
  403870:	mov	x2, x21
  403874:	add	x1, x1, #0xa78
  403878:	bl	401e30 <err@plt>
  40387c:	nop
  403880:	stp	x29, x30, [sp, #-48]!
  403884:	mov	x29, sp
  403888:	stp	x19, x20, [sp, #16]
  40388c:	mov	x19, x1
  403890:	mov	x20, x0
  403894:	add	x1, sp, #0x28
  403898:	bl	4031d8 <ferror@plt+0x1388>
  40389c:	cbz	w0, 4038d4 <ferror@plt+0x1a84>
  4038a0:	bl	401e00 <__errno_location@plt>
  4038a4:	ldr	w1, [x0]
  4038a8:	adrp	x2, 418000 <ferror@plt+0x161b0>
  4038ac:	mov	x3, x20
  4038b0:	ldr	w0, [x2, #608]
  4038b4:	mov	x2, x19
  4038b8:	cbz	w1, 4038c8 <ferror@plt+0x1a78>
  4038bc:	adrp	x1, 405000 <ferror@plt+0x31b0>
  4038c0:	add	x1, x1, #0xa78
  4038c4:	bl	401e30 <err@plt>
  4038c8:	adrp	x1, 405000 <ferror@plt+0x31b0>
  4038cc:	add	x1, x1, #0xa78
  4038d0:	bl	401dc0 <errx@plt>
  4038d4:	ldp	x19, x20, [sp, #16]
  4038d8:	ldr	x0, [sp, #40]
  4038dc:	ldp	x29, x30, [sp], #48
  4038e0:	ret
  4038e4:	nop
  4038e8:	stp	x29, x30, [sp, #-32]!
  4038ec:	mov	x29, sp
  4038f0:	str	x19, [sp, #16]
  4038f4:	mov	x19, x1
  4038f8:	mov	x1, x2
  4038fc:	bl	403660 <ferror@plt+0x1810>
  403900:	fcvtzs	d2, d0
  403904:	mov	x0, #0x848000000000        	// #145685290680320
  403908:	movk	x0, #0x412e, lsl #48
  40390c:	fmov	d1, x0
  403910:	scvtf	d3, d2
  403914:	fsub	d0, d0, d3
  403918:	fmul	d0, d0, d1
  40391c:	fcvtzs	d0, d0
  403920:	stp	d2, d0, [x19]
  403924:	ldr	x19, [sp, #16]
  403928:	ldp	x29, x30, [sp], #32
  40392c:	ret
  403930:	mov	w2, w0
  403934:	mov	x0, x1
  403938:	and	w1, w2, #0xf000
  40393c:	add	x14, x0, #0x1
  403940:	cmp	w1, #0x4, lsl #12
  403944:	add	x13, x0, #0x2
  403948:	add	x12, x0, #0x3
  40394c:	add	x11, x0, #0x4
  403950:	add	x10, x0, #0x5
  403954:	add	x9, x0, #0x6
  403958:	add	x8, x0, #0x7
  40395c:	add	x7, x0, #0x8
  403960:	add	x6, x0, #0x9
  403964:	b.eq	403ad0 <ferror@plt+0x1c80>  // b.none
  403968:	cmp	w1, #0xa, lsl #12
  40396c:	b.eq	4039c4 <ferror@plt+0x1b74>  // b.none
  403970:	cmp	w1, #0x2, lsl #12
  403974:	b.eq	403af0 <ferror@plt+0x1ca0>  // b.none
  403978:	cmp	w1, #0x6, lsl #12
  40397c:	b.eq	403ae0 <ferror@plt+0x1c90>  // b.none
  403980:	cmp	w1, #0xc, lsl #12
  403984:	b.eq	403b00 <ferror@plt+0x1cb0>  // b.none
  403988:	cmp	w1, #0x1, lsl #12
  40398c:	b.eq	403b10 <ferror@plt+0x1cc0>  // b.none
  403990:	cmp	w1, #0x8, lsl #12
  403994:	b.eq	403b20 <ferror@plt+0x1cd0>  // b.none
  403998:	mov	x4, x6
  40399c:	mov	x6, x7
  4039a0:	mov	x7, x8
  4039a4:	mov	x8, x9
  4039a8:	mov	x9, x10
  4039ac:	mov	x10, x11
  4039b0:	mov	x11, x12
  4039b4:	mov	x12, x13
  4039b8:	mov	x13, x14
  4039bc:	mov	x14, x0
  4039c0:	b	4039d0 <ferror@plt+0x1b80>
  4039c4:	mov	x4, x0
  4039c8:	mov	w1, #0x6c                  	// #108
  4039cc:	strb	w1, [x4], #10
  4039d0:	tst	x2, #0x100
  4039d4:	mov	w5, #0x2d                  	// #45
  4039d8:	mov	w3, #0x72                  	// #114
  4039dc:	csel	w3, w3, w5, ne  // ne = any
  4039e0:	tst	x2, #0x80
  4039e4:	strb	w3, [x14]
  4039e8:	mov	w3, #0x77                  	// #119
  4039ec:	csel	w3, w3, w5, ne  // ne = any
  4039f0:	strb	w3, [x13]
  4039f4:	and	w1, w2, #0x40
  4039f8:	tbz	w2, #11, 403a98 <ferror@plt+0x1c48>
  4039fc:	cmp	w1, #0x0
  403a00:	mov	w3, #0x53                  	// #83
  403a04:	mov	w1, #0x73                  	// #115
  403a08:	csel	w1, w1, w3, ne  // ne = any
  403a0c:	tst	x2, #0x20
  403a10:	strb	w1, [x12]
  403a14:	mov	w5, #0x2d                  	// #45
  403a18:	mov	w3, #0x72                  	// #114
  403a1c:	csel	w3, w3, w5, ne  // ne = any
  403a20:	tst	x2, #0x10
  403a24:	strb	w3, [x11]
  403a28:	mov	w3, #0x77                  	// #119
  403a2c:	csel	w3, w3, w5, ne  // ne = any
  403a30:	strb	w3, [x10]
  403a34:	and	w1, w2, #0x8
  403a38:	tbz	w2, #10, 403ac0 <ferror@plt+0x1c70>
  403a3c:	cmp	w1, #0x0
  403a40:	mov	w3, #0x53                  	// #83
  403a44:	mov	w1, #0x73                  	// #115
  403a48:	csel	w1, w1, w3, ne  // ne = any
  403a4c:	tst	x2, #0x4
  403a50:	strb	w1, [x9]
  403a54:	mov	w5, #0x2d                  	// #45
  403a58:	mov	w3, #0x72                  	// #114
  403a5c:	csel	w3, w3, w5, ne  // ne = any
  403a60:	tst	x2, #0x2
  403a64:	strb	w3, [x8]
  403a68:	mov	w3, #0x77                  	// #119
  403a6c:	csel	w3, w3, w5, ne  // ne = any
  403a70:	strb	w3, [x7]
  403a74:	and	w1, w2, #0x1
  403a78:	tbz	w2, #9, 403aa8 <ferror@plt+0x1c58>
  403a7c:	cmp	w1, #0x0
  403a80:	mov	w2, #0x54                  	// #84
  403a84:	mov	w1, #0x74                  	// #116
  403a88:	csel	w1, w1, w2, ne  // ne = any
  403a8c:	strb	w1, [x6]
  403a90:	strb	wzr, [x4]
  403a94:	ret
  403a98:	cmp	w1, #0x0
  403a9c:	mov	w1, #0x78                  	// #120
  403aa0:	csel	w1, w1, w5, ne  // ne = any
  403aa4:	b	403a0c <ferror@plt+0x1bbc>
  403aa8:	cmp	w1, #0x0
  403aac:	mov	w1, #0x78                  	// #120
  403ab0:	csel	w1, w1, w5, ne  // ne = any
  403ab4:	strb	w1, [x6]
  403ab8:	strb	wzr, [x4]
  403abc:	ret
  403ac0:	cmp	w1, #0x0
  403ac4:	mov	w1, #0x78                  	// #120
  403ac8:	csel	w1, w1, w5, ne  // ne = any
  403acc:	b	403a4c <ferror@plt+0x1bfc>
  403ad0:	mov	x4, x0
  403ad4:	mov	w1, #0x64                  	// #100
  403ad8:	strb	w1, [x4], #10
  403adc:	b	4039d0 <ferror@plt+0x1b80>
  403ae0:	mov	x4, x0
  403ae4:	mov	w1, #0x62                  	// #98
  403ae8:	strb	w1, [x4], #10
  403aec:	b	4039d0 <ferror@plt+0x1b80>
  403af0:	mov	x4, x0
  403af4:	mov	w1, #0x63                  	// #99
  403af8:	strb	w1, [x4], #10
  403afc:	b	4039d0 <ferror@plt+0x1b80>
  403b00:	mov	x4, x0
  403b04:	mov	w1, #0x73                  	// #115
  403b08:	strb	w1, [x4], #10
  403b0c:	b	4039d0 <ferror@plt+0x1b80>
  403b10:	mov	x4, x0
  403b14:	mov	w1, #0x70                  	// #112
  403b18:	strb	w1, [x4], #10
  403b1c:	b	4039d0 <ferror@plt+0x1b80>
  403b20:	mov	x4, x0
  403b24:	mov	w1, #0x2d                  	// #45
  403b28:	strb	w1, [x4], #10
  403b2c:	b	4039d0 <ferror@plt+0x1b80>
  403b30:	stp	x29, x30, [sp, #-96]!
  403b34:	mov	x29, sp
  403b38:	stp	x19, x20, [sp, #16]
  403b3c:	stp	x21, x22, [sp, #32]
  403b40:	add	x21, sp, #0x38
  403b44:	mov	x4, x21
  403b48:	tbz	w0, #1, 403b58 <ferror@plt+0x1d08>
  403b4c:	add	x4, x21, #0x1
  403b50:	mov	w2, #0x20                  	// #32
  403b54:	strb	w2, [sp, #56]
  403b58:	mov	w2, #0xa                   	// #10
  403b5c:	mov	x5, #0x1                   	// #1
  403b60:	lsl	x3, x5, x2
  403b64:	cmp	x1, x3
  403b68:	b.cc	403c7c <ferror@plt+0x1e2c>  // b.lo, b.ul, b.last
  403b6c:	add	w2, w2, #0xa
  403b70:	cmp	w2, #0x46
  403b74:	b.ne	403b60 <ferror@plt+0x1d10>  // b.any
  403b78:	mov	w19, #0x3c                  	// #60
  403b7c:	mov	w8, #0xcccd                	// #52429
  403b80:	adrp	x6, 405000 <ferror@plt+0x31b0>
  403b84:	movk	w8, #0xcccc, lsl #16
  403b88:	add	x6, x6, #0xaa8
  403b8c:	mov	x5, #0xffffffffffffffff    	// #-1
  403b90:	and	w7, w0, #0x1
  403b94:	umull	x8, w19, w8
  403b98:	lsl	x5, x5, x19
  403b9c:	lsr	x19, x1, x19
  403ba0:	bic	x5, x1, x5
  403ba4:	mov	w3, w19
  403ba8:	lsr	x8, x8, #35
  403bac:	ldrsb	w1, [x6, w8, sxtw]
  403bb0:	strb	w1, [x4]
  403bb4:	cmp	w1, #0x42
  403bb8:	add	x1, x4, #0x1
  403bbc:	csel	w7, w7, wzr, ne  // ne = any
  403bc0:	cbz	w7, 403bd0 <ferror@plt+0x1d80>
  403bc4:	add	x1, x4, #0x3
  403bc8:	mov	w6, #0x4269                	// #17001
  403bcc:	sturh	w6, [x4, #1]
  403bd0:	strb	wzr, [x1]
  403bd4:	cbz	x5, 403c90 <ferror@plt+0x1e40>
  403bd8:	sub	w2, w2, #0x14
  403bdc:	lsr	x2, x5, x2
  403be0:	tbz	w0, #2, 403cc4 <ferror@plt+0x1e74>
  403be4:	add	x2, x2, #0x5
  403be8:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  403bec:	movk	x0, #0xcccd
  403bf0:	mov	x4, #0x9999999999999999    	// #-7378697629483820647
  403bf4:	movk	x4, #0x1999, lsl #48
  403bf8:	umulh	x20, x2, x0
  403bfc:	lsr	x20, x20, #3
  403c00:	mul	x1, x20, x0
  403c04:	umulh	x0, x20, x0
  403c08:	ror	x1, x1, #1
  403c0c:	lsr	x0, x0, #3
  403c10:	cmp	x1, x4
  403c14:	csel	x20, x20, x0, hi  // hi = pmore
  403c18:	cbz	x20, 403c90 <ferror@plt+0x1e40>
  403c1c:	bl	401b00 <localeconv@plt>
  403c20:	cbz	x0, 403cf4 <ferror@plt+0x1ea4>
  403c24:	ldr	x4, [x0]
  403c28:	cbz	x4, 403cf4 <ferror@plt+0x1ea4>
  403c2c:	ldrsb	w1, [x4]
  403c30:	adrp	x0, 405000 <ferror@plt+0x31b0>
  403c34:	add	x0, x0, #0xc60
  403c38:	cmp	w1, #0x0
  403c3c:	csel	x4, x0, x4, eq  // eq = none
  403c40:	mov	x6, x21
  403c44:	mov	x5, x20
  403c48:	mov	w3, w19
  403c4c:	adrp	x2, 405000 <ferror@plt+0x31b0>
  403c50:	add	x2, x2, #0xab0
  403c54:	add	x22, sp, #0x40
  403c58:	mov	x1, #0x20                  	// #32
  403c5c:	mov	x0, x22
  403c60:	bl	401af0 <snprintf@plt>
  403c64:	mov	x0, x22
  403c68:	bl	401be0 <strdup@plt>
  403c6c:	ldp	x19, x20, [sp, #16]
  403c70:	ldp	x21, x22, [sp, #32]
  403c74:	ldp	x29, x30, [sp], #96
  403c78:	ret
  403c7c:	subs	w19, w2, #0xa
  403c80:	b.ne	403b7c <ferror@plt+0x1d2c>  // b.any
  403c84:	mov	w3, w1
  403c88:	mov	w0, #0x42                  	// #66
  403c8c:	strh	w0, [x4]
  403c90:	mov	x4, x21
  403c94:	adrp	x2, 405000 <ferror@plt+0x31b0>
  403c98:	add	x2, x2, #0xac0
  403c9c:	add	x22, sp, #0x40
  403ca0:	mov	x1, #0x20                  	// #32
  403ca4:	mov	x0, x22
  403ca8:	bl	401af0 <snprintf@plt>
  403cac:	mov	x0, x22
  403cb0:	bl	401be0 <strdup@plt>
  403cb4:	ldp	x19, x20, [sp, #16]
  403cb8:	ldp	x21, x22, [sp, #32]
  403cbc:	ldp	x29, x30, [sp], #96
  403cc0:	ret
  403cc4:	add	x2, x2, #0x32
  403cc8:	mov	x5, #0xf5c3                	// #62915
  403ccc:	movk	x5, #0x5c28, lsl #16
  403cd0:	lsr	x20, x2, #2
  403cd4:	movk	x5, #0xc28f, lsl #32
  403cd8:	movk	x5, #0x28f5, lsl #48
  403cdc:	umulh	x20, x20, x5
  403ce0:	lsr	x20, x20, #2
  403ce4:	cmp	x20, #0xa
  403ce8:	b.ne	403c18 <ferror@plt+0x1dc8>  // b.any
  403cec:	add	w3, w19, #0x1
  403cf0:	b	403c90 <ferror@plt+0x1e40>
  403cf4:	adrp	x4, 405000 <ferror@plt+0x31b0>
  403cf8:	add	x4, x4, #0xc60
  403cfc:	b	403c40 <ferror@plt+0x1df0>
  403d00:	cbz	x0, 403dfc <ferror@plt+0x1fac>
  403d04:	stp	x29, x30, [sp, #-64]!
  403d08:	mov	x29, sp
  403d0c:	stp	x19, x20, [sp, #16]
  403d10:	mov	x20, x0
  403d14:	ldrsb	w4, [x0]
  403d18:	cbz	w4, 403dec <ferror@plt+0x1f9c>
  403d1c:	cmp	x1, #0x0
  403d20:	stp	x21, x22, [sp, #32]
  403d24:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  403d28:	stp	x23, x24, [sp, #48]
  403d2c:	mov	x21, x2
  403d30:	mov	x23, x1
  403d34:	mov	x22, x3
  403d38:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  403d3c:	b.eq	403de4 <ferror@plt+0x1f94>  // b.none
  403d40:	mov	x19, #0x0                   	// #0
  403d44:	nop
  403d48:	cmp	w4, #0x2c
  403d4c:	ldrsb	w4, [x20, #1]
  403d50:	b.eq	403d7c <ferror@plt+0x1f2c>  // b.none
  403d54:	cbz	w4, 403d84 <ferror@plt+0x1f34>
  403d58:	add	x20, x20, #0x1
  403d5c:	cmp	x21, x19
  403d60:	b.hi	403d48 <ferror@plt+0x1ef8>  // b.pmore
  403d64:	mov	w0, #0xfffffffe            	// #-2
  403d68:	ldp	x19, x20, [sp, #16]
  403d6c:	ldp	x21, x22, [sp, #32]
  403d70:	ldp	x23, x24, [sp, #48]
  403d74:	ldp	x29, x30, [sp], #64
  403d78:	ret
  403d7c:	mov	x24, x20
  403d80:	cbnz	w4, 403d88 <ferror@plt+0x1f38>
  403d84:	add	x24, x20, #0x1
  403d88:	cmp	x0, x24
  403d8c:	b.cs	403de4 <ferror@plt+0x1f94>  // b.hs, b.nlast
  403d90:	sub	x1, x24, x0
  403d94:	blr	x22
  403d98:	cmn	w0, #0x1
  403d9c:	b.eq	403de4 <ferror@plt+0x1f94>  // b.none
  403da0:	str	w0, [x23, x19, lsl #2]
  403da4:	add	x19, x19, #0x1
  403da8:	ldrsb	w0, [x24]
  403dac:	cbz	w0, 403dcc <ferror@plt+0x1f7c>
  403db0:	mov	x0, x20
  403db4:	ldrsb	w4, [x0, #1]!
  403db8:	cbz	w4, 403dcc <ferror@plt+0x1f7c>
  403dbc:	cmp	x21, x19
  403dc0:	b.ls	403d64 <ferror@plt+0x1f14>  // b.plast
  403dc4:	mov	x20, x0
  403dc8:	b	403d48 <ferror@plt+0x1ef8>
  403dcc:	mov	w0, w19
  403dd0:	ldp	x19, x20, [sp, #16]
  403dd4:	ldp	x21, x22, [sp, #32]
  403dd8:	ldp	x23, x24, [sp, #48]
  403ddc:	ldp	x29, x30, [sp], #64
  403de0:	ret
  403de4:	ldp	x21, x22, [sp, #32]
  403de8:	ldp	x23, x24, [sp, #48]
  403dec:	mov	w0, #0xffffffff            	// #-1
  403df0:	ldp	x19, x20, [sp, #16]
  403df4:	ldp	x29, x30, [sp], #64
  403df8:	ret
  403dfc:	mov	w0, #0xffffffff            	// #-1
  403e00:	ret
  403e04:	nop
  403e08:	cbz	x0, 403e84 <ferror@plt+0x2034>
  403e0c:	stp	x29, x30, [sp, #-32]!
  403e10:	mov	x29, sp
  403e14:	str	x19, [sp, #16]
  403e18:	mov	x19, x3
  403e1c:	mov	x3, x4
  403e20:	cmp	x19, #0x0
  403e24:	ldrsb	w4, [x0]
  403e28:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  403e2c:	b.eq	403e7c <ferror@plt+0x202c>  // b.none
  403e30:	ldr	x5, [x19]
  403e34:	cmp	x5, x2
  403e38:	b.hi	403e7c <ferror@plt+0x202c>  // b.pmore
  403e3c:	cmp	w4, #0x2b
  403e40:	b.eq	403e6c <ferror@plt+0x201c>  // b.none
  403e44:	str	xzr, [x19]
  403e48:	bl	403d00 <ferror@plt+0x1eb0>
  403e4c:	cmp	w0, #0x0
  403e50:	b.le	403e60 <ferror@plt+0x2010>
  403e54:	ldr	x1, [x19]
  403e58:	add	x1, x1, w0, sxtw
  403e5c:	str	x1, [x19]
  403e60:	ldr	x19, [sp, #16]
  403e64:	ldp	x29, x30, [sp], #32
  403e68:	ret
  403e6c:	add	x0, x0, #0x1
  403e70:	add	x1, x1, x5, lsl #2
  403e74:	sub	x2, x2, x5
  403e78:	b	403e48 <ferror@plt+0x1ff8>
  403e7c:	mov	w0, #0xffffffff            	// #-1
  403e80:	b	403e60 <ferror@plt+0x2010>
  403e84:	mov	w0, #0xffffffff            	// #-1
  403e88:	ret
  403e8c:	nop
  403e90:	cmp	x2, #0x0
  403e94:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  403e98:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  403e9c:	b.eq	403f78 <ferror@plt+0x2128>  // b.none
  403ea0:	stp	x29, x30, [sp, #-64]!
  403ea4:	mov	x29, sp
  403ea8:	stp	x19, x20, [sp, #16]
  403eac:	mov	x20, x2
  403eb0:	mov	x19, x0
  403eb4:	stp	x21, x22, [sp, #32]
  403eb8:	mov	w21, #0x1                   	// #1
  403ebc:	str	x23, [sp, #48]
  403ec0:	mov	x23, x1
  403ec4:	ldrsb	w3, [x0]
  403ec8:	cbz	w3, 403f60 <ferror@plt+0x2110>
  403ecc:	nop
  403ed0:	cmp	w3, #0x2c
  403ed4:	ldrsb	w3, [x19, #1]
  403ed8:	b.eq	403ef0 <ferror@plt+0x20a0>  // b.none
  403edc:	cbz	w3, 403f3c <ferror@plt+0x20ec>
  403ee0:	add	x19, x19, #0x1
  403ee4:	cmp	w3, #0x2c
  403ee8:	ldrsb	w3, [x19, #1]
  403eec:	b.ne	403edc <ferror@plt+0x208c>  // b.any
  403ef0:	mov	x22, x19
  403ef4:	cbz	w3, 403f3c <ferror@plt+0x20ec>
  403ef8:	cmp	x0, x22
  403efc:	b.cs	403f48 <ferror@plt+0x20f8>  // b.hs, b.nlast
  403f00:	sub	x1, x22, x0
  403f04:	blr	x20
  403f08:	tbnz	w0, #31, 403f4c <ferror@plt+0x20fc>
  403f0c:	asr	w2, w0, #3
  403f10:	and	w0, w0, #0x7
  403f14:	lsl	w0, w21, w0
  403f18:	ldrb	w1, [x23, w2, sxtw]
  403f1c:	orr	w0, w0, w1
  403f20:	strb	w0, [x23, w2, sxtw]
  403f24:	ldrsb	w0, [x22]
  403f28:	cbz	w0, 403f60 <ferror@plt+0x2110>
  403f2c:	ldrsb	w3, [x19, #1]!
  403f30:	cbz	w3, 403f60 <ferror@plt+0x2110>
  403f34:	mov	x0, x19
  403f38:	b	403ed0 <ferror@plt+0x2080>
  403f3c:	add	x22, x19, #0x1
  403f40:	cmp	x0, x22
  403f44:	b.cc	403f00 <ferror@plt+0x20b0>  // b.lo, b.ul, b.last
  403f48:	mov	w0, #0xffffffff            	// #-1
  403f4c:	ldp	x19, x20, [sp, #16]
  403f50:	ldp	x21, x22, [sp, #32]
  403f54:	ldr	x23, [sp, #48]
  403f58:	ldp	x29, x30, [sp], #64
  403f5c:	ret
  403f60:	mov	w0, #0x0                   	// #0
  403f64:	ldp	x19, x20, [sp, #16]
  403f68:	ldp	x21, x22, [sp, #32]
  403f6c:	ldr	x23, [sp, #48]
  403f70:	ldp	x29, x30, [sp], #64
  403f74:	ret
  403f78:	mov	w0, #0xffffffea            	// #-22
  403f7c:	ret
  403f80:	cmp	x2, #0x0
  403f84:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  403f88:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  403f8c:	b.eq	40404c <ferror@plt+0x21fc>  // b.none
  403f90:	stp	x29, x30, [sp, #-48]!
  403f94:	mov	x29, sp
  403f98:	stp	x19, x20, [sp, #16]
  403f9c:	mov	x19, x0
  403fa0:	stp	x21, x22, [sp, #32]
  403fa4:	mov	x21, x2
  403fa8:	mov	x22, x1
  403fac:	ldrsb	w3, [x0]
  403fb0:	cbz	w3, 404038 <ferror@plt+0x21e8>
  403fb4:	nop
  403fb8:	cmp	w3, #0x2c
  403fbc:	ldrsb	w3, [x19, #1]
  403fc0:	b.eq	403fd8 <ferror@plt+0x2188>  // b.none
  403fc4:	cbz	w3, 404018 <ferror@plt+0x21c8>
  403fc8:	add	x19, x19, #0x1
  403fcc:	cmp	w3, #0x2c
  403fd0:	ldrsb	w3, [x19, #1]
  403fd4:	b.ne	403fc4 <ferror@plt+0x2174>  // b.any
  403fd8:	mov	x20, x19
  403fdc:	cbz	w3, 404018 <ferror@plt+0x21c8>
  403fe0:	cmp	x0, x20
  403fe4:	b.cs	404024 <ferror@plt+0x21d4>  // b.hs, b.nlast
  403fe8:	sub	x1, x20, x0
  403fec:	blr	x21
  403ff0:	tbnz	x0, #63, 404028 <ferror@plt+0x21d8>
  403ff4:	ldr	x2, [x22]
  403ff8:	orr	x0, x2, x0
  403ffc:	str	x0, [x22]
  404000:	ldrsb	w0, [x20]
  404004:	cbz	w0, 404038 <ferror@plt+0x21e8>
  404008:	ldrsb	w3, [x19, #1]!
  40400c:	cbz	w3, 404038 <ferror@plt+0x21e8>
  404010:	mov	x0, x19
  404014:	b	403fb8 <ferror@plt+0x2168>
  404018:	add	x20, x19, #0x1
  40401c:	cmp	x0, x20
  404020:	b.cc	403fe8 <ferror@plt+0x2198>  // b.lo, b.ul, b.last
  404024:	mov	w0, #0xffffffff            	// #-1
  404028:	ldp	x19, x20, [sp, #16]
  40402c:	ldp	x21, x22, [sp, #32]
  404030:	ldp	x29, x30, [sp], #48
  404034:	ret
  404038:	mov	w0, #0x0                   	// #0
  40403c:	ldp	x19, x20, [sp, #16]
  404040:	ldp	x21, x22, [sp, #32]
  404044:	ldp	x29, x30, [sp], #48
  404048:	ret
  40404c:	mov	w0, #0xffffffea            	// #-22
  404050:	ret
  404054:	nop
  404058:	stp	x29, x30, [sp, #-80]!
  40405c:	mov	x29, sp
  404060:	str	xzr, [sp, #72]
  404064:	cbz	x0, 4040f8 <ferror@plt+0x22a8>
  404068:	stp	x19, x20, [sp, #16]
  40406c:	mov	x19, x0
  404070:	mov	x20, x2
  404074:	stp	x21, x22, [sp, #32]
  404078:	mov	w21, w3
  40407c:	stp	x23, x24, [sp, #48]
  404080:	mov	x23, x1
  404084:	str	w3, [x1]
  404088:	str	w3, [x2]
  40408c:	bl	401e00 <__errno_location@plt>
  404090:	str	wzr, [x0]
  404094:	mov	x22, x0
  404098:	ldrsb	w0, [x19]
  40409c:	cmp	w0, #0x3a
  4040a0:	b.eq	404104 <ferror@plt+0x22b4>  // b.none
  4040a4:	add	x24, sp, #0x48
  4040a8:	mov	x0, x19
  4040ac:	mov	x1, x24
  4040b0:	mov	w2, #0xa                   	// #10
  4040b4:	bl	401cc0 <strtol@plt>
  4040b8:	str	w0, [x23]
  4040bc:	str	w0, [x20]
  4040c0:	ldr	w0, [x22]
  4040c4:	cbnz	w0, 40413c <ferror@plt+0x22ec>
  4040c8:	ldr	x2, [sp, #72]
  4040cc:	cmp	x2, #0x0
  4040d0:	ccmp	x2, x19, #0x4, ne  // ne = any
  4040d4:	b.eq	40413c <ferror@plt+0x22ec>  // b.none
  4040d8:	ldrsb	w3, [x2]
  4040dc:	cmp	w3, #0x3a
  4040e0:	b.eq	404150 <ferror@plt+0x2300>  // b.none
  4040e4:	cmp	w3, #0x2d
  4040e8:	b.eq	40416c <ferror@plt+0x231c>  // b.none
  4040ec:	ldp	x19, x20, [sp, #16]
  4040f0:	ldp	x21, x22, [sp, #32]
  4040f4:	ldp	x23, x24, [sp, #48]
  4040f8:	mov	w0, #0x0                   	// #0
  4040fc:	ldp	x29, x30, [sp], #80
  404100:	ret
  404104:	add	x19, x19, #0x1
  404108:	add	x1, sp, #0x48
  40410c:	mov	x0, x19
  404110:	mov	w2, #0xa                   	// #10
  404114:	bl	401cc0 <strtol@plt>
  404118:	str	w0, [x20]
  40411c:	ldr	w0, [x22]
  404120:	cbnz	w0, 40413c <ferror@plt+0x22ec>
  404124:	ldr	x0, [sp, #72]
  404128:	cbz	x0, 40413c <ferror@plt+0x22ec>
  40412c:	ldrsb	w1, [x0]
  404130:	cmp	w1, #0x0
  404134:	ccmp	x0, x19, #0x4, eq  // eq = none
  404138:	b.ne	4040ec <ferror@plt+0x229c>  // b.any
  40413c:	mov	w0, #0xffffffff            	// #-1
  404140:	ldp	x19, x20, [sp, #16]
  404144:	ldp	x21, x22, [sp, #32]
  404148:	ldp	x23, x24, [sp, #48]
  40414c:	b	4040fc <ferror@plt+0x22ac>
  404150:	ldrsb	w1, [x2, #1]
  404154:	cbnz	w1, 40416c <ferror@plt+0x231c>
  404158:	ldp	x23, x24, [sp, #48]
  40415c:	str	w21, [x20]
  404160:	ldp	x19, x20, [sp, #16]
  404164:	ldp	x21, x22, [sp, #32]
  404168:	b	4040fc <ferror@plt+0x22ac>
  40416c:	str	wzr, [x22]
  404170:	add	x19, x2, #0x1
  404174:	mov	x1, x24
  404178:	mov	x0, x19
  40417c:	mov	w2, #0xa                   	// #10
  404180:	str	xzr, [sp, #72]
  404184:	bl	401cc0 <strtol@plt>
  404188:	str	w0, [x20]
  40418c:	ldr	w0, [x22]
  404190:	cbz	w0, 404124 <ferror@plt+0x22d4>
  404194:	b	40413c <ferror@plt+0x22ec>
  404198:	cmp	x1, #0x0
  40419c:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  4041a0:	b.eq	404274 <ferror@plt+0x2424>  // b.none
  4041a4:	stp	x29, x30, [sp, #-80]!
  4041a8:	mov	x29, sp
  4041ac:	stp	x19, x20, [sp, #16]
  4041b0:	mov	x19, x1
  4041b4:	stp	x21, x22, [sp, #32]
  4041b8:	add	x22, sp, #0x48
  4041bc:	str	x23, [sp, #48]
  4041c0:	add	x23, sp, #0x40
  4041c4:	b	4041e8 <ferror@plt+0x2398>
  4041c8:	cmp	x20, #0x0
  4041cc:	add	x19, x3, x4
  4041d0:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  4041d4:	ccmp	x21, x4, #0x0, ne  // ne = any
  4041d8:	b.ne	40425c <ferror@plt+0x240c>  // b.any
  4041dc:	bl	401b50 <strncmp@plt>
  4041e0:	cbnz	w0, 40425c <ferror@plt+0x240c>
  4041e4:	add	x0, x20, x21
  4041e8:	mov	x1, x23
  4041ec:	bl	402b90 <ferror@plt+0xd40>
  4041f0:	mov	x1, x22
  4041f4:	mov	x20, x0
  4041f8:	mov	x0, x19
  4041fc:	bl	402b90 <ferror@plt+0xd40>
  404200:	ldp	x21, x4, [sp, #64]
  404204:	mov	x3, x0
  404208:	mov	x1, x3
  40420c:	mov	x0, x20
  404210:	mov	x2, x21
  404214:	adds	x5, x21, x4
  404218:	b.eq	404244 <ferror@plt+0x23f4>  // b.none
  40421c:	cmp	x5, #0x1
  404220:	b.ne	4041c8 <ferror@plt+0x2378>  // b.any
  404224:	cbz	x20, 404234 <ferror@plt+0x23e4>
  404228:	ldrsb	w5, [x20]
  40422c:	cmp	w5, #0x2f
  404230:	b.eq	404244 <ferror@plt+0x23f4>  // b.none
  404234:	cbz	x3, 40425c <ferror@plt+0x240c>
  404238:	ldrsb	w5, [x3]
  40423c:	cmp	w5, #0x2f
  404240:	b.ne	4041c8 <ferror@plt+0x2378>  // b.any
  404244:	mov	w0, #0x1                   	// #1
  404248:	ldp	x19, x20, [sp, #16]
  40424c:	ldp	x21, x22, [sp, #32]
  404250:	ldr	x23, [sp, #48]
  404254:	ldp	x29, x30, [sp], #80
  404258:	ret
  40425c:	mov	w0, #0x0                   	// #0
  404260:	ldp	x19, x20, [sp, #16]
  404264:	ldp	x21, x22, [sp, #32]
  404268:	ldr	x23, [sp, #48]
  40426c:	ldp	x29, x30, [sp], #80
  404270:	ret
  404274:	mov	w0, #0x0                   	// #0
  404278:	ret
  40427c:	nop
  404280:	stp	x29, x30, [sp, #-64]!
  404284:	mov	x29, sp
  404288:	stp	x19, x20, [sp, #16]
  40428c:	mov	x19, x1
  404290:	orr	x1, x0, x1
  404294:	cbz	x1, 404314 <ferror@plt+0x24c4>
  404298:	stp	x21, x22, [sp, #32]
  40429c:	mov	x20, x0
  4042a0:	mov	x21, x2
  4042a4:	cbz	x0, 404328 <ferror@plt+0x24d8>
  4042a8:	cbz	x19, 404340 <ferror@plt+0x24f0>
  4042ac:	stp	x23, x24, [sp, #48]
  4042b0:	bl	4019f0 <strlen@plt>
  4042b4:	mov	x23, x0
  4042b8:	mvn	x0, x0
  4042bc:	mov	x22, #0x0                   	// #0
  4042c0:	cmp	x21, x0
  4042c4:	b.hi	4042fc <ferror@plt+0x24ac>  // b.pmore
  4042c8:	add	x24, x21, x23
  4042cc:	add	x0, x24, #0x1
  4042d0:	bl	401b30 <malloc@plt>
  4042d4:	mov	x22, x0
  4042d8:	cbz	x0, 4042fc <ferror@plt+0x24ac>
  4042dc:	mov	x1, x20
  4042e0:	mov	x2, x23
  4042e4:	bl	4019c0 <memcpy@plt>
  4042e8:	mov	x2, x21
  4042ec:	mov	x1, x19
  4042f0:	add	x0, x22, x23
  4042f4:	bl	4019c0 <memcpy@plt>
  4042f8:	strb	wzr, [x22, x24]
  4042fc:	mov	x0, x22
  404300:	ldp	x19, x20, [sp, #16]
  404304:	ldp	x21, x22, [sp, #32]
  404308:	ldp	x23, x24, [sp, #48]
  40430c:	ldp	x29, x30, [sp], #64
  404310:	ret
  404314:	ldp	x19, x20, [sp, #16]
  404318:	adrp	x0, 405000 <ferror@plt+0x31b0>
  40431c:	ldp	x29, x30, [sp], #64
  404320:	add	x0, x0, #0x570
  404324:	b	401be0 <strdup@plt>
  404328:	mov	x0, x19
  40432c:	mov	x1, x2
  404330:	ldp	x19, x20, [sp, #16]
  404334:	ldp	x21, x22, [sp, #32]
  404338:	ldp	x29, x30, [sp], #64
  40433c:	b	401d10 <strndup@plt>
  404340:	ldp	x19, x20, [sp, #16]
  404344:	ldp	x21, x22, [sp, #32]
  404348:	ldp	x29, x30, [sp], #64
  40434c:	b	401be0 <strdup@plt>
  404350:	stp	x29, x30, [sp, #-32]!
  404354:	mov	x2, #0x0                   	// #0
  404358:	mov	x29, sp
  40435c:	stp	x19, x20, [sp, #16]
  404360:	mov	x20, x0
  404364:	mov	x19, x1
  404368:	cbz	x1, 404378 <ferror@plt+0x2528>
  40436c:	mov	x0, x1
  404370:	bl	4019f0 <strlen@plt>
  404374:	mov	x2, x0
  404378:	mov	x1, x19
  40437c:	mov	x0, x20
  404380:	ldp	x19, x20, [sp, #16]
  404384:	ldp	x29, x30, [sp], #32
  404388:	b	404280 <ferror@plt+0x2430>
  40438c:	nop
  404390:	stp	x29, x30, [sp, #-288]!
  404394:	mov	w9, #0xffffffd0            	// #-48
  404398:	mov	w8, #0xffffff80            	// #-128
  40439c:	mov	x29, sp
  4043a0:	add	x10, sp, #0xf0
  4043a4:	add	x11, sp, #0x120
  4043a8:	stp	x11, x11, [sp, #80]
  4043ac:	str	x10, [sp, #96]
  4043b0:	stp	w9, w8, [sp, #104]
  4043b4:	ldp	x10, x11, [sp, #80]
  4043b8:	str	x19, [sp, #16]
  4043bc:	ldp	x8, x9, [sp, #96]
  4043c0:	mov	x19, x0
  4043c4:	add	x0, sp, #0x48
  4043c8:	stp	x10, x11, [sp, #32]
  4043cc:	stp	x8, x9, [sp, #48]
  4043d0:	str	q0, [sp, #112]
  4043d4:	str	q1, [sp, #128]
  4043d8:	str	q2, [sp, #144]
  4043dc:	str	q3, [sp, #160]
  4043e0:	str	q4, [sp, #176]
  4043e4:	str	q5, [sp, #192]
  4043e8:	str	q6, [sp, #208]
  4043ec:	str	q7, [sp, #224]
  4043f0:	stp	x2, x3, [sp, #240]
  4043f4:	add	x2, sp, #0x20
  4043f8:	stp	x4, x5, [sp, #256]
  4043fc:	stp	x6, x7, [sp, #272]
  404400:	bl	401d00 <vasprintf@plt>
  404404:	tbnz	w0, #31, 404434 <ferror@plt+0x25e4>
  404408:	ldr	x1, [sp, #72]
  40440c:	sxtw	x2, w0
  404410:	mov	x0, x19
  404414:	bl	404280 <ferror@plt+0x2430>
  404418:	mov	x19, x0
  40441c:	ldr	x0, [sp, #72]
  404420:	bl	401cd0 <free@plt>
  404424:	mov	x0, x19
  404428:	ldr	x19, [sp, #16]
  40442c:	ldp	x29, x30, [sp], #288
  404430:	ret
  404434:	mov	x19, #0x0                   	// #0
  404438:	mov	x0, x19
  40443c:	ldr	x19, [sp, #16]
  404440:	ldp	x29, x30, [sp], #288
  404444:	ret
  404448:	stp	x29, x30, [sp, #-80]!
  40444c:	mov	x29, sp
  404450:	stp	x21, x22, [sp, #32]
  404454:	ldr	x21, [x0]
  404458:	stp	x19, x20, [sp, #16]
  40445c:	mov	x19, x0
  404460:	ldrsb	w0, [x21]
  404464:	cbz	w0, 4045a8 <ferror@plt+0x2758>
  404468:	mov	x0, x21
  40446c:	mov	x22, x2
  404470:	stp	x23, x24, [sp, #48]
  404474:	mov	x24, x1
  404478:	mov	w23, w3
  40447c:	mov	x1, x2
  404480:	bl	401d20 <strspn@plt>
  404484:	add	x20, x21, x0
  404488:	ldrsb	w21, [x21, x0]
  40448c:	cbz	w21, 40456c <ferror@plt+0x271c>
  404490:	cbz	w23, 404514 <ferror@plt+0x26c4>
  404494:	adrp	x0, 405000 <ferror@plt+0x31b0>
  404498:	mov	w1, w21
  40449c:	add	x0, x0, #0xac8
  4044a0:	bl	401d30 <strchr@plt>
  4044a4:	cbz	x0, 404544 <ferror@plt+0x26f4>
  4044a8:	add	x1, sp, #0x48
  4044ac:	add	x23, x20, #0x1
  4044b0:	mov	x0, x23
  4044b4:	strb	w21, [sp, #72]
  4044b8:	strb	wzr, [sp, #73]
  4044bc:	bl	402c18 <ferror@plt+0xdc8>
  4044c0:	add	x1, x20, x0
  4044c4:	str	x0, [x24]
  4044c8:	ldrsb	w1, [x1, #1]
  4044cc:	cmp	w1, #0x0
  4044d0:	ccmp	w21, w1, #0x0, ne  // ne = any
  4044d4:	b.ne	40456c <ferror@plt+0x271c>  // b.any
  4044d8:	add	x0, x0, #0x2
  4044dc:	add	x21, x20, x0
  4044e0:	ldrsb	w1, [x20, x0]
  4044e4:	cbz	w1, 4044f4 <ferror@plt+0x26a4>
  4044e8:	mov	x0, x22
  4044ec:	bl	401d30 <strchr@plt>
  4044f0:	cbz	x0, 40456c <ferror@plt+0x271c>
  4044f4:	mov	x20, x23
  4044f8:	ldp	x23, x24, [sp, #48]
  4044fc:	str	x21, [x19]
  404500:	mov	x0, x20
  404504:	ldp	x19, x20, [sp, #16]
  404508:	ldp	x21, x22, [sp, #32]
  40450c:	ldp	x29, x30, [sp], #80
  404510:	ret
  404514:	mov	x1, x22
  404518:	mov	x0, x20
  40451c:	bl	401dd0 <strcspn@plt>
  404520:	str	x0, [x24]
  404524:	add	x0, x20, x0
  404528:	ldp	x23, x24, [sp, #48]
  40452c:	str	x0, [x19]
  404530:	mov	x0, x20
  404534:	ldp	x19, x20, [sp, #16]
  404538:	ldp	x21, x22, [sp, #32]
  40453c:	ldp	x29, x30, [sp], #80
  404540:	ret
  404544:	mov	x1, x22
  404548:	mov	x0, x20
  40454c:	bl	402c18 <ferror@plt+0xdc8>
  404550:	str	x0, [x24]
  404554:	add	x21, x20, x0
  404558:	ldrsb	w1, [x20, x0]
  40455c:	cbz	w1, 40458c <ferror@plt+0x273c>
  404560:	mov	x0, x22
  404564:	bl	401d30 <strchr@plt>
  404568:	cbnz	x0, 40458c <ferror@plt+0x273c>
  40456c:	ldp	x23, x24, [sp, #48]
  404570:	str	x20, [x19]
  404574:	mov	x20, #0x0                   	// #0
  404578:	mov	x0, x20
  40457c:	ldp	x19, x20, [sp, #16]
  404580:	ldp	x21, x22, [sp, #32]
  404584:	ldp	x29, x30, [sp], #80
  404588:	ret
  40458c:	ldp	x23, x24, [sp, #48]
  404590:	str	x21, [x19]
  404594:	mov	x0, x20
  404598:	ldp	x19, x20, [sp, #16]
  40459c:	ldp	x21, x22, [sp, #32]
  4045a0:	ldp	x29, x30, [sp], #80
  4045a4:	ret
  4045a8:	mov	x20, #0x0                   	// #0
  4045ac:	mov	x0, x20
  4045b0:	ldp	x19, x20, [sp, #16]
  4045b4:	ldp	x21, x22, [sp, #32]
  4045b8:	ldp	x29, x30, [sp], #80
  4045bc:	ret
  4045c0:	stp	x29, x30, [sp, #-32]!
  4045c4:	mov	x29, sp
  4045c8:	str	x19, [sp, #16]
  4045cc:	mov	x19, x0
  4045d0:	b	4045dc <ferror@plt+0x278c>
  4045d4:	cmp	w0, #0xa
  4045d8:	b.eq	4045fc <ferror@plt+0x27ac>  // b.none
  4045dc:	mov	x0, x19
  4045e0:	bl	401b80 <fgetc@plt>
  4045e4:	cmn	w0, #0x1
  4045e8:	b.ne	4045d4 <ferror@plt+0x2784>  // b.any
  4045ec:	mov	w0, #0x1                   	// #1
  4045f0:	ldr	x19, [sp, #16]
  4045f4:	ldp	x29, x30, [sp], #32
  4045f8:	ret
  4045fc:	mov	w0, #0x0                   	// #0
  404600:	ldr	x19, [sp, #16]
  404604:	ldp	x29, x30, [sp], #32
  404608:	ret
  40460c:	nop
  404610:	stp	x29, x30, [sp, #-144]!
  404614:	mov	x29, sp
  404618:	stp	x19, x20, [sp, #16]
  40461c:	stp	x21, x22, [sp, #32]
  404620:	stp	x23, x24, [sp, #48]
  404624:	stp	x25, x26, [sp, #64]
  404628:	stp	x27, x28, [sp, #80]
  40462c:	str	x1, [sp, #120]
  404630:	cbz	x0, 404854 <ferror@plt+0x2a04>
  404634:	mov	x21, x0
  404638:	add	x0, sp, #0x88
  40463c:	stp	xzr, x0, [sp, #104]
  404640:	adrp	x0, 405000 <ferror@plt+0x31b0>
  404644:	add	x1, x0, #0xae8
  404648:	mov	x0, x21
  40464c:	bl	401d20 <strspn@plt>
  404650:	add	x20, x21, x0
  404654:	ldrsb	w0, [x21, x0]
  404658:	mov	x25, #0xcccccccccccccccc    	// #-3689348814741910324
  40465c:	adrp	x23, 417000 <ferror@plt+0x151b0>
  404660:	mov	w19, #0x0                   	// #0
  404664:	add	x23, x23, #0xb38
  404668:	movk	x25, #0xcccd
  40466c:	cbz	w0, 40476c <ferror@plt+0x291c>
  404670:	bl	401e00 <__errno_location@plt>
  404674:	mov	x19, x0
  404678:	ldr	x1, [sp, #112]
  40467c:	mov	x0, x20
  404680:	str	wzr, [x19]
  404684:	mov	w2, #0xa                   	// #10
  404688:	bl	401a40 <strtoll@plt>
  40468c:	mov	x24, x0
  404690:	ldr	w1, [x19]
  404694:	cmp	w1, #0x0
  404698:	b.gt	404814 <ferror@plt+0x29c4>
  40469c:	tbnz	x0, #63, 404834 <ferror@plt+0x29e4>
  4046a0:	ldr	x21, [sp, #136]
  4046a4:	ldrsb	w0, [x21]
  4046a8:	cmp	w0, #0x2e
  4046ac:	b.eq	4047d4 <ferror@plt+0x2984>  // b.none
  4046b0:	cmp	x20, x21
  4046b4:	b.eq	4047b4 <ferror@plt+0x2964>  // b.none
  4046b8:	mov	w22, #0x0                   	// #0
  4046bc:	mov	x20, #0x0                   	// #0
  4046c0:	adrp	x0, 405000 <ferror@plt+0x31b0>
  4046c4:	add	x1, x0, #0xae8
  4046c8:	mov	x0, x21
  4046cc:	bl	401d20 <strspn@plt>
  4046d0:	adrp	x1, 405000 <ferror@plt+0x31b0>
  4046d4:	add	x28, x1, #0xad0
  4046d8:	add	x21, x21, x0
  4046dc:	mov	x26, #0x0                   	// #0
  4046e0:	str	x21, [sp, #136]
  4046e4:	nop
  4046e8:	mov	w19, w26
  4046ec:	cbz	x28, 40479c <ferror@plt+0x294c>
  4046f0:	mov	x0, x28
  4046f4:	bl	4019f0 <strlen@plt>
  4046f8:	mov	x27, x0
  4046fc:	cbz	x0, 40479c <ferror@plt+0x294c>
  404700:	mov	x2, x0
  404704:	mov	x1, x28
  404708:	mov	x0, x21
  40470c:	bl	401b50 <strncmp@plt>
  404710:	cbnz	w0, 40479c <ferror@plt+0x294c>
  404714:	ubfiz	x19, x19, #4, #32
  404718:	add	x19, x23, x19
  40471c:	ldr	x0, [x19, #8]
  404720:	mul	x20, x20, x0
  404724:	cbz	w22, 404738 <ferror@plt+0x28e8>
  404728:	umulh	x20, x20, x25
  40472c:	subs	w22, w22, #0x1
  404730:	lsr	x20, x20, #3
  404734:	b.ne	404728 <ferror@plt+0x28d8>  // b.any
  404738:	madd	x20, x24, x0, x20
  40473c:	add	x21, x21, x27
  404740:	ldr	x0, [sp, #104]
  404744:	mov	w19, #0x1                   	// #1
  404748:	add	x0, x0, x20
  40474c:	str	x0, [sp, #104]
  404750:	adrp	x0, 405000 <ferror@plt+0x31b0>
  404754:	add	x1, x0, #0xae8
  404758:	mov	x0, x21
  40475c:	bl	401d20 <strspn@plt>
  404760:	add	x20, x21, x0
  404764:	ldrsb	w0, [x21, x0]
  404768:	cbnz	w0, 404670 <ferror@plt+0x2820>
  40476c:	cbz	w19, 4047b4 <ferror@plt+0x2964>
  404770:	ldr	x1, [sp, #120]
  404774:	mov	w0, #0x0                   	// #0
  404778:	ldr	x2, [sp, #104]
  40477c:	str	x2, [x1]
  404780:	ldp	x19, x20, [sp, #16]
  404784:	ldp	x21, x22, [sp, #32]
  404788:	ldp	x23, x24, [sp, #48]
  40478c:	ldp	x25, x26, [sp, #64]
  404790:	ldp	x27, x28, [sp, #80]
  404794:	ldp	x29, x30, [sp], #144
  404798:	ret
  40479c:	add	x26, x26, #0x1
  4047a0:	cmp	x26, #0x1c
  4047a4:	b.eq	4047b4 <ferror@plt+0x2964>  // b.none
  4047a8:	lsl	x0, x26, #4
  4047ac:	ldr	x28, [x0, x23]
  4047b0:	b	4046e8 <ferror@plt+0x2898>
  4047b4:	mov	w0, #0xffffffea            	// #-22
  4047b8:	ldp	x19, x20, [sp, #16]
  4047bc:	ldp	x21, x22, [sp, #32]
  4047c0:	ldp	x23, x24, [sp, #48]
  4047c4:	ldp	x25, x26, [sp, #64]
  4047c8:	ldp	x27, x28, [sp, #80]
  4047cc:	ldp	x29, x30, [sp], #144
  4047d0:	ret
  4047d4:	ldr	x1, [sp, #112]
  4047d8:	str	wzr, [x19]
  4047dc:	add	x22, x21, #0x1
  4047e0:	mov	w2, #0xa                   	// #10
  4047e4:	mov	x0, x22
  4047e8:	bl	401a40 <strtoll@plt>
  4047ec:	mov	x20, x0
  4047f0:	ldr	w1, [x19]
  4047f4:	cmp	w1, #0x0
  4047f8:	b.gt	404814 <ferror@plt+0x29c4>
  4047fc:	tbnz	x0, #63, 404834 <ferror@plt+0x29e4>
  404800:	ldr	x21, [sp, #136]
  404804:	cmp	x22, x21
  404808:	b.eq	4047b4 <ferror@plt+0x2964>  // b.none
  40480c:	sub	w22, w21, w22
  404810:	b	4046c0 <ferror@plt+0x2870>
  404814:	neg	w0, w1
  404818:	ldp	x19, x20, [sp, #16]
  40481c:	ldp	x21, x22, [sp, #32]
  404820:	ldp	x23, x24, [sp, #48]
  404824:	ldp	x25, x26, [sp, #64]
  404828:	ldp	x27, x28, [sp, #80]
  40482c:	ldp	x29, x30, [sp], #144
  404830:	ret
  404834:	mov	w0, #0xffffffde            	// #-34
  404838:	ldp	x19, x20, [sp, #16]
  40483c:	ldp	x21, x22, [sp, #32]
  404840:	ldp	x23, x24, [sp, #48]
  404844:	ldp	x25, x26, [sp, #64]
  404848:	ldp	x27, x28, [sp, #80]
  40484c:	ldp	x29, x30, [sp], #144
  404850:	ret
  404854:	adrp	x3, 405000 <ferror@plt+0x31b0>
  404858:	adrp	x1, 405000 <ferror@plt+0x31b0>
  40485c:	adrp	x0, 405000 <ferror@plt+0x31b0>
  404860:	add	x3, x3, #0xdc8
  404864:	add	x1, x1, #0xad8
  404868:	add	x0, x0, #0x670
  40486c:	mov	w2, #0x4d                  	// #77
  404870:	bl	401df0 <__assert_fail@plt>
  404874:	nop
  404878:	stp	x29, x30, [sp, #-224]!
  40487c:	mov	x29, sp
  404880:	stp	x19, x20, [sp, #16]
  404884:	stp	xzr, xzr, [sp, #96]
  404888:	cbz	x0, 404dc4 <ferror@plt+0x2f74>
  40488c:	stp	x21, x22, [sp, #32]
  404890:	mov	x20, x1
  404894:	cbz	x1, 404df4 <ferror@plt+0x2fa4>
  404898:	mov	x19, x0
  40489c:	mov	x0, #0x0                   	// #0
  4048a0:	bl	401b20 <time@plt>
  4048a4:	mov	x2, x0
  4048a8:	add	x21, sp, #0x70
  4048ac:	add	x0, sp, #0x58
  4048b0:	mov	x1, x21
  4048b4:	str	x2, [sp, #88]
  4048b8:	bl	401a90 <localtime_r@plt>
  4048bc:	mov	w2, #0xffffffff            	// #-1
  4048c0:	adrp	x1, 405000 <ferror@plt+0x31b0>
  4048c4:	mov	x0, x19
  4048c8:	add	x1, x1, #0xb00
  4048cc:	str	w2, [sp, #144]
  4048d0:	bl	401c90 <strcmp@plt>
  4048d4:	cbz	w0, 404978 <ferror@plt+0x2b28>
  4048d8:	adrp	x1, 405000 <ferror@plt+0x31b0>
  4048dc:	mov	x0, x19
  4048e0:	add	x1, x1, #0xb08
  4048e4:	bl	401c90 <strcmp@plt>
  4048e8:	cbz	w0, 404990 <ferror@plt+0x2b40>
  4048ec:	adrp	x1, 405000 <ferror@plt+0x31b0>
  4048f0:	mov	x0, x19
  4048f4:	add	x1, x1, #0xb10
  4048f8:	bl	401c90 <strcmp@plt>
  4048fc:	cbz	w0, 404a08 <ferror@plt+0x2bb8>
  404900:	adrp	x1, 405000 <ferror@plt+0x31b0>
  404904:	mov	x0, x19
  404908:	add	x1, x1, #0xb20
  40490c:	bl	401c90 <strcmp@plt>
  404910:	cbz	w0, 4049e0 <ferror@plt+0x2b90>
  404914:	ldrsb	w0, [x19]
  404918:	cmp	w0, #0x2b
  40491c:	b.eq	404a1c <ferror@plt+0x2bcc>  // b.none
  404920:	cmp	w0, #0x2d
  404924:	b.eq	404a34 <ferror@plt+0x2be4>  // b.none
  404928:	mov	x0, x19
  40492c:	bl	4019f0 <strlen@plt>
  404930:	cmp	x0, #0x3
  404934:	b.ls	404a4c <ferror@plt+0x2bfc>  // b.plast
  404938:	sub	x1, x0, #0x4
  40493c:	mov	w0, #0x6120                	// #24864
  404940:	movk	w0, #0x6f67, lsl #16
  404944:	ldr	w2, [x19, x1]
  404948:	cmp	w2, w0
  40494c:	b.ne	404d98 <ferror@plt+0x2f48>  // b.any
  404950:	mov	x0, x19
  404954:	bl	401d10 <strndup@plt>
  404958:	mov	x22, x0
  40495c:	cbz	x0, 404e20 <ferror@plt+0x2fd0>
  404960:	add	x1, sp, #0x68
  404964:	bl	404610 <ferror@plt+0x27c0>
  404968:	mov	w19, w0
  40496c:	mov	x0, x22
  404970:	bl	401cd0 <free@plt>
  404974:	tbnz	w19, #31, 4049cc <ferror@plt+0x2b7c>
  404978:	mov	x0, x21
  40497c:	bl	401c30 <mktime@plt>
  404980:	cmn	x0, #0x1
  404984:	b.ne	4049a8 <ferror@plt+0x2b58>  // b.any
  404988:	mov	w19, #0xffffffea            	// #-22
  40498c:	b	4049cc <ferror@plt+0x2b7c>
  404990:	mov	x0, x21
  404994:	str	xzr, [sp, #112]
  404998:	str	wzr, [sp, #120]
  40499c:	bl	401c30 <mktime@plt>
  4049a0:	cmn	x0, #0x1
  4049a4:	b.eq	404988 <ferror@plt+0x2b38>  // b.none
  4049a8:	ldp	x2, x1, [sp, #96]
  4049ac:	mov	x3, #0x4240                	// #16960
  4049b0:	movk	x3, #0xf, lsl #16
  4049b4:	mov	w19, #0x0                   	// #0
  4049b8:	madd	x0, x0, x3, x2
  4049bc:	cmp	x1, x0
  4049c0:	sub	x0, x0, x1
  4049c4:	csel	x0, x0, xzr, cc  // cc = lo, ul, last
  4049c8:	str	x0, [x20]
  4049cc:	mov	w0, w19
  4049d0:	ldp	x19, x20, [sp, #16]
  4049d4:	ldp	x21, x22, [sp, #32]
  4049d8:	ldp	x29, x30, [sp], #224
  4049dc:	ret
  4049e0:	ldr	w1, [sp, #124]
  4049e4:	mov	x0, x21
  4049e8:	str	xzr, [sp, #112]
  4049ec:	add	w1, w1, #0x1
  4049f0:	stp	wzr, w1, [sp, #120]
  4049f4:	bl	401c30 <mktime@plt>
  4049f8:	cmn	x0, #0x1
  4049fc:	b.ne	4049a8 <ferror@plt+0x2b58>  // b.any
  404a00:	mov	w19, #0xffffffea            	// #-22
  404a04:	b	4049cc <ferror@plt+0x2b7c>
  404a08:	ldr	w1, [sp, #124]
  404a0c:	mov	x0, x21
  404a10:	str	xzr, [sp, #112]
  404a14:	sub	w1, w1, #0x1
  404a18:	b	4049f0 <ferror@plt+0x2ba0>
  404a1c:	add	x0, x19, #0x1
  404a20:	add	x1, sp, #0x60
  404a24:	bl	404610 <ferror@plt+0x27c0>
  404a28:	mov	w19, w0
  404a2c:	tbz	w0, #31, 404978 <ferror@plt+0x2b28>
  404a30:	b	4049cc <ferror@plt+0x2b7c>
  404a34:	add	x0, x19, #0x1
  404a38:	add	x1, sp, #0x68
  404a3c:	bl	404610 <ferror@plt+0x27c0>
  404a40:	mov	w19, w0
  404a44:	tbz	w0, #31, 404978 <ferror@plt+0x2b28>
  404a48:	b	4049cc <ferror@plt+0x2b7c>
  404a4c:	stp	x23, x24, [sp, #48]
  404a50:	adrp	x23, 405000 <ferror@plt+0x31b0>
  404a54:	add	x23, x23, #0xaf0
  404a58:	mov	x24, #0x0                   	// #0
  404a5c:	stp	x25, x26, [sp, #64]
  404a60:	adrp	x26, 417000 <ferror@plt+0x151b0>
  404a64:	add	x26, x26, #0xb38
  404a68:	add	x26, x26, #0x1c0
  404a6c:	mov	w25, w24
  404a70:	cbz	x23, 404d80 <ferror@plt+0x2f30>
  404a74:	mov	x0, x23
  404a78:	bl	4019f0 <strlen@plt>
  404a7c:	mov	x22, x0
  404a80:	cbz	x0, 404d80 <ferror@plt+0x2f30>
  404a84:	mov	x2, x0
  404a88:	mov	x1, x23
  404a8c:	mov	x0, x19
  404a90:	bl	401cf0 <strncasecmp@plt>
  404a94:	cbnz	w0, 404d80 <ferror@plt+0x2f30>
  404a98:	ldrsb	w0, [x19, x22]
  404a9c:	cmp	w0, #0x20
  404aa0:	b.ne	404d80 <ferror@plt+0x2f30>  // b.any
  404aa4:	ubfiz	x25, x25, #4, #32
  404aa8:	adrp	x0, 417000 <ferror@plt+0x151b0>
  404aac:	add	x0, x0, #0xb38
  404ab0:	add	x22, x22, #0x1
  404ab4:	add	x0, x0, x25
  404ab8:	add	x19, x19, x22
  404abc:	ldr	w22, [x0, #456]
  404ac0:	ldp	x8, x9, [sp, #112]
  404ac4:	adrp	x1, 405000 <ferror@plt+0x31b0>
  404ac8:	ldp	x6, x7, [sp, #128]
  404acc:	add	x1, x1, #0xb30
  404ad0:	ldp	x4, x5, [sp, #144]
  404ad4:	mov	x2, x21
  404ad8:	ldr	x3, [sp, #160]
  404adc:	mov	x0, x19
  404ae0:	stp	x8, x9, [sp, #168]
  404ae4:	stp	x6, x7, [sp, #184]
  404ae8:	stp	x4, x5, [sp, #200]
  404aec:	str	x3, [sp, #216]
  404af0:	bl	401ae0 <strptime@plt>
  404af4:	cbz	x0, 404b00 <ferror@plt+0x2cb0>
  404af8:	ldrsb	w0, [x0]
  404afc:	cbz	w0, 404d44 <ferror@plt+0x2ef4>
  404b00:	ldp	x8, x9, [sp, #168]
  404b04:	adrp	x1, 405000 <ferror@plt+0x31b0>
  404b08:	ldp	x6, x7, [sp, #184]
  404b0c:	add	x1, x1, #0xb48
  404b10:	ldp	x4, x5, [sp, #200]
  404b14:	mov	x2, x21
  404b18:	ldr	x3, [sp, #216]
  404b1c:	mov	x0, x19
  404b20:	stp	x8, x9, [sp, #112]
  404b24:	stp	x6, x7, [sp, #128]
  404b28:	stp	x4, x5, [sp, #144]
  404b2c:	str	x3, [sp, #160]
  404b30:	bl	401ae0 <strptime@plt>
  404b34:	cbz	x0, 404b40 <ferror@plt+0x2cf0>
  404b38:	ldrsb	w0, [x0]
  404b3c:	cbz	w0, 404d44 <ferror@plt+0x2ef4>
  404b40:	ldp	x8, x9, [sp, #168]
  404b44:	adrp	x1, 405000 <ferror@plt+0x31b0>
  404b48:	ldp	x6, x7, [sp, #184]
  404b4c:	add	x1, x1, #0xb60
  404b50:	ldp	x4, x5, [sp, #200]
  404b54:	mov	x2, x21
  404b58:	ldr	x3, [sp, #216]
  404b5c:	mov	x0, x19
  404b60:	stp	x8, x9, [sp, #112]
  404b64:	stp	x6, x7, [sp, #128]
  404b68:	stp	x4, x5, [sp, #144]
  404b6c:	str	x3, [sp, #160]
  404b70:	bl	401ae0 <strptime@plt>
  404b74:	cbz	x0, 404b80 <ferror@plt+0x2d30>
  404b78:	ldrsb	w0, [x0]
  404b7c:	cbz	w0, 404d44 <ferror@plt+0x2ef4>
  404b80:	ldp	x6, x7, [sp, #168]
  404b84:	adrp	x1, 405000 <ferror@plt+0x31b0>
  404b88:	ldp	x4, x5, [sp, #184]
  404b8c:	add	x1, x1, #0xb78
  404b90:	ldp	x8, x9, [sp, #200]
  404b94:	mov	x2, x21
  404b98:	ldr	x3, [sp, #216]
  404b9c:	mov	x0, x19
  404ba0:	stp	x6, x7, [sp, #112]
  404ba4:	stp	x4, x5, [sp, #128]
  404ba8:	stp	x8, x9, [sp, #144]
  404bac:	str	x3, [sp, #160]
  404bb0:	bl	401ae0 <strptime@plt>
  404bb4:	cbz	x0, 404bc0 <ferror@plt+0x2d70>
  404bb8:	ldrsb	w0, [x0]
  404bbc:	cbz	w0, 404d40 <ferror@plt+0x2ef0>
  404bc0:	ldp	x6, x7, [sp, #168]
  404bc4:	adrp	x1, 405000 <ferror@plt+0x31b0>
  404bc8:	ldp	x4, x5, [sp, #184]
  404bcc:	add	x1, x1, #0xb88
  404bd0:	ldp	x8, x9, [sp, #200]
  404bd4:	mov	x2, x21
  404bd8:	ldr	x3, [sp, #216]
  404bdc:	mov	x0, x19
  404be0:	stp	x6, x7, [sp, #112]
  404be4:	stp	x4, x5, [sp, #128]
  404be8:	stp	x8, x9, [sp, #144]
  404bec:	str	x3, [sp, #160]
  404bf0:	bl	401ae0 <strptime@plt>
  404bf4:	cbz	x0, 404c00 <ferror@plt+0x2db0>
  404bf8:	ldrsb	w0, [x0]
  404bfc:	cbz	w0, 404d40 <ferror@plt+0x2ef0>
  404c00:	ldp	x6, x7, [sp, #168]
  404c04:	adrp	x1, 405000 <ferror@plt+0x31b0>
  404c08:	ldp	x4, x5, [sp, #184]
  404c0c:	add	x1, x1, #0xb98
  404c10:	ldp	x8, x9, [sp, #200]
  404c14:	mov	x2, x21
  404c18:	ldr	x3, [sp, #216]
  404c1c:	mov	x0, x19
  404c20:	stp	x6, x7, [sp, #112]
  404c24:	stp	x4, x5, [sp, #128]
  404c28:	stp	x8, x9, [sp, #144]
  404c2c:	str	x3, [sp, #160]
  404c30:	bl	401ae0 <strptime@plt>
  404c34:	cbz	x0, 404c40 <ferror@plt+0x2df0>
  404c38:	ldrsb	w0, [x0]
  404c3c:	cbz	w0, 404db8 <ferror@plt+0x2f68>
  404c40:	ldp	x6, x7, [sp, #168]
  404c44:	adrp	x1, 405000 <ferror@plt+0x31b0>
  404c48:	ldp	x4, x5, [sp, #184]
  404c4c:	add	x1, x1, #0xba8
  404c50:	ldp	x8, x9, [sp, #200]
  404c54:	mov	x2, x21
  404c58:	ldr	x3, [sp, #216]
  404c5c:	mov	x0, x19
  404c60:	stp	x6, x7, [sp, #112]
  404c64:	stp	x4, x5, [sp, #128]
  404c68:	stp	x8, x9, [sp, #144]
  404c6c:	str	x3, [sp, #160]
  404c70:	bl	401ae0 <strptime@plt>
  404c74:	cbz	x0, 404c80 <ferror@plt+0x2e30>
  404c78:	ldrsb	w0, [x0]
  404c7c:	cbz	w0, 404db8 <ferror@plt+0x2f68>
  404c80:	ldp	x6, x7, [sp, #168]
  404c84:	adrp	x1, 405000 <ferror@plt+0x31b0>
  404c88:	ldp	x4, x5, [sp, #184]
  404c8c:	add	x1, x1, #0xbb8
  404c90:	ldp	x8, x9, [sp, #200]
  404c94:	mov	x2, x21
  404c98:	ldr	x3, [sp, #216]
  404c9c:	mov	x0, x19
  404ca0:	stp	x6, x7, [sp, #112]
  404ca4:	stp	x4, x5, [sp, #128]
  404ca8:	stp	x8, x9, [sp, #144]
  404cac:	str	x3, [sp, #160]
  404cb0:	bl	401ae0 <strptime@plt>
  404cb4:	cbz	x0, 404cc0 <ferror@plt+0x2e70>
  404cb8:	ldrsb	w0, [x0]
  404cbc:	cbz	w0, 404d44 <ferror@plt+0x2ef4>
  404cc0:	ldp	x6, x7, [sp, #168]
  404cc4:	adrp	x1, 405000 <ferror@plt+0x31b0>
  404cc8:	ldp	x4, x5, [sp, #184]
  404ccc:	add	x1, x1, #0xbc8
  404cd0:	ldp	x8, x9, [sp, #200]
  404cd4:	mov	x2, x21
  404cd8:	ldr	x3, [sp, #216]
  404cdc:	mov	x0, x19
  404ce0:	stp	x6, x7, [sp, #112]
  404ce4:	stp	x4, x5, [sp, #128]
  404ce8:	stp	x8, x9, [sp, #144]
  404cec:	str	x3, [sp, #160]
  404cf0:	bl	401ae0 <strptime@plt>
  404cf4:	cbz	x0, 404d00 <ferror@plt+0x2eb0>
  404cf8:	ldrsb	w0, [x0]
  404cfc:	cbz	w0, 404d40 <ferror@plt+0x2ef0>
  404d00:	ldp	x6, x7, [sp, #168]
  404d04:	adrp	x1, 405000 <ferror@plt+0x31b0>
  404d08:	ldp	x4, x5, [sp, #184]
  404d0c:	mov	x0, x19
  404d10:	ldp	x8, x9, [sp, #200]
  404d14:	add	x1, x1, #0xbd0
  404d18:	ldr	x3, [sp, #216]
  404d1c:	mov	x2, x21
  404d20:	stp	x6, x7, [sp, #112]
  404d24:	stp	x4, x5, [sp, #128]
  404d28:	stp	x8, x9, [sp, #144]
  404d2c:	str	x3, [sp, #160]
  404d30:	bl	401ae0 <strptime@plt>
  404d34:	cbz	x0, 404d70 <ferror@plt+0x2f20>
  404d38:	ldrsb	w0, [x0]
  404d3c:	cbnz	w0, 404d70 <ferror@plt+0x2f20>
  404d40:	str	wzr, [sp, #112]
  404d44:	mov	x0, x21
  404d48:	bl	401c30 <mktime@plt>
  404d4c:	cmn	x0, #0x1
  404d50:	b.eq	404d70 <ferror@plt+0x2f20>  // b.none
  404d54:	tbnz	w22, #31, 404d64 <ferror@plt+0x2f14>
  404d58:	ldr	w1, [sp, #136]
  404d5c:	cmp	w1, w22
  404d60:	b.ne	404d70 <ferror@plt+0x2f20>  // b.any
  404d64:	ldp	x23, x24, [sp, #48]
  404d68:	ldp	x25, x26, [sp, #64]
  404d6c:	b	4049a8 <ferror@plt+0x2b58>
  404d70:	mov	w19, #0xffffffea            	// #-22
  404d74:	ldp	x23, x24, [sp, #48]
  404d78:	ldp	x25, x26, [sp, #64]
  404d7c:	b	4049cc <ferror@plt+0x2b7c>
  404d80:	add	x24, x24, #0x1
  404d84:	cmp	x24, #0xe
  404d88:	b.eq	404db0 <ferror@plt+0x2f60>  // b.none
  404d8c:	lsl	x0, x24, #4
  404d90:	ldr	x23, [x0, x26]
  404d94:	b	404a6c <ferror@plt+0x2c1c>
  404d98:	stp	x23, x24, [sp, #48]
  404d9c:	adrp	x23, 405000 <ferror@plt+0x31b0>
  404da0:	mov	x24, #0x0                   	// #0
  404da4:	add	x23, x23, #0xaf0
  404da8:	stp	x25, x26, [sp, #64]
  404dac:	b	404a60 <ferror@plt+0x2c10>
  404db0:	mov	w22, #0xffffffff            	// #-1
  404db4:	b	404ac0 <ferror@plt+0x2c70>
  404db8:	str	xzr, [sp, #112]
  404dbc:	str	wzr, [sp, #120]
  404dc0:	b	404d44 <ferror@plt+0x2ef4>
  404dc4:	adrp	x3, 405000 <ferror@plt+0x31b0>
  404dc8:	add	x3, x3, #0xdc8
  404dcc:	adrp	x1, 405000 <ferror@plt+0x31b0>
  404dd0:	adrp	x0, 405000 <ferror@plt+0x31b0>
  404dd4:	add	x3, x3, #0x10
  404dd8:	add	x1, x1, #0xad8
  404ddc:	add	x0, x0, #0x670
  404de0:	mov	w2, #0xc4                  	// #196
  404de4:	stp	x21, x22, [sp, #32]
  404de8:	stp	x23, x24, [sp, #48]
  404dec:	stp	x25, x26, [sp, #64]
  404df0:	bl	401df0 <__assert_fail@plt>
  404df4:	adrp	x3, 405000 <ferror@plt+0x31b0>
  404df8:	add	x3, x3, #0xdc8
  404dfc:	adrp	x1, 405000 <ferror@plt+0x31b0>
  404e00:	adrp	x0, 405000 <ferror@plt+0x31b0>
  404e04:	add	x3, x3, #0x10
  404e08:	add	x1, x1, #0xad8
  404e0c:	add	x0, x0, #0xaf8
  404e10:	mov	w2, #0xc5                  	// #197
  404e14:	stp	x23, x24, [sp, #48]
  404e18:	stp	x25, x26, [sp, #64]
  404e1c:	bl	401df0 <__assert_fail@plt>
  404e20:	mov	w19, #0xfffffff4            	// #-12
  404e24:	b	4049cc <ferror@plt+0x2b7c>
  404e28:	ldr	w1, [x0, #32]
  404e2c:	tbnz	w1, #31, 404e38 <ferror@plt+0x2fe8>
  404e30:	ldr	w0, [x0, #40]
  404e34:	ret
  404e38:	mov	w0, #0x0                   	// #0
  404e3c:	ret
  404e40:	stp	x29, x30, [sp, #-64]!
  404e44:	mov	x29, sp
  404e48:	stp	x19, x20, [sp, #16]
  404e4c:	mov	w20, w2
  404e50:	mov	x19, x4
  404e54:	stp	x21, x22, [sp, #32]
  404e58:	mov	x22, x0
  404e5c:	mov	x21, x3
  404e60:	str	x23, [sp, #48]
  404e64:	mov	x23, x1
  404e68:	tbnz	w20, #0, 404ff8 <ferror@plt+0x31a8>
  404e6c:	and	w0, w20, #0x3
  404e70:	cmp	w0, #0x3
  404e74:	b.eq	404ea0 <ferror@plt+0x3050>  // b.none
  404e78:	tbnz	w20, #1, 404ec8 <ferror@plt+0x3078>
  404e7c:	tbnz	w20, #3, 404f00 <ferror@plt+0x30b0>
  404e80:	tbnz	w20, #4, 404fc0 <ferror@plt+0x3170>
  404e84:	tbnz	w20, #2, 404f34 <ferror@plt+0x30e4>
  404e88:	mov	w0, #0x0                   	// #0
  404e8c:	ldp	x19, x20, [sp, #16]
  404e90:	ldp	x21, x22, [sp, #32]
  404e94:	ldr	x23, [sp, #48]
  404e98:	ldp	x29, x30, [sp], #64
  404e9c:	ret
  404ea0:	cbz	x19, 404fa0 <ferror@plt+0x3150>
  404ea4:	mov	x3, x21
  404ea8:	tst	x20, #0x20
  404eac:	mov	w0, #0x54                  	// #84
  404eb0:	mov	w1, #0x20                  	// #32
  404eb4:	csel	w0, w0, w1, ne  // ne = any
  404eb8:	sub	x19, x19, #0x1
  404ebc:	strb	w0, [x3], #1
  404ec0:	mov	x21, x3
  404ec4:	tbz	w20, #1, 404e7c <ferror@plt+0x302c>
  404ec8:	ldp	w5, w4, [x22]
  404ecc:	adrp	x2, 405000 <ferror@plt+0x31b0>
  404ed0:	ldr	w3, [x22, #8]
  404ed4:	add	x2, x2, #0xc18
  404ed8:	mov	x1, x19
  404edc:	mov	x0, x21
  404ee0:	bl	401af0 <snprintf@plt>
  404ee4:	sxtw	x2, w0
  404ee8:	tbnz	w2, #31, 404fa0 <ferror@plt+0x3150>
  404eec:	cmp	x19, w2, sxtw
  404ef0:	b.cc	404fa0 <ferror@plt+0x3150>  // b.lo, b.ul, b.last
  404ef4:	sub	x19, x19, x2
  404ef8:	add	x21, x21, x2
  404efc:	tbz	w20, #3, 404e80 <ferror@plt+0x3030>
  404f00:	mov	x1, x19
  404f04:	mov	x3, x23
  404f08:	mov	x0, x21
  404f0c:	adrp	x2, 405000 <ferror@plt+0x31b0>
  404f10:	add	x2, x2, #0xc28
  404f14:	bl	401af0 <snprintf@plt>
  404f18:	sxtw	x1, w0
  404f1c:	tbnz	w1, #31, 404fa0 <ferror@plt+0x3150>
  404f20:	cmp	x19, w1, sxtw
  404f24:	b.cc	404fa0 <ferror@plt+0x3150>  // b.lo, b.ul, b.last
  404f28:	sub	x19, x19, x1
  404f2c:	add	x21, x21, x1
  404f30:	tbz	w20, #2, 404e88 <ferror@plt+0x3038>
  404f34:	mov	x0, x22
  404f38:	bl	404e28 <ferror@plt+0x2fd8>
  404f3c:	mov	w5, #0x8889                	// #34953
  404f40:	mov	w4, w0
  404f44:	movk	w5, #0x8888, lsl #16
  404f48:	adrp	x2, 405000 <ferror@plt+0x31b0>
  404f4c:	mov	x0, x21
  404f50:	mov	x1, x19
  404f54:	smull	x3, w4, w5
  404f58:	add	x2, x2, #0xc38
  404f5c:	lsr	x3, x3, #32
  404f60:	add	w3, w4, w3
  404f64:	asr	w3, w3, #5
  404f68:	sub	w4, w3, w4, asr #31
  404f6c:	smull	x3, w4, w5
  404f70:	lsr	x3, x3, #32
  404f74:	add	w3, w4, w3
  404f78:	asr	w3, w3, #5
  404f7c:	sub	w3, w3, w4, asr #31
  404f80:	lsl	w5, w3, #4
  404f84:	sub	w5, w5, w3
  404f88:	subs	w4, w4, w5, lsl #2
  404f8c:	cneg	w4, w4, mi  // mi = first
  404f90:	bl	401af0 <snprintf@plt>
  404f94:	tbnz	w0, #31, 404fa0 <ferror@plt+0x3150>
  404f98:	cmp	x19, w0, sxtw
  404f9c:	b.cs	404e88 <ferror@plt+0x3038>  // b.hs, b.nlast
  404fa0:	adrp	x1, 405000 <ferror@plt+0x31b0>
  404fa4:	add	x1, x1, #0xbf0
  404fa8:	mov	w2, #0x5                   	// #5
  404fac:	mov	x0, #0x0                   	// #0
  404fb0:	bl	401db0 <dcgettext@plt>
  404fb4:	bl	401d90 <warnx@plt>
  404fb8:	mov	w0, #0xffffffff            	// #-1
  404fbc:	b	404e8c <ferror@plt+0x303c>
  404fc0:	adrp	x2, 405000 <ferror@plt+0x31b0>
  404fc4:	mov	x3, x23
  404fc8:	mov	x1, x19
  404fcc:	add	x2, x2, #0xc30
  404fd0:	mov	x0, x21
  404fd4:	bl	401af0 <snprintf@plt>
  404fd8:	tbnz	w0, #31, 404fa0 <ferror@plt+0x3150>
  404fdc:	cmp	x19, w0, sxtw
  404fe0:	sxtw	x0, w0
  404fe4:	b.cc	404fa0 <ferror@plt+0x3150>  // b.lo, b.ul, b.last
  404fe8:	sub	x19, x19, x0
  404fec:	add	x21, x21, x0
  404ff0:	tbz	w20, #2, 404e88 <ferror@plt+0x3038>
  404ff4:	b	404f34 <ferror@plt+0x30e4>
  404ff8:	mov	x1, x4
  404ffc:	mov	x0, x3
  405000:	ldp	w5, w4, [x22, #12]
  405004:	adrp	x2, 405000 <ferror@plt+0x31b0>
  405008:	ldrsw	x3, [x22, #20]
  40500c:	add	x2, x2, #0xbe0
  405010:	add	w4, w4, #0x1
  405014:	add	x3, x3, #0x76c
  405018:	bl	401af0 <snprintf@plt>
  40501c:	sxtw	x2, w0
  405020:	tbnz	w2, #31, 404fa0 <ferror@plt+0x3150>
  405024:	cmp	x19, w2, sxtw
  405028:	b.cc	404fa0 <ferror@plt+0x3150>  // b.lo, b.ul, b.last
  40502c:	sub	x19, x19, x2
  405030:	add	x21, x21, x2
  405034:	b	404e6c <ferror@plt+0x301c>
  405038:	stp	x29, x30, [sp, #-128]!
  40503c:	mov	x29, sp
  405040:	stp	x19, x20, [sp, #16]
  405044:	mov	w19, w1
  405048:	mov	x20, x0
  40504c:	stp	x21, x22, [sp, #32]
  405050:	mov	x21, x2
  405054:	mov	x22, x3
  405058:	str	x23, [sp, #48]
  40505c:	add	x23, sp, #0x48
  405060:	mov	x1, x23
  405064:	tbz	w19, #6, 40509c <ferror@plt+0x324c>
  405068:	bl	401ba0 <gmtime_r@plt>
  40506c:	cbz	x0, 4050a4 <ferror@plt+0x3254>
  405070:	ldr	x1, [x20, #8]
  405074:	mov	x4, x22
  405078:	mov	x3, x21
  40507c:	mov	w2, w19
  405080:	mov	x0, x23
  405084:	bl	404e40 <ferror@plt+0x2ff0>
  405088:	ldp	x19, x20, [sp, #16]
  40508c:	ldp	x21, x22, [sp, #32]
  405090:	ldr	x23, [sp, #48]
  405094:	ldp	x29, x30, [sp], #128
  405098:	ret
  40509c:	bl	401a90 <localtime_r@plt>
  4050a0:	b	40506c <ferror@plt+0x321c>
  4050a4:	mov	w2, #0x5                   	// #5
  4050a8:	adrp	x1, 405000 <ferror@plt+0x31b0>
  4050ac:	mov	x0, #0x0                   	// #0
  4050b0:	add	x1, x1, #0xc48
  4050b4:	bl	401db0 <dcgettext@plt>
  4050b8:	ldr	x1, [x20]
  4050bc:	bl	401d90 <warnx@plt>
  4050c0:	mov	w0, #0xffffffff            	// #-1
  4050c4:	b	405088 <ferror@plt+0x3238>
  4050c8:	mov	x5, x2
  4050cc:	mov	x4, x3
  4050d0:	mov	w2, w1
  4050d4:	mov	x3, x5
  4050d8:	mov	x1, #0x0                   	// #0
  4050dc:	b	404e40 <ferror@plt+0x2ff0>
  4050e0:	stp	x29, x30, [sp, #-128]!
  4050e4:	mov	x29, sp
  4050e8:	stp	x19, x20, [sp, #16]
  4050ec:	mov	w19, w1
  4050f0:	mov	x20, x2
  4050f4:	stp	x21, x22, [sp, #32]
  4050f8:	mov	x21, x3
  4050fc:	mov	x22, x0
  405100:	str	x23, [sp, #48]
  405104:	add	x23, sp, #0x48
  405108:	mov	x1, x23
  40510c:	tbz	w19, #6, 405144 <ferror@plt+0x32f4>
  405110:	bl	401ba0 <gmtime_r@plt>
  405114:	cbz	x0, 40514c <ferror@plt+0x32fc>
  405118:	mov	x4, x21
  40511c:	mov	x3, x20
  405120:	mov	w2, w19
  405124:	mov	x0, x23
  405128:	mov	x1, #0x0                   	// #0
  40512c:	bl	404e40 <ferror@plt+0x2ff0>
  405130:	ldp	x19, x20, [sp, #16]
  405134:	ldp	x21, x22, [sp, #32]
  405138:	ldr	x23, [sp, #48]
  40513c:	ldp	x29, x30, [sp], #128
  405140:	ret
  405144:	bl	401a90 <localtime_r@plt>
  405148:	b	405114 <ferror@plt+0x32c4>
  40514c:	mov	w2, #0x5                   	// #5
  405150:	adrp	x1, 405000 <ferror@plt+0x31b0>
  405154:	mov	x0, #0x0                   	// #0
  405158:	add	x1, x1, #0xc48
  40515c:	bl	401db0 <dcgettext@plt>
  405160:	mov	x1, x22
  405164:	bl	401d90 <warnx@plt>
  405168:	mov	w0, #0xffffffff            	// #-1
  40516c:	b	405130 <ferror@plt+0x32e0>
  405170:	stp	x29, x30, [sp, #-176]!
  405174:	mov	x29, sp
  405178:	stp	x21, x22, [sp, #32]
  40517c:	mov	x21, x0
  405180:	mov	x22, x3
  405184:	ldr	x0, [x1]
  405188:	stp	x19, x20, [sp, #16]
  40518c:	mov	x19, x1
  405190:	stp	x23, x24, [sp, #48]
  405194:	mov	x20, x4
  405198:	mov	w23, w2
  40519c:	cbz	x0, 405238 <ferror@plt+0x33e8>
  4051a0:	add	x24, sp, #0x40
  4051a4:	mov	x0, x21
  4051a8:	mov	x1, x24
  4051ac:	bl	401a90 <localtime_r@plt>
  4051b0:	add	x1, sp, #0x78
  4051b4:	mov	x0, x19
  4051b8:	bl	401a90 <localtime_r@plt>
  4051bc:	ldr	w0, [sp, #92]
  4051c0:	ldr	w1, [sp, #148]
  4051c4:	cmp	w1, w0
  4051c8:	ldr	w1, [sp, #84]
  4051cc:	ldr	w0, [sp, #140]
  4051d0:	b.eq	405214 <ferror@plt+0x33c4>  // b.none
  4051d4:	cmp	w1, w0
  4051d8:	b.ne	40521c <ferror@plt+0x33cc>  // b.any
  4051dc:	mov	x3, x24
  4051e0:	mov	x1, x20
  4051e4:	mov	x0, x22
  4051e8:	tbz	w23, #1, 405248 <ferror@plt+0x33f8>
  4051ec:	adrp	x2, 405000 <ferror@plt+0x31b0>
  4051f0:	add	x2, x2, #0xc78
  4051f4:	bl	401aa0 <strftime@plt>
  4051f8:	cmp	w0, #0x0
  4051fc:	csetm	w0, le
  405200:	ldp	x19, x20, [sp, #16]
  405204:	ldp	x21, x22, [sp, #32]
  405208:	ldp	x23, x24, [sp, #48]
  40520c:	ldp	x29, x30, [sp], #176
  405210:	ret
  405214:	cmp	w1, w0
  405218:	b.eq	405258 <ferror@plt+0x3408>  // b.none
  40521c:	mov	x3, x24
  405220:	mov	x1, x20
  405224:	mov	x0, x22
  405228:	adrp	x2, 405000 <ferror@plt+0x31b0>
  40522c:	add	x2, x2, #0xc90
  405230:	bl	401aa0 <strftime@plt>
  405234:	b	4051f8 <ferror@plt+0x33a8>
  405238:	mov	x0, x19
  40523c:	mov	x1, #0x0                   	// #0
  405240:	bl	401b90 <gettimeofday@plt>
  405244:	b	4051a0 <ferror@plt+0x3350>
  405248:	adrp	x2, 405000 <ferror@plt+0x31b0>
  40524c:	add	x2, x2, #0xc88
  405250:	bl	401aa0 <strftime@plt>
  405254:	b	4051f8 <ferror@plt+0x33a8>
  405258:	ldp	w4, w3, [sp, #68]
  40525c:	adrp	x2, 405000 <ferror@plt+0x31b0>
  405260:	mov	x0, x22
  405264:	mov	x1, x20
  405268:	add	x2, x2, #0xc68
  40526c:	bl	401af0 <snprintf@plt>
  405270:	tbnz	w0, #31, 405290 <ferror@plt+0x3440>
  405274:	cmp	x20, w0, sxtw
  405278:	csetm	w0, cc  // cc = lo, ul, last
  40527c:	ldp	x19, x20, [sp, #16]
  405280:	ldp	x21, x22, [sp, #32]
  405284:	ldp	x23, x24, [sp, #48]
  405288:	ldp	x29, x30, [sp], #176
  40528c:	ret
  405290:	mov	w0, #0xffffffff            	// #-1
  405294:	b	405200 <ferror@plt+0x33b0>
  405298:	stp	x29, x30, [sp, #-64]!
  40529c:	mov	x29, sp
  4052a0:	stp	x19, x20, [sp, #16]
  4052a4:	adrp	x20, 417000 <ferror@plt+0x151b0>
  4052a8:	add	x20, x20, #0xb30
  4052ac:	stp	x21, x22, [sp, #32]
  4052b0:	adrp	x21, 417000 <ferror@plt+0x151b0>
  4052b4:	add	x21, x21, #0xb28
  4052b8:	sub	x20, x20, x21
  4052bc:	mov	w22, w0
  4052c0:	stp	x23, x24, [sp, #48]
  4052c4:	mov	x23, x1
  4052c8:	mov	x24, x2
  4052cc:	bl	401988 <memcpy@plt-0x38>
  4052d0:	cmp	xzr, x20, asr #3
  4052d4:	b.eq	405300 <ferror@plt+0x34b0>  // b.none
  4052d8:	asr	x20, x20, #3
  4052dc:	mov	x19, #0x0                   	// #0
  4052e0:	ldr	x3, [x21, x19, lsl #3]
  4052e4:	mov	x2, x24
  4052e8:	add	x19, x19, #0x1
  4052ec:	mov	x1, x23
  4052f0:	mov	w0, w22
  4052f4:	blr	x3
  4052f8:	cmp	x20, x19
  4052fc:	b.ne	4052e0 <ferror@plt+0x3490>  // b.any
  405300:	ldp	x19, x20, [sp, #16]
  405304:	ldp	x21, x22, [sp, #32]
  405308:	ldp	x23, x24, [sp, #48]
  40530c:	ldp	x29, x30, [sp], #64
  405310:	ret
  405314:	nop
  405318:	ret
  40531c:	nop
  405320:	adrp	x2, 418000 <ferror@plt+0x161b0>
  405324:	mov	x1, #0x0                   	// #0
  405328:	ldr	x2, [x2, #600]
  40532c:	b	401ab0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000405330 <.fini>:
  405330:	stp	x29, x30, [sp, #-16]!
  405334:	mov	x29, sp
  405338:	ldp	x29, x30, [sp], #16
  40533c:	ret
