===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.1218 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2499 ( 16.5%)    0.2499 ( 22.3%)  FIR Parser
    0.6679 ( 44.2%)    0.4114 ( 36.7%)  'firrtl.circuit' Pipeline
    0.1241 (  8.2%)    0.0676 (  6.0%)    'firrtl.module' Pipeline
    0.1241 (  8.2%)    0.0676 (  6.0%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0100 (  0.7%)    0.0100 (  0.9%)    InferWidths
    0.0445 (  2.9%)    0.0445 (  4.0%)    LowerFIRRTLTypes
    0.4545 ( 30.1%)    0.2560 ( 22.8%)    'firrtl.module' Pipeline
    0.0743 (  4.9%)    0.0407 (  3.6%)      ExpandWhens
    0.3801 ( 25.2%)    0.2152 ( 19.2%)      SimpleCanonicalizer
    0.0312 (  2.1%)    0.0312 (  2.8%)    IMConstProp
    0.0044 (  0.3%)    0.0044 (  0.4%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.0033 (  0.2%)    0.0018 (  0.2%)    'firrtl.module' Pipeline
    0.0033 (  0.2%)    0.0018 (  0.2%)      CheckWidths
    0.1607 ( 10.6%)    0.1607 ( 14.3%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.2489 ( 16.5%)    0.1306 ( 11.6%)  'hw.module' Pipeline
    0.0033 (  0.2%)    0.0022 (  0.2%)    HWCleanup
    0.1223 (  8.1%)    0.0651 (  5.8%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.1232 (  8.2%)    0.0632 (  5.6%)    SimpleCanonicalizer
    0.0156 (  1.0%)    0.0156 (  1.4%)  HWLegalizeNames
    0.0320 (  2.1%)    0.0180 (  1.6%)  'hw.module' Pipeline
    0.0320 (  2.1%)    0.0180 (  1.6%)    PrettifyVerilog
    0.1345 (  8.9%)    0.1345 ( 12.0%)  Output
    0.0008 (  0.1%)    0.0008 (  0.1%)  Rest
    1.5105 (100.0%)    1.1218 (100.0%)  Total

{
  totalTime: 1.133,
  maxMemory: 82333696
}
