Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 0018fff90ab34a7dbbc0223b989f1c2e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_level_tb_behav xil_defaultlib.top_level_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.glbl
Compiling architecture flipflop of entity xil_defaultlib.reg_1 [reg_1_default]
Compiling architecture arc of entity xil_defaultlib.reg_64 [reg_64_default]
Compiling architecture one of entity xil_defaultlib.adder [adder_default]
Compiling architecture arc of entity xil_defaultlib.adder_64 [adder_64_default]
Compiling architecture arc of entity xil_defaultlib.shift_multiplicand [shift_multiplicand_default]
Compiling architecture arc of entity xil_defaultlib.reg_32 [reg_32_default]
Compiling architecture arc of entity xil_defaultlib.shift_multiplier [shift_multiplier_default]
Compiling architecture arc of entity xil_defaultlib.control [control_default]
Compiling architecture arc of entity xil_defaultlib.mult [mult_default]
Compiling architecture arc of entity xil_defaultlib.top_level [top_level_default]
Compiling architecture test of entity xil_defaultlib.top_level_tb
Built simulation snapshot top_level_tb_behav
