Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -o "/home/ise/Xilinx/TRANSMISOR_OFDM/Tb_Transmisor_isim_beh.exe" -prj "/home/ise/Xilinx/TRANSMISOR_OFDM/Tb_Transmisor_beh.prj" "work.Tb_Transmisor" 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "/home/ise/Xilinx/TRANSMISOR_OFDM/ipcore_dir/RAM_INTERLEAVER.vhd" into library work
Parsing VHDL file "/home/ise/Xilinx/TRANSMISOR_OFDM/ipcore_dir/ROM1.vhd" into library work
Parsing VHDL file "/home/ise/Xilinx/TRANSMISOR_OFDM/ipcore_dir/RAM_mapper.vhd" into library work
Parsing VHDL file "/home/ise/Xilinx/TRANSMISOR_OFDM/ipcore_dir/IFFT.vhd" into library work
Parsing VHDL file "/home/ise/Xilinx/TRANSMISOR_OFDM/div_frec.vhd" into library work
Parsing VHDL file "/home/ise/Xilinx/TRANSMISOR_OFDM/PPDU.vhd" into library work
Parsing VHDL file "/home/ise/Xilinx/TRANSMISOR_OFDM/fec.vhdl" into library work
Parsing VHDL file "/home/ise/Xilinx/TRANSMISOR_OFDM/scrambler.vhdl" into library work
Parsing VHDL file "/home/ise/Xilinx/TRANSMISOR_OFDM/PPDU_FEC.vhd" into library work
Parsing VHDL file "/home/ise/Xilinx/TRANSMISOR_OFDM/PPDU_fec_scrambler.vhd" into library work
Parsing VHDL file "/home/ise/Xilinx/TRANSMISOR_OFDM/interleaver.vhdl" into library work
Parsing VHDL file "/home/ise/Xilinx/TRANSMISOR_OFDM/ppd_fec_scrambler_interleaver.vhd" into library work
Parsing VHDL file "/home/ise/Xilinx/TRANSMISOR_OFDM/mapper.vhdl" into library work
Parsing VHDL file "/home/ise/Xilinx/TRANSMISOR_OFDM/Transmisor.vhd" into library work
Parsing VHDL file "/home/ise/Xilinx/TRANSMISOR_OFDM/tb_Transmisor.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 148204 KB
Fuse CPU Usage: 2360 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package textio
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package vcomponents
Compiling package vital_timing
Compiling package vital_primitives
Compiling package vpkg
Compiling package std_logic_textio
Compiling architecture output_stage_behavioral of entity BLK_MEM_GEN_V7_3_output_stage [\BLK_MEM_GEN_V7_3_output_stage("...]
Compiling architecture softecc_output_reg_stage_behavioral of entity BLK_MEM_GEN_V7_3_softecc_output_reg_stage [\BLK_MEM_GEN_V7_3_softecc_output...]
Compiling architecture mem_module_behavioral of entity BLK_MEM_GEN_V7_3_mem_module [\BLK_MEM_GEN_V7_3_mem_module("bl...]
Compiling architecture behavioral of entity BLK_MEM_GEN_V7_3 [\BLK_MEM_GEN_V7_3("blk_mem_gen_v...]
Compiling architecture rom1_a of entity ROM1 [rom1_default]
Compiling architecture div_frec_arq of entity div_frec [\div_frec(100)\]
Compiling architecture ppdu_arq of entity PPDU [ppdu_default]
Compiling architecture fec_arq of entity fec [fec_default]
Compiling architecture ppdu_fec_arq of entity PPDU_fec [ppdu_fec_default]
Compiling architecture arch of entity scrambler [scrambler_default]
Compiling architecture ppdu_fec_scrambler_arq of entity PPDU_fec_scrambler [ppdu_fec_scrambler_default]
Compiling architecture output_stage_behavioral of entity BLK_MEM_GEN_V7_3_output_stage [\BLK_MEM_GEN_V7_3_output_stage("...]
Compiling architecture output_stage_behavioral of entity BLK_MEM_GEN_V7_3_output_stage [\BLK_MEM_GEN_V7_3_output_stage("...]
Compiling architecture softecc_output_reg_stage_behavioral of entity BLK_MEM_GEN_V7_3_softecc_output_reg_stage [\BLK_MEM_GEN_V7_3_softecc_output...]
Compiling architecture mem_module_behavioral of entity BLK_MEM_GEN_V7_3_mem_module [\BLK_MEM_GEN_V7_3_mem_module("bl...]
Compiling architecture behavioral of entity BLK_MEM_GEN_V7_3 [\BLK_MEM_GEN_V7_3("blk_mem_gen_v...]
Compiling architecture ram_interleaver_a of entity RAM_INTERLEAVER [ram_interleaver_default]
Compiling architecture arch of entity interleaver [\interleaver(7,12)\]
Compiling architecture behavioral of entity ppd_fec_scrambler_interleaver [ppd_fec_scrambler_interleaver_de...]
Compiling architecture output_stage_behavioral of entity BLK_MEM_GEN_V7_3_output_stage [\BLK_MEM_GEN_V7_3_output_stage("...]
Compiling architecture output_stage_behavioral of entity BLK_MEM_GEN_V7_3_output_stage [\BLK_MEM_GEN_V7_3_output_stage("...]
Compiling architecture softecc_output_reg_stage_behavioral of entity BLK_MEM_GEN_V7_3_softecc_output_reg_stage [\BLK_MEM_GEN_V7_3_softecc_output...]
Compiling architecture mem_module_behavioral of entity BLK_MEM_GEN_V7_3_mem_module [\BLK_MEM_GEN_V7_3_mem_module("bl...]
Compiling architecture behavioral of entity BLK_MEM_GEN_V7_3 [\BLK_MEM_GEN_V7_3("blk_mem_gen_v...]
Compiling architecture ram_mapper_a of entity RAM_mapper [ram_mapper_default]
Compiling architecture arch of entity mapper [mapper_default]
Compiling package std_logic_signed
Compiling architecture vcc_v of entity VCC [vcc_default]
Compiling architecture gnd_v of entity GND [gnd_default]
Compiling architecture fde_v of entity FDE [\FDE('0')\]
Compiling architecture fdse_v of entity FDSE [\FDSE('1')\]
Compiling architecture xorcy_v of entity XORCY [xorcy_default]
Compiling architecture lut2_v of entity LUT2 [\LUT2("1001")(0,3)\]
Compiling architecture muxcy_v of entity MUXCY [muxcy_default]
Compiling architecture mult18x18sio_v of entity MULT18X18SIO [\MULT18X18SIO(1,1,"DIRECT",1)(1,...]
Compiling architecture fdre_v of entity FDRE [\FDRE('0')\]
Compiling architecture muxf5_v of entity MUXF5 [muxf5_default]
Compiling architecture lut4_v of entity LUT4 [\LUT4("0000000011001010")(0,15)\]
Compiling architecture fd_v of entity FD [\FD('0')\]
Compiling architecture fdrs_v of entity FDRS [\FDRS('0')\]
Compiling architecture fdr_v of entity FDR [\FDR('0')\]
Compiling architecture fds_v of entity FDS [\FDS('0')\]
Compiling architecture lut3_v of entity LUT3 [\LUT3("10000000")(0,7)\]
Compiling architecture muxf6_v of entity MUXF6 [muxf6_default]
Compiling architecture lut1_v of entity LUT1 [\LUT1("0010")(0,3)\]
Compiling architecture inv_v of entity INV [inv_default]
Compiling architecture lut2_d_v of entity LUT2_D [\LUT2_D("1110")(0,3)\]
Compiling architecture lut3_d_v of entity LUT3_D [\LUT3_D("11111110")(0,7)\]
Compiling architecture lut2_l_v of entity LUT2_L [\LUT2_L("1110")(0,3)\]
Compiling architecture srl16e_v of entity SRL16E [\SRL16E("0000000000000000")(0,15...]
Compiling architecture ram16x1d_v of entity RAM16X1D [\RAM16X1D("0000000000000000")\]
Compiling architecture srl16_v of entity SRL16 [\SRL16("0000000000000000")(0,15)...]
Compiling architecture lut4_l_v of entity LUT4_L [\LUT4_L("0010110100000000")(0,15...]
Compiling architecture lut4_d_v of entity LUT4_D [\LUT4_D("0111111011111110")(0,15...]
Compiling architecture structure of entity IFFT [ifft_default]
Compiling architecture arquitectura of entity Transmisor [transmisor_default]
Compiling architecture behavior of entity tb_transmisor
Time Resolution for simulation is 1ps.
Compiled 261 VHDL Units
Built simulation executable /home/ise/Xilinx/TRANSMISOR_OFDM/Tb_Transmisor_isim_beh.exe
Fuse Memory Usage: 184300 KB
Fuse CPU Usage: 3570 ms
GCC CPU Usage: 230 ms
