 
// -----------
// This file was generated by riscv_ctg (https://gitlab.com/incoresemi/riscv-compliance/riscv_ctg)
// version   : 0.1.0
// timestamp : Fri Nov  6 10:29:11 2020 GMT
// usage     : riscv_ctg \
//                  -- cgf /scratch/git-repo/incoresemi/riscv-compliance/riscv_ctg/sample_cgfs/rv32i.cgf \
//                  -- xlen 32 \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the srli instruction of the RISC-V I extension for the srli covergroup.
// 
#include "compliance_model.h"
#include "compliance_test.h"
RVTEST_ISA("RV32I")

RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*32.*);check ISA:=regex(.*I.*);def TEST_CASE_1=True;",srli)

RVTEST_SIGBASE( x5,signature_x5_1)

inst_0:
// rs1 != rd, rs1==x30, rd==x18, rs1_val < 0 and imm_val > 0 and imm_val < xlen, rs1_val == -65, imm_val == 8
// opcode: srli ; op1:x30; dest:x18; op1val:-65;  immval:8
TEST_IMM_OP( srli, x18, x30, 0xffffff, -65, 8, x5, 0, x11)

inst_1:
// rs1 == rd, rs1==x22, rd==x22, rs1_val > 0 and imm_val > 0 and imm_val < xlen, rs1_val == 2097152
// opcode: srli ; op1:x22; dest:x22; op1val:2097152;  immval:11
TEST_IMM_OP( srli, x22, x22, 0x400, 2097152, 11, x5, 4, x11)

inst_2:
// rs1==x31, rd==x20, rs1_val < 0 and imm_val == 0, rs1_val == -4194305
// opcode: srli ; op1:x31; dest:x20; op1val:-4194305;  immval:0
TEST_IMM_OP( srli, x20, x31, 0xffbfffff, -4194305, 0, x5, 8, x11)

inst_3:
// rs1==x4, rd==x9, rs1_val > 0 and imm_val == 0, rs1_val == 8388608
// opcode: srli ; op1:x4; dest:x9; op1val:8388608;  immval:0
TEST_IMM_OP( srli, x9, x4, 0x800000, 8388608, 0, x5, 12, x11)

inst_4:
// rs1==x26, rd==x15, rs1_val < 0 and imm_val == (xlen-1), 
// opcode: srli ; op1:x26; dest:x15; op1val:-6;  immval:31
TEST_IMM_OP( srli, x15, x26, 0x1, -6, 31, x5, 16, x11)

inst_5:
// rs1==x12, rd==x23, rs1_val > 0 and imm_val == (xlen-1), rs1_val == 16
// opcode: srli ; op1:x12; dest:x23; op1val:16;  immval:31
TEST_IMM_OP( srli, x23, x12, 0x0, 16, 31, x5, 20, x11)

inst_6:
// rs1==x8, rd==x4, rs1_val == imm_val and imm_val > 0 and imm_val < xlen, rs1_val == 1 and imm_val >= 0 and imm_val < xlen, imm_val == 1, rs1_val == 1
// opcode: srli ; op1:x8; dest:x4; op1val:1;  immval:1
TEST_IMM_OP( srli, x4, x8, 0x0, 1, 1, x5, 24, x11)

inst_7:
// rs1==x20, rd==x10, rs1_val == (-2**(xlen-1)) and imm_val >= 0 and imm_val < xlen, imm_val == 15, rs1_val == -2147483648
// opcode: srli ; op1:x20; dest:x10; op1val:-2147483648;  immval:15
TEST_IMM_OP( srli, x10, x20, 0x10000, -2147483648, 15, x5, 28, x11)

inst_8:
// rs1==x23, rd==x7, rs1_val == 0 and imm_val >= 0 and imm_val < xlen, 
// opcode: srli ; op1:x23; dest:x7; op1val:0;  immval:18
TEST_IMM_OP( srli, x7, x23, 0x0, 0, 18, x5, 32, x11)

inst_9:
// rs1==x29, rd==x27, rs1_val == (2**(xlen-1)-1) and imm_val >= 0 and imm_val < xlen, imm_val == 21, rs1_val == 2147483647
// opcode: srli ; op1:x29; dest:x27; op1val:2147483647;  immval:21
TEST_IMM_OP( srli, x27, x29, 0x3ff, 2147483647, 21, x5, 36, x11)

inst_10:
// rs1==x10, rd==x6, imm_val == 2, rs1_val == -513
// opcode: srli ; op1:x10; dest:x6; op1val:-513;  immval:2
TEST_IMM_OP( srli, x6, x10, 0x3fffff7f, -513, 2, x5, 40, x11)

inst_11:
// rs1==x6, rd==x30, imm_val == 4, rs1_val == 33554432
// opcode: srli ; op1:x6; dest:x30; op1val:33554432;  immval:4
TEST_IMM_OP( srli, x30, x6, 0x200000, 33554432, 4, x5, 44, x11)

inst_12:
// rs1==x13, rd==x31, imm_val == 16, 
// opcode: srli ; op1:x13; dest:x31; op1val:-6;  immval:16
TEST_IMM_OP( srli, x31, x13, 0xffff, -6, 16, x5, 48, x11)

inst_13:
// rs1==x3, rd==x2, imm_val == 30, rs1_val == -67108865
// opcode: srli ; op1:x3; dest:x2; op1val:-67108865;  immval:30
TEST_IMM_OP( srli, x2, x3, 0x3, -67108865, 30, x5, 52, x11)

inst_14:
// rs1==x14, rd==x3, imm_val == 29, 
// opcode: srli ; op1:x14; dest:x3; op1val:-513;  immval:29
TEST_IMM_OP( srli, x3, x14, 0x7, -513, 29, x5, 56, x11)

inst_15:
// rs1==x25, rd==x1, imm_val == 27, 
// opcode: srli ; op1:x25; dest:x1; op1val:-7;  immval:27
TEST_IMM_OP( srli, x1, x25, 0x1f, -7, 27, x5, 60, x11)

inst_16:
// rs1==x21, rd==x28, imm_val == 23, rs1_val == 512
// opcode: srli ; op1:x21; dest:x28; op1val:512;  immval:23
TEST_IMM_OP( srli, x28, x21, 0x0, 512, 23, x5, 64, x11)

inst_17:
// rs1==x1, rd==x17, imm_val == 10, rs1_val == -16385
// opcode: srli ; op1:x1; dest:x17; op1val:-16385;  immval:10
TEST_IMM_OP( srli, x17, x1, 0x3fffef, -16385, 10, x5, 68, x11)

inst_18:
// rs1==x16, rd==x26, rs1_val == 2, 
// opcode: srli ; op1:x16; dest:x26; op1val:2;  immval:13
TEST_IMM_OP( srli, x26, x16, 0x0, 2, 13, x5, 72, x11)

inst_19:
// rs1==x0, rd==x24, rs1_val == 4, 
// opcode: srli ; op1:x0; dest:x24; op1val:4;  immval:7
TEST_IMM_OP( srli, x24, x0, 0x0, 4, 7, x5, 76, x3)
RVTEST_SIGBASE( x1,signature_x1_0)

inst_20:
// rs1==x17, rd==x29, rs1_val == 8, 
// opcode: srli ; op1:x17; dest:x29; op1val:8;  immval:30
TEST_IMM_OP( srli, x29, x17, 0x0, 8, 30, x1, 0, x3)

inst_21:
// rs1==x18, rd==x5, rs1_val == 32, 
// opcode: srli ; op1:x18; dest:x5; op1val:32;  immval:19
TEST_IMM_OP( srli, x5, x18, 0x0, 32, 19, x1, 4, x3)

inst_22:
// rs1==x5, rd==x11, rs1_val == 64, 
// opcode: srli ; op1:x5; dest:x11; op1val:64;  immval:11
TEST_IMM_OP( srli, x11, x5, 0x0, 64, 11, x1, 8, x3)

inst_23:
// rs1==x15, rd==x14, rs1_val == 128, 
// opcode: srli ; op1:x15; dest:x14; op1val:128;  immval:6
TEST_IMM_OP( srli, x14, x15, 0x2, 128, 6, x1, 12, x3)

inst_24:
// rs1==x7, rd==x0, rs1_val == 256, 
// opcode: srli ; op1:x7; dest:x0; op1val:256;  immval:6
TEST_IMM_OP( srli, x0, x7, 0x4, 256, 6, x1, 16, x3)

inst_25:
// rs1==x24, rd==x13, rs1_val == 1024, 
// opcode: srli ; op1:x24; dest:x13; op1val:1024;  immval:5
TEST_IMM_OP( srli, x13, x24, 0x20, 1024, 5, x1, 20, x3)

inst_26:
// rs1==x27, rd==x19, rs1_val == 2048, 
// opcode: srli ; op1:x27; dest:x19; op1val:2048;  immval:29
TEST_IMM_OP( srli, x19, x27, 0x0, 2048, 29, x1, 24, x3)

inst_27:
// rs1==x9, rd==x25, rs1_val == 4096, 
// opcode: srli ; op1:x9; dest:x25; op1val:4096;  immval:1
TEST_IMM_OP( srli, x25, x9, 0x800, 4096, 1, x1, 28, x3)

inst_28:
// rs1==x11, rd==x21, rs1_val == 8192, 
// opcode: srli ; op1:x11; dest:x21; op1val:8192;  immval:17
TEST_IMM_OP( srli, x21, x11, 0x0, 8192, 17, x1, 32, x3)

inst_29:
// rs1==x2, rd==x8, rs1_val == 16384, 
// opcode: srli ; op1:x2; dest:x8; op1val:16384;  immval:19
TEST_IMM_OP( srli, x8, x2, 0x0, 16384, 19, x1, 36, x3)

inst_30:
// rs1==x28, rd==x16, rs1_val == 32768, 
// opcode: srli ; op1:x28; dest:x16; op1val:32768;  immval:12
TEST_IMM_OP( srli, x16, x28, 0x8, 32768, 12, x1, 40, x3)

inst_31:
// rs1==x19, rd==x12, rs1_val == 65536, 
// opcode: srli ; op1:x19; dest:x12; op1val:65536;  immval:27
TEST_IMM_OP( srli, x12, x19, 0x0, 65536, 27, x1, 44, x3)

inst_32:
// rs1_val == 131072, 
// opcode: srli ; op1:x10; dest:x11; op1val:131072;  immval:8
TEST_IMM_OP( srli, x11, x10, 0x200, 131072, 8, x1, 48, x3)

inst_33:
// rs1_val == 262144, 
// opcode: srli ; op1:x10; dest:x11; op1val:262144;  immval:29
TEST_IMM_OP( srli, x11, x10, 0x0, 262144, 29, x1, 52, x3)

inst_34:
// rs1_val == 524288, 
// opcode: srli ; op1:x10; dest:x11; op1val:524288;  immval:31
TEST_IMM_OP( srli, x11, x10, 0x0, 524288, 31, x1, 56, x3)

inst_35:
// rs1_val == 1048576, 
// opcode: srli ; op1:x10; dest:x11; op1val:1048576;  immval:18
TEST_IMM_OP( srli, x11, x10, 0x4, 1048576, 18, x1, 60, x3)

inst_36:
// rs1_val == 4194304, 
// opcode: srli ; op1:x10; dest:x11; op1val:4194304;  immval:21
TEST_IMM_OP( srli, x11, x10, 0x2, 4194304, 21, x1, 64, x3)

inst_37:
// rs1_val == 16777216, 
// opcode: srli ; op1:x10; dest:x11; op1val:16777216;  immval:21
TEST_IMM_OP( srli, x11, x10, 0x8, 16777216, 21, x1, 68, x3)

inst_38:
// rs1_val == 67108864, 
// opcode: srli ; op1:x10; dest:x11; op1val:67108864;  immval:12
TEST_IMM_OP( srli, x11, x10, 0x4000, 67108864, 12, x1, 72, x3)

inst_39:
// rs1_val == 134217728, 
// opcode: srli ; op1:x10; dest:x11; op1val:134217728;  immval:12
TEST_IMM_OP( srli, x11, x10, 0x8000, 134217728, 12, x1, 76, x3)

inst_40:
// rs1_val == -1025, 
// opcode: srli ; op1:x10; dest:x11; op1val:-1025;  immval:16
TEST_IMM_OP( srli, x11, x10, 0xffff, -1025, 16, x1, 80, x3)

inst_41:
// rs1_val == -2049, 
// opcode: srli ; op1:x10; dest:x11; op1val:-2049;  immval:14
TEST_IMM_OP( srli, x11, x10, 0x3ffff, -2049, 14, x1, 84, x3)

inst_42:
// rs1_val == -4097, 
// opcode: srli ; op1:x10; dest:x11; op1val:-4097;  immval:2
TEST_IMM_OP( srli, x11, x10, 0x3ffffbff, -4097, 2, x1, 88, x3)

inst_43:
// rs1_val == -8193, 
// opcode: srli ; op1:x10; dest:x11; op1val:-8193;  immval:11
TEST_IMM_OP( srli, x11, x10, 0x1ffffb, -8193, 11, x1, 92, x3)

inst_44:
// rs1_val == -32769, 
// opcode: srli ; op1:x10; dest:x11; op1val:-32769;  immval:16
TEST_IMM_OP( srli, x11, x10, 0xffff, -32769, 16, x1, 96, x3)

inst_45:
// rs1_val == -65537, 
// opcode: srli ; op1:x10; dest:x11; op1val:-65537;  immval:21
TEST_IMM_OP( srli, x11, x10, 0x7ff, -65537, 21, x1, 100, x3)

inst_46:
// rs1_val == -131073, 
// opcode: srli ; op1:x10; dest:x11; op1val:-131073;  immval:13
TEST_IMM_OP( srli, x11, x10, 0x7ffef, -131073, 13, x1, 104, x3)

inst_47:
// rs1_val == -262145, 
// opcode: srli ; op1:x10; dest:x11; op1val:-262145;  immval:31
TEST_IMM_OP( srli, x11, x10, 0x1, -262145, 31, x1, 108, x3)

inst_48:
// rs1_val == -524289, 
// opcode: srli ; op1:x10; dest:x11; op1val:-524289;  immval:19
TEST_IMM_OP( srli, x11, x10, 0x1ffe, -524289, 19, x1, 112, x3)

inst_49:
// rs1_val == -1048577, 
// opcode: srli ; op1:x10; dest:x11; op1val:-1048577;  immval:10
TEST_IMM_OP( srli, x11, x10, 0x3ffbff, -1048577, 10, x1, 116, x3)

inst_50:
// rs1_val == -2097153, 
// opcode: srli ; op1:x10; dest:x11; op1val:-2097153;  immval:6
TEST_IMM_OP( srli, x11, x10, 0x3ff7fff, -2097153, 6, x1, 120, x3)

inst_51:
// rs1_val == -8388609, 
// opcode: srli ; op1:x10; dest:x11; op1val:-8388609;  immval:18
TEST_IMM_OP( srli, x11, x10, 0x3fdf, -8388609, 18, x1, 124, x3)

inst_52:
// rs1_val == -16777217, 
// opcode: srli ; op1:x10; dest:x11; op1val:-16777217;  immval:0
TEST_IMM_OP( srli, x11, x10, 0xfeffffff, -16777217, 0, x1, 128, x3)

inst_53:
// rs1_val == -33554433, 
// opcode: srli ; op1:x10; dest:x11; op1val:-33554433;  immval:17
TEST_IMM_OP( srli, x11, x10, 0x7eff, -33554433, 17, x1, 132, x3)

inst_54:
// rs1_val == -134217729, 
// opcode: srli ; op1:x10; dest:x11; op1val:-134217729;  immval:8
TEST_IMM_OP( srli, x11, x10, 0xf7ffff, -134217729, 8, x1, 136, x3)

inst_55:
// rs1_val == -268435457, 
// opcode: srli ; op1:x10; dest:x11; op1val:-268435457;  immval:3
TEST_IMM_OP( srli, x11, x10, 0x1dffffff, -268435457, 3, x1, 140, x3)

inst_56:
// rs1_val == -3, 
// opcode: srli ; op1:x10; dest:x11; op1val:-3;  immval:2
TEST_IMM_OP( srli, x11, x10, 0x3fffffff, -3, 2, x1, 144, x3)

inst_57:
// rs1_val == -17, 
// opcode: srli ; op1:x10; dest:x11; op1val:-17;  immval:13
TEST_IMM_OP( srli, x11, x10, 0x7ffff, -17, 13, x1, 148, x3)

inst_58:
// rs1_val == -9, 
// opcode: srli ; op1:x10; dest:x11; op1val:-9;  immval:12
TEST_IMM_OP( srli, x11, x10, 0xfffff, -9, 12, x1, 152, x3)

inst_59:
// rs1_val == 268435456, 
// opcode: srli ; op1:x10; dest:x11; op1val:268435456;  immval:23
TEST_IMM_OP( srli, x11, x10, 0x20, 268435456, 23, x1, 156, x3)

inst_60:
// rs1_val == -536870913, 
// opcode: srli ; op1:x10; dest:x11; op1val:-536870913;  immval:0
TEST_IMM_OP( srli, x11, x10, 0xdfffffff, -536870913, 0, x1, 160, x3)

inst_61:
// rs1_val == 536870912, 
// opcode: srli ; op1:x10; dest:x11; op1val:536870912;  immval:19
TEST_IMM_OP( srli, x11, x10, 0x400, 536870912, 19, x1, 164, x3)

inst_62:
// rs1_val == -1073741825, 
// opcode: srli ; op1:x10; dest:x11; op1val:-1073741825;  immval:27
TEST_IMM_OP( srli, x11, x10, 0x17, -1073741825, 27, x1, 168, x3)

inst_63:
// rs1_val == 1073741824, 
// opcode: srli ; op1:x10; dest:x11; op1val:1073741824;  immval:14
TEST_IMM_OP( srli, x11, x10, 0x10000, 1073741824, 14, x1, 172, x3)

inst_64:
// rs1_val == 1431655765, 
// opcode: srli ; op1:x10; dest:x11; op1val:1431655765;  immval:2
TEST_IMM_OP( srli, x11, x10, 0x15555555, 1431655765, 2, x1, 176, x3)

inst_65:
// rs1_val == -2, 
// opcode: srli ; op1:x10; dest:x11; op1val:-2;  immval:8
TEST_IMM_OP( srli, x11, x10, 0xffffff, -2, 8, x1, 180, x3)

inst_66:
// rs1_val == -1431655766, 
// opcode: srli ; op1:x10; dest:x11; op1val:-1431655766;  immval:21
TEST_IMM_OP( srli, x11, x10, 0x555, -1431655766, 21, x1, 184, x3)

inst_67:
// rs1_val == -5, 
// opcode: srli ; op1:x10; dest:x11; op1val:-5;  immval:2
TEST_IMM_OP( srli, x11, x10, 0x3ffffffe, -5, 2, x1, 188, x3)

inst_68:
// rs1_val == -33, 
// opcode: srli ; op1:x10; dest:x11; op1val:-33;  immval:23
TEST_IMM_OP( srli, x11, x10, 0x1ff, -33, 23, x1, 192, x3)

inst_69:
// rs1_val == -129, 
// opcode: srli ; op1:x10; dest:x11; op1val:-129;  immval:5
TEST_IMM_OP( srli, x11, x10, 0x7fffffb, -129, 5, x1, 196, x3)

inst_70:
// rs1_val == -257, 
// opcode: srli ; op1:x10; dest:x11; op1val:-257;  immval:8
TEST_IMM_OP( srli, x11, x10, 0xfffffe, -257, 8, x1, 200, x3)

inst_71:
// rs1_val == 4, 
// opcode: srli ; op1:x10; dest:x11; op1val:4;  immval:7
TEST_IMM_OP( srli, x11, x10, 0x0, 4, 7, x1, 204, x3)

inst_72:
// rs1_val == 256, 
// opcode: srli ; op1:x10; dest:x11; op1val:256;  immval:6
TEST_IMM_OP( srli, x11, x10, 0x4, 256, 6, x1, 208, x3)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
RVTEST_DATA_END

RVMODEL_DATA_BEGIN


signature_x5_0:
    .fill 0*(XLEN/32),4,0xdeadbeef


signature_x5_1:
    .fill 20*(XLEN/32),4,0xdeadbeef


signature_x1_0:
    .fill 53*(XLEN/32),4,0xdeadbeef

#ifdef rvtest_mtrap_routine

mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*(XLEN/32),4,0xdeadbeef

#endif

RVMODEL_DATA_END
