// Seed: 1338373901
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  logic id_10;
endmodule
module module_0 #(
    parameter id_10 = 32'd26,
    parameter id_8  = 32'd18
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    _id_10,
    id_11,
    id_12
);
  inout wire id_12;
  inout wire id_11;
  inout wire _id_10;
  output wand id_9;
  output wire _id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout logic [7:0] id_1;
  assign id_5 = id_1[id_10];
  logic [1 : -1] id_13;
  ;
  always @(1 or posedge id_3);
  always disable id_14;
  assign id_9 = module_1 == id_11;
  assign id_1 = id_3;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_2,
      id_4,
      id_5,
      id_4,
      id_4,
      id_6,
      id_13
  );
  logic [-1 'h0 : id_8] id_15;
  ;
endmodule
