blk_mem_gen.v,verilog,xil_defaultlib,../../../../quartsine.srcs/sources_1/ip/blk_mem_gen/sim/blk_mem_gen.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
