TimeQuest Timing Analyzer report for mMPU
Thu May 08 23:03:25 2025
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData'
 12. Slow Model Setup: 'inCLK'
 13. Slow Model Setup: 'mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ'
 14. Slow Model Hold: 'mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData'
 15. Slow Model Hold: 'inCLK'
 16. Slow Model Hold: 'mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ'
 17. Slow Model Recovery: 'mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData'
 18. Slow Model Recovery: 'inCLK'
 19. Slow Model Recovery: 'mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ'
 20. Slow Model Removal: 'mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData'
 21. Slow Model Removal: 'mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ'
 22. Slow Model Removal: 'inCLK'
 23. Slow Model Minimum Pulse Width: 'mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData'
 24. Slow Model Minimum Pulse Width: 'inCLK'
 25. Slow Model Minimum Pulse Width: 'mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Output Enable Times
 31. Minimum Output Enable Times
 32. Output Disable Times
 33. Minimum Output Disable Times
 34. Fast Model Setup Summary
 35. Fast Model Hold Summary
 36. Fast Model Recovery Summary
 37. Fast Model Removal Summary
 38. Fast Model Minimum Pulse Width Summary
 39. Fast Model Setup: 'mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData'
 40. Fast Model Setup: 'inCLK'
 41. Fast Model Setup: 'mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ'
 42. Fast Model Hold: 'mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData'
 43. Fast Model Hold: 'inCLK'
 44. Fast Model Hold: 'mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ'
 45. Fast Model Recovery: 'mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData'
 46. Fast Model Recovery: 'inCLK'
 47. Fast Model Recovery: 'mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ'
 48. Fast Model Removal: 'mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData'
 49. Fast Model Removal: 'mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ'
 50. Fast Model Removal: 'inCLK'
 51. Fast Model Minimum Pulse Width: 'mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData'
 52. Fast Model Minimum Pulse Width: 'inCLK'
 53. Fast Model Minimum Pulse Width: 'mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ'
 54. Setup Times
 55. Hold Times
 56. Clock to Output Times
 57. Minimum Clock to Output Times
 58. Output Enable Times
 59. Minimum Output Enable Times
 60. Output Disable Times
 61. Minimum Output Disable Times
 62. Multicorner Timing Analysis Summary
 63. Setup Times
 64. Hold Times
 65. Clock to Output Times
 66. Minimum Clock to Output Times
 67. Setup Transfers
 68. Hold Transfers
 69. Recovery Transfers
 70. Removal Transfers
 71. Report TCCS
 72. Report RSKM
 73. Unconstrained Paths
 74. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; mMPU                                                              ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C15AF484C6                                                     ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                       ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------------------------------------------------------------------+
; inCLK                                                                                                            ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { inCLK }                                                                                                            ;
; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ } ;
; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData }        ;
+------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                                                   ;
+------------+-----------------+------------------------------------------------------------------------------------------------------------------+-------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                       ; Note                    ;
+------------+-----------------+------------------------------------------------------------------------------------------------------------------+-------------------------+
; 61.97 MHz  ; 61.97 MHz       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;                         ;
; 94.09 MHz  ; 94.09 MHz       ; inCLK                                                                                                            ;                         ;
; 425.53 MHz ; 123.18 MHz      ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; limit due to hold check ;
+------------+-----------------+------------------------------------------------------------------------------------------------------------------+-------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                                            ; Slack   ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------+---------+---------------+
; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; -10.649 ; -1067.889     ;
; inCLK                                                                                                            ; -9.628  ; -728.276      ;
; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -9.351  ; -143.140      ;
+------------------------------------------------------------------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------+--------+---------------+
; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; -7.120 ; -201.121      ;
; inCLK                                                                                                            ; -5.506 ; -244.037      ;
; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -4.059 ; -40.453       ;
+------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery Summary                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------+--------+---------------+
; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; -8.003 ; -270.934      ;
; inCLK                                                                                                            ; -6.982 ; -185.607      ;
; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -4.739 ; -72.558       ;
+------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal Summary                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------+--------+---------------+
; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; -7.693 ; -113.289      ;
; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -4.632 ; -50.986       ;
; inCLK                                                                                                            ; -1.869 ; -36.720       ;
+------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------+--------+---------------+
; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; -3.680 ; -642.370      ;
; inCLK                                                                                                            ; -1.880 ; -268.302      ;
; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500  ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData'                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                        ; To Node                                                                                                                            ; Launch Clock                                                                                              ; Latch Clock                                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -10.649 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_0|outData                                                                       ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.021     ; 10.664     ;
; -10.647 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mTMP_Register:TMP|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                      ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.021     ; 10.662     ;
; -10.599 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_0|outData                                                                       ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.021     ; 10.614     ;
; -10.597 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mTMP_Register:TMP|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                      ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.021     ; 10.612     ;
; -10.571 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_0|outData                                                                       ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.021     ; 10.586     ;
; -10.569 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mTMP_Register:TMP|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                      ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.021     ; 10.584     ;
; -10.518 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mB_Register:B|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                          ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.031     ; 10.523     ;
; -10.484 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_0|outData                                                                       ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.021     ; 10.499     ;
; -10.482 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mTMP_Register:TMP|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                      ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.021     ; 10.497     ;
; -10.468 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mB_Register:B|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                          ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.031     ; 10.473     ;
; -10.452 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_0|outData                                                                       ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.021     ; 10.467     ;
; -10.450 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mTMP_Register:TMP|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                      ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.021     ; 10.465     ;
; -10.440 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mB_Register:B|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                          ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.031     ; 10.445     ;
; -10.355 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mMAR:MAR|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                               ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.020     ; 10.371     ;
; -10.353 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mB_Register:B|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                          ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.031     ; 10.358     ;
; -10.321 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mB_Register:B|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                          ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.031     ; 10.326     ;
; -10.305 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mMAR:MAR|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                               ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.020     ; 10.321     ;
; -10.277 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mMAR:MAR|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                               ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.020     ; 10.293     ;
; -10.270 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mOutput_Register:Output_Register|m8bitFlipFlop_D_PosedgeCLK_Enable:Reg|outData[0]                                                  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.036     ; 10.270     ;
; -10.220 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mOutput_Register:Output_Register|m8bitFlipFlop_D_PosedgeCLK_Enable:Reg|outData[0]                                                  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.036     ; 10.220     ;
; -10.207 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mMDR:MDR|mFlipFlop_D_PosedgeCLK_MDR:Reg|outData[0]                                                                                 ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.019     ; 10.224     ;
; -10.192 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mOutput_Register:Output_Register|m8bitFlipFlop_D_PosedgeCLK_Enable:Reg|outData[0]                                                  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.036     ; 10.192     ;
; -10.190 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mMAR:MAR|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                               ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.020     ; 10.206     ;
; -10.158 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mMAR:MAR|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                               ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.020     ; 10.174     ;
; -10.157 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mMDR:MDR|mFlipFlop_D_PosedgeCLK_MDR:Reg|outData[0]                                                                                 ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.019     ; 10.174     ;
; -10.129 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mMDR:MDR|mFlipFlop_D_PosedgeCLK_MDR:Reg|outData[0]                                                                                 ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.019     ; 10.146     ;
; -10.105 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mOutput_Register:Output_Register|m8bitFlipFlop_D_PosedgeCLK_Enable:Reg|outData[0]                                                  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.036     ; 10.105     ;
; -10.073 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mOutput_Register:Output_Register|m8bitFlipFlop_D_PosedgeCLK_Enable:Reg|outData[0]                                                  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.036     ; 10.073     ;
; -10.042 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mMDR:MDR|mFlipFlop_D_PosedgeCLK_MDR:Reg|outData[0]                                                                                 ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.019     ; 10.059     ;
; -10.010 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mMDR:MDR|mFlipFlop_D_PosedgeCLK_MDR:Reg|outData[0]                                                                                 ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.019     ; 10.027     ;
; -9.956  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~porta_address_reg0 ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.958     ; 9.963      ;
; -9.906  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~porta_address_reg0 ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.958     ; 9.913      ;
; -9.878  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~porta_address_reg0 ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.958     ; 9.885      ;
; -9.791  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~porta_address_reg0 ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.958     ; 9.798      ;
; -9.767  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mProgramCounter:ProgramCounter|mFlipFlop_T_PosedgeCLK_NRST:ProgramCounter_0|outQ                                                   ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.025     ; 9.778      ;
; -9.765  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mC_Register:C|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                          ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.025     ; 9.776      ;
; -9.759  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~porta_address_reg0 ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.958     ; 9.766      ;
; -9.717  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mProgramCounter:ProgramCounter|mFlipFlop_T_PosedgeCLK_NRST:ProgramCounter_0|outQ                                                   ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.025     ; 9.728      ;
; -9.715  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mC_Register:C|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                          ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.025     ; 9.726      ;
; -9.689  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mProgramCounter:ProgramCounter|mFlipFlop_T_PosedgeCLK_NRST:ProgramCounter_0|outQ                                                   ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.025     ; 9.700      ;
; -9.687  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mC_Register:C|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                          ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.025     ; 9.698      ;
; -9.628  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_0|outData                                                                       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; 0.000      ; 10.664     ;
; -9.626  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mTMP_Register:TMP|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                      ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; 0.000      ; 10.662     ;
; -9.602  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mProgramCounter:ProgramCounter|mFlipFlop_T_PosedgeCLK_NRST:ProgramCounter_0|outQ                                                   ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.025     ; 9.613      ;
; -9.600  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mC_Register:C|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                          ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.025     ; 9.611      ;
; -9.578  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_0|outData                                                                       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; 0.000      ; 10.614     ;
; -9.576  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mTMP_Register:TMP|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                      ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; 0.000      ; 10.612     ;
; -9.570  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mProgramCounter:ProgramCounter|mFlipFlop_T_PosedgeCLK_NRST:ProgramCounter_0|outQ                                                   ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.025     ; 9.581      ;
; -9.568  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mC_Register:C|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                          ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.025     ; 9.579      ;
; -9.550  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_0|outData                                                                       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; 0.000      ; 10.586     ;
; -9.548  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mTMP_Register:TMP|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                      ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; 0.000      ; 10.584     ;
; -9.497  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mB_Register:B|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.010     ; 10.523     ;
; -9.463  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_0|outData                                                                       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; 0.000      ; 10.499     ;
; -9.461  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mTMP_Register:TMP|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                      ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; 0.000      ; 10.497     ;
; -9.447  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mB_Register:B|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.010     ; 10.473     ;
; -9.431  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_0|outData                                                                       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; 0.000      ; 10.467     ;
; -9.429  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mTMP_Register:TMP|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                      ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; 0.000      ; 10.465     ;
; -9.419  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mB_Register:B|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.010     ; 10.445     ;
; -9.334  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mMAR:MAR|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                               ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; 0.001      ; 10.371     ;
; -9.332  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mB_Register:B|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.010     ; 10.358     ;
; -9.325  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_6|outData        ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_0|outData                                                                       ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; 0.638      ; 10.999     ;
; -9.323  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_6|outData        ; mTMP_Register:TMP|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                      ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; 0.638      ; 10.997     ;
; -9.300  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mB_Register:B|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.010     ; 10.326     ;
; -9.284  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mMAR:MAR|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                               ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; 0.001      ; 10.321     ;
; -9.256  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mMAR:MAR|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                               ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; 0.001      ; 10.293     ;
; -9.249  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mOutput_Register:Output_Register|m8bitFlipFlop_D_PosedgeCLK_Enable:Reg|outData[0]                                                  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.015     ; 10.270     ;
; -9.199  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mOutput_Register:Output_Register|m8bitFlipFlop_D_PosedgeCLK_Enable:Reg|outData[0]                                                  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.015     ; 10.220     ;
; -9.194  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_6|outData        ; mB_Register:B|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                          ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; 0.628      ; 10.858     ;
; -9.186  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mMDR:MDR|mFlipFlop_D_PosedgeCLK_MDR:Reg|outData[0]                                                                                 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; 0.002      ; 10.224     ;
; -9.171  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mOutput_Register:Output_Register|m8bitFlipFlop_D_PosedgeCLK_Enable:Reg|outData[0]                                                  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.015     ; 10.192     ;
; -9.169  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mMAR:MAR|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                               ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; 0.001      ; 10.206     ;
; -9.137  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mMAR:MAR|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                               ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; 0.001      ; 10.174     ;
; -9.136  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mMDR:MDR|mFlipFlop_D_PosedgeCLK_MDR:Reg|outData[0]                                                                                 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; 0.002      ; 10.174     ;
; -9.108  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mMDR:MDR|mFlipFlop_D_PosedgeCLK_MDR:Reg|outData[0]                                                                                 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; 0.002      ; 10.146     ;
; -9.084  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mOutput_Register:Output_Register|m8bitFlipFlop_D_PosedgeCLK_Enable:Reg|outData[0]                                                  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.015     ; 10.105     ;
; -9.052  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mOutput_Register:Output_Register|m8bitFlipFlop_D_PosedgeCLK_Enable:Reg|outData[0]                                                  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.015     ; 10.073     ;
; -9.031  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_6|outData        ; mMAR:MAR|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                               ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; 0.639      ; 10.706     ;
; -9.021  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mMDR:MDR|mFlipFlop_D_PosedgeCLK_MDR:Reg|outData[0]                                                                                 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; 0.002      ; 10.059     ;
; -8.994  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_0|outQB ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_0|outData                                                                       ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.018     ; 9.012      ;
; -8.992  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_0|outQB ; mTMP_Register:TMP|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                      ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.018     ; 9.010      ;
; -8.989  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mMDR:MDR|mFlipFlop_D_PosedgeCLK_MDR:Reg|outData[0]                                                                                 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; 0.002      ; 10.027     ;
; -8.983  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_6|outQ  ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_0|outData                                                                       ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.020     ; 8.999      ;
; -8.981  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_6|outQ  ; mTMP_Register:TMP|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                      ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.020     ; 8.997      ;
; -8.946  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_6|outData        ; mOutput_Register:Output_Register|m8bitFlipFlop_D_PosedgeCLK_Enable:Reg|outData[0]                                                  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; 0.623      ; 10.605     ;
; -8.936  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_4|outData        ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_0|outData                                                                       ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; 0.878      ; 10.850     ;
; -8.935  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~porta_address_reg0 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; 0.063      ; 9.963      ;
; -8.934  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_4|outData        ; mTMP_Register:TMP|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                      ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; 0.878      ; 10.848     ;
; -8.885  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~porta_address_reg0 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; 0.063      ; 9.913      ;
; -8.883  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_6|outData        ; mMDR:MDR|mFlipFlop_D_PosedgeCLK_MDR:Reg|outData[0]                                                                                 ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; 0.640      ; 10.559     ;
; -8.863  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_0|outQB ; mB_Register:B|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                          ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.028     ; 8.871      ;
; -8.857  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~porta_address_reg0 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; 0.063      ; 9.885      ;
; -8.852  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_6|outQ  ; mB_Register:B|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                          ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.030     ; 8.858      ;
; -8.805  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_4|outData        ; mB_Register:B|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                          ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; 0.868      ; 10.709     ;
; -8.770  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~porta_address_reg0 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; 0.063      ; 9.798      ;
; -8.746  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mProgramCounter:ProgramCounter|mFlipFlop_T_PosedgeCLK_NRST:ProgramCounter_0|outQ                                                   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.004     ; 9.778      ;
; -8.744  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mC_Register:C|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.004     ; 9.776      ;
; -8.738  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~porta_address_reg0 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; 0.063      ; 9.766      ;
; -8.704  ; mALU:ALU|outZeroFlag                                                                                             ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_0|outData                                                                       ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; 0.518      ; 10.258     ;
; -8.702  ; mALU:ALU|outZeroFlag                                                                                             ; mTMP_Register:TMP|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                      ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; 0.518      ; 10.256     ;
; -8.700  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_0|outQB ; mMAR:MAR|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                               ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.017     ; 8.719      ;
+---------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'inCLK'                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                        ; To Node                                                                                                                            ; Launch Clock                                                                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -9.628 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_0|outData                                                                       ; inCLK                                                                                                     ; inCLK       ; 1.000        ; 0.000      ; 10.664     ;
; -9.626 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mTMP_Register:TMP|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                      ; inCLK                                                                                                     ; inCLK       ; 1.000        ; 0.000      ; 10.662     ;
; -9.578 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_0|outData                                                                       ; inCLK                                                                                                     ; inCLK       ; 1.000        ; 0.000      ; 10.614     ;
; -9.576 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mTMP_Register:TMP|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                      ; inCLK                                                                                                     ; inCLK       ; 1.000        ; 0.000      ; 10.612     ;
; -9.550 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_0|outData                                                                       ; inCLK                                                                                                     ; inCLK       ; 1.000        ; 0.000      ; 10.586     ;
; -9.548 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mTMP_Register:TMP|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                      ; inCLK                                                                                                     ; inCLK       ; 1.000        ; 0.000      ; 10.584     ;
; -9.497 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mB_Register:B|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                          ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -0.010     ; 10.523     ;
; -9.463 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_0|outData                                                                       ; inCLK                                                                                                     ; inCLK       ; 1.000        ; 0.000      ; 10.499     ;
; -9.461 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mTMP_Register:TMP|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                      ; inCLK                                                                                                     ; inCLK       ; 1.000        ; 0.000      ; 10.497     ;
; -9.447 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mB_Register:B|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                          ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -0.010     ; 10.473     ;
; -9.431 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_0|outData                                                                       ; inCLK                                                                                                     ; inCLK       ; 1.000        ; 0.000      ; 10.467     ;
; -9.429 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mTMP_Register:TMP|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                      ; inCLK                                                                                                     ; inCLK       ; 1.000        ; 0.000      ; 10.465     ;
; -9.419 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mB_Register:B|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                          ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -0.010     ; 10.445     ;
; -9.334 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mMAR:MAR|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                               ; inCLK                                                                                                     ; inCLK       ; 1.000        ; 0.001      ; 10.371     ;
; -9.332 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mB_Register:B|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                          ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -0.010     ; 10.358     ;
; -9.329 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData                          ; inCLK                                                                                                     ; inCLK       ; 1.000        ; 0.000      ; 10.365     ;
; -9.300 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mB_Register:B|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                          ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -0.010     ; 10.326     ;
; -9.284 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mMAR:MAR|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                               ; inCLK                                                                                                     ; inCLK       ; 1.000        ; 0.001      ; 10.321     ;
; -9.279 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData                          ; inCLK                                                                                                     ; inCLK       ; 1.000        ; 0.000      ; 10.315     ;
; -9.256 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mMAR:MAR|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                               ; inCLK                                                                                                     ; inCLK       ; 1.000        ; 0.001      ; 10.293     ;
; -9.251 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData                          ; inCLK                                                                                                     ; inCLK       ; 1.000        ; 0.000      ; 10.287     ;
; -9.249 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mOutput_Register:Output_Register|m8bitFlipFlop_D_PosedgeCLK_Enable:Reg|outData[0]                                                  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -0.015     ; 10.270     ;
; -9.199 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mOutput_Register:Output_Register|m8bitFlipFlop_D_PosedgeCLK_Enable:Reg|outData[0]                                                  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -0.015     ; 10.220     ;
; -9.186 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mMDR:MDR|mFlipFlop_D_PosedgeCLK_MDR:Reg|outData[0]                                                                                 ; inCLK                                                                                                     ; inCLK       ; 1.000        ; 0.002      ; 10.224     ;
; -9.171 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mOutput_Register:Output_Register|m8bitFlipFlop_D_PosedgeCLK_Enable:Reg|outData[0]                                                  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -0.015     ; 10.192     ;
; -9.169 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mMAR:MAR|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                               ; inCLK                                                                                                     ; inCLK       ; 1.000        ; 0.001      ; 10.206     ;
; -9.164 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData                          ; inCLK                                                                                                     ; inCLK       ; 1.000        ; 0.000      ; 10.200     ;
; -9.137 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mMAR:MAR|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                               ; inCLK                                                                                                     ; inCLK       ; 1.000        ; 0.001      ; 10.174     ;
; -9.136 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mMDR:MDR|mFlipFlop_D_PosedgeCLK_MDR:Reg|outData[0]                                                                                 ; inCLK                                                                                                     ; inCLK       ; 1.000        ; 0.002      ; 10.174     ;
; -9.132 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData                          ; inCLK                                                                                                     ; inCLK       ; 1.000        ; 0.000      ; 10.168     ;
; -9.108 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mMDR:MDR|mFlipFlop_D_PosedgeCLK_MDR:Reg|outData[0]                                                                                 ; inCLK                                                                                                     ; inCLK       ; 1.000        ; 0.002      ; 10.146     ;
; -9.084 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mOutput_Register:Output_Register|m8bitFlipFlop_D_PosedgeCLK_Enable:Reg|outData[0]                                                  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -0.015     ; 10.105     ;
; -9.052 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mOutput_Register:Output_Register|m8bitFlipFlop_D_PosedgeCLK_Enable:Reg|outData[0]                                                  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -0.015     ; 10.073     ;
; -9.021 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mMDR:MDR|mFlipFlop_D_PosedgeCLK_MDR:Reg|outData[0]                                                                                 ; inCLK                                                                                                     ; inCLK       ; 1.000        ; 0.002      ; 10.059     ;
; -8.989 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mMDR:MDR|mFlipFlop_D_PosedgeCLK_MDR:Reg|outData[0]                                                                                 ; inCLK                                                                                                     ; inCLK       ; 1.000        ; 0.002      ; 10.027     ;
; -8.935 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~porta_address_reg0 ; inCLK                                                                                                     ; inCLK       ; 1.000        ; 0.063      ; 9.963      ;
; -8.885 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~porta_address_reg0 ; inCLK                                                                                                     ; inCLK       ; 1.000        ; 0.063      ; 9.913      ;
; -8.857 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~porta_address_reg0 ; inCLK                                                                                                     ; inCLK       ; 1.000        ; 0.063      ; 9.885      ;
; -8.770 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~porta_address_reg0 ; inCLK                                                                                                     ; inCLK       ; 1.000        ; 0.063      ; 9.798      ;
; -8.746 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mProgramCounter:ProgramCounter|mFlipFlop_T_PosedgeCLK_NRST:ProgramCounter_0|outQ                                                   ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -0.004     ; 9.778      ;
; -8.744 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mC_Register:C|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                          ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -0.004     ; 9.776      ;
; -8.738 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~porta_address_reg0 ; inCLK                                                                                                     ; inCLK       ; 1.000        ; 0.063      ; 9.766      ;
; -8.696 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mProgramCounter:ProgramCounter|mFlipFlop_T_PosedgeCLK_NRST:ProgramCounter_0|outQ                                                   ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -0.004     ; 9.728      ;
; -8.694 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mC_Register:C|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                          ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -0.004     ; 9.726      ;
; -8.668 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mProgramCounter:ProgramCounter|mFlipFlop_T_PosedgeCLK_NRST:ProgramCounter_0|outQ                                                   ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -0.004     ; 9.700      ;
; -8.666 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mC_Register:C|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                          ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -0.004     ; 9.698      ;
; -8.607 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_0|outData                                                                       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; 1.021      ; 10.664     ;
; -8.605 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mTMP_Register:TMP|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                      ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; 1.021      ; 10.662     ;
; -8.581 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mProgramCounter:ProgramCounter|mFlipFlop_T_PosedgeCLK_NRST:ProgramCounter_0|outQ                                                   ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -0.004     ; 9.613      ;
; -8.579 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mC_Register:C|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                          ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -0.004     ; 9.611      ;
; -8.557 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_0|outData                                                                       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; 1.021      ; 10.614     ;
; -8.555 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mTMP_Register:TMP|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                      ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; 1.021      ; 10.612     ;
; -8.549 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mProgramCounter:ProgramCounter|mFlipFlop_T_PosedgeCLK_NRST:ProgramCounter_0|outQ                                                   ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -0.004     ; 9.581      ;
; -8.547 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mC_Register:C|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                          ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -0.004     ; 9.579      ;
; -8.529 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_0|outData                                                                       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; 1.021      ; 10.586     ;
; -8.527 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mTMP_Register:TMP|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                      ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; 1.021      ; 10.584     ;
; -8.476 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mB_Register:B|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; 1.011      ; 10.523     ;
; -8.442 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_0|outData                                                                       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; 1.021      ; 10.499     ;
; -8.440 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mTMP_Register:TMP|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                      ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; 1.021      ; 10.497     ;
; -8.426 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mB_Register:B|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; 1.011      ; 10.473     ;
; -8.410 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_0|outData                                                                       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; 1.021      ; 10.467     ;
; -8.408 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mTMP_Register:TMP|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                      ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; 1.021      ; 10.465     ;
; -8.398 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mB_Register:B|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; 1.011      ; 10.445     ;
; -8.313 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mMAR:MAR|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                               ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; 1.022      ; 10.371     ;
; -8.311 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mB_Register:B|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; 1.011      ; 10.358     ;
; -8.308 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData                          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; 1.021      ; 10.365     ;
; -8.304 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_6|outData        ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_0|outData                                                                       ; inCLK                                                                                                     ; inCLK       ; 1.000        ; 1.659      ; 10.999     ;
; -8.302 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_6|outData        ; mTMP_Register:TMP|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                      ; inCLK                                                                                                     ; inCLK       ; 1.000        ; 1.659      ; 10.997     ;
; -8.279 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mB_Register:B|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; 1.011      ; 10.326     ;
; -8.263 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mMAR:MAR|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                               ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; 1.022      ; 10.321     ;
; -8.258 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData                          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; 1.021      ; 10.315     ;
; -8.235 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mMAR:MAR|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                               ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; 1.022      ; 10.293     ;
; -8.230 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData                          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; 1.021      ; 10.287     ;
; -8.228 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mOutput_Register:Output_Register|m8bitFlipFlop_D_PosedgeCLK_Enable:Reg|outData[0]                                                  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; 1.006      ; 10.270     ;
; -8.178 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mOutput_Register:Output_Register|m8bitFlipFlop_D_PosedgeCLK_Enable:Reg|outData[0]                                                  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; 1.006      ; 10.220     ;
; -8.173 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_6|outData        ; mB_Register:B|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                          ; inCLK                                                                                                     ; inCLK       ; 1.000        ; 1.649      ; 10.858     ;
; -8.165 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mMDR:MDR|mFlipFlop_D_PosedgeCLK_MDR:Reg|outData[0]                                                                                 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; 1.023      ; 10.224     ;
; -8.150 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mOutput_Register:Output_Register|m8bitFlipFlop_D_PosedgeCLK_Enable:Reg|outData[0]                                                  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; 1.006      ; 10.192     ;
; -8.148 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mMAR:MAR|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                               ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; 1.022      ; 10.206     ;
; -8.143 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData                          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; 1.021      ; 10.200     ;
; -8.116 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mMAR:MAR|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                               ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; 1.022      ; 10.174     ;
; -8.115 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mMDR:MDR|mFlipFlop_D_PosedgeCLK_MDR:Reg|outData[0]                                                                                 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; 1.023      ; 10.174     ;
; -8.111 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData                          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; 1.021      ; 10.168     ;
; -8.087 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mMDR:MDR|mFlipFlop_D_PosedgeCLK_MDR:Reg|outData[0]                                                                                 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; 1.023      ; 10.146     ;
; -8.063 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mOutput_Register:Output_Register|m8bitFlipFlop_D_PosedgeCLK_Enable:Reg|outData[0]                                                  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; 1.006      ; 10.105     ;
; -8.031 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mOutput_Register:Output_Register|m8bitFlipFlop_D_PosedgeCLK_Enable:Reg|outData[0]                                                  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; 1.006      ; 10.073     ;
; -8.010 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_6|outData        ; mMAR:MAR|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                               ; inCLK                                                                                                     ; inCLK       ; 1.000        ; 1.660      ; 10.706     ;
; -8.005 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_6|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData                          ; inCLK                                                                                                     ; inCLK       ; 1.000        ; 1.659      ; 10.700     ;
; -8.000 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mMDR:MDR|mFlipFlop_D_PosedgeCLK_MDR:Reg|outData[0]                                                                                 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; 1.023      ; 10.059     ;
; -7.973 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_0|outQB ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_0|outData                                                                       ; inCLK                                                                                                     ; inCLK       ; 1.000        ; 0.003      ; 9.012      ;
; -7.971 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_0|outQB ; mTMP_Register:TMP|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                      ; inCLK                                                                                                     ; inCLK       ; 1.000        ; 0.003      ; 9.010      ;
; -7.968 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mMDR:MDR|mFlipFlop_D_PosedgeCLK_MDR:Reg|outData[0]                                                                                 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; 1.023      ; 10.027     ;
; -7.962 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_6|outQ  ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_0|outData                                                                       ; inCLK                                                                                                     ; inCLK       ; 1.000        ; 0.001      ; 8.999      ;
; -7.960 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_6|outQ  ; mTMP_Register:TMP|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                      ; inCLK                                                                                                     ; inCLK       ; 1.000        ; 0.001      ; 8.997      ;
; -7.925 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_6|outData        ; mOutput_Register:Output_Register|m8bitFlipFlop_D_PosedgeCLK_Enable:Reg|outData[0]                                                  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; 1.644      ; 10.605     ;
; -7.915 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_4|outData        ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_0|outData                                                                       ; inCLK                                                                                                     ; inCLK       ; 1.000        ; 1.899      ; 10.850     ;
; -7.914 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~porta_address_reg0 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; 1.084      ; 9.963      ;
; -7.913 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_4|outData        ; mTMP_Register:TMP|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                      ; inCLK                                                                                                     ; inCLK       ; 1.000        ; 1.899      ; 10.848     ;
; -7.864 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~porta_address_reg0 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; 1.084      ; 9.913      ;
; -7.862 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_6|outData        ; mMDR:MDR|mFlipFlop_D_PosedgeCLK_MDR:Reg|outData[0]                                                                                 ; inCLK                                                                                                     ; inCLK       ; 1.000        ; 1.661      ; 10.559     ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ'                                                                                                                                                                                                                                                                                           ;
+--------+------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                        ; To Node                    ; Launch Clock                                                                                              ; Latch Clock                                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -9.351 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mBUS:Bus|outData[14]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.131     ; 7.567      ;
; -9.288 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mBUS:Bus|outData[14]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.131     ; 7.504      ;
; -9.278 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mBUS:Bus|outData[14]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.131     ; 7.494      ;
; -9.260 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mBUS:Bus|outData[14]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.131     ; 7.476      ;
; -9.252 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mBUS:Bus|outData[14]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.131     ; 7.468      ;
; -8.968 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mBUS:Bus|outData[13]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.139     ; 7.805      ;
; -8.854 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mBUS:Bus|outData[8]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.142     ; 7.453      ;
; -8.847 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mBUS:Bus|outData[13]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.139     ; 7.684      ;
; -8.807 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mBUS:Bus|outData[13]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.139     ; 7.644      ;
; -8.792 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mBUS:Bus|outData[8]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.142     ; 7.391      ;
; -8.759 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mBUS:Bus|outData[7]_307    ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -1.369     ; 7.548      ;
; -8.745 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mBUS:Bus|outData[8]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.142     ; 7.344      ;
; -8.734 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mBUS:Bus|outData[13]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.139     ; 7.571      ;
; -8.733 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mBUS:Bus|outData[8]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.142     ; 7.332      ;
; -8.687 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mBUS:Bus|outData[10]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.141     ; 7.744      ;
; -8.676 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mBUS:Bus|outData[8]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.142     ; 7.275      ;
; -8.675 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mBUS:Bus|outData[10]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.141     ; 7.732      ;
; -8.661 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mBUS:Bus|outData[13]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.139     ; 7.498      ;
; -8.613 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mBUS:Bus|outData[10]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.141     ; 7.670      ;
; -8.587 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mBUS:Bus|outData[7]_307    ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -1.369     ; 7.376      ;
; -8.554 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mBUS:Bus|outData[10]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.141     ; 7.611      ;
; -8.541 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mBUS:Bus|outData[10]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.141     ; 7.598      ;
; -8.523 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mBUS:Bus|outData[7]_307    ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -1.369     ; 7.312      ;
; -8.485 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mBUS:Bus|outData[6]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -1.248     ; 7.037      ;
; -8.485 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mBUS:Bus|outData[7]_307    ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -1.369     ; 7.274      ;
; -8.437 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mBUS:Bus|outData[15]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.145     ; 7.654      ;
; -8.422 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mBUS:Bus|outData[6]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -1.248     ; 6.974      ;
; -8.412 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mBUS:Bus|outData[6]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -1.248     ; 6.964      ;
; -8.395 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mBUS:Bus|outData[11]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.274     ; 7.428      ;
; -8.394 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mBUS:Bus|outData[6]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -1.248     ; 6.946      ;
; -8.392 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mBUS:Bus|outData[11]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.274     ; 7.425      ;
; -8.386 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mBUS:Bus|outData[6]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -1.248     ; 6.938      ;
; -8.383 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mBUS:Bus|outData[11]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.274     ; 7.416      ;
; -8.369 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mBUS:Bus|outData[7]_307    ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -1.369     ; 7.158      ;
; -8.339 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mBUS:Bus|outData[7]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -1.231     ; 7.126      ;
; -8.330 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mBUS:Bus|outData[14]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; 0.890      ; 7.567      ;
; -8.324 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mBUS:Bus|outData[9]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.280     ; 7.366      ;
; -8.321 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mBUS:Bus|outData[11]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.274     ; 7.354      ;
; -8.317 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mBUS:Bus|outData[12]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.124     ; 7.558      ;
; -8.316 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mBUS:Bus|outData[15]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.145     ; 7.533      ;
; -8.309 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mBUS:Bus|outData[2]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -1.233     ; 7.094      ;
; -8.302 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mBUS:Bus|outData[11]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.274     ; 7.335      ;
; -8.297 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mBUS:Bus|outData[2]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -1.233     ; 7.082      ;
; -8.267 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mBUS:Bus|outData[14]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; 0.890      ; 7.504      ;
; -8.260 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mBUS:Bus|outData[15]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.145     ; 7.477      ;
; -8.259 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mBUS:Bus|outData[9]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.280     ; 7.301      ;
; -8.257 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mBUS:Bus|outData[14]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; 0.890      ; 7.494      ;
; -8.251 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mBUS:Bus|outData[4]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -1.238     ; 7.034      ;
; -8.250 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mBUS:Bus|outData[12]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.124     ; 7.491      ;
; -8.247 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mBUS:Bus|outData[9]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.280     ; 7.289      ;
; -8.239 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mBUS:Bus|outData[14]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; 0.890      ; 7.476      ;
; -8.235 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mBUS:Bus|outData[2]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -1.233     ; 7.020      ;
; -8.231 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mBUS:Bus|outData[14]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; 0.890      ; 7.468      ;
; -8.218 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mBUS:Bus|outData[7]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -1.231     ; 7.005      ;
; -8.210 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mBUS:Bus|outData[5]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -1.061     ; 7.033      ;
; -8.203 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mBUS:Bus|outData[9]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.280     ; 7.245      ;
; -8.196 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mBUS:Bus|outData[12]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.124     ; 7.437      ;
; -8.196 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mBUS:Bus|outData[12]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.124     ; 7.437      ;
; -8.188 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mBUS:Bus|outData[12]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.124     ; 7.429      ;
; -8.186 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mBUS:Bus|outData[15]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.145     ; 7.403      ;
; -8.185 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mBUS:Bus|outData[9]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.280     ; 7.227      ;
; -8.184 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mBUS:Bus|outData[4]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -1.238     ; 6.967      ;
; -8.176 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mBUS:Bus|outData[2]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -1.233     ; 6.961      ;
; -8.163 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mBUS:Bus|outData[2]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -1.233     ; 6.948      ;
; -8.162 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mBUS:Bus|outData[7]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -1.231     ; 6.949      ;
; -8.130 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mBUS:Bus|outData[4]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -1.238     ; 6.913      ;
; -8.130 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mBUS:Bus|outData[4]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -1.238     ; 6.913      ;
; -8.126 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mBUS:Bus|outData[3]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -1.371     ; 6.891      ;
; -8.123 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mBUS:Bus|outData[3]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -1.371     ; 6.888      ;
; -8.122 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mBUS:Bus|outData[4]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -1.238     ; 6.905      ;
; -8.119 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mBUS:Bus|outData[15]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.145     ; 7.336      ;
; -8.114 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mBUS:Bus|outData[3]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -1.371     ; 6.879      ;
; -8.105 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_0|outQB ; mBUS:Bus|outData[14]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.128     ; 6.324      ;
; -8.094 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_6|outQ  ; mBUS:Bus|outData[14]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.130     ; 6.311      ;
; -8.089 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mBUS:Bus|outData[5]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -1.061     ; 6.912      ;
; -8.088 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mBUS:Bus|outData[7]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -1.231     ; 6.875      ;
; -8.052 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mBUS:Bus|outData[3]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -1.371     ; 6.817      ;
; -8.049 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mBUS:Bus|outData[5]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -1.061     ; 6.872      ;
; -8.033 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mBUS:Bus|outData[3]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -1.371     ; 6.798      ;
; -8.021 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mBUS:Bus|outData[7]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -1.231     ; 6.808      ;
; -7.976 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mBUS:Bus|outData[5]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -1.061     ; 6.799      ;
; -7.947 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mBUS:Bus|outData[13]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; 0.882      ; 7.805      ;
; -7.931 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mBUS:Bus|outData[1]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -1.237     ; 6.709      ;
; -7.915 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_4|outData        ; mBUS:Bus|outData[14]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; 1.768      ; 8.030      ;
; -7.903 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mBUS:Bus|outData[5]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -1.061     ; 6.726      ;
; -7.881 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_6|outData        ; mBUS:Bus|outData[14]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; 1.528      ; 7.756      ;
; -7.866 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mBUS:Bus|outData[1]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -1.237     ; 6.644      ;
; -7.854 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mBUS:Bus|outData[1]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -1.237     ; 6.632      ;
; -7.833 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mBUS:Bus|outData[8]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; 0.879      ; 7.453      ;
; -7.826 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mBUS:Bus|outData[13]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; 0.882      ; 7.684      ;
; -7.810 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mBUS:Bus|outData[1]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -1.237     ; 6.588      ;
; -7.792 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mBUS:Bus|outData[1]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -1.237     ; 6.570      ;
; -7.786 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mBUS:Bus|outData[13]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; 0.882      ; 7.644      ;
; -7.771 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mBUS:Bus|outData[8]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; 0.879      ; 7.391      ;
; -7.738 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mBUS:Bus|outData[7]_307    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -0.348     ; 7.548      ;
; -7.724 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mBUS:Bus|outData[8]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; 0.879      ; 7.344      ;
; -7.713 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mBUS:Bus|outData[13]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; 0.882      ; 7.571      ;
; -7.712 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mBUS:Bus|outData[8]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; 0.879      ; 7.332      ;
; -7.681 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_12|outQ ; mBUS:Bus|outData[14]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.127     ; 5.901      ;
; -7.666 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mBUS:Bus|outData[10]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; 0.880      ; 7.744      ;
+--------+------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData'                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                        ; To Node                                                                                                           ; Launch Clock                                                                                                     ; Latch Clock                                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -7.120 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[14]$latch                                                                                        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 10.507     ; 3.637      ;
; -7.104 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[14]_468                                                                                          ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 10.361     ; 3.507      ;
; -7.010 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[12]$latch                                                                                        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 10.514     ; 3.754      ;
; -6.963 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[14]$latch                                                                                        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 10.507     ; 3.794      ;
; -6.913 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[8]$latch                                                                                         ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 10.496     ; 3.833      ;
; -6.891 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[12]$latch                                                                                        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 10.514     ; 3.873      ;
; -6.817 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[14]$latch                                                                                        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 10.204     ; 3.637      ;
; -6.801 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[14]_468                                                                                          ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 10.058     ; 3.507      ;
; -6.739 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[15]$latch                                                                                        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 10.493     ; 4.004      ;
; -6.712 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[15]$latch                                                                                        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 10.493     ; 4.031      ;
; -6.707 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[12]$latch                                                                                        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 10.211     ; 3.754      ;
; -6.669 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[11]$latch                                                                                        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 10.364     ; 3.945      ;
; -6.660 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[14]$latch                                                                                        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 10.204     ; 3.794      ;
; -6.656 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[10]$latch                                                                                        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 10.497     ; 4.091      ;
; -6.620 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[14]$latch                                                                                        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 10.507     ; 3.637      ;
; -6.610 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[8]$latch                                                                                         ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 10.193     ; 3.833      ;
; -6.604 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[14]_468                                                                                          ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 10.361     ; 3.507      ;
; -6.588 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[12]$latch                                                                                        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 10.211     ; 3.873      ;
; -6.570 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[9]$latch                                                                                         ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 10.358     ; 4.038      ;
; -6.523 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[13]$latch                                                                                        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 10.499     ; 4.226      ;
; -6.510 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[12]$latch                                                                                        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 10.514     ; 3.754      ;
; -6.483 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[8]$latch                                                                                         ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 10.496     ; 4.263      ;
; -6.463 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[14]$latch                                                                                        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 10.507     ; 3.794      ;
; -6.436 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[15]$latch                                                                                        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 10.190     ; 4.004      ;
; -6.413 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[8]$latch                                                                                         ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 10.496     ; 3.833      ;
; -6.409 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[15]$latch                                                                                        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 10.190     ; 4.031      ;
; -6.399 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[9]$latch                                                                                         ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 10.358     ; 4.209      ;
; -6.391 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[12]$latch                                                                                        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 10.514     ; 3.873      ;
; -6.366 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[11]$latch                                                                                        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 10.061     ; 3.945      ;
; -6.353 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[10]$latch                                                                                        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 10.194     ; 4.091      ;
; -6.330 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[11]$latch                                                                                        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 10.364     ; 4.284      ;
; -6.317 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[14]$latch                                                                                        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 10.204     ; 3.637      ;
; -6.301 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[14]_468                                                                                          ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 10.058     ; 3.507      ;
; -6.267 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[9]$latch                                                                                         ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 10.055     ; 4.038      ;
; -6.239 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[15]$latch                                                                                        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 10.493     ; 4.004      ;
; -6.220 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[13]$latch                                                                                        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 10.196     ; 4.226      ;
; -6.212 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[15]$latch                                                                                        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 10.493     ; 4.031      ;
; -6.207 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[12]$latch                                                                                        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 10.211     ; 3.754      ;
; -6.195 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[13]$latch                                                                                        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 10.499     ; 4.554      ;
; -6.180 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[8]$latch                                                                                         ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 10.193     ; 4.263      ;
; -6.169 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[11]$latch                                                                                        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 10.364     ; 3.945      ;
; -6.160 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[14]$latch                                                                                        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 10.204     ; 3.794      ;
; -6.156 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[10]$latch                                                                                        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 10.497     ; 4.091      ;
; -6.110 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[8]$latch                                                                                         ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 10.193     ; 3.833      ;
; -6.096 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[9]$latch                                                                                         ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 10.055     ; 4.209      ;
; -6.088 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[12]$latch                                                                                        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 10.211     ; 3.873      ;
; -6.070 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[9]$latch                                                                                         ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 10.358     ; 4.038      ;
; -6.069 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[14]_468                                                                                          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 10.361     ; 4.542      ;
; -6.027 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[11]$latch                                                                                        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 10.061     ; 4.284      ;
; -6.023 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[13]$latch                                                                                        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 10.499     ; 4.226      ;
; -6.011 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[10]$latch                                                                                        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 10.497     ; 4.736      ;
; -5.983 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[8]$latch                                                                                         ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 10.496     ; 4.263      ;
; -5.936 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[15]$latch                                                                                        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 10.190     ; 4.004      ;
; -5.909 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[15]$latch                                                                                        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 10.190     ; 4.031      ;
; -5.899 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[9]$latch                                                                                         ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 10.358     ; 4.209      ;
; -5.892 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[13]$latch                                                                                        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 10.196     ; 4.554      ;
; -5.866 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[11]$latch                                                                                        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 10.061     ; 3.945      ;
; -5.853 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[10]$latch                                                                                        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 10.194     ; 4.091      ;
; -5.830 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[11]$latch                                                                                        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 10.364     ; 4.284      ;
; -5.820 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQ  ; mBUS:Bus|outData[12]$latch                                                                                        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 7.743      ; 1.923      ;
; -5.767 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[9]$latch                                                                                         ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 10.055     ; 4.038      ;
; -5.766 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[14]_468                                                                                          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 10.058     ; 4.542      ;
; -5.720 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[13]$latch                                                                                        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 10.196     ; 4.226      ;
; -5.716 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQ  ; mBUS:Bus|outData[10]$latch                                                                                        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 7.726      ; 2.010      ;
; -5.708 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[10]$latch                                                                                        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 10.194     ; 4.736      ;
; -5.695 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[13]$latch                                                                                        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 10.499     ; 4.554      ;
; -5.680 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[8]$latch                                                                                         ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 10.193     ; 4.263      ;
; -5.675 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQ  ; mBUS:Bus|outData[14]$latch                                                                                        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 7.736      ; 2.061      ;
; -5.596 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[9]$latch                                                                                         ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 10.055     ; 4.209      ;
; -5.569 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[14]_468                                                                                          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 10.361     ; 4.542      ;
; -5.527 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[11]$latch                                                                                        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 10.061     ; 4.284      ;
; -5.511 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[10]$latch                                                                                        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 10.497     ; 4.736      ;
; -5.463 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQ  ; mBUS:Bus|outData[8]$latch                                                                                         ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 7.725      ; 2.262      ;
; -5.392 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[13]$latch                                                                                        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 10.196     ; 4.554      ;
; -5.390 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQ  ; mBUS:Bus|outData[11]$latch                                                                                        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 7.593      ; 2.203      ;
; -5.266 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[14]_468                                                                                          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 10.058     ; 4.542      ;
; -5.208 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[10]$latch                                                                                        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 10.194     ; 4.736      ;
; -5.179 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_9|outQ  ; mBUS:Bus|outData[14]_468                                                                                          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 8.006      ; 2.827      ;
; -5.111 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQ  ; mBUS:Bus|outData[13]$latch                                                                                        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 7.728      ; 2.617      ;
; -5.017 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQ  ; mBUS:Bus|outData[12]$latch                                                                                        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 7.440      ; 1.923      ;
; -4.924 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQ  ; mBUS:Bus|outData[9]$latch                                                                                         ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 7.587      ; 2.663      ;
; -4.913 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQ  ; mBUS:Bus|outData[10]$latch                                                                                        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 7.423      ; 2.010      ;
; -4.872 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQ  ; mBUS:Bus|outData[14]$latch                                                                                        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 7.433      ; 2.061      ;
; -4.865 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ  ; mBUS:Bus|outData[14]_468                                                                                          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 8.172      ; 3.307      ;
; -4.806 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQ  ; mBUS:Bus|outData[15]$latch                                                                                        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 7.722      ; 2.916      ;
; -4.799 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQ  ; mBUS:Bus|outData[12]$latch                                                                                        ; inCLK                                                                                                            ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 6.722      ; 1.923      ;
; -4.695 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQ  ; mBUS:Bus|outData[10]$latch                                                                                        ; inCLK                                                                                                            ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 6.705      ; 2.010      ;
; -4.660 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQ  ; mBUS:Bus|outData[8]$latch                                                                                         ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 7.422      ; 2.262      ;
; -4.654 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQ  ; mBUS:Bus|outData[14]$latch                                                                                        ; inCLK                                                                                                            ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 6.715      ; 2.061      ;
; -4.617 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_9|outQ  ; mBUS:Bus|outData[14]$latch                                                                                        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 8.152      ; 3.535      ;
; -4.587 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQ  ; mBUS:Bus|outData[11]$latch                                                                                        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 7.290      ; 2.203      ;
; -4.507 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_9|outQ  ; mBUS:Bus|outData[12]$latch                                                                                        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 8.159      ; 3.652      ;
; -4.485 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 4.626      ; 0.657      ;
; -4.442 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQ  ; mBUS:Bus|outData[8]$latch                                                                                         ; inCLK                                                                                                            ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 6.704      ; 2.262      ;
; -4.376 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_9|outQ  ; mBUS:Bus|outData[14]_468                                                                                          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 7.703      ; 2.827      ;
; -4.369 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQ  ; mBUS:Bus|outData[11]$latch                                                                                        ; inCLK                                                                                                            ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 6.572      ; 2.203      ;
; -4.331 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_16|outQ  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 4.626      ; 0.811      ;
; -4.331 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_16|outQB ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 4.626      ; 0.811      ;
; -4.308 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQ  ; mBUS:Bus|outData[13]$latch                                                                                        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 7.425      ; 2.617      ;
; -4.289 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQ  ; mBUS:Bus|outData[14]_468                                                                                          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 7.590      ; 3.301      ;
+--------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'inCLK'                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                        ; To Node                                                                                                                            ; Launch Clock                                                                                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -5.506 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ                   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; inCLK       ; 0.000        ; 5.647      ; 0.657      ;
; -5.352 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_16|outQ                   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; inCLK       ; 0.000        ; 5.647      ; 0.811      ;
; -5.352 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_16|outQB                  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; inCLK       ; 0.000        ; 5.647      ; 0.811      ;
; -5.006 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ                   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; inCLK       ; -0.500       ; 5.647      ; 0.657      ;
; -4.852 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_16|outQ                   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; inCLK       ; -0.500       ; 5.647      ; 0.811      ;
; -4.852 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_16|outQB                  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; inCLK       ; -0.500       ; 5.647      ; 0.811      ;
; -2.896 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mMDR:MDR|mFlipFlop_D_PosedgeCLK_MDR:Reg|outData[5]                                                                                 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 5.637      ; 3.257      ;
; -2.893 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mMDR:MDR|mFlipFlop_D_PosedgeCLK_MDR:Reg|outData[3]                                                                                 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 5.637      ; 3.260      ;
; -2.580 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mProgramCounter:ProgramCounter|mFlipFlop_T_PosedgeCLK_NRST:ProgramCounter_0|outQ                                                   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; inCLK       ; 0.000        ; 5.631      ; 3.567      ;
; -2.580 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mC_Register:C|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 5.631      ; 3.567      ;
; -2.529 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mProgramCounter:ProgramCounter|mFlipFlop_T_PosedgeCLK_NRST:ProgramCounter_4|outQ                                                   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; inCLK       ; 0.000        ; 5.619      ; 3.606      ;
; -2.396 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mMDR:MDR|mFlipFlop_D_PosedgeCLK_MDR:Reg|outData[5]                                                                                 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; -0.500       ; 5.637      ; 3.257      ;
; -2.393 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mMDR:MDR|mFlipFlop_D_PosedgeCLK_MDR:Reg|outData[3]                                                                                 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; -0.500       ; 5.637      ; 3.260      ;
; -2.365 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mProgramCounter:ProgramCounter|mFlipFlop_T_PosedgeCLK_NRST:ProgramCounter_6|outQ                                                   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; inCLK       ; 0.000        ; 5.625      ; 3.776      ;
; -2.255 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mProgramCounter:ProgramCounter|mFlipFlop_T_PosedgeCLK_NRST:ProgramCounter_5|outQ                                                   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; inCLK       ; 0.000        ; 5.619      ; 3.880      ;
; -2.249 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mProgramCounter:ProgramCounter|mFlipFlop_T_PosedgeCLK_NRST:ProgramCounter_2|outQ                                                   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; inCLK       ; 0.000        ; 5.619      ; 3.886      ;
; -2.249 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mProgramCounter:ProgramCounter|mFlipFlop_T_PosedgeCLK_NRST:ProgramCounter_3|outQ                                                   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; inCLK       ; 0.000        ; 5.619      ; 3.886      ;
; -2.211 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mOutput_Register:Output_Register|m8bitFlipFlop_D_PosedgeCLK_Enable:Reg|outData[0]                                                  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 5.620      ; 3.925      ;
; -2.211 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mOutput_Register:Output_Register|m8bitFlipFlop_D_PosedgeCLK_Enable:Reg|outData[2]                                                  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 5.620      ; 3.925      ;
; -2.211 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mOutput_Register:Output_Register|m8bitFlipFlop_D_PosedgeCLK_Enable:Reg|outData[6]                                                  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 5.620      ; 3.925      ;
; -2.211 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mOutput_Register:Output_Register|m8bitFlipFlop_D_PosedgeCLK_Enable:Reg|outData[7]                                                  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 5.620      ; 3.925      ;
; -2.203 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mC_Register:C|mFlipFlop_D_PosedgeCLK_Enable:Reg_3|outData                                                                          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 5.624      ; 3.937      ;
; -2.203 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mC_Register:C|mFlipFlop_D_PosedgeCLK_Enable:Reg_5|outData                                                                          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 5.624      ; 3.937      ;
; -2.203 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mC_Register:C|mFlipFlop_D_PosedgeCLK_Enable:Reg_4|outData                                                                          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 5.624      ; 3.937      ;
; -2.203 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mC_Register:C|mFlipFlop_D_PosedgeCLK_Enable:Reg_6|outData                                                                          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 5.624      ; 3.937      ;
; -2.203 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mC_Register:C|mFlipFlop_D_PosedgeCLK_Enable:Reg_1|outData                                                                          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 5.624      ; 3.937      ;
; -2.203 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mC_Register:C|mFlipFlop_D_PosedgeCLK_Enable:Reg_7|outData                                                                          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 5.624      ; 3.937      ;
; -2.203 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mC_Register:C|mFlipFlop_D_PosedgeCLK_Enable:Reg_2|outData                                                                          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 5.624      ; 3.937      ;
; -2.175 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_we_reg       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 5.726      ; 4.035      ;
; -2.155 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mOutput_Register:Output_Register|m8bitFlipFlop_D_PosedgeCLK_Enable:Reg|outData[1]                                                  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 5.619      ; 3.980      ;
; -2.155 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mOutput_Register:Output_Register|m8bitFlipFlop_D_PosedgeCLK_Enable:Reg|outData[3]                                                  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 5.619      ; 3.980      ;
; -2.155 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mOutput_Register:Output_Register|m8bitFlipFlop_D_PosedgeCLK_Enable:Reg|outData[4]                                                  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 5.619      ; 3.980      ;
; -2.155 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mOutput_Register:Output_Register|m8bitFlipFlop_D_PosedgeCLK_Enable:Reg|outData[5]                                                  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 5.619      ; 3.980      ;
; -2.126 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mProgramCounter:ProgramCounter|mFlipFlop_T_PosedgeCLK_NRST:ProgramCounter_14|outQ                                                  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; inCLK       ; 0.000        ; 5.625      ; 4.015      ;
; -2.124 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mProgramCounter:ProgramCounter|mFlipFlop_T_PosedgeCLK_NRST:ProgramCounter_11|outQ                                                  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; inCLK       ; 0.000        ; 5.631      ; 4.023      ;
; -2.087 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mProgramCounter:ProgramCounter|mFlipFlop_T_PosedgeCLK_NRST:ProgramCounter_12|outQ                                                  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; inCLK       ; 0.000        ; 5.631      ; 4.060      ;
; -2.080 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mProgramCounter:ProgramCounter|mFlipFlop_T_PosedgeCLK_NRST:ProgramCounter_0|outQ                                                   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; inCLK       ; -0.500       ; 5.631      ; 3.567      ;
; -2.080 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mC_Register:C|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; -0.500       ; 5.631      ; 3.567      ;
; -2.075 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mMemory:Memory|outData[3]~reg0                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 5.637      ; 4.078      ;
; -2.075 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mMemory:Memory|outData[2]~reg0                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 5.637      ; 4.078      ;
; -2.075 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mMemory:Memory|outData[5]~reg0                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 5.637      ; 4.078      ;
; -2.075 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mMemory:Memory|outData[0]~reg0                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 5.637      ; 4.078      ;
; -2.075 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mMemory:Memory|outData[6]~reg0                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 5.637      ; 4.078      ;
; -2.075 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mMemory:Memory|outData[7]~reg0                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 5.637      ; 4.078      ;
; -2.075 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mMemory:Memory|outData[0]~en                                                                                                       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 5.637      ; 4.078      ;
; -2.075 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mMemory:Memory|outData[4]~reg0                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 5.637      ; 4.078      ;
; -2.075 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mMemory:Memory|outData[1]~reg0                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 5.637      ; 4.078      ;
; -2.061 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mProgramCounter:ProgramCounter|mFlipFlop_T_PosedgeCLK_NRST:ProgramCounter_0|outQ                                                   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 5.631      ; 4.086      ;
; -2.057 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_2|outData                                                                       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 5.634      ; 4.093      ;
; -2.029 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mProgramCounter:ProgramCounter|mFlipFlop_T_PosedgeCLK_NRST:ProgramCounter_4|outQ                                                   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; inCLK       ; -0.500       ; 5.619      ; 3.606      ;
; -1.999 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mMDR:MDR|mFlipFlop_D_PosedgeCLK_MDR:Reg|outData[4]                                                                                 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 5.637      ; 4.154      ;
; -1.996 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mMDR:MDR|mFlipFlop_D_PosedgeCLK_MDR:Reg|outData[2]                                                                                 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 5.637      ; 4.157      ;
; -1.976 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mMDR:MDR|mFlipFlop_D_PosedgeCLK_MDR:Reg|outData[6]                                                                                 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 5.637      ; 4.177      ;
; -1.975 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mMDR:MDR|mFlipFlop_D_PosedgeCLK_MDR:Reg|outData[0]                                                                                 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 5.637      ; 4.178      ;
; -1.971 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mMDR:MDR|mFlipFlop_D_PosedgeCLK_MDR:Reg|outData[1]                                                                                 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 5.637      ; 4.182      ;
; -1.970 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mMDR:MDR|mFlipFlop_D_PosedgeCLK_MDR:Reg|outData[7]                                                                                 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 5.637      ; 4.183      ;
; -1.937 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mProgramCounter:ProgramCounter|mFlipFlop_T_PosedgeCLK_NRST:ProgramCounter_7|outQ                                                   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 5.640      ; 4.219      ;
; -1.911 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~porta_address_reg0 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 5.698      ; 4.271      ;
; -1.865 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mProgramCounter:ProgramCounter|mFlipFlop_T_PosedgeCLK_NRST:ProgramCounter_6|outQ                                                   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; inCLK       ; -0.500       ; 5.625      ; 3.776      ;
; -1.863 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mProgramCounter:ProgramCounter|mFlipFlop_T_PosedgeCLK_NRST:ProgramCounter_1|outQ                                                   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; inCLK       ; 0.000        ; 5.619      ; 4.272      ;
; -1.843 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mProgramCounter:ProgramCounter|mFlipFlop_T_PosedgeCLK_NRST:ProgramCounter_8|outQ                                                   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 5.640      ; 4.313      ;
; -1.838 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_4|outQB                   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 3.440      ; 1.868      ;
; -1.832 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_3|outData                                                                       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 5.635      ; 4.319      ;
; -1.832 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_1|outData                                                                       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 5.635      ; 4.319      ;
; -1.832 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_0|outData                                                                       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 5.635      ; 4.319      ;
; -1.831 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mProgramCounter:ProgramCounter|mFlipFlop_T_PosedgeCLK_NRST:ProgramCounter_13|outQ                                                  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; inCLK       ; 0.000        ; 5.640      ; 4.325      ;
; -1.827 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_datain_reg7  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 5.710      ; 4.367      ;
; -1.827 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_datain_reg6  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 5.710      ; 4.367      ;
; -1.827 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_datain_reg5  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 5.710      ; 4.367      ;
; -1.827 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_datain_reg4  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 5.710      ; 4.367      ;
; -1.827 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_datain_reg3  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 5.710      ; 4.367      ;
; -1.827 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_datain_reg2  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 5.710      ; 4.367      ;
; -1.827 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_datain_reg1  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 5.710      ; 4.367      ;
; -1.827 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_address_reg7 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 5.726      ; 4.383      ;
; -1.827 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_address_reg6 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 5.726      ; 4.383      ;
; -1.827 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_address_reg5 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 5.726      ; 4.383      ;
; -1.827 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_address_reg4 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 5.726      ; 4.383      ;
; -1.827 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_address_reg3 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 5.726      ; 4.383      ;
; -1.827 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_address_reg2 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 5.726      ; 4.383      ;
; -1.827 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_address_reg1 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 5.726      ; 4.383      ;
; -1.827 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_address_reg0 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 5.726      ; 4.383      ;
; -1.827 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_datain_reg0  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 5.710      ; 4.367      ;
; -1.816 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_5|outData                                                                       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 5.634      ; 4.334      ;
; -1.790 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_9|outQ  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_10|outQB                  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 3.287      ; 1.763      ;
; -1.755 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mProgramCounter:ProgramCounter|mFlipFlop_T_PosedgeCLK_NRST:ProgramCounter_5|outQ                                                   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; inCLK       ; -0.500       ; 5.619      ; 3.880      ;
; -1.753 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mProgramCounter:ProgramCounter|mFlipFlop_T_PosedgeCLK_NRST:ProgramCounter_15|outQ                                                  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; inCLK       ; 0.000        ; 5.625      ; 4.388      ;
; -1.749 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mProgramCounter:ProgramCounter|mFlipFlop_T_PosedgeCLK_NRST:ProgramCounter_2|outQ                                                   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; inCLK       ; -0.500       ; 5.619      ; 3.886      ;
; -1.749 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mProgramCounter:ProgramCounter|mFlipFlop_T_PosedgeCLK_NRST:ProgramCounter_3|outQ                                                   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; inCLK       ; -0.500       ; 5.619      ; 3.886      ;
; -1.749 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_4|outData                                                                       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 5.642      ; 4.409      ;
; -1.723 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mProgramCounter:ProgramCounter|mFlipFlop_T_PosedgeCLK_NRST:ProgramCounter_9|outQ                                                   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; inCLK       ; 0.000        ; 5.640      ; 4.433      ;
; -1.718 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mProgramCounter:ProgramCounter|mFlipFlop_T_PosedgeCLK_NRST:ProgramCounter_8|outQ                                                   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; inCLK       ; 0.000        ; 5.640      ; 4.438      ;
; -1.711 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mOutput_Register:Output_Register|m8bitFlipFlop_D_PosedgeCLK_Enable:Reg|outData[0]                                                  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; -0.500       ; 5.620      ; 3.925      ;
; -1.711 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mOutput_Register:Output_Register|m8bitFlipFlop_D_PosedgeCLK_Enable:Reg|outData[2]                                                  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; -0.500       ; 5.620      ; 3.925      ;
; -1.711 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mOutput_Register:Output_Register|m8bitFlipFlop_D_PosedgeCLK_Enable:Reg|outData[6]                                                  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; -0.500       ; 5.620      ; 3.925      ;
; -1.711 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mOutput_Register:Output_Register|m8bitFlipFlop_D_PosedgeCLK_Enable:Reg|outData[7]                                                  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; -0.500       ; 5.620      ; 3.925      ;
; -1.703 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mC_Register:C|mFlipFlop_D_PosedgeCLK_Enable:Reg_3|outData                                                                          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; -0.500       ; 5.624      ; 3.937      ;
; -1.703 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mC_Register:C|mFlipFlop_D_PosedgeCLK_Enable:Reg_5|outData                                                                          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; -0.500       ; 5.624      ; 3.937      ;
; -1.703 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mC_Register:C|mFlipFlop_D_PosedgeCLK_Enable:Reg_4|outData                                                                          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; -0.500       ; 5.624      ; 3.937      ;
; -1.703 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mC_Register:C|mFlipFlop_D_PosedgeCLK_Enable:Reg_6|outData                                                                          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; -0.500       ; 5.624      ; 3.937      ;
; -1.703 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mC_Register:C|mFlipFlop_D_PosedgeCLK_Enable:Reg_1|outData                                                                          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; -0.500       ; 5.624      ; 3.937      ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ'                                                                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------------------------------------------------------------+----------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                        ; To Node                    ; Launch Clock                                                                                                     ; Latch Clock                                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------+----------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -4.059 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[14]$latch ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 7.446      ; 3.637      ;
; -4.043 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[14]_468   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 7.300      ; 3.507      ;
; -3.949 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[12]$latch ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 7.453      ; 3.754      ;
; -3.902 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[14]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 7.446      ; 3.794      ;
; -3.852 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[8]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 7.435      ; 3.833      ;
; -3.830 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[12]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 7.453      ; 3.873      ;
; -3.678 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[15]$latch ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 7.432      ; 4.004      ;
; -3.651 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[15]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 7.432      ; 4.031      ;
; -3.608 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[11]$latch ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 7.303      ; 3.945      ;
; -3.595 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[10]$latch ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 7.436      ; 4.091      ;
; -3.559 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[14]$latch ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 7.446      ; 3.637      ;
; -3.543 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[14]_468   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 7.300      ; 3.507      ;
; -3.509 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[9]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 7.297      ; 4.038      ;
; -3.462 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[13]$latch ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 7.438      ; 4.226      ;
; -3.449 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[12]$latch ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 7.453      ; 3.754      ;
; -3.422 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[8]$latch  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 7.435      ; 4.263      ;
; -3.402 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[14]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 7.446      ; 3.794      ;
; -3.352 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[8]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 7.435      ; 3.833      ;
; -3.338 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[9]$latch  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 7.297      ; 4.209      ;
; -3.330 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[12]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 7.453      ; 3.873      ;
; -3.269 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[11]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 7.303      ; 4.284      ;
; -3.178 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[15]$latch ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 7.432      ; 4.004      ;
; -3.151 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[15]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 7.432      ; 4.031      ;
; -3.134 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[13]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 7.438      ; 4.554      ;
; -3.108 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[11]$latch ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 7.303      ; 3.945      ;
; -3.095 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[10]$latch ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 7.436      ; 4.091      ;
; -3.009 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[9]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 7.297      ; 4.038      ;
; -3.008 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[14]_468   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 7.300      ; 4.542      ;
; -2.962 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[13]$latch ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 7.438      ; 4.226      ;
; -2.950 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[10]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 7.436      ; 4.736      ;
; -2.922 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[8]$latch  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 7.435      ; 4.263      ;
; -2.838 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[9]$latch  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 7.297      ; 4.209      ;
; -2.769 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[11]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 7.303      ; 4.284      ;
; -2.759 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQ  ; mBUS:Bus|outData[12]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 4.682      ; 1.923      ;
; -2.655 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQ  ; mBUS:Bus|outData[10]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 4.665      ; 2.010      ;
; -2.634 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[13]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 7.438      ; 4.554      ;
; -2.614 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQ  ; mBUS:Bus|outData[14]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 4.675      ; 2.061      ;
; -2.508 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[14]_468   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 7.300      ; 4.542      ;
; -2.450 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[10]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 7.436      ; 4.736      ;
; -2.402 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQ  ; mBUS:Bus|outData[8]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 4.664      ; 2.262      ;
; -2.329 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQ  ; mBUS:Bus|outData[11]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 4.532      ; 2.203      ;
; -2.118 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_9|outQ  ; mBUS:Bus|outData[14]_468   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 4.945      ; 2.827      ;
; -2.117 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[14]$latch ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 5.504      ; 3.637      ;
; -2.101 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[14]_468   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 5.358      ; 3.507      ;
; -2.050 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQ  ; mBUS:Bus|outData[13]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 4.667      ; 2.617      ;
; -2.007 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[12]$latch ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 5.511      ; 3.754      ;
; -1.960 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[14]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 5.504      ; 3.794      ;
; -1.910 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[8]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 5.493      ; 3.833      ;
; -1.888 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[12]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 5.511      ; 3.873      ;
; -1.863 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQ  ; mBUS:Bus|outData[9]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 4.526      ; 2.663      ;
; -1.804 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ  ; mBUS:Bus|outData[14]_468   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 5.111      ; 3.307      ;
; -1.745 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQ  ; mBUS:Bus|outData[15]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 4.661      ; 2.916      ;
; -1.738 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQ  ; mBUS:Bus|outData[12]$latch ; inCLK                                                                                                            ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 3.661      ; 1.923      ;
; -1.736 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[15]$latch ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 5.490      ; 4.004      ;
; -1.709 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[15]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 5.490      ; 4.031      ;
; -1.666 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[11]$latch ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 5.361      ; 3.945      ;
; -1.653 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[10]$latch ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 5.494      ; 4.091      ;
; -1.634 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQ  ; mBUS:Bus|outData[10]$latch ; inCLK                                                                                                            ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 3.644      ; 2.010      ;
; -1.617 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[14]$latch ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 5.504      ; 3.637      ;
; -1.601 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[14]_468   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 5.358      ; 3.507      ;
; -1.593 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQ  ; mBUS:Bus|outData[14]$latch ; inCLK                                                                                                            ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 3.654      ; 2.061      ;
; -1.567 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[9]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 5.355      ; 4.038      ;
; -1.556 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_9|outQ  ; mBUS:Bus|outData[14]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 5.091      ; 3.535      ;
; -1.520 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[13]$latch ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 5.496      ; 4.226      ;
; -1.507 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[12]$latch ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 5.511      ; 3.754      ;
; -1.480 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[8]$latch  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 5.493      ; 4.263      ;
; -1.460 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[14]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 5.504      ; 3.794      ;
; -1.446 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_9|outQ  ; mBUS:Bus|outData[12]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 5.098      ; 3.652      ;
; -1.423 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[4]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 4.397      ; 3.224      ;
; -1.410 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[8]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 5.493      ; 3.833      ;
; -1.396 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[9]$latch  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 5.355      ; 4.209      ;
; -1.388 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[12]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 5.511      ; 3.873      ;
; -1.381 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQ  ; mBUS:Bus|outData[8]$latch  ; inCLK                                                                                                            ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 3.643      ; 2.262      ;
; -1.327 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[11]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 5.361      ; 4.284      ;
; -1.308 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQ  ; mBUS:Bus|outData[11]$latch ; inCLK                                                                                                            ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 3.511      ; 2.203      ;
; -1.236 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[15]$latch ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 5.490      ; 4.004      ;
; -1.228 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQ  ; mBUS:Bus|outData[14]_468   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 4.529      ; 3.301      ;
; -1.209 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[15]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 5.490      ; 4.031      ;
; -1.192 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[13]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 5.496      ; 4.554      ;
; -1.175 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_9|outQ  ; mBUS:Bus|outData[15]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 5.077      ; 3.902      ;
; -1.166 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[11]$latch ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 5.361      ; 3.945      ;
; -1.153 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[10]$latch ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 5.494      ; 4.091      ;
; -1.139 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_6|outData        ; mBUS:Bus|outData[14]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 4.491      ; 3.352      ;
; -1.105 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_9|outQ  ; mBUS:Bus|outData[11]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 4.948      ; 3.843      ;
; -1.100 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[5]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 4.574      ; 3.724      ;
; -1.097 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_9|outQ  ; mBUS:Bus|outData[14]_468   ; inCLK                                                                                                            ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 3.924      ; 2.827      ;
; -1.092 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_9|outQ  ; mBUS:Bus|outData[10]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 5.081      ; 3.989      ;
; -1.089 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_6|outData        ; mBUS:Bus|outData[8]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 4.480      ; 3.391      ;
; -1.067 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_6|outData        ; mBUS:Bus|outData[12]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 4.498      ; 3.431      ;
; -1.067 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[9]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 5.355      ; 4.038      ;
; -1.066 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[14]_468   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 5.358      ; 4.542      ;
; -1.029 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQ  ; mBUS:Bus|outData[13]$latch ; inCLK                                                                                                            ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 3.646      ; 2.617      ;
; -1.020 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[13]$latch ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 5.496      ; 4.226      ;
; -1.008 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[10]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 5.494      ; 4.736      ;
; -0.980 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[8]$latch  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 5.493      ; 4.263      ;
; -0.959 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_9|outQ  ; mBUS:Bus|outData[13]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 5.083      ; 4.124      ;
; -0.925 ; mProgramCounter:ProgramCounter|mFlipFlop_T_PosedgeCLK_NRST:ProgramCounter_14|outQ                                ; mBUS:Bus|outData[14]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.842      ; 1.917      ;
; -0.923 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[4]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 4.397      ; 3.224      ;
; -0.916 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[1]$latch  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 4.398      ; 3.732      ;
; -0.896 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[9]$latch  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 5.355      ; 4.209      ;
+--------+------------------------------------------------------------------------------------------------------------------+----------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData'                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                        ; To Node                                                                                                          ; Launch Clock                                                                                              ; Latch Clock                                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -8.003 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -3.446     ; 5.593      ;
; -7.917 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -3.446     ; 5.507      ;
; -7.835 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -3.446     ; 5.425      ;
; -7.814 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_9|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -3.280     ; 5.570      ;
; -7.785 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -3.446     ; 5.375      ;
; -7.728 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_9|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -3.280     ; 5.484      ;
; -7.672 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -3.446     ; 5.262      ;
; -7.646 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_9|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -3.280     ; 5.402      ;
; -7.596 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_9|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -3.280     ; 5.352      ;
; -7.520 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_10|outQ ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -3.005     ; 5.551      ;
; -7.483 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_9|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -3.280     ; 5.239      ;
; -7.473 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_5|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -2.611     ; 5.898      ;
; -7.452 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_11|outQ ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -2.500     ; 5.988      ;
; -7.450 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_7|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -2.916     ; 5.570      ;
; -7.434 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_10|outQ ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -3.005     ; 5.465      ;
; -7.387 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_5|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -2.611     ; 5.812      ;
; -7.366 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_11|outQ ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -2.500     ; 5.902      ;
; -7.364 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_7|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -2.916     ; 5.484      ;
; -7.352 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_10|outQ ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -3.005     ; 5.383      ;
; -7.326 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_4|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -2.600     ; 5.762      ;
; -7.305 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_5|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -2.611     ; 5.730      ;
; -7.302 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_10|outQ ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -3.005     ; 5.333      ;
; -7.284 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_11|outQ ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -2.500     ; 5.820      ;
; -7.282 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_7|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -2.916     ; 5.402      ;
; -7.255 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_5|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -2.611     ; 5.680      ;
; -7.240 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_4|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -2.600     ; 5.676      ;
; -7.234 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_11|outQ ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -2.500     ; 5.770      ;
; -7.232 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_7|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -2.916     ; 5.352      ;
; -7.189 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_10|outQ ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -3.005     ; 5.220      ;
; -7.158 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_4|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -2.600     ; 5.594      ;
; -7.142 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_5|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -2.611     ; 5.567      ;
; -7.121 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_11|outQ ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -2.500     ; 5.657      ;
; -7.119 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_7|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -2.916     ; 5.239      ;
; -7.108 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_4|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -2.600     ; 5.544      ;
; -7.105 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_14|outQ ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -2.682     ; 5.459      ;
; -7.103 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_1|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -2.638     ; 5.501      ;
; -7.085 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_13|outQ ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -2.646     ; 5.475      ;
; -7.075 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -2.864     ; 5.247      ;
; -7.071 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_2|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -2.628     ; 5.479      ;
; -7.058 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_6|outQ  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -3.445     ; 4.649      ;
; -7.019 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_14|outQ ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -2.682     ; 5.373      ;
; -7.017 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_1|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -2.638     ; 5.415      ;
; -6.999 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_13|outQ ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -2.646     ; 5.389      ;
; -6.995 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_4|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -2.600     ; 5.431      ;
; -6.989 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -2.864     ; 5.161      ;
; -6.985 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_2|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -2.628     ; 5.393      ;
; -6.982 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -2.425     ; 5.593      ;
; -6.937 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_14|outQ ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -2.682     ; 5.291      ;
; -6.935 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_1|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -2.638     ; 5.333      ;
; -6.917 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_13|outQ ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -2.646     ; 5.307      ;
; -6.907 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -2.864     ; 5.079      ;
; -6.903 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_2|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -2.628     ; 5.311      ;
; -6.896 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -2.425     ; 5.507      ;
; -6.887 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_14|outQ ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -2.682     ; 5.241      ;
; -6.885 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_1|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -2.638     ; 5.283      ;
; -6.869 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_6|outQ  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_9|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -3.279     ; 4.626      ;
; -6.867 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_13|outQ ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -2.646     ; 5.257      ;
; -6.857 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -2.864     ; 5.029      ;
; -6.853 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_2|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -2.628     ; 5.261      ;
; -6.814 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -2.425     ; 5.425      ;
; -6.793 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_9|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -2.259     ; 5.570      ;
; -6.774 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_14|outQ ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -2.682     ; 5.128      ;
; -6.772 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_1|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -2.638     ; 5.170      ;
; -6.764 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -2.425     ; 5.375      ;
; -6.754 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_13|outQ ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -2.646     ; 5.144      ;
; -6.744 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -2.864     ; 4.916      ;
; -6.740 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_2|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -2.628     ; 5.148      ;
; -6.707 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_9|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -2.259     ; 5.484      ;
; -6.684 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_4|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.547     ; 6.173      ;
; -6.651 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -2.425     ; 5.262      ;
; -6.625 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_9|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -2.259     ; 5.402      ;
; -6.591 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_16|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -3.458     ; 4.169      ;
; -6.575 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_6|outQ  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_10|outQ ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -3.004     ; 4.607      ;
; -6.575 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_9|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -2.259     ; 5.352      ;
; -6.561 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_6|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.787     ; 5.810      ;
; -6.528 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_6|outQ  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_5|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -2.610     ; 4.954      ;
; -6.507 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_6|outQ  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_11|outQ ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -2.499     ; 5.044      ;
; -6.505 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_6|outQ  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_7|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -2.915     ; 4.626      ;
; -6.499 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_10|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.984     ; 5.551      ;
; -6.495 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_4|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_9|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.381     ; 6.150      ;
; -6.462 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_9|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -2.259     ; 5.239      ;
; -6.452 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_5|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.590     ; 5.898      ;
; -6.431 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_11|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.479     ; 5.988      ;
; -6.429 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_7|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.895     ; 5.570      ;
; -6.413 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_10|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.984     ; 5.465      ;
; -6.402 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_16|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_9|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -3.292     ; 4.146      ;
; -6.381 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_6|outQ  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_4|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -2.599     ; 4.818      ;
; -6.372 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_6|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_9|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.621     ; 5.787      ;
; -6.366 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_5|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.590     ; 5.812      ;
; -6.345 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_11|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.479     ; 5.902      ;
; -6.343 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_7|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.895     ; 5.484      ;
; -6.331 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_10|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.984     ; 5.383      ;
; -6.305 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_4|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.579     ; 5.762      ;
; -6.284 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_5|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.590     ; 5.730      ;
; -6.281 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_10|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.984     ; 5.333      ;
; -6.263 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_11|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.479     ; 5.820      ;
; -6.261 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_7|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.895     ; 5.402      ;
; -6.234 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_5|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.590     ; 5.680      ;
; -6.219 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_4|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.579     ; 5.676      ;
; -6.213 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_11|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.479     ; 5.770      ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'inCLK'                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                        ; To Node                                                                                                          ; Launch Clock                                                                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -6.982 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -2.425     ; 5.593      ;
; -6.896 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -2.425     ; 5.507      ;
; -6.814 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -2.425     ; 5.425      ;
; -6.793 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_9|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -2.259     ; 5.570      ;
; -6.764 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -2.425     ; 5.375      ;
; -6.707 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_9|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -2.259     ; 5.484      ;
; -6.651 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -2.425     ; 5.262      ;
; -6.625 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_9|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -2.259     ; 5.402      ;
; -6.575 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_9|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -2.259     ; 5.352      ;
; -6.499 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_10|outQ ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.984     ; 5.551      ;
; -6.462 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_9|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -2.259     ; 5.239      ;
; -6.452 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_5|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.590     ; 5.898      ;
; -6.431 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_11|outQ ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.479     ; 5.988      ;
; -6.429 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_7|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.895     ; 5.570      ;
; -6.413 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_10|outQ ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.984     ; 5.465      ;
; -6.366 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_5|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.590     ; 5.812      ;
; -6.345 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_11|outQ ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.479     ; 5.902      ;
; -6.343 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_7|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.895     ; 5.484      ;
; -6.331 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_10|outQ ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.984     ; 5.383      ;
; -6.305 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_4|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.579     ; 5.762      ;
; -6.284 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_5|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.590     ; 5.730      ;
; -6.281 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_10|outQ ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.984     ; 5.333      ;
; -6.263 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_11|outQ ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.479     ; 5.820      ;
; -6.261 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_7|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.895     ; 5.402      ;
; -6.234 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_5|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.590     ; 5.680      ;
; -6.219 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_4|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.579     ; 5.676      ;
; -6.213 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_11|outQ ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.479     ; 5.770      ;
; -6.211 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_7|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.895     ; 5.352      ;
; -6.168 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_10|outQ ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.984     ; 5.220      ;
; -6.137 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_4|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.579     ; 5.594      ;
; -6.121 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_5|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.590     ; 5.567      ;
; -6.100 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_11|outQ ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.479     ; 5.657      ;
; -6.098 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_7|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.895     ; 5.239      ;
; -6.087 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_4|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.579     ; 5.544      ;
; -6.084 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_14|outQ ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.661     ; 5.459      ;
; -6.082 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_1|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.617     ; 5.501      ;
; -6.064 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_13|outQ ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.625     ; 5.475      ;
; -6.054 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.843     ; 5.247      ;
; -6.050 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_2|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.607     ; 5.479      ;
; -6.037 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_6|outQ  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -2.424     ; 4.649      ;
; -5.998 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_14|outQ ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.661     ; 5.373      ;
; -5.996 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_1|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.617     ; 5.415      ;
; -5.978 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_13|outQ ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.625     ; 5.389      ;
; -5.974 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_4|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.579     ; 5.431      ;
; -5.968 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.843     ; 5.161      ;
; -5.964 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_2|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.607     ; 5.393      ;
; -5.961 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; -1.404     ; 5.593      ;
; -5.916 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_14|outQ ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.661     ; 5.291      ;
; -5.914 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_1|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.617     ; 5.333      ;
; -5.896 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_13|outQ ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.625     ; 5.307      ;
; -5.886 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.843     ; 5.079      ;
; -5.882 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_2|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.607     ; 5.311      ;
; -5.875 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; -1.404     ; 5.507      ;
; -5.866 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_14|outQ ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.661     ; 5.241      ;
; -5.864 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_1|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.617     ; 5.283      ;
; -5.848 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_6|outQ  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_9|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -2.258     ; 4.626      ;
; -5.846 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_13|outQ ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.625     ; 5.257      ;
; -5.836 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.843     ; 5.029      ;
; -5.832 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_2|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.607     ; 5.261      ;
; -5.793 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; -1.404     ; 5.425      ;
; -5.772 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_9|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; -1.238     ; 5.570      ;
; -5.753 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_14|outQ ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.661     ; 5.128      ;
; -5.751 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_1|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.617     ; 5.170      ;
; -5.743 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; -1.404     ; 5.375      ;
; -5.733 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_13|outQ ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.625     ; 5.144      ;
; -5.723 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.843     ; 4.916      ;
; -5.719 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_2|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.607     ; 5.148      ;
; -5.686 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_9|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; -1.238     ; 5.484      ;
; -5.663 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_4|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -0.526     ; 6.173      ;
; -5.630 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; -1.404     ; 5.262      ;
; -5.604 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_9|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; -1.238     ; 5.402      ;
; -5.570 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_16|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -2.437     ; 4.169      ;
; -5.554 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_6|outQ  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_10|outQ ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.983     ; 4.607      ;
; -5.554 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_9|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; -1.238     ; 5.352      ;
; -5.540 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_6|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -0.766     ; 5.810      ;
; -5.507 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_6|outQ  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_5|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.589     ; 4.954      ;
; -5.486 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_6|outQ  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_11|outQ ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.478     ; 5.044      ;
; -5.484 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_6|outQ  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_7|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.894     ; 4.626      ;
; -5.478 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_10|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; -0.963     ; 5.551      ;
; -5.474 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_4|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_9|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -0.360     ; 6.150      ;
; -5.441 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_9|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; -1.238     ; 5.239      ;
; -5.431 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_5|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; -0.569     ; 5.898      ;
; -5.410 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_11|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; -0.458     ; 5.988      ;
; -5.408 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_7|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; -0.874     ; 5.570      ;
; -5.392 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_10|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; -0.963     ; 5.465      ;
; -5.381 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_16|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_9|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -2.271     ; 4.146      ;
; -5.360 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_6|outQ  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_4|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.578     ; 4.818      ;
; -5.351 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_6|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_9|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -0.600     ; 5.787      ;
; -5.345 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_5|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; -0.569     ; 5.812      ;
; -5.324 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_11|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; -0.458     ; 5.902      ;
; -5.322 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_7|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; -0.874     ; 5.484      ;
; -5.310 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_10|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; -0.963     ; 5.383      ;
; -5.284 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_4|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; -0.558     ; 5.762      ;
; -5.263 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_5|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; -0.569     ; 5.730      ;
; -5.260 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_10|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; -0.963     ; 5.333      ;
; -5.242 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_11|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; -0.458     ; 5.820      ;
; -5.240 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_7|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; -0.874     ; 5.402      ;
; -5.213 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_5|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; -0.569     ; 5.680      ;
; -5.198 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_4|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; -0.558     ; 5.676      ;
; -5.192 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_11|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; -0.458     ; 5.770      ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ'                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node                    ; Launch Clock                                                                                              ; Latch Clock                                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -4.739 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData       ; mBUS:Bus|outData[14]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.131     ; 2.955      ;
; -4.706 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData       ; mBUS:Bus|outData[7]_307    ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -1.369     ; 3.495      ;
; -4.681 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData       ; mBUS:Bus|outData[6]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -1.248     ; 3.233      ;
; -4.659 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData       ; mBUS:Bus|outData[14]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.131     ; 2.875      ;
; -4.626 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData       ; mBUS:Bus|outData[7]_307    ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -1.369     ; 3.415      ;
; -4.601 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData       ; mBUS:Bus|outData[6]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -1.248     ; 3.153      ;
; -4.599 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData       ; mBUS:Bus|outData[14]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.131     ; 2.815      ;
; -4.566 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData       ; mBUS:Bus|outData[7]_307    ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -1.369     ; 3.355      ;
; -4.543 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData       ; mBUS:Bus|outData[14]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.131     ; 2.759      ;
; -4.541 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData       ; mBUS:Bus|outData[6]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -1.248     ; 3.093      ;
; -4.510 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData       ; mBUS:Bus|outData[7]_307    ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -1.369     ; 3.299      ;
; -4.485 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData       ; mBUS:Bus|outData[6]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -1.248     ; 3.037      ;
; -4.481 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData       ; mBUS:Bus|outData[3]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -1.371     ; 3.246      ;
; -4.477 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData       ; mBUS:Bus|outData[1]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -1.237     ; 3.255      ;
; -4.473 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData       ; mBUS:Bus|outData[4]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -1.238     ; 3.256      ;
; -4.472 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData       ; mBUS:Bus|outData[7]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -1.231     ; 3.259      ;
; -4.426 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData       ; mBUS:Bus|outData[2]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -1.233     ; 3.211      ;
; -4.401 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData       ; mBUS:Bus|outData[3]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -1.371     ; 3.166      ;
; -4.397 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData       ; mBUS:Bus|outData[1]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -1.237     ; 3.175      ;
; -4.393 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData       ; mBUS:Bus|outData[4]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -1.238     ; 3.176      ;
; -4.392 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData       ; mBUS:Bus|outData[7]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -1.231     ; 3.179      ;
; -4.362 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData       ; mBUS:Bus|outData[8]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.142     ; 2.961      ;
; -4.347 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData       ; mBUS:Bus|outData[5]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -1.061     ; 3.170      ;
; -4.346 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData       ; mBUS:Bus|outData[2]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -1.233     ; 3.131      ;
; -4.341 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData       ; mBUS:Bus|outData[3]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -1.371     ; 3.106      ;
; -4.337 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData       ; mBUS:Bus|outData[1]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -1.237     ; 3.115      ;
; -4.333 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData       ; mBUS:Bus|outData[4]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -1.238     ; 3.116      ;
; -4.332 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData       ; mBUS:Bus|outData[7]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -1.231     ; 3.119      ;
; -4.287 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData       ; mBUS:Bus|outData[14]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.131     ; 2.503      ;
; -4.286 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData       ; mBUS:Bus|outData[2]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -1.233     ; 3.071      ;
; -4.285 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData       ; mBUS:Bus|outData[3]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -1.371     ; 3.050      ;
; -4.282 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData       ; mBUS:Bus|outData[8]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.142     ; 2.881      ;
; -4.281 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData       ; mBUS:Bus|outData[1]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -1.237     ; 3.059      ;
; -4.277 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData       ; mBUS:Bus|outData[4]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -1.238     ; 3.060      ;
; -4.276 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData       ; mBUS:Bus|outData[7]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -1.231     ; 3.063      ;
; -4.267 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData       ; mBUS:Bus|outData[5]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -1.061     ; 3.090      ;
; -4.254 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData       ; mBUS:Bus|outData[7]_307    ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -1.369     ; 3.043      ;
; -4.232 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData       ; mBUS:Bus|outData[13]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.139     ; 3.069      ;
; -4.230 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData       ; mBUS:Bus|outData[2]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -1.233     ; 3.015      ;
; -4.229 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData       ; mBUS:Bus|outData[6]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -1.248     ; 2.781      ;
; -4.222 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData       ; mBUS:Bus|outData[8]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.142     ; 2.821      ;
; -4.207 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData       ; mBUS:Bus|outData[5]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -1.061     ; 3.030      ;
; -4.166 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData       ; mBUS:Bus|outData[8]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.142     ; 2.765      ;
; -4.152 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData       ; mBUS:Bus|outData[13]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.139     ; 2.989      ;
; -4.151 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData       ; mBUS:Bus|outData[5]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -1.061     ; 2.974      ;
; -4.116 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_6|outQ ; mBUS:Bus|outData[14]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.130     ; 2.333      ;
; -4.092 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData       ; mBUS:Bus|outData[13]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.139     ; 2.929      ;
; -4.083 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_6|outQ ; mBUS:Bus|outData[7]_307    ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -1.368     ; 2.873      ;
; -4.058 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_6|outQ ; mBUS:Bus|outData[6]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -1.247     ; 2.611      ;
; -4.036 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData       ; mBUS:Bus|outData[13]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.139     ; 2.873      ;
; -4.029 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData       ; mBUS:Bus|outData[3]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -1.371     ; 2.794      ;
; -4.025 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData       ; mBUS:Bus|outData[1]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -1.237     ; 2.803      ;
; -4.021 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData       ; mBUS:Bus|outData[4]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -1.238     ; 2.804      ;
; -4.020 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData       ; mBUS:Bus|outData[7]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -1.231     ; 2.807      ;
; -4.012 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData       ; mBUS:Bus|outData[10]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.141     ; 3.069      ;
; -3.974 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData       ; mBUS:Bus|outData[2]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -1.233     ; 2.759      ;
; -3.939 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData       ; mBUS:Bus|outData[11]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.274     ; 2.972      ;
; -3.939 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData       ; mBUS:Bus|outData[9]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.280     ; 2.981      ;
; -3.932 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData       ; mBUS:Bus|outData[10]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.141     ; 2.989      ;
; -3.910 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData       ; mBUS:Bus|outData[8]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.142     ; 2.509      ;
; -3.895 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData       ; mBUS:Bus|outData[5]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -1.061     ; 2.718      ;
; -3.872 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData       ; mBUS:Bus|outData[10]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.141     ; 2.929      ;
; -3.859 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData       ; mBUS:Bus|outData[11]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.274     ; 2.892      ;
; -3.859 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData       ; mBUS:Bus|outData[9]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.280     ; 2.901      ;
; -3.858 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_6|outQ ; mBUS:Bus|outData[3]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -1.370     ; 2.624      ;
; -3.854 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_6|outQ ; mBUS:Bus|outData[1]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -1.236     ; 2.633      ;
; -3.850 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_6|outQ ; mBUS:Bus|outData[4]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -1.237     ; 2.634      ;
; -3.849 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_6|outQ ; mBUS:Bus|outData[7]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -1.230     ; 2.637      ;
; -3.816 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData       ; mBUS:Bus|outData[10]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.141     ; 2.873      ;
; -3.803 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_6|outQ ; mBUS:Bus|outData[2]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -1.232     ; 2.589      ;
; -3.799 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData       ; mBUS:Bus|outData[11]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.274     ; 2.832      ;
; -3.799 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData       ; mBUS:Bus|outData[9]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.280     ; 2.841      ;
; -3.780 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData       ; mBUS:Bus|outData[13]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.139     ; 2.617      ;
; -3.767 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData       ; mBUS:Bus|outData[15]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.145     ; 2.984      ;
; -3.764 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData       ; mBUS:Bus|outData[14]_468   ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.277     ; 2.945      ;
; -3.743 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData       ; mBUS:Bus|outData[11]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.274     ; 2.776      ;
; -3.743 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData       ; mBUS:Bus|outData[9]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.280     ; 2.785      ;
; -3.741 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData       ; mBUS:Bus|outData[12]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.124     ; 2.982      ;
; -3.739 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_6|outQ ; mBUS:Bus|outData[8]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.141     ; 2.339      ;
; -3.724 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_6|outQ ; mBUS:Bus|outData[5]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -1.060     ; 2.548      ;
; -3.718 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData       ; mBUS:Bus|outData[14]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; 0.890      ; 2.955      ;
; -3.687 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData       ; mBUS:Bus|outData[15]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.145     ; 2.904      ;
; -3.685 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData       ; mBUS:Bus|outData[7]_307    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -0.348     ; 3.495      ;
; -3.684 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData       ; mBUS:Bus|outData[14]_468   ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.277     ; 2.865      ;
; -3.661 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData       ; mBUS:Bus|outData[12]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.124     ; 2.902      ;
; -3.660 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData       ; mBUS:Bus|outData[6]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -0.227     ; 3.233      ;
; -3.638 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData       ; mBUS:Bus|outData[14]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; 0.890      ; 2.875      ;
; -3.627 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData       ; mBUS:Bus|outData[15]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.145     ; 2.844      ;
; -3.624 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData       ; mBUS:Bus|outData[14]_468   ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.277     ; 2.805      ;
; -3.609 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_6|outQ ; mBUS:Bus|outData[13]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.138     ; 2.447      ;
; -3.605 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData       ; mBUS:Bus|outData[7]_307    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -0.348     ; 3.415      ;
; -3.601 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData       ; mBUS:Bus|outData[12]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.124     ; 2.842      ;
; -3.580 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData       ; mBUS:Bus|outData[6]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -0.227     ; 3.153      ;
; -3.578 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData       ; mBUS:Bus|outData[14]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; 0.890      ; 2.815      ;
; -3.571 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData       ; mBUS:Bus|outData[15]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.145     ; 2.788      ;
; -3.568 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData       ; mBUS:Bus|outData[14]_468   ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.277     ; 2.749      ;
; -3.560 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData       ; mBUS:Bus|outData[10]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.141     ; 2.617      ;
; -3.545 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData       ; mBUS:Bus|outData[7]_307    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -0.348     ; 3.355      ;
; -3.545 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData       ; mBUS:Bus|outData[12]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.124     ; 2.786      ;
; -3.522 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData       ; mBUS:Bus|outData[14]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; 0.890      ; 2.759      ;
+--------+-----------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData'                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node                    ; Launch Clock                                                                                              ; Latch Clock                                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -7.693 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[14]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 10.507     ; 3.064      ;
; -7.676 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[8]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 10.496     ; 3.070      ;
; -7.673 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[12]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 10.514     ; 3.091      ;
; -7.650 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[15]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 10.493     ; 3.093      ;
; -7.571 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[13]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 10.499     ; 3.178      ;
; -7.569 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[10]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 10.497     ; 3.178      ;
; -7.557 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[14]_468   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 10.361     ; 3.054      ;
; -7.533 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[11]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 10.364     ; 3.081      ;
; -7.518 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[9]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 10.358     ; 3.090      ;
; -7.390 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[14]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 10.204     ; 3.064      ;
; -7.373 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[8]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 10.193     ; 3.070      ;
; -7.370 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[12]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 10.211     ; 3.091      ;
; -7.347 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[15]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 10.190     ; 3.093      ;
; -7.268 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[13]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 10.196     ; 3.178      ;
; -7.266 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[10]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 10.194     ; 3.178      ;
; -7.254 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[14]_468   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 10.058     ; 3.054      ;
; -7.230 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[11]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 10.061     ; 3.081      ;
; -7.215 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[9]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 10.055     ; 3.090      ;
; -7.193 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[14]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 10.507     ; 3.064      ;
; -7.176 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[8]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 10.496     ; 3.070      ;
; -7.173 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[12]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 10.514     ; 3.091      ;
; -7.150 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[15]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 10.493     ; 3.093      ;
; -7.071 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[13]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 10.499     ; 3.178      ;
; -7.069 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[10]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 10.497     ; 3.178      ;
; -7.057 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[14]_468   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 10.361     ; 3.054      ;
; -7.033 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[11]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 10.364     ; 3.081      ;
; -7.018 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[9]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 10.358     ; 3.090      ;
; -6.890 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[14]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 10.204     ; 3.064      ;
; -6.873 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[8]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 10.193     ; 3.070      ;
; -6.870 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[12]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 10.211     ; 3.091      ;
; -6.847 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[15]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 10.190     ; 3.093      ;
; -6.768 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[13]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 10.196     ; 3.178      ;
; -6.766 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[10]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 10.194     ; 3.178      ;
; -6.754 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[14]_468   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 10.058     ; 3.054      ;
; -6.730 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[11]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 10.061     ; 3.081      ;
; -6.715 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[9]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 10.055     ; 3.090      ;
; -5.372 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ ; mBUS:Bus|outData[14]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 8.318      ; 2.946      ;
; -5.355 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ ; mBUS:Bus|outData[8]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 8.307      ; 2.952      ;
; -5.352 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ ; mBUS:Bus|outData[12]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 8.325      ; 2.973      ;
; -5.329 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ ; mBUS:Bus|outData[15]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 8.304      ; 2.975      ;
; -5.250 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ ; mBUS:Bus|outData[13]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 8.310      ; 3.060      ;
; -5.248 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ ; mBUS:Bus|outData[10]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 8.308      ; 3.060      ;
; -5.236 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ ; mBUS:Bus|outData[14]_468   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 8.172      ; 2.936      ;
; -5.212 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ ; mBUS:Bus|outData[11]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 8.175      ; 2.963      ;
; -5.197 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ ; mBUS:Bus|outData[9]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 8.169      ; 2.972      ;
; -5.024 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_4|outData       ; mBUS:Bus|outData[14]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 7.792      ; 2.768      ;
; -5.007 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_4|outData       ; mBUS:Bus|outData[8]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 7.781      ; 2.774      ;
; -5.004 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_4|outData       ; mBUS:Bus|outData[12]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 7.799      ; 2.795      ;
; -4.981 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_4|outData       ; mBUS:Bus|outData[15]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 7.778      ; 2.797      ;
; -4.902 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_4|outData       ; mBUS:Bus|outData[13]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 7.784      ; 2.882      ;
; -4.900 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_4|outData       ; mBUS:Bus|outData[10]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 7.782      ; 2.882      ;
; -4.888 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_4|outData       ; mBUS:Bus|outData[14]_468   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 7.646      ; 2.758      ;
; -4.864 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_4|outData       ; mBUS:Bus|outData[11]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 7.649      ; 2.785      ;
; -4.849 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_4|outData       ; mBUS:Bus|outData[9]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 7.643      ; 2.794      ;
; -4.569 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ ; mBUS:Bus|outData[14]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 8.015      ; 2.946      ;
; -4.552 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ ; mBUS:Bus|outData[8]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 8.004      ; 2.952      ;
; -4.549 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ ; mBUS:Bus|outData[12]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 8.022      ; 2.973      ;
; -4.526 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ ; mBUS:Bus|outData[15]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 8.001      ; 2.975      ;
; -4.471 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_6|outData       ; mBUS:Bus|outData[14]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 7.552      ; 3.081      ;
; -4.454 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_6|outData       ; mBUS:Bus|outData[8]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 7.541      ; 3.087      ;
; -4.451 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_6|outData       ; mBUS:Bus|outData[12]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 7.559      ; 3.108      ;
; -4.447 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ ; mBUS:Bus|outData[13]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 8.007      ; 3.060      ;
; -4.445 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ ; mBUS:Bus|outData[10]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 8.005      ; 3.060      ;
; -4.433 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ ; mBUS:Bus|outData[14]_468   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 7.869      ; 2.936      ;
; -4.428 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_6|outData       ; mBUS:Bus|outData[15]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 7.538      ; 3.110      ;
; -4.409 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ ; mBUS:Bus|outData[11]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 7.872      ; 2.963      ;
; -4.394 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ ; mBUS:Bus|outData[9]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 7.866      ; 2.972      ;
; -4.373 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[5]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 7.402      ; 3.279      ;
; -4.351 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ ; mBUS:Bus|outData[14]$latch ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 7.297      ; 2.946      ;
; -4.349 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_6|outData       ; mBUS:Bus|outData[13]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 7.544      ; 3.195      ;
; -4.347 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_6|outData       ; mBUS:Bus|outData[10]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 7.542      ; 3.195      ;
; -4.335 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_6|outData       ; mBUS:Bus|outData[14]_468   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 7.406      ; 3.071      ;
; -4.334 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ ; mBUS:Bus|outData[8]$latch  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 7.286      ; 2.952      ;
; -4.331 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ ; mBUS:Bus|outData[12]$latch ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 7.304      ; 2.973      ;
; -4.311 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_6|outData       ; mBUS:Bus|outData[11]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 7.409      ; 3.098      ;
; -4.308 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ ; mBUS:Bus|outData[15]$latch ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 7.283      ; 2.975      ;
; -4.296 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_6|outData       ; mBUS:Bus|outData[9]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 7.403      ; 3.107      ;
; -4.229 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ ; mBUS:Bus|outData[13]$latch ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 7.289      ; 3.060      ;
; -4.227 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ ; mBUS:Bus|outData[10]$latch ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 7.287      ; 3.060      ;
; -4.221 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_4|outData       ; mBUS:Bus|outData[14]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 7.489      ; 2.768      ;
; -4.215 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ ; mBUS:Bus|outData[14]_468   ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 7.151      ; 2.936      ;
; -4.204 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_4|outData       ; mBUS:Bus|outData[8]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 7.478      ; 2.774      ;
; -4.201 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_4|outData       ; mBUS:Bus|outData[12]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 7.496      ; 2.795      ;
; -4.191 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ ; mBUS:Bus|outData[11]$latch ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 7.154      ; 2.963      ;
; -4.178 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_4|outData       ; mBUS:Bus|outData[15]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 7.475      ; 2.797      ;
; -4.176 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ ; mBUS:Bus|outData[9]$latch  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 7.148      ; 2.972      ;
; -4.160 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[2]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 7.230      ; 3.320      ;
; -4.123 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[6]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 7.215      ; 3.342      ;
; -4.114 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[7]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 7.232      ; 3.368      ;
; -4.112 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[1]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 7.226      ; 3.364      ;
; -4.110 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[4]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 7.225      ; 3.365      ;
; -4.099 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_4|outData       ; mBUS:Bus|outData[13]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 7.481      ; 2.882      ;
; -4.097 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_4|outData       ; mBUS:Bus|outData[10]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 7.479      ; 2.882      ;
; -4.085 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_4|outData       ; mBUS:Bus|outData[14]_468   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 7.343      ; 2.758      ;
; -4.061 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_4|outData       ; mBUS:Bus|outData[11]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 7.346      ; 2.785      ;
; -4.046 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_4|outData       ; mBUS:Bus|outData[9]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 7.340      ; 2.794      ;
; -4.003 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_4|outData       ; mBUS:Bus|outData[14]$latch ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 6.771      ; 2.768      ;
; -3.987 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[3]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 7.092      ; 3.355      ;
; -3.986 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_4|outData       ; mBUS:Bus|outData[8]$latch  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 6.760      ; 2.774      ;
; -3.983 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_4|outData       ; mBUS:Bus|outData[12]$latch ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 6.778      ; 2.795      ;
+--------+-----------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ'                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node                    ; Launch Clock                                                                                              ; Latch Clock                                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -4.632 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[14]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 7.446      ; 3.064      ;
; -4.615 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[8]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 7.435      ; 3.070      ;
; -4.612 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[12]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 7.453      ; 3.091      ;
; -4.589 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[15]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 7.432      ; 3.093      ;
; -4.510 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[13]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 7.438      ; 3.178      ;
; -4.508 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[10]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 7.436      ; 3.178      ;
; -4.496 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[14]_468   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 7.300      ; 3.054      ;
; -4.472 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[11]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 7.303      ; 3.081      ;
; -4.457 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[9]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 7.297      ; 3.090      ;
; -4.132 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[14]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 7.446      ; 3.064      ;
; -4.115 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[8]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 7.435      ; 3.070      ;
; -4.112 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[12]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 7.453      ; 3.091      ;
; -4.089 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[15]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 7.432      ; 3.093      ;
; -4.010 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[13]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 7.438      ; 3.178      ;
; -4.008 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[10]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 7.436      ; 3.178      ;
; -3.996 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[14]_468   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 7.300      ; 3.054      ;
; -3.972 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[11]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 7.303      ; 3.081      ;
; -3.957 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[9]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 7.297      ; 3.090      ;
; -2.690 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[14]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 5.504      ; 3.064      ;
; -2.673 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[8]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 5.493      ; 3.070      ;
; -2.670 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[12]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 5.511      ; 3.091      ;
; -2.647 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[15]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 5.490      ; 3.093      ;
; -2.568 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[13]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 5.496      ; 3.178      ;
; -2.566 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[10]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 5.494      ; 3.178      ;
; -2.554 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[14]_468   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 5.358      ; 3.054      ;
; -2.530 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[11]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 5.361      ; 3.081      ;
; -2.515 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[9]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 5.355      ; 3.090      ;
; -2.311 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ ; mBUS:Bus|outData[14]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 5.257      ; 2.946      ;
; -2.294 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ ; mBUS:Bus|outData[8]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 5.246      ; 2.952      ;
; -2.291 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ ; mBUS:Bus|outData[12]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 5.264      ; 2.973      ;
; -2.268 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ ; mBUS:Bus|outData[15]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 5.243      ; 2.975      ;
; -2.190 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[14]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 5.504      ; 3.064      ;
; -2.189 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ ; mBUS:Bus|outData[13]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 5.249      ; 3.060      ;
; -2.187 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ ; mBUS:Bus|outData[10]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 5.247      ; 3.060      ;
; -2.175 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ ; mBUS:Bus|outData[14]_468   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 5.111      ; 2.936      ;
; -2.173 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[8]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 5.493      ; 3.070      ;
; -2.170 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[12]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 5.511      ; 3.091      ;
; -2.151 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ ; mBUS:Bus|outData[11]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 5.114      ; 2.963      ;
; -2.147 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[15]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 5.490      ; 3.093      ;
; -2.136 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ ; mBUS:Bus|outData[9]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 5.108      ; 2.972      ;
; -2.068 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[13]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 5.496      ; 3.178      ;
; -2.066 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[10]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 5.494      ; 3.178      ;
; -2.054 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[14]_468   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 5.358      ; 3.054      ;
; -2.030 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[11]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 5.361      ; 3.081      ;
; -2.015 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[9]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 5.355      ; 3.090      ;
; -1.963 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_4|outData       ; mBUS:Bus|outData[14]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 4.731      ; 2.768      ;
; -1.946 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_4|outData       ; mBUS:Bus|outData[8]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 4.720      ; 2.774      ;
; -1.943 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_4|outData       ; mBUS:Bus|outData[12]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 4.738      ; 2.795      ;
; -1.920 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_4|outData       ; mBUS:Bus|outData[15]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 4.717      ; 2.797      ;
; -1.841 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_4|outData       ; mBUS:Bus|outData[13]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 4.723      ; 2.882      ;
; -1.839 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_4|outData       ; mBUS:Bus|outData[10]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 4.721      ; 2.882      ;
; -1.827 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_4|outData       ; mBUS:Bus|outData[14]_468   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 4.585      ; 2.758      ;
; -1.803 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_4|outData       ; mBUS:Bus|outData[11]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 4.588      ; 2.785      ;
; -1.788 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_4|outData       ; mBUS:Bus|outData[9]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 4.582      ; 2.794      ;
; -1.545 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[5]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 4.574      ; 3.279      ;
; -1.410 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_6|outData       ; mBUS:Bus|outData[14]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 4.491      ; 3.081      ;
; -1.393 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_6|outData       ; mBUS:Bus|outData[8]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 4.480      ; 3.087      ;
; -1.390 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_6|outData       ; mBUS:Bus|outData[12]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 4.498      ; 3.108      ;
; -1.367 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_6|outData       ; mBUS:Bus|outData[15]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 4.477      ; 3.110      ;
; -1.332 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[2]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 4.402      ; 3.320      ;
; -1.295 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[6]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 4.387      ; 3.342      ;
; -1.290 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ ; mBUS:Bus|outData[14]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 4.236      ; 2.946      ;
; -1.288 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_6|outData       ; mBUS:Bus|outData[13]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 4.483      ; 3.195      ;
; -1.286 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[7]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 4.404      ; 3.368      ;
; -1.286 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_6|outData       ; mBUS:Bus|outData[10]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 4.481      ; 3.195      ;
; -1.284 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[1]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 4.398      ; 3.364      ;
; -1.282 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[4]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 4.397      ; 3.365      ;
; -1.274 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_6|outData       ; mBUS:Bus|outData[14]_468   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 4.345      ; 3.071      ;
; -1.273 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ ; mBUS:Bus|outData[8]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 4.225      ; 2.952      ;
; -1.270 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ ; mBUS:Bus|outData[12]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 4.243      ; 2.973      ;
; -1.250 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_6|outData       ; mBUS:Bus|outData[11]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 4.348      ; 3.098      ;
; -1.247 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ ; mBUS:Bus|outData[15]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 4.222      ; 2.975      ;
; -1.235 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_6|outData       ; mBUS:Bus|outData[9]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 4.342      ; 3.107      ;
; -1.168 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ ; mBUS:Bus|outData[13]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 4.228      ; 3.060      ;
; -1.166 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ ; mBUS:Bus|outData[10]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 4.226      ; 3.060      ;
; -1.159 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[3]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 4.264      ; 3.355      ;
; -1.154 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ ; mBUS:Bus|outData[14]_468   ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 4.090      ; 2.936      ;
; -1.130 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ ; mBUS:Bus|outData[11]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 4.093      ; 2.963      ;
; -1.115 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ ; mBUS:Bus|outData[9]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 4.087      ; 2.972      ;
; -1.045 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[5]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 4.574      ; 3.279      ;
; -0.942 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_4|outData       ; mBUS:Bus|outData[14]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 3.710      ; 2.768      ;
; -0.925 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_4|outData       ; mBUS:Bus|outData[8]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 3.699      ; 2.774      ;
; -0.922 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_4|outData       ; mBUS:Bus|outData[12]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 3.717      ; 2.795      ;
; -0.912 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[7]_307    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 4.266      ; 3.604      ;
; -0.899 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_4|outData       ; mBUS:Bus|outData[15]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 3.696      ; 2.797      ;
; -0.832 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[2]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 4.402      ; 3.320      ;
; -0.820 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_4|outData       ; mBUS:Bus|outData[13]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 3.702      ; 2.882      ;
; -0.818 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_4|outData       ; mBUS:Bus|outData[10]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 3.700      ; 2.882      ;
; -0.806 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_4|outData       ; mBUS:Bus|outData[14]_468   ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 3.564      ; 2.758      ;
; -0.795 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[6]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 4.387      ; 3.342      ;
; -0.786 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[7]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 4.404      ; 3.368      ;
; -0.784 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[1]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 4.398      ; 3.364      ;
; -0.782 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_4|outData       ; mBUS:Bus|outData[11]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 3.567      ; 2.785      ;
; -0.782 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[4]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 4.397      ; 3.365      ;
; -0.767 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_4|outData       ; mBUS:Bus|outData[9]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 3.561      ; 2.794      ;
; -0.659 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[3]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 4.264      ; 3.355      ;
; -0.500 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_6|outQ ; mBUS:Bus|outData[14]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.833      ; 2.333      ;
; -0.483 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_6|outQ ; mBUS:Bus|outData[8]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.822      ; 2.339      ;
; -0.480 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_6|outQ ; mBUS:Bus|outData[12]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.840      ; 2.360      ;
; -0.457 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_6|outQ ; mBUS:Bus|outData[15]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.819      ; 2.362      ;
+--------+-----------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'inCLK'                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                        ; To Node                                                                                                           ; Launch Clock                                                                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.869 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQB  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 5.631      ; 4.278      ;
; -1.656 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_14|outQB ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 5.630      ; 4.490      ;
; -1.645 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_5|outQB  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 5.631      ; 4.502      ;
; -1.642 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_12|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 5.631      ; 4.505      ;
; -1.642 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_12|outQB ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 5.631      ; 4.505      ;
; -1.637 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_13|outQB ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 5.627      ; 4.506      ;
; -1.636 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_2|outQB  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 5.630      ; 4.510      ;
; -1.609 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_1|outQB  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 5.625      ; 4.532      ;
; -1.590 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQB ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 5.647      ; 4.573      ;
; -1.590 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_16|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 5.647      ; 4.573      ;
; -1.590 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 5.647      ; 4.573      ;
; -1.590 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_16|outQB ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 5.647      ; 4.573      ;
; -1.576 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_10|outQB ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 5.642      ; 4.582      ;
; -1.557 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_9|outQB  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 5.642      ; 4.601      ;
; -1.555 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_7|outQB  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 5.640      ; 4.601      ;
; -1.534 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQB  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 5.642      ; 4.624      ;
; -1.370 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_17|outQB ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 5.632      ; 4.778      ;
; -1.370 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_0|outQB  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 5.632      ; 4.778      ;
; -1.370 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_17|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 5.632      ; 4.778      ;
; -1.370 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_0|outQ   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 5.632      ; 4.778      ;
; -1.369 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQB  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; -0.500       ; 5.631      ; 4.278      ;
; -1.352 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_4|outQB  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 5.629      ; 4.793      ;
; -1.333 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_6|outQB  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 5.634      ; 4.817      ;
; -1.333 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_6|outQ   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 5.634      ; 4.817      ;
; -1.218 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_11|outQB ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 5.631      ; 4.929      ;
; -1.156 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_14|outQB ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; -0.500       ; 5.630      ; 4.490      ;
; -1.145 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_5|outQB  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; -0.500       ; 5.631      ; 4.502      ;
; -1.142 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_12|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; -0.500       ; 5.631      ; 4.505      ;
; -1.142 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_12|outQB ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; -0.500       ; 5.631      ; 4.505      ;
; -1.137 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_13|outQB ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; -0.500       ; 5.627      ; 4.506      ;
; -1.136 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_2|outQB  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; -0.500       ; 5.630      ; 4.510      ;
; -1.109 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_1|outQB  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; -0.500       ; 5.625      ; 4.532      ;
; -1.090 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQB ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; -0.500       ; 5.647      ; 4.573      ;
; -1.090 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_16|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; -0.500       ; 5.647      ; 4.573      ;
; -1.090 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; -0.500       ; 5.647      ; 4.573      ;
; -1.090 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_16|outQB ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; -0.500       ; 5.647      ; 4.573      ;
; -1.076 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_10|outQB ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; -0.500       ; 5.642      ; 4.582      ;
; -1.057 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_9|outQB  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; -0.500       ; 5.642      ; 4.601      ;
; -1.055 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_7|outQB  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; -0.500       ; 5.640      ; 4.601      ;
; -1.034 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQB  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; -0.500       ; 5.642      ; 4.624      ;
; -0.870 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_17|outQB ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; -0.500       ; 5.632      ; 4.778      ;
; -0.870 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_0|outQB  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; -0.500       ; 5.632      ; 4.778      ;
; -0.870 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_17|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; -0.500       ; 5.632      ; 4.778      ;
; -0.870 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_0|outQ   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; -0.500       ; 5.632      ; 4.778      ;
; -0.852 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_4|outQB  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; -0.500       ; 5.629      ; 4.793      ;
; -0.833 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_6|outQB  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; -0.500       ; 5.634      ; 4.817      ;
; -0.833 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_6|outQ   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; -0.500       ; 5.634      ; 4.817      ;
; -0.718 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_11|outQB ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; -0.500       ; 5.631      ; 4.929      ;
; -0.034 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_2|outQ   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 4.028      ; 4.510      ;
; -0.030 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQ   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 3.792      ; 4.278      ;
; -0.020 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_13|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 4.010      ; 4.506      ;
; -0.002 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_1|outQ   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 4.018      ; 4.532      ;
; 0.000  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_14|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 3.974      ; 4.490      ;
; 0.221  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_4|outQ   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 4.056      ; 4.793      ;
; 0.284  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_5|outQ  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQB  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 2.607      ; 3.157      ;
; 0.345  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_7|outQ   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 3.740      ; 4.601      ;
; 0.347  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_11|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 4.156      ; 5.019      ;
; 0.368  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_5|outQ   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 4.045      ; 4.929      ;
; 0.415  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_10|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 3.651      ; 4.582      ;
; 0.466  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_2|outQ   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; -0.500       ; 4.028      ; 4.510      ;
; 0.470  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQ   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; -0.500       ; 3.792      ; 4.278      ;
; 0.480  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_13|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; -0.500       ; 4.010      ; 4.506      ;
; 0.497  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_5|outQ  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_14|outQB ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 2.606      ; 3.369      ;
; 0.498  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_1|outQ   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; -0.500       ; 4.018      ; 4.532      ;
; 0.500  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_14|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; -0.500       ; 3.974      ; 4.490      ;
; 0.508  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_5|outQ  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_5|outQB  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 2.607      ; 3.381      ;
; 0.511  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_5|outQ  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_12|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 2.607      ; 3.384      ;
; 0.511  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_5|outQ  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_12|outQB ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 2.607      ; 3.384      ;
; 0.516  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_5|outQ  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_13|outQB ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 2.603      ; 3.385      ;
; 0.517  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_5|outQ  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_2|outQB  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 2.606      ; 3.389      ;
; 0.541  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_11|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQB  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 2.496      ; 3.303      ;
; 0.544  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_5|outQ  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_1|outQB  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 2.601      ; 3.411      ;
; 0.563  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_5|outQ  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQB ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 2.623      ; 3.452      ;
; 0.563  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_5|outQ  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_16|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 2.623      ; 3.452      ;
; 0.563  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_5|outQ  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 2.623      ; 3.452      ;
; 0.563  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_5|outQ  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_16|outQB ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 2.623      ; 3.452      ;
; 0.577  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_5|outQ  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_10|outQB ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 2.618      ; 3.461      ;
; 0.596  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_5|outQ  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_9|outQB  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 2.618      ; 3.480      ;
; 0.598  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_5|outQ  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_7|outQB  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 2.616      ; 3.480      ;
; 0.619  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_5|outQ  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQB  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 2.618      ; 3.503      ;
; 0.709  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_9|outQ   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 3.376      ; 4.601      ;
; 0.721  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_4|outQ   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; -0.500       ; 4.056      ; 4.793      ;
; 0.754  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_11|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_14|outQB ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 2.495      ; 3.515      ;
; 0.765  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_11|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_5|outQB  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 2.496      ; 3.527      ;
; 0.768  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_11|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_12|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 2.496      ; 3.530      ;
; 0.768  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_11|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_12|outQB ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 2.496      ; 3.530      ;
; 0.773  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_11|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_13|outQB ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 2.492      ; 3.531      ;
; 0.774  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_11|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_2|outQB  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 2.495      ; 3.535      ;
; 0.783  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_5|outQ  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_17|outQB ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 2.608      ; 3.657      ;
; 0.783  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_5|outQ  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_0|outQB  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 2.608      ; 3.657      ;
; 0.783  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_5|outQ  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_17|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 2.608      ; 3.657      ;
; 0.783  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_5|outQ  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_0|outQ   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 2.608      ; 3.657      ;
; 0.795  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_10|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQB  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 3.001      ; 4.062      ;
; 0.801  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_11|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_1|outQB  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 2.490      ; 3.557      ;
; 0.801  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_5|outQ  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_4|outQB  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 2.605      ; 3.672      ;
; 0.820  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_11|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQB ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 2.512      ; 3.598      ;
; 0.820  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_11|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_16|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 2.512      ; 3.598      ;
; 0.820  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_11|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 2.512      ; 3.598      ;
; 0.820  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_11|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_16|outQB ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 2.512      ; 3.598      ;
; 0.820  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_5|outQ  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_6|outQB  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 2.610      ; 3.696      ;
+--------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData'                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                     ; Clock Edge ; Target                                                                                                                             ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; -3.680 ; -3.680       ; 0.000          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; Bus|outData[10]$latch|datab                                                                                                        ;
; -3.680 ; -3.680       ; 0.000          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; Bus|outData[10]$latch|datab                                                                                                        ;
; -3.680 ; -3.680       ; 0.000          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; Bus|outData[11]$latch|datac                                                                                                        ;
; -3.680 ; -3.680       ; 0.000          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; Bus|outData[11]$latch|datac                                                                                                        ;
; -3.680 ; -3.680       ; 0.000          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; Bus|outData[12]$latch|datab                                                                                                        ;
; -3.680 ; -3.680       ; 0.000          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; Bus|outData[12]$latch|datab                                                                                                        ;
; -3.680 ; -3.680       ; 0.000          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; Bus|outData[13]$latch|datab                                                                                                        ;
; -3.680 ; -3.680       ; 0.000          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; Bus|outData[13]$latch|datab                                                                                                        ;
; -3.680 ; -3.680       ; 0.000          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; Bus|outData[14]$latch|datab                                                                                                        ;
; -3.680 ; -3.680       ; 0.000          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; Bus|outData[14]$latch|datab                                                                                                        ;
; -3.680 ; -3.680       ; 0.000          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; Bus|outData[14]_468|datac                                                                                                          ;
; -3.680 ; -3.680       ; 0.000          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; Bus|outData[14]_468|datac                                                                                                          ;
; -3.680 ; -3.680       ; 0.000          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; Bus|outData[15]$latch|datab                                                                                                        ;
; -3.680 ; -3.680       ; 0.000          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; Bus|outData[15]$latch|datab                                                                                                        ;
; -3.680 ; -3.680       ; 0.000          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; Bus|outData[15]~97clkctrl|inclk[0]                                                                                                 ;
; -3.680 ; -3.680       ; 0.000          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; Bus|outData[15]~97clkctrl|inclk[0]                                                                                                 ;
; -3.680 ; -3.680       ; 0.000          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; Bus|outData[15]~97clkctrl|outclk                                                                                                   ;
; -3.680 ; -3.680       ; 0.000          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; Bus|outData[15]~97clkctrl|outclk                                                                                                   ;
; -3.680 ; -3.680       ; 0.000          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; Bus|outData[15]~97|combout                                                                                                         ;
; -3.680 ; -3.680       ; 0.000          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; Bus|outData[15]~97|combout                                                                                                         ;
; -3.680 ; -3.680       ; 0.000          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; Bus|outData[8]$latch|datab                                                                                                         ;
; -3.680 ; -3.680       ; 0.000          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; Bus|outData[8]$latch|datab                                                                                                         ;
; -3.680 ; -3.680       ; 0.000          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; Bus|outData[9]$latch|datac                                                                                                         ;
; -3.680 ; -3.680       ; 0.000          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; Bus|outData[9]$latch|datac                                                                                                         ;
; -3.680 ; -3.680       ; 0.000          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Rise       ; mBUS:Bus|outData[10]$latch                                                                                                         ;
; -3.680 ; -3.680       ; 0.000          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Rise       ; mBUS:Bus|outData[10]$latch                                                                                                         ;
; -3.680 ; -3.680       ; 0.000          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Rise       ; mBUS:Bus|outData[11]$latch                                                                                                         ;
; -3.680 ; -3.680       ; 0.000          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Rise       ; mBUS:Bus|outData[11]$latch                                                                                                         ;
; -3.680 ; -3.680       ; 0.000          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Rise       ; mBUS:Bus|outData[12]$latch                                                                                                         ;
; -3.680 ; -3.680       ; 0.000          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Rise       ; mBUS:Bus|outData[12]$latch                                                                                                         ;
; -3.680 ; -3.680       ; 0.000          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Rise       ; mBUS:Bus|outData[13]$latch                                                                                                         ;
; -3.680 ; -3.680       ; 0.000          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Rise       ; mBUS:Bus|outData[13]$latch                                                                                                         ;
; -3.680 ; -3.680       ; 0.000          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Rise       ; mBUS:Bus|outData[14]$latch                                                                                                         ;
; -3.680 ; -3.680       ; 0.000          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Rise       ; mBUS:Bus|outData[14]$latch                                                                                                         ;
; -3.680 ; -3.680       ; 0.000          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Rise       ; mBUS:Bus|outData[14]_468                                                                                                           ;
; -3.680 ; -3.680       ; 0.000          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Rise       ; mBUS:Bus|outData[14]_468                                                                                                           ;
; -3.680 ; -3.680       ; 0.000          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Rise       ; mBUS:Bus|outData[15]$latch                                                                                                         ;
; -3.680 ; -3.680       ; 0.000          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Rise       ; mBUS:Bus|outData[15]$latch                                                                                                         ;
; -3.680 ; -3.680       ; 0.000          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Rise       ; mBUS:Bus|outData[8]$latch                                                                                                          ;
; -3.680 ; -3.680       ; 0.000          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Rise       ; mBUS:Bus|outData[8]$latch                                                                                                          ;
; -3.680 ; -3.680       ; 0.000          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Rise       ; mBUS:Bus|outData[9]$latch                                                                                                          ;
; -3.680 ; -3.680       ; 0.000          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Rise       ; mBUS:Bus|outData[9]$latch                                                                                                          ;
; -2.645 ; -2.645       ; 0.000          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Rise       ; Bus|outData[10]$latch|datab                                                                                                        ;
; -2.645 ; -2.645       ; 0.000          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Rise       ; Bus|outData[10]$latch|datab                                                                                                        ;
; -2.645 ; -2.645       ; 0.000          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Rise       ; Bus|outData[11]$latch|datac                                                                                                        ;
; -2.645 ; -2.645       ; 0.000          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Rise       ; Bus|outData[11]$latch|datac                                                                                                        ;
; -2.645 ; -2.645       ; 0.000          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Rise       ; Bus|outData[12]$latch|datab                                                                                                        ;
; -2.645 ; -2.645       ; 0.000          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Rise       ; Bus|outData[12]$latch|datab                                                                                                        ;
; -2.645 ; -2.645       ; 0.000          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Rise       ; Bus|outData[13]$latch|datab                                                                                                        ;
; -2.645 ; -2.645       ; 0.000          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Rise       ; Bus|outData[13]$latch|datab                                                                                                        ;
; -2.645 ; -2.645       ; 0.000          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Rise       ; Bus|outData[14]$latch|datab                                                                                                        ;
; -2.645 ; -2.645       ; 0.000          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Rise       ; Bus|outData[14]$latch|datab                                                                                                        ;
; -2.645 ; -2.645       ; 0.000          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Rise       ; Bus|outData[14]_468|datac                                                                                                          ;
; -2.645 ; -2.645       ; 0.000          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Rise       ; Bus|outData[14]_468|datac                                                                                                          ;
; -2.645 ; -2.645       ; 0.000          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Rise       ; Bus|outData[15]$latch|datab                                                                                                        ;
; -2.645 ; -2.645       ; 0.000          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Rise       ; Bus|outData[15]$latch|datab                                                                                                        ;
; -2.645 ; -2.645       ; 0.000          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Rise       ; Bus|outData[15]~97clkctrl|inclk[0]                                                                                                 ;
; -2.645 ; -2.645       ; 0.000          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Rise       ; Bus|outData[15]~97clkctrl|inclk[0]                                                                                                 ;
; -2.645 ; -2.645       ; 0.000          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Rise       ; Bus|outData[15]~97clkctrl|outclk                                                                                                   ;
; -2.645 ; -2.645       ; 0.000          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Rise       ; Bus|outData[15]~97clkctrl|outclk                                                                                                   ;
; -2.645 ; -2.645       ; 0.000          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Rise       ; Bus|outData[15]~97|combout                                                                                                         ;
; -2.645 ; -2.645       ; 0.000          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Rise       ; Bus|outData[15]~97|combout                                                                                                         ;
; -2.645 ; -2.645       ; 0.000          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Rise       ; Bus|outData[8]$latch|datab                                                                                                         ;
; -2.645 ; -2.645       ; 0.000          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Rise       ; Bus|outData[8]$latch|datab                                                                                                         ;
; -2.645 ; -2.645       ; 0.000          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Rise       ; Bus|outData[9]$latch|datac                                                                                                         ;
; -2.645 ; -2.645       ; 0.000          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Rise       ; Bus|outData[9]$latch|datac                                                                                                         ;
; -2.645 ; -2.645       ; 0.000          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; mBUS:Bus|outData[10]$latch                                                                                                         ;
; -2.645 ; -2.645       ; 0.000          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; mBUS:Bus|outData[10]$latch                                                                                                         ;
; -2.645 ; -2.645       ; 0.000          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; mBUS:Bus|outData[11]$latch                                                                                                         ;
; -2.645 ; -2.645       ; 0.000          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; mBUS:Bus|outData[11]$latch                                                                                                         ;
; -2.645 ; -2.645       ; 0.000          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; mBUS:Bus|outData[12]$latch                                                                                                         ;
; -2.645 ; -2.645       ; 0.000          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; mBUS:Bus|outData[12]$latch                                                                                                         ;
; -2.645 ; -2.645       ; 0.000          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; mBUS:Bus|outData[13]$latch                                                                                                         ;
; -2.645 ; -2.645       ; 0.000          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; mBUS:Bus|outData[13]$latch                                                                                                         ;
; -2.645 ; -2.645       ; 0.000          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; mBUS:Bus|outData[14]$latch                                                                                                         ;
; -2.645 ; -2.645       ; 0.000          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; mBUS:Bus|outData[14]$latch                                                                                                         ;
; -2.645 ; -2.645       ; 0.000          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; mBUS:Bus|outData[14]_468                                                                                                           ;
; -2.645 ; -2.645       ; 0.000          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; mBUS:Bus|outData[14]_468                                                                                                           ;
; -2.645 ; -2.645       ; 0.000          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; mBUS:Bus|outData[15]$latch                                                                                                         ;
; -2.645 ; -2.645       ; 0.000          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; mBUS:Bus|outData[15]$latch                                                                                                         ;
; -2.645 ; -2.645       ; 0.000          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; mBUS:Bus|outData[8]$latch                                                                                                          ;
; -2.645 ; -2.645       ; 0.000          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; mBUS:Bus|outData[8]$latch                                                                                                          ;
; -2.645 ; -2.645       ; 0.000          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; mBUS:Bus|outData[9]$latch                                                                                                          ;
; -2.645 ; -2.645       ; 0.000          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; mBUS:Bus|outData[9]$latch                                                                                                          ;
; -2.350 ; -2.350       ; 0.000          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Rise       ; Bus|outData[15]~78|combout                                                                                                         ;
; -2.350 ; -2.350       ; 0.000          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Rise       ; Bus|outData[15]~78|combout                                                                                                         ;
; -2.350 ; -2.350       ; 0.000          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Rise       ; Bus|outData[15]~97|dataa                                                                                                           ;
; -2.350 ; -2.350       ; 0.000          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Rise       ; Bus|outData[15]~97|dataa                                                                                                           ;
; -2.048 ; -2.048       ; 0.000          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; Bus|outData[15]~78|combout                                                                                                         ;
; -2.048 ; -2.048       ; 0.000          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; Bus|outData[15]~78|combout                                                                                                         ;
; -2.048 ; -2.048       ; 0.000          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; Bus|outData[15]~97|dataa                                                                                                           ;
; -2.048 ; -2.048       ; 0.000          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; Bus|outData[15]~97|dataa                                                                                                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Rise       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Rise       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Rise       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Rise       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Rise       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Rise       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Rise       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Rise       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~porta_address_reg3 ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'inCLK'                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; inCLK ; Rise       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; inCLK ; Rise       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; inCLK ; Rise       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; inCLK ; Rise       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; inCLK ; Rise       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; inCLK ; Rise       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; inCLK ; Rise       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; inCLK ; Rise       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; inCLK ; Rise       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; inCLK ; Rise       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; inCLK ; Rise       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; inCLK ; Rise       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; inCLK ; Rise       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; inCLK ; Rise       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; inCLK ; Rise       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; inCLK ; Rise       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_datain_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_datain_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_datain_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_datain_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_datain_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_datain_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_datain_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_datain_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_we_reg       ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_we_reg       ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a7~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a7~portb_memory_reg0  ;
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; inCLK ; Rise       ; inCLK                                                                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; inCLK ; Rise       ; mALU:ALU|outSignFlag                                                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; inCLK ; Rise       ; mALU:ALU|outSignFlag                                                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; inCLK ; Rise       ; mALU:ALU|outZeroFlag                                                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; inCLK ; Rise       ; mALU:ALU|outZeroFlag                                                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; inCLK ; Rise       ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_0|outData                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; inCLK ; Rise       ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_0|outData                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; inCLK ; Rise       ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_1|outData                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; inCLK ; Rise       ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_1|outData                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; inCLK ; Rise       ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_2|outData                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; inCLK ; Rise       ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_2|outData                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; inCLK ; Rise       ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_3|outData                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; inCLK ; Rise       ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_3|outData                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; inCLK ; Rise       ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_4|outData                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; inCLK ; Rise       ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_4|outData                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; inCLK ; Rise       ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_5|outData                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; inCLK ; Rise       ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_5|outData                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; inCLK ; Rise       ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_6|outData                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; inCLK ; Rise       ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_6|outData                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; inCLK ; Rise       ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_7|outData                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; inCLK ; Rise       ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_7|outData                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; inCLK ; Rise       ; mB_Register:B|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; inCLK ; Rise       ; mB_Register:B|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; inCLK ; Rise       ; mB_Register:B|mFlipFlop_D_PosedgeCLK_Enable:Reg_1|outData                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; inCLK ; Rise       ; mB_Register:B|mFlipFlop_D_PosedgeCLK_Enable:Reg_1|outData                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; inCLK ; Rise       ; mB_Register:B|mFlipFlop_D_PosedgeCLK_Enable:Reg_2|outData                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; inCLK ; Rise       ; mB_Register:B|mFlipFlop_D_PosedgeCLK_Enable:Reg_2|outData                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; inCLK ; Rise       ; mB_Register:B|mFlipFlop_D_PosedgeCLK_Enable:Reg_3|outData                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; inCLK ; Rise       ; mB_Register:B|mFlipFlop_D_PosedgeCLK_Enable:Reg_3|outData                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; inCLK ; Rise       ; mB_Register:B|mFlipFlop_D_PosedgeCLK_Enable:Reg_4|outData                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; inCLK ; Rise       ; mB_Register:B|mFlipFlop_D_PosedgeCLK_Enable:Reg_4|outData                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; inCLK ; Rise       ; mB_Register:B|mFlipFlop_D_PosedgeCLK_Enable:Reg_5|outData                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; inCLK ; Rise       ; mB_Register:B|mFlipFlop_D_PosedgeCLK_Enable:Reg_5|outData                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; inCLK ; Rise       ; mB_Register:B|mFlipFlop_D_PosedgeCLK_Enable:Reg_6|outData                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ'                                                                                           ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                                            ; Clock Edge ; Target                                            ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|always0~2|combout                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|always0~2|combout                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Rise       ; Bus|always0~2|datad                               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Rise       ; Bus|always0~2|datad                               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Rise       ; Bus|outData[10]$latch|datab                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[10]$latch|datab                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Rise       ; Bus|outData[10]$latch|datab                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[10]$latch|datab                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Rise       ; Bus|outData[11]$latch|datac                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[11]$latch|datac                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Rise       ; Bus|outData[11]$latch|datac                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[11]$latch|datac                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Rise       ; Bus|outData[12]$latch|datab                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[12]$latch|datab                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Rise       ; Bus|outData[12]$latch|datab                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[12]$latch|datab                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Rise       ; Bus|outData[13]$latch|datab                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[13]$latch|datab                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Rise       ; Bus|outData[13]$latch|datab                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[13]$latch|datab                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Rise       ; Bus|outData[14]$latch|datab                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[14]$latch|datab                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Rise       ; Bus|outData[14]$latch|datab                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[14]$latch|datab                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Rise       ; Bus|outData[14]_468|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[14]_468|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Rise       ; Bus|outData[14]_468|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[14]_468|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Rise       ; Bus|outData[15]$latch|datab                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[15]$latch|datab                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Rise       ; Bus|outData[15]$latch|datab                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[15]$latch|datab                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[15]~78|combout                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[15]~78|combout                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[15]~78|datac                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[15]~78|datac                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Rise       ; Bus|outData[15]~97clkctrl|inclk[0]                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[15]~97clkctrl|inclk[0]                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Rise       ; Bus|outData[15]~97clkctrl|inclk[0]                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[15]~97clkctrl|inclk[0]                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Rise       ; Bus|outData[15]~97clkctrl|outclk                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[15]~97clkctrl|outclk                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Rise       ; Bus|outData[15]~97clkctrl|outclk                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[15]~97clkctrl|outclk                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Rise       ; Bus|outData[15]~97|combout                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[15]~97|combout                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Rise       ; Bus|outData[15]~97|combout                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[15]~97|combout                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[15]~97|dataa                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[15]~97|dataa                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Rise       ; Bus|outData[15]~97|datad                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Rise       ; Bus|outData[15]~97|datad                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[1]$latch|datac                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[1]$latch|datac                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[2]$latch|datac                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[2]$latch|datac                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[3]$latch|datad                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[3]$latch|datad                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[4]$latch|datac                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[4]$latch|datac                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[5]$latch|dataa                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[5]$latch|dataa                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[6]$latch|datac                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[6]$latch|datac                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[7]$latch|datac                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[7]$latch|datac                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[7]_307|datad                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[7]_307|datad                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[7]~68clkctrl|inclk[0]                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[7]~68clkctrl|inclk[0]                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[7]~68clkctrl|outclk                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[7]~68clkctrl|outclk                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[7]~68|combout                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[7]~68|combout                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Rise       ; Bus|outData[7]~68|datad                           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Rise       ; Bus|outData[7]~68|datad                           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Rise       ; Bus|outData[8]$latch|datab                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[8]$latch|datab                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Rise       ; Bus|outData[8]$latch|datab                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[8]$latch|datab                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Rise       ; Bus|outData[9]$latch|datac                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[9]$latch|datac                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Rise       ; Bus|outData[9]$latch|datac                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[9]$latch|datac                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Rise       ; ControllerSequencer|ControlMatrix|oEmdr~2|combout ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Rise       ; ControllerSequencer|ControlMatrix|oEmdr~2|combout ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Rise       ; ControllerSequencer|ControlMatrix|oEmdr~2|datad   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Rise       ; ControllerSequencer|ControlMatrix|oEmdr~2|datad   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Rise       ; ControllerSequencer|ControlMatrix|oEmdr~3|combout ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Rise       ; ControllerSequencer|ControlMatrix|oEmdr~3|combout ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Rise       ; ControllerSequencer|ControlMatrix|oEmdr~3|datad   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Rise       ; ControllerSequencer|ControlMatrix|oEmdr~3|datad   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Rise       ; ControllerSequencer|ControlMatrix|oLpcu~3|combout ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Rise       ; ControllerSequencer|ControlMatrix|oLpcu~3|combout ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Rise       ; ControllerSequencer|ControlMatrix|oLpcu~3|datad   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Rise       ; ControllerSequencer|ControlMatrix|oLpcu~3|datad   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Rise       ; ControllerSequencer|ControlMatrix|oLpcu~4|combout ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Rise       ; ControllerSequencer|ControlMatrix|oLpcu~4|combout ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Rise       ; ControllerSequencer|ControlMatrix|oLpcu~4|datad   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Rise       ; ControllerSequencer|ControlMatrix|oLpcu~4|datad   ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                                                     ;
+------------+-----------------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------+
; Data Port  ; Clock Port                                                                                                ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                           ;
+------------+-----------------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------+
; inData[*]  ; inCLK                                                                                                     ; 1.757 ; 1.757 ; Rise       ; inCLK                                                                                                     ;
;  inData[0] ; inCLK                                                                                                     ; 1.469 ; 1.469 ; Rise       ; inCLK                                                                                                     ;
;  inData[1] ; inCLK                                                                                                     ; 1.326 ; 1.326 ; Rise       ; inCLK                                                                                                     ;
;  inData[2] ; inCLK                                                                                                     ; 1.378 ; 1.378 ; Rise       ; inCLK                                                                                                     ;
;  inData[3] ; inCLK                                                                                                     ; 0.964 ; 0.964 ; Rise       ; inCLK                                                                                                     ;
;  inData[4] ; inCLK                                                                                                     ; 1.410 ; 1.410 ; Rise       ; inCLK                                                                                                     ;
;  inData[5] ; inCLK                                                                                                     ; 1.394 ; 1.394 ; Rise       ; inCLK                                                                                                     ;
;  inData[6] ; inCLK                                                                                                     ; 1.757 ; 1.757 ; Rise       ; inCLK                                                                                                     ;
;  inData[7] ; inCLK                                                                                                     ; 1.161 ; 1.161 ; Rise       ; inCLK                                                                                                     ;
; inData[*]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 2.778 ; 2.778 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ;
;  inData[0] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 2.490 ; 2.490 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ;
;  inData[1] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 2.347 ; 2.347 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ;
;  inData[2] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 2.399 ; 2.399 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ;
;  inData[3] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.985 ; 1.985 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ;
;  inData[4] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 2.431 ; 2.431 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ;
;  inData[5] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 2.415 ; 2.415 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ;
;  inData[6] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 2.778 ; 2.778 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ;
;  inData[7] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 2.182 ; 2.182 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ;
+------------+-----------------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                                                        ;
+------------+-----------------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; Data Port  ; Clock Port                                                                                                ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                           ;
+------------+-----------------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; inData[*]  ; inCLK                                                                                                     ; -0.734 ; -0.734 ; Rise       ; inCLK                                                                                                     ;
;  inData[0] ; inCLK                                                                                                     ; -1.239 ; -1.239 ; Rise       ; inCLK                                                                                                     ;
;  inData[1] ; inCLK                                                                                                     ; -1.096 ; -1.096 ; Rise       ; inCLK                                                                                                     ;
;  inData[2] ; inCLK                                                                                                     ; -1.148 ; -1.148 ; Rise       ; inCLK                                                                                                     ;
;  inData[3] ; inCLK                                                                                                     ; -0.734 ; -0.734 ; Rise       ; inCLK                                                                                                     ;
;  inData[4] ; inCLK                                                                                                     ; -1.180 ; -1.180 ; Rise       ; inCLK                                                                                                     ;
;  inData[5] ; inCLK                                                                                                     ; -1.164 ; -1.164 ; Rise       ; inCLK                                                                                                     ;
;  inData[6] ; inCLK                                                                                                     ; -1.527 ; -1.527 ; Rise       ; inCLK                                                                                                     ;
;  inData[7] ; inCLK                                                                                                     ; -0.931 ; -0.931 ; Rise       ; inCLK                                                                                                     ;
; inData[*]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -1.755 ; -1.755 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ;
;  inData[0] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -2.260 ; -2.260 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ;
;  inData[1] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -2.117 ; -2.117 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ;
;  inData[2] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -2.169 ; -2.169 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ;
;  inData[3] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -1.755 ; -1.755 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ;
;  inData[4] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -2.201 ; -2.201 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ;
;  inData[5] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -2.185 ; -2.185 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ;
;  inData[6] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -2.548 ; -2.548 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ;
;  inData[7] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -1.952 ; -1.952 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ;
+------------+-----------------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                             ;
+--------------+------------------------------------------------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                  ;
+--------------+------------------------------------------------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------------------------------------------------+
; OutReg[*]    ; inCLK                                                                                                            ; 11.080 ; 11.080 ; Rise       ; inCLK                                                                                                            ;
;  OutReg[0]   ; inCLK                                                                                                            ; 9.983  ; 9.983  ; Rise       ; inCLK                                                                                                            ;
;  OutReg[1]   ; inCLK                                                                                                            ; 10.181 ; 10.181 ; Rise       ; inCLK                                                                                                            ;
;  OutReg[2]   ; inCLK                                                                                                            ; 10.369 ; 10.369 ; Rise       ; inCLK                                                                                                            ;
;  OutReg[3]   ; inCLK                                                                                                            ; 11.079 ; 11.079 ; Rise       ; inCLK                                                                                                            ;
;  OutReg[4]   ; inCLK                                                                                                            ; 11.080 ; 11.080 ; Rise       ; inCLK                                                                                                            ;
;  OutReg[5]   ; inCLK                                                                                                            ; 10.484 ; 10.484 ; Rise       ; inCLK                                                                                                            ;
;  OutReg[6]   ; inCLK                                                                                                            ; 10.884 ; 10.884 ; Rise       ; inCLK                                                                                                            ;
;  OutReg[7]   ; inCLK                                                                                                            ; 10.871 ; 10.871 ; Rise       ; inCLK                                                                                                            ;
; Su           ; inCLK                                                                                                            ; 13.226 ; 13.226 ; Rise       ; inCLK                                                                                                            ;
; oAcc[*]      ; inCLK                                                                                                            ; 11.257 ; 11.257 ; Rise       ; inCLK                                                                                                            ;
;  oAcc[0]     ; inCLK                                                                                                            ; 11.013 ; 11.013 ; Rise       ; inCLK                                                                                                            ;
;  oAcc[1]     ; inCLK                                                                                                            ; 10.178 ; 10.178 ; Rise       ; inCLK                                                                                                            ;
;  oAcc[2]     ; inCLK                                                                                                            ; 10.476 ; 10.476 ; Rise       ; inCLK                                                                                                            ;
;  oAcc[3]     ; inCLK                                                                                                            ; 11.257 ; 11.257 ; Rise       ; inCLK                                                                                                            ;
;  oAcc[4]     ; inCLK                                                                                                            ; 10.080 ; 10.080 ; Rise       ; inCLK                                                                                                            ;
;  oAcc[5]     ; inCLK                                                                                                            ; 9.962  ; 9.962  ; Rise       ; inCLK                                                                                                            ;
;  oAcc[6]     ; inCLK                                                                                                            ; 9.869  ; 9.869  ; Rise       ; inCLK                                                                                                            ;
;  oAcc[7]     ; inCLK                                                                                                            ; 10.867 ; 10.867 ; Rise       ; inCLK                                                                                                            ;
; oBReg[*]     ; inCLK                                                                                                            ; 11.263 ; 11.263 ; Rise       ; inCLK                                                                                                            ;
;  oBReg[0]    ; inCLK                                                                                                            ; 11.263 ; 11.263 ; Rise       ; inCLK                                                                                                            ;
;  oBReg[1]    ; inCLK                                                                                                            ; 10.407 ; 10.407 ; Rise       ; inCLK                                                                                                            ;
;  oBReg[2]    ; inCLK                                                                                                            ; 10.614 ; 10.614 ; Rise       ; inCLK                                                                                                            ;
;  oBReg[3]    ; inCLK                                                                                                            ; 10.577 ; 10.577 ; Rise       ; inCLK                                                                                                            ;
;  oBReg[4]    ; inCLK                                                                                                            ; 10.770 ; 10.770 ; Rise       ; inCLK                                                                                                            ;
;  oBReg[5]    ; inCLK                                                                                                            ; 10.353 ; 10.353 ; Rise       ; inCLK                                                                                                            ;
;  oBReg[6]    ; inCLK                                                                                                            ; 10.868 ; 10.868 ; Rise       ; inCLK                                                                                                            ;
;  oBReg[7]    ; inCLK                                                                                                            ; 10.413 ; 10.413 ; Rise       ; inCLK                                                                                                            ;
; oCE          ; inCLK                                                                                                            ; 17.060 ; 17.060 ; Rise       ; inCLK                                                                                                            ;
; oCLK         ; inCLK                                                                                                            ; 13.614 ; 13.614 ; Rise       ; inCLK                                                                                                            ;
; oCLK_RST     ; inCLK                                                                                                            ; 13.962 ; 13.962 ; Rise       ; inCLK                                                                                                            ;
; oCReg[*]     ; inCLK                                                                                                            ; 11.361 ; 11.361 ; Rise       ; inCLK                                                                                                            ;
;  oCReg[0]    ; inCLK                                                                                                            ; 10.841 ; 10.841 ; Rise       ; inCLK                                                                                                            ;
;  oCReg[1]    ; inCLK                                                                                                            ; 10.644 ; 10.644 ; Rise       ; inCLK                                                                                                            ;
;  oCReg[2]    ; inCLK                                                                                                            ; 11.361 ; 11.361 ; Rise       ; inCLK                                                                                                            ;
;  oCReg[3]    ; inCLK                                                                                                            ; 11.224 ; 11.224 ; Rise       ; inCLK                                                                                                            ;
;  oCReg[4]    ; inCLK                                                                                                            ; 11.306 ; 11.306 ; Rise       ; inCLK                                                                                                            ;
;  oCReg[5]    ; inCLK                                                                                                            ; 10.864 ; 10.864 ; Rise       ; inCLK                                                                                                            ;
;  oCReg[6]    ; inCLK                                                                                                            ; 10.874 ; 10.874 ; Rise       ; inCLK                                                                                                            ;
;  oCReg[7]    ; inCLK                                                                                                            ; 11.094 ; 11.094 ; Rise       ; inCLK                                                                                                            ;
; oCp          ; inCLK                                                                                                            ; 14.365 ; 14.365 ; Rise       ; inCLK                                                                                                            ;
; oEa          ; inCLK                                                                                                            ; 13.270 ; 13.270 ; Rise       ; inCLK                                                                                                            ;
; oEb          ; inCLK                                                                                                            ; 13.326 ; 13.326 ; Rise       ; inCLK                                                                                                            ;
; oEc          ; inCLK                                                                                                            ; 12.616 ; 12.616 ; Rise       ; inCLK                                                                                                            ;
; oEi          ; inCLK                                                                                                            ; 12.590 ; 12.590 ; Rise       ; inCLK                                                                                                            ;
; oEmdr        ; inCLK                                                                                                            ; 15.280 ; 15.280 ; Rise       ; inCLK                                                                                                            ;
; oEp          ; inCLK                                                                                                            ; 14.019 ; 14.019 ; Rise       ; inCLK                                                                                                            ;
; oEpcl        ; inCLK                                                                                                            ; 12.696 ; 12.696 ; Rise       ; inCLK                                                                                                            ;
; oEpcu        ; inCLK                                                                                                            ; 13.107 ; 13.107 ; Rise       ; inCLK                                                                                                            ;
; oEtmp        ; inCLK                                                                                                            ; 13.801 ; 13.801 ; Rise       ; inCLK                                                                                                            ;
; oEu          ; inCLK                                                                                                            ; 13.290 ; 13.290 ; Rise       ; inCLK                                                                                                            ;
; oFlag[*]     ; inCLK                                                                                                            ; 10.157 ; 10.157 ; Rise       ; inCLK                                                                                                            ;
;  oFlag[0]    ; inCLK                                                                                                            ; 8.662  ; 8.662  ; Rise       ; inCLK                                                                                                            ;
;  oFlag[1]    ; inCLK                                                                                                            ; 10.157 ; 10.157 ; Rise       ; inCLK                                                                                                            ;
; oHLT         ; inCLK                                                                                                            ; 13.361 ; 13.361 ; Rise       ; inCLK                                                                                                            ;
; oInst[*]     ; inCLK                                                                                                            ; 11.320 ; 11.320 ; Rise       ; inCLK                                                                                                            ;
;  oInst[1]    ; inCLK                                                                                                            ; 10.648 ; 10.648 ; Rise       ; inCLK                                                                                                            ;
;  oInst[2]    ; inCLK                                                                                                            ; 11.169 ; 11.169 ; Rise       ; inCLK                                                                                                            ;
;  oInst[3]    ; inCLK                                                                                                            ; 11.085 ; 11.085 ; Rise       ; inCLK                                                                                                            ;
;  oInst[4]    ; inCLK                                                                                                            ; 8.411  ; 8.411  ; Rise       ; inCLK                                                                                                            ;
;  oInst[5]    ; inCLK                                                                                                            ; 10.322 ; 10.322 ; Rise       ; inCLK                                                                                                            ;
;  oInst[6]    ; inCLK                                                                                                            ; 8.804  ; 8.804  ; Rise       ; inCLK                                                                                                            ;
;  oInst[7]    ; inCLK                                                                                                            ; 11.320 ; 11.320 ; Rise       ; inCLK                                                                                                            ;
; oL1          ; inCLK                                                                                                            ; 12.773 ; 12.773 ; Rise       ; inCLK                                                                                                            ;
; oL2          ; inCLK                                                                                                            ; 12.682 ; 12.682 ; Rise       ; inCLK                                                                                                            ;
; oLa          ; inCLK                                                                                                            ; 14.437 ; 14.437 ; Rise       ; inCLK                                                                                                            ;
; oLb          ; inCLK                                                                                                            ; 12.877 ; 12.877 ; Rise       ; inCLK                                                                                                            ;
; oLc          ; inCLK                                                                                                            ; 12.421 ; 12.421 ; Rise       ; inCLK                                                                                                            ;
; oLi          ; inCLK                                                                                                            ; 9.197  ; 9.197  ; Rise       ; inCLK                                                                                                            ;
; oLmar        ; inCLK                                                                                                            ; 15.389 ; 15.389 ; Rise       ; inCLK                                                                                                            ;
; oLmarc       ; inCLK                                                                                                            ; 12.998 ; 12.998 ; Rise       ; inCLK                                                                                                            ;
; oLmdr        ; inCLK                                                                                                            ; 14.580 ; 14.580 ; Rise       ; inCLK                                                                                                            ;
; oLo          ; inCLK                                                                                                            ; 12.646 ; 12.646 ; Rise       ; inCLK                                                                                                            ;
; oLpcl        ; inCLK                                                                                                            ; 14.766 ; 14.766 ; Rise       ; inCLK                                                                                                            ;
; oLpcu        ; inCLK                                                                                                            ; 13.234 ; 13.234 ; Rise       ; inCLK                                                                                                            ;
; oLtmp        ; inCLK                                                                                                            ; 14.519 ; 14.519 ; Rise       ; inCLK                                                                                                            ;
; oMARout[*]   ; inCLK                                                                                                            ; 11.270 ; 11.270 ; Rise       ; inCLK                                                                                                            ;
;  oMARout[0]  ; inCLK                                                                                                            ; 10.907 ; 10.907 ; Rise       ; inCLK                                                                                                            ;
;  oMARout[1]  ; inCLK                                                                                                            ; 11.270 ; 11.270 ; Rise       ; inCLK                                                                                                            ;
;  oMARout[2]  ; inCLK                                                                                                            ; 11.027 ; 11.027 ; Rise       ; inCLK                                                                                                            ;
;  oMARout[3]  ; inCLK                                                                                                            ; 11.079 ; 11.079 ; Rise       ; inCLK                                                                                                            ;
;  oMARout[4]  ; inCLK                                                                                                            ; 9.686  ; 9.686  ; Rise       ; inCLK                                                                                                            ;
;  oMARout[5]  ; inCLK                                                                                                            ; 10.902 ; 10.902 ; Rise       ; inCLK                                                                                                            ;
;  oMARout[6]  ; inCLK                                                                                                            ; 10.903 ; 10.903 ; Rise       ; inCLK                                                                                                            ;
;  oMARout[7]  ; inCLK                                                                                                            ; 10.257 ; 10.257 ; Rise       ; inCLK                                                                                                            ;
;  oMARout[8]  ; inCLK                                                                                                            ; 10.761 ; 10.761 ; Rise       ; inCLK                                                                                                            ;
;  oMARout[9]  ; inCLK                                                                                                            ; 10.327 ; 10.327 ; Rise       ; inCLK                                                                                                            ;
;  oMARout[10] ; inCLK                                                                                                            ; 10.326 ; 10.326 ; Rise       ; inCLK                                                                                                            ;
;  oMARout[11] ; inCLK                                                                                                            ; 10.738 ; 10.738 ; Rise       ; inCLK                                                                                                            ;
;  oMARout[12] ; inCLK                                                                                                            ; 10.508 ; 10.508 ; Rise       ; inCLK                                                                                                            ;
;  oMARout[13] ; inCLK                                                                                                            ; 10.350 ; 10.350 ; Rise       ; inCLK                                                                                                            ;
;  oMARout[14] ; inCLK                                                                                                            ; 10.106 ; 10.106 ; Rise       ; inCLK                                                                                                            ;
;  oMARout[15] ; inCLK                                                                                                            ; 10.766 ; 10.766 ; Rise       ; inCLK                                                                                                            ;
; oMDRout[*]   ; inCLK                                                                                                            ; 10.580 ; 10.580 ; Rise       ; inCLK                                                                                                            ;
;  oMDRout[0]  ; inCLK                                                                                                            ; 10.580 ; 10.580 ; Rise       ; inCLK                                                                                                            ;
;  oMDRout[1]  ; inCLK                                                                                                            ; 9.943  ; 9.943  ; Rise       ; inCLK                                                                                                            ;
;  oMDRout[2]  ; inCLK                                                                                                            ; 10.275 ; 10.275 ; Rise       ; inCLK                                                                                                            ;
;  oMDRout[3]  ; inCLK                                                                                                            ; 10.035 ; 10.035 ; Rise       ; inCLK                                                                                                            ;
;  oMDRout[4]  ; inCLK                                                                                                            ; 10.040 ; 10.040 ; Rise       ; inCLK                                                                                                            ;
;  oMDRout[5]  ; inCLK                                                                                                            ; 9.754  ; 9.754  ; Rise       ; inCLK                                                                                                            ;
;  oMDRout[6]  ; inCLK                                                                                                            ; 10.164 ; 10.164 ; Rise       ; inCLK                                                                                                            ;
;  oMDRout[7]  ; inCLK                                                                                                            ; 10.071 ; 10.071 ; Rise       ; inCLK                                                                                                            ;
; oPC[*]       ; inCLK                                                                                                            ; 11.441 ; 11.441 ; Rise       ; inCLK                                                                                                            ;
;  oPC[0]      ; inCLK                                                                                                            ; 10.012 ; 10.012 ; Rise       ; inCLK                                                                                                            ;
;  oPC[1]      ; inCLK                                                                                                            ; 10.174 ; 10.174 ; Rise       ; inCLK                                                                                                            ;
;  oPC[2]      ; inCLK                                                                                                            ; 10.821 ; 10.821 ; Rise       ; inCLK                                                                                                            ;
;  oPC[3]      ; inCLK                                                                                                            ; 10.449 ; 10.449 ; Rise       ; inCLK                                                                                                            ;
;  oPC[4]      ; inCLK                                                                                                            ; 10.306 ; 10.306 ; Rise       ; inCLK                                                                                                            ;
;  oPC[5]      ; inCLK                                                                                                            ; 10.363 ; 10.363 ; Rise       ; inCLK                                                                                                            ;
;  oPC[6]      ; inCLK                                                                                                            ; 11.272 ; 11.272 ; Rise       ; inCLK                                                                                                            ;
;  oPC[7]      ; inCLK                                                                                                            ; 10.594 ; 10.594 ; Rise       ; inCLK                                                                                                            ;
;  oPC[8]      ; inCLK                                                                                                            ; 10.259 ; 10.259 ; Rise       ; inCLK                                                                                                            ;
;  oPC[9]      ; inCLK                                                                                                            ; 10.531 ; 10.531 ; Rise       ; inCLK                                                                                                            ;
;  oPC[10]     ; inCLK                                                                                                            ; 10.820 ; 10.820 ; Rise       ; inCLK                                                                                                            ;
;  oPC[11]     ; inCLK                                                                                                            ; 10.568 ; 10.568 ; Rise       ; inCLK                                                                                                            ;
;  oPC[12]     ; inCLK                                                                                                            ; 10.483 ; 10.483 ; Rise       ; inCLK                                                                                                            ;
;  oPC[13]     ; inCLK                                                                                                            ; 10.236 ; 10.236 ; Rise       ; inCLK                                                                                                            ;
;  oPC[14]     ; inCLK                                                                                                            ; 11.441 ; 11.441 ; Rise       ; inCLK                                                                                                            ;
;  oPC[15]     ; inCLK                                                                                                            ; 10.844 ; 10.844 ; Rise       ; inCLK                                                                                                            ;
; oRDWR        ; inCLK                                                                                                            ; 12.360 ; 12.360 ; Rise       ; inCLK                                                                                                            ;
; oRST         ; inCLK                                                                                                            ; 13.985 ; 13.985 ; Rise       ; inCLK                                                                                                            ;
; oTMPREG[*]   ; inCLK                                                                                                            ; 11.249 ; 11.249 ; Rise       ; inCLK                                                                                                            ;
;  oTMPREG[0]  ; inCLK                                                                                                            ; 11.249 ; 11.249 ; Rise       ; inCLK                                                                                                            ;
;  oTMPREG[1]  ; inCLK                                                                                                            ; 10.667 ; 10.667 ; Rise       ; inCLK                                                                                                            ;
;  oTMPREG[2]  ; inCLK                                                                                                            ; 10.838 ; 10.838 ; Rise       ; inCLK                                                                                                            ;
;  oTMPREG[3]  ; inCLK                                                                                                            ; 10.818 ; 10.818 ; Rise       ; inCLK                                                                                                            ;
;  oTMPREG[4]  ; inCLK                                                                                                            ; 10.419 ; 10.419 ; Rise       ; inCLK                                                                                                            ;
;  oTMPREG[5]  ; inCLK                                                                                                            ; 10.160 ; 10.160 ; Rise       ; inCLK                                                                                                            ;
;  oTMPREG[6]  ; inCLK                                                                                                            ; 10.163 ; 10.163 ; Rise       ; inCLK                                                                                                            ;
;  oTMPREG[7]  ; inCLK                                                                                                            ; 10.901 ; 10.901 ; Rise       ; inCLK                                                                                                            ;
; oTstate[*]   ; inCLK                                                                                                            ; 10.436 ; 10.436 ; Rise       ; inCLK                                                                                                            ;
;  oTstate[0]  ; inCLK                                                                                                            ; 9.429  ; 9.429  ; Rise       ; inCLK                                                                                                            ;
;  oTstate[1]  ; inCLK                                                                                                            ; 9.755  ; 9.755  ; Rise       ; inCLK                                                                                                            ;
;  oTstate[2]  ; inCLK                                                                                                            ; 9.197  ; 9.197  ; Rise       ; inCLK                                                                                                            ;
;  oTstate[3]  ; inCLK                                                                                                            ; 7.496  ; 7.496  ; Rise       ; inCLK                                                                                                            ;
;  oTstate[4]  ; inCLK                                                                                                            ; 8.414  ; 8.414  ; Rise       ; inCLK                                                                                                            ;
;  oTstate[5]  ; inCLK                                                                                                            ; 8.878  ; 8.878  ; Rise       ; inCLK                                                                                                            ;
;  oTstate[6]  ; inCLK                                                                                                            ; 10.436 ; 10.436 ; Rise       ; inCLK                                                                                                            ;
;  oTstate[7]  ; inCLK                                                                                                            ; 8.417  ; 8.417  ; Rise       ; inCLK                                                                                                            ;
;  oTstate[8]  ; inCLK                                                                                                            ; 8.129  ; 8.129  ; Rise       ; inCLK                                                                                                            ;
;  oTstate[9]  ; inCLK                                                                                                            ; 7.482  ; 7.482  ; Rise       ; inCLK                                                                                                            ;
;  oTstate[10] ; inCLK                                                                                                            ; 8.529  ; 8.529  ; Rise       ; inCLK                                                                                                            ;
;  oTstate[11] ; inCLK                                                                                                            ; 8.242  ; 8.242  ; Rise       ; inCLK                                                                                                            ;
;  oTstate[12] ; inCLK                                                                                                            ; 9.996  ; 9.996  ; Rise       ; inCLK                                                                                                            ;
;  oTstate[13] ; inCLK                                                                                                            ; 8.094  ; 8.094  ; Rise       ; inCLK                                                                                                            ;
;  oTstate[14] ; inCLK                                                                                                            ; 8.891  ; 8.891  ; Rise       ; inCLK                                                                                                            ;
;  oTstate[16] ; inCLK                                                                                                            ; 9.875  ; 9.875  ; Rise       ; inCLK                                                                                                            ;
;  oTstate[17] ; inCLK                                                                                                            ; 10.198 ; 10.198 ; Rise       ; inCLK                                                                                                            ;
; oWbus[*]     ; inCLK                                                                                                            ; 18.897 ; 18.897 ; Rise       ; inCLK                                                                                                            ;
;  oWbus[0]    ; inCLK                                                                                                            ; 18.897 ; 18.897 ; Rise       ; inCLK                                                                                                            ;
; oCLK         ; inCLK                                                                                                            ; 7.016  ; 7.016  ; Fall       ; inCLK                                                                                                            ;
; oMemory[*]   ; inCLK                                                                                                            ; 10.406 ; 10.406 ; Fall       ; inCLK                                                                                                            ;
;  oMemory[0]  ; inCLK                                                                                                            ; 10.192 ; 10.192 ; Fall       ; inCLK                                                                                                            ;
;  oMemory[1]  ; inCLK                                                                                                            ; 10.050 ; 10.050 ; Fall       ; inCLK                                                                                                            ;
;  oMemory[2]  ; inCLK                                                                                                            ; 10.118 ; 10.118 ; Fall       ; inCLK                                                                                                            ;
;  oMemory[3]  ; inCLK                                                                                                            ; 10.176 ; 10.176 ; Fall       ; inCLK                                                                                                            ;
;  oMemory[4]  ; inCLK                                                                                                            ; 10.070 ; 10.070 ; Fall       ; inCLK                                                                                                            ;
;  oMemory[5]  ; inCLK                                                                                                            ; 10.074 ; 10.074 ; Fall       ; inCLK                                                                                                            ;
;  oMemory[6]  ; inCLK                                                                                                            ; 10.406 ; 10.406 ; Fall       ; inCLK                                                                                                            ;
;  oMemory[7]  ; inCLK                                                                                                            ; 10.100 ; 10.100 ; Fall       ; inCLK                                                                                                            ;
; oEmdr        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 6.721  ;        ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
; oLpcu        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 5.608  ;        ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
; oTstate[*]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 4.899  ;        ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oTstate[15] ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 4.899  ;        ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
; oWbus[*]     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 11.963 ; 11.963 ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[0]    ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 10.717 ; 10.717 ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[1]    ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 8.753  ; 8.753  ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[2]    ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 8.693  ; 8.693  ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[3]    ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 8.421  ; 8.421  ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[4]    ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 8.855  ; 8.855  ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[5]    ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 9.283  ; 9.283  ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[6]    ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 8.160  ; 8.160  ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[7]    ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 9.092  ; 9.092  ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[8]    ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 11.236 ; 11.236 ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[9]    ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 11.489 ; 11.489 ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[10]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 11.553 ; 11.553 ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[11]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 11.297 ; 11.297 ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[12]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 11.622 ; 11.622 ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[13]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 11.926 ; 11.926 ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[14]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 11.963 ; 11.963 ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[15]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 11.123 ; 11.123 ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
; oEmdr        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;        ; 6.721  ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
; oLpcu        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;        ; 5.608  ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
; oTstate[*]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;        ; 4.899  ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oTstate[15] ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;        ; 4.899  ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
; oWbus[*]     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 10.717 ; 10.717 ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[0]    ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 10.717 ; 10.717 ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[8]    ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 9.294  ; 9.294  ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[9]    ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 9.547  ; 9.547  ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[10]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 9.611  ; 9.611  ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[11]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 9.355  ; 9.355  ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[12]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 9.680  ; 9.680  ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[13]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 9.984  ; 9.984  ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[14]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 10.021 ; 10.021 ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[15]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 9.181  ; 9.181  ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
; OutReg[*]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.059 ; 10.059 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  OutReg[0]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 8.962  ; 8.962  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  OutReg[1]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.160  ; 9.160  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  OutReg[2]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.348  ; 9.348  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  OutReg[3]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.058 ; 10.058 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  OutReg[4]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.059 ; 10.059 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  OutReg[5]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.463  ; 9.463  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  OutReg[6]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.863  ; 9.863  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  OutReg[7]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.850  ; 9.850  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; Su           ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 12.205 ; 12.205 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oAcc[*]      ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.236 ; 10.236 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oAcc[0]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.992  ; 9.992  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oAcc[1]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.157  ; 9.157  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oAcc[2]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.455  ; 9.455  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oAcc[3]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.236 ; 10.236 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oAcc[4]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.059  ; 9.059  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oAcc[5]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 8.941  ; 8.941  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oAcc[6]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 8.848  ; 8.848  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oAcc[7]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.846  ; 9.846  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oBReg[*]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.242 ; 10.242 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oBReg[0]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.242 ; 10.242 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oBReg[1]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.386  ; 9.386  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oBReg[2]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.593  ; 9.593  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oBReg[3]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.556  ; 9.556  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oBReg[4]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.749  ; 9.749  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oBReg[5]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.332  ; 9.332  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oBReg[6]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.847  ; 9.847  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oBReg[7]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.392  ; 9.392  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oCE          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 16.039 ; 16.039 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oCLK         ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 12.593 ; 12.593 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oCLK_RST     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 12.941 ; 12.941 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oCReg[*]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.340 ; 10.340 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oCReg[0]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.820  ; 9.820  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oCReg[1]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.623  ; 9.623  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oCReg[2]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.340 ; 10.340 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oCReg[3]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.203 ; 10.203 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oCReg[4]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.285 ; 10.285 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oCReg[5]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.843  ; 9.843  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oCReg[6]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.853  ; 9.853  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oCReg[7]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.073 ; 10.073 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oCp          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 13.344 ; 13.344 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEa          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 12.249 ; 12.249 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEb          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 12.305 ; 12.305 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEc          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 11.595 ; 11.595 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEi          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 11.569 ; 11.569 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEmdr        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 14.259 ; 14.259 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEp          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 12.998 ; 12.998 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEpcl        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 11.675 ; 11.675 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEpcu        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 12.086 ; 12.086 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEtmp        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 12.780 ; 12.780 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEu          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 12.269 ; 12.269 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oFlag[*]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.136  ; 9.136  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oFlag[0]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.641  ; 7.641  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oFlag[1]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.136  ; 9.136  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oHLT         ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 12.340 ; 12.340 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oInst[*]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.299 ; 10.299 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oInst[0]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.413  ;        ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oInst[1]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.627  ; 9.627  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oInst[2]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.148 ; 10.148 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oInst[3]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.064 ; 10.064 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oInst[4]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.390  ; 7.390  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oInst[5]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.301  ; 9.301  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oInst[6]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.783  ; 7.783  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oInst[7]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.299 ; 10.299 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oL1          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 11.752 ; 11.752 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oL2          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 11.661 ; 11.661 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLa          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 13.416 ; 13.416 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLb          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 11.856 ; 11.856 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLc          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 11.400 ; 11.400 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLi          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 8.176  ; 8.176  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLmar        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 14.368 ; 14.368 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLmarc       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 11.977 ; 11.977 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLmdr        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 13.559 ; 13.559 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLo          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 11.625 ; 11.625 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLpcl        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 13.745 ; 13.745 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLpcu        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 12.213 ; 12.213 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLtmp        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 13.498 ; 13.498 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oMARout[*]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.249 ; 10.249 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[0]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.886  ; 9.886  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[1]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.249 ; 10.249 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[2]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.006 ; 10.006 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[3]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.058 ; 10.058 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[4]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 8.665  ; 8.665  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[5]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.881  ; 9.881  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[6]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.882  ; 9.882  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[7]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.236  ; 9.236  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[8]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.740  ; 9.740  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[9]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.306  ; 9.306  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[10] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.305  ; 9.305  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[11] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.717  ; 9.717  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[12] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.487  ; 9.487  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[13] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.329  ; 9.329  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[14] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.085  ; 9.085  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[15] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.745  ; 9.745  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oMDRout[*]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.559  ; 9.559  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMDRout[0]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.559  ; 9.559  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMDRout[1]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 8.922  ; 8.922  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMDRout[2]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.254  ; 9.254  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMDRout[3]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.014  ; 9.014  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMDRout[4]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.019  ; 9.019  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMDRout[5]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 8.733  ; 8.733  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMDRout[6]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.143  ; 9.143  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMDRout[7]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.050  ; 9.050  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oPC[*]       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.420 ; 10.420 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[0]      ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 8.991  ; 8.991  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[1]      ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.153  ; 9.153  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[2]      ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.800  ; 9.800  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[3]      ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.428  ; 9.428  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[4]      ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.285  ; 9.285  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[5]      ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.342  ; 9.342  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[6]      ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.251 ; 10.251 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[7]      ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.573  ; 9.573  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[8]      ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.238  ; 9.238  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[9]      ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.510  ; 9.510  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[10]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.799  ; 9.799  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[11]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.547  ; 9.547  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[12]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.462  ; 9.462  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[13]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.215  ; 9.215  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[14]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.420 ; 10.420 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[15]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.823  ; 9.823  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oRDWR        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 11.339 ; 11.339 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oRST         ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 12.964 ; 12.964 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oTMPREG[*]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.228 ; 10.228 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTMPREG[0]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.228 ; 10.228 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTMPREG[1]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.646  ; 9.646  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTMPREG[2]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.817  ; 9.817  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTMPREG[3]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.797  ; 9.797  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTMPREG[4]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.398  ; 9.398  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTMPREG[5]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.139  ; 9.139  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTMPREG[6]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.142  ; 9.142  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTMPREG[7]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.880  ; 9.880  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oTstate[*]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.415  ; 9.415  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[0]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 8.408  ; 8.408  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[1]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 8.734  ; 8.734  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[2]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 8.176  ; 8.176  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[3]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 6.475  ; 6.475  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[4]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.393  ; 7.393  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[5]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.857  ; 7.857  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[6]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.415  ; 9.415  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[7]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.396  ; 7.396  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[8]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.108  ; 7.108  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[9]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 6.461  ; 6.461  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[10] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.508  ; 7.508  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[11] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.221  ; 7.221  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[12] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 8.975  ; 8.975  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[13] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.073  ; 7.073  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[14] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.870  ; 7.870  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[16] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 8.854  ; 8.854  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[17] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.177  ; 9.177  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oWbus[*]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 17.876 ; 17.876 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[0]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 17.876 ; 17.876 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[1]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 11.581 ; 11.581 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[2]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 11.521 ; 11.521 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[3]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 11.249 ; 11.249 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[4]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 11.683 ; 11.683 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[5]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 12.111 ; 12.111 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[6]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.988 ; 10.988 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[7]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 11.920 ; 11.920 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[8]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 14.297 ; 14.297 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[9]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 14.550 ; 14.550 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[10]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 14.614 ; 14.614 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[11]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 14.358 ; 14.358 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[12]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 14.683 ; 14.683 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[13]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 14.987 ; 14.987 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[14]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 15.024 ; 15.024 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[15]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 14.184 ; 14.184 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; Su           ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.496  ; 7.376  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oCE          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.991 ; 10.250 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oCLK         ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;        ; 5.995  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oCLK_RST     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 6.457  ;        ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oCp          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 8.197  ; 9.013  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEa          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 6.794  ; 7.420  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEb          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.056  ;        ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEc          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;        ; 5.507  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEi          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;        ; 6.245  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEmdr        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.270  ; 9.782  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEp          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.797  ; 8.667  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEpcl        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;        ; 7.064  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEpcu        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;        ; 7.475  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEtmp        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.686  ; 8.187  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEu          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;        ; 7.440  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oHLT         ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.769  ;        ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oInst[*]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;        ; 4.413  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oInst[0]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;        ; 4.413  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oL1          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;        ; 7.141  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oL2          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;        ; 7.050  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLa          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 8.019  ; 8.313  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLb          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;        ; 7.486  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLc          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;        ; 6.443  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLmar        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.320  ; 9.782  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLmarc       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 6.992  ;        ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLmdr        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 8.511  ; 8.850  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLo          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;        ; 6.356  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLpcl        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 8.596  ; 9.414  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLpcu        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 6.817  ; 7.635  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLtmp        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 8.404  ; 8.905  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oMemory[*]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.385  ; 9.385  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[0]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.171  ; 9.171  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[1]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.029  ; 9.029  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[2]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.097  ; 9.097  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[3]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.155  ; 9.155  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[4]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.049  ; 9.049  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[5]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.053  ; 9.053  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[6]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.385  ; 9.385  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[7]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.079  ; 9.079  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oRDWR        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 6.088  ; 6.693  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oRST         ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 8.306  ; 7.916  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oWbus[*]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 15.316 ; 15.316 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[0]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 15.316 ; 15.316 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[1]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.763 ; 10.763 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[2]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.703 ; 10.703 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[3]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.431 ; 10.431 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[4]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.865 ; 10.865 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[5]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 11.293 ; 11.293 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[6]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.170 ; 10.170 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[7]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 11.102 ; 11.102 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[8]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 13.994 ; 13.994 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[9]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 14.247 ; 14.247 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[10]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 14.311 ; 14.311 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[11]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 14.055 ; 14.055 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[12]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 14.380 ; 14.380 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[13]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 14.684 ; 14.684 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[14]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 14.721 ; 14.721 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[15]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 13.881 ; 13.881 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
+--------------+------------------------------------------------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                     ;
+--------------+------------------------------------------------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                  ;
+--------------+------------------------------------------------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------------------------------------------------+
; OutReg[*]    ; inCLK                                                                                                            ; 9.983  ; 9.983  ; Rise       ; inCLK                                                                                                            ;
;  OutReg[0]   ; inCLK                                                                                                            ; 9.983  ; 9.983  ; Rise       ; inCLK                                                                                                            ;
;  OutReg[1]   ; inCLK                                                                                                            ; 10.181 ; 10.181 ; Rise       ; inCLK                                                                                                            ;
;  OutReg[2]   ; inCLK                                                                                                            ; 10.369 ; 10.369 ; Rise       ; inCLK                                                                                                            ;
;  OutReg[3]   ; inCLK                                                                                                            ; 11.079 ; 11.079 ; Rise       ; inCLK                                                                                                            ;
;  OutReg[4]   ; inCLK                                                                                                            ; 11.080 ; 11.080 ; Rise       ; inCLK                                                                                                            ;
;  OutReg[5]   ; inCLK                                                                                                            ; 10.484 ; 10.484 ; Rise       ; inCLK                                                                                                            ;
;  OutReg[6]   ; inCLK                                                                                                            ; 10.884 ; 10.884 ; Rise       ; inCLK                                                                                                            ;
;  OutReg[7]   ; inCLK                                                                                                            ; 10.871 ; 10.871 ; Rise       ; inCLK                                                                                                            ;
; Su           ; inCLK                                                                                                            ; 10.493 ; 10.493 ; Rise       ; inCLK                                                                                                            ;
; oAcc[*]      ; inCLK                                                                                                            ; 9.869  ; 9.869  ; Rise       ; inCLK                                                                                                            ;
;  oAcc[0]     ; inCLK                                                                                                            ; 11.013 ; 11.013 ; Rise       ; inCLK                                                                                                            ;
;  oAcc[1]     ; inCLK                                                                                                            ; 10.178 ; 10.178 ; Rise       ; inCLK                                                                                                            ;
;  oAcc[2]     ; inCLK                                                                                                            ; 10.476 ; 10.476 ; Rise       ; inCLK                                                                                                            ;
;  oAcc[3]     ; inCLK                                                                                                            ; 11.257 ; 11.257 ; Rise       ; inCLK                                                                                                            ;
;  oAcc[4]     ; inCLK                                                                                                            ; 10.080 ; 10.080 ; Rise       ; inCLK                                                                                                            ;
;  oAcc[5]     ; inCLK                                                                                                            ; 9.962  ; 9.962  ; Rise       ; inCLK                                                                                                            ;
;  oAcc[6]     ; inCLK                                                                                                            ; 9.869  ; 9.869  ; Rise       ; inCLK                                                                                                            ;
;  oAcc[7]     ; inCLK                                                                                                            ; 10.867 ; 10.867 ; Rise       ; inCLK                                                                                                            ;
; oBReg[*]     ; inCLK                                                                                                            ; 10.353 ; 10.353 ; Rise       ; inCLK                                                                                                            ;
;  oBReg[0]    ; inCLK                                                                                                            ; 11.263 ; 11.263 ; Rise       ; inCLK                                                                                                            ;
;  oBReg[1]    ; inCLK                                                                                                            ; 10.407 ; 10.407 ; Rise       ; inCLK                                                                                                            ;
;  oBReg[2]    ; inCLK                                                                                                            ; 10.614 ; 10.614 ; Rise       ; inCLK                                                                                                            ;
;  oBReg[3]    ; inCLK                                                                                                            ; 10.577 ; 10.577 ; Rise       ; inCLK                                                                                                            ;
;  oBReg[4]    ; inCLK                                                                                                            ; 10.770 ; 10.770 ; Rise       ; inCLK                                                                                                            ;
;  oBReg[5]    ; inCLK                                                                                                            ; 10.353 ; 10.353 ; Rise       ; inCLK                                                                                                            ;
;  oBReg[6]    ; inCLK                                                                                                            ; 10.868 ; 10.868 ; Rise       ; inCLK                                                                                                            ;
;  oBReg[7]    ; inCLK                                                                                                            ; 10.413 ; 10.413 ; Rise       ; inCLK                                                                                                            ;
; oCE          ; inCLK                                                                                                            ; 9.707  ; 9.707  ; Rise       ; inCLK                                                                                                            ;
; oCLK         ; inCLK                                                                                                            ; 7.016  ; 7.016  ; Rise       ; inCLK                                                                                                            ;
; oCLK_RST     ; inCLK                                                                                                            ; 8.896  ; 8.896  ; Rise       ; inCLK                                                                                                            ;
; oCReg[*]     ; inCLK                                                                                                            ; 10.644 ; 10.644 ; Rise       ; inCLK                                                                                                            ;
;  oCReg[0]    ; inCLK                                                                                                            ; 10.841 ; 10.841 ; Rise       ; inCLK                                                                                                            ;
;  oCReg[1]    ; inCLK                                                                                                            ; 10.644 ; 10.644 ; Rise       ; inCLK                                                                                                            ;
;  oCReg[2]    ; inCLK                                                                                                            ; 11.361 ; 11.361 ; Rise       ; inCLK                                                                                                            ;
;  oCReg[3]    ; inCLK                                                                                                            ; 11.224 ; 11.224 ; Rise       ; inCLK                                                                                                            ;
;  oCReg[4]    ; inCLK                                                                                                            ; 11.306 ; 11.306 ; Rise       ; inCLK                                                                                                            ;
;  oCReg[5]    ; inCLK                                                                                                            ; 10.864 ; 10.864 ; Rise       ; inCLK                                                                                                            ;
;  oCReg[6]    ; inCLK                                                                                                            ; 10.874 ; 10.874 ; Rise       ; inCLK                                                                                                            ;
;  oCReg[7]    ; inCLK                                                                                                            ; 11.094 ; 11.094 ; Rise       ; inCLK                                                                                                            ;
; oCp          ; inCLK                                                                                                            ; 10.280 ; 10.280 ; Rise       ; inCLK                                                                                                            ;
; oEa          ; inCLK                                                                                                            ; 9.087  ; 9.087  ; Rise       ; inCLK                                                                                                            ;
; oEb          ; inCLK                                                                                                            ; 9.263  ; 9.263  ; Rise       ; inCLK                                                                                                            ;
; oEc          ; inCLK                                                                                                            ; 8.393  ; 8.393  ; Rise       ; inCLK                                                                                                            ;
; oEi          ; inCLK                                                                                                            ; 8.777  ; 8.777  ; Rise       ; inCLK                                                                                                            ;
; oEmdr        ; inCLK                                                                                                            ; 11.094 ; 11.094 ; Rise       ; inCLK                                                                                                            ;
; oEp          ; inCLK                                                                                                            ; 9.632  ; 9.632  ; Rise       ; inCLK                                                                                                            ;
; oEpcl        ; inCLK                                                                                                            ; 9.734  ; 9.734  ; Rise       ; inCLK                                                                                                            ;
; oEpcu        ; inCLK                                                                                                            ; 11.245 ; 11.245 ; Rise       ; inCLK                                                                                                            ;
; oEtmp        ; inCLK                                                                                                            ; 10.228 ; 10.228 ; Rise       ; inCLK                                                                                                            ;
; oEu          ; inCLK                                                                                                            ; 9.015  ; 9.015  ; Rise       ; inCLK                                                                                                            ;
; oFlag[*]     ; inCLK                                                                                                            ; 8.662  ; 8.662  ; Rise       ; inCLK                                                                                                            ;
;  oFlag[0]    ; inCLK                                                                                                            ; 8.662  ; 8.662  ; Rise       ; inCLK                                                                                                            ;
;  oFlag[1]    ; inCLK                                                                                                            ; 10.157 ; 10.157 ; Rise       ; inCLK                                                                                                            ;
; oHLT         ; inCLK                                                                                                            ; 9.714  ; 9.714  ; Rise       ; inCLK                                                                                                            ;
; oInst[*]     ; inCLK                                                                                                            ; 8.411  ; 8.411  ; Rise       ; inCLK                                                                                                            ;
;  oInst[1]    ; inCLK                                                                                                            ; 10.648 ; 10.648 ; Rise       ; inCLK                                                                                                            ;
;  oInst[2]    ; inCLK                                                                                                            ; 11.169 ; 11.169 ; Rise       ; inCLK                                                                                                            ;
;  oInst[3]    ; inCLK                                                                                                            ; 11.085 ; 11.085 ; Rise       ; inCLK                                                                                                            ;
;  oInst[4]    ; inCLK                                                                                                            ; 8.411  ; 8.411  ; Rise       ; inCLK                                                                                                            ;
;  oInst[5]    ; inCLK                                                                                                            ; 10.322 ; 10.322 ; Rise       ; inCLK                                                                                                            ;
;  oInst[6]    ; inCLK                                                                                                            ; 8.804  ; 8.804  ; Rise       ; inCLK                                                                                                            ;
;  oInst[7]    ; inCLK                                                                                                            ; 11.320 ; 11.320 ; Rise       ; inCLK                                                                                                            ;
; oL1          ; inCLK                                                                                                            ; 9.617  ; 9.617  ; Rise       ; inCLK                                                                                                            ;
; oL2          ; inCLK                                                                                                            ; 10.648 ; 10.648 ; Rise       ; inCLK                                                                                                            ;
; oLa          ; inCLK                                                                                                            ; 9.780  ; 9.780  ; Rise       ; inCLK                                                                                                            ;
; oLb          ; inCLK                                                                                                            ; 8.910  ; 8.910  ; Rise       ; inCLK                                                                                                            ;
; oLc          ; inCLK                                                                                                            ; 9.214  ; 9.214  ; Rise       ; inCLK                                                                                                            ;
; oLi          ; inCLK                                                                                                            ; 9.197  ; 9.197  ; Rise       ; inCLK                                                                                                            ;
; oLmar        ; inCLK                                                                                                            ; 9.595  ; 9.595  ; Rise       ; inCLK                                                                                                            ;
; oLmarc       ; inCLK                                                                                                            ; 9.314  ; 9.314  ; Rise       ; inCLK                                                                                                            ;
; oLmdr        ; inCLK                                                                                                            ; 9.099  ; 9.099  ; Rise       ; inCLK                                                                                                            ;
; oLo          ; inCLK                                                                                                            ; 8.547  ; 8.547  ; Rise       ; inCLK                                                                                                            ;
; oLpcl        ; inCLK                                                                                                            ; 11.073 ; 11.073 ; Rise       ; inCLK                                                                                                            ;
; oLpcu        ; inCLK                                                                                                            ; 9.132  ; 9.132  ; Rise       ; inCLK                                                                                                            ;
; oLtmp        ; inCLK                                                                                                            ; 9.987  ; 9.987  ; Rise       ; inCLK                                                                                                            ;
; oMARout[*]   ; inCLK                                                                                                            ; 9.686  ; 9.686  ; Rise       ; inCLK                                                                                                            ;
;  oMARout[0]  ; inCLK                                                                                                            ; 10.907 ; 10.907 ; Rise       ; inCLK                                                                                                            ;
;  oMARout[1]  ; inCLK                                                                                                            ; 11.270 ; 11.270 ; Rise       ; inCLK                                                                                                            ;
;  oMARout[2]  ; inCLK                                                                                                            ; 11.027 ; 11.027 ; Rise       ; inCLK                                                                                                            ;
;  oMARout[3]  ; inCLK                                                                                                            ; 11.079 ; 11.079 ; Rise       ; inCLK                                                                                                            ;
;  oMARout[4]  ; inCLK                                                                                                            ; 9.686  ; 9.686  ; Rise       ; inCLK                                                                                                            ;
;  oMARout[5]  ; inCLK                                                                                                            ; 10.902 ; 10.902 ; Rise       ; inCLK                                                                                                            ;
;  oMARout[6]  ; inCLK                                                                                                            ; 10.903 ; 10.903 ; Rise       ; inCLK                                                                                                            ;
;  oMARout[7]  ; inCLK                                                                                                            ; 10.257 ; 10.257 ; Rise       ; inCLK                                                                                                            ;
;  oMARout[8]  ; inCLK                                                                                                            ; 10.761 ; 10.761 ; Rise       ; inCLK                                                                                                            ;
;  oMARout[9]  ; inCLK                                                                                                            ; 10.327 ; 10.327 ; Rise       ; inCLK                                                                                                            ;
;  oMARout[10] ; inCLK                                                                                                            ; 10.326 ; 10.326 ; Rise       ; inCLK                                                                                                            ;
;  oMARout[11] ; inCLK                                                                                                            ; 10.738 ; 10.738 ; Rise       ; inCLK                                                                                                            ;
;  oMARout[12] ; inCLK                                                                                                            ; 10.508 ; 10.508 ; Rise       ; inCLK                                                                                                            ;
;  oMARout[13] ; inCLK                                                                                                            ; 10.350 ; 10.350 ; Rise       ; inCLK                                                                                                            ;
;  oMARout[14] ; inCLK                                                                                                            ; 10.106 ; 10.106 ; Rise       ; inCLK                                                                                                            ;
;  oMARout[15] ; inCLK                                                                                                            ; 10.766 ; 10.766 ; Rise       ; inCLK                                                                                                            ;
; oMDRout[*]   ; inCLK                                                                                                            ; 9.754  ; 9.754  ; Rise       ; inCLK                                                                                                            ;
;  oMDRout[0]  ; inCLK                                                                                                            ; 10.580 ; 10.580 ; Rise       ; inCLK                                                                                                            ;
;  oMDRout[1]  ; inCLK                                                                                                            ; 9.943  ; 9.943  ; Rise       ; inCLK                                                                                                            ;
;  oMDRout[2]  ; inCLK                                                                                                            ; 10.275 ; 10.275 ; Rise       ; inCLK                                                                                                            ;
;  oMDRout[3]  ; inCLK                                                                                                            ; 10.035 ; 10.035 ; Rise       ; inCLK                                                                                                            ;
;  oMDRout[4]  ; inCLK                                                                                                            ; 10.040 ; 10.040 ; Rise       ; inCLK                                                                                                            ;
;  oMDRout[5]  ; inCLK                                                                                                            ; 9.754  ; 9.754  ; Rise       ; inCLK                                                                                                            ;
;  oMDRout[6]  ; inCLK                                                                                                            ; 10.164 ; 10.164 ; Rise       ; inCLK                                                                                                            ;
;  oMDRout[7]  ; inCLK                                                                                                            ; 10.071 ; 10.071 ; Rise       ; inCLK                                                                                                            ;
; oPC[*]       ; inCLK                                                                                                            ; 10.012 ; 10.012 ; Rise       ; inCLK                                                                                                            ;
;  oPC[0]      ; inCLK                                                                                                            ; 10.012 ; 10.012 ; Rise       ; inCLK                                                                                                            ;
;  oPC[1]      ; inCLK                                                                                                            ; 10.174 ; 10.174 ; Rise       ; inCLK                                                                                                            ;
;  oPC[2]      ; inCLK                                                                                                            ; 10.821 ; 10.821 ; Rise       ; inCLK                                                                                                            ;
;  oPC[3]      ; inCLK                                                                                                            ; 10.449 ; 10.449 ; Rise       ; inCLK                                                                                                            ;
;  oPC[4]      ; inCLK                                                                                                            ; 10.306 ; 10.306 ; Rise       ; inCLK                                                                                                            ;
;  oPC[5]      ; inCLK                                                                                                            ; 10.363 ; 10.363 ; Rise       ; inCLK                                                                                                            ;
;  oPC[6]      ; inCLK                                                                                                            ; 11.272 ; 11.272 ; Rise       ; inCLK                                                                                                            ;
;  oPC[7]      ; inCLK                                                                                                            ; 10.594 ; 10.594 ; Rise       ; inCLK                                                                                                            ;
;  oPC[8]      ; inCLK                                                                                                            ; 10.259 ; 10.259 ; Rise       ; inCLK                                                                                                            ;
;  oPC[9]      ; inCLK                                                                                                            ; 10.531 ; 10.531 ; Rise       ; inCLK                                                                                                            ;
;  oPC[10]     ; inCLK                                                                                                            ; 10.820 ; 10.820 ; Rise       ; inCLK                                                                                                            ;
;  oPC[11]     ; inCLK                                                                                                            ; 10.568 ; 10.568 ; Rise       ; inCLK                                                                                                            ;
;  oPC[12]     ; inCLK                                                                                                            ; 10.483 ; 10.483 ; Rise       ; inCLK                                                                                                            ;
;  oPC[13]     ; inCLK                                                                                                            ; 10.236 ; 10.236 ; Rise       ; inCLK                                                                                                            ;
;  oPC[14]     ; inCLK                                                                                                            ; 11.441 ; 11.441 ; Rise       ; inCLK                                                                                                            ;
;  oPC[15]     ; inCLK                                                                                                            ; 10.844 ; 10.844 ; Rise       ; inCLK                                                                                                            ;
; oRDWR        ; inCLK                                                                                                            ; 8.998  ; 8.998  ; Rise       ; inCLK                                                                                                            ;
; oRST         ; inCLK                                                                                                            ; 10.305 ; 10.305 ; Rise       ; inCLK                                                                                                            ;
; oTMPREG[*]   ; inCLK                                                                                                            ; 10.160 ; 10.160 ; Rise       ; inCLK                                                                                                            ;
;  oTMPREG[0]  ; inCLK                                                                                                            ; 11.249 ; 11.249 ; Rise       ; inCLK                                                                                                            ;
;  oTMPREG[1]  ; inCLK                                                                                                            ; 10.667 ; 10.667 ; Rise       ; inCLK                                                                                                            ;
;  oTMPREG[2]  ; inCLK                                                                                                            ; 10.838 ; 10.838 ; Rise       ; inCLK                                                                                                            ;
;  oTMPREG[3]  ; inCLK                                                                                                            ; 10.818 ; 10.818 ; Rise       ; inCLK                                                                                                            ;
;  oTMPREG[4]  ; inCLK                                                                                                            ; 10.419 ; 10.419 ; Rise       ; inCLK                                                                                                            ;
;  oTMPREG[5]  ; inCLK                                                                                                            ; 10.160 ; 10.160 ; Rise       ; inCLK                                                                                                            ;
;  oTMPREG[6]  ; inCLK                                                                                                            ; 10.163 ; 10.163 ; Rise       ; inCLK                                                                                                            ;
;  oTMPREG[7]  ; inCLK                                                                                                            ; 10.901 ; 10.901 ; Rise       ; inCLK                                                                                                            ;
; oTstate[*]   ; inCLK                                                                                                            ; 7.482  ; 7.482  ; Rise       ; inCLK                                                                                                            ;
;  oTstate[0]  ; inCLK                                                                                                            ; 9.429  ; 9.429  ; Rise       ; inCLK                                                                                                            ;
;  oTstate[1]  ; inCLK                                                                                                            ; 9.755  ; 9.755  ; Rise       ; inCLK                                                                                                            ;
;  oTstate[2]  ; inCLK                                                                                                            ; 9.197  ; 9.197  ; Rise       ; inCLK                                                                                                            ;
;  oTstate[3]  ; inCLK                                                                                                            ; 7.496  ; 7.496  ; Rise       ; inCLK                                                                                                            ;
;  oTstate[4]  ; inCLK                                                                                                            ; 8.414  ; 8.414  ; Rise       ; inCLK                                                                                                            ;
;  oTstate[5]  ; inCLK                                                                                                            ; 8.878  ; 8.878  ; Rise       ; inCLK                                                                                                            ;
;  oTstate[6]  ; inCLK                                                                                                            ; 10.436 ; 10.436 ; Rise       ; inCLK                                                                                                            ;
;  oTstate[7]  ; inCLK                                                                                                            ; 8.417  ; 8.417  ; Rise       ; inCLK                                                                                                            ;
;  oTstate[8]  ; inCLK                                                                                                            ; 8.129  ; 8.129  ; Rise       ; inCLK                                                                                                            ;
;  oTstate[9]  ; inCLK                                                                                                            ; 7.482  ; 7.482  ; Rise       ; inCLK                                                                                                            ;
;  oTstate[10] ; inCLK                                                                                                            ; 8.529  ; 8.529  ; Rise       ; inCLK                                                                                                            ;
;  oTstate[11] ; inCLK                                                                                                            ; 8.242  ; 8.242  ; Rise       ; inCLK                                                                                                            ;
;  oTstate[12] ; inCLK                                                                                                            ; 9.996  ; 9.996  ; Rise       ; inCLK                                                                                                            ;
;  oTstate[13] ; inCLK                                                                                                            ; 8.094  ; 8.094  ; Rise       ; inCLK                                                                                                            ;
;  oTstate[14] ; inCLK                                                                                                            ; 8.891  ; 8.891  ; Rise       ; inCLK                                                                                                            ;
;  oTstate[16] ; inCLK                                                                                                            ; 9.875  ; 9.875  ; Rise       ; inCLK                                                                                                            ;
;  oTstate[17] ; inCLK                                                                                                            ; 10.198 ; 10.198 ; Rise       ; inCLK                                                                                                            ;
; oWbus[*]     ; inCLK                                                                                                            ; 9.936  ; 9.936  ; Rise       ; inCLK                                                                                                            ;
;  oWbus[0]    ; inCLK                                                                                                            ; 9.936  ; 9.936  ; Rise       ; inCLK                                                                                                            ;
; oCLK         ; inCLK                                                                                                            ; 7.016  ; 7.016  ; Fall       ; inCLK                                                                                                            ;
; oMemory[*]   ; inCLK                                                                                                            ; 10.050 ; 10.050 ; Fall       ; inCLK                                                                                                            ;
;  oMemory[0]  ; inCLK                                                                                                            ; 10.192 ; 10.192 ; Fall       ; inCLK                                                                                                            ;
;  oMemory[1]  ; inCLK                                                                                                            ; 10.050 ; 10.050 ; Fall       ; inCLK                                                                                                            ;
;  oMemory[2]  ; inCLK                                                                                                            ; 10.118 ; 10.118 ; Fall       ; inCLK                                                                                                            ;
;  oMemory[3]  ; inCLK                                                                                                            ; 10.176 ; 10.176 ; Fall       ; inCLK                                                                                                            ;
;  oMemory[4]  ; inCLK                                                                                                            ; 10.070 ; 10.070 ; Fall       ; inCLK                                                                                                            ;
;  oMemory[5]  ; inCLK                                                                                                            ; 10.074 ; 10.074 ; Fall       ; inCLK                                                                                                            ;
;  oMemory[6]  ; inCLK                                                                                                            ; 10.406 ; 10.406 ; Fall       ; inCLK                                                                                                            ;
;  oMemory[7]  ; inCLK                                                                                                            ; 10.100 ; 10.100 ; Fall       ; inCLK                                                                                                            ;
; oEmdr        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 6.721  ;        ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
; oLpcu        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 5.608  ;        ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
; oTstate[*]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 4.899  ;        ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oTstate[15] ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 4.899  ;        ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
; oWbus[*]     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 8.160  ; 8.160  ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[0]    ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 10.717 ; 9.625  ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[1]    ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 8.753  ; 8.753  ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[2]    ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 8.693  ; 8.693  ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[3]    ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 8.421  ; 8.421  ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[4]    ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 8.855  ; 8.855  ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[5]    ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 9.283  ; 9.283  ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[6]    ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 8.160  ; 8.160  ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[7]    ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 9.092  ; 9.092  ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[8]    ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 11.236 ; 11.236 ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[9]    ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 11.489 ; 11.489 ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[10]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 11.553 ; 11.553 ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[11]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 11.297 ; 11.297 ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[12]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 11.622 ; 11.622 ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[13]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 11.926 ; 11.926 ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[14]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 11.963 ; 11.963 ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[15]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 11.123 ; 11.123 ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
; oEmdr        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;        ; 6.721  ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
; oLpcu        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;        ; 5.608  ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
; oTstate[*]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;        ; 4.899  ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oTstate[15] ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;        ; 4.899  ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
; oWbus[*]     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 9.181  ; 9.181  ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[0]    ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 9.625  ; 10.717 ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[8]    ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 9.294  ; 9.294  ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[9]    ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 9.547  ; 9.547  ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[10]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 9.611  ; 9.611  ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[11]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 9.355  ; 9.355  ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[12]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 9.680  ; 9.680  ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[13]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 9.984  ; 9.984  ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[14]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 10.021 ; 10.021 ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[15]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 9.181  ; 9.181  ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
; OutReg[*]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 8.962  ; 8.962  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  OutReg[0]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 8.962  ; 8.962  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  OutReg[1]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.160  ; 9.160  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  OutReg[2]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.348  ; 9.348  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  OutReg[3]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.058 ; 10.058 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  OutReg[4]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.059 ; 10.059 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  OutReg[5]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.463  ; 9.463  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  OutReg[6]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.863  ; 9.863  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  OutReg[7]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.850  ; 9.850  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; Su           ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.376  ; 7.496  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oAcc[*]      ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 8.848  ; 8.848  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oAcc[0]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.992  ; 9.992  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oAcc[1]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.157  ; 9.157  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oAcc[2]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.455  ; 9.455  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oAcc[3]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.236 ; 10.236 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oAcc[4]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.059  ; 9.059  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oAcc[5]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 8.941  ; 8.941  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oAcc[6]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 8.848  ; 8.848  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oAcc[7]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.846  ; 9.846  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oBReg[*]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.332  ; 9.332  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oBReg[0]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.242 ; 10.242 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oBReg[1]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.386  ; 9.386  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oBReg[2]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.593  ; 9.593  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oBReg[3]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.556  ; 9.556  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oBReg[4]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.749  ; 9.749  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oBReg[5]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.332  ; 9.332  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oBReg[6]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.847  ; 9.847  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oBReg[7]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.392  ; 9.392  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oCE          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 8.686  ; 8.686  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oCLK         ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.995  ; 9.620  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oCLK_RST     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.875  ; 6.457  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oCReg[*]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.623  ; 9.623  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oCReg[0]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.820  ; 9.820  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oCReg[1]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.623  ; 9.623  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oCReg[2]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.340 ; 10.340 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oCReg[3]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.203 ; 10.203 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oCReg[4]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.285 ; 10.285 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oCReg[5]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.843  ; 9.843  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oCReg[6]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.853  ; 9.853  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oCReg[7]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.073 ; 10.073 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oCp          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.813  ; 7.711  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEa          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 6.992  ; 6.794  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEb          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 8.242  ; 6.839  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEc          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.507  ; 7.372  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEi          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 6.245  ; 7.756  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEmdr        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 8.314  ; 8.434  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEp          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 8.297  ; 7.412  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEpcl        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.064  ; 8.713  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEpcu        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.475  ; 10.224 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEtmp        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.564  ; 7.031  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEu          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.126  ; 7.994  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oFlag[*]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.641  ; 7.641  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oFlag[0]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.641  ; 7.641  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oFlag[1]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.136  ; 9.136  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oHLT         ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 8.693  ; 5.769  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oInst[*]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.413  ; 7.390  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oInst[0]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.413  ;        ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oInst[1]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.627  ; 9.627  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oInst[2]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.148 ; 10.148 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oInst[3]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.064 ; 10.064 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oInst[4]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.390  ; 7.390  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oInst[5]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.301  ; 9.301  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oInst[6]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.783  ; 7.783  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oInst[7]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.299 ; 10.299 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oL1          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.001  ; 8.596  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oL2          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 6.958  ; 9.627  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLa          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.998  ; 6.750  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLb          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.486  ; 7.889  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLc          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 6.443  ; 8.193  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLi          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 8.176  ; 8.176  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLmar        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 8.067  ; 8.543  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLmarc       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 8.293  ; 6.726  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLmdr        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.628  ; 7.463  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLo          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 6.356  ; 7.526  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLpcl        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.639  ; 8.596  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLpcu        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.163  ; 6.817  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLtmp        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.605  ; 7.302  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oMARout[*]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 8.665  ; 8.665  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[0]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.886  ; 9.886  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[1]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.249 ; 10.249 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[2]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.006 ; 10.006 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[3]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.058 ; 10.058 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[4]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 8.665  ; 8.665  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[5]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.881  ; 9.881  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[6]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.882  ; 9.882  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[7]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.236  ; 9.236  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[8]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.740  ; 9.740  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[9]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.306  ; 9.306  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[10] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.305  ; 9.305  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[11] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.717  ; 9.717  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[12] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.487  ; 9.487  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[13] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.329  ; 9.329  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[14] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.085  ; 9.085  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[15] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.745  ; 9.745  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oMDRout[*]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 8.733  ; 8.733  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMDRout[0]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.559  ; 9.559  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMDRout[1]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 8.922  ; 8.922  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMDRout[2]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.254  ; 9.254  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMDRout[3]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.014  ; 9.014  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMDRout[4]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.019  ; 9.019  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMDRout[5]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 8.733  ; 8.733  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMDRout[6]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.143  ; 9.143  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMDRout[7]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.050  ; 9.050  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oPC[*]       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 8.991  ; 8.991  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[0]      ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 8.991  ; 8.991  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[1]      ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.153  ; 9.153  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[2]      ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.800  ; 9.800  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[3]      ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.428  ; 9.428  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[4]      ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.285  ; 9.285  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[5]      ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.342  ; 9.342  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[6]      ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.251 ; 10.251 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[7]      ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.573  ; 9.573  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[8]      ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.238  ; 9.238  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[9]      ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.510  ; 9.510  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[10]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.799  ; 9.799  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[11]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.547  ; 9.547  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[12]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.462  ; 9.462  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[13]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.215  ; 9.215  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[14]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.420 ; 10.420 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[15]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.823  ; 9.823  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oRDWR        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 6.693  ; 6.088  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oRST         ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.131  ; 7.215  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oTMPREG[*]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.139  ; 9.139  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTMPREG[0]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.228 ; 10.228 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTMPREG[1]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.646  ; 9.646  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTMPREG[2]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.817  ; 9.817  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTMPREG[3]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.797  ; 9.797  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTMPREG[4]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.398  ; 9.398  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTMPREG[5]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.139  ; 9.139  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTMPREG[6]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.142  ; 9.142  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTMPREG[7]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.880  ; 9.880  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oTstate[*]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 6.461  ; 6.461  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[0]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 8.408  ; 8.408  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[1]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 8.734  ; 8.734  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[2]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 8.176  ; 8.176  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[3]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 6.475  ; 6.475  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[4]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.393  ; 7.393  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[5]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.857  ; 7.857  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[6]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.415  ; 9.415  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[7]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.396  ; 7.396  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[8]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.108  ; 7.108  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[9]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 6.461  ; 6.461  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[10] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.508  ; 7.508  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[11] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.221  ; 7.221  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[12] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 8.975  ; 8.975  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[13] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.073  ; 7.073  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[14] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.870  ; 7.870  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[16] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 8.854  ; 8.854  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[17] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.177  ; 9.177  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oWbus[*]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.320  ; 7.504  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[0]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.320  ; 7.504  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[1]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.308 ; 10.308 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[2]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.248 ; 10.248 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[3]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.976  ; 9.976  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[4]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.410 ; 10.410 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[5]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.838 ; 10.838 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[6]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.715  ; 9.715  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[7]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.647 ; 10.647 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[8]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.117 ; 10.117 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[9]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.370 ; 10.370 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[10]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.434 ; 10.434 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[11]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.178 ; 10.178 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[12]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.503 ; 10.503 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[13]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.807 ; 10.807 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[14]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.844 ; 10.844 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[15]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.004 ; 10.004 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; Su           ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.496  ; 7.376  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oCE          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.449  ; 9.627  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oCLK         ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;        ; 5.995  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oCLK_RST     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 6.457  ;        ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oCp          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.711  ; 7.813  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEa          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 6.794  ; 6.992  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEb          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 6.839  ;        ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEc          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;        ; 5.507  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEi          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;        ; 6.245  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEmdr        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 8.434  ; 8.314  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEp          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.412  ; 8.297  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEpcl        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;        ; 7.064  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEpcu        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;        ; 7.475  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEtmp        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.031  ; 7.564  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEu          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;        ; 7.126  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oHLT         ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.769  ;        ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oInst[*]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;        ; 4.413  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oInst[0]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;        ; 4.413  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oL1          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;        ; 7.001  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oL2          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;        ; 6.958  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLa          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 6.750  ; 7.998  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLb          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;        ; 7.486  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLc          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;        ; 6.443  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLmar        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 8.543  ; 8.067  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLmarc       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 6.726  ;        ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLmdr        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.463  ; 7.628  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLo          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;        ; 6.356  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLpcl        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 8.596  ; 7.639  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLpcu        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 6.817  ; 7.163  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLtmp        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.302  ; 7.605  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oMemory[*]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.029  ; 9.029  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[0]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.171  ; 9.171  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[1]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.029  ; 9.029  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[2]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.097  ; 9.097  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[3]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.155  ; 9.155  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[4]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.049  ; 9.049  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[5]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.053  ; 9.053  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[6]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.385  ; 9.385  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[7]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.079  ; 9.079  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oRDWR        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 6.088  ; 6.693  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oRST         ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.215  ; 7.131  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oWbus[*]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.504  ; 7.320  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[0]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.504  ; 7.320  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[1]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.763 ; 10.763 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[2]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.703 ; 10.703 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[3]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.431 ; 10.431 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[4]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.865 ; 10.865 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[5]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 11.293 ; 11.293 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[6]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.170 ; 10.170 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[7]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 11.102 ; 11.102 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[8]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.849 ; 10.849 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[9]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 11.102 ; 11.102 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[10]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 11.166 ; 11.166 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[11]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.910 ; 10.910 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[12]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 11.235 ; 11.235 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[13]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 11.539 ; 11.539 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[14]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 11.576 ; 11.576 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[15]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.736 ; 10.736 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
+--------------+------------------------------------------------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                                                                                                                                                            ;
+-------------+------------------------------------------------------------------------------------------------------------------+--------+------+------------+------------------------------------------------------------------------------------------------------------------+
; Data Port   ; Clock Port                                                                                                       ; Rise   ; Fall ; Clock Edge ; Clock Reference                                                                                                  ;
+-------------+------------------------------------------------------------------------------------------------------------------+--------+------+------------+------------------------------------------------------------------------------------------------------------------+
; oMemory[*]  ; inCLK                                                                                                            ; 10.036 ;      ; Fall       ; inCLK                                                                                                            ;
;  oMemory[0] ; inCLK                                                                                                            ; 10.409 ;      ; Fall       ; inCLK                                                                                                            ;
;  oMemory[1] ; inCLK                                                                                                            ; 10.303 ;      ; Fall       ; inCLK                                                                                                            ;
;  oMemory[2] ; inCLK                                                                                                            ; 10.036 ;      ; Fall       ; inCLK                                                                                                            ;
;  oMemory[3] ; inCLK                                                                                                            ; 10.429 ;      ; Fall       ; inCLK                                                                                                            ;
;  oMemory[4] ; inCLK                                                                                                            ; 10.036 ;      ; Fall       ; inCLK                                                                                                            ;
;  oMemory[5] ; inCLK                                                                                                            ; 10.333 ;      ; Fall       ; inCLK                                                                                                            ;
;  oMemory[6] ; inCLK                                                                                                            ; 10.429 ;      ; Fall       ; inCLK                                                                                                            ;
;  oMemory[7] ; inCLK                                                                                                            ; 10.333 ;      ; Fall       ; inCLK                                                                                                            ;
; oWbus[*]    ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 8.074  ;      ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[0]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 8.869  ;      ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[1]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 9.007  ;      ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[2]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 8.074  ;      ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[3]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 9.004  ;      ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[4]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 8.869  ;      ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[5]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 9.007  ;      ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[6]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 8.074  ;      ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[7]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 9.004  ;      ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[8]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 12.082 ;      ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[9]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 12.039 ;      ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[10]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 12.269 ;      ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[11]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 11.779 ;      ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[12]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 11.779 ;      ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[13]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 12.039 ;      ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[14]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 12.042 ;      ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[15]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 12.279 ;      ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
; oWbus[*]    ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 9.837  ;      ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[8]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 10.140 ;      ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[9]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 10.097 ;      ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[10]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 10.327 ;      ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[11]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 9.837  ;      ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[12]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 9.837  ;      ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[13]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 10.097 ;      ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[14]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 10.100 ;      ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[15]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 10.337 ;      ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
; oWbus[*]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.902 ;      ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[0]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 11.697 ;      ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[1]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 11.835 ;      ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[2]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.902 ;      ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[3]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 11.832 ;      ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[4]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 11.697 ;      ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[5]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 11.835 ;      ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[6]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.902 ;      ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[7]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 11.832 ;      ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[8]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 15.143 ;      ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[9]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 15.100 ;      ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[10]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 15.330 ;      ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[11]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 14.840 ;      ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[12]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 14.840 ;      ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[13]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 15.100 ;      ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[14]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 15.103 ;      ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[15]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 15.340 ;      ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oMemory[*]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.015  ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[0] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.388  ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[1] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.282  ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[2] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.015  ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[3] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.408  ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[4] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.015  ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[5] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.312  ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[6] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.408  ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[7] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.312  ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oWbus[*]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.084 ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[0]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.879 ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[1]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 11.017 ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[2]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.084 ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[3]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 11.014 ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[4]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.879 ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[5]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 11.017 ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[6]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.084 ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[7]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 11.014 ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[8]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 14.840 ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[9]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 14.797 ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[10]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 15.027 ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[11]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 14.537 ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[12]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 14.537 ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[13]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 14.797 ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[14]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 14.800 ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[15]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 15.037 ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
+-------------+------------------------------------------------------------------------------------------------------------------+--------+------+------------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                                                                                                                                                                    ;
+-------------+------------------------------------------------------------------------------------------------------------------+--------+------+------------+------------------------------------------------------------------------------------------------------------------+
; Data Port   ; Clock Port                                                                                                       ; Rise   ; Fall ; Clock Edge ; Clock Reference                                                                                                  ;
+-------------+------------------------------------------------------------------------------------------------------------------+--------+------+------------+------------------------------------------------------------------------------------------------------------------+
; oMemory[*]  ; inCLK                                                                                                            ; 10.036 ;      ; Fall       ; inCLK                                                                                                            ;
;  oMemory[0] ; inCLK                                                                                                            ; 10.409 ;      ; Fall       ; inCLK                                                                                                            ;
;  oMemory[1] ; inCLK                                                                                                            ; 10.303 ;      ; Fall       ; inCLK                                                                                                            ;
;  oMemory[2] ; inCLK                                                                                                            ; 10.036 ;      ; Fall       ; inCLK                                                                                                            ;
;  oMemory[3] ; inCLK                                                                                                            ; 10.429 ;      ; Fall       ; inCLK                                                                                                            ;
;  oMemory[4] ; inCLK                                                                                                            ; 10.036 ;      ; Fall       ; inCLK                                                                                                            ;
;  oMemory[5] ; inCLK                                                                                                            ; 10.333 ;      ; Fall       ; inCLK                                                                                                            ;
;  oMemory[6] ; inCLK                                                                                                            ; 10.429 ;      ; Fall       ; inCLK                                                                                                            ;
;  oMemory[7] ; inCLK                                                                                                            ; 10.333 ;      ; Fall       ; inCLK                                                                                                            ;
; oWbus[*]    ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 8.074  ;      ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[0]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 8.869  ;      ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[1]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 9.007  ;      ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[2]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 8.074  ;      ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[3]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 9.004  ;      ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[4]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 8.869  ;      ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[5]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 9.007  ;      ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[6]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 8.074  ;      ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[7]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 9.004  ;      ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[8]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 12.082 ;      ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[9]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 12.039 ;      ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[10]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 12.269 ;      ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[11]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 11.779 ;      ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[12]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 11.779 ;      ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[13]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 12.039 ;      ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[14]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 12.042 ;      ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[15]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 12.279 ;      ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
; oWbus[*]    ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 9.837  ;      ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[8]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 10.140 ;      ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[9]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 10.097 ;      ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[10]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 10.327 ;      ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[11]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 9.837  ;      ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[12]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 9.837  ;      ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[13]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 10.097 ;      ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[14]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 10.100 ;      ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[15]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 10.337 ;      ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
; oWbus[*]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.629  ;      ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[0]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.424 ;      ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[1]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.562 ;      ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[2]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.629  ;      ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[3]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.559 ;      ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[4]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.424 ;      ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[5]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.562 ;      ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[6]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.629  ;      ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[7]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.559 ;      ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[8]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.963 ;      ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[9]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.920 ;      ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[10]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 11.150 ;      ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[11]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.660 ;      ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[12]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.660 ;      ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[13]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.920 ;      ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[14]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.923 ;      ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[15]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 11.160 ;      ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oMemory[*]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.015  ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[0] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.388  ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[1] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.282  ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[2] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.015  ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[3] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.408  ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[4] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.015  ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[5] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.312  ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[6] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.408  ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[7] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.312  ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oWbus[*]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.084 ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[0]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.879 ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[1]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 11.017 ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[2]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.084 ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[3]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 11.014 ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[4]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.879 ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[5]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 11.017 ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[6]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.084 ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[7]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 11.014 ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[8]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 11.695 ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[9]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 11.652 ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[10]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 11.882 ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[11]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 11.392 ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[12]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 11.392 ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[13]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 11.652 ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[14]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 11.655 ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[15]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 11.892 ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
+-------------+------------------------------------------------------------------------------------------------------------------+--------+------+------------+------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                                                                                                                                                                   ;
+-------------+------------------------------------------------------------------------------------------------------------------+-----------+-----------+------------+------------------------------------------------------------------------------------------------------------------+
; Data Port   ; Clock Port                                                                                                       ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                                                  ;
+-------------+------------------------------------------------------------------------------------------------------------------+-----------+-----------+------------+------------------------------------------------------------------------------------------------------------------+
; oMemory[*]  ; inCLK                                                                                                            ; 10.036    ;           ; Fall       ; inCLK                                                                                                            ;
;  oMemory[0] ; inCLK                                                                                                            ; 10.409    ;           ; Fall       ; inCLK                                                                                                            ;
;  oMemory[1] ; inCLK                                                                                                            ; 10.303    ;           ; Fall       ; inCLK                                                                                                            ;
;  oMemory[2] ; inCLK                                                                                                            ; 10.036    ;           ; Fall       ; inCLK                                                                                                            ;
;  oMemory[3] ; inCLK                                                                                                            ; 10.429    ;           ; Fall       ; inCLK                                                                                                            ;
;  oMemory[4] ; inCLK                                                                                                            ; 10.036    ;           ; Fall       ; inCLK                                                                                                            ;
;  oMemory[5] ; inCLK                                                                                                            ; 10.333    ;           ; Fall       ; inCLK                                                                                                            ;
;  oMemory[6] ; inCLK                                                                                                            ; 10.429    ;           ; Fall       ; inCLK                                                                                                            ;
;  oMemory[7] ; inCLK                                                                                                            ; 10.333    ;           ; Fall       ; inCLK                                                                                                            ;
; oWbus[*]    ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 8.074     ;           ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[0]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 8.869     ;           ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[1]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 9.007     ;           ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[2]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 8.074     ;           ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[3]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 9.004     ;           ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[4]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 8.869     ;           ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[5]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 9.007     ;           ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[6]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 8.074     ;           ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[7]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 9.004     ;           ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[8]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 12.082    ;           ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[9]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 12.039    ;           ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[10]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 12.269    ;           ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[11]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 11.779    ;           ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[12]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 11.779    ;           ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[13]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 12.039    ;           ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[14]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 12.042    ;           ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[15]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 12.279    ;           ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
; oWbus[*]    ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 9.837     ;           ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[8]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 10.140    ;           ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[9]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 10.097    ;           ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[10]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 10.327    ;           ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[11]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 9.837     ;           ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[12]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 9.837     ;           ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[13]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 10.097    ;           ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[14]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 10.100    ;           ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[15]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 10.337    ;           ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
; oWbus[*]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.902    ;           ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[0]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 11.697    ;           ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[1]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 11.835    ;           ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[2]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.902    ;           ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[3]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 11.832    ;           ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[4]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 11.697    ;           ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[5]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 11.835    ;           ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[6]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.902    ;           ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[7]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 11.832    ;           ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[8]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 15.143    ;           ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[9]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 15.100    ;           ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[10]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 15.330    ;           ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[11]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 14.840    ;           ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[12]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 14.840    ;           ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[13]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 15.100    ;           ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[14]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 15.103    ;           ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[15]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 15.340    ;           ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oMemory[*]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.015     ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[0] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.388     ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[1] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.282     ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[2] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.015     ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[3] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.408     ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[4] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.015     ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[5] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.312     ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[6] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.408     ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[7] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.312     ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oWbus[*]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.084    ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[0]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.879    ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[1]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 11.017    ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[2]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.084    ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[3]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 11.014    ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[4]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.879    ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[5]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 11.017    ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[6]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.084    ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[7]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 11.014    ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[8]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 14.840    ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[9]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 14.797    ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[10]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 15.027    ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[11]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 14.537    ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[12]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 14.537    ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[13]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 14.797    ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[14]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 14.800    ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[15]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 15.037    ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
+-------------+------------------------------------------------------------------------------------------------------------------+-----------+-----------+------------+------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                                                                                                                                                           ;
+-------------+------------------------------------------------------------------------------------------------------------------+-----------+-----------+------------+------------------------------------------------------------------------------------------------------------------+
; Data Port   ; Clock Port                                                                                                       ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                                                  ;
+-------------+------------------------------------------------------------------------------------------------------------------+-----------+-----------+------------+------------------------------------------------------------------------------------------------------------------+
; oMemory[*]  ; inCLK                                                                                                            ; 10.036    ;           ; Fall       ; inCLK                                                                                                            ;
;  oMemory[0] ; inCLK                                                                                                            ; 10.409    ;           ; Fall       ; inCLK                                                                                                            ;
;  oMemory[1] ; inCLK                                                                                                            ; 10.303    ;           ; Fall       ; inCLK                                                                                                            ;
;  oMemory[2] ; inCLK                                                                                                            ; 10.036    ;           ; Fall       ; inCLK                                                                                                            ;
;  oMemory[3] ; inCLK                                                                                                            ; 10.429    ;           ; Fall       ; inCLK                                                                                                            ;
;  oMemory[4] ; inCLK                                                                                                            ; 10.036    ;           ; Fall       ; inCLK                                                                                                            ;
;  oMemory[5] ; inCLK                                                                                                            ; 10.333    ;           ; Fall       ; inCLK                                                                                                            ;
;  oMemory[6] ; inCLK                                                                                                            ; 10.429    ;           ; Fall       ; inCLK                                                                                                            ;
;  oMemory[7] ; inCLK                                                                                                            ; 10.333    ;           ; Fall       ; inCLK                                                                                                            ;
; oWbus[*]    ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 8.074     ;           ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[0]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 8.869     ;           ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[1]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 9.007     ;           ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[2]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 8.074     ;           ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[3]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 9.004     ;           ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[4]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 8.869     ;           ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[5]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 9.007     ;           ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[6]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 8.074     ;           ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[7]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 9.004     ;           ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[8]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 12.082    ;           ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[9]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 12.039    ;           ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[10]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 12.269    ;           ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[11]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 11.779    ;           ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[12]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 11.779    ;           ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[13]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 12.039    ;           ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[14]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 12.042    ;           ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[15]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 12.279    ;           ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
; oWbus[*]    ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 9.837     ;           ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[8]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 10.140    ;           ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[9]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 10.097    ;           ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[10]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 10.327    ;           ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[11]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 9.837     ;           ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[12]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 9.837     ;           ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[13]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 10.097    ;           ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[14]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 10.100    ;           ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[15]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 10.337    ;           ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
; oWbus[*]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.629     ;           ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[0]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.424    ;           ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[1]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.562    ;           ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[2]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.629     ;           ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[3]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.559    ;           ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[4]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.424    ;           ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[5]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.562    ;           ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[6]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.629     ;           ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[7]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.559    ;           ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[8]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.963    ;           ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[9]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.920    ;           ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[10]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 11.150    ;           ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[11]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.660    ;           ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[12]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.660    ;           ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[13]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.920    ;           ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[14]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.923    ;           ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[15]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 11.160    ;           ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oMemory[*]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.015     ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[0] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.388     ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[1] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.282     ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[2] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.015     ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[3] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.408     ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[4] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.015     ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[5] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.312     ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[6] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.408     ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[7] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.312     ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oWbus[*]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.084    ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[0]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.879    ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[1]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 11.017    ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[2]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.084    ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[3]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 11.014    ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[4]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.879    ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[5]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 11.017    ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[6]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.084    ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[7]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 11.014    ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[8]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 11.695    ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[9]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 11.652    ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[10]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 11.882    ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[11]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 11.392    ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[12]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 11.392    ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[13]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 11.652    ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[14]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 11.655    ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[15]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 11.892    ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
+-------------+------------------------------------------------------------------------------------------------------------------+-----------+-----------+------------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------+--------+---------------+
; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; -4.818 ; -438.991      ;
; inCLK                                                                                                            ; -4.246 ; -275.670      ;
; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -4.012 ; -58.773       ;
+------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------+--------+---------------+
; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; -3.660 ; -164.312      ;
; inCLK                                                                                                            ; -3.106 ; -195.970      ;
; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -2.332 ; -26.591       ;
+------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery Summary                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------+--------+---------------+
; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; -3.712 ; -111.375      ;
; inCLK                                                                                                            ; -3.140 ; -72.419       ;
; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -1.962 ; -27.628       ;
+------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal Summary                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------+--------+---------------+
; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; -3.871 ; -69.124       ;
; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -2.543 ; -30.802       ;
; inCLK                                                                                                            ; -1.418 ; -31.191       ;
+------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------+--------+---------------+
; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; -1.880 ; -367.774      ;
; inCLK                                                                                                            ; -1.880 ; -268.302      ;
; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500  ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData'                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                        ; To Node                                                                                                                            ; Launch Clock                                                                                              ; Latch Clock                                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -4.818 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_0|outData                                                                       ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.573     ; 5.277      ;
; -4.817 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mTMP_Register:TMP|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                      ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.573     ; 5.276      ;
; -4.793 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_0|outData                                                                       ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.573     ; 5.252      ;
; -4.792 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mTMP_Register:TMP|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                      ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.573     ; 5.251      ;
; -4.762 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_0|outData                                                                       ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.573     ; 5.221      ;
; -4.761 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mTMP_Register:TMP|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                      ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.573     ; 5.220      ;
; -4.739 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_0|outData                                                                       ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.573     ; 5.198      ;
; -4.738 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mTMP_Register:TMP|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                      ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.573     ; 5.197      ;
; -4.728 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mB_Register:B|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                          ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.581     ; 5.179      ;
; -4.703 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mB_Register:B|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                          ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.581     ; 5.154      ;
; -4.672 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mB_Register:B|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                          ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.581     ; 5.123      ;
; -4.670 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mMAR:MAR|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                               ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.572     ; 5.130      ;
; -4.649 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mB_Register:B|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                          ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.581     ; 5.100      ;
; -4.645 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mMAR:MAR|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                               ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.572     ; 5.105      ;
; -4.627 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_0|outData                                                                       ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.573     ; 5.086      ;
; -4.626 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mTMP_Register:TMP|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                      ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.573     ; 5.085      ;
; -4.616 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mOutput_Register:Output_Register|m8bitFlipFlop_D_PosedgeCLK_Enable:Reg|outData[0]                                                  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.586     ; 5.062      ;
; -4.614 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mMAR:MAR|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                               ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.572     ; 5.074      ;
; -4.591 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mMAR:MAR|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                               ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.572     ; 5.051      ;
; -4.591 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mOutput_Register:Output_Register|m8bitFlipFlop_D_PosedgeCLK_Enable:Reg|outData[0]                                                  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.586     ; 5.037      ;
; -4.580 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mMDR:MDR|mFlipFlop_D_PosedgeCLK_MDR:Reg|outData[0]                                                                                 ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.571     ; 5.041      ;
; -4.560 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mOutput_Register:Output_Register|m8bitFlipFlop_D_PosedgeCLK_Enable:Reg|outData[0]                                                  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.586     ; 5.006      ;
; -4.555 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mMDR:MDR|mFlipFlop_D_PosedgeCLK_MDR:Reg|outData[0]                                                                                 ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.571     ; 5.016      ;
; -4.537 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mB_Register:B|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                          ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.581     ; 4.988      ;
; -4.537 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mOutput_Register:Output_Register|m8bitFlipFlop_D_PosedgeCLK_Enable:Reg|outData[0]                                                  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.586     ; 4.983      ;
; -4.524 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mMDR:MDR|mFlipFlop_D_PosedgeCLK_MDR:Reg|outData[0]                                                                                 ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.571     ; 4.985      ;
; -4.501 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mMDR:MDR|mFlipFlop_D_PosedgeCLK_MDR:Reg|outData[0]                                                                                 ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.571     ; 4.962      ;
; -4.479 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mMAR:MAR|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                               ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.572     ; 4.939      ;
; -4.439 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~porta_address_reg0 ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.506     ; 4.932      ;
; -4.425 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mOutput_Register:Output_Register|m8bitFlipFlop_D_PosedgeCLK_Enable:Reg|outData[0]                                                  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.586     ; 4.871      ;
; -4.414 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~porta_address_reg0 ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.506     ; 4.907      ;
; -4.389 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mMDR:MDR|mFlipFlop_D_PosedgeCLK_MDR:Reg|outData[0]                                                                                 ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.571     ; 4.850      ;
; -4.384 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mProgramCounter:ProgramCounter|mFlipFlop_T_PosedgeCLK_NRST:ProgramCounter_0|outQ                                                   ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.577     ; 4.839      ;
; -4.383 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mC_Register:C|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                          ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.577     ; 4.838      ;
; -4.383 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~porta_address_reg0 ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.506     ; 4.876      ;
; -4.360 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~porta_address_reg0 ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.506     ; 4.853      ;
; -4.359 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mProgramCounter:ProgramCounter|mFlipFlop_T_PosedgeCLK_NRST:ProgramCounter_0|outQ                                                   ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.577     ; 4.814      ;
; -4.358 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mC_Register:C|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                          ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.577     ; 4.813      ;
; -4.328 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mProgramCounter:ProgramCounter|mFlipFlop_T_PosedgeCLK_NRST:ProgramCounter_0|outQ                                                   ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.577     ; 4.783      ;
; -4.327 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mC_Register:C|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                          ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.577     ; 4.782      ;
; -4.305 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mProgramCounter:ProgramCounter|mFlipFlop_T_PosedgeCLK_NRST:ProgramCounter_0|outQ                                                   ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.577     ; 4.760      ;
; -4.304 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mC_Register:C|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                          ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.577     ; 4.759      ;
; -4.248 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~porta_address_reg0 ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.506     ; 4.741      ;
; -4.246 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_0|outData                                                                       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.001     ; 5.277      ;
; -4.245 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mTMP_Register:TMP|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                      ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.001     ; 5.276      ;
; -4.221 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_0|outData                                                                       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.001     ; 5.252      ;
; -4.220 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mTMP_Register:TMP|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                      ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.001     ; 5.251      ;
; -4.193 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mProgramCounter:ProgramCounter|mFlipFlop_T_PosedgeCLK_NRST:ProgramCounter_0|outQ                                                   ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.577     ; 4.648      ;
; -4.192 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mC_Register:C|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                          ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.577     ; 4.647      ;
; -4.190 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_0|outData                                                                       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.001     ; 5.221      ;
; -4.189 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mTMP_Register:TMP|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                      ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.001     ; 5.220      ;
; -4.167 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_0|outData                                                                       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.001     ; 5.198      ;
; -4.166 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mTMP_Register:TMP|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                      ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.001     ; 5.197      ;
; -4.156 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mB_Register:B|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.009     ; 5.179      ;
; -4.131 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mB_Register:B|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.009     ; 5.154      ;
; -4.100 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mB_Register:B|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.009     ; 5.123      ;
; -4.098 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mMAR:MAR|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                               ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; 0.000      ; 5.130      ;
; -4.077 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mB_Register:B|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.009     ; 5.100      ;
; -4.073 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mMAR:MAR|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                               ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; 0.000      ; 5.105      ;
; -4.055 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_0|outData                                                                       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.001     ; 5.086      ;
; -4.054 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mTMP_Register:TMP|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                      ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.001     ; 5.085      ;
; -4.044 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mOutput_Register:Output_Register|m8bitFlipFlop_D_PosedgeCLK_Enable:Reg|outData[0]                                                  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.014     ; 5.062      ;
; -4.042 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mMAR:MAR|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                               ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; 0.000      ; 5.074      ;
; -4.019 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mMAR:MAR|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                               ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; 0.000      ; 5.051      ;
; -4.019 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mOutput_Register:Output_Register|m8bitFlipFlop_D_PosedgeCLK_Enable:Reg|outData[0]                                                  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.014     ; 5.037      ;
; -4.008 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mMDR:MDR|mFlipFlop_D_PosedgeCLK_MDR:Reg|outData[0]                                                                                 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; 0.001      ; 5.041      ;
; -3.988 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mOutput_Register:Output_Register|m8bitFlipFlop_D_PosedgeCLK_Enable:Reg|outData[0]                                                  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.014     ; 5.006      ;
; -3.983 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mMDR:MDR|mFlipFlop_D_PosedgeCLK_MDR:Reg|outData[0]                                                                                 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; 0.001      ; 5.016      ;
; -3.965 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mB_Register:B|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.009     ; 4.988      ;
; -3.965 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mOutput_Register:Output_Register|m8bitFlipFlop_D_PosedgeCLK_Enable:Reg|outData[0]                                                  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.014     ; 4.983      ;
; -3.952 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mMDR:MDR|mFlipFlop_D_PosedgeCLK_MDR:Reg|outData[0]                                                                                 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; 0.001      ; 4.985      ;
; -3.929 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mMDR:MDR|mFlipFlop_D_PosedgeCLK_MDR:Reg|outData[0]                                                                                 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; 0.001      ; 4.962      ;
; -3.907 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mMAR:MAR|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                               ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; 0.000      ; 4.939      ;
; -3.867 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~porta_address_reg0 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; 0.066      ; 4.932      ;
; -3.853 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mOutput_Register:Output_Register|m8bitFlipFlop_D_PosedgeCLK_Enable:Reg|outData[0]                                                  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.014     ; 4.871      ;
; -3.842 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~porta_address_reg0 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; 0.066      ; 4.907      ;
; -3.817 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mMDR:MDR|mFlipFlop_D_PosedgeCLK_MDR:Reg|outData[0]                                                                                 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; 0.001      ; 4.850      ;
; -3.812 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mProgramCounter:ProgramCounter|mFlipFlop_T_PosedgeCLK_NRST:ProgramCounter_0|outQ                                                   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.005     ; 4.839      ;
; -3.811 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mC_Register:C|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.005     ; 4.838      ;
; -3.811 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~porta_address_reg0 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; 0.066      ; 4.876      ;
; -3.791 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_6|outData        ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_0|outData                                                                       ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; 0.602      ; 5.425      ;
; -3.790 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_6|outData        ; mTMP_Register:TMP|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                      ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; 0.602      ; 5.424      ;
; -3.788 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~porta_address_reg0 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; 0.066      ; 4.853      ;
; -3.787 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mProgramCounter:ProgramCounter|mFlipFlop_T_PosedgeCLK_NRST:ProgramCounter_0|outQ                                                   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.005     ; 4.814      ;
; -3.786 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mC_Register:C|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.005     ; 4.813      ;
; -3.756 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mProgramCounter:ProgramCounter|mFlipFlop_T_PosedgeCLK_NRST:ProgramCounter_0|outQ                                                   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.005     ; 4.783      ;
; -3.755 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mC_Register:C|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.005     ; 4.782      ;
; -3.733 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mProgramCounter:ProgramCounter|mFlipFlop_T_PosedgeCLK_NRST:ProgramCounter_0|outQ                                                   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.005     ; 4.760      ;
; -3.732 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mC_Register:C|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.005     ; 4.759      ;
; -3.701 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_6|outData        ; mB_Register:B|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                          ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; 0.594      ; 5.327      ;
; -3.676 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~porta_address_reg0 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; 0.066      ; 4.741      ;
; -3.643 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_6|outData        ; mMAR:MAR|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                               ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; 0.603      ; 5.278      ;
; -3.621 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mProgramCounter:ProgramCounter|mFlipFlop_T_PosedgeCLK_NRST:ProgramCounter_0|outQ                                                   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.005     ; 4.648      ;
; -3.620 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mC_Register:C|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.005     ; 4.647      ;
; -3.614 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_4|outData        ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_0|outData                                                                       ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; 0.708      ; 5.354      ;
; -3.613 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_4|outData        ; mTMP_Register:TMP|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                      ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; 0.708      ; 5.353      ;
; -3.589 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_6|outData        ; mOutput_Register:Output_Register|m8bitFlipFlop_D_PosedgeCLK_Enable:Reg|outData[0]                                                  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; 0.589      ; 5.210      ;
; -3.569 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_6|outQ  ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_0|outData                                                                       ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.572     ; 4.029      ;
; -3.568 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_6|outQ  ; mTMP_Register:TMP|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                      ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.572     ; 4.028      ;
; -3.567 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_0|outQB ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_0|outData                                                                       ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -0.570     ; 4.029      ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'inCLK'                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                                                                                            ; Launch Clock                                                                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -4.246 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_0|outData                                                                       ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -0.001     ; 5.277      ;
; -4.245 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData ; mTMP_Register:TMP|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                      ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -0.001     ; 5.276      ;
; -4.221 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_0|outData                                                                       ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -0.001     ; 5.252      ;
; -4.220 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData ; mTMP_Register:TMP|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                      ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -0.001     ; 5.251      ;
; -4.190 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_0|outData                                                                       ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -0.001     ; 5.221      ;
; -4.189 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData ; mTMP_Register:TMP|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                      ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -0.001     ; 5.220      ;
; -4.167 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_0|outData                                                                       ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -0.001     ; 5.198      ;
; -4.166 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData ; mTMP_Register:TMP|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                      ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -0.001     ; 5.197      ;
; -4.156 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData ; mB_Register:B|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                          ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -0.009     ; 5.179      ;
; -4.131 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData ; mB_Register:B|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                          ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -0.009     ; 5.154      ;
; -4.100 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData ; mB_Register:B|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                          ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -0.009     ; 5.123      ;
; -4.098 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData ; mMAR:MAR|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                               ; inCLK                                                                                                     ; inCLK       ; 1.000        ; 0.000      ; 5.130      ;
; -4.095 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData                          ; inCLK                                                                                                     ; inCLK       ; 1.000        ; 0.000      ; 5.127      ;
; -4.077 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData ; mB_Register:B|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                          ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -0.009     ; 5.100      ;
; -4.073 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData ; mMAR:MAR|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                               ; inCLK                                                                                                     ; inCLK       ; 1.000        ; 0.000      ; 5.105      ;
; -4.070 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData                          ; inCLK                                                                                                     ; inCLK       ; 1.000        ; 0.000      ; 5.102      ;
; -4.055 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_0|outData                                                                       ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -0.001     ; 5.086      ;
; -4.054 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData ; mTMP_Register:TMP|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                      ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -0.001     ; 5.085      ;
; -4.044 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData ; mOutput_Register:Output_Register|m8bitFlipFlop_D_PosedgeCLK_Enable:Reg|outData[0]                                                  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -0.014     ; 5.062      ;
; -4.042 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData ; mMAR:MAR|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                               ; inCLK                                                                                                     ; inCLK       ; 1.000        ; 0.000      ; 5.074      ;
; -4.039 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData                          ; inCLK                                                                                                     ; inCLK       ; 1.000        ; 0.000      ; 5.071      ;
; -4.019 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData ; mMAR:MAR|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                               ; inCLK                                                                                                     ; inCLK       ; 1.000        ; 0.000      ; 5.051      ;
; -4.019 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData ; mOutput_Register:Output_Register|m8bitFlipFlop_D_PosedgeCLK_Enable:Reg|outData[0]                                                  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -0.014     ; 5.037      ;
; -4.016 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData                          ; inCLK                                                                                                     ; inCLK       ; 1.000        ; 0.000      ; 5.048      ;
; -4.008 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData ; mMDR:MDR|mFlipFlop_D_PosedgeCLK_MDR:Reg|outData[0]                                                                                 ; inCLK                                                                                                     ; inCLK       ; 1.000        ; 0.001      ; 5.041      ;
; -3.988 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData ; mOutput_Register:Output_Register|m8bitFlipFlop_D_PosedgeCLK_Enable:Reg|outData[0]                                                  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -0.014     ; 5.006      ;
; -3.983 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData ; mMDR:MDR|mFlipFlop_D_PosedgeCLK_MDR:Reg|outData[0]                                                                                 ; inCLK                                                                                                     ; inCLK       ; 1.000        ; 0.001      ; 5.016      ;
; -3.965 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData ; mB_Register:B|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                          ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -0.009     ; 4.988      ;
; -3.965 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData ; mOutput_Register:Output_Register|m8bitFlipFlop_D_PosedgeCLK_Enable:Reg|outData[0]                                                  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -0.014     ; 4.983      ;
; -3.952 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData ; mMDR:MDR|mFlipFlop_D_PosedgeCLK_MDR:Reg|outData[0]                                                                                 ; inCLK                                                                                                     ; inCLK       ; 1.000        ; 0.001      ; 4.985      ;
; -3.929 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData ; mMDR:MDR|mFlipFlop_D_PosedgeCLK_MDR:Reg|outData[0]                                                                                 ; inCLK                                                                                                     ; inCLK       ; 1.000        ; 0.001      ; 4.962      ;
; -3.907 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData ; mMAR:MAR|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                               ; inCLK                                                                                                     ; inCLK       ; 1.000        ; 0.000      ; 4.939      ;
; -3.904 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData                          ; inCLK                                                                                                     ; inCLK       ; 1.000        ; 0.000      ; 4.936      ;
; -3.867 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~porta_address_reg0 ; inCLK                                                                                                     ; inCLK       ; 1.000        ; 0.066      ; 4.932      ;
; -3.853 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData ; mOutput_Register:Output_Register|m8bitFlipFlop_D_PosedgeCLK_Enable:Reg|outData[0]                                                  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -0.014     ; 4.871      ;
; -3.842 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~porta_address_reg0 ; inCLK                                                                                                     ; inCLK       ; 1.000        ; 0.066      ; 4.907      ;
; -3.817 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData ; mMDR:MDR|mFlipFlop_D_PosedgeCLK_MDR:Reg|outData[0]                                                                                 ; inCLK                                                                                                     ; inCLK       ; 1.000        ; 0.001      ; 4.850      ;
; -3.812 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData ; mProgramCounter:ProgramCounter|mFlipFlop_T_PosedgeCLK_NRST:ProgramCounter_0|outQ                                                   ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -0.005     ; 4.839      ;
; -3.811 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData ; mC_Register:C|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                          ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -0.005     ; 4.838      ;
; -3.811 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~porta_address_reg0 ; inCLK                                                                                                     ; inCLK       ; 1.000        ; 0.066      ; 4.876      ;
; -3.788 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~porta_address_reg0 ; inCLK                                                                                                     ; inCLK       ; 1.000        ; 0.066      ; 4.853      ;
; -3.787 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData ; mProgramCounter:ProgramCounter|mFlipFlop_T_PosedgeCLK_NRST:ProgramCounter_0|outQ                                                   ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -0.005     ; 4.814      ;
; -3.786 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData ; mC_Register:C|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                          ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -0.005     ; 4.813      ;
; -3.756 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData ; mProgramCounter:ProgramCounter|mFlipFlop_T_PosedgeCLK_NRST:ProgramCounter_0|outQ                                                   ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -0.005     ; 4.783      ;
; -3.755 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData ; mC_Register:C|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                          ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -0.005     ; 4.782      ;
; -3.733 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData ; mProgramCounter:ProgramCounter|mFlipFlop_T_PosedgeCLK_NRST:ProgramCounter_0|outQ                                                   ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -0.005     ; 4.760      ;
; -3.732 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData ; mC_Register:C|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                          ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -0.005     ; 4.759      ;
; -3.676 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~porta_address_reg0 ; inCLK                                                                                                     ; inCLK       ; 1.000        ; 0.066      ; 4.741      ;
; -3.674 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_0|outData                                                                       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; 0.571      ; 5.277      ;
; -3.673 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData ; mTMP_Register:TMP|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                      ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; 0.571      ; 5.276      ;
; -3.649 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_0|outData                                                                       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; 0.571      ; 5.252      ;
; -3.648 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData ; mTMP_Register:TMP|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                      ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; 0.571      ; 5.251      ;
; -3.621 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData ; mProgramCounter:ProgramCounter|mFlipFlop_T_PosedgeCLK_NRST:ProgramCounter_0|outQ                                                   ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -0.005     ; 4.648      ;
; -3.620 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData ; mC_Register:C|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                          ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -0.005     ; 4.647      ;
; -3.618 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_0|outData                                                                       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; 0.571      ; 5.221      ;
; -3.617 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData ; mTMP_Register:TMP|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                      ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; 0.571      ; 5.220      ;
; -3.595 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_0|outData                                                                       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; 0.571      ; 5.198      ;
; -3.594 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData ; mTMP_Register:TMP|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                      ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; 0.571      ; 5.197      ;
; -3.584 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData ; mB_Register:B|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; 0.563      ; 5.179      ;
; -3.559 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData ; mB_Register:B|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; 0.563      ; 5.154      ;
; -3.528 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData ; mB_Register:B|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; 0.563      ; 5.123      ;
; -3.526 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData ; mMAR:MAR|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                               ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; 0.572      ; 5.130      ;
; -3.523 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData                          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; 0.572      ; 5.127      ;
; -3.505 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData ; mB_Register:B|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; 0.563      ; 5.100      ;
; -3.501 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData ; mMAR:MAR|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                               ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; 0.572      ; 5.105      ;
; -3.498 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData                          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; 0.572      ; 5.102      ;
; -3.483 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_0|outData                                                                       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; 0.571      ; 5.086      ;
; -3.482 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData ; mTMP_Register:TMP|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                      ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; 0.571      ; 5.085      ;
; -3.472 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData ; mOutput_Register:Output_Register|m8bitFlipFlop_D_PosedgeCLK_Enable:Reg|outData[0]                                                  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; 0.558      ; 5.062      ;
; -3.470 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData ; mMAR:MAR|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                               ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; 0.572      ; 5.074      ;
; -3.467 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData                          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; 0.572      ; 5.071      ;
; -3.447 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData ; mMAR:MAR|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                               ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; 0.572      ; 5.051      ;
; -3.447 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData ; mOutput_Register:Output_Register|m8bitFlipFlop_D_PosedgeCLK_Enable:Reg|outData[0]                                                  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; 0.558      ; 5.037      ;
; -3.444 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData                          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; 0.572      ; 5.048      ;
; -3.436 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData ; mMDR:MDR|mFlipFlop_D_PosedgeCLK_MDR:Reg|outData[0]                                                                                 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; 0.573      ; 5.041      ;
; -3.416 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData ; mOutput_Register:Output_Register|m8bitFlipFlop_D_PosedgeCLK_Enable:Reg|outData[0]                                                  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; 0.558      ; 5.006      ;
; -3.411 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData ; mMDR:MDR|mFlipFlop_D_PosedgeCLK_MDR:Reg|outData[0]                                                                                 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; 0.573      ; 5.016      ;
; -3.393 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData ; mB_Register:B|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; 0.563      ; 4.988      ;
; -3.393 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData ; mOutput_Register:Output_Register|m8bitFlipFlop_D_PosedgeCLK_Enable:Reg|outData[0]                                                  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; 0.558      ; 4.983      ;
; -3.380 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData ; mMDR:MDR|mFlipFlop_D_PosedgeCLK_MDR:Reg|outData[0]                                                                                 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; 0.573      ; 4.985      ;
; -3.357 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData ; mMDR:MDR|mFlipFlop_D_PosedgeCLK_MDR:Reg|outData[0]                                                                                 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; 0.573      ; 4.962      ;
; -3.335 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData ; mMAR:MAR|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                               ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; 0.572      ; 4.939      ;
; -3.332 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData                          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; 0.572      ; 4.936      ;
; -3.295 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~porta_address_reg0 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; 0.638      ; 4.932      ;
; -3.281 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData ; mOutput_Register:Output_Register|m8bitFlipFlop_D_PosedgeCLK_Enable:Reg|outData[0]                                                  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; 0.558      ; 4.871      ;
; -3.270 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~porta_address_reg0 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; 0.638      ; 4.907      ;
; -3.245 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData ; mMDR:MDR|mFlipFlop_D_PosedgeCLK_MDR:Reg|outData[0]                                                                                 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; 0.573      ; 4.850      ;
; -3.240 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData ; mProgramCounter:ProgramCounter|mFlipFlop_T_PosedgeCLK_NRST:ProgramCounter_0|outQ                                                   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; 0.567      ; 4.839      ;
; -3.239 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData ; mC_Register:C|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; 0.567      ; 4.838      ;
; -3.239 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~porta_address_reg0 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; 0.638      ; 4.876      ;
; -3.219 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_6|outData ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_0|outData                                                                       ; inCLK                                                                                                     ; inCLK       ; 1.000        ; 1.174      ; 5.425      ;
; -3.218 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_6|outData ; mTMP_Register:TMP|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                      ; inCLK                                                                                                     ; inCLK       ; 1.000        ; 1.174      ; 5.424      ;
; -3.216 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~porta_address_reg0 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; 0.638      ; 4.853      ;
; -3.215 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData ; mProgramCounter:ProgramCounter|mFlipFlop_T_PosedgeCLK_NRST:ProgramCounter_0|outQ                                                   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; 0.567      ; 4.814      ;
; -3.214 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData ; mC_Register:C|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; 0.567      ; 4.813      ;
; -3.184 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData ; mProgramCounter:ProgramCounter|mFlipFlop_T_PosedgeCLK_NRST:ProgramCounter_0|outQ                                                   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; 0.567      ; 4.783      ;
; -3.183 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData ; mC_Register:C|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; 0.567      ; 4.782      ;
; -3.161 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData ; mProgramCounter:ProgramCounter|mFlipFlop_T_PosedgeCLK_NRST:ProgramCounter_0|outQ                                                   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; 0.567      ; 4.760      ;
; -3.160 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData ; mC_Register:C|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; 0.567      ; 4.759      ;
; -3.129 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_6|outData ; mB_Register:B|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                          ; inCLK                                                                                                     ; inCLK       ; 1.000        ; 1.166      ; 5.327      ;
+--------+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ'                                                                                                                                                                                                                                                                                           ;
+--------+------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                        ; To Node                    ; Launch Clock                                                                                              ; Latch Clock                                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -4.012 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mBUS:Bus|outData[14]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.208     ; 3.364      ;
; -4.012 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mBUS:Bus|outData[14]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.208     ; 3.364      ;
; -3.988 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mBUS:Bus|outData[14]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.208     ; 3.340      ;
; -3.978 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mBUS:Bus|outData[14]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.208     ; 3.330      ;
; -3.947 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mBUS:Bus|outData[14]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.208     ; 3.299      ;
; -3.808 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mBUS:Bus|outData[13]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.193     ; 3.456      ;
; -3.761 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mBUS:Bus|outData[13]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.193     ; 3.409      ;
; -3.760 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mBUS:Bus|outData[13]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.193     ; 3.408      ;
; -3.756 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mBUS:Bus|outData[8]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.219     ; 3.270      ;
; -3.755 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mBUS:Bus|outData[8]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.219     ; 3.269      ;
; -3.731 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mBUS:Bus|outData[8]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.219     ; 3.245      ;
; -3.730 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mBUS:Bus|outData[13]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.193     ; 3.378      ;
; -3.721 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mBUS:Bus|outData[8]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.219     ; 3.235      ;
; -3.715 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mBUS:Bus|outData[8]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.219     ; 3.229      ;
; -3.700 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mBUS:Bus|outData[10]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.194     ; 3.441      ;
; -3.669 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mBUS:Bus|outData[13]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.193     ; 3.317      ;
; -3.664 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mBUS:Bus|outData[10]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.194     ; 3.405      ;
; -3.654 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mBUS:Bus|outData[10]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.194     ; 3.395      ;
; -3.640 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mBUS:Bus|outData[10]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.194     ; 3.381      ;
; -3.628 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mBUS:Bus|outData[10]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.194     ; 3.369      ;
; -3.595 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mBUS:Bus|outData[11]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.282     ; 3.305      ;
; -3.583 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mBUS:Bus|outData[11]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.282     ; 3.293      ;
; -3.567 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mBUS:Bus|outData[15]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.217     ; 3.364      ;
; -3.561 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mBUS:Bus|outData[9]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.285     ; 3.277      ;
; -3.539 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mBUS:Bus|outData[11]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.282     ; 3.249      ;
; -3.537 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mBUS:Bus|outData[11]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.282     ; 3.247      ;
; -3.520 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mBUS:Bus|outData[15]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.217     ; 3.317      ;
; -3.519 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mBUS:Bus|outData[15]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.217     ; 3.316      ;
; -3.512 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mBUS:Bus|outData[12]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.205     ; 3.324      ;
; -3.512 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mBUS:Bus|outData[11]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.282     ; 3.222      ;
; -3.509 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mBUS:Bus|outData[9]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.285     ; 3.225      ;
; -3.508 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mBUS:Bus|outData[12]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.205     ; 3.320      ;
; -3.501 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mBUS:Bus|outData[9]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.285     ; 3.217      ;
; -3.498 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mBUS:Bus|outData[12]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.205     ; 3.310      ;
; -3.480 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mBUS:Bus|outData[12]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.205     ; 3.292      ;
; -3.474 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mBUS:Bus|outData[9]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.285     ; 3.190      ;
; -3.469 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mBUS:Bus|outData[15]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.217     ; 3.266      ;
; -3.468 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mBUS:Bus|outData[9]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.285     ; 3.184      ;
; -3.467 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mBUS:Bus|outData[15]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.217     ; 3.264      ;
; -3.465 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mBUS:Bus|outData[12]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.205     ; 3.277      ;
; -3.446 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_6|outQ  ; mBUS:Bus|outData[14]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.207     ; 2.799      ;
; -3.444 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_0|outQB ; mBUS:Bus|outData[14]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.205     ; 2.799      ;
; -3.443 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mBUS:Bus|outData[7]_307    ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -0.771     ; 3.323      ;
; -3.440 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mBUS:Bus|outData[14]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; 0.364      ; 3.364      ;
; -3.440 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mBUS:Bus|outData[14]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; 0.364      ; 3.364      ;
; -3.416 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mBUS:Bus|outData[14]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; 0.364      ; 3.340      ;
; -3.406 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mBUS:Bus|outData[14]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; 0.364      ; 3.330      ;
; -3.375 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mBUS:Bus|outData[14]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; 0.364      ; 3.299      ;
; -3.372 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mBUS:Bus|outData[6]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -0.727     ; 3.144      ;
; -3.372 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mBUS:Bus|outData[6]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -0.727     ; 3.144      ;
; -3.348 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mBUS:Bus|outData[6]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -0.727     ; 3.120      ;
; -3.348 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mBUS:Bus|outData[7]_307    ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -0.771     ; 3.228      ;
; -3.338 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mBUS:Bus|outData[6]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -0.727     ; 3.110      ;
; -3.336 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mBUS:Bus|outData[7]_307    ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -0.771     ; 3.216      ;
; -3.320 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mBUS:Bus|outData[7]_307    ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -0.771     ; 3.200      ;
; -3.307 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mBUS:Bus|outData[6]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -0.727     ; 3.079      ;
; -3.269 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mBUS:Bus|outData[2]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -0.716     ; 3.151      ;
; -3.259 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mBUS:Bus|outData[7]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -0.713     ; 3.144      ;
; -3.259 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_12|outQ ; mBUS:Bus|outData[14]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.205     ; 2.614      ;
; -3.236 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mBUS:Bus|outData[13]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; 0.379      ; 3.456      ;
; -3.233 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mBUS:Bus|outData[7]_307    ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -0.771     ; 3.113      ;
; -3.233 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mBUS:Bus|outData[2]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -0.716     ; 3.115      ;
; -3.224 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mBUS:Bus|outData[4]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -0.717     ; 3.107      ;
; -3.223 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mBUS:Bus|outData[2]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -0.716     ; 3.105      ;
; -3.220 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mBUS:Bus|outData[4]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -0.717     ; 3.103      ;
; -3.212 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mBUS:Bus|outData[7]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -0.713     ; 3.097      ;
; -3.211 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mBUS:Bus|outData[7]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -0.713     ; 3.096      ;
; -3.210 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mBUS:Bus|outData[5]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -0.642     ; 3.104      ;
; -3.210 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mBUS:Bus|outData[4]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -0.717     ; 3.093      ;
; -3.209 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mBUS:Bus|outData[2]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -0.716     ; 3.091      ;
; -3.200 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mBUS:Bus|outData[3]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -0.772     ; 3.072      ;
; -3.197 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mBUS:Bus|outData[2]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -0.716     ; 3.079      ;
; -3.192 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mBUS:Bus|outData[4]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -0.717     ; 3.075      ;
; -3.189 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mBUS:Bus|outData[13]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; 0.379      ; 3.409      ;
; -3.188 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mBUS:Bus|outData[3]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -0.772     ; 3.060      ;
; -3.188 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mBUS:Bus|outData[13]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; 0.379      ; 3.408      ;
; -3.184 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mBUS:Bus|outData[8]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; 0.353      ; 3.270      ;
; -3.183 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mBUS:Bus|outData[8]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; 0.353      ; 3.269      ;
; -3.177 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mBUS:Bus|outData[4]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -0.717     ; 3.060      ;
; -3.165 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mBUS:Bus|outData[14]_468   ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.277     ; 2.948      ;
; -3.163 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mBUS:Bus|outData[5]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -0.642     ; 3.057      ;
; -3.162 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mBUS:Bus|outData[5]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -0.642     ; 3.056      ;
; -3.161 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mBUS:Bus|outData[7]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -0.713     ; 3.046      ;
; -3.159 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mBUS:Bus|outData[7]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -0.713     ; 3.044      ;
; -3.159 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mBUS:Bus|outData[8]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; 0.353      ; 3.245      ;
; -3.158 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mBUS:Bus|outData[13]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; 0.379      ; 3.378      ;
; -3.149 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_6|outQ  ; mBUS:Bus|outData[8]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.218     ; 2.664      ;
; -3.149 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mBUS:Bus|outData[8]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; 0.353      ; 3.235      ;
; -3.147 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_0|outQB ; mBUS:Bus|outData[8]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.216     ; 2.664      ;
; -3.144 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mBUS:Bus|outData[3]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -0.772     ; 3.016      ;
; -3.143 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mBUS:Bus|outData[8]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; 0.353      ; 3.229      ;
; -3.142 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mBUS:Bus|outData[3]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -0.772     ; 3.014      ;
; -3.132 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mBUS:Bus|outData[5]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -0.642     ; 3.026      ;
; -3.128 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mBUS:Bus|outData[10]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; 0.378      ; 3.441      ;
; -3.120 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mBUS:Bus|outData[1]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -0.718     ; 2.998      ;
; -3.117 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mBUS:Bus|outData[3]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -0.772     ; 2.989      ;
; -3.115 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mBUS:Bus|outData[14]_468   ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.277     ; 2.898      ;
; -3.103 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_6|outQ  ; mBUS:Bus|outData[13]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.192     ; 2.752      ;
; -3.101 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_0|outQB ; mBUS:Bus|outData[13]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.190     ; 2.752      ;
; -3.097 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mBUS:Bus|outData[13]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; 0.379      ; 3.317      ;
+--------+------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData'                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                        ; To Node                                                                                                           ; Launch Clock                                                                                                     ; Latch Clock                                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -3.660 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[14]$latch                                                                                        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 5.139      ; 1.620      ;
; -3.623 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[14]_468                                                                                          ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 5.070      ; 1.588      ;
; -3.597 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[12]$latch                                                                                        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 5.142      ; 1.686      ;
; -3.577 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[14]$latch                                                                                        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 5.139      ; 1.703      ;
; -3.534 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[12]$latch                                                                                        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 5.142      ; 1.749      ;
; -3.526 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[8]$latch                                                                                         ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 5.128      ; 1.743      ;
; -3.494 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[14]$latch                                                                                        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 4.973      ; 1.620      ;
; -3.474 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[15]$latch                                                                                        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 5.130      ; 1.797      ;
; -3.457 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[14]_468                                                                                          ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 4.904      ; 1.588      ;
; -3.450 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[15]$latch                                                                                        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 5.130      ; 1.821      ;
; -3.436 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[10]$latch                                                                                        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 5.153      ; 1.858      ;
; -3.431 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[12]$latch                                                                                        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 4.976      ; 1.686      ;
; -3.426 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[11]$latch                                                                                        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 5.065      ; 1.780      ;
; -3.411 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[14]$latch                                                                                        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 4.973      ; 1.703      ;
; -3.398 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[13]$latch                                                                                        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 5.154      ; 1.897      ;
; -3.397 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[8]$latch                                                                                         ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 5.128      ; 1.872      ;
; -3.381 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[9]$latch                                                                                         ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 5.062      ; 1.822      ;
; -3.368 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[12]$latch                                                                                        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 4.976      ; 1.749      ;
; -3.360 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[8]$latch                                                                                         ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 4.962      ; 1.743      ;
; -3.327 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[9]$latch                                                                                         ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 5.062      ; 1.876      ;
; -3.308 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[15]$latch                                                                                        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 4.964      ; 1.797      ;
; -3.284 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[15]$latch                                                                                        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 4.964      ; 1.821      ;
; -3.270 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[10]$latch                                                                                        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 4.987      ; 1.858      ;
; -3.260 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[11]$latch                                                                                        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 4.899      ; 1.780      ;
; -3.257 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[11]$latch                                                                                        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 5.065      ; 1.949      ;
; -3.232 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[13]$latch                                                                                        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 4.988      ; 1.897      ;
; -3.231 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[8]$latch                                                                                         ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 4.962      ; 1.872      ;
; -3.227 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[13]$latch                                                                                        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 5.154      ; 2.068      ;
; -3.215 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[9]$latch                                                                                         ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 4.896      ; 1.822      ;
; -3.179 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[14]_468                                                                                          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 5.070      ; 2.032      ;
; -3.161 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[9]$latch                                                                                         ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 4.896      ; 1.876      ;
; -3.160 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[14]$latch                                                                                        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 5.139      ; 1.620      ;
; -3.150 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[10]$latch                                                                                        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 5.153      ; 2.144      ;
; -3.123 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[14]_468                                                                                          ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 5.070      ; 1.588      ;
; -3.097 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[12]$latch                                                                                        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 5.142      ; 1.686      ;
; -3.091 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[11]$latch                                                                                        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 4.899      ; 1.949      ;
; -3.077 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[14]$latch                                                                                        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 5.139      ; 1.703      ;
; -3.061 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[13]$latch                                                                                        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 4.988      ; 2.068      ;
; -3.034 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[12]$latch                                                                                        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 5.142      ; 1.749      ;
; -3.026 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[8]$latch                                                                                         ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 5.128      ; 1.743      ;
; -3.013 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[14]_468                                                                                          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 4.904      ; 2.032      ;
; -2.994 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[14]$latch                                                                                        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 4.973      ; 1.620      ;
; -2.984 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[10]$latch                                                                                        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 4.987      ; 2.144      ;
; -2.974 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[15]$latch                                                                                        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 5.130      ; 1.797      ;
; -2.957 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[14]_468                                                                                          ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 4.904      ; 1.588      ;
; -2.950 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[15]$latch                                                                                        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 5.130      ; 1.821      ;
; -2.936 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[10]$latch                                                                                        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 5.153      ; 1.858      ;
; -2.931 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[12]$latch                                                                                        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 4.976      ; 1.686      ;
; -2.926 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[11]$latch                                                                                        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 5.065      ; 1.780      ;
; -2.911 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[14]$latch                                                                                        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 4.973      ; 1.703      ;
; -2.902 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQ  ; mBUS:Bus|outData[12]$latch                                                                                        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 3.791      ; 0.889      ;
; -2.898 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[13]$latch                                                                                        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 5.154      ; 1.897      ;
; -2.897 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[8]$latch                                                                                         ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 5.128      ; 1.872      ;
; -2.881 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[9]$latch                                                                                         ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 5.062      ; 1.822      ;
; -2.868 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[12]$latch                                                                                        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 4.976      ; 1.749      ;
; -2.864 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQ  ; mBUS:Bus|outData[10]$latch                                                                                        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 3.802      ; 0.938      ;
; -2.860 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[8]$latch                                                                                         ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 4.962      ; 1.743      ;
; -2.853 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQ  ; mBUS:Bus|outData[14]$latch                                                                                        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 3.788      ; 0.935      ;
; -2.827 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[9]$latch                                                                                         ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 5.062      ; 1.876      ;
; -2.808 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[15]$latch                                                                                        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 4.964      ; 1.797      ;
; -2.784 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[15]$latch                                                                                        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 4.964      ; 1.821      ;
; -2.770 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[10]$latch                                                                                        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 4.987      ; 1.858      ;
; -2.760 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[11]$latch                                                                                        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 4.899      ; 1.780      ;
; -2.757 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[11]$latch                                                                                        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 5.065      ; 1.949      ;
; -2.741 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQ  ; mBUS:Bus|outData[8]$latch                                                                                         ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 3.777      ; 1.036      ;
; -2.732 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[13]$latch                                                                                        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 4.988      ; 1.897      ;
; -2.731 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[8]$latch                                                                                         ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 4.962      ; 1.872      ;
; -2.727 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[13]$latch                                                                                        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 5.154      ; 2.068      ;
; -2.715 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[9]$latch                                                                                         ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 4.896      ; 1.822      ;
; -2.707 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQ  ; mBUS:Bus|outData[11]$latch                                                                                        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 3.714      ; 1.007      ;
; -2.679 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[14]_468                                                                                          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 5.070      ; 2.032      ;
; -2.661 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[9]$latch                                                                                         ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 4.896      ; 1.876      ;
; -2.650 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[10]$latch                                                                                        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 5.153      ; 2.144      ;
; -2.603 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_9|outQ  ; mBUS:Bus|outData[14]_468                                                                                          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 3.925      ; 1.322      ;
; -2.591 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[11]$latch                                                                                        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 4.899      ; 1.949      ;
; -2.578 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQ  ; mBUS:Bus|outData[13]$latch                                                                                        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 3.803      ; 1.225      ;
; -2.561 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[13]$latch                                                                                        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 4.988      ; 2.068      ;
; -2.534 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 2.608      ; 0.367      ;
; -2.513 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[14]_468                                                                                          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 4.904      ; 2.032      ;
; -2.503 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ  ; mBUS:Bus|outData[14]_468                                                                                          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 4.001      ; 1.498      ;
; -2.498 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_16|outQ  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 2.608      ; 0.403      ;
; -2.498 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_16|outQB ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 2.608      ; 0.403      ;
; -2.484 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[10]$latch                                                                                        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 4.987      ; 2.144      ;
; -2.473 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQ  ; mBUS:Bus|outData[9]$latch                                                                                         ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 3.711      ; 1.238      ;
; -2.427 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQ  ; mBUS:Bus|outData[15]$latch                                                                                        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 3.779      ; 1.352      ;
; -2.403 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_9|outQ  ; mBUS:Bus|outData[14]$latch                                                                                        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 3.994      ; 1.591      ;
; -2.340 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_9|outQ  ; mBUS:Bus|outData[12]$latch                                                                                        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 3.997      ; 1.657      ;
; -2.334 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[4]$latch                                                                                         ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 3.682      ; 1.489      ;
; -2.330 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQ  ; mBUS:Bus|outData[12]$latch                                                                                        ; inCLK                                                                                                            ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 3.219      ; 0.889      ;
; -2.292 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQ  ; mBUS:Bus|outData[10]$latch                                                                                        ; inCLK                                                                                                            ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 3.230      ; 0.938      ;
; -2.281 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQ  ; mBUS:Bus|outData[14]$latch                                                                                        ; inCLK                                                                                                            ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 3.216      ; 0.935      ;
; -2.243 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQ  ; mBUS:Bus|outData[14]_468                                                                                          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 3.719      ; 1.476      ;
; -2.236 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQ  ; mBUS:Bus|outData[12]$latch                                                                                        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 3.625      ; 0.889      ;
; -2.217 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_9|outQ  ; mBUS:Bus|outData[15]$latch                                                                                        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 3.985      ; 1.768      ;
; -2.208 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_6|outData        ; mBUS:Bus|outData[14]$latch                                                                                        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 3.717      ; 1.509      ;
; -2.198 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQ  ; mBUS:Bus|outData[10]$latch                                                                                        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 3.636      ; 0.938      ;
; -2.193 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[5]$latch                                                                                         ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 3.757      ; 1.705      ;
; -2.187 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQ  ; mBUS:Bus|outData[14]$latch                                                                                        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 3.622      ; 0.935      ;
; -2.179 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_9|outQ  ; mBUS:Bus|outData[10]$latch                                                                                        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 4.008      ; 1.829      ;
; -2.169 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQ  ; mBUS:Bus|outData[8]$latch                                                                                         ; inCLK                                                                                                            ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 3.205      ; 1.036      ;
+--------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'inCLK'                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                        ; To Node                                                                                                                            ; Launch Clock                                                                                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -3.106 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ                   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; inCLK       ; 0.000        ; 3.180      ; 0.367      ;
; -3.070 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_16|outQ                   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; inCLK       ; 0.000        ; 3.180      ; 0.403      ;
; -3.070 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_16|outQB                  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; inCLK       ; 0.000        ; 3.180      ; 0.403      ;
; -2.606 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ                   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; inCLK       ; -0.500       ; 3.180      ; 0.367      ;
; -2.570 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_16|outQ                   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; inCLK       ; -0.500       ; 3.180      ; 0.403      ;
; -2.570 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_16|outQB                  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; inCLK       ; -0.500       ; 3.180      ; 0.403      ;
; -1.969 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mMDR:MDR|mFlipFlop_D_PosedgeCLK_MDR:Reg|outData[5]                                                                                 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 3.170      ; 1.494      ;
; -1.967 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mMDR:MDR|mFlipFlop_D_PosedgeCLK_MDR:Reg|outData[3]                                                                                 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 3.170      ; 1.496      ;
; -1.830 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mProgramCounter:ProgramCounter|mFlipFlop_T_PosedgeCLK_NRST:ProgramCounter_0|outQ                                                   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; inCLK       ; 0.000        ; 3.164      ; 1.627      ;
; -1.806 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mProgramCounter:ProgramCounter|mFlipFlop_T_PosedgeCLK_NRST:ProgramCounter_4|outQ                                                   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; inCLK       ; 0.000        ; 3.154      ; 1.641      ;
; -1.726 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mProgramCounter:ProgramCounter|mFlipFlop_T_PosedgeCLK_NRST:ProgramCounter_6|outQ                                                   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; inCLK       ; 0.000        ; 3.161      ; 1.728      ;
; -1.722 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mC_Register:C|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 3.164      ; 1.735      ;
; -1.681 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mProgramCounter:ProgramCounter|mFlipFlop_T_PosedgeCLK_NRST:ProgramCounter_5|outQ                                                   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; inCLK       ; 0.000        ; 3.154      ; 1.766      ;
; -1.680 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mProgramCounter:ProgramCounter|mFlipFlop_T_PosedgeCLK_NRST:ProgramCounter_2|outQ                                                   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; inCLK       ; 0.000        ; 3.154      ; 1.767      ;
; -1.678 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mProgramCounter:ProgramCounter|mFlipFlop_T_PosedgeCLK_NRST:ProgramCounter_3|outQ                                                   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; inCLK       ; 0.000        ; 3.154      ; 1.769      ;
; -1.673 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_we_reg       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 3.239      ; 1.845      ;
; -1.631 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mProgramCounter:ProgramCounter|mFlipFlop_T_PosedgeCLK_NRST:ProgramCounter_14|outQ                                                  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; inCLK       ; 0.000        ; 3.161      ; 1.823      ;
; -1.623 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mProgramCounter:ProgramCounter|mFlipFlop_T_PosedgeCLK_NRST:ProgramCounter_11|outQ                                                  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; inCLK       ; 0.000        ; 3.164      ; 1.834      ;
; -1.615 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mProgramCounter:ProgramCounter|mFlipFlop_T_PosedgeCLK_NRST:ProgramCounter_12|outQ                                                  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; inCLK       ; 0.000        ; 3.164      ; 1.842      ;
; -1.600 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mProgramCounter:ProgramCounter|mFlipFlop_T_PosedgeCLK_NRST:ProgramCounter_0|outQ                                                   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 3.164      ; 1.857      ;
; -1.569 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mProgramCounter:ProgramCounter|mFlipFlop_T_PosedgeCLK_NRST:ProgramCounter_7|outQ                                                   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 3.172      ; 1.896      ;
; -1.564 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~porta_address_reg0 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 3.235      ; 1.950      ;
; -1.556 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_2|outData                                                                       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 3.168      ; 1.905      ;
; -1.552 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mMDR:MDR|mFlipFlop_D_PosedgeCLK_MDR:Reg|outData[2]                                                                                 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 3.170      ; 1.911      ;
; -1.552 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mMDR:MDR|mFlipFlop_D_PosedgeCLK_MDR:Reg|outData[4]                                                                                 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 3.170      ; 1.911      ;
; -1.543 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mMDR:MDR|mFlipFlop_D_PosedgeCLK_MDR:Reg|outData[6]                                                                                 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 3.170      ; 1.920      ;
; -1.542 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mMDR:MDR|mFlipFlop_D_PosedgeCLK_MDR:Reg|outData[0]                                                                                 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 3.170      ; 1.921      ;
; -1.538 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mOutput_Register:Output_Register|m8bitFlipFlop_D_PosedgeCLK_Enable:Reg|outData[0]                                                  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 3.155      ; 1.910      ;
; -1.538 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mOutput_Register:Output_Register|m8bitFlipFlop_D_PosedgeCLK_Enable:Reg|outData[2]                                                  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 3.155      ; 1.910      ;
; -1.538 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mOutput_Register:Output_Register|m8bitFlipFlop_D_PosedgeCLK_Enable:Reg|outData[6]                                                  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 3.155      ; 1.910      ;
; -1.538 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mOutput_Register:Output_Register|m8bitFlipFlop_D_PosedgeCLK_Enable:Reg|outData[7]                                                  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 3.155      ; 1.910      ;
; -1.537 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mMDR:MDR|mFlipFlop_D_PosedgeCLK_MDR:Reg|outData[7]                                                                                 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 3.170      ; 1.926      ;
; -1.534 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mMDR:MDR|mFlipFlop_D_PosedgeCLK_MDR:Reg|outData[1]                                                                                 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 3.170      ; 1.929      ;
; -1.525 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mMemory:Memory|outData[3]~reg0                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 3.170      ; 1.938      ;
; -1.525 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mMemory:Memory|outData[2]~reg0                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 3.170      ; 1.938      ;
; -1.525 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mMemory:Memory|outData[5]~reg0                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 3.170      ; 1.938      ;
; -1.525 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mMemory:Memory|outData[0]~reg0                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 3.170      ; 1.938      ;
; -1.525 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mMemory:Memory|outData[6]~reg0                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 3.170      ; 1.938      ;
; -1.525 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mMemory:Memory|outData[7]~reg0                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 3.170      ; 1.938      ;
; -1.525 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mMemory:Memory|outData[0]~en                                                                                                       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 3.170      ; 1.938      ;
; -1.525 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mMemory:Memory|outData[4]~reg0                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 3.170      ; 1.938      ;
; -1.525 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mMemory:Memory|outData[1]~reg0                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 3.170      ; 1.938      ;
; -1.524 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mC_Register:C|mFlipFlop_D_PosedgeCLK_Enable:Reg_3|outData                                                                          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 3.160      ; 1.929      ;
; -1.524 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mC_Register:C|mFlipFlop_D_PosedgeCLK_Enable:Reg_5|outData                                                                          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 3.160      ; 1.929      ;
; -1.524 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mC_Register:C|mFlipFlop_D_PosedgeCLK_Enable:Reg_4|outData                                                                          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 3.160      ; 1.929      ;
; -1.524 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mC_Register:C|mFlipFlop_D_PosedgeCLK_Enable:Reg_6|outData                                                                          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 3.160      ; 1.929      ;
; -1.524 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mC_Register:C|mFlipFlop_D_PosedgeCLK_Enable:Reg_1|outData                                                                          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 3.160      ; 1.929      ;
; -1.524 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mC_Register:C|mFlipFlop_D_PosedgeCLK_Enable:Reg_7|outData                                                                          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 3.160      ; 1.929      ;
; -1.524 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mC_Register:C|mFlipFlop_D_PosedgeCLK_Enable:Reg_2|outData                                                                          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 3.160      ; 1.929      ;
; -1.501 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mOutput_Register:Output_Register|m8bitFlipFlop_D_PosedgeCLK_Enable:Reg|outData[1]                                                  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 3.154      ; 1.946      ;
; -1.501 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mOutput_Register:Output_Register|m8bitFlipFlop_D_PosedgeCLK_Enable:Reg|outData[3]                                                  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 3.154      ; 1.946      ;
; -1.501 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mOutput_Register:Output_Register|m8bitFlipFlop_D_PosedgeCLK_Enable:Reg|outData[4]                                                  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 3.154      ; 1.946      ;
; -1.501 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mOutput_Register:Output_Register|m8bitFlipFlop_D_PosedgeCLK_Enable:Reg|outData[5]                                                  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 3.154      ; 1.946      ;
; -1.500 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mProgramCounter:ProgramCounter|mFlipFlop_T_PosedgeCLK_NRST:ProgramCounter_1|outQ                                                   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; inCLK       ; 0.000        ; 3.154      ; 1.947      ;
; -1.498 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mProgramCounter:ProgramCounter|mFlipFlop_T_PosedgeCLK_NRST:ProgramCounter_8|outQ                                                   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 3.172      ; 1.967      ;
; -1.492 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mProgramCounter:ProgramCounter|mFlipFlop_T_PosedgeCLK_NRST:ProgramCounter_13|outQ                                                  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; inCLK       ; 0.000        ; 3.172      ; 1.973      ;
; -1.469 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mMDR:MDR|mFlipFlop_D_PosedgeCLK_MDR:Reg|outData[5]                                                                                 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; -0.500       ; 3.170      ; 1.494      ;
; -1.467 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mMDR:MDR|mFlipFlop_D_PosedgeCLK_MDR:Reg|outData[3]                                                                                 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; -0.500       ; 3.170      ; 1.496      ;
; -1.454 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_3|outData                                                                       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 3.168      ; 2.007      ;
; -1.454 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_1|outData                                                                       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 3.168      ; 2.007      ;
; -1.454 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_0|outData                                                                       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 3.168      ; 2.007      ;
; -1.452 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_datain_reg7  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 3.237      ; 2.064      ;
; -1.452 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_datain_reg6  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 3.237      ; 2.064      ;
; -1.452 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_datain_reg5  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 3.237      ; 2.064      ;
; -1.452 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_datain_reg4  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 3.237      ; 2.064      ;
; -1.452 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_datain_reg3  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 3.237      ; 2.064      ;
; -1.452 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_datain_reg2  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 3.237      ; 2.064      ;
; -1.452 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_datain_reg1  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 3.237      ; 2.064      ;
; -1.452 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_address_reg7 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 3.239      ; 2.066      ;
; -1.452 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_address_reg6 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 3.239      ; 2.066      ;
; -1.452 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_address_reg5 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 3.239      ; 2.066      ;
; -1.452 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_address_reg4 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 3.239      ; 2.066      ;
; -1.452 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_address_reg3 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 3.239      ; 2.066      ;
; -1.452 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_address_reg2 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 3.239      ; 2.066      ;
; -1.452 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_address_reg1 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 3.239      ; 2.066      ;
; -1.452 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_address_reg0 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 3.239      ; 2.066      ;
; -1.452 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_datain_reg0  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 3.237      ; 2.064      ;
; -1.449 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mProgramCounter:ProgramCounter|mFlipFlop_T_PosedgeCLK_NRST:ProgramCounter_9|outQ                                                   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; inCLK       ; 0.000        ; 3.172      ; 2.016      ;
; -1.447 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mProgramCounter:ProgramCounter|mFlipFlop_T_PosedgeCLK_NRST:ProgramCounter_8|outQ                                                   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; inCLK       ; 0.000        ; 3.172      ; 2.018      ;
; -1.433 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mProgramCounter:ProgramCounter|mFlipFlop_T_PosedgeCLK_NRST:ProgramCounter_15|outQ                                                  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; inCLK       ; 0.000        ; 3.161      ; 2.021      ;
; -1.424 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_5|outData                                                                       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 3.167      ; 2.036      ;
; -1.411 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_4|outData                                                                       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 3.174      ; 2.056      ;
; -1.409 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mProgramCounter:ProgramCounter|mFlipFlop_T_PosedgeCLK_NRST:ProgramCounter_10|outQ                                                  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; inCLK       ; 0.000        ; 3.172      ; 2.056      ;
; -1.382 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mProgramCounter:ProgramCounter|mFlipFlop_T_PosedgeCLK_NRST:ProgramCounter_14|outQ                                                  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 3.161      ; 2.072      ;
; -1.376 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mProgramCounter:ProgramCounter|mFlipFlop_T_PosedgeCLK_NRST:ProgramCounter_6|outQ                                                   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 3.161      ; 2.078      ;
; -1.374 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mProgramCounter:ProgramCounter|mFlipFlop_T_PosedgeCLK_NRST:ProgramCounter_7|outQ                                                   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; inCLK       ; 0.000        ; 3.172      ; 2.091      ;
; -1.362 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_4|outQB                   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 2.094      ; 0.884      ;
; -1.359 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_9|outQ  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_10|outQB                  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 2.029      ; 0.822      ;
; -1.358 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mProgramCounter:ProgramCounter|mFlipFlop_T_PosedgeCLK_NRST:ProgramCounter_5|outQ                                                   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 3.154      ; 2.089      ;
; -1.357 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mProgramCounter:ProgramCounter|mFlipFlop_T_PosedgeCLK_NRST:ProgramCounter_2|outQ                                                   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 3.154      ; 2.090      ;
; -1.352 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mProgramCounter:ProgramCounter|mFlipFlop_T_PosedgeCLK_NRST:ProgramCounter_12|outQ                                                  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 3.164      ; 2.105      ;
; -1.334 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mProgramCounter:ProgramCounter|mFlipFlop_T_PosedgeCLK_NRST:ProgramCounter_15|outQ                                                  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 3.161      ; 2.120      ;
; -1.330 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mProgramCounter:ProgramCounter|mFlipFlop_T_PosedgeCLK_NRST:ProgramCounter_0|outQ                                                   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; inCLK       ; -0.500       ; 3.164      ; 1.627      ;
; -1.317 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData                          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 3.169      ; 2.145      ;
; -1.314 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mMAR:MAR|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                               ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 3.169      ; 2.148      ;
; -1.306 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mProgramCounter:ProgramCounter|mFlipFlop_T_PosedgeCLK_NRST:ProgramCounter_4|outQ                                                   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; inCLK       ; -0.500       ; 3.154      ; 1.641      ;
; -1.288 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_6|outData                                                                       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 3.174      ; 2.179      ;
; -1.288 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_7|outData                                                                       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 3.174      ; 2.179      ;
; -1.256 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mB_Register:B|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 3.160      ; 2.197      ;
; -1.240 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mProgramCounter:ProgramCounter|mFlipFlop_T_PosedgeCLK_NRST:ProgramCounter_4|outQ                                                   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK       ; 0.000        ; 3.154      ; 2.207      ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ'                                                                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------------------------------------------------------------+----------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                        ; To Node                    ; Launch Clock                                                                                                     ; Latch Clock                                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------+----------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.332 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[14]$latch ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 3.811      ; 1.620      ;
; -2.295 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[14]_468   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 3.742      ; 1.588      ;
; -2.269 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[12]$latch ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 3.814      ; 1.686      ;
; -2.249 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[14]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 3.811      ; 1.703      ;
; -2.206 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[12]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 3.814      ; 1.749      ;
; -2.198 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[8]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 3.800      ; 1.743      ;
; -2.146 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[15]$latch ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 3.802      ; 1.797      ;
; -2.122 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[15]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 3.802      ; 1.821      ;
; -2.108 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[10]$latch ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 3.825      ; 1.858      ;
; -2.098 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[11]$latch ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 3.737      ; 1.780      ;
; -2.070 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[13]$latch ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 3.826      ; 1.897      ;
; -2.069 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[8]$latch  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 3.800      ; 1.872      ;
; -2.053 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[9]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 3.734      ; 1.822      ;
; -1.999 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[9]$latch  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 3.734      ; 1.876      ;
; -1.929 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[11]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 3.737      ; 1.949      ;
; -1.899 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[13]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 3.826      ; 2.068      ;
; -1.851 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[14]_468   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 3.742      ; 2.032      ;
; -1.832 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[14]$latch ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 3.811      ; 1.620      ;
; -1.822 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[10]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 3.825      ; 2.144      ;
; -1.795 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[14]_468   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 3.742      ; 1.588      ;
; -1.769 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[12]$latch ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 3.814      ; 1.686      ;
; -1.749 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[14]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 3.811      ; 1.703      ;
; -1.706 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[12]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 3.814      ; 1.749      ;
; -1.698 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[8]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 3.800      ; 1.743      ;
; -1.646 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[15]$latch ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 3.802      ; 1.797      ;
; -1.622 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[15]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 3.802      ; 1.821      ;
; -1.608 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[10]$latch ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 3.825      ; 1.858      ;
; -1.598 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[11]$latch ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 3.737      ; 1.780      ;
; -1.574 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQ  ; mBUS:Bus|outData[12]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.463      ; 0.889      ;
; -1.570 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[13]$latch ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 3.826      ; 1.897      ;
; -1.569 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[8]$latch  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 3.800      ; 1.872      ;
; -1.553 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[9]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 3.734      ; 1.822      ;
; -1.536 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQ  ; mBUS:Bus|outData[10]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.474      ; 0.938      ;
; -1.525 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQ  ; mBUS:Bus|outData[14]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.460      ; 0.935      ;
; -1.499 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[9]$latch  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 3.734      ; 1.876      ;
; -1.482 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[14]$latch ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.961      ; 1.620      ;
; -1.445 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[14]_468   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.892      ; 1.588      ;
; -1.429 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[11]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 3.737      ; 1.949      ;
; -1.419 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[12]$latch ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.964      ; 1.686      ;
; -1.413 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQ  ; mBUS:Bus|outData[8]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.449      ; 1.036      ;
; -1.399 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[13]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 3.826      ; 2.068      ;
; -1.399 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[14]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.961      ; 1.703      ;
; -1.379 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQ  ; mBUS:Bus|outData[11]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.386      ; 1.007      ;
; -1.356 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[12]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.964      ; 1.749      ;
; -1.351 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[14]_468   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 3.742      ; 2.032      ;
; -1.348 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[8]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.950      ; 1.743      ;
; -1.322 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[10]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 3.825      ; 2.144      ;
; -1.296 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[15]$latch ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.952      ; 1.797      ;
; -1.275 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_9|outQ  ; mBUS:Bus|outData[14]_468   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.597      ; 1.322      ;
; -1.272 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[15]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.952      ; 1.821      ;
; -1.258 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[10]$latch ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.975      ; 1.858      ;
; -1.250 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQ  ; mBUS:Bus|outData[13]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.475      ; 1.225      ;
; -1.248 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[11]$latch ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.887      ; 1.780      ;
; -1.220 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[13]$latch ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.976      ; 1.897      ;
; -1.219 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[8]$latch  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.950      ; 1.872      ;
; -1.203 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[9]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.884      ; 1.822      ;
; -1.175 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ  ; mBUS:Bus|outData[14]_468   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.673      ; 1.498      ;
; -1.149 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[9]$latch  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.884      ; 1.876      ;
; -1.145 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQ  ; mBUS:Bus|outData[9]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.383      ; 1.238      ;
; -1.104 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[4]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.452      ; 1.489      ;
; -1.099 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQ  ; mBUS:Bus|outData[15]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.451      ; 1.352      ;
; -1.079 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[11]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.887      ; 1.949      ;
; -1.075 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_9|outQ  ; mBUS:Bus|outData[14]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.666      ; 1.591      ;
; -1.049 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[13]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.976      ; 2.068      ;
; -1.012 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_9|outQ  ; mBUS:Bus|outData[12]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.669      ; 1.657      ;
; -1.002 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQ  ; mBUS:Bus|outData[12]$latch ; inCLK                                                                                                            ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 1.891      ; 0.889      ;
; -1.001 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[14]_468   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.892      ; 2.032      ;
; -0.982 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[14]$latch ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 2.961      ; 1.620      ;
; -0.972 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[10]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.975      ; 2.144      ;
; -0.964 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQ  ; mBUS:Bus|outData[10]$latch ; inCLK                                                                                                            ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 1.902      ; 0.938      ;
; -0.963 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[5]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.527      ; 1.705      ;
; -0.953 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQ  ; mBUS:Bus|outData[14]$latch ; inCLK                                                                                                            ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 1.888      ; 0.935      ;
; -0.945 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[14]_468   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 2.892      ; 1.588      ;
; -0.937 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[1]$latch  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.451      ; 1.655      ;
; -0.919 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[12]$latch ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 2.964      ; 1.686      ;
; -0.915 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQ  ; mBUS:Bus|outData[14]_468   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.391      ; 1.476      ;
; -0.899 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[14]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 2.961      ; 1.703      ;
; -0.889 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_9|outQ  ; mBUS:Bus|outData[15]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.657      ; 1.768      ;
; -0.880 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_6|outData        ; mBUS:Bus|outData[14]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.389      ; 1.509      ;
; -0.856 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[2]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.453      ; 1.738      ;
; -0.856 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[12]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 2.964      ; 1.749      ;
; -0.851 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_9|outQ  ; mBUS:Bus|outData[10]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.680      ; 1.829      ;
; -0.848 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[8]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 2.950      ; 1.743      ;
; -0.841 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQ  ; mBUS:Bus|outData[8]$latch  ; inCLK                                                                                                            ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 1.877      ; 1.036      ;
; -0.841 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_9|outQ  ; mBUS:Bus|outData[11]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.592      ; 1.751      ;
; -0.839 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[3]$latch  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.397      ; 1.699      ;
; -0.839 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[7]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.456      ; 1.758      ;
; -0.837 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_6|outData        ; mBUS:Bus|outData[12]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.392      ; 1.555      ;
; -0.829 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_6|outData        ; mBUS:Bus|outData[8]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.378      ; 1.549      ;
; -0.828 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[5]$latch  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.527      ; 1.840      ;
; -0.814 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[4]$latch  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.452      ; 1.779      ;
; -0.813 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_9|outQ  ; mBUS:Bus|outData[13]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.681      ; 1.868      ;
; -0.807 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQ  ; mBUS:Bus|outData[11]$latch ; inCLK                                                                                                            ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 1.814      ; 1.007      ;
; -0.796 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[15]$latch ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 2.952      ; 1.797      ;
; -0.793 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[6]$latch  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.442      ; 1.790      ;
; -0.789 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[7]$latch  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.456      ; 1.808      ;
; -0.786 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[2]$latch  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.453      ; 1.808      ;
; -0.772 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mBUS:Bus|outData[15]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 2.952      ; 1.821      ;
; -0.771 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ  ; mBUS:Bus|outData[14]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.742      ; 1.971      ;
; -0.758 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mBUS:Bus|outData[10]$latch ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 2.975      ; 1.858      ;
+--------+------------------------------------------------------------------------------------------------------------------+----------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData'                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                        ; To Node                                                                                                          ; Launch Clock                                                                                              ; Latch Clock                                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -3.712 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -2.100     ; 2.644      ;
; -3.695 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -2.100     ; 2.627      ;
; -3.655 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -2.100     ; 2.587      ;
; -3.623 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_9|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -2.024     ; 2.631      ;
; -3.606 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_9|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -2.024     ; 2.614      ;
; -3.597 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -2.100     ; 2.529      ;
; -3.566 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_9|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -2.024     ; 2.574      ;
; -3.565 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -2.100     ; 2.497      ;
; -3.508 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_9|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -2.024     ; 2.516      ;
; -3.488 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_10|outQ ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.902     ; 2.618      ;
; -3.476 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_9|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -2.024     ; 2.484      ;
; -3.471 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_10|outQ ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.902     ; 2.601      ;
; -3.454 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_7|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.859     ; 2.627      ;
; -3.440 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_11|outQ ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.649     ; 2.823      ;
; -3.437 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_7|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.859     ; 2.610      ;
; -3.431 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_10|outQ ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.902     ; 2.561      ;
; -3.423 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_5|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.700     ; 2.755      ;
; -3.423 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_11|outQ ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.649     ; 2.806      ;
; -3.406 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_5|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.700     ; 2.738      ;
; -3.397 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_7|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.859     ; 2.570      ;
; -3.383 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_11|outQ ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.649     ; 2.766      ;
; -3.374 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_4|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.704     ; 2.702      ;
; -3.373 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_10|outQ ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.902     ; 2.503      ;
; -3.366 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_5|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.700     ; 2.698      ;
; -3.357 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_4|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.704     ; 2.685      ;
; -3.341 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_10|outQ ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.902     ; 2.471      ;
; -3.339 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_7|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.859     ; 2.512      ;
; -3.325 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_11|outQ ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.649     ; 2.708      ;
; -3.317 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_4|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.704     ; 2.645      ;
; -3.308 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_5|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.700     ; 2.640      ;
; -3.307 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_7|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.859     ; 2.480      ;
; -3.293 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_11|outQ ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.649     ; 2.676      ;
; -3.289 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_6|outQ  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -2.099     ; 2.222      ;
; -3.276 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_5|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.700     ; 2.608      ;
; -3.275 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_1|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.715     ; 2.592      ;
; -3.264 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_14|outQ ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.730     ; 2.566      ;
; -3.261 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_13|outQ ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.716     ; 2.577      ;
; -3.260 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.818     ; 2.474      ;
; -3.259 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_4|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.704     ; 2.587      ;
; -3.258 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_1|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.715     ; 2.575      ;
; -3.255 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_2|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.708     ; 2.579      ;
; -3.247 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_14|outQ ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.730     ; 2.549      ;
; -3.244 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_13|outQ ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.716     ; 2.560      ;
; -3.243 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.818     ; 2.457      ;
; -3.238 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_2|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.708     ; 2.562      ;
; -3.227 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_4|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.704     ; 2.555      ;
; -3.218 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_1|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.715     ; 2.535      ;
; -3.207 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_14|outQ ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.730     ; 2.509      ;
; -3.204 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_13|outQ ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.716     ; 2.520      ;
; -3.203 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.818     ; 2.417      ;
; -3.200 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_6|outQ  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_9|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -2.023     ; 2.209      ;
; -3.198 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_2|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.708     ; 2.522      ;
; -3.160 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_1|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.715     ; 2.477      ;
; -3.149 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_14|outQ ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.730     ; 2.451      ;
; -3.146 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_13|outQ ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.716     ; 2.462      ;
; -3.145 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.818     ; 2.359      ;
; -3.140 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_2|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.708     ; 2.464      ;
; -3.140 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.528     ; 2.644      ;
; -3.128 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_1|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.715     ; 2.445      ;
; -3.123 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.528     ; 2.627      ;
; -3.117 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_14|outQ ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.730     ; 2.419      ;
; -3.114 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_13|outQ ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.716     ; 2.430      ;
; -3.113 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.818     ; 2.327      ;
; -3.108 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_2|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.708     ; 2.432      ;
; -3.106 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_16|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -2.111     ; 2.027      ;
; -3.083 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.528     ; 2.587      ;
; -3.065 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_6|outQ  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_10|outQ ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.901     ; 2.196      ;
; -3.051 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_9|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.452     ; 2.631      ;
; -3.034 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_9|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.452     ; 2.614      ;
; -3.031 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_6|outQ  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_7|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.858     ; 2.205      ;
; -3.025 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.528     ; 2.529      ;
; -3.017 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_16|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_9|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -2.035     ; 2.014      ;
; -3.017 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_6|outQ  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_11|outQ ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.648     ; 2.401      ;
; -3.000 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_6|outQ  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_5|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.699     ; 2.333      ;
; -2.994 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_9|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.452     ; 2.574      ;
; -2.993 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.528     ; 2.497      ;
; -2.951 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_6|outQ  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_4|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.703     ; 2.280      ;
; -2.936 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_9|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.452     ; 2.516      ;
; -2.916 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_10|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.330     ; 2.618      ;
; -2.904 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_9|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.452     ; 2.484      ;
; -2.899 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_10|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.330     ; 2.601      ;
; -2.882 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_16|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_10|outQ ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.913     ; 2.001      ;
; -2.882 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_7|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.287     ; 2.627      ;
; -2.868 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_11|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.077     ; 2.823      ;
; -2.865 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_7|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.287     ; 2.610      ;
; -2.859 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_10|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.330     ; 2.561      ;
; -2.852 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_6|outQ  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_1|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.714     ; 2.170      ;
; -2.851 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_5|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.128     ; 2.755      ;
; -2.851 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_11|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.077     ; 2.806      ;
; -2.848 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_16|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_7|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.870     ; 2.010      ;
; -2.841 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_6|outQ  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_14|outQ ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.729     ; 2.144      ;
; -2.838 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_6|outQ  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_13|outQ ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.715     ; 2.155      ;
; -2.837 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_6|outQ  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.817     ; 2.052      ;
; -2.836 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_12|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -2.097     ; 1.771      ;
; -2.834 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_16|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_11|outQ ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.660     ; 2.206      ;
; -2.834 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_5|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.128     ; 2.738      ;
; -2.832 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_6|outQ  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_2|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.707     ; 2.157      ;
; -2.825 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_7|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.287     ; 2.570      ;
; -2.817 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_16|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_5|outQ  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.711     ; 2.138      ;
; -2.811 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_11|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.000        ; -1.077     ; 2.766      ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'inCLK'                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                        ; To Node                                                                                                          ; Launch Clock                                                                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -3.140 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.528     ; 2.644      ;
; -3.123 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.528     ; 2.627      ;
; -3.083 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.528     ; 2.587      ;
; -3.051 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_9|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.452     ; 2.631      ;
; -3.034 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_9|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.452     ; 2.614      ;
; -3.025 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.528     ; 2.529      ;
; -2.994 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_9|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.452     ; 2.574      ;
; -2.993 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.528     ; 2.497      ;
; -2.936 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_9|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.452     ; 2.516      ;
; -2.916 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_10|outQ ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.330     ; 2.618      ;
; -2.904 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_9|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.452     ; 2.484      ;
; -2.899 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_10|outQ ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.330     ; 2.601      ;
; -2.882 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_7|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.287     ; 2.627      ;
; -2.868 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_11|outQ ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.077     ; 2.823      ;
; -2.865 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_7|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.287     ; 2.610      ;
; -2.859 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_10|outQ ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.330     ; 2.561      ;
; -2.851 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_5|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.128     ; 2.755      ;
; -2.851 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_11|outQ ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.077     ; 2.806      ;
; -2.834 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_5|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.128     ; 2.738      ;
; -2.825 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_7|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.287     ; 2.570      ;
; -2.811 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_11|outQ ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.077     ; 2.766      ;
; -2.802 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_4|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.132     ; 2.702      ;
; -2.801 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_10|outQ ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.330     ; 2.503      ;
; -2.794 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_5|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.128     ; 2.698      ;
; -2.785 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_4|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.132     ; 2.685      ;
; -2.769 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_10|outQ ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.330     ; 2.471      ;
; -2.767 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_7|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.287     ; 2.512      ;
; -2.753 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_11|outQ ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.077     ; 2.708      ;
; -2.745 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_4|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.132     ; 2.645      ;
; -2.736 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_5|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.128     ; 2.640      ;
; -2.735 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_7|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.287     ; 2.480      ;
; -2.721 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_11|outQ ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.077     ; 2.676      ;
; -2.717 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_6|outQ  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.527     ; 2.222      ;
; -2.704 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_5|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.128     ; 2.608      ;
; -2.703 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_1|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.143     ; 2.592      ;
; -2.692 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_14|outQ ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.158     ; 2.566      ;
; -2.689 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_13|outQ ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.144     ; 2.577      ;
; -2.688 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.246     ; 2.474      ;
; -2.687 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_4|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.132     ; 2.587      ;
; -2.686 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_1|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.143     ; 2.575      ;
; -2.683 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_2|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.136     ; 2.579      ;
; -2.675 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_14|outQ ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.158     ; 2.549      ;
; -2.672 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_13|outQ ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.144     ; 2.560      ;
; -2.671 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.246     ; 2.457      ;
; -2.666 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_2|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.136     ; 2.562      ;
; -2.655 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_4|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.132     ; 2.555      ;
; -2.646 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_1|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.143     ; 2.535      ;
; -2.635 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_14|outQ ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.158     ; 2.509      ;
; -2.632 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_13|outQ ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.144     ; 2.520      ;
; -2.631 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.246     ; 2.417      ;
; -2.628 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_6|outQ  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_9|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.451     ; 2.209      ;
; -2.626 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_2|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.136     ; 2.522      ;
; -2.588 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_1|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.143     ; 2.477      ;
; -2.577 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_14|outQ ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.158     ; 2.451      ;
; -2.574 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_13|outQ ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.144     ; 2.462      ;
; -2.573 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.246     ; 2.359      ;
; -2.568 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_2|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.136     ; 2.464      ;
; -2.568 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; -0.956     ; 2.644      ;
; -2.556 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_1|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.143     ; 2.445      ;
; -2.551 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; -0.956     ; 2.627      ;
; -2.545 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_14|outQ ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.158     ; 2.419      ;
; -2.542 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_13|outQ ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.144     ; 2.430      ;
; -2.541 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.246     ; 2.327      ;
; -2.536 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_2|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.136     ; 2.432      ;
; -2.534 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_16|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.539     ; 2.027      ;
; -2.511 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; -0.956     ; 2.587      ;
; -2.493 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_6|outQ  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_10|outQ ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.329     ; 2.196      ;
; -2.479 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_9|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; -0.880     ; 2.631      ;
; -2.462 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_9|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; -0.880     ; 2.614      ;
; -2.459 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_6|outQ  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_7|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.286     ; 2.205      ;
; -2.453 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; -0.956     ; 2.529      ;
; -2.445 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_16|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_9|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.463     ; 2.014      ;
; -2.445 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_6|outQ  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_11|outQ ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.076     ; 2.401      ;
; -2.428 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_6|outQ  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_5|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.127     ; 2.333      ;
; -2.422 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_9|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; -0.880     ; 2.574      ;
; -2.421 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; -0.956     ; 2.497      ;
; -2.379 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_6|outQ  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_4|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.131     ; 2.280      ;
; -2.364 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_9|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; -0.880     ; 2.516      ;
; -2.344 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_10|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; -0.758     ; 2.618      ;
; -2.332 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_9|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; -0.880     ; 2.484      ;
; -2.327 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_10|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; -0.758     ; 2.601      ;
; -2.310 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_16|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_10|outQ ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.341     ; 2.001      ;
; -2.310 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_7|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; -0.715     ; 2.627      ;
; -2.296 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_11|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; -0.505     ; 2.823      ;
; -2.293 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_7|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; -0.715     ; 2.610      ;
; -2.287 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_10|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; -0.758     ; 2.561      ;
; -2.280 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_6|outQ  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_1|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.142     ; 2.170      ;
; -2.279 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_5|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; -0.556     ; 2.755      ;
; -2.279 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_11|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; -0.505     ; 2.806      ;
; -2.276 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_16|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_7|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.298     ; 2.010      ;
; -2.269 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_6|outQ  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_14|outQ ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.157     ; 2.144      ;
; -2.266 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_6|outQ  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_13|outQ ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.143     ; 2.155      ;
; -2.265 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_6|outQ  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.245     ; 2.052      ;
; -2.264 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_12|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.525     ; 1.771      ;
; -2.262 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_16|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_11|outQ ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.088     ; 2.206      ;
; -2.262 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_5|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; -0.556     ; 2.738      ;
; -2.260 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_6|outQ  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_2|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.135     ; 2.157      ;
; -2.253 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_7|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; -0.715     ; 2.570      ;
; -2.245 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_16|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_5|outQ  ; inCLK                                                                                                     ; inCLK       ; 1.000        ; -1.139     ; 2.138      ;
; -2.239 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_11|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 1.000        ; -0.505     ; 2.766      ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ'                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node                    ; Launch Clock                                                                                              ; Latch Clock                                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.962 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData       ; mBUS:Bus|outData[14]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.208     ; 1.314      ;
; -1.936 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData       ; mBUS:Bus|outData[14]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.208     ; 1.288      ;
; -1.905 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData       ; mBUS:Bus|outData[14]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.208     ; 1.257      ;
; -1.897 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData       ; mBUS:Bus|outData[14]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.208     ; 1.249      ;
; -1.809 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData       ; mBUS:Bus|outData[8]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.219     ; 1.323      ;
; -1.800 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData       ; mBUS:Bus|outData[14]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.208     ; 1.152      ;
; -1.783 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData       ; mBUS:Bus|outData[8]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.219     ; 1.297      ;
; -1.752 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData       ; mBUS:Bus|outData[8]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.219     ; 1.266      ;
; -1.744 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData       ; mBUS:Bus|outData[8]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.219     ; 1.258      ;
; -1.718 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_6|outQ ; mBUS:Bus|outData[14]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.207     ; 1.071      ;
; -1.716 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData       ; mBUS:Bus|outData[13]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.193     ; 1.364      ;
; -1.690 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData       ; mBUS:Bus|outData[13]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.193     ; 1.338      ;
; -1.665 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData       ; mBUS:Bus|outData[6]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -0.727     ; 1.437      ;
; -1.663 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData       ; mBUS:Bus|outData[7]_307    ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -0.771     ; 1.543      ;
; -1.659 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData       ; mBUS:Bus|outData[13]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.193     ; 1.307      ;
; -1.651 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData       ; mBUS:Bus|outData[13]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.193     ; 1.299      ;
; -1.647 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData       ; mBUS:Bus|outData[8]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.219     ; 1.161      ;
; -1.639 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData       ; mBUS:Bus|outData[6]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -0.727     ; 1.411      ;
; -1.637 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData       ; mBUS:Bus|outData[7]_307    ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -0.771     ; 1.517      ;
; -1.623 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData       ; mBUS:Bus|outData[10]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.194     ; 1.364      ;
; -1.620 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData       ; mBUS:Bus|outData[11]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.282     ; 1.330      ;
; -1.618 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData       ; mBUS:Bus|outData[9]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.285     ; 1.334      ;
; -1.608 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData       ; mBUS:Bus|outData[6]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -0.727     ; 1.380      ;
; -1.606 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData       ; mBUS:Bus|outData[7]_307    ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -0.771     ; 1.486      ;
; -1.600 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData       ; mBUS:Bus|outData[6]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -0.727     ; 1.372      ;
; -1.598 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData       ; mBUS:Bus|outData[7]_307    ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -0.771     ; 1.478      ;
; -1.597 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData       ; mBUS:Bus|outData[10]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.194     ; 1.338      ;
; -1.594 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData       ; mBUS:Bus|outData[11]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.282     ; 1.304      ;
; -1.592 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData       ; mBUS:Bus|outData[9]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.285     ; 1.308      ;
; -1.575 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData       ; mBUS:Bus|outData[3]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -0.772     ; 1.447      ;
; -1.574 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData       ; mBUS:Bus|outData[1]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -0.718     ; 1.452      ;
; -1.573 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData       ; mBUS:Bus|outData[4]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -0.717     ; 1.456      ;
; -1.571 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData       ; mBUS:Bus|outData[7]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -0.713     ; 1.456      ;
; -1.566 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData       ; mBUS:Bus|outData[10]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.194     ; 1.307      ;
; -1.565 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_6|outQ ; mBUS:Bus|outData[8]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.218     ; 1.080      ;
; -1.563 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData       ; mBUS:Bus|outData[11]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.282     ; 1.273      ;
; -1.561 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData       ; mBUS:Bus|outData[9]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.285     ; 1.277      ;
; -1.558 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData       ; mBUS:Bus|outData[10]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.194     ; 1.299      ;
; -1.555 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData       ; mBUS:Bus|outData[11]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.282     ; 1.265      ;
; -1.554 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData       ; mBUS:Bus|outData[13]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.193     ; 1.202      ;
; -1.553 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData       ; mBUS:Bus|outData[9]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.285     ; 1.269      ;
; -1.550 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData       ; mBUS:Bus|outData[2]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -0.716     ; 1.432      ;
; -1.549 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData       ; mBUS:Bus|outData[3]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -0.772     ; 1.421      ;
; -1.548 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData       ; mBUS:Bus|outData[1]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -0.718     ; 1.426      ;
; -1.547 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData       ; mBUS:Bus|outData[4]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -0.717     ; 1.430      ;
; -1.545 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData       ; mBUS:Bus|outData[7]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -0.713     ; 1.430      ;
; -1.542 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData       ; mBUS:Bus|outData[15]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.217     ; 1.339      ;
; -1.525 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData       ; mBUS:Bus|outData[14]_468   ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.277     ; 1.308      ;
; -1.524 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData       ; mBUS:Bus|outData[2]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -0.716     ; 1.406      ;
; -1.524 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData       ; mBUS:Bus|outData[12]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.205     ; 1.336      ;
; -1.518 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData       ; mBUS:Bus|outData[5]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -0.642     ; 1.412      ;
; -1.518 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData       ; mBUS:Bus|outData[3]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -0.772     ; 1.390      ;
; -1.517 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData       ; mBUS:Bus|outData[1]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -0.718     ; 1.395      ;
; -1.516 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData       ; mBUS:Bus|outData[4]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -0.717     ; 1.399      ;
; -1.516 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData       ; mBUS:Bus|outData[15]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.217     ; 1.313      ;
; -1.514 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData       ; mBUS:Bus|outData[7]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -0.713     ; 1.399      ;
; -1.510 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData       ; mBUS:Bus|outData[3]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -0.772     ; 1.382      ;
; -1.509 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData       ; mBUS:Bus|outData[1]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -0.718     ; 1.387      ;
; -1.508 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData       ; mBUS:Bus|outData[4]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -0.717     ; 1.391      ;
; -1.506 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData       ; mBUS:Bus|outData[7]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -0.713     ; 1.391      ;
; -1.503 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData       ; mBUS:Bus|outData[6]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -0.727     ; 1.275      ;
; -1.501 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData       ; mBUS:Bus|outData[7]_307    ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -0.771     ; 1.381      ;
; -1.499 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData       ; mBUS:Bus|outData[14]_468   ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.277     ; 1.282      ;
; -1.498 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData       ; mBUS:Bus|outData[12]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.205     ; 1.310      ;
; -1.493 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData       ; mBUS:Bus|outData[2]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -0.716     ; 1.375      ;
; -1.492 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData       ; mBUS:Bus|outData[5]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -0.642     ; 1.386      ;
; -1.485 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData       ; mBUS:Bus|outData[2]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -0.716     ; 1.367      ;
; -1.485 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData       ; mBUS:Bus|outData[15]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.217     ; 1.282      ;
; -1.477 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData       ; mBUS:Bus|outData[15]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.217     ; 1.274      ;
; -1.472 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_6|outQ ; mBUS:Bus|outData[13]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.192     ; 1.121      ;
; -1.468 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData       ; mBUS:Bus|outData[14]_468   ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.277     ; 1.251      ;
; -1.467 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData       ; mBUS:Bus|outData[12]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.205     ; 1.279      ;
; -1.461 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData       ; mBUS:Bus|outData[5]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -0.642     ; 1.355      ;
; -1.461 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData       ; mBUS:Bus|outData[10]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.194     ; 1.202      ;
; -1.460 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData       ; mBUS:Bus|outData[14]_468   ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.277     ; 1.243      ;
; -1.459 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData       ; mBUS:Bus|outData[12]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.205     ; 1.271      ;
; -1.458 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData       ; mBUS:Bus|outData[11]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.282     ; 1.168      ;
; -1.456 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData       ; mBUS:Bus|outData[9]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.285     ; 1.172      ;
; -1.453 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_3|outData       ; mBUS:Bus|outData[5]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -0.642     ; 1.347      ;
; -1.421 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_6|outQ ; mBUS:Bus|outData[6]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -0.726     ; 1.194      ;
; -1.419 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_6|outQ ; mBUS:Bus|outData[7]_307    ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -0.770     ; 1.300      ;
; -1.413 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData       ; mBUS:Bus|outData[3]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -0.772     ; 1.285      ;
; -1.412 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData       ; mBUS:Bus|outData[1]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -0.718     ; 1.290      ;
; -1.411 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData       ; mBUS:Bus|outData[4]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -0.717     ; 1.294      ;
; -1.409 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData       ; mBUS:Bus|outData[7]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -0.713     ; 1.294      ;
; -1.390 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_1|outData       ; mBUS:Bus|outData[14]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; 0.364      ; 1.314      ;
; -1.388 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData       ; mBUS:Bus|outData[2]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -0.716     ; 1.270      ;
; -1.380 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData       ; mBUS:Bus|outData[15]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.217     ; 1.177      ;
; -1.379 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_6|outQ ; mBUS:Bus|outData[10]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.193     ; 1.121      ;
; -1.376 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_6|outQ ; mBUS:Bus|outData[11]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.281     ; 1.087      ;
; -1.374 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_6|outQ ; mBUS:Bus|outData[9]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.284     ; 1.091      ;
; -1.364 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_5|outData       ; mBUS:Bus|outData[14]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; 0.364      ; 1.288      ;
; -1.363 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData       ; mBUS:Bus|outData[14]_468   ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.277     ; 1.146      ;
; -1.362 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData       ; mBUS:Bus|outData[12]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; -0.205     ; 1.174      ;
; -1.356 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_7|outData       ; mBUS:Bus|outData[5]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -0.642     ; 1.250      ;
; -1.333 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_2|outData       ; mBUS:Bus|outData[14]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.500        ; 0.364      ; 1.257      ;
; -1.331 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_6|outQ ; mBUS:Bus|outData[3]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -0.771     ; 1.204      ;
; -1.330 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_6|outQ ; mBUS:Bus|outData[1]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -0.717     ; 1.209      ;
; -1.329 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_6|outQ ; mBUS:Bus|outData[4]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -0.716     ; 1.213      ;
; -1.327 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_6|outQ ; mBUS:Bus|outData[7]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 1.000        ; -0.712     ; 1.213      ;
+--------+-----------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData'                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node                    ; Launch Clock                                                                                              ; Latch Clock                                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -3.871 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[14]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 5.139      ; 1.409      ;
; -3.852 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[12]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 5.142      ; 1.431      ;
; -3.851 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[8]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 5.128      ; 1.418      ;
; -3.837 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[15]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 5.130      ; 1.434      ;
; -3.836 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[13]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 5.154      ; 1.459      ;
; -3.835 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[10]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 5.153      ; 1.459      ;
; -3.808 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[14]_468   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 5.070      ; 1.403      ;
; -3.781 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[11]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 5.065      ; 1.425      ;
; -3.774 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[9]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 5.062      ; 1.429      ;
; -3.705 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[14]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 4.973      ; 1.409      ;
; -3.686 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[12]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 4.976      ; 1.431      ;
; -3.685 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[8]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 4.962      ; 1.418      ;
; -3.671 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[15]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 4.964      ; 1.434      ;
; -3.670 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[13]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 4.988      ; 1.459      ;
; -3.669 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[10]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 4.987      ; 1.459      ;
; -3.642 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[14]_468   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 4.904      ; 1.403      ;
; -3.615 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[11]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 4.899      ; 1.425      ;
; -3.608 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[9]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 4.896      ; 1.429      ;
; -3.371 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[14]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 5.139      ; 1.409      ;
; -3.352 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[12]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 5.142      ; 1.431      ;
; -3.351 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[8]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 5.128      ; 1.418      ;
; -3.337 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[15]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 5.130      ; 1.434      ;
; -3.336 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[13]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 5.154      ; 1.459      ;
; -3.335 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[10]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 5.153      ; 1.459      ;
; -3.308 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[14]_468   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 5.070      ; 1.403      ;
; -3.281 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[11]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 5.065      ; 1.425      ;
; -3.274 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[9]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 5.062      ; 1.429      ;
; -3.205 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[14]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 4.973      ; 1.409      ;
; -3.186 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[12]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 4.976      ; 1.431      ;
; -3.185 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[8]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 4.962      ; 1.418      ;
; -3.171 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[15]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 4.964      ; 1.434      ;
; -3.170 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[13]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 4.988      ; 1.459      ;
; -3.169 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[10]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 4.987      ; 1.459      ;
; -3.142 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[14]_468   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 4.904      ; 1.403      ;
; -3.115 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[11]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 4.899      ; 1.425      ;
; -3.108 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[9]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 4.896      ; 1.429      ;
; -2.718 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ ; mBUS:Bus|outData[14]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 4.070      ; 1.352      ;
; -2.699 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ ; mBUS:Bus|outData[12]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 4.073      ; 1.374      ;
; -2.698 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ ; mBUS:Bus|outData[8]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 4.059      ; 1.361      ;
; -2.684 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ ; mBUS:Bus|outData[15]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 4.061      ; 1.377      ;
; -2.683 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ ; mBUS:Bus|outData[13]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 4.085      ; 1.402      ;
; -2.682 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ ; mBUS:Bus|outData[10]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 4.084      ; 1.402      ;
; -2.655 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ ; mBUS:Bus|outData[14]_468   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 4.001      ; 1.346      ;
; -2.628 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ ; mBUS:Bus|outData[11]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 3.996      ; 1.368      ;
; -2.621 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ ; mBUS:Bus|outData[9]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 3.993      ; 1.372      ;
; -2.526 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_4|outData       ; mBUS:Bus|outData[14]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 3.823      ; 1.297      ;
; -2.507 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_4|outData       ; mBUS:Bus|outData[12]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 3.826      ; 1.319      ;
; -2.506 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_4|outData       ; mBUS:Bus|outData[8]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 3.812      ; 1.306      ;
; -2.492 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_4|outData       ; mBUS:Bus|outData[15]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 3.814      ; 1.322      ;
; -2.491 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_4|outData       ; mBUS:Bus|outData[13]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 3.838      ; 1.347      ;
; -2.490 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_4|outData       ; mBUS:Bus|outData[10]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 3.837      ; 1.347      ;
; -2.463 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_4|outData       ; mBUS:Bus|outData[14]_468   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 3.754      ; 1.291      ;
; -2.436 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_4|outData       ; mBUS:Bus|outData[11]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 3.749      ; 1.313      ;
; -2.429 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_4|outData       ; mBUS:Bus|outData[9]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 3.746      ; 1.317      ;
; -2.391 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[5]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 3.757      ; 1.507      ;
; -2.308 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_6|outData       ; mBUS:Bus|outData[14]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 3.717      ; 1.409      ;
; -2.297 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[2]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 3.683      ; 1.527      ;
; -2.289 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_6|outData       ; mBUS:Bus|outData[12]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 3.720      ; 1.431      ;
; -2.288 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_6|outData       ; mBUS:Bus|outData[8]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 3.706      ; 1.418      ;
; -2.281 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[6]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 3.672      ; 1.532      ;
; -2.276 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[7]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 3.686      ; 1.551      ;
; -2.275 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[1]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 3.681      ; 1.547      ;
; -2.274 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_6|outData       ; mBUS:Bus|outData[15]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 3.708      ; 1.434      ;
; -2.273 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_6|outData       ; mBUS:Bus|outData[13]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 3.732      ; 1.459      ;
; -2.272 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[4]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 3.682      ; 1.551      ;
; -2.272 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_6|outData       ; mBUS:Bus|outData[10]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 3.731      ; 1.459      ;
; -2.245 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_6|outData       ; mBUS:Bus|outData[14]_468   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 3.648      ; 1.403      ;
; -2.226 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[3]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 3.627      ; 1.542      ;
; -2.218 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_6|outData       ; mBUS:Bus|outData[11]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 3.643      ; 1.425      ;
; -2.211 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_6|outData       ; mBUS:Bus|outData[9]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 3.640      ; 1.429      ;
; -2.146 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ ; mBUS:Bus|outData[14]$latch ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 3.498      ; 1.352      ;
; -2.131 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[7]_307    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 3.628      ; 1.638      ;
; -2.127 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ ; mBUS:Bus|outData[12]$latch ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 3.501      ; 1.374      ;
; -2.126 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ ; mBUS:Bus|outData[8]$latch  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 3.487      ; 1.361      ;
; -2.112 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ ; mBUS:Bus|outData[15]$latch ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 3.489      ; 1.377      ;
; -2.111 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ ; mBUS:Bus|outData[13]$latch ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 3.513      ; 1.402      ;
; -2.110 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ ; mBUS:Bus|outData[10]$latch ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 3.512      ; 1.402      ;
; -2.083 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ ; mBUS:Bus|outData[14]_468   ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 3.429      ; 1.346      ;
; -2.056 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ ; mBUS:Bus|outData[11]$latch ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 3.424      ; 1.368      ;
; -2.052 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ ; mBUS:Bus|outData[14]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 3.904      ; 1.352      ;
; -2.049 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ ; mBUS:Bus|outData[9]$latch  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 3.421      ; 1.372      ;
; -2.036 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[5]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 3.402      ; 1.507      ;
; -2.033 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ ; mBUS:Bus|outData[12]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 3.907      ; 1.374      ;
; -2.032 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ ; mBUS:Bus|outData[8]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 3.893      ; 1.361      ;
; -2.018 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ ; mBUS:Bus|outData[15]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 3.895      ; 1.377      ;
; -2.017 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ ; mBUS:Bus|outData[13]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 3.919      ; 1.402      ;
; -2.016 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ ; mBUS:Bus|outData[10]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 3.918      ; 1.402      ;
; -1.989 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ ; mBUS:Bus|outData[14]_468   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 3.835      ; 1.346      ;
; -1.962 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ ; mBUS:Bus|outData[11]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 3.830      ; 1.368      ;
; -1.955 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ ; mBUS:Bus|outData[9]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -0.500       ; 3.827      ; 1.372      ;
; -1.954 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_4|outData       ; mBUS:Bus|outData[14]$latch ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 3.251      ; 1.297      ;
; -1.942 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[2]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 3.328      ; 1.527      ;
; -1.935 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_4|outData       ; mBUS:Bus|outData[12]$latch ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 3.254      ; 1.319      ;
; -1.934 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_4|outData       ; mBUS:Bus|outData[8]$latch  ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 3.240      ; 1.306      ;
; -1.926 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[6]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 3.317      ; 1.532      ;
; -1.921 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[7]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 3.331      ; 1.551      ;
; -1.920 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_4|outData       ; mBUS:Bus|outData[15]$latch ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 3.242      ; 1.322      ;
; -1.920 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[1]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 3.326      ; 1.547      ;
; -1.919 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_4|outData       ; mBUS:Bus|outData[13]$latch ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 3.266      ; 1.347      ;
; -1.918 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_4|outData       ; mBUS:Bus|outData[10]$latch ; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 0.000        ; 3.265      ; 1.347      ;
+--------+-----------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ'                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node                    ; Launch Clock                                                                                              ; Latch Clock                                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.543 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[14]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 3.811      ; 1.409      ;
; -2.524 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[12]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 3.814      ; 1.431      ;
; -2.523 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[8]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 3.800      ; 1.418      ;
; -2.509 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[15]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 3.802      ; 1.434      ;
; -2.508 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[13]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 3.826      ; 1.459      ;
; -2.507 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[10]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 3.825      ; 1.459      ;
; -2.480 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[14]_468   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 3.742      ; 1.403      ;
; -2.453 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[11]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 3.737      ; 1.425      ;
; -2.446 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[9]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 3.734      ; 1.429      ;
; -2.043 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[14]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 3.811      ; 1.409      ;
; -2.024 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[12]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 3.814      ; 1.431      ;
; -2.023 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[8]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 3.800      ; 1.418      ;
; -2.009 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[15]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 3.802      ; 1.434      ;
; -2.008 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[13]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 3.826      ; 1.459      ;
; -2.007 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[10]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 3.825      ; 1.459      ;
; -1.980 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[14]_468   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 3.742      ; 1.403      ;
; -1.953 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[11]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 3.737      ; 1.425      ;
; -1.946 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[9]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 3.734      ; 1.429      ;
; -1.693 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[14]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.961      ; 1.409      ;
; -1.674 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[12]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.964      ; 1.431      ;
; -1.673 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[8]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.950      ; 1.418      ;
; -1.659 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[15]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.952      ; 1.434      ;
; -1.658 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[13]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.976      ; 1.459      ;
; -1.657 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[10]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.975      ; 1.459      ;
; -1.630 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[14]_468   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.892      ; 1.403      ;
; -1.603 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[11]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.887      ; 1.425      ;
; -1.596 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[9]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.884      ; 1.429      ;
; -1.390 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ ; mBUS:Bus|outData[14]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.742      ; 1.352      ;
; -1.371 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ ; mBUS:Bus|outData[12]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.745      ; 1.374      ;
; -1.370 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ ; mBUS:Bus|outData[8]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.731      ; 1.361      ;
; -1.356 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ ; mBUS:Bus|outData[15]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.733      ; 1.377      ;
; -1.355 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ ; mBUS:Bus|outData[13]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.757      ; 1.402      ;
; -1.354 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ ; mBUS:Bus|outData[10]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.756      ; 1.402      ;
; -1.327 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ ; mBUS:Bus|outData[14]_468   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.673      ; 1.346      ;
; -1.300 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ ; mBUS:Bus|outData[11]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.668      ; 1.368      ;
; -1.293 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ ; mBUS:Bus|outData[9]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.665      ; 1.372      ;
; -1.198 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_4|outData       ; mBUS:Bus|outData[14]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.495      ; 1.297      ;
; -1.193 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[14]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 2.961      ; 1.409      ;
; -1.179 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_4|outData       ; mBUS:Bus|outData[12]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.498      ; 1.319      ;
; -1.178 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_4|outData       ; mBUS:Bus|outData[8]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.484      ; 1.306      ;
; -1.174 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[12]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 2.964      ; 1.431      ;
; -1.173 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[8]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 2.950      ; 1.418      ;
; -1.164 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_4|outData       ; mBUS:Bus|outData[15]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.486      ; 1.322      ;
; -1.163 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_4|outData       ; mBUS:Bus|outData[13]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.510      ; 1.347      ;
; -1.162 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_4|outData       ; mBUS:Bus|outData[10]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.509      ; 1.347      ;
; -1.161 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[5]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.527      ; 1.507      ;
; -1.159 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[15]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 2.952      ; 1.434      ;
; -1.158 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[13]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 2.976      ; 1.459      ;
; -1.157 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[10]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 2.975      ; 1.459      ;
; -1.135 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_4|outData       ; mBUS:Bus|outData[14]_468   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.426      ; 1.291      ;
; -1.130 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[14]_468   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 2.892      ; 1.403      ;
; -1.108 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_4|outData       ; mBUS:Bus|outData[11]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.421      ; 1.313      ;
; -1.103 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[11]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 2.887      ; 1.425      ;
; -1.101 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_4|outData       ; mBUS:Bus|outData[9]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.418      ; 1.317      ;
; -1.096 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[9]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 2.884      ; 1.429      ;
; -1.067 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[2]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.453      ; 1.527      ;
; -1.051 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[6]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.442      ; 1.532      ;
; -1.046 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[7]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.456      ; 1.551      ;
; -1.045 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[1]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.451      ; 1.547      ;
; -1.042 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[4]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.452      ; 1.551      ;
; -0.996 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[3]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.397      ; 1.542      ;
; -0.980 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_6|outData       ; mBUS:Bus|outData[14]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.389      ; 1.409      ;
; -0.961 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_6|outData       ; mBUS:Bus|outData[12]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.392      ; 1.431      ;
; -0.960 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_6|outData       ; mBUS:Bus|outData[8]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.378      ; 1.418      ;
; -0.946 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_6|outData       ; mBUS:Bus|outData[15]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.380      ; 1.434      ;
; -0.945 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_6|outData       ; mBUS:Bus|outData[13]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.404      ; 1.459      ;
; -0.944 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_6|outData       ; mBUS:Bus|outData[10]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.403      ; 1.459      ;
; -0.917 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_6|outData       ; mBUS:Bus|outData[14]_468   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.320      ; 1.403      ;
; -0.901 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[7]_307    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.398      ; 1.638      ;
; -0.890 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_6|outData       ; mBUS:Bus|outData[11]$latch ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.315      ; 1.425      ;
; -0.883 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_6|outData       ; mBUS:Bus|outData[9]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.312      ; 1.429      ;
; -0.818 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ ; mBUS:Bus|outData[14]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.170      ; 1.352      ;
; -0.799 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ ; mBUS:Bus|outData[12]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.173      ; 1.374      ;
; -0.798 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ ; mBUS:Bus|outData[8]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.159      ; 1.361      ;
; -0.784 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ ; mBUS:Bus|outData[15]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.161      ; 1.377      ;
; -0.783 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ ; mBUS:Bus|outData[13]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.185      ; 1.402      ;
; -0.782 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ ; mBUS:Bus|outData[10]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.184      ; 1.402      ;
; -0.755 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ ; mBUS:Bus|outData[14]_468   ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.101      ; 1.346      ;
; -0.728 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ ; mBUS:Bus|outData[11]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.096      ; 1.368      ;
; -0.721 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ ; mBUS:Bus|outData[9]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 2.093      ; 1.372      ;
; -0.661 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[5]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 2.527      ; 1.507      ;
; -0.626 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_4|outData       ; mBUS:Bus|outData[14]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 1.923      ; 1.297      ;
; -0.607 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_4|outData       ; mBUS:Bus|outData[12]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 1.926      ; 1.319      ;
; -0.606 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_4|outData       ; mBUS:Bus|outData[8]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 1.912      ; 1.306      ;
; -0.592 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_4|outData       ; mBUS:Bus|outData[15]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 1.914      ; 1.322      ;
; -0.591 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_4|outData       ; mBUS:Bus|outData[13]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 1.938      ; 1.347      ;
; -0.590 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_4|outData       ; mBUS:Bus|outData[10]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 1.937      ; 1.347      ;
; -0.567 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[2]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 2.453      ; 1.527      ;
; -0.563 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_4|outData       ; mBUS:Bus|outData[14]_468   ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 1.854      ; 1.291      ;
; -0.551 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[6]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 2.442      ; 1.532      ;
; -0.546 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[7]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 2.456      ; 1.551      ;
; -0.545 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[1]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 2.451      ; 1.547      ;
; -0.542 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[4]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 2.452      ; 1.551      ;
; -0.536 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_4|outData       ; mBUS:Bus|outData[11]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 1.849      ; 1.313      ;
; -0.529 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_4|outData       ; mBUS:Bus|outData[9]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 1.846      ; 1.317      ;
; -0.496 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[3]$latch  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 2.397      ; 1.542      ;
; -0.408 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_6|outData       ; mBUS:Bus|outData[14]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 1.817      ; 1.409      ;
; -0.401 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData       ; mBUS:Bus|outData[7]_307    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -0.500       ; 2.398      ; 1.638      ;
; -0.389 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_6|outData       ; mBUS:Bus|outData[12]$latch ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 1.820      ; 1.431      ;
; -0.388 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_6|outData       ; mBUS:Bus|outData[8]$latch  ; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 0.000        ; 1.806      ; 1.418      ;
+--------+-----------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'inCLK'                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                        ; To Node                                                                                                           ; Launch Clock                                                                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.418 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQB  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 3.166      ; 2.041      ;
; -1.324 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_14|outQB ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 3.164      ; 2.133      ;
; -1.318 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_5|outQB  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 3.165      ; 2.140      ;
; -1.317 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_12|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 3.166      ; 2.142      ;
; -1.317 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_12|outQB ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 3.166      ; 2.142      ;
; -1.311 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_2|outQB  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 3.164      ; 2.146      ;
; -1.309 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_13|outQB ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 3.160      ; 2.144      ;
; -1.293 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_1|outQB  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 3.159      ; 2.159      ;
; -1.289 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQB ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 3.180      ; 2.184      ;
; -1.289 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_16|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 3.180      ; 2.184      ;
; -1.289 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 3.180      ; 2.184      ;
; -1.289 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_16|outQB ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 3.180      ; 2.184      ;
; -1.282 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_10|outQB ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 3.174      ; 2.185      ;
; -1.272 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_7|outQB  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 3.173      ; 2.194      ;
; -1.270 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_9|outQB  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 3.175      ; 2.198      ;
; -1.256 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQB  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 3.174      ; 2.211      ;
; -1.187 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_4|outQB  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 3.163      ; 2.269      ;
; -1.185 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_17|outQB ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 3.166      ; 2.274      ;
; -1.185 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_0|outQB  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 3.166      ; 2.274      ;
; -1.185 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_17|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 3.166      ; 2.274      ;
; -1.185 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_0|outQ   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 3.166      ; 2.274      ;
; -1.176 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_6|outQB  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 3.168      ; 2.285      ;
; -1.176 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_6|outQ   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 3.168      ; 2.285      ;
; -1.136 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_11|outQB ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 3.165      ; 2.322      ;
; -0.918 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQB  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; -0.500       ; 3.166      ; 2.041      ;
; -0.824 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_14|outQB ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; -0.500       ; 3.164      ; 2.133      ;
; -0.818 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_5|outQB  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; -0.500       ; 3.165      ; 2.140      ;
; -0.817 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_12|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; -0.500       ; 3.166      ; 2.142      ;
; -0.817 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_12|outQB ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; -0.500       ; 3.166      ; 2.142      ;
; -0.811 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_2|outQB  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; -0.500       ; 3.164      ; 2.146      ;
; -0.809 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_13|outQB ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; -0.500       ; 3.160      ; 2.144      ;
; -0.793 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_1|outQB  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; -0.500       ; 3.159      ; 2.159      ;
; -0.789 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQB ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; -0.500       ; 3.180      ; 2.184      ;
; -0.789 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_16|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; -0.500       ; 3.180      ; 2.184      ;
; -0.789 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; -0.500       ; 3.180      ; 2.184      ;
; -0.789 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_16|outQB ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; -0.500       ; 3.180      ; 2.184      ;
; -0.782 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_10|outQB ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; -0.500       ; 3.174      ; 2.185      ;
; -0.772 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_7|outQB  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; -0.500       ; 3.173      ; 2.194      ;
; -0.770 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_9|outQB  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; -0.500       ; 3.175      ; 2.198      ;
; -0.756 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQB  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; -0.500       ; 3.174      ; 2.211      ;
; -0.687 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_4|outQB  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; -0.500       ; 3.163      ; 2.269      ;
; -0.685 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_17|outQB ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; -0.500       ; 3.166      ; 2.274      ;
; -0.685 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_0|outQB  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; -0.500       ; 3.166      ; 2.274      ;
; -0.685 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_17|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; -0.500       ; 3.166      ; 2.274      ;
; -0.685 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_0|outQ   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; -0.500       ; 3.166      ; 2.274      ;
; -0.676 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_6|outQB  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; -0.500       ; 3.168      ; 2.285      ;
; -0.676 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_6|outQ   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; -0.500       ; 3.168      ; 2.285      ;
; -0.636 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_11|outQB ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; -0.500       ; 3.165      ; 2.322      ;
; -0.291 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_5|outQ  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQB  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 1.697      ; 1.558      ;
; -0.197 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_5|outQ  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_14|outQB ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 1.695      ; 1.650      ;
; -0.191 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_5|outQ  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_5|outQB  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 1.696      ; 1.657      ;
; -0.190 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_5|outQ  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_12|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 1.697      ; 1.659      ;
; -0.190 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_5|outQ  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_12|outQB ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 1.697      ; 1.659      ;
; -0.184 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_5|outQ  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_2|outQB  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 1.695      ; 1.663      ;
; -0.182 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_5|outQ  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_13|outQB ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 1.691      ; 1.661      ;
; -0.180 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_2|outQ   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 2.033      ; 2.146      ;
; -0.175 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQ   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 1.923      ; 2.041      ;
; -0.174 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_13|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 2.025      ; 2.144      ;
; -0.171 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_14|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 2.011      ; 2.133      ;
; -0.169 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_11|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQB  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 1.646      ; 1.629      ;
; -0.166 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_5|outQ  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_1|outQB  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 1.690      ; 1.676      ;
; -0.162 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_5|outQ  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQB ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 1.711      ; 1.701      ;
; -0.162 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_5|outQ  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_16|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 1.711      ; 1.701      ;
; -0.162 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_5|outQ  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 1.711      ; 1.701      ;
; -0.162 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_5|outQ  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_16|outQB ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 1.711      ; 1.701      ;
; -0.160 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_1|outQ   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 2.026      ; 2.159      ;
; -0.155 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_5|outQ  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_10|outQB ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 1.705      ; 1.702      ;
; -0.145 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_5|outQ  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_7|outQB  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 1.704      ; 1.711      ;
; -0.143 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_5|outQ  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_9|outQB  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 1.706      ; 1.715      ;
; -0.129 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_5|outQ  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQB  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 1.705      ; 1.728      ;
; -0.093 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_10|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQB  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 1.899      ; 1.958      ;
; -0.075 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_11|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_14|outQB ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 1.644      ; 1.721      ;
; -0.069 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_11|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_5|outQB  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 1.645      ; 1.728      ;
; -0.068 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_11|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_12|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 1.646      ; 1.730      ;
; -0.068 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_11|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_12|outQB ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 1.646      ; 1.730      ;
; -0.062 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_11|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_2|outQB  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 1.644      ; 1.734      ;
; -0.061 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_4|outQ   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 2.037      ; 2.269      ;
; -0.060 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_11|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_13|outQB ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 1.640      ; 1.732      ;
; -0.060 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_5|outQ  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_4|outQB  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 1.694      ; 1.786      ;
; -0.058 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_5|outQ  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_17|outQB ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 1.697      ; 1.791      ;
; -0.058 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_5|outQ  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_0|outQB  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 1.697      ; 1.791      ;
; -0.058 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_5|outQ  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_17|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 1.697      ; 1.791      ;
; -0.058 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_5|outQ  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_0|outQ   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 1.697      ; 1.791      ;
; -0.051 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_4|outQ  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQB  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 1.701      ; 1.802      ;
; -0.049 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_6|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQB  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 1.744      ; 1.847      ;
; -0.049 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_5|outQ  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_6|outQB  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 1.699      ; 1.802      ;
; -0.049 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_5|outQ  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_6|outQ   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 1.699      ; 1.802      ;
; -0.044 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_11|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_1|outQB  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 1.639      ; 1.747      ;
; -0.040 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_11|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQB ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 1.660      ; 1.772      ;
; -0.040 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_11|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_16|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 1.660      ; 1.772      ;
; -0.040 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_11|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 1.660      ; 1.772      ;
; -0.040 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_11|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_16|outQB ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 1.660      ; 1.772      ;
; -0.033 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_11|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_10|outQB ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 1.654      ; 1.773      ;
; -0.023 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_11|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_7|outQB  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 1.653      ; 1.782      ;
; -0.021 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_11|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_9|outQB  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 1.655      ; 1.786      ;
; -0.016 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_4|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQB  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 1.850      ; 1.986      ;
; -0.015 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQ  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_8|outQB  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 2.097      ; 2.234      ;
; -0.012 ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_5|outQ   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 2.041      ; 2.322      ;
; -0.009 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_5|outQ  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_11|outQB ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 1.696      ; 1.839      ;
; -0.007 ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_11|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_3|outQB  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK       ; 0.000        ; 1.654      ; 1.799      ;
+--------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData'                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                     ; Clock Edge ; Target                                                                                                                             ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Rise       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Rise       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Rise       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Rise       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Rise       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Rise       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Rise       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Rise       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Rise       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Rise       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Rise       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Rise       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Rise       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Rise       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Rise       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Rise       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_datain_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_datain_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_datain_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_datain_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_datain_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_datain_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_datain_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_datain_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_we_reg       ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_we_reg       ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a7~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a7~portb_memory_reg0  ;
; -1.317 ; -1.317       ; 0.000          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; Bus|outData[10]$latch|datab                                                                                                        ;
; -1.317 ; -1.317       ; 0.000          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; Bus|outData[10]$latch|datab                                                                                                        ;
; -1.317 ; -1.317       ; 0.000          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; Bus|outData[11]$latch|datac                                                                                                        ;
; -1.317 ; -1.317       ; 0.000          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; Bus|outData[11]$latch|datac                                                                                                        ;
; -1.317 ; -1.317       ; 0.000          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; Bus|outData[12]$latch|datab                                                                                                        ;
; -1.317 ; -1.317       ; 0.000          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; Bus|outData[12]$latch|datab                                                                                                        ;
; -1.317 ; -1.317       ; 0.000          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; Bus|outData[13]$latch|datab                                                                                                        ;
; -1.317 ; -1.317       ; 0.000          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; Bus|outData[13]$latch|datab                                                                                                        ;
; -1.317 ; -1.317       ; 0.000          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; Bus|outData[14]$latch|datab                                                                                                        ;
; -1.317 ; -1.317       ; 0.000          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; Bus|outData[14]$latch|datab                                                                                                        ;
; -1.317 ; -1.317       ; 0.000          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; Bus|outData[14]_468|datac                                                                                                          ;
; -1.317 ; -1.317       ; 0.000          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; Bus|outData[14]_468|datac                                                                                                          ;
; -1.317 ; -1.317       ; 0.000          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; Bus|outData[15]$latch|datab                                                                                                        ;
; -1.317 ; -1.317       ; 0.000          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; Bus|outData[15]$latch|datab                                                                                                        ;
; -1.317 ; -1.317       ; 0.000          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; Bus|outData[15]~97clkctrl|inclk[0]                                                                                                 ;
; -1.317 ; -1.317       ; 0.000          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; Bus|outData[15]~97clkctrl|inclk[0]                                                                                                 ;
; -1.317 ; -1.317       ; 0.000          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; Bus|outData[15]~97clkctrl|outclk                                                                                                   ;
; -1.317 ; -1.317       ; 0.000          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; Bus|outData[15]~97clkctrl|outclk                                                                                                   ;
; -1.317 ; -1.317       ; 0.000          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; Bus|outData[15]~97|combout                                                                                                         ;
; -1.317 ; -1.317       ; 0.000          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; Bus|outData[15]~97|combout                                                                                                         ;
; -1.317 ; -1.317       ; 0.000          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; Bus|outData[8]$latch|datab                                                                                                         ;
; -1.317 ; -1.317       ; 0.000          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; Bus|outData[8]$latch|datab                                                                                                         ;
; -1.317 ; -1.317       ; 0.000          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; Bus|outData[9]$latch|datac                                                                                                         ;
; -1.317 ; -1.317       ; 0.000          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Fall       ; Bus|outData[9]$latch|datac                                                                                                         ;
; -1.317 ; -1.317       ; 0.000          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Rise       ; mBUS:Bus|outData[10]$latch                                                                                                         ;
; -1.317 ; -1.317       ; 0.000          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Rise       ; mBUS:Bus|outData[10]$latch                                                                                                         ;
; -1.317 ; -1.317       ; 0.000          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Rise       ; mBUS:Bus|outData[11]$latch                                                                                                         ;
; -1.317 ; -1.317       ; 0.000          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Rise       ; mBUS:Bus|outData[11]$latch                                                                                                         ;
; -1.317 ; -1.317       ; 0.000          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Rise       ; mBUS:Bus|outData[12]$latch                                                                                                         ;
; -1.317 ; -1.317       ; 0.000          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Rise       ; mBUS:Bus|outData[12]$latch                                                                                                         ;
; -1.317 ; -1.317       ; 0.000          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Rise       ; mBUS:Bus|outData[13]$latch                                                                                                         ;
; -1.317 ; -1.317       ; 0.000          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Rise       ; mBUS:Bus|outData[13]$latch                                                                                                         ;
; -1.317 ; -1.317       ; 0.000          ; High Pulse Width ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Rise       ; mBUS:Bus|outData[14]$latch                                                                                                         ;
; -1.317 ; -1.317       ; 0.000          ; Low Pulse Width  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; Rise       ; mBUS:Bus|outData[14]$latch                                                                                                         ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'inCLK'                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; inCLK ; Rise       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; inCLK ; Rise       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; inCLK ; Rise       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; inCLK ; Rise       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; inCLK ; Rise       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; inCLK ; Rise       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; inCLK ; Rise       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; inCLK ; Rise       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; inCLK ; Rise       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; inCLK ; Rise       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; inCLK ; Rise       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; inCLK ; Rise       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; inCLK ; Rise       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; inCLK ; Rise       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; inCLK ; Rise       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; inCLK ; Rise       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_datain_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_datain_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_datain_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_datain_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_datain_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_datain_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_datain_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_datain_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_we_reg       ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a0~portb_we_reg       ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a7~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; inCLK ; Fall       ; mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ram_block2a7~portb_memory_reg0  ;
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; inCLK ; Rise       ; inCLK                                                                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; inCLK ; Rise       ; mALU:ALU|outSignFlag                                                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; inCLK ; Rise       ; mALU:ALU|outSignFlag                                                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; inCLK ; Rise       ; mALU:ALU|outZeroFlag                                                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; inCLK ; Rise       ; mALU:ALU|outZeroFlag                                                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; inCLK ; Rise       ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_0|outData                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; inCLK ; Rise       ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_0|outData                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; inCLK ; Rise       ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_1|outData                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; inCLK ; Rise       ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_1|outData                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; inCLK ; Rise       ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_2|outData                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; inCLK ; Rise       ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_2|outData                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; inCLK ; Rise       ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_3|outData                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; inCLK ; Rise       ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_3|outData                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; inCLK ; Rise       ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_4|outData                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; inCLK ; Rise       ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_4|outData                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; inCLK ; Rise       ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_5|outData                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; inCLK ; Rise       ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_5|outData                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; inCLK ; Rise       ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_6|outData                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; inCLK ; Rise       ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_6|outData                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; inCLK ; Rise       ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_7|outData                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; inCLK ; Rise       ; mAccumulator:Acc|mFlipFlop_D_PosedgeCLK_Enable:Acc_7|outData                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; inCLK ; Rise       ; mB_Register:B|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; inCLK ; Rise       ; mB_Register:B|mFlipFlop_D_PosedgeCLK_Enable:Reg_0|outData                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; inCLK ; Rise       ; mB_Register:B|mFlipFlop_D_PosedgeCLK_Enable:Reg_1|outData                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; inCLK ; Rise       ; mB_Register:B|mFlipFlop_D_PosedgeCLK_Enable:Reg_1|outData                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; inCLK ; Rise       ; mB_Register:B|mFlipFlop_D_PosedgeCLK_Enable:Reg_2|outData                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; inCLK ; Rise       ; mB_Register:B|mFlipFlop_D_PosedgeCLK_Enable:Reg_2|outData                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; inCLK ; Rise       ; mB_Register:B|mFlipFlop_D_PosedgeCLK_Enable:Reg_3|outData                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; inCLK ; Rise       ; mB_Register:B|mFlipFlop_D_PosedgeCLK_Enable:Reg_3|outData                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; inCLK ; Rise       ; mB_Register:B|mFlipFlop_D_PosedgeCLK_Enable:Reg_4|outData                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; inCLK ; Rise       ; mB_Register:B|mFlipFlop_D_PosedgeCLK_Enable:Reg_4|outData                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; inCLK ; Rise       ; mB_Register:B|mFlipFlop_D_PosedgeCLK_Enable:Reg_5|outData                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; inCLK ; Rise       ; mB_Register:B|mFlipFlop_D_PosedgeCLK_Enable:Reg_5|outData                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; inCLK ; Rise       ; mB_Register:B|mFlipFlop_D_PosedgeCLK_Enable:Reg_6|outData                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ'                                                                                           ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                                            ; Clock Edge ; Target                                            ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|always0~2|combout                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|always0~2|combout                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Rise       ; Bus|always0~2|datad                               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Rise       ; Bus|always0~2|datad                               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Rise       ; Bus|outData[10]$latch|datab                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[10]$latch|datab                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Rise       ; Bus|outData[10]$latch|datab                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[10]$latch|datab                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Rise       ; Bus|outData[11]$latch|datac                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[11]$latch|datac                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Rise       ; Bus|outData[11]$latch|datac                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[11]$latch|datac                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Rise       ; Bus|outData[12]$latch|datab                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[12]$latch|datab                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Rise       ; Bus|outData[12]$latch|datab                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[12]$latch|datab                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Rise       ; Bus|outData[13]$latch|datab                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[13]$latch|datab                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Rise       ; Bus|outData[13]$latch|datab                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[13]$latch|datab                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Rise       ; Bus|outData[14]$latch|datab                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[14]$latch|datab                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Rise       ; Bus|outData[14]$latch|datab                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[14]$latch|datab                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Rise       ; Bus|outData[14]_468|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[14]_468|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Rise       ; Bus|outData[14]_468|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[14]_468|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Rise       ; Bus|outData[15]$latch|datab                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[15]$latch|datab                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Rise       ; Bus|outData[15]$latch|datab                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[15]$latch|datab                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[15]~78|combout                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[15]~78|combout                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[15]~78|datac                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[15]~78|datac                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Rise       ; Bus|outData[15]~97clkctrl|inclk[0]                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[15]~97clkctrl|inclk[0]                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Rise       ; Bus|outData[15]~97clkctrl|inclk[0]                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[15]~97clkctrl|inclk[0]                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Rise       ; Bus|outData[15]~97clkctrl|outclk                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[15]~97clkctrl|outclk                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Rise       ; Bus|outData[15]~97clkctrl|outclk                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[15]~97clkctrl|outclk                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Rise       ; Bus|outData[15]~97|combout                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[15]~97|combout                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Rise       ; Bus|outData[15]~97|combout                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[15]~97|combout                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[15]~97|dataa                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[15]~97|dataa                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Rise       ; Bus|outData[15]~97|datad                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Rise       ; Bus|outData[15]~97|datad                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[1]$latch|datac                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[1]$latch|datac                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[2]$latch|datac                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[2]$latch|datac                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[3]$latch|datad                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[3]$latch|datad                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[4]$latch|datac                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[4]$latch|datac                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[5]$latch|dataa                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[5]$latch|dataa                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[6]$latch|datac                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[6]$latch|datac                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[7]$latch|datac                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[7]$latch|datac                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[7]_307|datad                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[7]_307|datad                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[7]~68clkctrl|inclk[0]                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[7]~68clkctrl|inclk[0]                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[7]~68clkctrl|outclk                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[7]~68clkctrl|outclk                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[7]~68|combout                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[7]~68|combout                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Rise       ; Bus|outData[7]~68|datad                           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Rise       ; Bus|outData[7]~68|datad                           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Rise       ; Bus|outData[8]$latch|datab                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[8]$latch|datab                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Rise       ; Bus|outData[8]$latch|datab                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[8]$latch|datab                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Rise       ; Bus|outData[9]$latch|datac                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[9]$latch|datac                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Rise       ; Bus|outData[9]$latch|datac                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Fall       ; Bus|outData[9]$latch|datac                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Rise       ; ControllerSequencer|ControlMatrix|oEmdr~2|combout ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Rise       ; ControllerSequencer|ControlMatrix|oEmdr~2|combout ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Rise       ; ControllerSequencer|ControlMatrix|oEmdr~2|datad   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Rise       ; ControllerSequencer|ControlMatrix|oEmdr~2|datad   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Rise       ; ControllerSequencer|ControlMatrix|oEmdr~3|combout ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Rise       ; ControllerSequencer|ControlMatrix|oEmdr~3|combout ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Rise       ; ControllerSequencer|ControlMatrix|oEmdr~3|datad   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Rise       ; ControllerSequencer|ControlMatrix|oEmdr~3|datad   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Rise       ; ControllerSequencer|ControlMatrix|oLpcu~3|combout ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Rise       ; ControllerSequencer|ControlMatrix|oLpcu~3|combout ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Rise       ; ControllerSequencer|ControlMatrix|oLpcu~3|datad   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Rise       ; ControllerSequencer|ControlMatrix|oLpcu~3|datad   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Rise       ; ControllerSequencer|ControlMatrix|oLpcu~4|combout ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Rise       ; ControllerSequencer|ControlMatrix|oLpcu~4|combout ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Rise       ; ControllerSequencer|ControlMatrix|oLpcu~4|datad   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; Rise       ; ControllerSequencer|ControlMatrix|oLpcu~4|datad   ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                                                     ;
+------------+-----------------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------+
; Data Port  ; Clock Port                                                                                                ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                           ;
+------------+-----------------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------+
; inData[*]  ; inCLK                                                                                                     ; 1.051 ; 1.051 ; Rise       ; inCLK                                                                                                     ;
;  inData[0] ; inCLK                                                                                                     ; 0.867 ; 0.867 ; Rise       ; inCLK                                                                                                     ;
;  inData[1] ; inCLK                                                                                                     ; 0.795 ; 0.795 ; Rise       ; inCLK                                                                                                     ;
;  inData[2] ; inCLK                                                                                                     ; 0.810 ; 0.810 ; Rise       ; inCLK                                                                                                     ;
;  inData[3] ; inCLK                                                                                                     ; 0.588 ; 0.588 ; Rise       ; inCLK                                                                                                     ;
;  inData[4] ; inCLK                                                                                                     ; 0.821 ; 0.821 ; Rise       ; inCLK                                                                                                     ;
;  inData[5] ; inCLK                                                                                                     ; 0.819 ; 0.819 ; Rise       ; inCLK                                                                                                     ;
;  inData[6] ; inCLK                                                                                                     ; 1.051 ; 1.051 ; Rise       ; inCLK                                                                                                     ;
;  inData[7] ; inCLK                                                                                                     ; 0.712 ; 0.712 ; Rise       ; inCLK                                                                                                     ;
; inData[*]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.623 ; 1.623 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ;
;  inData[0] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.439 ; 1.439 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ;
;  inData[1] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.367 ; 1.367 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ;
;  inData[2] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.382 ; 1.382 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ;
;  inData[3] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.160 ; 1.160 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ;
;  inData[4] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.393 ; 1.393 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ;
;  inData[5] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.391 ; 1.391 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ;
;  inData[6] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.623 ; 1.623 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ;
;  inData[7] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.284 ; 1.284 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ;
+------------+-----------------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                                                        ;
+------------+-----------------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; Data Port  ; Clock Port                                                                                                ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                           ;
+------------+-----------------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; inData[*]  ; inCLK                                                                                                     ; -0.468 ; -0.468 ; Rise       ; inCLK                                                                                                     ;
;  inData[0] ; inCLK                                                                                                     ; -0.747 ; -0.747 ; Rise       ; inCLK                                                                                                     ;
;  inData[1] ; inCLK                                                                                                     ; -0.675 ; -0.675 ; Rise       ; inCLK                                                                                                     ;
;  inData[2] ; inCLK                                                                                                     ; -0.690 ; -0.690 ; Rise       ; inCLK                                                                                                     ;
;  inData[3] ; inCLK                                                                                                     ; -0.468 ; -0.468 ; Rise       ; inCLK                                                                                                     ;
;  inData[4] ; inCLK                                                                                                     ; -0.701 ; -0.701 ; Rise       ; inCLK                                                                                                     ;
;  inData[5] ; inCLK                                                                                                     ; -0.699 ; -0.699 ; Rise       ; inCLK                                                                                                     ;
;  inData[6] ; inCLK                                                                                                     ; -0.931 ; -0.931 ; Rise       ; inCLK                                                                                                     ;
;  inData[7] ; inCLK                                                                                                     ; -0.592 ; -0.592 ; Rise       ; inCLK                                                                                                     ;
; inData[*]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -1.040 ; -1.040 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ;
;  inData[0] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -1.319 ; -1.319 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ;
;  inData[1] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -1.247 ; -1.247 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ;
;  inData[2] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -1.262 ; -1.262 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ;
;  inData[3] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -1.040 ; -1.040 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ;
;  inData[4] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -1.273 ; -1.273 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ;
;  inData[5] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -1.271 ; -1.271 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ;
;  inData[6] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -1.503 ; -1.503 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ;
;  inData[7] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -1.164 ; -1.164 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ;
+------------+-----------------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                           ;
+--------------+------------------------------------------------------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                  ;
+--------------+------------------------------------------------------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------------------------------------------------------+
; OutReg[*]    ; inCLK                                                                                                            ; 5.997 ; 5.997 ; Rise       ; inCLK                                                                                                            ;
;  OutReg[0]   ; inCLK                                                                                                            ; 5.414 ; 5.414 ; Rise       ; inCLK                                                                                                            ;
;  OutReg[1]   ; inCLK                                                                                                            ; 5.574 ; 5.574 ; Rise       ; inCLK                                                                                                            ;
;  OutReg[2]   ; inCLK                                                                                                            ; 5.651 ; 5.651 ; Rise       ; inCLK                                                                                                            ;
;  OutReg[3]   ; inCLK                                                                                                            ; 5.963 ; 5.963 ; Rise       ; inCLK                                                                                                            ;
;  OutReg[4]   ; inCLK                                                                                                            ; 5.997 ; 5.997 ; Rise       ; inCLK                                                                                                            ;
;  OutReg[5]   ; inCLK                                                                                                            ; 5.737 ; 5.737 ; Rise       ; inCLK                                                                                                            ;
;  OutReg[6]   ; inCLK                                                                                                            ; 5.840 ; 5.840 ; Rise       ; inCLK                                                                                                            ;
;  OutReg[7]   ; inCLK                                                                                                            ; 5.896 ; 5.896 ; Rise       ; inCLK                                                                                                            ;
; Su           ; inCLK                                                                                                            ; 6.918 ; 6.918 ; Rise       ; inCLK                                                                                                            ;
; oAcc[*]      ; inCLK                                                                                                            ; 5.994 ; 5.994 ; Rise       ; inCLK                                                                                                            ;
;  oAcc[0]     ; inCLK                                                                                                            ; 5.952 ; 5.952 ; Rise       ; inCLK                                                                                                            ;
;  oAcc[1]     ; inCLK                                                                                                            ; 5.563 ; 5.563 ; Rise       ; inCLK                                                                                                            ;
;  oAcc[2]     ; inCLK                                                                                                            ; 5.703 ; 5.703 ; Rise       ; inCLK                                                                                                            ;
;  oAcc[3]     ; inCLK                                                                                                            ; 5.994 ; 5.994 ; Rise       ; inCLK                                                                                                            ;
;  oAcc[4]     ; inCLK                                                                                                            ; 5.492 ; 5.492 ; Rise       ; inCLK                                                                                                            ;
;  oAcc[5]     ; inCLK                                                                                                            ; 5.453 ; 5.453 ; Rise       ; inCLK                                                                                                            ;
;  oAcc[6]     ; inCLK                                                                                                            ; 5.406 ; 5.406 ; Rise       ; inCLK                                                                                                            ;
;  oAcc[7]     ; inCLK                                                                                                            ; 5.883 ; 5.883 ; Rise       ; inCLK                                                                                                            ;
; oBReg[*]     ; inCLK                                                                                                            ; 6.064 ; 6.064 ; Rise       ; inCLK                                                                                                            ;
;  oBReg[0]    ; inCLK                                                                                                            ; 6.064 ; 6.064 ; Rise       ; inCLK                                                                                                            ;
;  oBReg[1]    ; inCLK                                                                                                            ; 5.639 ; 5.639 ; Rise       ; inCLK                                                                                                            ;
;  oBReg[2]    ; inCLK                                                                                                            ; 5.790 ; 5.790 ; Rise       ; inCLK                                                                                                            ;
;  oBReg[3]    ; inCLK                                                                                                            ; 5.760 ; 5.760 ; Rise       ; inCLK                                                                                                            ;
;  oBReg[4]    ; inCLK                                                                                                            ; 5.851 ; 5.851 ; Rise       ; inCLK                                                                                                            ;
;  oBReg[5]    ; inCLK                                                                                                            ; 5.624 ; 5.624 ; Rise       ; inCLK                                                                                                            ;
;  oBReg[6]    ; inCLK                                                                                                            ; 5.879 ; 5.879 ; Rise       ; inCLK                                                                                                            ;
;  oBReg[7]    ; inCLK                                                                                                            ; 5.674 ; 5.674 ; Rise       ; inCLK                                                                                                            ;
; oCE          ; inCLK                                                                                                            ; 8.708 ; 8.708 ; Rise       ; inCLK                                                                                                            ;
; oCLK         ; inCLK                                                                                                            ; 7.058 ; 7.058 ; Rise       ; inCLK                                                                                                            ;
; oCLK_RST     ; inCLK                                                                                                            ; 7.354 ; 7.354 ; Rise       ; inCLK                                                                                                            ;
; oCReg[*]     ; inCLK                                                                                                            ; 6.096 ; 6.096 ; Rise       ; inCLK                                                                                                            ;
;  oCReg[0]    ; inCLK                                                                                                            ; 5.890 ; 5.890 ; Rise       ; inCLK                                                                                                            ;
;  oCReg[1]    ; inCLK                                                                                                            ; 5.806 ; 5.806 ; Rise       ; inCLK                                                                                                            ;
;  oCReg[2]    ; inCLK                                                                                                            ; 6.096 ; 6.096 ; Rise       ; inCLK                                                                                                            ;
;  oCReg[3]    ; inCLK                                                                                                            ; 6.058 ; 6.058 ; Rise       ; inCLK                                                                                                            ;
;  oCReg[4]    ; inCLK                                                                                                            ; 6.067 ; 6.067 ; Rise       ; inCLK                                                                                                            ;
;  oCReg[5]    ; inCLK                                                                                                            ; 5.886 ; 5.886 ; Rise       ; inCLK                                                                                                            ;
;  oCReg[6]    ; inCLK                                                                                                            ; 5.916 ; 5.916 ; Rise       ; inCLK                                                                                                            ;
;  oCReg[7]    ; inCLK                                                                                                            ; 5.978 ; 5.978 ; Rise       ; inCLK                                                                                                            ;
; oCp          ; inCLK                                                                                                            ; 7.378 ; 7.378 ; Rise       ; inCLK                                                                                                            ;
; oEa          ; inCLK                                                                                                            ; 6.907 ; 6.907 ; Rise       ; inCLK                                                                                                            ;
; oEb          ; inCLK                                                                                                            ; 6.955 ; 6.955 ; Rise       ; inCLK                                                                                                            ;
; oEc          ; inCLK                                                                                                            ; 6.624 ; 6.624 ; Rise       ; inCLK                                                                                                            ;
; oEi          ; inCLK                                                                                                            ; 6.637 ; 6.637 ; Rise       ; inCLK                                                                                                            ;
; oEmdr        ; inCLK                                                                                                            ; 7.834 ; 7.834 ; Rise       ; inCLK                                                                                                            ;
; oEp          ; inCLK                                                                                                            ; 7.247 ; 7.247 ; Rise       ; inCLK                                                                                                            ;
; oEpcl        ; inCLK                                                                                                            ; 6.613 ; 6.613 ; Rise       ; inCLK                                                                                                            ;
; oEpcu        ; inCLK                                                                                                            ; 6.865 ; 6.865 ; Rise       ; inCLK                                                                                                            ;
; oEtmp        ; inCLK                                                                                                            ; 7.155 ; 7.155 ; Rise       ; inCLK                                                                                                            ;
; oEu          ; inCLK                                                                                                            ; 6.968 ; 6.968 ; Rise       ; inCLK                                                                                                            ;
; oFlag[*]     ; inCLK                                                                                                            ; 5.559 ; 5.559 ; Rise       ; inCLK                                                                                                            ;
;  oFlag[0]    ; inCLK                                                                                                            ; 4.373 ; 4.373 ; Rise       ; inCLK                                                                                                            ;
;  oFlag[1]    ; inCLK                                                                                                            ; 5.559 ; 5.559 ; Rise       ; inCLK                                                                                                            ;
; oHLT         ; inCLK                                                                                                            ; 7.046 ; 7.046 ; Rise       ; inCLK                                                                                                            ;
; oInst[*]     ; inCLK                                                                                                            ; 6.155 ; 6.155 ; Rise       ; inCLK                                                                                                            ;
;  oInst[1]    ; inCLK                                                                                                            ; 5.827 ; 5.827 ; Rise       ; inCLK                                                                                                            ;
;  oInst[2]    ; inCLK                                                                                                            ; 6.028 ; 6.028 ; Rise       ; inCLK                                                                                                            ;
;  oInst[3]    ; inCLK                                                                                                            ; 6.003 ; 6.003 ; Rise       ; inCLK                                                                                                            ;
;  oInst[4]    ; inCLK                                                                                                            ; 4.288 ; 4.288 ; Rise       ; inCLK                                                                                                            ;
;  oInst[5]    ; inCLK                                                                                                            ; 5.573 ; 5.573 ; Rise       ; inCLK                                                                                                            ;
;  oInst[6]    ; inCLK                                                                                                            ; 4.478 ; 4.478 ; Rise       ; inCLK                                                                                                            ;
;  oInst[7]    ; inCLK                                                                                                            ; 6.155 ; 6.155 ; Rise       ; inCLK                                                                                                            ;
; oL1          ; inCLK                                                                                                            ; 6.686 ; 6.686 ; Rise       ; inCLK                                                                                                            ;
; oL2          ; inCLK                                                                                                            ; 6.662 ; 6.662 ; Rise       ; inCLK                                                                                                            ;
; oLa          ; inCLK                                                                                                            ; 7.446 ; 7.446 ; Rise       ; inCLK                                                                                                            ;
; oLb          ; inCLK                                                                                                            ; 6.780 ; 6.780 ; Rise       ; inCLK                                                                                                            ;
; oLc          ; inCLK                                                                                                            ; 6.561 ; 6.561 ; Rise       ; inCLK                                                                                                            ;
; oLi          ; inCLK                                                                                                            ; 4.721 ; 4.721 ; Rise       ; inCLK                                                                                                            ;
; oLmar        ; inCLK                                                                                                            ; 7.903 ; 7.903 ; Rise       ; inCLK                                                                                                            ;
; oLmarc       ; inCLK                                                                                                            ; 6.767 ; 6.767 ; Rise       ; inCLK                                                                                                            ;
; oLmdr        ; inCLK                                                                                                            ; 7.442 ; 7.442 ; Rise       ; inCLK                                                                                                            ;
; oLo          ; inCLK                                                                                                            ; 6.659 ; 6.659 ; Rise       ; inCLK                                                                                                            ;
; oLpcl        ; inCLK                                                                                                            ; 7.565 ; 7.565 ; Rise       ; inCLK                                                                                                            ;
; oLpcu        ; inCLK                                                                                                            ; 6.872 ; 6.872 ; Rise       ; inCLK                                                                                                            ;
; oLtmp        ; inCLK                                                                                                            ; 7.451 ; 7.451 ; Rise       ; inCLK                                                                                                            ;
; oMARout[*]   ; inCLK                                                                                                            ; 6.062 ; 6.062 ; Rise       ; inCLK                                                                                                            ;
;  oMARout[0]  ; inCLK                                                                                                            ; 5.907 ; 5.907 ; Rise       ; inCLK                                                                                                            ;
;  oMARout[1]  ; inCLK                                                                                                            ; 6.062 ; 6.062 ; Rise       ; inCLK                                                                                                            ;
;  oMARout[2]  ; inCLK                                                                                                            ; 5.973 ; 5.973 ; Rise       ; inCLK                                                                                                            ;
;  oMARout[3]  ; inCLK                                                                                                            ; 5.925 ; 5.925 ; Rise       ; inCLK                                                                                                            ;
;  oMARout[4]  ; inCLK                                                                                                            ; 5.268 ; 5.268 ; Rise       ; inCLK                                                                                                            ;
;  oMARout[5]  ; inCLK                                                                                                            ; 5.859 ; 5.859 ; Rise       ; inCLK                                                                                                            ;
;  oMARout[6]  ; inCLK                                                                                                            ; 5.919 ; 5.919 ; Rise       ; inCLK                                                                                                            ;
;  oMARout[7]  ; inCLK                                                                                                            ; 5.541 ; 5.541 ; Rise       ; inCLK                                                                                                            ;
;  oMARout[8]  ; inCLK                                                                                                            ; 5.848 ; 5.848 ; Rise       ; inCLK                                                                                                            ;
;  oMARout[9]  ; inCLK                                                                                                            ; 5.628 ; 5.628 ; Rise       ; inCLK                                                                                                            ;
;  oMARout[10] ; inCLK                                                                                                            ; 5.635 ; 5.635 ; Rise       ; inCLK                                                                                                            ;
;  oMARout[11] ; inCLK                                                                                                            ; 5.823 ; 5.823 ; Rise       ; inCLK                                                                                                            ;
;  oMARout[12] ; inCLK                                                                                                            ; 5.718 ; 5.718 ; Rise       ; inCLK                                                                                                            ;
;  oMARout[13] ; inCLK                                                                                                            ; 5.660 ; 5.660 ; Rise       ; inCLK                                                                                                            ;
;  oMARout[14] ; inCLK                                                                                                            ; 5.579 ; 5.579 ; Rise       ; inCLK                                                                                                            ;
;  oMARout[15] ; inCLK                                                                                                            ; 5.850 ; 5.850 ; Rise       ; inCLK                                                                                                            ;
; oMDRout[*]   ; inCLK                                                                                                            ; 5.703 ; 5.703 ; Rise       ; inCLK                                                                                                            ;
;  oMDRout[0]  ; inCLK                                                                                                            ; 5.703 ; 5.703 ; Rise       ; inCLK                                                                                                            ;
;  oMDRout[1]  ; inCLK                                                                                                            ; 5.448 ; 5.448 ; Rise       ; inCLK                                                                                                            ;
;  oMDRout[2]  ; inCLK                                                                                                            ; 5.563 ; 5.563 ; Rise       ; inCLK                                                                                                            ;
;  oMDRout[3]  ; inCLK                                                                                                            ; 5.434 ; 5.434 ; Rise       ; inCLK                                                                                                            ;
;  oMDRout[4]  ; inCLK                                                                                                            ; 5.445 ; 5.445 ; Rise       ; inCLK                                                                                                            ;
;  oMDRout[5]  ; inCLK                                                                                                            ; 5.300 ; 5.300 ; Rise       ; inCLK                                                                                                            ;
;  oMDRout[6]  ; inCLK                                                                                                            ; 5.550 ; 5.550 ; Rise       ; inCLK                                                                                                            ;
;  oMDRout[7]  ; inCLK                                                                                                            ; 5.465 ; 5.465 ; Rise       ; inCLK                                                                                                            ;
; oPC[*]       ; inCLK                                                                                                            ; 6.166 ; 6.166 ; Rise       ; inCLK                                                                                                            ;
;  oPC[0]      ; inCLK                                                                                                            ; 5.433 ; 5.433 ; Rise       ; inCLK                                                                                                            ;
;  oPC[1]      ; inCLK                                                                                                            ; 5.562 ; 5.562 ; Rise       ; inCLK                                                                                                            ;
;  oPC[2]      ; inCLK                                                                                                            ; 5.855 ; 5.855 ; Rise       ; inCLK                                                                                                            ;
;  oPC[3]      ; inCLK                                                                                                            ; 5.704 ; 5.704 ; Rise       ; inCLK                                                                                                            ;
;  oPC[4]      ; inCLK                                                                                                            ; 5.569 ; 5.569 ; Rise       ; inCLK                                                                                                            ;
;  oPC[5]      ; inCLK                                                                                                            ; 5.601 ; 5.601 ; Rise       ; inCLK                                                                                                            ;
;  oPC[6]      ; inCLK                                                                                                            ; 6.086 ; 6.086 ; Rise       ; inCLK                                                                                                            ;
;  oPC[7]      ; inCLK                                                                                                            ; 5.752 ; 5.752 ; Rise       ; inCLK                                                                                                            ;
;  oPC[8]      ; inCLK                                                                                                            ; 5.543 ; 5.543 ; Rise       ; inCLK                                                                                                            ;
;  oPC[9]      ; inCLK                                                                                                            ; 5.667 ; 5.667 ; Rise       ; inCLK                                                                                                            ;
;  oPC[10]     ; inCLK                                                                                                            ; 5.840 ; 5.840 ; Rise       ; inCLK                                                                                                            ;
;  oPC[11]     ; inCLK                                                                                                            ; 5.682 ; 5.682 ; Rise       ; inCLK                                                                                                            ;
;  oPC[12]     ; inCLK                                                                                                            ; 5.701 ; 5.701 ; Rise       ; inCLK                                                                                                            ;
;  oPC[13]     ; inCLK                                                                                                            ; 5.533 ; 5.533 ; Rise       ; inCLK                                                                                                            ;
;  oPC[14]     ; inCLK                                                                                                            ; 6.166 ; 6.166 ; Rise       ; inCLK                                                                                                            ;
;  oPC[15]     ; inCLK                                                                                                            ; 5.855 ; 5.855 ; Rise       ; inCLK                                                                                                            ;
; oRDWR        ; inCLK                                                                                                            ; 6.442 ; 6.442 ; Rise       ; inCLK                                                                                                            ;
; oRST         ; inCLK                                                                                                            ; 7.171 ; 7.171 ; Rise       ; inCLK                                                                                                            ;
; oTMPREG[*]   ; inCLK                                                                                                            ; 6.082 ; 6.082 ; Rise       ; inCLK                                                                                                            ;
;  oTMPREG[0]  ; inCLK                                                                                                            ; 6.082 ; 6.082 ; Rise       ; inCLK                                                                                                            ;
;  oTMPREG[1]  ; inCLK                                                                                                            ; 5.766 ; 5.766 ; Rise       ; inCLK                                                                                                            ;
;  oTMPREG[2]  ; inCLK                                                                                                            ; 5.880 ; 5.880 ; Rise       ; inCLK                                                                                                            ;
;  oTMPREG[3]  ; inCLK                                                                                                            ; 5.828 ; 5.828 ; Rise       ; inCLK                                                                                                            ;
;  oTMPREG[4]  ; inCLK                                                                                                            ; 5.679 ; 5.679 ; Rise       ; inCLK                                                                                                            ;
;  oTMPREG[5]  ; inCLK                                                                                                            ; 5.553 ; 5.553 ; Rise       ; inCLK                                                                                                            ;
;  oTMPREG[6]  ; inCLK                                                                                                            ; 5.558 ; 5.558 ; Rise       ; inCLK                                                                                                            ;
;  oTMPREG[7]  ; inCLK                                                                                                            ; 5.898 ; 5.898 ; Rise       ; inCLK                                                                                                            ;
; oTstate[*]   ; inCLK                                                                                                            ; 5.603 ; 5.603 ; Rise       ; inCLK                                                                                                            ;
;  oTstate[0]  ; inCLK                                                                                                            ; 5.148 ; 5.148 ; Rise       ; inCLK                                                                                                            ;
;  oTstate[1]  ; inCLK                                                                                                            ; 4.961 ; 4.961 ; Rise       ; inCLK                                                                                                            ;
;  oTstate[2]  ; inCLK                                                                                                            ; 4.721 ; 4.721 ; Rise       ; inCLK                                                                                                            ;
;  oTstate[3]  ; inCLK                                                                                                            ; 3.838 ; 3.838 ; Rise       ; inCLK                                                                                                            ;
;  oTstate[4]  ; inCLK                                                                                                            ; 4.311 ; 4.311 ; Rise       ; inCLK                                                                                                            ;
;  oTstate[5]  ; inCLK                                                                                                            ; 4.501 ; 4.501 ; Rise       ; inCLK                                                                                                            ;
;  oTstate[6]  ; inCLK                                                                                                            ; 5.603 ; 5.603 ; Rise       ; inCLK                                                                                                            ;
;  oTstate[7]  ; inCLK                                                                                                            ; 4.287 ; 4.287 ; Rise       ; inCLK                                                                                                            ;
;  oTstate[8]  ; inCLK                                                                                                            ; 4.211 ; 4.211 ; Rise       ; inCLK                                                                                                            ;
;  oTstate[9]  ; inCLK                                                                                                            ; 3.854 ; 3.854 ; Rise       ; inCLK                                                                                                            ;
;  oTstate[10] ; inCLK                                                                                                            ; 4.398 ; 4.398 ; Rise       ; inCLK                                                                                                            ;
;  oTstate[11] ; inCLK                                                                                                            ; 4.220 ; 4.220 ; Rise       ; inCLK                                                                                                            ;
;  oTstate[12] ; inCLK                                                                                                            ; 5.419 ; 5.419 ; Rise       ; inCLK                                                                                                            ;
;  oTstate[13] ; inCLK                                                                                                            ; 4.144 ; 4.144 ; Rise       ; inCLK                                                                                                            ;
;  oTstate[14] ; inCLK                                                                                                            ; 4.518 ; 4.518 ; Rise       ; inCLK                                                                                                            ;
;  oTstate[16] ; inCLK                                                                                                            ; 5.349 ; 5.349 ; Rise       ; inCLK                                                                                                            ;
;  oTstate[17] ; inCLK                                                                                                            ; 5.556 ; 5.556 ; Rise       ; inCLK                                                                                                            ;
; oWbus[*]     ; inCLK                                                                                                            ; 9.854 ; 9.854 ; Rise       ; inCLK                                                                                                            ;
;  oWbus[0]    ; inCLK                                                                                                            ; 9.854 ; 9.854 ; Rise       ; inCLK                                                                                                            ;
; oCLK         ; inCLK                                                                                                            ; 3.502 ; 3.502 ; Fall       ; inCLK                                                                                                            ;
; oMemory[*]   ; inCLK                                                                                                            ; 5.639 ; 5.639 ; Fall       ; inCLK                                                                                                            ;
;  oMemory[0]  ; inCLK                                                                                                            ; 5.562 ; 5.562 ; Fall       ; inCLK                                                                                                            ;
;  oMemory[1]  ; inCLK                                                                                                            ; 5.445 ; 5.445 ; Fall       ; inCLK                                                                                                            ;
;  oMemory[2]  ; inCLK                                                                                                            ; 5.496 ; 5.496 ; Fall       ; inCLK                                                                                                            ;
;  oMemory[3]  ; inCLK                                                                                                            ; 5.554 ; 5.554 ; Fall       ; inCLK                                                                                                            ;
;  oMemory[4]  ; inCLK                                                                                                            ; 5.467 ; 5.467 ; Fall       ; inCLK                                                                                                            ;
;  oMemory[5]  ; inCLK                                                                                                            ; 5.468 ; 5.468 ; Fall       ; inCLK                                                                                                            ;
;  oMemory[6]  ; inCLK                                                                                                            ; 5.639 ; 5.639 ; Fall       ; inCLK                                                                                                            ;
;  oMemory[7]  ; inCLK                                                                                                            ; 5.490 ; 5.490 ; Fall       ; inCLK                                                                                                            ;
; oEmdr        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 3.316 ;       ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
; oLpcu        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 2.815 ;       ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
; oTstate[*]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 2.497 ;       ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oTstate[15] ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 2.497 ;       ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
; oWbus[*]     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 6.143 ; 6.143 ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[0]    ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 5.530 ; 5.530 ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[1]    ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 4.732 ; 4.732 ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[2]    ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 4.627 ; 4.627 ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[3]    ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 4.585 ; 4.585 ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[4]    ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 4.750 ; 4.750 ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[5]    ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 4.970 ; 4.970 ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[6]    ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 4.374 ; 4.374 ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[7]    ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 4.867 ; 4.867 ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[8]    ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 5.813 ; 5.813 ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[9]    ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 5.910 ; 5.910 ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[10]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 5.967 ; 5.967 ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[11]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 5.835 ; 5.835 ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[12]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 5.980 ; 5.980 ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[13]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 6.143 ; 6.143 ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[14]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 6.124 ; 6.124 ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[15]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 5.745 ; 5.745 ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
; oEmdr        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;       ; 3.316 ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
; oLpcu        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;       ; 2.815 ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
; oTstate[*]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;       ; 2.497 ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oTstate[15] ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;       ; 2.497 ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
; oWbus[*]     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 5.530 ; 5.530 ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[0]    ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 5.530 ; 5.530 ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[8]    ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 4.963 ; 4.963 ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[9]    ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 5.060 ; 5.060 ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[10]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 5.117 ; 5.117 ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[11]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 4.985 ; 4.985 ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[12]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 5.130 ; 5.130 ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[13]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 5.293 ; 5.293 ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[14]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 5.274 ; 5.274 ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[15]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 4.895 ; 4.895 ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
; OutReg[*]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.425 ; 5.425 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  OutReg[0]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.842 ; 4.842 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  OutReg[1]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.002 ; 5.002 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  OutReg[2]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.079 ; 5.079 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  OutReg[3]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.391 ; 5.391 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  OutReg[4]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.425 ; 5.425 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  OutReg[5]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.165 ; 5.165 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  OutReg[6]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.268 ; 5.268 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  OutReg[7]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.324 ; 5.324 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; Su           ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 6.346 ; 6.346 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oAcc[*]      ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.422 ; 5.422 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oAcc[0]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.380 ; 5.380 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oAcc[1]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.991 ; 4.991 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oAcc[2]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.131 ; 5.131 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oAcc[3]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.422 ; 5.422 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oAcc[4]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.920 ; 4.920 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oAcc[5]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.881 ; 4.881 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oAcc[6]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.834 ; 4.834 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oAcc[7]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.311 ; 5.311 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oBReg[*]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.492 ; 5.492 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oBReg[0]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.492 ; 5.492 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oBReg[1]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.067 ; 5.067 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oBReg[2]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.218 ; 5.218 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oBReg[3]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.188 ; 5.188 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oBReg[4]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.279 ; 5.279 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oBReg[5]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.052 ; 5.052 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oBReg[6]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.307 ; 5.307 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oBReg[7]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.102 ; 5.102 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oCE          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 8.136 ; 8.136 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oCLK         ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 6.486 ; 6.486 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oCLK_RST     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 6.782 ; 6.782 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oCReg[*]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.524 ; 5.524 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oCReg[0]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.318 ; 5.318 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oCReg[1]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.234 ; 5.234 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oCReg[2]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.524 ; 5.524 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oCReg[3]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.486 ; 5.486 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oCReg[4]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.495 ; 5.495 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oCReg[5]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.314 ; 5.314 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oCReg[6]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.344 ; 5.344 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oCReg[7]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.406 ; 5.406 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oCp          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 6.806 ; 6.806 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEa          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 6.335 ; 6.335 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEb          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 6.383 ; 6.383 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEc          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 6.052 ; 6.052 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEi          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 6.065 ; 6.065 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEmdr        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.262 ; 7.262 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEp          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 6.675 ; 6.675 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEpcl        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 6.041 ; 6.041 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEpcu        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 6.293 ; 6.293 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEtmp        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 6.583 ; 6.583 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEu          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 6.396 ; 6.396 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oFlag[*]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.987 ; 4.987 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oFlag[0]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.801 ; 3.801 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oFlag[1]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.987 ; 4.987 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oHLT         ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 6.474 ; 6.474 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oInst[*]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.583 ; 5.583 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oInst[0]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 2.261 ;       ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oInst[1]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.255 ; 5.255 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oInst[2]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.456 ; 5.456 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oInst[3]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.431 ; 5.431 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oInst[4]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.716 ; 3.716 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oInst[5]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.001 ; 5.001 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oInst[6]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.906 ; 3.906 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oInst[7]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.583 ; 5.583 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oL1          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 6.114 ; 6.114 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oL2          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 6.090 ; 6.090 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLa          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 6.874 ; 6.874 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLb          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 6.208 ; 6.208 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLc          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.989 ; 5.989 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLi          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.149 ; 4.149 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLmar        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.331 ; 7.331 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLmarc       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 6.195 ; 6.195 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLmdr        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 6.870 ; 6.870 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLo          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 6.087 ; 6.087 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLpcl        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 6.993 ; 6.993 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLpcu        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 6.300 ; 6.300 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLtmp        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 6.879 ; 6.879 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oMARout[*]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.490 ; 5.490 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[0]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.335 ; 5.335 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[1]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.490 ; 5.490 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[2]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.401 ; 5.401 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[3]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.353 ; 5.353 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[4]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.696 ; 4.696 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[5]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.287 ; 5.287 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[6]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.347 ; 5.347 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[7]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.969 ; 4.969 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[8]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.276 ; 5.276 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[9]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.056 ; 5.056 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[10] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.063 ; 5.063 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[11] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.251 ; 5.251 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[12] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.146 ; 5.146 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[13] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.088 ; 5.088 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[14] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.007 ; 5.007 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[15] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.278 ; 5.278 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oMDRout[*]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.131 ; 5.131 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMDRout[0]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.131 ; 5.131 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMDRout[1]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.876 ; 4.876 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMDRout[2]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.991 ; 4.991 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMDRout[3]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.862 ; 4.862 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMDRout[4]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.873 ; 4.873 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMDRout[5]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.728 ; 4.728 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMDRout[6]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.978 ; 4.978 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMDRout[7]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.893 ; 4.893 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oPC[*]       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.594 ; 5.594 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[0]      ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.861 ; 4.861 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[1]      ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.990 ; 4.990 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[2]      ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.283 ; 5.283 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[3]      ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.132 ; 5.132 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[4]      ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.997 ; 4.997 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[5]      ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.029 ; 5.029 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[6]      ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.514 ; 5.514 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[7]      ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.180 ; 5.180 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[8]      ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.971 ; 4.971 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[9]      ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.095 ; 5.095 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[10]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.268 ; 5.268 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[11]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.110 ; 5.110 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[12]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.129 ; 5.129 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[13]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.961 ; 4.961 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[14]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.594 ; 5.594 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[15]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.283 ; 5.283 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oRDWR        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.870 ; 5.870 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oRST         ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 6.599 ; 6.599 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oTMPREG[*]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.510 ; 5.510 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTMPREG[0]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.510 ; 5.510 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTMPREG[1]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.194 ; 5.194 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTMPREG[2]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.308 ; 5.308 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTMPREG[3]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.256 ; 5.256 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTMPREG[4]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.107 ; 5.107 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTMPREG[5]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.981 ; 4.981 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTMPREG[6]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.986 ; 4.986 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTMPREG[7]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.326 ; 5.326 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oTstate[*]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.031 ; 5.031 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[0]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.576 ; 4.576 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[1]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.389 ; 4.389 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[2]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.149 ; 4.149 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[3]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.266 ; 3.266 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[4]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.739 ; 3.739 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[5]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.929 ; 3.929 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[6]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.031 ; 5.031 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[7]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.715 ; 3.715 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[8]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.639 ; 3.639 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[9]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.282 ; 3.282 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[10] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.826 ; 3.826 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[11] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.648 ; 3.648 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[12] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.847 ; 4.847 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[13] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.572 ; 3.572 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[14] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.946 ; 3.946 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[16] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.777 ; 4.777 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[17] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.984 ; 4.984 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oWbus[*]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.282 ; 9.282 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[0]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.282 ; 9.282 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[1]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.962 ; 5.962 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[2]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.857 ; 5.857 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[3]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.815 ; 5.815 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[4]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.980 ; 5.980 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[5]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 6.200 ; 6.200 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[6]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.604 ; 5.604 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[7]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 6.097 ; 6.097 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[8]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.141 ; 7.141 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[9]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.238 ; 7.238 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[10]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.295 ; 7.295 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[11]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.163 ; 7.163 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[12]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.308 ; 7.308 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[13]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.471 ; 7.471 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[14]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.452 ; 7.452 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[15]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.073 ; 7.073 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; Su           ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.668 ; 3.605 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oCE          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.277 ; 4.999 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oCLK         ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;       ; 2.930 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oCLK_RST     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.242 ;       ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oCp          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.912 ; 4.284 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEa          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.318 ; 3.594 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEb          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.477 ;       ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEc          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;       ; 2.804 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEi          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;       ; 3.141 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEmdr        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.412 ; 4.644 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEp          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.757 ; 4.153 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEpcl        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;       ; 3.457 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEpcu        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;       ; 3.709 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEtmp        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.741 ; 4.011 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEu          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;       ; 3.655 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oHLT         ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 2.912 ;       ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oInst[*]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;       ; 2.261 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oInst[0]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;       ; 2.261 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oL1          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;       ; 3.530 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oL2          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;       ; 3.506 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLa          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.868 ; 4.026 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLb          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;       ; 3.684 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLc          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;       ; 3.208 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLmar        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.472 ; 4.664 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLmarc       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.400 ;       ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLmdr        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.011 ; 4.199 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLo          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;       ; 3.172 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLpcl        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.116 ; 4.471 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLpcu        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.331 ; 3.728 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLtmp        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.037 ; 4.307 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oMemory[*]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.067 ; 5.067 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[0]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.990 ; 4.990 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[1]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.873 ; 4.873 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[2]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.924 ; 4.924 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[3]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.982 ; 4.982 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[4]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.895 ; 4.895 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[5]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.896 ; 4.896 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[6]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.067 ; 5.067 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[7]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.918 ; 4.918 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oRDWR        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 2.972 ; 3.261 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oRST         ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.916 ; 3.740 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oWbus[*]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.531 ; 7.531 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[0]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.531 ; 7.531 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[1]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.607 ; 5.607 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[2]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.502 ; 5.502 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[3]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.460 ; 5.460 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[4]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.625 ; 5.625 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[5]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.845 ; 5.845 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[6]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.249 ; 5.249 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[7]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.742 ; 5.742 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[8]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 6.975 ; 6.975 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[9]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.072 ; 7.072 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[10]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.129 ; 7.129 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[11]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 6.997 ; 6.997 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[12]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.142 ; 7.142 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[13]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.305 ; 7.305 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[14]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.286 ; 7.286 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[15]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 6.907 ; 6.907 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
+--------------+------------------------------------------------------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                   ;
+--------------+------------------------------------------------------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                  ;
+--------------+------------------------------------------------------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------------------------------------------------------+
; OutReg[*]    ; inCLK                                                                                                            ; 5.414 ; 5.414 ; Rise       ; inCLK                                                                                                            ;
;  OutReg[0]   ; inCLK                                                                                                            ; 5.414 ; 5.414 ; Rise       ; inCLK                                                                                                            ;
;  OutReg[1]   ; inCLK                                                                                                            ; 5.574 ; 5.574 ; Rise       ; inCLK                                                                                                            ;
;  OutReg[2]   ; inCLK                                                                                                            ; 5.651 ; 5.651 ; Rise       ; inCLK                                                                                                            ;
;  OutReg[3]   ; inCLK                                                                                                            ; 5.963 ; 5.963 ; Rise       ; inCLK                                                                                                            ;
;  OutReg[4]   ; inCLK                                                                                                            ; 5.997 ; 5.997 ; Rise       ; inCLK                                                                                                            ;
;  OutReg[5]   ; inCLK                                                                                                            ; 5.737 ; 5.737 ; Rise       ; inCLK                                                                                                            ;
;  OutReg[6]   ; inCLK                                                                                                            ; 5.840 ; 5.840 ; Rise       ; inCLK                                                                                                            ;
;  OutReg[7]   ; inCLK                                                                                                            ; 5.896 ; 5.896 ; Rise       ; inCLK                                                                                                            ;
; Su           ; inCLK                                                                                                            ; 5.270 ; 5.270 ; Rise       ; inCLK                                                                                                            ;
; oAcc[*]      ; inCLK                                                                                                            ; 5.406 ; 5.406 ; Rise       ; inCLK                                                                                                            ;
;  oAcc[0]     ; inCLK                                                                                                            ; 5.952 ; 5.952 ; Rise       ; inCLK                                                                                                            ;
;  oAcc[1]     ; inCLK                                                                                                            ; 5.563 ; 5.563 ; Rise       ; inCLK                                                                                                            ;
;  oAcc[2]     ; inCLK                                                                                                            ; 5.703 ; 5.703 ; Rise       ; inCLK                                                                                                            ;
;  oAcc[3]     ; inCLK                                                                                                            ; 5.994 ; 5.994 ; Rise       ; inCLK                                                                                                            ;
;  oAcc[4]     ; inCLK                                                                                                            ; 5.492 ; 5.492 ; Rise       ; inCLK                                                                                                            ;
;  oAcc[5]     ; inCLK                                                                                                            ; 5.453 ; 5.453 ; Rise       ; inCLK                                                                                                            ;
;  oAcc[6]     ; inCLK                                                                                                            ; 5.406 ; 5.406 ; Rise       ; inCLK                                                                                                            ;
;  oAcc[7]     ; inCLK                                                                                                            ; 5.883 ; 5.883 ; Rise       ; inCLK                                                                                                            ;
; oBReg[*]     ; inCLK                                                                                                            ; 5.624 ; 5.624 ; Rise       ; inCLK                                                                                                            ;
;  oBReg[0]    ; inCLK                                                                                                            ; 6.064 ; 6.064 ; Rise       ; inCLK                                                                                                            ;
;  oBReg[1]    ; inCLK                                                                                                            ; 5.639 ; 5.639 ; Rise       ; inCLK                                                                                                            ;
;  oBReg[2]    ; inCLK                                                                                                            ; 5.790 ; 5.790 ; Rise       ; inCLK                                                                                                            ;
;  oBReg[3]    ; inCLK                                                                                                            ; 5.760 ; 5.760 ; Rise       ; inCLK                                                                                                            ;
;  oBReg[4]    ; inCLK                                                                                                            ; 5.851 ; 5.851 ; Rise       ; inCLK                                                                                                            ;
;  oBReg[5]    ; inCLK                                                                                                            ; 5.624 ; 5.624 ; Rise       ; inCLK                                                                                                            ;
;  oBReg[6]    ; inCLK                                                                                                            ; 5.879 ; 5.879 ; Rise       ; inCLK                                                                                                            ;
;  oBReg[7]    ; inCLK                                                                                                            ; 5.674 ; 5.674 ; Rise       ; inCLK                                                                                                            ;
; oCE          ; inCLK                                                                                                            ; 4.916 ; 4.916 ; Rise       ; inCLK                                                                                                            ;
; oCLK         ; inCLK                                                                                                            ; 3.502 ; 3.502 ; Rise       ; inCLK                                                                                                            ;
; oCLK_RST     ; inCLK                                                                                                            ; 4.576 ; 4.576 ; Rise       ; inCLK                                                                                                            ;
; oCReg[*]     ; inCLK                                                                                                            ; 5.806 ; 5.806 ; Rise       ; inCLK                                                                                                            ;
;  oCReg[0]    ; inCLK                                                                                                            ; 5.890 ; 5.890 ; Rise       ; inCLK                                                                                                            ;
;  oCReg[1]    ; inCLK                                                                                                            ; 5.806 ; 5.806 ; Rise       ; inCLK                                                                                                            ;
;  oCReg[2]    ; inCLK                                                                                                            ; 6.096 ; 6.096 ; Rise       ; inCLK                                                                                                            ;
;  oCReg[3]    ; inCLK                                                                                                            ; 6.058 ; 6.058 ; Rise       ; inCLK                                                                                                            ;
;  oCReg[4]    ; inCLK                                                                                                            ; 6.067 ; 6.067 ; Rise       ; inCLK                                                                                                            ;
;  oCReg[5]    ; inCLK                                                                                                            ; 5.886 ; 5.886 ; Rise       ; inCLK                                                                                                            ;
;  oCReg[6]    ; inCLK                                                                                                            ; 5.916 ; 5.916 ; Rise       ; inCLK                                                                                                            ;
;  oCReg[7]    ; inCLK                                                                                                            ; 5.978 ; 5.978 ; Rise       ; inCLK                                                                                                            ;
; oCp          ; inCLK                                                                                                            ; 5.126 ; 5.126 ; Rise       ; inCLK                                                                                                            ;
; oEa          ; inCLK                                                                                                            ; 4.579 ; 4.579 ; Rise       ; inCLK                                                                                                            ;
; oEb          ; inCLK                                                                                                            ; 4.743 ; 4.743 ; Rise       ; inCLK                                                                                                            ;
; oEc          ; inCLK                                                                                                            ; 4.301 ; 4.301 ; Rise       ; inCLK                                                                                                            ;
; oEi          ; inCLK                                                                                                            ; 4.498 ; 4.498 ; Rise       ; inCLK                                                                                                            ;
; oEmdr        ; inCLK                                                                                                            ; 5.525 ; 5.525 ; Rise       ; inCLK                                                                                                            ;
; oEp          ; inCLK                                                                                                            ; 4.845 ; 4.845 ; Rise       ; inCLK                                                                                                            ;
; oEpcl        ; inCLK                                                                                                            ; 4.897 ; 4.897 ; Rise       ; inCLK                                                                                                            ;
; oEpcu        ; inCLK                                                                                                            ; 5.644 ; 5.644 ; Rise       ; inCLK                                                                                                            ;
; oEtmp        ; inCLK                                                                                                            ; 5.182 ; 5.182 ; Rise       ; inCLK                                                                                                            ;
; oEu          ; inCLK                                                                                                            ; 4.594 ; 4.594 ; Rise       ; inCLK                                                                                                            ;
; oFlag[*]     ; inCLK                                                                                                            ; 4.373 ; 4.373 ; Rise       ; inCLK                                                                                                            ;
;  oFlag[0]    ; inCLK                                                                                                            ; 4.373 ; 4.373 ; Rise       ; inCLK                                                                                                            ;
;  oFlag[1]    ; inCLK                                                                                                            ; 5.559 ; 5.559 ; Rise       ; inCLK                                                                                                            ;
; oHLT         ; inCLK                                                                                                            ; 4.948 ; 4.948 ; Rise       ; inCLK                                                                                                            ;
; oInst[*]     ; inCLK                                                                                                            ; 4.288 ; 4.288 ; Rise       ; inCLK                                                                                                            ;
;  oInst[1]    ; inCLK                                                                                                            ; 5.827 ; 5.827 ; Rise       ; inCLK                                                                                                            ;
;  oInst[2]    ; inCLK                                                                                                            ; 6.028 ; 6.028 ; Rise       ; inCLK                                                                                                            ;
;  oInst[3]    ; inCLK                                                                                                            ; 6.003 ; 6.003 ; Rise       ; inCLK                                                                                                            ;
;  oInst[4]    ; inCLK                                                                                                            ; 4.288 ; 4.288 ; Rise       ; inCLK                                                                                                            ;
;  oInst[5]    ; inCLK                                                                                                            ; 5.573 ; 5.573 ; Rise       ; inCLK                                                                                                            ;
;  oInst[6]    ; inCLK                                                                                                            ; 4.478 ; 4.478 ; Rise       ; inCLK                                                                                                            ;
;  oInst[7]    ; inCLK                                                                                                            ; 6.155 ; 6.155 ; Rise       ; inCLK                                                                                                            ;
; oL1          ; inCLK                                                                                                            ; 4.873 ; 4.873 ; Rise       ; inCLK                                                                                                            ;
; oL2          ; inCLK                                                                                                            ; 5.377 ; 5.377 ; Rise       ; inCLK                                                                                                            ;
; oLa          ; inCLK                                                                                                            ; 4.944 ; 4.944 ; Rise       ; inCLK                                                                                                            ;
; oLb          ; inCLK                                                                                                            ; 4.579 ; 4.579 ; Rise       ; inCLK                                                                                                            ;
; oLc          ; inCLK                                                                                                            ; 4.667 ; 4.667 ; Rise       ; inCLK                                                                                                            ;
; oLi          ; inCLK                                                                                                            ; 4.721 ; 4.721 ; Rise       ; inCLK                                                                                                            ;
; oLmar        ; inCLK                                                                                                            ; 4.869 ; 4.869 ; Rise       ; inCLK                                                                                                            ;
; oLmarc       ; inCLK                                                                                                            ; 4.729 ; 4.729 ; Rise       ; inCLK                                                                                                            ;
; oLmdr        ; inCLK                                                                                                            ; 4.579 ; 4.579 ; Rise       ; inCLK                                                                                                            ;
; oLo          ; inCLK                                                                                                            ; 4.378 ; 4.378 ; Rise       ; inCLK                                                                                                            ;
; oLpcl        ; inCLK                                                                                                            ; 5.506 ; 5.506 ; Rise       ; inCLK                                                                                                            ;
; oLpcu        ; inCLK                                                                                                            ; 4.644 ; 4.644 ; Rise       ; inCLK                                                                                                            ;
; oLtmp        ; inCLK                                                                                                            ; 4.975 ; 4.975 ; Rise       ; inCLK                                                                                                            ;
; oMARout[*]   ; inCLK                                                                                                            ; 5.268 ; 5.268 ; Rise       ; inCLK                                                                                                            ;
;  oMARout[0]  ; inCLK                                                                                                            ; 5.907 ; 5.907 ; Rise       ; inCLK                                                                                                            ;
;  oMARout[1]  ; inCLK                                                                                                            ; 6.062 ; 6.062 ; Rise       ; inCLK                                                                                                            ;
;  oMARout[2]  ; inCLK                                                                                                            ; 5.973 ; 5.973 ; Rise       ; inCLK                                                                                                            ;
;  oMARout[3]  ; inCLK                                                                                                            ; 5.925 ; 5.925 ; Rise       ; inCLK                                                                                                            ;
;  oMARout[4]  ; inCLK                                                                                                            ; 5.268 ; 5.268 ; Rise       ; inCLK                                                                                                            ;
;  oMARout[5]  ; inCLK                                                                                                            ; 5.859 ; 5.859 ; Rise       ; inCLK                                                                                                            ;
;  oMARout[6]  ; inCLK                                                                                                            ; 5.919 ; 5.919 ; Rise       ; inCLK                                                                                                            ;
;  oMARout[7]  ; inCLK                                                                                                            ; 5.541 ; 5.541 ; Rise       ; inCLK                                                                                                            ;
;  oMARout[8]  ; inCLK                                                                                                            ; 5.848 ; 5.848 ; Rise       ; inCLK                                                                                                            ;
;  oMARout[9]  ; inCLK                                                                                                            ; 5.628 ; 5.628 ; Rise       ; inCLK                                                                                                            ;
;  oMARout[10] ; inCLK                                                                                                            ; 5.635 ; 5.635 ; Rise       ; inCLK                                                                                                            ;
;  oMARout[11] ; inCLK                                                                                                            ; 5.823 ; 5.823 ; Rise       ; inCLK                                                                                                            ;
;  oMARout[12] ; inCLK                                                                                                            ; 5.718 ; 5.718 ; Rise       ; inCLK                                                                                                            ;
;  oMARout[13] ; inCLK                                                                                                            ; 5.660 ; 5.660 ; Rise       ; inCLK                                                                                                            ;
;  oMARout[14] ; inCLK                                                                                                            ; 5.579 ; 5.579 ; Rise       ; inCLK                                                                                                            ;
;  oMARout[15] ; inCLK                                                                                                            ; 5.850 ; 5.850 ; Rise       ; inCLK                                                                                                            ;
; oMDRout[*]   ; inCLK                                                                                                            ; 5.300 ; 5.300 ; Rise       ; inCLK                                                                                                            ;
;  oMDRout[0]  ; inCLK                                                                                                            ; 5.703 ; 5.703 ; Rise       ; inCLK                                                                                                            ;
;  oMDRout[1]  ; inCLK                                                                                                            ; 5.448 ; 5.448 ; Rise       ; inCLK                                                                                                            ;
;  oMDRout[2]  ; inCLK                                                                                                            ; 5.563 ; 5.563 ; Rise       ; inCLK                                                                                                            ;
;  oMDRout[3]  ; inCLK                                                                                                            ; 5.434 ; 5.434 ; Rise       ; inCLK                                                                                                            ;
;  oMDRout[4]  ; inCLK                                                                                                            ; 5.445 ; 5.445 ; Rise       ; inCLK                                                                                                            ;
;  oMDRout[5]  ; inCLK                                                                                                            ; 5.300 ; 5.300 ; Rise       ; inCLK                                                                                                            ;
;  oMDRout[6]  ; inCLK                                                                                                            ; 5.550 ; 5.550 ; Rise       ; inCLK                                                                                                            ;
;  oMDRout[7]  ; inCLK                                                                                                            ; 5.465 ; 5.465 ; Rise       ; inCLK                                                                                                            ;
; oPC[*]       ; inCLK                                                                                                            ; 5.433 ; 5.433 ; Rise       ; inCLK                                                                                                            ;
;  oPC[0]      ; inCLK                                                                                                            ; 5.433 ; 5.433 ; Rise       ; inCLK                                                                                                            ;
;  oPC[1]      ; inCLK                                                                                                            ; 5.562 ; 5.562 ; Rise       ; inCLK                                                                                                            ;
;  oPC[2]      ; inCLK                                                                                                            ; 5.855 ; 5.855 ; Rise       ; inCLK                                                                                                            ;
;  oPC[3]      ; inCLK                                                                                                            ; 5.704 ; 5.704 ; Rise       ; inCLK                                                                                                            ;
;  oPC[4]      ; inCLK                                                                                                            ; 5.569 ; 5.569 ; Rise       ; inCLK                                                                                                            ;
;  oPC[5]      ; inCLK                                                                                                            ; 5.601 ; 5.601 ; Rise       ; inCLK                                                                                                            ;
;  oPC[6]      ; inCLK                                                                                                            ; 6.086 ; 6.086 ; Rise       ; inCLK                                                                                                            ;
;  oPC[7]      ; inCLK                                                                                                            ; 5.752 ; 5.752 ; Rise       ; inCLK                                                                                                            ;
;  oPC[8]      ; inCLK                                                                                                            ; 5.543 ; 5.543 ; Rise       ; inCLK                                                                                                            ;
;  oPC[9]      ; inCLK                                                                                                            ; 5.667 ; 5.667 ; Rise       ; inCLK                                                                                                            ;
;  oPC[10]     ; inCLK                                                                                                            ; 5.840 ; 5.840 ; Rise       ; inCLK                                                                                                            ;
;  oPC[11]     ; inCLK                                                                                                            ; 5.682 ; 5.682 ; Rise       ; inCLK                                                                                                            ;
;  oPC[12]     ; inCLK                                                                                                            ; 5.701 ; 5.701 ; Rise       ; inCLK                                                                                                            ;
;  oPC[13]     ; inCLK                                                                                                            ; 5.533 ; 5.533 ; Rise       ; inCLK                                                                                                            ;
;  oPC[14]     ; inCLK                                                                                                            ; 6.166 ; 6.166 ; Rise       ; inCLK                                                                                                            ;
;  oPC[15]     ; inCLK                                                                                                            ; 5.855 ; 5.855 ; Rise       ; inCLK                                                                                                            ;
; oRDWR        ; inCLK                                                                                                            ; 4.512 ; 4.512 ; Rise       ; inCLK                                                                                                            ;
; oRST         ; inCLK                                                                                                            ; 5.127 ; 5.127 ; Rise       ; inCLK                                                                                                            ;
; oTMPREG[*]   ; inCLK                                                                                                            ; 5.553 ; 5.553 ; Rise       ; inCLK                                                                                                            ;
;  oTMPREG[0]  ; inCLK                                                                                                            ; 6.082 ; 6.082 ; Rise       ; inCLK                                                                                                            ;
;  oTMPREG[1]  ; inCLK                                                                                                            ; 5.766 ; 5.766 ; Rise       ; inCLK                                                                                                            ;
;  oTMPREG[2]  ; inCLK                                                                                                            ; 5.880 ; 5.880 ; Rise       ; inCLK                                                                                                            ;
;  oTMPREG[3]  ; inCLK                                                                                                            ; 5.828 ; 5.828 ; Rise       ; inCLK                                                                                                            ;
;  oTMPREG[4]  ; inCLK                                                                                                            ; 5.679 ; 5.679 ; Rise       ; inCLK                                                                                                            ;
;  oTMPREG[5]  ; inCLK                                                                                                            ; 5.553 ; 5.553 ; Rise       ; inCLK                                                                                                            ;
;  oTMPREG[6]  ; inCLK                                                                                                            ; 5.558 ; 5.558 ; Rise       ; inCLK                                                                                                            ;
;  oTMPREG[7]  ; inCLK                                                                                                            ; 5.898 ; 5.898 ; Rise       ; inCLK                                                                                                            ;
; oTstate[*]   ; inCLK                                                                                                            ; 3.838 ; 3.838 ; Rise       ; inCLK                                                                                                            ;
;  oTstate[0]  ; inCLK                                                                                                            ; 5.148 ; 5.148 ; Rise       ; inCLK                                                                                                            ;
;  oTstate[1]  ; inCLK                                                                                                            ; 4.961 ; 4.961 ; Rise       ; inCLK                                                                                                            ;
;  oTstate[2]  ; inCLK                                                                                                            ; 4.721 ; 4.721 ; Rise       ; inCLK                                                                                                            ;
;  oTstate[3]  ; inCLK                                                                                                            ; 3.838 ; 3.838 ; Rise       ; inCLK                                                                                                            ;
;  oTstate[4]  ; inCLK                                                                                                            ; 4.311 ; 4.311 ; Rise       ; inCLK                                                                                                            ;
;  oTstate[5]  ; inCLK                                                                                                            ; 4.501 ; 4.501 ; Rise       ; inCLK                                                                                                            ;
;  oTstate[6]  ; inCLK                                                                                                            ; 5.603 ; 5.603 ; Rise       ; inCLK                                                                                                            ;
;  oTstate[7]  ; inCLK                                                                                                            ; 4.287 ; 4.287 ; Rise       ; inCLK                                                                                                            ;
;  oTstate[8]  ; inCLK                                                                                                            ; 4.211 ; 4.211 ; Rise       ; inCLK                                                                                                            ;
;  oTstate[9]  ; inCLK                                                                                                            ; 3.854 ; 3.854 ; Rise       ; inCLK                                                                                                            ;
;  oTstate[10] ; inCLK                                                                                                            ; 4.398 ; 4.398 ; Rise       ; inCLK                                                                                                            ;
;  oTstate[11] ; inCLK                                                                                                            ; 4.220 ; 4.220 ; Rise       ; inCLK                                                                                                            ;
;  oTstate[12] ; inCLK                                                                                                            ; 5.419 ; 5.419 ; Rise       ; inCLK                                                                                                            ;
;  oTstate[13] ; inCLK                                                                                                            ; 4.144 ; 4.144 ; Rise       ; inCLK                                                                                                            ;
;  oTstate[14] ; inCLK                                                                                                            ; 4.518 ; 4.518 ; Rise       ; inCLK                                                                                                            ;
;  oTstate[16] ; inCLK                                                                                                            ; 5.349 ; 5.349 ; Rise       ; inCLK                                                                                                            ;
;  oTstate[17] ; inCLK                                                                                                            ; 5.556 ; 5.556 ; Rise       ; inCLK                                                                                                            ;
; oWbus[*]     ; inCLK                                                                                                            ; 4.962 ; 4.962 ; Rise       ; inCLK                                                                                                            ;
;  oWbus[0]    ; inCLK                                                                                                            ; 4.962 ; 4.962 ; Rise       ; inCLK                                                                                                            ;
; oCLK         ; inCLK                                                                                                            ; 3.502 ; 3.502 ; Fall       ; inCLK                                                                                                            ;
; oMemory[*]   ; inCLK                                                                                                            ; 5.445 ; 5.445 ; Fall       ; inCLK                                                                                                            ;
;  oMemory[0]  ; inCLK                                                                                                            ; 5.562 ; 5.562 ; Fall       ; inCLK                                                                                                            ;
;  oMemory[1]  ; inCLK                                                                                                            ; 5.445 ; 5.445 ; Fall       ; inCLK                                                                                                            ;
;  oMemory[2]  ; inCLK                                                                                                            ; 5.496 ; 5.496 ; Fall       ; inCLK                                                                                                            ;
;  oMemory[3]  ; inCLK                                                                                                            ; 5.554 ; 5.554 ; Fall       ; inCLK                                                                                                            ;
;  oMemory[4]  ; inCLK                                                                                                            ; 5.467 ; 5.467 ; Fall       ; inCLK                                                                                                            ;
;  oMemory[5]  ; inCLK                                                                                                            ; 5.468 ; 5.468 ; Fall       ; inCLK                                                                                                            ;
;  oMemory[6]  ; inCLK                                                                                                            ; 5.639 ; 5.639 ; Fall       ; inCLK                                                                                                            ;
;  oMemory[7]  ; inCLK                                                                                                            ; 5.490 ; 5.490 ; Fall       ; inCLK                                                                                                            ;
; oEmdr        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 3.316 ;       ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
; oLpcu        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 2.815 ;       ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
; oTstate[*]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 2.497 ;       ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oTstate[15] ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 2.497 ;       ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
; oWbus[*]     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 4.374 ; 4.374 ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[0]    ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 5.530 ; 4.504 ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[1]    ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 4.732 ; 4.732 ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[2]    ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 4.627 ; 4.627 ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[3]    ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 4.585 ; 4.585 ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[4]    ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 4.750 ; 4.750 ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[5]    ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 4.970 ; 4.970 ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[6]    ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 4.374 ; 4.374 ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[7]    ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 4.867 ; 4.867 ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[8]    ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 5.813 ; 5.813 ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[9]    ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 5.910 ; 5.910 ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[10]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 5.967 ; 5.967 ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[11]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 5.835 ; 5.835 ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[12]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 5.980 ; 5.980 ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[13]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 6.143 ; 6.143 ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[14]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 6.124 ; 6.124 ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[15]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 5.745 ; 5.745 ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
; oEmdr        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;       ; 3.316 ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
; oLpcu        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;       ; 2.815 ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
; oTstate[*]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;       ; 2.497 ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oTstate[15] ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;       ; 2.497 ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
; oWbus[*]     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 4.504 ; 4.895 ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[0]    ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 4.504 ; 5.530 ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[8]    ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 4.963 ; 4.963 ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[9]    ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 5.060 ; 5.060 ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[10]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 5.117 ; 5.117 ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[11]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 4.985 ; 4.985 ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[12]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 5.130 ; 5.130 ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[13]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 5.293 ; 5.293 ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[14]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 5.274 ; 5.274 ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[15]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 4.895 ; 4.895 ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
; OutReg[*]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.842 ; 4.842 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  OutReg[0]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.842 ; 4.842 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  OutReg[1]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.002 ; 5.002 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  OutReg[2]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.079 ; 5.079 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  OutReg[3]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.391 ; 5.391 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  OutReg[4]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.425 ; 5.425 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  OutReg[5]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.165 ; 5.165 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  OutReg[6]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.268 ; 5.268 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  OutReg[7]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.324 ; 5.324 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; Su           ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.605 ; 3.668 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oAcc[*]      ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.834 ; 4.834 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oAcc[0]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.380 ; 5.380 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oAcc[1]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.991 ; 4.991 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oAcc[2]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.131 ; 5.131 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oAcc[3]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.422 ; 5.422 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oAcc[4]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.920 ; 4.920 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oAcc[5]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.881 ; 4.881 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oAcc[6]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.834 ; 4.834 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oAcc[7]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.311 ; 5.311 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oBReg[*]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.052 ; 5.052 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oBReg[0]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.492 ; 5.492 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oBReg[1]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.067 ; 5.067 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oBReg[2]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.218 ; 5.218 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oBReg[3]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.188 ; 5.188 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oBReg[4]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.279 ; 5.279 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oBReg[5]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.052 ; 5.052 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oBReg[6]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.307 ; 5.307 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oBReg[7]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.102 ; 5.102 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oCE          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.344 ; 4.344 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oCLK         ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 2.930 ; 4.688 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oCLK_RST     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.004 ; 3.242 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oCReg[*]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.234 ; 5.234 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oCReg[0]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.318 ; 5.318 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oCReg[1]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.234 ; 5.234 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oCReg[2]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.524 ; 5.524 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oCReg[3]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.486 ; 5.486 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oCReg[4]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.495 ; 5.495 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oCReg[5]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.314 ; 5.314 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oCReg[6]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.344 ; 5.344 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oCReg[7]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.406 ; 5.406 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oCp          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.781 ; 3.690 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEa          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.408 ; 3.318 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEb          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.171 ; 3.460 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEc          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 2.804 ; 3.729 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEi          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.141 ; 3.926 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEmdr        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.069 ; 4.064 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEp          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.004 ; 3.615 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEpcl        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.457 ; 4.325 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEpcu        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.709 ; 5.072 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEtmp        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.685 ; 3.450 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEu          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.496 ; 4.022 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oFlag[*]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.801 ; 3.801 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oFlag[0]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.801 ; 3.801 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oFlag[1]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.987 ; 4.987 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oHLT         ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.376 ; 2.912 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oInst[*]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 2.261 ; 3.716 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oInst[0]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 2.261 ;       ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oInst[1]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.255 ; 5.255 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oInst[2]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.456 ; 5.456 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oInst[3]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.431 ; 5.431 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oInst[4]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.716 ; 3.716 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oInst[5]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.001 ; 5.001 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oInst[6]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.906 ; 3.906 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oInst[7]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.583 ; 5.583 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oL1          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.473 ; 4.301 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oL2          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.460 ; 4.805 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLa          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.867 ; 3.296 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLb          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.684 ; 4.007 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLc          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.208 ; 4.095 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLi          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.149 ; 4.149 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLmar        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.939 ; 4.130 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLmarc       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.157 ; 3.297 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLmdr        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.667 ; 3.547 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLo          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.172 ; 3.806 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLpcl        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.737 ; 4.116 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLpcu        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.511 ; 3.331 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLtmp        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.688 ; 3.525 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oMARout[*]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.696 ; 4.696 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[0]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.335 ; 5.335 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[1]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.490 ; 5.490 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[2]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.401 ; 5.401 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[3]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.353 ; 5.353 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[4]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.696 ; 4.696 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[5]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.287 ; 5.287 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[6]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.347 ; 5.347 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[7]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.969 ; 4.969 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[8]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.276 ; 5.276 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[9]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.056 ; 5.056 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[10] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.063 ; 5.063 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[11] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.251 ; 5.251 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[12] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.146 ; 5.146 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[13] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.088 ; 5.088 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[14] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.007 ; 5.007 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[15] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.278 ; 5.278 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oMDRout[*]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.728 ; 4.728 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMDRout[0]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.131 ; 5.131 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMDRout[1]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.876 ; 4.876 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMDRout[2]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.991 ; 4.991 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMDRout[3]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.862 ; 4.862 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMDRout[4]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.873 ; 4.873 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMDRout[5]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.728 ; 4.728 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMDRout[6]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.978 ; 4.978 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMDRout[7]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.893 ; 4.893 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oPC[*]       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.861 ; 4.861 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[0]      ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.861 ; 4.861 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[1]      ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.990 ; 4.990 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[2]      ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.283 ; 5.283 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[3]      ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.132 ; 5.132 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[4]      ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.997 ; 4.997 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[5]      ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.029 ; 5.029 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[6]      ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.514 ; 5.514 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[7]      ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.180 ; 5.180 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[8]      ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.971 ; 4.971 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[9]      ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.095 ; 5.095 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[10]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.268 ; 5.268 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[11]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.110 ; 5.110 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[12]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.129 ; 5.129 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[13]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.961 ; 4.961 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[14]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.594 ; 5.594 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[15]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.283 ; 5.283 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oRDWR        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.261 ; 2.972 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oRST         ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.428 ; 3.456 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oTMPREG[*]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.981 ; 4.981 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTMPREG[0]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.510 ; 5.510 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTMPREG[1]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.194 ; 5.194 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTMPREG[2]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.308 ; 5.308 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTMPREG[3]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.256 ; 5.256 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTMPREG[4]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.107 ; 5.107 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTMPREG[5]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.981 ; 4.981 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTMPREG[6]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.986 ; 4.986 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTMPREG[7]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.326 ; 5.326 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oTstate[*]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.266 ; 3.266 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[0]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.576 ; 4.576 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[1]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.389 ; 4.389 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[2]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.149 ; 4.149 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[3]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.266 ; 3.266 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[4]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.739 ; 3.739 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[5]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.929 ; 3.929 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[6]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.031 ; 5.031 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[7]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.715 ; 3.715 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[8]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.639 ; 3.639 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[9]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.282 ; 3.282 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[10] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.826 ; 3.826 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[11] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.648 ; 3.648 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[12] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.847 ; 4.847 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[13] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.572 ; 3.572 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[14] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.946 ; 3.946 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[16] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.777 ; 4.777 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[17] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.984 ; 4.984 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oWbus[*]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.562 ; 3.656 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[0]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.562 ; 3.656 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[1]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.428 ; 5.428 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[2]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.323 ; 5.323 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[3]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.281 ; 5.281 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[4]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.446 ; 5.446 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[5]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.666 ; 5.666 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[6]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.070 ; 5.070 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[7]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.563 ; 5.563 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[8]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.324 ; 5.324 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[9]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.421 ; 5.421 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[10]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.478 ; 5.478 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[11]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.346 ; 5.346 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[12]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.491 ; 5.491 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[13]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.654 ; 5.654 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[14]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.635 ; 5.635 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[15]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.256 ; 5.256 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; Su           ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.668 ; 3.605 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oCE          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.556 ; 4.673 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oCLK         ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;       ; 2.930 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oCLK_RST     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.242 ;       ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oCp          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.690 ; 3.781 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEa          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.318 ; 3.408 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEb          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.460 ;       ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEc          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;       ; 2.804 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEi          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;       ; 3.141 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEmdr        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.064 ; 4.069 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEp          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.615 ; 4.004 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEpcl        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;       ; 3.457 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEpcu        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;       ; 3.709 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEtmp        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.450 ; 3.685 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEu          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;       ; 3.496 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oHLT         ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 2.912 ;       ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oInst[*]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;       ; 2.261 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oInst[0]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;       ; 2.261 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oL1          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;       ; 3.473 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oL2          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;       ; 3.460 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLa          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.296 ; 3.867 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLb          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;       ; 3.684 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLc          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;       ; 3.208 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLmar        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.130 ; 3.939 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLmarc       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.297 ;       ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLmdr        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.547 ; 3.667 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLo          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;       ; 3.172 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLpcl        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.116 ; 3.737 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLpcu        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.331 ; 3.511 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLtmp        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.525 ; 3.688 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oMemory[*]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.873 ; 4.873 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[0]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.990 ; 4.990 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[1]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.873 ; 4.873 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[2]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.924 ; 4.924 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[3]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.982 ; 4.982 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[4]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.895 ; 4.895 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[5]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.896 ; 4.896 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[6]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.067 ; 5.067 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[7]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.918 ; 4.918 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oRDWR        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 2.972 ; 3.261 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oRST         ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.456 ; 3.428 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oWbus[*]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.656 ; 3.562 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[0]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.656 ; 3.562 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[1]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.607 ; 5.607 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[2]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.502 ; 5.502 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[3]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.460 ; 5.460 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[4]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.625 ; 5.625 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[5]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.845 ; 5.845 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[6]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.249 ; 5.249 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[7]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.742 ; 5.742 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[8]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.659 ; 5.659 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[9]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.756 ; 5.756 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[10]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.813 ; 5.813 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[11]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.681 ; 5.681 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[12]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.826 ; 5.826 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[13]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.989 ; 5.989 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[14]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.970 ; 5.970 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[15]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.591 ; 5.591 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
+--------------+------------------------------------------------------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                                                                                                                                                           ;
+-------------+------------------------------------------------------------------------------------------------------------------+-------+------+------------+------------------------------------------------------------------------------------------------------------------+
; Data Port   ; Clock Port                                                                                                       ; Rise  ; Fall ; Clock Edge ; Clock Reference                                                                                                  ;
+-------------+------------------------------------------------------------------------------------------------------------------+-------+------+------------+------------------------------------------------------------------------------------------------------------------+
; oMemory[*]  ; inCLK                                                                                                            ; 5.417 ;      ; Fall       ; inCLK                                                                                                            ;
;  oMemory[0] ; inCLK                                                                                                            ; 5.616 ;      ; Fall       ; inCLK                                                                                                            ;
;  oMemory[1] ; inCLK                                                                                                            ; 5.527 ;      ; Fall       ; inCLK                                                                                                            ;
;  oMemory[2] ; inCLK                                                                                                            ; 5.417 ;      ; Fall       ; inCLK                                                                                                            ;
;  oMemory[3] ; inCLK                                                                                                            ; 5.636 ;      ; Fall       ; inCLK                                                                                                            ;
;  oMemory[4] ; inCLK                                                                                                            ; 5.417 ;      ; Fall       ; inCLK                                                                                                            ;
;  oMemory[5] ; inCLK                                                                                                            ; 5.557 ;      ; Fall       ; inCLK                                                                                                            ;
;  oMemory[6] ; inCLK                                                                                                            ; 5.636 ;      ; Fall       ; inCLK                                                                                                            ;
;  oMemory[7] ; inCLK                                                                                                            ; 5.557 ;      ; Fall       ; inCLK                                                                                                            ;
; oWbus[*]    ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 4.331 ;      ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[0]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 4.691 ;      ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[1]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 4.838 ;      ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[2]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 4.331 ;      ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[3]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 4.822 ;      ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[4]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 4.691 ;      ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[5]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 4.838 ;      ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[6]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 4.331 ;      ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[7]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 4.822 ;      ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[8]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 6.208 ;      ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[9]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 6.168 ;      ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[10]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 6.268 ;      ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[11]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 6.047 ;      ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[12]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 6.047 ;      ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[13]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 6.168 ;      ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[14]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 6.168 ;      ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[15]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 6.278 ;      ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
; oWbus[*]    ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 5.197 ;      ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[8]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 5.358 ;      ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[9]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 5.318 ;      ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[10]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 5.418 ;      ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[11]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 5.197 ;      ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[12]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 5.197 ;      ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[13]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 5.318 ;      ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[14]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 5.318 ;      ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[15]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 5.428 ;      ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
; oWbus[*]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.561 ;      ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[0]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.921 ;      ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[1]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 6.068 ;      ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[2]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.561 ;      ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[3]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 6.052 ;      ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[4]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.921 ;      ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[5]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 6.068 ;      ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[6]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.561 ;      ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[7]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 6.052 ;      ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[8]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.536 ;      ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[9]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.496 ;      ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[10]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.596 ;      ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[11]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.375 ;      ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[12]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.375 ;      ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[13]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.496 ;      ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[14]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.496 ;      ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[15]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.606 ;      ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oMemory[*]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.845 ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[0] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.044 ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[1] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.955 ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[2] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.845 ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[3] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.064 ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[4] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.845 ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[5] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.985 ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[6] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.064 ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[7] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.985 ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oWbus[*]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.206 ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[0]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.566 ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[1]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.713 ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[2]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.206 ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[3]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.697 ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[4]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.566 ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[5]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.713 ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[6]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.206 ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[7]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.697 ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[8]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.370 ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[9]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.330 ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[10]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.430 ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[11]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.209 ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[12]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.209 ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[13]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.330 ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[14]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.330 ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[15]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.440 ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
+-------------+------------------------------------------------------------------------------------------------------------------+-------+------+------------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                                                                                                                                                                   ;
+-------------+------------------------------------------------------------------------------------------------------------------+-------+------+------------+------------------------------------------------------------------------------------------------------------------+
; Data Port   ; Clock Port                                                                                                       ; Rise  ; Fall ; Clock Edge ; Clock Reference                                                                                                  ;
+-------------+------------------------------------------------------------------------------------------------------------------+-------+------+------------+------------------------------------------------------------------------------------------------------------------+
; oMemory[*]  ; inCLK                                                                                                            ; 5.417 ;      ; Fall       ; inCLK                                                                                                            ;
;  oMemory[0] ; inCLK                                                                                                            ; 5.616 ;      ; Fall       ; inCLK                                                                                                            ;
;  oMemory[1] ; inCLK                                                                                                            ; 5.527 ;      ; Fall       ; inCLK                                                                                                            ;
;  oMemory[2] ; inCLK                                                                                                            ; 5.417 ;      ; Fall       ; inCLK                                                                                                            ;
;  oMemory[3] ; inCLK                                                                                                            ; 5.636 ;      ; Fall       ; inCLK                                                                                                            ;
;  oMemory[4] ; inCLK                                                                                                            ; 5.417 ;      ; Fall       ; inCLK                                                                                                            ;
;  oMemory[5] ; inCLK                                                                                                            ; 5.557 ;      ; Fall       ; inCLK                                                                                                            ;
;  oMemory[6] ; inCLK                                                                                                            ; 5.636 ;      ; Fall       ; inCLK                                                                                                            ;
;  oMemory[7] ; inCLK                                                                                                            ; 5.557 ;      ; Fall       ; inCLK                                                                                                            ;
; oWbus[*]    ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 4.331 ;      ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[0]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 4.691 ;      ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[1]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 4.838 ;      ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[2]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 4.331 ;      ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[3]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 4.822 ;      ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[4]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 4.691 ;      ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[5]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 4.838 ;      ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[6]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 4.331 ;      ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[7]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 4.822 ;      ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[8]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 6.208 ;      ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[9]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 6.168 ;      ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[10]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 6.268 ;      ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[11]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 6.047 ;      ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[12]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 6.047 ;      ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[13]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 6.168 ;      ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[14]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 6.168 ;      ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[15]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 6.278 ;      ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
; oWbus[*]    ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 5.197 ;      ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[8]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 5.358 ;      ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[9]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 5.318 ;      ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[10]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 5.418 ;      ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[11]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 5.197 ;      ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[12]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 5.197 ;      ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[13]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 5.318 ;      ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[14]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 5.318 ;      ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[15]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 5.428 ;      ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
; oWbus[*]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.027 ;      ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[0]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.387 ;      ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[1]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.534 ;      ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[2]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.027 ;      ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[3]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.518 ;      ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[4]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.387 ;      ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[5]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.534 ;      ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[6]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.027 ;      ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[7]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.518 ;      ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[8]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.719 ;      ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[9]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.679 ;      ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[10]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.779 ;      ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[11]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.558 ;      ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[12]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.558 ;      ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[13]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.679 ;      ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[14]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.679 ;      ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[15]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.789 ;      ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oMemory[*]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.845 ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[0] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.044 ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[1] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.955 ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[2] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.845 ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[3] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.064 ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[4] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.845 ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[5] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.985 ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[6] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.064 ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[7] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.985 ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oWbus[*]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.206 ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[0]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.566 ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[1]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.713 ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[2]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.206 ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[3]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.697 ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[4]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.566 ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[5]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.713 ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[6]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.206 ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[7]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.697 ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[8]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 6.054 ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[9]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 6.014 ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[10]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 6.114 ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[11]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.893 ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[12]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.893 ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[13]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 6.014 ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[14]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 6.014 ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[15]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 6.124 ;      ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
+-------------+------------------------------------------------------------------------------------------------------------------+-------+------+------------+------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                                                                                                                                                                   ;
+-------------+------------------------------------------------------------------------------------------------------------------+-----------+-----------+------------+------------------------------------------------------------------------------------------------------------------+
; Data Port   ; Clock Port                                                                                                       ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                                                  ;
+-------------+------------------------------------------------------------------------------------------------------------------+-----------+-----------+------------+------------------------------------------------------------------------------------------------------------------+
; oMemory[*]  ; inCLK                                                                                                            ; 5.417     ;           ; Fall       ; inCLK                                                                                                            ;
;  oMemory[0] ; inCLK                                                                                                            ; 5.616     ;           ; Fall       ; inCLK                                                                                                            ;
;  oMemory[1] ; inCLK                                                                                                            ; 5.527     ;           ; Fall       ; inCLK                                                                                                            ;
;  oMemory[2] ; inCLK                                                                                                            ; 5.417     ;           ; Fall       ; inCLK                                                                                                            ;
;  oMemory[3] ; inCLK                                                                                                            ; 5.636     ;           ; Fall       ; inCLK                                                                                                            ;
;  oMemory[4] ; inCLK                                                                                                            ; 5.417     ;           ; Fall       ; inCLK                                                                                                            ;
;  oMemory[5] ; inCLK                                                                                                            ; 5.557     ;           ; Fall       ; inCLK                                                                                                            ;
;  oMemory[6] ; inCLK                                                                                                            ; 5.636     ;           ; Fall       ; inCLK                                                                                                            ;
;  oMemory[7] ; inCLK                                                                                                            ; 5.557     ;           ; Fall       ; inCLK                                                                                                            ;
; oWbus[*]    ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 4.331     ;           ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[0]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 4.691     ;           ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[1]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 4.838     ;           ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[2]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 4.331     ;           ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[3]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 4.822     ;           ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[4]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 4.691     ;           ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[5]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 4.838     ;           ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[6]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 4.331     ;           ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[7]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 4.822     ;           ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[8]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 6.208     ;           ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[9]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 6.168     ;           ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[10]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 6.268     ;           ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[11]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 6.047     ;           ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[12]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 6.047     ;           ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[13]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 6.168     ;           ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[14]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 6.168     ;           ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[15]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 6.278     ;           ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
; oWbus[*]    ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 5.197     ;           ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[8]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 5.358     ;           ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[9]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 5.318     ;           ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[10]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 5.418     ;           ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[11]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 5.197     ;           ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[12]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 5.197     ;           ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[13]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 5.318     ;           ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[14]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 5.318     ;           ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[15]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 5.428     ;           ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
; oWbus[*]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.561     ;           ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[0]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.921     ;           ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[1]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 6.068     ;           ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[2]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.561     ;           ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[3]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 6.052     ;           ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[4]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.921     ;           ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[5]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 6.068     ;           ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[6]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.561     ;           ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[7]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 6.052     ;           ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[8]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.536     ;           ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[9]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.496     ;           ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[10]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.596     ;           ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[11]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.375     ;           ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[12]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.375     ;           ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[13]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.496     ;           ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[14]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.496     ;           ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[15]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.606     ;           ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oMemory[*]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.845     ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[0] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.044     ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[1] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.955     ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[2] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.845     ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[3] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.064     ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[4] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.845     ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[5] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.985     ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[6] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.064     ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[7] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.985     ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oWbus[*]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.206     ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[0]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.566     ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[1]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.713     ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[2]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.206     ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[3]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.697     ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[4]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.566     ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[5]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.713     ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[6]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.206     ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[7]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.697     ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[8]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.370     ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[9]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.330     ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[10]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.430     ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[11]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.209     ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[12]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.209     ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[13]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.330     ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[14]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.330     ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[15]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.440     ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
+-------------+------------------------------------------------------------------------------------------------------------------+-----------+-----------+------------+------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                                                                                                                                                           ;
+-------------+------------------------------------------------------------------------------------------------------------------+-----------+-----------+------------+------------------------------------------------------------------------------------------------------------------+
; Data Port   ; Clock Port                                                                                                       ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                                                  ;
+-------------+------------------------------------------------------------------------------------------------------------------+-----------+-----------+------------+------------------------------------------------------------------------------------------------------------------+
; oMemory[*]  ; inCLK                                                                                                            ; 5.417     ;           ; Fall       ; inCLK                                                                                                            ;
;  oMemory[0] ; inCLK                                                                                                            ; 5.616     ;           ; Fall       ; inCLK                                                                                                            ;
;  oMemory[1] ; inCLK                                                                                                            ; 5.527     ;           ; Fall       ; inCLK                                                                                                            ;
;  oMemory[2] ; inCLK                                                                                                            ; 5.417     ;           ; Fall       ; inCLK                                                                                                            ;
;  oMemory[3] ; inCLK                                                                                                            ; 5.636     ;           ; Fall       ; inCLK                                                                                                            ;
;  oMemory[4] ; inCLK                                                                                                            ; 5.417     ;           ; Fall       ; inCLK                                                                                                            ;
;  oMemory[5] ; inCLK                                                                                                            ; 5.557     ;           ; Fall       ; inCLK                                                                                                            ;
;  oMemory[6] ; inCLK                                                                                                            ; 5.636     ;           ; Fall       ; inCLK                                                                                                            ;
;  oMemory[7] ; inCLK                                                                                                            ; 5.557     ;           ; Fall       ; inCLK                                                                                                            ;
; oWbus[*]    ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 4.331     ;           ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[0]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 4.691     ;           ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[1]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 4.838     ;           ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[2]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 4.331     ;           ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[3]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 4.822     ;           ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[4]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 4.691     ;           ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[5]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 4.838     ;           ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[6]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 4.331     ;           ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[7]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 4.822     ;           ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[8]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 6.208     ;           ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[9]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 6.168     ;           ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[10]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 6.268     ;           ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[11]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 6.047     ;           ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[12]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 6.047     ;           ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[13]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 6.168     ;           ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[14]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 6.168     ;           ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[15]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 6.278     ;           ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
; oWbus[*]    ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 5.197     ;           ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[8]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 5.358     ;           ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[9]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 5.318     ;           ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[10]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 5.418     ;           ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[11]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 5.197     ;           ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[12]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 5.197     ;           ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[13]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 5.318     ;           ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[14]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 5.318     ;           ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[15]  ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 5.428     ;           ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
; oWbus[*]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.027     ;           ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[0]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.387     ;           ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[1]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.534     ;           ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[2]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.027     ;           ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[3]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.518     ;           ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[4]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.387     ;           ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[5]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.534     ;           ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[6]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.027     ;           ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[7]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.518     ;           ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[8]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.719     ;           ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[9]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.679     ;           ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[10]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.779     ;           ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[11]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.558     ;           ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[12]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.558     ;           ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[13]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.679     ;           ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[14]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.679     ;           ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[15]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.789     ;           ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oMemory[*]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.845     ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[0] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.044     ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[1] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.955     ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[2] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.845     ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[3] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.064     ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[4] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.845     ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[5] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.985     ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[6] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.064     ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[7] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.985     ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oWbus[*]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.206     ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[0]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.566     ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[1]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.713     ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[2]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.206     ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[3]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.697     ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[4]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.566     ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[5]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.713     ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[6]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.206     ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[7]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.697     ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[8]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 6.054     ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[9]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 6.014     ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[10]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 6.114     ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[11]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.893     ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[12]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.893     ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[13]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 6.014     ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[14]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 6.014     ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[15]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 6.124     ;           ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
+-------------+------------------------------------------------------------------------------------------------------------------+-----------+-----------+------------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------+-----------+----------+----------+----------+---------------------+
; Clock                                                                                                             ; Setup     ; Hold     ; Recovery ; Removal  ; Minimum Pulse Width ;
+-------------------------------------------------------------------------------------------------------------------+-----------+----------+----------+----------+---------------------+
; Worst-case Slack                                                                                                  ; -10.649   ; -7.120   ; -8.003   ; -7.693   ; -3.680              ;
;  inCLK                                                                                                            ; -9.628    ; -5.506   ; -6.982   ; -1.869   ; -1.880              ;
;  mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -9.351    ; -4.059   ; -4.739   ; -4.632   ; 0.500               ;
;  mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; -10.649   ; -7.120   ; -8.003   ; -7.693   ; -3.680              ;
; Design-wide TNS                                                                                                   ; -1939.305 ; -485.611 ; -529.099 ; -200.995 ; -910.672            ;
;  inCLK                                                                                                            ; -728.276  ; -244.037 ; -185.607 ; -36.720  ; -268.302            ;
;  mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; -143.140  ; -40.453  ; -72.558  ; -50.986  ; 0.000               ;
;  mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; -1067.889 ; -201.121 ; -270.934 ; -113.289 ; -642.370            ;
+-------------------------------------------------------------------------------------------------------------------+-----------+----------+----------+----------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                                                     ;
+------------+-----------------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------+
; Data Port  ; Clock Port                                                                                                ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                           ;
+------------+-----------------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------+
; inData[*]  ; inCLK                                                                                                     ; 1.757 ; 1.757 ; Rise       ; inCLK                                                                                                     ;
;  inData[0] ; inCLK                                                                                                     ; 1.469 ; 1.469 ; Rise       ; inCLK                                                                                                     ;
;  inData[1] ; inCLK                                                                                                     ; 1.326 ; 1.326 ; Rise       ; inCLK                                                                                                     ;
;  inData[2] ; inCLK                                                                                                     ; 1.378 ; 1.378 ; Rise       ; inCLK                                                                                                     ;
;  inData[3] ; inCLK                                                                                                     ; 0.964 ; 0.964 ; Rise       ; inCLK                                                                                                     ;
;  inData[4] ; inCLK                                                                                                     ; 1.410 ; 1.410 ; Rise       ; inCLK                                                                                                     ;
;  inData[5] ; inCLK                                                                                                     ; 1.394 ; 1.394 ; Rise       ; inCLK                                                                                                     ;
;  inData[6] ; inCLK                                                                                                     ; 1.757 ; 1.757 ; Rise       ; inCLK                                                                                                     ;
;  inData[7] ; inCLK                                                                                                     ; 1.161 ; 1.161 ; Rise       ; inCLK                                                                                                     ;
; inData[*]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 2.778 ; 2.778 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ;
;  inData[0] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 2.490 ; 2.490 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ;
;  inData[1] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 2.347 ; 2.347 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ;
;  inData[2] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 2.399 ; 2.399 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ;
;  inData[3] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 1.985 ; 1.985 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ;
;  inData[4] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 2.431 ; 2.431 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ;
;  inData[5] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 2.415 ; 2.415 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ;
;  inData[6] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 2.778 ; 2.778 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ;
;  inData[7] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; 2.182 ; 2.182 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ;
+------------+-----------------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                                                        ;
+------------+-----------------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; Data Port  ; Clock Port                                                                                                ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                           ;
+------------+-----------------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; inData[*]  ; inCLK                                                                                                     ; -0.468 ; -0.468 ; Rise       ; inCLK                                                                                                     ;
;  inData[0] ; inCLK                                                                                                     ; -0.747 ; -0.747 ; Rise       ; inCLK                                                                                                     ;
;  inData[1] ; inCLK                                                                                                     ; -0.675 ; -0.675 ; Rise       ; inCLK                                                                                                     ;
;  inData[2] ; inCLK                                                                                                     ; -0.690 ; -0.690 ; Rise       ; inCLK                                                                                                     ;
;  inData[3] ; inCLK                                                                                                     ; -0.468 ; -0.468 ; Rise       ; inCLK                                                                                                     ;
;  inData[4] ; inCLK                                                                                                     ; -0.701 ; -0.701 ; Rise       ; inCLK                                                                                                     ;
;  inData[5] ; inCLK                                                                                                     ; -0.699 ; -0.699 ; Rise       ; inCLK                                                                                                     ;
;  inData[6] ; inCLK                                                                                                     ; -0.931 ; -0.931 ; Rise       ; inCLK                                                                                                     ;
;  inData[7] ; inCLK                                                                                                     ; -0.592 ; -0.592 ; Rise       ; inCLK                                                                                                     ;
; inData[*]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -1.040 ; -1.040 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ;
;  inData[0] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -1.319 ; -1.319 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ;
;  inData[1] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -1.247 ; -1.247 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ;
;  inData[2] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -1.262 ; -1.262 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ;
;  inData[3] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -1.040 ; -1.040 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ;
;  inData[4] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -1.273 ; -1.273 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ;
;  inData[5] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -1.271 ; -1.271 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ;
;  inData[6] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -1.503 ; -1.503 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ;
;  inData[7] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; -1.164 ; -1.164 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ;
+------------+-----------------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                             ;
+--------------+------------------------------------------------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                  ;
+--------------+------------------------------------------------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------------------------------------------------+
; OutReg[*]    ; inCLK                                                                                                            ; 11.080 ; 11.080 ; Rise       ; inCLK                                                                                                            ;
;  OutReg[0]   ; inCLK                                                                                                            ; 9.983  ; 9.983  ; Rise       ; inCLK                                                                                                            ;
;  OutReg[1]   ; inCLK                                                                                                            ; 10.181 ; 10.181 ; Rise       ; inCLK                                                                                                            ;
;  OutReg[2]   ; inCLK                                                                                                            ; 10.369 ; 10.369 ; Rise       ; inCLK                                                                                                            ;
;  OutReg[3]   ; inCLK                                                                                                            ; 11.079 ; 11.079 ; Rise       ; inCLK                                                                                                            ;
;  OutReg[4]   ; inCLK                                                                                                            ; 11.080 ; 11.080 ; Rise       ; inCLK                                                                                                            ;
;  OutReg[5]   ; inCLK                                                                                                            ; 10.484 ; 10.484 ; Rise       ; inCLK                                                                                                            ;
;  OutReg[6]   ; inCLK                                                                                                            ; 10.884 ; 10.884 ; Rise       ; inCLK                                                                                                            ;
;  OutReg[7]   ; inCLK                                                                                                            ; 10.871 ; 10.871 ; Rise       ; inCLK                                                                                                            ;
; Su           ; inCLK                                                                                                            ; 13.226 ; 13.226 ; Rise       ; inCLK                                                                                                            ;
; oAcc[*]      ; inCLK                                                                                                            ; 11.257 ; 11.257 ; Rise       ; inCLK                                                                                                            ;
;  oAcc[0]     ; inCLK                                                                                                            ; 11.013 ; 11.013 ; Rise       ; inCLK                                                                                                            ;
;  oAcc[1]     ; inCLK                                                                                                            ; 10.178 ; 10.178 ; Rise       ; inCLK                                                                                                            ;
;  oAcc[2]     ; inCLK                                                                                                            ; 10.476 ; 10.476 ; Rise       ; inCLK                                                                                                            ;
;  oAcc[3]     ; inCLK                                                                                                            ; 11.257 ; 11.257 ; Rise       ; inCLK                                                                                                            ;
;  oAcc[4]     ; inCLK                                                                                                            ; 10.080 ; 10.080 ; Rise       ; inCLK                                                                                                            ;
;  oAcc[5]     ; inCLK                                                                                                            ; 9.962  ; 9.962  ; Rise       ; inCLK                                                                                                            ;
;  oAcc[6]     ; inCLK                                                                                                            ; 9.869  ; 9.869  ; Rise       ; inCLK                                                                                                            ;
;  oAcc[7]     ; inCLK                                                                                                            ; 10.867 ; 10.867 ; Rise       ; inCLK                                                                                                            ;
; oBReg[*]     ; inCLK                                                                                                            ; 11.263 ; 11.263 ; Rise       ; inCLK                                                                                                            ;
;  oBReg[0]    ; inCLK                                                                                                            ; 11.263 ; 11.263 ; Rise       ; inCLK                                                                                                            ;
;  oBReg[1]    ; inCLK                                                                                                            ; 10.407 ; 10.407 ; Rise       ; inCLK                                                                                                            ;
;  oBReg[2]    ; inCLK                                                                                                            ; 10.614 ; 10.614 ; Rise       ; inCLK                                                                                                            ;
;  oBReg[3]    ; inCLK                                                                                                            ; 10.577 ; 10.577 ; Rise       ; inCLK                                                                                                            ;
;  oBReg[4]    ; inCLK                                                                                                            ; 10.770 ; 10.770 ; Rise       ; inCLK                                                                                                            ;
;  oBReg[5]    ; inCLK                                                                                                            ; 10.353 ; 10.353 ; Rise       ; inCLK                                                                                                            ;
;  oBReg[6]    ; inCLK                                                                                                            ; 10.868 ; 10.868 ; Rise       ; inCLK                                                                                                            ;
;  oBReg[7]    ; inCLK                                                                                                            ; 10.413 ; 10.413 ; Rise       ; inCLK                                                                                                            ;
; oCE          ; inCLK                                                                                                            ; 17.060 ; 17.060 ; Rise       ; inCLK                                                                                                            ;
; oCLK         ; inCLK                                                                                                            ; 13.614 ; 13.614 ; Rise       ; inCLK                                                                                                            ;
; oCLK_RST     ; inCLK                                                                                                            ; 13.962 ; 13.962 ; Rise       ; inCLK                                                                                                            ;
; oCReg[*]     ; inCLK                                                                                                            ; 11.361 ; 11.361 ; Rise       ; inCLK                                                                                                            ;
;  oCReg[0]    ; inCLK                                                                                                            ; 10.841 ; 10.841 ; Rise       ; inCLK                                                                                                            ;
;  oCReg[1]    ; inCLK                                                                                                            ; 10.644 ; 10.644 ; Rise       ; inCLK                                                                                                            ;
;  oCReg[2]    ; inCLK                                                                                                            ; 11.361 ; 11.361 ; Rise       ; inCLK                                                                                                            ;
;  oCReg[3]    ; inCLK                                                                                                            ; 11.224 ; 11.224 ; Rise       ; inCLK                                                                                                            ;
;  oCReg[4]    ; inCLK                                                                                                            ; 11.306 ; 11.306 ; Rise       ; inCLK                                                                                                            ;
;  oCReg[5]    ; inCLK                                                                                                            ; 10.864 ; 10.864 ; Rise       ; inCLK                                                                                                            ;
;  oCReg[6]    ; inCLK                                                                                                            ; 10.874 ; 10.874 ; Rise       ; inCLK                                                                                                            ;
;  oCReg[7]    ; inCLK                                                                                                            ; 11.094 ; 11.094 ; Rise       ; inCLK                                                                                                            ;
; oCp          ; inCLK                                                                                                            ; 14.365 ; 14.365 ; Rise       ; inCLK                                                                                                            ;
; oEa          ; inCLK                                                                                                            ; 13.270 ; 13.270 ; Rise       ; inCLK                                                                                                            ;
; oEb          ; inCLK                                                                                                            ; 13.326 ; 13.326 ; Rise       ; inCLK                                                                                                            ;
; oEc          ; inCLK                                                                                                            ; 12.616 ; 12.616 ; Rise       ; inCLK                                                                                                            ;
; oEi          ; inCLK                                                                                                            ; 12.590 ; 12.590 ; Rise       ; inCLK                                                                                                            ;
; oEmdr        ; inCLK                                                                                                            ; 15.280 ; 15.280 ; Rise       ; inCLK                                                                                                            ;
; oEp          ; inCLK                                                                                                            ; 14.019 ; 14.019 ; Rise       ; inCLK                                                                                                            ;
; oEpcl        ; inCLK                                                                                                            ; 12.696 ; 12.696 ; Rise       ; inCLK                                                                                                            ;
; oEpcu        ; inCLK                                                                                                            ; 13.107 ; 13.107 ; Rise       ; inCLK                                                                                                            ;
; oEtmp        ; inCLK                                                                                                            ; 13.801 ; 13.801 ; Rise       ; inCLK                                                                                                            ;
; oEu          ; inCLK                                                                                                            ; 13.290 ; 13.290 ; Rise       ; inCLK                                                                                                            ;
; oFlag[*]     ; inCLK                                                                                                            ; 10.157 ; 10.157 ; Rise       ; inCLK                                                                                                            ;
;  oFlag[0]    ; inCLK                                                                                                            ; 8.662  ; 8.662  ; Rise       ; inCLK                                                                                                            ;
;  oFlag[1]    ; inCLK                                                                                                            ; 10.157 ; 10.157 ; Rise       ; inCLK                                                                                                            ;
; oHLT         ; inCLK                                                                                                            ; 13.361 ; 13.361 ; Rise       ; inCLK                                                                                                            ;
; oInst[*]     ; inCLK                                                                                                            ; 11.320 ; 11.320 ; Rise       ; inCLK                                                                                                            ;
;  oInst[1]    ; inCLK                                                                                                            ; 10.648 ; 10.648 ; Rise       ; inCLK                                                                                                            ;
;  oInst[2]    ; inCLK                                                                                                            ; 11.169 ; 11.169 ; Rise       ; inCLK                                                                                                            ;
;  oInst[3]    ; inCLK                                                                                                            ; 11.085 ; 11.085 ; Rise       ; inCLK                                                                                                            ;
;  oInst[4]    ; inCLK                                                                                                            ; 8.411  ; 8.411  ; Rise       ; inCLK                                                                                                            ;
;  oInst[5]    ; inCLK                                                                                                            ; 10.322 ; 10.322 ; Rise       ; inCLK                                                                                                            ;
;  oInst[6]    ; inCLK                                                                                                            ; 8.804  ; 8.804  ; Rise       ; inCLK                                                                                                            ;
;  oInst[7]    ; inCLK                                                                                                            ; 11.320 ; 11.320 ; Rise       ; inCLK                                                                                                            ;
; oL1          ; inCLK                                                                                                            ; 12.773 ; 12.773 ; Rise       ; inCLK                                                                                                            ;
; oL2          ; inCLK                                                                                                            ; 12.682 ; 12.682 ; Rise       ; inCLK                                                                                                            ;
; oLa          ; inCLK                                                                                                            ; 14.437 ; 14.437 ; Rise       ; inCLK                                                                                                            ;
; oLb          ; inCLK                                                                                                            ; 12.877 ; 12.877 ; Rise       ; inCLK                                                                                                            ;
; oLc          ; inCLK                                                                                                            ; 12.421 ; 12.421 ; Rise       ; inCLK                                                                                                            ;
; oLi          ; inCLK                                                                                                            ; 9.197  ; 9.197  ; Rise       ; inCLK                                                                                                            ;
; oLmar        ; inCLK                                                                                                            ; 15.389 ; 15.389 ; Rise       ; inCLK                                                                                                            ;
; oLmarc       ; inCLK                                                                                                            ; 12.998 ; 12.998 ; Rise       ; inCLK                                                                                                            ;
; oLmdr        ; inCLK                                                                                                            ; 14.580 ; 14.580 ; Rise       ; inCLK                                                                                                            ;
; oLo          ; inCLK                                                                                                            ; 12.646 ; 12.646 ; Rise       ; inCLK                                                                                                            ;
; oLpcl        ; inCLK                                                                                                            ; 14.766 ; 14.766 ; Rise       ; inCLK                                                                                                            ;
; oLpcu        ; inCLK                                                                                                            ; 13.234 ; 13.234 ; Rise       ; inCLK                                                                                                            ;
; oLtmp        ; inCLK                                                                                                            ; 14.519 ; 14.519 ; Rise       ; inCLK                                                                                                            ;
; oMARout[*]   ; inCLK                                                                                                            ; 11.270 ; 11.270 ; Rise       ; inCLK                                                                                                            ;
;  oMARout[0]  ; inCLK                                                                                                            ; 10.907 ; 10.907 ; Rise       ; inCLK                                                                                                            ;
;  oMARout[1]  ; inCLK                                                                                                            ; 11.270 ; 11.270 ; Rise       ; inCLK                                                                                                            ;
;  oMARout[2]  ; inCLK                                                                                                            ; 11.027 ; 11.027 ; Rise       ; inCLK                                                                                                            ;
;  oMARout[3]  ; inCLK                                                                                                            ; 11.079 ; 11.079 ; Rise       ; inCLK                                                                                                            ;
;  oMARout[4]  ; inCLK                                                                                                            ; 9.686  ; 9.686  ; Rise       ; inCLK                                                                                                            ;
;  oMARout[5]  ; inCLK                                                                                                            ; 10.902 ; 10.902 ; Rise       ; inCLK                                                                                                            ;
;  oMARout[6]  ; inCLK                                                                                                            ; 10.903 ; 10.903 ; Rise       ; inCLK                                                                                                            ;
;  oMARout[7]  ; inCLK                                                                                                            ; 10.257 ; 10.257 ; Rise       ; inCLK                                                                                                            ;
;  oMARout[8]  ; inCLK                                                                                                            ; 10.761 ; 10.761 ; Rise       ; inCLK                                                                                                            ;
;  oMARout[9]  ; inCLK                                                                                                            ; 10.327 ; 10.327 ; Rise       ; inCLK                                                                                                            ;
;  oMARout[10] ; inCLK                                                                                                            ; 10.326 ; 10.326 ; Rise       ; inCLK                                                                                                            ;
;  oMARout[11] ; inCLK                                                                                                            ; 10.738 ; 10.738 ; Rise       ; inCLK                                                                                                            ;
;  oMARout[12] ; inCLK                                                                                                            ; 10.508 ; 10.508 ; Rise       ; inCLK                                                                                                            ;
;  oMARout[13] ; inCLK                                                                                                            ; 10.350 ; 10.350 ; Rise       ; inCLK                                                                                                            ;
;  oMARout[14] ; inCLK                                                                                                            ; 10.106 ; 10.106 ; Rise       ; inCLK                                                                                                            ;
;  oMARout[15] ; inCLK                                                                                                            ; 10.766 ; 10.766 ; Rise       ; inCLK                                                                                                            ;
; oMDRout[*]   ; inCLK                                                                                                            ; 10.580 ; 10.580 ; Rise       ; inCLK                                                                                                            ;
;  oMDRout[0]  ; inCLK                                                                                                            ; 10.580 ; 10.580 ; Rise       ; inCLK                                                                                                            ;
;  oMDRout[1]  ; inCLK                                                                                                            ; 9.943  ; 9.943  ; Rise       ; inCLK                                                                                                            ;
;  oMDRout[2]  ; inCLK                                                                                                            ; 10.275 ; 10.275 ; Rise       ; inCLK                                                                                                            ;
;  oMDRout[3]  ; inCLK                                                                                                            ; 10.035 ; 10.035 ; Rise       ; inCLK                                                                                                            ;
;  oMDRout[4]  ; inCLK                                                                                                            ; 10.040 ; 10.040 ; Rise       ; inCLK                                                                                                            ;
;  oMDRout[5]  ; inCLK                                                                                                            ; 9.754  ; 9.754  ; Rise       ; inCLK                                                                                                            ;
;  oMDRout[6]  ; inCLK                                                                                                            ; 10.164 ; 10.164 ; Rise       ; inCLK                                                                                                            ;
;  oMDRout[7]  ; inCLK                                                                                                            ; 10.071 ; 10.071 ; Rise       ; inCLK                                                                                                            ;
; oPC[*]       ; inCLK                                                                                                            ; 11.441 ; 11.441 ; Rise       ; inCLK                                                                                                            ;
;  oPC[0]      ; inCLK                                                                                                            ; 10.012 ; 10.012 ; Rise       ; inCLK                                                                                                            ;
;  oPC[1]      ; inCLK                                                                                                            ; 10.174 ; 10.174 ; Rise       ; inCLK                                                                                                            ;
;  oPC[2]      ; inCLK                                                                                                            ; 10.821 ; 10.821 ; Rise       ; inCLK                                                                                                            ;
;  oPC[3]      ; inCLK                                                                                                            ; 10.449 ; 10.449 ; Rise       ; inCLK                                                                                                            ;
;  oPC[4]      ; inCLK                                                                                                            ; 10.306 ; 10.306 ; Rise       ; inCLK                                                                                                            ;
;  oPC[5]      ; inCLK                                                                                                            ; 10.363 ; 10.363 ; Rise       ; inCLK                                                                                                            ;
;  oPC[6]      ; inCLK                                                                                                            ; 11.272 ; 11.272 ; Rise       ; inCLK                                                                                                            ;
;  oPC[7]      ; inCLK                                                                                                            ; 10.594 ; 10.594 ; Rise       ; inCLK                                                                                                            ;
;  oPC[8]      ; inCLK                                                                                                            ; 10.259 ; 10.259 ; Rise       ; inCLK                                                                                                            ;
;  oPC[9]      ; inCLK                                                                                                            ; 10.531 ; 10.531 ; Rise       ; inCLK                                                                                                            ;
;  oPC[10]     ; inCLK                                                                                                            ; 10.820 ; 10.820 ; Rise       ; inCLK                                                                                                            ;
;  oPC[11]     ; inCLK                                                                                                            ; 10.568 ; 10.568 ; Rise       ; inCLK                                                                                                            ;
;  oPC[12]     ; inCLK                                                                                                            ; 10.483 ; 10.483 ; Rise       ; inCLK                                                                                                            ;
;  oPC[13]     ; inCLK                                                                                                            ; 10.236 ; 10.236 ; Rise       ; inCLK                                                                                                            ;
;  oPC[14]     ; inCLK                                                                                                            ; 11.441 ; 11.441 ; Rise       ; inCLK                                                                                                            ;
;  oPC[15]     ; inCLK                                                                                                            ; 10.844 ; 10.844 ; Rise       ; inCLK                                                                                                            ;
; oRDWR        ; inCLK                                                                                                            ; 12.360 ; 12.360 ; Rise       ; inCLK                                                                                                            ;
; oRST         ; inCLK                                                                                                            ; 13.985 ; 13.985 ; Rise       ; inCLK                                                                                                            ;
; oTMPREG[*]   ; inCLK                                                                                                            ; 11.249 ; 11.249 ; Rise       ; inCLK                                                                                                            ;
;  oTMPREG[0]  ; inCLK                                                                                                            ; 11.249 ; 11.249 ; Rise       ; inCLK                                                                                                            ;
;  oTMPREG[1]  ; inCLK                                                                                                            ; 10.667 ; 10.667 ; Rise       ; inCLK                                                                                                            ;
;  oTMPREG[2]  ; inCLK                                                                                                            ; 10.838 ; 10.838 ; Rise       ; inCLK                                                                                                            ;
;  oTMPREG[3]  ; inCLK                                                                                                            ; 10.818 ; 10.818 ; Rise       ; inCLK                                                                                                            ;
;  oTMPREG[4]  ; inCLK                                                                                                            ; 10.419 ; 10.419 ; Rise       ; inCLK                                                                                                            ;
;  oTMPREG[5]  ; inCLK                                                                                                            ; 10.160 ; 10.160 ; Rise       ; inCLK                                                                                                            ;
;  oTMPREG[6]  ; inCLK                                                                                                            ; 10.163 ; 10.163 ; Rise       ; inCLK                                                                                                            ;
;  oTMPREG[7]  ; inCLK                                                                                                            ; 10.901 ; 10.901 ; Rise       ; inCLK                                                                                                            ;
; oTstate[*]   ; inCLK                                                                                                            ; 10.436 ; 10.436 ; Rise       ; inCLK                                                                                                            ;
;  oTstate[0]  ; inCLK                                                                                                            ; 9.429  ; 9.429  ; Rise       ; inCLK                                                                                                            ;
;  oTstate[1]  ; inCLK                                                                                                            ; 9.755  ; 9.755  ; Rise       ; inCLK                                                                                                            ;
;  oTstate[2]  ; inCLK                                                                                                            ; 9.197  ; 9.197  ; Rise       ; inCLK                                                                                                            ;
;  oTstate[3]  ; inCLK                                                                                                            ; 7.496  ; 7.496  ; Rise       ; inCLK                                                                                                            ;
;  oTstate[4]  ; inCLK                                                                                                            ; 8.414  ; 8.414  ; Rise       ; inCLK                                                                                                            ;
;  oTstate[5]  ; inCLK                                                                                                            ; 8.878  ; 8.878  ; Rise       ; inCLK                                                                                                            ;
;  oTstate[6]  ; inCLK                                                                                                            ; 10.436 ; 10.436 ; Rise       ; inCLK                                                                                                            ;
;  oTstate[7]  ; inCLK                                                                                                            ; 8.417  ; 8.417  ; Rise       ; inCLK                                                                                                            ;
;  oTstate[8]  ; inCLK                                                                                                            ; 8.129  ; 8.129  ; Rise       ; inCLK                                                                                                            ;
;  oTstate[9]  ; inCLK                                                                                                            ; 7.482  ; 7.482  ; Rise       ; inCLK                                                                                                            ;
;  oTstate[10] ; inCLK                                                                                                            ; 8.529  ; 8.529  ; Rise       ; inCLK                                                                                                            ;
;  oTstate[11] ; inCLK                                                                                                            ; 8.242  ; 8.242  ; Rise       ; inCLK                                                                                                            ;
;  oTstate[12] ; inCLK                                                                                                            ; 9.996  ; 9.996  ; Rise       ; inCLK                                                                                                            ;
;  oTstate[13] ; inCLK                                                                                                            ; 8.094  ; 8.094  ; Rise       ; inCLK                                                                                                            ;
;  oTstate[14] ; inCLK                                                                                                            ; 8.891  ; 8.891  ; Rise       ; inCLK                                                                                                            ;
;  oTstate[16] ; inCLK                                                                                                            ; 9.875  ; 9.875  ; Rise       ; inCLK                                                                                                            ;
;  oTstate[17] ; inCLK                                                                                                            ; 10.198 ; 10.198 ; Rise       ; inCLK                                                                                                            ;
; oWbus[*]     ; inCLK                                                                                                            ; 18.897 ; 18.897 ; Rise       ; inCLK                                                                                                            ;
;  oWbus[0]    ; inCLK                                                                                                            ; 18.897 ; 18.897 ; Rise       ; inCLK                                                                                                            ;
; oCLK         ; inCLK                                                                                                            ; 7.016  ; 7.016  ; Fall       ; inCLK                                                                                                            ;
; oMemory[*]   ; inCLK                                                                                                            ; 10.406 ; 10.406 ; Fall       ; inCLK                                                                                                            ;
;  oMemory[0]  ; inCLK                                                                                                            ; 10.192 ; 10.192 ; Fall       ; inCLK                                                                                                            ;
;  oMemory[1]  ; inCLK                                                                                                            ; 10.050 ; 10.050 ; Fall       ; inCLK                                                                                                            ;
;  oMemory[2]  ; inCLK                                                                                                            ; 10.118 ; 10.118 ; Fall       ; inCLK                                                                                                            ;
;  oMemory[3]  ; inCLK                                                                                                            ; 10.176 ; 10.176 ; Fall       ; inCLK                                                                                                            ;
;  oMemory[4]  ; inCLK                                                                                                            ; 10.070 ; 10.070 ; Fall       ; inCLK                                                                                                            ;
;  oMemory[5]  ; inCLK                                                                                                            ; 10.074 ; 10.074 ; Fall       ; inCLK                                                                                                            ;
;  oMemory[6]  ; inCLK                                                                                                            ; 10.406 ; 10.406 ; Fall       ; inCLK                                                                                                            ;
;  oMemory[7]  ; inCLK                                                                                                            ; 10.100 ; 10.100 ; Fall       ; inCLK                                                                                                            ;
; oEmdr        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 6.721  ;        ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
; oLpcu        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 5.608  ;        ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
; oTstate[*]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 4.899  ;        ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oTstate[15] ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 4.899  ;        ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
; oWbus[*]     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 11.963 ; 11.963 ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[0]    ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 10.717 ; 10.717 ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[1]    ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 8.753  ; 8.753  ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[2]    ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 8.693  ; 8.693  ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[3]    ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 8.421  ; 8.421  ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[4]    ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 8.855  ; 8.855  ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[5]    ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 9.283  ; 9.283  ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[6]    ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 8.160  ; 8.160  ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[7]    ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 9.092  ; 9.092  ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[8]    ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 11.236 ; 11.236 ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[9]    ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 11.489 ; 11.489 ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[10]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 11.553 ; 11.553 ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[11]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 11.297 ; 11.297 ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[12]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 11.622 ; 11.622 ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[13]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 11.926 ; 11.926 ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[14]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 11.963 ; 11.963 ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[15]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 11.123 ; 11.123 ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
; oEmdr        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;        ; 6.721  ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
; oLpcu        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;        ; 5.608  ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
; oTstate[*]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;        ; 4.899  ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oTstate[15] ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;        ; 4.899  ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
; oWbus[*]     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 10.717 ; 10.717 ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[0]    ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 10.717 ; 10.717 ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[8]    ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 9.294  ; 9.294  ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[9]    ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 9.547  ; 9.547  ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[10]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 9.611  ; 9.611  ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[11]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 9.355  ; 9.355  ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[12]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 9.680  ; 9.680  ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[13]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 9.984  ; 9.984  ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[14]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 10.021 ; 10.021 ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[15]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 9.181  ; 9.181  ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
; OutReg[*]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.059 ; 10.059 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  OutReg[0]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 8.962  ; 8.962  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  OutReg[1]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.160  ; 9.160  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  OutReg[2]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.348  ; 9.348  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  OutReg[3]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.058 ; 10.058 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  OutReg[4]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.059 ; 10.059 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  OutReg[5]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.463  ; 9.463  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  OutReg[6]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.863  ; 9.863  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  OutReg[7]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.850  ; 9.850  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; Su           ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 12.205 ; 12.205 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oAcc[*]      ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.236 ; 10.236 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oAcc[0]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.992  ; 9.992  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oAcc[1]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.157  ; 9.157  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oAcc[2]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.455  ; 9.455  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oAcc[3]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.236 ; 10.236 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oAcc[4]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.059  ; 9.059  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oAcc[5]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 8.941  ; 8.941  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oAcc[6]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 8.848  ; 8.848  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oAcc[7]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.846  ; 9.846  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oBReg[*]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.242 ; 10.242 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oBReg[0]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.242 ; 10.242 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oBReg[1]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.386  ; 9.386  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oBReg[2]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.593  ; 9.593  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oBReg[3]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.556  ; 9.556  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oBReg[4]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.749  ; 9.749  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oBReg[5]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.332  ; 9.332  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oBReg[6]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.847  ; 9.847  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oBReg[7]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.392  ; 9.392  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oCE          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 16.039 ; 16.039 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oCLK         ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 12.593 ; 12.593 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oCLK_RST     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 12.941 ; 12.941 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oCReg[*]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.340 ; 10.340 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oCReg[0]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.820  ; 9.820  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oCReg[1]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.623  ; 9.623  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oCReg[2]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.340 ; 10.340 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oCReg[3]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.203 ; 10.203 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oCReg[4]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.285 ; 10.285 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oCReg[5]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.843  ; 9.843  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oCReg[6]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.853  ; 9.853  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oCReg[7]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.073 ; 10.073 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oCp          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 13.344 ; 13.344 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEa          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 12.249 ; 12.249 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEb          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 12.305 ; 12.305 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEc          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 11.595 ; 11.595 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEi          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 11.569 ; 11.569 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEmdr        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 14.259 ; 14.259 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEp          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 12.998 ; 12.998 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEpcl        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 11.675 ; 11.675 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEpcu        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 12.086 ; 12.086 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEtmp        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 12.780 ; 12.780 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEu          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 12.269 ; 12.269 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oFlag[*]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.136  ; 9.136  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oFlag[0]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.641  ; 7.641  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oFlag[1]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.136  ; 9.136  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oHLT         ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 12.340 ; 12.340 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oInst[*]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.299 ; 10.299 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oInst[0]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.413  ;        ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oInst[1]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.627  ; 9.627  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oInst[2]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.148 ; 10.148 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oInst[3]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.064 ; 10.064 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oInst[4]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.390  ; 7.390  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oInst[5]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.301  ; 9.301  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oInst[6]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.783  ; 7.783  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oInst[7]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.299 ; 10.299 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oL1          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 11.752 ; 11.752 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oL2          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 11.661 ; 11.661 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLa          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 13.416 ; 13.416 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLb          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 11.856 ; 11.856 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLc          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 11.400 ; 11.400 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLi          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 8.176  ; 8.176  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLmar        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 14.368 ; 14.368 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLmarc       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 11.977 ; 11.977 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLmdr        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 13.559 ; 13.559 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLo          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 11.625 ; 11.625 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLpcl        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 13.745 ; 13.745 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLpcu        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 12.213 ; 12.213 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLtmp        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 13.498 ; 13.498 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oMARout[*]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.249 ; 10.249 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[0]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.886  ; 9.886  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[1]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.249 ; 10.249 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[2]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.006 ; 10.006 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[3]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.058 ; 10.058 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[4]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 8.665  ; 8.665  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[5]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.881  ; 9.881  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[6]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.882  ; 9.882  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[7]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.236  ; 9.236  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[8]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.740  ; 9.740  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[9]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.306  ; 9.306  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[10] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.305  ; 9.305  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[11] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.717  ; 9.717  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[12] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.487  ; 9.487  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[13] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.329  ; 9.329  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[14] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.085  ; 9.085  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[15] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.745  ; 9.745  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oMDRout[*]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.559  ; 9.559  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMDRout[0]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.559  ; 9.559  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMDRout[1]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 8.922  ; 8.922  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMDRout[2]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.254  ; 9.254  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMDRout[3]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.014  ; 9.014  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMDRout[4]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.019  ; 9.019  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMDRout[5]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 8.733  ; 8.733  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMDRout[6]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.143  ; 9.143  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMDRout[7]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.050  ; 9.050  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oPC[*]       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.420 ; 10.420 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[0]      ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 8.991  ; 8.991  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[1]      ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.153  ; 9.153  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[2]      ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.800  ; 9.800  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[3]      ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.428  ; 9.428  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[4]      ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.285  ; 9.285  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[5]      ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.342  ; 9.342  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[6]      ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.251 ; 10.251 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[7]      ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.573  ; 9.573  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[8]      ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.238  ; 9.238  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[9]      ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.510  ; 9.510  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[10]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.799  ; 9.799  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[11]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.547  ; 9.547  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[12]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.462  ; 9.462  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[13]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.215  ; 9.215  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[14]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.420 ; 10.420 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[15]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.823  ; 9.823  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oRDWR        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 11.339 ; 11.339 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oRST         ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 12.964 ; 12.964 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oTMPREG[*]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.228 ; 10.228 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTMPREG[0]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.228 ; 10.228 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTMPREG[1]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.646  ; 9.646  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTMPREG[2]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.817  ; 9.817  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTMPREG[3]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.797  ; 9.797  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTMPREG[4]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.398  ; 9.398  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTMPREG[5]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.139  ; 9.139  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTMPREG[6]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.142  ; 9.142  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTMPREG[7]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.880  ; 9.880  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oTstate[*]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.415  ; 9.415  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[0]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 8.408  ; 8.408  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[1]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 8.734  ; 8.734  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[2]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 8.176  ; 8.176  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[3]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 6.475  ; 6.475  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[4]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.393  ; 7.393  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[5]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.857  ; 7.857  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[6]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.415  ; 9.415  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[7]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.396  ; 7.396  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[8]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.108  ; 7.108  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[9]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 6.461  ; 6.461  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[10] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.508  ; 7.508  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[11] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.221  ; 7.221  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[12] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 8.975  ; 8.975  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[13] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.073  ; 7.073  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[14] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.870  ; 7.870  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[16] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 8.854  ; 8.854  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[17] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.177  ; 9.177  ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oWbus[*]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 17.876 ; 17.876 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[0]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 17.876 ; 17.876 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[1]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 11.581 ; 11.581 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[2]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 11.521 ; 11.521 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[3]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 11.249 ; 11.249 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[4]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 11.683 ; 11.683 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[5]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 12.111 ; 12.111 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[6]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.988 ; 10.988 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[7]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 11.920 ; 11.920 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[8]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 14.297 ; 14.297 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[9]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 14.550 ; 14.550 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[10]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 14.614 ; 14.614 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[11]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 14.358 ; 14.358 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[12]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 14.683 ; 14.683 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[13]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 14.987 ; 14.987 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[14]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 15.024 ; 15.024 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[15]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 14.184 ; 14.184 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; Su           ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.496  ; 7.376  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oCE          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.991 ; 10.250 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oCLK         ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;        ; 5.995  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oCLK_RST     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 6.457  ;        ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oCp          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 8.197  ; 9.013  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEa          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 6.794  ; 7.420  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEb          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.056  ;        ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEc          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;        ; 5.507  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEi          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;        ; 6.245  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEmdr        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.270  ; 9.782  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEp          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.797  ; 8.667  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEpcl        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;        ; 7.064  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEpcu        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;        ; 7.475  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEtmp        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 7.686  ; 8.187  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEu          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;        ; 7.440  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oHLT         ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.769  ;        ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oInst[*]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;        ; 4.413  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oInst[0]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;        ; 4.413  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oL1          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;        ; 7.141  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oL2          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;        ; 7.050  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLa          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 8.019  ; 8.313  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLb          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;        ; 7.486  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLc          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;        ; 6.443  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLmar        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.320  ; 9.782  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLmarc       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 6.992  ;        ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLmdr        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 8.511  ; 8.850  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLo          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;        ; 6.356  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLpcl        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 8.596  ; 9.414  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLpcu        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 6.817  ; 7.635  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLtmp        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 8.404  ; 8.905  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oMemory[*]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.385  ; 9.385  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[0]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.171  ; 9.171  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[1]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.029  ; 9.029  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[2]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.097  ; 9.097  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[3]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.155  ; 9.155  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[4]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.049  ; 9.049  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[5]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.053  ; 9.053  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[6]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.385  ; 9.385  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[7]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 9.079  ; 9.079  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oRDWR        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 6.088  ; 6.693  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oRST         ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 8.306  ; 7.916  ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oWbus[*]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 15.316 ; 15.316 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[0]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 15.316 ; 15.316 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[1]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.763 ; 10.763 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[2]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.703 ; 10.703 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[3]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.431 ; 10.431 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[4]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.865 ; 10.865 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[5]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 11.293 ; 11.293 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[6]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 10.170 ; 10.170 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[7]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 11.102 ; 11.102 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[8]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 13.994 ; 13.994 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[9]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 14.247 ; 14.247 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[10]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 14.311 ; 14.311 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[11]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 14.055 ; 14.055 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[12]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 14.380 ; 14.380 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[13]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 14.684 ; 14.684 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[14]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 14.721 ; 14.721 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[15]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 13.881 ; 13.881 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
+--------------+------------------------------------------------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                   ;
+--------------+------------------------------------------------------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                  ;
+--------------+------------------------------------------------------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------------------------------------------------------+
; OutReg[*]    ; inCLK                                                                                                            ; 5.414 ; 5.414 ; Rise       ; inCLK                                                                                                            ;
;  OutReg[0]   ; inCLK                                                                                                            ; 5.414 ; 5.414 ; Rise       ; inCLK                                                                                                            ;
;  OutReg[1]   ; inCLK                                                                                                            ; 5.574 ; 5.574 ; Rise       ; inCLK                                                                                                            ;
;  OutReg[2]   ; inCLK                                                                                                            ; 5.651 ; 5.651 ; Rise       ; inCLK                                                                                                            ;
;  OutReg[3]   ; inCLK                                                                                                            ; 5.963 ; 5.963 ; Rise       ; inCLK                                                                                                            ;
;  OutReg[4]   ; inCLK                                                                                                            ; 5.997 ; 5.997 ; Rise       ; inCLK                                                                                                            ;
;  OutReg[5]   ; inCLK                                                                                                            ; 5.737 ; 5.737 ; Rise       ; inCLK                                                                                                            ;
;  OutReg[6]   ; inCLK                                                                                                            ; 5.840 ; 5.840 ; Rise       ; inCLK                                                                                                            ;
;  OutReg[7]   ; inCLK                                                                                                            ; 5.896 ; 5.896 ; Rise       ; inCLK                                                                                                            ;
; Su           ; inCLK                                                                                                            ; 5.270 ; 5.270 ; Rise       ; inCLK                                                                                                            ;
; oAcc[*]      ; inCLK                                                                                                            ; 5.406 ; 5.406 ; Rise       ; inCLK                                                                                                            ;
;  oAcc[0]     ; inCLK                                                                                                            ; 5.952 ; 5.952 ; Rise       ; inCLK                                                                                                            ;
;  oAcc[1]     ; inCLK                                                                                                            ; 5.563 ; 5.563 ; Rise       ; inCLK                                                                                                            ;
;  oAcc[2]     ; inCLK                                                                                                            ; 5.703 ; 5.703 ; Rise       ; inCLK                                                                                                            ;
;  oAcc[3]     ; inCLK                                                                                                            ; 5.994 ; 5.994 ; Rise       ; inCLK                                                                                                            ;
;  oAcc[4]     ; inCLK                                                                                                            ; 5.492 ; 5.492 ; Rise       ; inCLK                                                                                                            ;
;  oAcc[5]     ; inCLK                                                                                                            ; 5.453 ; 5.453 ; Rise       ; inCLK                                                                                                            ;
;  oAcc[6]     ; inCLK                                                                                                            ; 5.406 ; 5.406 ; Rise       ; inCLK                                                                                                            ;
;  oAcc[7]     ; inCLK                                                                                                            ; 5.883 ; 5.883 ; Rise       ; inCLK                                                                                                            ;
; oBReg[*]     ; inCLK                                                                                                            ; 5.624 ; 5.624 ; Rise       ; inCLK                                                                                                            ;
;  oBReg[0]    ; inCLK                                                                                                            ; 6.064 ; 6.064 ; Rise       ; inCLK                                                                                                            ;
;  oBReg[1]    ; inCLK                                                                                                            ; 5.639 ; 5.639 ; Rise       ; inCLK                                                                                                            ;
;  oBReg[2]    ; inCLK                                                                                                            ; 5.790 ; 5.790 ; Rise       ; inCLK                                                                                                            ;
;  oBReg[3]    ; inCLK                                                                                                            ; 5.760 ; 5.760 ; Rise       ; inCLK                                                                                                            ;
;  oBReg[4]    ; inCLK                                                                                                            ; 5.851 ; 5.851 ; Rise       ; inCLK                                                                                                            ;
;  oBReg[5]    ; inCLK                                                                                                            ; 5.624 ; 5.624 ; Rise       ; inCLK                                                                                                            ;
;  oBReg[6]    ; inCLK                                                                                                            ; 5.879 ; 5.879 ; Rise       ; inCLK                                                                                                            ;
;  oBReg[7]    ; inCLK                                                                                                            ; 5.674 ; 5.674 ; Rise       ; inCLK                                                                                                            ;
; oCE          ; inCLK                                                                                                            ; 4.916 ; 4.916 ; Rise       ; inCLK                                                                                                            ;
; oCLK         ; inCLK                                                                                                            ; 3.502 ; 3.502 ; Rise       ; inCLK                                                                                                            ;
; oCLK_RST     ; inCLK                                                                                                            ; 4.576 ; 4.576 ; Rise       ; inCLK                                                                                                            ;
; oCReg[*]     ; inCLK                                                                                                            ; 5.806 ; 5.806 ; Rise       ; inCLK                                                                                                            ;
;  oCReg[0]    ; inCLK                                                                                                            ; 5.890 ; 5.890 ; Rise       ; inCLK                                                                                                            ;
;  oCReg[1]    ; inCLK                                                                                                            ; 5.806 ; 5.806 ; Rise       ; inCLK                                                                                                            ;
;  oCReg[2]    ; inCLK                                                                                                            ; 6.096 ; 6.096 ; Rise       ; inCLK                                                                                                            ;
;  oCReg[3]    ; inCLK                                                                                                            ; 6.058 ; 6.058 ; Rise       ; inCLK                                                                                                            ;
;  oCReg[4]    ; inCLK                                                                                                            ; 6.067 ; 6.067 ; Rise       ; inCLK                                                                                                            ;
;  oCReg[5]    ; inCLK                                                                                                            ; 5.886 ; 5.886 ; Rise       ; inCLK                                                                                                            ;
;  oCReg[6]    ; inCLK                                                                                                            ; 5.916 ; 5.916 ; Rise       ; inCLK                                                                                                            ;
;  oCReg[7]    ; inCLK                                                                                                            ; 5.978 ; 5.978 ; Rise       ; inCLK                                                                                                            ;
; oCp          ; inCLK                                                                                                            ; 5.126 ; 5.126 ; Rise       ; inCLK                                                                                                            ;
; oEa          ; inCLK                                                                                                            ; 4.579 ; 4.579 ; Rise       ; inCLK                                                                                                            ;
; oEb          ; inCLK                                                                                                            ; 4.743 ; 4.743 ; Rise       ; inCLK                                                                                                            ;
; oEc          ; inCLK                                                                                                            ; 4.301 ; 4.301 ; Rise       ; inCLK                                                                                                            ;
; oEi          ; inCLK                                                                                                            ; 4.498 ; 4.498 ; Rise       ; inCLK                                                                                                            ;
; oEmdr        ; inCLK                                                                                                            ; 5.525 ; 5.525 ; Rise       ; inCLK                                                                                                            ;
; oEp          ; inCLK                                                                                                            ; 4.845 ; 4.845 ; Rise       ; inCLK                                                                                                            ;
; oEpcl        ; inCLK                                                                                                            ; 4.897 ; 4.897 ; Rise       ; inCLK                                                                                                            ;
; oEpcu        ; inCLK                                                                                                            ; 5.644 ; 5.644 ; Rise       ; inCLK                                                                                                            ;
; oEtmp        ; inCLK                                                                                                            ; 5.182 ; 5.182 ; Rise       ; inCLK                                                                                                            ;
; oEu          ; inCLK                                                                                                            ; 4.594 ; 4.594 ; Rise       ; inCLK                                                                                                            ;
; oFlag[*]     ; inCLK                                                                                                            ; 4.373 ; 4.373 ; Rise       ; inCLK                                                                                                            ;
;  oFlag[0]    ; inCLK                                                                                                            ; 4.373 ; 4.373 ; Rise       ; inCLK                                                                                                            ;
;  oFlag[1]    ; inCLK                                                                                                            ; 5.559 ; 5.559 ; Rise       ; inCLK                                                                                                            ;
; oHLT         ; inCLK                                                                                                            ; 4.948 ; 4.948 ; Rise       ; inCLK                                                                                                            ;
; oInst[*]     ; inCLK                                                                                                            ; 4.288 ; 4.288 ; Rise       ; inCLK                                                                                                            ;
;  oInst[1]    ; inCLK                                                                                                            ; 5.827 ; 5.827 ; Rise       ; inCLK                                                                                                            ;
;  oInst[2]    ; inCLK                                                                                                            ; 6.028 ; 6.028 ; Rise       ; inCLK                                                                                                            ;
;  oInst[3]    ; inCLK                                                                                                            ; 6.003 ; 6.003 ; Rise       ; inCLK                                                                                                            ;
;  oInst[4]    ; inCLK                                                                                                            ; 4.288 ; 4.288 ; Rise       ; inCLK                                                                                                            ;
;  oInst[5]    ; inCLK                                                                                                            ; 5.573 ; 5.573 ; Rise       ; inCLK                                                                                                            ;
;  oInst[6]    ; inCLK                                                                                                            ; 4.478 ; 4.478 ; Rise       ; inCLK                                                                                                            ;
;  oInst[7]    ; inCLK                                                                                                            ; 6.155 ; 6.155 ; Rise       ; inCLK                                                                                                            ;
; oL1          ; inCLK                                                                                                            ; 4.873 ; 4.873 ; Rise       ; inCLK                                                                                                            ;
; oL2          ; inCLK                                                                                                            ; 5.377 ; 5.377 ; Rise       ; inCLK                                                                                                            ;
; oLa          ; inCLK                                                                                                            ; 4.944 ; 4.944 ; Rise       ; inCLK                                                                                                            ;
; oLb          ; inCLK                                                                                                            ; 4.579 ; 4.579 ; Rise       ; inCLK                                                                                                            ;
; oLc          ; inCLK                                                                                                            ; 4.667 ; 4.667 ; Rise       ; inCLK                                                                                                            ;
; oLi          ; inCLK                                                                                                            ; 4.721 ; 4.721 ; Rise       ; inCLK                                                                                                            ;
; oLmar        ; inCLK                                                                                                            ; 4.869 ; 4.869 ; Rise       ; inCLK                                                                                                            ;
; oLmarc       ; inCLK                                                                                                            ; 4.729 ; 4.729 ; Rise       ; inCLK                                                                                                            ;
; oLmdr        ; inCLK                                                                                                            ; 4.579 ; 4.579 ; Rise       ; inCLK                                                                                                            ;
; oLo          ; inCLK                                                                                                            ; 4.378 ; 4.378 ; Rise       ; inCLK                                                                                                            ;
; oLpcl        ; inCLK                                                                                                            ; 5.506 ; 5.506 ; Rise       ; inCLK                                                                                                            ;
; oLpcu        ; inCLK                                                                                                            ; 4.644 ; 4.644 ; Rise       ; inCLK                                                                                                            ;
; oLtmp        ; inCLK                                                                                                            ; 4.975 ; 4.975 ; Rise       ; inCLK                                                                                                            ;
; oMARout[*]   ; inCLK                                                                                                            ; 5.268 ; 5.268 ; Rise       ; inCLK                                                                                                            ;
;  oMARout[0]  ; inCLK                                                                                                            ; 5.907 ; 5.907 ; Rise       ; inCLK                                                                                                            ;
;  oMARout[1]  ; inCLK                                                                                                            ; 6.062 ; 6.062 ; Rise       ; inCLK                                                                                                            ;
;  oMARout[2]  ; inCLK                                                                                                            ; 5.973 ; 5.973 ; Rise       ; inCLK                                                                                                            ;
;  oMARout[3]  ; inCLK                                                                                                            ; 5.925 ; 5.925 ; Rise       ; inCLK                                                                                                            ;
;  oMARout[4]  ; inCLK                                                                                                            ; 5.268 ; 5.268 ; Rise       ; inCLK                                                                                                            ;
;  oMARout[5]  ; inCLK                                                                                                            ; 5.859 ; 5.859 ; Rise       ; inCLK                                                                                                            ;
;  oMARout[6]  ; inCLK                                                                                                            ; 5.919 ; 5.919 ; Rise       ; inCLK                                                                                                            ;
;  oMARout[7]  ; inCLK                                                                                                            ; 5.541 ; 5.541 ; Rise       ; inCLK                                                                                                            ;
;  oMARout[8]  ; inCLK                                                                                                            ; 5.848 ; 5.848 ; Rise       ; inCLK                                                                                                            ;
;  oMARout[9]  ; inCLK                                                                                                            ; 5.628 ; 5.628 ; Rise       ; inCLK                                                                                                            ;
;  oMARout[10] ; inCLK                                                                                                            ; 5.635 ; 5.635 ; Rise       ; inCLK                                                                                                            ;
;  oMARout[11] ; inCLK                                                                                                            ; 5.823 ; 5.823 ; Rise       ; inCLK                                                                                                            ;
;  oMARout[12] ; inCLK                                                                                                            ; 5.718 ; 5.718 ; Rise       ; inCLK                                                                                                            ;
;  oMARout[13] ; inCLK                                                                                                            ; 5.660 ; 5.660 ; Rise       ; inCLK                                                                                                            ;
;  oMARout[14] ; inCLK                                                                                                            ; 5.579 ; 5.579 ; Rise       ; inCLK                                                                                                            ;
;  oMARout[15] ; inCLK                                                                                                            ; 5.850 ; 5.850 ; Rise       ; inCLK                                                                                                            ;
; oMDRout[*]   ; inCLK                                                                                                            ; 5.300 ; 5.300 ; Rise       ; inCLK                                                                                                            ;
;  oMDRout[0]  ; inCLK                                                                                                            ; 5.703 ; 5.703 ; Rise       ; inCLK                                                                                                            ;
;  oMDRout[1]  ; inCLK                                                                                                            ; 5.448 ; 5.448 ; Rise       ; inCLK                                                                                                            ;
;  oMDRout[2]  ; inCLK                                                                                                            ; 5.563 ; 5.563 ; Rise       ; inCLK                                                                                                            ;
;  oMDRout[3]  ; inCLK                                                                                                            ; 5.434 ; 5.434 ; Rise       ; inCLK                                                                                                            ;
;  oMDRout[4]  ; inCLK                                                                                                            ; 5.445 ; 5.445 ; Rise       ; inCLK                                                                                                            ;
;  oMDRout[5]  ; inCLK                                                                                                            ; 5.300 ; 5.300 ; Rise       ; inCLK                                                                                                            ;
;  oMDRout[6]  ; inCLK                                                                                                            ; 5.550 ; 5.550 ; Rise       ; inCLK                                                                                                            ;
;  oMDRout[7]  ; inCLK                                                                                                            ; 5.465 ; 5.465 ; Rise       ; inCLK                                                                                                            ;
; oPC[*]       ; inCLK                                                                                                            ; 5.433 ; 5.433 ; Rise       ; inCLK                                                                                                            ;
;  oPC[0]      ; inCLK                                                                                                            ; 5.433 ; 5.433 ; Rise       ; inCLK                                                                                                            ;
;  oPC[1]      ; inCLK                                                                                                            ; 5.562 ; 5.562 ; Rise       ; inCLK                                                                                                            ;
;  oPC[2]      ; inCLK                                                                                                            ; 5.855 ; 5.855 ; Rise       ; inCLK                                                                                                            ;
;  oPC[3]      ; inCLK                                                                                                            ; 5.704 ; 5.704 ; Rise       ; inCLK                                                                                                            ;
;  oPC[4]      ; inCLK                                                                                                            ; 5.569 ; 5.569 ; Rise       ; inCLK                                                                                                            ;
;  oPC[5]      ; inCLK                                                                                                            ; 5.601 ; 5.601 ; Rise       ; inCLK                                                                                                            ;
;  oPC[6]      ; inCLK                                                                                                            ; 6.086 ; 6.086 ; Rise       ; inCLK                                                                                                            ;
;  oPC[7]      ; inCLK                                                                                                            ; 5.752 ; 5.752 ; Rise       ; inCLK                                                                                                            ;
;  oPC[8]      ; inCLK                                                                                                            ; 5.543 ; 5.543 ; Rise       ; inCLK                                                                                                            ;
;  oPC[9]      ; inCLK                                                                                                            ; 5.667 ; 5.667 ; Rise       ; inCLK                                                                                                            ;
;  oPC[10]     ; inCLK                                                                                                            ; 5.840 ; 5.840 ; Rise       ; inCLK                                                                                                            ;
;  oPC[11]     ; inCLK                                                                                                            ; 5.682 ; 5.682 ; Rise       ; inCLK                                                                                                            ;
;  oPC[12]     ; inCLK                                                                                                            ; 5.701 ; 5.701 ; Rise       ; inCLK                                                                                                            ;
;  oPC[13]     ; inCLK                                                                                                            ; 5.533 ; 5.533 ; Rise       ; inCLK                                                                                                            ;
;  oPC[14]     ; inCLK                                                                                                            ; 6.166 ; 6.166 ; Rise       ; inCLK                                                                                                            ;
;  oPC[15]     ; inCLK                                                                                                            ; 5.855 ; 5.855 ; Rise       ; inCLK                                                                                                            ;
; oRDWR        ; inCLK                                                                                                            ; 4.512 ; 4.512 ; Rise       ; inCLK                                                                                                            ;
; oRST         ; inCLK                                                                                                            ; 5.127 ; 5.127 ; Rise       ; inCLK                                                                                                            ;
; oTMPREG[*]   ; inCLK                                                                                                            ; 5.553 ; 5.553 ; Rise       ; inCLK                                                                                                            ;
;  oTMPREG[0]  ; inCLK                                                                                                            ; 6.082 ; 6.082 ; Rise       ; inCLK                                                                                                            ;
;  oTMPREG[1]  ; inCLK                                                                                                            ; 5.766 ; 5.766 ; Rise       ; inCLK                                                                                                            ;
;  oTMPREG[2]  ; inCLK                                                                                                            ; 5.880 ; 5.880 ; Rise       ; inCLK                                                                                                            ;
;  oTMPREG[3]  ; inCLK                                                                                                            ; 5.828 ; 5.828 ; Rise       ; inCLK                                                                                                            ;
;  oTMPREG[4]  ; inCLK                                                                                                            ; 5.679 ; 5.679 ; Rise       ; inCLK                                                                                                            ;
;  oTMPREG[5]  ; inCLK                                                                                                            ; 5.553 ; 5.553 ; Rise       ; inCLK                                                                                                            ;
;  oTMPREG[6]  ; inCLK                                                                                                            ; 5.558 ; 5.558 ; Rise       ; inCLK                                                                                                            ;
;  oTMPREG[7]  ; inCLK                                                                                                            ; 5.898 ; 5.898 ; Rise       ; inCLK                                                                                                            ;
; oTstate[*]   ; inCLK                                                                                                            ; 3.838 ; 3.838 ; Rise       ; inCLK                                                                                                            ;
;  oTstate[0]  ; inCLK                                                                                                            ; 5.148 ; 5.148 ; Rise       ; inCLK                                                                                                            ;
;  oTstate[1]  ; inCLK                                                                                                            ; 4.961 ; 4.961 ; Rise       ; inCLK                                                                                                            ;
;  oTstate[2]  ; inCLK                                                                                                            ; 4.721 ; 4.721 ; Rise       ; inCLK                                                                                                            ;
;  oTstate[3]  ; inCLK                                                                                                            ; 3.838 ; 3.838 ; Rise       ; inCLK                                                                                                            ;
;  oTstate[4]  ; inCLK                                                                                                            ; 4.311 ; 4.311 ; Rise       ; inCLK                                                                                                            ;
;  oTstate[5]  ; inCLK                                                                                                            ; 4.501 ; 4.501 ; Rise       ; inCLK                                                                                                            ;
;  oTstate[6]  ; inCLK                                                                                                            ; 5.603 ; 5.603 ; Rise       ; inCLK                                                                                                            ;
;  oTstate[7]  ; inCLK                                                                                                            ; 4.287 ; 4.287 ; Rise       ; inCLK                                                                                                            ;
;  oTstate[8]  ; inCLK                                                                                                            ; 4.211 ; 4.211 ; Rise       ; inCLK                                                                                                            ;
;  oTstate[9]  ; inCLK                                                                                                            ; 3.854 ; 3.854 ; Rise       ; inCLK                                                                                                            ;
;  oTstate[10] ; inCLK                                                                                                            ; 4.398 ; 4.398 ; Rise       ; inCLK                                                                                                            ;
;  oTstate[11] ; inCLK                                                                                                            ; 4.220 ; 4.220 ; Rise       ; inCLK                                                                                                            ;
;  oTstate[12] ; inCLK                                                                                                            ; 5.419 ; 5.419 ; Rise       ; inCLK                                                                                                            ;
;  oTstate[13] ; inCLK                                                                                                            ; 4.144 ; 4.144 ; Rise       ; inCLK                                                                                                            ;
;  oTstate[14] ; inCLK                                                                                                            ; 4.518 ; 4.518 ; Rise       ; inCLK                                                                                                            ;
;  oTstate[16] ; inCLK                                                                                                            ; 5.349 ; 5.349 ; Rise       ; inCLK                                                                                                            ;
;  oTstate[17] ; inCLK                                                                                                            ; 5.556 ; 5.556 ; Rise       ; inCLK                                                                                                            ;
; oWbus[*]     ; inCLK                                                                                                            ; 4.962 ; 4.962 ; Rise       ; inCLK                                                                                                            ;
;  oWbus[0]    ; inCLK                                                                                                            ; 4.962 ; 4.962 ; Rise       ; inCLK                                                                                                            ;
; oCLK         ; inCLK                                                                                                            ; 3.502 ; 3.502 ; Fall       ; inCLK                                                                                                            ;
; oMemory[*]   ; inCLK                                                                                                            ; 5.445 ; 5.445 ; Fall       ; inCLK                                                                                                            ;
;  oMemory[0]  ; inCLK                                                                                                            ; 5.562 ; 5.562 ; Fall       ; inCLK                                                                                                            ;
;  oMemory[1]  ; inCLK                                                                                                            ; 5.445 ; 5.445 ; Fall       ; inCLK                                                                                                            ;
;  oMemory[2]  ; inCLK                                                                                                            ; 5.496 ; 5.496 ; Fall       ; inCLK                                                                                                            ;
;  oMemory[3]  ; inCLK                                                                                                            ; 5.554 ; 5.554 ; Fall       ; inCLK                                                                                                            ;
;  oMemory[4]  ; inCLK                                                                                                            ; 5.467 ; 5.467 ; Fall       ; inCLK                                                                                                            ;
;  oMemory[5]  ; inCLK                                                                                                            ; 5.468 ; 5.468 ; Fall       ; inCLK                                                                                                            ;
;  oMemory[6]  ; inCLK                                                                                                            ; 5.639 ; 5.639 ; Fall       ; inCLK                                                                                                            ;
;  oMemory[7]  ; inCLK                                                                                                            ; 5.490 ; 5.490 ; Fall       ; inCLK                                                                                                            ;
; oEmdr        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 3.316 ;       ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
; oLpcu        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 2.815 ;       ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
; oTstate[*]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 2.497 ;       ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oTstate[15] ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 2.497 ;       ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
; oWbus[*]     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 4.374 ; 4.374 ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[0]    ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 5.530 ; 4.504 ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[1]    ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 4.732 ; 4.732 ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[2]    ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 4.627 ; 4.627 ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[3]    ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 4.585 ; 4.585 ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[4]    ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 4.750 ; 4.750 ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[5]    ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 4.970 ; 4.970 ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[6]    ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 4.374 ; 4.374 ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[7]    ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 4.867 ; 4.867 ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[8]    ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 5.813 ; 5.813 ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[9]    ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 5.910 ; 5.910 ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[10]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 5.967 ; 5.967 ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[11]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 5.835 ; 5.835 ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[12]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 5.980 ; 5.980 ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[13]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 6.143 ; 6.143 ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[14]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 6.124 ; 6.124 ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[15]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 5.745 ; 5.745 ; Rise       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
; oEmdr        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;       ; 3.316 ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
; oLpcu        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;       ; 2.815 ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
; oTstate[*]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;       ; 2.497 ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oTstate[15] ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;       ; 2.497 ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
; oWbus[*]     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 4.504 ; 4.895 ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[0]    ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 4.504 ; 5.530 ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[8]    ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 4.963 ; 4.963 ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[9]    ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 5.060 ; 5.060 ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[10]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 5.117 ; 5.117 ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[11]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 4.985 ; 4.985 ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[12]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 5.130 ; 5.130 ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[13]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 5.293 ; 5.293 ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[14]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 5.274 ; 5.274 ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
;  oWbus[15]   ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 4.895 ; 4.895 ; Fall       ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ;
; OutReg[*]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.842 ; 4.842 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  OutReg[0]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.842 ; 4.842 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  OutReg[1]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.002 ; 5.002 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  OutReg[2]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.079 ; 5.079 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  OutReg[3]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.391 ; 5.391 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  OutReg[4]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.425 ; 5.425 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  OutReg[5]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.165 ; 5.165 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  OutReg[6]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.268 ; 5.268 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  OutReg[7]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.324 ; 5.324 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; Su           ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.605 ; 3.668 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oAcc[*]      ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.834 ; 4.834 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oAcc[0]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.380 ; 5.380 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oAcc[1]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.991 ; 4.991 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oAcc[2]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.131 ; 5.131 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oAcc[3]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.422 ; 5.422 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oAcc[4]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.920 ; 4.920 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oAcc[5]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.881 ; 4.881 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oAcc[6]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.834 ; 4.834 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oAcc[7]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.311 ; 5.311 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oBReg[*]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.052 ; 5.052 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oBReg[0]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.492 ; 5.492 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oBReg[1]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.067 ; 5.067 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oBReg[2]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.218 ; 5.218 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oBReg[3]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.188 ; 5.188 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oBReg[4]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.279 ; 5.279 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oBReg[5]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.052 ; 5.052 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oBReg[6]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.307 ; 5.307 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oBReg[7]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.102 ; 5.102 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oCE          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.344 ; 4.344 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oCLK         ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 2.930 ; 4.688 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oCLK_RST     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.004 ; 3.242 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oCReg[*]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.234 ; 5.234 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oCReg[0]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.318 ; 5.318 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oCReg[1]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.234 ; 5.234 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oCReg[2]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.524 ; 5.524 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oCReg[3]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.486 ; 5.486 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oCReg[4]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.495 ; 5.495 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oCReg[5]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.314 ; 5.314 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oCReg[6]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.344 ; 5.344 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oCReg[7]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.406 ; 5.406 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oCp          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.781 ; 3.690 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEa          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.408 ; 3.318 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEb          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.171 ; 3.460 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEc          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 2.804 ; 3.729 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEi          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.141 ; 3.926 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEmdr        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.069 ; 4.064 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEp          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.004 ; 3.615 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEpcl        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.457 ; 4.325 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEpcu        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.709 ; 5.072 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEtmp        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.685 ; 3.450 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEu          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.496 ; 4.022 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oFlag[*]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.801 ; 3.801 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oFlag[0]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.801 ; 3.801 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oFlag[1]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.987 ; 4.987 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oHLT         ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.376 ; 2.912 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oInst[*]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 2.261 ; 3.716 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oInst[0]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 2.261 ;       ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oInst[1]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.255 ; 5.255 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oInst[2]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.456 ; 5.456 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oInst[3]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.431 ; 5.431 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oInst[4]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.716 ; 3.716 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oInst[5]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.001 ; 5.001 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oInst[6]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.906 ; 3.906 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oInst[7]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.583 ; 5.583 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oL1          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.473 ; 4.301 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oL2          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.460 ; 4.805 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLa          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.867 ; 3.296 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLb          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.684 ; 4.007 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLc          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.208 ; 4.095 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLi          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.149 ; 4.149 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLmar        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.939 ; 4.130 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLmarc       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.157 ; 3.297 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLmdr        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.667 ; 3.547 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLo          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.172 ; 3.806 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLpcl        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.737 ; 4.116 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLpcu        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.511 ; 3.331 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLtmp        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.688 ; 3.525 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oMARout[*]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.696 ; 4.696 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[0]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.335 ; 5.335 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[1]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.490 ; 5.490 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[2]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.401 ; 5.401 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[3]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.353 ; 5.353 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[4]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.696 ; 4.696 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[5]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.287 ; 5.287 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[6]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.347 ; 5.347 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[7]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.969 ; 4.969 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[8]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.276 ; 5.276 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[9]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.056 ; 5.056 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[10] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.063 ; 5.063 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[11] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.251 ; 5.251 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[12] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.146 ; 5.146 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[13] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.088 ; 5.088 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[14] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.007 ; 5.007 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMARout[15] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.278 ; 5.278 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oMDRout[*]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.728 ; 4.728 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMDRout[0]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.131 ; 5.131 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMDRout[1]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.876 ; 4.876 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMDRout[2]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.991 ; 4.991 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMDRout[3]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.862 ; 4.862 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMDRout[4]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.873 ; 4.873 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMDRout[5]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.728 ; 4.728 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMDRout[6]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.978 ; 4.978 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMDRout[7]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.893 ; 4.893 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oPC[*]       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.861 ; 4.861 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[0]      ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.861 ; 4.861 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[1]      ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.990 ; 4.990 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[2]      ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.283 ; 5.283 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[3]      ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.132 ; 5.132 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[4]      ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.997 ; 4.997 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[5]      ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.029 ; 5.029 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[6]      ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.514 ; 5.514 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[7]      ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.180 ; 5.180 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[8]      ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.971 ; 4.971 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[9]      ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.095 ; 5.095 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[10]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.268 ; 5.268 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[11]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.110 ; 5.110 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[12]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.129 ; 5.129 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[13]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.961 ; 4.961 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[14]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.594 ; 5.594 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oPC[15]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.283 ; 5.283 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oRDWR        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.261 ; 2.972 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oRST         ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.428 ; 3.456 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oTMPREG[*]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.981 ; 4.981 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTMPREG[0]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.510 ; 5.510 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTMPREG[1]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.194 ; 5.194 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTMPREG[2]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.308 ; 5.308 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTMPREG[3]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.256 ; 5.256 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTMPREG[4]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.107 ; 5.107 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTMPREG[5]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.981 ; 4.981 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTMPREG[6]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.986 ; 4.986 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTMPREG[7]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.326 ; 5.326 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oTstate[*]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.266 ; 3.266 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[0]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.576 ; 4.576 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[1]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.389 ; 4.389 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[2]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.149 ; 4.149 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[3]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.266 ; 3.266 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[4]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.739 ; 3.739 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[5]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.929 ; 3.929 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[6]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.031 ; 5.031 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[7]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.715 ; 3.715 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[8]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.639 ; 3.639 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[9]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.282 ; 3.282 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[10] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.826 ; 3.826 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[11] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.648 ; 3.648 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[12] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.847 ; 4.847 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[13] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.572 ; 3.572 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[14] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.946 ; 3.946 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[16] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.777 ; 4.777 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oTstate[17] ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.984 ; 4.984 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oWbus[*]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.562 ; 3.656 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[0]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.562 ; 3.656 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[1]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.428 ; 5.428 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[2]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.323 ; 5.323 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[3]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.281 ; 5.281 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[4]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.446 ; 5.446 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[5]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.666 ; 5.666 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[6]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.070 ; 5.070 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[7]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.563 ; 5.563 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[8]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.324 ; 5.324 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[9]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.421 ; 5.421 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[10]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.478 ; 5.478 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[11]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.346 ; 5.346 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[12]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.491 ; 5.491 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[13]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.654 ; 5.654 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[14]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.635 ; 5.635 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[15]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.256 ; 5.256 ; Rise       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; Su           ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.668 ; 3.605 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oCE          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.556 ; 4.673 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oCLK         ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;       ; 2.930 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oCLK_RST     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.242 ;       ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oCp          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.690 ; 3.781 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEa          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.318 ; 3.408 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEb          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.460 ;       ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEc          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;       ; 2.804 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEi          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;       ; 3.141 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEmdr        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.064 ; 4.069 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEp          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.615 ; 4.004 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEpcl        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;       ; 3.457 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEpcu        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;       ; 3.709 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEtmp        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.450 ; 3.685 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oEu          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;       ; 3.496 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oHLT         ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 2.912 ;       ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oInst[*]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;       ; 2.261 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oInst[0]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;       ; 2.261 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oL1          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;       ; 3.473 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oL2          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;       ; 3.460 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLa          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.296 ; 3.867 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLb          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;       ; 3.684 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLc          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;       ; 3.208 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLmar        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.130 ; 3.939 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLmarc       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.297 ;       ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLmdr        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.547 ; 3.667 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLo          ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;       ; 3.172 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLpcl        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.116 ; 3.737 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLpcu        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.331 ; 3.511 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oLtmp        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.525 ; 3.688 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oMemory[*]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.873 ; 4.873 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[0]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.990 ; 4.990 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[1]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.873 ; 4.873 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[2]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.924 ; 4.924 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[3]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.982 ; 4.982 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[4]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.895 ; 4.895 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[5]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.896 ; 4.896 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[6]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.067 ; 5.067 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oMemory[7]  ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 4.918 ; 4.918 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oRDWR        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 2.972 ; 3.261 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oRST         ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.456 ; 3.428 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
; oWbus[*]     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.656 ; 3.562 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[0]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 3.656 ; 3.562 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[1]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.607 ; 5.607 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[2]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.502 ; 5.502 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[3]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.460 ; 5.460 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[4]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.625 ; 5.625 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[5]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.845 ; 5.845 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[6]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.249 ; 5.249 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[7]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.742 ; 5.742 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[8]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.659 ; 5.659 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[9]    ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.756 ; 5.756 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[10]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.813 ; 5.813 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[11]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.681 ; 5.681 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[12]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.826 ; 5.826 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[13]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.989 ; 5.989 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[14]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.970 ; 5.970 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
;  oWbus[15]   ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5.591 ; 5.591 ; Fall       ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ;
+--------------+------------------------------------------------------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                       ; To Clock                                                                                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; inCLK                                                                                                            ; inCLK                                                                                                            ; 21555    ; 16       ; 862      ; 8        ;
; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; inCLK                                                                                                            ; 259      ; 109      ; 0        ; 0        ;
; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK                                                                                                            ; 24419    ; 2899     ; 916      ; 62       ;
; inCLK                                                                                                            ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 17627    ; 0        ; 12134    ; 0        ;
; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 65       ; 65       ; 50       ; 50       ;
; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 19797    ; 2193     ; 13632    ; 1514     ;
; inCLK                                                                                                            ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 43919    ; 16       ; 25553    ; 8        ;
; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 335      ; 186      ; 80       ; 80       ;
; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 49531    ; 5676     ; 28553    ; 3038     ;
+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                       ; To Clock                                                                                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; inCLK                                                                                                            ; inCLK                                                                                                            ; 21555    ; 16       ; 862      ; 8        ;
; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; inCLK                                                                                                            ; 259      ; 109      ; 0        ; 0        ;
; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; inCLK                                                                                                            ; 24419    ; 2899     ; 916      ; 62       ;
; inCLK                                                                                                            ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 17627    ; 0        ; 12134    ; 0        ;
; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 65       ; 65       ; 50       ; 50       ;
; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 19797    ; 2193     ; 13632    ; 1514     ;
; inCLK                                                                                                            ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 43919    ; 16       ; 25553    ; 8        ;
; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 335      ; 186      ; 80       ; 80       ;
; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 49531    ; 5676     ; 28553    ; 3038     ;
+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                ; To Clock                                                                                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; inCLK                                                                                                     ; inCLK                                                                                                            ; 4896     ; 0        ; 0        ; 0        ;
; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK                                                                                                            ; 5472     ; 576      ; 0        ; 0        ;
; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 416      ; 0        ; 288      ; 0        ;
; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 468      ; 52       ; 324      ; 36       ;
; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5440     ; 0        ; 544      ; 0        ;
; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 6084     ; 644      ; 612      ; 68       ;
+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                ; To Clock                                                                                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; inCLK                                                                                                     ; inCLK                                                                                                            ; 4896     ; 0        ; 0        ; 0        ;
; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; inCLK                                                                                                            ; 5472     ; 576      ; 0        ; 0        ;
; inCLK                                                                                                     ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 416      ; 0        ; 288      ; 0        ;
; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ ; 468      ; 52       ; 324      ; 36       ;
; inCLK                                                                                                     ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 5440     ; 0        ; 544      ; 0        ;
; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData ; mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData        ; 6084     ; 644      ; 612      ; 68       ;
+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 25    ; 25   ;
; Unconstrained Output Ports      ; 163   ; 163  ;
; Unconstrained Output Port Paths ; 520   ; 520  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu May 08 23:03:22 2025
Info: Command: quartus_sta mMPU -c mMPU
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Warning (335093): TimeQuest Timing Analyzer is analyzing 25 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'mMPU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name inCLK inCLK
    Info (332105): create_clock -period 1.000 -name mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ
    Info (332105): create_clock -period 1.000 -name mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "Bus|outData[0]$latch|combout"
    Warning (332126): Node "Bus|outData[0]$latch~0|datab"
    Warning (332126): Node "Bus|outData[0]$latch~0|combout"
    Warning (332126): Node "Bus|outData[0]$latch|dataa"
Warning (332191): Clock target mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData of clock mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData is fed by another target of the same clock.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -10.649
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -10.649     -1067.889 mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData 
    Info (332119):    -9.628      -728.276 inCLK 
    Info (332119):    -9.351      -143.140 mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ 
Info (332146): Worst-case hold slack is -7.120
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -7.120      -201.121 mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData 
    Info (332119):    -5.506      -244.037 inCLK 
    Info (332119):    -4.059       -40.453 mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ 
Info (332146): Worst-case recovery slack is -8.003
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -8.003      -270.934 mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData 
    Info (332119):    -6.982      -185.607 inCLK 
    Info (332119):    -4.739       -72.558 mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ 
Info (332146): Worst-case removal slack is -7.693
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -7.693      -113.289 mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData 
    Info (332119):    -4.632       -50.986 mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ 
    Info (332119):    -1.869       -36.720 inCLK 
Info (332146): Worst-case minimum pulse width slack is -3.680
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.680      -642.370 mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData 
    Info (332119):    -1.880      -268.302 inCLK 
    Info (332119):     0.500         0.000 mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Warning (332191): Clock target mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData of clock mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData is fed by another target of the same clock.
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.818
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.818      -438.991 mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData 
    Info (332119):    -4.246      -275.670 inCLK 
    Info (332119):    -4.012       -58.773 mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ 
Info (332146): Worst-case hold slack is -3.660
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.660      -164.312 mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData 
    Info (332119):    -3.106      -195.970 inCLK 
    Info (332119):    -2.332       -26.591 mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ 
Info (332146): Worst-case recovery slack is -3.712
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.712      -111.375 mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData 
    Info (332119):    -3.140       -72.419 inCLK 
    Info (332119):    -1.962       -27.628 mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ 
Info (332146): Worst-case removal slack is -3.871
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.871       -69.124 mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData 
    Info (332119):    -2.543       -30.802 mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ 
    Info (332119):    -1.418       -31.191 inCLK 
Info (332146): Worst-case minimum pulse width slack is -1.880
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.880      -367.774 mInstructionRegister:InstructionRegister|mFlipFlop_D_PosedgeCLK_NRST_Enable:InstructionRegister_0|outData 
    Info (332119):    -1.880      -268.302 inCLK 
    Info (332119):     0.500         0.000 mControllerSequencer:ControllerSequencer|mRingCounter:RingCounter|mFlipFlop_JK_PosedgeCLK_NRST:RingCount_15|outQ 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 4562 megabytes
    Info: Processing ended: Thu May 08 23:03:25 2025
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


