0.7
2020.2
Oct 19 2021
03:16:22
C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.sim/sim_1/behav/xsim/glbl.v,1727436822,verilog,,,,glbl,,,,,,,,
C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.srcs/sources_1/imports/Bus-Desingn/simple_slave/simple_slave.srcs/sources_1/new/memory.v,1739131031,verilog,,C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.srcs/sources_1/imports/new/simple_processor.v,,memory,,,,,,,,
C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.srcs/sources_1/imports/Bus-Desingn/simple_slave/simple_slave.srcs/sources_1/new/slave.v,1739130394,verilog,,C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.srcs/sources_1/imports/Bus-Desingn/simple_slave/simple_slave.srcs/sources_1/new/slave_interface.v,,slave,,,,,,,,
C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.srcs/sources_1/imports/Bus-Desingn/simple_slave/simple_slave.srcs/sources_1/new/slave_interface.v,1727436822,verilog,,C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.srcs/sources_1/new/tb_master_slave.v,,slave_interface,,,,,,,,
C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.srcs/sources_1/imports/new/master.v,1739130585,verilog,,C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.srcs/sources_1/imports/new/master_interface.v,,master,,,,,,,,
C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.srcs/sources_1/imports/new/master_interface.v,1727436822,verilog,,C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.srcs/sources_1/imports/Bus-Desingn/simple_slave/simple_slave.srcs/sources_1/new/memory.v,,master_interface,,,,,,,,
C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.srcs/sources_1/imports/new/simple_processor.v,1738810250,verilog,,C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.srcs/sources_1/imports/Bus-Desingn/simple_slave/simple_slave.srcs/sources_1/new/slave.v,,simple_processor,,,,,,,,
C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.srcs/sources_1/new/tb_master_slave.v,1727436822,verilog,,,,master_slave_tb,,,,,,,,
