// Seed: 2237294657
module module_0 (
    output tri  id_0,
    input  wire id_1
    , id_4,
    input  wire id_2
);
  always
    casez (1)
      1: id_4 <= id_1 & 1;
      id_1: begin
        $display(1'h0 | 1'b0 == id_4);
      end
      id_4 + id_4: begin
        id_4 = 1;
      end
      default: disable id_5;
    endcase
  reg id_6 = id_4;
endmodule
module module_1 (
    input  tri  id_0,
    input  wand id_1,
    output wire id_2
);
  wire id_4;
  module_0(
      id_2, id_0, id_0
  );
endmodule
