\hypertarget{struct_c_m_p___type}{}\section{C\+M\+P\+\_\+\+Type Struct Reference}
\label{struct_c_m_p___type}\index{CMP\_Type@{CMP\_Type}}


{\ttfamily \#include $<$K32\+L2\+B31\+A.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_c_m_p___type_a02e7a916df429e8749930cda0f1bd9e3}{C\+R0}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_c_m_p___type_abdb5e2aed90a3a46151c8bb740665579}{C\+R1}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_c_m_p___type_a366faa2333304f3085d824a6b21d6f43}{F\+PR}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_c_m_p___type_a3fa18be8bc25b11eff5d36fbad087a91}{S\+CR}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_c_m_p___type_a67ee6ed882d48b23ff9b82a947a1e2ea}{D\+A\+C\+CR}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_c_m_p___type_aaa661e87917570b0139052849a7a1dae}{M\+U\+X\+CR}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
C\+MP -\/ Register Layout Typedef 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_c_m_p___type_a02e7a916df429e8749930cda0f1bd9e3}\label{struct_c_m_p___type_a02e7a916df429e8749930cda0f1bd9e3}} 
\index{CMP\_Type@{CMP\_Type}!CR0@{CR0}}
\index{CR0@{CR0}!CMP\_Type@{CMP\_Type}}
\subsubsection{\texorpdfstring{CR0}{CR0}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t C\+R0}

C\+MP Control Register 0, offset\+: 0x0 \mbox{\Hypertarget{struct_c_m_p___type_abdb5e2aed90a3a46151c8bb740665579}\label{struct_c_m_p___type_abdb5e2aed90a3a46151c8bb740665579}} 
\index{CMP\_Type@{CMP\_Type}!CR1@{CR1}}
\index{CR1@{CR1}!CMP\_Type@{CMP\_Type}}
\subsubsection{\texorpdfstring{CR1}{CR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t C\+R1}

C\+MP Control Register 1, offset\+: 0x1 \mbox{\Hypertarget{struct_c_m_p___type_a67ee6ed882d48b23ff9b82a947a1e2ea}\label{struct_c_m_p___type_a67ee6ed882d48b23ff9b82a947a1e2ea}} 
\index{CMP\_Type@{CMP\_Type}!DACCR@{DACCR}}
\index{DACCR@{DACCR}!CMP\_Type@{CMP\_Type}}
\subsubsection{\texorpdfstring{DACCR}{DACCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t D\+A\+C\+CR}

D\+AC Control Register, offset\+: 0x4 \mbox{\Hypertarget{struct_c_m_p___type_a366faa2333304f3085d824a6b21d6f43}\label{struct_c_m_p___type_a366faa2333304f3085d824a6b21d6f43}} 
\index{CMP\_Type@{CMP\_Type}!FPR@{FPR}}
\index{FPR@{FPR}!CMP\_Type@{CMP\_Type}}
\subsubsection{\texorpdfstring{FPR}{FPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t F\+PR}

C\+MP Filter Period Register, offset\+: 0x2 \mbox{\Hypertarget{struct_c_m_p___type_aaa661e87917570b0139052849a7a1dae}\label{struct_c_m_p___type_aaa661e87917570b0139052849a7a1dae}} 
\index{CMP\_Type@{CMP\_Type}!MUXCR@{MUXCR}}
\index{MUXCR@{MUXCR}!CMP\_Type@{CMP\_Type}}
\subsubsection{\texorpdfstring{MUXCR}{MUXCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t M\+U\+X\+CR}

M\+UX Control Register, offset\+: 0x5 \mbox{\Hypertarget{struct_c_m_p___type_a3fa18be8bc25b11eff5d36fbad087a91}\label{struct_c_m_p___type_a3fa18be8bc25b11eff5d36fbad087a91}} 
\index{CMP\_Type@{CMP\_Type}!SCR@{SCR}}
\index{SCR@{SCR}!CMP\_Type@{CMP\_Type}}
\subsubsection{\texorpdfstring{SCR}{SCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t S\+CR}

C\+MP Status and Control Register, offset\+: 0x3 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
device/\mbox{\hyperlink{_k32_l2_b31_a_8h}{K32\+L2\+B31\+A.\+h}}\end{DoxyCompactItemize}
