<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.16"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>External Watchdog Driver for SAS: common/S32K116.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">External Watchdog Driver for SAS
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.16 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_bdd9a5d540de89e9fe90efdfc6973a4f.html">common</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">S32K116.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="_s32_k116_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">** ###################################################################</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">**     Processor:           S32K116</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">**     Reference manual:    S32K1XXRM Rev. 9, 09/2018</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">**     Version:             rev. 1.4, 2019-02-19</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">**     Build:               b190219</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">**</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">**     Abstract:</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">**         Peripheral Access Layer for S32K116</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">**</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">**     Copyright (c) 1997 - 2016 Freescale Semiconductor, Inc.</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">**     Copyright 2016-2019 NXP</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">**     All rights reserved.</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">**</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">**     THIS SOFTWARE IS PROVIDED BY NXP &quot;AS IS&quot; AND ANY EXPRESSED OR</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">**     IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">**     OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">**     IN NO EVENT SHALL NXP OR ITS CONTRIBUTORS BE LIABLE FOR ANY DIRECT,</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">**     INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">**     (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">**     SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">**     HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">**     STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">**     IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">**     THE POSSIBILITY OF SUCH DAMAGE.</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">**</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">**     http:                 www.nxp.com</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">**     mail:                 support@nxp.com</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">**</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">**     Revisions:</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">**     - rev. 1.0 (2017-09-13) - Mihai Volmer</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">**         Initial version based on S32K1XXRM Rev. 5 DraftB, 08/2017.</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">**     - rev. 1.1 (2017-12-18) - Mihai Volmer</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">**         Updated the header based on S32K1XXRM Rev. 6, 12/2017.</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">**         Added ARM Cortex peripherals to the header file: NVIC, SysTick, SCB</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">**     - rev. 1.2 (2018-01-25) - Mihai Volmer</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">**         Renamed the NVIC register array IP to IPR to reflect the register access difference from Cortex-M4 NVIC registers</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">**     - rev. 1.3 (2018-07-19) - Dan Nastasa</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">**         Updated the header based on S32K1XXRM Rev. 8, 06/2018.</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">**         Added MTB_DWT peripheral to the header file</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">**     - rev. 1.4 (2019-02-19) - Ionut Pavel</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">**         Updated the header based on S32K1XXRM Rev. 9, 09/2018.</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">**         Removed LMEM_LMDR2 register from the header file.</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">**         Modified LMEM_LMPECR register to Read-Only.</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">**</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">** ###################################################################</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">*/</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160; </div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">   -- MCU activation</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160; </div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment">/* Prevention from multiple including the same memory map */</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#if !defined(S32K116_H_)  </span><span class="comment">/* Check if memory map has not been already included */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define S32K116_H_</span></div>
<div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="_s32_k116_8h.html#a2166c91cfbc1111f85c55b77c4fe3db5">  104</a></span>&#160;<span class="preprocessor">#define MCU_S32K116</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160; </div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">/* Check if another memory map has not been also included */</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#if (defined(MCU_ACTIVE))</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">  #error S32K116 memory map: There is already included another memory map. Only one memory map can be included.</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* (defined(MCU_ACTIVE)) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="_s32_k116_8h.html#a8514d8d6cd73e72192314d085ffaa555">  110</a></span>&#160;<span class="preprocessor">#define MCU_ACTIVE</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160; </div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160; </div>
<div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="_s32_k116_8h.html#acb0f54172ffa1052aec8b964bf7642d6">  116</a></span>&#160;<span class="preprocessor">#define MCU_MEM_MAP_VERSION 0x0100u</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160; </div>
<div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="_s32_k116_8h.html#a548743cf2764e560797b15c2a8b82e59">  118</a></span>&#160;<span class="preprocessor">#define MCU_MEM_MAP_VERSION_MINOR 0x0004u</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160; </div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">   -- Generic macros</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160; </div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">/* IO definitions (access restrictions to peripheral registers) */</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#ifndef __IO</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">  #define   __I     volatile             </span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="_s32_k116_8h.html#af63697ed9952cc71e1225efe205f6cd3">  134</a></span>&#160;<span class="preprocessor">  #define   __I     volatile const       </span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="_s32_k116_8h.html#a7e25d9380f9ef903923964322e71f2f6">  136</a></span>&#160;<span class="preprocessor">#define     __O     volatile             </span></div>
<div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">  137</a></span>&#160;<span class="preprocessor">#define     __IO    volatile             </span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160; </div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160; </div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#if !defined(REG_READ32)</span></div>
<div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="_s32_k116_8h.html#a4038b77716b4d2bc90da626a362a9c10">  145</a></span>&#160;<span class="preprocessor">  #define REG_READ32(address)               (*(volatile uint32_t*)(address))</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160; </div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#if !defined(REG_WRITE32)</span></div>
<div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="_s32_k116_8h.html#acb24a92762dea2af92d44758e943cd71">  152</a></span>&#160;<span class="preprocessor">  #define REG_WRITE32(address, value)       ((*(volatile uint32_t*)(address))= (uint32_t)(value))</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160; </div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#if !defined(REG_BIT_SET32)</span></div>
<div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="_s32_k116_8h.html#ab0d7c1492d2895434db471cbe6f20725">  159</a></span>&#160;<span class="preprocessor">  #define REG_BIT_SET32(address, mask)      ((*(volatile uint32_t*)(address))|= (uint32_t)(mask))</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160; </div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#if !defined(REG_BIT_CLEAR32)</span></div>
<div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="_s32_k116_8h.html#ad9b4ac7ccff6b9e28de1054e5a296a34">  166</a></span>&#160;<span class="preprocessor">  #define REG_BIT_CLEAR32(address, mask)    ((*(volatile uint32_t*)(address))&amp;= ((uint32_t)~((uint32_t)(mask))))</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160; </div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#if !defined(REG_RMW32)</span></div>
<div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="_s32_k116_8h.html#add96c00219fa4d152bda4a4af378aaf2">  174</a></span>&#160;<span class="preprocessor">  #define REG_RMW32(address, mask, value)   (REG_WRITE32((address), ((REG_READ32(address)&amp; ((uint32_t)~((uint32_t)(mask))))| ((uint32_t)(value)))))</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160; </div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160; </div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment">   -- Interrupt vector numbers for S32K116</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160; </div>
<div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k116.html#gafe46d81f4fa2c4f6ed1361f24f046fa8">  188</a></span>&#160;<span class="preprocessor">#define NUMBER_OF_INT_VECTORS 48u                </span></div>
<div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k116.html#ga7e1129cd8a196f4284d41db3e82ad5c8">  197</a></span>&#160;<span class="preprocessor">typedef enum</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;{</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;  <span class="comment">/* Auxiliary constants */</span></div>
<div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1f4ef0294648930fce11a95a3000197d">  200</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1f4ef0294648930fce11a95a3000197d">NotAvail_IRQn</a>                = -128,             </div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;  <span class="comment">/* Core interrupts */</span></div>
<div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">  203</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a>          = -14,              </div>
<div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">  204</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a>               = -13,              </div>
<div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">  205</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a>                  = -5,               </div>
<div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">  206</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a>                  = -2,               </div>
<div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">  207</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>                 = -1,               </div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  <span class="comment">/* Device specific interrupts */</span></div>
<div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8a54cf3bb3d65007c25a2a97568a355e09">  210</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8a54cf3bb3d65007c25a2a97568a355e09">DMA0_IRQn</a>                    = 0u,               </div>
<div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8a57600b87fbb88dd15a08ff990bcf6f28">  211</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8a57600b87fbb88dd15a08ff990bcf6f28">DMA1_IRQn</a>                    = 1u,               </div>
<div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8a203b0e7d071d7b0e275eec1d73e99d88">  212</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8a203b0e7d071d7b0e275eec1d73e99d88">DMA2_IRQn</a>                    = 2u,               </div>
<div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8a34ecc6303d93b420da12f2e5c2c8366c">  213</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8a34ecc6303d93b420da12f2e5c2c8366c">DMA3_IRQn</a>                    = 3u,               </div>
<div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8a50a6180bca228af425f6fcbf44a7ec08">  214</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8a50a6180bca228af425f6fcbf44a7ec08">DMA_Error_IRQn</a>               = 4u,               </div>
<div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac5d90e0bb765a1bbd56275e1cdafcc5d">  215</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac5d90e0bb765a1bbd56275e1cdafcc5d">ERM_fault_IRQn</a>               = 5u,               </div>
<div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858">  216</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a>                     = 6u,               </div>
<div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2212c7b8ea636a7df0c31f21556e4fae">  217</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2212c7b8ea636a7df0c31f21556e4fae">RTC_Seconds_IRQn</a>             = 7u,               </div>
<div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8a93853a8a41060ac37aa92ae9ee472c6e">  218</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8a93853a8a41060ac37aa92ae9ee472c6e">LPTMR0_IRQn</a>                  = 8u,               </div>
<div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8aed69a1591393a1133f0fe342effadf4f">  219</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8aed69a1591393a1133f0fe342effadf4f">PORT_IRQn</a>                    = 9u,               </div>
<div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8a7811dff8c72b65f04aab1290806e489a">  220</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8a7811dff8c72b65f04aab1290806e489a">CAN0_ORed_Err_Wakeup_IRQn</a>    = 10u,              </div>
<div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0f73084a2d88b23c939d8b2578cd8efa">  221</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0f73084a2d88b23c939d8b2578cd8efa">CAN0_ORed_0_31_MB_IRQn</a>       = 11u,              </div>
<div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8a20d58c355767f60fcc1aea711de6c746">  222</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8a20d58c355767f60fcc1aea711de6c746">FTM0_Ch0_7_IRQn</a>              = 12u,              </div>
<div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5d69d59e65ad7037b80737782cee0512">  223</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5d69d59e65ad7037b80737782cee0512">FTM0_Fault_IRQn</a>              = 13u,              </div>
<div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8a452a6581cd48f5a0a53d4d6e930c1a50">  224</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8a452a6581cd48f5a0a53d4d6e930c1a50">FTM0_Ovf_Reload_IRQn</a>         = 14u,              </div>
<div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8a59d778bfe04701880157b1328bff97ec">  225</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8a59d778bfe04701880157b1328bff97ec">FTM1_Ch0_7_IRQn</a>              = 15u,              </div>
<div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8aac4afb9d322cd29ea92247ef3f949b84">  226</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8aac4afb9d322cd29ea92247ef3f949b84">FTM1_Fault_IRQn</a>              = 16u,              </div>
<div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8af189d690e0db7f1003719ae228b5012f">  227</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8af189d690e0db7f1003719ae228b5012f">FTM1_Ovf_Reload_IRQn</a>         = 17u,              </div>
<div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8a52da8ad093ab1d71fd736f5ba8793ca8">  228</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8a52da8ad093ab1d71fd736f5ba8793ca8">FTFC_IRQn</a>                    = 18u,              </div>
<div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8a88267c4e978fd991b88267fccba49c70">  229</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8a88267c4e978fd991b88267fccba49c70">PDB0_IRQn</a>                    = 19u,              </div>
<div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8c5f89dc2a599fed2af79d4b0cbd8157">  230</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8c5f89dc2a599fed2af79d4b0cbd8157">LPIT0_IRQn</a>                   = 20u,              </div>
<div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8af7c57d33b5f05be1a8ac01b47854ee23">  231</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8af7c57d33b5f05be1a8ac01b47854ee23">SCG_CMU_LVD_LVWSCG_IRQn</a>      = 21u,              </div>
<div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8a05dbe5a58fdd0aed9449eb30811dc1a7">  232</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8a05dbe5a58fdd0aed9449eb30811dc1a7">WDOG_IRQn</a>                    = 22u,              </div>
<div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8a82a08fab8ffcf6de8276c7d0b5b04936">  233</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8a82a08fab8ffcf6de8276c7d0b5b04936">RCM_IRQn</a>                     = 23u,              </div>
<div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03a0c2cf1f88bce3d0fbd8ab489e80b7">  234</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03a0c2cf1f88bce3d0fbd8ab489e80b7">LPI2C0_Master_Slave_IRQn</a>     = 24u,              </div>
<div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac27807042cb04d4f474cc5696c3732fa">  235</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac27807042cb04d4f474cc5696c3732fa">FLEXIO_IRQn</a>                  = 25u,              </div>
<div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3adad8e82f56c6b2f978a09d19abfe1e">  236</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3adad8e82f56c6b2f978a09d19abfe1e">LPSPI0_IRQn</a>                  = 26u,              </div>
<div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8a08b6c660bfe015ac0842ca95510420eb">  237</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8a08b6c660bfe015ac0842ca95510420eb">ADC0_IRQn</a>                    = 28u,              </div>
<div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8a869842c366512b0bc4c29e77e8b32217">  238</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8a869842c366512b0bc4c29e77e8b32217">CMP0_IRQn</a>                    = 29u,              </div>
<div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8af6160738b33b8152b63ea44914e41d61">  239</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8af6160738b33b8152b63ea44914e41d61">LPUART1_RxTx_IRQn</a>            = 30u,              </div>
<div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8a99bed7c53ed6541421cd0ccef0027eef">  240</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8a99bed7c53ed6541421cd0ccef0027eef">LPUART0_RxTx_IRQn</a>            = 31u               </div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;} <a class="code" href="group___interrupt__vector__numbers___s32_k116.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a>;</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160; <span class="comment">/* end of group Interrupt_vector_numbers_S32K116 */</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160; </div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160; </div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment">   -- Device Peripheral Access Layer for S32K116</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160; </div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment">/* @brief This module covers memory mapped registers available on SoC */</span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160; </div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment">   -- ADC Peripheral Access Layer</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160; </div>
<div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="group___a_d_c___peripheral___access___layer.html#gad1b5275cc9fbdba08614fca93c5e30ef">  270</a></span>&#160;<span class="preprocessor">#define ADC_SC1_COUNT                            16u</span></div>
<div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="group___a_d_c___peripheral___access___layer.html#ga2017fd646769acfc9ad3fab489690612">  271</a></span>&#160;<span class="preprocessor">#define ADC_R_COUNT                              16u</span></div>
<div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="group___a_d_c___peripheral___access___layer.html#ga2ef8fd71cc55a49d26442b33afccd6d4">  272</a></span>&#160;<span class="preprocessor">#define ADC_CV_COUNT                             2u</span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160; </div>
<div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html">  275</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#abda2205d09ecabf78b814b521779f0ee">  276</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SC1[<a class="code" href="group___a_d_c___peripheral___access___layer.html#gad1b5275cc9fbdba08614fca93c5e30ef">ADC_SC1_COUNT</a>];                </div>
<div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a440cce9a58e10f21220241a51442b71c">  277</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#a440cce9a58e10f21220241a51442b71c">CFG1</a>;                              </div>
<div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a089c1cc67b67d8cc7ac213a28d317bf8">  278</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#a089c1cc67b67d8cc7ac213a28d317bf8">CFG2</a>;                              </div>
<div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#ae455119520feb8a7217db82efdec2b4f">  279</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t R[<a class="code" href="group___a_d_c___peripheral___access___layer.html#ga2017fd646769acfc9ad3fab489690612">ADC_R_COUNT</a>];                    </div>
<div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a94bd8f10f9bb95a34ec86e9a1f5e35fe">  280</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CV[<a class="code" href="group___a_d_c___peripheral___access___layer.html#ga2ef8fd71cc55a49d26442b33afccd6d4">ADC_CV_COUNT</a>];                  </div>
<div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a7397e1ccace879809b64c8b689a13418">  281</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#a7397e1ccace879809b64c8b689a13418">SC2</a>;                               </div>
<div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#af69704301d23c620abacbbdfa7caa05e">  282</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#af69704301d23c620abacbbdfa7caa05e">SC3</a>;                               </div>
<div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#abf294254eeea10e2099f12c15ab14100">  283</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#abf294254eeea10e2099f12c15ab14100">BASE_OFS</a>;                          </div>
<div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a1081f8facbb93133c09e83ef18b90b10">  284</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#a1081f8facbb93133c09e83ef18b90b10">OFS</a>;                               </div>
<div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#ac83e6bfdfcaee19de751141b6e202240">  285</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#ac83e6bfdfcaee19de751141b6e202240">USR_OFS</a>;                           </div>
<div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#ab95678080ac84116e8030757b55e09d1">  286</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#ab95678080ac84116e8030757b55e09d1">XOFS</a>;                              </div>
<div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#ac5c70a15b956a0419407d14c721be41a">  287</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#ac5c70a15b956a0419407d14c721be41a">YOFS</a>;                              </div>
<div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#abebb4c91618331bd3b735a4468a69b49">  288</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#abebb4c91618331bd3b735a4468a69b49">G</a>;                                 </div>
<div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#acedceb34fb0d52e5f849408a065488c3">  289</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#acedceb34fb0d52e5f849408a065488c3">UG</a>;                                </div>
<div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a7bac5a0a1385b76292e97a48d04448bb">  290</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#a7bac5a0a1385b76292e97a48d04448bb">CLPS</a>;                              </div>
<div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a1452eb8d202a03a390a021a8ed791698">  291</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#a1452eb8d202a03a390a021a8ed791698">CLP3</a>;                              </div>
<div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a57aa0df779b5b476d8b4cd498e11a07d">  292</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#a57aa0df779b5b476d8b4cd498e11a07d">CLP2</a>;                              </div>
<div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a4d46f571d82c5c84402ed9df3ebf0f2d">  293</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#a4d46f571d82c5c84402ed9df3ebf0f2d">CLP1</a>;                              </div>
<div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a18689175e64a715367784c7c84c0200d">  294</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#a18689175e64a715367784c7c84c0200d">CLP0</a>;                              </div>
<div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#aaec95457cd502ea6b0e413344c74236a">  295</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#aaec95457cd502ea6b0e413344c74236a">CLPX</a>;                              </div>
<div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a075c92f0712d141aa89761419314da01">  296</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#a075c92f0712d141aa89761419314da01">CLP9</a>;                              </div>
<div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#af8e1b46aadeac1bf44e5abaf7d3cd4a5">  297</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#af8e1b46aadeac1bf44e5abaf7d3cd4a5">CLPS_OFS</a>;                          </div>
<div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a6e38fc14a056e052225a57616f42fee5">  298</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#a6e38fc14a056e052225a57616f42fee5">CLP3_OFS</a>;                          </div>
<div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a9e515dbea15b59253dad094ca09ced81">  299</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#a9e515dbea15b59253dad094ca09ced81">CLP2_OFS</a>;                          </div>
<div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a7a72afdb58b7e42e10a4f3b3b74e4f17">  300</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#a7a72afdb58b7e42e10a4f3b3b74e4f17">CLP1_OFS</a>;                          </div>
<div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#adf65d045bb44f7335bed6794559af6f6">  301</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#adf65d045bb44f7335bed6794559af6f6">CLP0_OFS</a>;                          </div>
<div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a6f32c57850ddae5e108395abfd62d90c">  302</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#a6f32c57850ddae5e108395abfd62d90c">CLPX_OFS</a>;                          </div>
<div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a95ef966892dda54241d9de2d717e4cf6">  303</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#a95ef966892dda54241d9de2d717e4cf6">CLP9_OFS</a>;                          </div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;} <a class="code" href="struct_a_d_c___type.html">ADC_Type</a>, *<a class="code" href="group___a_d_c___peripheral___access___layer.html#gad14f87345d10ff9d531b7b1235f191e3">ADC_MemMapPtr</a>;</div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160; </div>
<div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="group___a_d_c___peripheral___access___layer.html#gaa099a8c9e68a5f4d2753def209f2e59a">  307</a></span>&#160;<span class="preprocessor">#define ADC_INSTANCE_COUNT                       (1u)</span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160; </div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160; </div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment">/* ADC - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="group___a_d_c___peripheral___access___layer.html#ga0aa6c0c068af7a61c770bc6d4322d63e">  312</a></span>&#160;<span class="preprocessor">#define ADC0_BASE                                (0x4003B000u)</span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160; </div>
<div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="group___a_d_c___peripheral___access___layer.html#ga0d2ea0f4a8dd17bf08e69d05deacbcb5">  314</a></span>&#160;<span class="preprocessor">#define ADC0                                     ((ADC_Type *)ADC0_BASE)</span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160; </div>
<div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="group___a_d_c___peripheral___access___layer.html#gaf635223a5796d02fc2f731139925696d">  316</a></span>&#160;<span class="preprocessor">#define ADC_BASE_ADDRS                           { ADC0_BASE }</span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160; </div>
<div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="group___a_d_c___peripheral___access___layer.html#gaaa8175a3a2f4efaceeed5bd26c0b2d3f">  318</a></span>&#160;<span class="preprocessor">#define ADC_BASE_PTRS                            { ADC0 }</span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160; </div>
<div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="group___a_d_c___peripheral___access___layer.html#gaf61035d9ec52f2f56792e159878255a1">  320</a></span>&#160;<span class="preprocessor">#define ADC_IRQS_ARR_COUNT                       (1u)</span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160; </div>
<div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="group___a_d_c___peripheral___access___layer.html#ga0d850b5bb6409c8f545e7578ba3da3e6">  322</a></span>&#160;<span class="preprocessor">#define ADC_IRQS_CH_COUNT                        (1u)</span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160; </div>
<div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="group___a_d_c___peripheral___access___layer.html#ga87c1a48633af604e5c7c6a64383398b9">  324</a></span>&#160;<span class="preprocessor">#define ADC_IRQS                                 { ADC0_IRQn }</span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160; </div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment">   -- ADC Register Masks</span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160; </div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment">/* SC1 Bit Fields */</span></div>
<div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga7450ced3c2b2df20023c2152f1470640">  336</a></span>&#160;<span class="preprocessor">#define ADC_SC1_ADCH_MASK                        0x1Fu</span></div>
<div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gab2ba46d5132224f2920c1881e2c1b6fe">  337</a></span>&#160;<span class="preprocessor">#define ADC_SC1_ADCH_SHIFT                       0u</span></div>
<div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga0046fac9670adad2c5c32406778cb6c5">  338</a></span>&#160;<span class="preprocessor">#define ADC_SC1_ADCH_WIDTH                       5u</span></div>
<div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gab2ec3f01d5b560d3f839439b038f3981">  339</a></span>&#160;<span class="preprocessor">#define ADC_SC1_ADCH(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC1_ADCH_SHIFT))&amp;ADC_SC1_ADCH_MASK)</span></div>
<div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaa698d898e077003de10a42184de8f124">  340</a></span>&#160;<span class="preprocessor">#define ADC_SC1_AIEN_MASK                        0x40u</span></div>
<div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaf2cde8fb207dd348e6313d6d0a5b3761">  341</a></span>&#160;<span class="preprocessor">#define ADC_SC1_AIEN_SHIFT                       6u</span></div>
<div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gab68ea2489a9dc1ff87bae31ec7274b0c">  342</a></span>&#160;<span class="preprocessor">#define ADC_SC1_AIEN_WIDTH                       1u</span></div>
<div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga63500f6af77c0494e67395a35716285b">  343</a></span>&#160;<span class="preprocessor">#define ADC_SC1_AIEN(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC1_AIEN_SHIFT))&amp;ADC_SC1_AIEN_MASK)</span></div>
<div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga698a3a178a5b412febc8c0cc849e8896">  344</a></span>&#160;<span class="preprocessor">#define ADC_SC1_COCO_MASK                        0x80u</span></div>
<div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad708b138ec734a371a20a990f0c9a27f">  345</a></span>&#160;<span class="preprocessor">#define ADC_SC1_COCO_SHIFT                       7u</span></div>
<div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga7a8179ad1951c841c5d9897f9021f2dc">  346</a></span>&#160;<span class="preprocessor">#define ADC_SC1_COCO_WIDTH                       1u</span></div>
<div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga9393e3e7b4f420e8871e93d81302ddef">  347</a></span>&#160;<span class="preprocessor">#define ADC_SC1_COCO(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC1_COCO_SHIFT))&amp;ADC_SC1_COCO_MASK)</span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment">/* CFG1 Bit Fields */</span></div>
<div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga849c3ef9995df85776d7d739475cfdd0">  349</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADICLK_MASK                     0x3u</span></div>
<div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga889634c9b4122a2d39f3a986688a1662">  350</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADICLK_SHIFT                    0u</span></div>
<div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga8fa2164045d99bef7460c95c28cb4c55">  351</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADICLK_WIDTH                    2u</span></div>
<div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga1f7b28bec60a20af8775724a4b33a6e6">  352</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADICLK(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CFG1_ADICLK_SHIFT))&amp;ADC_CFG1_ADICLK_MASK)</span></div>
<div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad484c90743265c228af52bf695aaec83">  353</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_MODE_MASK                       0xCu</span></div>
<div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga0dc0ce86ab632e5fa2344da9f8617f64">  354</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_MODE_SHIFT                      2u</span></div>
<div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gade75565f2366a6435ea80b91998e7c5f">  355</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_MODE_WIDTH                      2u</span></div>
<div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gabdbbdc3e2263f1d453aac3fef184d997">  356</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_MODE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CFG1_MODE_SHIFT))&amp;ADC_CFG1_MODE_MASK)</span></div>
<div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaffbe8246d864b7889a3ce04b94e6d948">  357</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADIV_MASK                       0x60u</span></div>
<div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gacbe42773bc1f15c2870c2422c89bfe67">  358</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADIV_SHIFT                      5u</span></div>
<div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga63a22b10722c4d62a3324fd6ea4c3f47">  359</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADIV_WIDTH                      2u</span></div>
<div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga7407a87e3d32012930901336c97b7694">  360</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADIV(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CFG1_ADIV_SHIFT))&amp;ADC_CFG1_ADIV_MASK)</span></div>
<div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gab23a7aa5f12ee524dd24d95a0034e615">  361</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_CLRLTRG_MASK                    0x100u</span></div>
<div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga4cd2adfa93dcf8f93a3169d36db2e8e1">  362</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_CLRLTRG_SHIFT                   8u</span></div>
<div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga27b986f9eb6e4de98520c11ed854a374">  363</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_CLRLTRG_WIDTH                   1u</span></div>
<div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga18215cb814b613318f31b76c1727b610">  364</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_CLRLTRG(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CFG1_CLRLTRG_SHIFT))&amp;ADC_CFG1_CLRLTRG_MASK)</span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="comment">/* CFG2 Bit Fields */</span></div>
<div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga9d5cf0dbf9e27dac045f935e91d14194">  366</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_SMPLTS_MASK                     0xFFu</span></div>
<div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga073886c0229fc19f43b7d7866da5e1db">  367</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_SMPLTS_SHIFT                    0u</span></div>
<div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga03aa5f8f80c65cfee26ff721c85a76f8">  368</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_SMPLTS_WIDTH                    8u</span></div>
<div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gabde8288874c1da4a4b419187a3f406f5">  369</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_SMPLTS(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CFG2_SMPLTS_SHIFT))&amp;ADC_CFG2_SMPLTS_MASK)</span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment">/* R Bit Fields */</span></div>
<div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga7dadc81f58826b303fb83918820cd177">  371</a></span>&#160;<span class="preprocessor">#define ADC_R_D_MASK                             0xFFFu</span></div>
<div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga8e2365e522772584a5ee2dd6a8b0987a">  372</a></span>&#160;<span class="preprocessor">#define ADC_R_D_SHIFT                            0u</span></div>
<div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga6ebc6a2da6646c9490242aad02a7f256">  373</a></span>&#160;<span class="preprocessor">#define ADC_R_D_WIDTH                            12u</span></div>
<div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga170d774b5b873c5b8355cd8a57810f32">  374</a></span>&#160;<span class="preprocessor">#define ADC_R_D(x)                               (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_R_D_SHIFT))&amp;ADC_R_D_MASK)</span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="comment">/* CV Bit Fields */</span></div>
<div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga06e38e8b489f1d1f8e47621b830e93a3">  376</a></span>&#160;<span class="preprocessor">#define ADC_CV_CV_MASK                           0xFFFFu</span></div>
<div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga6d8235945d9a0cade86ecb5a467c2887">  377</a></span>&#160;<span class="preprocessor">#define ADC_CV_CV_SHIFT                          0u</span></div>
<div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaacf4889f3466798c6e2c71e7135ce728">  378</a></span>&#160;<span class="preprocessor">#define ADC_CV_CV_WIDTH                          16u</span></div>
<div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaee4194403b3ea63ae345f0647cbd7d46">  379</a></span>&#160;<span class="preprocessor">#define ADC_CV_CV(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CV_CV_SHIFT))&amp;ADC_CV_CV_MASK)</span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="comment">/* SC2 Bit Fields */</span></div>
<div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaa821d1e2e4575c757e9446da61b2230a">  381</a></span>&#160;<span class="preprocessor">#define ADC_SC2_REFSEL_MASK                      0x3u</span></div>
<div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaab9b293eb54de2d9d246766002e44556">  382</a></span>&#160;<span class="preprocessor">#define ADC_SC2_REFSEL_SHIFT                     0u</span></div>
<div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga1496a450e28c3a3e8c5e42f2ea8b128c">  383</a></span>&#160;<span class="preprocessor">#define ADC_SC2_REFSEL_WIDTH                     2u</span></div>
<div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gacac3b41d5c2bb74a8c614f200f0c0a36">  384</a></span>&#160;<span class="preprocessor">#define ADC_SC2_REFSEL(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC2_REFSEL_SHIFT))&amp;ADC_SC2_REFSEL_MASK)</span></div>
<div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga50fc5fed4844c3ceb8da9b595029da11">  385</a></span>&#160;<span class="preprocessor">#define ADC_SC2_DMAEN_MASK                       0x4u</span></div>
<div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga5554f538c0c6d7b3e2dfa502fdfed488">  386</a></span>&#160;<span class="preprocessor">#define ADC_SC2_DMAEN_SHIFT                      2u</span></div>
<div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga2a633ef97e7f3c787aaf3c02a62d5a69">  387</a></span>&#160;<span class="preprocessor">#define ADC_SC2_DMAEN_WIDTH                      1u</span></div>
<div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga8917f7dbaa5ca1d78f2fddb82a9e004d">  388</a></span>&#160;<span class="preprocessor">#define ADC_SC2_DMAEN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC2_DMAEN_SHIFT))&amp;ADC_SC2_DMAEN_MASK)</span></div>
<div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga25f7f0c6a6513cbfbd4684513b373f9c">  389</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACREN_MASK                       0x8u</span></div>
<div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga34954b7e5cb86e290b281e2f97b63187">  390</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACREN_SHIFT                      3u</span></div>
<div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga2966e0d0aec7702984ea3fbbcf19d55e">  391</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACREN_WIDTH                      1u</span></div>
<div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad7fb3f932510bfc9289e81b533ab0e3c">  392</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACREN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC2_ACREN_SHIFT))&amp;ADC_SC2_ACREN_MASK)</span></div>
<div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaf61a6fdf74bec8c24415e590dc98b572">  393</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACFGT_MASK                       0x10u</span></div>
<div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaa27da559ff9959f248db75fbb95dae6b">  394</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACFGT_SHIFT                      4u</span></div>
<div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga4e218c948672d8a5db323ab5e570437a">  395</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACFGT_WIDTH                      1u</span></div>
<div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga9c0a129086504b0b4a517d9ac2c48690">  396</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACFGT(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC2_ACFGT_SHIFT))&amp;ADC_SC2_ACFGT_MASK)</span></div>
<div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gace8c45960f30bb960fd14d268b7eafde">  397</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACFE_MASK                        0x20u</span></div>
<div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga195dec335492d561b06a4cc443bae019">  398</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACFE_SHIFT                       5u</span></div>
<div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga45b99dd6f1cb246685d7e615ee18efd8">  399</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACFE_WIDTH                       1u</span></div>
<div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaa7694354f2e8d79359a86e4facdc1996">  400</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACFE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC2_ACFE_SHIFT))&amp;ADC_SC2_ACFE_MASK)</span></div>
<div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga25669c020c8970b55cd619752bdc84d2">  401</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ADTRG_MASK                       0x40u</span></div>
<div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaaf095f7499b92bc748f7fa7c0aaa8bc1">  402</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ADTRG_SHIFT                      6u</span></div>
<div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga24c172267f18356dad141ce0f335e69d">  403</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ADTRG_WIDTH                      1u</span></div>
<div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaf29a088073467afcfa39e0265ffd3a6a">  404</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ADTRG(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC2_ADTRG_SHIFT))&amp;ADC_SC2_ADTRG_MASK)</span></div>
<div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad053a37ef205c8611605d1dc4e89bf8d">  405</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ADACT_MASK                       0x80u</span></div>
<div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga0e05ad49280a025a87a91279caaf7403">  406</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ADACT_SHIFT                      7u</span></div>
<div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga4b068246e1bbec777ed479ea7aeb5e30">  407</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ADACT_WIDTH                      1u</span></div>
<div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga9e4b9ffe90e9fcdd17e39d5a9c076959">  408</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ADACT(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC2_ADACT_SHIFT))&amp;ADC_SC2_ADACT_MASK)</span></div>
<div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gae5afb194b27e3d72a5f66023503e3da0">  409</a></span>&#160;<span class="preprocessor">#define ADC_SC2_TRGPRNUM_MASK                    0x6000u</span></div>
<div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga49b52d9efe704e52067b1dd184c735b5">  410</a></span>&#160;<span class="preprocessor">#define ADC_SC2_TRGPRNUM_SHIFT                   13u</span></div>
<div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaa7b32ad2ace796e5509c347d5737d632">  411</a></span>&#160;<span class="preprocessor">#define ADC_SC2_TRGPRNUM_WIDTH                   2u</span></div>
<div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga598382f67fdd70d0f6e4c40844625df3">  412</a></span>&#160;<span class="preprocessor">#define ADC_SC2_TRGPRNUM(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC2_TRGPRNUM_SHIFT))&amp;ADC_SC2_TRGPRNUM_MASK)</span></div>
<div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaa3263536cef4657af93d381e382f9734">  413</a></span>&#160;<span class="preprocessor">#define ADC_SC2_TRGSTLAT_MASK                    0xF0000u</span></div>
<div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga6e2ee52d363118bac96c19e2e1463ff6">  414</a></span>&#160;<span class="preprocessor">#define ADC_SC2_TRGSTLAT_SHIFT                   16u</span></div>
<div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga2b690e6d61344564dfcc9daf012cb1e4">  415</a></span>&#160;<span class="preprocessor">#define ADC_SC2_TRGSTLAT_WIDTH                   4u</span></div>
<div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga8baddbd10cecc84fd4193685d3091b62">  416</a></span>&#160;<span class="preprocessor">#define ADC_SC2_TRGSTLAT(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC2_TRGSTLAT_SHIFT))&amp;ADC_SC2_TRGSTLAT_MASK)</span></div>
<div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga3ff425f715462cc254fd9702f85a8a9d">  417</a></span>&#160;<span class="preprocessor">#define ADC_SC2_TRGSTERR_MASK                    0xF000000u</span></div>
<div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gabc6212caf4cc8420e1ae1d923da2afec">  418</a></span>&#160;<span class="preprocessor">#define ADC_SC2_TRGSTERR_SHIFT                   24u</span></div>
<div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga0b6bb9ee7e6f5861940784401493fc09">  419</a></span>&#160;<span class="preprocessor">#define ADC_SC2_TRGSTERR_WIDTH                   4u</span></div>
<div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad34b9049b8be1d83d8bc8f8b887db9e1">  420</a></span>&#160;<span class="preprocessor">#define ADC_SC2_TRGSTERR(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC2_TRGSTERR_SHIFT))&amp;ADC_SC2_TRGSTERR_MASK)</span></div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="comment">/* SC3 Bit Fields */</span></div>
<div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga677b69b096f22ecc80fff1a789d3c48d">  422</a></span>&#160;<span class="preprocessor">#define ADC_SC3_AVGS_MASK                        0x3u</span></div>
<div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad00e65ae5553df8fbeef6430a61d2f74">  423</a></span>&#160;<span class="preprocessor">#define ADC_SC3_AVGS_SHIFT                       0u</span></div>
<div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga5c93062e04d7c6bdb1dd029b4ec64a61">  424</a></span>&#160;<span class="preprocessor">#define ADC_SC3_AVGS_WIDTH                       2u</span></div>
<div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gac693b130e0a9400fe61d0a23f5d59780">  425</a></span>&#160;<span class="preprocessor">#define ADC_SC3_AVGS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC3_AVGS_SHIFT))&amp;ADC_SC3_AVGS_MASK)</span></div>
<div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gafcb3a8cfe1a126545673ddcf733b74da">  426</a></span>&#160;<span class="preprocessor">#define ADC_SC3_AVGE_MASK                        0x4u</span></div>
<div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga56d9621785ea853cf450f1b06d15e1d5">  427</a></span>&#160;<span class="preprocessor">#define ADC_SC3_AVGE_SHIFT                       2u</span></div>
<div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga2dac2a63e6695131f9a6a010d8b359b2">  428</a></span>&#160;<span class="preprocessor">#define ADC_SC3_AVGE_WIDTH                       1u</span></div>
<div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga85f16b549c4fb29fb7e24ab525fdca12">  429</a></span>&#160;<span class="preprocessor">#define ADC_SC3_AVGE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC3_AVGE_SHIFT))&amp;ADC_SC3_AVGE_MASK)</span></div>
<div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga9054cd805b818a928ca4309c717466db">  430</a></span>&#160;<span class="preprocessor">#define ADC_SC3_ADCO_MASK                        0x8u</span></div>
<div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga8e5f5e3a1378880d2a03d1662f39c308">  431</a></span>&#160;<span class="preprocessor">#define ADC_SC3_ADCO_SHIFT                       3u</span></div>
<div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga27799cbecb37d0b0fc6d7b38525a6ab1">  432</a></span>&#160;<span class="preprocessor">#define ADC_SC3_ADCO_WIDTH                       1u</span></div>
<div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaa0533bb7840bfc57b7f764013808b74d">  433</a></span>&#160;<span class="preprocessor">#define ADC_SC3_ADCO(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC3_ADCO_SHIFT))&amp;ADC_SC3_ADCO_MASK)</span></div>
<div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga0ec589c9101684eeac4af85452ed3673">  434</a></span>&#160;<span class="preprocessor">#define ADC_SC3_CAL_MASK                         0x80u</span></div>
<div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga808101f85e6ceff194c212faacf4bd9d">  435</a></span>&#160;<span class="preprocessor">#define ADC_SC3_CAL_SHIFT                        7u</span></div>
<div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga497daa0b976fb712b07c7b99af3c1c9d">  436</a></span>&#160;<span class="preprocessor">#define ADC_SC3_CAL_WIDTH                        1u</span></div>
<div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga1bfd643a932720e0eba32688dca9c795">  437</a></span>&#160;<span class="preprocessor">#define ADC_SC3_CAL(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC3_CAL_SHIFT))&amp;ADC_SC3_CAL_MASK)</span></div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="comment">/* BASE_OFS Bit Fields */</span></div>
<div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga5dbe80b00931863c8c9791c5d5a96275">  439</a></span>&#160;<span class="preprocessor">#define ADC_BASE_OFS_BA_OFS_MASK                 0xFFu</span></div>
<div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga4ec847adb8d208ae4e35d20cc5792dc9">  440</a></span>&#160;<span class="preprocessor">#define ADC_BASE_OFS_BA_OFS_SHIFT                0u</span></div>
<div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad71bcceda7b40ba31e5568ccb3795ab4">  441</a></span>&#160;<span class="preprocessor">#define ADC_BASE_OFS_BA_OFS_WIDTH                8u</span></div>
<div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gab028e80318f83134261b73ff4e30e871">  442</a></span>&#160;<span class="preprocessor">#define ADC_BASE_OFS_BA_OFS(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_BASE_OFS_BA_OFS_SHIFT))&amp;ADC_BASE_OFS_BA_OFS_MASK)</span></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="comment">/* OFS Bit Fields */</span></div>
<div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga1532ae43eb63d6c071f531cca89fdb68">  444</a></span>&#160;<span class="preprocessor">#define ADC_OFS_OFS_MASK                         0xFFFFu</span></div>
<div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga86de5d25a5433db6e96700e2d000ad07">  445</a></span>&#160;<span class="preprocessor">#define ADC_OFS_OFS_SHIFT                        0u</span></div>
<div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga276c4139f34ff98c28f21ca5c12ba04d">  446</a></span>&#160;<span class="preprocessor">#define ADC_OFS_OFS_WIDTH                        16u</span></div>
<div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad48888faa6b880f4011253b53413f37b">  447</a></span>&#160;<span class="preprocessor">#define ADC_OFS_OFS(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_OFS_OFS_SHIFT))&amp;ADC_OFS_OFS_MASK)</span></div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="comment">/* USR_OFS Bit Fields */</span></div>
<div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga998510438f41d4513742c52004eb5648">  449</a></span>&#160;<span class="preprocessor">#define ADC_USR_OFS_USR_OFS_MASK                 0xFFu</span></div>
<div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga0f05ad61c517624150287da72e7ab5af">  450</a></span>&#160;<span class="preprocessor">#define ADC_USR_OFS_USR_OFS_SHIFT                0u</span></div>
<div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gab67b5327478870af33ff5444cc513568">  451</a></span>&#160;<span class="preprocessor">#define ADC_USR_OFS_USR_OFS_WIDTH                8u</span></div>
<div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga02c28347618779a628fc954ceff133ea">  452</a></span>&#160;<span class="preprocessor">#define ADC_USR_OFS_USR_OFS(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_USR_OFS_USR_OFS_SHIFT))&amp;ADC_USR_OFS_USR_OFS_MASK)</span></div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="comment">/* XOFS Bit Fields */</span></div>
<div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga5419363e80f10cec5b9bee14fcb63587">  454</a></span>&#160;<span class="preprocessor">#define ADC_XOFS_XOFS_MASK                       0x3Fu</span></div>
<div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaa01e8916dd4102af52ea88991a0264d2">  455</a></span>&#160;<span class="preprocessor">#define ADC_XOFS_XOFS_SHIFT                      0u</span></div>
<div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga6a0abd7c59b0ce8580ab8be18134e4f8">  456</a></span>&#160;<span class="preprocessor">#define ADC_XOFS_XOFS_WIDTH                      6u</span></div>
<div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga2a946fb4ae1b1f70946d96a4f9c5c312">  457</a></span>&#160;<span class="preprocessor">#define ADC_XOFS_XOFS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_XOFS_XOFS_SHIFT))&amp;ADC_XOFS_XOFS_MASK)</span></div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="comment">/* YOFS Bit Fields */</span></div>
<div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga40ef60bd4f41352a7b5415500dbd9e11">  459</a></span>&#160;<span class="preprocessor">#define ADC_YOFS_YOFS_MASK                       0xFFu</span></div>
<div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga64a5f8194d764a428c97463f72341f7f">  460</a></span>&#160;<span class="preprocessor">#define ADC_YOFS_YOFS_SHIFT                      0u</span></div>
<div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga476bdb9eb28e6655be9f001ea79d1206">  461</a></span>&#160;<span class="preprocessor">#define ADC_YOFS_YOFS_WIDTH                      8u</span></div>
<div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaded961dfe066e1c5b8f2320bdda59c91">  462</a></span>&#160;<span class="preprocessor">#define ADC_YOFS_YOFS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_YOFS_YOFS_SHIFT))&amp;ADC_YOFS_YOFS_MASK)</span></div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="comment">/* G Bit Fields */</span></div>
<div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga67254580818b9c9434e385e376966ee6">  464</a></span>&#160;<span class="preprocessor">#define ADC_G_G_MASK                             0x7FFu</span></div>
<div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gabb943eb705facefd2862a51e64f9ec67">  465</a></span>&#160;<span class="preprocessor">#define ADC_G_G_SHIFT                            0u</span></div>
<div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga8cfd1de1fce5a4e0b624d008c01f9ef3">  466</a></span>&#160;<span class="preprocessor">#define ADC_G_G_WIDTH                            11u</span></div>
<div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga3aed782a9fa63a3a76781a522f3de9e8">  467</a></span>&#160;<span class="preprocessor">#define ADC_G_G(x)                               (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_G_G_SHIFT))&amp;ADC_G_G_MASK)</span></div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="comment">/* UG Bit Fields */</span></div>
<div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gae902788364eee178c217ce9070d43c87">  469</a></span>&#160;<span class="preprocessor">#define ADC_UG_UG_MASK                           0x3FFu</span></div>
<div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gadd984b1226043155da3bee654a3ebf40">  470</a></span>&#160;<span class="preprocessor">#define ADC_UG_UG_SHIFT                          0u</span></div>
<div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gafd174c024fc5aa88929d8951ab000834">  471</a></span>&#160;<span class="preprocessor">#define ADC_UG_UG_WIDTH                          10u</span></div>
<div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga06eef2ea9930c3900cbe32bc8b5f806f">  472</a></span>&#160;<span class="preprocessor">#define ADC_UG_UG(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_UG_UG_SHIFT))&amp;ADC_UG_UG_MASK)</span></div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="comment">/* CLPS Bit Fields */</span></div>
<div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaccedf61066feb0b1c6d6bd7794d2a79c">  474</a></span>&#160;<span class="preprocessor">#define ADC_CLPS_CLPS_MASK                       0x7Fu</span></div>
<div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga94f5e6c337622e8c4b8d03201e1c2d11">  475</a></span>&#160;<span class="preprocessor">#define ADC_CLPS_CLPS_SHIFT                      0u</span></div>
<div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga8d279839f0eecfe25ec2a9b950021ea7">  476</a></span>&#160;<span class="preprocessor">#define ADC_CLPS_CLPS_WIDTH                      7u</span></div>
<div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga7b8e212b6c7c8504784c5af551e2b6bd">  477</a></span>&#160;<span class="preprocessor">#define ADC_CLPS_CLPS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLPS_CLPS_SHIFT))&amp;ADC_CLPS_CLPS_MASK)</span></div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="comment">/* CLP3 Bit Fields */</span></div>
<div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaeae73e0daf3e9a9174024850a719768d">  479</a></span>&#160;<span class="preprocessor">#define ADC_CLP3_CLP3_MASK                       0x3FFu</span></div>
<div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga9eef257b72d4181481aa5e3bf0a85732">  480</a></span>&#160;<span class="preprocessor">#define ADC_CLP3_CLP3_SHIFT                      0u</span></div>
<div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga2a9aa9ff8142549e4afd697e5267eaf5">  481</a></span>&#160;<span class="preprocessor">#define ADC_CLP3_CLP3_WIDTH                      10u</span></div>
<div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga3f0884b7fa6046cdcb1cce1eb2511baf">  482</a></span>&#160;<span class="preprocessor">#define ADC_CLP3_CLP3(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP3_CLP3_SHIFT))&amp;ADC_CLP3_CLP3_MASK)</span></div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="comment">/* CLP2 Bit Fields */</span></div>
<div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga2d10a369ac0c13f4ee3535e9f45a5d17">  484</a></span>&#160;<span class="preprocessor">#define ADC_CLP2_CLP2_MASK                       0x3FFu</span></div>
<div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga071963a7a6ff4f1b72c79c66aee09043">  485</a></span>&#160;<span class="preprocessor">#define ADC_CLP2_CLP2_SHIFT                      0u</span></div>
<div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga8fa7c0afca0bdb804fcf82e3d6648378">  486</a></span>&#160;<span class="preprocessor">#define ADC_CLP2_CLP2_WIDTH                      10u</span></div>
<div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga9b88c4499b2da56a5919cb15dcdc5dab">  487</a></span>&#160;<span class="preprocessor">#define ADC_CLP2_CLP2(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP2_CLP2_SHIFT))&amp;ADC_CLP2_CLP2_MASK)</span></div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="comment">/* CLP1 Bit Fields */</span></div>
<div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga597fddbb6d859ea54a49dd4a1eea72fb">  489</a></span>&#160;<span class="preprocessor">#define ADC_CLP1_CLP1_MASK                       0x1FFu</span></div>
<div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gab34e145666bb569d17f381665d6f5156">  490</a></span>&#160;<span class="preprocessor">#define ADC_CLP1_CLP1_SHIFT                      0u</span></div>
<div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga271788786ba82ca0cf0bb248c4439bad">  491</a></span>&#160;<span class="preprocessor">#define ADC_CLP1_CLP1_WIDTH                      9u</span></div>
<div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaf48a7a2edeb5d0485c5cdfdf19bd3e18">  492</a></span>&#160;<span class="preprocessor">#define ADC_CLP1_CLP1(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP1_CLP1_SHIFT))&amp;ADC_CLP1_CLP1_MASK)</span></div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="comment">/* CLP0 Bit Fields */</span></div>
<div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga7a8099e7e4fcb450308767ab0df8e458">  494</a></span>&#160;<span class="preprocessor">#define ADC_CLP0_CLP0_MASK                       0xFFu</span></div>
<div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad3035c445e10948c653ac0a028008109">  495</a></span>&#160;<span class="preprocessor">#define ADC_CLP0_CLP0_SHIFT                      0u</span></div>
<div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga61b35be32cc0e2950e790885f09f5fd4">  496</a></span>&#160;<span class="preprocessor">#define ADC_CLP0_CLP0_WIDTH                      8u</span></div>
<div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga8ec1b8f6f0baa869f77385865e51a20d">  497</a></span>&#160;<span class="preprocessor">#define ADC_CLP0_CLP0(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP0_CLP0_SHIFT))&amp;ADC_CLP0_CLP0_MASK)</span></div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="comment">/* CLPX Bit Fields */</span></div>
<div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaaf627f70bacabfc2b2f6b7a061f33894">  499</a></span>&#160;<span class="preprocessor">#define ADC_CLPX_CLPX_MASK                       0x7Fu</span></div>
<div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gae60df9a2826c5db0bf19867c2f0bfea8">  500</a></span>&#160;<span class="preprocessor">#define ADC_CLPX_CLPX_SHIFT                      0u</span></div>
<div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga42164a8ccabdb11c5ce726b39b894a77">  501</a></span>&#160;<span class="preprocessor">#define ADC_CLPX_CLPX_WIDTH                      7u</span></div>
<div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad5cc8dab459e14250e966165081faedf">  502</a></span>&#160;<span class="preprocessor">#define ADC_CLPX_CLPX(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLPX_CLPX_SHIFT))&amp;ADC_CLPX_CLPX_MASK)</span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="comment">/* CLP9 Bit Fields */</span></div>
<div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gace183b92831910ab35b1a85c90c60975">  504</a></span>&#160;<span class="preprocessor">#define ADC_CLP9_CLP9_MASK                       0x7Fu</span></div>
<div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga847faa01e63cfb930c59f2612fa3da97">  505</a></span>&#160;<span class="preprocessor">#define ADC_CLP9_CLP9_SHIFT                      0u</span></div>
<div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gadd5b87fe60b4329dda7443e2c690d5de">  506</a></span>&#160;<span class="preprocessor">#define ADC_CLP9_CLP9_WIDTH                      7u</span></div>
<div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga0f6ca4e85f2c3e33755dd5da0151a285">  507</a></span>&#160;<span class="preprocessor">#define ADC_CLP9_CLP9(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP9_CLP9_SHIFT))&amp;ADC_CLP9_CLP9_MASK)</span></div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="comment">/* CLPS_OFS Bit Fields */</span></div>
<div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga0142f351073aa3bdb3ee56fdab7e7ae7">  509</a></span>&#160;<span class="preprocessor">#define ADC_CLPS_OFS_CLPS_OFS_MASK               0xFu</span></div>
<div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga4d9a3d0359e46c04ba9a5d2d3b516a1f">  510</a></span>&#160;<span class="preprocessor">#define ADC_CLPS_OFS_CLPS_OFS_SHIFT              0u</span></div>
<div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga2c9a30738d853f39fde7fe85227dd132">  511</a></span>&#160;<span class="preprocessor">#define ADC_CLPS_OFS_CLPS_OFS_WIDTH              4u</span></div>
<div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga1fde4000394b4f5cbc4c856a94048c14">  512</a></span>&#160;<span class="preprocessor">#define ADC_CLPS_OFS_CLPS_OFS(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLPS_OFS_CLPS_OFS_SHIFT))&amp;ADC_CLPS_OFS_CLPS_OFS_MASK)</span></div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="comment">/* CLP3_OFS Bit Fields */</span></div>
<div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad9f17dd274091808820bc579851e18dc">  514</a></span>&#160;<span class="preprocessor">#define ADC_CLP3_OFS_CLP3_OFS_MASK               0xFu</span></div>
<div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga315c78442e22b98b2dbaced325124ae5">  515</a></span>&#160;<span class="preprocessor">#define ADC_CLP3_OFS_CLP3_OFS_SHIFT              0u</span></div>
<div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga0c1b2a71d48e83fee0641e0325d6cc07">  516</a></span>&#160;<span class="preprocessor">#define ADC_CLP3_OFS_CLP3_OFS_WIDTH              4u</span></div>
<div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gac9a66909dbbd99ef208984683264c066">  517</a></span>&#160;<span class="preprocessor">#define ADC_CLP3_OFS_CLP3_OFS(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP3_OFS_CLP3_OFS_SHIFT))&amp;ADC_CLP3_OFS_CLP3_OFS_MASK)</span></div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="comment">/* CLP2_OFS Bit Fields */</span></div>
<div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga1e4fef0ef926bb5f2bbfa5f076580acc">  519</a></span>&#160;<span class="preprocessor">#define ADC_CLP2_OFS_CLP2_OFS_MASK               0xFu</span></div>
<div class="line"><a name="l00520"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga1a7e36590baecccf7a3d71aace92a1da">  520</a></span>&#160;<span class="preprocessor">#define ADC_CLP2_OFS_CLP2_OFS_SHIFT              0u</span></div>
<div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga28a5dcb6991ec57ac11417db2caa4b70">  521</a></span>&#160;<span class="preprocessor">#define ADC_CLP2_OFS_CLP2_OFS_WIDTH              4u</span></div>
<div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga1bd8733bd75ad2d8f8f032c305635f7a">  522</a></span>&#160;<span class="preprocessor">#define ADC_CLP2_OFS_CLP2_OFS(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP2_OFS_CLP2_OFS_SHIFT))&amp;ADC_CLP2_OFS_CLP2_OFS_MASK)</span></div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="comment">/* CLP1_OFS Bit Fields */</span></div>
<div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga7ffc0007cd8d5b7f5cf5a842d98bb6e9">  524</a></span>&#160;<span class="preprocessor">#define ADC_CLP1_OFS_CLP1_OFS_MASK               0xFu</span></div>
<div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga9a9a061079f5256257844a70ea1d127a">  525</a></span>&#160;<span class="preprocessor">#define ADC_CLP1_OFS_CLP1_OFS_SHIFT              0u</span></div>
<div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gada96248cfa8c00df350f31821d04fc99">  526</a></span>&#160;<span class="preprocessor">#define ADC_CLP1_OFS_CLP1_OFS_WIDTH              4u</span></div>
<div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gab1d255b044aee92d0f7adcb5cf042ed0">  527</a></span>&#160;<span class="preprocessor">#define ADC_CLP1_OFS_CLP1_OFS(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP1_OFS_CLP1_OFS_SHIFT))&amp;ADC_CLP1_OFS_CLP1_OFS_MASK)</span></div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="comment">/* CLP0_OFS Bit Fields */</span></div>
<div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga720698e081da5a72f69f06b8eba226a5">  529</a></span>&#160;<span class="preprocessor">#define ADC_CLP0_OFS_CLP0_OFS_MASK               0xFu</span></div>
<div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gac740269f38aa694269f8b13923754356">  530</a></span>&#160;<span class="preprocessor">#define ADC_CLP0_OFS_CLP0_OFS_SHIFT              0u</span></div>
<div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad113c6678c8f8f06d156083829921a87">  531</a></span>&#160;<span class="preprocessor">#define ADC_CLP0_OFS_CLP0_OFS_WIDTH              4u</span></div>
<div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaec406a2f718afd89032a3b3d21ae52b0">  532</a></span>&#160;<span class="preprocessor">#define ADC_CLP0_OFS_CLP0_OFS(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP0_OFS_CLP0_OFS_SHIFT))&amp;ADC_CLP0_OFS_CLP0_OFS_MASK)</span></div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="comment">/* CLPX_OFS Bit Fields */</span></div>
<div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga7e0641a411bb346e1acf0407361084c5">  534</a></span>&#160;<span class="preprocessor">#define ADC_CLPX_OFS_CLPX_OFS_MASK               0xFFFu</span></div>
<div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga9fa2cfc97b0567da481498dd371bec73">  535</a></span>&#160;<span class="preprocessor">#define ADC_CLPX_OFS_CLPX_OFS_SHIFT              0u</span></div>
<div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gabd2bb041787980e084fe00fd1ad53298">  536</a></span>&#160;<span class="preprocessor">#define ADC_CLPX_OFS_CLPX_OFS_WIDTH              12u</span></div>
<div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga5ce5df7d8e2f31056aa55c3024ce51f0">  537</a></span>&#160;<span class="preprocessor">#define ADC_CLPX_OFS_CLPX_OFS(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLPX_OFS_CLPX_OFS_SHIFT))&amp;ADC_CLPX_OFS_CLPX_OFS_MASK)</span></div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="comment">/* CLP9_OFS Bit Fields */</span></div>
<div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga4751f44b500f9b1e2fc3cfce37fcb9e9">  539</a></span>&#160;<span class="preprocessor">#define ADC_CLP9_OFS_CLP9_OFS_MASK               0xFFFu</span></div>
<div class="line"><a name="l00540"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gacfa12d77b740109d272ac706b18be6ce">  540</a></span>&#160;<span class="preprocessor">#define ADC_CLP9_OFS_CLP9_OFS_SHIFT              0u</span></div>
<div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga1a8307e8abd411a3df6968d5cff3b80b">  541</a></span>&#160;<span class="preprocessor">#define ADC_CLP9_OFS_CLP9_OFS_WIDTH              12u</span></div>
<div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga396ea1bee377309c33c12dcb551f4e25">  542</a></span>&#160;<span class="preprocessor">#define ADC_CLP9_OFS_CLP9_OFS(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP9_OFS_CLP9_OFS_SHIFT))&amp;ADC_CLP9_OFS_CLP9_OFS_MASK)</span></div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160; <span class="comment">/* end of group ADC_Register_Masks */</span></div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160; </div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160; <span class="comment">/* end of group ADC_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160; </div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160; </div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="comment">   -- AIPS Peripheral Access Layer</span></div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160; </div>
<div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="group___a_i_p_s___peripheral___access___layer.html#gae88712494e27c15236ef0c5b65f6ef6b">  565</a></span>&#160;<span class="preprocessor">#define AIPS_PACR_COUNT                          4u</span></div>
<div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="group___a_i_p_s___peripheral___access___layer.html#ga1eb778bc7ddf0465c7951b4f172b958b">  566</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_COUNT                         12u</span></div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160; </div>
<div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="struct_a_i_p_s___type.html">  569</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00570"></a><span class="lineno"><a class="line" href="struct_a_i_p_s___type.html#ae9d17ee3a5debdbbdd6f8e6f90eb6466">  570</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_i_p_s___type.html#ae9d17ee3a5debdbbdd6f8e6f90eb6466">MPRA</a>;                              </div>
<div class="line"><a name="l00571"></a><span class="lineno"><a class="line" href="struct_a_i_p_s___type.html#adc226f362be2930cdd6388444ccae60e">  571</a></span>&#160;       uint8_t RESERVED_0[28];</div>
<div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="struct_a_i_p_s___type.html#a989436dac5c6eaff7100c860c78716e3">  572</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PACR[<a class="code" href="group___a_i_p_s___peripheral___access___layer.html#gae88712494e27c15236ef0c5b65f6ef6b">AIPS_PACR_COUNT</a>];             </div>
<div class="line"><a name="l00573"></a><span class="lineno"><a class="line" href="struct_a_i_p_s___type.html#a1fd72484b3e92ce7d4842c1387a1651b">  573</a></span>&#160;       uint8_t RESERVED_1[16];</div>
<div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="struct_a_i_p_s___type.html#a69d93842b1e89e7e87d4834bebd007c8">  574</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OPACR[<a class="code" href="group___a_i_p_s___peripheral___access___layer.html#ga1eb778bc7ddf0465c7951b4f172b958b">AIPS_OPACR_COUNT</a>];           </div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;} <a class="code" href="struct_a_i_p_s___type.html">AIPS_Type</a>, *<a class="code" href="group___a_i_p_s___peripheral___access___layer.html#ga87c70c8b8ae4bd5c488bd1e36989719c">AIPS_MemMapPtr</a>;</div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160; </div>
<div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="group___a_i_p_s___peripheral___access___layer.html#ga1af92203d416b715de4b769a8c94cc98">  578</a></span>&#160;<span class="preprocessor">#define AIPS_INSTANCE_COUNT                      (1u)</span></div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160; </div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160; </div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="comment">/* AIPS - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l00583"></a><span class="lineno"><a class="line" href="group___a_i_p_s___peripheral___access___layer.html#ga098ceea9159bc6929c5bae3b5bb798a3">  583</a></span>&#160;<span class="preprocessor">#define AIPS_BASE                                (0x40000000u)</span></div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160; </div>
<div class="line"><a name="l00585"></a><span class="lineno"><a class="line" href="group___a_i_p_s___peripheral___access___layer.html#ga783553fe0a5d01525540e0cae643bbbd">  585</a></span>&#160;<span class="preprocessor">#define AIPS                                     ((AIPS_Type *)AIPS_BASE)</span></div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160; </div>
<div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="group___a_i_p_s___peripheral___access___layer.html#ga8aa4e4d4ece25fca4cf74a31f58951ec">  587</a></span>&#160;<span class="preprocessor">#define AIPS_BASE_ADDRS                          { AIPS_BASE }</span></div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160; </div>
<div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="group___a_i_p_s___peripheral___access___layer.html#gacdda032ccd174e1d8c1a02b1e0f7a441">  589</a></span>&#160;<span class="preprocessor">#define AIPS_BASE_PTRS                           { AIPS }</span></div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160; </div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="comment">   -- AIPS Register Masks</span></div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160; </div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="comment">/* MPRA Bit Fields */</span></div>
<div class="line"><a name="l00601"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6fa61f1f86b84741e5a4e3484a3906d6">  601</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL2_MASK                      0x100000u</span></div>
<div class="line"><a name="l00602"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga09c44f94729b70aab309dcbbd100071d">  602</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL2_SHIFT                     20u</span></div>
<div class="line"><a name="l00603"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga443c2a5d85b0066915e114f4f283a275">  603</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL2_WIDTH                     1u</span></div>
<div class="line"><a name="l00604"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf8b8f6baae923d6968fcf81597adf501">  604</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL2(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;AIPS_MPRA_MPL2_SHIFT))&amp;AIPS_MPRA_MPL2_MASK)</span></div>
<div class="line"><a name="l00605"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga22f665d4b34bc36d18f7840834c2d8ec">  605</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW2_MASK                      0x200000u</span></div>
<div class="line"><a name="l00606"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gacba4e2743a846f34382eb36a1b5b96fb">  606</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW2_SHIFT                     21u</span></div>
<div class="line"><a name="l00607"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3521e6283ee3e7298ef16bb3c73a97ed">  607</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW2_WIDTH                     1u</span></div>
<div class="line"><a name="l00608"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga30489de5cf04db0c05e342126fb6fe24">  608</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW2(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;AIPS_MPRA_MTW2_SHIFT))&amp;AIPS_MPRA_MTW2_MASK)</span></div>
<div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2f0788074eb8af6b49e1e4731657d51d">  609</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR2_MASK                      0x400000u</span></div>
<div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3d422270654f5185914f5f7e3956242b">  610</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR2_SHIFT                     22u</span></div>
<div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga86fcc46961582930d01801cc1c326be0">  611</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR2_WIDTH                     1u</span></div>
<div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5cfbb0357acfe31ffc8f839a60d399d3">  612</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR2(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;AIPS_MPRA_MTR2_SHIFT))&amp;AIPS_MPRA_MTR2_MASK)</span></div>
<div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5b89cb1cc59abd5339afd1a1f01e3ee4">  613</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL1_MASK                      0x1000000u</span></div>
<div class="line"><a name="l00614"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae0eb7bf97dc1d63e94c93c7f6f690785">  614</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL1_SHIFT                     24u</span></div>
<div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab7119b5d7ecae173d921885c74b91670">  615</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL1_WIDTH                     1u</span></div>
<div class="line"><a name="l00616"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga919c00f8998dc4f5df28372f7f5a1021">  616</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL1(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;AIPS_MPRA_MPL1_SHIFT))&amp;AIPS_MPRA_MPL1_MASK)</span></div>
<div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga54a1962c09edd7b129e2dd4b67a7b5ec">  617</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW1_MASK                      0x2000000u</span></div>
<div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8b5e668ac41d155473af3519b08e114c">  618</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW1_SHIFT                     25u</span></div>
<div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabf88452e31d526c9e4c6c18de1d971ad">  619</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW1_WIDTH                     1u</span></div>
<div class="line"><a name="l00620"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3a0d80bd8b8fedd103e61765ccbc7bef">  620</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW1(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;AIPS_MPRA_MTW1_SHIFT))&amp;AIPS_MPRA_MTW1_MASK)</span></div>
<div class="line"><a name="l00621"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga89303525553285ea9f444821628d92af">  621</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR1_MASK                      0x4000000u</span></div>
<div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae4382b84815388eda50c7775ab6c5d21">  622</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR1_SHIFT                     26u</span></div>
<div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5e6808d78751eeea67c5f654d86fbc70">  623</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR1_WIDTH                     1u</span></div>
<div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac24cb612e1d1f45bc7ef7aae1d05a735">  624</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR1(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;AIPS_MPRA_MTR1_SHIFT))&amp;AIPS_MPRA_MTR1_MASK)</span></div>
<div class="line"><a name="l00625"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga640ea29414892ddc0f47e1180953d72c">  625</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL0_MASK                      0x10000000u</span></div>
<div class="line"><a name="l00626"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaea845919f2f15a046304226437e9eb60">  626</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL0_SHIFT                     28u</span></div>
<div class="line"><a name="l00627"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae57735dcd752d21615c239b7d17c2c89">  627</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL0_WIDTH                     1u</span></div>
<div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaaf67623999ad2ff5333eef83eeb3880c">  628</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL0(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;AIPS_MPRA_MPL0_SHIFT))&amp;AIPS_MPRA_MPL0_MASK)</span></div>
<div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0919bce3b10414e45d53ac21b329222e">  629</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW0_MASK                      0x20000000u</span></div>
<div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga901e75ccb4b546a07d81aa6cd484dc3e">  630</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW0_SHIFT                     29u</span></div>
<div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga05986c04a4d6e4d51a16f2624a2a3016">  631</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW0_WIDTH                     1u</span></div>
<div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga89f87a33d85ba3dd105a22b11d2c46f6">  632</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW0(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;AIPS_MPRA_MTW0_SHIFT))&amp;AIPS_MPRA_MTW0_MASK)</span></div>
<div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa68ee45071324871f38ab8d2afcc6bef">  633</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR0_MASK                      0x40000000u</span></div>
<div class="line"><a name="l00634"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga15ba628750b5bb7f2ca634208ee31189">  634</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR0_SHIFT                     30u</span></div>
<div class="line"><a name="l00635"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac10ab9785ae04289d9e75eaa6a6d1166">  635</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR0_WIDTH                     1u</span></div>
<div class="line"><a name="l00636"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gafebace8deec840ae3368ac5a76b2307e">  636</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR0(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;AIPS_MPRA_MTR0_SHIFT))&amp;AIPS_MPRA_MTR0_MASK)</span></div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="comment">/* PACR Bit Fields */</span></div>
<div class="line"><a name="l00638"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gadb3784e2f897349234d79faaf85a170b">  638</a></span>&#160;<span class="preprocessor">#define AIPS_PACR_TP5_MASK                       0x100u</span></div>
<div class="line"><a name="l00639"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga61cae70b6bb8cb1c5785c40d13887d53">  639</a></span>&#160;<span class="preprocessor">#define AIPS_PACR_TP5_SHIFT                      8u</span></div>
<div class="line"><a name="l00640"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga90aaf1ac8e07fd823a6c5e11992d97b4">  640</a></span>&#160;<span class="preprocessor">#define AIPS_PACR_TP5_WIDTH                      1u</span></div>
<div class="line"><a name="l00641"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5c75334ccb63588dccbdf572fd528913">  641</a></span>&#160;<span class="preprocessor">#define AIPS_PACR_TP5(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;AIPS_PACR_TP5_SHIFT))&amp;AIPS_PACR_TP5_MASK)</span></div>
<div class="line"><a name="l00642"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf4952740af454c0b579c2b6e2ce48fe5">  642</a></span>&#160;<span class="preprocessor">#define AIPS_PACR_WP5_MASK                       0x200u</span></div>
<div class="line"><a name="l00643"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga43f42eb6cf379eae3c8c7239f922ae91">  643</a></span>&#160;<span class="preprocessor">#define AIPS_PACR_WP5_SHIFT                      9u</span></div>
<div class="line"><a name="l00644"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6423e2ffc337d17431b71608bc6b2f58">  644</a></span>&#160;<span class="preprocessor">#define AIPS_PACR_WP5_WIDTH                      1u</span></div>
<div class="line"><a name="l00645"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6471ba6f327621098a4ad677420eb8df">  645</a></span>&#160;<span class="preprocessor">#define AIPS_PACR_WP5(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;AIPS_PACR_WP5_SHIFT))&amp;AIPS_PACR_WP5_MASK)</span></div>
<div class="line"><a name="l00646"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa96702a3d9f9b791cf17f38bcf199403">  646</a></span>&#160;<span class="preprocessor">#define AIPS_PACR_SP5_MASK                       0x400u</span></div>
<div class="line"><a name="l00647"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga085e5a479ec73d1edc480040023f26dd">  647</a></span>&#160;<span class="preprocessor">#define AIPS_PACR_SP5_SHIFT                      10u</span></div>
<div class="line"><a name="l00648"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gadfa9442813ee2ae7089dfa10654cd59e">  648</a></span>&#160;<span class="preprocessor">#define AIPS_PACR_SP5_WIDTH                      1u</span></div>
<div class="line"><a name="l00649"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga16043fe66ff0c8255211f2ecb63b89da">  649</a></span>&#160;<span class="preprocessor">#define AIPS_PACR_SP5(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;AIPS_PACR_SP5_SHIFT))&amp;AIPS_PACR_SP5_MASK)</span></div>
<div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga77337a4649898f50b9fe9305e8df8752">  650</a></span>&#160;<span class="preprocessor">#define AIPS_PACR_TP1_MASK                       0x1000000u</span></div>
<div class="line"><a name="l00651"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga99ac9125759b0c35c590b588a9372d43">  651</a></span>&#160;<span class="preprocessor">#define AIPS_PACR_TP1_SHIFT                      24u</span></div>
<div class="line"><a name="l00652"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gacdfdfa44717ba93fae24856022a0a70a">  652</a></span>&#160;<span class="preprocessor">#define AIPS_PACR_TP1_WIDTH                      1u</span></div>
<div class="line"><a name="l00653"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa14dd88e42640071ab9771d54243a404">  653</a></span>&#160;<span class="preprocessor">#define AIPS_PACR_TP1(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;AIPS_PACR_TP1_SHIFT))&amp;AIPS_PACR_TP1_MASK)</span></div>
<div class="line"><a name="l00654"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gacd10481cbdbf9174f52a065c1db8e279">  654</a></span>&#160;<span class="preprocessor">#define AIPS_PACR_WP1_MASK                       0x2000000u</span></div>
<div class="line"><a name="l00655"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1e863db4b2cff44fc931818d10d3f6dd">  655</a></span>&#160;<span class="preprocessor">#define AIPS_PACR_WP1_SHIFT                      25u</span></div>
<div class="line"><a name="l00656"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae7b90595b2f0441e8e0afedb98a05af3">  656</a></span>&#160;<span class="preprocessor">#define AIPS_PACR_WP1_WIDTH                      1u</span></div>
<div class="line"><a name="l00657"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3d495d19a9d7ec91790f7d999a396346">  657</a></span>&#160;<span class="preprocessor">#define AIPS_PACR_WP1(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;AIPS_PACR_WP1_SHIFT))&amp;AIPS_PACR_WP1_MASK)</span></div>
<div class="line"><a name="l00658"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga906915a985486b199bec5c0616c19793">  658</a></span>&#160;<span class="preprocessor">#define AIPS_PACR_SP1_MASK                       0x4000000u</span></div>
<div class="line"><a name="l00659"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf34ea02fd9e0b24644ff557986535f29">  659</a></span>&#160;<span class="preprocessor">#define AIPS_PACR_SP1_SHIFT                      26u</span></div>
<div class="line"><a name="l00660"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1f685a1bc2cf96d1e81f383d70e350c6">  660</a></span>&#160;<span class="preprocessor">#define AIPS_PACR_SP1_WIDTH                      1u</span></div>
<div class="line"><a name="l00661"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf3bfa037604f9cb04c104afff4751d1b">  661</a></span>&#160;<span class="preprocessor">#define AIPS_PACR_SP1(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;AIPS_PACR_SP1_SHIFT))&amp;AIPS_PACR_SP1_MASK)</span></div>
<div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab8e7ffeabbfbc471afeac026bc0ffe64">  662</a></span>&#160;<span class="preprocessor">#define AIPS_PACR_TP0_MASK                       0x10000000u</span></div>
<div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gafd9051850c26a23e32911d1af785aebf">  663</a></span>&#160;<span class="preprocessor">#define AIPS_PACR_TP0_SHIFT                      28u</span></div>
<div class="line"><a name="l00664"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gafc4962443c647b31aeefa0b70c143288">  664</a></span>&#160;<span class="preprocessor">#define AIPS_PACR_TP0_WIDTH                      1u</span></div>
<div class="line"><a name="l00665"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga25b97568e8626d3797ea7d4935464e3d">  665</a></span>&#160;<span class="preprocessor">#define AIPS_PACR_TP0(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;AIPS_PACR_TP0_SHIFT))&amp;AIPS_PACR_TP0_MASK)</span></div>
<div class="line"><a name="l00666"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0615a67460ddbe6c81f95341c6e1f5ee">  666</a></span>&#160;<span class="preprocessor">#define AIPS_PACR_WP0_MASK                       0x20000000u</span></div>
<div class="line"><a name="l00667"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1fb11ab208d4535c6ead34b244f7a99e">  667</a></span>&#160;<span class="preprocessor">#define AIPS_PACR_WP0_SHIFT                      29u</span></div>
<div class="line"><a name="l00668"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae10b328bd6e69a9a80a8564961f0e9ab">  668</a></span>&#160;<span class="preprocessor">#define AIPS_PACR_WP0_WIDTH                      1u</span></div>
<div class="line"><a name="l00669"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga80113fa56ef8fb14342e11f4a5c26cd0">  669</a></span>&#160;<span class="preprocessor">#define AIPS_PACR_WP0(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;AIPS_PACR_WP0_SHIFT))&amp;AIPS_PACR_WP0_MASK)</span></div>
<div class="line"><a name="l00670"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab80ebf74b334d17b0699e3964527c37a">  670</a></span>&#160;<span class="preprocessor">#define AIPS_PACR_SP0_MASK                       0x40000000u</span></div>
<div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga214521cabf194f0b6b9650cd9376ba39">  671</a></span>&#160;<span class="preprocessor">#define AIPS_PACR_SP0_SHIFT                      30u</span></div>
<div class="line"><a name="l00672"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3cd6592494f48ded124aeaad806637f0">  672</a></span>&#160;<span class="preprocessor">#define AIPS_PACR_SP0_WIDTH                      1u</span></div>
<div class="line"><a name="l00673"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga20f9b977e9bda374f9c06def672b0ac9">  673</a></span>&#160;<span class="preprocessor">#define AIPS_PACR_SP0(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;AIPS_PACR_SP0_SHIFT))&amp;AIPS_PACR_SP0_MASK)</span></div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="comment">/* OPACR Bit Fields */</span></div>
<div class="line"><a name="l00675"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga61ff1f2cf3b6aac2e138ed96e166be6c">  675</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP7_MASK                      0x1u</span></div>
<div class="line"><a name="l00676"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad020dd59244433ac0bc2819f48094da9">  676</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP7_SHIFT                     0u</span></div>
<div class="line"><a name="l00677"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga54c7dcc70cce56f060f62bb98f01d260">  677</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP7_WIDTH                     1u</span></div>
<div class="line"><a name="l00678"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5054c8b102b3bb438e4530380847ca38">  678</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP7(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;AIPS_OPACR_TP7_SHIFT))&amp;AIPS_OPACR_TP7_MASK)</span></div>
<div class="line"><a name="l00679"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab83c8b86fb0763bd376d9b5ee776e0b3">  679</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP7_MASK                      0x2u</span></div>
<div class="line"><a name="l00680"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5224e71ac6792342b34930df8fda57f8">  680</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP7_SHIFT                     1u</span></div>
<div class="line"><a name="l00681"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae439f50c1ca9a33a453d40f3f9409457">  681</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP7_WIDTH                     1u</span></div>
<div class="line"><a name="l00682"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8ba377b644012786260898cdf42d3297">  682</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP7(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;AIPS_OPACR_WP7_SHIFT))&amp;AIPS_OPACR_WP7_MASK)</span></div>
<div class="line"><a name="l00683"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gacb8e9df2162444e947648c79d8a56731">  683</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP7_MASK                      0x4u</span></div>
<div class="line"><a name="l00684"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga70d0035ab3eb50b86877fa4e2942dd0f">  684</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP7_SHIFT                     2u</span></div>
<div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9b07e513af3ee812c844ef8403d7cc90">  685</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP7_WIDTH                     1u</span></div>
<div class="line"><a name="l00686"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1f3ff4a54fa3e4ee0c7db09f68dc7fed">  686</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP7(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;AIPS_OPACR_SP7_SHIFT))&amp;AIPS_OPACR_SP7_MASK)</span></div>
<div class="line"><a name="l00687"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa13d97dfe53e084b4738cc6d5962b4df">  687</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP6_MASK                      0x10u</span></div>
<div class="line"><a name="l00688"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad24a9a89db1bcc2a89892f42b1544c25">  688</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP6_SHIFT                     4u</span></div>
<div class="line"><a name="l00689"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2dd72aaf75db848e8c944053121c1635">  689</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP6_WIDTH                     1u</span></div>
<div class="line"><a name="l00690"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga577c823a503fb30d3711041b83ec797c">  690</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP6(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;AIPS_OPACR_TP6_SHIFT))&amp;AIPS_OPACR_TP6_MASK)</span></div>
<div class="line"><a name="l00691"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga01cb6107441210c67274a625aaec97ed">  691</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP6_MASK                      0x20u</span></div>
<div class="line"><a name="l00692"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga52cd939134b4f0f4b39b21c1be8d2fab">  692</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP6_SHIFT                     5u</span></div>
<div class="line"><a name="l00693"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga392d8e0860fd8012afe8303fe481a6f1">  693</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP6_WIDTH                     1u</span></div>
<div class="line"><a name="l00694"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga41571a2c8743dbe3274370b71185cdba">  694</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP6(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;AIPS_OPACR_WP6_SHIFT))&amp;AIPS_OPACR_WP6_MASK)</span></div>
<div class="line"><a name="l00695"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9d49883c9447d712a15adcebc04e563e">  695</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP6_MASK                      0x40u</span></div>
<div class="line"><a name="l00696"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2f12c85d906fbc8eaae7579b346d4d89">  696</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP6_SHIFT                     6u</span></div>
<div class="line"><a name="l00697"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7237631aa9edf88dc794e72a9992fc1f">  697</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP6_WIDTH                     1u</span></div>
<div class="line"><a name="l00698"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga95074fa3a33971fa5fe7849ba184d9a2">  698</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP6(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;AIPS_OPACR_SP6_SHIFT))&amp;AIPS_OPACR_SP6_MASK)</span></div>
<div class="line"><a name="l00699"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab66014b73c54c96af625f086be7fefaa">  699</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP5_MASK                      0x100u</span></div>
<div class="line"><a name="l00700"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac8d4c0aed8b66411ffe205fe3bc427d4">  700</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP5_SHIFT                     8u</span></div>
<div class="line"><a name="l00701"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga755931e8abc71d8b2a746c722f6f8ef9">  701</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP5_WIDTH                     1u</span></div>
<div class="line"><a name="l00702"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga75660470fdb51eba4909165e867c31a0">  702</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP5(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;AIPS_OPACR_TP5_SHIFT))&amp;AIPS_OPACR_TP5_MASK)</span></div>
<div class="line"><a name="l00703"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7429644bf187fdb461a6e8808a20ed9b">  703</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP5_MASK                      0x200u</span></div>
<div class="line"><a name="l00704"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga99cb4ef8948076e312fd3f3ecd6f0006">  704</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP5_SHIFT                     9u</span></div>
<div class="line"><a name="l00705"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae1acc41ea41681a4116d557ed4c5cb35">  705</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP5_WIDTH                     1u</span></div>
<div class="line"><a name="l00706"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga56c52fde27fb45f51107a83b3d3dd93d">  706</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP5(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;AIPS_OPACR_WP5_SHIFT))&amp;AIPS_OPACR_WP5_MASK)</span></div>
<div class="line"><a name="l00707"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga48293e6259fb7c2805c753283d426237">  707</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP5_MASK                      0x400u</span></div>
<div class="line"><a name="l00708"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7da6ccf6173df01d16980c1d9a1ff516">  708</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP5_SHIFT                     10u</span></div>
<div class="line"><a name="l00709"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga426d8859cbaee3f1ccdbf162bce263ec">  709</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP5_WIDTH                     1u</span></div>
<div class="line"><a name="l00710"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaff63ff8328f773dee146ee3825d2633e">  710</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP5(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;AIPS_OPACR_SP5_SHIFT))&amp;AIPS_OPACR_SP5_MASK)</span></div>
<div class="line"><a name="l00711"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga446a330d30900f9a83a428a015bec41d">  711</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP4_MASK                      0x1000u</span></div>
<div class="line"><a name="l00712"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2b97def71c96c58571107e01deacbe1a">  712</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP4_SHIFT                     12u</span></div>
<div class="line"><a name="l00713"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3cfe8cd65de1776e944538493ed14f95">  713</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP4_WIDTH                     1u</span></div>
<div class="line"><a name="l00714"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6ed8a2e0b1571e9423278ee0e6116fa6">  714</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP4(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;AIPS_OPACR_TP4_SHIFT))&amp;AIPS_OPACR_TP4_MASK)</span></div>
<div class="line"><a name="l00715"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga996d6f0f3b29439015f97b2279a1c16d">  715</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP4_MASK                      0x2000u</span></div>
<div class="line"><a name="l00716"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad6eb56e83e0db6b11b3e20c60c47c77b">  716</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP4_SHIFT                     13u</span></div>
<div class="line"><a name="l00717"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad55d45d3ed12daed94c9d494f6f6a6f0">  717</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP4_WIDTH                     1u</span></div>
<div class="line"><a name="l00718"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga41b282dfc4b7f22a8d4c788f1f6cf05e">  718</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP4(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;AIPS_OPACR_WP4_SHIFT))&amp;AIPS_OPACR_WP4_MASK)</span></div>
<div class="line"><a name="l00719"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6132ae1374c3e8a2caa085ca9afacbc6">  719</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP4_MASK                      0x4000u</span></div>
<div class="line"><a name="l00720"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga08453f1651559bfd1ab20e797d84fd25">  720</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP4_SHIFT                     14u</span></div>
<div class="line"><a name="l00721"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga054ffffa8fa3ca8f8027d320e2e9a52d">  721</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP4_WIDTH                     1u</span></div>
<div class="line"><a name="l00722"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga18eec57ed03898bceb46a76a014abf6e">  722</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP4(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;AIPS_OPACR_SP4_SHIFT))&amp;AIPS_OPACR_SP4_MASK)</span></div>
<div class="line"><a name="l00723"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3712d57f7bb3dc2e2ea862d24aa81b65">  723</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP3_MASK                      0x10000u</span></div>
<div class="line"><a name="l00724"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3bfe7854c2072cc7b04b2c1591cdb4b2">  724</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP3_SHIFT                     16u</span></div>
<div class="line"><a name="l00725"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaedee6c3bfd73dbaea25dc323af852168">  725</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP3_WIDTH                     1u</span></div>
<div class="line"><a name="l00726"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga85c9eeb42258c9ddc148a89d588f18c4">  726</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP3(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;AIPS_OPACR_TP3_SHIFT))&amp;AIPS_OPACR_TP3_MASK)</span></div>
<div class="line"><a name="l00727"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1d1bee7ca95cac72bd6e9b6cb4e8b9e8">  727</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP3_MASK                      0x20000u</span></div>
<div class="line"><a name="l00728"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0e6884b1f97c5482281449985e126e82">  728</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP3_SHIFT                     17u</span></div>
<div class="line"><a name="l00729"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9dc73f7f3971a1de0149dac266ad2c16">  729</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP3_WIDTH                     1u</span></div>
<div class="line"><a name="l00730"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1b301a7d275632d8840ad1aff7b469b2">  730</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP3(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;AIPS_OPACR_WP3_SHIFT))&amp;AIPS_OPACR_WP3_MASK)</span></div>
<div class="line"><a name="l00731"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaddef57691bd177d204a244143b6ca8a6">  731</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP3_MASK                      0x40000u</span></div>
<div class="line"><a name="l00732"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac3ae6d75b9c87e1f674e02bfdbbfd35b">  732</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP3_SHIFT                     18u</span></div>
<div class="line"><a name="l00733"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga23a076832ec5b9cc15c6295ecd5e5107">  733</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP3_WIDTH                     1u</span></div>
<div class="line"><a name="l00734"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5883facbf03ae0fff34a8a6ff95a6aa6">  734</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP3(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;AIPS_OPACR_SP3_SHIFT))&amp;AIPS_OPACR_SP3_MASK)</span></div>
<div class="line"><a name="l00735"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga93ef29da681be18293dc4725c5794025">  735</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP2_MASK                      0x100000u</span></div>
<div class="line"><a name="l00736"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga59f928143f1861efd0305088084255eb">  736</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP2_SHIFT                     20u</span></div>
<div class="line"><a name="l00737"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1e50582721466ba1e8c7ccf7af6f9a41">  737</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP2_WIDTH                     1u</span></div>
<div class="line"><a name="l00738"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac1deb647f8688d4225f72e2522f3e2a7">  738</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP2(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;AIPS_OPACR_TP2_SHIFT))&amp;AIPS_OPACR_TP2_MASK)</span></div>
<div class="line"><a name="l00739"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9eea725ace896529a3f2e2456668a2f1">  739</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP2_MASK                      0x200000u</span></div>
<div class="line"><a name="l00740"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5981227b991e0c4a29a6a422fbe7eb53">  740</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP2_SHIFT                     21u</span></div>
<div class="line"><a name="l00741"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad214c4dec7d9212be4b1b2419ae47140">  741</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP2_WIDTH                     1u</span></div>
<div class="line"><a name="l00742"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1c0830e398470dfbe7175e7fa62dacec">  742</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP2(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;AIPS_OPACR_WP2_SHIFT))&amp;AIPS_OPACR_WP2_MASK)</span></div>
<div class="line"><a name="l00743"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga47ec8e26beb6daad588b2beb741d290c">  743</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP2_MASK                      0x400000u</span></div>
<div class="line"><a name="l00744"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga82da8f4fb58070b9ed226319eaf9d09a">  744</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP2_SHIFT                     22u</span></div>
<div class="line"><a name="l00745"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6f7546e425c2646ad00bd6d309528447">  745</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP2_WIDTH                     1u</span></div>
<div class="line"><a name="l00746"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gafc04921b732e9c3225c4f5c749517eea">  746</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP2(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;AIPS_OPACR_SP2_SHIFT))&amp;AIPS_OPACR_SP2_MASK)</span></div>
<div class="line"><a name="l00747"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8529c5fa51fa40b0214e9b5f8ffb9163">  747</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP1_MASK                      0x1000000u</span></div>
<div class="line"><a name="l00748"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1ccd5624ef505fdb3c698984bbad9d79">  748</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP1_SHIFT                     24u</span></div>
<div class="line"><a name="l00749"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae7736753e282ddbd8670d118dd728158">  749</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP1_WIDTH                     1u</span></div>
<div class="line"><a name="l00750"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaea4b6bafd9b66b5357e006f32b04b24d">  750</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP1(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;AIPS_OPACR_TP1_SHIFT))&amp;AIPS_OPACR_TP1_MASK)</span></div>
<div class="line"><a name="l00751"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0e57c2960f1133aa45a862b798ca95a8">  751</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP1_MASK                      0x2000000u</span></div>
<div class="line"><a name="l00752"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga86a8865f495e3e5b9487f4aab30e2006">  752</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP1_SHIFT                     25u</span></div>
<div class="line"><a name="l00753"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac4f7bd5915963558c84a9b3a92251146">  753</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP1_WIDTH                     1u</span></div>
<div class="line"><a name="l00754"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8b06a6dc879933033ad53f35cb117adf">  754</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP1(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;AIPS_OPACR_WP1_SHIFT))&amp;AIPS_OPACR_WP1_MASK)</span></div>
<div class="line"><a name="l00755"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga68b3c6ccd95f6fb7b73cd5f72f323e7b">  755</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP1_MASK                      0x4000000u</span></div>
<div class="line"><a name="l00756"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga43fb8c31149b61804d4a996843f4b9f3">  756</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP1_SHIFT                     26u</span></div>
<div class="line"><a name="l00757"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaeea7a129a9a9d05d95b23b7914dbe387">  757</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP1_WIDTH                     1u</span></div>
<div class="line"><a name="l00758"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab0baba1e3993ea46c3f361e4e830e39b">  758</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP1(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;AIPS_OPACR_SP1_SHIFT))&amp;AIPS_OPACR_SP1_MASK)</span></div>
<div class="line"><a name="l00759"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga815bed5594ea734bd019bb425d2798a5">  759</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP0_MASK                      0x10000000u</span></div>
<div class="line"><a name="l00760"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad5466b1decde289578ed31a164120f75">  760</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP0_SHIFT                     28u</span></div>
<div class="line"><a name="l00761"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga98705da97618a9d5473ee56cfc75800b">  761</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP0_WIDTH                     1u</span></div>
<div class="line"><a name="l00762"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6dd28684917f4f804c3c02103bb21a90">  762</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP0(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;AIPS_OPACR_TP0_SHIFT))&amp;AIPS_OPACR_TP0_MASK)</span></div>
<div class="line"><a name="l00763"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga88c4af9043b29fe0ee588c919468ef5b">  763</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP0_MASK                      0x20000000u</span></div>
<div class="line"><a name="l00764"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8e0af0424feb525a0a110e8ed31a18e3">  764</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP0_SHIFT                     29u</span></div>
<div class="line"><a name="l00765"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga54088334c3401c5a67b8c1faf237a492">  765</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP0_WIDTH                     1u</span></div>
<div class="line"><a name="l00766"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga395473bb09de7106d9e872c8bfc4d71a">  766</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP0(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;AIPS_OPACR_WP0_SHIFT))&amp;AIPS_OPACR_WP0_MASK)</span></div>
<div class="line"><a name="l00767"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaee36cc394caebf8189bdc0dd60c23245">  767</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP0_MASK                      0x40000000u</span></div>
<div class="line"><a name="l00768"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5daf99672fd92a3e1c4139a7ed71d439">  768</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP0_SHIFT                     30u</span></div>
<div class="line"><a name="l00769"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf5d3827410d3a665bc6918095fcf3464">  769</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP0_WIDTH                     1u</span></div>
<div class="line"><a name="l00770"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga819ea77e7357b088522a66e06af03ed7">  770</a></span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP0(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;AIPS_OPACR_SP0_SHIFT))&amp;AIPS_OPACR_SP0_MASK)</span></div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160; <span class="comment">/* end of group AIPS_Register_Masks */</span></div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160; </div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160; <span class="comment">/* end of group AIPS_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160; </div>
<div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160; </div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="comment">   -- CAN Peripheral Access Layer</span></div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160; </div>
<div class="line"><a name="l00793"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#ga29658d0ecefbb4bfdbb1d3ec87b9dbe4">  793</a></span>&#160;<span class="preprocessor">#define CAN_RAMn_COUNT                           128u</span></div>
<div class="line"><a name="l00794"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#gaf43c8a3f50f289b5bb877205570ac1cc">  794</a></span>&#160;<span class="preprocessor">#define CAN_RXIMR_COUNT                          32u</span></div>
<div class="line"><a name="l00795"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#gaf6eba9dfa1f7077b183d7cf804810f16">  795</a></span>&#160;<span class="preprocessor">#define CAN_WMB_COUNT                            4u</span></div>
<div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160; </div>
<div class="line"><a name="l00798"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html">  798</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00799"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#ad73bb76d98c915b02cad2772fa4f2411">  799</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#ad73bb76d98c915b02cad2772fa4f2411">MCR</a>;                               </div>
<div class="line"><a name="l00800"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a7ae40587a0ab05c822ca101757875904">  800</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#a7ae40587a0ab05c822ca101757875904">CTRL1</a>;                             </div>
<div class="line"><a name="l00801"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#afa5910590a69d21acc036991b3339982">  801</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#afa5910590a69d21acc036991b3339982">TIMER</a>;                             </div>
<div class="line"><a name="l00802"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a2d76fc6a6e0f9699f54ed1f60a857bcd">  802</a></span>&#160;       uint8_t RESERVED_0[4];</div>
<div class="line"><a name="l00803"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a0bd83d586aff02537abbe1a3680d960f">  803</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#a0bd83d586aff02537abbe1a3680d960f">RXMGMASK</a>;                          </div>
<div class="line"><a name="l00804"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a3d48b30abe2b822887ce75dc3668ff6f">  804</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#a3d48b30abe2b822887ce75dc3668ff6f">RX14MASK</a>;                          </div>
<div class="line"><a name="l00805"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a0dbf70b6381b014cd0ee53d573ba13c7">  805</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#a0dbf70b6381b014cd0ee53d573ba13c7">RX15MASK</a>;                          </div>
<div class="line"><a name="l00806"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a561aab7ad4e38ae9ba75477bfbd74c63">  806</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#a561aab7ad4e38ae9ba75477bfbd74c63">ECR</a>;                               </div>
<div class="line"><a name="l00807"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a9dfb3d60755ae52396ecafaf50ab3424">  807</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#a9dfb3d60755ae52396ecafaf50ab3424">ESR1</a>;                              </div>
<div class="line"><a name="l00808"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#ad6a24ddd0f54e9f4368e001c0e2780ed">  808</a></span>&#160;       uint8_t RESERVED_1[4];</div>
<div class="line"><a name="l00809"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#ab0b36ce2b449df3402efa1e351b1f71e">  809</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#ab0b36ce2b449df3402efa1e351b1f71e">IMASK1</a>;                            </div>
<div class="line"><a name="l00810"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#ab97e5d7a368a3a28866cddfa2f44e9e3">  810</a></span>&#160;       uint8_t RESERVED_2[4];</div>
<div class="line"><a name="l00811"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a53fce5d2964d6d4f2803ec56fd4391c1">  811</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#a53fce5d2964d6d4f2803ec56fd4391c1">IFLAG1</a>;                            </div>
<div class="line"><a name="l00812"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a7f5247786c36d727864defd36b8e1056">  812</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#a7f5247786c36d727864defd36b8e1056">CTRL2</a>;                             </div>
<div class="line"><a name="l00813"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a797820eae45745a20e8a600eaa6157ed">  813</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_c_a_n___type.html#a797820eae45745a20e8a600eaa6157ed">ESR2</a>;                              </div>
<div class="line"><a name="l00814"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#adf8ebd5d4a557ea78d2de2bf25a6132c">  814</a></span>&#160;       uint8_t RESERVED_3[8];</div>
<div class="line"><a name="l00815"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a3f24effa250c1a1f1ff28beaf72939e0">  815</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_c_a_n___type.html#a3f24effa250c1a1f1ff28beaf72939e0">CRCR</a>;                              </div>
<div class="line"><a name="l00816"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#ae6d6dd082b3f74a0ad6bfa9ce2665d54">  816</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#ae6d6dd082b3f74a0ad6bfa9ce2665d54">RXFGMASK</a>;                          </div>
<div class="line"><a name="l00817"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a1c858e981e33bfb31319400705ac3f79">  817</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_c_a_n___type.html#a1c858e981e33bfb31319400705ac3f79">RXFIR</a>;                             </div>
<div class="line"><a name="l00818"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a90cc51d831d03323ee84446748350b17">  818</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#a90cc51d831d03323ee84446748350b17">CBT</a>;                               </div>
<div class="line"><a name="l00819"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a3f7abf7112b1f011282b2f6af32e3d05">  819</a></span>&#160;       uint8_t RESERVED_4[44];</div>
<div class="line"><a name="l00820"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a85f066c95eb575fed591308b4cb58fb3">  820</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RAMn[<a class="code" href="group___c_a_n___peripheral___access___layer.html#ga29658d0ecefbb4bfdbb1d3ec87b9dbe4">CAN_RAMn_COUNT</a>];              </div>
<div class="line"><a name="l00821"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a2f1bf8b9de18e9ef4f44112ed3327b0a">  821</a></span>&#160;       uint8_t RESERVED_5[1536];</div>
<div class="line"><a name="l00822"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a43df598c54e6709d8f26645533d8b197">  822</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RXIMR[<a class="code" href="group___c_a_n___peripheral___access___layer.html#gaf43c8a3f50f289b5bb877205570ac1cc">CAN_RXIMR_COUNT</a>];            </div>
<div class="line"><a name="l00823"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a99e7557ee48dff55cb75ecc9c7014a07">  823</a></span>&#160;       uint8_t RESERVED_6[512];</div>
<div class="line"><a name="l00824"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#ae36e2fc32a4ceb2047cf28dd0ee3b59c">  824</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#ae36e2fc32a4ceb2047cf28dd0ee3b59c">CTRL1_PN</a>;                          </div>
<div class="line"><a name="l00825"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a443ba54b9eb7a80efe63320d49cacc86">  825</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#a443ba54b9eb7a80efe63320d49cacc86">CTRL2_PN</a>;                          </div>
<div class="line"><a name="l00826"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#ab7c248b8457c128f57d6a1305d212902">  826</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#ab7c248b8457c128f57d6a1305d212902">WU_MTC</a>;                            </div>
<div class="line"><a name="l00827"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a9b315939c5141cc011e8f082f49e647a">  827</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#a9b315939c5141cc011e8f082f49e647a">FLT_ID1</a>;                           </div>
<div class="line"><a name="l00828"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a2fe65ee6b128f4c875e2d566c72c6b82">  828</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#a2fe65ee6b128f4c875e2d566c72c6b82">FLT_DLC</a>;                           </div>
<div class="line"><a name="l00829"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a9a1b70896023fd82849bf4040fa3447e">  829</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#a9a1b70896023fd82849bf4040fa3447e">PL1_LO</a>;                            </div>
<div class="line"><a name="l00830"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a8f4138258161b6700d200067289e4834">  830</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#a8f4138258161b6700d200067289e4834">PL1_HI</a>;                            </div>
<div class="line"><a name="l00831"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a7458be57f7d5c447fc930af17d50b056">  831</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#a7458be57f7d5c447fc930af17d50b056">FLT_ID2_IDMASK</a>;                    </div>
<div class="line"><a name="l00832"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a3bb05be593fc33ce8e43bef2a6b6ead9">  832</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#a3bb05be593fc33ce8e43bef2a6b6ead9">PL2_PLMASK_LO</a>;                     </div>
<div class="line"><a name="l00833"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#af0383fe75ddbcdacc18820a2e2574c6a">  833</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#af0383fe75ddbcdacc18820a2e2574c6a">PL2_PLMASK_HI</a>;                     </div>
<div class="line"><a name="l00834"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a7fc523d269ef0a884c34fbdde528e03d">  834</a></span>&#160;       uint8_t RESERVED_7[24];</div>
<div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0xB40, array step: 0x10 */</span></div>
<div class="line"><a name="l00836"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a2d06144bc53f8397b7b605b011325081">  836</a></span>&#160;    <a class="code" href="_s32_k116_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_c_a_n___type.html#a2d06144bc53f8397b7b605b011325081">WMBn_CS</a>;                           </div>
<div class="line"><a name="l00837"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#adaf727e12b8dccbfcb0487c923cfdf14">  837</a></span>&#160;    <a class="code" href="_s32_k116_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_c_a_n___type.html#adaf727e12b8dccbfcb0487c923cfdf14">WMBn_ID</a>;                           </div>
<div class="line"><a name="l00838"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#aa2984a0cdff18a881e744551fc2ecd27">  838</a></span>&#160;    <a class="code" href="_s32_k116_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_c_a_n___type.html#aa2984a0cdff18a881e744551fc2ecd27">WMBn_D03</a>;                          </div>
<div class="line"><a name="l00839"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a34c0d6bae492b9f42692e828f10fa363">  839</a></span>&#160;    <a class="code" href="_s32_k116_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_c_a_n___type.html#a34c0d6bae492b9f42692e828f10fa363">WMBn_D47</a>;                          </div>
<div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;  } WMB[<a class="code" href="group___c_a_n___peripheral___access___layer.html#gaf6eba9dfa1f7077b183d7cf804810f16">CAN_WMB_COUNT</a>];</div>
<div class="line"><a name="l00841"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#ab7a78094f006a5bd9ebb03a4487af98b">  841</a></span>&#160;       uint8_t RESERVED_8[128];</div>
<div class="line"><a name="l00842"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a48353ff870ea7f52810a0d5b4aa8be1f">  842</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#a48353ff870ea7f52810a0d5b4aa8be1f">FDCTRL</a>;                            </div>
<div class="line"><a name="l00843"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#af8326afda5e0ee76745aca82bf19854e">  843</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#af8326afda5e0ee76745aca82bf19854e">FDCBT</a>;                             </div>
<div class="line"><a name="l00844"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a1c8370394639fe115d28f8e0171d018e">  844</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_c_a_n___type.html#a1c8370394639fe115d28f8e0171d018e">FDCRC</a>;                             </div>
<div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;} <a class="code" href="struct_c_a_n___type.html">CAN_Type</a>, *<a class="code" href="group___c_a_n___peripheral___access___layer.html#ga36550870fb66103634284e98ec2dbaed">CAN_MemMapPtr</a>;</div>
<div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160; </div>
<div class="line"><a name="l00848"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#gafd01fb85304b17e511f1f581b1eaffbd">  848</a></span>&#160;<span class="preprocessor">#define CAN_INSTANCE_COUNT                       (1u)</span></div>
<div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160; </div>
<div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160; </div>
<div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="comment">/* CAN - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l00853"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#gaf28059909d16b304a2d26930aac760fd">  853</a></span>&#160;<span class="preprocessor">#define CAN0_BASE                                (0x40024000u)</span></div>
<div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160; </div>
<div class="line"><a name="l00855"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#ga8882ee5d18ec64b8193396ec6bc66fe5">  855</a></span>&#160;<span class="preprocessor">#define CAN0                                     ((CAN_Type *)CAN0_BASE)</span></div>
<div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160; </div>
<div class="line"><a name="l00857"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#gae13d94ba45c7672726f65ae76ba7242d">  857</a></span>&#160;<span class="preprocessor">#define CAN_BASE_ADDRS                           { CAN0_BASE }</span></div>
<div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160; </div>
<div class="line"><a name="l00859"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#gaf9ce8b815aacb2022a8a7454f4028a6c">  859</a></span>&#160;<span class="preprocessor">#define CAN_BASE_PTRS                            { CAN0 }</span></div>
<div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160; </div>
<div class="line"><a name="l00861"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#gab5a72fb92419fe266bdff06e123984e9">  861</a></span>&#160;<span class="preprocessor">#define CAN_IRQS_ARR_COUNT                       (7u)</span></div>
<div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160; </div>
<div class="line"><a name="l00863"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#ga95cdfc13d13db45a4080bc2904c29587">  863</a></span>&#160;<span class="preprocessor">#define CAN_Rx_Warning_IRQS_CH_COUNT             (1u)</span></div>
<div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160; </div>
<div class="line"><a name="l00865"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#gacabd590b6272c02d8d36bbe6af34c706">  865</a></span>&#160;<span class="preprocessor">#define CAN_Tx_Warning_IRQS_CH_COUNT             (1u)</span></div>
<div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160; </div>
<div class="line"><a name="l00867"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#ga1751bd225b350591178ba212ea1a247b">  867</a></span>&#160;<span class="preprocessor">#define CAN_Wake_Up_IRQS_CH_COUNT                (1u)</span></div>
<div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160; </div>
<div class="line"><a name="l00869"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#ga659e068b0b952ea0d0c92e2962063027">  869</a></span>&#160;<span class="preprocessor">#define CAN_Error_IRQS_CH_COUNT                  (1u)</span></div>
<div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160; </div>
<div class="line"><a name="l00871"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#ga1f74e60256af47f0222559bc1aa47e5c">  871</a></span>&#160;<span class="preprocessor">#define CAN_Bus_Off_IRQS_CH_COUNT                (1u)</span></div>
<div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160; </div>
<div class="line"><a name="l00873"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#gad4a1681aaf0aac7ab2c6473a0de28292">  873</a></span>&#160;<span class="preprocessor">#define CAN_ORed_0_15_MB_IRQS_CH_COUNT           (1u)</span></div>
<div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160; </div>
<div class="line"><a name="l00875"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#gac91955c1bdcf7314db698b2c21a978bd">  875</a></span>&#160;<span class="preprocessor">#define CAN_ORed_16_31_MB_IRQS_CH_COUNT          (1u)</span></div>
<div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160; </div>
<div class="line"><a name="l00877"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#ga5609c3f62c9fe288c8362a6e1948375e">  877</a></span>&#160;<span class="preprocessor">#define CAN_Rx_Warning_IRQS                      { CAN0_ORed_Err_Wakeup_IRQn }</span></div>
<div class="line"><a name="l00878"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#ga4e858b19eac173235a4e58b2a3e69f3c">  878</a></span>&#160;<span class="preprocessor">#define CAN_Tx_Warning_IRQS                      { CAN0_ORed_Err_Wakeup_IRQn }</span></div>
<div class="line"><a name="l00879"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#gaab18753c846eb2768096c229c071ae71">  879</a></span>&#160;<span class="preprocessor">#define CAN_Wake_Up_IRQS                         { CAN0_ORed_Err_Wakeup_IRQn }</span></div>
<div class="line"><a name="l00880"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#ga47edac921401ee8f0df52d065b601a53">  880</a></span>&#160;<span class="preprocessor">#define CAN_Error_IRQS                           { CAN0_ORed_Err_Wakeup_IRQn }</span></div>
<div class="line"><a name="l00881"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#ga604a6aaa0be9157da90a6e389cd04875">  881</a></span>&#160;<span class="preprocessor">#define CAN_Bus_Off_IRQS                         { CAN0_ORed_Err_Wakeup_IRQn }</span></div>
<div class="line"><a name="l00882"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#ga81f9a6f2eeb214eaa1b26e7d97e7f1e7">  882</a></span>&#160;<span class="preprocessor">#define CAN_ORed_0_15_MB_IRQS                    { CAN0_ORed_0_31_MB_IRQn }</span></div>
<div class="line"><a name="l00883"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#gad832e5940f87bdffb578fc218c7b45b4">  883</a></span>&#160;<span class="preprocessor">#define CAN_ORed_16_31_MB_IRQS                   { CAN0_ORed_0_31_MB_IRQn }</span></div>
<div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160; </div>
<div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="comment">   -- CAN Register Masks</span></div>
<div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160; </div>
<div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="comment">/* MCR Bit Fields */</span></div>
<div class="line"><a name="l00895"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga86b59c74c0b9f310c3922c7c8c04dd03">  895</a></span>&#160;<span class="preprocessor">#define CAN_MCR_MAXMB_MASK                       0x7Fu</span></div>
<div class="line"><a name="l00896"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga0807275385d5041baeca3bb7ddb4bdf5">  896</a></span>&#160;<span class="preprocessor">#define CAN_MCR_MAXMB_SHIFT                      0u</span></div>
<div class="line"><a name="l00897"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gacfdd03819df5bfbd2dd5b0f66bb1367c">  897</a></span>&#160;<span class="preprocessor">#define CAN_MCR_MAXMB_WIDTH                      7u</span></div>
<div class="line"><a name="l00898"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga3b4797e2f712a545396f339653929457">  898</a></span>&#160;<span class="preprocessor">#define CAN_MCR_MAXMB(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_MCR_MAXMB_SHIFT))&amp;CAN_MCR_MAXMB_MASK)</span></div>
<div class="line"><a name="l00899"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga758ccb033a3d823109f8bf4e23b46827">  899</a></span>&#160;<span class="preprocessor">#define CAN_MCR_IDAM_MASK                        0x300u</span></div>
<div class="line"><a name="l00900"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae76a75d680b0c33f41429f14132ee78f">  900</a></span>&#160;<span class="preprocessor">#define CAN_MCR_IDAM_SHIFT                       8u</span></div>
<div class="line"><a name="l00901"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5cee2f981d27845b0a65f7545a36b80f">  901</a></span>&#160;<span class="preprocessor">#define CAN_MCR_IDAM_WIDTH                       2u</span></div>
<div class="line"><a name="l00902"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga864867bd7c0475f033af7efa7f021b07">  902</a></span>&#160;<span class="preprocessor">#define CAN_MCR_IDAM(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_MCR_IDAM_SHIFT))&amp;CAN_MCR_IDAM_MASK)</span></div>
<div class="line"><a name="l00903"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga9eeca9b1afc6883a6f830ddc08086a64">  903</a></span>&#160;<span class="preprocessor">#define CAN_MCR_FDEN_MASK                        0x800u</span></div>
<div class="line"><a name="l00904"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaa5c5665cb38919ce4204735d6c335447">  904</a></span>&#160;<span class="preprocessor">#define CAN_MCR_FDEN_SHIFT                       11u</span></div>
<div class="line"><a name="l00905"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gabee86ed3b1c5e42225f004d319faeee9">  905</a></span>&#160;<span class="preprocessor">#define CAN_MCR_FDEN_WIDTH                       1u</span></div>
<div class="line"><a name="l00906"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaea2c521e4d41eecc901cf5adafacaf74">  906</a></span>&#160;<span class="preprocessor">#define CAN_MCR_FDEN(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_MCR_FDEN_SHIFT))&amp;CAN_MCR_FDEN_MASK)</span></div>
<div class="line"><a name="l00907"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf788111bd2bf9a69160d0a0cb713c926">  907</a></span>&#160;<span class="preprocessor">#define CAN_MCR_AEN_MASK                         0x1000u</span></div>
<div class="line"><a name="l00908"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6c610bd65cb9471ad0ca511dbe2c86d4">  908</a></span>&#160;<span class="preprocessor">#define CAN_MCR_AEN_SHIFT                        12u</span></div>
<div class="line"><a name="l00909"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga7162303d9da3c6e67f9605cfb690db4f">  909</a></span>&#160;<span class="preprocessor">#define CAN_MCR_AEN_WIDTH                        1u</span></div>
<div class="line"><a name="l00910"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaa2fb502edd0ac4e4d316eb75eec68335">  910</a></span>&#160;<span class="preprocessor">#define CAN_MCR_AEN(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_MCR_AEN_SHIFT))&amp;CAN_MCR_AEN_MASK)</span></div>
<div class="line"><a name="l00911"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1420cc0cb40d414296a741397ee07116">  911</a></span>&#160;<span class="preprocessor">#define CAN_MCR_LPRIOEN_MASK                     0x2000u</span></div>
<div class="line"><a name="l00912"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaaf89fabb5183062196edf8dc4a3f6770">  912</a></span>&#160;<span class="preprocessor">#define CAN_MCR_LPRIOEN_SHIFT                    13u</span></div>
<div class="line"><a name="l00913"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga546a6632a9a22b3e373dbf51acc0381e">  913</a></span>&#160;<span class="preprocessor">#define CAN_MCR_LPRIOEN_WIDTH                    1u</span></div>
<div class="line"><a name="l00914"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaefb54a6e0f58b9146a8c05e9f5f34ff9">  914</a></span>&#160;<span class="preprocessor">#define CAN_MCR_LPRIOEN(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_MCR_LPRIOEN_SHIFT))&amp;CAN_MCR_LPRIOEN_MASK)</span></div>
<div class="line"><a name="l00915"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gafe610da0100368baf921960b531963f6">  915</a></span>&#160;<span class="preprocessor">#define CAN_MCR_PNET_EN_MASK                     0x4000u</span></div>
<div class="line"><a name="l00916"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga3353ab2ef35da2dd83686b6e9c492dba">  916</a></span>&#160;<span class="preprocessor">#define CAN_MCR_PNET_EN_SHIFT                    14u</span></div>
<div class="line"><a name="l00917"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gacb86c1643e5409a7a0cd726d9589479d">  917</a></span>&#160;<span class="preprocessor">#define CAN_MCR_PNET_EN_WIDTH                    1u</span></div>
<div class="line"><a name="l00918"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga7bc593d96fff8565fc62ddfdcc997992">  918</a></span>&#160;<span class="preprocessor">#define CAN_MCR_PNET_EN(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_MCR_PNET_EN_SHIFT))&amp;CAN_MCR_PNET_EN_MASK)</span></div>
<div class="line"><a name="l00919"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2bef4b319bca5571bc48820a4ffbf50d">  919</a></span>&#160;<span class="preprocessor">#define CAN_MCR_DMA_MASK                         0x8000u</span></div>
<div class="line"><a name="l00920"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga131dcc60cfe5323b4973b5a33c877b74">  920</a></span>&#160;<span class="preprocessor">#define CAN_MCR_DMA_SHIFT                        15u</span></div>
<div class="line"><a name="l00921"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga9eb25ca76bdf5e1478d6ea9afbf9b62c">  921</a></span>&#160;<span class="preprocessor">#define CAN_MCR_DMA_WIDTH                        1u</span></div>
<div class="line"><a name="l00922"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga200237736ca7991ae6034a85a784b4e2">  922</a></span>&#160;<span class="preprocessor">#define CAN_MCR_DMA(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_MCR_DMA_SHIFT))&amp;CAN_MCR_DMA_MASK)</span></div>
<div class="line"><a name="l00923"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad68843c21c6243f255601d8973f4e7eb">  923</a></span>&#160;<span class="preprocessor">#define CAN_MCR_IRMQ_MASK                        0x10000u</span></div>
<div class="line"><a name="l00924"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae30b928fb3ce512c48cb0be04af69acd">  924</a></span>&#160;<span class="preprocessor">#define CAN_MCR_IRMQ_SHIFT                       16u</span></div>
<div class="line"><a name="l00925"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad61f271548cf1ad8eb0f04d2f052a92a">  925</a></span>&#160;<span class="preprocessor">#define CAN_MCR_IRMQ_WIDTH                       1u</span></div>
<div class="line"><a name="l00926"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5f8d329fa60f2a124132e1166003e5f7">  926</a></span>&#160;<span class="preprocessor">#define CAN_MCR_IRMQ(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_MCR_IRMQ_SHIFT))&amp;CAN_MCR_IRMQ_MASK)</span></div>
<div class="line"><a name="l00927"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga29b3d428d19a7204c53f56c7467172f1">  927</a></span>&#160;<span class="preprocessor">#define CAN_MCR_SRXDIS_MASK                      0x20000u</span></div>
<div class="line"><a name="l00928"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae2513ad87a72bc6f2bb88be59a3e0836">  928</a></span>&#160;<span class="preprocessor">#define CAN_MCR_SRXDIS_SHIFT                     17u</span></div>
<div class="line"><a name="l00929"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gadd1aa12086ae8fad4c9fbdf18a0e1788">  929</a></span>&#160;<span class="preprocessor">#define CAN_MCR_SRXDIS_WIDTH                     1u</span></div>
<div class="line"><a name="l00930"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga91f3e7ffdf7e5d37eeb141cfc0871f4c">  930</a></span>&#160;<span class="preprocessor">#define CAN_MCR_SRXDIS(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_MCR_SRXDIS_SHIFT))&amp;CAN_MCR_SRXDIS_MASK)</span></div>
<div class="line"><a name="l00931"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga599f0c162d665f019269aace68e3fb17">  931</a></span>&#160;<span class="preprocessor">#define CAN_MCR_LPMACK_MASK                      0x100000u</span></div>
<div class="line"><a name="l00932"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga3bd209cf2829ba4c96fc00ec18c6e2d6">  932</a></span>&#160;<span class="preprocessor">#define CAN_MCR_LPMACK_SHIFT                     20u</span></div>
<div class="line"><a name="l00933"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6d205ce311ab9135cff649d092db8455">  933</a></span>&#160;<span class="preprocessor">#define CAN_MCR_LPMACK_WIDTH                     1u</span></div>
<div class="line"><a name="l00934"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga701160f4d286716bd61c2773274f0dbe">  934</a></span>&#160;<span class="preprocessor">#define CAN_MCR_LPMACK(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_MCR_LPMACK_SHIFT))&amp;CAN_MCR_LPMACK_MASK)</span></div>
<div class="line"><a name="l00935"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga235a7c2b04cfd0765fa2a9313fc1fcd1">  935</a></span>&#160;<span class="preprocessor">#define CAN_MCR_WRNEN_MASK                       0x200000u</span></div>
<div class="line"><a name="l00936"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga728f73a79721a9cc4b1b82ce6eaa74a7">  936</a></span>&#160;<span class="preprocessor">#define CAN_MCR_WRNEN_SHIFT                      21u</span></div>
<div class="line"><a name="l00937"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae37a693b0577c03380851f2c88eb7d33">  937</a></span>&#160;<span class="preprocessor">#define CAN_MCR_WRNEN_WIDTH                      1u</span></div>
<div class="line"><a name="l00938"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gab2d3edb6cf1aa5fd9ef050497726b871">  938</a></span>&#160;<span class="preprocessor">#define CAN_MCR_WRNEN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_MCR_WRNEN_SHIFT))&amp;CAN_MCR_WRNEN_MASK)</span></div>
<div class="line"><a name="l00939"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga00521c6adbee738b0f73380052600203">  939</a></span>&#160;<span class="preprocessor">#define CAN_MCR_SUPV_MASK                        0x800000u</span></div>
<div class="line"><a name="l00940"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5a448e496f0243c035ddcb70b8a07c4e">  940</a></span>&#160;<span class="preprocessor">#define CAN_MCR_SUPV_SHIFT                       23u</span></div>
<div class="line"><a name="l00941"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5dc7dbde5844d657dae17864fe75ee80">  941</a></span>&#160;<span class="preprocessor">#define CAN_MCR_SUPV_WIDTH                       1u</span></div>
<div class="line"><a name="l00942"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga286baa5198853ca7e0772f1a72a94d63">  942</a></span>&#160;<span class="preprocessor">#define CAN_MCR_SUPV(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_MCR_SUPV_SHIFT))&amp;CAN_MCR_SUPV_MASK)</span></div>
<div class="line"><a name="l00943"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gabec15eb427d7b249e72902c35bfc5f6e">  943</a></span>&#160;<span class="preprocessor">#define CAN_MCR_FRZACK_MASK                      0x1000000u</span></div>
<div class="line"><a name="l00944"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga666c7d11b911c7803d94b85ba54a05c3">  944</a></span>&#160;<span class="preprocessor">#define CAN_MCR_FRZACK_SHIFT                     24u</span></div>
<div class="line"><a name="l00945"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga3aec8d5970d67f14a9cc55cc514f9c5d">  945</a></span>&#160;<span class="preprocessor">#define CAN_MCR_FRZACK_WIDTH                     1u</span></div>
<div class="line"><a name="l00946"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga98fbe4ab91bd89356cd35e217639d5d5">  946</a></span>&#160;<span class="preprocessor">#define CAN_MCR_FRZACK(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_MCR_FRZACK_SHIFT))&amp;CAN_MCR_FRZACK_MASK)</span></div>
<div class="line"><a name="l00947"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gab9b1cfdb7014655d12f0a5ebafb3fc9b">  947</a></span>&#160;<span class="preprocessor">#define CAN_MCR_SOFTRST_MASK                     0x2000000u</span></div>
<div class="line"><a name="l00948"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gadff8b8b1d5645fca57a02109df3e507b">  948</a></span>&#160;<span class="preprocessor">#define CAN_MCR_SOFTRST_SHIFT                    25u</span></div>
<div class="line"><a name="l00949"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gab524691632f84b99ca11e979bb88a9b6">  949</a></span>&#160;<span class="preprocessor">#define CAN_MCR_SOFTRST_WIDTH                    1u</span></div>
<div class="line"><a name="l00950"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga020356d24e8d1dfa3f2de43f89fd0bd2">  950</a></span>&#160;<span class="preprocessor">#define CAN_MCR_SOFTRST(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_MCR_SOFTRST_SHIFT))&amp;CAN_MCR_SOFTRST_MASK)</span></div>
<div class="line"><a name="l00951"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga013a34c0c5b808052d13ed4b9db2af75">  951</a></span>&#160;<span class="preprocessor">#define CAN_MCR_NOTRDY_MASK                      0x8000000u</span></div>
<div class="line"><a name="l00952"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga90886e532a436fbd5b6e94e723acd148">  952</a></span>&#160;<span class="preprocessor">#define CAN_MCR_NOTRDY_SHIFT                     27u</span></div>
<div class="line"><a name="l00953"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga17120f045c6411dc9e02233db468db0d">  953</a></span>&#160;<span class="preprocessor">#define CAN_MCR_NOTRDY_WIDTH                     1u</span></div>
<div class="line"><a name="l00954"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5d01fd09c4ed47ee3d81e41e001f2b09">  954</a></span>&#160;<span class="preprocessor">#define CAN_MCR_NOTRDY(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_MCR_NOTRDY_SHIFT))&amp;CAN_MCR_NOTRDY_MASK)</span></div>
<div class="line"><a name="l00955"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad5282ba01498ad05fa9ce4387050f1df">  955</a></span>&#160;<span class="preprocessor">#define CAN_MCR_HALT_MASK                        0x10000000u</span></div>
<div class="line"><a name="l00956"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gab976a082962ddeb0a7738bc5385b35da">  956</a></span>&#160;<span class="preprocessor">#define CAN_MCR_HALT_SHIFT                       28u</span></div>
<div class="line"><a name="l00957"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad9f577fad1d4989d76550c87717ee61b">  957</a></span>&#160;<span class="preprocessor">#define CAN_MCR_HALT_WIDTH                       1u</span></div>
<div class="line"><a name="l00958"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8bb51d38c56b2536b21a45f2ae4077c7">  958</a></span>&#160;<span class="preprocessor">#define CAN_MCR_HALT(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_MCR_HALT_SHIFT))&amp;CAN_MCR_HALT_MASK)</span></div>
<div class="line"><a name="l00959"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga55cd060ac6cdad670aeb97522a118930">  959</a></span>&#160;<span class="preprocessor">#define CAN_MCR_RFEN_MASK                        0x20000000u</span></div>
<div class="line"><a name="l00960"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaffab6b0e09ace8e09cb1487dd6639955">  960</a></span>&#160;<span class="preprocessor">#define CAN_MCR_RFEN_SHIFT                       29u</span></div>
<div class="line"><a name="l00961"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8a1df3ce0baef4e0ed033df1e217bbdb">  961</a></span>&#160;<span class="preprocessor">#define CAN_MCR_RFEN_WIDTH                       1u</span></div>
<div class="line"><a name="l00962"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga9e90761fd2e6a7ce0ff5a2ad70493bbd">  962</a></span>&#160;<span class="preprocessor">#define CAN_MCR_RFEN(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_MCR_RFEN_SHIFT))&amp;CAN_MCR_RFEN_MASK)</span></div>
<div class="line"><a name="l00963"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1b55e4024cec7ad30bcba945a70c3383">  963</a></span>&#160;<span class="preprocessor">#define CAN_MCR_FRZ_MASK                         0x40000000u</span></div>
<div class="line"><a name="l00964"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae3aac50a6bba3516d60fd881e8a8b069">  964</a></span>&#160;<span class="preprocessor">#define CAN_MCR_FRZ_SHIFT                        30u</span></div>
<div class="line"><a name="l00965"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac6dae2c196f184d1cc3234d469b5b1ff">  965</a></span>&#160;<span class="preprocessor">#define CAN_MCR_FRZ_WIDTH                        1u</span></div>
<div class="line"><a name="l00966"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga3a96c35c14d9da4d13643cd350dcb0bb">  966</a></span>&#160;<span class="preprocessor">#define CAN_MCR_FRZ(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_MCR_FRZ_SHIFT))&amp;CAN_MCR_FRZ_MASK)</span></div>
<div class="line"><a name="l00967"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaadea43214ec6dcbab21d59988ae401bb">  967</a></span>&#160;<span class="preprocessor">#define CAN_MCR_MDIS_MASK                        0x80000000u</span></div>
<div class="line"><a name="l00968"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga15f1bf3b87536155c2b13f279b06ba93">  968</a></span>&#160;<span class="preprocessor">#define CAN_MCR_MDIS_SHIFT                       31u</span></div>
<div class="line"><a name="l00969"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6e4278c71f9289717c65b3305b9c0b66">  969</a></span>&#160;<span class="preprocessor">#define CAN_MCR_MDIS_WIDTH                       1u</span></div>
<div class="line"><a name="l00970"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga559e8302a043c22abd3845c8d32f3a9c">  970</a></span>&#160;<span class="preprocessor">#define CAN_MCR_MDIS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_MCR_MDIS_SHIFT))&amp;CAN_MCR_MDIS_MASK)</span></div>
<div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="comment">/* CTRL1 Bit Fields */</span></div>
<div class="line"><a name="l00972"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga0541429f7e3d35ec374c462a83c3ef49">  972</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PROPSEG_MASK                   0x7u</span></div>
<div class="line"><a name="l00973"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga7eada40e9f9aafd9d58c38b3a3b295b5">  973</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PROPSEG_SHIFT                  0u</span></div>
<div class="line"><a name="l00974"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad53cef9d75e36ad42ebd16841b247f2f">  974</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PROPSEG_WIDTH                  3u</span></div>
<div class="line"><a name="l00975"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga57ce21067eb8d33398e104ce39eb5100">  975</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PROPSEG(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_PROPSEG_SHIFT))&amp;CAN_CTRL1_PROPSEG_MASK)</span></div>
<div class="line"><a name="l00976"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac216e0dd5c6df92a49c15077ca628187">  976</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_LOM_MASK                       0x8u</span></div>
<div class="line"><a name="l00977"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gafd8f79e66670cb6df0d70e93795649c6">  977</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_LOM_SHIFT                      3u</span></div>
<div class="line"><a name="l00978"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga9c3392152461634a3951c1e06147a834">  978</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_LOM_WIDTH                      1u</span></div>
<div class="line"><a name="l00979"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2ffd5e38637c827fe6472ec8c7243631">  979</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_LOM(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_LOM_SHIFT))&amp;CAN_CTRL1_LOM_MASK)</span></div>
<div class="line"><a name="l00980"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga91b1b6502a9996e9639d28760d00ee88">  980</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_LBUF_MASK                      0x10u</span></div>
<div class="line"><a name="l00981"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1ebb72a42560e1f78bb6f10cfeec8945">  981</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_LBUF_SHIFT                     4u</span></div>
<div class="line"><a name="l00982"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2e7d73aaacf22963d645edf4f0699a59">  982</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_LBUF_WIDTH                     1u</span></div>
<div class="line"><a name="l00983"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga13ecdb7d2b91cd6756605304611656b2">  983</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_LBUF(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_LBUF_SHIFT))&amp;CAN_CTRL1_LBUF_MASK)</span></div>
<div class="line"><a name="l00984"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2ceb4b7bca561020b4899dd2087e5260">  984</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_TSYN_MASK                      0x20u</span></div>
<div class="line"><a name="l00985"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaff5bfe8a985c0511b72d2518b0bb1708">  985</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_TSYN_SHIFT                     5u</span></div>
<div class="line"><a name="l00986"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gada23f68b9d427fe052cdf8691a8d1f44">  986</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_TSYN_WIDTH                     1u</span></div>
<div class="line"><a name="l00987"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae6271a14b5458a165d99c9aa425dc0b2">  987</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_TSYN(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_TSYN_SHIFT))&amp;CAN_CTRL1_TSYN_MASK)</span></div>
<div class="line"><a name="l00988"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga830ac693c34ebcc732acb2649afd87b2">  988</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_BOFFREC_MASK                   0x40u</span></div>
<div class="line"><a name="l00989"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga0c22289dc934d1dcc577a77f1c7130a4">  989</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_BOFFREC_SHIFT                  6u</span></div>
<div class="line"><a name="l00990"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga23f7f40fc7a16d59b6b8571ff838b214">  990</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_BOFFREC_WIDTH                  1u</span></div>
<div class="line"><a name="l00991"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gadcca446785b173a8d594c5f23cb5fc20">  991</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_BOFFREC(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_BOFFREC_SHIFT))&amp;CAN_CTRL1_BOFFREC_MASK)</span></div>
<div class="line"><a name="l00992"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga3f5256ab5fbe54468bce422ba7ee4fbf">  992</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_SMP_MASK                       0x80u</span></div>
<div class="line"><a name="l00993"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga51311c5bddb44be7525e317cde09d9b4">  993</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_SMP_SHIFT                      7u</span></div>
<div class="line"><a name="l00994"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga80c8c778b97a583b751b4c0fdef63bd7">  994</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_SMP_WIDTH                      1u</span></div>
<div class="line"><a name="l00995"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5d7c146788cd507627e53c660e0e7f67">  995</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_SMP(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_SMP_SHIFT))&amp;CAN_CTRL1_SMP_MASK)</span></div>
<div class="line"><a name="l00996"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5f1140aae7ce80eb8ee0793c3171f841">  996</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_RWRNMSK_MASK                   0x400u</span></div>
<div class="line"><a name="l00997"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaaaa2935c6f8490bc19c7514f9a3eea5c">  997</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_RWRNMSK_SHIFT                  10u</span></div>
<div class="line"><a name="l00998"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga94c6944b84136acd3520ecf05561a69f">  998</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_RWRNMSK_WIDTH                  1u</span></div>
<div class="line"><a name="l00999"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga4293aec6f02d9f6541f850b0db4a6de3">  999</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_RWRNMSK(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_RWRNMSK_SHIFT))&amp;CAN_CTRL1_RWRNMSK_MASK)</span></div>
<div class="line"><a name="l01000"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga87f6ef900cc1d1a39b28eb8ac2a47493"> 1000</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_TWRNMSK_MASK                   0x800u</span></div>
<div class="line"><a name="l01001"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf1bd84bad38306a14085dc57cb8728bf"> 1001</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_TWRNMSK_SHIFT                  11u</span></div>
<div class="line"><a name="l01002"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac5736b020b63e375c5bc96b2cf7962dc"> 1002</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_TWRNMSK_WIDTH                  1u</span></div>
<div class="line"><a name="l01003"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad790213c13d13d762cb506097dc4f439"> 1003</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_TWRNMSK(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_TWRNMSK_SHIFT))&amp;CAN_CTRL1_TWRNMSK_MASK)</span></div>
<div class="line"><a name="l01004"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6c3587074ec8b0646ec8c99f659bc90b"> 1004</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_LPB_MASK                       0x1000u</span></div>
<div class="line"><a name="l01005"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga61cd46b497234d979cda54fa0952b848"> 1005</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_LPB_SHIFT                      12u</span></div>
<div class="line"><a name="l01006"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae3e8112e6932299eeef9a848776ac218"> 1006</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_LPB_WIDTH                      1u</span></div>
<div class="line"><a name="l01007"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae18f765e2797cb4f448e25536a309093"> 1007</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_LPB(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_LPB_SHIFT))&amp;CAN_CTRL1_LPB_MASK)</span></div>
<div class="line"><a name="l01008"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga24eac1a19c79f750c2ed88506155179d"> 1008</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_CLKSRC_MASK                    0x2000u</span></div>
<div class="line"><a name="l01009"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaba9b9a37df4f732cbd5b994aafe50eed"> 1009</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_CLKSRC_SHIFT                   13u</span></div>
<div class="line"><a name="l01010"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gada01a0bdaa34d5ba115955f8b62113bc"> 1010</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_CLKSRC_WIDTH                   1u</span></div>
<div class="line"><a name="l01011"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2c5077f198d6c382780761923f168407"> 1011</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_CLKSRC(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_CLKSRC_SHIFT))&amp;CAN_CTRL1_CLKSRC_MASK)</span></div>
<div class="line"><a name="l01012"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga108c8ae37e8122ea29d48b9e68fbcc43"> 1012</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_ERRMSK_MASK                    0x4000u</span></div>
<div class="line"><a name="l01013"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga16b53de26664898f76f1cd545181782b"> 1013</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_ERRMSK_SHIFT                   14u</span></div>
<div class="line"><a name="l01014"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga592748a9f07e48ce0cc832fbd845f25f"> 1014</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_ERRMSK_WIDTH                   1u</span></div>
<div class="line"><a name="l01015"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga9f5bd9ca13909f4fdc536093afd818ab"> 1015</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_ERRMSK(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_ERRMSK_SHIFT))&amp;CAN_CTRL1_ERRMSK_MASK)</span></div>
<div class="line"><a name="l01016"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gafda1924bc397205b585b128187af9634"> 1016</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_BOFFMSK_MASK                   0x8000u</span></div>
<div class="line"><a name="l01017"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga9f3df553dda57c9cb36c599ee20bc598"> 1017</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_BOFFMSK_SHIFT                  15u</span></div>
<div class="line"><a name="l01018"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf1cd47e5f404a343b3f892d8473fbc6e"> 1018</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_BOFFMSK_WIDTH                  1u</span></div>
<div class="line"><a name="l01019"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae8dc6c41e47269932b1b29114cf7921e"> 1019</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_BOFFMSK(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_BOFFMSK_SHIFT))&amp;CAN_CTRL1_BOFFMSK_MASK)</span></div>
<div class="line"><a name="l01020"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga204a1f6435e791f02d599543020b4b15"> 1020</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PSEG2_MASK                     0x70000u</span></div>
<div class="line"><a name="l01021"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga667a8faa98245aa9fa5afc6e71b7f640"> 1021</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PSEG2_SHIFT                    16u</span></div>
<div class="line"><a name="l01022"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaadbd2f7c662f760571a7705ce5fbfbe3"> 1022</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PSEG2_WIDTH                    3u</span></div>
<div class="line"><a name="l01023"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga946e3c21fc4af7782950571c86ae9f91"> 1023</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PSEG2(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_PSEG2_SHIFT))&amp;CAN_CTRL1_PSEG2_MASK)</span></div>
<div class="line"><a name="l01024"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac32963f42638264064b58687c249c994"> 1024</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PSEG1_MASK                     0x380000u</span></div>
<div class="line"><a name="l01025"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gab92532aaca53b7fae9c2d9d7186e3a91"> 1025</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PSEG1_SHIFT                    19u</span></div>
<div class="line"><a name="l01026"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad937098c01d6ca6f75288a936a387894"> 1026</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PSEG1_WIDTH                    3u</span></div>
<div class="line"><a name="l01027"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga513ec9c9968b0f6971bdd54c2524d919"> 1027</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PSEG1(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_PSEG1_SHIFT))&amp;CAN_CTRL1_PSEG1_MASK)</span></div>
<div class="line"><a name="l01028"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga10512d44b72e4fcf8fff8052dba9fd3a"> 1028</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_RJW_MASK                       0xC00000u</span></div>
<div class="line"><a name="l01029"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6fbcc0f866380f763269138136a2a92e"> 1029</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_RJW_SHIFT                      22u</span></div>
<div class="line"><a name="l01030"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga73970e7dfcefb4da859bf1f0698bd063"> 1030</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_RJW_WIDTH                      2u</span></div>
<div class="line"><a name="l01031"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaa54623c269b62894c35c88d10102f17b"> 1031</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_RJW(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_RJW_SHIFT))&amp;CAN_CTRL1_RJW_MASK)</span></div>
<div class="line"><a name="l01032"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad8d384c87d48a3fc0b1ae52949823818"> 1032</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PRESDIV_MASK                   0xFF000000u</span></div>
<div class="line"><a name="l01033"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga762ed1bd89d4db4a6f34a12f8ae0afcf"> 1033</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PRESDIV_SHIFT                  24u</span></div>
<div class="line"><a name="l01034"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga0ba4cdf5800fb089754c4f513e6dd726"> 1034</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PRESDIV_WIDTH                  8u</span></div>
<div class="line"><a name="l01035"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga984ade68da6423e2afc012f0979221d7"> 1035</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PRESDIV(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_PRESDIV_SHIFT))&amp;CAN_CTRL1_PRESDIV_MASK)</span></div>
<div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<span class="comment">/* TIMER Bit Fields */</span></div>
<div class="line"><a name="l01037"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaa7323a19c6c05a13fdf8489331e9671f"> 1037</a></span>&#160;<span class="preprocessor">#define CAN_TIMER_TIMER_MASK                     0xFFFFu</span></div>
<div class="line"><a name="l01038"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac979f0c3637eddae258cc50c0e9bb9cf"> 1038</a></span>&#160;<span class="preprocessor">#define CAN_TIMER_TIMER_SHIFT                    0u</span></div>
<div class="line"><a name="l01039"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gab9f85c5846a7a17cec7a080bd2392c0c"> 1039</a></span>&#160;<span class="preprocessor">#define CAN_TIMER_TIMER_WIDTH                    16u</span></div>
<div class="line"><a name="l01040"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf7cbb5a3d2da0895f9e873b71d8c29e8"> 1040</a></span>&#160;<span class="preprocessor">#define CAN_TIMER_TIMER(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_TIMER_TIMER_SHIFT))&amp;CAN_TIMER_TIMER_MASK)</span></div>
<div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="comment">/* RXMGMASK Bit Fields */</span></div>
<div class="line"><a name="l01042"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2d7a5f68a7047b3c535a554cc113ef4b"> 1042</a></span>&#160;<span class="preprocessor">#define CAN_RXMGMASK_MG_MASK                     0xFFFFFFFFu</span></div>
<div class="line"><a name="l01043"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1ace67c70d9f25a27ca39ce78cb0034d"> 1043</a></span>&#160;<span class="preprocessor">#define CAN_RXMGMASK_MG_SHIFT                    0u</span></div>
<div class="line"><a name="l01044"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8cff1323638f0dbad55bd32ba8c9506a"> 1044</a></span>&#160;<span class="preprocessor">#define CAN_RXMGMASK_MG_WIDTH                    32u</span></div>
<div class="line"><a name="l01045"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2b21343a7f07965355955eaec76021dc"> 1045</a></span>&#160;<span class="preprocessor">#define CAN_RXMGMASK_MG(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_RXMGMASK_MG_SHIFT))&amp;CAN_RXMGMASK_MG_MASK)</span></div>
<div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;<span class="comment">/* RX14MASK Bit Fields */</span></div>
<div class="line"><a name="l01047"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga4687420a607d4279e24fa93f4b486ec3"> 1047</a></span>&#160;<span class="preprocessor">#define CAN_RX14MASK_RX14M_MASK                  0xFFFFFFFFu</span></div>
<div class="line"><a name="l01048"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga9e74b131e8180656fe9eb73191b73869"> 1048</a></span>&#160;<span class="preprocessor">#define CAN_RX14MASK_RX14M_SHIFT                 0u</span></div>
<div class="line"><a name="l01049"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gade5f1f3c4952d881e1ad1b4bac49b292"> 1049</a></span>&#160;<span class="preprocessor">#define CAN_RX14MASK_RX14M_WIDTH                 32u</span></div>
<div class="line"><a name="l01050"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga23bf60adcf45d8330ade3f9cb43578a6"> 1050</a></span>&#160;<span class="preprocessor">#define CAN_RX14MASK_RX14M(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_RX14MASK_RX14M_SHIFT))&amp;CAN_RX14MASK_RX14M_MASK)</span></div>
<div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="comment">/* RX15MASK Bit Fields */</span></div>
<div class="line"><a name="l01052"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf81f33076f662d5f4c737076e36e93b7"> 1052</a></span>&#160;<span class="preprocessor">#define CAN_RX15MASK_RX15M_MASK                  0xFFFFFFFFu</span></div>
<div class="line"><a name="l01053"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1420efdd894578fe2a31563c25b58e59"> 1053</a></span>&#160;<span class="preprocessor">#define CAN_RX15MASK_RX15M_SHIFT                 0u</span></div>
<div class="line"><a name="l01054"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga992426fa26785946c7f9d3335ce5adc1"> 1054</a></span>&#160;<span class="preprocessor">#define CAN_RX15MASK_RX15M_WIDTH                 32u</span></div>
<div class="line"><a name="l01055"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga38935337048fdd5cb3b222d00047f4fe"> 1055</a></span>&#160;<span class="preprocessor">#define CAN_RX15MASK_RX15M(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_RX15MASK_RX15M_SHIFT))&amp;CAN_RX15MASK_RX15M_MASK)</span></div>
<div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;<span class="comment">/* ECR Bit Fields */</span></div>
<div class="line"><a name="l01057"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae4da1b026e86291036b8b7d7e78bffa7"> 1057</a></span>&#160;<span class="preprocessor">#define CAN_ECR_TXERRCNT_MASK                    0xFFu</span></div>
<div class="line"><a name="l01058"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga4f1e9e374563ef6c0502d1a441caf396"> 1058</a></span>&#160;<span class="preprocessor">#define CAN_ECR_TXERRCNT_SHIFT                   0u</span></div>
<div class="line"><a name="l01059"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad40d083f93f1aa2fe2ed83f5e2d81dee"> 1059</a></span>&#160;<span class="preprocessor">#define CAN_ECR_TXERRCNT_WIDTH                   8u</span></div>
<div class="line"><a name="l01060"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga64aaa4f8bafb2c1e5e79adf2acdc50fb"> 1060</a></span>&#160;<span class="preprocessor">#define CAN_ECR_TXERRCNT(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ECR_TXERRCNT_SHIFT))&amp;CAN_ECR_TXERRCNT_MASK)</span></div>
<div class="line"><a name="l01061"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaed0f3cf7cea69b12a5166e67ad58b98e"> 1061</a></span>&#160;<span class="preprocessor">#define CAN_ECR_RXERRCNT_MASK                    0xFF00u</span></div>
<div class="line"><a name="l01062"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8211d5f10448105a549f3f4085813922"> 1062</a></span>&#160;<span class="preprocessor">#define CAN_ECR_RXERRCNT_SHIFT                   8u</span></div>
<div class="line"><a name="l01063"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga7c409b7a44b10df8fcb7946ef918bfa6"> 1063</a></span>&#160;<span class="preprocessor">#define CAN_ECR_RXERRCNT_WIDTH                   8u</span></div>
<div class="line"><a name="l01064"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gadbfcb3b6cf61b7a16a75f31d40cab98c"> 1064</a></span>&#160;<span class="preprocessor">#define CAN_ECR_RXERRCNT(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ECR_RXERRCNT_SHIFT))&amp;CAN_ECR_RXERRCNT_MASK)</span></div>
<div class="line"><a name="l01065"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga4e4d353d8ea7afb7f2a3c3fa0713087d"> 1065</a></span>&#160;<span class="preprocessor">#define CAN_ECR_TXERRCNT_FAST_MASK               0xFF0000u</span></div>
<div class="line"><a name="l01066"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga0594d718b2edbec48b8b3c74ea2fd114"> 1066</a></span>&#160;<span class="preprocessor">#define CAN_ECR_TXERRCNT_FAST_SHIFT              16u</span></div>
<div class="line"><a name="l01067"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gabb8a043483a64be92317f7c0586f4600"> 1067</a></span>&#160;<span class="preprocessor">#define CAN_ECR_TXERRCNT_FAST_WIDTH              8u</span></div>
<div class="line"><a name="l01068"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf055aaca1d3b2fb20edf1b6825aac6d7"> 1068</a></span>&#160;<span class="preprocessor">#define CAN_ECR_TXERRCNT_FAST(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ECR_TXERRCNT_FAST_SHIFT))&amp;CAN_ECR_TXERRCNT_FAST_MASK)</span></div>
<div class="line"><a name="l01069"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf4273c0d85ab83598e88a4e81b5df320"> 1069</a></span>&#160;<span class="preprocessor">#define CAN_ECR_RXERRCNT_FAST_MASK               0xFF000000u</span></div>
<div class="line"><a name="l01070"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga723e6e34eb2a142b74e264fccb74e13e"> 1070</a></span>&#160;<span class="preprocessor">#define CAN_ECR_RXERRCNT_FAST_SHIFT              24u</span></div>
<div class="line"><a name="l01071"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga79ca6d44a05f3974f574a881642dd2ba"> 1071</a></span>&#160;<span class="preprocessor">#define CAN_ECR_RXERRCNT_FAST_WIDTH              8u</span></div>
<div class="line"><a name="l01072"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae52e716e01af19c80d83c967b1ff653a"> 1072</a></span>&#160;<span class="preprocessor">#define CAN_ECR_RXERRCNT_FAST(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ECR_RXERRCNT_FAST_SHIFT))&amp;CAN_ECR_RXERRCNT_FAST_MASK)</span></div>
<div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;<span class="comment">/* ESR1 Bit Fields */</span></div>
<div class="line"><a name="l01074"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga18448e13304efd0d4fe37d26c60c3a05"> 1074</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_ERRINT_MASK                     0x2u</span></div>
<div class="line"><a name="l01075"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gacee94f8f13909a6e02234076eecda564"> 1075</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_ERRINT_SHIFT                    1u</span></div>
<div class="line"><a name="l01076"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaba532ff4cd0eff402f08eacf1f333f3f"> 1076</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_ERRINT_WIDTH                    1u</span></div>
<div class="line"><a name="l01077"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga58609d99d3929630087de58539e00743"> 1077</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_ERRINT(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_ERRINT_SHIFT))&amp;CAN_ESR1_ERRINT_MASK)</span></div>
<div class="line"><a name="l01078"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga0f997f1d2ad00476745755aa74ce5084"> 1078</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_BOFFINT_MASK                    0x4u</span></div>
<div class="line"><a name="l01079"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5e04e60e6627e38eaf02023308703a2e"> 1079</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_BOFFINT_SHIFT                   2u</span></div>
<div class="line"><a name="l01080"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae8f87f324cc4ce133f0f4db381ec79bf"> 1080</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_BOFFINT_WIDTH                   1u</span></div>
<div class="line"><a name="l01081"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6d893659f78faeeb99ad88aed8626b89"> 1081</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_BOFFINT(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_BOFFINT_SHIFT))&amp;CAN_ESR1_BOFFINT_MASK)</span></div>
<div class="line"><a name="l01082"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga246ad2ff9dd50d1d6b931b5e42ef90b3"> 1082</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_RX_MASK                         0x8u</span></div>
<div class="line"><a name="l01083"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5f5f765579cea7bfb561f84e62b96623"> 1083</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_RX_SHIFT                        3u</span></div>
<div class="line"><a name="l01084"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gabe43b3400a795bf9847880417763e8de"> 1084</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_RX_WIDTH                        1u</span></div>
<div class="line"><a name="l01085"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaac7a90422c4b33dc81179e56f867599d"> 1085</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_RX(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_RX_SHIFT))&amp;CAN_ESR1_RX_MASK)</span></div>
<div class="line"><a name="l01086"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6c81fa9d3bec21a97a304319968216a8"> 1086</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_FLTCONF_MASK                    0x30u</span></div>
<div class="line"><a name="l01087"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gadb93c702b83c1240d7b1a07fba1b33a3"> 1087</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_FLTCONF_SHIFT                   4u</span></div>
<div class="line"><a name="l01088"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga617723e41e71e7631ca688d790f42311"> 1088</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_FLTCONF_WIDTH                   2u</span></div>
<div class="line"><a name="l01089"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga280fd558442e907a131d0156629c9a9c"> 1089</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_FLTCONF(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_FLTCONF_SHIFT))&amp;CAN_ESR1_FLTCONF_MASK)</span></div>
<div class="line"><a name="l01090"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga29052f7ad6fc3da4cbcd9dce8ffa59f5"> 1090</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_TX_MASK                         0x40u</span></div>
<div class="line"><a name="l01091"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga054c570f7af7ef5b09d3d5f5b3edaa3e"> 1091</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_TX_SHIFT                        6u</span></div>
<div class="line"><a name="l01092"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad2ead39fef813161bda231a7d071d247"> 1092</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_TX_WIDTH                        1u</span></div>
<div class="line"><a name="l01093"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaa5bf87cd4d633446d57467676d001383"> 1093</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_TX(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_TX_SHIFT))&amp;CAN_ESR1_TX_MASK)</span></div>
<div class="line"><a name="l01094"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga68402932c750edd9ad719585c3be03d2"> 1094</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_IDLE_MASK                       0x80u</span></div>
<div class="line"><a name="l01095"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1eccf60cd0f2bf9a3a426f1ff05f8869"> 1095</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_IDLE_SHIFT                      7u</span></div>
<div class="line"><a name="l01096"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga330f06d0ac6b49d9fd678540268d5728"> 1096</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_IDLE_WIDTH                      1u</span></div>
<div class="line"><a name="l01097"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gafaa9b706ec3fceebaa9315a30df1878c"> 1097</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_IDLE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_IDLE_SHIFT))&amp;CAN_ESR1_IDLE_MASK)</span></div>
<div class="line"><a name="l01098"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga805a12fba10c76a26fddedeb8634bbe6"> 1098</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_RXWRN_MASK                      0x100u</span></div>
<div class="line"><a name="l01099"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga879a6ef8506f66a73cfc185d6814ee4e"> 1099</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_RXWRN_SHIFT                     8u</span></div>
<div class="line"><a name="l01100"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga10a17ec1b7c4f4656e920dec79edaef2"> 1100</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_RXWRN_WIDTH                     1u</span></div>
<div class="line"><a name="l01101"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gade574ca5afc974198499bd11bd198ff2"> 1101</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_RXWRN(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_RXWRN_SHIFT))&amp;CAN_ESR1_RXWRN_MASK)</span></div>
<div class="line"><a name="l01102"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga62d716c6701375e3106853152e62a312"> 1102</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_TXWRN_MASK                      0x200u</span></div>
<div class="line"><a name="l01103"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga62114b41b2b2c5fb95cedde48d06d361"> 1103</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_TXWRN_SHIFT                     9u</span></div>
<div class="line"><a name="l01104"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf2aa4ccb1bf239073cec900162f4e82b"> 1104</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_TXWRN_WIDTH                     1u</span></div>
<div class="line"><a name="l01105"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6453b62a6be32eee717af1077a723306"> 1105</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_TXWRN(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_TXWRN_SHIFT))&amp;CAN_ESR1_TXWRN_MASK)</span></div>
<div class="line"><a name="l01106"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8af394ab6bb4356bc5fa71e2278332ad"> 1106</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_STFERR_MASK                     0x400u</span></div>
<div class="line"><a name="l01107"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5f22b1b4cc45dbd63a5adb638b7c61a2"> 1107</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_STFERR_SHIFT                    10u</span></div>
<div class="line"><a name="l01108"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga9e62974140ed4f8be385583a5026e460"> 1108</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_STFERR_WIDTH                    1u</span></div>
<div class="line"><a name="l01109"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1d6c6656b9644a35efcada8f20a356d9"> 1109</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_STFERR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_STFERR_SHIFT))&amp;CAN_ESR1_STFERR_MASK)</span></div>
<div class="line"><a name="l01110"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga85fea1af50a657cc862d71d166949cbd"> 1110</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_FRMERR_MASK                     0x800u</span></div>
<div class="line"><a name="l01111"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga0efc518d9eecfd7ed1eaefac3fd8ec23"> 1111</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_FRMERR_SHIFT                    11u</span></div>
<div class="line"><a name="l01112"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaa340ac2c608fbd96bc89508d94092c11"> 1112</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_FRMERR_WIDTH                    1u</span></div>
<div class="line"><a name="l01113"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga7a967e12421889ffc0749fa6834898ce"> 1113</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_FRMERR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_FRMERR_SHIFT))&amp;CAN_ESR1_FRMERR_MASK)</span></div>
<div class="line"><a name="l01114"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaaafa0a40c19015f5bc060267b18f2433"> 1114</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_CRCERR_MASK                     0x1000u</span></div>
<div class="line"><a name="l01115"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1df87f92bcad133cc7c2677958c95ce4"> 1115</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_CRCERR_SHIFT                    12u</span></div>
<div class="line"><a name="l01116"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae2c9343c9b142ed6ee2fdddadf5a100c"> 1116</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_CRCERR_WIDTH                    1u</span></div>
<div class="line"><a name="l01117"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga67ada6cca36875fac8f1cdbc7e0e47b9"> 1117</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_CRCERR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_CRCERR_SHIFT))&amp;CAN_ESR1_CRCERR_MASK)</span></div>
<div class="line"><a name="l01118"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga10e077761a90dda3310ffc53a98569a7"> 1118</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_ACKERR_MASK                     0x2000u</span></div>
<div class="line"><a name="l01119"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gabe4b1042038801b2ec9d302339d6869b"> 1119</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_ACKERR_SHIFT                    13u</span></div>
<div class="line"><a name="l01120"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8cc0dc00d66265fb049edfe78a0e99d9"> 1120</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_ACKERR_WIDTH                    1u</span></div>
<div class="line"><a name="l01121"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga7054984053d1e87496bc6c8b551ff09b"> 1121</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_ACKERR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_ACKERR_SHIFT))&amp;CAN_ESR1_ACKERR_MASK)</span></div>
<div class="line"><a name="l01122"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gadd6b78abb7a9321af68208f318c7c116"> 1122</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_BIT0ERR_MASK                    0x4000u</span></div>
<div class="line"><a name="l01123"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga949e83e6333f8b4ddd5b2fb77585e2e9"> 1123</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_BIT0ERR_SHIFT                   14u</span></div>
<div class="line"><a name="l01124"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae455b7d8692c87c0118b3d75a45983cc"> 1124</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_BIT0ERR_WIDTH                   1u</span></div>
<div class="line"><a name="l01125"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaa1c8b57b1fdfb0f0493d0e9c13ca4d3c"> 1125</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_BIT0ERR(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_BIT0ERR_SHIFT))&amp;CAN_ESR1_BIT0ERR_MASK)</span></div>
<div class="line"><a name="l01126"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8a260202c5a157354042a1fba8cbc882"> 1126</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_BIT1ERR_MASK                    0x8000u</span></div>
<div class="line"><a name="l01127"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2118504746ecc7ba810d5ed44dd7c31f"> 1127</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_BIT1ERR_SHIFT                   15u</span></div>
<div class="line"><a name="l01128"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga35914593a2c21bd18f15478fcb4a3b04"> 1128</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_BIT1ERR_WIDTH                   1u</span></div>
<div class="line"><a name="l01129"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac50dc3655aa3483ccb1a465c9338620f"> 1129</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_BIT1ERR(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_BIT1ERR_SHIFT))&amp;CAN_ESR1_BIT1ERR_MASK)</span></div>
<div class="line"><a name="l01130"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf0e71745a764581c68a93feef2db8602"> 1130</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_RWRNINT_MASK                    0x10000u</span></div>
<div class="line"><a name="l01131"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gafcbf44277d9766061369a79e2ff761a2"> 1131</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_RWRNINT_SHIFT                   16u</span></div>
<div class="line"><a name="l01132"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga3df47e3494cf35ed3c0560fcb276b4e4"> 1132</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_RWRNINT_WIDTH                   1u</span></div>
<div class="line"><a name="l01133"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad4786fdb84553aef3953ab49c79d5f36"> 1133</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_RWRNINT(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_RWRNINT_SHIFT))&amp;CAN_ESR1_RWRNINT_MASK)</span></div>
<div class="line"><a name="l01134"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf6b96813ed300d4649d7daec40351861"> 1134</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_TWRNINT_MASK                    0x20000u</span></div>
<div class="line"><a name="l01135"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga651c6aee47d004060a9dbc10369cf784"> 1135</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_TWRNINT_SHIFT                   17u</span></div>
<div class="line"><a name="l01136"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaac13672fc76159c28d1e450ba88db53d"> 1136</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_TWRNINT_WIDTH                   1u</span></div>
<div class="line"><a name="l01137"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga613a68f6979e2a2ddef3a23e92ab1d72"> 1137</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_TWRNINT(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_TWRNINT_SHIFT))&amp;CAN_ESR1_TWRNINT_MASK)</span></div>
<div class="line"><a name="l01138"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga908135f00230ede2890a9db408908d34"> 1138</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_SYNCH_MASK                      0x40000u</span></div>
<div class="line"><a name="l01139"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2bd04d8052247b76f7bde4e6d936c0ac"> 1139</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_SYNCH_SHIFT                     18u</span></div>
<div class="line"><a name="l01140"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga76ff275552c8d1bfc70251ec93fd4582"> 1140</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_SYNCH_WIDTH                     1u</span></div>
<div class="line"><a name="l01141"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1c0387fdd83af34f471fc4776557cdfb"> 1141</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_SYNCH(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_SYNCH_SHIFT))&amp;CAN_ESR1_SYNCH_MASK)</span></div>
<div class="line"><a name="l01142"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gacc187e03ab8b0ad446e8b2d61e9efd85"> 1142</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_BOFFDONEINT_MASK                0x80000u</span></div>
<div class="line"><a name="l01143"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad6282ede6a2a673a6176e35ef753fef7"> 1143</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_BOFFDONEINT_SHIFT               19u</span></div>
<div class="line"><a name="l01144"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac7ae1193d6adfce9a6852751d875e8f3"> 1144</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_BOFFDONEINT_WIDTH               1u</span></div>
<div class="line"><a name="l01145"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae9c7d4342a5e9463d48090a0e4dbf2d7"> 1145</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_BOFFDONEINT(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_BOFFDONEINT_SHIFT))&amp;CAN_ESR1_BOFFDONEINT_MASK)</span></div>
<div class="line"><a name="l01146"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaa207169406659634bb5c4b0119f691e2"> 1146</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_ERRINT_FAST_MASK                0x100000u</span></div>
<div class="line"><a name="l01147"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga987079eb62436d3402a91fe2590007b4"> 1147</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_ERRINT_FAST_SHIFT               20u</span></div>
<div class="line"><a name="l01148"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6bf2a2cfa479c99409e344058b5e58b0"> 1148</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_ERRINT_FAST_WIDTH               1u</span></div>
<div class="line"><a name="l01149"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga0464c8263306810a523034921d86d610"> 1149</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_ERRINT_FAST(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_ERRINT_FAST_SHIFT))&amp;CAN_ESR1_ERRINT_FAST_MASK)</span></div>
<div class="line"><a name="l01150"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga23d9babcfaa0485d54b43a5482f5cffd"> 1150</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_ERROVR_MASK                     0x200000u</span></div>
<div class="line"><a name="l01151"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga4246c8c04625772797192d6b2cf0abbf"> 1151</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_ERROVR_SHIFT                    21u</span></div>
<div class="line"><a name="l01152"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1a4bc19191c5e4f9bf0e227765e7fd54"> 1152</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_ERROVR_WIDTH                    1u</span></div>
<div class="line"><a name="l01153"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga4f37db3706718dbdc6ed1529a1e95d43"> 1153</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_ERROVR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_ERROVR_SHIFT))&amp;CAN_ESR1_ERROVR_MASK)</span></div>
<div class="line"><a name="l01154"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga3970b13d59729690e323290255c65245"> 1154</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_STFERR_FAST_MASK                0x4000000u</span></div>
<div class="line"><a name="l01155"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga4e50641748ad6396327697dd8e571d0e"> 1155</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_STFERR_FAST_SHIFT               26u</span></div>
<div class="line"><a name="l01156"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1ce8e05e322471f64e6372bf2f9a0aef"> 1156</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_STFERR_FAST_WIDTH               1u</span></div>
<div class="line"><a name="l01157"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5692d6f8748c2bb33a4df3b510ca14a0"> 1157</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_STFERR_FAST(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_STFERR_FAST_SHIFT))&amp;CAN_ESR1_STFERR_FAST_MASK)</span></div>
<div class="line"><a name="l01158"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad7b48fcc1cc368fcfa45b15c46275e1e"> 1158</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_FRMERR_FAST_MASK                0x8000000u</span></div>
<div class="line"><a name="l01159"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga7edc93798074cbaeaa0ecbba27bbcf3c"> 1159</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_FRMERR_FAST_SHIFT               27u</span></div>
<div class="line"><a name="l01160"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga4d32d71eb7fad66c07ef2165cc9a64d9"> 1160</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_FRMERR_FAST_WIDTH               1u</span></div>
<div class="line"><a name="l01161"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga522eed31b64adb862c2a7c82ca348df5"> 1161</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_FRMERR_FAST(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_FRMERR_FAST_SHIFT))&amp;CAN_ESR1_FRMERR_FAST_MASK)</span></div>
<div class="line"><a name="l01162"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga339bced7cf644ae7324cbda147a43136"> 1162</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_CRCERR_FAST_MASK                0x10000000u</span></div>
<div class="line"><a name="l01163"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae49b2e895e31c050f7f856e0b80d635d"> 1163</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_CRCERR_FAST_SHIFT               28u</span></div>
<div class="line"><a name="l01164"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga144bef7e6cc4bb56cde18462a5ff3dc5"> 1164</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_CRCERR_FAST_WIDTH               1u</span></div>
<div class="line"><a name="l01165"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga633907cd82af5d4f1f017adb7ffbd045"> 1165</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_CRCERR_FAST(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_CRCERR_FAST_SHIFT))&amp;CAN_ESR1_CRCERR_FAST_MASK)</span></div>
<div class="line"><a name="l01166"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga32702ffebc21529b3502c8a9e4175b45"> 1166</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_BIT0ERR_FAST_MASK               0x40000000u</span></div>
<div class="line"><a name="l01167"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga0b5a9289aff2f78c0b3468275a37e129"> 1167</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_BIT0ERR_FAST_SHIFT              30u</span></div>
<div class="line"><a name="l01168"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae20ad91bbfa4b7b40a250524bbfff936"> 1168</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_BIT0ERR_FAST_WIDTH              1u</span></div>
<div class="line"><a name="l01169"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6d47ec8f0f526fe011bdb37e197afd14"> 1169</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_BIT0ERR_FAST(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_BIT0ERR_FAST_SHIFT))&amp;CAN_ESR1_BIT0ERR_FAST_MASK)</span></div>
<div class="line"><a name="l01170"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gafe38efae9709dfcc76b69391734ed675"> 1170</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_BIT1ERR_FAST_MASK               0x80000000u</span></div>
<div class="line"><a name="l01171"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5ea2a5e68758bad3e762abd3325805ca"> 1171</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_BIT1ERR_FAST_SHIFT              31u</span></div>
<div class="line"><a name="l01172"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga38a2663b356b3e3c983662138c551608"> 1172</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_BIT1ERR_FAST_WIDTH              1u</span></div>
<div class="line"><a name="l01173"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gacb4e3d26b27677d57640726ad24f0e01"> 1173</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_BIT1ERR_FAST(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_BIT1ERR_FAST_SHIFT))&amp;CAN_ESR1_BIT1ERR_FAST_MASK)</span></div>
<div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;<span class="comment">/* IMASK1 Bit Fields */</span></div>
<div class="line"><a name="l01175"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6312052ac35a0cc15147d327c34f0eaa"> 1175</a></span>&#160;<span class="preprocessor">#define CAN_IMASK1_BUF31TO0M_MASK                0xFFFFFFFFu</span></div>
<div class="line"><a name="l01176"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf2f9432da850232fc18a714e3b24da4d"> 1176</a></span>&#160;<span class="preprocessor">#define CAN_IMASK1_BUF31TO0M_SHIFT               0u</span></div>
<div class="line"><a name="l01177"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gabcc0a404b02ea4c2c356f96ba641f64e"> 1177</a></span>&#160;<span class="preprocessor">#define CAN_IMASK1_BUF31TO0M_WIDTH               32u</span></div>
<div class="line"><a name="l01178"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae3fd132c04f9f55144b0ec2caf479f90"> 1178</a></span>&#160;<span class="preprocessor">#define CAN_IMASK1_BUF31TO0M(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_IMASK1_BUF31TO0M_SHIFT))&amp;CAN_IMASK1_BUF31TO0M_MASK)</span></div>
<div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;<span class="comment">/* IFLAG1 Bit Fields */</span></div>
<div class="line"><a name="l01180"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5d36a4819a3f3bf511cea99565f3e852"> 1180</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF0I_MASK                    0x1u</span></div>
<div class="line"><a name="l01181"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae705acf892fbfc2484510abc75a3ef18"> 1181</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF0I_SHIFT                   0u</span></div>
<div class="line"><a name="l01182"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga489ab92f32effae5a886204dea81ff4c"> 1182</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF0I_WIDTH                   1u</span></div>
<div class="line"><a name="l01183"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga73941b8d3e4d567ed74ece1f8d4958e3"> 1183</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF0I(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_IFLAG1_BUF0I_SHIFT))&amp;CAN_IFLAG1_BUF0I_MASK)</span></div>
<div class="line"><a name="l01184"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1ea95efbf4b491b30529894ea5fd1e70"> 1184</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF4TO1I_MASK                 0x1Eu</span></div>
<div class="line"><a name="l01185"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga51d99b1c0de884a6dda6fba3e6826284"> 1185</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF4TO1I_SHIFT                1u</span></div>
<div class="line"><a name="l01186"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gab8dc8a80d78e83718dfecc63485420dd"> 1186</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF4TO1I_WIDTH                4u</span></div>
<div class="line"><a name="l01187"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga9e9f76f73c78d9858547491a2ea951b0"> 1187</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF4TO1I(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_IFLAG1_BUF4TO1I_SHIFT))&amp;CAN_IFLAG1_BUF4TO1I_MASK)</span></div>
<div class="line"><a name="l01188"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5ba2a22d90a915a0504e74e0be2ae46e"> 1188</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF5I_MASK                    0x20u</span></div>
<div class="line"><a name="l01189"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga4eef45eb97993797f0e4d25d84ae98ae"> 1189</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF5I_SHIFT                   5u</span></div>
<div class="line"><a name="l01190"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8c2e7ef7b72369a5b50858914dde6635"> 1190</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF5I_WIDTH                   1u</span></div>
<div class="line"><a name="l01191"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5a9fd5d18422f31b59b1b5cdc983ea88"> 1191</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF5I(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_IFLAG1_BUF5I_SHIFT))&amp;CAN_IFLAG1_BUF5I_MASK)</span></div>
<div class="line"><a name="l01192"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga0aec3c62d96f6f8e8afd046065838df7"> 1192</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF6I_MASK                    0x40u</span></div>
<div class="line"><a name="l01193"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac3a088607f853fdddfc0011293e1c336"> 1193</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF6I_SHIFT                   6u</span></div>
<div class="line"><a name="l01194"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5eee1229b6f1e6cbb608637798f40574"> 1194</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF6I_WIDTH                   1u</span></div>
<div class="line"><a name="l01195"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga86b673924b7eb5e2556b6adbff6070fd"> 1195</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF6I(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_IFLAG1_BUF6I_SHIFT))&amp;CAN_IFLAG1_BUF6I_MASK)</span></div>
<div class="line"><a name="l01196"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gacc148d0c9e26a80f08110dc2c5045809"> 1196</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF7I_MASK                    0x80u</span></div>
<div class="line"><a name="l01197"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga327609a9678df5c8c34053d43b550422"> 1197</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF7I_SHIFT                   7u</span></div>
<div class="line"><a name="l01198"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6a4d067d3f4d126a3673bc427bc24c1d"> 1198</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF7I_WIDTH                   1u</span></div>
<div class="line"><a name="l01199"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga473442743e68ba79c0e1fb04562c174d"> 1199</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF7I(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_IFLAG1_BUF7I_SHIFT))&amp;CAN_IFLAG1_BUF7I_MASK)</span></div>
<div class="line"><a name="l01200"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga70c705b79c7bd7451ebdee6bc0ba6f1c"> 1200</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF31TO8I_MASK                0xFFFFFF00u</span></div>
<div class="line"><a name="l01201"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaeb0d9f42c855b318796736ab6cc2de75"> 1201</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF31TO8I_SHIFT               8u</span></div>
<div class="line"><a name="l01202"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga63e61d14e663185e0b3438d04803749c"> 1202</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF31TO8I_WIDTH               24u</span></div>
<div class="line"><a name="l01203"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga22a62374730326e442c1217c35584256"> 1203</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF31TO8I(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_IFLAG1_BUF31TO8I_SHIFT))&amp;CAN_IFLAG1_BUF31TO8I_MASK)</span></div>
<div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;<span class="comment">/* CTRL2 Bit Fields */</span></div>
<div class="line"><a name="l01205"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga255ab1d35cde66e8b6d33ba97341ffa1"> 1205</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_EDFLTDIS_MASK                  0x800u</span></div>
<div class="line"><a name="l01206"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2831ae01e35f429e907332821e597472"> 1206</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_EDFLTDIS_SHIFT                 11u</span></div>
<div class="line"><a name="l01207"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad438f51370821fcaec0c4010122de705"> 1207</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_EDFLTDIS_WIDTH                 1u</span></div>
<div class="line"><a name="l01208"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gacffb5a0e7e0a25e37fd4ee6b49e6144a"> 1208</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_EDFLTDIS(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL2_EDFLTDIS_SHIFT))&amp;CAN_CTRL2_EDFLTDIS_MASK)</span></div>
<div class="line"><a name="l01209"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gafe9181e468cdc084be268f50c973bd74"> 1209</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_ISOCANFDEN_MASK                0x1000u</span></div>
<div class="line"><a name="l01210"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaaa6701c8e634af4c97cb961a4a866c43"> 1210</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_ISOCANFDEN_SHIFT               12u</span></div>
<div class="line"><a name="l01211"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac2edd1e1581ef199d1cff67bc0dcd11e"> 1211</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_ISOCANFDEN_WIDTH               1u</span></div>
<div class="line"><a name="l01212"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad448b2cac3009b2af1d90a5ce8969511"> 1212</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_ISOCANFDEN(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL2_ISOCANFDEN_SHIFT))&amp;CAN_CTRL2_ISOCANFDEN_MASK)</span></div>
<div class="line"><a name="l01213"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga3ddba7226a6ef6e03c7c371dfc5c0122"> 1213</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_PREXCEN_MASK                   0x4000u</span></div>
<div class="line"><a name="l01214"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5ee9a81f43f14f7c7b348230ca7deba7"> 1214</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_PREXCEN_SHIFT                  14u</span></div>
<div class="line"><a name="l01215"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga7f9cd922d6ab47386d360b0aee03535b"> 1215</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_PREXCEN_WIDTH                  1u</span></div>
<div class="line"><a name="l01216"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga95d6ec17e8bb32821aba56828473eea7"> 1216</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_PREXCEN(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL2_PREXCEN_SHIFT))&amp;CAN_CTRL2_PREXCEN_MASK)</span></div>
<div class="line"><a name="l01217"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga648be5db9c6eb1b99cecfdb911826488"> 1217</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_TIMER_SRC_MASK                 0x8000u</span></div>
<div class="line"><a name="l01218"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga0b6ef1cdca0d4538dc1dc1dadde3d8e7"> 1218</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_TIMER_SRC_SHIFT                15u</span></div>
<div class="line"><a name="l01219"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga861ddca6e3641875f316242a74bddd52"> 1219</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_TIMER_SRC_WIDTH                1u</span></div>
<div class="line"><a name="l01220"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6914e764ebc6cfb89f5d804d16a336fa"> 1220</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_TIMER_SRC(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL2_TIMER_SRC_SHIFT))&amp;CAN_CTRL2_TIMER_SRC_MASK)</span></div>
<div class="line"><a name="l01221"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gacf49e8d44f1f8993cda6e29a36c7a90f"> 1221</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_EACEN_MASK                     0x10000u</span></div>
<div class="line"><a name="l01222"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae0e425b33b8b975d6a33b8e090e040e8"> 1222</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_EACEN_SHIFT                    16u</span></div>
<div class="line"><a name="l01223"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga0eb99929410d9f084d4978270a85f6c6"> 1223</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_EACEN_WIDTH                    1u</span></div>
<div class="line"><a name="l01224"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2b2bdb7ef61b03e9febd95f5b9638ae1"> 1224</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_EACEN(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL2_EACEN_SHIFT))&amp;CAN_CTRL2_EACEN_MASK)</span></div>
<div class="line"><a name="l01225"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5776a65b75ea42afc810081a66d4e1b4"> 1225</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_RRS_MASK                       0x20000u</span></div>
<div class="line"><a name="l01226"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga143cc0bdd4c88978ccbe42849d3fc038"> 1226</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_RRS_SHIFT                      17u</span></div>
<div class="line"><a name="l01227"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga801cd92087fd5f7a9390e31df7c7f0ce"> 1227</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_RRS_WIDTH                      1u</span></div>
<div class="line"><a name="l01228"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad6e1c431bf64441d368e11c06dc070a6"> 1228</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_RRS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL2_RRS_SHIFT))&amp;CAN_CTRL2_RRS_MASK)</span></div>
<div class="line"><a name="l01229"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga7f07676c379363d679cfcb6c362e1cc6"> 1229</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_MRP_MASK                       0x40000u</span></div>
<div class="line"><a name="l01230"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga868c342244c921f9824c4d0c172f4081"> 1230</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_MRP_SHIFT                      18u</span></div>
<div class="line"><a name="l01231"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga0451ca425fd08364b1be8df0ecc29a46"> 1231</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_MRP_WIDTH                      1u</span></div>
<div class="line"><a name="l01232"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gadf5c8fb098561087258f675bb458b6db"> 1232</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_MRP(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL2_MRP_SHIFT))&amp;CAN_CTRL2_MRP_MASK)</span></div>
<div class="line"><a name="l01233"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga50bd2b3ca86be2357515614d717e8167"> 1233</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_TASD_MASK                      0xF80000u</span></div>
<div class="line"><a name="l01234"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac9265ea7ee9b07803fdb62c92aa85ea0"> 1234</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_TASD_SHIFT                     19u</span></div>
<div class="line"><a name="l01235"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac5547ee6a38933ee55d27195b7d43eb6"> 1235</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_TASD_WIDTH                     5u</span></div>
<div class="line"><a name="l01236"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf3ad35b3f0ed4a3a4fea9d9fff938109"> 1236</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_TASD(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL2_TASD_SHIFT))&amp;CAN_CTRL2_TASD_MASK)</span></div>
<div class="line"><a name="l01237"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2cf8e472f27dccf6b1e9b9af80f76542"> 1237</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_RFFN_MASK                      0xF000000u</span></div>
<div class="line"><a name="l01238"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga573803e007b6904ec3b8c5ab45acf33e"> 1238</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_RFFN_SHIFT                     24u</span></div>
<div class="line"><a name="l01239"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga32b384fd5f8a6c7ee7e3d35ae129be9e"> 1239</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_RFFN_WIDTH                     4u</span></div>
<div class="line"><a name="l01240"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga74a275be00e2474d0621b2f09968440c"> 1240</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_RFFN(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL2_RFFN_SHIFT))&amp;CAN_CTRL2_RFFN_MASK)</span></div>
<div class="line"><a name="l01241"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga57d4203e1256d40017f0e1243d54d6e3"> 1241</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_BOFFDONEMSK_MASK               0x40000000u</span></div>
<div class="line"><a name="l01242"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5323ab2c38c1c4c2f3ae6c8231dd81f2"> 1242</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_BOFFDONEMSK_SHIFT              30u</span></div>
<div class="line"><a name="l01243"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1b3aab17feda786a4cb722ffdab22e89"> 1243</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_BOFFDONEMSK_WIDTH              1u</span></div>
<div class="line"><a name="l01244"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2443bdbe3553e5ed5ffbbd4060753b68"> 1244</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_BOFFDONEMSK(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL2_BOFFDONEMSK_SHIFT))&amp;CAN_CTRL2_BOFFDONEMSK_MASK)</span></div>
<div class="line"><a name="l01245"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5d1fee40eeba5dd5d8d230dd4e1422a5"> 1245</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_ERRMSK_FAST_MASK               0x80000000u</span></div>
<div class="line"><a name="l01246"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga30d5bba8df1805c1a28d7b1be5d42d8b"> 1246</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_ERRMSK_FAST_SHIFT              31u</span></div>
<div class="line"><a name="l01247"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaba958a14e694c0a0c16f08f41cae4475"> 1247</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_ERRMSK_FAST_WIDTH              1u</span></div>
<div class="line"><a name="l01248"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga0ec835f130ae0d3f219a3d800a059b41"> 1248</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_ERRMSK_FAST(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL2_ERRMSK_FAST_SHIFT))&amp;CAN_CTRL2_ERRMSK_FAST_MASK)</span></div>
<div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;<span class="comment">/* ESR2 Bit Fields */</span></div>
<div class="line"><a name="l01250"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8e8d269c3e59c20582dd8d0c5ea07daf"> 1250</a></span>&#160;<span class="preprocessor">#define CAN_ESR2_IMB_MASK                        0x2000u</span></div>
<div class="line"><a name="l01251"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac5b6c49733501a621096ab8226acafd0"> 1251</a></span>&#160;<span class="preprocessor">#define CAN_ESR2_IMB_SHIFT                       13u</span></div>
<div class="line"><a name="l01252"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga7e864f04e95a970352b987ace28b43dc"> 1252</a></span>&#160;<span class="preprocessor">#define CAN_ESR2_IMB_WIDTH                       1u</span></div>
<div class="line"><a name="l01253"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gafc2fcffc8e22939a00461e21a9c4acb9"> 1253</a></span>&#160;<span class="preprocessor">#define CAN_ESR2_IMB(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR2_IMB_SHIFT))&amp;CAN_ESR2_IMB_MASK)</span></div>
<div class="line"><a name="l01254"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5fc376e62f61a97583edf7a54b8753be"> 1254</a></span>&#160;<span class="preprocessor">#define CAN_ESR2_VPS_MASK                        0x4000u</span></div>
<div class="line"><a name="l01255"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga7c22b4e9fdd8beae74e86b256db23665"> 1255</a></span>&#160;<span class="preprocessor">#define CAN_ESR2_VPS_SHIFT                       14u</span></div>
<div class="line"><a name="l01256"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad64f165e92c51821e78ae2c7aeda0a07"> 1256</a></span>&#160;<span class="preprocessor">#define CAN_ESR2_VPS_WIDTH                       1u</span></div>
<div class="line"><a name="l01257"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga3dd8f8d7ecc080d8f0daa5e6a132df1d"> 1257</a></span>&#160;<span class="preprocessor">#define CAN_ESR2_VPS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR2_VPS_SHIFT))&amp;CAN_ESR2_VPS_MASK)</span></div>
<div class="line"><a name="l01258"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga864e9e1cd2a2b0e354b284bd5488f29e"> 1258</a></span>&#160;<span class="preprocessor">#define CAN_ESR2_LPTM_MASK                       0x7F0000u</span></div>
<div class="line"><a name="l01259"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gace1651295c821917bb5b37915baa3771"> 1259</a></span>&#160;<span class="preprocessor">#define CAN_ESR2_LPTM_SHIFT                      16u</span></div>
<div class="line"><a name="l01260"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga624b463f2cf5865f33e8e3239dc7b15e"> 1260</a></span>&#160;<span class="preprocessor">#define CAN_ESR2_LPTM_WIDTH                      7u</span></div>
<div class="line"><a name="l01261"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga4462429a39fcbba8b4db218d8a928e88"> 1261</a></span>&#160;<span class="preprocessor">#define CAN_ESR2_LPTM(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR2_LPTM_SHIFT))&amp;CAN_ESR2_LPTM_MASK)</span></div>
<div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;<span class="comment">/* CRCR Bit Fields */</span></div>
<div class="line"><a name="l01263"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga84c305cf0ec60d0624b454e280c69c4b"> 1263</a></span>&#160;<span class="preprocessor">#define CAN_CRCR_TXCRC_MASK                      0x7FFFu</span></div>
<div class="line"><a name="l01264"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga56fca714ec47e9786fdf7e9378c660aa"> 1264</a></span>&#160;<span class="preprocessor">#define CAN_CRCR_TXCRC_SHIFT                     0u</span></div>
<div class="line"><a name="l01265"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga49da4443ce75221aad795eba7250725a"> 1265</a></span>&#160;<span class="preprocessor">#define CAN_CRCR_TXCRC_WIDTH                     15u</span></div>
<div class="line"><a name="l01266"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2c7cb04502b4f8ab4f5e005dc3512ba2"> 1266</a></span>&#160;<span class="preprocessor">#define CAN_CRCR_TXCRC(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CRCR_TXCRC_SHIFT))&amp;CAN_CRCR_TXCRC_MASK)</span></div>
<div class="line"><a name="l01267"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8b17ddaa608ead97f25b59e5919d079c"> 1267</a></span>&#160;<span class="preprocessor">#define CAN_CRCR_MBCRC_MASK                      0x7F0000u</span></div>
<div class="line"><a name="l01268"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1d18c789e52dbae45dc581a3327a1bde"> 1268</a></span>&#160;<span class="preprocessor">#define CAN_CRCR_MBCRC_SHIFT                     16u</span></div>
<div class="line"><a name="l01269"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2bf2502438692d3bf66b1a46eece2470"> 1269</a></span>&#160;<span class="preprocessor">#define CAN_CRCR_MBCRC_WIDTH                     7u</span></div>
<div class="line"><a name="l01270"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaab5690dca6900f95d513ea5178e1ad25"> 1270</a></span>&#160;<span class="preprocessor">#define CAN_CRCR_MBCRC(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CRCR_MBCRC_SHIFT))&amp;CAN_CRCR_MBCRC_MASK)</span></div>
<div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;<span class="comment">/* RXFGMASK Bit Fields */</span></div>
<div class="line"><a name="l01272"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5db0253c73d24a846f3f3ce6cd67e74c"> 1272</a></span>&#160;<span class="preprocessor">#define CAN_RXFGMASK_FGM_MASK                    0xFFFFFFFFu</span></div>
<div class="line"><a name="l01273"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga65e590b20d692e367f4ee9dc8a4585e2"> 1273</a></span>&#160;<span class="preprocessor">#define CAN_RXFGMASK_FGM_SHIFT                   0u</span></div>
<div class="line"><a name="l01274"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaff7ccc90d329ec2e17315b95896cfbad"> 1274</a></span>&#160;<span class="preprocessor">#define CAN_RXFGMASK_FGM_WIDTH                   32u</span></div>
<div class="line"><a name="l01275"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga15b1e73fac26a60dd1247901ed012e02"> 1275</a></span>&#160;<span class="preprocessor">#define CAN_RXFGMASK_FGM(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_RXFGMASK_FGM_SHIFT))&amp;CAN_RXFGMASK_FGM_MASK)</span></div>
<div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;<span class="comment">/* RXFIR Bit Fields */</span></div>
<div class="line"><a name="l01277"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga097ddfd77b23ddd23341d8ea269ce64b"> 1277</a></span>&#160;<span class="preprocessor">#define CAN_RXFIR_IDHIT_MASK                     0x1FFu</span></div>
<div class="line"><a name="l01278"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6a1b5e43de75851c0bdc5690c1715a14"> 1278</a></span>&#160;<span class="preprocessor">#define CAN_RXFIR_IDHIT_SHIFT                    0u</span></div>
<div class="line"><a name="l01279"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad4c6d058b144e1620c843ee46d5df432"> 1279</a></span>&#160;<span class="preprocessor">#define CAN_RXFIR_IDHIT_WIDTH                    9u</span></div>
<div class="line"><a name="l01280"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8b2cdf4be2403ad67220d43309a7ab91"> 1280</a></span>&#160;<span class="preprocessor">#define CAN_RXFIR_IDHIT(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_RXFIR_IDHIT_SHIFT))&amp;CAN_RXFIR_IDHIT_MASK)</span></div>
<div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;<span class="comment">/* CBT Bit Fields */</span></div>
<div class="line"><a name="l01282"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga4124d5508b61005b7d299a50256df4a9"> 1282</a></span>&#160;<span class="preprocessor">#define CAN_CBT_EPSEG2_MASK                      0x1Fu</span></div>
<div class="line"><a name="l01283"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaeb5a829131259edac69ec87339b25d0b"> 1283</a></span>&#160;<span class="preprocessor">#define CAN_CBT_EPSEG2_SHIFT                     0u</span></div>
<div class="line"><a name="l01284"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gafdb945731b2fb88fb889744eb884bb1e"> 1284</a></span>&#160;<span class="preprocessor">#define CAN_CBT_EPSEG2_WIDTH                     5u</span></div>
<div class="line"><a name="l01285"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1df3219e33f729f50cb70969a29f06c2"> 1285</a></span>&#160;<span class="preprocessor">#define CAN_CBT_EPSEG2(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CBT_EPSEG2_SHIFT))&amp;CAN_CBT_EPSEG2_MASK)</span></div>
<div class="line"><a name="l01286"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga45d5e87ccab4533cd0bdc26e12761fe3"> 1286</a></span>&#160;<span class="preprocessor">#define CAN_CBT_EPSEG1_MASK                      0x3E0u</span></div>
<div class="line"><a name="l01287"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga535125304ba608e4c3b7881b43c83a64"> 1287</a></span>&#160;<span class="preprocessor">#define CAN_CBT_EPSEG1_SHIFT                     5u</span></div>
<div class="line"><a name="l01288"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga7ded15f0c81cb97eb62e6dc01f3107e5"> 1288</a></span>&#160;<span class="preprocessor">#define CAN_CBT_EPSEG1_WIDTH                     5u</span></div>
<div class="line"><a name="l01289"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gace93c52a494eaadb52c821ef2b5642dd"> 1289</a></span>&#160;<span class="preprocessor">#define CAN_CBT_EPSEG1(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CBT_EPSEG1_SHIFT))&amp;CAN_CBT_EPSEG1_MASK)</span></div>
<div class="line"><a name="l01290"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga3174bcd83bb233ade8a0f6ac244a3ada"> 1290</a></span>&#160;<span class="preprocessor">#define CAN_CBT_EPROPSEG_MASK                    0xFC00u</span></div>
<div class="line"><a name="l01291"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf9409d92bd26595e54736f10ccf107ce"> 1291</a></span>&#160;<span class="preprocessor">#define CAN_CBT_EPROPSEG_SHIFT                   10u</span></div>
<div class="line"><a name="l01292"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gabea5072e032981945dd8b7b0772c9957"> 1292</a></span>&#160;<span class="preprocessor">#define CAN_CBT_EPROPSEG_WIDTH                   6u</span></div>
<div class="line"><a name="l01293"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga89b641d489923887d066ad0bca9ba4b6"> 1293</a></span>&#160;<span class="preprocessor">#define CAN_CBT_EPROPSEG(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CBT_EPROPSEG_SHIFT))&amp;CAN_CBT_EPROPSEG_MASK)</span></div>
<div class="line"><a name="l01294"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga44e79ff16f5e8335401870089a260d2a"> 1294</a></span>&#160;<span class="preprocessor">#define CAN_CBT_ERJW_MASK                        0x1F0000u</span></div>
<div class="line"><a name="l01295"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaddd06eec2fdc03202cbef53c3d896676"> 1295</a></span>&#160;<span class="preprocessor">#define CAN_CBT_ERJW_SHIFT                       16u</span></div>
<div class="line"><a name="l01296"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6897f82f4084772d023bbe86a2f2a96f"> 1296</a></span>&#160;<span class="preprocessor">#define CAN_CBT_ERJW_WIDTH                       5u</span></div>
<div class="line"><a name="l01297"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2564a414d5193f51658efbe01e6d7a3b"> 1297</a></span>&#160;<span class="preprocessor">#define CAN_CBT_ERJW(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CBT_ERJW_SHIFT))&amp;CAN_CBT_ERJW_MASK)</span></div>
<div class="line"><a name="l01298"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga98948807dd62b122f90594606ebfb98f"> 1298</a></span>&#160;<span class="preprocessor">#define CAN_CBT_EPRESDIV_MASK                    0x7FE00000u</span></div>
<div class="line"><a name="l01299"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga52fb1fe76876cd7572069ac0b72b467f"> 1299</a></span>&#160;<span class="preprocessor">#define CAN_CBT_EPRESDIV_SHIFT                   21u</span></div>
<div class="line"><a name="l01300"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1e9e18b34ed65bae21b476c90e185329"> 1300</a></span>&#160;<span class="preprocessor">#define CAN_CBT_EPRESDIV_WIDTH                   10u</span></div>
<div class="line"><a name="l01301"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf0d37f28117d15e621f95ac2df7c2cc4"> 1301</a></span>&#160;<span class="preprocessor">#define CAN_CBT_EPRESDIV(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CBT_EPRESDIV_SHIFT))&amp;CAN_CBT_EPRESDIV_MASK)</span></div>
<div class="line"><a name="l01302"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga10653d98a9eab530fd39987c77548c37"> 1302</a></span>&#160;<span class="preprocessor">#define CAN_CBT_BTF_MASK                         0x80000000u</span></div>
<div class="line"><a name="l01303"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6d86845977c1cebeed3f455723caa0a4"> 1303</a></span>&#160;<span class="preprocessor">#define CAN_CBT_BTF_SHIFT                        31u</span></div>
<div class="line"><a name="l01304"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8e05f68d6d24713fb5243dd3cbe89f92"> 1304</a></span>&#160;<span class="preprocessor">#define CAN_CBT_BTF_WIDTH                        1u</span></div>
<div class="line"><a name="l01305"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga49a5298eb1f94cb72273c12e66a35bcf"> 1305</a></span>&#160;<span class="preprocessor">#define CAN_CBT_BTF(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CBT_BTF_SHIFT))&amp;CAN_CBT_BTF_MASK)</span></div>
<div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;<span class="comment">/* RAMn Bit Fields */</span></div>
<div class="line"><a name="l01307"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5bc87e14c4be43229321145f580d2d1e"> 1307</a></span>&#160;<span class="preprocessor">#define CAN_RAMn_DATA_BYTE_3_MASK                0xFFu</span></div>
<div class="line"><a name="l01308"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gafdffdf1d9ea5d872d808ef147a0a06c4"> 1308</a></span>&#160;<span class="preprocessor">#define CAN_RAMn_DATA_BYTE_3_SHIFT               0u</span></div>
<div class="line"><a name="l01309"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga7f10ac04bd257550f44d52a06906b7f3"> 1309</a></span>&#160;<span class="preprocessor">#define CAN_RAMn_DATA_BYTE_3_WIDTH               8u</span></div>
<div class="line"><a name="l01310"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae889380ecd7a0859788a92af7398d020"> 1310</a></span>&#160;<span class="preprocessor">#define CAN_RAMn_DATA_BYTE_3(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_RAMn_DATA_BYTE_3_SHIFT))&amp;CAN_RAMn_DATA_BYTE_3_MASK)</span></div>
<div class="line"><a name="l01311"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga240f3f5899859ad578d8888daceb5b56"> 1311</a></span>&#160;<span class="preprocessor">#define CAN_RAMn_DATA_BYTE_2_MASK                0xFF00u</span></div>
<div class="line"><a name="l01312"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf4ca7b0ca65cde443ba4342e4504aafb"> 1312</a></span>&#160;<span class="preprocessor">#define CAN_RAMn_DATA_BYTE_2_SHIFT               8u</span></div>
<div class="line"><a name="l01313"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gab74280ecacefe00b41376bacacf808f9"> 1313</a></span>&#160;<span class="preprocessor">#define CAN_RAMn_DATA_BYTE_2_WIDTH               8u</span></div>
<div class="line"><a name="l01314"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga3466ae455e2a95d673a7e0957fe0f7fa"> 1314</a></span>&#160;<span class="preprocessor">#define CAN_RAMn_DATA_BYTE_2(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_RAMn_DATA_BYTE_2_SHIFT))&amp;CAN_RAMn_DATA_BYTE_2_MASK)</span></div>
<div class="line"><a name="l01315"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8734393e28ad1ec275e91dbba033e070"> 1315</a></span>&#160;<span class="preprocessor">#define CAN_RAMn_DATA_BYTE_1_MASK                0xFF0000u</span></div>
<div class="line"><a name="l01316"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1e9c1c51c42d465a562cf642a6460c66"> 1316</a></span>&#160;<span class="preprocessor">#define CAN_RAMn_DATA_BYTE_1_SHIFT               16u</span></div>
<div class="line"><a name="l01317"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae25d0bd13d10a5c77143500968b6b7e1"> 1317</a></span>&#160;<span class="preprocessor">#define CAN_RAMn_DATA_BYTE_1_WIDTH               8u</span></div>
<div class="line"><a name="l01318"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae4b83c4b4c15f8032ec0c2a74ea33b76"> 1318</a></span>&#160;<span class="preprocessor">#define CAN_RAMn_DATA_BYTE_1(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_RAMn_DATA_BYTE_1_SHIFT))&amp;CAN_RAMn_DATA_BYTE_1_MASK)</span></div>
<div class="line"><a name="l01319"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6fe2a23b8402d33369f48757512a8893"> 1319</a></span>&#160;<span class="preprocessor">#define CAN_RAMn_DATA_BYTE_0_MASK                0xFF000000u</span></div>
<div class="line"><a name="l01320"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6a97511e4e514c45c6fb3bdc3d1a5b4d"> 1320</a></span>&#160;<span class="preprocessor">#define CAN_RAMn_DATA_BYTE_0_SHIFT               24u</span></div>
<div class="line"><a name="l01321"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf79a6b4095a5c49a102aa5221b9503c4"> 1321</a></span>&#160;<span class="preprocessor">#define CAN_RAMn_DATA_BYTE_0_WIDTH               8u</span></div>
<div class="line"><a name="l01322"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaff4a528fa3ab933488fcf41844c6f5a9"> 1322</a></span>&#160;<span class="preprocessor">#define CAN_RAMn_DATA_BYTE_0(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_RAMn_DATA_BYTE_0_SHIFT))&amp;CAN_RAMn_DATA_BYTE_0_MASK)</span></div>
<div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;<span class="comment">/* RXIMR Bit Fields */</span></div>
<div class="line"><a name="l01324"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga3cef91282e43c8e5d2c30e65d375f964"> 1324</a></span>&#160;<span class="preprocessor">#define CAN_RXIMR_MI_MASK                        0xFFFFFFFFu</span></div>
<div class="line"><a name="l01325"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae3dd7acc84e521ca0a05beb33f7b434c"> 1325</a></span>&#160;<span class="preprocessor">#define CAN_RXIMR_MI_SHIFT                       0u</span></div>
<div class="line"><a name="l01326"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga038f91f262509a56aa5881ba12949209"> 1326</a></span>&#160;<span class="preprocessor">#define CAN_RXIMR_MI_WIDTH                       32u</span></div>
<div class="line"><a name="l01327"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae80c7ae8e847975c034fb39476b6a840"> 1327</a></span>&#160;<span class="preprocessor">#define CAN_RXIMR_MI(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_RXIMR_MI_SHIFT))&amp;CAN_RXIMR_MI_MASK)</span></div>
<div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;<span class="comment">/* CTRL1_PN Bit Fields */</span></div>
<div class="line"><a name="l01329"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga978c6e9bce6b7ac8a711229cfcbbd88e"> 1329</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_FCS_MASK                    0x3u</span></div>
<div class="line"><a name="l01330"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga9a9ecb1bfb74719a7b2e68cfd5529b68"> 1330</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_FCS_SHIFT                   0u</span></div>
<div class="line"><a name="l01331"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga4797f6c778405c7ffacffb2eb7c2482a"> 1331</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_FCS_WIDTH                   2u</span></div>
<div class="line"><a name="l01332"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad2b07d895c1c4dc9b3f5d63b3e028745"> 1332</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_FCS(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_PN_FCS_SHIFT))&amp;CAN_CTRL1_PN_FCS_MASK)</span></div>
<div class="line"><a name="l01333"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6991d3031bc4db19b5bf6bdc268942c1"> 1333</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_IDFS_MASK                   0xCu</span></div>
<div class="line"><a name="l01334"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac69d039fc81e540595f22f1eb1343387"> 1334</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_IDFS_SHIFT                  2u</span></div>
<div class="line"><a name="l01335"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga27b48cc4a9fc858205c9c2e4c5ab1164"> 1335</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_IDFS_WIDTH                  2u</span></div>
<div class="line"><a name="l01336"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6354fbbf7d87af35b732bcde84f88597"> 1336</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_IDFS(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_PN_IDFS_SHIFT))&amp;CAN_CTRL1_PN_IDFS_MASK)</span></div>
<div class="line"><a name="l01337"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1ff7b7b704738b5592be6c07a7f2286e"> 1337</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_PLFS_MASK                   0x30u</span></div>
<div class="line"><a name="l01338"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga659a9915dd1e721a931c41ad6422ef62"> 1338</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_PLFS_SHIFT                  4u</span></div>
<div class="line"><a name="l01339"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gab9f5511b59aa1dbd1ddbb651db492594"> 1339</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_PLFS_WIDTH                  2u</span></div>
<div class="line"><a name="l01340"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac6aa1fa70cce2871d10737c82f313daf"> 1340</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_PLFS(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_PN_PLFS_SHIFT))&amp;CAN_CTRL1_PN_PLFS_MASK)</span></div>
<div class="line"><a name="l01341"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6d5095ca99a5944c622c9914ddd05185"> 1341</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_NMATCH_MASK                 0xFF00u</span></div>
<div class="line"><a name="l01342"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga59cd02820741dcc9c644dc1356339ac7"> 1342</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_NMATCH_SHIFT                8u</span></div>
<div class="line"><a name="l01343"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2e65bc02665fde18c3d2d93db779be74"> 1343</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_NMATCH_WIDTH                8u</span></div>
<div class="line"><a name="l01344"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga02da2e6f30e058911d3aa036b9605e60"> 1344</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_NMATCH(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_PN_NMATCH_SHIFT))&amp;CAN_CTRL1_PN_NMATCH_MASK)</span></div>
<div class="line"><a name="l01345"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8095aef9e7e8d1378990c6c59e539dfd"> 1345</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_WUMF_MSK_MASK               0x10000u</span></div>
<div class="line"><a name="l01346"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gabb317a1df51d0d74119da956f6537dce"> 1346</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_WUMF_MSK_SHIFT              16u</span></div>
<div class="line"><a name="l01347"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae3655d709e198df7bde9961a9a19d24f"> 1347</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_WUMF_MSK_WIDTH              1u</span></div>
<div class="line"><a name="l01348"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6c4f51bca6497acfe87ada81bb66c10d"> 1348</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_WUMF_MSK(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_PN_WUMF_MSK_SHIFT))&amp;CAN_CTRL1_PN_WUMF_MSK_MASK)</span></div>
<div class="line"><a name="l01349"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2440ff84adbe408f7bdd4724cb376884"> 1349</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_WTOF_MSK_MASK               0x20000u</span></div>
<div class="line"><a name="l01350"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga43deae6fd68e185427bb587c05e564d6"> 1350</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_WTOF_MSK_SHIFT              17u</span></div>
<div class="line"><a name="l01351"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaa82ece42de124b39d5c832c08692de7a"> 1351</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_WTOF_MSK_WIDTH              1u</span></div>
<div class="line"><a name="l01352"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gacdda33b66312a9aa68ab18dab9500f92"> 1352</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_WTOF_MSK(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_PN_WTOF_MSK_SHIFT))&amp;CAN_CTRL1_PN_WTOF_MSK_MASK)</span></div>
<div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;<span class="comment">/* CTRL2_PN Bit Fields */</span></div>
<div class="line"><a name="l01354"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaef71eb8f3bac42735d7d9e1e5974b430"> 1354</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_PN_MATCHTO_MASK                0xFFFFu</span></div>
<div class="line"><a name="l01355"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga46ecc58a60e2ca2fdb5ed0401955d3d4"> 1355</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_PN_MATCHTO_SHIFT               0u</span></div>
<div class="line"><a name="l01356"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8ba327146403e6c0b4bbb7661a2f6f7a"> 1356</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_PN_MATCHTO_WIDTH               16u</span></div>
<div class="line"><a name="l01357"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8281aab2738aa24d09841bce68ab1d9e"> 1357</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_PN_MATCHTO(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL2_PN_MATCHTO_SHIFT))&amp;CAN_CTRL2_PN_MATCHTO_MASK)</span></div>
<div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;<span class="comment">/* WU_MTC Bit Fields */</span></div>
<div class="line"><a name="l01359"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad050cda396a30fe353b632c13cb73b34"> 1359</a></span>&#160;<span class="preprocessor">#define CAN_WU_MTC_MCOUNTER_MASK                 0xFF00u</span></div>
<div class="line"><a name="l01360"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac697819e3f7d99476841fc6996980df4"> 1360</a></span>&#160;<span class="preprocessor">#define CAN_WU_MTC_MCOUNTER_SHIFT                8u</span></div>
<div class="line"><a name="l01361"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae6bb8eadf0a26e61213703d4692a9e7e"> 1361</a></span>&#160;<span class="preprocessor">#define CAN_WU_MTC_MCOUNTER_WIDTH                8u</span></div>
<div class="line"><a name="l01362"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gade05ff1946416ae2d4cbca2887d2c3d2"> 1362</a></span>&#160;<span class="preprocessor">#define CAN_WU_MTC_MCOUNTER(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WU_MTC_MCOUNTER_SHIFT))&amp;CAN_WU_MTC_MCOUNTER_MASK)</span></div>
<div class="line"><a name="l01363"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaae96fa7cda0b62d132d5dd1afc88f58a"> 1363</a></span>&#160;<span class="preprocessor">#define CAN_WU_MTC_WUMF_MASK                     0x10000u</span></div>
<div class="line"><a name="l01364"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga03a46578c6b5747b38144e3222c2e598"> 1364</a></span>&#160;<span class="preprocessor">#define CAN_WU_MTC_WUMF_SHIFT                    16u</span></div>
<div class="line"><a name="l01365"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad02b34b6d488d0c9802e818e69c5e229"> 1365</a></span>&#160;<span class="preprocessor">#define CAN_WU_MTC_WUMF_WIDTH                    1u</span></div>
<div class="line"><a name="l01366"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga01573005febc95dfdf102c3c92633b59"> 1366</a></span>&#160;<span class="preprocessor">#define CAN_WU_MTC_WUMF(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WU_MTC_WUMF_SHIFT))&amp;CAN_WU_MTC_WUMF_MASK)</span></div>
<div class="line"><a name="l01367"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaaf34b91bad88a31cf0ff06d4b121161e"> 1367</a></span>&#160;<span class="preprocessor">#define CAN_WU_MTC_WTOF_MASK                     0x20000u</span></div>
<div class="line"><a name="l01368"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad10bc634c7189739b1cf3d167741edcb"> 1368</a></span>&#160;<span class="preprocessor">#define CAN_WU_MTC_WTOF_SHIFT                    17u</span></div>
<div class="line"><a name="l01369"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga51dbb85781ff2ce857927d2e69b6b50a"> 1369</a></span>&#160;<span class="preprocessor">#define CAN_WU_MTC_WTOF_WIDTH                    1u</span></div>
<div class="line"><a name="l01370"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga93cf0e59a69249b6112b78905c4b03c8"> 1370</a></span>&#160;<span class="preprocessor">#define CAN_WU_MTC_WTOF(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WU_MTC_WTOF_SHIFT))&amp;CAN_WU_MTC_WTOF_MASK)</span></div>
<div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;<span class="comment">/* FLT_ID1 Bit Fields */</span></div>
<div class="line"><a name="l01372"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gacf2d9448d5e348af7e0f54da922046ff"> 1372</a></span>&#160;<span class="preprocessor">#define CAN_FLT_ID1_FLT_ID1_MASK                 0x1FFFFFFFu</span></div>
<div class="line"><a name="l01373"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga48544eca2311fd8a9b8141e0b60a1a3b"> 1373</a></span>&#160;<span class="preprocessor">#define CAN_FLT_ID1_FLT_ID1_SHIFT                0u</span></div>
<div class="line"><a name="l01374"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf533b9924f665187040ccc67676a5746"> 1374</a></span>&#160;<span class="preprocessor">#define CAN_FLT_ID1_FLT_ID1_WIDTH                29u</span></div>
<div class="line"><a name="l01375"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga62b205da5368b3df1dac279e42640e73"> 1375</a></span>&#160;<span class="preprocessor">#define CAN_FLT_ID1_FLT_ID1(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_FLT_ID1_FLT_ID1_SHIFT))&amp;CAN_FLT_ID1_FLT_ID1_MASK)</span></div>
<div class="line"><a name="l01376"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5bb7d95b4e0fff8fcb6774ecf076de12"> 1376</a></span>&#160;<span class="preprocessor">#define CAN_FLT_ID1_FLT_RTR_MASK                 0x20000000u</span></div>
<div class="line"><a name="l01377"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga98f3089427556d31cc1fd4899c79ac47"> 1377</a></span>&#160;<span class="preprocessor">#define CAN_FLT_ID1_FLT_RTR_SHIFT                29u</span></div>
<div class="line"><a name="l01378"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gab1739bf9af5a482d6972c05c13b06bdf"> 1378</a></span>&#160;<span class="preprocessor">#define CAN_FLT_ID1_FLT_RTR_WIDTH                1u</span></div>
<div class="line"><a name="l01379"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga578a6e9815e620ad9b2b056202d67295"> 1379</a></span>&#160;<span class="preprocessor">#define CAN_FLT_ID1_FLT_RTR(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_FLT_ID1_FLT_RTR_SHIFT))&amp;CAN_FLT_ID1_FLT_RTR_MASK)</span></div>
<div class="line"><a name="l01380"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaef565967274c0ce3c8c090e84fdf4671"> 1380</a></span>&#160;<span class="preprocessor">#define CAN_FLT_ID1_FLT_IDE_MASK                 0x40000000u</span></div>
<div class="line"><a name="l01381"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga58ec5b0c68182cdde5604f2389629206"> 1381</a></span>&#160;<span class="preprocessor">#define CAN_FLT_ID1_FLT_IDE_SHIFT                30u</span></div>
<div class="line"><a name="l01382"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf0119c9ea47d7f45586ce9bce57386a3"> 1382</a></span>&#160;<span class="preprocessor">#define CAN_FLT_ID1_FLT_IDE_WIDTH                1u</span></div>
<div class="line"><a name="l01383"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf896679258e4d6c31d9175c7d01c4747"> 1383</a></span>&#160;<span class="preprocessor">#define CAN_FLT_ID1_FLT_IDE(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_FLT_ID1_FLT_IDE_SHIFT))&amp;CAN_FLT_ID1_FLT_IDE_MASK)</span></div>
<div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;<span class="comment">/* FLT_DLC Bit Fields */</span></div>
<div class="line"><a name="l01385"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gabb86151e356105a61a5bcbe9f76e762c"> 1385</a></span>&#160;<span class="preprocessor">#define CAN_FLT_DLC_FLT_DLC_HI_MASK              0xFu</span></div>
<div class="line"><a name="l01386"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga39110431874840f3959c4dcac0a29b41"> 1386</a></span>&#160;<span class="preprocessor">#define CAN_FLT_DLC_FLT_DLC_HI_SHIFT             0u</span></div>
<div class="line"><a name="l01387"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga9c888c1de16bd24aa87c8ce3f422f2e0"> 1387</a></span>&#160;<span class="preprocessor">#define CAN_FLT_DLC_FLT_DLC_HI_WIDTH             4u</span></div>
<div class="line"><a name="l01388"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga7b8b776cdf88826b95cef187fdafccde"> 1388</a></span>&#160;<span class="preprocessor">#define CAN_FLT_DLC_FLT_DLC_HI(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_FLT_DLC_FLT_DLC_HI_SHIFT))&amp;CAN_FLT_DLC_FLT_DLC_HI_MASK)</span></div>
<div class="line"><a name="l01389"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6ebd5e208d0640ccccdaa8b26dfaebb3"> 1389</a></span>&#160;<span class="preprocessor">#define CAN_FLT_DLC_FLT_DLC_LO_MASK              0xF0000u</span></div>
<div class="line"><a name="l01390"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga0b62e48f66b9784cb002a3db54d2e84e"> 1390</a></span>&#160;<span class="preprocessor">#define CAN_FLT_DLC_FLT_DLC_LO_SHIFT             16u</span></div>
<div class="line"><a name="l01391"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga56da917086ad65356052bd5834b77d86"> 1391</a></span>&#160;<span class="preprocessor">#define CAN_FLT_DLC_FLT_DLC_LO_WIDTH             4u</span></div>
<div class="line"><a name="l01392"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8082180d4a25ab459df63e48db9610ae"> 1392</a></span>&#160;<span class="preprocessor">#define CAN_FLT_DLC_FLT_DLC_LO(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_FLT_DLC_FLT_DLC_LO_SHIFT))&amp;CAN_FLT_DLC_FLT_DLC_LO_MASK)</span></div>
<div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;<span class="comment">/* PL1_LO Bit Fields */</span></div>
<div class="line"><a name="l01394"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga762f52ec3af4fe0be8b4d5b095a1bd4a"> 1394</a></span>&#160;<span class="preprocessor">#define CAN_PL1_LO_Data_byte_3_MASK              0xFFu</span></div>
<div class="line"><a name="l01395"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaef409b61980423bbd387bc7b8c3a4468"> 1395</a></span>&#160;<span class="preprocessor">#define CAN_PL1_LO_Data_byte_3_SHIFT             0u</span></div>
<div class="line"><a name="l01396"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac17c883e02562b58789a3f8148eb0d25"> 1396</a></span>&#160;<span class="preprocessor">#define CAN_PL1_LO_Data_byte_3_WIDTH             8u</span></div>
<div class="line"><a name="l01397"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac581d64f7509c88f19a2fe5c1a2fd1c5"> 1397</a></span>&#160;<span class="preprocessor">#define CAN_PL1_LO_Data_byte_3(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_PL1_LO_Data_byte_3_SHIFT))&amp;CAN_PL1_LO_Data_byte_3_MASK)</span></div>
<div class="line"><a name="l01398"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga956c7e9f1d609e3a562383327f1114a2"> 1398</a></span>&#160;<span class="preprocessor">#define CAN_PL1_LO_Data_byte_2_MASK              0xFF00u</span></div>
<div class="line"><a name="l01399"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1d78472da82414978e983715172e900d"> 1399</a></span>&#160;<span class="preprocessor">#define CAN_PL1_LO_Data_byte_2_SHIFT             8u</span></div>
<div class="line"><a name="l01400"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad18677e32969dcf48a9d6acad045bd78"> 1400</a></span>&#160;<span class="preprocessor">#define CAN_PL1_LO_Data_byte_2_WIDTH             8u</span></div>
<div class="line"><a name="l01401"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga734a94932c0f7c76dba7ec3aef0fba37"> 1401</a></span>&#160;<span class="preprocessor">#define CAN_PL1_LO_Data_byte_2(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_PL1_LO_Data_byte_2_SHIFT))&amp;CAN_PL1_LO_Data_byte_2_MASK)</span></div>
<div class="line"><a name="l01402"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gab131ce1cf3dc36569af0943139e75238"> 1402</a></span>&#160;<span class="preprocessor">#define CAN_PL1_LO_Data_byte_1_MASK              0xFF0000u</span></div>
<div class="line"><a name="l01403"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gacab658ea8ffbf2169d578ec3d4c39ca2"> 1403</a></span>&#160;<span class="preprocessor">#define CAN_PL1_LO_Data_byte_1_SHIFT             16u</span></div>
<div class="line"><a name="l01404"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga94d44f0ced17a06ba526ad8187adb918"> 1404</a></span>&#160;<span class="preprocessor">#define CAN_PL1_LO_Data_byte_1_WIDTH             8u</span></div>
<div class="line"><a name="l01405"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga43f59e6c75afa34e5545a3828ab1eea0"> 1405</a></span>&#160;<span class="preprocessor">#define CAN_PL1_LO_Data_byte_1(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_PL1_LO_Data_byte_1_SHIFT))&amp;CAN_PL1_LO_Data_byte_1_MASK)</span></div>
<div class="line"><a name="l01406"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga62b61783b51cbe43568b1b1a2b30912f"> 1406</a></span>&#160;<span class="preprocessor">#define CAN_PL1_LO_Data_byte_0_MASK              0xFF000000u</span></div>
<div class="line"><a name="l01407"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad927fc014f7611737f1e775879c349ce"> 1407</a></span>&#160;<span class="preprocessor">#define CAN_PL1_LO_Data_byte_0_SHIFT             24u</span></div>
<div class="line"><a name="l01408"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga3d7d117c743d7297dc1d674715a8d637"> 1408</a></span>&#160;<span class="preprocessor">#define CAN_PL1_LO_Data_byte_0_WIDTH             8u</span></div>
<div class="line"><a name="l01409"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae1f4d2a1a2752e1283a047bdfdf76269"> 1409</a></span>&#160;<span class="preprocessor">#define CAN_PL1_LO_Data_byte_0(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_PL1_LO_Data_byte_0_SHIFT))&amp;CAN_PL1_LO_Data_byte_0_MASK)</span></div>
<div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;<span class="comment">/* PL1_HI Bit Fields */</span></div>
<div class="line"><a name="l01411"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga7b6b9677cb68349f47a359674af67fd0"> 1411</a></span>&#160;<span class="preprocessor">#define CAN_PL1_HI_Data_byte_7_MASK              0xFFu</span></div>
<div class="line"><a name="l01412"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga03151e5c43727efe0e17653152ea15db"> 1412</a></span>&#160;<span class="preprocessor">#define CAN_PL1_HI_Data_byte_7_SHIFT             0u</span></div>
<div class="line"><a name="l01413"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga7303cbcc113236f39f32a7483a394f12"> 1413</a></span>&#160;<span class="preprocessor">#define CAN_PL1_HI_Data_byte_7_WIDTH             8u</span></div>
<div class="line"><a name="l01414"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga242b8e1a07a2d5ef1edc0d2bddfdde98"> 1414</a></span>&#160;<span class="preprocessor">#define CAN_PL1_HI_Data_byte_7(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_PL1_HI_Data_byte_7_SHIFT))&amp;CAN_PL1_HI_Data_byte_7_MASK)</span></div>
<div class="line"><a name="l01415"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaec859fdb5f29b21362a8c26e4e7688cb"> 1415</a></span>&#160;<span class="preprocessor">#define CAN_PL1_HI_Data_byte_6_MASK              0xFF00u</span></div>
<div class="line"><a name="l01416"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gacdd9bfd5b6ec7141b91a48baa7813440"> 1416</a></span>&#160;<span class="preprocessor">#define CAN_PL1_HI_Data_byte_6_SHIFT             8u</span></div>
<div class="line"><a name="l01417"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga88d47913b5e69942ca23eaed8c740f2f"> 1417</a></span>&#160;<span class="preprocessor">#define CAN_PL1_HI_Data_byte_6_WIDTH             8u</span></div>
<div class="line"><a name="l01418"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1d7d01f8990b133bcf2fb04c48db9ef9"> 1418</a></span>&#160;<span class="preprocessor">#define CAN_PL1_HI_Data_byte_6(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_PL1_HI_Data_byte_6_SHIFT))&amp;CAN_PL1_HI_Data_byte_6_MASK)</span></div>
<div class="line"><a name="l01419"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga9afcb7930f7eb7ddce14ee09292cb412"> 1419</a></span>&#160;<span class="preprocessor">#define CAN_PL1_HI_Data_byte_5_MASK              0xFF0000u</span></div>
<div class="line"><a name="l01420"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga03d6ed876a89e03bdf1dbf94931a066f"> 1420</a></span>&#160;<span class="preprocessor">#define CAN_PL1_HI_Data_byte_5_SHIFT             16u</span></div>
<div class="line"><a name="l01421"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf1b050b1f5f999a10817864301ac56d1"> 1421</a></span>&#160;<span class="preprocessor">#define CAN_PL1_HI_Data_byte_5_WIDTH             8u</span></div>
<div class="line"><a name="l01422"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga74906298526d7cdfabf7dd710d5d294f"> 1422</a></span>&#160;<span class="preprocessor">#define CAN_PL1_HI_Data_byte_5(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_PL1_HI_Data_byte_5_SHIFT))&amp;CAN_PL1_HI_Data_byte_5_MASK)</span></div>
<div class="line"><a name="l01423"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga7e2420a10347c4849b2bbbb8cc322a53"> 1423</a></span>&#160;<span class="preprocessor">#define CAN_PL1_HI_Data_byte_4_MASK              0xFF000000u</span></div>
<div class="line"><a name="l01424"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaabac7372e27c83d5a29ad45d3ebeff9f"> 1424</a></span>&#160;<span class="preprocessor">#define CAN_PL1_HI_Data_byte_4_SHIFT             24u</span></div>
<div class="line"><a name="l01425"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga03ab19a768699ae86645fe84aa45b646"> 1425</a></span>&#160;<span class="preprocessor">#define CAN_PL1_HI_Data_byte_4_WIDTH             8u</span></div>
<div class="line"><a name="l01426"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac5810e78b94d6b8454695cb12165c932"> 1426</a></span>&#160;<span class="preprocessor">#define CAN_PL1_HI_Data_byte_4(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_PL1_HI_Data_byte_4_SHIFT))&amp;CAN_PL1_HI_Data_byte_4_MASK)</span></div>
<div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;<span class="comment">/* FLT_ID2_IDMASK Bit Fields */</span></div>
<div class="line"><a name="l01428"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gabbed143ea36f3dc3cc33457d6888a581"> 1428</a></span>&#160;<span class="preprocessor">#define CAN_FLT_ID2_IDMASK_FLT_ID2_IDMASK_MASK   0x1FFFFFFFu</span></div>
<div class="line"><a name="l01429"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaedc0c5b912de5957c813f62c8e7c686a"> 1429</a></span>&#160;<span class="preprocessor">#define CAN_FLT_ID2_IDMASK_FLT_ID2_IDMASK_SHIFT  0u</span></div>
<div class="line"><a name="l01430"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga3208a4133e722fef3ea7b34b3e5cad1d"> 1430</a></span>&#160;<span class="preprocessor">#define CAN_FLT_ID2_IDMASK_FLT_ID2_IDMASK_WIDTH  29u</span></div>
<div class="line"><a name="l01431"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga35921f1205c277026629480b4c20a680"> 1431</a></span>&#160;<span class="preprocessor">#define CAN_FLT_ID2_IDMASK_FLT_ID2_IDMASK(x)     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_FLT_ID2_IDMASK_FLT_ID2_IDMASK_SHIFT))&amp;CAN_FLT_ID2_IDMASK_FLT_ID2_IDMASK_MASK)</span></div>
<div class="line"><a name="l01432"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga7fc805f64488cafd3e3df892e9b21ead"> 1432</a></span>&#160;<span class="preprocessor">#define CAN_FLT_ID2_IDMASK_RTR_MSK_MASK          0x20000000u</span></div>
<div class="line"><a name="l01433"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad904e73a317567776ef917869b730151"> 1433</a></span>&#160;<span class="preprocessor">#define CAN_FLT_ID2_IDMASK_RTR_MSK_SHIFT         29u</span></div>
<div class="line"><a name="l01434"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gab5f5e64366f40f5e24334379d7586834"> 1434</a></span>&#160;<span class="preprocessor">#define CAN_FLT_ID2_IDMASK_RTR_MSK_WIDTH         1u</span></div>
<div class="line"><a name="l01435"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaa01df5ea40ca5f9851be91d7eeee7e53"> 1435</a></span>&#160;<span class="preprocessor">#define CAN_FLT_ID2_IDMASK_RTR_MSK(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_FLT_ID2_IDMASK_RTR_MSK_SHIFT))&amp;CAN_FLT_ID2_IDMASK_RTR_MSK_MASK)</span></div>
<div class="line"><a name="l01436"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga7e742e0b769d7e07c94f61a3fb3853f8"> 1436</a></span>&#160;<span class="preprocessor">#define CAN_FLT_ID2_IDMASK_IDE_MSK_MASK          0x40000000u</span></div>
<div class="line"><a name="l01437"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8817b5fdf903f6206c1fb4e0c1f73ba9"> 1437</a></span>&#160;<span class="preprocessor">#define CAN_FLT_ID2_IDMASK_IDE_MSK_SHIFT         30u</span></div>
<div class="line"><a name="l01438"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga95afdc0002f95577ac277d11c3b909e3"> 1438</a></span>&#160;<span class="preprocessor">#define CAN_FLT_ID2_IDMASK_IDE_MSK_WIDTH         1u</span></div>
<div class="line"><a name="l01439"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae163fe84c680bea15de1e814c53e61a4"> 1439</a></span>&#160;<span class="preprocessor">#define CAN_FLT_ID2_IDMASK_IDE_MSK(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_FLT_ID2_IDMASK_IDE_MSK_SHIFT))&amp;CAN_FLT_ID2_IDMASK_IDE_MSK_MASK)</span></div>
<div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;<span class="comment">/* PL2_PLMASK_LO Bit Fields */</span></div>
<div class="line"><a name="l01441"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga648f4fa6833a6396641a846a2a4de6a8"> 1441</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_LO_Data_byte_3_MASK       0xFFu</span></div>
<div class="line"><a name="l01442"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6af9c39ab4093839b40e9ba2e764a181"> 1442</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_LO_Data_byte_3_SHIFT      0u</span></div>
<div class="line"><a name="l01443"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2a47b10a5fcc7bcca7b3d29c80880b81"> 1443</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_LO_Data_byte_3_WIDTH      8u</span></div>
<div class="line"><a name="l01444"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga61274b7ef20f42da0b1af8d7a585c146"> 1444</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_LO_Data_byte_3(x)         (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_PL2_PLMASK_LO_Data_byte_3_SHIFT))&amp;CAN_PL2_PLMASK_LO_Data_byte_3_MASK)</span></div>
<div class="line"><a name="l01445"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga73345adb83b80be56a9ec847238e1378"> 1445</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_LO_Data_byte_2_MASK       0xFF00u</span></div>
<div class="line"><a name="l01446"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga253ad25a52c202327c94e9c44e740dad"> 1446</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_LO_Data_byte_2_SHIFT      8u</span></div>
<div class="line"><a name="l01447"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad94389a7c7d7b3e4844bd96f55b233bc"> 1447</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_LO_Data_byte_2_WIDTH      8u</span></div>
<div class="line"><a name="l01448"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga928843d986fd6dbf1591288e1db41565"> 1448</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_LO_Data_byte_2(x)         (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_PL2_PLMASK_LO_Data_byte_2_SHIFT))&amp;CAN_PL2_PLMASK_LO_Data_byte_2_MASK)</span></div>
<div class="line"><a name="l01449"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gadbd8517e94ac1f48807c3e03a2bc44b3"> 1449</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_LO_Data_byte_1_MASK       0xFF0000u</span></div>
<div class="line"><a name="l01450"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga115d94f71b9053dfdf64c8ad0738712d"> 1450</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_LO_Data_byte_1_SHIFT      16u</span></div>
<div class="line"><a name="l01451"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gacac90c4523771089891408401d355ded"> 1451</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_LO_Data_byte_1_WIDTH      8u</span></div>
<div class="line"><a name="l01452"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga63ce97d3aa5ff41a371f33681c691e56"> 1452</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_LO_Data_byte_1(x)         (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_PL2_PLMASK_LO_Data_byte_1_SHIFT))&amp;CAN_PL2_PLMASK_LO_Data_byte_1_MASK)</span></div>
<div class="line"><a name="l01453"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga4ac984c511a44a5957652020d6107dc9"> 1453</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_LO_Data_byte_0_MASK       0xFF000000u</span></div>
<div class="line"><a name="l01454"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga19189c69a7c0472f2946d324d969cd75"> 1454</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_LO_Data_byte_0_SHIFT      24u</span></div>
<div class="line"><a name="l01455"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gabe09e620deb5fa7352fd292cf090052c"> 1455</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_LO_Data_byte_0_WIDTH      8u</span></div>
<div class="line"><a name="l01456"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga25ae45a41fc15c8ee03aa42ee226b357"> 1456</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_LO_Data_byte_0(x)         (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_PL2_PLMASK_LO_Data_byte_0_SHIFT))&amp;CAN_PL2_PLMASK_LO_Data_byte_0_MASK)</span></div>
<div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;<span class="comment">/* PL2_PLMASK_HI Bit Fields */</span></div>
<div class="line"><a name="l01458"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga47f28d9b5aeb6676b3d8e9684d238dfa"> 1458</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_HI_Data_byte_7_MASK       0xFFu</span></div>
<div class="line"><a name="l01459"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae1063ad871bf60aa2a2d76d81048b124"> 1459</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_HI_Data_byte_7_SHIFT      0u</span></div>
<div class="line"><a name="l01460"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga957251434d8a500d69ff4bded9719dae"> 1460</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_HI_Data_byte_7_WIDTH      8u</span></div>
<div class="line"><a name="l01461"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gabb432cbdc88d53e4e82b1a5749be7c4f"> 1461</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_HI_Data_byte_7(x)         (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_PL2_PLMASK_HI_Data_byte_7_SHIFT))&amp;CAN_PL2_PLMASK_HI_Data_byte_7_MASK)</span></div>
<div class="line"><a name="l01462"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga3c184fc3fe0fcc385fe680fdb0911db5"> 1462</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_HI_Data_byte_6_MASK       0xFF00u</span></div>
<div class="line"><a name="l01463"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaa2daedc03d286f8723b549b7fbf1fb52"> 1463</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_HI_Data_byte_6_SHIFT      8u</span></div>
<div class="line"><a name="l01464"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga3891178e65f80699783d75b5a22a06f7"> 1464</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_HI_Data_byte_6_WIDTH      8u</span></div>
<div class="line"><a name="l01465"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga701b4142d7049691c4d9ae0a27d967ef"> 1465</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_HI_Data_byte_6(x)         (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_PL2_PLMASK_HI_Data_byte_6_SHIFT))&amp;CAN_PL2_PLMASK_HI_Data_byte_6_MASK)</span></div>
<div class="line"><a name="l01466"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gafaeecb38001c611aeafbbfb78dc37714"> 1466</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_HI_Data_byte_5_MASK       0xFF0000u</span></div>
<div class="line"><a name="l01467"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gace30967e59caf571cb8da6bc4aecd125"> 1467</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_HI_Data_byte_5_SHIFT      16u</span></div>
<div class="line"><a name="l01468"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga045bff6421e2678b0b34c5067c8ff382"> 1468</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_HI_Data_byte_5_WIDTH      8u</span></div>
<div class="line"><a name="l01469"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga783b5e4f063e849004db7f1b42b76677"> 1469</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_HI_Data_byte_5(x)         (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_PL2_PLMASK_HI_Data_byte_5_SHIFT))&amp;CAN_PL2_PLMASK_HI_Data_byte_5_MASK)</span></div>
<div class="line"><a name="l01470"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad7141653bc254c6b28372dab6067cb51"> 1470</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_HI_Data_byte_4_MASK       0xFF000000u</span></div>
<div class="line"><a name="l01471"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gab387717881105a03c39d5b70fe3a9820"> 1471</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_HI_Data_byte_4_SHIFT      24u</span></div>
<div class="line"><a name="l01472"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf92c2fb2ee3417deb2e99627f3863c1d"> 1472</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_HI_Data_byte_4_WIDTH      8u</span></div>
<div class="line"><a name="l01473"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga828843e83f086489a8e895ed6e60a555"> 1473</a></span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_HI_Data_byte_4(x)         (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_PL2_PLMASK_HI_Data_byte_4_SHIFT))&amp;CAN_PL2_PLMASK_HI_Data_byte_4_MASK)</span></div>
<div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;<span class="comment">/* WMBn_CS Bit Fields */</span></div>
<div class="line"><a name="l01475"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga799eae5bd1d979d140707f6f8862cf23"> 1475</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_CS_DLC_MASK                     0xF0000u</span></div>
<div class="line"><a name="l01476"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga919bdf3d720ae5ea1f76be3a336ad03d"> 1476</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_CS_DLC_SHIFT                    16u</span></div>
<div class="line"><a name="l01477"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga7d45ae698964c2d3f6b0a4d9f6fccf89"> 1477</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_CS_DLC_WIDTH                    4u</span></div>
<div class="line"><a name="l01478"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaeaf3fd2e46509b923045b63d138dba5e"> 1478</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_CS_DLC(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WMBn_CS_DLC_SHIFT))&amp;CAN_WMBn_CS_DLC_MASK)</span></div>
<div class="line"><a name="l01479"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga32a5246508ae6f33ec35afa7ca8edd51"> 1479</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_CS_RTR_MASK                     0x100000u</span></div>
<div class="line"><a name="l01480"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad3c5b6b9a435de8b749488babc4e44e7"> 1480</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_CS_RTR_SHIFT                    20u</span></div>
<div class="line"><a name="l01481"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaa63458bdc4705cc1ddfc345a04615a78"> 1481</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_CS_RTR_WIDTH                    1u</span></div>
<div class="line"><a name="l01482"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaa0856d3d025d6c574c6742c5deda2002"> 1482</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_CS_RTR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WMBn_CS_RTR_SHIFT))&amp;CAN_WMBn_CS_RTR_MASK)</span></div>
<div class="line"><a name="l01483"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga555812ec9af8a10b07f40cd08ca022c1"> 1483</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_CS_IDE_MASK                     0x200000u</span></div>
<div class="line"><a name="l01484"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad0d9f0a1fde460e83f094af294b8a2e2"> 1484</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_CS_IDE_SHIFT                    21u</span></div>
<div class="line"><a name="l01485"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6a9c2c2ef8e630e78dee4e19efd803f5"> 1485</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_CS_IDE_WIDTH                    1u</span></div>
<div class="line"><a name="l01486"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gadafaf7512a41b9cdacf2fce157947081"> 1486</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_CS_IDE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WMBn_CS_IDE_SHIFT))&amp;CAN_WMBn_CS_IDE_MASK)</span></div>
<div class="line"><a name="l01487"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga73cc1f0b7a473842c656a04fd6aedde9"> 1487</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_CS_SRR_MASK                     0x400000u</span></div>
<div class="line"><a name="l01488"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga014eab98cea351ae0e671cc0e94d91c1"> 1488</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_CS_SRR_SHIFT                    22u</span></div>
<div class="line"><a name="l01489"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga3ff455aacbbd2a1d0893226fd0390b4c"> 1489</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_CS_SRR_WIDTH                    1u</span></div>
<div class="line"><a name="l01490"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gadc453a5c19719a3f0639127897372f7d"> 1490</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_CS_SRR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WMBn_CS_SRR_SHIFT))&amp;CAN_WMBn_CS_SRR_MASK)</span></div>
<div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;<span class="comment">/* WMBn_ID Bit Fields */</span></div>
<div class="line"><a name="l01492"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gafc0c2eadc058c0018b99d7345138be5e"> 1492</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_ID_ID_MASK                      0x1FFFFFFFu</span></div>
<div class="line"><a name="l01493"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gabfb5784fbfc387ef88a23dc6357e42fd"> 1493</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_ID_ID_SHIFT                     0u</span></div>
<div class="line"><a name="l01494"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga86d7dac1d0a4708bba2c65d69418c59a"> 1494</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_ID_ID_WIDTH                     29u</span></div>
<div class="line"><a name="l01495"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga07b9a706650ad73285da333bc471ee61"> 1495</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_ID_ID(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WMBn_ID_ID_SHIFT))&amp;CAN_WMBn_ID_ID_MASK)</span></div>
<div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;<span class="comment">/* WMBn_D03 Bit Fields */</span></div>
<div class="line"><a name="l01497"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga72fb8c32d06f0aa0f5efaf1ed0a1fb90"> 1497</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D03_Data_byte_3_MASK            0xFFu</span></div>
<div class="line"><a name="l01498"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga4f9bd7419a3e44709870db86bd91db53"> 1498</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D03_Data_byte_3_SHIFT           0u</span></div>
<div class="line"><a name="l01499"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaff404bbfe91e9f2ecf10684c6599dcaa"> 1499</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D03_Data_byte_3_WIDTH           8u</span></div>
<div class="line"><a name="l01500"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga02b1929d46b51594b4edcbeead2d52a6"> 1500</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D03_Data_byte_3(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WMBn_D03_Data_byte_3_SHIFT))&amp;CAN_WMBn_D03_Data_byte_3_MASK)</span></div>
<div class="line"><a name="l01501"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac8fb26b84d332522757c3082493e71af"> 1501</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D03_Data_byte_2_MASK            0xFF00u</span></div>
<div class="line"><a name="l01502"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga0f72bd1c1b802a0b6eba5aed10dc672d"> 1502</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D03_Data_byte_2_SHIFT           8u</span></div>
<div class="line"><a name="l01503"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac17834179699d79c3ba8eb8c98339670"> 1503</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D03_Data_byte_2_WIDTH           8u</span></div>
<div class="line"><a name="l01504"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad1ae57bb0b0792cf15da639f1702693f"> 1504</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D03_Data_byte_2(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WMBn_D03_Data_byte_2_SHIFT))&amp;CAN_WMBn_D03_Data_byte_2_MASK)</span></div>
<div class="line"><a name="l01505"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga407c753a3089ec287816b6682a0fd6f8"> 1505</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D03_Data_byte_1_MASK            0xFF0000u</span></div>
<div class="line"><a name="l01506"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad2dd4a15c6db3aa2bb12b2af413f0a54"> 1506</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D03_Data_byte_1_SHIFT           16u</span></div>
<div class="line"><a name="l01507"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga4861ed4bb97ab7ce8d5057a5df466914"> 1507</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D03_Data_byte_1_WIDTH           8u</span></div>
<div class="line"><a name="l01508"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga074acd47b9b442ef85eeb4425e32defe"> 1508</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D03_Data_byte_1(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WMBn_D03_Data_byte_1_SHIFT))&amp;CAN_WMBn_D03_Data_byte_1_MASK)</span></div>
<div class="line"><a name="l01509"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gab6239f3d7f718aa834f455c879801b67"> 1509</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D03_Data_byte_0_MASK            0xFF000000u</span></div>
<div class="line"><a name="l01510"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga06b7fd661d1115e59968f73b3fa5486c"> 1510</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D03_Data_byte_0_SHIFT           24u</span></div>
<div class="line"><a name="l01511"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga102bb419e4762cd7929b4e29a4ed71d6"> 1511</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D03_Data_byte_0_WIDTH           8u</span></div>
<div class="line"><a name="l01512"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga4b173c1ddfea035cc14d2aba6eb50563"> 1512</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D03_Data_byte_0(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WMBn_D03_Data_byte_0_SHIFT))&amp;CAN_WMBn_D03_Data_byte_0_MASK)</span></div>
<div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;<span class="comment">/* WMBn_D47 Bit Fields */</span></div>
<div class="line"><a name="l01514"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga37aefd2cd791142de144bda4b5ae7409"> 1514</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D47_Data_byte_7_MASK            0xFFu</span></div>
<div class="line"><a name="l01515"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac85405fa294d583f908bb79dd82535b7"> 1515</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D47_Data_byte_7_SHIFT           0u</span></div>
<div class="line"><a name="l01516"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga57bd8f9c18238ef893b4161bbd515f82"> 1516</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D47_Data_byte_7_WIDTH           8u</span></div>
<div class="line"><a name="l01517"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae1f75ee43226b5a5e956554eaa9c3ec2"> 1517</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D47_Data_byte_7(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WMBn_D47_Data_byte_7_SHIFT))&amp;CAN_WMBn_D47_Data_byte_7_MASK)</span></div>
<div class="line"><a name="l01518"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga7d6a824650204155a649a61a18968666"> 1518</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D47_Data_byte_6_MASK            0xFF00u</span></div>
<div class="line"><a name="l01519"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac375d49dd07415e6c9311d2f8a481632"> 1519</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D47_Data_byte_6_SHIFT           8u</span></div>
<div class="line"><a name="l01520"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaac11ee9377df2e95b22b8e9b43fe92e9"> 1520</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D47_Data_byte_6_WIDTH           8u</span></div>
<div class="line"><a name="l01521"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac2e2f1784fc4bc033fb61c5c6f23f922"> 1521</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D47_Data_byte_6(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WMBn_D47_Data_byte_6_SHIFT))&amp;CAN_WMBn_D47_Data_byte_6_MASK)</span></div>
<div class="line"><a name="l01522"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2b0c4666256030818a80a7c6ab7e56e2"> 1522</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D47_Data_byte_5_MASK            0xFF0000u</span></div>
<div class="line"><a name="l01523"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2ae0771639891e2cf18f738b9ad1e8ed"> 1523</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D47_Data_byte_5_SHIFT           16u</span></div>
<div class="line"><a name="l01524"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga023e7f62f21c24c972c04b31c56e0976"> 1524</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D47_Data_byte_5_WIDTH           8u</span></div>
<div class="line"><a name="l01525"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga99adbb7d3e9ab462e1b84236f335ccf9"> 1525</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D47_Data_byte_5(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WMBn_D47_Data_byte_5_SHIFT))&amp;CAN_WMBn_D47_Data_byte_5_MASK)</span></div>
<div class="line"><a name="l01526"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf90d89ee9c0844f1e5e154827b7bebd3"> 1526</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D47_Data_byte_4_MASK            0xFF000000u</span></div>
<div class="line"><a name="l01527"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gacf0ddaec26cb83d06ae17c13eef8c060"> 1527</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D47_Data_byte_4_SHIFT           24u</span></div>
<div class="line"><a name="l01528"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gacdec8b2790e74dc7ea7a3808da847f55"> 1528</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D47_Data_byte_4_WIDTH           8u</span></div>
<div class="line"><a name="l01529"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gab9d5973b07d68c8cdc8f7978067a75b5"> 1529</a></span>&#160;<span class="preprocessor">#define CAN_WMBn_D47_Data_byte_4(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WMBn_D47_Data_byte_4_SHIFT))&amp;CAN_WMBn_D47_Data_byte_4_MASK)</span></div>
<div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;<span class="comment">/* FDCTRL Bit Fields */</span></div>
<div class="line"><a name="l01531"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gafbb9a349de31190c0ca404851048ebbe"> 1531</a></span>&#160;<span class="preprocessor">#define CAN_FDCTRL_TDCVAL_MASK                   0x3Fu</span></div>
<div class="line"><a name="l01532"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gabaf256ef3ac0b18ac90b974bbca76017"> 1532</a></span>&#160;<span class="preprocessor">#define CAN_FDCTRL_TDCVAL_SHIFT                  0u</span></div>
<div class="line"><a name="l01533"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae35a845c6df96383529f093c502a974c"> 1533</a></span>&#160;<span class="preprocessor">#define CAN_FDCTRL_TDCVAL_WIDTH                  6u</span></div>
<div class="line"><a name="l01534"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6f4612620f5c848d600b2e4ac7ecce3a"> 1534</a></span>&#160;<span class="preprocessor">#define CAN_FDCTRL_TDCVAL(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_FDCTRL_TDCVAL_SHIFT))&amp;CAN_FDCTRL_TDCVAL_MASK)</span></div>
<div class="line"><a name="l01535"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gab799ef89a33ad2e5ed477af26961b967"> 1535</a></span>&#160;<span class="preprocessor">#define CAN_FDCTRL_TDCOFF_MASK                   0x1F00u</span></div>
<div class="line"><a name="l01536"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1a3297d39e092c55bd2d44f8d6103e19"> 1536</a></span>&#160;<span class="preprocessor">#define CAN_FDCTRL_TDCOFF_SHIFT                  8u</span></div>
<div class="line"><a name="l01537"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga71a52e6eb3f6b0dc159488882b7c8ca1"> 1537</a></span>&#160;<span class="preprocessor">#define CAN_FDCTRL_TDCOFF_WIDTH                  5u</span></div>
<div class="line"><a name="l01538"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga28f204d2a514890488ebd2c099818a39"> 1538</a></span>&#160;<span class="preprocessor">#define CAN_FDCTRL_TDCOFF(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_FDCTRL_TDCOFF_SHIFT))&amp;CAN_FDCTRL_TDCOFF_MASK)</span></div>
<div class="line"><a name="l01539"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaa07850fd857d04862d38e3bcd41c0e20"> 1539</a></span>&#160;<span class="preprocessor">#define CAN_FDCTRL_TDCFAIL_MASK                  0x4000u</span></div>
<div class="line"><a name="l01540"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gacce1abef73e76fa30d2338bd8448bed3"> 1540</a></span>&#160;<span class="preprocessor">#define CAN_FDCTRL_TDCFAIL_SHIFT                 14u</span></div>
<div class="line"><a name="l01541"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gab512a34dfa3c7e05b75be9d492b2d03d"> 1541</a></span>&#160;<span class="preprocessor">#define CAN_FDCTRL_TDCFAIL_WIDTH                 1u</span></div>
<div class="line"><a name="l01542"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaee9a4e9cc5addbcf8c71ecee04a1868d"> 1542</a></span>&#160;<span class="preprocessor">#define CAN_FDCTRL_TDCFAIL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_FDCTRL_TDCFAIL_SHIFT))&amp;CAN_FDCTRL_TDCFAIL_MASK)</span></div>
<div class="line"><a name="l01543"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga80cecb2a92dfe38bd525bbe2b98f29e5"> 1543</a></span>&#160;<span class="preprocessor">#define CAN_FDCTRL_TDCEN_MASK                    0x8000u</span></div>
<div class="line"><a name="l01544"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaae7449b7af69c9ea76d20f3499907c8a"> 1544</a></span>&#160;<span class="preprocessor">#define CAN_FDCTRL_TDCEN_SHIFT                   15u</span></div>
<div class="line"><a name="l01545"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga071a99003c668f883abfbe91b9601ce2"> 1545</a></span>&#160;<span class="preprocessor">#define CAN_FDCTRL_TDCEN_WIDTH                   1u</span></div>
<div class="line"><a name="l01546"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad752e552e00858afd3ce3ac05d2f5700"> 1546</a></span>&#160;<span class="preprocessor">#define CAN_FDCTRL_TDCEN(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_FDCTRL_TDCEN_SHIFT))&amp;CAN_FDCTRL_TDCEN_MASK)</span></div>
<div class="line"><a name="l01547"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga4936390d5429b77ef4e3afc0c087a6dc"> 1547</a></span>&#160;<span class="preprocessor">#define CAN_FDCTRL_MBDSR0_MASK                   0x30000u</span></div>
<div class="line"><a name="l01548"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga794b80bfb061961440d4a37019192cd0"> 1548</a></span>&#160;<span class="preprocessor">#define CAN_FDCTRL_MBDSR0_SHIFT                  16u</span></div>
<div class="line"><a name="l01549"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga9bcad9425e1cc022e05aa06e04c161c0"> 1549</a></span>&#160;<span class="preprocessor">#define CAN_FDCTRL_MBDSR0_WIDTH                  2u</span></div>
<div class="line"><a name="l01550"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga4de3da817a69f760a0d881f1f33ac46e"> 1550</a></span>&#160;<span class="preprocessor">#define CAN_FDCTRL_MBDSR0(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_FDCTRL_MBDSR0_SHIFT))&amp;CAN_FDCTRL_MBDSR0_MASK)</span></div>
<div class="line"><a name="l01551"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga624c1a6c25912fa95b727b95c3c4a01b"> 1551</a></span>&#160;<span class="preprocessor">#define CAN_FDCTRL_FDRATE_MASK                   0x80000000u</span></div>
<div class="line"><a name="l01552"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1e05cc9b1d7ad20da74c0bdf1dc97b00"> 1552</a></span>&#160;<span class="preprocessor">#define CAN_FDCTRL_FDRATE_SHIFT                  31u</span></div>
<div class="line"><a name="l01553"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga17e66bfcac83e16cc90e9cc2428922fa"> 1553</a></span>&#160;<span class="preprocessor">#define CAN_FDCTRL_FDRATE_WIDTH                  1u</span></div>
<div class="line"><a name="l01554"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaa6619b68ae9d17a6b0925e544ba32261"> 1554</a></span>&#160;<span class="preprocessor">#define CAN_FDCTRL_FDRATE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_FDCTRL_FDRATE_SHIFT))&amp;CAN_FDCTRL_FDRATE_MASK)</span></div>
<div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;<span class="comment">/* FDCBT Bit Fields */</span></div>
<div class="line"><a name="l01556"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga697ebaee6613548a8a106c28818d3a07"> 1556</a></span>&#160;<span class="preprocessor">#define CAN_FDCBT_FPSEG2_MASK                    0x7u</span></div>
<div class="line"><a name="l01557"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6409b8ac4a36289c398c5133a3fd2806"> 1557</a></span>&#160;<span class="preprocessor">#define CAN_FDCBT_FPSEG2_SHIFT                   0u</span></div>
<div class="line"><a name="l01558"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaa9612026388de4b5bd9888a8025e2b7b"> 1558</a></span>&#160;<span class="preprocessor">#define CAN_FDCBT_FPSEG2_WIDTH                   3u</span></div>
<div class="line"><a name="l01559"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga757c4ddc83f045fc65b1e998aec8c355"> 1559</a></span>&#160;<span class="preprocessor">#define CAN_FDCBT_FPSEG2(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_FDCBT_FPSEG2_SHIFT))&amp;CAN_FDCBT_FPSEG2_MASK)</span></div>
<div class="line"><a name="l01560"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8d093808f20cf61afded26785c7aafa4"> 1560</a></span>&#160;<span class="preprocessor">#define CAN_FDCBT_FPSEG1_MASK                    0xE0u</span></div>
<div class="line"><a name="l01561"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga676d5822043a520e7de79b7358d0d02d"> 1561</a></span>&#160;<span class="preprocessor">#define CAN_FDCBT_FPSEG1_SHIFT                   5u</span></div>
<div class="line"><a name="l01562"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gabfd66c0ae87d5b0fd72de6b74ee50a18"> 1562</a></span>&#160;<span class="preprocessor">#define CAN_FDCBT_FPSEG1_WIDTH                   3u</span></div>
<div class="line"><a name="l01563"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaec98c2c4b627f4392ae74d96d7938ee6"> 1563</a></span>&#160;<span class="preprocessor">#define CAN_FDCBT_FPSEG1(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_FDCBT_FPSEG1_SHIFT))&amp;CAN_FDCBT_FPSEG1_MASK)</span></div>
<div class="line"><a name="l01564"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga453e18ccf595822daf55f97aa8719b1d"> 1564</a></span>&#160;<span class="preprocessor">#define CAN_FDCBT_FPROPSEG_MASK                  0x7C00u</span></div>
<div class="line"><a name="l01565"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad4b3df0f1531e8412b2e7ef86fd51601"> 1565</a></span>&#160;<span class="preprocessor">#define CAN_FDCBT_FPROPSEG_SHIFT                 10u</span></div>
<div class="line"><a name="l01566"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga570b40e917bfc4ab24740964c330066d"> 1566</a></span>&#160;<span class="preprocessor">#define CAN_FDCBT_FPROPSEG_WIDTH                 5u</span></div>
<div class="line"><a name="l01567"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaef26956d4885e816edfda3683899528b"> 1567</a></span>&#160;<span class="preprocessor">#define CAN_FDCBT_FPROPSEG(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_FDCBT_FPROPSEG_SHIFT))&amp;CAN_FDCBT_FPROPSEG_MASK)</span></div>
<div class="line"><a name="l01568"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae1edc693aa11fd10e746dbd223ff3f5b"> 1568</a></span>&#160;<span class="preprocessor">#define CAN_FDCBT_FRJW_MASK                      0x70000u</span></div>
<div class="line"><a name="l01569"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6db703ccb8b288539527dec56f14290a"> 1569</a></span>&#160;<span class="preprocessor">#define CAN_FDCBT_FRJW_SHIFT                     16u</span></div>
<div class="line"><a name="l01570"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga0419e4e75c747bb0dc8099cd6fef469d"> 1570</a></span>&#160;<span class="preprocessor">#define CAN_FDCBT_FRJW_WIDTH                     3u</span></div>
<div class="line"><a name="l01571"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga58d204a7494776717aed94962ed4873f"> 1571</a></span>&#160;<span class="preprocessor">#define CAN_FDCBT_FRJW(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_FDCBT_FRJW_SHIFT))&amp;CAN_FDCBT_FRJW_MASK)</span></div>
<div class="line"><a name="l01572"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5bb5eedb1a8bd031de783d74af11c766"> 1572</a></span>&#160;<span class="preprocessor">#define CAN_FDCBT_FPRESDIV_MASK                  0x3FF00000u</span></div>
<div class="line"><a name="l01573"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1b7742c84230108183a664f3a57775bc"> 1573</a></span>&#160;<span class="preprocessor">#define CAN_FDCBT_FPRESDIV_SHIFT                 20u</span></div>
<div class="line"><a name="l01574"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6eacb943bc27876c7ae4daa0904e83d1"> 1574</a></span>&#160;<span class="preprocessor">#define CAN_FDCBT_FPRESDIV_WIDTH                 10u</span></div>
<div class="line"><a name="l01575"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf63b336c6c78f8c0f4f766491d7ff8ce"> 1575</a></span>&#160;<span class="preprocessor">#define CAN_FDCBT_FPRESDIV(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_FDCBT_FPRESDIV_SHIFT))&amp;CAN_FDCBT_FPRESDIV_MASK)</span></div>
<div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;<span class="comment">/* FDCRC Bit Fields */</span></div>
<div class="line"><a name="l01577"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gabe1259a583a1ba4cf3174873630f2355"> 1577</a></span>&#160;<span class="preprocessor">#define CAN_FDCRC_FD_TXCRC_MASK                  0x1FFFFFu</span></div>
<div class="line"><a name="l01578"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2c77b914914482f05a1d64f36db4b0de"> 1578</a></span>&#160;<span class="preprocessor">#define CAN_FDCRC_FD_TXCRC_SHIFT                 0u</span></div>
<div class="line"><a name="l01579"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga954aa7497a7cdd998feaf3863176bb9b"> 1579</a></span>&#160;<span class="preprocessor">#define CAN_FDCRC_FD_TXCRC_WIDTH                 21u</span></div>
<div class="line"><a name="l01580"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga82cc07349602ef272ea6a50c65cc9262"> 1580</a></span>&#160;<span class="preprocessor">#define CAN_FDCRC_FD_TXCRC(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_FDCRC_FD_TXCRC_SHIFT))&amp;CAN_FDCRC_FD_TXCRC_MASK)</span></div>
<div class="line"><a name="l01581"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gada22df46654cf1c2a4fdac289362af71"> 1581</a></span>&#160;<span class="preprocessor">#define CAN_FDCRC_FD_MBCRC_MASK                  0x7F000000u</span></div>
<div class="line"><a name="l01582"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gade7485829f002b9c0489ae9f2a1a5357"> 1582</a></span>&#160;<span class="preprocessor">#define CAN_FDCRC_FD_MBCRC_SHIFT                 24u</span></div>
<div class="line"><a name="l01583"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga3638a489df840d199e5076c139b937fc"> 1583</a></span>&#160;<span class="preprocessor">#define CAN_FDCRC_FD_MBCRC_WIDTH                 7u</span></div>
<div class="line"><a name="l01584"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga9c38fe48661bf749c53257798385b558"> 1584</a></span>&#160;<span class="preprocessor">#define CAN_FDCRC_FD_MBCRC(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_FDCRC_FD_MBCRC_SHIFT))&amp;CAN_FDCRC_FD_MBCRC_MASK)</span></div>
<div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160; <span class="comment">/* end of group CAN_Register_Masks */</span></div>
<div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160; </div>
<div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160; <span class="comment">/* end of group CAN_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160; </div>
<div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160; </div>
<div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;<span class="comment">   -- CMP Peripheral Access Layer</span></div>
<div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160; </div>
<div class="line"><a name="l01609"></a><span class="lineno"><a class="line" href="struct_c_m_p___type.html"> 1609</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l01610"></a><span class="lineno"><a class="line" href="struct_c_m_p___type.html#a2fe740562d1a5f9b5fa2b502bcae8434"> 1610</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_m_p___type.html#a2fe740562d1a5f9b5fa2b502bcae8434">C0</a>;                                </div>
<div class="line"><a name="l01611"></a><span class="lineno"><a class="line" href="struct_c_m_p___type.html#a25b0eec0780433aef1d4d9787b4b27de"> 1611</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_m_p___type.html#a25b0eec0780433aef1d4d9787b4b27de">C1</a>;                                </div>
<div class="line"><a name="l01612"></a><span class="lineno"><a class="line" href="struct_c_m_p___type.html#af469434dfddb6f4ff9485d70bee1ce0e"> 1612</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_m_p___type.html#af469434dfddb6f4ff9485d70bee1ce0e">C2</a>;                                </div>
<div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;} <a class="code" href="struct_c_m_p___type.html">CMP_Type</a>, *<a class="code" href="group___c_m_p___peripheral___access___layer.html#gad7bff9ded6421471c40ec46ca6c69e64">CMP_MemMapPtr</a>;</div>
<div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160; </div>
<div class="line"><a name="l01616"></a><span class="lineno"><a class="line" href="group___c_m_p___peripheral___access___layer.html#ga9233c94281e00ab897846ab12cce15d9"> 1616</a></span>&#160;<span class="preprocessor">#define CMP_INSTANCE_COUNT                       (1u)</span></div>
<div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160; </div>
<div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160; </div>
<div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;<span class="comment">/* CMP - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l01621"></a><span class="lineno"><a class="line" href="group___c_m_p___peripheral___access___layer.html#gaa174cde56b35e3d6a74b2a752296c268"> 1621</a></span>&#160;<span class="preprocessor">#define CMP0_BASE                                (0x40073000u)</span></div>
<div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160; </div>
<div class="line"><a name="l01623"></a><span class="lineno"><a class="line" href="group___c_m_p___peripheral___access___layer.html#ga2cf98276319113bb5d9ece4d7d7ed09d"> 1623</a></span>&#160;<span class="preprocessor">#define CMP0                                     ((CMP_Type *)CMP0_BASE)</span></div>
<div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160; </div>
<div class="line"><a name="l01625"></a><span class="lineno"><a class="line" href="group___c_m_p___peripheral___access___layer.html#gad9f05fa33dbe017e0dd089dab69067d7"> 1625</a></span>&#160;<span class="preprocessor">#define CMP_BASE_ADDRS                           { CMP0_BASE }</span></div>
<div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160; </div>
<div class="line"><a name="l01627"></a><span class="lineno"><a class="line" href="group___c_m_p___peripheral___access___layer.html#gacc69654296499d45b2060956a3c8e97f"> 1627</a></span>&#160;<span class="preprocessor">#define CMP_BASE_PTRS                            { CMP0 }</span></div>
<div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160; </div>
<div class="line"><a name="l01629"></a><span class="lineno"><a class="line" href="group___c_m_p___peripheral___access___layer.html#gaa4151c160b138d0a743f10b84739664d"> 1629</a></span>&#160;<span class="preprocessor">#define CMP_IRQS_ARR_COUNT                       (1u)</span></div>
<div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160; </div>
<div class="line"><a name="l01631"></a><span class="lineno"><a class="line" href="group___c_m_p___peripheral___access___layer.html#ga10410dd1068abfb838b2a042b79f8eeb"> 1631</a></span>&#160;<span class="preprocessor">#define CMP_IRQS_CH_COUNT                        (1u)</span></div>
<div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160; </div>
<div class="line"><a name="l01633"></a><span class="lineno"><a class="line" href="group___c_m_p___peripheral___access___layer.html#ga2497116c7859b3f4e8fe3e1b21a84cd9"> 1633</a></span>&#160;<span class="preprocessor">#define CMP_IRQS                                 { CMP0_IRQn }</span></div>
<div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160; </div>
<div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;<span class="comment">   -- CMP Register Masks</span></div>
<div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160; </div>
<div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;<span class="comment">/* C0 Bit Fields */</span></div>
<div class="line"><a name="l01645"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga92ed23406d7bbc111f4c3c971a7961b8"> 1645</a></span>&#160;<span class="preprocessor">#define CMP_C0_HYSTCTR_MASK                      0x3u</span></div>
<div class="line"><a name="l01646"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaa0172410365765fd5dcedbafe6e239a5"> 1646</a></span>&#160;<span class="preprocessor">#define CMP_C0_HYSTCTR_SHIFT                     0u</span></div>
<div class="line"><a name="l01647"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga68c8fc1b4a1bb6b24a2bf662bed204bc"> 1647</a></span>&#160;<span class="preprocessor">#define CMP_C0_HYSTCTR_WIDTH                     2u</span></div>
<div class="line"><a name="l01648"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga581f5a4a854a533d9b9320e853221370"> 1648</a></span>&#160;<span class="preprocessor">#define CMP_C0_HYSTCTR(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C0_HYSTCTR_SHIFT))&amp;CMP_C0_HYSTCTR_MASK)</span></div>
<div class="line"><a name="l01649"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga366559b5e528277ce2609a224b4d3c4c"> 1649</a></span>&#160;<span class="preprocessor">#define CMP_C0_OFFSET_MASK                       0x4u</span></div>
<div class="line"><a name="l01650"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga218f8975d826e469a1334a1a86228bf9"> 1650</a></span>&#160;<span class="preprocessor">#define CMP_C0_OFFSET_SHIFT                      2u</span></div>
<div class="line"><a name="l01651"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga4687ae0e6c0fb41b2a75a95f21e12f4a"> 1651</a></span>&#160;<span class="preprocessor">#define CMP_C0_OFFSET_WIDTH                      1u</span></div>
<div class="line"><a name="l01652"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga16cb456b951c4992bd1dda7df10a14b9"> 1652</a></span>&#160;<span class="preprocessor">#define CMP_C0_OFFSET(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C0_OFFSET_SHIFT))&amp;CMP_C0_OFFSET_MASK)</span></div>
<div class="line"><a name="l01653"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga39489e016f476ee0dacaff0df0d9974e"> 1653</a></span>&#160;<span class="preprocessor">#define CMP_C0_FILTER_CNT_MASK                   0x70u</span></div>
<div class="line"><a name="l01654"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gac690da47129010c0dff8772023af5128"> 1654</a></span>&#160;<span class="preprocessor">#define CMP_C0_FILTER_CNT_SHIFT                  4u</span></div>
<div class="line"><a name="l01655"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga1cc5d244e1dab404aab2c004e5be9eba"> 1655</a></span>&#160;<span class="preprocessor">#define CMP_C0_FILTER_CNT_WIDTH                  3u</span></div>
<div class="line"><a name="l01656"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga6836d5263ccd4628f6ef2e411c8a57a6"> 1656</a></span>&#160;<span class="preprocessor">#define CMP_C0_FILTER_CNT(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C0_FILTER_CNT_SHIFT))&amp;CMP_C0_FILTER_CNT_MASK)</span></div>
<div class="line"><a name="l01657"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga66cba723e662de7b4a58876f322bff2e"> 1657</a></span>&#160;<span class="preprocessor">#define CMP_C0_EN_MASK                           0x100u</span></div>
<div class="line"><a name="l01658"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga87175313bac8128b92d70016d52c8816"> 1658</a></span>&#160;<span class="preprocessor">#define CMP_C0_EN_SHIFT                          8u</span></div>
<div class="line"><a name="l01659"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga32733290c45fa83b0853108b590fe205"> 1659</a></span>&#160;<span class="preprocessor">#define CMP_C0_EN_WIDTH                          1u</span></div>
<div class="line"><a name="l01660"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga2fddace856cd4d17afa49b9acfa21332"> 1660</a></span>&#160;<span class="preprocessor">#define CMP_C0_EN(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C0_EN_SHIFT))&amp;CMP_C0_EN_MASK)</span></div>
<div class="line"><a name="l01661"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaf9df554b01e544422a7c6e72e8581427"> 1661</a></span>&#160;<span class="preprocessor">#define CMP_C0_OPE_MASK                          0x200u</span></div>
<div class="line"><a name="l01662"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga5d7f74a0f9434e033995e8824630d97c"> 1662</a></span>&#160;<span class="preprocessor">#define CMP_C0_OPE_SHIFT                         9u</span></div>
<div class="line"><a name="l01663"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaa18ea269fa73a06b9aab5c4a7ec07262"> 1663</a></span>&#160;<span class="preprocessor">#define CMP_C0_OPE_WIDTH                         1u</span></div>
<div class="line"><a name="l01664"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga07f4dc979113c8f960d12fb55e4ea564"> 1664</a></span>&#160;<span class="preprocessor">#define CMP_C0_OPE(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C0_OPE_SHIFT))&amp;CMP_C0_OPE_MASK)</span></div>
<div class="line"><a name="l01665"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gae0addaa6319edba63521c489de88a2cc"> 1665</a></span>&#160;<span class="preprocessor">#define CMP_C0_COS_MASK                          0x400u</span></div>
<div class="line"><a name="l01666"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaf92362b4e2f15cf3eec8fbb0f8cb1f00"> 1666</a></span>&#160;<span class="preprocessor">#define CMP_C0_COS_SHIFT                         10u</span></div>
<div class="line"><a name="l01667"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga97f6e5ee5fae3f42ac17e3305397669e"> 1667</a></span>&#160;<span class="preprocessor">#define CMP_C0_COS_WIDTH                         1u</span></div>
<div class="line"><a name="l01668"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga2a5525a39d025ec10927a4a319a1b9f7"> 1668</a></span>&#160;<span class="preprocessor">#define CMP_C0_COS(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C0_COS_SHIFT))&amp;CMP_C0_COS_MASK)</span></div>
<div class="line"><a name="l01669"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gad09d9473aa4b488c3308713657fdb5a7"> 1669</a></span>&#160;<span class="preprocessor">#define CMP_C0_INVT_MASK                         0x800u</span></div>
<div class="line"><a name="l01670"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga9d7655e2cacd69a74fef34721b688db1"> 1670</a></span>&#160;<span class="preprocessor">#define CMP_C0_INVT_SHIFT                        11u</span></div>
<div class="line"><a name="l01671"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gafdb8d7ce51bf30742c6de154f6005343"> 1671</a></span>&#160;<span class="preprocessor">#define CMP_C0_INVT_WIDTH                        1u</span></div>
<div class="line"><a name="l01672"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gab2d319febf093f5f145d91199e54930b"> 1672</a></span>&#160;<span class="preprocessor">#define CMP_C0_INVT(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C0_INVT_SHIFT))&amp;CMP_C0_INVT_MASK)</span></div>
<div class="line"><a name="l01673"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga45908969cbf48f1d60e52b6bd5cafbd5"> 1673</a></span>&#160;<span class="preprocessor">#define CMP_C0_PMODE_MASK                        0x1000u</span></div>
<div class="line"><a name="l01674"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga279ac788385060dfd4c2ecbdfc36a942"> 1674</a></span>&#160;<span class="preprocessor">#define CMP_C0_PMODE_SHIFT                       12u</span></div>
<div class="line"><a name="l01675"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaea6cdcf67df653a3f32d7e09aa546c71"> 1675</a></span>&#160;<span class="preprocessor">#define CMP_C0_PMODE_WIDTH                       1u</span></div>
<div class="line"><a name="l01676"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaa0795dc916bacac3111f819e9e880338"> 1676</a></span>&#160;<span class="preprocessor">#define CMP_C0_PMODE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C0_PMODE_SHIFT))&amp;CMP_C0_PMODE_MASK)</span></div>
<div class="line"><a name="l01677"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gac8975c394c22903557a9f5f0c7c27d8b"> 1677</a></span>&#160;<span class="preprocessor">#define CMP_C0_WE_MASK                           0x4000u</span></div>
<div class="line"><a name="l01678"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gabfaa97a51242268da01fc2463267c4fa"> 1678</a></span>&#160;<span class="preprocessor">#define CMP_C0_WE_SHIFT                          14u</span></div>
<div class="line"><a name="l01679"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga3cb003950d24c693a7800ed8ee08b671"> 1679</a></span>&#160;<span class="preprocessor">#define CMP_C0_WE_WIDTH                          1u</span></div>
<div class="line"><a name="l01680"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga1ac10107d90d2f8328abcc3cbb5cc571"> 1680</a></span>&#160;<span class="preprocessor">#define CMP_C0_WE(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C0_WE_SHIFT))&amp;CMP_C0_WE_MASK)</span></div>
<div class="line"><a name="l01681"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gadb225bd692da7caaf1f8c68c2f186755"> 1681</a></span>&#160;<span class="preprocessor">#define CMP_C0_SE_MASK                           0x8000u</span></div>
<div class="line"><a name="l01682"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaa8d9100d688faee6b5e321e6a760df90"> 1682</a></span>&#160;<span class="preprocessor">#define CMP_C0_SE_SHIFT                          15u</span></div>
<div class="line"><a name="l01683"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga49ff6d728e0489a0a0c95bfd512ae446"> 1683</a></span>&#160;<span class="preprocessor">#define CMP_C0_SE_WIDTH                          1u</span></div>
<div class="line"><a name="l01684"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga78500cc30d6cf19c943e8097b108d2d4"> 1684</a></span>&#160;<span class="preprocessor">#define CMP_C0_SE(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C0_SE_SHIFT))&amp;CMP_C0_SE_MASK)</span></div>
<div class="line"><a name="l01685"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga0638d0086fb55752b6bdb908b8656a6a"> 1685</a></span>&#160;<span class="preprocessor">#define CMP_C0_FPR_MASK                          0xFF0000u</span></div>
<div class="line"><a name="l01686"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga8769278ed7c707ef9345ff1826b772b7"> 1686</a></span>&#160;<span class="preprocessor">#define CMP_C0_FPR_SHIFT                         16u</span></div>
<div class="line"><a name="l01687"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaab5a23f8a7ffc31a510b42c34a2ebadc"> 1687</a></span>&#160;<span class="preprocessor">#define CMP_C0_FPR_WIDTH                         8u</span></div>
<div class="line"><a name="l01688"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga5b7382a9290e46d7bb1dc33f44f79706"> 1688</a></span>&#160;<span class="preprocessor">#define CMP_C0_FPR(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C0_FPR_SHIFT))&amp;CMP_C0_FPR_MASK)</span></div>
<div class="line"><a name="l01689"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gad4c83f4fc0bbedb271c9d8e8e34af1ab"> 1689</a></span>&#160;<span class="preprocessor">#define CMP_C0_COUT_MASK                         0x1000000u</span></div>
<div class="line"><a name="l01690"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gada4dc8a9bf6dde129c45c46f0659cf2d"> 1690</a></span>&#160;<span class="preprocessor">#define CMP_C0_COUT_SHIFT                        24u</span></div>
<div class="line"><a name="l01691"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga60bda8be74191d0f6897cc44c1c3afdb"> 1691</a></span>&#160;<span class="preprocessor">#define CMP_C0_COUT_WIDTH                        1u</span></div>
<div class="line"><a name="l01692"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaafba6c4154bb3ecf00bff57e4e9bf4e3"> 1692</a></span>&#160;<span class="preprocessor">#define CMP_C0_COUT(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C0_COUT_SHIFT))&amp;CMP_C0_COUT_MASK)</span></div>
<div class="line"><a name="l01693"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga0794eaca5adff3c3889e5d0333fcdb83"> 1693</a></span>&#160;<span class="preprocessor">#define CMP_C0_CFF_MASK                          0x2000000u</span></div>
<div class="line"><a name="l01694"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga59e0134ef4b3a6325f7a5225dabc5020"> 1694</a></span>&#160;<span class="preprocessor">#define CMP_C0_CFF_SHIFT                         25u</span></div>
<div class="line"><a name="l01695"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaa36290812e054107364ebb941a6ea501"> 1695</a></span>&#160;<span class="preprocessor">#define CMP_C0_CFF_WIDTH                         1u</span></div>
<div class="line"><a name="l01696"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga4a1f322c6c9f09246d401fa60b1ce410"> 1696</a></span>&#160;<span class="preprocessor">#define CMP_C0_CFF(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C0_CFF_SHIFT))&amp;CMP_C0_CFF_MASK)</span></div>
<div class="line"><a name="l01697"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaa1e2a4fcd4fd8005bc0996f4cbb743ab"> 1697</a></span>&#160;<span class="preprocessor">#define CMP_C0_CFR_MASK                          0x4000000u</span></div>
<div class="line"><a name="l01698"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga486b75e7d0428274f91c22c89cc88fe1"> 1698</a></span>&#160;<span class="preprocessor">#define CMP_C0_CFR_SHIFT                         26u</span></div>
<div class="line"><a name="l01699"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gae84c657a8e8f9f416e70a6f9102dc41c"> 1699</a></span>&#160;<span class="preprocessor">#define CMP_C0_CFR_WIDTH                         1u</span></div>
<div class="line"><a name="l01700"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga48725eca5ee03a54b7755abca2e37970"> 1700</a></span>&#160;<span class="preprocessor">#define CMP_C0_CFR(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C0_CFR_SHIFT))&amp;CMP_C0_CFR_MASK)</span></div>
<div class="line"><a name="l01701"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga78767ce96c23d8cd23af32d42d3241a8"> 1701</a></span>&#160;<span class="preprocessor">#define CMP_C0_IEF_MASK                          0x8000000u</span></div>
<div class="line"><a name="l01702"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga2679a5178865d29115a1de56bf766bec"> 1702</a></span>&#160;<span class="preprocessor">#define CMP_C0_IEF_SHIFT                         27u</span></div>
<div class="line"><a name="l01703"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga133465abe8f3fa8e593ee16fce3fd432"> 1703</a></span>&#160;<span class="preprocessor">#define CMP_C0_IEF_WIDTH                         1u</span></div>
<div class="line"><a name="l01704"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga25e9f2a1fdd3b21b92a935c83659c273"> 1704</a></span>&#160;<span class="preprocessor">#define CMP_C0_IEF(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C0_IEF_SHIFT))&amp;CMP_C0_IEF_MASK)</span></div>
<div class="line"><a name="l01705"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gad1cbcca37c237721bb1e66852e0dd0bb"> 1705</a></span>&#160;<span class="preprocessor">#define CMP_C0_IER_MASK                          0x10000000u</span></div>
<div class="line"><a name="l01706"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga9005a4f83b27389dba25f80defad199b"> 1706</a></span>&#160;<span class="preprocessor">#define CMP_C0_IER_SHIFT                         28u</span></div>
<div class="line"><a name="l01707"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga50f23153f00ea8156e9f45035dc59195"> 1707</a></span>&#160;<span class="preprocessor">#define CMP_C0_IER_WIDTH                         1u</span></div>
<div class="line"><a name="l01708"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga238398cddaf78675a61125ab16082e32"> 1708</a></span>&#160;<span class="preprocessor">#define CMP_C0_IER(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C0_IER_SHIFT))&amp;CMP_C0_IER_MASK)</span></div>
<div class="line"><a name="l01709"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gab433a7e8bfc13d3e9c51671bbfcdc9a0"> 1709</a></span>&#160;<span class="preprocessor">#define CMP_C0_DMAEN_MASK                        0x40000000u</span></div>
<div class="line"><a name="l01710"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga3fdfbc0533b714e327a2ee14e89d617f"> 1710</a></span>&#160;<span class="preprocessor">#define CMP_C0_DMAEN_SHIFT                       30u</span></div>
<div class="line"><a name="l01711"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga028dc57f821e35a67c743fe66736a1e3"> 1711</a></span>&#160;<span class="preprocessor">#define CMP_C0_DMAEN_WIDTH                       1u</span></div>
<div class="line"><a name="l01712"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaf36b2fa15d18323f5e03618ee37d359c"> 1712</a></span>&#160;<span class="preprocessor">#define CMP_C0_DMAEN(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C0_DMAEN_SHIFT))&amp;CMP_C0_DMAEN_MASK)</span></div>
<div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;<span class="comment">/* C1 Bit Fields */</span></div>
<div class="line"><a name="l01714"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaafcfcbe48260b8aa5a61815812d66d9b"> 1714</a></span>&#160;<span class="preprocessor">#define CMP_C1_VOSEL_MASK                        0xFFu</span></div>
<div class="line"><a name="l01715"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gac280b31489c71eeb36c77d45d72c88e3"> 1715</a></span>&#160;<span class="preprocessor">#define CMP_C1_VOSEL_SHIFT                       0u</span></div>
<div class="line"><a name="l01716"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga739dc103bba08af7c31df90761470820"> 1716</a></span>&#160;<span class="preprocessor">#define CMP_C1_VOSEL_WIDTH                       8u</span></div>
<div class="line"><a name="l01717"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga288cf3e06063fb9f3445ae343228b2eb"> 1717</a></span>&#160;<span class="preprocessor">#define CMP_C1_VOSEL(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C1_VOSEL_SHIFT))&amp;CMP_C1_VOSEL_MASK)</span></div>
<div class="line"><a name="l01718"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga23720c8f0d58938380e3c8cad28cc185"> 1718</a></span>&#160;<span class="preprocessor">#define CMP_C1_MSEL_MASK                         0x700u</span></div>
<div class="line"><a name="l01719"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga89b74d5a9bb8b78d6d96fea5853fbb8e"> 1719</a></span>&#160;<span class="preprocessor">#define CMP_C1_MSEL_SHIFT                        8u</span></div>
<div class="line"><a name="l01720"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gac3e890b6b933cb5816516922df46e48d"> 1720</a></span>&#160;<span class="preprocessor">#define CMP_C1_MSEL_WIDTH                        3u</span></div>
<div class="line"><a name="l01721"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gafdb6535353ad5a7e0aadec24bb79785f"> 1721</a></span>&#160;<span class="preprocessor">#define CMP_C1_MSEL(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C1_MSEL_SHIFT))&amp;CMP_C1_MSEL_MASK)</span></div>
<div class="line"><a name="l01722"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gae616bd7f93737261e5ae19ce20a8a4d6"> 1722</a></span>&#160;<span class="preprocessor">#define CMP_C1_PSEL_MASK                         0x3800u</span></div>
<div class="line"><a name="l01723"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gae372f8a4a7ef9d1fea0bd2d72da371da"> 1723</a></span>&#160;<span class="preprocessor">#define CMP_C1_PSEL_SHIFT                        11u</span></div>
<div class="line"><a name="l01724"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaa1a4204bcb3349b8db62ee635c870bf8"> 1724</a></span>&#160;<span class="preprocessor">#define CMP_C1_PSEL_WIDTH                        3u</span></div>
<div class="line"><a name="l01725"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga9412eeb4c81ca8ddf0f6d533488622cc"> 1725</a></span>&#160;<span class="preprocessor">#define CMP_C1_PSEL(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C1_PSEL_SHIFT))&amp;CMP_C1_PSEL_MASK)</span></div>
<div class="line"><a name="l01726"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga366a0f4b903f6780b904259b55fbc9da"> 1726</a></span>&#160;<span class="preprocessor">#define CMP_C1_VRSEL_MASK                        0x4000u</span></div>
<div class="line"><a name="l01727"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga64bc7b3f8750ecc05421cb00d0d53869"> 1727</a></span>&#160;<span class="preprocessor">#define CMP_C1_VRSEL_SHIFT                       14u</span></div>
<div class="line"><a name="l01728"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga2c108d2e0e752be4cfbda0c3f66125f1"> 1728</a></span>&#160;<span class="preprocessor">#define CMP_C1_VRSEL_WIDTH                       1u</span></div>
<div class="line"><a name="l01729"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga41a67c20bb9eea6972dc861298bb2d55"> 1729</a></span>&#160;<span class="preprocessor">#define CMP_C1_VRSEL(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C1_VRSEL_SHIFT))&amp;CMP_C1_VRSEL_MASK)</span></div>
<div class="line"><a name="l01730"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga49c0bd07454af8b471fe380394a7c07e"> 1730</a></span>&#160;<span class="preprocessor">#define CMP_C1_DACEN_MASK                        0x8000u</span></div>
<div class="line"><a name="l01731"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaaeea79845e199e13ffe521a692ef5b96"> 1731</a></span>&#160;<span class="preprocessor">#define CMP_C1_DACEN_SHIFT                       15u</span></div>
<div class="line"><a name="l01732"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaf763c666577322a40c23f2727ee3db55"> 1732</a></span>&#160;<span class="preprocessor">#define CMP_C1_DACEN_WIDTH                       1u</span></div>
<div class="line"><a name="l01733"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga67996ab0ab432e15bc73a14c7b68ab27"> 1733</a></span>&#160;<span class="preprocessor">#define CMP_C1_DACEN(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C1_DACEN_SHIFT))&amp;CMP_C1_DACEN_MASK)</span></div>
<div class="line"><a name="l01734"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga39deea5d7fcc62ab8c5d2931d18d05cf"> 1734</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN0_MASK                         0x10000u</span></div>
<div class="line"><a name="l01735"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga591e459acd50f7ccd114b12d4ae28c66"> 1735</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN0_SHIFT                        16u</span></div>
<div class="line"><a name="l01736"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaa498814f5fcdcd7a3d6af2de8d273fed"> 1736</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN0_WIDTH                        1u</span></div>
<div class="line"><a name="l01737"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga1db2390efaba909efcb8e6c05e558f2d"> 1737</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN0(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C1_CHN0_SHIFT))&amp;CMP_C1_CHN0_MASK)</span></div>
<div class="line"><a name="l01738"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gafa9172e0decbbbdf707176d300956843"> 1738</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN1_MASK                         0x20000u</span></div>
<div class="line"><a name="l01739"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga5f58f0a4d31a0cc273faa4e3ae9912e9"> 1739</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN1_SHIFT                        17u</span></div>
<div class="line"><a name="l01740"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga4de669270ae2b73044d5528ea05572e2"> 1740</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN1_WIDTH                        1u</span></div>
<div class="line"><a name="l01741"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga683ee4563cbe2fd8b56532b64938987b"> 1741</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN1(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C1_CHN1_SHIFT))&amp;CMP_C1_CHN1_MASK)</span></div>
<div class="line"><a name="l01742"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaf5aeca8c38343097afd0de0aabd7c884"> 1742</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN2_MASK                         0x40000u</span></div>
<div class="line"><a name="l01743"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga3debc09d02c815c0b8f298cbbc2ba87c"> 1743</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN2_SHIFT                        18u</span></div>
<div class="line"><a name="l01744"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gafdc94dcf27c621be3e70b8c023a315cb"> 1744</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN2_WIDTH                        1u</span></div>
<div class="line"><a name="l01745"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga1eeffc60f17da8b2fcfd46ffd363d03d"> 1745</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN2(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C1_CHN2_SHIFT))&amp;CMP_C1_CHN2_MASK)</span></div>
<div class="line"><a name="l01746"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga49f3f018ae33af9a829f4135bd58c0c1"> 1746</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN3_MASK                         0x80000u</span></div>
<div class="line"><a name="l01747"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gac463f45d3dff8063f85dca65f0591f68"> 1747</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN3_SHIFT                        19u</span></div>
<div class="line"><a name="l01748"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaa1c77aa128febbea32ce783857c958c4"> 1748</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN3_WIDTH                        1u</span></div>
<div class="line"><a name="l01749"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga7014142620fbc74bea69fb3ac63b24e0"> 1749</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN3(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C1_CHN3_SHIFT))&amp;CMP_C1_CHN3_MASK)</span></div>
<div class="line"><a name="l01750"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaf661d0e1dd9b6d3bbbf0ef5f04840ec0"> 1750</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN4_MASK                         0x100000u</span></div>
<div class="line"><a name="l01751"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gafbb954678f6ae93894abaca9fba6a288"> 1751</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN4_SHIFT                        20u</span></div>
<div class="line"><a name="l01752"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga5831dbb08f2845a15126db0f164dc67b"> 1752</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN4_WIDTH                        1u</span></div>
<div class="line"><a name="l01753"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaf44711dc3cb5c9584d76d49712b491fd"> 1753</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN4(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C1_CHN4_SHIFT))&amp;CMP_C1_CHN4_MASK)</span></div>
<div class="line"><a name="l01754"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga8e2103e29a0d479ebcb94a7f30e0065b"> 1754</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN5_MASK                         0x200000u</span></div>
<div class="line"><a name="l01755"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga1860cece6df014ea09709655da90e029"> 1755</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN5_SHIFT                        21u</span></div>
<div class="line"><a name="l01756"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gae293ff62406deea7fa471aa81c905ead"> 1756</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN5_WIDTH                        1u</span></div>
<div class="line"><a name="l01757"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gae61a14461cde56cd8c083fc4f5e358f3"> 1757</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN5(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C1_CHN5_SHIFT))&amp;CMP_C1_CHN5_MASK)</span></div>
<div class="line"><a name="l01758"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga47138cc90d793ddbc41594eb79667436"> 1758</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN6_MASK                         0x400000u</span></div>
<div class="line"><a name="l01759"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga9e1f535789ff0de7e389e10fb788e454"> 1759</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN6_SHIFT                        22u</span></div>
<div class="line"><a name="l01760"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaa5210bb574fc4227c2f92b73c4d26d76"> 1760</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN6_WIDTH                        1u</span></div>
<div class="line"><a name="l01761"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gad5388904cf13632ff7463083b97fdf35"> 1761</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN6(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C1_CHN6_SHIFT))&amp;CMP_C1_CHN6_MASK)</span></div>
<div class="line"><a name="l01762"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga6102447a6f4fd07ffe2f6245c51f1774"> 1762</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN7_MASK                         0x800000u</span></div>
<div class="line"><a name="l01763"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga48122ff12f97e19382559fe5dbf5097b"> 1763</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN7_SHIFT                        23u</span></div>
<div class="line"><a name="l01764"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaa0f75cea137e0a5d35d2659ae4bc8cc2"> 1764</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN7_WIDTH                        1u</span></div>
<div class="line"><a name="l01765"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga6bafd7aa2fe4cd776713196146a9a159"> 1765</a></span>&#160;<span class="preprocessor">#define CMP_C1_CHN7(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C1_CHN7_SHIFT))&amp;CMP_C1_CHN7_MASK)</span></div>
<div class="line"><a name="l01766"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gadbde14f01b515614118f541f61d06e7a"> 1766</a></span>&#160;<span class="preprocessor">#define CMP_C1_INNSEL_MASK                       0x3000000u</span></div>
<div class="line"><a name="l01767"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga9783a0ddb722664a4ee9fcf02b44eca4"> 1767</a></span>&#160;<span class="preprocessor">#define CMP_C1_INNSEL_SHIFT                      24u</span></div>
<div class="line"><a name="l01768"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga0dc971e59aa1046645ae42b6bf36833d"> 1768</a></span>&#160;<span class="preprocessor">#define CMP_C1_INNSEL_WIDTH                      2u</span></div>
<div class="line"><a name="l01769"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga9a7279c3d8284e5dbfab90022c982f35"> 1769</a></span>&#160;<span class="preprocessor">#define CMP_C1_INNSEL(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C1_INNSEL_SHIFT))&amp;CMP_C1_INNSEL_MASK)</span></div>
<div class="line"><a name="l01770"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga9efba64163a7bfbd2e9a77e4fb2cf9a4"> 1770</a></span>&#160;<span class="preprocessor">#define CMP_C1_INPSEL_MASK                       0x18000000u</span></div>
<div class="line"><a name="l01771"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gad31b783ca7f8dd7e6620dbd90e30bb49"> 1771</a></span>&#160;<span class="preprocessor">#define CMP_C1_INPSEL_SHIFT                      27u</span></div>
<div class="line"><a name="l01772"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga3ad3621591bf2342312aff261e790565"> 1772</a></span>&#160;<span class="preprocessor">#define CMP_C1_INPSEL_WIDTH                      2u</span></div>
<div class="line"><a name="l01773"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gacdfd2385d81481a17aede9f386c59bb7"> 1773</a></span>&#160;<span class="preprocessor">#define CMP_C1_INPSEL(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C1_INPSEL_SHIFT))&amp;CMP_C1_INPSEL_MASK)</span></div>
<div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;<span class="comment">/* C2 Bit Fields */</span></div>
<div class="line"><a name="l01775"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga19f0c01c006cce5cfbc705de00a280d4"> 1775</a></span>&#160;<span class="preprocessor">#define CMP_C2_ACOn_MASK                         0xFFu</span></div>
<div class="line"><a name="l01776"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaee037e99960569015d85ccddc33a0d71"> 1776</a></span>&#160;<span class="preprocessor">#define CMP_C2_ACOn_SHIFT                        0u</span></div>
<div class="line"><a name="l01777"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga4ccab2c73599c713ae27aa3534e36799"> 1777</a></span>&#160;<span class="preprocessor">#define CMP_C2_ACOn_WIDTH                        8u</span></div>
<div class="line"><a name="l01778"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga53516e18cc79025ac98021db7c3a666e"> 1778</a></span>&#160;<span class="preprocessor">#define CMP_C2_ACOn(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C2_ACOn_SHIFT))&amp;CMP_C2_ACOn_MASK)</span></div>
<div class="line"><a name="l01779"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga92c898a364095ea342eee53ce3369505"> 1779</a></span>&#160;<span class="preprocessor">#define CMP_C2_INITMOD_MASK                      0x3F00u</span></div>
<div class="line"><a name="l01780"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga55bf1336148c48d84651b3fef5eb6e54"> 1780</a></span>&#160;<span class="preprocessor">#define CMP_C2_INITMOD_SHIFT                     8u</span></div>
<div class="line"><a name="l01781"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga1171d532a65ca1876f7235c86f7fda83"> 1781</a></span>&#160;<span class="preprocessor">#define CMP_C2_INITMOD_WIDTH                     6u</span></div>
<div class="line"><a name="l01782"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga9f8e7bd361d12b36b1b4c614984699e2"> 1782</a></span>&#160;<span class="preprocessor">#define CMP_C2_INITMOD(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C2_INITMOD_SHIFT))&amp;CMP_C2_INITMOD_MASK)</span></div>
<div class="line"><a name="l01783"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gab34ab55c200e7d1756e72fc7c7b9ece0"> 1783</a></span>&#160;<span class="preprocessor">#define CMP_C2_NSAM_MASK                         0xC000u</span></div>
<div class="line"><a name="l01784"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga53cf4b73b9a1463788e849e99c33c0f8"> 1784</a></span>&#160;<span class="preprocessor">#define CMP_C2_NSAM_SHIFT                        14u</span></div>
<div class="line"><a name="l01785"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga323fd0ecf6c812bcde8be7315bd7ea3c"> 1785</a></span>&#160;<span class="preprocessor">#define CMP_C2_NSAM_WIDTH                        2u</span></div>
<div class="line"><a name="l01786"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga109926de58a245f7f3f41dbad9d358bc"> 1786</a></span>&#160;<span class="preprocessor">#define CMP_C2_NSAM(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C2_NSAM_SHIFT))&amp;CMP_C2_NSAM_MASK)</span></div>
<div class="line"><a name="l01787"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga2aab72bc80f2cdf1611ccb9756b8c31e"> 1787</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH0F_MASK                         0x10000u</span></div>
<div class="line"><a name="l01788"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaa30a2629a7e18ed54463d4539046b0b2"> 1788</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH0F_SHIFT                        16u</span></div>
<div class="line"><a name="l01789"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga683a028429d76d7599abb8ca0d02300c"> 1789</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH0F_WIDTH                        1u</span></div>
<div class="line"><a name="l01790"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga49a8de2694ca8fc855e3e5b6c67a321a"> 1790</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH0F(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C2_CH0F_SHIFT))&amp;CMP_C2_CH0F_MASK)</span></div>
<div class="line"><a name="l01791"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga8e7fbdcdda7ad372152bb402ad6badaf"> 1791</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH1F_MASK                         0x20000u</span></div>
<div class="line"><a name="l01792"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaf6ec2737a4b8d410f73c01d78ca228f5"> 1792</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH1F_SHIFT                        17u</span></div>
<div class="line"><a name="l01793"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga4d3267faf778d1ff7d800b841a6d97f5"> 1793</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH1F_WIDTH                        1u</span></div>
<div class="line"><a name="l01794"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gad6c57e443bd941844a88d203f5e44f0e"> 1794</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH1F(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C2_CH1F_SHIFT))&amp;CMP_C2_CH1F_MASK)</span></div>
<div class="line"><a name="l01795"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga1e622779f431566a8c6aeb26185b5405"> 1795</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH2F_MASK                         0x40000u</span></div>
<div class="line"><a name="l01796"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga3025f868a16a013309366450db9f96ce"> 1796</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH2F_SHIFT                        18u</span></div>
<div class="line"><a name="l01797"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga941b929ce216b3e617cd8ae8c847ecf7"> 1797</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH2F_WIDTH                        1u</span></div>
<div class="line"><a name="l01798"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga325836835d1e16b49aae50034653dde5"> 1798</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH2F(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C2_CH2F_SHIFT))&amp;CMP_C2_CH2F_MASK)</span></div>
<div class="line"><a name="l01799"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gabcfecf3232e26f72988ae5635d2767de"> 1799</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH3F_MASK                         0x80000u</span></div>
<div class="line"><a name="l01800"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga7b90f8ad72ece2e487902910b09a3c36"> 1800</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH3F_SHIFT                        19u</span></div>
<div class="line"><a name="l01801"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga11f9a736856b55d056c16a003a2b2f50"> 1801</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH3F_WIDTH                        1u</span></div>
<div class="line"><a name="l01802"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gae1588863d981cd1ac9482162eb373c93"> 1802</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH3F(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C2_CH3F_SHIFT))&amp;CMP_C2_CH3F_MASK)</span></div>
<div class="line"><a name="l01803"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga3e86bb30968a56da046b986625d023e7"> 1803</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH4F_MASK                         0x100000u</span></div>
<div class="line"><a name="l01804"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga7351233d24ee17de9d3d1740bcf4b9e1"> 1804</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH4F_SHIFT                        20u</span></div>
<div class="line"><a name="l01805"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaa93b330896378ea5e9fdfcaefd332a96"> 1805</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH4F_WIDTH                        1u</span></div>
<div class="line"><a name="l01806"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga64d7c3b186c28e6f873e12fd838ce307"> 1806</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH4F(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C2_CH4F_SHIFT))&amp;CMP_C2_CH4F_MASK)</span></div>
<div class="line"><a name="l01807"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga551f41cfebd79163a0d5495c95c39922"> 1807</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH5F_MASK                         0x200000u</span></div>
<div class="line"><a name="l01808"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gad96573e37caa59876150a14b8d364409"> 1808</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH5F_SHIFT                        21u</span></div>
<div class="line"><a name="l01809"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gac76f82984670d395b21cdbdc4ca61c0f"> 1809</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH5F_WIDTH                        1u</span></div>
<div class="line"><a name="l01810"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gace05f8175e8d53e6ad2ef595766b2b8e"> 1810</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH5F(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C2_CH5F_SHIFT))&amp;CMP_C2_CH5F_MASK)</span></div>
<div class="line"><a name="l01811"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gada13dc2a00434585fe6550e111d71cb7"> 1811</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH6F_MASK                         0x400000u</span></div>
<div class="line"><a name="l01812"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gafe8f5b6cd39589c8fc81cd877229770c"> 1812</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH6F_SHIFT                        22u</span></div>
<div class="line"><a name="l01813"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga165a3b6f488847cb4c46405a9bda65fc"> 1813</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH6F_WIDTH                        1u</span></div>
<div class="line"><a name="l01814"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga8a924d79ba114c356b85e36ce58216fb"> 1814</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH6F(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C2_CH6F_SHIFT))&amp;CMP_C2_CH6F_MASK)</span></div>
<div class="line"><a name="l01815"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga801117efa871639ed27e0cb852a6b74f"> 1815</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH7F_MASK                         0x800000u</span></div>
<div class="line"><a name="l01816"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga45c4c2491d327810c1feba6bb955492d"> 1816</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH7F_SHIFT                        23u</span></div>
<div class="line"><a name="l01817"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga4f1da9d6dbbea6dbe392c7066ba67bc8"> 1817</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH7F_WIDTH                        1u</span></div>
<div class="line"><a name="l01818"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gacf1a9dc1e5b787a185b385e9b84bc160"> 1818</a></span>&#160;<span class="preprocessor">#define CMP_C2_CH7F(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C2_CH7F_SHIFT))&amp;CMP_C2_CH7F_MASK)</span></div>
<div class="line"><a name="l01819"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gada42c42c65fb1290a0d3f8d234dad2f8"> 1819</a></span>&#160;<span class="preprocessor">#define CMP_C2_FXMXCH_MASK                       0xE000000u</span></div>
<div class="line"><a name="l01820"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga4ca05325cbd76d388191f7dc92f3d6c9"> 1820</a></span>&#160;<span class="preprocessor">#define CMP_C2_FXMXCH_SHIFT                      25u</span></div>
<div class="line"><a name="l01821"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga0676406573be3595c6610e921ca9e012"> 1821</a></span>&#160;<span class="preprocessor">#define CMP_C2_FXMXCH_WIDTH                      3u</span></div>
<div class="line"><a name="l01822"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga2a77ae84990dfb1b6ca2587769764f80"> 1822</a></span>&#160;<span class="preprocessor">#define CMP_C2_FXMXCH(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C2_FXMXCH_SHIFT))&amp;CMP_C2_FXMXCH_MASK)</span></div>
<div class="line"><a name="l01823"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gac98705909179768ec8cee0121928ed6e"> 1823</a></span>&#160;<span class="preprocessor">#define CMP_C2_FXMP_MASK                         0x20000000u</span></div>
<div class="line"><a name="l01824"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga2c76f7b30ce181e80d0bc7f2a5a96851"> 1824</a></span>&#160;<span class="preprocessor">#define CMP_C2_FXMP_SHIFT                        29u</span></div>
<div class="line"><a name="l01825"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaeae928e2583d743df8e7f9822dd0e358"> 1825</a></span>&#160;<span class="preprocessor">#define CMP_C2_FXMP_WIDTH                        1u</span></div>
<div class="line"><a name="l01826"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaffb25fcf4f78ebe18a8fcf69b6f96134"> 1826</a></span>&#160;<span class="preprocessor">#define CMP_C2_FXMP(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C2_FXMP_SHIFT))&amp;CMP_C2_FXMP_MASK)</span></div>
<div class="line"><a name="l01827"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga1165ff78ac172225f866db6c6973f3a1"> 1827</a></span>&#160;<span class="preprocessor">#define CMP_C2_RRIE_MASK                         0x40000000u</span></div>
<div class="line"><a name="l01828"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga05cacac61a33cfe8c81684100cce774d"> 1828</a></span>&#160;<span class="preprocessor">#define CMP_C2_RRIE_SHIFT                        30u</span></div>
<div class="line"><a name="l01829"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga79014e284475f62ad244a3c1fc321e23"> 1829</a></span>&#160;<span class="preprocessor">#define CMP_C2_RRIE_WIDTH                        1u</span></div>
<div class="line"><a name="l01830"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga67a3cf33b2d5f25fc748486c94413dae"> 1830</a></span>&#160;<span class="preprocessor">#define CMP_C2_RRIE(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C2_RRIE_SHIFT))&amp;CMP_C2_RRIE_MASK)</span></div>
<div class="line"><a name="l01831"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga39f05d68e80c96f9acf42145e3788d0a"> 1831</a></span>&#160;<span class="preprocessor">#define CMP_C2_RRE_MASK                          0x80000000u</span></div>
<div class="line"><a name="l01832"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga748b8d8747c5d94f76b92badefabd077"> 1832</a></span>&#160;<span class="preprocessor">#define CMP_C2_RRE_SHIFT                         31u</span></div>
<div class="line"><a name="l01833"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gabe3ec476bc5e21a063f2afe3b17224be"> 1833</a></span>&#160;<span class="preprocessor">#define CMP_C2_RRE_WIDTH                         1u</span></div>
<div class="line"><a name="l01834"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga4e28458d7b10216a3333a75e0af20428"> 1834</a></span>&#160;<span class="preprocessor">#define CMP_C2_RRE(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C2_RRE_SHIFT))&amp;CMP_C2_RRE_MASK)</span></div>
<div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160; <span class="comment">/* end of group CMP_Register_Masks */</span></div>
<div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160; </div>
<div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160; <span class="comment">/* end of group CMP_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160; </div>
<div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160; </div>
<div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;<span class="comment">   -- CMU_FC Peripheral Access Layer</span></div>
<div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160; </div>
<div class="line"><a name="l01859"></a><span class="lineno"><a class="line" href="struct_c_m_u___f_c___type.html"> 1859</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l01860"></a><span class="lineno"><a class="line" href="struct_c_m_u___f_c___type.html#a87a8c95c3581ebd2e2f4945bf0814791"> 1860</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_m_u___f_c___type.html#a87a8c95c3581ebd2e2f4945bf0814791">GCR</a>;                               </div>
<div class="line"><a name="l01861"></a><span class="lineno"><a class="line" href="struct_c_m_u___f_c___type.html#a830940ec38e54cb550db586c65408568"> 1861</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_m_u___f_c___type.html#a830940ec38e54cb550db586c65408568">RCCR</a>;                              </div>
<div class="line"><a name="l01862"></a><span class="lineno"><a class="line" href="struct_c_m_u___f_c___type.html#ab6664030cd7d9c9986be3a70954e6f1d"> 1862</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_m_u___f_c___type.html#ab6664030cd7d9c9986be3a70954e6f1d">HTCR</a>;                              </div>
<div class="line"><a name="l01863"></a><span class="lineno"><a class="line" href="struct_c_m_u___f_c___type.html#a00c3258cfa059d156e90b5c37a8ea168"> 1863</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_m_u___f_c___type.html#a00c3258cfa059d156e90b5c37a8ea168">LTCR</a>;                              </div>
<div class="line"><a name="l01864"></a><span class="lineno"><a class="line" href="struct_c_m_u___f_c___type.html#a648aaffb4d94a7e48554243eb4406b96"> 1864</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_m_u___f_c___type.html#a648aaffb4d94a7e48554243eb4406b96">SR</a>;                                </div>
<div class="line"><a name="l01865"></a><span class="lineno"><a class="line" href="struct_c_m_u___f_c___type.html#a68d7cfc04d6dfbba2d8c708bc5aa0b0f"> 1865</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_m_u___f_c___type.html#a68d7cfc04d6dfbba2d8c708bc5aa0b0f">IER</a>;                               </div>
<div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;} <a class="code" href="struct_c_m_u___f_c___type.html">CMU_FC_Type</a>, *<a class="code" href="group___c_m_u___f_c___peripheral___access___layer.html#ga2b254dae246816b36b7355a0a558dafe">CMU_FC_MemMapPtr</a>;</div>
<div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160; </div>
<div class="line"><a name="l01869"></a><span class="lineno"><a class="line" href="group___c_m_u___f_c___peripheral___access___layer.html#ga2f8e35db5660709dfdc965ed0d611074"> 1869</a></span>&#160;<span class="preprocessor">#define CMU_FC_INSTANCE_COUNT                    (2u)</span></div>
<div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160; </div>
<div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160; </div>
<div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;<span class="comment">/* CMU_FC - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l01874"></a><span class="lineno"><a class="line" href="group___c_m_u___f_c___peripheral___access___layer.html#gac73513da22a57ce5eae6a1140d4ac6cf"> 1874</a></span>&#160;<span class="preprocessor">#define CMU_FC_0_BASE                            (0x4003E000u)</span></div>
<div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160; </div>
<div class="line"><a name="l01876"></a><span class="lineno"><a class="line" href="group___c_m_u___f_c___peripheral___access___layer.html#ga14f61535402d5a513af1925410a7e477"> 1876</a></span>&#160;<span class="preprocessor">#define CMU_FC_0                                 ((CMU_FC_Type *)CMU_FC_0_BASE)</span></div>
<div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160; </div>
<div class="line"><a name="l01878"></a><span class="lineno"><a class="line" href="group___c_m_u___f_c___peripheral___access___layer.html#ga89481f497d3360afc95c8b9e77f9b91f"> 1878</a></span>&#160;<span class="preprocessor">#define CMU_FC_1_BASE                            (0x4003F000u)</span></div>
<div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160; </div>
<div class="line"><a name="l01880"></a><span class="lineno"><a class="line" href="group___c_m_u___f_c___peripheral___access___layer.html#ga0fa72b576642a4d63d047e6144aa6848"> 1880</a></span>&#160;<span class="preprocessor">#define CMU_FC_1                                 ((CMU_FC_Type *)CMU_FC_1_BASE)</span></div>
<div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160; </div>
<div class="line"><a name="l01882"></a><span class="lineno"><a class="line" href="group___c_m_u___f_c___peripheral___access___layer.html#gad7094f64e13fc06d3995e06e01d67564"> 1882</a></span>&#160;<span class="preprocessor">#define CMU_FC_BASE_ADDRS                        { CMU_FC_0_BASE, CMU_FC_1_BASE }</span></div>
<div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160; </div>
<div class="line"><a name="l01884"></a><span class="lineno"><a class="line" href="group___c_m_u___f_c___peripheral___access___layer.html#gae233bf4ee9903a6c0b4079e624764d19"> 1884</a></span>&#160;<span class="preprocessor">#define CMU_FC_BASE_PTRS                         { CMU_FC_0, CMU_FC_1 }</span></div>
<div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160; </div>
<div class="line"><a name="l01886"></a><span class="lineno"><a class="line" href="group___c_m_u___f_c___peripheral___access___layer.html#gaf05d272aaabd9ee13d79fec4fabccc6c"> 1886</a></span>&#160;<span class="preprocessor">#define CMU_FC_IRQS_ARR_COUNT                    (1u)</span></div>
<div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160; </div>
<div class="line"><a name="l01888"></a><span class="lineno"><a class="line" href="group___c_m_u___f_c___peripheral___access___layer.html#ga3721b03e9f4e0c1456e4026eae4a8389"> 1888</a></span>&#160;<span class="preprocessor">#define CMU_FC_IRQS_CH_COUNT                     (1u)</span></div>
<div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160; </div>
<div class="line"><a name="l01890"></a><span class="lineno"><a class="line" href="group___c_m_u___f_c___peripheral___access___layer.html#ga8e7717b0ca530bf9806122c00fe0f09f"> 1890</a></span>&#160;<span class="preprocessor">#define CMU_FC_IRQS                              { SCG_CMU_LVD_LVWSCG_IRQn, SCG_CMU_LVD_LVWSCG_IRQn }</span></div>
<div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160; </div>
<div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;<span class="comment">   -- CMU_FC Register Masks</span></div>
<div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160; </div>
<div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;<span class="comment">/* GCR Bit Fields */</span></div>
<div class="line"><a name="l01902"></a><span class="lineno"><a class="line" href="group___c_m_u___f_c___register___masks.html#gace1ca86286c18837e45c7ac1789fd173"> 1902</a></span>&#160;<span class="preprocessor">#define CMU_FC_GCR_FCE_MASK                      0x1u</span></div>
<div class="line"><a name="l01903"></a><span class="lineno"><a class="line" href="group___c_m_u___f_c___register___masks.html#ga91e1ec8582364d64275e9085096186a9"> 1903</a></span>&#160;<span class="preprocessor">#define CMU_FC_GCR_FCE_SHIFT                     0u</span></div>
<div class="line"><a name="l01904"></a><span class="lineno"><a class="line" href="group___c_m_u___f_c___register___masks.html#gac4e1cce480b4f4645845541c47b2d256"> 1904</a></span>&#160;<span class="preprocessor">#define CMU_FC_GCR_FCE_WIDTH                     1u</span></div>
<div class="line"><a name="l01905"></a><span class="lineno"><a class="line" href="group___c_m_u___f_c___register___masks.html#ga3514c8a5b0f6dae0d59bc2ddefb3fb15"> 1905</a></span>&#160;<span class="preprocessor">#define CMU_FC_GCR_FCE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CMU_FC_GCR_FCE_SHIFT))&amp;CMU_FC_GCR_FCE_MASK)</span></div>
<div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;<span class="comment">/* RCCR Bit Fields */</span></div>
<div class="line"><a name="l01907"></a><span class="lineno"><a class="line" href="group___c_m_u___f_c___register___masks.html#gaf4861d90b4c742f73d6c9820b08f5e4e"> 1907</a></span>&#160;<span class="preprocessor">#define CMU_FC_RCCR_REF_CNT_MASK                 0xFFFFu</span></div>
<div class="line"><a name="l01908"></a><span class="lineno"><a class="line" href="group___c_m_u___f_c___register___masks.html#gad29b02a20195099ef95b84627f9268e8"> 1908</a></span>&#160;<span class="preprocessor">#define CMU_FC_RCCR_REF_CNT_SHIFT                0u</span></div>
<div class="line"><a name="l01909"></a><span class="lineno"><a class="line" href="group___c_m_u___f_c___register___masks.html#ga3b2e12682b06b8b27fce41df1e30668f"> 1909</a></span>&#160;<span class="preprocessor">#define CMU_FC_RCCR_REF_CNT_WIDTH                16u</span></div>
<div class="line"><a name="l01910"></a><span class="lineno"><a class="line" href="group___c_m_u___f_c___register___masks.html#gacf50f1ef3a7474d5ef2f37eddb7266fe"> 1910</a></span>&#160;<span class="preprocessor">#define CMU_FC_RCCR_REF_CNT(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;CMU_FC_RCCR_REF_CNT_SHIFT))&amp;CMU_FC_RCCR_REF_CNT_MASK)</span></div>
<div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;<span class="comment">/* HTCR Bit Fields */</span></div>
<div class="line"><a name="l01912"></a><span class="lineno"><a class="line" href="group___c_m_u___f_c___register___masks.html#ga31d6d36c3527512f3ebceefe536a1d3e"> 1912</a></span>&#160;<span class="preprocessor">#define CMU_FC_HTCR_HFREF_MASK                   0xFFFFFFu</span></div>
<div class="line"><a name="l01913"></a><span class="lineno"><a class="line" href="group___c_m_u___f_c___register___masks.html#ga4ed83af12bf45fd634504585e79905d9"> 1913</a></span>&#160;<span class="preprocessor">#define CMU_FC_HTCR_HFREF_SHIFT                  0u</span></div>
<div class="line"><a name="l01914"></a><span class="lineno"><a class="line" href="group___c_m_u___f_c___register___masks.html#gaf49d33e41d0fcf5367c7be44a2ea0659"> 1914</a></span>&#160;<span class="preprocessor">#define CMU_FC_HTCR_HFREF_WIDTH                  24u</span></div>
<div class="line"><a name="l01915"></a><span class="lineno"><a class="line" href="group___c_m_u___f_c___register___masks.html#ga37c29787db5cae3ba33da6c7d396fa67"> 1915</a></span>&#160;<span class="preprocessor">#define CMU_FC_HTCR_HFREF(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CMU_FC_HTCR_HFREF_SHIFT))&amp;CMU_FC_HTCR_HFREF_MASK)</span></div>
<div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;<span class="comment">/* LTCR Bit Fields */</span></div>
<div class="line"><a name="l01917"></a><span class="lineno"><a class="line" href="group___c_m_u___f_c___register___masks.html#ga06f1014419972d976e5c7d284a033368"> 1917</a></span>&#160;<span class="preprocessor">#define CMU_FC_LTCR_LFREF_MASK                   0xFFFFFFu</span></div>
<div class="line"><a name="l01918"></a><span class="lineno"><a class="line" href="group___c_m_u___f_c___register___masks.html#ga8ef6fe61e35b84e85b803884ff1d1c41"> 1918</a></span>&#160;<span class="preprocessor">#define CMU_FC_LTCR_LFREF_SHIFT                  0u</span></div>
<div class="line"><a name="l01919"></a><span class="lineno"><a class="line" href="group___c_m_u___f_c___register___masks.html#ga3016f0e76579425b6e897680e0cd903d"> 1919</a></span>&#160;<span class="preprocessor">#define CMU_FC_LTCR_LFREF_WIDTH                  24u</span></div>
<div class="line"><a name="l01920"></a><span class="lineno"><a class="line" href="group___c_m_u___f_c___register___masks.html#gab9ef892284b3fb630ee95282ff3d5bc1"> 1920</a></span>&#160;<span class="preprocessor">#define CMU_FC_LTCR_LFREF(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CMU_FC_LTCR_LFREF_SHIFT))&amp;CMU_FC_LTCR_LFREF_MASK)</span></div>
<div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;<span class="comment">/* SR Bit Fields */</span></div>
<div class="line"><a name="l01922"></a><span class="lineno"><a class="line" href="group___c_m_u___f_c___register___masks.html#ga03741aec99317e46518d7c82d2de7602"> 1922</a></span>&#160;<span class="preprocessor">#define CMU_FC_SR_FLL_MASK                       0x1u</span></div>
<div class="line"><a name="l01923"></a><span class="lineno"><a class="line" href="group___c_m_u___f_c___register___masks.html#gab59c7a47acca7c273d970d80e95123c6"> 1923</a></span>&#160;<span class="preprocessor">#define CMU_FC_SR_FLL_SHIFT                      0u</span></div>
<div class="line"><a name="l01924"></a><span class="lineno"><a class="line" href="group___c_m_u___f_c___register___masks.html#gaad0d2643371a761cd2e302b3f77a4586"> 1924</a></span>&#160;<span class="preprocessor">#define CMU_FC_SR_FLL_WIDTH                      1u</span></div>
<div class="line"><a name="l01925"></a><span class="lineno"><a class="line" href="group___c_m_u___f_c___register___masks.html#gaa2f07fe78229b9d28f27b489fad424aa"> 1925</a></span>&#160;<span class="preprocessor">#define CMU_FC_SR_FLL(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CMU_FC_SR_FLL_SHIFT))&amp;CMU_FC_SR_FLL_MASK)</span></div>
<div class="line"><a name="l01926"></a><span class="lineno"><a class="line" href="group___c_m_u___f_c___register___masks.html#gacd7d10eadfd5cb52300695243cc4bfb3"> 1926</a></span>&#160;<span class="preprocessor">#define CMU_FC_SR_FHH_MASK                       0x2u</span></div>
<div class="line"><a name="l01927"></a><span class="lineno"><a class="line" href="group___c_m_u___f_c___register___masks.html#ga9bc55a87a582975169fda4875749e463"> 1927</a></span>&#160;<span class="preprocessor">#define CMU_FC_SR_FHH_SHIFT                      1u</span></div>
<div class="line"><a name="l01928"></a><span class="lineno"><a class="line" href="group___c_m_u___f_c___register___masks.html#ga662cb577661a4d5e51629d45d218cda4"> 1928</a></span>&#160;<span class="preprocessor">#define CMU_FC_SR_FHH_WIDTH                      1u</span></div>
<div class="line"><a name="l01929"></a><span class="lineno"><a class="line" href="group___c_m_u___f_c___register___masks.html#ga22e9b3a8fb351b807872f70feb624add"> 1929</a></span>&#160;<span class="preprocessor">#define CMU_FC_SR_FHH(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CMU_FC_SR_FHH_SHIFT))&amp;CMU_FC_SR_FHH_MASK)</span></div>
<div class="line"><a name="l01930"></a><span class="lineno"><a class="line" href="group___c_m_u___f_c___register___masks.html#ga7999e165beb1b2de6582897b745f85bb"> 1930</a></span>&#160;<span class="preprocessor">#define CMU_FC_SR_STATE_MASK                     0xCu</span></div>
<div class="line"><a name="l01931"></a><span class="lineno"><a class="line" href="group___c_m_u___f_c___register___masks.html#ga7c496b786f5389be34d59cb92aa4482e"> 1931</a></span>&#160;<span class="preprocessor">#define CMU_FC_SR_STATE_SHIFT                    2u</span></div>
<div class="line"><a name="l01932"></a><span class="lineno"><a class="line" href="group___c_m_u___f_c___register___masks.html#gab8a81bc217b81af9dae9943ee691323b"> 1932</a></span>&#160;<span class="preprocessor">#define CMU_FC_SR_STATE_WIDTH                    2u</span></div>
<div class="line"><a name="l01933"></a><span class="lineno"><a class="line" href="group___c_m_u___f_c___register___masks.html#ga7ba99c60a80df4661910b4524830d5a8"> 1933</a></span>&#160;<span class="preprocessor">#define CMU_FC_SR_STATE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CMU_FC_SR_STATE_SHIFT))&amp;CMU_FC_SR_STATE_MASK)</span></div>
<div class="line"><a name="l01934"></a><span class="lineno"><a class="line" href="group___c_m_u___f_c___register___masks.html#ga0460c847b3b10152842dc96f1b13947f"> 1934</a></span>&#160;<span class="preprocessor">#define CMU_FC_SR_RS_MASK                        0x10u</span></div>
<div class="line"><a name="l01935"></a><span class="lineno"><a class="line" href="group___c_m_u___f_c___register___masks.html#ga48a7a5187c1db4b194b9a1815f38ce03"> 1935</a></span>&#160;<span class="preprocessor">#define CMU_FC_SR_RS_SHIFT                       4u</span></div>
<div class="line"><a name="l01936"></a><span class="lineno"><a class="line" href="group___c_m_u___f_c___register___masks.html#ga5d9fc751453501fb95ff55d7911b673d"> 1936</a></span>&#160;<span class="preprocessor">#define CMU_FC_SR_RS_WIDTH                       1u</span></div>
<div class="line"><a name="l01937"></a><span class="lineno"><a class="line" href="group___c_m_u___f_c___register___masks.html#ga0e47085369bb02a1f5aee6e11d47382d"> 1937</a></span>&#160;<span class="preprocessor">#define CMU_FC_SR_RS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;CMU_FC_SR_RS_SHIFT))&amp;CMU_FC_SR_RS_MASK)</span></div>
<div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;<span class="comment">/* IER Bit Fields */</span></div>
<div class="line"><a name="l01939"></a><span class="lineno"><a class="line" href="group___c_m_u___f_c___register___masks.html#ga577a8f65937b558344a3cda57036f3c0"> 1939</a></span>&#160;<span class="preprocessor">#define CMU_FC_IER_FLLIE_MASK                    0x1u</span></div>
<div class="line"><a name="l01940"></a><span class="lineno"><a class="line" href="group___c_m_u___f_c___register___masks.html#gad30c54d77b187992572588f5f08539f2"> 1940</a></span>&#160;<span class="preprocessor">#define CMU_FC_IER_FLLIE_SHIFT                   0u</span></div>
<div class="line"><a name="l01941"></a><span class="lineno"><a class="line" href="group___c_m_u___f_c___register___masks.html#ga44db795bf5a094eabc1fb8e572ec4b45"> 1941</a></span>&#160;<span class="preprocessor">#define CMU_FC_IER_FLLIE_WIDTH                   1u</span></div>
<div class="line"><a name="l01942"></a><span class="lineno"><a class="line" href="group___c_m_u___f_c___register___masks.html#gad3db370c6354a054ad88d2775f97bf6b"> 1942</a></span>&#160;<span class="preprocessor">#define CMU_FC_IER_FLLIE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CMU_FC_IER_FLLIE_SHIFT))&amp;CMU_FC_IER_FLLIE_MASK)</span></div>
<div class="line"><a name="l01943"></a><span class="lineno"><a class="line" href="group___c_m_u___f_c___register___masks.html#gad4d5f0edb14b87c8bf8811e2243cd861"> 1943</a></span>&#160;<span class="preprocessor">#define CMU_FC_IER_FHHIE_MASK                    0x2u</span></div>
<div class="line"><a name="l01944"></a><span class="lineno"><a class="line" href="group___c_m_u___f_c___register___masks.html#ga6fefb37263043465c255a02c431187f9"> 1944</a></span>&#160;<span class="preprocessor">#define CMU_FC_IER_FHHIE_SHIFT                   1u</span></div>
<div class="line"><a name="l01945"></a><span class="lineno"><a class="line" href="group___c_m_u___f_c___register___masks.html#ga531a6617b83ffd53af116dd057cba28b"> 1945</a></span>&#160;<span class="preprocessor">#define CMU_FC_IER_FHHIE_WIDTH                   1u</span></div>
<div class="line"><a name="l01946"></a><span class="lineno"><a class="line" href="group___c_m_u___f_c___register___masks.html#ga52b8187e0e1f276546da4b5b07259e4e"> 1946</a></span>&#160;<span class="preprocessor">#define CMU_FC_IER_FHHIE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CMU_FC_IER_FHHIE_SHIFT))&amp;CMU_FC_IER_FHHIE_MASK)</span></div>
<div class="line"><a name="l01947"></a><span class="lineno"><a class="line" href="group___c_m_u___f_c___register___masks.html#ga9b26a51efd95ab9c8e19d4c9b1b8f5cf"> 1947</a></span>&#160;<span class="preprocessor">#define CMU_FC_IER_FLLAEE_MASK                   0x4u</span></div>
<div class="line"><a name="l01948"></a><span class="lineno"><a class="line" href="group___c_m_u___f_c___register___masks.html#ga7f893ee6de8a8a724cf76a93c92ba0e0"> 1948</a></span>&#160;<span class="preprocessor">#define CMU_FC_IER_FLLAEE_SHIFT                  2u</span></div>
<div class="line"><a name="l01949"></a><span class="lineno"><a class="line" href="group___c_m_u___f_c___register___masks.html#gacb0045fbecb07f9195a39fa336c249da"> 1949</a></span>&#160;<span class="preprocessor">#define CMU_FC_IER_FLLAEE_WIDTH                  1u</span></div>
<div class="line"><a name="l01950"></a><span class="lineno"><a class="line" href="group___c_m_u___f_c___register___masks.html#gaf560c02e8c6e9fe89ac223a03cd816d3"> 1950</a></span>&#160;<span class="preprocessor">#define CMU_FC_IER_FLLAEE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CMU_FC_IER_FLLAEE_SHIFT))&amp;CMU_FC_IER_FLLAEE_MASK)</span></div>
<div class="line"><a name="l01951"></a><span class="lineno"><a class="line" href="group___c_m_u___f_c___register___masks.html#ga87e642fb7ced6d56c2abfcf557d113cf"> 1951</a></span>&#160;<span class="preprocessor">#define CMU_FC_IER_FHHAEE_MASK                   0x8u</span></div>
<div class="line"><a name="l01952"></a><span class="lineno"><a class="line" href="group___c_m_u___f_c___register___masks.html#gaf357b8717b49f57950ea0f4b33cae5c3"> 1952</a></span>&#160;<span class="preprocessor">#define CMU_FC_IER_FHHAEE_SHIFT                  3u</span></div>
<div class="line"><a name="l01953"></a><span class="lineno"><a class="line" href="group___c_m_u___f_c___register___masks.html#ga32972057e62e3a31e7af6cb209759226"> 1953</a></span>&#160;<span class="preprocessor">#define CMU_FC_IER_FHHAEE_WIDTH                  1u</span></div>
<div class="line"><a name="l01954"></a><span class="lineno"><a class="line" href="group___c_m_u___f_c___register___masks.html#ga9a87d7d5a5753d651cb0e6de375c1e1e"> 1954</a></span>&#160;<span class="preprocessor">#define CMU_FC_IER_FHHAEE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CMU_FC_IER_FHHAEE_SHIFT))&amp;CMU_FC_IER_FHHAEE_MASK)</span></div>
<div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160; <span class="comment">/* end of group CMU_FC_Register_Masks */</span></div>
<div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160; </div>
<div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160; <span class="comment">/* end of group CMU_FC_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160; </div>
<div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160; </div>
<div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;<span class="comment">   -- CRC Peripheral Access Layer</span></div>
<div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160; </div>
<div class="line"><a name="l01979"></a><span class="lineno"><a class="line" href="struct_c_r_c___type.html"> 1979</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;  <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x0 */</span></div>
<div class="line"><a name="l01981"></a><span class="lineno"><a class="line" href="struct_c_r_c___type.html#a9c6ce5850e78685541e9476bd77b1710"> 1981</a></span>&#160;    <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_r_c___type.html#a9c6ce5850e78685541e9476bd77b1710">DATA</a>;                              </div>
<div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;    <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x0 */</span></div>
<div class="line"><a name="l01983"></a><span class="lineno"><a class="line" href="struct_c_r_c___type.html#a5b423c169ea067643aab3a9df1318baa"> 1983</a></span>&#160;      <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_c_r_c___type.html#a5b423c169ea067643aab3a9df1318baa">L</a>;                                 </div>
<div class="line"><a name="l01984"></a><span class="lineno"><a class="line" href="struct_c_r_c___type.html#a22da2718c06f05d88f73cf90cf42ff97"> 1984</a></span>&#160;      <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_c_r_c___type.html#a22da2718c06f05d88f73cf90cf42ff97">H</a>;                                 </div>
<div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;    } DATA_16;</div>
<div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;    <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x0 */</span></div>
<div class="line"><a name="l01987"></a><span class="lineno"><a class="line" href="struct_c_r_c___type.html#a042e86976a98c11937f598d855fa313a"> 1987</a></span>&#160;      <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_c_r_c___type.html#a042e86976a98c11937f598d855fa313a">LL</a>;                                 </div>
<div class="line"><a name="l01988"></a><span class="lineno"><a class="line" href="struct_c_r_c___type.html#a775dd3f7055a0cef0a210533630bcdd9"> 1988</a></span>&#160;      <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_c_r_c___type.html#a775dd3f7055a0cef0a210533630bcdd9">LU</a>;                                 </div>
<div class="line"><a name="l01989"></a><span class="lineno"><a class="line" href="struct_c_r_c___type.html#a1906368bf6f43b640652521521286100"> 1989</a></span>&#160;      <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_c_r_c___type.html#a1906368bf6f43b640652521521286100">HL</a>;                                 </div>
<div class="line"><a name="l01990"></a><span class="lineno"><a class="line" href="struct_c_r_c___type.html#a1467dca4805dc0e1826a05d1a68c5e05"> 1990</a></span>&#160;      <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_c_r_c___type.html#a1467dca4805dc0e1826a05d1a68c5e05">HU</a>;                                 </div>
<div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;    } DATA_8;</div>
<div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;  } DATAu;</div>
<div class="line"><a name="l01993"></a><span class="lineno"><a class="line" href="struct_c_r_c___type.html#ab020842ee7d3106b47d3d9ca434ea824"> 1993</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_r_c___type.html#ab020842ee7d3106b47d3d9ca434ea824">GPOLY</a>;                             </div>
<div class="line"><a name="l01994"></a><span class="lineno"><a class="line" href="struct_c_r_c___type.html#a147efe24d7fb3a460223461ecfedc883"> 1994</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_r_c___type.html#a147efe24d7fb3a460223461ecfedc883">CTRL</a>;                              </div>
<div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;} <a class="code" href="struct_c_r_c___type.html">CRC_Type</a>, *<a class="code" href="group___c_r_c___peripheral___access___layer.html#ga4c3ab595a4fab17012b960ac751032e0">CRC_MemMapPtr</a>;</div>
<div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160; </div>
<div class="line"><a name="l01998"></a><span class="lineno"><a class="line" href="group___c_r_c___peripheral___access___layer.html#ga0ccc508bc05faba9076d0ebbb57f634e"> 1998</a></span>&#160;<span class="preprocessor">#define CRC_INSTANCE_COUNT                       (1u)</span></div>
<div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160; </div>
<div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160; </div>
<div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;<span class="comment">/* CRC - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l02003"></a><span class="lineno"><a class="line" href="group___c_r_c___peripheral___access___layer.html#ga656a447589e785594cbf2f45c835ad7e"> 2003</a></span>&#160;<span class="preprocessor">#define CRC_BASE                                 (0x40032000u)</span></div>
<div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160; </div>
<div class="line"><a name="l02005"></a><span class="lineno"><a class="line" href="group___c_r_c___peripheral___access___layer.html#ga4381bb54c2dbc34500521165aa7b89b1"> 2005</a></span>&#160;<span class="preprocessor">#define CRC                                      ((CRC_Type *)CRC_BASE)</span></div>
<div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160; </div>
<div class="line"><a name="l02007"></a><span class="lineno"><a class="line" href="group___c_r_c___peripheral___access___layer.html#ga588ae3592324fa73ed599a467515c05e"> 2007</a></span>&#160;<span class="preprocessor">#define CRC_BASE_ADDRS                           { CRC_BASE }</span></div>
<div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160; </div>
<div class="line"><a name="l02009"></a><span class="lineno"><a class="line" href="group___c_r_c___peripheral___access___layer.html#ga0532d18a8549a09065845e5210ca6876"> 2009</a></span>&#160;<span class="preprocessor">#define CRC_BASE_PTRS                            { CRC }</span></div>
<div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160; </div>
<div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;<span class="comment">   -- CRC Register Masks</span></div>
<div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160; </div>
<div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;<span class="comment">/* DATAu_DATA Bit Fields */</span></div>
<div class="line"><a name="l02021"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga31bc4772365dbeb2af8fc40a7f48171b"> 2021</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_LL_MASK                   0xFFu</span></div>
<div class="line"><a name="l02022"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga7a74c40db8ea9182e5b6962b7ae157b1"> 2022</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_LL_SHIFT                  0u</span></div>
<div class="line"><a name="l02023"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga0ccce991ab77de39387885751063a333"> 2023</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_LL_WIDTH                  8u</span></div>
<div class="line"><a name="l02024"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gad1e4c432271ef5ef7efe292db9d2b416"> 2024</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_LL(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_DATAu_DATA_LL_SHIFT))&amp;CRC_DATAu_DATA_LL_MASK)</span></div>
<div class="line"><a name="l02025"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga2a912d21ab620ca8207cc07a14bd5141"> 2025</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_LU_MASK                   0xFF00u</span></div>
<div class="line"><a name="l02026"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga5b737a68a51d46ce8415b55ae1bee4d5"> 2026</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_LU_SHIFT                  8u</span></div>
<div class="line"><a name="l02027"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga1cc3bda67b8a5edcca1784935f444126"> 2027</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_LU_WIDTH                  8u</span></div>
<div class="line"><a name="l02028"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga79c4b1a00f393b36cc2702f09e7aa9a9"> 2028</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_LU(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_DATAu_DATA_LU_SHIFT))&amp;CRC_DATAu_DATA_LU_MASK)</span></div>
<div class="line"><a name="l02029"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga3674f7b7d6875007f9780cb84b689f14"> 2029</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_HL_MASK                   0xFF0000u</span></div>
<div class="line"><a name="l02030"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gaaa70c1f91adde8f1fb11557c6470be5a"> 2030</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_HL_SHIFT                  16u</span></div>
<div class="line"><a name="l02031"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gacfa87109728ab593d827c837471ed7db"> 2031</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_HL_WIDTH                  8u</span></div>
<div class="line"><a name="l02032"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gaf4864879fb51a7ae97bec1f89a382b8e"> 2032</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_HL(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_DATAu_DATA_HL_SHIFT))&amp;CRC_DATAu_DATA_HL_MASK)</span></div>
<div class="line"><a name="l02033"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga20d284b095cede98db966598ab51b874"> 2033</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_HU_MASK                   0xFF000000u</span></div>
<div class="line"><a name="l02034"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga07a297c23cb7c22cad18735d7882310c"> 2034</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_HU_SHIFT                  24u</span></div>
<div class="line"><a name="l02035"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga564cfaeb7b42208664be892d352b846e"> 2035</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_HU_WIDTH                  8u</span></div>
<div class="line"><a name="l02036"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga4fb1a49368747546890f6b9280c3f566"> 2036</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_HU(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_DATAu_DATA_HU_SHIFT))&amp;CRC_DATAu_DATA_HU_MASK)</span></div>
<div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;<span class="comment">/* DATAu_DATA_16_L Bit Fields */</span></div>
<div class="line"><a name="l02038"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga11a8770c8e36f3a3938572e91eb3d821"> 2038</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_16_L_DATAL_MASK           0xFFFFu</span></div>
<div class="line"><a name="l02039"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gaf41515fd444272c93516288e5639b6d1"> 2039</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_16_L_DATAL_SHIFT          0u</span></div>
<div class="line"><a name="l02040"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga49796e6182efca3d5c46749df27ce7d6"> 2040</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_16_L_DATAL_WIDTH          16u</span></div>
<div class="line"><a name="l02041"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga33883b3a231ec45f5690939798286ec8"> 2041</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_16_L_DATAL(x)             (((uint16_t)(((uint16_t)(x))&lt;&lt;CRC_DATAu_DATA_16_L_DATAL_SHIFT))&amp;CRC_DATAu_DATA_16_L_DATAL_MASK)</span></div>
<div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;<span class="comment">/* DATAu_DATA_16_H Bit Fields */</span></div>
<div class="line"><a name="l02043"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga8acb7ed4c5688ca1de16dbcdd15fb674"> 2043</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_16_H_DATAH_MASK           0xFFFFu</span></div>
<div class="line"><a name="l02044"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga1c57695f373877e903da76ce9cfcbfad"> 2044</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_16_H_DATAH_SHIFT          0u</span></div>
<div class="line"><a name="l02045"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga7679fbab5bdad4fd4ae726a5604c0933"> 2045</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_16_H_DATAH_WIDTH          16u</span></div>
<div class="line"><a name="l02046"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gafa0c236494a0b7a94b63d82004dd6e34"> 2046</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_16_H_DATAH(x)             (((uint16_t)(((uint16_t)(x))&lt;&lt;CRC_DATAu_DATA_16_H_DATAH_SHIFT))&amp;CRC_DATAu_DATA_16_H_DATAH_MASK)</span></div>
<div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;<span class="comment">/* DATAu_DATA_8_LL Bit Fields */</span></div>
<div class="line"><a name="l02048"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga332e2c7f21e90e7ec2c18db71c7646af"> 2048</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_8_LL_DATALL_MASK          0xFFu</span></div>
<div class="line"><a name="l02049"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga1b264b81d51fc79ce73599ba25f866be"> 2049</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_8_LL_DATALL_SHIFT         0u</span></div>
<div class="line"><a name="l02050"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gabe3f547c82a8812b48951ba5ec824194"> 2050</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_8_LL_DATALL_WIDTH         8u</span></div>
<div class="line"><a name="l02051"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga638f4a37289a13c4645d95889605123b"> 2051</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_8_LL_DATALL(x)            (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_DATAu_DATA_8_LL_DATALL_SHIFT))&amp;CRC_DATAu_DATA_8_LL_DATALL_MASK)</span></div>
<div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;<span class="comment">/* DATAu_DATA_8_LU Bit Fields */</span></div>
<div class="line"><a name="l02053"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga6f7c729efb8810ff39ac64528cef41f0"> 2053</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_8_LU_DATALU_MASK          0xFFu</span></div>
<div class="line"><a name="l02054"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga0207a5925aba5aff6386bb1551a139c9"> 2054</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_8_LU_DATALU_SHIFT         0u</span></div>
<div class="line"><a name="l02055"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gabfecfa68614b531bed271b151d8ccfdf"> 2055</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_8_LU_DATALU_WIDTH         8u</span></div>
<div class="line"><a name="l02056"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga8c22cdbec792f0d5987cd2834995de73"> 2056</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_8_LU_DATALU(x)            (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_DATAu_DATA_8_LU_DATALU_SHIFT))&amp;CRC_DATAu_DATA_8_LU_DATALU_MASK)</span></div>
<div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;<span class="comment">/* DATAu_DATA_8_HL Bit Fields */</span></div>
<div class="line"><a name="l02058"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga74f91b57e2f6aab42d21dc0062be9ade"> 2058</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_8_HL_DATAHL_MASK          0xFFu</span></div>
<div class="line"><a name="l02059"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga18f536d9d521cf33516f242ca7899827"> 2059</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_8_HL_DATAHL_SHIFT         0u</span></div>
<div class="line"><a name="l02060"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga49edb46a24d751dae30081f9e6ff05cb"> 2060</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_8_HL_DATAHL_WIDTH         8u</span></div>
<div class="line"><a name="l02061"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga250167592ca415b24da1f6cff93adf3c"> 2061</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_8_HL_DATAHL(x)            (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_DATAu_DATA_8_HL_DATAHL_SHIFT))&amp;CRC_DATAu_DATA_8_HL_DATAHL_MASK)</span></div>
<div class="line"><a name="l02062"></a><span class="lineno"> 2062</span>&#160;<span class="comment">/* DATAu_DATA_8_HU Bit Fields */</span></div>
<div class="line"><a name="l02063"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga52e91604bd12d834dcbcb373bff50dce"> 2063</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_8_HU_DATAHU_MASK          0xFFu</span></div>
<div class="line"><a name="l02064"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gaac43b00ac4cff4dde5f8a505b3dead7d"> 2064</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_8_HU_DATAHU_SHIFT         0u</span></div>
<div class="line"><a name="l02065"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gae81b4cf564cd586a5a56a423e6aa9a0c"> 2065</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_8_HU_DATAHU_WIDTH         8u</span></div>
<div class="line"><a name="l02066"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gab03f4435e408a2183bcc6d49088f22ec"> 2066</a></span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_8_HU_DATAHU(x)            (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_DATAu_DATA_8_HU_DATAHU_SHIFT))&amp;CRC_DATAu_DATA_8_HU_DATAHU_MASK)</span></div>
<div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;<span class="comment">/* GPOLY Bit Fields */</span></div>
<div class="line"><a name="l02068"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga861d4f6f458051a63a7b01e6e5d8794b"> 2068</a></span>&#160;<span class="preprocessor">#define CRC_GPOLY_LOW_MASK                       0xFFFFu</span></div>
<div class="line"><a name="l02069"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga3830f95399bd5190027aaf00f307d10b"> 2069</a></span>&#160;<span class="preprocessor">#define CRC_GPOLY_LOW_SHIFT                      0u</span></div>
<div class="line"><a name="l02070"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga1781d1b5eb33fb22f1638c0a501b63e6"> 2070</a></span>&#160;<span class="preprocessor">#define CRC_GPOLY_LOW_WIDTH                      16u</span></div>
<div class="line"><a name="l02071"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga66c5ae199c9bb4ee3951fea40d201c27"> 2071</a></span>&#160;<span class="preprocessor">#define CRC_GPOLY_LOW(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_GPOLY_LOW_SHIFT))&amp;CRC_GPOLY_LOW_MASK)</span></div>
<div class="line"><a name="l02072"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga96c07e55f3d3c43d7b3e7637bc854ed6"> 2072</a></span>&#160;<span class="preprocessor">#define CRC_GPOLY_HIGH_MASK                      0xFFFF0000u</span></div>
<div class="line"><a name="l02073"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga991debc471e54dcf5297d6a42c5778e6"> 2073</a></span>&#160;<span class="preprocessor">#define CRC_GPOLY_HIGH_SHIFT                     16u</span></div>
<div class="line"><a name="l02074"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga199c3ac28b44e4d328b36e1e987fc9c8"> 2074</a></span>&#160;<span class="preprocessor">#define CRC_GPOLY_HIGH_WIDTH                     16u</span></div>
<div class="line"><a name="l02075"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga7e1477223f91dd35945f2f5895a346c5"> 2075</a></span>&#160;<span class="preprocessor">#define CRC_GPOLY_HIGH(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_GPOLY_HIGH_SHIFT))&amp;CRC_GPOLY_HIGH_MASK)</span></div>
<div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;<span class="comment">/* CTRL Bit Fields */</span></div>
<div class="line"><a name="l02077"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gad441a2b8f6300b71038d47cc3c8c0fcc"> 2077</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_TCRC_MASK                       0x1000000u</span></div>
<div class="line"><a name="l02078"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga7c3cc17a7bc8f6c0621f3ce91e7b2b3e"> 2078</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_TCRC_SHIFT                      24u</span></div>
<div class="line"><a name="l02079"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga8d63b515bec04876ef70ef928f466aef"> 2079</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_TCRC_WIDTH                      1u</span></div>
<div class="line"><a name="l02080"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gadc93d490efb1ad730e851e6c37c6eb2a"> 2080</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_TCRC(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_CTRL_TCRC_SHIFT))&amp;CRC_CTRL_TCRC_MASK)</span></div>
<div class="line"><a name="l02081"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gaf3955c626d1b33289184fdc8a8a09147"> 2081</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_WAS_MASK                        0x2000000u</span></div>
<div class="line"><a name="l02082"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gaf0d0849f057da668b51b759b7a2ba70f"> 2082</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_WAS_SHIFT                       25u</span></div>
<div class="line"><a name="l02083"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga0ef99a03842bcf28994849189eff60ef"> 2083</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_WAS_WIDTH                       1u</span></div>
<div class="line"><a name="l02084"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga76fe9bbf17366306d191baea060ee291"> 2084</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_WAS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_CTRL_WAS_SHIFT))&amp;CRC_CTRL_WAS_MASK)</span></div>
<div class="line"><a name="l02085"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga7c59a3459d15bbbf8ae8bbcc208a1b31"> 2085</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_FXOR_MASK                       0x4000000u</span></div>
<div class="line"><a name="l02086"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga99bb491c03e22125b5053167bf361218"> 2086</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_FXOR_SHIFT                      26u</span></div>
<div class="line"><a name="l02087"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gae6463a6cae0655eaa26d1aa99c5f44b6"> 2087</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_FXOR_WIDTH                      1u</span></div>
<div class="line"><a name="l02088"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga1c2f29124fc102fe38410389a7225e64"> 2088</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_FXOR(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_CTRL_FXOR_SHIFT))&amp;CRC_CTRL_FXOR_MASK)</span></div>
<div class="line"><a name="l02089"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga1af35cbb29862b18aee64fd4f32bca07"> 2089</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_TOTR_MASK                       0x30000000u</span></div>
<div class="line"><a name="l02090"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gab309d177a917d972212c78481cf25d4d"> 2090</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_TOTR_SHIFT                      28u</span></div>
<div class="line"><a name="l02091"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga4164361c18875ccba2f5035f4e682960"> 2091</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_TOTR_WIDTH                      2u</span></div>
<div class="line"><a name="l02092"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gad671df568418549570b651209067dcc3"> 2092</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_TOTR(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_CTRL_TOTR_SHIFT))&amp;CRC_CTRL_TOTR_MASK)</span></div>
<div class="line"><a name="l02093"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga66da08ca8e22cd72c74e4b3cf53df7dd"> 2093</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_TOT_MASK                        0xC0000000u</span></div>
<div class="line"><a name="l02094"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gaad1005ea5864ca6795a27b3f7db38ea6"> 2094</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_TOT_SHIFT                       30u</span></div>
<div class="line"><a name="l02095"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga0e1f80ae5d0019d17346085a0c9d1bc6"> 2095</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_TOT_WIDTH                       2u</span></div>
<div class="line"><a name="l02096"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gae8b301db96fe11408f82b997c5452bf7"> 2096</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_TOT(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_CTRL_TOT_SHIFT))&amp;CRC_CTRL_TOT_MASK)</span></div>
<div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160; <span class="comment">/* end of group CRC_Register_Masks */</span></div>
<div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160; </div>
<div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160; <span class="comment">/* end of group CRC_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160; </div>
<div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160; </div>
<div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;<span class="comment">   -- CSE_PRAM Peripheral Access Layer</span></div>
<div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160; </div>
<div class="line"><a name="l02119"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___peripheral___access___layer.html#ga0975a9a61032573c2232fa5a14576931"> 2119</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_COUNT                      32u</span></div>
<div class="line"><a name="l02120"></a><span class="lineno"> 2120</span>&#160; </div>
<div class="line"><a name="l02122"></a><span class="lineno"><a class="line" href="struct_c_s_e___p_r_a_m___type.html"> 2122</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;  <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x0, array step: 0x4 */</span></div>
<div class="line"><a name="l02124"></a><span class="lineno"><a class="line" href="struct_c_s_e___p_r_a_m___type.html#a7bded6fe20741e0d65e6dca6cd66fbfd"> 2124</a></span>&#160;    <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_s_e___p_r_a_m___type.html#a7bded6fe20741e0d65e6dca6cd66fbfd">DATA_32</a>;                           </div>
<div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;    <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x0, array step: 0x4 */</span></div>
<div class="line"><a name="l02126"></a><span class="lineno"><a class="line" href="struct_c_s_e___p_r_a_m___type.html#ab095840e5e599c5b17bb6fee588cdd02"> 2126</a></span>&#160;      <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_c_s_e___p_r_a_m___type.html#ab095840e5e599c5b17bb6fee588cdd02">DATA_8LL</a>;                           </div>
<div class="line"><a name="l02127"></a><span class="lineno"><a class="line" href="struct_c_s_e___p_r_a_m___type.html#ad96a09158c52d069702c4b4f31472183"> 2127</a></span>&#160;      <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_c_s_e___p_r_a_m___type.html#ad96a09158c52d069702c4b4f31472183">DATA_8LU</a>;                           </div>
<div class="line"><a name="l02128"></a><span class="lineno"><a class="line" href="struct_c_s_e___p_r_a_m___type.html#a2347a8501da8917e063951d74d8fa521"> 2128</a></span>&#160;      <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_c_s_e___p_r_a_m___type.html#a2347a8501da8917e063951d74d8fa521">DATA_8HL</a>;                           </div>
<div class="line"><a name="l02129"></a><span class="lineno"><a class="line" href="struct_c_s_e___p_r_a_m___type.html#afd015e3de3f86b97cf1a2bd54aea7fd2"> 2129</a></span>&#160;      <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_c_s_e___p_r_a_m___type.html#afd015e3de3f86b97cf1a2bd54aea7fd2">DATA_8HU</a>;                           </div>
<div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;    } ACCESS8BIT;</div>
<div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160;  } RAMn[<a class="code" href="group___c_s_e___p_r_a_m___peripheral___access___layer.html#ga0975a9a61032573c2232fa5a14576931">CSE_PRAM_RAMn_COUNT</a>];</div>
<div class="line"><a name="l02132"></a><span class="lineno"> 2132</span>&#160;} <a class="code" href="struct_c_s_e___p_r_a_m___type.html">CSE_PRAM_Type</a>, *<a class="code" href="group___c_s_e___p_r_a_m___peripheral___access___layer.html#ga8ffbf8bef235bf0fc733e714e2183ce7">CSE_PRAM_MemMapPtr</a>;</div>
<div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160; </div>
<div class="line"><a name="l02135"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___peripheral___access___layer.html#ga6e288975aad52811fe5e23195384c1dc"> 2135</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_INSTANCE_COUNT                  (1u)</span></div>
<div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160; </div>
<div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160; </div>
<div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160;<span class="comment">/* CSE_PRAM - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l02140"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___peripheral___access___layer.html#gadd4751eec44672a07e6898348daa5d59"> 2140</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_BASE                            (0x14000800u)</span></div>
<div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160; </div>
<div class="line"><a name="l02142"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___peripheral___access___layer.html#gade6e3e1cb84ca0ab4ee23039d179777f"> 2142</a></span>&#160;<span class="preprocessor">#define CSE_PRAM                                 ((CSE_PRAM_Type *)CSE_PRAM_BASE)</span></div>
<div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160; </div>
<div class="line"><a name="l02144"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___peripheral___access___layer.html#ga5ec822b2958431c84f24fc83c8e8e417"> 2144</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_BASE_ADDRS                      { CSE_PRAM_BASE }</span></div>
<div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160; </div>
<div class="line"><a name="l02146"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___peripheral___access___layer.html#ga519e6a1a551c1447be70b933bb2a63ff"> 2146</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_BASE_PTRS                       { CSE_PRAM }</span></div>
<div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160; </div>
<div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;<span class="comment">   -- CSE_PRAM Register Masks</span></div>
<div class="line"><a name="l02150"></a><span class="lineno"> 2150</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02151"></a><span class="lineno"> 2151</span>&#160; </div>
<div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;<span class="comment">/* RAMn_DATA_32 Bit Fields */</span></div>
<div class="line"><a name="l02158"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#ga201d407ea6720cc4f746af8c634fce64"> 2158</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_DATA_32_BYTE_3_MASK        0xFFu</span></div>
<div class="line"><a name="l02159"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#gaf66abe456f5f0c96c71e280a64377bee"> 2159</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_DATA_32_BYTE_3_SHIFT       0u</span></div>
<div class="line"><a name="l02160"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#gade3974f481866003bb8ba93eaf9c9de4"> 2160</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_DATA_32_BYTE_3_WIDTH       8u</span></div>
<div class="line"><a name="l02161"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#ga3643fda436e04ef41c5397f41b409777"> 2161</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_DATA_32_BYTE_3(x)          (((uint32_t)(((uint32_t)(x))&lt;&lt;CSE_PRAM_RAMn_DATA_32_BYTE_3_SHIFT))&amp;CSE_PRAM_RAMn_DATA_32_BYTE_3_MASK)</span></div>
<div class="line"><a name="l02162"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#gafa4ac862f56352f0fff62ef03773647f"> 2162</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_DATA_32_BYTE_2_MASK        0xFF00u</span></div>
<div class="line"><a name="l02163"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#gaf0da8adc04f88d326667fba770939a16"> 2163</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_DATA_32_BYTE_2_SHIFT       8u</span></div>
<div class="line"><a name="l02164"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#ga2422d4b890d49442f90466cac33bf757"> 2164</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_DATA_32_BYTE_2_WIDTH       8u</span></div>
<div class="line"><a name="l02165"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#gaa74c6dcce7cc50ab23b662b5ad91c5fe"> 2165</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_DATA_32_BYTE_2(x)          (((uint32_t)(((uint32_t)(x))&lt;&lt;CSE_PRAM_RAMn_DATA_32_BYTE_2_SHIFT))&amp;CSE_PRAM_RAMn_DATA_32_BYTE_2_MASK)</span></div>
<div class="line"><a name="l02166"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#gaea6286d33a8b2a9be7bf38a9948c49e8"> 2166</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_DATA_32_BYTE_1_MASK        0xFF0000u</span></div>
<div class="line"><a name="l02167"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#ga54f44cfa55fedb39edd15fb306598e98"> 2167</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_DATA_32_BYTE_1_SHIFT       16u</span></div>
<div class="line"><a name="l02168"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#gaa57e7fc71468eda29147d2274bb74436"> 2168</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_DATA_32_BYTE_1_WIDTH       8u</span></div>
<div class="line"><a name="l02169"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#gadbb5a8c87697402ad19431f3111e0667"> 2169</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_DATA_32_BYTE_1(x)          (((uint32_t)(((uint32_t)(x))&lt;&lt;CSE_PRAM_RAMn_DATA_32_BYTE_1_SHIFT))&amp;CSE_PRAM_RAMn_DATA_32_BYTE_1_MASK)</span></div>
<div class="line"><a name="l02170"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#ga2ada001ef4c1eaf2a38a5b843e5a760b"> 2170</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_DATA_32_BYTE_0_MASK        0xFF000000u</span></div>
<div class="line"><a name="l02171"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#ga5e08540765dd5151206b416008c6ce6d"> 2171</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_DATA_32_BYTE_0_SHIFT       24u</span></div>
<div class="line"><a name="l02172"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#gaef5e63fa0c77047a84781afc795c9df0"> 2172</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_DATA_32_BYTE_0_WIDTH       8u</span></div>
<div class="line"><a name="l02173"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#gac14bb6d5773e2a82aebb306c8f714f66"> 2173</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_DATA_32_BYTE_0(x)          (((uint32_t)(((uint32_t)(x))&lt;&lt;CSE_PRAM_RAMn_DATA_32_BYTE_0_SHIFT))&amp;CSE_PRAM_RAMn_DATA_32_BYTE_0_MASK)</span></div>
<div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;<span class="comment">/* RAMn_ACCESS8BIT_DATA_8LL Bit Fields */</span></div>
<div class="line"><a name="l02175"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#ga852fea62e9be05ee5c48a54f676b141b"> 2175</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_ACCESS8BIT_DATA_8LL_RAM_LL_MASK 0xFFu</span></div>
<div class="line"><a name="l02176"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#gaf7a0266269220655a71f5a4b0a5bfd29"> 2176</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_ACCESS8BIT_DATA_8LL_RAM_LL_SHIFT 0u</span></div>
<div class="line"><a name="l02177"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#ga7bb954ad30193b4bb979e851305dd027"> 2177</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_ACCESS8BIT_DATA_8LL_RAM_LL_WIDTH 8u</span></div>
<div class="line"><a name="l02178"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#ga3db7a6ab76f0d5f8fa12a0eae25cec87"> 2178</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_ACCESS8BIT_DATA_8LL_RAM_LL(x) (((uint8_t)(((uint8_t)(x))&lt;&lt;CSE_PRAM_RAMn_ACCESS8BIT_DATA_8LL_RAM_LL_SHIFT))&amp;CSE_PRAM_RAMn_ACCESS8BIT_DATA_8LL_RAM_LL_MASK)</span></div>
<div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;<span class="comment">/* RAMn_ACCESS8BIT_DATA_8LU Bit Fields */</span></div>
<div class="line"><a name="l02180"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#ga9654c41094d1d8affdd61ecd644fd38f"> 2180</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_ACCESS8BIT_DATA_8LU_RAM_LU_MASK 0xFFu</span></div>
<div class="line"><a name="l02181"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#ga4d37e2dc245422b4bdbd1d8e4c5e8c56"> 2181</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_ACCESS8BIT_DATA_8LU_RAM_LU_SHIFT 0u</span></div>
<div class="line"><a name="l02182"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#ga96fbf114e861a5fa2fba81063fe6c5d3"> 2182</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_ACCESS8BIT_DATA_8LU_RAM_LU_WIDTH 8u</span></div>
<div class="line"><a name="l02183"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#ga73a33d7d437ae454a2649fbd48865b0a"> 2183</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_ACCESS8BIT_DATA_8LU_RAM_LU(x) (((uint8_t)(((uint8_t)(x))&lt;&lt;CSE_PRAM_RAMn_ACCESS8BIT_DATA_8LU_RAM_LU_SHIFT))&amp;CSE_PRAM_RAMn_ACCESS8BIT_DATA_8LU_RAM_LU_MASK)</span></div>
<div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160;<span class="comment">/* RAMn_ACCESS8BIT_DATA_8HL Bit Fields */</span></div>
<div class="line"><a name="l02185"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#ga2b38649550eac45d6a195dd484081bae"> 2185</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_ACCESS8BIT_DATA_8HL_RAM_HL_MASK 0xFFu</span></div>
<div class="line"><a name="l02186"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#gaf63031fe289a83759c09ec75f3fef471"> 2186</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_ACCESS8BIT_DATA_8HL_RAM_HL_SHIFT 0u</span></div>
<div class="line"><a name="l02187"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#ga9fd8904e1b9aa9fba7edb79477cc3562"> 2187</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_ACCESS8BIT_DATA_8HL_RAM_HL_WIDTH 8u</span></div>
<div class="line"><a name="l02188"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#ga1de3984c41c18fc7a605cec39f8e2159"> 2188</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_ACCESS8BIT_DATA_8HL_RAM_HL(x) (((uint8_t)(((uint8_t)(x))&lt;&lt;CSE_PRAM_RAMn_ACCESS8BIT_DATA_8HL_RAM_HL_SHIFT))&amp;CSE_PRAM_RAMn_ACCESS8BIT_DATA_8HL_RAM_HL_MASK)</span></div>
<div class="line"><a name="l02189"></a><span class="lineno"> 2189</span>&#160;<span class="comment">/* RAMn_ACCESS8BIT_DATA_8HU Bit Fields */</span></div>
<div class="line"><a name="l02190"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#ga2840b1af4b2a3bd85fce7a50f701ca89"> 2190</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_ACCESS8BIT_DATA_8HU_RAM_HU_MASK 0xFFu</span></div>
<div class="line"><a name="l02191"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#gab7fe7382839485f43e2ff5a8ae1b73e9"> 2191</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_ACCESS8BIT_DATA_8HU_RAM_HU_SHIFT 0u</span></div>
<div class="line"><a name="l02192"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#gafc09d60a708d15e01c318866cb18ccd4"> 2192</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_ACCESS8BIT_DATA_8HU_RAM_HU_WIDTH 8u</span></div>
<div class="line"><a name="l02193"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___register___masks.html#ga2fe27e8c45e4aaaa026c5af4fb28f179"> 2193</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_ACCESS8BIT_DATA_8HU_RAM_HU(x) (((uint8_t)(((uint8_t)(x))&lt;&lt;CSE_PRAM_RAMn_ACCESS8BIT_DATA_8HU_RAM_HU_SHIFT))&amp;CSE_PRAM_RAMn_ACCESS8BIT_DATA_8HU_RAM_HU_MASK)</span></div>
<div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160; <span class="comment">/* end of group CSE_PRAM_Register_Masks */</span></div>
<div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160; </div>
<div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160; <span class="comment">/* end of group CSE_PRAM_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160; </div>
<div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160; </div>
<div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;<span class="comment">   -- DMA Peripheral Access Layer</span></div>
<div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160; </div>
<div class="line"><a name="l02216"></a><span class="lineno"><a class="line" href="group___d_m_a___peripheral___access___layer.html#gaf21b2eab27b6c8b4bb2f79acbfa14a10"> 2216</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI_COUNT                         4u</span></div>
<div class="line"><a name="l02217"></a><span class="lineno"><a class="line" href="group___d_m_a___peripheral___access___layer.html#gab54fdcd1cb3972833de0cc1e30035149"> 2217</a></span>&#160;<span class="preprocessor">#define DMA_TCD_COUNT                            4u</span></div>
<div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160; </div>
<div class="line"><a name="l02220"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html"> 2220</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l02221"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a664cf4b368fc388926bd0e6d6822248f"> 2221</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___type.html#a664cf4b368fc388926bd0e6d6822248f">CR</a>;                                </div>
<div class="line"><a name="l02222"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#abaffcb82be7f60e866d66565340dc515"> 2222</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_d_m_a___type.html#abaffcb82be7f60e866d66565340dc515">ES</a>;                                </div>
<div class="line"><a name="l02223"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a641e99326861da3ea2c830a5c32920ca"> 2223</a></span>&#160;       uint8_t RESERVED_0[4];</div>
<div class="line"><a name="l02224"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a238b1b4eca36a89065db2194e939b150"> 2224</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___type.html#a238b1b4eca36a89065db2194e939b150">ERQ</a>;                               </div>
<div class="line"><a name="l02225"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a2cdeda3698700975847692f2ed06eb79"> 2225</a></span>&#160;       uint8_t RESERVED_1[4];</div>
<div class="line"><a name="l02226"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#ad36396daed0b605efbbca1034b25dca6"> 2226</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___type.html#ad36396daed0b605efbbca1034b25dca6">EEI</a>;                               </div>
<div class="line"><a name="l02227"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#ab7b2be4f889b706c67eec2aa19d296d0"> 2227</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t <a class="code" href="struct_d_m_a___type.html#ab7b2be4f889b706c67eec2aa19d296d0">CEEI</a>;                               </div>
<div class="line"><a name="l02228"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#aa3c87cb018aa5aa7f1cd627b3ffad941"> 2228</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t <a class="code" href="struct_d_m_a___type.html#aa3c87cb018aa5aa7f1cd627b3ffad941">SEEI</a>;                               </div>
<div class="line"><a name="l02229"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#aaa87671f75510a3ccf7987c5ef683d40"> 2229</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t <a class="code" href="struct_d_m_a___type.html#aaa87671f75510a3ccf7987c5ef683d40">CERQ</a>;                               </div>
<div class="line"><a name="l02230"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#aa748a20e0211655999242fa0697fcfd0"> 2230</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t <a class="code" href="struct_d_m_a___type.html#aa748a20e0211655999242fa0697fcfd0">SERQ</a>;                               </div>
<div class="line"><a name="l02231"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a96b2cab7238911194871a50890b46262"> 2231</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t <a class="code" href="struct_d_m_a___type.html#a96b2cab7238911194871a50890b46262">CDNE</a>;                               </div>
<div class="line"><a name="l02232"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a9b7531a61f2523da000ffb17dd9c2739"> 2232</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t <a class="code" href="struct_d_m_a___type.html#a9b7531a61f2523da000ffb17dd9c2739">SSRT</a>;                               </div>
<div class="line"><a name="l02233"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a3058b19c540c537a5f8c45bc5da6a5de"> 2233</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t <a class="code" href="struct_d_m_a___type.html#a3058b19c540c537a5f8c45bc5da6a5de">CERR</a>;                               </div>
<div class="line"><a name="l02234"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a6f4b9e922f08762c8913e026e3b34a03"> 2234</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t <a class="code" href="struct_d_m_a___type.html#a6f4b9e922f08762c8913e026e3b34a03">CINT</a>;                               </div>
<div class="line"><a name="l02235"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a102788d92be5169108b039482b02e80f"> 2235</a></span>&#160;       uint8_t RESERVED_2[4];</div>
<div class="line"><a name="l02236"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#afad526bde6762b30554725cead19dec2"> 2236</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___type.html#afad526bde6762b30554725cead19dec2">INT</a>;                               </div>
<div class="line"><a name="l02237"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#acbc961eed3834eaa1a4e976d8ed2d370"> 2237</a></span>&#160;       uint8_t RESERVED_3[4];</div>
<div class="line"><a name="l02238"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#afb6f9d066790021df0cf7aa335824381"> 2238</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___type.html#afb6f9d066790021df0cf7aa335824381">ERR</a>;                               </div>
<div class="line"><a name="l02239"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#af82f3384c638b962e45ede1f739457b1"> 2239</a></span>&#160;       uint8_t RESERVED_4[4];</div>
<div class="line"><a name="l02240"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a597d98ef47d0b50b604f6afccc3c28dd"> 2240</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_d_m_a___type.html#a597d98ef47d0b50b604f6afccc3c28dd">HRS</a>;                               </div>
<div class="line"><a name="l02241"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a4daef65ac5d4137909f48fafd28d31c1"> 2241</a></span>&#160;       uint8_t RESERVED_5[12];</div>
<div class="line"><a name="l02242"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a92906d6a4ee86f48235df8730246ddd3"> 2242</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___type.html#a92906d6a4ee86f48235df8730246ddd3">EARS</a>;                              </div>
<div class="line"><a name="l02243"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a7a1ca7a21cf0df87d673191d90182619"> 2243</a></span>&#160;       uint8_t RESERVED_6[184];</div>
<div class="line"><a name="l02244"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a89707bc87b25c5658a77264c165d5fd3"> 2244</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DCHPRI[<a class="code" href="group___d_m_a___peripheral___access___layer.html#gaf21b2eab27b6c8b4bb2f79acbfa14a10">DMA_DCHPRI_COUNT</a>];           </div>
<div class="line"><a name="l02245"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a1e268d23074bbf8b106b5d7799109c36"> 2245</a></span>&#160;       uint8_t RESERVED_7[3836];</div>
<div class="line"><a name="l02246"></a><span class="lineno"> 2246</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x1000, array step: 0x20 */</span></div>
<div class="line"><a name="l02247"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#aa1626bb4b8a54b48a89d0a1b8c022c05"> 2247</a></span>&#160;    <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___type.html#aa1626bb4b8a54b48a89d0a1b8c022c05">SADDR</a>;                             </div>
<div class="line"><a name="l02248"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a3a4e489d108c859aaec96af80714654e"> 2248</a></span>&#160;    <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_d_m_a___type.html#a3a4e489d108c859aaec96af80714654e">SOFF</a>;                              </div>
<div class="line"><a name="l02249"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a3580edc8f45436923bf3c815fcb7d45b"> 2249</a></span>&#160;    <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_d_m_a___type.html#a3580edc8f45436923bf3c815fcb7d45b">ATTR</a>;                              </div>
<div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;    <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x1008, array step: 0x20 */</span></div>
<div class="line"><a name="l02251"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a35379adee0ec744a802df8db33c97bf8"> 2251</a></span>&#160;      <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___type.html#a35379adee0ec744a802df8db33c97bf8">MLNO</a>;                              </div>
<div class="line"><a name="l02252"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a9e3e9d308319cf183426fb001e8e4132"> 2252</a></span>&#160;      <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___type.html#a9e3e9d308319cf183426fb001e8e4132">MLOFFNO</a>;                           </div>
<div class="line"><a name="l02253"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#aaedabb25286571a2e7f445f68f48a578"> 2253</a></span>&#160;      <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___type.html#aaedabb25286571a2e7f445f68f48a578">MLOFFYES</a>;                          </div>
<div class="line"><a name="l02254"></a><span class="lineno"> 2254</span>&#160;    } NBYTES;</div>
<div class="line"><a name="l02255"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a41bbed6bd0ab1bf8f00509380f2c5fe4"> 2255</a></span>&#160;    <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___type.html#a41bbed6bd0ab1bf8f00509380f2c5fe4">SLAST</a>;                             </div>
<div class="line"><a name="l02256"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#ae9784fb6be739584197fa99d875dcfe8"> 2256</a></span>&#160;    <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___type.html#ae9784fb6be739584197fa99d875dcfe8">DADDR</a>;                             </div>
<div class="line"><a name="l02257"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#ac468a90e025787b52d04e6bcd4bb3b27"> 2257</a></span>&#160;    <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_d_m_a___type.html#ac468a90e025787b52d04e6bcd4bb3b27">DOFF</a>;                              </div>
<div class="line"><a name="l02258"></a><span class="lineno"> 2258</span>&#160;    <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x1016, array step: 0x20 */</span></div>
<div class="line"><a name="l02259"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#aa680cab6c835d181d462db5e023f561b"> 2259</a></span>&#160;      <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_d_m_a___type.html#aa680cab6c835d181d462db5e023f561b">ELINKNO</a>;                           </div>
<div class="line"><a name="l02260"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#ad21a720b553820f2883b2aec6ad63010"> 2260</a></span>&#160;      <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_d_m_a___type.html#ad21a720b553820f2883b2aec6ad63010">ELINKYES</a>;                          </div>
<div class="line"><a name="l02261"></a><span class="lineno"> 2261</span>&#160;    } CITER;</div>
<div class="line"><a name="l02262"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a1ebafefe1091184b0abdbef45e249da5"> 2262</a></span>&#160;    <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___type.html#a1ebafefe1091184b0abdbef45e249da5">DLASTSGA</a>;                          </div>
<div class="line"><a name="l02263"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a60b7ef52775eb2e3a56852fdeacc0975"> 2263</a></span>&#160;    <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_d_m_a___type.html#a60b7ef52775eb2e3a56852fdeacc0975">CSR</a>;                               </div>
<div class="line"><a name="l02264"></a><span class="lineno"> 2264</span>&#160;    <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x101E, array step: 0x20 */</span></div>
<div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160;      <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t ELINKNO;                           </div>
<div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;      <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t ELINKYES;                          </div>
<div class="line"><a name="l02267"></a><span class="lineno"> 2267</span>&#160;    } BITER;</div>
<div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;  } TCD[<a class="code" href="group___d_m_a___peripheral___access___layer.html#gab54fdcd1cb3972833de0cc1e30035149">DMA_TCD_COUNT</a>];</div>
<div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;} <a class="code" href="struct_d_m_a___type.html">DMA_Type</a>, *<a class="code" href="group___d_m_a___peripheral___access___layer.html#gaf500b02a8cf36350d74bcb8c7a924b5d">DMA_MemMapPtr</a>;</div>
<div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160; </div>
<div class="line"><a name="l02272"></a><span class="lineno"><a class="line" href="group___d_m_a___peripheral___access___layer.html#gafdc210ea14b96adf1b6973e531c6e790"> 2272</a></span>&#160;<span class="preprocessor">#define DMA_INSTANCE_COUNT                       (1u)</span></div>
<div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160; </div>
<div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160; </div>
<div class="line"><a name="l02275"></a><span class="lineno"> 2275</span>&#160;<span class="comment">/* DMA - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l02277"></a><span class="lineno"><a class="line" href="group___d_m_a___peripheral___access___layer.html#gab04dd812f37907dc8bd6ed82e346b563"> 2277</a></span>&#160;<span class="preprocessor">#define DMA_BASE                                 (0x40008000u)</span></div>
<div class="line"><a name="l02278"></a><span class="lineno"> 2278</span>&#160; </div>
<div class="line"><a name="l02279"></a><span class="lineno"><a class="line" href="group___d_m_a___peripheral___access___layer.html#ga137c9e7c0bc9e12f455df0a6e41c0287"> 2279</a></span>&#160;<span class="preprocessor">#define DMA                                      ((DMA_Type *)DMA_BASE)</span></div>
<div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160; </div>
<div class="line"><a name="l02281"></a><span class="lineno"><a class="line" href="group___d_m_a___peripheral___access___layer.html#ga3e24fb8f1e5ce6161c39aa9d8b7c4d16"> 2281</a></span>&#160;<span class="preprocessor">#define DMA_BASE_ADDRS                           { DMA_BASE }</span></div>
<div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160; </div>
<div class="line"><a name="l02283"></a><span class="lineno"><a class="line" href="group___d_m_a___peripheral___access___layer.html#gada914e90165e25ae4eeddf5175920e77"> 2283</a></span>&#160;<span class="preprocessor">#define DMA_BASE_PTRS                            { DMA }</span></div>
<div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160; </div>
<div class="line"><a name="l02285"></a><span class="lineno"><a class="line" href="group___d_m_a___peripheral___access___layer.html#ga6f5904d206585c79e87514fabac8fada"> 2285</a></span>&#160;<span class="preprocessor">#define DMA_IRQS_ARR_COUNT                       (2u)</span></div>
<div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160; </div>
<div class="line"><a name="l02287"></a><span class="lineno"><a class="line" href="group___d_m_a___peripheral___access___layer.html#gacb1e213c5d7a157bac143ae5ac69f8eb"> 2287</a></span>&#160;<span class="preprocessor">#define DMA_CHN_IRQS_CH_COUNT                    (4u)</span></div>
<div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160; </div>
<div class="line"><a name="l02289"></a><span class="lineno"><a class="line" href="group___d_m_a___peripheral___access___layer.html#gab1c4a51abe19e2ec9109b7eb02febe01"> 2289</a></span>&#160;<span class="preprocessor">#define DMA_ERROR_IRQS_CH_COUNT                  (1u)</span></div>
<div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160; </div>
<div class="line"><a name="l02291"></a><span class="lineno"><a class="line" href="group___d_m_a___peripheral___access___layer.html#ga6defb6ef05bbbec3e07f8d2610756b7b"> 2291</a></span>&#160;<span class="preprocessor">#define DMA_CHN_IRQS                             { DMA0_IRQn, DMA1_IRQn, DMA2_IRQn, DMA3_IRQn }</span></div>
<div class="line"><a name="l02292"></a><span class="lineno"><a class="line" href="group___d_m_a___peripheral___access___layer.html#ga459be3deca4751dea08e9046cd437c53"> 2292</a></span>&#160;<span class="preprocessor">#define DMA_ERROR_IRQS                           { DMA_Error_IRQn }</span></div>
<div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160; </div>
<div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;<span class="comment">   -- DMA Register Masks</span></div>
<div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160; </div>
<div class="line"><a name="l02303"></a><span class="lineno"> 2303</span>&#160;<span class="comment">/* CR Bit Fields */</span></div>
<div class="line"><a name="l02304"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa2605f7da2bd6fae13e3e38830bafb1d"> 2304</a></span>&#160;<span class="preprocessor">#define DMA_CR_EDBG_MASK                         0x2u</span></div>
<div class="line"><a name="l02305"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8a25fbfa3435be2df140701c300f6cc5"> 2305</a></span>&#160;<span class="preprocessor">#define DMA_CR_EDBG_SHIFT                        1u</span></div>
<div class="line"><a name="l02306"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9f01c642331cfd1bc30d9d620a067104"> 2306</a></span>&#160;<span class="preprocessor">#define DMA_CR_EDBG_WIDTH                        1u</span></div>
<div class="line"><a name="l02307"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaffa31ab52dd718d4a766970cdd5d29b7"> 2307</a></span>&#160;<span class="preprocessor">#define DMA_CR_EDBG(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_CR_EDBG_SHIFT))&amp;DMA_CR_EDBG_MASK)</span></div>
<div class="line"><a name="l02308"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga52ad0bfd27aa8dbb1e157eb2c8099c53"> 2308</a></span>&#160;<span class="preprocessor">#define DMA_CR_ERCA_MASK                         0x4u</span></div>
<div class="line"><a name="l02309"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab3e613091d693c1c110bfbb902d58392"> 2309</a></span>&#160;<span class="preprocessor">#define DMA_CR_ERCA_SHIFT                        2u</span></div>
<div class="line"><a name="l02310"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac1c7aa0e6c5862126e7d858d46332d24"> 2310</a></span>&#160;<span class="preprocessor">#define DMA_CR_ERCA_WIDTH                        1u</span></div>
<div class="line"><a name="l02311"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga483a234dc3d8a4464870d008358d6db2"> 2311</a></span>&#160;<span class="preprocessor">#define DMA_CR_ERCA(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_CR_ERCA_SHIFT))&amp;DMA_CR_ERCA_MASK)</span></div>
<div class="line"><a name="l02312"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6324cec54d0032bcc142e28f4e1b5978"> 2312</a></span>&#160;<span class="preprocessor">#define DMA_CR_HOE_MASK                          0x10u</span></div>
<div class="line"><a name="l02313"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaddcd684abfce8db15928255dc243dbcb"> 2313</a></span>&#160;<span class="preprocessor">#define DMA_CR_HOE_SHIFT                         4u</span></div>
<div class="line"><a name="l02314"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2ffcc8803b1c2385f52aa234f995c6b8"> 2314</a></span>&#160;<span class="preprocessor">#define DMA_CR_HOE_WIDTH                         1u</span></div>
<div class="line"><a name="l02315"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gada3b862eedf2924cbfce0cefa3dcb1ad"> 2315</a></span>&#160;<span class="preprocessor">#define DMA_CR_HOE(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_CR_HOE_SHIFT))&amp;DMA_CR_HOE_MASK)</span></div>
<div class="line"><a name="l02316"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga03242701b29af462fbfd276ea315dd54"> 2316</a></span>&#160;<span class="preprocessor">#define DMA_CR_HALT_MASK                         0x20u</span></div>
<div class="line"><a name="l02317"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga268b8561e52e0582a789cd08fc36f7aa"> 2317</a></span>&#160;<span class="preprocessor">#define DMA_CR_HALT_SHIFT                        5u</span></div>
<div class="line"><a name="l02318"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7f4e76e59b0c8c539c81321bddafa8e7"> 2318</a></span>&#160;<span class="preprocessor">#define DMA_CR_HALT_WIDTH                        1u</span></div>
<div class="line"><a name="l02319"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga51d8fbda7388328c4ae36489f6a2db15"> 2319</a></span>&#160;<span class="preprocessor">#define DMA_CR_HALT(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_CR_HALT_SHIFT))&amp;DMA_CR_HALT_MASK)</span></div>
<div class="line"><a name="l02320"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5e8cdd9f77e5dcda3154192addafa22b"> 2320</a></span>&#160;<span class="preprocessor">#define DMA_CR_CLM_MASK                          0x40u</span></div>
<div class="line"><a name="l02321"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac55b6a95d5882bac595a95e5af39cf1c"> 2321</a></span>&#160;<span class="preprocessor">#define DMA_CR_CLM_SHIFT                         6u</span></div>
<div class="line"><a name="l02322"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4a2c6b14f7b55d5b599962bf18cf4216"> 2322</a></span>&#160;<span class="preprocessor">#define DMA_CR_CLM_WIDTH                         1u</span></div>
<div class="line"><a name="l02323"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7a06397aadc34810ebf5e690cae2e1f9"> 2323</a></span>&#160;<span class="preprocessor">#define DMA_CR_CLM(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_CR_CLM_SHIFT))&amp;DMA_CR_CLM_MASK)</span></div>
<div class="line"><a name="l02324"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6625e2c683e5f6d20e91d968dab61920"> 2324</a></span>&#160;<span class="preprocessor">#define DMA_CR_EMLM_MASK                         0x80u</span></div>
<div class="line"><a name="l02325"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7c925604097c85b391b925d0d8ef6ae0"> 2325</a></span>&#160;<span class="preprocessor">#define DMA_CR_EMLM_SHIFT                        7u</span></div>
<div class="line"><a name="l02326"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga198eae36f17025de526d6345f08e196e"> 2326</a></span>&#160;<span class="preprocessor">#define DMA_CR_EMLM_WIDTH                        1u</span></div>
<div class="line"><a name="l02327"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaaa27c8ea689528c876d2b229d04ca874"> 2327</a></span>&#160;<span class="preprocessor">#define DMA_CR_EMLM(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_CR_EMLM_SHIFT))&amp;DMA_CR_EMLM_MASK)</span></div>
<div class="line"><a name="l02328"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8cd29e6014e34b164ffa8ebd3287291b"> 2328</a></span>&#160;<span class="preprocessor">#define DMA_CR_ECX_MASK                          0x10000u</span></div>
<div class="line"><a name="l02329"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga652ead499d504b771d8c4d036ff020a8"> 2329</a></span>&#160;<span class="preprocessor">#define DMA_CR_ECX_SHIFT                         16u</span></div>
<div class="line"><a name="l02330"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga70deae535b200a56d37890c9f3e336de"> 2330</a></span>&#160;<span class="preprocessor">#define DMA_CR_ECX_WIDTH                         1u</span></div>
<div class="line"><a name="l02331"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga34f3465d8d2aed7516f9ee01516a4acd"> 2331</a></span>&#160;<span class="preprocessor">#define DMA_CR_ECX(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_CR_ECX_SHIFT))&amp;DMA_CR_ECX_MASK)</span></div>
<div class="line"><a name="l02332"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8ea20ed0397a7d48d51fd96b717534d1"> 2332</a></span>&#160;<span class="preprocessor">#define DMA_CR_CX_MASK                           0x20000u</span></div>
<div class="line"><a name="l02333"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga270e606ced175537eadb3762f1de1b9e"> 2333</a></span>&#160;<span class="preprocessor">#define DMA_CR_CX_SHIFT                          17u</span></div>
<div class="line"><a name="l02334"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7989d6ecb40b44653c84be0c211201e3"> 2334</a></span>&#160;<span class="preprocessor">#define DMA_CR_CX_WIDTH                          1u</span></div>
<div class="line"><a name="l02335"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gace92741980f3ecf05009e19fb989baf5"> 2335</a></span>&#160;<span class="preprocessor">#define DMA_CR_CX(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_CR_CX_SHIFT))&amp;DMA_CR_CX_MASK)</span></div>
<div class="line"><a name="l02336"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadc6c9f88ec0f6c7135fcb2300f7d9fc3"> 2336</a></span>&#160;<span class="preprocessor">#define DMA_CR_ACTIVE_MASK                       0x80000000u</span></div>
<div class="line"><a name="l02337"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadc56ea1a7f9fc5eacff24f7a60b9b9a6"> 2337</a></span>&#160;<span class="preprocessor">#define DMA_CR_ACTIVE_SHIFT                      31u</span></div>
<div class="line"><a name="l02338"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabc940ccf267225125ce4f64dcea41639"> 2338</a></span>&#160;<span class="preprocessor">#define DMA_CR_ACTIVE_WIDTH                      1u</span></div>
<div class="line"><a name="l02339"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gacd313842ca386096bc399789a6b3b1f6"> 2339</a></span>&#160;<span class="preprocessor">#define DMA_CR_ACTIVE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_CR_ACTIVE_SHIFT))&amp;DMA_CR_ACTIVE_MASK)</span></div>
<div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;<span class="comment">/* ES Bit Fields */</span></div>
<div class="line"><a name="l02341"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9f9f3b164205ff0e8837dac47f0d79c2"> 2341</a></span>&#160;<span class="preprocessor">#define DMA_ES_DBE_MASK                          0x1u</span></div>
<div class="line"><a name="l02342"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7a9dcb905c2d9eb68285fe0fdebf7f64"> 2342</a></span>&#160;<span class="preprocessor">#define DMA_ES_DBE_SHIFT                         0u</span></div>
<div class="line"><a name="l02343"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5bd276930aff8f441a5b669692e45f0a"> 2343</a></span>&#160;<span class="preprocessor">#define DMA_ES_DBE_WIDTH                         1u</span></div>
<div class="line"><a name="l02344"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga23b74ecd43a92de727826fcf847548d1"> 2344</a></span>&#160;<span class="preprocessor">#define DMA_ES_DBE(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ES_DBE_SHIFT))&amp;DMA_ES_DBE_MASK)</span></div>
<div class="line"><a name="l02345"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga73f04cd2c448f23f1157c7803d57973b"> 2345</a></span>&#160;<span class="preprocessor">#define DMA_ES_SBE_MASK                          0x2u</span></div>
<div class="line"><a name="l02346"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad47f4bb417685a2e098d2c1c6cf80c81"> 2346</a></span>&#160;<span class="preprocessor">#define DMA_ES_SBE_SHIFT                         1u</span></div>
<div class="line"><a name="l02347"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7013ab8dfad66e60984476f74ec0e8c7"> 2347</a></span>&#160;<span class="preprocessor">#define DMA_ES_SBE_WIDTH                         1u</span></div>
<div class="line"><a name="l02348"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3a595507af4eb13a4d79ce82e2d7d7e3"> 2348</a></span>&#160;<span class="preprocessor">#define DMA_ES_SBE(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ES_SBE_SHIFT))&amp;DMA_ES_SBE_MASK)</span></div>
<div class="line"><a name="l02349"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga715f52ab979f3de95d541dc3e58d08aa"> 2349</a></span>&#160;<span class="preprocessor">#define DMA_ES_SGE_MASK                          0x4u</span></div>
<div class="line"><a name="l02350"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac41f0a3ee7fad8b4f88466de93947c98"> 2350</a></span>&#160;<span class="preprocessor">#define DMA_ES_SGE_SHIFT                         2u</span></div>
<div class="line"><a name="l02351"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0fa0a6f8676e90494e03e2bbb9856d2f"> 2351</a></span>&#160;<span class="preprocessor">#define DMA_ES_SGE_WIDTH                         1u</span></div>
<div class="line"><a name="l02352"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab984042e294046b1ddc36fb0427bfe99"> 2352</a></span>&#160;<span class="preprocessor">#define DMA_ES_SGE(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ES_SGE_SHIFT))&amp;DMA_ES_SGE_MASK)</span></div>
<div class="line"><a name="l02353"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae85bc044553b192e68c04bf81ef1e9d6"> 2353</a></span>&#160;<span class="preprocessor">#define DMA_ES_NCE_MASK                          0x8u</span></div>
<div class="line"><a name="l02354"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae5ca249adf3fbfdbb88d906e4b89bd79"> 2354</a></span>&#160;<span class="preprocessor">#define DMA_ES_NCE_SHIFT                         3u</span></div>
<div class="line"><a name="l02355"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6ddb6d005f2447e274dedd8fe804fafb"> 2355</a></span>&#160;<span class="preprocessor">#define DMA_ES_NCE_WIDTH                         1u</span></div>
<div class="line"><a name="l02356"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga25ced396f297fb7857ab1a6fcf27751f"> 2356</a></span>&#160;<span class="preprocessor">#define DMA_ES_NCE(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ES_NCE_SHIFT))&amp;DMA_ES_NCE_MASK)</span></div>
<div class="line"><a name="l02357"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6a38a57d5f7381fe6e65cad9564311a3"> 2357</a></span>&#160;<span class="preprocessor">#define DMA_ES_DOE_MASK                          0x10u</span></div>
<div class="line"><a name="l02358"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa9853f8e3fc7f440fcfc0b1f098ffecc"> 2358</a></span>&#160;<span class="preprocessor">#define DMA_ES_DOE_SHIFT                         4u</span></div>
<div class="line"><a name="l02359"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab5014be1ac644751e29dcdb442355372"> 2359</a></span>&#160;<span class="preprocessor">#define DMA_ES_DOE_WIDTH                         1u</span></div>
<div class="line"><a name="l02360"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7c8f6a8464ada111def7e3deb460db02"> 2360</a></span>&#160;<span class="preprocessor">#define DMA_ES_DOE(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ES_DOE_SHIFT))&amp;DMA_ES_DOE_MASK)</span></div>
<div class="line"><a name="l02361"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga62debcb73cec6b330300520172723ff6"> 2361</a></span>&#160;<span class="preprocessor">#define DMA_ES_DAE_MASK                          0x20u</span></div>
<div class="line"><a name="l02362"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga13c3980b6560b52840cd338f4970966f"> 2362</a></span>&#160;<span class="preprocessor">#define DMA_ES_DAE_SHIFT                         5u</span></div>
<div class="line"><a name="l02363"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad8834cf44b0f903067946a508f06fcfc"> 2363</a></span>&#160;<span class="preprocessor">#define DMA_ES_DAE_WIDTH                         1u</span></div>
<div class="line"><a name="l02364"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7c12353d665c1f9a6283c1a7b0da781a"> 2364</a></span>&#160;<span class="preprocessor">#define DMA_ES_DAE(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ES_DAE_SHIFT))&amp;DMA_ES_DAE_MASK)</span></div>
<div class="line"><a name="l02365"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad2b80aca760f9cbb20c913eac38db2c7"> 2365</a></span>&#160;<span class="preprocessor">#define DMA_ES_SOE_MASK                          0x40u</span></div>
<div class="line"><a name="l02366"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3298918e14680c42e624d78d13dac2ba"> 2366</a></span>&#160;<span class="preprocessor">#define DMA_ES_SOE_SHIFT                         6u</span></div>
<div class="line"><a name="l02367"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga40cc59e72b2ca28a3b366e357b9e409f"> 2367</a></span>&#160;<span class="preprocessor">#define DMA_ES_SOE_WIDTH                         1u</span></div>
<div class="line"><a name="l02368"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5d4b547d028756b26a5ad9dd42510fda"> 2368</a></span>&#160;<span class="preprocessor">#define DMA_ES_SOE(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ES_SOE_SHIFT))&amp;DMA_ES_SOE_MASK)</span></div>
<div class="line"><a name="l02369"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac5a0c75aa964d00ff152c804b9100701"> 2369</a></span>&#160;<span class="preprocessor">#define DMA_ES_SAE_MASK                          0x80u</span></div>
<div class="line"><a name="l02370"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab8fcc55b025406188612ca7ea6fd4eb7"> 2370</a></span>&#160;<span class="preprocessor">#define DMA_ES_SAE_SHIFT                         7u</span></div>
<div class="line"><a name="l02371"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9364c35119b743e59c9b08e156a7ab55"> 2371</a></span>&#160;<span class="preprocessor">#define DMA_ES_SAE_WIDTH                         1u</span></div>
<div class="line"><a name="l02372"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga21615c728b2d565eefe3eb83b057636d"> 2372</a></span>&#160;<span class="preprocessor">#define DMA_ES_SAE(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ES_SAE_SHIFT))&amp;DMA_ES_SAE_MASK)</span></div>
<div class="line"><a name="l02373"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1706839a3ec91f2cd194526d1d5fc60e"> 2373</a></span>&#160;<span class="preprocessor">#define DMA_ES_ERRCHN_MASK                       0xF00u</span></div>
<div class="line"><a name="l02374"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga67f75f97e4bc971fa4044115d2831ede"> 2374</a></span>&#160;<span class="preprocessor">#define DMA_ES_ERRCHN_SHIFT                      8u</span></div>
<div class="line"><a name="l02375"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabdf96507bc88495def5abd395d8767ae"> 2375</a></span>&#160;<span class="preprocessor">#define DMA_ES_ERRCHN_WIDTH                      4u</span></div>
<div class="line"><a name="l02376"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8110274a770ce169f7f5f3136b55431a"> 2376</a></span>&#160;<span class="preprocessor">#define DMA_ES_ERRCHN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ES_ERRCHN_SHIFT))&amp;DMA_ES_ERRCHN_MASK)</span></div>
<div class="line"><a name="l02377"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga49f6b77458101e61786c204ff60998cb"> 2377</a></span>&#160;<span class="preprocessor">#define DMA_ES_CPE_MASK                          0x4000u</span></div>
<div class="line"><a name="l02378"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga58313d5021ff6e2f0c8a55652c10316b"> 2378</a></span>&#160;<span class="preprocessor">#define DMA_ES_CPE_SHIFT                         14u</span></div>
<div class="line"><a name="l02379"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae60fb4baecacbffb53d981cab7aed604"> 2379</a></span>&#160;<span class="preprocessor">#define DMA_ES_CPE_WIDTH                         1u</span></div>
<div class="line"><a name="l02380"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad26c8c6bf17a3fc21f72c9dda17f37a7"> 2380</a></span>&#160;<span class="preprocessor">#define DMA_ES_CPE(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ES_CPE_SHIFT))&amp;DMA_ES_CPE_MASK)</span></div>
<div class="line"><a name="l02381"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0781c93c4ce1aa7e73719e9679b6de77"> 2381</a></span>&#160;<span class="preprocessor">#define DMA_ES_ECX_MASK                          0x10000u</span></div>
<div class="line"><a name="l02382"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga008fd21305ccc358efafd3c27e03c809"> 2382</a></span>&#160;<span class="preprocessor">#define DMA_ES_ECX_SHIFT                         16u</span></div>
<div class="line"><a name="l02383"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga47082ced27698db3d22cb3bb25a1460c"> 2383</a></span>&#160;<span class="preprocessor">#define DMA_ES_ECX_WIDTH                         1u</span></div>
<div class="line"><a name="l02384"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga809772fa9fbd00b4873ba02d3ee75d3b"> 2384</a></span>&#160;<span class="preprocessor">#define DMA_ES_ECX(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ES_ECX_SHIFT))&amp;DMA_ES_ECX_MASK)</span></div>
<div class="line"><a name="l02385"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga01506c3abe9cad680a827d4157d09c75"> 2385</a></span>&#160;<span class="preprocessor">#define DMA_ES_VLD_MASK                          0x80000000u</span></div>
<div class="line"><a name="l02386"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa1e0a184778d19c1c48cc52f941b0d2c"> 2386</a></span>&#160;<span class="preprocessor">#define DMA_ES_VLD_SHIFT                         31u</span></div>
<div class="line"><a name="l02387"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf149af170d485bd2f88ac30be5493530"> 2387</a></span>&#160;<span class="preprocessor">#define DMA_ES_VLD_WIDTH                         1u</span></div>
<div class="line"><a name="l02388"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae33ac178cf1b3a39586a14d489fb0f01"> 2388</a></span>&#160;<span class="preprocessor">#define DMA_ES_VLD(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ES_VLD_SHIFT))&amp;DMA_ES_VLD_MASK)</span></div>
<div class="line"><a name="l02389"></a><span class="lineno"> 2389</span>&#160;<span class="comment">/* ERQ Bit Fields */</span></div>
<div class="line"><a name="l02390"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0be17ff8fd5c65b049c533d5606d2231"> 2390</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ0_MASK                        0x1u</span></div>
<div class="line"><a name="l02391"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac2a8539f558af723e44dd20693d6f6df"> 2391</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ0_SHIFT                       0u</span></div>
<div class="line"><a name="l02392"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae3b54e4c9764d15fe0a3a08bc3eed484"> 2392</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ0_WIDTH                       1u</span></div>
<div class="line"><a name="l02393"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7f60172ecb673853ff52916ee024c67d"> 2393</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ0(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERQ_ERQ0_SHIFT))&amp;DMA_ERQ_ERQ0_MASK)</span></div>
<div class="line"><a name="l02394"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga76c16a768a3f551712db28e2452be75d"> 2394</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ1_MASK                        0x2u</span></div>
<div class="line"><a name="l02395"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8bb73e9ba811c7c597b7f407a0e964de"> 2395</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ1_SHIFT                       1u</span></div>
<div class="line"><a name="l02396"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3c2ec50aa6fc4d602ad5505c731d6816"> 2396</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ1_WIDTH                       1u</span></div>
<div class="line"><a name="l02397"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga89d796d7b37512cfe49d7c226ba0df6e"> 2397</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ1(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERQ_ERQ1_SHIFT))&amp;DMA_ERQ_ERQ1_MASK)</span></div>
<div class="line"><a name="l02398"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa851ac71085a14b3d7db10f642f3254c"> 2398</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ2_MASK                        0x4u</span></div>
<div class="line"><a name="l02399"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac02628eae8fb2e01bd5703bb1ae5f7d5"> 2399</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ2_SHIFT                       2u</span></div>
<div class="line"><a name="l02400"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7869c698014a7d39a68455b2be2985f5"> 2400</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ2_WIDTH                       1u</span></div>
<div class="line"><a name="l02401"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0d78957bf7128fd79981dc13a2a83c29"> 2401</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ2(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERQ_ERQ2_SHIFT))&amp;DMA_ERQ_ERQ2_MASK)</span></div>
<div class="line"><a name="l02402"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga661adec66eab3b8f80f58a698dd96d34"> 2402</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ3_MASK                        0x8u</span></div>
<div class="line"><a name="l02403"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadccb4f8d8991e9749b00991df83efafd"> 2403</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ3_SHIFT                       3u</span></div>
<div class="line"><a name="l02404"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga06f1e8afefc6112275bf5e5c46d0ef6b"> 2404</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ3_WIDTH                       1u</span></div>
<div class="line"><a name="l02405"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8ba6b06a0990416397d2a0095c40c6d4"> 2405</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ3(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERQ_ERQ3_SHIFT))&amp;DMA_ERQ_ERQ3_MASK)</span></div>
<div class="line"><a name="l02406"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3549bcb3fe0b2c916b5ea6353b89b386"> 2406</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ4_MASK                        0x10u</span></div>
<div class="line"><a name="l02407"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaeb5940584a239a8931e7b3ff4a2d0539"> 2407</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ4_SHIFT                       4u</span></div>
<div class="line"><a name="l02408"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1b73861ad015bd9730b2975fa4fd3d83"> 2408</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ4_WIDTH                       1u</span></div>
<div class="line"><a name="l02409"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga97ef88b13f140e6acdc39bef0a892469"> 2409</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ4(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERQ_ERQ4_SHIFT))&amp;DMA_ERQ_ERQ4_MASK)</span></div>
<div class="line"><a name="l02410"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga008e7d23e4eb7d513ba3ca1ae8754a92"> 2410</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ5_MASK                        0x20u</span></div>
<div class="line"><a name="l02411"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabe66338dbf32060ec8560ea9af6e839d"> 2411</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ5_SHIFT                       5u</span></div>
<div class="line"><a name="l02412"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6bc9f185ebcc52bf939273db9759ffd7"> 2412</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ5_WIDTH                       1u</span></div>
<div class="line"><a name="l02413"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga91ab232e04a48ac810b6b1f681dbd3b9"> 2413</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ5(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERQ_ERQ5_SHIFT))&amp;DMA_ERQ_ERQ5_MASK)</span></div>
<div class="line"><a name="l02414"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gafe13a7dbc660f535445894284b99f42a"> 2414</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ6_MASK                        0x40u</span></div>
<div class="line"><a name="l02415"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2f41562ffa72f603d756431ff0444108"> 2415</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ6_SHIFT                       6u</span></div>
<div class="line"><a name="l02416"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa402f42f7e953d55868d23b8512575a6"> 2416</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ6_WIDTH                       1u</span></div>
<div class="line"><a name="l02417"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4cf0b87d731a938fbe9872da7a0432c5"> 2417</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ6(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERQ_ERQ6_SHIFT))&amp;DMA_ERQ_ERQ6_MASK)</span></div>
<div class="line"><a name="l02418"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab5adc1a56c44c04a035dd9fa4ef7cc1a"> 2418</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ7_MASK                        0x80u</span></div>
<div class="line"><a name="l02419"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae5ca0339284ef742ef7f52d04284c25d"> 2419</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ7_SHIFT                       7u</span></div>
<div class="line"><a name="l02420"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1c82df3de0d1f829a870e48ca49416f6"> 2420</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ7_WIDTH                       1u</span></div>
<div class="line"><a name="l02421"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2b1e448260011a57d94ce40240443602"> 2421</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ7(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERQ_ERQ7_SHIFT))&amp;DMA_ERQ_ERQ7_MASK)</span></div>
<div class="line"><a name="l02422"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabe80002471e36dbd6e1a27090d624f6b"> 2422</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ8_MASK                        0x100u</span></div>
<div class="line"><a name="l02423"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga48a71e6a1093b78a98f717f3276cf92c"> 2423</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ8_SHIFT                       8u</span></div>
<div class="line"><a name="l02424"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaae495e36e2de864c32f604e48b17d1ef"> 2424</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ8_WIDTH                       1u</span></div>
<div class="line"><a name="l02425"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0e93b0250e66f0b77def6bc30f39a213"> 2425</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ8(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERQ_ERQ8_SHIFT))&amp;DMA_ERQ_ERQ8_MASK)</span></div>
<div class="line"><a name="l02426"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad0923ec11fdccd44e96f940f5c106ff7"> 2426</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ9_MASK                        0x200u</span></div>
<div class="line"><a name="l02427"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3d34d5c9d689bbb439ddcf01938823d1"> 2427</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ9_SHIFT                       9u</span></div>
<div class="line"><a name="l02428"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac054ad79a101ada612942c692a13f913"> 2428</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ9_WIDTH                       1u</span></div>
<div class="line"><a name="l02429"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8a137a4bac9b842443a98f669e339046"> 2429</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ9(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERQ_ERQ9_SHIFT))&amp;DMA_ERQ_ERQ9_MASK)</span></div>
<div class="line"><a name="l02430"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf424f1dea25ca2ed40884f2b9db178de"> 2430</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ10_MASK                       0x400u</span></div>
<div class="line"><a name="l02431"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga793d626130cfe448e0fcfa1379575bbc"> 2431</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ10_SHIFT                      10u</span></div>
<div class="line"><a name="l02432"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaab8bd88f2af5c782234f5689d317a73e"> 2432</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ10_WIDTH                      1u</span></div>
<div class="line"><a name="l02433"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga29ae93f3785e26dffc669e6a4b02b7a5"> 2433</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ10(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERQ_ERQ10_SHIFT))&amp;DMA_ERQ_ERQ10_MASK)</span></div>
<div class="line"><a name="l02434"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga436df8136dd63b3043e2835a3c5e476d"> 2434</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ11_MASK                       0x800u</span></div>
<div class="line"><a name="l02435"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga549fd70b40eaeff781adf782edbb3cc5"> 2435</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ11_SHIFT                      11u</span></div>
<div class="line"><a name="l02436"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae62ae7417e5d48d764b2b54bee505066"> 2436</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ11_WIDTH                      1u</span></div>
<div class="line"><a name="l02437"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5c8b157d524c1ecb23531e1c35edb2b4"> 2437</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ11(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERQ_ERQ11_SHIFT))&amp;DMA_ERQ_ERQ11_MASK)</span></div>
<div class="line"><a name="l02438"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga136b8f9bbb77d594b4596419c575fc21"> 2438</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ12_MASK                       0x1000u</span></div>
<div class="line"><a name="l02439"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1f2f4d160beb5c60a36f548f395e7287"> 2439</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ12_SHIFT                      12u</span></div>
<div class="line"><a name="l02440"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga06062d0d00476c37be24570b4487ef99"> 2440</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ12_WIDTH                      1u</span></div>
<div class="line"><a name="l02441"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabe35fd5f939ba0182f7ccbba398692df"> 2441</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ12(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERQ_ERQ12_SHIFT))&amp;DMA_ERQ_ERQ12_MASK)</span></div>
<div class="line"><a name="l02442"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6a3eafb337e2bbf64f8982e40949e61f"> 2442</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ13_MASK                       0x2000u</span></div>
<div class="line"><a name="l02443"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6f9c1d06b1178678800d9a14df8b79ba"> 2443</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ13_SHIFT                      13u</span></div>
<div class="line"><a name="l02444"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga09027c4d100660a14c38f1bfa18c75b9"> 2444</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ13_WIDTH                      1u</span></div>
<div class="line"><a name="l02445"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab8e2ad2b7c27f1a9fecd4645d8165a78"> 2445</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ13(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERQ_ERQ13_SHIFT))&amp;DMA_ERQ_ERQ13_MASK)</span></div>
<div class="line"><a name="l02446"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga41e772c4e32bb0c2546bd32b9207aece"> 2446</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ14_MASK                       0x4000u</span></div>
<div class="line"><a name="l02447"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa8b288df3c11c83516e460ec8f1c06b6"> 2447</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ14_SHIFT                      14u</span></div>
<div class="line"><a name="l02448"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga234dd5f8523fefa83e37117fc6c5f716"> 2448</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ14_WIDTH                      1u</span></div>
<div class="line"><a name="l02449"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3e60d0ef67148e8d6a9b2584e64cc3cb"> 2449</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ14(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERQ_ERQ14_SHIFT))&amp;DMA_ERQ_ERQ14_MASK)</span></div>
<div class="line"><a name="l02450"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6152f3575742083b05d6df10bd9d09e5"> 2450</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ15_MASK                       0x8000u</span></div>
<div class="line"><a name="l02451"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga49ce30d8d6925a45dfc85fdf08b71bfd"> 2451</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ15_SHIFT                      15u</span></div>
<div class="line"><a name="l02452"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga58c398a03b4657deabe23084734d6de8"> 2452</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ15_WIDTH                      1u</span></div>
<div class="line"><a name="l02453"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae9b2091d09c41abda5d01383c39f62d8"> 2453</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ15(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERQ_ERQ15_SHIFT))&amp;DMA_ERQ_ERQ15_MASK)</span></div>
<div class="line"><a name="l02454"></a><span class="lineno"> 2454</span>&#160;<span class="comment">/* EEI Bit Fields */</span></div>
<div class="line"><a name="l02455"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaacd526dbbb455151535c6e8d7e371477"> 2455</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI0_MASK                        0x1u</span></div>
<div class="line"><a name="l02456"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac4abb698bc75b24811557b2037d828c6"> 2456</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI0_SHIFT                       0u</span></div>
<div class="line"><a name="l02457"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaeeca0d206207fbfd49242e1360342d0b"> 2457</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI0_WIDTH                       1u</span></div>
<div class="line"><a name="l02458"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga225960b9b72978580c4514cb9a49b99e"> 2458</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI0(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EEI_EEI0_SHIFT))&amp;DMA_EEI_EEI0_MASK)</span></div>
<div class="line"><a name="l02459"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabb59616391e640e07162d0d33c0382d9"> 2459</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI1_MASK                        0x2u</span></div>
<div class="line"><a name="l02460"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9c162765569a8cc74e648841337f09e2"> 2460</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI1_SHIFT                       1u</span></div>
<div class="line"><a name="l02461"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac2faba18558c80f45ce5acd471e34918"> 2461</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI1_WIDTH                       1u</span></div>
<div class="line"><a name="l02462"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga15f77103df38751a98da522a466096ff"> 2462</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI1(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EEI_EEI1_SHIFT))&amp;DMA_EEI_EEI1_MASK)</span></div>
<div class="line"><a name="l02463"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga24c1e04e6f4916148ed252a53df2055f"> 2463</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI2_MASK                        0x4u</span></div>
<div class="line"><a name="l02464"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1455b4521842d7f51307bd79c2524b4e"> 2464</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI2_SHIFT                       2u</span></div>
<div class="line"><a name="l02465"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga979558db8cc31ae0ac1a5720880e0be5"> 2465</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI2_WIDTH                       1u</span></div>
<div class="line"><a name="l02466"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac81f32d98412b6586c24853736f29113"> 2466</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI2(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EEI_EEI2_SHIFT))&amp;DMA_EEI_EEI2_MASK)</span></div>
<div class="line"><a name="l02467"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac4a71957c4a8f61de07af20b2ec2026b"> 2467</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI3_MASK                        0x8u</span></div>
<div class="line"><a name="l02468"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf042de0f122739453b8685fd3ccdef61"> 2468</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI3_SHIFT                       3u</span></div>
<div class="line"><a name="l02469"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac5d7cd90529d0a89857f4e8f915d9981"> 2469</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI3_WIDTH                       1u</span></div>
<div class="line"><a name="l02470"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5ecf52c202df2dc5819ee1ddaa19c5b2"> 2470</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI3(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EEI_EEI3_SHIFT))&amp;DMA_EEI_EEI3_MASK)</span></div>
<div class="line"><a name="l02471"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga82cc585c2bd012b4339e34f3c5197b2d"> 2471</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI4_MASK                        0x10u</span></div>
<div class="line"><a name="l02472"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaab5ae9bdb1a215ec5c884b880e746542"> 2472</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI4_SHIFT                       4u</span></div>
<div class="line"><a name="l02473"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac1e804751a9fd4d00070128dfc80c3b6"> 2473</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI4_WIDTH                       1u</span></div>
<div class="line"><a name="l02474"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga06773cb95c708e69120a1f3e3f7d2d52"> 2474</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI4(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EEI_EEI4_SHIFT))&amp;DMA_EEI_EEI4_MASK)</span></div>
<div class="line"><a name="l02475"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa4b78d7eb6113d5715dd1b005370254b"> 2475</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI5_MASK                        0x20u</span></div>
<div class="line"><a name="l02476"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga05224f0d80cf83809302d90b1c87bbeb"> 2476</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI5_SHIFT                       5u</span></div>
<div class="line"><a name="l02477"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5dd64cca8ed51f23b90a41d4b4ff1ba0"> 2477</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI5_WIDTH                       1u</span></div>
<div class="line"><a name="l02478"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gafe71f3fa703be497c4e42f3fec98a824"> 2478</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI5(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EEI_EEI5_SHIFT))&amp;DMA_EEI_EEI5_MASK)</span></div>
<div class="line"><a name="l02479"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga44a7a6fb709ddfc16bc99a5c4d1d0a73"> 2479</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI6_MASK                        0x40u</span></div>
<div class="line"><a name="l02480"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga09392a3357d8a1111d4dabc722615ab5"> 2480</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI6_SHIFT                       6u</span></div>
<div class="line"><a name="l02481"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5e1cfb091ca59fa0fd0ebb82072d5d0c"> 2481</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI6_WIDTH                       1u</span></div>
<div class="line"><a name="l02482"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga146e9d20ed12ffc23fabc45ed3f146ea"> 2482</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI6(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EEI_EEI6_SHIFT))&amp;DMA_EEI_EEI6_MASK)</span></div>
<div class="line"><a name="l02483"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae1b6d952ae65d11c23013e1b94b69fa1"> 2483</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI7_MASK                        0x80u</span></div>
<div class="line"><a name="l02484"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac6505aae9a5c2abefb03fbfca69cf68b"> 2484</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI7_SHIFT                       7u</span></div>
<div class="line"><a name="l02485"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga51fc6683d5b6e1a3716ce1bdfa90d130"> 2485</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI7_WIDTH                       1u</span></div>
<div class="line"><a name="l02486"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gafae6a8d506ffdde4f307b21df59ea6b7"> 2486</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI7(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EEI_EEI7_SHIFT))&amp;DMA_EEI_EEI7_MASK)</span></div>
<div class="line"><a name="l02487"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2d338f7e6761f1d0d3847dbc6e83ac0b"> 2487</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI8_MASK                        0x100u</span></div>
<div class="line"><a name="l02488"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab1611067f20ab64994e2373e0c7099ce"> 2488</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI8_SHIFT                       8u</span></div>
<div class="line"><a name="l02489"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6a7b9be5dc324b2fe59568d3989c9d61"> 2489</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI8_WIDTH                       1u</span></div>
<div class="line"><a name="l02490"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga367fc057120250a89e9b5ab0eb8bf33a"> 2490</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI8(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EEI_EEI8_SHIFT))&amp;DMA_EEI_EEI8_MASK)</span></div>
<div class="line"><a name="l02491"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3789c428724cae433322eb15fe30ffe0"> 2491</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI9_MASK                        0x200u</span></div>
<div class="line"><a name="l02492"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaec3bcfcdfc500657a0d160409ec97c3b"> 2492</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI9_SHIFT                       9u</span></div>
<div class="line"><a name="l02493"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9efca9497b1183efab23cbf3fcc4aef7"> 2493</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI9_WIDTH                       1u</span></div>
<div class="line"><a name="l02494"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab4dfac8b19e3295e1aeb91896ca58dbe"> 2494</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI9(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EEI_EEI9_SHIFT))&amp;DMA_EEI_EEI9_MASK)</span></div>
<div class="line"><a name="l02495"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1c481b0acfde2edc2b0b72b8e8639cfb"> 2495</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI10_MASK                       0x400u</span></div>
<div class="line"><a name="l02496"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga63dc550e1314188b965fd93adea213b8"> 2496</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI10_SHIFT                      10u</span></div>
<div class="line"><a name="l02497"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa30354e6fe803da10065e6450074a351"> 2497</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI10_WIDTH                      1u</span></div>
<div class="line"><a name="l02498"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga04c2d5c30c5c422df57b951afddfd5ea"> 2498</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI10(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EEI_EEI10_SHIFT))&amp;DMA_EEI_EEI10_MASK)</span></div>
<div class="line"><a name="l02499"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9ab0a09ff735e2d48055b786b303603c"> 2499</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI11_MASK                       0x800u</span></div>
<div class="line"><a name="l02500"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga70a9244df3a4fa300ec572855a18e169"> 2500</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI11_SHIFT                      11u</span></div>
<div class="line"><a name="l02501"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadeb448882d68893c81ae863be9a7222a"> 2501</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI11_WIDTH                      1u</span></div>
<div class="line"><a name="l02502"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9fb05e44887f6fc70e2f4b991d097809"> 2502</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI11(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EEI_EEI11_SHIFT))&amp;DMA_EEI_EEI11_MASK)</span></div>
<div class="line"><a name="l02503"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gacb0ae3eb5d1082c1558e872a8f5ab909"> 2503</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI12_MASK                       0x1000u</span></div>
<div class="line"><a name="l02504"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3aa4edb749dea3add10f943d4988d175"> 2504</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI12_SHIFT                      12u</span></div>
<div class="line"><a name="l02505"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad5d6ae8cae85ae2aacbb393ce1ef9a90"> 2505</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI12_WIDTH                      1u</span></div>
<div class="line"><a name="l02506"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaed405bcdf008312a9c2bc6ac25c02fd2"> 2506</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI12(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EEI_EEI12_SHIFT))&amp;DMA_EEI_EEI12_MASK)</span></div>
<div class="line"><a name="l02507"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3c028af693caa3462e0ddb0a39c878e1"> 2507</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI13_MASK                       0x2000u</span></div>
<div class="line"><a name="l02508"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga916879e99c79c962f3b7d63794b2da15"> 2508</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI13_SHIFT                      13u</span></div>
<div class="line"><a name="l02509"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf94b7ea4bca5683b80b48ff2646d8df1"> 2509</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI13_WIDTH                      1u</span></div>
<div class="line"><a name="l02510"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab41787abef7695d57992670039b599b4"> 2510</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI13(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EEI_EEI13_SHIFT))&amp;DMA_EEI_EEI13_MASK)</span></div>
<div class="line"><a name="l02511"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga17910b22c3157c4563e8542cb7b6474b"> 2511</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI14_MASK                       0x4000u</span></div>
<div class="line"><a name="l02512"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gafd0dee555d66de9f6d01b314dac35d36"> 2512</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI14_SHIFT                      14u</span></div>
<div class="line"><a name="l02513"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa5ee6acda92a54b9069bcba3988f6970"> 2513</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI14_WIDTH                      1u</span></div>
<div class="line"><a name="l02514"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae30106020ea06d07695c58e947fd1a8f"> 2514</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI14(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EEI_EEI14_SHIFT))&amp;DMA_EEI_EEI14_MASK)</span></div>
<div class="line"><a name="l02515"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga20dcfe45845f35970fa27f06f10c52a3"> 2515</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI15_MASK                       0x8000u</span></div>
<div class="line"><a name="l02516"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga442bb0da667094767c2f8acc8fc5f4e7"> 2516</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI15_SHIFT                      15u</span></div>
<div class="line"><a name="l02517"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae5dccb9bd762946bc5956c6ff66c11bf"> 2517</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI15_WIDTH                      1u</span></div>
<div class="line"><a name="l02518"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadc79380b1d77f658583b7224f5c95851"> 2518</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI15(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EEI_EEI15_SHIFT))&amp;DMA_EEI_EEI15_MASK)</span></div>
<div class="line"><a name="l02519"></a><span class="lineno"> 2519</span>&#160;<span class="comment">/* CEEI Bit Fields */</span></div>
<div class="line"><a name="l02520"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaac1e3fb6ff551f58fe6c43c5b10a6186"> 2520</a></span>&#160;<span class="preprocessor">#define DMA_CEEI_CEEI_MASK                       0xFu</span></div>
<div class="line"><a name="l02521"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga66ffe3efeb446f55654d3ac90abf1cb6"> 2521</a></span>&#160;<span class="preprocessor">#define DMA_CEEI_CEEI_SHIFT                      0u</span></div>
<div class="line"><a name="l02522"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab7addf39fbed0677bd0145e1f38bbf59"> 2522</a></span>&#160;<span class="preprocessor">#define DMA_CEEI_CEEI_WIDTH                      4u</span></div>
<div class="line"><a name="l02523"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf1db6175a973e40e11a4ac87ee231096"> 2523</a></span>&#160;<span class="preprocessor">#define DMA_CEEI_CEEI(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CEEI_CEEI_SHIFT))&amp;DMA_CEEI_CEEI_MASK)</span></div>
<div class="line"><a name="l02524"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga386c3018389f0adce8b163c90bc171b7"> 2524</a></span>&#160;<span class="preprocessor">#define DMA_CEEI_CAEE_MASK                       0x40u</span></div>
<div class="line"><a name="l02525"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga389695175eaab975f78ed66669e467df"> 2525</a></span>&#160;<span class="preprocessor">#define DMA_CEEI_CAEE_SHIFT                      6u</span></div>
<div class="line"><a name="l02526"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga472412522c6c9044408a8acbe45cba5d"> 2526</a></span>&#160;<span class="preprocessor">#define DMA_CEEI_CAEE_WIDTH                      1u</span></div>
<div class="line"><a name="l02527"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab4d8578d0b4f25e873beb3311698ec19"> 2527</a></span>&#160;<span class="preprocessor">#define DMA_CEEI_CAEE(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CEEI_CAEE_SHIFT))&amp;DMA_CEEI_CAEE_MASK)</span></div>
<div class="line"><a name="l02528"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5b85e28933ce4120f8a8542972b92115"> 2528</a></span>&#160;<span class="preprocessor">#define DMA_CEEI_NOP_MASK                        0x80u</span></div>
<div class="line"><a name="l02529"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa6681149d6d175500734c3ae71842eba"> 2529</a></span>&#160;<span class="preprocessor">#define DMA_CEEI_NOP_SHIFT                       7u</span></div>
<div class="line"><a name="l02530"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5ccb9e30e1ab7e19eab3686229f07f19"> 2530</a></span>&#160;<span class="preprocessor">#define DMA_CEEI_NOP_WIDTH                       1u</span></div>
<div class="line"><a name="l02531"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2a97cec137f51555ce182a676d0282f7"> 2531</a></span>&#160;<span class="preprocessor">#define DMA_CEEI_NOP(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CEEI_NOP_SHIFT))&amp;DMA_CEEI_NOP_MASK)</span></div>
<div class="line"><a name="l02532"></a><span class="lineno"> 2532</span>&#160;<span class="comment">/* SEEI Bit Fields */</span></div>
<div class="line"><a name="l02533"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga67059eac1eff574cd4934a35a0476015"> 2533</a></span>&#160;<span class="preprocessor">#define DMA_SEEI_SEEI_MASK                       0xFu</span></div>
<div class="line"><a name="l02534"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8d58d06faafb79d99b17b5694f3d18e5"> 2534</a></span>&#160;<span class="preprocessor">#define DMA_SEEI_SEEI_SHIFT                      0u</span></div>
<div class="line"><a name="l02535"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7be9920509625e41119ff771db0c133b"> 2535</a></span>&#160;<span class="preprocessor">#define DMA_SEEI_SEEI_WIDTH                      4u</span></div>
<div class="line"><a name="l02536"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5e1057a8a3c0471a410d748cd532cce3"> 2536</a></span>&#160;<span class="preprocessor">#define DMA_SEEI_SEEI(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_SEEI_SEEI_SHIFT))&amp;DMA_SEEI_SEEI_MASK)</span></div>
<div class="line"><a name="l02537"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2d0a03f5b7e54876cc8a0af2251b1809"> 2537</a></span>&#160;<span class="preprocessor">#define DMA_SEEI_SAEE_MASK                       0x40u</span></div>
<div class="line"><a name="l02538"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga313d9b0f41aebf4cc2f6a5f1f730665b"> 2538</a></span>&#160;<span class="preprocessor">#define DMA_SEEI_SAEE_SHIFT                      6u</span></div>
<div class="line"><a name="l02539"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga94ce9933da022efca9d60dc2a9e924b7"> 2539</a></span>&#160;<span class="preprocessor">#define DMA_SEEI_SAEE_WIDTH                      1u</span></div>
<div class="line"><a name="l02540"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaac543ddd4b89f5d1bcdf3e01580fc89a"> 2540</a></span>&#160;<span class="preprocessor">#define DMA_SEEI_SAEE(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_SEEI_SAEE_SHIFT))&amp;DMA_SEEI_SAEE_MASK)</span></div>
<div class="line"><a name="l02541"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4561a1738dbf8013bd619fad65b0e216"> 2541</a></span>&#160;<span class="preprocessor">#define DMA_SEEI_NOP_MASK                        0x80u</span></div>
<div class="line"><a name="l02542"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga190051f9e53699e081f1b6f96f6890c8"> 2542</a></span>&#160;<span class="preprocessor">#define DMA_SEEI_NOP_SHIFT                       7u</span></div>
<div class="line"><a name="l02543"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3865080a2b2ff71642b02b31faa0de68"> 2543</a></span>&#160;<span class="preprocessor">#define DMA_SEEI_NOP_WIDTH                       1u</span></div>
<div class="line"><a name="l02544"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga301325edcc8ae50aa17ff5914e9bca46"> 2544</a></span>&#160;<span class="preprocessor">#define DMA_SEEI_NOP(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_SEEI_NOP_SHIFT))&amp;DMA_SEEI_NOP_MASK)</span></div>
<div class="line"><a name="l02545"></a><span class="lineno"> 2545</span>&#160;<span class="comment">/* CERQ Bit Fields */</span></div>
<div class="line"><a name="l02546"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6c4e980f82778e0191670788d29dcb9e"> 2546</a></span>&#160;<span class="preprocessor">#define DMA_CERQ_CERQ_MASK                       0xFu</span></div>
<div class="line"><a name="l02547"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaca402b011bea1924acca0e1e708c6db6"> 2547</a></span>&#160;<span class="preprocessor">#define DMA_CERQ_CERQ_SHIFT                      0u</span></div>
<div class="line"><a name="l02548"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gafb76f0d509d38c01026972b5c6fb598c"> 2548</a></span>&#160;<span class="preprocessor">#define DMA_CERQ_CERQ_WIDTH                      4u</span></div>
<div class="line"><a name="l02549"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga06bccf8bb52efa7918d7ba7648d30aa0"> 2549</a></span>&#160;<span class="preprocessor">#define DMA_CERQ_CERQ(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CERQ_CERQ_SHIFT))&amp;DMA_CERQ_CERQ_MASK)</span></div>
<div class="line"><a name="l02550"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga17f24999dd91f4ddc8f10ec2927da85b"> 2550</a></span>&#160;<span class="preprocessor">#define DMA_CERQ_CAER_MASK                       0x40u</span></div>
<div class="line"><a name="l02551"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8a6482d87d17b4fec19e2fd984323f54"> 2551</a></span>&#160;<span class="preprocessor">#define DMA_CERQ_CAER_SHIFT                      6u</span></div>
<div class="line"><a name="l02552"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6b5ec6d5e51fe5a75ed30d58c517d1c5"> 2552</a></span>&#160;<span class="preprocessor">#define DMA_CERQ_CAER_WIDTH                      1u</span></div>
<div class="line"><a name="l02553"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gada20fa2dafc6c7a33ce0fc216390d2ce"> 2553</a></span>&#160;<span class="preprocessor">#define DMA_CERQ_CAER(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CERQ_CAER_SHIFT))&amp;DMA_CERQ_CAER_MASK)</span></div>
<div class="line"><a name="l02554"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae8c0c81a0c9cfc2e2bd4aaa42ee5b204"> 2554</a></span>&#160;<span class="preprocessor">#define DMA_CERQ_NOP_MASK                        0x80u</span></div>
<div class="line"><a name="l02555"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga68bc3b3f8e1fe22186c0e92e73a93c64"> 2555</a></span>&#160;<span class="preprocessor">#define DMA_CERQ_NOP_SHIFT                       7u</span></div>
<div class="line"><a name="l02556"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1cee89cfcd3f56685abcfee7f822b93f"> 2556</a></span>&#160;<span class="preprocessor">#define DMA_CERQ_NOP_WIDTH                       1u</span></div>
<div class="line"><a name="l02557"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4c17adac0a84734a877eef48f53c204f"> 2557</a></span>&#160;<span class="preprocessor">#define DMA_CERQ_NOP(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CERQ_NOP_SHIFT))&amp;DMA_CERQ_NOP_MASK)</span></div>
<div class="line"><a name="l02558"></a><span class="lineno"> 2558</span>&#160;<span class="comment">/* SERQ Bit Fields */</span></div>
<div class="line"><a name="l02559"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga42b17276b88c86b34cabdbf64e4686c2"> 2559</a></span>&#160;<span class="preprocessor">#define DMA_SERQ_SERQ_MASK                       0xFu</span></div>
<div class="line"><a name="l02560"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga41f7ac5f6e15267810208ea0146bdcad"> 2560</a></span>&#160;<span class="preprocessor">#define DMA_SERQ_SERQ_SHIFT                      0u</span></div>
<div class="line"><a name="l02561"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa4703b55f89b5c69acb83ce9f87b26a3"> 2561</a></span>&#160;<span class="preprocessor">#define DMA_SERQ_SERQ_WIDTH                      4u</span></div>
<div class="line"><a name="l02562"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0b5a7acb359bcc57dd725102edfd21f9"> 2562</a></span>&#160;<span class="preprocessor">#define DMA_SERQ_SERQ(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_SERQ_SERQ_SHIFT))&amp;DMA_SERQ_SERQ_MASK)</span></div>
<div class="line"><a name="l02563"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad102371be9a2c3a971988f98297f85eb"> 2563</a></span>&#160;<span class="preprocessor">#define DMA_SERQ_SAER_MASK                       0x40u</span></div>
<div class="line"><a name="l02564"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga47c6cd05ecac5d87cdd944a6a3630571"> 2564</a></span>&#160;<span class="preprocessor">#define DMA_SERQ_SAER_SHIFT                      6u</span></div>
<div class="line"><a name="l02565"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac7e62780b5f812f7b1eb0df05765a0ac"> 2565</a></span>&#160;<span class="preprocessor">#define DMA_SERQ_SAER_WIDTH                      1u</span></div>
<div class="line"><a name="l02566"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0a739afb83bbff124fdc17bfc9764372"> 2566</a></span>&#160;<span class="preprocessor">#define DMA_SERQ_SAER(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_SERQ_SAER_SHIFT))&amp;DMA_SERQ_SAER_MASK)</span></div>
<div class="line"><a name="l02567"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga149895dd87ae0297478305fb26cc426e"> 2567</a></span>&#160;<span class="preprocessor">#define DMA_SERQ_NOP_MASK                        0x80u</span></div>
<div class="line"><a name="l02568"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2aef1400cca514fe504a0f23b53bea33"> 2568</a></span>&#160;<span class="preprocessor">#define DMA_SERQ_NOP_SHIFT                       7u</span></div>
<div class="line"><a name="l02569"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4460e246c794f847dbcd63f90e5d6a60"> 2569</a></span>&#160;<span class="preprocessor">#define DMA_SERQ_NOP_WIDTH                       1u</span></div>
<div class="line"><a name="l02570"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5c20d8c3b9be8c549305fa13c96bd79b"> 2570</a></span>&#160;<span class="preprocessor">#define DMA_SERQ_NOP(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_SERQ_NOP_SHIFT))&amp;DMA_SERQ_NOP_MASK)</span></div>
<div class="line"><a name="l02571"></a><span class="lineno"> 2571</span>&#160;<span class="comment">/* CDNE Bit Fields */</span></div>
<div class="line"><a name="l02572"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga42965bab0b0f5b27c28045c06f43d43d"> 2572</a></span>&#160;<span class="preprocessor">#define DMA_CDNE_CDNE_MASK                       0xFu</span></div>
<div class="line"><a name="l02573"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4993325bdeae286074e4e8eace0e19ef"> 2573</a></span>&#160;<span class="preprocessor">#define DMA_CDNE_CDNE_SHIFT                      0u</span></div>
<div class="line"><a name="l02574"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gacde01cd659928c2e4e37b00a5038fa86"> 2574</a></span>&#160;<span class="preprocessor">#define DMA_CDNE_CDNE_WIDTH                      4u</span></div>
<div class="line"><a name="l02575"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaad52359ad6d26f38404b2fffde7f9305"> 2575</a></span>&#160;<span class="preprocessor">#define DMA_CDNE_CDNE(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CDNE_CDNE_SHIFT))&amp;DMA_CDNE_CDNE_MASK)</span></div>
<div class="line"><a name="l02576"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae1c134ccb3874e42a53d9294e1b1366c"> 2576</a></span>&#160;<span class="preprocessor">#define DMA_CDNE_CADN_MASK                       0x40u</span></div>
<div class="line"><a name="l02577"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga45fa14dce342a18cb1ea15705a772671"> 2577</a></span>&#160;<span class="preprocessor">#define DMA_CDNE_CADN_SHIFT                      6u</span></div>
<div class="line"><a name="l02578"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga30432655841c9a8ac35a1f3b1d40e852"> 2578</a></span>&#160;<span class="preprocessor">#define DMA_CDNE_CADN_WIDTH                      1u</span></div>
<div class="line"><a name="l02579"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabea38dcdc6bd2b4a2e3492fe8b2eb27d"> 2579</a></span>&#160;<span class="preprocessor">#define DMA_CDNE_CADN(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CDNE_CADN_SHIFT))&amp;DMA_CDNE_CADN_MASK)</span></div>
<div class="line"><a name="l02580"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8f22bcbf69b1598d53d60b7667079655"> 2580</a></span>&#160;<span class="preprocessor">#define DMA_CDNE_NOP_MASK                        0x80u</span></div>
<div class="line"><a name="l02581"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa6e57536846087bab95bfb2f8895f626"> 2581</a></span>&#160;<span class="preprocessor">#define DMA_CDNE_NOP_SHIFT                       7u</span></div>
<div class="line"><a name="l02582"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4a2c5e7e5a9c5ec78699fe912ec7a0da"> 2582</a></span>&#160;<span class="preprocessor">#define DMA_CDNE_NOP_WIDTH                       1u</span></div>
<div class="line"><a name="l02583"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9fc5b1a5dd45d819e3b8dc51c6e33db9"> 2583</a></span>&#160;<span class="preprocessor">#define DMA_CDNE_NOP(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CDNE_NOP_SHIFT))&amp;DMA_CDNE_NOP_MASK)</span></div>
<div class="line"><a name="l02584"></a><span class="lineno"> 2584</span>&#160;<span class="comment">/* SSRT Bit Fields */</span></div>
<div class="line"><a name="l02585"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad3b3959cb4d1e1db5bbb4cc6291a0390"> 2585</a></span>&#160;<span class="preprocessor">#define DMA_SSRT_SSRT_MASK                       0xFu</span></div>
<div class="line"><a name="l02586"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gacdadd55124a59d83a6b26976e85fb0ff"> 2586</a></span>&#160;<span class="preprocessor">#define DMA_SSRT_SSRT_SHIFT                      0u</span></div>
<div class="line"><a name="l02587"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7adcc11641fd7c69bf08475c9db63130"> 2587</a></span>&#160;<span class="preprocessor">#define DMA_SSRT_SSRT_WIDTH                      4u</span></div>
<div class="line"><a name="l02588"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga381ae16ec1d637479a855f345d3e160f"> 2588</a></span>&#160;<span class="preprocessor">#define DMA_SSRT_SSRT(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_SSRT_SSRT_SHIFT))&amp;DMA_SSRT_SSRT_MASK)</span></div>
<div class="line"><a name="l02589"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadcecaad6474bd238180952527a63130b"> 2589</a></span>&#160;<span class="preprocessor">#define DMA_SSRT_SAST_MASK                       0x40u</span></div>
<div class="line"><a name="l02590"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac7f4ffa288a04ba1361b240caf7188d7"> 2590</a></span>&#160;<span class="preprocessor">#define DMA_SSRT_SAST_SHIFT                      6u</span></div>
<div class="line"><a name="l02591"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6d146a312deb47d867419e052deed373"> 2591</a></span>&#160;<span class="preprocessor">#define DMA_SSRT_SAST_WIDTH                      1u</span></div>
<div class="line"><a name="l02592"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gafbd701ff1cc8f6b92855ab4b4bdf3358"> 2592</a></span>&#160;<span class="preprocessor">#define DMA_SSRT_SAST(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_SSRT_SAST_SHIFT))&amp;DMA_SSRT_SAST_MASK)</span></div>
<div class="line"><a name="l02593"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad515a6cb794fc947138fac918dedd068"> 2593</a></span>&#160;<span class="preprocessor">#define DMA_SSRT_NOP_MASK                        0x80u</span></div>
<div class="line"><a name="l02594"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0c698d2dc363fc0487cccc5dfbd4fed5"> 2594</a></span>&#160;<span class="preprocessor">#define DMA_SSRT_NOP_SHIFT                       7u</span></div>
<div class="line"><a name="l02595"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga19e1c467ba33bec69a2d26fa62ee199d"> 2595</a></span>&#160;<span class="preprocessor">#define DMA_SSRT_NOP_WIDTH                       1u</span></div>
<div class="line"><a name="l02596"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab8d402c58eceb0d66d7cc42a63655756"> 2596</a></span>&#160;<span class="preprocessor">#define DMA_SSRT_NOP(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_SSRT_NOP_SHIFT))&amp;DMA_SSRT_NOP_MASK)</span></div>
<div class="line"><a name="l02597"></a><span class="lineno"> 2597</span>&#160;<span class="comment">/* CERR Bit Fields */</span></div>
<div class="line"><a name="l02598"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga291fce290f4fce77f31d4f210781a5cc"> 2598</a></span>&#160;<span class="preprocessor">#define DMA_CERR_CERR_MASK                       0xFu</span></div>
<div class="line"><a name="l02599"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3aed793831e2681ef8989bbe67ffaa17"> 2599</a></span>&#160;<span class="preprocessor">#define DMA_CERR_CERR_SHIFT                      0u</span></div>
<div class="line"><a name="l02600"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5fc53263940bded9f25ee4dd8e474507"> 2600</a></span>&#160;<span class="preprocessor">#define DMA_CERR_CERR_WIDTH                      4u</span></div>
<div class="line"><a name="l02601"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8b912d2bceaf84a23183c7e93a862b1f"> 2601</a></span>&#160;<span class="preprocessor">#define DMA_CERR_CERR(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CERR_CERR_SHIFT))&amp;DMA_CERR_CERR_MASK)</span></div>
<div class="line"><a name="l02602"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7998031f3e0e7906d352da54eb92a1a8"> 2602</a></span>&#160;<span class="preprocessor">#define DMA_CERR_CAEI_MASK                       0x40u</span></div>
<div class="line"><a name="l02603"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga04db9fa5c262642ad17f27d1cad24fba"> 2603</a></span>&#160;<span class="preprocessor">#define DMA_CERR_CAEI_SHIFT                      6u</span></div>
<div class="line"><a name="l02604"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabc363d1e59e624cb7d5dc8ba2b6f654a"> 2604</a></span>&#160;<span class="preprocessor">#define DMA_CERR_CAEI_WIDTH                      1u</span></div>
<div class="line"><a name="l02605"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadac363dc55d992510952d63726cfa7d3"> 2605</a></span>&#160;<span class="preprocessor">#define DMA_CERR_CAEI(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CERR_CAEI_SHIFT))&amp;DMA_CERR_CAEI_MASK)</span></div>
<div class="line"><a name="l02606"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac284972d1fac094dd241e268d7a0ee17"> 2606</a></span>&#160;<span class="preprocessor">#define DMA_CERR_NOP_MASK                        0x80u</span></div>
<div class="line"><a name="l02607"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga06ff2ec2da47380a89fcd01777bbe400"> 2607</a></span>&#160;<span class="preprocessor">#define DMA_CERR_NOP_SHIFT                       7u</span></div>
<div class="line"><a name="l02608"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga586d1494b16306c95c0a732de9d2e8ce"> 2608</a></span>&#160;<span class="preprocessor">#define DMA_CERR_NOP_WIDTH                       1u</span></div>
<div class="line"><a name="l02609"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga62536035145049195663fe6208d9a4a5"> 2609</a></span>&#160;<span class="preprocessor">#define DMA_CERR_NOP(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CERR_NOP_SHIFT))&amp;DMA_CERR_NOP_MASK)</span></div>
<div class="line"><a name="l02610"></a><span class="lineno"> 2610</span>&#160;<span class="comment">/* CINT Bit Fields */</span></div>
<div class="line"><a name="l02611"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1edbbba2f0260e0467e0a43e04eaaa1d"> 2611</a></span>&#160;<span class="preprocessor">#define DMA_CINT_CINT_MASK                       0xFu</span></div>
<div class="line"><a name="l02612"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5fd76123ada3ca8b762c83b344994a78"> 2612</a></span>&#160;<span class="preprocessor">#define DMA_CINT_CINT_SHIFT                      0u</span></div>
<div class="line"><a name="l02613"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga590fd2f9f21c99d90024e1dd1ceb9074"> 2613</a></span>&#160;<span class="preprocessor">#define DMA_CINT_CINT_WIDTH                      4u</span></div>
<div class="line"><a name="l02614"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2aba228e6eca0c2db8b375c15b38cdcb"> 2614</a></span>&#160;<span class="preprocessor">#define DMA_CINT_CINT(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CINT_CINT_SHIFT))&amp;DMA_CINT_CINT_MASK)</span></div>
<div class="line"><a name="l02615"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad5b3c0206e0a7af209d0e9e5e68d2526"> 2615</a></span>&#160;<span class="preprocessor">#define DMA_CINT_CAIR_MASK                       0x40u</span></div>
<div class="line"><a name="l02616"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf7dd4a94c052317c29e7bd1bcb82532d"> 2616</a></span>&#160;<span class="preprocessor">#define DMA_CINT_CAIR_SHIFT                      6u</span></div>
<div class="line"><a name="l02617"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2992214f099b1167cb6c1943e16dafb9"> 2617</a></span>&#160;<span class="preprocessor">#define DMA_CINT_CAIR_WIDTH                      1u</span></div>
<div class="line"><a name="l02618"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga48036f8fba089c6b2d46fdd83c792ba5"> 2618</a></span>&#160;<span class="preprocessor">#define DMA_CINT_CAIR(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CINT_CAIR_SHIFT))&amp;DMA_CINT_CAIR_MASK)</span></div>
<div class="line"><a name="l02619"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga46266d0d4343c952af65db101c5c9a61"> 2619</a></span>&#160;<span class="preprocessor">#define DMA_CINT_NOP_MASK                        0x80u</span></div>
<div class="line"><a name="l02620"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga96d721360be562b2a0cf04acf72ebcf9"> 2620</a></span>&#160;<span class="preprocessor">#define DMA_CINT_NOP_SHIFT                       7u</span></div>
<div class="line"><a name="l02621"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0c990f1c58346c62cb5bf646f903f7bb"> 2621</a></span>&#160;<span class="preprocessor">#define DMA_CINT_NOP_WIDTH                       1u</span></div>
<div class="line"><a name="l02622"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga77294056288dccb5a54e7fb1a3ac984d"> 2622</a></span>&#160;<span class="preprocessor">#define DMA_CINT_NOP(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CINT_NOP_SHIFT))&amp;DMA_CINT_NOP_MASK)</span></div>
<div class="line"><a name="l02623"></a><span class="lineno"> 2623</span>&#160;<span class="comment">/* INT Bit Fields */</span></div>
<div class="line"><a name="l02624"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae312b72bdf9e9e1921e2ecca14baf3a3"> 2624</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT0_MASK                        0x1u</span></div>
<div class="line"><a name="l02625"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9a077d1184fbdd123ab2044dd012b179"> 2625</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT0_SHIFT                       0u</span></div>
<div class="line"><a name="l02626"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga280ce99bc3f5c971967fa5c1d4f691a4"> 2626</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT0_WIDTH                       1u</span></div>
<div class="line"><a name="l02627"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga79539e1f8334632c65c0ed141bd09f8a"> 2627</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT0(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_INT_INT0_SHIFT))&amp;DMA_INT_INT0_MASK)</span></div>
<div class="line"><a name="l02628"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3f1f39a6b66719e6534899bff632438b"> 2628</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT1_MASK                        0x2u</span></div>
<div class="line"><a name="l02629"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga74ab9b94250b76e40285f610153c55b9"> 2629</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT1_SHIFT                       1u</span></div>
<div class="line"><a name="l02630"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga952e9832be63449ece7c8f65bfcfe950"> 2630</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT1_WIDTH                       1u</span></div>
<div class="line"><a name="l02631"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6d7944ca2dca6b4fec8050998509e1f7"> 2631</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT1(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_INT_INT1_SHIFT))&amp;DMA_INT_INT1_MASK)</span></div>
<div class="line"><a name="l02632"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaebc5eed7d9da43d58a7107731c4766dc"> 2632</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT2_MASK                        0x4u</span></div>
<div class="line"><a name="l02633"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad06728afa85b6e94aa8756fb96f40e11"> 2633</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT2_SHIFT                       2u</span></div>
<div class="line"><a name="l02634"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab899edf2b71b9982eb410aa0ccaeae08"> 2634</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT2_WIDTH                       1u</span></div>
<div class="line"><a name="l02635"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga69f9822dcc6f437c7f2c6f70a4ed41df"> 2635</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT2(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_INT_INT2_SHIFT))&amp;DMA_INT_INT2_MASK)</span></div>
<div class="line"><a name="l02636"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabe809f1f2975a4851af4c671e6f2a3a5"> 2636</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT3_MASK                        0x8u</span></div>
<div class="line"><a name="l02637"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaba8676e549d454d85e9ea4ed84a7d143"> 2637</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT3_SHIFT                       3u</span></div>
<div class="line"><a name="l02638"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa8265904a2004282112a075e4d3b63db"> 2638</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT3_WIDTH                       1u</span></div>
<div class="line"><a name="l02639"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf17b431d0bf04546f1818f723bded5bd"> 2639</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT3(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_INT_INT3_SHIFT))&amp;DMA_INT_INT3_MASK)</span></div>
<div class="line"><a name="l02640"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaabae890b96a56c9aeae3cfc52370802e"> 2640</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT4_MASK                        0x10u</span></div>
<div class="line"><a name="l02641"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad9a9fad542ba546abdd79542b30a5cb7"> 2641</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT4_SHIFT                       4u</span></div>
<div class="line"><a name="l02642"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1313a54078b9e94af0eac003f1fa0c04"> 2642</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT4_WIDTH                       1u</span></div>
<div class="line"><a name="l02643"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gafd60a1e4ad7d6371e0701194488ae74e"> 2643</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT4(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_INT_INT4_SHIFT))&amp;DMA_INT_INT4_MASK)</span></div>
<div class="line"><a name="l02644"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa64e6e390afc73afa32ca2326ecdd5a6"> 2644</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT5_MASK                        0x20u</span></div>
<div class="line"><a name="l02645"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf609a91cc07c3b09ed95cada69dbc6a6"> 2645</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT5_SHIFT                       5u</span></div>
<div class="line"><a name="l02646"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4c94420927d1c9c57ec91ca459ba18fb"> 2646</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT5_WIDTH                       1u</span></div>
<div class="line"><a name="l02647"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2c02235c41780f97c7d40895dbccfcde"> 2647</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT5(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_INT_INT5_SHIFT))&amp;DMA_INT_INT5_MASK)</span></div>
<div class="line"><a name="l02648"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9c7aa72a4fdb36fb1cd021681fd614dc"> 2648</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT6_MASK                        0x40u</span></div>
<div class="line"><a name="l02649"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga36389bc0fbd8e2a1cd4f9d0206fb4864"> 2649</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT6_SHIFT                       6u</span></div>
<div class="line"><a name="l02650"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8c373bf40fbe036de65ef500a4b18dc8"> 2650</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT6_WIDTH                       1u</span></div>
<div class="line"><a name="l02651"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0c1e1bfcb110c0a439567f3c43be020f"> 2651</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT6(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_INT_INT6_SHIFT))&amp;DMA_INT_INT6_MASK)</span></div>
<div class="line"><a name="l02652"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab383fceb5ca03f3c063a4fad4d45f1bf"> 2652</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT7_MASK                        0x80u</span></div>
<div class="line"><a name="l02653"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae1ddeb567f85007b787437b710a37037"> 2653</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT7_SHIFT                       7u</span></div>
<div class="line"><a name="l02654"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7177f14f21579e15f808e02e9798b666"> 2654</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT7_WIDTH                       1u</span></div>
<div class="line"><a name="l02655"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0097c2ca7d13b9776eef3bbec0852470"> 2655</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT7(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_INT_INT7_SHIFT))&amp;DMA_INT_INT7_MASK)</span></div>
<div class="line"><a name="l02656"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5a45f6f8e317c84b71b2b84e08e75590"> 2656</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT8_MASK                        0x100u</span></div>
<div class="line"><a name="l02657"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga86e6832eae10d9f3466e5ebeb58faaaa"> 2657</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT8_SHIFT                       8u</span></div>
<div class="line"><a name="l02658"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadc52ee342d9ac102a09713b9e90b0f43"> 2658</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT8_WIDTH                       1u</span></div>
<div class="line"><a name="l02659"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaef932d6db06715386ec85ae67206e907"> 2659</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT8(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_INT_INT8_SHIFT))&amp;DMA_INT_INT8_MASK)</span></div>
<div class="line"><a name="l02660"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga04419b2d9cec9aa7487a9454d9fe828a"> 2660</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT9_MASK                        0x200u</span></div>
<div class="line"><a name="l02661"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa00bba5d7e4d97f01920216f87d2a788"> 2661</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT9_SHIFT                       9u</span></div>
<div class="line"><a name="l02662"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7d6c8555d025a60b0f9e698e98de2d45"> 2662</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT9_WIDTH                       1u</span></div>
<div class="line"><a name="l02663"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga38172fd78ac4f0262304e9d0803c7bd4"> 2663</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT9(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_INT_INT9_SHIFT))&amp;DMA_INT_INT9_MASK)</span></div>
<div class="line"><a name="l02664"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabce1884c422b6ac489666e9cf6ae23ed"> 2664</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT10_MASK                       0x400u</span></div>
<div class="line"><a name="l02665"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga434a37191c71ceb216fb9a641dbbba15"> 2665</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT10_SHIFT                      10u</span></div>
<div class="line"><a name="l02666"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2fd523c689923e4c6ada2a6425b032cc"> 2666</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT10_WIDTH                      1u</span></div>
<div class="line"><a name="l02667"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae6329119f96f31d38163eba42b9cab92"> 2667</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT10(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_INT_INT10_SHIFT))&amp;DMA_INT_INT10_MASK)</span></div>
<div class="line"><a name="l02668"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac0d89928d1b827242f4f2a5587a6c653"> 2668</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT11_MASK                       0x800u</span></div>
<div class="line"><a name="l02669"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7ad7339d6934beb8036637a85f4729d0"> 2669</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT11_SHIFT                      11u</span></div>
<div class="line"><a name="l02670"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8c79c550e20f6f7609ace381f76e4a3a"> 2670</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT11_WIDTH                      1u</span></div>
<div class="line"><a name="l02671"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6ba333fdb3cca29c0c748a43b3f16185"> 2671</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT11(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_INT_INT11_SHIFT))&amp;DMA_INT_INT11_MASK)</span></div>
<div class="line"><a name="l02672"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4ab11b8910c789cfeac9b5cb668b73bf"> 2672</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT12_MASK                       0x1000u</span></div>
<div class="line"><a name="l02673"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8880dc5f0d90459e8b43868287dc583e"> 2673</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT12_SHIFT                      12u</span></div>
<div class="line"><a name="l02674"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae62f8f63e7d43e1dca01792e5fa5a6e4"> 2674</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT12_WIDTH                      1u</span></div>
<div class="line"><a name="l02675"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga65a48a605ce95b06311bee8b07aacfae"> 2675</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT12(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_INT_INT12_SHIFT))&amp;DMA_INT_INT12_MASK)</span></div>
<div class="line"><a name="l02676"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2ade2a922a785acd92913ff36744257e"> 2676</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT13_MASK                       0x2000u</span></div>
<div class="line"><a name="l02677"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga34e5b0ba2f67c3276ac6292833292ebf"> 2677</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT13_SHIFT                      13u</span></div>
<div class="line"><a name="l02678"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9f0176cb518598bd005e85c32867dea2"> 2678</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT13_WIDTH                      1u</span></div>
<div class="line"><a name="l02679"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf8d3cd38403d33e066f9d19200fd6f05"> 2679</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT13(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_INT_INT13_SHIFT))&amp;DMA_INT_INT13_MASK)</span></div>
<div class="line"><a name="l02680"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaba1fe3369c67b0c78b3d367dec815c35"> 2680</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT14_MASK                       0x4000u</span></div>
<div class="line"><a name="l02681"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga248026e756c5719ee01b1c3e52728f07"> 2681</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT14_SHIFT                      14u</span></div>
<div class="line"><a name="l02682"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac1e2ed5951ee6712447428049823af41"> 2682</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT14_WIDTH                      1u</span></div>
<div class="line"><a name="l02683"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaaada4e06bd95d1839ad76727e0d3ae43"> 2683</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT14(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_INT_INT14_SHIFT))&amp;DMA_INT_INT14_MASK)</span></div>
<div class="line"><a name="l02684"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga592c02e91817cad070da87935df7834d"> 2684</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT15_MASK                       0x8000u</span></div>
<div class="line"><a name="l02685"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaed1bff29b12027726c7d736adda1ce88"> 2685</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT15_SHIFT                      15u</span></div>
<div class="line"><a name="l02686"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2082d2de78016682a16cade2291974c3"> 2686</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT15_WIDTH                      1u</span></div>
<div class="line"><a name="l02687"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9eb5bb09f8ccf66c35c4bfbfe783066b"> 2687</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT15(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_INT_INT15_SHIFT))&amp;DMA_INT_INT15_MASK)</span></div>
<div class="line"><a name="l02688"></a><span class="lineno"> 2688</span>&#160;<span class="comment">/* ERR Bit Fields */</span></div>
<div class="line"><a name="l02689"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9101f17d9361d3e54fd4efdc051f9ec7"> 2689</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR0_MASK                        0x1u</span></div>
<div class="line"><a name="l02690"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0b40ac186b1c6a1be5bf5497a901448a"> 2690</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR0_SHIFT                       0u</span></div>
<div class="line"><a name="l02691"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7597cdf7e177a5c87916f6920b574172"> 2691</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR0_WIDTH                       1u</span></div>
<div class="line"><a name="l02692"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5095a007ef1bd5e5d4fcf03376e262f7"> 2692</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR0(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERR_ERR0_SHIFT))&amp;DMA_ERR_ERR0_MASK)</span></div>
<div class="line"><a name="l02693"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7499ec372d112f712c709c1a2e2abf86"> 2693</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR1_MASK                        0x2u</span></div>
<div class="line"><a name="l02694"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9f34d449d0ef98d8e06bcc52d8aef151"> 2694</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR1_SHIFT                       1u</span></div>
<div class="line"><a name="l02695"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6eb1e6d5da32f6db3d14cb739129baab"> 2695</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR1_WIDTH                       1u</span></div>
<div class="line"><a name="l02696"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaacda8fd2aaab8481980b1d90920a99b1"> 2696</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR1(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERR_ERR1_SHIFT))&amp;DMA_ERR_ERR1_MASK)</span></div>
<div class="line"><a name="l02697"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1951c1dbf65b90113283494a7f751606"> 2697</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR2_MASK                        0x4u</span></div>
<div class="line"><a name="l02698"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0b5f35f4d12bff35a729fae491b7c50e"> 2698</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR2_SHIFT                       2u</span></div>
<div class="line"><a name="l02699"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga88590eacbb70cf4cb235bbead0ee632d"> 2699</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR2_WIDTH                       1u</span></div>
<div class="line"><a name="l02700"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga846455307421616646ea397b277cca6d"> 2700</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR2(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERR_ERR2_SHIFT))&amp;DMA_ERR_ERR2_MASK)</span></div>
<div class="line"><a name="l02701"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gacd75b06f746d41c3e5753356fe88c7d5"> 2701</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR3_MASK                        0x8u</span></div>
<div class="line"><a name="l02702"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3ce969b44f6794b1514fca19857cefd2"> 2702</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR3_SHIFT                       3u</span></div>
<div class="line"><a name="l02703"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga98f23c3846090f6b1019ee16102c127b"> 2703</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR3_WIDTH                       1u</span></div>
<div class="line"><a name="l02704"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa49d6df81bd5c660e6dc4b7eaa775339"> 2704</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR3(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERR_ERR3_SHIFT))&amp;DMA_ERR_ERR3_MASK)</span></div>
<div class="line"><a name="l02705"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab9d5b6f1d6608d9949c68a1eeea555d2"> 2705</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR4_MASK                        0x10u</span></div>
<div class="line"><a name="l02706"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac359bd7cc76f62c11333ff4c10de4a34"> 2706</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR4_SHIFT                       4u</span></div>
<div class="line"><a name="l02707"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3ad3c569ca25c23885ef849145138912"> 2707</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR4_WIDTH                       1u</span></div>
<div class="line"><a name="l02708"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac9e1fecaa9b190f1b741001d0e6209ae"> 2708</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR4(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERR_ERR4_SHIFT))&amp;DMA_ERR_ERR4_MASK)</span></div>
<div class="line"><a name="l02709"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7d45ac13a2699e26fbe38ffab8cce416"> 2709</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR5_MASK                        0x20u</span></div>
<div class="line"><a name="l02710"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6438acccecf5224c424255a79d43ff3f"> 2710</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR5_SHIFT                       5u</span></div>
<div class="line"><a name="l02711"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa2446ce5f4e28a652e6421bd9c1d4700"> 2711</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR5_WIDTH                       1u</span></div>
<div class="line"><a name="l02712"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7e189e61b0873b877280091497b8e967"> 2712</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR5(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERR_ERR5_SHIFT))&amp;DMA_ERR_ERR5_MASK)</span></div>
<div class="line"><a name="l02713"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga91c5a3a1f23688b499e815010332a8b6"> 2713</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR6_MASK                        0x40u</span></div>
<div class="line"><a name="l02714"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaef44087bd9a7d5fa08f5143885f24426"> 2714</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR6_SHIFT                       6u</span></div>
<div class="line"><a name="l02715"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa28d1c7b6f0675af96a2124c9e7accac"> 2715</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR6_WIDTH                       1u</span></div>
<div class="line"><a name="l02716"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga19a520d0ea33e8c5be160cda0e68c548"> 2716</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR6(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERR_ERR6_SHIFT))&amp;DMA_ERR_ERR6_MASK)</span></div>
<div class="line"><a name="l02717"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gacf88c20213557f9b14d0461186c8ad9c"> 2717</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR7_MASK                        0x80u</span></div>
<div class="line"><a name="l02718"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaba843bc164640b0bee694d06aec3ff5d"> 2718</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR7_SHIFT                       7u</span></div>
<div class="line"><a name="l02719"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9754ab477b93db518743e66fbd067192"> 2719</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR7_WIDTH                       1u</span></div>
<div class="line"><a name="l02720"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga61b1e83971b09483bc5ce3e4c715c4b2"> 2720</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR7(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERR_ERR7_SHIFT))&amp;DMA_ERR_ERR7_MASK)</span></div>
<div class="line"><a name="l02721"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga26b3300af4c6056fde15d7ee464fe27b"> 2721</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR8_MASK                        0x100u</span></div>
<div class="line"><a name="l02722"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4b65d94f8709efa99e181d39498bf7f8"> 2722</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR8_SHIFT                       8u</span></div>
<div class="line"><a name="l02723"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga14f0c1827c98a4b5d98a34dcbb72185a"> 2723</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR8_WIDTH                       1u</span></div>
<div class="line"><a name="l02724"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf3bae51cc5b5632d5733c9c2476e7622"> 2724</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR8(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERR_ERR8_SHIFT))&amp;DMA_ERR_ERR8_MASK)</span></div>
<div class="line"><a name="l02725"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadbe1957b7eb3286c59843176e53f8db5"> 2725</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR9_MASK                        0x200u</span></div>
<div class="line"><a name="l02726"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga23013d455c522ab79cea06ec7cb24f54"> 2726</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR9_SHIFT                       9u</span></div>
<div class="line"><a name="l02727"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga50ed39207b2193c834c5762b63d1b3d8"> 2727</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR9_WIDTH                       1u</span></div>
<div class="line"><a name="l02728"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadf3a94617e5c64d613786441ea318adb"> 2728</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR9(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERR_ERR9_SHIFT))&amp;DMA_ERR_ERR9_MASK)</span></div>
<div class="line"><a name="l02729"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf262602fbf5a06efce5d26c049d799e6"> 2729</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR10_MASK                       0x400u</span></div>
<div class="line"><a name="l02730"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga121c9024d0acc3936d38c00f707e94d9"> 2730</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR10_SHIFT                      10u</span></div>
<div class="line"><a name="l02731"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga57ebde2b6a5dc2d994af634f248019b6"> 2731</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR10_WIDTH                      1u</span></div>
<div class="line"><a name="l02732"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5d102fb47042207c1824f41ccff61e53"> 2732</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR10(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERR_ERR10_SHIFT))&amp;DMA_ERR_ERR10_MASK)</span></div>
<div class="line"><a name="l02733"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga98e4393a5293b8777ae38028fee1ec5a"> 2733</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR11_MASK                       0x800u</span></div>
<div class="line"><a name="l02734"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga65fb2e0a33965f35b7475dcaf2168242"> 2734</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR11_SHIFT                      11u</span></div>
<div class="line"><a name="l02735"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1d72f644bfc703e2ed6f4ebcde82d620"> 2735</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR11_WIDTH                      1u</span></div>
<div class="line"><a name="l02736"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga73124eb128e073e625712db8b1531f02"> 2736</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR11(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERR_ERR11_SHIFT))&amp;DMA_ERR_ERR11_MASK)</span></div>
<div class="line"><a name="l02737"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1a1d9073ce637ecb9af7ee182818a808"> 2737</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR12_MASK                       0x1000u</span></div>
<div class="line"><a name="l02738"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac964942fa1bfa36d4d85ceb8d7659091"> 2738</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR12_SHIFT                      12u</span></div>
<div class="line"><a name="l02739"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2f71cf0417a1dfa482daf9f6482ced48"> 2739</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR12_WIDTH                      1u</span></div>
<div class="line"><a name="l02740"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad7a124d430ebd5ad67408141f313c36a"> 2740</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR12(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERR_ERR12_SHIFT))&amp;DMA_ERR_ERR12_MASK)</span></div>
<div class="line"><a name="l02741"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaea7b3a588a4980e7c46c95a4a3796d2b"> 2741</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR13_MASK                       0x2000u</span></div>
<div class="line"><a name="l02742"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gace70e2ada6826e2ed8ac61868a3c9ace"> 2742</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR13_SHIFT                      13u</span></div>
<div class="line"><a name="l02743"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga40f7a8d666b52111fde2cc380aab815d"> 2743</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR13_WIDTH                      1u</span></div>
<div class="line"><a name="l02744"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac4065c99f1449faf9bee30316156daa4"> 2744</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR13(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERR_ERR13_SHIFT))&amp;DMA_ERR_ERR13_MASK)</span></div>
<div class="line"><a name="l02745"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga75221d150ac8723e86b606a11d0afa4b"> 2745</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR14_MASK                       0x4000u</span></div>
<div class="line"><a name="l02746"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga007cfb975ad771415fc6ff30ec5e0ff8"> 2746</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR14_SHIFT                      14u</span></div>
<div class="line"><a name="l02747"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa61b661907a1c1daa4f2b27e13db7340"> 2747</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR14_WIDTH                      1u</span></div>
<div class="line"><a name="l02748"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga50f9243ae8a01f9bfabb50ff17a5bf07"> 2748</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR14(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERR_ERR14_SHIFT))&amp;DMA_ERR_ERR14_MASK)</span></div>
<div class="line"><a name="l02749"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa3b260afe4db53c9e602f1f6a5201fff"> 2749</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR15_MASK                       0x8000u</span></div>
<div class="line"><a name="l02750"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2045ddbd1bc78466e6fa9b2ac4202ef1"> 2750</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR15_SHIFT                      15u</span></div>
<div class="line"><a name="l02751"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3a0bf57484ebf767da0f1b91d6dfd935"> 2751</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR15_WIDTH                      1u</span></div>
<div class="line"><a name="l02752"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3b9b9856ad9859c86375ac2d6ede7e25"> 2752</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR15(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERR_ERR15_SHIFT))&amp;DMA_ERR_ERR15_MASK)</span></div>
<div class="line"><a name="l02753"></a><span class="lineno"> 2753</span>&#160;<span class="comment">/* HRS Bit Fields */</span></div>
<div class="line"><a name="l02754"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga39ace553ace4ea0f1da0f2e418ea1cc7"> 2754</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS0_MASK                        0x1u</span></div>
<div class="line"><a name="l02755"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga68978d004a9c81063869d7d59553f3e9"> 2755</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS0_SHIFT                       0u</span></div>
<div class="line"><a name="l02756"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad36b76ed0472993dece243a8147c0476"> 2756</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS0_WIDTH                       1u</span></div>
<div class="line"><a name="l02757"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gace83a59e5cbcd17430edf2764d3926de"> 2757</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS0(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_HRS_HRS0_SHIFT))&amp;DMA_HRS_HRS0_MASK)</span></div>
<div class="line"><a name="l02758"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga260c7de3089f87d08b58f8c2874dcb2a"> 2758</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS1_MASK                        0x2u</span></div>
<div class="line"><a name="l02759"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga33181a585c24a5532e4756d6f7080a74"> 2759</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS1_SHIFT                       1u</span></div>
<div class="line"><a name="l02760"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga97dc164706b6687834ec403539c3f408"> 2760</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS1_WIDTH                       1u</span></div>
<div class="line"><a name="l02761"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga863ae3ddb412303755f11c03db95a99c"> 2761</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS1(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_HRS_HRS1_SHIFT))&amp;DMA_HRS_HRS1_MASK)</span></div>
<div class="line"><a name="l02762"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaab172f0aec10459f57a424abf8218201"> 2762</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS2_MASK                        0x4u</span></div>
<div class="line"><a name="l02763"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5ce6312c610677e9fd618e58cf5db4be"> 2763</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS2_SHIFT                       2u</span></div>
<div class="line"><a name="l02764"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae4419cffed4e02acd81b8a92d8bc7047"> 2764</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS2_WIDTH                       1u</span></div>
<div class="line"><a name="l02765"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae814a212f214cf999ccc03f0f7a868e6"> 2765</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS2(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_HRS_HRS2_SHIFT))&amp;DMA_HRS_HRS2_MASK)</span></div>
<div class="line"><a name="l02766"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab38eb6178d982a70880d2540c8d21533"> 2766</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS3_MASK                        0x8u</span></div>
<div class="line"><a name="l02767"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga354d385e3e760a2808ba5320f58a17e9"> 2767</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS3_SHIFT                       3u</span></div>
<div class="line"><a name="l02768"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad88e606783165a9615e1399bb9b26500"> 2768</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS3_WIDTH                       1u</span></div>
<div class="line"><a name="l02769"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6b5552ec14f5867d89d80b22a4dc25f1"> 2769</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS3(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_HRS_HRS3_SHIFT))&amp;DMA_HRS_HRS3_MASK)</span></div>
<div class="line"><a name="l02770"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga79a7d99729d1515c973892e2ba70e448"> 2770</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS4_MASK                        0x10u</span></div>
<div class="line"><a name="l02771"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4268fab708cc31dc6f6cd138785be5f3"> 2771</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS4_SHIFT                       4u</span></div>
<div class="line"><a name="l02772"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4129b916e11e65bb0dd3f82645ba20f5"> 2772</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS4_WIDTH                       1u</span></div>
<div class="line"><a name="l02773"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga90248faf69617103792134ffd5fd6f6d"> 2773</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS4(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_HRS_HRS4_SHIFT))&amp;DMA_HRS_HRS4_MASK)</span></div>
<div class="line"><a name="l02774"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gacfc3b3c3d28ca9bfefaa6709e9909508"> 2774</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS5_MASK                        0x20u</span></div>
<div class="line"><a name="l02775"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga90ea769ef1cbc54afc275c1e991d1d78"> 2775</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS5_SHIFT                       5u</span></div>
<div class="line"><a name="l02776"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadf15fe61932d62fbdc9ec116b8f42789"> 2776</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS5_WIDTH                       1u</span></div>
<div class="line"><a name="l02777"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga02c573d253b73464cbc7bb3917b8e737"> 2777</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS5(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_HRS_HRS5_SHIFT))&amp;DMA_HRS_HRS5_MASK)</span></div>
<div class="line"><a name="l02778"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga44d55de50c7c80d678981951826f0081"> 2778</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS6_MASK                        0x40u</span></div>
<div class="line"><a name="l02779"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae3682df9c3a8e95125a6b8c535354f30"> 2779</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS6_SHIFT                       6u</span></div>
<div class="line"><a name="l02780"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac9492b6a1577f297d4e6e0d243cc9062"> 2780</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS6_WIDTH                       1u</span></div>
<div class="line"><a name="l02781"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga82270d2b0f2be471ebd4462a975e6e81"> 2781</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS6(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_HRS_HRS6_SHIFT))&amp;DMA_HRS_HRS6_MASK)</span></div>
<div class="line"><a name="l02782"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga18c91c3c8141da6f187a33b29a88e824"> 2782</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS7_MASK                        0x80u</span></div>
<div class="line"><a name="l02783"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga974308a1a9c35933b15c56569b09fff1"> 2783</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS7_SHIFT                       7u</span></div>
<div class="line"><a name="l02784"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga27033de8c8ff9f0865d5f19518406dae"> 2784</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS7_WIDTH                       1u</span></div>
<div class="line"><a name="l02785"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga45595e2b1a61411198eee7bfaf7e4409"> 2785</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS7(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_HRS_HRS7_SHIFT))&amp;DMA_HRS_HRS7_MASK)</span></div>
<div class="line"><a name="l02786"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1ac1e668583047830217733a86cb5282"> 2786</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS8_MASK                        0x100u</span></div>
<div class="line"><a name="l02787"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac2ad334ca6ffd1da266db7274904744b"> 2787</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS8_SHIFT                       8u</span></div>
<div class="line"><a name="l02788"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac90a5e7cf7eafd941bb56d2e7dcb3f31"> 2788</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS8_WIDTH                       1u</span></div>
<div class="line"><a name="l02789"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7c4afcc9768ed5f8c4aa13bcd2c9f689"> 2789</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS8(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_HRS_HRS8_SHIFT))&amp;DMA_HRS_HRS8_MASK)</span></div>
<div class="line"><a name="l02790"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga74fabb7978d0300a9a53ce9623cd4ec0"> 2790</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS9_MASK                        0x200u</span></div>
<div class="line"><a name="l02791"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0bf0fb7b7d09669eb6d9494cbd820283"> 2791</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS9_SHIFT                       9u</span></div>
<div class="line"><a name="l02792"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga248ad094ad19b77add7f9f610998e645"> 2792</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS9_WIDTH                       1u</span></div>
<div class="line"><a name="l02793"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga924385d59b42400e7e74ac7937a5d658"> 2793</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS9(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_HRS_HRS9_SHIFT))&amp;DMA_HRS_HRS9_MASK)</span></div>
<div class="line"><a name="l02794"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3f6a957f6d04efec97e3b3a3e69cb393"> 2794</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS10_MASK                       0x400u</span></div>
<div class="line"><a name="l02795"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga778c5e6d66d2e4f37e16b2ec8f27ec60"> 2795</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS10_SHIFT                      10u</span></div>
<div class="line"><a name="l02796"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga37f12ac224dc601016885ebb1e405732"> 2796</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS10_WIDTH                      1u</span></div>
<div class="line"><a name="l02797"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga741fa4de4c929f3c094c14e29040996d"> 2797</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS10(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_HRS_HRS10_SHIFT))&amp;DMA_HRS_HRS10_MASK)</span></div>
<div class="line"><a name="l02798"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9772ae843b9700e32fe8080273138259"> 2798</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS11_MASK                       0x800u</span></div>
<div class="line"><a name="l02799"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad2ec495a4cf3b439ad0ff924cba41218"> 2799</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS11_SHIFT                      11u</span></div>
<div class="line"><a name="l02800"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga87a0be2a543fb5d3bbc288bb0d2882e1"> 2800</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS11_WIDTH                      1u</span></div>
<div class="line"><a name="l02801"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gafdf7ae6e051a82dd3f2e4c825caadfdf"> 2801</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS11(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_HRS_HRS11_SHIFT))&amp;DMA_HRS_HRS11_MASK)</span></div>
<div class="line"><a name="l02802"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1378581b5a4f4ea1dc0756d813cb5fd8"> 2802</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS12_MASK                       0x1000u</span></div>
<div class="line"><a name="l02803"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1d9f2a43a4fe7a7ad7f1a74547ba895d"> 2803</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS12_SHIFT                      12u</span></div>
<div class="line"><a name="l02804"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaef6609f9029c555059e4d3847d614d5d"> 2804</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS12_WIDTH                      1u</span></div>
<div class="line"><a name="l02805"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga01954a29fc506722fe49ff44e1edc7c1"> 2805</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS12(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_HRS_HRS12_SHIFT))&amp;DMA_HRS_HRS12_MASK)</span></div>
<div class="line"><a name="l02806"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga918fc7b0985cbe11be58212390f1c816"> 2806</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS13_MASK                       0x2000u</span></div>
<div class="line"><a name="l02807"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadffc24f95572e6aab3e33fefe1c1806c"> 2807</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS13_SHIFT                      13u</span></div>
<div class="line"><a name="l02808"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9a40053ffc31f12d77d5ec6a81bbc593"> 2808</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS13_WIDTH                      1u</span></div>
<div class="line"><a name="l02809"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga393b9a6cfc820d021406a16797b566df"> 2809</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS13(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_HRS_HRS13_SHIFT))&amp;DMA_HRS_HRS13_MASK)</span></div>
<div class="line"><a name="l02810"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga70ee6df2c5cce431c6b9d3e3f958bd69"> 2810</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS14_MASK                       0x4000u</span></div>
<div class="line"><a name="l02811"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga183e6503c7ed5e4b07f9df2bf47d46a9"> 2811</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS14_SHIFT                      14u</span></div>
<div class="line"><a name="l02812"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga23ee68da1b552c2935b5de5a04c1a0a5"> 2812</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS14_WIDTH                      1u</span></div>
<div class="line"><a name="l02813"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa0765f0b86365326900b7623e166519a"> 2813</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS14(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_HRS_HRS14_SHIFT))&amp;DMA_HRS_HRS14_MASK)</span></div>
<div class="line"><a name="l02814"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga95ddced80fcb33b665fa1b6aad38210b"> 2814</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS15_MASK                       0x8000u</span></div>
<div class="line"><a name="l02815"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac91c063a84c76a6cf385cd3bda8f244a"> 2815</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS15_SHIFT                      15u</span></div>
<div class="line"><a name="l02816"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf24d382fc0d237771cf83e5f89aaecfa"> 2816</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS15_WIDTH                      1u</span></div>
<div class="line"><a name="l02817"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2a58ea4983750062cd57f36cf91e3083"> 2817</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS15(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_HRS_HRS15_SHIFT))&amp;DMA_HRS_HRS15_MASK)</span></div>
<div class="line"><a name="l02818"></a><span class="lineno"> 2818</span>&#160;<span class="comment">/* EARS Bit Fields */</span></div>
<div class="line"><a name="l02819"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab6368234862b48e0a7f2309ace3992f6"> 2819</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_0_MASK                    0x1u</span></div>
<div class="line"><a name="l02820"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa2934be6fd7ed7a0fb93f5c6ffc4ce38"> 2820</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_0_SHIFT                   0u</span></div>
<div class="line"><a name="l02821"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac62f110fc1c7ad07566bbbd619b4d789"> 2821</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_0_WIDTH                   1u</span></div>
<div class="line"><a name="l02822"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga72f3e5f95d4d0d3291a63b5a7024a2d1"> 2822</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_0(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EARS_EDREQ_0_SHIFT))&amp;DMA_EARS_EDREQ_0_MASK)</span></div>
<div class="line"><a name="l02823"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2f4f201c43591c12109badab8cd908b6"> 2823</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_1_MASK                    0x2u</span></div>
<div class="line"><a name="l02824"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga80e9c1ecdf42de0952acd104790bcd12"> 2824</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_1_SHIFT                   1u</span></div>
<div class="line"><a name="l02825"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga51ae3421360914f590a8b5e16f929a9f"> 2825</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_1_WIDTH                   1u</span></div>
<div class="line"><a name="l02826"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8cd72931fb9fe07b3096599fe973bc91"> 2826</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_1(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EARS_EDREQ_1_SHIFT))&amp;DMA_EARS_EDREQ_1_MASK)</span></div>
<div class="line"><a name="l02827"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab52d20c71ef34a10709a060142251eac"> 2827</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_2_MASK                    0x4u</span></div>
<div class="line"><a name="l02828"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa11c04279e8f3466fd66448de4eed7a8"> 2828</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_2_SHIFT                   2u</span></div>
<div class="line"><a name="l02829"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga610d1efcdd7f7e697fd65ef9b6b20591"> 2829</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_2_WIDTH                   1u</span></div>
<div class="line"><a name="l02830"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa3901709282f4409de1f9664178a3d2c"> 2830</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_2(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EARS_EDREQ_2_SHIFT))&amp;DMA_EARS_EDREQ_2_MASK)</span></div>
<div class="line"><a name="l02831"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadcc3ec794a6b31e13b47fef4adbf2ed9"> 2831</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_3_MASK                    0x8u</span></div>
<div class="line"><a name="l02832"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga89c310ce60ebfeea4c454f5f5dfa5879"> 2832</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_3_SHIFT                   3u</span></div>
<div class="line"><a name="l02833"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac8ba5301c0b3ea52238d2c809fa13f37"> 2833</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_3_WIDTH                   1u</span></div>
<div class="line"><a name="l02834"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6838cbc18a2f6de5cdfe07c0458f21af"> 2834</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_3(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EARS_EDREQ_3_SHIFT))&amp;DMA_EARS_EDREQ_3_MASK)</span></div>
<div class="line"><a name="l02835"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab29c7b06f5edb4edb63c5e3614e8d718"> 2835</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_4_MASK                    0x10u</span></div>
<div class="line"><a name="l02836"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3fb3fb24ae3c092893631ffd60e894a1"> 2836</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_4_SHIFT                   4u</span></div>
<div class="line"><a name="l02837"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaecf9ce8c351b020afaa4d378ed59999e"> 2837</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_4_WIDTH                   1u</span></div>
<div class="line"><a name="l02838"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9b74490487ea3886444540bec9abd72c"> 2838</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_4(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EARS_EDREQ_4_SHIFT))&amp;DMA_EARS_EDREQ_4_MASK)</span></div>
<div class="line"><a name="l02839"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5e57bb7a869960c7f3d6f2d8fc0b2d5c"> 2839</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_5_MASK                    0x20u</span></div>
<div class="line"><a name="l02840"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gacc98af3e13f43799f53ec1acc1903667"> 2840</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_5_SHIFT                   5u</span></div>
<div class="line"><a name="l02841"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae193387cbaa94883ddffc19016ae3d97"> 2841</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_5_WIDTH                   1u</span></div>
<div class="line"><a name="l02842"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf9c9c9eefea5b5215f19d56c696b2d78"> 2842</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_5(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EARS_EDREQ_5_SHIFT))&amp;DMA_EARS_EDREQ_5_MASK)</span></div>
<div class="line"><a name="l02843"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa233c6b7127cdd38bcdf9ef71f574575"> 2843</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_6_MASK                    0x40u</span></div>
<div class="line"><a name="l02844"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac0ea87a0b191bc5a85ff3ebbf78dcffb"> 2844</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_6_SHIFT                   6u</span></div>
<div class="line"><a name="l02845"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga66d938e0701c64ca8f6e5ca169607767"> 2845</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_6_WIDTH                   1u</span></div>
<div class="line"><a name="l02846"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadc5f9047cae374e7819b3aac5d18b34f"> 2846</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_6(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EARS_EDREQ_6_SHIFT))&amp;DMA_EARS_EDREQ_6_MASK)</span></div>
<div class="line"><a name="l02847"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac3a8ad0b289fa805571238c78f6a4285"> 2847</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_7_MASK                    0x80u</span></div>
<div class="line"><a name="l02848"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gafe24d2652ff932eb06e0badb341ba3f4"> 2848</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_7_SHIFT                   7u</span></div>
<div class="line"><a name="l02849"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae8e71e7464fe4608f3295c8c477f2f44"> 2849</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_7_WIDTH                   1u</span></div>
<div class="line"><a name="l02850"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga95d0b529335a2139185de2d5cd3d515e"> 2850</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_7(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EARS_EDREQ_7_SHIFT))&amp;DMA_EARS_EDREQ_7_MASK)</span></div>
<div class="line"><a name="l02851"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa75d13226c0b4b6308451a14bd26eb0f"> 2851</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_8_MASK                    0x100u</span></div>
<div class="line"><a name="l02852"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2f21ceb61e9b49f1385aea095a5b5672"> 2852</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_8_SHIFT                   8u</span></div>
<div class="line"><a name="l02853"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2945bdfb7cfbdd6e53f97d4a75c7c288"> 2853</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_8_WIDTH                   1u</span></div>
<div class="line"><a name="l02854"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac57bb0f1fa14cb57f0ac78c0a0c2c1cf"> 2854</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_8(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EARS_EDREQ_8_SHIFT))&amp;DMA_EARS_EDREQ_8_MASK)</span></div>
<div class="line"><a name="l02855"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga101a72c18c9c8e1a409a25d980b97b42"> 2855</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_9_MASK                    0x200u</span></div>
<div class="line"><a name="l02856"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaad43f294f13a97f5d16b8c641ea6c1d5"> 2856</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_9_SHIFT                   9u</span></div>
<div class="line"><a name="l02857"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0195fba64e00f12af957cd7e14f47b48"> 2857</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_9_WIDTH                   1u</span></div>
<div class="line"><a name="l02858"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga36212bbfea5fa4a3c1c5ea5628895a14"> 2858</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_9(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EARS_EDREQ_9_SHIFT))&amp;DMA_EARS_EDREQ_9_MASK)</span></div>
<div class="line"><a name="l02859"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gafb93be5954840c5797c8ff81498262a7"> 2859</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_10_MASK                   0x400u</span></div>
<div class="line"><a name="l02860"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2bbdac4ba4edca777b86b42b525296b5"> 2860</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_10_SHIFT                  10u</span></div>
<div class="line"><a name="l02861"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7ab2f4c6d97e5617543ee2e36b5938bd"> 2861</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_10_WIDTH                  1u</span></div>
<div class="line"><a name="l02862"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8060d65394d5daf5eaedf6c405ccb9e7"> 2862</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_10(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EARS_EDREQ_10_SHIFT))&amp;DMA_EARS_EDREQ_10_MASK)</span></div>
<div class="line"><a name="l02863"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga25e899e4308db5ec4890571702be37dc"> 2863</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_11_MASK                   0x800u</span></div>
<div class="line"><a name="l02864"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4d3ea7b6b1f934e59bed821d89d2516c"> 2864</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_11_SHIFT                  11u</span></div>
<div class="line"><a name="l02865"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga97dc8c2c4f0e4903ddc35af4b437b123"> 2865</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_11_WIDTH                  1u</span></div>
<div class="line"><a name="l02866"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac38f94cf8f41be1a3fa630eb27d95a54"> 2866</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_11(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EARS_EDREQ_11_SHIFT))&amp;DMA_EARS_EDREQ_11_MASK)</span></div>
<div class="line"><a name="l02867"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6893686f6bd26fd494135e9c0306757c"> 2867</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_12_MASK                   0x1000u</span></div>
<div class="line"><a name="l02868"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2a3e7b4b587df75736f3950487f3e8f5"> 2868</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_12_SHIFT                  12u</span></div>
<div class="line"><a name="l02869"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf32bb240ea21263c0641ec458fb53a26"> 2869</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_12_WIDTH                  1u</span></div>
<div class="line"><a name="l02870"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga61a73ab5ae436b7b7cc1d80eded41b09"> 2870</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_12(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EARS_EDREQ_12_SHIFT))&amp;DMA_EARS_EDREQ_12_MASK)</span></div>
<div class="line"><a name="l02871"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga41e94533f76fe05d2080bd2dbaf4249c"> 2871</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_13_MASK                   0x2000u</span></div>
<div class="line"><a name="l02872"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5b583aeedb5eb011a75b9796217e249f"> 2872</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_13_SHIFT                  13u</span></div>
<div class="line"><a name="l02873"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gade8ff6d367a78a99b4f9f0230c8c5532"> 2873</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_13_WIDTH                  1u</span></div>
<div class="line"><a name="l02874"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1543592902f12373ff48279c28fdf449"> 2874</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_13(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EARS_EDREQ_13_SHIFT))&amp;DMA_EARS_EDREQ_13_MASK)</span></div>
<div class="line"><a name="l02875"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab0a97352cbe7d309c5df45beb2c6ae03"> 2875</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_14_MASK                   0x4000u</span></div>
<div class="line"><a name="l02876"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8f665dc1e4a25f3cc4b7f0431c51f6fc"> 2876</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_14_SHIFT                  14u</span></div>
<div class="line"><a name="l02877"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2da4384c5e2e1326851e610a2106eaac"> 2877</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_14_WIDTH                  1u</span></div>
<div class="line"><a name="l02878"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8a7301247f0aabbdc6a442ea86c07db6"> 2878</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_14(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EARS_EDREQ_14_SHIFT))&amp;DMA_EARS_EDREQ_14_MASK)</span></div>
<div class="line"><a name="l02879"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga005e0a088e53af42d5ecff720874670f"> 2879</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_15_MASK                   0x8000u</span></div>
<div class="line"><a name="l02880"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1e80af552cd87f2da888bd74ead17bae"> 2880</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_15_SHIFT                  15u</span></div>
<div class="line"><a name="l02881"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga82fcad76110169511da3799787fd6c23"> 2881</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_15_WIDTH                  1u</span></div>
<div class="line"><a name="l02882"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaad62907ba38eb8c258d4cd7cf7c573d1"> 2882</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_15(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EARS_EDREQ_15_SHIFT))&amp;DMA_EARS_EDREQ_15_MASK)</span></div>
<div class="line"><a name="l02883"></a><span class="lineno"> 2883</span>&#160;<span class="comment">/* DCHPRI Bit Fields */</span></div>
<div class="line"><a name="l02884"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae4d1c45d4c9adf47ca83fabca4d52ecd"> 2884</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI_CHPRI_MASK                    0xFu</span></div>
<div class="line"><a name="l02885"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6b3cb27faa704d72145eeab4889d3699"> 2885</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI_CHPRI_SHIFT                   0u</span></div>
<div class="line"><a name="l02886"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad25e678abfc564426e885a9b6809ea10"> 2886</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI_CHPRI_WIDTH                   4u</span></div>
<div class="line"><a name="l02887"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa45180aaa6a78044ce29163fd42c3cf2"> 2887</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI_CHPRI(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI_CHPRI_SHIFT))&amp;DMA_DCHPRI_CHPRI_MASK)</span></div>
<div class="line"><a name="l02888"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga34e6bfd5e763f3b677d51b6296e0c224"> 2888</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI_DPA_MASK                      0x40u</span></div>
<div class="line"><a name="l02889"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga17e12af8b57c1099e0dbc8d0867ebdf7"> 2889</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI_DPA_SHIFT                     6u</span></div>
<div class="line"><a name="l02890"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga52e54924f34210ff160bbfab0c612cb0"> 2890</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI_DPA_WIDTH                     1u</span></div>
<div class="line"><a name="l02891"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad27ff7b5982170984c404a8166c0bab6"> 2891</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI_DPA(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI_DPA_SHIFT))&amp;DMA_DCHPRI_DPA_MASK)</span></div>
<div class="line"><a name="l02892"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5c91e0e04495c6b5594aa3dc4a498892"> 2892</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI_ECP_MASK                      0x80u</span></div>
<div class="line"><a name="l02893"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3e4a5b462b81cb43caf69e26c94cb54d"> 2893</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI_ECP_SHIFT                     7u</span></div>
<div class="line"><a name="l02894"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga85736b8ef790928dde6136cde761eeea"> 2894</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI_ECP_WIDTH                     1u</span></div>
<div class="line"><a name="l02895"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4e3769e6eef07ae050a43b2f38a0d7d9"> 2895</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI_ECP(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI_ECP_SHIFT))&amp;DMA_DCHPRI_ECP_MASK)</span></div>
<div class="line"><a name="l02896"></a><span class="lineno"> 2896</span>&#160;<span class="comment">/* TCD_SADDR Bit Fields */</span></div>
<div class="line"><a name="l02897"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabb9749af125853b5ca1a9677e9503e3f"> 2897</a></span>&#160;<span class="preprocessor">#define DMA_TCD_SADDR_SADDR_MASK                 0xFFFFFFFFu</span></div>
<div class="line"><a name="l02898"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa255a6146bee442a32ac10b24c040634"> 2898</a></span>&#160;<span class="preprocessor">#define DMA_TCD_SADDR_SADDR_SHIFT                0u</span></div>
<div class="line"><a name="l02899"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5c666aca1024542152eeee7bfa48a464"> 2899</a></span>&#160;<span class="preprocessor">#define DMA_TCD_SADDR_SADDR_WIDTH                32u</span></div>
<div class="line"><a name="l02900"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7c6df3596c2b3d256397c0903f866181"> 2900</a></span>&#160;<span class="preprocessor">#define DMA_TCD_SADDR_SADDR(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_TCD_SADDR_SADDR_SHIFT))&amp;DMA_TCD_SADDR_SADDR_MASK)</span></div>
<div class="line"><a name="l02901"></a><span class="lineno"> 2901</span>&#160;<span class="comment">/* TCD_SOFF Bit Fields */</span></div>
<div class="line"><a name="l02902"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga17332cd5c182c3660fb0f26b6ca27391"> 2902</a></span>&#160;<span class="preprocessor">#define DMA_TCD_SOFF_SOFF_MASK                   0xFFFFu</span></div>
<div class="line"><a name="l02903"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf5bc0e57ca836dfa06ed3b8886ebfbff"> 2903</a></span>&#160;<span class="preprocessor">#define DMA_TCD_SOFF_SOFF_SHIFT                  0u</span></div>
<div class="line"><a name="l02904"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga927c9bef6981dca3893a397331d67a33"> 2904</a></span>&#160;<span class="preprocessor">#define DMA_TCD_SOFF_SOFF_WIDTH                  16u</span></div>
<div class="line"><a name="l02905"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaccf3dec3fb3855e4dd929a62d5a1b8ea"> 2905</a></span>&#160;<span class="preprocessor">#define DMA_TCD_SOFF_SOFF(x)                     (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_SOFF_SOFF_SHIFT))&amp;DMA_TCD_SOFF_SOFF_MASK)</span></div>
<div class="line"><a name="l02906"></a><span class="lineno"> 2906</span>&#160;<span class="comment">/* TCD_ATTR Bit Fields */</span></div>
<div class="line"><a name="l02907"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad2862da2cf314ae22ec5f5231b1f7e97"> 2907</a></span>&#160;<span class="preprocessor">#define DMA_TCD_ATTR_DSIZE_MASK                  0x7u</span></div>
<div class="line"><a name="l02908"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0dacb409c876094fbdef4e4a4c17464d"> 2908</a></span>&#160;<span class="preprocessor">#define DMA_TCD_ATTR_DSIZE_SHIFT                 0u</span></div>
<div class="line"><a name="l02909"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga85834ac6600d10c28fa2c7617353ffc5"> 2909</a></span>&#160;<span class="preprocessor">#define DMA_TCD_ATTR_DSIZE_WIDTH                 3u</span></div>
<div class="line"><a name="l02910"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadd55540346313c753356ff989831225e"> 2910</a></span>&#160;<span class="preprocessor">#define DMA_TCD_ATTR_DSIZE(x)                    (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_ATTR_DSIZE_SHIFT))&amp;DMA_TCD_ATTR_DSIZE_MASK)</span></div>
<div class="line"><a name="l02911"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa1fc3d4eaf25ddded79090ff7f220f90"> 2911</a></span>&#160;<span class="preprocessor">#define DMA_TCD_ATTR_DMOD_MASK                   0xF8u</span></div>
<div class="line"><a name="l02912"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga79bfbce822f2841a575d35189dfece10"> 2912</a></span>&#160;<span class="preprocessor">#define DMA_TCD_ATTR_DMOD_SHIFT                  3u</span></div>
<div class="line"><a name="l02913"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4eed2d6ca7fbbb4ae4300c5e24107acd"> 2913</a></span>&#160;<span class="preprocessor">#define DMA_TCD_ATTR_DMOD_WIDTH                  5u</span></div>
<div class="line"><a name="l02914"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4230e82a121949d98adc9a3440b2a6f8"> 2914</a></span>&#160;<span class="preprocessor">#define DMA_TCD_ATTR_DMOD(x)                     (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_ATTR_DMOD_SHIFT))&amp;DMA_TCD_ATTR_DMOD_MASK)</span></div>
<div class="line"><a name="l02915"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6b4b40342f7fff6eda76898822b0b23b"> 2915</a></span>&#160;<span class="preprocessor">#define DMA_TCD_ATTR_SSIZE_MASK                  0x700u</span></div>
<div class="line"><a name="l02916"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaecbae6b9e27212ad7119fff03149a7ec"> 2916</a></span>&#160;<span class="preprocessor">#define DMA_TCD_ATTR_SSIZE_SHIFT                 8u</span></div>
<div class="line"><a name="l02917"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1cb77504a8b34ceff1e7943994763075"> 2917</a></span>&#160;<span class="preprocessor">#define DMA_TCD_ATTR_SSIZE_WIDTH                 3u</span></div>
<div class="line"><a name="l02918"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae2f9b8f853bd65c7b5d57d14fd38cd76"> 2918</a></span>&#160;<span class="preprocessor">#define DMA_TCD_ATTR_SSIZE(x)                    (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_ATTR_SSIZE_SHIFT))&amp;DMA_TCD_ATTR_SSIZE_MASK)</span></div>
<div class="line"><a name="l02919"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac87dc94114c3a9f0cd9270597c3fb4ac"> 2919</a></span>&#160;<span class="preprocessor">#define DMA_TCD_ATTR_SMOD_MASK                   0xF800u</span></div>
<div class="line"><a name="l02920"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7fed0a2f19ac51d3ecb91f3af371cac6"> 2920</a></span>&#160;<span class="preprocessor">#define DMA_TCD_ATTR_SMOD_SHIFT                  11u</span></div>
<div class="line"><a name="l02921"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad070c67d3b2f4cc8c54a0ca7306c6369"> 2921</a></span>&#160;<span class="preprocessor">#define DMA_TCD_ATTR_SMOD_WIDTH                  5u</span></div>
<div class="line"><a name="l02922"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga182993926c6902f725b223992a51e5da"> 2922</a></span>&#160;<span class="preprocessor">#define DMA_TCD_ATTR_SMOD(x)                     (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_ATTR_SMOD_SHIFT))&amp;DMA_TCD_ATTR_SMOD_MASK)</span></div>
<div class="line"><a name="l02923"></a><span class="lineno"> 2923</span>&#160;<span class="comment">/* TCD_NBYTES_MLNO Bit Fields */</span></div>
<div class="line"><a name="l02924"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaca0ea20e908308a3b36976f15466f0be"> 2924</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLNO_NBYTES_MASK          0xFFFFFFFFu</span></div>
<div class="line"><a name="l02925"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3724feb5e13196206bbeca8e57b1c788"> 2925</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLNO_NBYTES_SHIFT         0u</span></div>
<div class="line"><a name="l02926"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga40aef0831b34c237a6e4cc60b9d73ca7"> 2926</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLNO_NBYTES_WIDTH         32u</span></div>
<div class="line"><a name="l02927"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9dcaad2bd42a524981041dc97fea9d8b"> 2927</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLNO_NBYTES(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_TCD_NBYTES_MLNO_NBYTES_SHIFT))&amp;DMA_TCD_NBYTES_MLNO_NBYTES_MASK)</span></div>
<div class="line"><a name="l02928"></a><span class="lineno"> 2928</span>&#160;<span class="comment">/* TCD_NBYTES_MLOFFNO Bit Fields */</span></div>
<div class="line"><a name="l02929"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaeea34a2e27fefa5d392850ad6c64b125"> 2929</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFNO_NBYTES_MASK       0x3FFFFFFFu</span></div>
<div class="line"><a name="l02930"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaac963d6e0c7785859f8d64d5fa4675c9"> 2930</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFNO_NBYTES_SHIFT      0u</span></div>
<div class="line"><a name="l02931"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2cc2312748083df84fadd3779399a29f"> 2931</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFNO_NBYTES_WIDTH      30u</span></div>
<div class="line"><a name="l02932"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga450a84148f4e5af896dac2815beb0cc5"> 2932</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFNO_NBYTES(x)         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_TCD_NBYTES_MLOFFNO_NBYTES_SHIFT))&amp;DMA_TCD_NBYTES_MLOFFNO_NBYTES_MASK)</span></div>
<div class="line"><a name="l02933"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3590dff5c25850414dc2ae938a421cef"> 2933</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFNO_DMLOE_MASK        0x40000000u</span></div>
<div class="line"><a name="l02934"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9cc37cbc501a7a904a51a7e9aaee99a9"> 2934</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFNO_DMLOE_SHIFT       30u</span></div>
<div class="line"><a name="l02935"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6423aa8754f805869293d86633396c2e"> 2935</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFNO_DMLOE_WIDTH       1u</span></div>
<div class="line"><a name="l02936"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf67a937fc5dff6d78310a7d6850022d5"> 2936</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFNO_DMLOE(x)          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_TCD_NBYTES_MLOFFNO_DMLOE_SHIFT))&amp;DMA_TCD_NBYTES_MLOFFNO_DMLOE_MASK)</span></div>
<div class="line"><a name="l02937"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad5407ccf5a0947ee6f3e94e49c7b7e99"> 2937</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFNO_SMLOE_MASK        0x80000000u</span></div>
<div class="line"><a name="l02938"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa64fd667293bb11d1da075e21f7f5440"> 2938</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFNO_SMLOE_SHIFT       31u</span></div>
<div class="line"><a name="l02939"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga33a3a0c66c59253cf4079ef299871577"> 2939</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFNO_SMLOE_WIDTH       1u</span></div>
<div class="line"><a name="l02940"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga847d5cb18c44c46595ad047a6d613f7c"> 2940</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFNO_SMLOE(x)          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_TCD_NBYTES_MLOFFNO_SMLOE_SHIFT))&amp;DMA_TCD_NBYTES_MLOFFNO_SMLOE_MASK)</span></div>
<div class="line"><a name="l02941"></a><span class="lineno"> 2941</span>&#160;<span class="comment">/* TCD_NBYTES_MLOFFYES Bit Fields */</span></div>
<div class="line"><a name="l02942"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa6c5dedac1d010ef9f2af818defede28"> 2942</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFYES_NBYTES_MASK      0x3FFu</span></div>
<div class="line"><a name="l02943"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae1b05fe3a12096a8d5d086f15be795a5"> 2943</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFYES_NBYTES_SHIFT     0u</span></div>
<div class="line"><a name="l02944"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2d41ad3b4431c2832815d7b8573bda41"> 2944</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFYES_NBYTES_WIDTH     10u</span></div>
<div class="line"><a name="l02945"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9c3acd69908d1574d8f0b5e05a9e2224"> 2945</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFYES_NBYTES(x)        (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_TCD_NBYTES_MLOFFYES_NBYTES_SHIFT))&amp;DMA_TCD_NBYTES_MLOFFYES_NBYTES_MASK)</span></div>
<div class="line"><a name="l02946"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga07fa3fe71981d8dedc53a3cf5490d182"> 2946</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFYES_MLOFF_MASK       0x3FFFFC00u</span></div>
<div class="line"><a name="l02947"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga307f93f5ceb76aab046120fab02e1397"> 2947</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFYES_MLOFF_SHIFT      10u</span></div>
<div class="line"><a name="l02948"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga110536908b0d0bc8a62d5f85995a8c39"> 2948</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFYES_MLOFF_WIDTH      20u</span></div>
<div class="line"><a name="l02949"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf33d8bd3d23405e79497662e1655d7ca"> 2949</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFYES_MLOFF(x)         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_TCD_NBYTES_MLOFFYES_MLOFF_SHIFT))&amp;DMA_TCD_NBYTES_MLOFFYES_MLOFF_MASK)</span></div>
<div class="line"><a name="l02950"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2d30ea85593b368b7e1e2df631275cd5"> 2950</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFYES_DMLOE_MASK       0x40000000u</span></div>
<div class="line"><a name="l02951"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabbe61ed420ff28def42e22c9195742ca"> 2951</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFYES_DMLOE_SHIFT      30u</span></div>
<div class="line"><a name="l02952"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac70ce50110adc39b26d2a866ec5ac12c"> 2952</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFYES_DMLOE_WIDTH      1u</span></div>
<div class="line"><a name="l02953"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad7a74d1900e55566af756c905bdfd3e6"> 2953</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFYES_DMLOE(x)         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_TCD_NBYTES_MLOFFYES_DMLOE_SHIFT))&amp;DMA_TCD_NBYTES_MLOFFYES_DMLOE_MASK)</span></div>
<div class="line"><a name="l02954"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga77ad1d5bc4e73635f5660cd08efdeced"> 2954</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFYES_SMLOE_MASK       0x80000000u</span></div>
<div class="line"><a name="l02955"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga70102f12426ee80ec2c09a1155a07ba0"> 2955</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFYES_SMLOE_SHIFT      31u</span></div>
<div class="line"><a name="l02956"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga38bb93fe597c0943399d1c471ae26159"> 2956</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFYES_SMLOE_WIDTH      1u</span></div>
<div class="line"><a name="l02957"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae9d4160ee3bf926e2f5fbd2bca5d8d55"> 2957</a></span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFYES_SMLOE(x)         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_TCD_NBYTES_MLOFFYES_SMLOE_SHIFT))&amp;DMA_TCD_NBYTES_MLOFFYES_SMLOE_MASK)</span></div>
<div class="line"><a name="l02958"></a><span class="lineno"> 2958</span>&#160;<span class="comment">/* TCD_SLAST Bit Fields */</span></div>
<div class="line"><a name="l02959"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7da6d0bd2fce72391e436afeb8bb81f4"> 2959</a></span>&#160;<span class="preprocessor">#define DMA_TCD_SLAST_SLAST_MASK                 0xFFFFFFFFu</span></div>
<div class="line"><a name="l02960"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5d1799e99758595e9150290176622126"> 2960</a></span>&#160;<span class="preprocessor">#define DMA_TCD_SLAST_SLAST_SHIFT                0u</span></div>
<div class="line"><a name="l02961"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6b220057bf5e9aa33607f493727935a9"> 2961</a></span>&#160;<span class="preprocessor">#define DMA_TCD_SLAST_SLAST_WIDTH                32u</span></div>
<div class="line"><a name="l02962"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab7a6d51aa1c2850e90385745538f104e"> 2962</a></span>&#160;<span class="preprocessor">#define DMA_TCD_SLAST_SLAST(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_TCD_SLAST_SLAST_SHIFT))&amp;DMA_TCD_SLAST_SLAST_MASK)</span></div>
<div class="line"><a name="l02963"></a><span class="lineno"> 2963</span>&#160;<span class="comment">/* TCD_DADDR Bit Fields */</span></div>
<div class="line"><a name="l02964"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga04771dcc352822c8051645a19ad4f01b"> 2964</a></span>&#160;<span class="preprocessor">#define DMA_TCD_DADDR_DADDR_MASK                 0xFFFFFFFFu</span></div>
<div class="line"><a name="l02965"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1b730dbd02cb4657670ee8f826180681"> 2965</a></span>&#160;<span class="preprocessor">#define DMA_TCD_DADDR_DADDR_SHIFT                0u</span></div>
<div class="line"><a name="l02966"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad93c990e8f77b1b18c608122dfdf566b"> 2966</a></span>&#160;<span class="preprocessor">#define DMA_TCD_DADDR_DADDR_WIDTH                32u</span></div>
<div class="line"><a name="l02967"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1fb25947f5b2dac0847e992492783aa0"> 2967</a></span>&#160;<span class="preprocessor">#define DMA_TCD_DADDR_DADDR(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_TCD_DADDR_DADDR_SHIFT))&amp;DMA_TCD_DADDR_DADDR_MASK)</span></div>
<div class="line"><a name="l02968"></a><span class="lineno"> 2968</span>&#160;<span class="comment">/* TCD_DOFF Bit Fields */</span></div>
<div class="line"><a name="l02969"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabfeb4906c1ea5f22fed3ea50a304d358"> 2969</a></span>&#160;<span class="preprocessor">#define DMA_TCD_DOFF_DOFF_MASK                   0xFFFFu</span></div>
<div class="line"><a name="l02970"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4fe4e0e3e4ce462ef2d424188131a68c"> 2970</a></span>&#160;<span class="preprocessor">#define DMA_TCD_DOFF_DOFF_SHIFT                  0u</span></div>
<div class="line"><a name="l02971"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8c9e7bc989f8003c27981c77ee727104"> 2971</a></span>&#160;<span class="preprocessor">#define DMA_TCD_DOFF_DOFF_WIDTH                  16u</span></div>
<div class="line"><a name="l02972"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac6b57f5fee4478207cc7b9020346318c"> 2972</a></span>&#160;<span class="preprocessor">#define DMA_TCD_DOFF_DOFF(x)                     (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_DOFF_DOFF_SHIFT))&amp;DMA_TCD_DOFF_DOFF_MASK)</span></div>
<div class="line"><a name="l02973"></a><span class="lineno"> 2973</span>&#160;<span class="comment">/* TCD_CITER_ELINKNO Bit Fields */</span></div>
<div class="line"><a name="l02974"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga942e90667d9a6eb74806bdc86aa3a104"> 2974</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CITER_ELINKNO_CITER_MASK         0x7FFFu</span></div>
<div class="line"><a name="l02975"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6e8e7320eb154d3cae394f605088e6d3"> 2975</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CITER_ELINKNO_CITER_SHIFT        0u</span></div>
<div class="line"><a name="l02976"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gafbf4098dcd2acf8c80b42c1575940db2"> 2976</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CITER_ELINKNO_CITER_WIDTH        15u</span></div>
<div class="line"><a name="l02977"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga743643c27b872a744ff8aefab155bd78"> 2977</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CITER_ELINKNO_CITER(x)           (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_CITER_ELINKNO_CITER_SHIFT))&amp;DMA_TCD_CITER_ELINKNO_CITER_MASK)</span></div>
<div class="line"><a name="l02978"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga94ef0f7e63df1c67e51ddb1b54081ca9"> 2978</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CITER_ELINKNO_ELINK_MASK         0x8000u</span></div>
<div class="line"><a name="l02979"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga70ea34daa7621d07b3266cc9ead462fd"> 2979</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CITER_ELINKNO_ELINK_SHIFT        15u</span></div>
<div class="line"><a name="l02980"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad14726ff1a10a014de73c84b1df56659"> 2980</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CITER_ELINKNO_ELINK_WIDTH        1u</span></div>
<div class="line"><a name="l02981"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab9fcb09aeb66007978bc4caa5caada03"> 2981</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CITER_ELINKNO_ELINK(x)           (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_CITER_ELINKNO_ELINK_SHIFT))&amp;DMA_TCD_CITER_ELINKNO_ELINK_MASK)</span></div>
<div class="line"><a name="l02982"></a><span class="lineno"> 2982</span>&#160;<span class="comment">/* TCD_CITER_ELINKYES Bit Fields */</span></div>
<div class="line"><a name="l02983"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga27a2b6c419d82921149df5655ac3b2e4"> 2983</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CITER_ELINKYES_CITER_LE_MASK     0x1FFu</span></div>
<div class="line"><a name="l02984"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3aee88fa5ae599145ad951f898f01ed8"> 2984</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CITER_ELINKYES_CITER_LE_SHIFT    0u</span></div>
<div class="line"><a name="l02985"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac0062f46492fbb0f04c1c120bf93d28b"> 2985</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CITER_ELINKYES_CITER_LE_WIDTH    9u</span></div>
<div class="line"><a name="l02986"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf4dee2ba1d5615d274fc3510562eb181"> 2986</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CITER_ELINKYES_CITER_LE(x)       (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_CITER_ELINKYES_CITER_LE_SHIFT))&amp;DMA_TCD_CITER_ELINKYES_CITER_LE_MASK)</span></div>
<div class="line"><a name="l02987"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5e16ad9c3f217e716e71856bde251c52"> 2987</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CITER_ELINKYES_LINKCH_MASK       0x1E00u</span></div>
<div class="line"><a name="l02988"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab5c3d1aea627b2c39d9ab1a3aecbf307"> 2988</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CITER_ELINKYES_LINKCH_SHIFT      9u</span></div>
<div class="line"><a name="l02989"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8718e2c8327c6ec7b5ef8ada4dd85608"> 2989</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CITER_ELINKYES_LINKCH_WIDTH      4u</span></div>
<div class="line"><a name="l02990"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga47fecc4224f3fa2dab32ca984510c26e"> 2990</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CITER_ELINKYES_LINKCH(x)         (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_CITER_ELINKYES_LINKCH_SHIFT))&amp;DMA_TCD_CITER_ELINKYES_LINKCH_MASK)</span></div>
<div class="line"><a name="l02991"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7644a297f815c26e69716c9c6bb850fa"> 2991</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CITER_ELINKYES_ELINK_MASK        0x8000u</span></div>
<div class="line"><a name="l02992"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga82a8c685e12ce0d4b3cfaf4943c3ff55"> 2992</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CITER_ELINKYES_ELINK_SHIFT       15u</span></div>
<div class="line"><a name="l02993"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab41fde46311900637f971a2b803337c6"> 2993</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CITER_ELINKYES_ELINK_WIDTH       1u</span></div>
<div class="line"><a name="l02994"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6e4b13753992173e98fceca5d9b70e25"> 2994</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CITER_ELINKYES_ELINK(x)          (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_CITER_ELINKYES_ELINK_SHIFT))&amp;DMA_TCD_CITER_ELINKYES_ELINK_MASK)</span></div>
<div class="line"><a name="l02995"></a><span class="lineno"> 2995</span>&#160;<span class="comment">/* TCD_DLASTSGA Bit Fields */</span></div>
<div class="line"><a name="l02996"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad026fb4066abcf1ebb837dc58dfa99c8"> 2996</a></span>&#160;<span class="preprocessor">#define DMA_TCD_DLASTSGA_DLASTSGA_MASK           0xFFFFFFFFu</span></div>
<div class="line"><a name="l02997"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf0c68463548c2c86f402d824d2f0bf05"> 2997</a></span>&#160;<span class="preprocessor">#define DMA_TCD_DLASTSGA_DLASTSGA_SHIFT          0u</span></div>
<div class="line"><a name="l02998"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5148d579729542acacd77f526277b2e0"> 2998</a></span>&#160;<span class="preprocessor">#define DMA_TCD_DLASTSGA_DLASTSGA_WIDTH          32u</span></div>
<div class="line"><a name="l02999"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga535273323903d48fd7d564ad820d41cf"> 2999</a></span>&#160;<span class="preprocessor">#define DMA_TCD_DLASTSGA_DLASTSGA(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_TCD_DLASTSGA_DLASTSGA_SHIFT))&amp;DMA_TCD_DLASTSGA_DLASTSGA_MASK)</span></div>
<div class="line"><a name="l03000"></a><span class="lineno"> 3000</span>&#160;<span class="comment">/* TCD_CSR Bit Fields */</span></div>
<div class="line"><a name="l03001"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad021c90cb0fd3e287324f6deb1dd1627"> 3001</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_START_MASK                   0x1u</span></div>
<div class="line"><a name="l03002"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga966c744d6b89aa4d814f0a3f5051beb5"> 3002</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_START_SHIFT                  0u</span></div>
<div class="line"><a name="l03003"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gafd4f0d8df052fc373f7bf3cf297dcb8e"> 3003</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_START_WIDTH                  1u</span></div>
<div class="line"><a name="l03004"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga83e33d8d168a3d03cd84d03cc407fbc9"> 3004</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_START(x)                     (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_CSR_START_SHIFT))&amp;DMA_TCD_CSR_START_MASK)</span></div>
<div class="line"><a name="l03005"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa668e7e3e30c76c0e491f28c771c3632"> 3005</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_INTMAJOR_MASK                0x2u</span></div>
<div class="line"><a name="l03006"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad7fb1407135616983b4e797ca2a03d77"> 3006</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_INTMAJOR_SHIFT               1u</span></div>
<div class="line"><a name="l03007"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa88944bd756fd14c068b82c5fd858841"> 3007</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_INTMAJOR_WIDTH               1u</span></div>
<div class="line"><a name="l03008"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2aca1a79eae082535c8f6dff7a59c65d"> 3008</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_INTMAJOR(x)                  (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_CSR_INTMAJOR_SHIFT))&amp;DMA_TCD_CSR_INTMAJOR_MASK)</span></div>
<div class="line"><a name="l03009"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0d127bf21b85338187e46b905e898dc0"> 3009</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_INTHALF_MASK                 0x4u</span></div>
<div class="line"><a name="l03010"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga88355a4d8730dd67881514317fe3b433"> 3010</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_INTHALF_SHIFT                2u</span></div>
<div class="line"><a name="l03011"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9ca1cd44aa87b39b8277d0fabbebabc2"> 3011</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_INTHALF_WIDTH                1u</span></div>
<div class="line"><a name="l03012"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad43068ce88a6d201cae6b5620a03473e"> 3012</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_INTHALF(x)                   (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_CSR_INTHALF_SHIFT))&amp;DMA_TCD_CSR_INTHALF_MASK)</span></div>
<div class="line"><a name="l03013"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5966a4b60b15c12cf0ab64a26129a03c"> 3013</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_DREQ_MASK                    0x8u</span></div>
<div class="line"><a name="l03014"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf3229f86ad39be0f452c32955aa60676"> 3014</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_DREQ_SHIFT                   3u</span></div>
<div class="line"><a name="l03015"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7c92fb16df6837a3b4cc65e04d84d737"> 3015</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_DREQ_WIDTH                   1u</span></div>
<div class="line"><a name="l03016"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga075f0e26bed7955429b479150e2d7d96"> 3016</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_DREQ(x)                      (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_CSR_DREQ_SHIFT))&amp;DMA_TCD_CSR_DREQ_MASK)</span></div>
<div class="line"><a name="l03017"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad6f7b54c407d57dbe2120152f20b5044"> 3017</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_ESG_MASK                     0x10u</span></div>
<div class="line"><a name="l03018"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2c950e03018f40da23c866072f5db947"> 3018</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_ESG_SHIFT                    4u</span></div>
<div class="line"><a name="l03019"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae672c66385fb557d94eda64191cdb18d"> 3019</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_ESG_WIDTH                    1u</span></div>
<div class="line"><a name="l03020"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab9d3a4268597df6288471b3644473ee8"> 3020</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_ESG(x)                       (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_CSR_ESG_SHIFT))&amp;DMA_TCD_CSR_ESG_MASK)</span></div>
<div class="line"><a name="l03021"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga237d82273508bd07fb307a803c439dd6"> 3021</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_MAJORELINK_MASK              0x20u</span></div>
<div class="line"><a name="l03022"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3ce93ef724ee8cd8b2ce0e11750984b8"> 3022</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_MAJORELINK_SHIFT             5u</span></div>
<div class="line"><a name="l03023"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadec83c80405171ca3660b3d0c189b853"> 3023</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_MAJORELINK_WIDTH             1u</span></div>
<div class="line"><a name="l03024"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga519263b95095a64a96b908bfc9e7d11a"> 3024</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_MAJORELINK(x)                (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_CSR_MAJORELINK_SHIFT))&amp;DMA_TCD_CSR_MAJORELINK_MASK)</span></div>
<div class="line"><a name="l03025"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga74531b3fd1102e23eba076c6f5db6ceb"> 3025</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_ACTIVE_MASK                  0x40u</span></div>
<div class="line"><a name="l03026"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa8cdf9acf40ae6988e6ad3ad27cb60d2"> 3026</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_ACTIVE_SHIFT                 6u</span></div>
<div class="line"><a name="l03027"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1b9f8a26d63817dda8846b9a1d58d1f4"> 3027</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_ACTIVE_WIDTH                 1u</span></div>
<div class="line"><a name="l03028"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa169e7132d10de91f223c78c415a3c74"> 3028</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_ACTIVE(x)                    (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_CSR_ACTIVE_SHIFT))&amp;DMA_TCD_CSR_ACTIVE_MASK)</span></div>
<div class="line"><a name="l03029"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0f479d57677a00add4f44a86bba7d8e2"> 3029</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_DONE_MASK                    0x80u</span></div>
<div class="line"><a name="l03030"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga71f38a975a6ae395aba4da7ae7581b96"> 3030</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_DONE_SHIFT                   7u</span></div>
<div class="line"><a name="l03031"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae925424e7a46d42f3b328a36f468da87"> 3031</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_DONE_WIDTH                   1u</span></div>
<div class="line"><a name="l03032"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaba0bb8c8bc4b1ab66d8cf113ca6c728d"> 3032</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_DONE(x)                      (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_CSR_DONE_SHIFT))&amp;DMA_TCD_CSR_DONE_MASK)</span></div>
<div class="line"><a name="l03033"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaff967746a7534aaf76ef5c41b7a42074"> 3033</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_MAJORLINKCH_MASK             0xF00u</span></div>
<div class="line"><a name="l03034"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadbc01c759612465fbe18cf46c86952d1"> 3034</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_MAJORLINKCH_SHIFT            8u</span></div>
<div class="line"><a name="l03035"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa651ee68b341ff21863ba0913235e3f7"> 3035</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_MAJORLINKCH_WIDTH            4u</span></div>
<div class="line"><a name="l03036"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6ffdbcc3654dd0d48750334f51590694"> 3036</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_MAJORLINKCH(x)               (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_CSR_MAJORLINKCH_SHIFT))&amp;DMA_TCD_CSR_MAJORLINKCH_MASK)</span></div>
<div class="line"><a name="l03037"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaabd7550293882551ef881043ff41f228"> 3037</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_BWC_MASK                     0xC000u</span></div>
<div class="line"><a name="l03038"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2b5603083d8355cdc6f6e90f55e6824e"> 3038</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_BWC_SHIFT                    14u</span></div>
<div class="line"><a name="l03039"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga09d6c48fec0e911219957ef1eff8f455"> 3039</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_BWC_WIDTH                    2u</span></div>
<div class="line"><a name="l03040"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf7db762c770fd8067075dfc6766b41a3"> 3040</a></span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_BWC(x)                       (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_CSR_BWC_SHIFT))&amp;DMA_TCD_CSR_BWC_MASK)</span></div>
<div class="line"><a name="l03041"></a><span class="lineno"> 3041</span>&#160;<span class="comment">/* TCD_BITER_ELINKNO Bit Fields */</span></div>
<div class="line"><a name="l03042"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga293c68087119ecb66448cc9becd00c46"> 3042</a></span>&#160;<span class="preprocessor">#define DMA_TCD_BITER_ELINKNO_BITER_MASK         0x7FFFu</span></div>
<div class="line"><a name="l03043"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0bc3767db214c82a8f204d9527862bf0"> 3043</a></span>&#160;<span class="preprocessor">#define DMA_TCD_BITER_ELINKNO_BITER_SHIFT        0u</span></div>
<div class="line"><a name="l03044"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaae7df46cc0f96da22ee3e67a5c809db9"> 3044</a></span>&#160;<span class="preprocessor">#define DMA_TCD_BITER_ELINKNO_BITER_WIDTH        15u</span></div>
<div class="line"><a name="l03045"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga14494f7d1bfe74abe1cad7ea79fef7ed"> 3045</a></span>&#160;<span class="preprocessor">#define DMA_TCD_BITER_ELINKNO_BITER(x)           (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_BITER_ELINKNO_BITER_SHIFT))&amp;DMA_TCD_BITER_ELINKNO_BITER_MASK)</span></div>
<div class="line"><a name="l03046"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga783b6216fba64f407dfde3b08efa362a"> 3046</a></span>&#160;<span class="preprocessor">#define DMA_TCD_BITER_ELINKNO_ELINK_MASK         0x8000u</span></div>
<div class="line"><a name="l03047"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab600e1bb7a7fc5c584dea457a99796d7"> 3047</a></span>&#160;<span class="preprocessor">#define DMA_TCD_BITER_ELINKNO_ELINK_SHIFT        15u</span></div>
<div class="line"><a name="l03048"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2b25b0f804fe53c600268c875b85d0d9"> 3048</a></span>&#160;<span class="preprocessor">#define DMA_TCD_BITER_ELINKNO_ELINK_WIDTH        1u</span></div>
<div class="line"><a name="l03049"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8d568a205293d3ad85f9af28741874f3"> 3049</a></span>&#160;<span class="preprocessor">#define DMA_TCD_BITER_ELINKNO_ELINK(x)           (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_BITER_ELINKNO_ELINK_SHIFT))&amp;DMA_TCD_BITER_ELINKNO_ELINK_MASK)</span></div>
<div class="line"><a name="l03050"></a><span class="lineno"> 3050</span>&#160;<span class="comment">/* TCD_BITER_ELINKYES Bit Fields */</span></div>
<div class="line"><a name="l03051"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaacde94247621333840b0caaa795a9242"> 3051</a></span>&#160;<span class="preprocessor">#define DMA_TCD_BITER_ELINKYES_BITER_MASK        0x1FFu</span></div>
<div class="line"><a name="l03052"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac082ce767a5d0b90b94971d887e8b687"> 3052</a></span>&#160;<span class="preprocessor">#define DMA_TCD_BITER_ELINKYES_BITER_SHIFT       0u</span></div>
<div class="line"><a name="l03053"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3768b66a469026a40d46dc02c51a8bb0"> 3053</a></span>&#160;<span class="preprocessor">#define DMA_TCD_BITER_ELINKYES_BITER_WIDTH       9u</span></div>
<div class="line"><a name="l03054"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gacdd6b8d914881db503b1558cf91d5dd3"> 3054</a></span>&#160;<span class="preprocessor">#define DMA_TCD_BITER_ELINKYES_BITER(x)          (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_BITER_ELINKYES_BITER_SHIFT))&amp;DMA_TCD_BITER_ELINKYES_BITER_MASK)</span></div>
<div class="line"><a name="l03055"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga46e5c4c878c61808bf84e223b78f36a9"> 3055</a></span>&#160;<span class="preprocessor">#define DMA_TCD_BITER_ELINKYES_LINKCH_MASK       0x1E00u</span></div>
<div class="line"><a name="l03056"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7bc96b0f62a76353af775dfce382cc89"> 3056</a></span>&#160;<span class="preprocessor">#define DMA_TCD_BITER_ELINKYES_LINKCH_SHIFT      9u</span></div>
<div class="line"><a name="l03057"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gafe8c6d6dd466359a6d43e732a483a918"> 3057</a></span>&#160;<span class="preprocessor">#define DMA_TCD_BITER_ELINKYES_LINKCH_WIDTH      4u</span></div>
<div class="line"><a name="l03058"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga244631ffc15e24fc5a00eddd4e12b217"> 3058</a></span>&#160;<span class="preprocessor">#define DMA_TCD_BITER_ELINKYES_LINKCH(x)         (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_BITER_ELINKYES_LINKCH_SHIFT))&amp;DMA_TCD_BITER_ELINKYES_LINKCH_MASK)</span></div>
<div class="line"><a name="l03059"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8e4fb485fa76da04a7748681812f14a8"> 3059</a></span>&#160;<span class="preprocessor">#define DMA_TCD_BITER_ELINKYES_ELINK_MASK        0x8000u</span></div>
<div class="line"><a name="l03060"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga529578c97f45e5a39b3e9672624c5e96"> 3060</a></span>&#160;<span class="preprocessor">#define DMA_TCD_BITER_ELINKYES_ELINK_SHIFT       15u</span></div>
<div class="line"><a name="l03061"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6d580e52e0f7b38fe4321e48f7e9eea9"> 3061</a></span>&#160;<span class="preprocessor">#define DMA_TCD_BITER_ELINKYES_ELINK_WIDTH       1u</span></div>
<div class="line"><a name="l03062"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5390cd4514a9754271098408dcfba79c"> 3062</a></span>&#160;<span class="preprocessor">#define DMA_TCD_BITER_ELINKYES_ELINK(x)          (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_BITER_ELINKYES_ELINK_SHIFT))&amp;DMA_TCD_BITER_ELINKYES_ELINK_MASK)</span></div>
<div class="line"><a name="l03063"></a><span class="lineno"> 3063</span>&#160; <span class="comment">/* end of group DMA_Register_Masks */</span></div>
<div class="line"><a name="l03067"></a><span class="lineno"> 3067</span>&#160; </div>
<div class="line"><a name="l03068"></a><span class="lineno"> 3068</span>&#160; <span class="comment">/* end of group DMA_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l03072"></a><span class="lineno"> 3072</span>&#160; </div>
<div class="line"><a name="l03073"></a><span class="lineno"> 3073</span>&#160; </div>
<div class="line"><a name="l03074"></a><span class="lineno"> 3074</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03075"></a><span class="lineno"> 3075</span>&#160;<span class="comment">   -- DMAMUX Peripheral Access Layer</span></div>
<div class="line"><a name="l03076"></a><span class="lineno"> 3076</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03077"></a><span class="lineno"> 3077</span>&#160; </div>
<div class="line"><a name="l03085"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___peripheral___access___layer.html#ga142bd4d929a1397622dd8a716558f3bb"> 3085</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_COUNT                       4u</span></div>
<div class="line"><a name="l03086"></a><span class="lineno"> 3086</span>&#160; </div>
<div class="line"><a name="l03088"></a><span class="lineno"><a class="line" href="struct_d_m_a_m_u_x___type.html"> 3088</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l03089"></a><span class="lineno"><a class="line" href="struct_d_m_a_m_u_x___type.html#a91c7f342ae0f9a11ed8cbed6a59cceb9"> 3089</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CHCFG[<a class="code" href="group___d_m_a_m_u_x___peripheral___access___layer.html#ga142bd4d929a1397622dd8a716558f3bb">DMAMUX_CHCFG_COUNT</a>];          </div>
<div class="line"><a name="l03090"></a><span class="lineno"> 3090</span>&#160;} <a class="code" href="struct_d_m_a_m_u_x___type.html">DMAMUX_Type</a>, *<a class="code" href="group___d_m_a_m_u_x___peripheral___access___layer.html#ga4af0bb6fbf66335c4e98bec5cc0b8055">DMAMUX_MemMapPtr</a>;</div>
<div class="line"><a name="l03091"></a><span class="lineno"> 3091</span>&#160; </div>
<div class="line"><a name="l03093"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___peripheral___access___layer.html#ga07914503bd9fb49a1279edcfa3d2d2c3"> 3093</a></span>&#160;<span class="preprocessor">#define DMAMUX_INSTANCE_COUNT                    (1u)</span></div>
<div class="line"><a name="l03094"></a><span class="lineno"> 3094</span>&#160; </div>
<div class="line"><a name="l03095"></a><span class="lineno"> 3095</span>&#160; </div>
<div class="line"><a name="l03096"></a><span class="lineno"> 3096</span>&#160;<span class="comment">/* DMAMUX - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l03098"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___peripheral___access___layer.html#gab59b16200deae0e15cd58d322b7cc75b"> 3098</a></span>&#160;<span class="preprocessor">#define DMAMUX_BASE                              (0x40021000u)</span></div>
<div class="line"><a name="l03099"></a><span class="lineno"> 3099</span>&#160; </div>
<div class="line"><a name="l03100"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___peripheral___access___layer.html#ga0b7b7bd666a76aa791434bb59ea03693"> 3100</a></span>&#160;<span class="preprocessor">#define DMAMUX                                   ((DMAMUX_Type *)DMAMUX_BASE)</span></div>
<div class="line"><a name="l03101"></a><span class="lineno"> 3101</span>&#160; </div>
<div class="line"><a name="l03102"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___peripheral___access___layer.html#ga829aeb2ec17eff9c9fa684315a70bc2a"> 3102</a></span>&#160;<span class="preprocessor">#define DMAMUX_BASE_ADDRS                        { DMAMUX_BASE }</span></div>
<div class="line"><a name="l03103"></a><span class="lineno"> 3103</span>&#160; </div>
<div class="line"><a name="l03104"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___peripheral___access___layer.html#gaad218c12978071501dc2899f0624de4b"> 3104</a></span>&#160;<span class="preprocessor">#define DMAMUX_BASE_PTRS                         { DMAMUX }</span></div>
<div class="line"><a name="l03105"></a><span class="lineno"> 3105</span>&#160; </div>
<div class="line"><a name="l03106"></a><span class="lineno"> 3106</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03107"></a><span class="lineno"> 3107</span>&#160;<span class="comment">   -- DMAMUX Register Masks</span></div>
<div class="line"><a name="l03108"></a><span class="lineno"> 3108</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03109"></a><span class="lineno"> 3109</span>&#160; </div>
<div class="line"><a name="l03115"></a><span class="lineno"> 3115</span>&#160;<span class="comment">/* CHCFG Bit Fields */</span></div>
<div class="line"><a name="l03116"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#ga35b279ba0b1c9e817901494cdac305c5"> 3116</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_SOURCE_MASK                 0x3Fu</span></div>
<div class="line"><a name="l03117"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#gac2b7553c4599d8e919750598dd03f8a3"> 3117</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_SOURCE_SHIFT                0u</span></div>
<div class="line"><a name="l03118"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#ga9b947a126e06365ad99d034bc2b83a9f"> 3118</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_SOURCE_WIDTH                6u</span></div>
<div class="line"><a name="l03119"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#ga26ed125b670223f11ea326335729bb9b"> 3119</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_SOURCE(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;DMAMUX_CHCFG_SOURCE_SHIFT))&amp;DMAMUX_CHCFG_SOURCE_MASK)</span></div>
<div class="line"><a name="l03120"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#gafd2b6158f86bedffb640e73c40cdd0f5"> 3120</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_TRIG_MASK                   0x40u</span></div>
<div class="line"><a name="l03121"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#ga714a6b142fde49d701e3f624bb2417e1"> 3121</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_TRIG_SHIFT                  6u</span></div>
<div class="line"><a name="l03122"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#ga4347d4c10306b9fe0312c3177663037c"> 3122</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_TRIG_WIDTH                  1u</span></div>
<div class="line"><a name="l03123"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#ga7f31af225c1b0eca76b430ba76b5e516"> 3123</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_TRIG(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;DMAMUX_CHCFG_TRIG_SHIFT))&amp;DMAMUX_CHCFG_TRIG_MASK)</span></div>
<div class="line"><a name="l03124"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#ga311ccb0a9a00f29da44f8c41b33ba79f"> 3124</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_ENBL_MASK                   0x80u</span></div>
<div class="line"><a name="l03125"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#ga23d6f41370761b5c68e4d49f419aaee9"> 3125</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_ENBL_SHIFT                  7u</span></div>
<div class="line"><a name="l03126"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#ga57ded2f46a334c71662b5d66ce04ec5f"> 3126</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_ENBL_WIDTH                  1u</span></div>
<div class="line"><a name="l03127"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#gaa2db13a0c108bf15d36830b42495686c"> 3127</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_ENBL(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;DMAMUX_CHCFG_ENBL_SHIFT))&amp;DMAMUX_CHCFG_ENBL_MASK)</span></div>
<div class="line"><a name="l03128"></a><span class="lineno"> 3128</span>&#160; <span class="comment">/* end of group DMAMUX_Register_Masks */</span></div>
<div class="line"><a name="l03132"></a><span class="lineno"> 3132</span>&#160; </div>
<div class="line"><a name="l03133"></a><span class="lineno"> 3133</span>&#160; <span class="comment">/* end of group DMAMUX_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l03137"></a><span class="lineno"> 3137</span>&#160; </div>
<div class="line"><a name="l03138"></a><span class="lineno"> 3138</span>&#160; </div>
<div class="line"><a name="l03139"></a><span class="lineno"> 3139</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03140"></a><span class="lineno"> 3140</span>&#160;<span class="comment">   -- EIM Peripheral Access Layer</span></div>
<div class="line"><a name="l03141"></a><span class="lineno"> 3141</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03142"></a><span class="lineno"> 3142</span>&#160; </div>
<div class="line"><a name="l03150"></a><span class="lineno"><a class="line" href="group___e_i_m___peripheral___access___layer.html#ga03c568574945133d2b960a927c8ce874"> 3150</a></span>&#160;<span class="preprocessor">#define EIM_EICHDn_COUNT                         1u</span></div>
<div class="line"><a name="l03151"></a><span class="lineno"> 3151</span>&#160; </div>
<div class="line"><a name="l03153"></a><span class="lineno"><a class="line" href="struct_e_i_m___type.html"> 3153</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l03154"></a><span class="lineno"><a class="line" href="struct_e_i_m___type.html#a6c5e8af79ca9688fe12da1c9f428b0e8"> 3154</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_i_m___type.html#a6c5e8af79ca9688fe12da1c9f428b0e8">EIMCR</a>;                             </div>
<div class="line"><a name="l03155"></a><span class="lineno"><a class="line" href="struct_e_i_m___type.html#a188d87d7129a1eea4dd3829d6c08b471"> 3155</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_i_m___type.html#a188d87d7129a1eea4dd3829d6c08b471">EICHEN</a>;                            </div>
<div class="line"><a name="l03156"></a><span class="lineno"><a class="line" href="struct_e_i_m___type.html#a93603c30143ce4aa2de87be1c9831951"> 3156</a></span>&#160;       uint8_t RESERVED_0[248];</div>
<div class="line"><a name="l03157"></a><span class="lineno"> 3157</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x100, array step: 0x8 */</span></div>
<div class="line"><a name="l03158"></a><span class="lineno"><a class="line" href="struct_e_i_m___type.html#a01cea6ad35bbbb8058c4e726ba01fa48"> 3158</a></span>&#160;    <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_i_m___type.html#a01cea6ad35bbbb8058c4e726ba01fa48">WORD0</a>;                             </div>
<div class="line"><a name="l03159"></a><span class="lineno"><a class="line" href="struct_e_i_m___type.html#a7b3e45152ce683d2e799f84f42efc176"> 3159</a></span>&#160;    <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_i_m___type.html#a7b3e45152ce683d2e799f84f42efc176">WORD1</a>;                             </div>
<div class="line"><a name="l03160"></a><span class="lineno"> 3160</span>&#160;  } EICHDn[<a class="code" href="group___e_i_m___peripheral___access___layer.html#ga03c568574945133d2b960a927c8ce874">EIM_EICHDn_COUNT</a>];</div>
<div class="line"><a name="l03161"></a><span class="lineno"> 3161</span>&#160;} <a class="code" href="struct_e_i_m___type.html">EIM_Type</a>, *<a class="code" href="group___e_i_m___peripheral___access___layer.html#ga14ec9dbd440b5b1ed87dea109e9e5d0a">EIM_MemMapPtr</a>;</div>
<div class="line"><a name="l03162"></a><span class="lineno"> 3162</span>&#160; </div>
<div class="line"><a name="l03164"></a><span class="lineno"><a class="line" href="group___e_i_m___peripheral___access___layer.html#ga76504c76ea58dab6cbdfde360b4bc82d"> 3164</a></span>&#160;<span class="preprocessor">#define EIM_INSTANCE_COUNT                       (1u)</span></div>
<div class="line"><a name="l03165"></a><span class="lineno"> 3165</span>&#160; </div>
<div class="line"><a name="l03166"></a><span class="lineno"> 3166</span>&#160; </div>
<div class="line"><a name="l03167"></a><span class="lineno"> 3167</span>&#160;<span class="comment">/* EIM - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l03169"></a><span class="lineno"><a class="line" href="group___e_i_m___peripheral___access___layer.html#gaac6f34c594651f3c6b972f39b8a9cfd8"> 3169</a></span>&#160;<span class="preprocessor">#define EIM_BASE                                 (0x40019000u)</span></div>
<div class="line"><a name="l03170"></a><span class="lineno"> 3170</span>&#160; </div>
<div class="line"><a name="l03171"></a><span class="lineno"><a class="line" href="group___e_i_m___peripheral___access___layer.html#ga515ffe371fee67f0749a4ffcb6b6bd17"> 3171</a></span>&#160;<span class="preprocessor">#define EIM                                      ((EIM_Type *)EIM_BASE)</span></div>
<div class="line"><a name="l03172"></a><span class="lineno"> 3172</span>&#160; </div>
<div class="line"><a name="l03173"></a><span class="lineno"><a class="line" href="group___e_i_m___peripheral___access___layer.html#ga03d2f55edaa8c90646295971c54d2e0c"> 3173</a></span>&#160;<span class="preprocessor">#define EIM_BASE_ADDRS                           { EIM_BASE }</span></div>
<div class="line"><a name="l03174"></a><span class="lineno"> 3174</span>&#160; </div>
<div class="line"><a name="l03175"></a><span class="lineno"><a class="line" href="group___e_i_m___peripheral___access___layer.html#gad495b56202d874e6e8211eac4b8b03e3"> 3175</a></span>&#160;<span class="preprocessor">#define EIM_BASE_PTRS                            { EIM }</span></div>
<div class="line"><a name="l03176"></a><span class="lineno"> 3176</span>&#160; </div>
<div class="line"><a name="l03177"></a><span class="lineno"> 3177</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03178"></a><span class="lineno"> 3178</span>&#160;<span class="comment">   -- EIM Register Masks</span></div>
<div class="line"><a name="l03179"></a><span class="lineno"> 3179</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03180"></a><span class="lineno"> 3180</span>&#160; </div>
<div class="line"><a name="l03186"></a><span class="lineno"> 3186</span>&#160;<span class="comment">/* EIMCR Bit Fields */</span></div>
<div class="line"><a name="l03187"></a><span class="lineno"><a class="line" href="group___e_i_m___register___masks.html#ga2b6d24211a51a3e78d74c1985e971677"> 3187</a></span>&#160;<span class="preprocessor">#define EIM_EIMCR_GEIEN_MASK                     0x1u</span></div>
<div class="line"><a name="l03188"></a><span class="lineno"><a class="line" href="group___e_i_m___register___masks.html#ga8b3b958a029d31a34d50e765429f3caa"> 3188</a></span>&#160;<span class="preprocessor">#define EIM_EIMCR_GEIEN_SHIFT                    0u</span></div>
<div class="line"><a name="l03189"></a><span class="lineno"><a class="line" href="group___e_i_m___register___masks.html#gaf6a859b1f4bc5540d7abfa6cc9e492ec"> 3189</a></span>&#160;<span class="preprocessor">#define EIM_EIMCR_GEIEN_WIDTH                    1u</span></div>
<div class="line"><a name="l03190"></a><span class="lineno"><a class="line" href="group___e_i_m___register___masks.html#ga4007b673a29842491c52d6ddd5a69652"> 3190</a></span>&#160;<span class="preprocessor">#define EIM_EIMCR_GEIEN(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;EIM_EIMCR_GEIEN_SHIFT))&amp;EIM_EIMCR_GEIEN_MASK)</span></div>
<div class="line"><a name="l03191"></a><span class="lineno"> 3191</span>&#160;<span class="comment">/* EICHEN Bit Fields */</span></div>
<div class="line"><a name="l03192"></a><span class="lineno"><a class="line" href="group___e_i_m___register___masks.html#gaae751fbdf5dc3453679d8ffd8dc3f27b"> 3192</a></span>&#160;<span class="preprocessor">#define EIM_EICHEN_EICH0EN_MASK                  0x80000000u</span></div>
<div class="line"><a name="l03193"></a><span class="lineno"><a class="line" href="group___e_i_m___register___masks.html#ga6eb14a633114845729fd88d49d640371"> 3193</a></span>&#160;<span class="preprocessor">#define EIM_EICHEN_EICH0EN_SHIFT                 31u</span></div>
<div class="line"><a name="l03194"></a><span class="lineno"><a class="line" href="group___e_i_m___register___masks.html#gaa6689df01f684b512ac0346d6584cb73"> 3194</a></span>&#160;<span class="preprocessor">#define EIM_EICHEN_EICH0EN_WIDTH                 1u</span></div>
<div class="line"><a name="l03195"></a><span class="lineno"><a class="line" href="group___e_i_m___register___masks.html#ga9af422a743b9099b529c9c7f938c7ce9"> 3195</a></span>&#160;<span class="preprocessor">#define EIM_EICHEN_EICH0EN(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;EIM_EICHEN_EICH0EN_SHIFT))&amp;EIM_EICHEN_EICH0EN_MASK)</span></div>
<div class="line"><a name="l03196"></a><span class="lineno"> 3196</span>&#160;<span class="comment">/* EICHDn_WORD0 Bit Fields */</span></div>
<div class="line"><a name="l03197"></a><span class="lineno"><a class="line" href="group___e_i_m___register___masks.html#ga8a90feb5a9a6c85b86d2c3dfa9f0b672"> 3197</a></span>&#160;<span class="preprocessor">#define EIM_EICHDn_WORD0_CHKBIT_MASK_MASK        0xFE000000u</span></div>
<div class="line"><a name="l03198"></a><span class="lineno"><a class="line" href="group___e_i_m___register___masks.html#ga0091a011799f0c327a6c77b5a0e87b66"> 3198</a></span>&#160;<span class="preprocessor">#define EIM_EICHDn_WORD0_CHKBIT_MASK_SHIFT       25u</span></div>
<div class="line"><a name="l03199"></a><span class="lineno"><a class="line" href="group___e_i_m___register___masks.html#ga5f5530e715638a653878f74f59ebb175"> 3199</a></span>&#160;<span class="preprocessor">#define EIM_EICHDn_WORD0_CHKBIT_MASK_WIDTH       7u</span></div>
<div class="line"><a name="l03200"></a><span class="lineno"><a class="line" href="group___e_i_m___register___masks.html#ga9cc76f134ae143e3707ed5df80e4818a"> 3200</a></span>&#160;<span class="preprocessor">#define EIM_EICHDn_WORD0_CHKBIT_MASK(x)          (((uint32_t)(((uint32_t)(x))&lt;&lt;EIM_EICHDn_WORD0_CHKBIT_MASK_SHIFT))&amp;EIM_EICHDn_WORD0_CHKBIT_MASK_MASK)</span></div>
<div class="line"><a name="l03201"></a><span class="lineno"> 3201</span>&#160;<span class="comment">/* EICHDn_WORD1 Bit Fields */</span></div>
<div class="line"><a name="l03202"></a><span class="lineno"><a class="line" href="group___e_i_m___register___masks.html#ga6efada34bd7a513f72e20a05f185308c"> 3202</a></span>&#160;<span class="preprocessor">#define EIM_EICHDn_WORD1_B0_3DATA_MASK_MASK      0xFFFFFFFFu</span></div>
<div class="line"><a name="l03203"></a><span class="lineno"><a class="line" href="group___e_i_m___register___masks.html#ga1769fff63fc00d389ee9d1ae4d023a42"> 3203</a></span>&#160;<span class="preprocessor">#define EIM_EICHDn_WORD1_B0_3DATA_MASK_SHIFT     0u</span></div>
<div class="line"><a name="l03204"></a><span class="lineno"><a class="line" href="group___e_i_m___register___masks.html#gacbcb2273b64cd2c1d5e9ad0ff9b8ac8c"> 3204</a></span>&#160;<span class="preprocessor">#define EIM_EICHDn_WORD1_B0_3DATA_MASK_WIDTH     32u</span></div>
<div class="line"><a name="l03205"></a><span class="lineno"><a class="line" href="group___e_i_m___register___masks.html#gaa00ab7f4651214082f16893e39f135dc"> 3205</a></span>&#160;<span class="preprocessor">#define EIM_EICHDn_WORD1_B0_3DATA_MASK(x)        (((uint32_t)(((uint32_t)(x))&lt;&lt;EIM_EICHDn_WORD1_B0_3DATA_MASK_SHIFT))&amp;EIM_EICHDn_WORD1_B0_3DATA_MASK_MASK)</span></div>
<div class="line"><a name="l03206"></a><span class="lineno"> 3206</span>&#160; <span class="comment">/* end of group EIM_Register_Masks */</span></div>
<div class="line"><a name="l03210"></a><span class="lineno"> 3210</span>&#160; </div>
<div class="line"><a name="l03211"></a><span class="lineno"> 3211</span>&#160; <span class="comment">/* end of group EIM_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l03215"></a><span class="lineno"> 3215</span>&#160; </div>
<div class="line"><a name="l03216"></a><span class="lineno"> 3216</span>&#160; </div>
<div class="line"><a name="l03217"></a><span class="lineno"> 3217</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03218"></a><span class="lineno"> 3218</span>&#160;<span class="comment">   -- ERM Peripheral Access Layer</span></div>
<div class="line"><a name="l03219"></a><span class="lineno"> 3219</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03220"></a><span class="lineno"> 3220</span>&#160; </div>
<div class="line"><a name="l03228"></a><span class="lineno"><a class="line" href="group___e_r_m___peripheral___access___layer.html#ga9931843f4ffe70302ff8aa5fc438f15a"> 3228</a></span>&#160;<span class="preprocessor">#define ERM_EARn_COUNT                           1u</span></div>
<div class="line"><a name="l03229"></a><span class="lineno"> 3229</span>&#160; </div>
<div class="line"><a name="l03231"></a><span class="lineno"><a class="line" href="struct_e_r_m___type.html"> 3231</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l03232"></a><span class="lineno"><a class="line" href="struct_e_r_m___type.html#a9a2b37d7ed0f5d63b64020ddbb8a7020"> 3232</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_r_m___type.html#a9a2b37d7ed0f5d63b64020ddbb8a7020">CR0</a>;                               </div>
<div class="line"><a name="l03233"></a><span class="lineno"><a class="line" href="struct_e_r_m___type.html#a71e06f390ac000ae1261755a6f6db58e"> 3233</a></span>&#160;       uint8_t RESERVED_0[12];</div>
<div class="line"><a name="l03234"></a><span class="lineno"><a class="line" href="struct_e_r_m___type.html#a5fcc3aaddd7bae466e506fe4916565ab"> 3234</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_r_m___type.html#a5fcc3aaddd7bae466e506fe4916565ab">SR0</a>;                               </div>
<div class="line"><a name="l03235"></a><span class="lineno"><a class="line" href="struct_e_r_m___type.html#af2c7f47e3359bbc2e0964e77a53322fc"> 3235</a></span>&#160;       uint8_t RESERVED_1[236];</div>
<div class="line"><a name="l03236"></a><span class="lineno"><a class="line" href="struct_e_r_m___type.html#a063f9f6f4585c81c915262090fc99322"> 3236</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t EARn[<a class="code" href="group___e_r_m___peripheral___access___layer.html#ga9931843f4ffe70302ff8aa5fc438f15a">ERM_EARn_COUNT</a>];              </div>
<div class="line"><a name="l03237"></a><span class="lineno"> 3237</span>&#160;} <a class="code" href="struct_e_r_m___type.html">ERM_Type</a>, *<a class="code" href="group___e_r_m___peripheral___access___layer.html#ga00b04fa1d6315ec7d27691bb82b94025">ERM_MemMapPtr</a>;</div>
<div class="line"><a name="l03238"></a><span class="lineno"> 3238</span>&#160; </div>
<div class="line"><a name="l03240"></a><span class="lineno"><a class="line" href="group___e_r_m___peripheral___access___layer.html#gacf952fe88f8edea8a1dfed0e7ed3bec2"> 3240</a></span>&#160;<span class="preprocessor">#define ERM_INSTANCE_COUNT                       (1u)</span></div>
<div class="line"><a name="l03241"></a><span class="lineno"> 3241</span>&#160; </div>
<div class="line"><a name="l03242"></a><span class="lineno"> 3242</span>&#160; </div>
<div class="line"><a name="l03243"></a><span class="lineno"> 3243</span>&#160;<span class="comment">/* ERM - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l03245"></a><span class="lineno"><a class="line" href="group___e_r_m___peripheral___access___layer.html#gabd54b314b168bb0aa50aec1c8d2aa126"> 3245</a></span>&#160;<span class="preprocessor">#define ERM_BASE                                 (0x40018000u)</span></div>
<div class="line"><a name="l03246"></a><span class="lineno"> 3246</span>&#160; </div>
<div class="line"><a name="l03247"></a><span class="lineno"><a class="line" href="group___e_r_m___peripheral___access___layer.html#ga90d6a9e55fc1e6153acaa258590b4836"> 3247</a></span>&#160;<span class="preprocessor">#define ERM                                      ((ERM_Type *)ERM_BASE)</span></div>
<div class="line"><a name="l03248"></a><span class="lineno"> 3248</span>&#160; </div>
<div class="line"><a name="l03249"></a><span class="lineno"><a class="line" href="group___e_r_m___peripheral___access___layer.html#ga0e0c5c56b8794fe0c7dc7e25e3c9a598"> 3249</a></span>&#160;<span class="preprocessor">#define ERM_BASE_ADDRS                           { ERM_BASE }</span></div>
<div class="line"><a name="l03250"></a><span class="lineno"> 3250</span>&#160; </div>
<div class="line"><a name="l03251"></a><span class="lineno"><a class="line" href="group___e_r_m___peripheral___access___layer.html#ga23f29b0d5948d6bec97775b4e381c923"> 3251</a></span>&#160;<span class="preprocessor">#define ERM_BASE_PTRS                            { ERM }</span></div>
<div class="line"><a name="l03252"></a><span class="lineno"> 3252</span>&#160; </div>
<div class="line"><a name="l03253"></a><span class="lineno"><a class="line" href="group___e_r_m___peripheral___access___layer.html#ga45edb4f1d3692e6048480e8df3c8a4b1"> 3253</a></span>&#160;<span class="preprocessor">#define ERM_IRQS_ARR_COUNT                       (2u)</span></div>
<div class="line"><a name="l03254"></a><span class="lineno"> 3254</span>&#160; </div>
<div class="line"><a name="l03255"></a><span class="lineno"><a class="line" href="group___e_r_m___peripheral___access___layer.html#ga476cd540d2cb8fce29898c1507ba770b"> 3255</a></span>&#160;<span class="preprocessor">#define ERM_SINGLE_IRQS_CH_COUNT                 (1u)</span></div>
<div class="line"><a name="l03256"></a><span class="lineno"> 3256</span>&#160; </div>
<div class="line"><a name="l03257"></a><span class="lineno"><a class="line" href="group___e_r_m___peripheral___access___layer.html#gae443e4c5239886847d6507998fae5151"> 3257</a></span>&#160;<span class="preprocessor">#define ERM_DOUBLE_IRQS_CH_COUNT                 (1u)</span></div>
<div class="line"><a name="l03258"></a><span class="lineno"> 3258</span>&#160; </div>
<div class="line"><a name="l03259"></a><span class="lineno"><a class="line" href="group___e_r_m___peripheral___access___layer.html#ga44aa89484b6de82a893b4624641ee965"> 3259</a></span>&#160;<span class="preprocessor">#define ERM_SINGLE_IRQS                          { ERM_fault_IRQn }</span></div>
<div class="line"><a name="l03260"></a><span class="lineno"><a class="line" href="group___e_r_m___peripheral___access___layer.html#ga15ccd08175036b3521807b3c5b6a6246"> 3260</a></span>&#160;<span class="preprocessor">#define ERM_DOUBLE_IRQS                          { ERM_fault_IRQn }</span></div>
<div class="line"><a name="l03261"></a><span class="lineno"> 3261</span>&#160; </div>
<div class="line"><a name="l03262"></a><span class="lineno"> 3262</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03263"></a><span class="lineno"> 3263</span>&#160;<span class="comment">   -- ERM Register Masks</span></div>
<div class="line"><a name="l03264"></a><span class="lineno"> 3264</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03265"></a><span class="lineno"> 3265</span>&#160; </div>
<div class="line"><a name="l03271"></a><span class="lineno"> 3271</span>&#160;<span class="comment">/* CR0 Bit Fields */</span></div>
<div class="line"><a name="l03272"></a><span class="lineno"><a class="line" href="group___e_r_m___register___masks.html#ga084b32e8e784a3d6d9c2d1a7b996ad75"> 3272</a></span>&#160;<span class="preprocessor">#define ERM_CR0_ENCIE0_MASK                      0x40000000u</span></div>
<div class="line"><a name="l03273"></a><span class="lineno"><a class="line" href="group___e_r_m___register___masks.html#gac67f0c209626acb9b05bb3a74f2ed3d2"> 3273</a></span>&#160;<span class="preprocessor">#define ERM_CR0_ENCIE0_SHIFT                     30u</span></div>
<div class="line"><a name="l03274"></a><span class="lineno"><a class="line" href="group___e_r_m___register___masks.html#ga447b89e008ccb12cc14eded4eb201073"> 3274</a></span>&#160;<span class="preprocessor">#define ERM_CR0_ENCIE0_WIDTH                     1u</span></div>
<div class="line"><a name="l03275"></a><span class="lineno"><a class="line" href="group___e_r_m___register___masks.html#ga8f11cd50f70122df0c905eb4aeffebe5"> 3275</a></span>&#160;<span class="preprocessor">#define ERM_CR0_ENCIE0(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ERM_CR0_ENCIE0_SHIFT))&amp;ERM_CR0_ENCIE0_MASK)</span></div>
<div class="line"><a name="l03276"></a><span class="lineno"><a class="line" href="group___e_r_m___register___masks.html#ga98211653615369e2ed1e6a1a9b733a91"> 3276</a></span>&#160;<span class="preprocessor">#define ERM_CR0_ESCIE0_MASK                      0x80000000u</span></div>
<div class="line"><a name="l03277"></a><span class="lineno"><a class="line" href="group___e_r_m___register___masks.html#ga6538a3a9a7d876b067fc6d99781e4d3d"> 3277</a></span>&#160;<span class="preprocessor">#define ERM_CR0_ESCIE0_SHIFT                     31u</span></div>
<div class="line"><a name="l03278"></a><span class="lineno"><a class="line" href="group___e_r_m___register___masks.html#ga4b066d256bd0dd3c93525f1d1dcdfbe8"> 3278</a></span>&#160;<span class="preprocessor">#define ERM_CR0_ESCIE0_WIDTH                     1u</span></div>
<div class="line"><a name="l03279"></a><span class="lineno"><a class="line" href="group___e_r_m___register___masks.html#gaa7ae8044e8f3abf25c2fd005359bae1f"> 3279</a></span>&#160;<span class="preprocessor">#define ERM_CR0_ESCIE0(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ERM_CR0_ESCIE0_SHIFT))&amp;ERM_CR0_ESCIE0_MASK)</span></div>
<div class="line"><a name="l03280"></a><span class="lineno"> 3280</span>&#160;<span class="comment">/* SR0 Bit Fields */</span></div>
<div class="line"><a name="l03281"></a><span class="lineno"><a class="line" href="group___e_r_m___register___masks.html#ga4e49c2072eadd064ccad7b071727b145"> 3281</a></span>&#160;<span class="preprocessor">#define ERM_SR0_NCE0_MASK                        0x40000000u</span></div>
<div class="line"><a name="l03282"></a><span class="lineno"><a class="line" href="group___e_r_m___register___masks.html#gaac659d32326687b0e8d04fa8c4bf3fe6"> 3282</a></span>&#160;<span class="preprocessor">#define ERM_SR0_NCE0_SHIFT                       30u</span></div>
<div class="line"><a name="l03283"></a><span class="lineno"><a class="line" href="group___e_r_m___register___masks.html#ga4d0d85453fa312f24ae015bb574e212e"> 3283</a></span>&#160;<span class="preprocessor">#define ERM_SR0_NCE0_WIDTH                       1u</span></div>
<div class="line"><a name="l03284"></a><span class="lineno"><a class="line" href="group___e_r_m___register___masks.html#gaf43e221a72027dae472172433a4aec7c"> 3284</a></span>&#160;<span class="preprocessor">#define ERM_SR0_NCE0(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ERM_SR0_NCE0_SHIFT))&amp;ERM_SR0_NCE0_MASK)</span></div>
<div class="line"><a name="l03285"></a><span class="lineno"><a class="line" href="group___e_r_m___register___masks.html#ga782e8f220ea82500d1fbecc47ed1aa78"> 3285</a></span>&#160;<span class="preprocessor">#define ERM_SR0_SBC0_MASK                        0x80000000u</span></div>
<div class="line"><a name="l03286"></a><span class="lineno"><a class="line" href="group___e_r_m___register___masks.html#gacde911c9eb0b33d63e4e356c01093978"> 3286</a></span>&#160;<span class="preprocessor">#define ERM_SR0_SBC0_SHIFT                       31u</span></div>
<div class="line"><a name="l03287"></a><span class="lineno"><a class="line" href="group___e_r_m___register___masks.html#ga46fbdcbec75aa6e0f8d917710d68de1e"> 3287</a></span>&#160;<span class="preprocessor">#define ERM_SR0_SBC0_WIDTH                       1u</span></div>
<div class="line"><a name="l03288"></a><span class="lineno"><a class="line" href="group___e_r_m___register___masks.html#ga4032be3f1ded62496f6d57d5091af6ce"> 3288</a></span>&#160;<span class="preprocessor">#define ERM_SR0_SBC0(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ERM_SR0_SBC0_SHIFT))&amp;ERM_SR0_SBC0_MASK)</span></div>
<div class="line"><a name="l03289"></a><span class="lineno"> 3289</span>&#160;<span class="comment">/* EARn Bit Fields */</span></div>
<div class="line"><a name="l03290"></a><span class="lineno"><a class="line" href="group___e_r_m___register___masks.html#ga5726a9b556ab642f6ff4a30f163bf50d"> 3290</a></span>&#160;<span class="preprocessor">#define ERM_EARn_EAR_MASK                        0xFFFFFFFFu</span></div>
<div class="line"><a name="l03291"></a><span class="lineno"><a class="line" href="group___e_r_m___register___masks.html#gaf148ddfbb280eab95d3f569ffc99b2b7"> 3291</a></span>&#160;<span class="preprocessor">#define ERM_EARn_EAR_SHIFT                       0u</span></div>
<div class="line"><a name="l03292"></a><span class="lineno"><a class="line" href="group___e_r_m___register___masks.html#gad621417283adbdede8f38a4e4909e722"> 3292</a></span>&#160;<span class="preprocessor">#define ERM_EARn_EAR_WIDTH                       32u</span></div>
<div class="line"><a name="l03293"></a><span class="lineno"><a class="line" href="group___e_r_m___register___masks.html#ga7c15ca492157d570b831e08a60487aaa"> 3293</a></span>&#160;<span class="preprocessor">#define ERM_EARn_EAR(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ERM_EARn_EAR_SHIFT))&amp;ERM_EARn_EAR_MASK)</span></div>
<div class="line"><a name="l03294"></a><span class="lineno"> 3294</span>&#160; <span class="comment">/* end of group ERM_Register_Masks */</span></div>
<div class="line"><a name="l03298"></a><span class="lineno"> 3298</span>&#160; </div>
<div class="line"><a name="l03299"></a><span class="lineno"> 3299</span>&#160; <span class="comment">/* end of group ERM_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l03303"></a><span class="lineno"> 3303</span>&#160; </div>
<div class="line"><a name="l03304"></a><span class="lineno"> 3304</span>&#160; </div>
<div class="line"><a name="l03305"></a><span class="lineno"> 3305</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03306"></a><span class="lineno"> 3306</span>&#160;<span class="comment">   -- FLEXIO Peripheral Access Layer</span></div>
<div class="line"><a name="l03307"></a><span class="lineno"> 3307</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03308"></a><span class="lineno"> 3308</span>&#160; </div>
<div class="line"><a name="l03316"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___peripheral___access___layer.html#gaa94734dbae28741815d51536078cb652"> 3316</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_COUNT                    4u</span></div>
<div class="line"><a name="l03317"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga589d817ace86aa306a38b35bdfcf85b5"> 3317</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCFG_COUNT                    4u</span></div>
<div class="line"><a name="l03318"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga94759a6d0a800e1b6db8263fd03ffd26"> 3318</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUF_COUNT                    4u</span></div>
<div class="line"><a name="l03319"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga3299dbdc80dd36a93f5b5902fd566a73"> 3319</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUFBIS_COUNT                 4u</span></div>
<div class="line"><a name="l03320"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga21674dd608172db30db851b6ce014d86"> 3320</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUFBYS_COUNT                 4u</span></div>
<div class="line"><a name="l03321"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga1074fc1e6d1d57fabb786734209ac775"> 3321</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUFBBS_COUNT                 4u</span></div>
<div class="line"><a name="l03322"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga3290fd2e6e3c063a89827141f0d8f169"> 3322</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_COUNT                      4u</span></div>
<div class="line"><a name="l03323"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga5fd2177e2394e6ea374d5074bfd2284e"> 3323</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_COUNT                      4u</span></div>
<div class="line"><a name="l03324"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___peripheral___access___layer.html#gad43b95c740d12e20bb5804c0e310932a"> 3324</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCMP_COUNT                      4u</span></div>
<div class="line"><a name="l03325"></a><span class="lineno"> 3325</span>&#160; </div>
<div class="line"><a name="l03327"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html"> 3327</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l03328"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#abc4f6d592c66d90fa401ccc1a23f876c"> 3328</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_f_l_e_x_i_o___type.html#abc4f6d592c66d90fa401ccc1a23f876c">VERID</a>;                             </div>
<div class="line"><a name="l03329"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#a713c55d66b0ccadeabdafaf6e7643144"> 3329</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_f_l_e_x_i_o___type.html#a713c55d66b0ccadeabdafaf6e7643144">PARAM</a>;                             </div>
<div class="line"><a name="l03330"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#af5e97c02b5e9bc4de1f6d2ec179de2d7"> 3330</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_l_e_x_i_o___type.html#af5e97c02b5e9bc4de1f6d2ec179de2d7">CTRL</a>;                              </div>
<div class="line"><a name="l03331"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#a1305bac93a38b661cac00baa650d9432"> 3331</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_f_l_e_x_i_o___type.html#a1305bac93a38b661cac00baa650d9432">PIN</a>;                               </div>
<div class="line"><a name="l03332"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#a259c03f9dd8df184894522d750e5c458"> 3332</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_l_e_x_i_o___type.html#a259c03f9dd8df184894522d750e5c458">SHIFTSTAT</a>;                         </div>
<div class="line"><a name="l03333"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#a75d92ac0fe00e8feb6d6361e0226277d"> 3333</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_l_e_x_i_o___type.html#a75d92ac0fe00e8feb6d6361e0226277d">SHIFTERR</a>;                          </div>
<div class="line"><a name="l03334"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#abbb240ca3e880bff399b835be1f57528"> 3334</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_l_e_x_i_o___type.html#abbb240ca3e880bff399b835be1f57528">TIMSTAT</a>;                           </div>
<div class="line"><a name="l03335"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#a1e1ed3c97bc56773005d988eaa75448f"> 3335</a></span>&#160;       uint8_t RESERVED_0[4];</div>
<div class="line"><a name="l03336"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#a4cf20b99a74f63ec7bddd741c94eb6d3"> 3336</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_l_e_x_i_o___type.html#a4cf20b99a74f63ec7bddd741c94eb6d3">SHIFTSIEN</a>;                         </div>
<div class="line"><a name="l03337"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#aea18242e79410e19af38b3e2facf8919"> 3337</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_l_e_x_i_o___type.html#aea18242e79410e19af38b3e2facf8919">SHIFTEIEN</a>;                         </div>
<div class="line"><a name="l03338"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#ad8d402a3897f4eb1ab82c1318fc2465c"> 3338</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_l_e_x_i_o___type.html#ad8d402a3897f4eb1ab82c1318fc2465c">TIMIEN</a>;                            </div>
<div class="line"><a name="l03339"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#ad06d303c55a79a13e75f664da8c1cc78"> 3339</a></span>&#160;       uint8_t RESERVED_1[4];</div>
<div class="line"><a name="l03340"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#a7e78855202392825f6af1c8de57114d9"> 3340</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_l_e_x_i_o___type.html#a7e78855202392825f6af1c8de57114d9">SHIFTSDEN</a>;                         </div>
<div class="line"><a name="l03341"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#afa3cbdf4fc0c33645ec5d85ab951e146"> 3341</a></span>&#160;       uint8_t RESERVED_2[76];</div>
<div class="line"><a name="l03342"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#ae6401dc9661a976d7857fa2ac468f9e3"> 3342</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SHIFTCTL[<a class="code" href="group___f_l_e_x_i_o___peripheral___access___layer.html#gaa94734dbae28741815d51536078cb652">FLEXIO_SHIFTCTL_COUNT</a>];   </div>
<div class="line"><a name="l03343"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#a2551780e2cd671266c41468a0722849d"> 3343</a></span>&#160;       uint8_t RESERVED_3[112];</div>
<div class="line"><a name="l03344"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#a566724586a1a5e7c632993df2c1c1375"> 3344</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SHIFTCFG[<a class="code" href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga589d817ace86aa306a38b35bdfcf85b5">FLEXIO_SHIFTCFG_COUNT</a>];   </div>
<div class="line"><a name="l03345"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#a7a1d5692d37bf9e22e2e5aad2743d018"> 3345</a></span>&#160;       uint8_t RESERVED_4[240];</div>
<div class="line"><a name="l03346"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#ad1044261b4b9de3b305589cc216043cf"> 3346</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SHIFTBUF[<a class="code" href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga94759a6d0a800e1b6db8263fd03ffd26">FLEXIO_SHIFTBUF_COUNT</a>];   </div>
<div class="line"><a name="l03347"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#a581a93a9ac9a244e7009dd4c4ea7e08a"> 3347</a></span>&#160;       uint8_t RESERVED_5[112];</div>
<div class="line"><a name="l03348"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#aad748a716958ed8e7d142d4390eefc93"> 3348</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SHIFTBUFBIS[<a class="code" href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga3299dbdc80dd36a93f5b5902fd566a73">FLEXIO_SHIFTBUFBIS_COUNT</a>]; </div>
<div class="line"><a name="l03349"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#a69a3e8327b900d25716760a31dda7544"> 3349</a></span>&#160;       uint8_t RESERVED_6[112];</div>
<div class="line"><a name="l03350"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#ae654e9480baf226a27bd1911fcaaa7ae"> 3350</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SHIFTBUFBYS[<a class="code" href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga21674dd608172db30db851b6ce014d86">FLEXIO_SHIFTBUFBYS_COUNT</a>]; </div>
<div class="line"><a name="l03351"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#a9180a879e30f5aa7c11fc5e8f712cb0a"> 3351</a></span>&#160;       uint8_t RESERVED_7[112];</div>
<div class="line"><a name="l03352"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#a5395ce3b6c58f90b28dd675eaff3037d"> 3352</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SHIFTBUFBBS[<a class="code" href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga1074fc1e6d1d57fabb786734209ac775">FLEXIO_SHIFTBUFBBS_COUNT</a>]; </div>
<div class="line"><a name="l03353"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#acc183247f1ec552b2ebc166728f4afbf"> 3353</a></span>&#160;       uint8_t RESERVED_8[112];</div>
<div class="line"><a name="l03354"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#ac50e111c5e52447c51beb3c35e59b403"> 3354</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIMCTL[<a class="code" href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga3290fd2e6e3c063a89827141f0d8f169">FLEXIO_TIMCTL_COUNT</a>];       </div>
<div class="line"><a name="l03355"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#a0ee028ba3a6f8dca52603e2a4dcc6147"> 3355</a></span>&#160;       uint8_t RESERVED_9[112];</div>
<div class="line"><a name="l03356"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#afa2b8916157fecc7eada9714184d505c"> 3356</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIMCFG[<a class="code" href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga5fd2177e2394e6ea374d5074bfd2284e">FLEXIO_TIMCFG_COUNT</a>];       </div>
<div class="line"><a name="l03357"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#a631453471cad684a4f9d92e0bf79a655"> 3357</a></span>&#160;       uint8_t RESERVED_10[112];</div>
<div class="line"><a name="l03358"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#a76a59d4bf6db339c98779fa59d456b95"> 3358</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIMCMP[<a class="code" href="group___f_l_e_x_i_o___peripheral___access___layer.html#gad43b95c740d12e20bb5804c0e310932a">FLEXIO_TIMCMP_COUNT</a>];       </div>
<div class="line"><a name="l03359"></a><span class="lineno"> 3359</span>&#160;} <a class="code" href="struct_f_l_e_x_i_o___type.html">FLEXIO_Type</a>, *<a class="code" href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga6f1ee2e33631c00d7a6013af76ed6887">FLEXIO_MemMapPtr</a>;</div>
<div class="line"><a name="l03360"></a><span class="lineno"> 3360</span>&#160; </div>
<div class="line"><a name="l03362"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga265d64ca523dd3f14395054280c90100"> 3362</a></span>&#160;<span class="preprocessor">#define FLEXIO_INSTANCE_COUNT                    (1u)</span></div>
<div class="line"><a name="l03363"></a><span class="lineno"> 3363</span>&#160; </div>
<div class="line"><a name="l03364"></a><span class="lineno"> 3364</span>&#160; </div>
<div class="line"><a name="l03365"></a><span class="lineno"> 3365</span>&#160;<span class="comment">/* FLEXIO - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l03367"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga657c5c2bede2b43ecfb4bf396fa0ddcc"> 3367</a></span>&#160;<span class="preprocessor">#define FLEXIO_BASE                              (0x4005A000u)</span></div>
<div class="line"><a name="l03368"></a><span class="lineno"> 3368</span>&#160; </div>
<div class="line"><a name="l03369"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga42b29f5cbbe7ec3b88557b2da6b47c44"> 3369</a></span>&#160;<span class="preprocessor">#define FLEXIO                                   ((FLEXIO_Type *)FLEXIO_BASE)</span></div>
<div class="line"><a name="l03370"></a><span class="lineno"> 3370</span>&#160; </div>
<div class="line"><a name="l03371"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga094d4c6da7bfc87ccf5ce63b4fa7e9ab"> 3371</a></span>&#160;<span class="preprocessor">#define FLEXIO_BASE_ADDRS                        { FLEXIO_BASE }</span></div>
<div class="line"><a name="l03372"></a><span class="lineno"> 3372</span>&#160; </div>
<div class="line"><a name="l03373"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga8dc3fff3fb50fd2fd9d2e879ead9c59d"> 3373</a></span>&#160;<span class="preprocessor">#define FLEXIO_BASE_PTRS                         { FLEXIO }</span></div>
<div class="line"><a name="l03374"></a><span class="lineno"> 3374</span>&#160; </div>
<div class="line"><a name="l03375"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga7726682b9017d2ddf035f8ca1776cc63"> 3375</a></span>&#160;<span class="preprocessor">#define FLEXIO_IRQS_ARR_COUNT                    (1u)</span></div>
<div class="line"><a name="l03376"></a><span class="lineno"> 3376</span>&#160; </div>
<div class="line"><a name="l03377"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga106d62ccd2750f14df1a24f6dca59101"> 3377</a></span>&#160;<span class="preprocessor">#define FLEXIO_IRQS_CH_COUNT                     (1u)</span></div>
<div class="line"><a name="l03378"></a><span class="lineno"> 3378</span>&#160; </div>
<div class="line"><a name="l03379"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___peripheral___access___layer.html#gad1413d220005bcc97717e98dd6dbb518"> 3379</a></span>&#160;<span class="preprocessor">#define FLEXIO_IRQS                              { FLEXIO_IRQn }</span></div>
<div class="line"><a name="l03380"></a><span class="lineno"> 3380</span>&#160; </div>
<div class="line"><a name="l03381"></a><span class="lineno"> 3381</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03382"></a><span class="lineno"> 3382</span>&#160;<span class="comment">   -- FLEXIO Register Masks</span></div>
<div class="line"><a name="l03383"></a><span class="lineno"> 3383</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03384"></a><span class="lineno"> 3384</span>&#160; </div>
<div class="line"><a name="l03390"></a><span class="lineno"> 3390</span>&#160;<span class="comment">/* VERID Bit Fields */</span></div>
<div class="line"><a name="l03391"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga006b544043a2c26d8efd9b0c7e9aa3fa"> 3391</a></span>&#160;<span class="preprocessor">#define FLEXIO_VERID_FEATURE_MASK                0xFFFFu</span></div>
<div class="line"><a name="l03392"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gad3c2c0272fe08a5be8fca8fdcfc5f8d6"> 3392</a></span>&#160;<span class="preprocessor">#define FLEXIO_VERID_FEATURE_SHIFT               0u</span></div>
<div class="line"><a name="l03393"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gac27d6cbb17ca4a98ac8aa7715e4e56b8"> 3393</a></span>&#160;<span class="preprocessor">#define FLEXIO_VERID_FEATURE_WIDTH               16u</span></div>
<div class="line"><a name="l03394"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gab1437e53add5efd4514c59bf0c5809d5"> 3394</a></span>&#160;<span class="preprocessor">#define FLEXIO_VERID_FEATURE(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_VERID_FEATURE_SHIFT))&amp;FLEXIO_VERID_FEATURE_MASK)</span></div>
<div class="line"><a name="l03395"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gab592179bf9e62be34436924d2d0bad80"> 3395</a></span>&#160;<span class="preprocessor">#define FLEXIO_VERID_MINOR_MASK                  0xFF0000u</span></div>
<div class="line"><a name="l03396"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gadfea85fbf2ecea10cdc273f80defeb92"> 3396</a></span>&#160;<span class="preprocessor">#define FLEXIO_VERID_MINOR_SHIFT                 16u</span></div>
<div class="line"><a name="l03397"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gae3f0ea42bf97b5fc1bed9c2ea19c6261"> 3397</a></span>&#160;<span class="preprocessor">#define FLEXIO_VERID_MINOR_WIDTH                 8u</span></div>
<div class="line"><a name="l03398"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga8d7e5d04f1f52aeb18e6d445c8819c5f"> 3398</a></span>&#160;<span class="preprocessor">#define FLEXIO_VERID_MINOR(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_VERID_MINOR_SHIFT))&amp;FLEXIO_VERID_MINOR_MASK)</span></div>
<div class="line"><a name="l03399"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga363340e849ba9907bb30959c3dde0074"> 3399</a></span>&#160;<span class="preprocessor">#define FLEXIO_VERID_MAJOR_MASK                  0xFF000000u</span></div>
<div class="line"><a name="l03400"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga098abbc359a7c20fe2dacb07aaaf4a97"> 3400</a></span>&#160;<span class="preprocessor">#define FLEXIO_VERID_MAJOR_SHIFT                 24u</span></div>
<div class="line"><a name="l03401"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga0c7d213d63e571dae1f65881363f0bef"> 3401</a></span>&#160;<span class="preprocessor">#define FLEXIO_VERID_MAJOR_WIDTH                 8u</span></div>
<div class="line"><a name="l03402"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gac66c75c1e306284aada80aa12fd3a38d"> 3402</a></span>&#160;<span class="preprocessor">#define FLEXIO_VERID_MAJOR(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_VERID_MAJOR_SHIFT))&amp;FLEXIO_VERID_MAJOR_MASK)</span></div>
<div class="line"><a name="l03403"></a><span class="lineno"> 3403</span>&#160;<span class="comment">/* PARAM Bit Fields */</span></div>
<div class="line"><a name="l03404"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gab6b5563b926eaf5278c4a7b4b9c8f3da"> 3404</a></span>&#160;<span class="preprocessor">#define FLEXIO_PARAM_SHIFTER_MASK                0xFFu</span></div>
<div class="line"><a name="l03405"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gabb596498923334f66abeb79a1ee47f99"> 3405</a></span>&#160;<span class="preprocessor">#define FLEXIO_PARAM_SHIFTER_SHIFT               0u</span></div>
<div class="line"><a name="l03406"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga3d56f7c718834def39247ebb1ebc82b2"> 3406</a></span>&#160;<span class="preprocessor">#define FLEXIO_PARAM_SHIFTER_WIDTH               8u</span></div>
<div class="line"><a name="l03407"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gae8b0784165611b4b213654bc937da3db"> 3407</a></span>&#160;<span class="preprocessor">#define FLEXIO_PARAM_SHIFTER(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_PARAM_SHIFTER_SHIFT))&amp;FLEXIO_PARAM_SHIFTER_MASK)</span></div>
<div class="line"><a name="l03408"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga7a9e7eefa67ec21d58007a54631bc7df"> 3408</a></span>&#160;<span class="preprocessor">#define FLEXIO_PARAM_TIMER_MASK                  0xFF00u</span></div>
<div class="line"><a name="l03409"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga3cfa8749e5a00e78e43a384b6cc2c67a"> 3409</a></span>&#160;<span class="preprocessor">#define FLEXIO_PARAM_TIMER_SHIFT                 8u</span></div>
<div class="line"><a name="l03410"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gaa6e0bab014a2668900fb8082b4dc6fb1"> 3410</a></span>&#160;<span class="preprocessor">#define FLEXIO_PARAM_TIMER_WIDTH                 8u</span></div>
<div class="line"><a name="l03411"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gae34e7ac3912a8de2d399d7c0bfb664a0"> 3411</a></span>&#160;<span class="preprocessor">#define FLEXIO_PARAM_TIMER(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_PARAM_TIMER_SHIFT))&amp;FLEXIO_PARAM_TIMER_MASK)</span></div>
<div class="line"><a name="l03412"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gac30e81b2fc5366daa13deb07637f962c"> 3412</a></span>&#160;<span class="preprocessor">#define FLEXIO_PARAM_PIN_MASK                    0xFF0000u</span></div>
<div class="line"><a name="l03413"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gadd422b82ac433804ef5f552df706298d"> 3413</a></span>&#160;<span class="preprocessor">#define FLEXIO_PARAM_PIN_SHIFT                   16u</span></div>
<div class="line"><a name="l03414"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga904d9b9f7799cd3deb8aa2902d6c0e41"> 3414</a></span>&#160;<span class="preprocessor">#define FLEXIO_PARAM_PIN_WIDTH                   8u</span></div>
<div class="line"><a name="l03415"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga4169d543dfa4cdab05fe72067fa8e34e"> 3415</a></span>&#160;<span class="preprocessor">#define FLEXIO_PARAM_PIN(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_PARAM_PIN_SHIFT))&amp;FLEXIO_PARAM_PIN_MASK)</span></div>
<div class="line"><a name="l03416"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gacc1d0739f5ea50f9dbe00f347143796d"> 3416</a></span>&#160;<span class="preprocessor">#define FLEXIO_PARAM_TRIGGER_MASK                0xFF000000u</span></div>
<div class="line"><a name="l03417"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gaa5c1716b191b318d5443e19a414e1dc1"> 3417</a></span>&#160;<span class="preprocessor">#define FLEXIO_PARAM_TRIGGER_SHIFT               24u</span></div>
<div class="line"><a name="l03418"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gaa493e8222c40df0aa38d836a61826554"> 3418</a></span>&#160;<span class="preprocessor">#define FLEXIO_PARAM_TRIGGER_WIDTH               8u</span></div>
<div class="line"><a name="l03419"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga3284d94345df030a1a0963de4d08fcb4"> 3419</a></span>&#160;<span class="preprocessor">#define FLEXIO_PARAM_TRIGGER(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_PARAM_TRIGGER_SHIFT))&amp;FLEXIO_PARAM_TRIGGER_MASK)</span></div>
<div class="line"><a name="l03420"></a><span class="lineno"> 3420</span>&#160;<span class="comment">/* CTRL Bit Fields */</span></div>
<div class="line"><a name="l03421"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga113099c438f48ac5fed027ba4b184509"> 3421</a></span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_FLEXEN_MASK                  0x1u</span></div>
<div class="line"><a name="l03422"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gaf662dd05b7c1775062518ccbd9c1a509"> 3422</a></span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_FLEXEN_SHIFT                 0u</span></div>
<div class="line"><a name="l03423"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga05e6918ae4c228d78d4e9144e02f8be4"> 3423</a></span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_FLEXEN_WIDTH                 1u</span></div>
<div class="line"><a name="l03424"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga1f7f33ba2f86be83d21b5b1ca65100c8"> 3424</a></span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_FLEXEN(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_CTRL_FLEXEN_SHIFT))&amp;FLEXIO_CTRL_FLEXEN_MASK)</span></div>
<div class="line"><a name="l03425"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga23c49e34471a960faf3f321202059810"> 3425</a></span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_SWRST_MASK                   0x2u</span></div>
<div class="line"><a name="l03426"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga445afdd44419237c7f8872e83f53319a"> 3426</a></span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_SWRST_SHIFT                  1u</span></div>
<div class="line"><a name="l03427"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga59fe75e36135a541f12babf22bc05de5"> 3427</a></span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_SWRST_WIDTH                  1u</span></div>
<div class="line"><a name="l03428"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga1bd5a189b39e299660217d0b05472f47"> 3428</a></span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_SWRST(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_CTRL_SWRST_SHIFT))&amp;FLEXIO_CTRL_SWRST_MASK)</span></div>
<div class="line"><a name="l03429"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga27fc541ad74731b6024e12d550bff8f1"> 3429</a></span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_FASTACC_MASK                 0x4u</span></div>
<div class="line"><a name="l03430"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga479b6f2cd73feb716395c92639184083"> 3430</a></span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_FASTACC_SHIFT                2u</span></div>
<div class="line"><a name="l03431"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gaba4ec127d7aa6c4ca47b7dfcc9310be5"> 3431</a></span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_FASTACC_WIDTH                1u</span></div>
<div class="line"><a name="l03432"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gada21af7886439796fc0f880c14c20519"> 3432</a></span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_FASTACC(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_CTRL_FASTACC_SHIFT))&amp;FLEXIO_CTRL_FASTACC_MASK)</span></div>
<div class="line"><a name="l03433"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gae97e4a693fb34a9f89a313b84a13be6b"> 3433</a></span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_DBGE_MASK                    0x40000000u</span></div>
<div class="line"><a name="l03434"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga8de254d900096ed89b0a4de470fdcfd2"> 3434</a></span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_DBGE_SHIFT                   30u</span></div>
<div class="line"><a name="l03435"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gaa4aa922b873a9ccab3414f5b143b9875"> 3435</a></span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_DBGE_WIDTH                   1u</span></div>
<div class="line"><a name="l03436"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga0b061e9fb6d238eb6b9d3b1923c6dfb5"> 3436</a></span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_DBGE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_CTRL_DBGE_SHIFT))&amp;FLEXIO_CTRL_DBGE_MASK)</span></div>
<div class="line"><a name="l03437"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga4195023f16e9830f242b7869f14b556d"> 3437</a></span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_DOZEN_MASK                   0x80000000u</span></div>
<div class="line"><a name="l03438"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gac91461f62c8d5c8e1afa3822b4cd16f1"> 3438</a></span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_DOZEN_SHIFT                  31u</span></div>
<div class="line"><a name="l03439"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gabba358c4d2f669876322bac725afa580"> 3439</a></span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_DOZEN_WIDTH                  1u</span></div>
<div class="line"><a name="l03440"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga37478072e6ba8c6b01b9afc8ecd3e709"> 3440</a></span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_DOZEN(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_CTRL_DOZEN_SHIFT))&amp;FLEXIO_CTRL_DOZEN_MASK)</span></div>
<div class="line"><a name="l03441"></a><span class="lineno"> 3441</span>&#160;<span class="comment">/* PIN Bit Fields */</span></div>
<div class="line"><a name="l03442"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga998ab83c3af547dd5511c7b5da8a7410"> 3442</a></span>&#160;<span class="preprocessor">#define FLEXIO_PIN_PDI_MASK                      0xFFu</span></div>
<div class="line"><a name="l03443"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gad59278095e03b238ddf20317b4062ef3"> 3443</a></span>&#160;<span class="preprocessor">#define FLEXIO_PIN_PDI_SHIFT                     0u</span></div>
<div class="line"><a name="l03444"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gae1c9ceb4c26d3cf29ef453d6e149d629"> 3444</a></span>&#160;<span class="preprocessor">#define FLEXIO_PIN_PDI_WIDTH                     8u</span></div>
<div class="line"><a name="l03445"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga4d778f10e170c1270facd878f19d6e92"> 3445</a></span>&#160;<span class="preprocessor">#define FLEXIO_PIN_PDI(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_PIN_PDI_SHIFT))&amp;FLEXIO_PIN_PDI_MASK)</span></div>
<div class="line"><a name="l03446"></a><span class="lineno"> 3446</span>&#160;<span class="comment">/* SHIFTSTAT Bit Fields */</span></div>
<div class="line"><a name="l03447"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga27fdf9e48de40245a9ca750ddd754d91"> 3447</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTSTAT_SSF_MASK                0xFu</span></div>
<div class="line"><a name="l03448"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga40924ebd11ecf619fa25dd2d3909dbc1"> 3448</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTSTAT_SSF_SHIFT               0u</span></div>
<div class="line"><a name="l03449"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga640a5f25e57cfb345bd518104c48d413"> 3449</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTSTAT_SSF_WIDTH               4u</span></div>
<div class="line"><a name="l03450"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga280d163e6545bc882393d1f2762910b6"> 3450</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTSTAT_SSF(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_SHIFTSTAT_SSF_SHIFT))&amp;FLEXIO_SHIFTSTAT_SSF_MASK)</span></div>
<div class="line"><a name="l03451"></a><span class="lineno"> 3451</span>&#160;<span class="comment">/* SHIFTERR Bit Fields */</span></div>
<div class="line"><a name="l03452"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga4a4af5e78cba1d9ce00baee9bf1735f6"> 3452</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTERR_SEF_MASK                 0xFu</span></div>
<div class="line"><a name="l03453"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga83b42d64ab48800e66587fd4f8eef7c4"> 3453</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTERR_SEF_SHIFT                0u</span></div>
<div class="line"><a name="l03454"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gae3c9764c71382dfe733aee45b2f29f9f"> 3454</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTERR_SEF_WIDTH                4u</span></div>
<div class="line"><a name="l03455"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga770e512bf422f288116f5f0b33ee8e30"> 3455</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTERR_SEF(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_SHIFTERR_SEF_SHIFT))&amp;FLEXIO_SHIFTERR_SEF_MASK)</span></div>
<div class="line"><a name="l03456"></a><span class="lineno"> 3456</span>&#160;<span class="comment">/* TIMSTAT Bit Fields */</span></div>
<div class="line"><a name="l03457"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga1a158c3a3d60c75335453ef684ccc0d5"> 3457</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMSTAT_TSF_MASK                  0xFu</span></div>
<div class="line"><a name="l03458"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga349a7e6d8288c312951df128891cab84"> 3458</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMSTAT_TSF_SHIFT                 0u</span></div>
<div class="line"><a name="l03459"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gaaee3574d12df50de4af1be38789cec3c"> 3459</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMSTAT_TSF_WIDTH                 4u</span></div>
<div class="line"><a name="l03460"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga2ff5585574edd144c0e7558f000f0d72"> 3460</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMSTAT_TSF(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_TIMSTAT_TSF_SHIFT))&amp;FLEXIO_TIMSTAT_TSF_MASK)</span></div>
<div class="line"><a name="l03461"></a><span class="lineno"> 3461</span>&#160;<span class="comment">/* SHIFTSIEN Bit Fields */</span></div>
<div class="line"><a name="l03462"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga4dc7056d01b6b0cfaaf52a2e3ccf33c7"> 3462</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTSIEN_SSIE_MASK               0xFu</span></div>
<div class="line"><a name="l03463"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga4525cfef7274bc7af701b831427f9179"> 3463</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTSIEN_SSIE_SHIFT              0u</span></div>
<div class="line"><a name="l03464"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga1f80d73d2d4aa3e3b48c20a2d3a26206"> 3464</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTSIEN_SSIE_WIDTH              4u</span></div>
<div class="line"><a name="l03465"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga6d9854ddfbc641ef38dcf39270d3b3b7"> 3465</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTSIEN_SSIE(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_SHIFTSIEN_SSIE_SHIFT))&amp;FLEXIO_SHIFTSIEN_SSIE_MASK)</span></div>
<div class="line"><a name="l03466"></a><span class="lineno"> 3466</span>&#160;<span class="comment">/* SHIFTEIEN Bit Fields */</span></div>
<div class="line"><a name="l03467"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gad5ca3bf397de0d55c09759a3974238a9"> 3467</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTEIEN_SEIE_MASK               0xFu</span></div>
<div class="line"><a name="l03468"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga582e8f97b155e9f1ddc56e09e4ef935e"> 3468</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTEIEN_SEIE_SHIFT              0u</span></div>
<div class="line"><a name="l03469"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga70b7de582181c14eac49a830bf6e5190"> 3469</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTEIEN_SEIE_WIDTH              4u</span></div>
<div class="line"><a name="l03470"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga02b4e20e4f826f4bd7539edd0abd084c"> 3470</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTEIEN_SEIE(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_SHIFTEIEN_SEIE_SHIFT))&amp;FLEXIO_SHIFTEIEN_SEIE_MASK)</span></div>
<div class="line"><a name="l03471"></a><span class="lineno"> 3471</span>&#160;<span class="comment">/* TIMIEN Bit Fields */</span></div>
<div class="line"><a name="l03472"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga88e008860a7ee0101e4e12973d5e7464"> 3472</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMIEN_TEIE_MASK                  0xFu</span></div>
<div class="line"><a name="l03473"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga456d381d5565bebc81f50298d17cc40c"> 3473</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMIEN_TEIE_SHIFT                 0u</span></div>
<div class="line"><a name="l03474"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gae9a76e76887eaa86a04a011a7145a6b3"> 3474</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMIEN_TEIE_WIDTH                 4u</span></div>
<div class="line"><a name="l03475"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gafc83a4e75a78a0ecc6db9c3ca8f3308a"> 3475</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMIEN_TEIE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_TIMIEN_TEIE_SHIFT))&amp;FLEXIO_TIMIEN_TEIE_MASK)</span></div>
<div class="line"><a name="l03476"></a><span class="lineno"> 3476</span>&#160;<span class="comment">/* SHIFTSDEN Bit Fields */</span></div>
<div class="line"><a name="l03477"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gae4ef41c89e904b74a5ceff07f10c6312"> 3477</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTSDEN_SSDE_MASK               0xFu</span></div>
<div class="line"><a name="l03478"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga90fdb580684ca585a5b9dceba67e9576"> 3478</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTSDEN_SSDE_SHIFT              0u</span></div>
<div class="line"><a name="l03479"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga0ce5ca65722282b3f4ea1d367de7479d"> 3479</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTSDEN_SSDE_WIDTH              4u</span></div>
<div class="line"><a name="l03480"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga3b16c58e90d2a9fe5e2a2bd12d4feb32"> 3480</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTSDEN_SSDE(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_SHIFTSDEN_SSDE_SHIFT))&amp;FLEXIO_SHIFTSDEN_SSDE_MASK)</span></div>
<div class="line"><a name="l03481"></a><span class="lineno"> 3481</span>&#160;<span class="comment">/* SHIFTCTL Bit Fields */</span></div>
<div class="line"><a name="l03482"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga7585d1e553b36c88156cba2bcfd17c80"> 3482</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_SMOD_MASK                0x7u</span></div>
<div class="line"><a name="l03483"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga18bd719621dccd6e0e31ea3ae2aca7ca"> 3483</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_SMOD_SHIFT               0u</span></div>
<div class="line"><a name="l03484"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gafed66b173bb5d683d8e2fcc9f9454936"> 3484</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_SMOD_WIDTH               3u</span></div>
<div class="line"><a name="l03485"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga14f485b51d813cb04f0e539ed4eb1781"> 3485</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_SMOD(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_SHIFTCTL_SMOD_SHIFT))&amp;FLEXIO_SHIFTCTL_SMOD_MASK)</span></div>
<div class="line"><a name="l03486"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gacda2967894dd3ed8920dffbc5f6b2548"> 3486</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_PINPOL_MASK              0x80u</span></div>
<div class="line"><a name="l03487"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gaccdf99b16a81b2677dd8b6b312b01ee5"> 3487</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_PINPOL_SHIFT             7u</span></div>
<div class="line"><a name="l03488"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga4d07b63ed460ea0b4cc51ecb4170db6a"> 3488</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_PINPOL_WIDTH             1u</span></div>
<div class="line"><a name="l03489"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga3620f37cc88b910368819ac876b5eacd"> 3489</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_PINPOL(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_SHIFTCTL_PINPOL_SHIFT))&amp;FLEXIO_SHIFTCTL_PINPOL_MASK)</span></div>
<div class="line"><a name="l03490"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gaca42c9973e949c9a7e6bea92e4e033f0"> 3490</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_PINSEL_MASK              0x700u</span></div>
<div class="line"><a name="l03491"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gaac11b3aa32d006b02de895070a8daf9c"> 3491</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_PINSEL_SHIFT             8u</span></div>
<div class="line"><a name="l03492"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga38a57650d96171c82879ac4e99cf7253"> 3492</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_PINSEL_WIDTH             3u</span></div>
<div class="line"><a name="l03493"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga920d6a461590cb0d969c5b04ab555627"> 3493</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_PINSEL(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_SHIFTCTL_PINSEL_SHIFT))&amp;FLEXIO_SHIFTCTL_PINSEL_MASK)</span></div>
<div class="line"><a name="l03494"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gab21f02941e0e2a19a154c2ddf7cb9119"> 3494</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_PINCFG_MASK              0x30000u</span></div>
<div class="line"><a name="l03495"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gaeaaca709115ef8a8373c55a8dcd95805"> 3495</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_PINCFG_SHIFT             16u</span></div>
<div class="line"><a name="l03496"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gace9f7fbc7266338d257abb9199145dce"> 3496</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_PINCFG_WIDTH             2u</span></div>
<div class="line"><a name="l03497"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gaf3c6724734a16a0ccf47a72c5c816e46"> 3497</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_PINCFG(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_SHIFTCTL_PINCFG_SHIFT))&amp;FLEXIO_SHIFTCTL_PINCFG_MASK)</span></div>
<div class="line"><a name="l03498"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gae333cdbb76117aee34a0bb0154b0bdc9"> 3498</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_TIMPOL_MASK              0x800000u</span></div>
<div class="line"><a name="l03499"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga2713c0fc86864b427fe555d4349eb1a3"> 3499</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_TIMPOL_SHIFT             23u</span></div>
<div class="line"><a name="l03500"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga1d7d9d3e47642f313a9eae0528f47d91"> 3500</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_TIMPOL_WIDTH             1u</span></div>
<div class="line"><a name="l03501"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gabeb41831a214d4568c9a050671fe1f06"> 3501</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_TIMPOL(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_SHIFTCTL_TIMPOL_SHIFT))&amp;FLEXIO_SHIFTCTL_TIMPOL_MASK)</span></div>
<div class="line"><a name="l03502"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga2f85302bf848992adcbffd92197ce9c7"> 3502</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_TIMSEL_MASK              0x3000000u</span></div>
<div class="line"><a name="l03503"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gaf43726a17118f9e407076edd7ffb4649"> 3503</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_TIMSEL_SHIFT             24u</span></div>
<div class="line"><a name="l03504"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gaf54487429d4544c94eb45e20e5a07fce"> 3504</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_TIMSEL_WIDTH             2u</span></div>
<div class="line"><a name="l03505"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gad0d44468fe0b0b4422d3b71c77ad2e90"> 3505</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_TIMSEL(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_SHIFTCTL_TIMSEL_SHIFT))&amp;FLEXIO_SHIFTCTL_TIMSEL_MASK)</span></div>
<div class="line"><a name="l03506"></a><span class="lineno"> 3506</span>&#160;<span class="comment">/* SHIFTCFG Bit Fields */</span></div>
<div class="line"><a name="l03507"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga1efed48eb3df27ae8ed02186c430e076"> 3507</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCFG_SSTART_MASK              0x3u</span></div>
<div class="line"><a name="l03508"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga77db41d3e2c19cd200ae65d95b749dfd"> 3508</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCFG_SSTART_SHIFT             0u</span></div>
<div class="line"><a name="l03509"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga34386dc7012563239c65c67f79b24dac"> 3509</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCFG_SSTART_WIDTH             2u</span></div>
<div class="line"><a name="l03510"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga83743744e18b6ecd7b3a6c7126f8aa5f"> 3510</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCFG_SSTART(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_SHIFTCFG_SSTART_SHIFT))&amp;FLEXIO_SHIFTCFG_SSTART_MASK)</span></div>
<div class="line"><a name="l03511"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga02f05c9b979f2b5bf46d7dabc0e49bf2"> 3511</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCFG_SSTOP_MASK               0x30u</span></div>
<div class="line"><a name="l03512"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gad97788da5fa19e7542d4cd2a53b67108"> 3512</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCFG_SSTOP_SHIFT              4u</span></div>
<div class="line"><a name="l03513"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gadc8d1a5dcaf134e51bbdd6c3be259849"> 3513</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCFG_SSTOP_WIDTH              2u</span></div>
<div class="line"><a name="l03514"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gaee056e6aeec3126d84c55bae336b4b8f"> 3514</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCFG_SSTOP(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_SHIFTCFG_SSTOP_SHIFT))&amp;FLEXIO_SHIFTCFG_SSTOP_MASK)</span></div>
<div class="line"><a name="l03515"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gad4a4fc0ab67fa28942778512f5dbd6f7"> 3515</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCFG_INSRC_MASK               0x100u</span></div>
<div class="line"><a name="l03516"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gae81003ee59049d7e25089e2ffe1deb78"> 3516</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCFG_INSRC_SHIFT              8u</span></div>
<div class="line"><a name="l03517"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga175361d62abaec6f8a2e5043004121df"> 3517</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCFG_INSRC_WIDTH              1u</span></div>
<div class="line"><a name="l03518"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga927d4f71122eccb7f1fdabb38fb35ddb"> 3518</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCFG_INSRC(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_SHIFTCFG_INSRC_SHIFT))&amp;FLEXIO_SHIFTCFG_INSRC_MASK)</span></div>
<div class="line"><a name="l03519"></a><span class="lineno"> 3519</span>&#160;<span class="comment">/* SHIFTBUF Bit Fields */</span></div>
<div class="line"><a name="l03520"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga19eea38360ded5fa83ca347257dba8ab"> 3520</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUF_SHIFTBUF_MASK            0xFFFFFFFFu</span></div>
<div class="line"><a name="l03521"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gac991735daf06773eb94b90343cb72341"> 3521</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUF_SHIFTBUF_SHIFT           0u</span></div>
<div class="line"><a name="l03522"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gaa3a8050d9232acc734da0804829c0ffa"> 3522</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUF_SHIFTBUF_WIDTH           32u</span></div>
<div class="line"><a name="l03523"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga46ef95e18ad969c44be0eed73ff4d60c"> 3523</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUF_SHIFTBUF(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_SHIFTBUF_SHIFTBUF_SHIFT))&amp;FLEXIO_SHIFTBUF_SHIFTBUF_MASK)</span></div>
<div class="line"><a name="l03524"></a><span class="lineno"> 3524</span>&#160;<span class="comment">/* SHIFTBUFBIS Bit Fields */</span></div>
<div class="line"><a name="l03525"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gaa579e40126afbe89ad3022989ac2e15e"> 3525</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUFBIS_SHIFTBUFBIS_MASK      0xFFFFFFFFu</span></div>
<div class="line"><a name="l03526"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gaa5924286f944e2bc4ad1fbd438038b84"> 3526</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUFBIS_SHIFTBUFBIS_SHIFT     0u</span></div>
<div class="line"><a name="l03527"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga990eb8fab6ae0f899a2b139c59ae431b"> 3527</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUFBIS_SHIFTBUFBIS_WIDTH     32u</span></div>
<div class="line"><a name="l03528"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga61abe03ea6ee0e08656a765e6b996e19"> 3528</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUFBIS_SHIFTBUFBIS(x)        (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_SHIFTBUFBIS_SHIFTBUFBIS_SHIFT))&amp;FLEXIO_SHIFTBUFBIS_SHIFTBUFBIS_MASK)</span></div>
<div class="line"><a name="l03529"></a><span class="lineno"> 3529</span>&#160;<span class="comment">/* SHIFTBUFBYS Bit Fields */</span></div>
<div class="line"><a name="l03530"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga205cfe7bb3aefd03a587afb8b5089e0e"> 3530</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUFBYS_SHIFTBUFBYS_MASK      0xFFFFFFFFu</span></div>
<div class="line"><a name="l03531"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gac8964f78f70c9ca3302afc949379e2d0"> 3531</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUFBYS_SHIFTBUFBYS_SHIFT     0u</span></div>
<div class="line"><a name="l03532"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gaeb9befadc57fc440d8f2403948fd25f5"> 3532</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUFBYS_SHIFTBUFBYS_WIDTH     32u</span></div>
<div class="line"><a name="l03533"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gaa15951dcd7608ac15e7936551a8a24bc"> 3533</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUFBYS_SHIFTBUFBYS(x)        (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_SHIFTBUFBYS_SHIFTBUFBYS_SHIFT))&amp;FLEXIO_SHIFTBUFBYS_SHIFTBUFBYS_MASK)</span></div>
<div class="line"><a name="l03534"></a><span class="lineno"> 3534</span>&#160;<span class="comment">/* SHIFTBUFBBS Bit Fields */</span></div>
<div class="line"><a name="l03535"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga5d6de749d23e178f2a3380ffa4512f92"> 3535</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUFBBS_SHIFTBUFBBS_MASK      0xFFFFFFFFu</span></div>
<div class="line"><a name="l03536"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga8d989078a2f9f05c9e61a97734c5b68a"> 3536</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUFBBS_SHIFTBUFBBS_SHIFT     0u</span></div>
<div class="line"><a name="l03537"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga904ea87abf51328d2f16689bb6e4c671"> 3537</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUFBBS_SHIFTBUFBBS_WIDTH     32u</span></div>
<div class="line"><a name="l03538"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gafaf4495d148d02415d5f34dd20231f4f"> 3538</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUFBBS_SHIFTBUFBBS(x)        (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_SHIFTBUFBBS_SHIFTBUFBBS_SHIFT))&amp;FLEXIO_SHIFTBUFBBS_SHIFTBUFBBS_MASK)</span></div>
<div class="line"><a name="l03539"></a><span class="lineno"> 3539</span>&#160;<span class="comment">/* TIMCTL Bit Fields */</span></div>
<div class="line"><a name="l03540"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga9bec496ee19246597117ab2ad0b485a2"> 3540</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_TIMOD_MASK                 0x3u</span></div>
<div class="line"><a name="l03541"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga887263d6baab037213b250b19c9b8b92"> 3541</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_TIMOD_SHIFT                0u</span></div>
<div class="line"><a name="l03542"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gacf911a2ece7bbc12906175e41a658ffd"> 3542</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_TIMOD_WIDTH                2u</span></div>
<div class="line"><a name="l03543"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gacdc0e1840f91ebd492645712f7e61f76"> 3543</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_TIMOD(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_TIMCTL_TIMOD_SHIFT))&amp;FLEXIO_TIMCTL_TIMOD_MASK)</span></div>
<div class="line"><a name="l03544"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga973b40601cee96aca7fc142da557f6d4"> 3544</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_PINPOL_MASK                0x80u</span></div>
<div class="line"><a name="l03545"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gae82563aa3c3cb002d98a50aaf00dfd90"> 3545</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_PINPOL_SHIFT               7u</span></div>
<div class="line"><a name="l03546"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga4fae9b6452d307c2a0299c07a8f0429f"> 3546</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_PINPOL_WIDTH               1u</span></div>
<div class="line"><a name="l03547"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga35eb37b1292b993b43c4c56e35245831"> 3547</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_PINPOL(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_TIMCTL_PINPOL_SHIFT))&amp;FLEXIO_TIMCTL_PINPOL_MASK)</span></div>
<div class="line"><a name="l03548"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga4798db914ca4cccdb88b15814d08fce3"> 3548</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_PINSEL_MASK                0x700u</span></div>
<div class="line"><a name="l03549"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gae9ea4fb37abfa9b126db47944f9feb5d"> 3549</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_PINSEL_SHIFT               8u</span></div>
<div class="line"><a name="l03550"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gaf85ba984fb6418c56ed6fd61f4d6a084"> 3550</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_PINSEL_WIDTH               3u</span></div>
<div class="line"><a name="l03551"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gac43cf2fa69cb5fb58d5a8770659466c6"> 3551</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_PINSEL(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_TIMCTL_PINSEL_SHIFT))&amp;FLEXIO_TIMCTL_PINSEL_MASK)</span></div>
<div class="line"><a name="l03552"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga991820ff204751bdab541b92e58de581"> 3552</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_PINCFG_MASK                0x30000u</span></div>
<div class="line"><a name="l03553"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga09f6702fa5abe7918d06a5105211cc09"> 3553</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_PINCFG_SHIFT               16u</span></div>
<div class="line"><a name="l03554"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gad0015397ad302b83c9b133a18bccecce"> 3554</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_PINCFG_WIDTH               2u</span></div>
<div class="line"><a name="l03555"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga742d777e5f0947554f6d178b3baad5ee"> 3555</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_PINCFG(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_TIMCTL_PINCFG_SHIFT))&amp;FLEXIO_TIMCTL_PINCFG_MASK)</span></div>
<div class="line"><a name="l03556"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gae83bad8d846f409f0204f56daa843a5c"> 3556</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_TRGSRC_MASK                0x400000u</span></div>
<div class="line"><a name="l03557"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gaa472d2e814d71c6a6fa064d31980267c"> 3557</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_TRGSRC_SHIFT               22u</span></div>
<div class="line"><a name="l03558"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga83c72e577f2017ed899d7310ee31625e"> 3558</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_TRGSRC_WIDTH               1u</span></div>
<div class="line"><a name="l03559"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gab0bae4339f9edb689f91e83191e1775b"> 3559</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_TRGSRC(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_TIMCTL_TRGSRC_SHIFT))&amp;FLEXIO_TIMCTL_TRGSRC_MASK)</span></div>
<div class="line"><a name="l03560"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga36897cc3c3c3534e3b517b7a3579f5d8"> 3560</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_TRGPOL_MASK                0x800000u</span></div>
<div class="line"><a name="l03561"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gad1ddac52643e08f20d4efceda008b619"> 3561</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_TRGPOL_SHIFT               23u</span></div>
<div class="line"><a name="l03562"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga1c6cd29291f7c94a05b533a65ab7ae04"> 3562</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_TRGPOL_WIDTH               1u</span></div>
<div class="line"><a name="l03563"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga5840f8c29b208ea07d4dcdb7a17bfc4a"> 3563</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_TRGPOL(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_TIMCTL_TRGPOL_SHIFT))&amp;FLEXIO_TIMCTL_TRGPOL_MASK)</span></div>
<div class="line"><a name="l03564"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga693b2171f1c7488ea8445780239ba33f"> 3564</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_TRGSEL_MASK                0xF000000u</span></div>
<div class="line"><a name="l03565"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gaa122c02b58941c9e7e9127d917e59d9a"> 3565</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_TRGSEL_SHIFT               24u</span></div>
<div class="line"><a name="l03566"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gafd45d4becdfb172a39a9c038e8344169"> 3566</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_TRGSEL_WIDTH               4u</span></div>
<div class="line"><a name="l03567"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gaaa6475c8f4188ff4f9cb02c6de1959d9"> 3567</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_TRGSEL(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_TIMCTL_TRGSEL_SHIFT))&amp;FLEXIO_TIMCTL_TRGSEL_MASK)</span></div>
<div class="line"><a name="l03568"></a><span class="lineno"> 3568</span>&#160;<span class="comment">/* TIMCFG Bit Fields */</span></div>
<div class="line"><a name="l03569"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga921f082d6013cac35c2bb576982f4c65"> 3569</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TSTART_MASK                0x2u</span></div>
<div class="line"><a name="l03570"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga097d0a2054785f636a36ba853aa86185"> 3570</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TSTART_SHIFT               1u</span></div>
<div class="line"><a name="l03571"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gadc575e90b70c8805c3af04fa30a2ba39"> 3571</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TSTART_WIDTH               1u</span></div>
<div class="line"><a name="l03572"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga0537e58d857a206ab42811b32aa4480a"> 3572</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TSTART(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_TIMCFG_TSTART_SHIFT))&amp;FLEXIO_TIMCFG_TSTART_MASK)</span></div>
<div class="line"><a name="l03573"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga09b0b0b2e7a6553ca3189e8b0c641ce1"> 3573</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TSTOP_MASK                 0x30u</span></div>
<div class="line"><a name="l03574"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga6342e95fb7c9632d2fd2231fa2e54bca"> 3574</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TSTOP_SHIFT                4u</span></div>
<div class="line"><a name="l03575"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gae3d189eb34dced1c0def93491b7f1601"> 3575</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TSTOP_WIDTH                2u</span></div>
<div class="line"><a name="l03576"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga47f093415677944705c75e7eb79f7740"> 3576</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TSTOP(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_TIMCFG_TSTOP_SHIFT))&amp;FLEXIO_TIMCFG_TSTOP_MASK)</span></div>
<div class="line"><a name="l03577"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga64f435d9f08f382279adc7abc11aed02"> 3577</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMENA_MASK                0x700u</span></div>
<div class="line"><a name="l03578"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga1975e2847b86a73baa9828e62a94836e"> 3578</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMENA_SHIFT               8u</span></div>
<div class="line"><a name="l03579"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gaaff781d51cd2555b2a2da0cf56882c75"> 3579</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMENA_WIDTH               3u</span></div>
<div class="line"><a name="l03580"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gac63919aab547241e7704c132913a93f1"> 3580</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMENA(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_TIMCFG_TIMENA_SHIFT))&amp;FLEXIO_TIMCFG_TIMENA_MASK)</span></div>
<div class="line"><a name="l03581"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gaeb2d525a8406a271d7141240012dcbb2"> 3581</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMDIS_MASK                0x7000u</span></div>
<div class="line"><a name="l03582"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga090fb66dc1096cb7164f8eb7d7703c0b"> 3582</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMDIS_SHIFT               12u</span></div>
<div class="line"><a name="l03583"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gaa21e10195cf6010c067d579af4cf6c8e"> 3583</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMDIS_WIDTH               3u</span></div>
<div class="line"><a name="l03584"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga4ba451fb40143f46162b95a4127698d3"> 3584</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMDIS(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_TIMCFG_TIMDIS_SHIFT))&amp;FLEXIO_TIMCFG_TIMDIS_MASK)</span></div>
<div class="line"><a name="l03585"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga5f56bd10a25ad169600fd8933fa960bf"> 3585</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMRST_MASK                0x70000u</span></div>
<div class="line"><a name="l03586"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga5f2301be2398c3fa3776339e6eca1266"> 3586</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMRST_SHIFT               16u</span></div>
<div class="line"><a name="l03587"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gae756000dac1cc2ccf7945caac004505c"> 3587</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMRST_WIDTH               3u</span></div>
<div class="line"><a name="l03588"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga08ca7ed1bb749a7badb47a218d267144"> 3588</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMRST(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_TIMCFG_TIMRST_SHIFT))&amp;FLEXIO_TIMCFG_TIMRST_MASK)</span></div>
<div class="line"><a name="l03589"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga630b6f7a87e13b8895f0539de1ea7605"> 3589</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMDEC_MASK                0x300000u</span></div>
<div class="line"><a name="l03590"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gab160edca0d0ee58976037f7e374e9f3e"> 3590</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMDEC_SHIFT               20u</span></div>
<div class="line"><a name="l03591"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga948c8985e89e4de67faef017719acb6d"> 3591</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMDEC_WIDTH               2u</span></div>
<div class="line"><a name="l03592"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga9a093fb49dcb9d78cfbb9c197c1e48f3"> 3592</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMDEC(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_TIMCFG_TIMDEC_SHIFT))&amp;FLEXIO_TIMCFG_TIMDEC_MASK)</span></div>
<div class="line"><a name="l03593"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga8dc21aa2bf34a287c7e69adeed2b955f"> 3593</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMOUT_MASK                0x3000000u</span></div>
<div class="line"><a name="l03594"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga71b74bfc36bfc4485ec8d8ae5e8fb020"> 3594</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMOUT_SHIFT               24u</span></div>
<div class="line"><a name="l03595"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gaea05802c67a5e5fabd602c51d25528c0"> 3595</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMOUT_WIDTH               2u</span></div>
<div class="line"><a name="l03596"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga109c7fcac4d63d9d1103b8528860f502"> 3596</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMOUT(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_TIMCFG_TIMOUT_SHIFT))&amp;FLEXIO_TIMCFG_TIMOUT_MASK)</span></div>
<div class="line"><a name="l03597"></a><span class="lineno"> 3597</span>&#160;<span class="comment">/* TIMCMP Bit Fields */</span></div>
<div class="line"><a name="l03598"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga189d69a01318b2c2a5137c2f3d3015a2"> 3598</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCMP_CMP_MASK                   0xFFFFu</span></div>
<div class="line"><a name="l03599"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga1ac785645517f9d0f9a1bfba7fcaabb6"> 3599</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCMP_CMP_SHIFT                  0u</span></div>
<div class="line"><a name="l03600"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#ga4d105737a9287acc69fa21429c1b3b78"> 3600</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCMP_CMP_WIDTH                  16u</span></div>
<div class="line"><a name="l03601"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___register___masks.html#gabf028f9ba9ba810220ff2e674fd41df4"> 3601</a></span>&#160;<span class="preprocessor">#define FLEXIO_TIMCMP_CMP(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_TIMCMP_CMP_SHIFT))&amp;FLEXIO_TIMCMP_CMP_MASK)</span></div>
<div class="line"><a name="l03602"></a><span class="lineno"> 3602</span>&#160; <span class="comment">/* end of group FLEXIO_Register_Masks */</span></div>
<div class="line"><a name="l03606"></a><span class="lineno"> 3606</span>&#160; </div>
<div class="line"><a name="l03607"></a><span class="lineno"> 3607</span>&#160; <span class="comment">/* end of group FLEXIO_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l03611"></a><span class="lineno"> 3611</span>&#160; </div>
<div class="line"><a name="l03612"></a><span class="lineno"> 3612</span>&#160; </div>
<div class="line"><a name="l03613"></a><span class="lineno"> 3613</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03614"></a><span class="lineno"> 3614</span>&#160;<span class="comment">   -- FTFC Peripheral Access Layer</span></div>
<div class="line"><a name="l03615"></a><span class="lineno"> 3615</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03616"></a><span class="lineno"> 3616</span>&#160; </div>
<div class="line"><a name="l03624"></a><span class="lineno"><a class="line" href="group___f_t_f_c___peripheral___access___layer.html#ga70cc4456d44c6fd92935876e202d9382"> 3624</a></span>&#160;<span class="preprocessor">#define FTFC_FCCOB_COUNT                         12u</span></div>
<div class="line"><a name="l03625"></a><span class="lineno"><a class="line" href="group___f_t_f_c___peripheral___access___layer.html#gaef96aa04e620c822dffb78de849650cc"> 3625</a></span>&#160;<span class="preprocessor">#define FTFC_FPROT_COUNT                         4u</span></div>
<div class="line"><a name="l03626"></a><span class="lineno"> 3626</span>&#160; </div>
<div class="line"><a name="l03628"></a><span class="lineno"><a class="line" href="struct_f_t_f_c___type.html"> 3628</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l03629"></a><span class="lineno"><a class="line" href="struct_f_t_f_c___type.html#a57c3e6b3762c534a042a17f5af444af3"> 3629</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_f_t_f_c___type.html#a57c3e6b3762c534a042a17f5af444af3">FSTAT</a>;                              </div>
<div class="line"><a name="l03630"></a><span class="lineno"><a class="line" href="struct_f_t_f_c___type.html#a7fb3b81cd1bd2fafff8d0a4dff4c1ca6"> 3630</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_f_t_f_c___type.html#a7fb3b81cd1bd2fafff8d0a4dff4c1ca6">FCNFG</a>;                              </div>
<div class="line"><a name="l03631"></a><span class="lineno"><a class="line" href="struct_f_t_f_c___type.html#a85156ccce66561ea0bcdd05328bc00d0"> 3631</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="struct_f_t_f_c___type.html#a85156ccce66561ea0bcdd05328bc00d0">FSEC</a>;                               </div>
<div class="line"><a name="l03632"></a><span class="lineno"><a class="line" href="struct_f_t_f_c___type.html#ad6f27cae281f36b3fff683b375f0323f"> 3632</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="struct_f_t_f_c___type.html#ad6f27cae281f36b3fff683b375f0323f">FOPT</a>;                               </div>
<div class="line"><a name="l03633"></a><span class="lineno"><a class="line" href="struct_f_t_f_c___type.html#aad68f15c1ffb922b538818455a61c186"> 3633</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FCCOB[<a class="code" href="group___f_t_f_c___peripheral___access___layer.html#ga70cc4456d44c6fd92935876e202d9382">FTFC_FCCOB_COUNT</a>];            </div>
<div class="line"><a name="l03634"></a><span class="lineno"><a class="line" href="struct_f_t_f_c___type.html#ae64c9db0f5bf040555ad61cb02fd05cb"> 3634</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FPROT[<a class="code" href="group___f_t_f_c___peripheral___access___layer.html#gaef96aa04e620c822dffb78de849650cc">FTFC_FPROT_COUNT</a>];            </div>
<div class="line"><a name="l03635"></a><span class="lineno"><a class="line" href="struct_f_t_f_c___type.html#a61e98726b42d149693c85f2e70bf7e96"> 3635</a></span>&#160;       uint8_t RESERVED_0[2];</div>
<div class="line"><a name="l03636"></a><span class="lineno"><a class="line" href="struct_f_t_f_c___type.html#a4b196c5bc9a5946ebf65054e577a8495"> 3636</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_f_t_f_c___type.html#a4b196c5bc9a5946ebf65054e577a8495">FEPROT</a>;                             </div>
<div class="line"><a name="l03637"></a><span class="lineno"><a class="line" href="struct_f_t_f_c___type.html#ae0e157ff4dd47a9c1154c2220f59dfe7"> 3637</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_f_t_f_c___type.html#ae0e157ff4dd47a9c1154c2220f59dfe7">FDPROT</a>;                             </div>
<div class="line"><a name="l03638"></a><span class="lineno"><a class="line" href="struct_f_t_f_c___type.html#a04a32818881a0c8baf3d8070d7155871"> 3638</a></span>&#160;       uint8_t RESERVED_1[20];</div>
<div class="line"><a name="l03639"></a><span class="lineno"><a class="line" href="struct_f_t_f_c___type.html#a981396e55e3aac1369d00ae9efc9f523"> 3639</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="struct_f_t_f_c___type.html#a981396e55e3aac1369d00ae9efc9f523">FCSESTAT</a>;                           </div>
<div class="line"><a name="l03640"></a><span class="lineno"><a class="line" href="struct_f_t_f_c___type.html#ab532884d860ac715b6c5760f576b5f2c"> 3640</a></span>&#160;       uint8_t RESERVED_2[1];</div>
<div class="line"><a name="l03641"></a><span class="lineno"><a class="line" href="struct_f_t_f_c___type.html#a5d7cf100fe54519ec8f98c936912f439"> 3641</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_f_t_f_c___type.html#a5d7cf100fe54519ec8f98c936912f439">FERSTAT</a>;                            </div>
<div class="line"><a name="l03642"></a><span class="lineno"><a class="line" href="struct_f_t_f_c___type.html#a35ecda2430f2dfc85139ebd878136d96"> 3642</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_f_t_f_c___type.html#a35ecda2430f2dfc85139ebd878136d96">FERCNFG</a>;                            </div>
<div class="line"><a name="l03643"></a><span class="lineno"> 3643</span>&#160;} <a class="code" href="struct_f_t_f_c___type.html">FTFC_Type</a>, *<a class="code" href="group___f_t_f_c___peripheral___access___layer.html#gafd0778c584834287a7011bf7e242521b">FTFC_MemMapPtr</a>;</div>
<div class="line"><a name="l03644"></a><span class="lineno"> 3644</span>&#160; </div>
<div class="line"><a name="l03646"></a><span class="lineno"><a class="line" href="group___f_t_f_c___peripheral___access___layer.html#ga0c98af3339be464f60858cfb726ee37e"> 3646</a></span>&#160;<span class="preprocessor">#define FTFC_INSTANCE_COUNT                      (1u)</span></div>
<div class="line"><a name="l03647"></a><span class="lineno"> 3647</span>&#160; </div>
<div class="line"><a name="l03648"></a><span class="lineno"> 3648</span>&#160; </div>
<div class="line"><a name="l03649"></a><span class="lineno"> 3649</span>&#160;<span class="comment">/* FTFC - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l03651"></a><span class="lineno"><a class="line" href="group___f_t_f_c___peripheral___access___layer.html#ga573fcc63db056e23fc11be9bf28623e8"> 3651</a></span>&#160;<span class="preprocessor">#define FTFC_BASE                                (0x40020000u)</span></div>
<div class="line"><a name="l03652"></a><span class="lineno"> 3652</span>&#160; </div>
<div class="line"><a name="l03653"></a><span class="lineno"><a class="line" href="group___f_t_f_c___peripheral___access___layer.html#gae5940c6a203fe360a848d3cbefdcaa3f"> 3653</a></span>&#160;<span class="preprocessor">#define FTFC                                     ((FTFC_Type *)FTFC_BASE)</span></div>
<div class="line"><a name="l03654"></a><span class="lineno"> 3654</span>&#160; </div>
<div class="line"><a name="l03655"></a><span class="lineno"><a class="line" href="group___f_t_f_c___peripheral___access___layer.html#gaf0fc1f6c9ed7a5d0b262060039cc1f44"> 3655</a></span>&#160;<span class="preprocessor">#define FTFC_BASE_ADDRS                          { FTFC_BASE }</span></div>
<div class="line"><a name="l03656"></a><span class="lineno"> 3656</span>&#160; </div>
<div class="line"><a name="l03657"></a><span class="lineno"><a class="line" href="group___f_t_f_c___peripheral___access___layer.html#gaa20a93ec4c0b6fca9a30b731a1c0800d"> 3657</a></span>&#160;<span class="preprocessor">#define FTFC_BASE_PTRS                           { FTFC }</span></div>
<div class="line"><a name="l03658"></a><span class="lineno"> 3658</span>&#160; </div>
<div class="line"><a name="l03659"></a><span class="lineno"><a class="line" href="group___f_t_f_c___peripheral___access___layer.html#ga96aa003f53f5781e4c4ffde4a2f5b07e"> 3659</a></span>&#160;<span class="preprocessor">#define FTFC_IRQS_ARR_COUNT                      (2u)</span></div>
<div class="line"><a name="l03660"></a><span class="lineno"> 3660</span>&#160; </div>
<div class="line"><a name="l03661"></a><span class="lineno"><a class="line" href="group___f_t_f_c___peripheral___access___layer.html#ga0c858973836369430cbc9f99a8c16f21"> 3661</a></span>&#160;<span class="preprocessor">#define FTFC_COMMAND_COMPLETE_IRQS_CH_COUNT      (1u)</span></div>
<div class="line"><a name="l03662"></a><span class="lineno"> 3662</span>&#160; </div>
<div class="line"><a name="l03663"></a><span class="lineno"><a class="line" href="group___f_t_f_c___peripheral___access___layer.html#ga852df5bff9d2dd940735f8387afd0e51"> 3663</a></span>&#160;<span class="preprocessor">#define FTFC_READ_COLLISION_IRQS_CH_COUNT        (1u)</span></div>
<div class="line"><a name="l03664"></a><span class="lineno"> 3664</span>&#160; </div>
<div class="line"><a name="l03665"></a><span class="lineno"><a class="line" href="group___f_t_f_c___peripheral___access___layer.html#ga5565d8093de1758d67d40c5134ec4413"> 3665</a></span>&#160;<span class="preprocessor">#define FTFC_COMMAND_COMPLETE_IRQS               { FTFC_IRQn }</span></div>
<div class="line"><a name="l03666"></a><span class="lineno"><a class="line" href="group___f_t_f_c___peripheral___access___layer.html#ga5cf4a5f23118b354265378db06ff82fd"> 3666</a></span>&#160;<span class="preprocessor">#define FTFC_READ_COLLISION_IRQS                 { FTFC_IRQn }</span></div>
<div class="line"><a name="l03667"></a><span class="lineno"> 3667</span>&#160; </div>
<div class="line"><a name="l03668"></a><span class="lineno"> 3668</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03669"></a><span class="lineno"> 3669</span>&#160;<span class="comment">   -- FTFC Register Masks</span></div>
<div class="line"><a name="l03670"></a><span class="lineno"> 3670</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03671"></a><span class="lineno"> 3671</span>&#160; </div>
<div class="line"><a name="l03677"></a><span class="lineno"> 3677</span>&#160;<span class="comment">/* FSTAT Bit Fields */</span></div>
<div class="line"><a name="l03678"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga4b8a8a46341b9b218ae0fcc9627b271d"> 3678</a></span>&#160;<span class="preprocessor">#define FTFC_FSTAT_MGSTAT0_MASK                  0x1u</span></div>
<div class="line"><a name="l03679"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gaa891bd79ced9c4ad7f7d4e7478d3e01d"> 3679</a></span>&#160;<span class="preprocessor">#define FTFC_FSTAT_MGSTAT0_SHIFT                 0u</span></div>
<div class="line"><a name="l03680"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gaaf3c691c65c3d470b427441620428d50"> 3680</a></span>&#160;<span class="preprocessor">#define FTFC_FSTAT_MGSTAT0_WIDTH                 1u</span></div>
<div class="line"><a name="l03681"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gaf29ae2c83575bf9b2e474e169b9eb5a4"> 3681</a></span>&#160;<span class="preprocessor">#define FTFC_FSTAT_MGSTAT0(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FSTAT_MGSTAT0_SHIFT))&amp;FTFC_FSTAT_MGSTAT0_MASK)</span></div>
<div class="line"><a name="l03682"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga7f19b158532e755f96db1a146e831df5"> 3682</a></span>&#160;<span class="preprocessor">#define FTFC_FSTAT_FPVIOL_MASK                   0x10u</span></div>
<div class="line"><a name="l03683"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga82743d5c57964938d53434d375a19490"> 3683</a></span>&#160;<span class="preprocessor">#define FTFC_FSTAT_FPVIOL_SHIFT                  4u</span></div>
<div class="line"><a name="l03684"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gaa6ee36cef7596a678f87cfd3c68c92b5"> 3684</a></span>&#160;<span class="preprocessor">#define FTFC_FSTAT_FPVIOL_WIDTH                  1u</span></div>
<div class="line"><a name="l03685"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gaeae20d21f86f041aea9ccab291eeb197"> 3685</a></span>&#160;<span class="preprocessor">#define FTFC_FSTAT_FPVIOL(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FSTAT_FPVIOL_SHIFT))&amp;FTFC_FSTAT_FPVIOL_MASK)</span></div>
<div class="line"><a name="l03686"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gacddbd91609724c1175b8b7b51340fe51"> 3686</a></span>&#160;<span class="preprocessor">#define FTFC_FSTAT_ACCERR_MASK                   0x20u</span></div>
<div class="line"><a name="l03687"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga2a3d360382e564330673a76ab3e5200d"> 3687</a></span>&#160;<span class="preprocessor">#define FTFC_FSTAT_ACCERR_SHIFT                  5u</span></div>
<div class="line"><a name="l03688"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gac8d766e09441750e41bebc9bd5e6ccb4"> 3688</a></span>&#160;<span class="preprocessor">#define FTFC_FSTAT_ACCERR_WIDTH                  1u</span></div>
<div class="line"><a name="l03689"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga6dfc2e98af9ea8dbb17333f3a7c6434a"> 3689</a></span>&#160;<span class="preprocessor">#define FTFC_FSTAT_ACCERR(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FSTAT_ACCERR_SHIFT))&amp;FTFC_FSTAT_ACCERR_MASK)</span></div>
<div class="line"><a name="l03690"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga6ba92b617e52d6c97dcf8ae00103517b"> 3690</a></span>&#160;<span class="preprocessor">#define FTFC_FSTAT_RDCOLERR_MASK                 0x40u</span></div>
<div class="line"><a name="l03691"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga0af062af590eea3b960a15c2e1aa8cba"> 3691</a></span>&#160;<span class="preprocessor">#define FTFC_FSTAT_RDCOLERR_SHIFT                6u</span></div>
<div class="line"><a name="l03692"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga6898f6636a13a073d626523480219db5"> 3692</a></span>&#160;<span class="preprocessor">#define FTFC_FSTAT_RDCOLERR_WIDTH                1u</span></div>
<div class="line"><a name="l03693"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga9cd9a9153100ef1098981707315e239b"> 3693</a></span>&#160;<span class="preprocessor">#define FTFC_FSTAT_RDCOLERR(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FSTAT_RDCOLERR_SHIFT))&amp;FTFC_FSTAT_RDCOLERR_MASK)</span></div>
<div class="line"><a name="l03694"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga59ad289b1dda77330fe611c419ee7269"> 3694</a></span>&#160;<span class="preprocessor">#define FTFC_FSTAT_CCIF_MASK                     0x80u</span></div>
<div class="line"><a name="l03695"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gaf033a93e8d08a1d1bffeb163ca75b452"> 3695</a></span>&#160;<span class="preprocessor">#define FTFC_FSTAT_CCIF_SHIFT                    7u</span></div>
<div class="line"><a name="l03696"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga5913cc448f310d430a66bb5b4adde9e6"> 3696</a></span>&#160;<span class="preprocessor">#define FTFC_FSTAT_CCIF_WIDTH                    1u</span></div>
<div class="line"><a name="l03697"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga26b335c3f8d3443441ae9cf25c7bc355"> 3697</a></span>&#160;<span class="preprocessor">#define FTFC_FSTAT_CCIF(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FSTAT_CCIF_SHIFT))&amp;FTFC_FSTAT_CCIF_MASK)</span></div>
<div class="line"><a name="l03698"></a><span class="lineno"> 3698</span>&#160;<span class="comment">/* FCNFG Bit Fields */</span></div>
<div class="line"><a name="l03699"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga027ecd13e858414683615c71904a9bba"> 3699</a></span>&#160;<span class="preprocessor">#define FTFC_FCNFG_EEERDY_MASK                   0x1u</span></div>
<div class="line"><a name="l03700"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga8ed447bf046a13369b6d000fe59a981c"> 3700</a></span>&#160;<span class="preprocessor">#define FTFC_FCNFG_EEERDY_SHIFT                  0u</span></div>
<div class="line"><a name="l03701"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga2f0c38923e60a2c04cc6d720497385ec"> 3701</a></span>&#160;<span class="preprocessor">#define FTFC_FCNFG_EEERDY_WIDTH                  1u</span></div>
<div class="line"><a name="l03702"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga46143ebf5b2a166d1dcc1cba2e609e8e"> 3702</a></span>&#160;<span class="preprocessor">#define FTFC_FCNFG_EEERDY(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FCNFG_EEERDY_SHIFT))&amp;FTFC_FCNFG_EEERDY_MASK)</span></div>
<div class="line"><a name="l03703"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga3bafa0fc61bb01819d5e043c5e889e9c"> 3703</a></span>&#160;<span class="preprocessor">#define FTFC_FCNFG_RAMRDY_MASK                   0x2u</span></div>
<div class="line"><a name="l03704"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga677b881525ca115b78af97513df5cb49"> 3704</a></span>&#160;<span class="preprocessor">#define FTFC_FCNFG_RAMRDY_SHIFT                  1u</span></div>
<div class="line"><a name="l03705"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga4d7a5c7da8cf7ac40188097974b1b1b5"> 3705</a></span>&#160;<span class="preprocessor">#define FTFC_FCNFG_RAMRDY_WIDTH                  1u</span></div>
<div class="line"><a name="l03706"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga5dedd669f7d57facf70a8310c5b58e53"> 3706</a></span>&#160;<span class="preprocessor">#define FTFC_FCNFG_RAMRDY(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FCNFG_RAMRDY_SHIFT))&amp;FTFC_FCNFG_RAMRDY_MASK)</span></div>
<div class="line"><a name="l03707"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga02a4749f0a289bc1d4056ee243cacda7"> 3707</a></span>&#160;<span class="preprocessor">#define FTFC_FCNFG_ERSSUSP_MASK                  0x10u</span></div>
<div class="line"><a name="l03708"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga197b891ac9cc69ba69da98dca603c0aa"> 3708</a></span>&#160;<span class="preprocessor">#define FTFC_FCNFG_ERSSUSP_SHIFT                 4u</span></div>
<div class="line"><a name="l03709"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gae7589f87fe0251ad6bad8afef2d9b7b7"> 3709</a></span>&#160;<span class="preprocessor">#define FTFC_FCNFG_ERSSUSP_WIDTH                 1u</span></div>
<div class="line"><a name="l03710"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga493836057b6bf8bc7fdf76bdb6c71d5e"> 3710</a></span>&#160;<span class="preprocessor">#define FTFC_FCNFG_ERSSUSP(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FCNFG_ERSSUSP_SHIFT))&amp;FTFC_FCNFG_ERSSUSP_MASK)</span></div>
<div class="line"><a name="l03711"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gab4bf56204cba0aef2d6e054dc218d779"> 3711</a></span>&#160;<span class="preprocessor">#define FTFC_FCNFG_ERSAREQ_MASK                  0x20u</span></div>
<div class="line"><a name="l03712"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga221da794fcbe1c32cea1d0acd19d1a38"> 3712</a></span>&#160;<span class="preprocessor">#define FTFC_FCNFG_ERSAREQ_SHIFT                 5u</span></div>
<div class="line"><a name="l03713"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga5b81d21d89842dca81ff595ddb81e008"> 3713</a></span>&#160;<span class="preprocessor">#define FTFC_FCNFG_ERSAREQ_WIDTH                 1u</span></div>
<div class="line"><a name="l03714"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga43d8bf408f12ecce933331420f17d21d"> 3714</a></span>&#160;<span class="preprocessor">#define FTFC_FCNFG_ERSAREQ(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FCNFG_ERSAREQ_SHIFT))&amp;FTFC_FCNFG_ERSAREQ_MASK)</span></div>
<div class="line"><a name="l03715"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gac2ed11663d10ca98421b49d024d48b10"> 3715</a></span>&#160;<span class="preprocessor">#define FTFC_FCNFG_RDCOLLIE_MASK                 0x40u</span></div>
<div class="line"><a name="l03716"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gae900a7b0a2cf9bb60eafaac87cb8ca31"> 3716</a></span>&#160;<span class="preprocessor">#define FTFC_FCNFG_RDCOLLIE_SHIFT                6u</span></div>
<div class="line"><a name="l03717"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga1b845ffc74490eda1098d6570f067183"> 3717</a></span>&#160;<span class="preprocessor">#define FTFC_FCNFG_RDCOLLIE_WIDTH                1u</span></div>
<div class="line"><a name="l03718"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gac4f03854d3c3444811913cd86ea5bf1e"> 3718</a></span>&#160;<span class="preprocessor">#define FTFC_FCNFG_RDCOLLIE(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FCNFG_RDCOLLIE_SHIFT))&amp;FTFC_FCNFG_RDCOLLIE_MASK)</span></div>
<div class="line"><a name="l03719"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga1f9c770da7f2944e370e11a5801c048a"> 3719</a></span>&#160;<span class="preprocessor">#define FTFC_FCNFG_CCIE_MASK                     0x80u</span></div>
<div class="line"><a name="l03720"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gab15f3c03a932567f8fc31d493360e289"> 3720</a></span>&#160;<span class="preprocessor">#define FTFC_FCNFG_CCIE_SHIFT                    7u</span></div>
<div class="line"><a name="l03721"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga88589d82615601237a3aa92d8c1fbdf4"> 3721</a></span>&#160;<span class="preprocessor">#define FTFC_FCNFG_CCIE_WIDTH                    1u</span></div>
<div class="line"><a name="l03722"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga81a242da9dbea18e18623f92724910f1"> 3722</a></span>&#160;<span class="preprocessor">#define FTFC_FCNFG_CCIE(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FCNFG_CCIE_SHIFT))&amp;FTFC_FCNFG_CCIE_MASK)</span></div>
<div class="line"><a name="l03723"></a><span class="lineno"> 3723</span>&#160;<span class="comment">/* FSEC Bit Fields */</span></div>
<div class="line"><a name="l03724"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga5c9bcd7169aeb29ede8e23051d76b6ae"> 3724</a></span>&#160;<span class="preprocessor">#define FTFC_FSEC_SEC_MASK                       0x3u</span></div>
<div class="line"><a name="l03725"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga58e15a688a1ff349d64af4a7ea2eba67"> 3725</a></span>&#160;<span class="preprocessor">#define FTFC_FSEC_SEC_SHIFT                      0u</span></div>
<div class="line"><a name="l03726"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga5d6dfd99892b1167bb2bb55d551a50aa"> 3726</a></span>&#160;<span class="preprocessor">#define FTFC_FSEC_SEC_WIDTH                      2u</span></div>
<div class="line"><a name="l03727"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga27c35f5f5f1e931049d502a09a7f08a5"> 3727</a></span>&#160;<span class="preprocessor">#define FTFC_FSEC_SEC(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FSEC_SEC_SHIFT))&amp;FTFC_FSEC_SEC_MASK)</span></div>
<div class="line"><a name="l03728"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga286262ccb377be2778855822d0ad5064"> 3728</a></span>&#160;<span class="preprocessor">#define FTFC_FSEC_FSLACC_MASK                    0xCu</span></div>
<div class="line"><a name="l03729"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga6f86d6b7dd6ff37db691d32a893472c7"> 3729</a></span>&#160;<span class="preprocessor">#define FTFC_FSEC_FSLACC_SHIFT                   2u</span></div>
<div class="line"><a name="l03730"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga28d91d44550ba3e2b0189e5475ea78f1"> 3730</a></span>&#160;<span class="preprocessor">#define FTFC_FSEC_FSLACC_WIDTH                   2u</span></div>
<div class="line"><a name="l03731"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga8bfc5c22dd34c3c6d569f8321c4781c8"> 3731</a></span>&#160;<span class="preprocessor">#define FTFC_FSEC_FSLACC(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FSEC_FSLACC_SHIFT))&amp;FTFC_FSEC_FSLACC_MASK)</span></div>
<div class="line"><a name="l03732"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gab82b7ab7fcb53b146c3be89c3ee1f5bf"> 3732</a></span>&#160;<span class="preprocessor">#define FTFC_FSEC_MEEN_MASK                      0x30u</span></div>
<div class="line"><a name="l03733"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga6ba7663c94c2362f44cdf8189d249178"> 3733</a></span>&#160;<span class="preprocessor">#define FTFC_FSEC_MEEN_SHIFT                     4u</span></div>
<div class="line"><a name="l03734"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga78d0bcf713415d00edc8003660405ce4"> 3734</a></span>&#160;<span class="preprocessor">#define FTFC_FSEC_MEEN_WIDTH                     2u</span></div>
<div class="line"><a name="l03735"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga0a25c0bc80bccc9268c7db8ea99cc21b"> 3735</a></span>&#160;<span class="preprocessor">#define FTFC_FSEC_MEEN(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FSEC_MEEN_SHIFT))&amp;FTFC_FSEC_MEEN_MASK)</span></div>
<div class="line"><a name="l03736"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gae711b42e253c12da350b0c0444f31a73"> 3736</a></span>&#160;<span class="preprocessor">#define FTFC_FSEC_KEYEN_MASK                     0xC0u</span></div>
<div class="line"><a name="l03737"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gabb431fe642ddc5724c5b6b7121c99581"> 3737</a></span>&#160;<span class="preprocessor">#define FTFC_FSEC_KEYEN_SHIFT                    6u</span></div>
<div class="line"><a name="l03738"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga61e5450fb9c7eeb2fc708cc5cedba728"> 3738</a></span>&#160;<span class="preprocessor">#define FTFC_FSEC_KEYEN_WIDTH                    2u</span></div>
<div class="line"><a name="l03739"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga2d567a7fba79e4b23ec32aa0dab38d3a"> 3739</a></span>&#160;<span class="preprocessor">#define FTFC_FSEC_KEYEN(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FSEC_KEYEN_SHIFT))&amp;FTFC_FSEC_KEYEN_MASK)</span></div>
<div class="line"><a name="l03740"></a><span class="lineno"> 3740</span>&#160;<span class="comment">/* FOPT Bit Fields */</span></div>
<div class="line"><a name="l03741"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gaf8e8a0f004024e1fb16f8852c28309eb"> 3741</a></span>&#160;<span class="preprocessor">#define FTFC_FOPT_OPT_MASK                       0xFFu</span></div>
<div class="line"><a name="l03742"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gab1b7f4d3e2c41ea9aa7436d4b2c48558"> 3742</a></span>&#160;<span class="preprocessor">#define FTFC_FOPT_OPT_SHIFT                      0u</span></div>
<div class="line"><a name="l03743"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga73ef4d2481bdac4bf922dc14fa5b96d0"> 3743</a></span>&#160;<span class="preprocessor">#define FTFC_FOPT_OPT_WIDTH                      8u</span></div>
<div class="line"><a name="l03744"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga238d5c4661b0740c932c4a1cda32ead0"> 3744</a></span>&#160;<span class="preprocessor">#define FTFC_FOPT_OPT(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FOPT_OPT_SHIFT))&amp;FTFC_FOPT_OPT_MASK)</span></div>
<div class="line"><a name="l03745"></a><span class="lineno"> 3745</span>&#160;<span class="comment">/* FCCOB Bit Fields */</span></div>
<div class="line"><a name="l03746"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga1a0f77f225ac2f53a8921b4c4c50436c"> 3746</a></span>&#160;<span class="preprocessor">#define FTFC_FCCOB_CCOBn_MASK                    0xFFu</span></div>
<div class="line"><a name="l03747"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gafa7c235f846552eec67335e6de84b24b"> 3747</a></span>&#160;<span class="preprocessor">#define FTFC_FCCOB_CCOBn_SHIFT                   0u</span></div>
<div class="line"><a name="l03748"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gaa691e2af438003bddfb49558099e1588"> 3748</a></span>&#160;<span class="preprocessor">#define FTFC_FCCOB_CCOBn_WIDTH                   8u</span></div>
<div class="line"><a name="l03749"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga1def96e713519bfd61d2f3090f5c89d6"> 3749</a></span>&#160;<span class="preprocessor">#define FTFC_FCCOB_CCOBn(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FCCOB_CCOBn_SHIFT))&amp;FTFC_FCCOB_CCOBn_MASK)</span></div>
<div class="line"><a name="l03750"></a><span class="lineno"> 3750</span>&#160;<span class="comment">/* FPROT Bit Fields */</span></div>
<div class="line"><a name="l03751"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga8de1d7ea21a77725807ff7747f0c28af"> 3751</a></span>&#160;<span class="preprocessor">#define FTFC_FPROT_PROT_MASK                     0xFFu</span></div>
<div class="line"><a name="l03752"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga83d5497b371e5fceee29232b020bc8fc"> 3752</a></span>&#160;<span class="preprocessor">#define FTFC_FPROT_PROT_SHIFT                    0u</span></div>
<div class="line"><a name="l03753"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gab692d4ca068d2d3bf061829d8e26c0ba"> 3753</a></span>&#160;<span class="preprocessor">#define FTFC_FPROT_PROT_WIDTH                    8u</span></div>
<div class="line"><a name="l03754"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga6149db58262696efa0a1656fe0205abb"> 3754</a></span>&#160;<span class="preprocessor">#define FTFC_FPROT_PROT(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FPROT_PROT_SHIFT))&amp;FTFC_FPROT_PROT_MASK)</span></div>
<div class="line"><a name="l03755"></a><span class="lineno"> 3755</span>&#160;<span class="comment">/* FEPROT Bit Fields */</span></div>
<div class="line"><a name="l03756"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga8270f5bfa966fa267ca51b2dd85f0d96"> 3756</a></span>&#160;<span class="preprocessor">#define FTFC_FEPROT_EPROT_MASK                   0xFFu</span></div>
<div class="line"><a name="l03757"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga458b6c049138231bff373f314d7b997c"> 3757</a></span>&#160;<span class="preprocessor">#define FTFC_FEPROT_EPROT_SHIFT                  0u</span></div>
<div class="line"><a name="l03758"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga30dd2760999d5d83cda13142ae29d187"> 3758</a></span>&#160;<span class="preprocessor">#define FTFC_FEPROT_EPROT_WIDTH                  8u</span></div>
<div class="line"><a name="l03759"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga99067939ed395659eca725a0fa58f979"> 3759</a></span>&#160;<span class="preprocessor">#define FTFC_FEPROT_EPROT(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FEPROT_EPROT_SHIFT))&amp;FTFC_FEPROT_EPROT_MASK)</span></div>
<div class="line"><a name="l03760"></a><span class="lineno"> 3760</span>&#160;<span class="comment">/* FDPROT Bit Fields */</span></div>
<div class="line"><a name="l03761"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gad48a754bfb374324110c2bc0325167f1"> 3761</a></span>&#160;<span class="preprocessor">#define FTFC_FDPROT_DPROT_MASK                   0xFFu</span></div>
<div class="line"><a name="l03762"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga0a75a155d19b8986f0e92042b9566bed"> 3762</a></span>&#160;<span class="preprocessor">#define FTFC_FDPROT_DPROT_SHIFT                  0u</span></div>
<div class="line"><a name="l03763"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga904cf43096c6a88d56582fb8659da52c"> 3763</a></span>&#160;<span class="preprocessor">#define FTFC_FDPROT_DPROT_WIDTH                  8u</span></div>
<div class="line"><a name="l03764"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gad3811824d91d7838ff7ba835d57f15b6"> 3764</a></span>&#160;<span class="preprocessor">#define FTFC_FDPROT_DPROT(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FDPROT_DPROT_SHIFT))&amp;FTFC_FDPROT_DPROT_MASK)</span></div>
<div class="line"><a name="l03765"></a><span class="lineno"> 3765</span>&#160;<span class="comment">/* FCSESTAT Bit Fields */</span></div>
<div class="line"><a name="l03766"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga722a826b4436b088dde47b36b67daae1"> 3766</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_BSY_MASK                   0x1u</span></div>
<div class="line"><a name="l03767"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga81eff898fc3cb04b74c510112b9533a7"> 3767</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_BSY_SHIFT                  0u</span></div>
<div class="line"><a name="l03768"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gadf750c5174080bc45b17e60c56883c0f"> 3768</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_BSY_WIDTH                  1u</span></div>
<div class="line"><a name="l03769"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga5a9e99921cda74796df961c2a24bc3e8"> 3769</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_BSY(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FCSESTAT_BSY_SHIFT))&amp;FTFC_FCSESTAT_BSY_MASK)</span></div>
<div class="line"><a name="l03770"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga0b7aece374a18a4cc3a88c8f800c1854"> 3770</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_SB_MASK                    0x2u</span></div>
<div class="line"><a name="l03771"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gacb14e833db5dbdd8cbf7d2bf755b0807"> 3771</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_SB_SHIFT                   1u</span></div>
<div class="line"><a name="l03772"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga4fd3d7002365f5252b74021487cc6670"> 3772</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_SB_WIDTH                   1u</span></div>
<div class="line"><a name="l03773"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga58ee0c40e40d2f459f3259d8806f6616"> 3773</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_SB(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FCSESTAT_SB_SHIFT))&amp;FTFC_FCSESTAT_SB_MASK)</span></div>
<div class="line"><a name="l03774"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga38ff7b4bdf3bd9701ea6708d42864526"> 3774</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_BIN_MASK                   0x4u</span></div>
<div class="line"><a name="l03775"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga09a43da0a95ad39c2b446ae526a2a385"> 3775</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_BIN_SHIFT                  2u</span></div>
<div class="line"><a name="l03776"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga5c080824bdd0401d0e6553b829caa254"> 3776</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_BIN_WIDTH                  1u</span></div>
<div class="line"><a name="l03777"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga44453a7f55190f3daa2ec872bc2ae096"> 3777</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_BIN(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FCSESTAT_BIN_SHIFT))&amp;FTFC_FCSESTAT_BIN_MASK)</span></div>
<div class="line"><a name="l03778"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga631e3704d7346eca61f81b82bd6467f2"> 3778</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_BFN_MASK                   0x8u</span></div>
<div class="line"><a name="l03779"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga2e37a7927556238bffb9bdc1cbe7efbd"> 3779</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_BFN_SHIFT                  3u</span></div>
<div class="line"><a name="l03780"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga3fa8c9d09c6e5a7c0a507ed0a99231ef"> 3780</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_BFN_WIDTH                  1u</span></div>
<div class="line"><a name="l03781"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga60c36f3469f77367a97ffc3207c0b063"> 3781</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_BFN(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FCSESTAT_BFN_SHIFT))&amp;FTFC_FCSESTAT_BFN_MASK)</span></div>
<div class="line"><a name="l03782"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga819cc2ab41814fa45e1965710b6881d5"> 3782</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_BOK_MASK                   0x10u</span></div>
<div class="line"><a name="l03783"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gafbedd02399fd178fca71e5046e7c62f7"> 3783</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_BOK_SHIFT                  4u</span></div>
<div class="line"><a name="l03784"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga3315d2eb961f0142279d40b91d2ca849"> 3784</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_BOK_WIDTH                  1u</span></div>
<div class="line"><a name="l03785"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga3fb5fbd41dfbf21f6e3c6a866606d711"> 3785</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_BOK(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FCSESTAT_BOK_SHIFT))&amp;FTFC_FCSESTAT_BOK_MASK)</span></div>
<div class="line"><a name="l03786"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga6dbc6fb9c1f2aef9d8015a12b9d44be8"> 3786</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_RIN_MASK                   0x20u</span></div>
<div class="line"><a name="l03787"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga96b10fc76ee452a6165661f933f211e9"> 3787</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_RIN_SHIFT                  5u</span></div>
<div class="line"><a name="l03788"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga94bf0b29e849b38cdd815e32e3a4ae6c"> 3788</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_RIN_WIDTH                  1u</span></div>
<div class="line"><a name="l03789"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gacc067f88ca6e7ffa578ec5d9eabe089e"> 3789</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_RIN(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FCSESTAT_RIN_SHIFT))&amp;FTFC_FCSESTAT_RIN_MASK)</span></div>
<div class="line"><a name="l03790"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gacb5a515c57e903341a548eef6903d728"> 3790</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_EDB_MASK                   0x40u</span></div>
<div class="line"><a name="l03791"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga9137b7ad85e7e4fc8809cbf8fc8c8231"> 3791</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_EDB_SHIFT                  6u</span></div>
<div class="line"><a name="l03792"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga90c2ac07affe368e75999b563cfe483c"> 3792</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_EDB_WIDTH                  1u</span></div>
<div class="line"><a name="l03793"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga2bad965789786eca7a995ed113c83cc3"> 3793</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_EDB(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FCSESTAT_EDB_SHIFT))&amp;FTFC_FCSESTAT_EDB_MASK)</span></div>
<div class="line"><a name="l03794"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gabd6333e951a5865dd48bd52dd2f35daa"> 3794</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_IDB_MASK                   0x80u</span></div>
<div class="line"><a name="l03795"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gaefae7d84d512e49e51dcf08e7f8f5af0"> 3795</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_IDB_SHIFT                  7u</span></div>
<div class="line"><a name="l03796"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga74434449a7c0d215af506dccba5af189"> 3796</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_IDB_WIDTH                  1u</span></div>
<div class="line"><a name="l03797"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga1fdbf1f03a7f5825313aaa70706577e8"> 3797</a></span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_IDB(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FCSESTAT_IDB_SHIFT))&amp;FTFC_FCSESTAT_IDB_MASK)</span></div>
<div class="line"><a name="l03798"></a><span class="lineno"> 3798</span>&#160;<span class="comment">/* FERSTAT Bit Fields */</span></div>
<div class="line"><a name="l03799"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gaa984430e269dbb2f527a3cebd267a799"> 3799</a></span>&#160;<span class="preprocessor">#define FTFC_FERSTAT_DFDIF_MASK                  0x2u</span></div>
<div class="line"><a name="l03800"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga5a26183448f5a29a704da34f10e5290e"> 3800</a></span>&#160;<span class="preprocessor">#define FTFC_FERSTAT_DFDIF_SHIFT                 1u</span></div>
<div class="line"><a name="l03801"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gabeed7592d72f3b780ed7dbe4a8056108"> 3801</a></span>&#160;<span class="preprocessor">#define FTFC_FERSTAT_DFDIF_WIDTH                 1u</span></div>
<div class="line"><a name="l03802"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gae738410c969df885d311e7e0af293f6d"> 3802</a></span>&#160;<span class="preprocessor">#define FTFC_FERSTAT_DFDIF(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FERSTAT_DFDIF_SHIFT))&amp;FTFC_FERSTAT_DFDIF_MASK)</span></div>
<div class="line"><a name="l03803"></a><span class="lineno"> 3803</span>&#160;<span class="comment">/* FERCNFG Bit Fields */</span></div>
<div class="line"><a name="l03804"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga684fb65770eda62d6795fedde56d0210"> 3804</a></span>&#160;<span class="preprocessor">#define FTFC_FERCNFG_DFDIE_MASK                  0x2u</span></div>
<div class="line"><a name="l03805"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gadb235e964ff413172b7549fa93e62fc0"> 3805</a></span>&#160;<span class="preprocessor">#define FTFC_FERCNFG_DFDIE_SHIFT                 1u</span></div>
<div class="line"><a name="l03806"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gacee7ec86f7629008602d9bb49b7278ab"> 3806</a></span>&#160;<span class="preprocessor">#define FTFC_FERCNFG_DFDIE_WIDTH                 1u</span></div>
<div class="line"><a name="l03807"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga1f9e3cd2243cc7552a049c3ac08cde13"> 3807</a></span>&#160;<span class="preprocessor">#define FTFC_FERCNFG_DFDIE(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FERCNFG_DFDIE_SHIFT))&amp;FTFC_FERCNFG_DFDIE_MASK)</span></div>
<div class="line"><a name="l03808"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gafb533ce7facdd32a434d9acd06cb9f91"> 3808</a></span>&#160;<span class="preprocessor">#define FTFC_FERCNFG_FDFD_MASK                   0x20u</span></div>
<div class="line"><a name="l03809"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga53ab555abbcd49b76316e426e6f96411"> 3809</a></span>&#160;<span class="preprocessor">#define FTFC_FERCNFG_FDFD_SHIFT                  5u</span></div>
<div class="line"><a name="l03810"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#ga02222e38bc23ca2cb36dac6f51635aec"> 3810</a></span>&#160;<span class="preprocessor">#define FTFC_FERCNFG_FDFD_WIDTH                  1u</span></div>
<div class="line"><a name="l03811"></a><span class="lineno"><a class="line" href="group___f_t_f_c___register___masks.html#gac5333dd48675890e5acd102b8e05537c"> 3811</a></span>&#160;<span class="preprocessor">#define FTFC_FERCNFG_FDFD(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FERCNFG_FDFD_SHIFT))&amp;FTFC_FERCNFG_FDFD_MASK)</span></div>
<div class="line"><a name="l03812"></a><span class="lineno"> 3812</span>&#160; <span class="comment">/* end of group FTFC_Register_Masks */</span></div>
<div class="line"><a name="l03816"></a><span class="lineno"> 3816</span>&#160; </div>
<div class="line"><a name="l03817"></a><span class="lineno"> 3817</span>&#160; <span class="comment">/* end of group FTFC_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l03821"></a><span class="lineno"> 3821</span>&#160; </div>
<div class="line"><a name="l03822"></a><span class="lineno"> 3822</span>&#160; </div>
<div class="line"><a name="l03823"></a><span class="lineno"> 3823</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03824"></a><span class="lineno"> 3824</span>&#160;<span class="comment">   -- FTM Peripheral Access Layer</span></div>
<div class="line"><a name="l03825"></a><span class="lineno"> 3825</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03826"></a><span class="lineno"> 3826</span>&#160; </div>
<div class="line"><a name="l03834"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#gab050b2cb66ee1d6cf811af5983b2319c"> 3834</a></span>&#160;<span class="preprocessor">#define FTM_CONTROLS_COUNT                       8u</span></div>
<div class="line"><a name="l03835"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#gab3d306bd2caeaeb4b5b3ab2b02686f4a"> 3835</a></span>&#160;<span class="preprocessor">#define FTM_CV_MIRROR_COUNT                      8u</span></div>
<div class="line"><a name="l03836"></a><span class="lineno"> 3836</span>&#160; </div>
<div class="line"><a name="l03838"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html"> 3838</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l03839"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a539e171615dd7eccfd0c9c4f78c895ab"> 3839</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#a539e171615dd7eccfd0c9c4f78c895ab">SC</a>;                                </div>
<div class="line"><a name="l03840"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#aafebc28d2a0aa309a2e6eb71cc646c1b"> 3840</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#aafebc28d2a0aa309a2e6eb71cc646c1b">CNT</a>;                               </div>
<div class="line"><a name="l03841"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#aeb4a6a58257ebece333d61778bde756c"> 3841</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#aeb4a6a58257ebece333d61778bde756c">MOD</a>;                               </div>
<div class="line"><a name="l03842"></a><span class="lineno"> 3842</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0xC, array step: 0x8 */</span></div>
<div class="line"><a name="l03843"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a1f30106e7fbc8f5a00b586ddfcfe113a"> 3843</a></span>&#160;    <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#a1f30106e7fbc8f5a00b586ddfcfe113a">CnSC</a>;                              </div>
<div class="line"><a name="l03844"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a4a374e850fc48c7559277888b350539c"> 3844</a></span>&#160;    <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#a4a374e850fc48c7559277888b350539c">CnV</a>;                               </div>
<div class="line"><a name="l03845"></a><span class="lineno"> 3845</span>&#160;  } CONTROLS[<a class="code" href="group___f_t_m___peripheral___access___layer.html#gab050b2cb66ee1d6cf811af5983b2319c">FTM_CONTROLS_COUNT</a>];</div>
<div class="line"><a name="l03846"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a5dde356f5ee4d309ea1d4380a9501eb9"> 3846</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#a5dde356f5ee4d309ea1d4380a9501eb9">CNTIN</a>;                             </div>
<div class="line"><a name="l03847"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#aa89cff385d101610ed0d60e0a0b50c6c"> 3847</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#aa89cff385d101610ed0d60e0a0b50c6c">STATUS</a>;                            </div>
<div class="line"><a name="l03848"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a18f2ef364d8c9e9217b35054fc5726be"> 3848</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#a18f2ef364d8c9e9217b35054fc5726be">MODE</a>;                              </div>
<div class="line"><a name="l03849"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#ad7f41548c14fec6c57dc5490b01c1b58"> 3849</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#ad7f41548c14fec6c57dc5490b01c1b58">SYNC</a>;                              </div>
<div class="line"><a name="l03850"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#aeed5243aad98ae4a5f0f4eb769ee5da9"> 3850</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#aeed5243aad98ae4a5f0f4eb769ee5da9">OUTINIT</a>;                           </div>
<div class="line"><a name="l03851"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a624050c92b74b9952d2cde560e5ee41c"> 3851</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#a624050c92b74b9952d2cde560e5ee41c">OUTMASK</a>;                           </div>
<div class="line"><a name="l03852"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#ac4684173f8183e0cf75d1ae384a9de62"> 3852</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#ac4684173f8183e0cf75d1ae384a9de62">COMBINE</a>;                           </div>
<div class="line"><a name="l03853"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a7ef7e543dc67cfc33c569f78b2aa2e4b"> 3853</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#a7ef7e543dc67cfc33c569f78b2aa2e4b">DEADTIME</a>;                          </div>
<div class="line"><a name="l03854"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#ae705852108790f7c8c005b3b9d944b41"> 3854</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#ae705852108790f7c8c005b3b9d944b41">EXTTRIG</a>;                           </div>
<div class="line"><a name="l03855"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a1a1989ba477755de85476e2c012fd918"> 3855</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#a1a1989ba477755de85476e2c012fd918">POL</a>;                               </div>
<div class="line"><a name="l03856"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#adba577540e3be5b0e96ba5bc7538eac2"> 3856</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#adba577540e3be5b0e96ba5bc7538eac2">FMS</a>;                               </div>
<div class="line"><a name="l03857"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a15a781ea3e00391d0723b3bf3d13444f"> 3857</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#a15a781ea3e00391d0723b3bf3d13444f">FILTER</a>;                            </div>
<div class="line"><a name="l03858"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#ac3f55a671f3ec1b0024d894ea9a86f01"> 3858</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#ac3f55a671f3ec1b0024d894ea9a86f01">FLTCTRL</a>;                           </div>
<div class="line"><a name="l03859"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a0a07f1a16c3d7714947e8ad3fb070592"> 3859</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#a0a07f1a16c3d7714947e8ad3fb070592">QDCTRL</a>;                            </div>
<div class="line"><a name="l03860"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#aefdaf80da88ac945ee6e55088e7e3587"> 3860</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#aefdaf80da88ac945ee6e55088e7e3587">CONF</a>;                              </div>
<div class="line"><a name="l03861"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#af3bab26c41de8b03fd2d925abdc3eaea"> 3861</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#af3bab26c41de8b03fd2d925abdc3eaea">FLTPOL</a>;                            </div>
<div class="line"><a name="l03862"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a845f63d5c3bdf59235b7d629dc60207a"> 3862</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#a845f63d5c3bdf59235b7d629dc60207a">SYNCONF</a>;                           </div>
<div class="line"><a name="l03863"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a5d7825cc57a84230359220fa95b990d0"> 3863</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#a5d7825cc57a84230359220fa95b990d0">INVCTRL</a>;                           </div>
<div class="line"><a name="l03864"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#ab45e3f92a7675c23c0ee9227f2a198af"> 3864</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#ab45e3f92a7675c23c0ee9227f2a198af">SWOCTRL</a>;                           </div>
<div class="line"><a name="l03865"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a28478e01da54c088007371f44451b2d7"> 3865</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#a28478e01da54c088007371f44451b2d7">PWMLOAD</a>;                           </div>
<div class="line"><a name="l03866"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a9473cb2808aa5cd359876962f7cf21f0"> 3866</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#a9473cb2808aa5cd359876962f7cf21f0">HCR</a>;                               </div>
<div class="line"><a name="l03867"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a836ee58dcd51dab8c567e9c121e22d82"> 3867</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#a836ee58dcd51dab8c567e9c121e22d82">PAIR0DEADTIME</a>;                     </div>
<div class="line"><a name="l03868"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#aec6d1b6259aee2f0ee32d2f7e2ef4ebc"> 3868</a></span>&#160;       uint8_t RESERVED_0[4];</div>
<div class="line"><a name="l03869"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a06ae7881f6956f1a24e5d9c91b6de10f"> 3869</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#a06ae7881f6956f1a24e5d9c91b6de10f">PAIR1DEADTIME</a>;                     </div>
<div class="line"><a name="l03870"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a7a63f3953c1f70c133a34fa335e3bb9f"> 3870</a></span>&#160;       uint8_t RESERVED_1[4];</div>
<div class="line"><a name="l03871"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a25e55835a3d33bbf784bc9ccc8fee17a"> 3871</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#a25e55835a3d33bbf784bc9ccc8fee17a">PAIR2DEADTIME</a>;                     </div>
<div class="line"><a name="l03872"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a12a4c8149c8b632f2a4f8402f4f1cf5c"> 3872</a></span>&#160;       uint8_t RESERVED_2[4];</div>
<div class="line"><a name="l03873"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a21e69ce8d34afa76562792869490e402"> 3873</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#a21e69ce8d34afa76562792869490e402">PAIR3DEADTIME</a>;                     </div>
<div class="line"><a name="l03874"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a0b254fe56ff51cf15a196bfac1bb5744"> 3874</a></span>&#160;       uint8_t RESERVED_3[324];</div>
<div class="line"><a name="l03875"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a6c73533130ee214f813796601d0ed7fb"> 3875</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#a6c73533130ee214f813796601d0ed7fb">MOD_MIRROR</a>;                        </div>
<div class="line"><a name="l03876"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a6ee9bac0306771838bef2804ecba29c3"> 3876</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CV_MIRROR[<a class="code" href="group___f_t_m___peripheral___access___layer.html#gab3d306bd2caeaeb4b5b3ab2b02686f4a">FTM_CV_MIRROR_COUNT</a>];    </div>
<div class="line"><a name="l03877"></a><span class="lineno"> 3877</span>&#160;} <a class="code" href="struct_f_t_m___type.html">FTM_Type</a>, *<a class="code" href="group___f_t_m___peripheral___access___layer.html#ga16aff9c08c6a317497cacd203b654db5">FTM_MemMapPtr</a>;</div>
<div class="line"><a name="l03878"></a><span class="lineno"> 3878</span>&#160; </div>
<div class="line"><a name="l03880"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#ga1ce83087268ac3c0c51c88377eaa34e3"> 3880</a></span>&#160;<span class="preprocessor">#define FTM_INSTANCE_COUNT                       (2u)</span></div>
<div class="line"><a name="l03881"></a><span class="lineno"> 3881</span>&#160; </div>
<div class="line"><a name="l03882"></a><span class="lineno"> 3882</span>&#160; </div>
<div class="line"><a name="l03883"></a><span class="lineno"> 3883</span>&#160;<span class="comment">/* FTM - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l03885"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#ga2ababc70fbf6b51c721d870fa1c66e45"> 3885</a></span>&#160;<span class="preprocessor">#define FTM0_BASE                                (0x40038000u)</span></div>
<div class="line"><a name="l03886"></a><span class="lineno"> 3886</span>&#160; </div>
<div class="line"><a name="l03887"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#gac20d96b96f80ded87aa187f7519699ee"> 3887</a></span>&#160;<span class="preprocessor">#define FTM0                                     ((FTM_Type *)FTM0_BASE)</span></div>
<div class="line"><a name="l03888"></a><span class="lineno"> 3888</span>&#160; </div>
<div class="line"><a name="l03889"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#ga15ff8bad7e6945154dcffe5dc7404fd1"> 3889</a></span>&#160;<span class="preprocessor">#define FTM1_BASE                                (0x40039000u)</span></div>
<div class="line"><a name="l03890"></a><span class="lineno"> 3890</span>&#160; </div>
<div class="line"><a name="l03891"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#ga48157ff57e27603582bc154901d44301"> 3891</a></span>&#160;<span class="preprocessor">#define FTM1                                     ((FTM_Type *)FTM1_BASE)</span></div>
<div class="line"><a name="l03892"></a><span class="lineno"> 3892</span>&#160; </div>
<div class="line"><a name="l03893"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#ga1477faad9a1808496012f4671f34f21d"> 3893</a></span>&#160;<span class="preprocessor">#define FTM_BASE_ADDRS                           { FTM0_BASE, FTM1_BASE }</span></div>
<div class="line"><a name="l03894"></a><span class="lineno"> 3894</span>&#160; </div>
<div class="line"><a name="l03895"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#ga1a5a7cb39d1713239478a1ebce2f05cc"> 3895</a></span>&#160;<span class="preprocessor">#define FTM_BASE_PTRS                            { FTM0, FTM1 }</span></div>
<div class="line"><a name="l03896"></a><span class="lineno"> 3896</span>&#160; </div>
<div class="line"><a name="l03897"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#ga8ff34dcf6b3c8568e5e8a651e2c0d082"> 3897</a></span>&#160;<span class="preprocessor">#define FTM_IRQS_ARR_COUNT                       (4u)</span></div>
<div class="line"><a name="l03898"></a><span class="lineno"> 3898</span>&#160; </div>
<div class="line"><a name="l03899"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#ga16ca8254718d00762e236469b068a9f2"> 3899</a></span>&#160;<span class="preprocessor">#define FTM_IRQS_CH_COUNT                        (8u)</span></div>
<div class="line"><a name="l03900"></a><span class="lineno"> 3900</span>&#160; </div>
<div class="line"><a name="l03901"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#ga2b1f55e146802974da7ba9b43aec0807"> 3901</a></span>&#160;<span class="preprocessor">#define FTM_Fault_IRQS_CH_COUNT                  (1u)</span></div>
<div class="line"><a name="l03902"></a><span class="lineno"> 3902</span>&#160; </div>
<div class="line"><a name="l03903"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#ga8f2be4211c929a2422432dc606414ff5"> 3903</a></span>&#160;<span class="preprocessor">#define FTM_Overflow_IRQS_CH_COUNT               (1u)</span></div>
<div class="line"><a name="l03904"></a><span class="lineno"> 3904</span>&#160; </div>
<div class="line"><a name="l03905"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#ga0976e77c7c71c640a80dbdf894087514"> 3905</a></span>&#160;<span class="preprocessor">#define FTM_Reload_IRQS_CH_COUNT                 (1u)</span></div>
<div class="line"><a name="l03906"></a><span class="lineno"> 3906</span>&#160; </div>
<div class="line"><a name="l03907"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#ga2d6f3040cb83685eaa149fb202e070b5"> 3907</a></span>&#160;<span class="preprocessor">#define FTM_IRQS                                 { { FTM0_Ch0_7_IRQn, FTM0_Ch0_7_IRQn, FTM0_Ch0_7_IRQn, FTM0_Ch0_7_IRQn, FTM0_Ch0_7_IRQn, FTM0_Ch0_7_IRQn, FTM0_Ch0_7_IRQn, FTM0_Ch0_7_IRQn }, \</span></div>
<div class="line"><a name="l03908"></a><span class="lineno"> 3908</span>&#160;<span class="preprocessor">                                                   { FTM1_Ch0_7_IRQn, FTM1_Ch0_7_IRQn, FTM1_Ch0_7_IRQn, FTM1_Ch0_7_IRQn, FTM1_Ch0_7_IRQn, FTM1_Ch0_7_IRQn, FTM1_Ch0_7_IRQn, FTM1_Ch0_7_IRQn } }</span></div>
<div class="line"><a name="l03909"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#ga6c85f682396ce0abb4b651f8c64451f3"> 3909</a></span>&#160;<span class="preprocessor">#define FTM_Fault_IRQS                           { FTM0_Fault_IRQn, FTM1_Fault_IRQn }</span></div>
<div class="line"><a name="l03910"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#gaf278dc8641cb27e2505965095b03a81c"> 3910</a></span>&#160;<span class="preprocessor">#define FTM_Overflow_IRQS                        { FTM0_Ovf_Reload_IRQn, FTM1_Ovf_Reload_IRQn }</span></div>
<div class="line"><a name="l03911"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#gae3189b3a2faae784657b816043487da3"> 3911</a></span>&#160;<span class="preprocessor">#define FTM_Reload_IRQS                          { FTM0_Ovf_Reload_IRQn, FTM1_Ovf_Reload_IRQn }</span></div>
<div class="line"><a name="l03912"></a><span class="lineno"> 3912</span>&#160; </div>
<div class="line"><a name="l03913"></a><span class="lineno"> 3913</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03914"></a><span class="lineno"> 3914</span>&#160;<span class="comment">   -- FTM Register Masks</span></div>
<div class="line"><a name="l03915"></a><span class="lineno"> 3915</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03916"></a><span class="lineno"> 3916</span>&#160; </div>
<div class="line"><a name="l03922"></a><span class="lineno"> 3922</span>&#160;<span class="comment">/* SC Bit Fields */</span></div>
<div class="line"><a name="l03923"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6d12f2131f28899f9d18b8e7fe12349f"> 3923</a></span>&#160;<span class="preprocessor">#define FTM_SC_PS_MASK                           0x7u</span></div>
<div class="line"><a name="l03924"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8c61fdf29e7bfcc3b61c9b3cc86019b6"> 3924</a></span>&#160;<span class="preprocessor">#define FTM_SC_PS_SHIFT                          0u</span></div>
<div class="line"><a name="l03925"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae7a842798266bf009429e8697cb75ab1"> 3925</a></span>&#160;<span class="preprocessor">#define FTM_SC_PS_WIDTH                          3u</span></div>
<div class="line"><a name="l03926"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga065038b692ab15f728ec344376d66c5b"> 3926</a></span>&#160;<span class="preprocessor">#define FTM_SC_PS(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SC_PS_SHIFT))&amp;FTM_SC_PS_MASK)</span></div>
<div class="line"><a name="l03927"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4a0ff5e0b4f7181e51e0139abfa6d7d3"> 3927</a></span>&#160;<span class="preprocessor">#define FTM_SC_CLKS_MASK                         0x18u</span></div>
<div class="line"><a name="l03928"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9c8973dcfd297dfda1f057c14e1deb4b"> 3928</a></span>&#160;<span class="preprocessor">#define FTM_SC_CLKS_SHIFT                        3u</span></div>
<div class="line"><a name="l03929"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga67b6cd4f455a161f653be0dbce933f6b"> 3929</a></span>&#160;<span class="preprocessor">#define FTM_SC_CLKS_WIDTH                        2u</span></div>
<div class="line"><a name="l03930"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4c0b108bf05899c019de06f311cb5c89"> 3930</a></span>&#160;<span class="preprocessor">#define FTM_SC_CLKS(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SC_CLKS_SHIFT))&amp;FTM_SC_CLKS_MASK)</span></div>
<div class="line"><a name="l03931"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaccb41101ca573d24de634c5a19d13467"> 3931</a></span>&#160;<span class="preprocessor">#define FTM_SC_CPWMS_MASK                        0x20u</span></div>
<div class="line"><a name="l03932"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga91d4d626c21437a2b8b15e9a2a385727"> 3932</a></span>&#160;<span class="preprocessor">#define FTM_SC_CPWMS_SHIFT                       5u</span></div>
<div class="line"><a name="l03933"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga27b2bace064e28a994e050d21351b2ef"> 3933</a></span>&#160;<span class="preprocessor">#define FTM_SC_CPWMS_WIDTH                       1u</span></div>
<div class="line"><a name="l03934"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5215fcd780a2699aca2587695aa7d038"> 3934</a></span>&#160;<span class="preprocessor">#define FTM_SC_CPWMS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SC_CPWMS_SHIFT))&amp;FTM_SC_CPWMS_MASK)</span></div>
<div class="line"><a name="l03935"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1a7571bdd0fb705134ab4b2b3748bfd4"> 3935</a></span>&#160;<span class="preprocessor">#define FTM_SC_RIE_MASK                          0x40u</span></div>
<div class="line"><a name="l03936"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7201fa52fa0ec21cfb8360bc7bb45257"> 3936</a></span>&#160;<span class="preprocessor">#define FTM_SC_RIE_SHIFT                         6u</span></div>
<div class="line"><a name="l03937"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga696ec9bce057215c1689908c8772ad07"> 3937</a></span>&#160;<span class="preprocessor">#define FTM_SC_RIE_WIDTH                         1u</span></div>
<div class="line"><a name="l03938"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6860ebba03b1a1d111fe2dfec63f68e7"> 3938</a></span>&#160;<span class="preprocessor">#define FTM_SC_RIE(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SC_RIE_SHIFT))&amp;FTM_SC_RIE_MASK)</span></div>
<div class="line"><a name="l03939"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1535ba672b24a77c217387279b68a3c2"> 3939</a></span>&#160;<span class="preprocessor">#define FTM_SC_RF_MASK                           0x80u</span></div>
<div class="line"><a name="l03940"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7b9b13bb618d2137dcd28bb2684f41e6"> 3940</a></span>&#160;<span class="preprocessor">#define FTM_SC_RF_SHIFT                          7u</span></div>
<div class="line"><a name="l03941"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaad73099836a53895aa96ad912ee27ff4"> 3941</a></span>&#160;<span class="preprocessor">#define FTM_SC_RF_WIDTH                          1u</span></div>
<div class="line"><a name="l03942"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaee7bd492ba20f3e7859c1974764dc2f7"> 3942</a></span>&#160;<span class="preprocessor">#define FTM_SC_RF(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SC_RF_SHIFT))&amp;FTM_SC_RF_MASK)</span></div>
<div class="line"><a name="l03943"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga65e89cf2978e1c61f40b229b66b3e7c8"> 3943</a></span>&#160;<span class="preprocessor">#define FTM_SC_TOIE_MASK                         0x100u</span></div>
<div class="line"><a name="l03944"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3d59d98a90d574503733c8a1abd2e7ae"> 3944</a></span>&#160;<span class="preprocessor">#define FTM_SC_TOIE_SHIFT                        8u</span></div>
<div class="line"><a name="l03945"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae1d1a2a824cf2cf6d0bbdb2d517e9a67"> 3945</a></span>&#160;<span class="preprocessor">#define FTM_SC_TOIE_WIDTH                        1u</span></div>
<div class="line"><a name="l03946"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab8e6d826825f08865adeca4382c52136"> 3946</a></span>&#160;<span class="preprocessor">#define FTM_SC_TOIE(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SC_TOIE_SHIFT))&amp;FTM_SC_TOIE_MASK)</span></div>
<div class="line"><a name="l03947"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaeea3d5615ca8e996e87e6f9aacdfb4fb"> 3947</a></span>&#160;<span class="preprocessor">#define FTM_SC_TOF_MASK                          0x200u</span></div>
<div class="line"><a name="l03948"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1f12d6f2ddbc4a71756f2b0203ab57dd"> 3948</a></span>&#160;<span class="preprocessor">#define FTM_SC_TOF_SHIFT                         9u</span></div>
<div class="line"><a name="l03949"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafaa4fc6d8d2017c80231c87f7f17f75c"> 3949</a></span>&#160;<span class="preprocessor">#define FTM_SC_TOF_WIDTH                         1u</span></div>
<div class="line"><a name="l03950"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga08982e86ca9af79918fba991c8640746"> 3950</a></span>&#160;<span class="preprocessor">#define FTM_SC_TOF(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SC_TOF_SHIFT))&amp;FTM_SC_TOF_MASK)</span></div>
<div class="line"><a name="l03951"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga09ded09110e97074a6a24c8d4f8e7f3f"> 3951</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN0_MASK                       0x10000u</span></div>
<div class="line"><a name="l03952"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga611a737a1b235449c6189b52a18930a3"> 3952</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN0_SHIFT                      16u</span></div>
<div class="line"><a name="l03953"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8c4c87055dbe8b44e125bcefbbd4f7a1"> 3953</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN0_WIDTH                      1u</span></div>
<div class="line"><a name="l03954"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa064c26d6b1ead171662a2c22c4016d0"> 3954</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN0(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SC_PWMEN0_SHIFT))&amp;FTM_SC_PWMEN0_MASK)</span></div>
<div class="line"><a name="l03955"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad129193e3830a96f9ad1b674a620cf51"> 3955</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN1_MASK                       0x20000u</span></div>
<div class="line"><a name="l03956"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga08d049db99a94e1bed0df4cc4e1407a9"> 3956</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN1_SHIFT                      17u</span></div>
<div class="line"><a name="l03957"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2c29ea90ceec4d43afb52401f28cd582"> 3957</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN1_WIDTH                      1u</span></div>
<div class="line"><a name="l03958"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab09aa3b7cfc7ad0bf4f288aa17e64547"> 3958</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN1(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SC_PWMEN1_SHIFT))&amp;FTM_SC_PWMEN1_MASK)</span></div>
<div class="line"><a name="l03959"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga91183550e520e78a9cee7e3f48cae4d0"> 3959</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN2_MASK                       0x40000u</span></div>
<div class="line"><a name="l03960"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4e3857a41a404fdb41bc6794fbc3eb3d"> 3960</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN2_SHIFT                      18u</span></div>
<div class="line"><a name="l03961"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga27cbb47bf867842f3982aa1e8e953d01"> 3961</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN2_WIDTH                      1u</span></div>
<div class="line"><a name="l03962"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2c9d80acd80cfe2c971c77a2f83221ce"> 3962</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN2(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SC_PWMEN2_SHIFT))&amp;FTM_SC_PWMEN2_MASK)</span></div>
<div class="line"><a name="l03963"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafabbbd3a2df7765e624fece8796c6421"> 3963</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN3_MASK                       0x80000u</span></div>
<div class="line"><a name="l03964"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga29fe3a3b15b61214f73407859c8e8c9e"> 3964</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN3_SHIFT                      19u</span></div>
<div class="line"><a name="l03965"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0165023ddc8ad2509220ce8152c257a0"> 3965</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN3_WIDTH                      1u</span></div>
<div class="line"><a name="l03966"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaaf8bbdd828c131f43be8bf1204930bd6"> 3966</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN3(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SC_PWMEN3_SHIFT))&amp;FTM_SC_PWMEN3_MASK)</span></div>
<div class="line"><a name="l03967"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga408b1b8052136abe1e7247acbe039bf1"> 3967</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN4_MASK                       0x100000u</span></div>
<div class="line"><a name="l03968"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga653b803c2f9e4d5c666db42ed4bbd859"> 3968</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN4_SHIFT                      20u</span></div>
<div class="line"><a name="l03969"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6566862739026516c377a01203e272c5"> 3969</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN4_WIDTH                      1u</span></div>
<div class="line"><a name="l03970"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga234911a78f7cc079f8e0f8a52e252340"> 3970</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN4(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SC_PWMEN4_SHIFT))&amp;FTM_SC_PWMEN4_MASK)</span></div>
<div class="line"><a name="l03971"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad95773af1087a914177477788de26eb9"> 3971</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN5_MASK                       0x200000u</span></div>
<div class="line"><a name="l03972"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad25e663d77b094aa705cfa77e7575394"> 3972</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN5_SHIFT                      21u</span></div>
<div class="line"><a name="l03973"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa7f53297c28578cd347819e5afa982a9"> 3973</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN5_WIDTH                      1u</span></div>
<div class="line"><a name="l03974"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9e68bcbb7dddff30fa40bfc2edb43be5"> 3974</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN5(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SC_PWMEN5_SHIFT))&amp;FTM_SC_PWMEN5_MASK)</span></div>
<div class="line"><a name="l03975"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga621c8bf5f6dce97f2233f3677ba84a63"> 3975</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN6_MASK                       0x400000u</span></div>
<div class="line"><a name="l03976"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga10b1a72fc57f00b6ae78e4c8d9bcb039"> 3976</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN6_SHIFT                      22u</span></div>
<div class="line"><a name="l03977"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga954d2638c52cc98b9abfaf7f13a55b40"> 3977</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN6_WIDTH                      1u</span></div>
<div class="line"><a name="l03978"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga13b83bdf8bf28dc3dda16ced6d7a7358"> 3978</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN6(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SC_PWMEN6_SHIFT))&amp;FTM_SC_PWMEN6_MASK)</span></div>
<div class="line"><a name="l03979"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad11c58d6e00abfdcd4272a898160697e"> 3979</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN7_MASK                       0x800000u</span></div>
<div class="line"><a name="l03980"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga11674cb15bfb1d0f4c8e5a28489e88c8"> 3980</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN7_SHIFT                      23u</span></div>
<div class="line"><a name="l03981"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae8eb49e504d05bc797c7bfb1449b8f7c"> 3981</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN7_WIDTH                      1u</span></div>
<div class="line"><a name="l03982"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga24d955abfc5f0f8aca5938ee06aaca62"> 3982</a></span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN7(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SC_PWMEN7_SHIFT))&amp;FTM_SC_PWMEN7_MASK)</span></div>
<div class="line"><a name="l03983"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga119d842417b494ef2d81696b9bed65b1"> 3983</a></span>&#160;<span class="preprocessor">#define FTM_SC_FLTPS_MASK                        0xF000000u</span></div>
<div class="line"><a name="l03984"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8e2e871373f6c7b1eb0c2320854f8007"> 3984</a></span>&#160;<span class="preprocessor">#define FTM_SC_FLTPS_SHIFT                       24u</span></div>
<div class="line"><a name="l03985"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaabee2fc636ab7a028cb4ca80444315c3"> 3985</a></span>&#160;<span class="preprocessor">#define FTM_SC_FLTPS_WIDTH                       4u</span></div>
<div class="line"><a name="l03986"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf39ece60d3fb640b9043f9f556368a0a"> 3986</a></span>&#160;<span class="preprocessor">#define FTM_SC_FLTPS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SC_FLTPS_SHIFT))&amp;FTM_SC_FLTPS_MASK)</span></div>
<div class="line"><a name="l03987"></a><span class="lineno"> 3987</span>&#160;<span class="comment">/* CNT Bit Fields */</span></div>
<div class="line"><a name="l03988"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7a984be18d311688f8a369a43f9145b6"> 3988</a></span>&#160;<span class="preprocessor">#define FTM_CNT_COUNT_MASK                       0xFFFFu</span></div>
<div class="line"><a name="l03989"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gacab5bfefd759b4b0d8e4949a872f96e2"> 3989</a></span>&#160;<span class="preprocessor">#define FTM_CNT_COUNT_SHIFT                      0u</span></div>
<div class="line"><a name="l03990"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaacc8d485ba7077cd39ff0c682d2bb161"> 3990</a></span>&#160;<span class="preprocessor">#define FTM_CNT_COUNT_WIDTH                      16u</span></div>
<div class="line"><a name="l03991"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga96ac13f31821791e3456cf6672b6a3b6"> 3991</a></span>&#160;<span class="preprocessor">#define FTM_CNT_COUNT(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CNT_COUNT_SHIFT))&amp;FTM_CNT_COUNT_MASK)</span></div>
<div class="line"><a name="l03992"></a><span class="lineno"> 3992</span>&#160;<span class="comment">/* MOD Bit Fields */</span></div>
<div class="line"><a name="l03993"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae815072c26d186e4ad07654080c7cb97"> 3993</a></span>&#160;<span class="preprocessor">#define FTM_MOD_MOD_MASK                         0xFFFFu</span></div>
<div class="line"><a name="l03994"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac10320219038f5acd0cc6ed04c4f1f48"> 3994</a></span>&#160;<span class="preprocessor">#define FTM_MOD_MOD_SHIFT                        0u</span></div>
<div class="line"><a name="l03995"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4bf78b7a65068e8b1d70b460ad7b5f9b"> 3995</a></span>&#160;<span class="preprocessor">#define FTM_MOD_MOD_WIDTH                        16u</span></div>
<div class="line"><a name="l03996"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga80e3c2799c6f4480a6b8c983783ee052"> 3996</a></span>&#160;<span class="preprocessor">#define FTM_MOD_MOD(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_MOD_MOD_SHIFT))&amp;FTM_MOD_MOD_MASK)</span></div>
<div class="line"><a name="l03997"></a><span class="lineno"> 3997</span>&#160;<span class="comment">/* CnSC Bit Fields */</span></div>
<div class="line"><a name="l03998"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab38e53cd8f53bb325b849510374280f8"> 3998</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_DMA_MASK                        0x1u</span></div>
<div class="line"><a name="l03999"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga86e1227e22b8a08811a810d4f8415ef1"> 3999</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_DMA_SHIFT                       0u</span></div>
<div class="line"><a name="l04000"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0baf78f07e2270f34c7c54f317091e9f"> 4000</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_DMA_WIDTH                       1u</span></div>
<div class="line"><a name="l04001"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga05a6c57def867940cac9a371dd7d0e25"> 4001</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_DMA(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CnSC_DMA_SHIFT))&amp;FTM_CnSC_DMA_MASK)</span></div>
<div class="line"><a name="l04002"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga35b97803688b95319735b5364793fa0c"> 4002</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_ICRST_MASK                      0x2u</span></div>
<div class="line"><a name="l04003"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8ef38a331d378cb9dc1d6e4fa77df9d5"> 4003</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_ICRST_SHIFT                     1u</span></div>
<div class="line"><a name="l04004"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga51bb1b4e409ec96a7e3067954ad9dddd"> 4004</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_ICRST_WIDTH                     1u</span></div>
<div class="line"><a name="l04005"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga475b3e6f80f67fbb9d2b3a905f18970f"> 4005</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_ICRST(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CnSC_ICRST_SHIFT))&amp;FTM_CnSC_ICRST_MASK)</span></div>
<div class="line"><a name="l04006"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab5c67eddb15cb1814ba34d7d65bcee29"> 4006</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_ELSA_MASK                       0x4u</span></div>
<div class="line"><a name="l04007"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae5475c81aa249750da2a97ee1d1d525a"> 4007</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_ELSA_SHIFT                      2u</span></div>
<div class="line"><a name="l04008"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2aea4bff1ba9fb0ba6ff1f6edfb9eb68"> 4008</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_ELSA_WIDTH                      1u</span></div>
<div class="line"><a name="l04009"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8c962526f103acfc261479bdd21f5bae"> 4009</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_ELSA(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CnSC_ELSA_SHIFT))&amp;FTM_CnSC_ELSA_MASK)</span></div>
<div class="line"><a name="l04010"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7f4800478dfa63921e229a7ea4a7c067"> 4010</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_ELSB_MASK                       0x8u</span></div>
<div class="line"><a name="l04011"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac508e0ba6b0d6cb0cdab5ef823a640d7"> 4011</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_ELSB_SHIFT                      3u</span></div>
<div class="line"><a name="l04012"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3949706a5b3ef98ffbe2e8b7ccd4cf12"> 4012</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_ELSB_WIDTH                      1u</span></div>
<div class="line"><a name="l04013"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac412f4d8345a144bbaaaaffe4d9daba5"> 4013</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_ELSB(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CnSC_ELSB_SHIFT))&amp;FTM_CnSC_ELSB_MASK)</span></div>
<div class="line"><a name="l04014"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac8e0a97177b0413ce86f6780d47bb067"> 4014</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_MSA_MASK                        0x10u</span></div>
<div class="line"><a name="l04015"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8f21240c09b409447eb17431135f7448"> 4015</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_MSA_SHIFT                       4u</span></div>
<div class="line"><a name="l04016"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf89d3927718d1c3f07903419913676c5"> 4016</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_MSA_WIDTH                       1u</span></div>
<div class="line"><a name="l04017"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaecd029a7d5911c7c6287cd117f7c3ff1"> 4017</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_MSA(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CnSC_MSA_SHIFT))&amp;FTM_CnSC_MSA_MASK)</span></div>
<div class="line"><a name="l04018"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga88e610eb6f4e969823fa3cef98a3d8e4"> 4018</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_MSB_MASK                        0x20u</span></div>
<div class="line"><a name="l04019"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaeb80d087156b2b23c6c308cc3339487d"> 4019</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_MSB_SHIFT                       5u</span></div>
<div class="line"><a name="l04020"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad8c205cde99a5d21fd83b4b8568087a7"> 4020</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_MSB_WIDTH                       1u</span></div>
<div class="line"><a name="l04021"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga26e08186d9d10869db12ddfe3bf39d25"> 4021</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_MSB(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CnSC_MSB_SHIFT))&amp;FTM_CnSC_MSB_MASK)</span></div>
<div class="line"><a name="l04022"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2622c4a4a5b1c7b247c8b53d3f61c112"> 4022</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_CHIE_MASK                       0x40u</span></div>
<div class="line"><a name="l04023"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaaba90b1420259332e1f67aa63aa8e560"> 4023</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_CHIE_SHIFT                      6u</span></div>
<div class="line"><a name="l04024"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga38f6f18bfead5a383861a0d8744df548"> 4024</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_CHIE_WIDTH                      1u</span></div>
<div class="line"><a name="l04025"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf5bf6e0605f50be055c79b4c60a2d212"> 4025</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_CHIE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CnSC_CHIE_SHIFT))&amp;FTM_CnSC_CHIE_MASK)</span></div>
<div class="line"><a name="l04026"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga16fe13e36069f8d764bbb9bad111001f"> 4026</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_CHF_MASK                        0x80u</span></div>
<div class="line"><a name="l04027"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad3f83c62029e371ae120c576015212bb"> 4027</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_CHF_SHIFT                       7u</span></div>
<div class="line"><a name="l04028"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8bd6a10093c58cce70b00350094e125c"> 4028</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_CHF_WIDTH                       1u</span></div>
<div class="line"><a name="l04029"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga446917a6d809030218b9c8b208a19928"> 4029</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_CHF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CnSC_CHF_SHIFT))&amp;FTM_CnSC_CHF_MASK)</span></div>
<div class="line"><a name="l04030"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6fb9d5c584fc66f19878fad781962ad2"> 4030</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_TRIGMODE_MASK                   0x100u</span></div>
<div class="line"><a name="l04031"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5022ac0f4a9547eb2345548425c9d134"> 4031</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_TRIGMODE_SHIFT                  8u</span></div>
<div class="line"><a name="l04032"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6b8e644ec2e18dade9806b113104007e"> 4032</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_TRIGMODE_WIDTH                  1u</span></div>
<div class="line"><a name="l04033"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab9c7d27660faddff4131704f927ba79f"> 4033</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_TRIGMODE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CnSC_TRIGMODE_SHIFT))&amp;FTM_CnSC_TRIGMODE_MASK)</span></div>
<div class="line"><a name="l04034"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga04ca5ad03076a9f5ab93750dd58dd927"> 4034</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_CHIS_MASK                       0x200u</span></div>
<div class="line"><a name="l04035"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1c9c91f0a682fc5cff8defbc51a4493b"> 4035</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_CHIS_SHIFT                      9u</span></div>
<div class="line"><a name="l04036"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3cbba7ab6fa9dc576be68a636be94853"> 4036</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_CHIS_WIDTH                      1u</span></div>
<div class="line"><a name="l04037"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga230542b9dac3d44dd5c4bdfa3a7480bf"> 4037</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_CHIS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CnSC_CHIS_SHIFT))&amp;FTM_CnSC_CHIS_MASK)</span></div>
<div class="line"><a name="l04038"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga776f7eb7e010c71cc192358e4e7e01e4"> 4038</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_CHOV_MASK                       0x400u</span></div>
<div class="line"><a name="l04039"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1d843e92e7db8dbfb4df3438fbdc6161"> 4039</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_CHOV_SHIFT                      10u</span></div>
<div class="line"><a name="l04040"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1cc58b15d7a2472a66d68541a90eae46"> 4040</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_CHOV_WIDTH                      1u</span></div>
<div class="line"><a name="l04041"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2e6aa6057e11e23650c8fa1b08a42c3e"> 4041</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_CHOV(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CnSC_CHOV_SHIFT))&amp;FTM_CnSC_CHOV_MASK)</span></div>
<div class="line"><a name="l04042"></a><span class="lineno"> 4042</span>&#160;<span class="comment">/* CnV Bit Fields */</span></div>
<div class="line"><a name="l04043"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaebf50ac59c7cc0b853a2a90b117ac395"> 4043</a></span>&#160;<span class="preprocessor">#define FTM_CnV_VAL_MASK                         0xFFFFu</span></div>
<div class="line"><a name="l04044"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga763735cc078e7480124e33026ff2fa22"> 4044</a></span>&#160;<span class="preprocessor">#define FTM_CnV_VAL_SHIFT                        0u</span></div>
<div class="line"><a name="l04045"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga89bc640f1b3022e0c5096fa30c449818"> 4045</a></span>&#160;<span class="preprocessor">#define FTM_CnV_VAL_WIDTH                        16u</span></div>
<div class="line"><a name="l04046"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaee6cacf155d736fa3c12612eae539dca"> 4046</a></span>&#160;<span class="preprocessor">#define FTM_CnV_VAL(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CnV_VAL_SHIFT))&amp;FTM_CnV_VAL_MASK)</span></div>
<div class="line"><a name="l04047"></a><span class="lineno"> 4047</span>&#160;<span class="comment">/* CNTIN Bit Fields */</span></div>
<div class="line"><a name="l04048"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5181f522d645ce312209c2258a1a06d0"> 4048</a></span>&#160;<span class="preprocessor">#define FTM_CNTIN_INIT_MASK                      0xFFFFu</span></div>
<div class="line"><a name="l04049"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga174caa0423e0d00ae66b8adc3253ce60"> 4049</a></span>&#160;<span class="preprocessor">#define FTM_CNTIN_INIT_SHIFT                     0u</span></div>
<div class="line"><a name="l04050"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae9c97e5e9503a53d3e8b21bfcae33e2b"> 4050</a></span>&#160;<span class="preprocessor">#define FTM_CNTIN_INIT_WIDTH                     16u</span></div>
<div class="line"><a name="l04051"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac20c0ad9416a41d291b1fed2313da2ea"> 4051</a></span>&#160;<span class="preprocessor">#define FTM_CNTIN_INIT(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CNTIN_INIT_SHIFT))&amp;FTM_CNTIN_INIT_MASK)</span></div>
<div class="line"><a name="l04052"></a><span class="lineno"> 4052</span>&#160;<span class="comment">/* STATUS Bit Fields */</span></div>
<div class="line"><a name="l04053"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9ba703f87542e033b6c311c061ea9187"> 4053</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH0F_MASK                     0x1u</span></div>
<div class="line"><a name="l04054"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4ea6740087a54ad02b40e7cf909f92aa"> 4054</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH0F_SHIFT                    0u</span></div>
<div class="line"><a name="l04055"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2f6d702b966593a2cd610431449eaf87"> 4055</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH0F_WIDTH                    1u</span></div>
<div class="line"><a name="l04056"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaea84608cacf9d428af32ffad31f07563"> 4056</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH0F(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_STATUS_CH0F_SHIFT))&amp;FTM_STATUS_CH0F_MASK)</span></div>
<div class="line"><a name="l04057"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf99cd78b57a27e6aa5fea6b587dc4e5f"> 4057</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH1F_MASK                     0x2u</span></div>
<div class="line"><a name="l04058"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaae55718a94e09af32a6596131a1b7e45"> 4058</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH1F_SHIFT                    1u</span></div>
<div class="line"><a name="l04059"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2e514a5b275d5f3084b60825e2f977ef"> 4059</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH1F_WIDTH                    1u</span></div>
<div class="line"><a name="l04060"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad9335dea9b1d091d355a7c5a945721d2"> 4060</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH1F(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_STATUS_CH1F_SHIFT))&amp;FTM_STATUS_CH1F_MASK)</span></div>
<div class="line"><a name="l04061"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab75f4d4d1939e42385d1feb59b1eb363"> 4061</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH2F_MASK                     0x4u</span></div>
<div class="line"><a name="l04062"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga94df65cce2bfdcf540b7870192e1e5ae"> 4062</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH2F_SHIFT                    2u</span></div>
<div class="line"><a name="l04063"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga980c7d9342221f8d0142007960257e67"> 4063</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH2F_WIDTH                    1u</span></div>
<div class="line"><a name="l04064"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0eea044d1ce2b4cf6a7a202f00ae6afd"> 4064</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH2F(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_STATUS_CH2F_SHIFT))&amp;FTM_STATUS_CH2F_MASK)</span></div>
<div class="line"><a name="l04065"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga01848bca7d5009780d57fb7ecdbdc70f"> 4065</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH3F_MASK                     0x8u</span></div>
<div class="line"><a name="l04066"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac407f69b8388265201670d565e9f4164"> 4066</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH3F_SHIFT                    3u</span></div>
<div class="line"><a name="l04067"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2e50c4636e88e005ad6e14b614abb73b"> 4067</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH3F_WIDTH                    1u</span></div>
<div class="line"><a name="l04068"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0aeb1d19fc5d86bf39b883bd7fd6c02f"> 4068</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH3F(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_STATUS_CH3F_SHIFT))&amp;FTM_STATUS_CH3F_MASK)</span></div>
<div class="line"><a name="l04069"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac446951cc555fbf040895c15baa5a748"> 4069</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH4F_MASK                     0x10u</span></div>
<div class="line"><a name="l04070"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga07a64ef5825a5ae2bc35a0f5816ea652"> 4070</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH4F_SHIFT                    4u</span></div>
<div class="line"><a name="l04071"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaffac221ea145d7e5cae7bc02c7c1cec0"> 4071</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH4F_WIDTH                    1u</span></div>
<div class="line"><a name="l04072"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf1cbd34863ebfe47c877617acfd71611"> 4072</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH4F(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_STATUS_CH4F_SHIFT))&amp;FTM_STATUS_CH4F_MASK)</span></div>
<div class="line"><a name="l04073"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5c12b3bd23aa6b86b73397ef3be611c4"> 4073</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH5F_MASK                     0x20u</span></div>
<div class="line"><a name="l04074"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga96b5ed7438cebb87079abc1cc0ee7138"> 4074</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH5F_SHIFT                    5u</span></div>
<div class="line"><a name="l04075"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga914a120817fff7a79ac97d18a76f61ea"> 4075</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH5F_WIDTH                    1u</span></div>
<div class="line"><a name="l04076"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab6e2bb91f4bd4923607c3fe8dc5efdde"> 4076</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH5F(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_STATUS_CH5F_SHIFT))&amp;FTM_STATUS_CH5F_MASK)</span></div>
<div class="line"><a name="l04077"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga82a2b1d92f02ba202f6bd1990fb8f241"> 4077</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH6F_MASK                     0x40u</span></div>
<div class="line"><a name="l04078"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0f112b0b325b70d32bbd926eb6297933"> 4078</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH6F_SHIFT                    6u</span></div>
<div class="line"><a name="l04079"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5877c222399d01d3ca7e562dfa1525b7"> 4079</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH6F_WIDTH                    1u</span></div>
<div class="line"><a name="l04080"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga96e173f5193636ec321eabe8f8b7a437"> 4080</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH6F(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_STATUS_CH6F_SHIFT))&amp;FTM_STATUS_CH6F_MASK)</span></div>
<div class="line"><a name="l04081"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga44cfba5039f8d711537348ad97cc6cd3"> 4081</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH7F_MASK                     0x80u</span></div>
<div class="line"><a name="l04082"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga04ac2f0031ce465f9d6c0b68cb9f0a76"> 4082</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH7F_SHIFT                    7u</span></div>
<div class="line"><a name="l04083"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga81fd34a3cfda60a55833f32ecdb11387"> 4083</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH7F_WIDTH                    1u</span></div>
<div class="line"><a name="l04084"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab275c6876f818de51943eee0deaa618a"> 4084</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH7F(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_STATUS_CH7F_SHIFT))&amp;FTM_STATUS_CH7F_MASK)</span></div>
<div class="line"><a name="l04085"></a><span class="lineno"> 4085</span>&#160;<span class="comment">/* MODE Bit Fields */</span></div>
<div class="line"><a name="l04086"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3142bc5c6261a7c04c95844ef35edd5b"> 4086</a></span>&#160;<span class="preprocessor">#define FTM_MODE_FTMEN_MASK                      0x1u</span></div>
<div class="line"><a name="l04087"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga38df569e214287fa43254c2ddeafa5b5"> 4087</a></span>&#160;<span class="preprocessor">#define FTM_MODE_FTMEN_SHIFT                     0u</span></div>
<div class="line"><a name="l04088"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga610bbc3c41d5a7e28e82ba5667070208"> 4088</a></span>&#160;<span class="preprocessor">#define FTM_MODE_FTMEN_WIDTH                     1u</span></div>
<div class="line"><a name="l04089"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9546f297f398bafc35e8c72c670b07a0"> 4089</a></span>&#160;<span class="preprocessor">#define FTM_MODE_FTMEN(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_MODE_FTMEN_SHIFT))&amp;FTM_MODE_FTMEN_MASK)</span></div>
<div class="line"><a name="l04090"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga069f8d36fce3b99bf22cf8e588b855bf"> 4090</a></span>&#160;<span class="preprocessor">#define FTM_MODE_INIT_MASK                       0x2u</span></div>
<div class="line"><a name="l04091"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0d0d007a2359f31a0cf50b06acef810c"> 4091</a></span>&#160;<span class="preprocessor">#define FTM_MODE_INIT_SHIFT                      1u</span></div>
<div class="line"><a name="l04092"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga01251793a6f1b517927c5fd5d2aefa50"> 4092</a></span>&#160;<span class="preprocessor">#define FTM_MODE_INIT_WIDTH                      1u</span></div>
<div class="line"><a name="l04093"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga263317f5ce69cdbd5bf2353b64d65325"> 4093</a></span>&#160;<span class="preprocessor">#define FTM_MODE_INIT(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_MODE_INIT_SHIFT))&amp;FTM_MODE_INIT_MASK)</span></div>
<div class="line"><a name="l04094"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1178ceaccafa6eb9f10395901c75f7ba"> 4094</a></span>&#160;<span class="preprocessor">#define FTM_MODE_WPDIS_MASK                      0x4u</span></div>
<div class="line"><a name="l04095"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga36fb0f391d4b52f38caf711ba8d73ae7"> 4095</a></span>&#160;<span class="preprocessor">#define FTM_MODE_WPDIS_SHIFT                     2u</span></div>
<div class="line"><a name="l04096"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga16dc804cf67164b811e9e672cd253830"> 4096</a></span>&#160;<span class="preprocessor">#define FTM_MODE_WPDIS_WIDTH                     1u</span></div>
<div class="line"><a name="l04097"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga89ad39cf15c00197e31e5c3d695fcecc"> 4097</a></span>&#160;<span class="preprocessor">#define FTM_MODE_WPDIS(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_MODE_WPDIS_SHIFT))&amp;FTM_MODE_WPDIS_MASK)</span></div>
<div class="line"><a name="l04098"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3993337287da1b6624d5f7d70f10b3d5"> 4098</a></span>&#160;<span class="preprocessor">#define FTM_MODE_PWMSYNC_MASK                    0x8u</span></div>
<div class="line"><a name="l04099"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5e9f1c44632b559046173b3b0db93170"> 4099</a></span>&#160;<span class="preprocessor">#define FTM_MODE_PWMSYNC_SHIFT                   3u</span></div>
<div class="line"><a name="l04100"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaba5b6b598fa7a74986164e858f6db8ff"> 4100</a></span>&#160;<span class="preprocessor">#define FTM_MODE_PWMSYNC_WIDTH                   1u</span></div>
<div class="line"><a name="l04101"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7979eeb69e6f705a7a74d874e74d474c"> 4101</a></span>&#160;<span class="preprocessor">#define FTM_MODE_PWMSYNC(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_MODE_PWMSYNC_SHIFT))&amp;FTM_MODE_PWMSYNC_MASK)</span></div>
<div class="line"><a name="l04102"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga24f1ea5d7afd4ec88404e4867303aae5"> 4102</a></span>&#160;<span class="preprocessor">#define FTM_MODE_CAPTEST_MASK                    0x10u</span></div>
<div class="line"><a name="l04103"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab95eb2088da81d610805b949399d9bf9"> 4103</a></span>&#160;<span class="preprocessor">#define FTM_MODE_CAPTEST_SHIFT                   4u</span></div>
<div class="line"><a name="l04104"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab00844ee8d3f30349b311fbe53a12408"> 4104</a></span>&#160;<span class="preprocessor">#define FTM_MODE_CAPTEST_WIDTH                   1u</span></div>
<div class="line"><a name="l04105"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae1781c120c7860ed6187aec8edc7dc9f"> 4105</a></span>&#160;<span class="preprocessor">#define FTM_MODE_CAPTEST(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_MODE_CAPTEST_SHIFT))&amp;FTM_MODE_CAPTEST_MASK)</span></div>
<div class="line"><a name="l04106"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8a3aedea37d5334fda2212d1f1424ce4"> 4106</a></span>&#160;<span class="preprocessor">#define FTM_MODE_FAULTM_MASK                     0x60u</span></div>
<div class="line"><a name="l04107"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga64d6ed5f33ee34eccdb66956a0bc1224"> 4107</a></span>&#160;<span class="preprocessor">#define FTM_MODE_FAULTM_SHIFT                    5u</span></div>
<div class="line"><a name="l04108"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2df9efe12846ed2566d8b67761ca417d"> 4108</a></span>&#160;<span class="preprocessor">#define FTM_MODE_FAULTM_WIDTH                    2u</span></div>
<div class="line"><a name="l04109"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae199f2cb5b5206cfc5fd06f4ad420759"> 4109</a></span>&#160;<span class="preprocessor">#define FTM_MODE_FAULTM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_MODE_FAULTM_SHIFT))&amp;FTM_MODE_FAULTM_MASK)</span></div>
<div class="line"><a name="l04110"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab5bf6d3a31e69bc7806947c4650afa90"> 4110</a></span>&#160;<span class="preprocessor">#define FTM_MODE_FAULTIE_MASK                    0x80u</span></div>
<div class="line"><a name="l04111"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac8de910f0297704ac0625948d59856d6"> 4111</a></span>&#160;<span class="preprocessor">#define FTM_MODE_FAULTIE_SHIFT                   7u</span></div>
<div class="line"><a name="l04112"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0ed35ad62bf035baa17b776a11b5aecb"> 4112</a></span>&#160;<span class="preprocessor">#define FTM_MODE_FAULTIE_WIDTH                   1u</span></div>
<div class="line"><a name="l04113"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab384cb9654ad7d1b652ea98270f4b387"> 4113</a></span>&#160;<span class="preprocessor">#define FTM_MODE_FAULTIE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_MODE_FAULTIE_SHIFT))&amp;FTM_MODE_FAULTIE_MASK)</span></div>
<div class="line"><a name="l04114"></a><span class="lineno"> 4114</span>&#160;<span class="comment">/* SYNC Bit Fields */</span></div>
<div class="line"><a name="l04115"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaee5f107bf44191de4f5e747d4764e3ed"> 4115</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_CNTMIN_MASK                     0x1u</span></div>
<div class="line"><a name="l04116"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gacdc3ce84e897d0dd03b6ff7c483a6e4f"> 4116</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_CNTMIN_SHIFT                    0u</span></div>
<div class="line"><a name="l04117"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga40df424af3054a39a1cbdb11f6f7c023"> 4117</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_CNTMIN_WIDTH                    1u</span></div>
<div class="line"><a name="l04118"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga42673950c5b108f03b504626100ed6ed"> 4118</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_CNTMIN(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNC_CNTMIN_SHIFT))&amp;FTM_SYNC_CNTMIN_MASK)</span></div>
<div class="line"><a name="l04119"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae6aedee28d8bdb29e4f4a309e85ccdb0"> 4119</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_CNTMAX_MASK                     0x2u</span></div>
<div class="line"><a name="l04120"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad9a59cf6ab219dcb7f646d74e599ddb4"> 4120</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_CNTMAX_SHIFT                    1u</span></div>
<div class="line"><a name="l04121"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga87d90f6efd3cb343951311c42ef673a3"> 4121</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_CNTMAX_WIDTH                    1u</span></div>
<div class="line"><a name="l04122"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaaf2c28c6d25b4cf0cb48d706ccd05f87"> 4122</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_CNTMAX(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNC_CNTMAX_SHIFT))&amp;FTM_SYNC_CNTMAX_MASK)</span></div>
<div class="line"><a name="l04123"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafae9d365874a8b4adc13ccc1a3873b6a"> 4123</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_REINIT_MASK                     0x4u</span></div>
<div class="line"><a name="l04124"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf3a51fedf11a10a6793f9df11ca77e87"> 4124</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_REINIT_SHIFT                    2u</span></div>
<div class="line"><a name="l04125"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaadbf190212c034cd461c8cd6da3ff6fe"> 4125</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_REINIT_WIDTH                    1u</span></div>
<div class="line"><a name="l04126"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5b5c2815a448f95eb9e106ba2dc0299c"> 4126</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_REINIT(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNC_REINIT_SHIFT))&amp;FTM_SYNC_REINIT_MASK)</span></div>
<div class="line"><a name="l04127"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1393ccaf9753328f3b3b65cf28f6804f"> 4127</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_SYNCHOM_MASK                    0x8u</span></div>
<div class="line"><a name="l04128"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9f4fbe85603aa455463585444e27dbb3"> 4128</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_SYNCHOM_SHIFT                   3u</span></div>
<div class="line"><a name="l04129"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaaced9d9654f8c422ce8ff85830833f72"> 4129</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_SYNCHOM_WIDTH                   1u</span></div>
<div class="line"><a name="l04130"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5ec19a767e48d01dafd69822b4d0c38a"> 4130</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_SYNCHOM(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNC_SYNCHOM_SHIFT))&amp;FTM_SYNC_SYNCHOM_MASK)</span></div>
<div class="line"><a name="l04131"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5ee32a648ec1a88f07ea32b9a680684b"> 4131</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_TRIG0_MASK                      0x10u</span></div>
<div class="line"><a name="l04132"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1b676aad473928dd52e5d757149ab445"> 4132</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_TRIG0_SHIFT                     4u</span></div>
<div class="line"><a name="l04133"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1606fd2d0076263403d28cc885493725"> 4133</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_TRIG0_WIDTH                     1u</span></div>
<div class="line"><a name="l04134"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab555153ce967562e8b70bca372deef32"> 4134</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_TRIG0(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNC_TRIG0_SHIFT))&amp;FTM_SYNC_TRIG0_MASK)</span></div>
<div class="line"><a name="l04135"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab2caa82ba7f028e7a696a8e02b7f87ac"> 4135</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_TRIG1_MASK                      0x20u</span></div>
<div class="line"><a name="l04136"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga44401f020ce66143ee97582e21332fe9"> 4136</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_TRIG1_SHIFT                     5u</span></div>
<div class="line"><a name="l04137"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4a27fac3895daab648b51e57b7999321"> 4137</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_TRIG1_WIDTH                     1u</span></div>
<div class="line"><a name="l04138"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gadb27c14a5c747a02434b263591702d20"> 4138</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_TRIG1(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNC_TRIG1_SHIFT))&amp;FTM_SYNC_TRIG1_MASK)</span></div>
<div class="line"><a name="l04139"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf1b0377ca3de3fac73b014406084a05b"> 4139</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_TRIG2_MASK                      0x40u</span></div>
<div class="line"><a name="l04140"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafd88ca49160a6fb4bb24f6ed57180b87"> 4140</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_TRIG2_SHIFT                     6u</span></div>
<div class="line"><a name="l04141"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9ff9424a1248348bec4c1e7763bc4fbe"> 4141</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_TRIG2_WIDTH                     1u</span></div>
<div class="line"><a name="l04142"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga010c2114cf40b7fb36c2a45cd845a5bd"> 4142</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_TRIG2(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNC_TRIG2_SHIFT))&amp;FTM_SYNC_TRIG2_MASK)</span></div>
<div class="line"><a name="l04143"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa3cb833bf90ebaf61a187b421a956a30"> 4143</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_SWSYNC_MASK                     0x80u</span></div>
<div class="line"><a name="l04144"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0ff121b844150b34a80e0d43d851c7a1"> 4144</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_SWSYNC_SHIFT                    7u</span></div>
<div class="line"><a name="l04145"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaab498a8e4a280fa83bb9d3e7e42b0ce6"> 4145</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_SWSYNC_WIDTH                    1u</span></div>
<div class="line"><a name="l04146"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad51f7031b82c9e9e067fc8435dc176ed"> 4146</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_SWSYNC(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNC_SWSYNC_SHIFT))&amp;FTM_SYNC_SWSYNC_MASK)</span></div>
<div class="line"><a name="l04147"></a><span class="lineno"> 4147</span>&#160;<span class="comment">/* OUTINIT Bit Fields */</span></div>
<div class="line"><a name="l04148"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga25049f81cfbb792f293e74d623d1a945"> 4148</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH0OI_MASK                   0x1u</span></div>
<div class="line"><a name="l04149"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3fdff5ede58f533fe4ecc296db939b4b"> 4149</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH0OI_SHIFT                  0u</span></div>
<div class="line"><a name="l04150"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga398383be273cf2a2e6755aa9be5b5b7c"> 4150</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH0OI_WIDTH                  1u</span></div>
<div class="line"><a name="l04151"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaecdb7878dd9df3732ec7f58928c5305e"> 4151</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH0OI(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_OUTINIT_CH0OI_SHIFT))&amp;FTM_OUTINIT_CH0OI_MASK)</span></div>
<div class="line"><a name="l04152"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga36d7ebc12c5244ef6852a0327113420e"> 4152</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH1OI_MASK                   0x2u</span></div>
<div class="line"><a name="l04153"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga419aab88bd101c374e1f1be56d122a35"> 4153</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH1OI_SHIFT                  1u</span></div>
<div class="line"><a name="l04154"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1f4e66ee474cdf226638c26b1a28f6f4"> 4154</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH1OI_WIDTH                  1u</span></div>
<div class="line"><a name="l04155"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab85f577a1ac5945122bf9bca922eabcc"> 4155</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH1OI(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_OUTINIT_CH1OI_SHIFT))&amp;FTM_OUTINIT_CH1OI_MASK)</span></div>
<div class="line"><a name="l04156"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga06ffa599245bdf8bb3c19f45a11f96f4"> 4156</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH2OI_MASK                   0x4u</span></div>
<div class="line"><a name="l04157"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga25aa50131bfe6d3c09b6508e718bb638"> 4157</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH2OI_SHIFT                  2u</span></div>
<div class="line"><a name="l04158"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6dade9a13b5f396f724003b9e9e48782"> 4158</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH2OI_WIDTH                  1u</span></div>
<div class="line"><a name="l04159"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaeba168c144acbe442b319fb327b6ed3b"> 4159</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH2OI(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_OUTINIT_CH2OI_SHIFT))&amp;FTM_OUTINIT_CH2OI_MASK)</span></div>
<div class="line"><a name="l04160"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaaa0b4f972bca3194e69fbe94021f3471"> 4160</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH3OI_MASK                   0x8u</span></div>
<div class="line"><a name="l04161"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga083d497bae99715e175c5e73e27d3313"> 4161</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH3OI_SHIFT                  3u</span></div>
<div class="line"><a name="l04162"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga540816c6e2b9406c14b0510690c1a6a1"> 4162</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH3OI_WIDTH                  1u</span></div>
<div class="line"><a name="l04163"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafc9350009db91a634c495c3b6002b7fd"> 4163</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH3OI(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_OUTINIT_CH3OI_SHIFT))&amp;FTM_OUTINIT_CH3OI_MASK)</span></div>
<div class="line"><a name="l04164"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab451c20f7002deae668749b6a886ca84"> 4164</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH4OI_MASK                   0x10u</span></div>
<div class="line"><a name="l04165"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac61997ec656e9289b6b9b4a6df30b548"> 4165</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH4OI_SHIFT                  4u</span></div>
<div class="line"><a name="l04166"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaad24501ebe2983b88de1ec9f97c9f3bd"> 4166</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH4OI_WIDTH                  1u</span></div>
<div class="line"><a name="l04167"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga07bc64daa490dd8483f0be50128615a1"> 4167</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH4OI(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_OUTINIT_CH4OI_SHIFT))&amp;FTM_OUTINIT_CH4OI_MASK)</span></div>
<div class="line"><a name="l04168"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa0956e031b19115b7f91bf0138ef8dfe"> 4168</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH5OI_MASK                   0x20u</span></div>
<div class="line"><a name="l04169"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7a284efce0663f9bde85b1efc1b1cfd3"> 4169</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH5OI_SHIFT                  5u</span></div>
<div class="line"><a name="l04170"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga24b8908dc29823a8355324c38dc6a35b"> 4170</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH5OI_WIDTH                  1u</span></div>
<div class="line"><a name="l04171"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa75e8fd93c51aa69aaf53ff1c23322e9"> 4171</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH5OI(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_OUTINIT_CH5OI_SHIFT))&amp;FTM_OUTINIT_CH5OI_MASK)</span></div>
<div class="line"><a name="l04172"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4140f95c3774bb113eba65b099673d64"> 4172</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH6OI_MASK                   0x40u</span></div>
<div class="line"><a name="l04173"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae1269df4b4b0084a0e722e688c98abe0"> 4173</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH6OI_SHIFT                  6u</span></div>
<div class="line"><a name="l04174"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac4dd7c8e8740dcfbc1509efb65d72755"> 4174</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH6OI_WIDTH                  1u</span></div>
<div class="line"><a name="l04175"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad32d23b6b0a69a4038bf035eb9143387"> 4175</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH6OI(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_OUTINIT_CH6OI_SHIFT))&amp;FTM_OUTINIT_CH6OI_MASK)</span></div>
<div class="line"><a name="l04176"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga04c56da93774326348a87fb79211e421"> 4176</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH7OI_MASK                   0x80u</span></div>
<div class="line"><a name="l04177"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga717e3d932a491d96e6d729ff87e7c0dd"> 4177</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH7OI_SHIFT                  7u</span></div>
<div class="line"><a name="l04178"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga58943354251acf1cbb858c0f7d59be9d"> 4178</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH7OI_WIDTH                  1u</span></div>
<div class="line"><a name="l04179"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae080cb2cb74b86db3fb849dc14e57aee"> 4179</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH7OI(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_OUTINIT_CH7OI_SHIFT))&amp;FTM_OUTINIT_CH7OI_MASK)</span></div>
<div class="line"><a name="l04180"></a><span class="lineno"> 4180</span>&#160;<span class="comment">/* OUTMASK Bit Fields */</span></div>
<div class="line"><a name="l04181"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae1ed080952e4ddf3947066d5d97b7920"> 4181</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH0OM_MASK                   0x1u</span></div>
<div class="line"><a name="l04182"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaae1f8ee6cad97accdeef238387cd160c"> 4182</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH0OM_SHIFT                  0u</span></div>
<div class="line"><a name="l04183"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaea440d33f698974e00f3e2ac4b96edfe"> 4183</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH0OM_WIDTH                  1u</span></div>
<div class="line"><a name="l04184"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga29c54f6c0849f286fa7e2b94765732c9"> 4184</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH0OM(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_OUTMASK_CH0OM_SHIFT))&amp;FTM_OUTMASK_CH0OM_MASK)</span></div>
<div class="line"><a name="l04185"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaddee400c7d6e8dca5d318526d6e9cf0c"> 4185</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH1OM_MASK                   0x2u</span></div>
<div class="line"><a name="l04186"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga50e5211e18cdbae9c986b49e5ff919f8"> 4186</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH1OM_SHIFT                  1u</span></div>
<div class="line"><a name="l04187"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga18ca2e665381d9c95c33eacd774a6b6e"> 4187</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH1OM_WIDTH                  1u</span></div>
<div class="line"><a name="l04188"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0c25f542d434104bac5215c45a111ce6"> 4188</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH1OM(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_OUTMASK_CH1OM_SHIFT))&amp;FTM_OUTMASK_CH1OM_MASK)</span></div>
<div class="line"><a name="l04189"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gabcfafbb8acba84e561a6023f966991c8"> 4189</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH2OM_MASK                   0x4u</span></div>
<div class="line"><a name="l04190"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9dca78158dd0cbc591569935f052bab4"> 4190</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH2OM_SHIFT                  2u</span></div>
<div class="line"><a name="l04191"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5526d3cad360c2c6cc0d2caa16bb8d55"> 4191</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH2OM_WIDTH                  1u</span></div>
<div class="line"><a name="l04192"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga19377c45f3a5b49254f07c83999066c2"> 4192</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH2OM(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_OUTMASK_CH2OM_SHIFT))&amp;FTM_OUTMASK_CH2OM_MASK)</span></div>
<div class="line"><a name="l04193"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae6021cca5706f19ca601ca8d020c4903"> 4193</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH3OM_MASK                   0x8u</span></div>
<div class="line"><a name="l04194"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaeb20c19e85755256c8336c06d5602852"> 4194</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH3OM_SHIFT                  3u</span></div>
<div class="line"><a name="l04195"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga10c51d576f55c092944e36cd7bbd65f0"> 4195</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH3OM_WIDTH                  1u</span></div>
<div class="line"><a name="l04196"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9a801dba69df9ee28748b333a8d472a6"> 4196</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH3OM(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_OUTMASK_CH3OM_SHIFT))&amp;FTM_OUTMASK_CH3OM_MASK)</span></div>
<div class="line"><a name="l04197"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga89efa7258ffb29d1477ca5d7dc9ae870"> 4197</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH4OM_MASK                   0x10u</span></div>
<div class="line"><a name="l04198"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gacb820bca5f610439c9259fcbf80a75d8"> 4198</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH4OM_SHIFT                  4u</span></div>
<div class="line"><a name="l04199"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6b915c81c6699214e39b7a7ed4647992"> 4199</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH4OM_WIDTH                  1u</span></div>
<div class="line"><a name="l04200"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3c90f751e1f18470abe07398a9d826e9"> 4200</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH4OM(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_OUTMASK_CH4OM_SHIFT))&amp;FTM_OUTMASK_CH4OM_MASK)</span></div>
<div class="line"><a name="l04201"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga36491b140fef946f30510e8028487986"> 4201</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH5OM_MASK                   0x20u</span></div>
<div class="line"><a name="l04202"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga788fa594e321e3c5ae5b0dea445caf4c"> 4202</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH5OM_SHIFT                  5u</span></div>
<div class="line"><a name="l04203"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gade600d6503f4b2156ba23a58c1fb3b3c"> 4203</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH5OM_WIDTH                  1u</span></div>
<div class="line"><a name="l04204"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga57c87660ca78b45b93d3e950fec0566b"> 4204</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH5OM(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_OUTMASK_CH5OM_SHIFT))&amp;FTM_OUTMASK_CH5OM_MASK)</span></div>
<div class="line"><a name="l04205"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga015da8c828efae7c503a3a1d87c9007a"> 4205</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH6OM_MASK                   0x40u</span></div>
<div class="line"><a name="l04206"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6c7e53365e176cea807c9d68ce0fb6ad"> 4206</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH6OM_SHIFT                  6u</span></div>
<div class="line"><a name="l04207"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf63ee97aaa1ba9e4139cc2c2171c566d"> 4207</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH6OM_WIDTH                  1u</span></div>
<div class="line"><a name="l04208"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae32bd5c014c07e893fe3356fc80cbeb3"> 4208</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH6OM(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_OUTMASK_CH6OM_SHIFT))&amp;FTM_OUTMASK_CH6OM_MASK)</span></div>
<div class="line"><a name="l04209"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gadf061026503672ed642b2d2f599afb98"> 4209</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH7OM_MASK                   0x80u</span></div>
<div class="line"><a name="l04210"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae1b4dc666609c954526cc0f83bf18ce3"> 4210</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH7OM_SHIFT                  7u</span></div>
<div class="line"><a name="l04211"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gacb2ce642b04dc6417ed5a6b97f1f8714"> 4211</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH7OM_WIDTH                  1u</span></div>
<div class="line"><a name="l04212"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5e61202e66c6aecf3207d8428e2efe4d"> 4212</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH7OM(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_OUTMASK_CH7OM_SHIFT))&amp;FTM_OUTMASK_CH7OM_MASK)</span></div>
<div class="line"><a name="l04213"></a><span class="lineno"> 4213</span>&#160;<span class="comment">/* COMBINE Bit Fields */</span></div>
<div class="line"><a name="l04214"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf48cb997d418c07e063179fa8459c75a"> 4214</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE0_MASK                0x1u</span></div>
<div class="line"><a name="l04215"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gabe1e557f9bbddbbe13beac964fa07c1f"> 4215</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE0_SHIFT               0u</span></div>
<div class="line"><a name="l04216"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1f73c1d4c07b9c1625741768679c8ee4"> 4216</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE0_WIDTH               1u</span></div>
<div class="line"><a name="l04217"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8806f5704b5a301aedb626f561421381"> 4217</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE0(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_COMBINE0_SHIFT))&amp;FTM_COMBINE_COMBINE0_MASK)</span></div>
<div class="line"><a name="l04218"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4ac7b3d3c5869c8c8af75bdc506e7c81"> 4218</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP0_MASK                   0x2u</span></div>
<div class="line"><a name="l04219"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga26f836ae03a05f06608cefafb90082da"> 4219</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP0_SHIFT                  1u</span></div>
<div class="line"><a name="l04220"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8a51b7e6d4e3305ddbd44f139f5502ce"> 4220</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP0_WIDTH                  1u</span></div>
<div class="line"><a name="l04221"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa7fb26256978b84ad1abe6b92592ceb7"> 4221</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP0(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_COMP0_SHIFT))&amp;FTM_COMBINE_COMP0_MASK)</span></div>
<div class="line"><a name="l04222"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga77c4a4aae8406f791ebfbc82ba85b584"> 4222</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN0_MASK                0x4u</span></div>
<div class="line"><a name="l04223"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5e5b2330d62feae3345f42df20e7f169"> 4223</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN0_SHIFT               2u</span></div>
<div class="line"><a name="l04224"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaae6118137e1e2ea499904242f0332c17"> 4224</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN0_WIDTH               1u</span></div>
<div class="line"><a name="l04225"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga65b8ad7bee151a6ac741da7e9b569cfb"> 4225</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN0(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_DECAPEN0_SHIFT))&amp;FTM_COMBINE_DECAPEN0_MASK)</span></div>
<div class="line"><a name="l04226"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9d79e8bd8bf1855adbe370ae1499d48d"> 4226</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP0_MASK                  0x8u</span></div>
<div class="line"><a name="l04227"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4bfcf4d8cf838ad852c50cf589fd3d95"> 4227</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP0_SHIFT                 3u</span></div>
<div class="line"><a name="l04228"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga36df06deee158e999293054c85482267"> 4228</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP0_WIDTH                 1u</span></div>
<div class="line"><a name="l04229"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0e2341e3003ac500312d30d634e14859"> 4229</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP0(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_DECAP0_SHIFT))&amp;FTM_COMBINE_DECAP0_MASK)</span></div>
<div class="line"><a name="l04230"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9722d2bdaba256dd90324aa6b199ee4f"> 4230</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN0_MASK                   0x10u</span></div>
<div class="line"><a name="l04231"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaab1a185d98eb899fea411daf0386858a"> 4231</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN0_SHIFT                  4u</span></div>
<div class="line"><a name="l04232"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7e002ae716570ae5eb5ce7b7343ecde9"> 4232</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN0_WIDTH                  1u</span></div>
<div class="line"><a name="l04233"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga795235a6e1d018480ae22da95749dbf3"> 4233</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN0(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_DTEN0_SHIFT))&amp;FTM_COMBINE_DTEN0_MASK)</span></div>
<div class="line"><a name="l04234"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafd208921dc5f1d7dde730c67776bce8a"> 4234</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN0_MASK                 0x20u</span></div>
<div class="line"><a name="l04235"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab9eba65827e4b667e34b89f58640b960"> 4235</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN0_SHIFT                5u</span></div>
<div class="line"><a name="l04236"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga43a579f6107eb13b5ee6809882b5fe64"> 4236</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN0_WIDTH                1u</span></div>
<div class="line"><a name="l04237"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga30cbb24caf12c0b44ca398b323f168f1"> 4237</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN0(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_SYNCEN0_SHIFT))&amp;FTM_COMBINE_SYNCEN0_MASK)</span></div>
<div class="line"><a name="l04238"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad373b84d922eba1365283a7ebb5d87f4"> 4238</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN0_MASK                0x40u</span></div>
<div class="line"><a name="l04239"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac0b55b271d7734489d9e53b0d2ad1a64"> 4239</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN0_SHIFT               6u</span></div>
<div class="line"><a name="l04240"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9dd6031665bf95be3e6b6c19b71f5d60"> 4240</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN0_WIDTH               1u</span></div>
<div class="line"><a name="l04241"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae14836bc86482b52397c966dedf6a0be"> 4241</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN0(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_FAULTEN0_SHIFT))&amp;FTM_COMBINE_FAULTEN0_MASK)</span></div>
<div class="line"><a name="l04242"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8e977b8c0bf33e6faa7576358048bd4b"> 4242</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_MCOMBINE0_MASK               0x80u</span></div>
<div class="line"><a name="l04243"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga456132b82ce4c12ee4df814e97474d10"> 4243</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_MCOMBINE0_SHIFT              7u</span></div>
<div class="line"><a name="l04244"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1df83bcd700a96b70c9e73bdd71ef519"> 4244</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_MCOMBINE0_WIDTH              1u</span></div>
<div class="line"><a name="l04245"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga682130060176703cb0b8c18c37d87d86"> 4245</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_MCOMBINE0(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_MCOMBINE0_SHIFT))&amp;FTM_COMBINE_MCOMBINE0_MASK)</span></div>
<div class="line"><a name="l04246"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5378f59bc8234381865e973deb638b6f"> 4246</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE1_MASK                0x100u</span></div>
<div class="line"><a name="l04247"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf9a5abb2341af83a58d95ccb704d8a11"> 4247</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE1_SHIFT               8u</span></div>
<div class="line"><a name="l04248"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gabed23511c73d07d0fe1325a30c610c93"> 4248</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE1_WIDTH               1u</span></div>
<div class="line"><a name="l04249"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab0aa20c8e0685ebd2b8d9c8b90241a9e"> 4249</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE1(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_COMBINE1_SHIFT))&amp;FTM_COMBINE_COMBINE1_MASK)</span></div>
<div class="line"><a name="l04250"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga24a8dd787f2e00cde644bf23a4c16123"> 4250</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP1_MASK                   0x200u</span></div>
<div class="line"><a name="l04251"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga58bf0f457a2ce6f35ad0f75115bbcc90"> 4251</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP1_SHIFT                  9u</span></div>
<div class="line"><a name="l04252"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga33ceb818603cfdd1de76a146334e9b4a"> 4252</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP1_WIDTH                  1u</span></div>
<div class="line"><a name="l04253"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga601232a815c83c712141d10935955163"> 4253</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP1(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_COMP1_SHIFT))&amp;FTM_COMBINE_COMP1_MASK)</span></div>
<div class="line"><a name="l04254"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga75b422313fe76b13eb70022f15120d3f"> 4254</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN1_MASK                0x400u</span></div>
<div class="line"><a name="l04255"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6fa24cab05a8839e131ce86612a77330"> 4255</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN1_SHIFT               10u</span></div>
<div class="line"><a name="l04256"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6f782f5b25b0cdf6254400c6a32408a1"> 4256</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN1_WIDTH               1u</span></div>
<div class="line"><a name="l04257"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2a975e52b781302c17d53c1be8400328"> 4257</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN1(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_DECAPEN1_SHIFT))&amp;FTM_COMBINE_DECAPEN1_MASK)</span></div>
<div class="line"><a name="l04258"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8fdebd40c2860511d58ce7e15cf7a875"> 4258</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP1_MASK                  0x800u</span></div>
<div class="line"><a name="l04259"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga888ebd3f18cacc007fa0cd2073cdca1d"> 4259</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP1_SHIFT                 11u</span></div>
<div class="line"><a name="l04260"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gabbd69e1f42fbfb5d76975b3c69caf362"> 4260</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP1_WIDTH                 1u</span></div>
<div class="line"><a name="l04261"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae2a20c64ee4a3990891ef5afedea0e68"> 4261</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP1(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_DECAP1_SHIFT))&amp;FTM_COMBINE_DECAP1_MASK)</span></div>
<div class="line"><a name="l04262"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9d461bde34f5c5fad944a58e61c3fb44"> 4262</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN1_MASK                   0x1000u</span></div>
<div class="line"><a name="l04263"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6a1bc35db122f0f887a50b1ac9157657"> 4263</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN1_SHIFT                  12u</span></div>
<div class="line"><a name="l04264"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gacced57e95d7a0a1c33ad3658f33ba731"> 4264</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN1_WIDTH                  1u</span></div>
<div class="line"><a name="l04265"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac1916dfac8312b21d827ae5f7e0b8ce2"> 4265</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN1(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_DTEN1_SHIFT))&amp;FTM_COMBINE_DTEN1_MASK)</span></div>
<div class="line"><a name="l04266"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad635d904007b2c80c096efe6f5a8c7c2"> 4266</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN1_MASK                 0x2000u</span></div>
<div class="line"><a name="l04267"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5190e8c0896bf03060b19eb8b4a0c524"> 4267</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN1_SHIFT                13u</span></div>
<div class="line"><a name="l04268"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf5a45c156e894d311fb73d46636bb2fc"> 4268</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN1_WIDTH                1u</span></div>
<div class="line"><a name="l04269"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0ebb5f7016c1bda71bf39e292429263e"> 4269</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN1(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_SYNCEN1_SHIFT))&amp;FTM_COMBINE_SYNCEN1_MASK)</span></div>
<div class="line"><a name="l04270"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga80468385e5f9888483457adac7de12f1"> 4270</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN1_MASK                0x4000u</span></div>
<div class="line"><a name="l04271"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf889dddf3bfe69e1fde16e5386ab5204"> 4271</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN1_SHIFT               14u</span></div>
<div class="line"><a name="l04272"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8a464614703364b1cb1b1c9c338467ae"> 4272</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN1_WIDTH               1u</span></div>
<div class="line"><a name="l04273"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0f6531f28cf80a7de3d9881ccd95a460"> 4273</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN1(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_FAULTEN1_SHIFT))&amp;FTM_COMBINE_FAULTEN1_MASK)</span></div>
<div class="line"><a name="l04274"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga19c0cb85463bb67fd178932264198184"> 4274</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_MCOMBINE1_MASK               0x8000u</span></div>
<div class="line"><a name="l04275"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa2b9a1b27263126892e193fcf447e760"> 4275</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_MCOMBINE1_SHIFT              15u</span></div>
<div class="line"><a name="l04276"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga36196a2088aa996db48b8f1c153e46d2"> 4276</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_MCOMBINE1_WIDTH              1u</span></div>
<div class="line"><a name="l04277"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaeaa3b14bd78f914eb14881f8a6165fa8"> 4277</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_MCOMBINE1(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_MCOMBINE1_SHIFT))&amp;FTM_COMBINE_MCOMBINE1_MASK)</span></div>
<div class="line"><a name="l04278"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf6def48c41b38acef5263e8d8f440901"> 4278</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE2_MASK                0x10000u</span></div>
<div class="line"><a name="l04279"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9ec484c5c6125951d7528fe755040d09"> 4279</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE2_SHIFT               16u</span></div>
<div class="line"><a name="l04280"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaafeba941468a776f715830946c59194b"> 4280</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE2_WIDTH               1u</span></div>
<div class="line"><a name="l04281"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga27e45ede52c46f3c8b246af538213103"> 4281</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE2(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_COMBINE2_SHIFT))&amp;FTM_COMBINE_COMBINE2_MASK)</span></div>
<div class="line"><a name="l04282"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf15b9cb1ec9fce30f4442d387e6e6c11"> 4282</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP2_MASK                   0x20000u</span></div>
<div class="line"><a name="l04283"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6f9c535470be4fce32ae6edc8a9fd54a"> 4283</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP2_SHIFT                  17u</span></div>
<div class="line"><a name="l04284"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2ce0d8156ef48ef44c0aeb57ac9f1c43"> 4284</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP2_WIDTH                  1u</span></div>
<div class="line"><a name="l04285"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga101e5f8ae6e5b4500e2d1365bd61b039"> 4285</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP2(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_COMP2_SHIFT))&amp;FTM_COMBINE_COMP2_MASK)</span></div>
<div class="line"><a name="l04286"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga38101c934966b16d7394e32a393a5adf"> 4286</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN2_MASK                0x40000u</span></div>
<div class="line"><a name="l04287"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga63c12c9b713d5078d861e14c2d34aea6"> 4287</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN2_SHIFT               18u</span></div>
<div class="line"><a name="l04288"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6172b3330367211375e793205c9a92f1"> 4288</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN2_WIDTH               1u</span></div>
<div class="line"><a name="l04289"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga554a247460d9a03052c249dc9d1adebd"> 4289</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN2(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_DECAPEN2_SHIFT))&amp;FTM_COMBINE_DECAPEN2_MASK)</span></div>
<div class="line"><a name="l04290"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga94d0092dd5448a53c187d23ab9f7c52a"> 4290</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP2_MASK                  0x80000u</span></div>
<div class="line"><a name="l04291"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga79322ba97c65c632a32e7cf7790286f9"> 4291</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP2_SHIFT                 19u</span></div>
<div class="line"><a name="l04292"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga08210d83afc421e8f06895dc0ead7b46"> 4292</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP2_WIDTH                 1u</span></div>
<div class="line"><a name="l04293"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga031613804280ad2bd27cfaf049782e85"> 4293</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP2(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_DECAP2_SHIFT))&amp;FTM_COMBINE_DECAP2_MASK)</span></div>
<div class="line"><a name="l04294"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gadd286edd7ecc4625be042f1583ea8a74"> 4294</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN2_MASK                   0x100000u</span></div>
<div class="line"><a name="l04295"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga46657f8744aea437178eb9de3a25b0ff"> 4295</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN2_SHIFT                  20u</span></div>
<div class="line"><a name="l04296"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gacbe0b2e3e2ffc6b111d2eabcf46b5956"> 4296</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN2_WIDTH                  1u</span></div>
<div class="line"><a name="l04297"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa483e9e7320045ff6f31699c875a0ca1"> 4297</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN2(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_DTEN2_SHIFT))&amp;FTM_COMBINE_DTEN2_MASK)</span></div>
<div class="line"><a name="l04298"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9b171aec492022bb55593f6bfae038da"> 4298</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN2_MASK                 0x200000u</span></div>
<div class="line"><a name="l04299"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga64914009d95ebee18e191655129c2c07"> 4299</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN2_SHIFT                21u</span></div>
<div class="line"><a name="l04300"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6bbb8b03bc6d7757f68eed0e870afe99"> 4300</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN2_WIDTH                1u</span></div>
<div class="line"><a name="l04301"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8984672015cf9be29a7a87d831b11e42"> 4301</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN2(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_SYNCEN2_SHIFT))&amp;FTM_COMBINE_SYNCEN2_MASK)</span></div>
<div class="line"><a name="l04302"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad67706e653caa0da6a85514ebd5d2fc7"> 4302</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN2_MASK                0x400000u</span></div>
<div class="line"><a name="l04303"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga35ee8ad9a6f4e07fa058735b7807e0a8"> 4303</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN2_SHIFT               22u</span></div>
<div class="line"><a name="l04304"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7e9dc04596e913473ea80b7d07673e44"> 4304</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN2_WIDTH               1u</span></div>
<div class="line"><a name="l04305"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gabfa4413da2e92513679bbf35c329a267"> 4305</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN2(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_FAULTEN2_SHIFT))&amp;FTM_COMBINE_FAULTEN2_MASK)</span></div>
<div class="line"><a name="l04306"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga57c4615cc83521769d7bc7657d3ec25b"> 4306</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_MCOMBINE2_MASK               0x800000u</span></div>
<div class="line"><a name="l04307"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7aafedf71872b4fef557ee5425f29f57"> 4307</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_MCOMBINE2_SHIFT              23u</span></div>
<div class="line"><a name="l04308"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaee9209339d61e8126daf5db749cb633b"> 4308</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_MCOMBINE2_WIDTH              1u</span></div>
<div class="line"><a name="l04309"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad763c8b0b06b595e1496b56ab60ba316"> 4309</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_MCOMBINE2(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_MCOMBINE2_SHIFT))&amp;FTM_COMBINE_MCOMBINE2_MASK)</span></div>
<div class="line"><a name="l04310"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac97253f34364aee2a49e2ad8c470f46c"> 4310</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE3_MASK                0x1000000u</span></div>
<div class="line"><a name="l04311"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac4d1e467f5f7a75c3c0f9f84819580e2"> 4311</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE3_SHIFT               24u</span></div>
<div class="line"><a name="l04312"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga47f055139d8da6661e758ed10df8d684"> 4312</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE3_WIDTH               1u</span></div>
<div class="line"><a name="l04313"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae48fdfc910447cda6b16336fb16bb730"> 4313</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE3(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_COMBINE3_SHIFT))&amp;FTM_COMBINE_COMBINE3_MASK)</span></div>
<div class="line"><a name="l04314"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac7ae22ebae3b9dafb28376801cac4f9d"> 4314</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP3_MASK                   0x2000000u</span></div>
<div class="line"><a name="l04315"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7ed13b0798dd080009e0e0843bab210f"> 4315</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP3_SHIFT                  25u</span></div>
<div class="line"><a name="l04316"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9ad01254915f870ed76296434cd24a78"> 4316</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP3_WIDTH                  1u</span></div>
<div class="line"><a name="l04317"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9e313aaf89f69deb597b6366655cdf3f"> 4317</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP3(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_COMP3_SHIFT))&amp;FTM_COMBINE_COMP3_MASK)</span></div>
<div class="line"><a name="l04318"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga86ff21306cbdb626b711080b76d0366e"> 4318</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN3_MASK                0x4000000u</span></div>
<div class="line"><a name="l04319"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4e05420ade8e9776e65f1b2f054465a5"> 4319</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN3_SHIFT               26u</span></div>
<div class="line"><a name="l04320"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab043f5561fca67b5734aabf4101d268f"> 4320</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN3_WIDTH               1u</span></div>
<div class="line"><a name="l04321"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4b1e743849ccce333604eabd7b43a40d"> 4321</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN3(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_DECAPEN3_SHIFT))&amp;FTM_COMBINE_DECAPEN3_MASK)</span></div>
<div class="line"><a name="l04322"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9eed3afcff66166330a8ec14590a1808"> 4322</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP3_MASK                  0x8000000u</span></div>
<div class="line"><a name="l04323"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga691e558585a939559f4588bea64c099d"> 4323</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP3_SHIFT                 27u</span></div>
<div class="line"><a name="l04324"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf35135a9c05ef0652a5f4828f475c75d"> 4324</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP3_WIDTH                 1u</span></div>
<div class="line"><a name="l04325"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga08aa7213f8cde61ac95d82ab7b8169cb"> 4325</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP3(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_DECAP3_SHIFT))&amp;FTM_COMBINE_DECAP3_MASK)</span></div>
<div class="line"><a name="l04326"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga53beef0d6bd400f7d10dff07a8e95802"> 4326</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN3_MASK                   0x10000000u</span></div>
<div class="line"><a name="l04327"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0534a71643db31f180f6918d19ad3409"> 4327</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN3_SHIFT                  28u</span></div>
<div class="line"><a name="l04328"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga009cdf014c99f935c7e9acb7f62a0f0a"> 4328</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN3_WIDTH                  1u</span></div>
<div class="line"><a name="l04329"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga187293f92005114481d80ef5a3ea4f32"> 4329</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN3(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_DTEN3_SHIFT))&amp;FTM_COMBINE_DTEN3_MASK)</span></div>
<div class="line"><a name="l04330"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9e631b38ed9e6cbf3a3afa812db96c21"> 4330</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN3_MASK                 0x20000000u</span></div>
<div class="line"><a name="l04331"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga429ad5d8c1f8afa7450531c8c0d6421d"> 4331</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN3_SHIFT                29u</span></div>
<div class="line"><a name="l04332"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae5419075d8b22bf22a180d839c2bd993"> 4332</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN3_WIDTH                1u</span></div>
<div class="line"><a name="l04333"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga55f542587ffa13b9edd19f5a7890e8f7"> 4333</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN3(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_SYNCEN3_SHIFT))&amp;FTM_COMBINE_SYNCEN3_MASK)</span></div>
<div class="line"><a name="l04334"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2f56f45afa6694ded2489432d0be896f"> 4334</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN3_MASK                0x40000000u</span></div>
<div class="line"><a name="l04335"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga85e6b9e11f73ef2ae12870399dbc99a6"> 4335</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN3_SHIFT               30u</span></div>
<div class="line"><a name="l04336"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga055202c84bbdda11f18b924d6a20eeda"> 4336</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN3_WIDTH               1u</span></div>
<div class="line"><a name="l04337"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac2e41b393d137d701a322c1bb89549ca"> 4337</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN3(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_FAULTEN3_SHIFT))&amp;FTM_COMBINE_FAULTEN3_MASK)</span></div>
<div class="line"><a name="l04338"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga31175e3eb3b47c16fe737061e8f172d0"> 4338</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_MCOMBINE3_MASK               0x80000000u</span></div>
<div class="line"><a name="l04339"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1f10b43f9b692cf044abeae820216e73"> 4339</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_MCOMBINE3_SHIFT              31u</span></div>
<div class="line"><a name="l04340"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8b1c434302c683eafe62ee5d3dc827f8"> 4340</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_MCOMBINE3_WIDTH              1u</span></div>
<div class="line"><a name="l04341"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga02bbb4b337591f1aff63f460d45e2312"> 4341</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_MCOMBINE3(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_MCOMBINE3_SHIFT))&amp;FTM_COMBINE_MCOMBINE3_MASK)</span></div>
<div class="line"><a name="l04342"></a><span class="lineno"> 4342</span>&#160;<span class="comment">/* DEADTIME Bit Fields */</span></div>
<div class="line"><a name="l04343"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8fdaa69c3721ec4a328fadcc00d4f4df"> 4343</a></span>&#160;<span class="preprocessor">#define FTM_DEADTIME_DTVAL_MASK                  0x3Fu</span></div>
<div class="line"><a name="l04344"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga40e02c81ec12ef23c0ce633feaf03d1a"> 4344</a></span>&#160;<span class="preprocessor">#define FTM_DEADTIME_DTVAL_SHIFT                 0u</span></div>
<div class="line"><a name="l04345"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga231f1fe84efb1e8e6702b9d8f0fca2ed"> 4345</a></span>&#160;<span class="preprocessor">#define FTM_DEADTIME_DTVAL_WIDTH                 6u</span></div>
<div class="line"><a name="l04346"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3a313efb41a03923ef2e16146fb31ab2"> 4346</a></span>&#160;<span class="preprocessor">#define FTM_DEADTIME_DTVAL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_DEADTIME_DTVAL_SHIFT))&amp;FTM_DEADTIME_DTVAL_MASK)</span></div>
<div class="line"><a name="l04347"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae0402be742f84b93af5306ac6a61706f"> 4347</a></span>&#160;<span class="preprocessor">#define FTM_DEADTIME_DTPS_MASK                   0xC0u</span></div>
<div class="line"><a name="l04348"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa42cc1f2612186f882762059b910cd7a"> 4348</a></span>&#160;<span class="preprocessor">#define FTM_DEADTIME_DTPS_SHIFT                  6u</span></div>
<div class="line"><a name="l04349"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga71989c830616cf75b7d891254a1cb9b3"> 4349</a></span>&#160;<span class="preprocessor">#define FTM_DEADTIME_DTPS_WIDTH                  2u</span></div>
<div class="line"><a name="l04350"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf1a7c61f4e08ca45f70154070500695d"> 4350</a></span>&#160;<span class="preprocessor">#define FTM_DEADTIME_DTPS(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_DEADTIME_DTPS_SHIFT))&amp;FTM_DEADTIME_DTPS_MASK)</span></div>
<div class="line"><a name="l04351"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6da053e86e1e2fbaafc952b39c4a9201"> 4351</a></span>&#160;<span class="preprocessor">#define FTM_DEADTIME_DTVALEX_MASK                0xF0000u</span></div>
<div class="line"><a name="l04352"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga34791fe82041a0776cd2afed40031b06"> 4352</a></span>&#160;<span class="preprocessor">#define FTM_DEADTIME_DTVALEX_SHIFT               16u</span></div>
<div class="line"><a name="l04353"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gabd2f595140d7b183230b979ac69001d4"> 4353</a></span>&#160;<span class="preprocessor">#define FTM_DEADTIME_DTVALEX_WIDTH               4u</span></div>
<div class="line"><a name="l04354"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga31186bacee8c60a89973c4aba953151f"> 4354</a></span>&#160;<span class="preprocessor">#define FTM_DEADTIME_DTVALEX(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_DEADTIME_DTVALEX_SHIFT))&amp;FTM_DEADTIME_DTVALEX_MASK)</span></div>
<div class="line"><a name="l04355"></a><span class="lineno"> 4355</span>&#160;<span class="comment">/* EXTTRIG Bit Fields */</span></div>
<div class="line"><a name="l04356"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga156b1af5902f975c8d6b667e77ce11da"> 4356</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH2TRIG_MASK                 0x1u</span></div>
<div class="line"><a name="l04357"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6bd01126a4e39a0ccf9446da55a86c53"> 4357</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH2TRIG_SHIFT                0u</span></div>
<div class="line"><a name="l04358"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga78f01238b3e7911f4ed0a1566d7ce69e"> 4358</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH2TRIG_WIDTH                1u</span></div>
<div class="line"><a name="l04359"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga179ecdb7546b430801a0c899cc275995"> 4359</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH2TRIG(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_EXTTRIG_CH2TRIG_SHIFT))&amp;FTM_EXTTRIG_CH2TRIG_MASK)</span></div>
<div class="line"><a name="l04360"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaeec1aec17cdbd9a74b521b085dee6bf2"> 4360</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH3TRIG_MASK                 0x2u</span></div>
<div class="line"><a name="l04361"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9e1c577c8cb405f8e8b518445ca1139a"> 4361</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH3TRIG_SHIFT                1u</span></div>
<div class="line"><a name="l04362"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga22c11798adc01ca69a2aab210fce3f1b"> 4362</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH3TRIG_WIDTH                1u</span></div>
<div class="line"><a name="l04363"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac6e75bfc9a11c26ea99b819a3d83886c"> 4363</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH3TRIG(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_EXTTRIG_CH3TRIG_SHIFT))&amp;FTM_EXTTRIG_CH3TRIG_MASK)</span></div>
<div class="line"><a name="l04364"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf8bedf8c8979cb1fa16cb9b35c7a4399"> 4364</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH4TRIG_MASK                 0x4u</span></div>
<div class="line"><a name="l04365"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga314862acbbedef36aca6aaccd9b1ff74"> 4365</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH4TRIG_SHIFT                2u</span></div>
<div class="line"><a name="l04366"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga92716eed2f46adc5147c99c199508369"> 4366</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH4TRIG_WIDTH                1u</span></div>
<div class="line"><a name="l04367"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga268b90292a159a4846512873ee2a6b38"> 4367</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH4TRIG(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_EXTTRIG_CH4TRIG_SHIFT))&amp;FTM_EXTTRIG_CH4TRIG_MASK)</span></div>
<div class="line"><a name="l04368"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga26b412d681cbb61d30d2e9d25c906b66"> 4368</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH5TRIG_MASK                 0x8u</span></div>
<div class="line"><a name="l04369"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gadb3658c9b3090cf71c98a986137a0295"> 4369</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH5TRIG_SHIFT                3u</span></div>
<div class="line"><a name="l04370"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga98bbc7e85ffcb4fc84feae19666029f5"> 4370</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH5TRIG_WIDTH                1u</span></div>
<div class="line"><a name="l04371"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gace9076e72b2a9124f74b304df3a7e124"> 4371</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH5TRIG(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_EXTTRIG_CH5TRIG_SHIFT))&amp;FTM_EXTTRIG_CH5TRIG_MASK)</span></div>
<div class="line"><a name="l04372"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8c677fe12d48d6f0c1b336df2aaff174"> 4372</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH0TRIG_MASK                 0x10u</span></div>
<div class="line"><a name="l04373"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2c365c7c86ae305f243cd065d9bb9202"> 4373</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH0TRIG_SHIFT                4u</span></div>
<div class="line"><a name="l04374"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga106eb4263554148968cc56d404b8b07e"> 4374</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH0TRIG_WIDTH                1u</span></div>
<div class="line"><a name="l04375"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5033d41dbadd83cd16af4cc20467a6e6"> 4375</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH0TRIG(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_EXTTRIG_CH0TRIG_SHIFT))&amp;FTM_EXTTRIG_CH0TRIG_MASK)</span></div>
<div class="line"><a name="l04376"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5a26c6fcf0477c95760e13f68913b5de"> 4376</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH1TRIG_MASK                 0x20u</span></div>
<div class="line"><a name="l04377"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab622ad237cfc1d00f20b317d23bff1ca"> 4377</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH1TRIG_SHIFT                5u</span></div>
<div class="line"><a name="l04378"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3da2cbd92458b2157964794fdf5b6b20"> 4378</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH1TRIG_WIDTH                1u</span></div>
<div class="line"><a name="l04379"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga02b719fe5917b044b235e615b7ecf15d"> 4379</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH1TRIG(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_EXTTRIG_CH1TRIG_SHIFT))&amp;FTM_EXTTRIG_CH1TRIG_MASK)</span></div>
<div class="line"><a name="l04380"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga71d3ac60b3056f50c6d22c8e3b2701bb"> 4380</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_INITTRIGEN_MASK              0x40u</span></div>
<div class="line"><a name="l04381"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga910785e872df234670a45cf1b00ad7c3"> 4381</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_INITTRIGEN_SHIFT             6u</span></div>
<div class="line"><a name="l04382"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga38de0018c24e8518c80318ba970bd25f"> 4382</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_INITTRIGEN_WIDTH             1u</span></div>
<div class="line"><a name="l04383"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6c3513d49a0b33891d6a2109e3e25c99"> 4383</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_INITTRIGEN(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_EXTTRIG_INITTRIGEN_SHIFT))&amp;FTM_EXTTRIG_INITTRIGEN_MASK)</span></div>
<div class="line"><a name="l04384"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac6585f6c1888d29c05c5e8e3928d5a9e"> 4384</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_TRIGF_MASK                   0x80u</span></div>
<div class="line"><a name="l04385"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae63a7bcedd63575b31712675d31475a2"> 4385</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_TRIGF_SHIFT                  7u</span></div>
<div class="line"><a name="l04386"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga430401ea1e6a952d8a14354287476ced"> 4386</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_TRIGF_WIDTH                  1u</span></div>
<div class="line"><a name="l04387"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaabd6b57692c91089f23f19e85d02b31c"> 4387</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_TRIGF(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_EXTTRIG_TRIGF_SHIFT))&amp;FTM_EXTTRIG_TRIGF_MASK)</span></div>
<div class="line"><a name="l04388"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga50f6dd8c51ca1352d90b19e54507d6d6"> 4388</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH6TRIG_MASK                 0x100u</span></div>
<div class="line"><a name="l04389"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafaaf18f3ecc2799faf01e14110752566"> 4389</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH6TRIG_SHIFT                8u</span></div>
<div class="line"><a name="l04390"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaffa3cacfaf1414ab0ba8a9ebf0343b80"> 4390</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH6TRIG_WIDTH                1u</span></div>
<div class="line"><a name="l04391"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac40161b3d9aa5295c60002a6ee132939"> 4391</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH6TRIG(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_EXTTRIG_CH6TRIG_SHIFT))&amp;FTM_EXTTRIG_CH6TRIG_MASK)</span></div>
<div class="line"><a name="l04392"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga083eab4b6222e998a23a2efb9fbaafc7"> 4392</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH7TRIG_MASK                 0x200u</span></div>
<div class="line"><a name="l04393"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae2a0704e1619c09adb7e6b44dd79f089"> 4393</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH7TRIG_SHIFT                9u</span></div>
<div class="line"><a name="l04394"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2a2230020f49e5a0bf7cef65f2da78f8"> 4394</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH7TRIG_WIDTH                1u</span></div>
<div class="line"><a name="l04395"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad18e72de756be1dd74bebfc98caf2f85"> 4395</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH7TRIG(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_EXTTRIG_CH7TRIG_SHIFT))&amp;FTM_EXTTRIG_CH7TRIG_MASK)</span></div>
<div class="line"><a name="l04396"></a><span class="lineno"> 4396</span>&#160;<span class="comment">/* POL Bit Fields */</span></div>
<div class="line"><a name="l04397"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7ab70d13d9e83b5ae2beb7f5ba35dec3"> 4397</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL0_MASK                        0x1u</span></div>
<div class="line"><a name="l04398"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5cd0fca223b478bedc823f61829aadf9"> 4398</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL0_SHIFT                       0u</span></div>
<div class="line"><a name="l04399"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2b1c86c162fde4aacbff2f49982759c4"> 4399</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL0_WIDTH                       1u</span></div>
<div class="line"><a name="l04400"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9217b819a8226fa7c1a2ecd60fa5eff6"> 4400</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL0(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_POL_POL0_SHIFT))&amp;FTM_POL_POL0_MASK)</span></div>
<div class="line"><a name="l04401"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7ba292d039aa88301d93652d34a1d120"> 4401</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL1_MASK                        0x2u</span></div>
<div class="line"><a name="l04402"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab2e3af913f9d6e537df78c69259ee8f5"> 4402</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL1_SHIFT                       1u</span></div>
<div class="line"><a name="l04403"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf43501052cf6417b6df6f71a1af1d61a"> 4403</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL1_WIDTH                       1u</span></div>
<div class="line"><a name="l04404"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2d91be4d053750be93b985e163de6602"> 4404</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL1(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_POL_POL1_SHIFT))&amp;FTM_POL_POL1_MASK)</span></div>
<div class="line"><a name="l04405"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa23bd3b9b514732a3c218eece18538ae"> 4405</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL2_MASK                        0x4u</span></div>
<div class="line"><a name="l04406"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad025805c22c3fad213b65fc3163b8301"> 4406</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL2_SHIFT                       2u</span></div>
<div class="line"><a name="l04407"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad017f16cbb5fb9b92a561e3fe773f59b"> 4407</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL2_WIDTH                       1u</span></div>
<div class="line"><a name="l04408"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaadf9efff3951aac4c22d1650e2b29485"> 4408</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL2(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_POL_POL2_SHIFT))&amp;FTM_POL_POL2_MASK)</span></div>
<div class="line"><a name="l04409"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8480025e33197e19c6b356f2ff881b51"> 4409</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL3_MASK                        0x8u</span></div>
<div class="line"><a name="l04410"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga20265e52f72c57a978d53693190eaaf9"> 4410</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL3_SHIFT                       3u</span></div>
<div class="line"><a name="l04411"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga47e3c8aec2ee1cb26af56478144e28f0"> 4411</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL3_WIDTH                       1u</span></div>
<div class="line"><a name="l04412"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf1514ee4e7dffd41247ad736f65c4c53"> 4412</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL3(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_POL_POL3_SHIFT))&amp;FTM_POL_POL3_MASK)</span></div>
<div class="line"><a name="l04413"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gadd5bf7f08c262fc7b3411d7b05ec46a5"> 4413</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL4_MASK                        0x10u</span></div>
<div class="line"><a name="l04414"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafcbd3138f872abb747b64a61525715d9"> 4414</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL4_SHIFT                       4u</span></div>
<div class="line"><a name="l04415"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf6dbf6441d559055d31c733eacbb1472"> 4415</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL4_WIDTH                       1u</span></div>
<div class="line"><a name="l04416"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1d5fa9d8bbd23fc355da8454e28eabf1"> 4416</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL4(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_POL_POL4_SHIFT))&amp;FTM_POL_POL4_MASK)</span></div>
<div class="line"><a name="l04417"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1877e3ddc9ab240d32723fd31b1a005f"> 4417</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL5_MASK                        0x20u</span></div>
<div class="line"><a name="l04418"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga29c577de8f547c4fcbf0e216da283506"> 4418</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL5_SHIFT                       5u</span></div>
<div class="line"><a name="l04419"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6c415542cfddc3f69b158a5dbcc3f289"> 4419</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL5_WIDTH                       1u</span></div>
<div class="line"><a name="l04420"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1aad0418dc0d79f5eb39f9a1771ef71c"> 4420</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL5(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_POL_POL5_SHIFT))&amp;FTM_POL_POL5_MASK)</span></div>
<div class="line"><a name="l04421"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab778a6b1c39fe5d83160fd541e2e16f1"> 4421</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL6_MASK                        0x40u</span></div>
<div class="line"><a name="l04422"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab7d21f5ccdc9ea65719558c2d7d768c0"> 4422</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL6_SHIFT                       6u</span></div>
<div class="line"><a name="l04423"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2346aa710c3478494b1fce992c2a2c33"> 4423</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL6_WIDTH                       1u</span></div>
<div class="line"><a name="l04424"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga45db2080dc7be67bb158280b96df3839"> 4424</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL6(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_POL_POL6_SHIFT))&amp;FTM_POL_POL6_MASK)</span></div>
<div class="line"><a name="l04425"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4aff0a5a72685f3c9c2d926e3af4d294"> 4425</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL7_MASK                        0x80u</span></div>
<div class="line"><a name="l04426"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga34d235f43f60cb7920f3e8dee7acf97e"> 4426</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL7_SHIFT                       7u</span></div>
<div class="line"><a name="l04427"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6a47b8615c04abb27da02230e4ba576a"> 4427</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL7_WIDTH                       1u</span></div>
<div class="line"><a name="l04428"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5c07ce70605671fb4befe0a08d0a9415"> 4428</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL7(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_POL_POL7_SHIFT))&amp;FTM_POL_POL7_MASK)</span></div>
<div class="line"><a name="l04429"></a><span class="lineno"> 4429</span>&#160;<span class="comment">/* FMS Bit Fields */</span></div>
<div class="line"><a name="l04430"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1699b8f872eda59831fad7c95580651a"> 4430</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF0_MASK                     0x1u</span></div>
<div class="line"><a name="l04431"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2cd34fbb93e6d00168bfa88dccad465a"> 4431</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF0_SHIFT                    0u</span></div>
<div class="line"><a name="l04432"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab20deba5ef54510a71cbd30d9786b942"> 4432</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF0_WIDTH                    1u</span></div>
<div class="line"><a name="l04433"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafc549e46a9904729fb6994555a952421"> 4433</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF0(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FMS_FAULTF0_SHIFT))&amp;FTM_FMS_FAULTF0_MASK)</span></div>
<div class="line"><a name="l04434"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0dc48ab655a11fe4121475cac3dc373d"> 4434</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF1_MASK                     0x2u</span></div>
<div class="line"><a name="l04435"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6bf4b226af825d8e09e0fa2f617edd66"> 4435</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF1_SHIFT                    1u</span></div>
<div class="line"><a name="l04436"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gacfa6471ece7d7807a4abdf89a07cde08"> 4436</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF1_WIDTH                    1u</span></div>
<div class="line"><a name="l04437"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5200455fb40ddd79f2686c6f1343f202"> 4437</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF1(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FMS_FAULTF1_SHIFT))&amp;FTM_FMS_FAULTF1_MASK)</span></div>
<div class="line"><a name="l04438"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga76fb2949ba41a73e6e8c1a3d65a37acf"> 4438</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF2_MASK                     0x4u</span></div>
<div class="line"><a name="l04439"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gacb61aa3f7e4a264827c43842a9613c7f"> 4439</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF2_SHIFT                    2u</span></div>
<div class="line"><a name="l04440"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5aed63e5982997be3fb4a8c9508cd617"> 4440</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF2_WIDTH                    1u</span></div>
<div class="line"><a name="l04441"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7b94c3078227d809c25b6125cea45d4f"> 4441</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF2(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FMS_FAULTF2_SHIFT))&amp;FTM_FMS_FAULTF2_MASK)</span></div>
<div class="line"><a name="l04442"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga597e9b2d96d1816bb7353b2f5cb3d2b1"> 4442</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF3_MASK                     0x8u</span></div>
<div class="line"><a name="l04443"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga382e6be42b0f3b858d7b84eca9874ec0"> 4443</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF3_SHIFT                    3u</span></div>
<div class="line"><a name="l04444"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafab52c57ec180873767b273789f222c5"> 4444</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF3_WIDTH                    1u</span></div>
<div class="line"><a name="l04445"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaba6be31b229fb3aa5aa32f9ff9b14b15"> 4445</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF3(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FMS_FAULTF3_SHIFT))&amp;FTM_FMS_FAULTF3_MASK)</span></div>
<div class="line"><a name="l04446"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8dc6b10cac09f19a505e0e1f6348e2ff"> 4446</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTIN_MASK                     0x20u</span></div>
<div class="line"><a name="l04447"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7a46a22f36d059f68a8ac08aca8df377"> 4447</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTIN_SHIFT                    5u</span></div>
<div class="line"><a name="l04448"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga934e3a74122e53a7291cca750427bd3f"> 4448</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTIN_WIDTH                    1u</span></div>
<div class="line"><a name="l04449"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga165e5b25d1ee4a7a90b113bab883cb28"> 4449</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTIN(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FMS_FAULTIN_SHIFT))&amp;FTM_FMS_FAULTIN_MASK)</span></div>
<div class="line"><a name="l04450"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gada77d4d54efd09f61e02636d5e234f94"> 4450</a></span>&#160;<span class="preprocessor">#define FTM_FMS_WPEN_MASK                        0x40u</span></div>
<div class="line"><a name="l04451"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad0b6b97c900f82f6127d5acd85b8f965"> 4451</a></span>&#160;<span class="preprocessor">#define FTM_FMS_WPEN_SHIFT                       6u</span></div>
<div class="line"><a name="l04452"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaaf9b0b7404d47c4a78f7a728658c219e"> 4452</a></span>&#160;<span class="preprocessor">#define FTM_FMS_WPEN_WIDTH                       1u</span></div>
<div class="line"><a name="l04453"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8a24573e13cff5e6f505d29b674d69e0"> 4453</a></span>&#160;<span class="preprocessor">#define FTM_FMS_WPEN(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FMS_WPEN_SHIFT))&amp;FTM_FMS_WPEN_MASK)</span></div>
<div class="line"><a name="l04454"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga93fbf9b3017167d24d1f0c067bccb539"> 4454</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF_MASK                      0x80u</span></div>
<div class="line"><a name="l04455"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga05ba4258421f814e99f498159df781d7"> 4455</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF_SHIFT                     7u</span></div>
<div class="line"><a name="l04456"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad1065c7307fd28ec7221df3790b8dc4f"> 4456</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF_WIDTH                     1u</span></div>
<div class="line"><a name="l04457"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae1cf4e66cf8ccda33c76a9bc6da3de78"> 4457</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FMS_FAULTF_SHIFT))&amp;FTM_FMS_FAULTF_MASK)</span></div>
<div class="line"><a name="l04458"></a><span class="lineno"> 4458</span>&#160;<span class="comment">/* FILTER Bit Fields */</span></div>
<div class="line"><a name="l04459"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga021b2ed3cc7b79cda874ff49fbd0dd5a"> 4459</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH0FVAL_MASK                  0xFu</span></div>
<div class="line"><a name="l04460"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga35f6890f59003ec058dbcc151ebc399c"> 4460</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH0FVAL_SHIFT                 0u</span></div>
<div class="line"><a name="l04461"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga774f1bfb03f06b7613850d9aca948fb2"> 4461</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH0FVAL_WIDTH                 4u</span></div>
<div class="line"><a name="l04462"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8ca64d4437bf63561c5222244e8a696a"> 4462</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH0FVAL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FILTER_CH0FVAL_SHIFT))&amp;FTM_FILTER_CH0FVAL_MASK)</span></div>
<div class="line"><a name="l04463"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae3c17178123eda4dedc1b20f4c6d331e"> 4463</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH1FVAL_MASK                  0xF0u</span></div>
<div class="line"><a name="l04464"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaed23e149091b6f6982050e2de4385584"> 4464</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH1FVAL_SHIFT                 4u</span></div>
<div class="line"><a name="l04465"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5b0c4032786613586cadc5f49471e60c"> 4465</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH1FVAL_WIDTH                 4u</span></div>
<div class="line"><a name="l04466"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3face5c96a8f83237f9e95786fc4a014"> 4466</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH1FVAL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FILTER_CH1FVAL_SHIFT))&amp;FTM_FILTER_CH1FVAL_MASK)</span></div>
<div class="line"><a name="l04467"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga33bec78729047fa99f4534d68d36f696"> 4467</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH2FVAL_MASK                  0xF00u</span></div>
<div class="line"><a name="l04468"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9d2eef1684a2f4dbb28931408cf3248f"> 4468</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH2FVAL_SHIFT                 8u</span></div>
<div class="line"><a name="l04469"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab671d0e6cf79645a37e6ea71d9574272"> 4469</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH2FVAL_WIDTH                 4u</span></div>
<div class="line"><a name="l04470"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga56a86c7e68150dbdb4b8df6b3762d46d"> 4470</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH2FVAL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FILTER_CH2FVAL_SHIFT))&amp;FTM_FILTER_CH2FVAL_MASK)</span></div>
<div class="line"><a name="l04471"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gadced1643670251bc672a6903b3cd7f29"> 4471</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH3FVAL_MASK                  0xF000u</span></div>
<div class="line"><a name="l04472"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga23a151bbeb877a2e2790071b9947bc30"> 4472</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH3FVAL_SHIFT                 12u</span></div>
<div class="line"><a name="l04473"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8d55e5d5c9cb79ccf4ae1660ef019cb1"> 4473</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH3FVAL_WIDTH                 4u</span></div>
<div class="line"><a name="l04474"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga777ead7813671a9cacf617c172c1181b"> 4474</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH3FVAL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FILTER_CH3FVAL_SHIFT))&amp;FTM_FILTER_CH3FVAL_MASK)</span></div>
<div class="line"><a name="l04475"></a><span class="lineno"> 4475</span>&#160;<span class="comment">/* FLTCTRL Bit Fields */</span></div>
<div class="line"><a name="l04476"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga55aa390cdac6997c93f7385ab41047ce"> 4476</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT0EN_MASK                0x1u</span></div>
<div class="line"><a name="l04477"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafa7b6c89e0fe43e698c029defe0c227e"> 4477</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT0EN_SHIFT               0u</span></div>
<div class="line"><a name="l04478"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad23d34e47bd49cd0bfeeaa282d1bdb9f"> 4478</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT0EN_WIDTH               1u</span></div>
<div class="line"><a name="l04479"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gadd99b4b5d43d56b77a82663121f406ca"> 4479</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT0EN(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FLTCTRL_FAULT0EN_SHIFT))&amp;FTM_FLTCTRL_FAULT0EN_MASK)</span></div>
<div class="line"><a name="l04480"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad7d98277395370cf8e028048aa97d3c3"> 4480</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT1EN_MASK                0x2u</span></div>
<div class="line"><a name="l04481"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga35e4d4e03c8a8bc735f9a816f85665e6"> 4481</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT1EN_SHIFT               1u</span></div>
<div class="line"><a name="l04482"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9a592f62b03f51a82f405384d49265d6"> 4482</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT1EN_WIDTH               1u</span></div>
<div class="line"><a name="l04483"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab58dc8d810f6bff6363659535e5dee0e"> 4483</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT1EN(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FLTCTRL_FAULT1EN_SHIFT))&amp;FTM_FLTCTRL_FAULT1EN_MASK)</span></div>
<div class="line"><a name="l04484"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1e35c0281db74fb68969c15377596ea5"> 4484</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT2EN_MASK                0x4u</span></div>
<div class="line"><a name="l04485"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf41dd0966742f642b633ce812a13bfc7"> 4485</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT2EN_SHIFT               2u</span></div>
<div class="line"><a name="l04486"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3302ad1d0a2a9c38e14fc3b58aead051"> 4486</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT2EN_WIDTH               1u</span></div>
<div class="line"><a name="l04487"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga540dc5f265670d1b6e46e1a40f725027"> 4487</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT2EN(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FLTCTRL_FAULT2EN_SHIFT))&amp;FTM_FLTCTRL_FAULT2EN_MASK)</span></div>
<div class="line"><a name="l04488"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5b3b4ac103a4459ae5ef09d3d83a2352"> 4488</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT3EN_MASK                0x8u</span></div>
<div class="line"><a name="l04489"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga19ffec80742795f21edc0cb15a74cff6"> 4489</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT3EN_SHIFT               3u</span></div>
<div class="line"><a name="l04490"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga33557053f19c7135640f701821080dd9"> 4490</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT3EN_WIDTH               1u</span></div>
<div class="line"><a name="l04491"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac89767de9c5d87936b38decd6da70be0"> 4491</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT3EN(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FLTCTRL_FAULT3EN_SHIFT))&amp;FTM_FLTCTRL_FAULT3EN_MASK)</span></div>
<div class="line"><a name="l04492"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga08d69ad3bf701debb5a53bfadbc7031d"> 4492</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR0EN_MASK                0x10u</span></div>
<div class="line"><a name="l04493"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae70106a7899ed40bc3d6252a1826e0eb"> 4493</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR0EN_SHIFT               4u</span></div>
<div class="line"><a name="l04494"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga00b01d9ad65c03ea641a8591422503c2"> 4494</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR0EN_WIDTH               1u</span></div>
<div class="line"><a name="l04495"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga66a4409cba2b91c54894340c4881ae2a"> 4495</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR0EN(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FLTCTRL_FFLTR0EN_SHIFT))&amp;FTM_FLTCTRL_FFLTR0EN_MASK)</span></div>
<div class="line"><a name="l04496"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0f14665d0a31ab1137dc4988671225a2"> 4496</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR1EN_MASK                0x20u</span></div>
<div class="line"><a name="l04497"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa027617739dc7dbcc2f709d42941257e"> 4497</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR1EN_SHIFT               5u</span></div>
<div class="line"><a name="l04498"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga642ee6cc1d14cd785aa786ac0b67b2be"> 4498</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR1EN_WIDTH               1u</span></div>
<div class="line"><a name="l04499"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf92a86f87c6d2150e30541ce3a77c32f"> 4499</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR1EN(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FLTCTRL_FFLTR1EN_SHIFT))&amp;FTM_FLTCTRL_FFLTR1EN_MASK)</span></div>
<div class="line"><a name="l04500"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf2c71dfc0e67908acb3818cdb38f7097"> 4500</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR2EN_MASK                0x40u</span></div>
<div class="line"><a name="l04501"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga74a686a0b3a50cc05515e7948446722e"> 4501</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR2EN_SHIFT               6u</span></div>
<div class="line"><a name="l04502"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gade03b3592e0bdd50949e2526795ae9b5"> 4502</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR2EN_WIDTH               1u</span></div>
<div class="line"><a name="l04503"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga00c13716481a0975c18efca22f7036b6"> 4503</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR2EN(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FLTCTRL_FFLTR2EN_SHIFT))&amp;FTM_FLTCTRL_FFLTR2EN_MASK)</span></div>
<div class="line"><a name="l04504"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae2c942a53916267eea52d5eaa1fd9db0"> 4504</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR3EN_MASK                0x80u</span></div>
<div class="line"><a name="l04505"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga03854a8ffab858afd4a9594b185faead"> 4505</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR3EN_SHIFT               7u</span></div>
<div class="line"><a name="l04506"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5569c70ef0ed853ef50737d5330d2019"> 4506</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR3EN_WIDTH               1u</span></div>
<div class="line"><a name="l04507"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gabf54d82481a6065595a33c61533992a5"> 4507</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR3EN(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FLTCTRL_FFLTR3EN_SHIFT))&amp;FTM_FLTCTRL_FFLTR3EN_MASK)</span></div>
<div class="line"><a name="l04508"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaca5b1d8eaedb1a55c4cc3be2d17ac80d"> 4508</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFVAL_MASK                   0xF00u</span></div>
<div class="line"><a name="l04509"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae69c26ba52bfb04edf52ec6574af426e"> 4509</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFVAL_SHIFT                  8u</span></div>
<div class="line"><a name="l04510"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga31e3a2be11e62d43474615c61b32de6e"> 4510</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFVAL_WIDTH                  4u</span></div>
<div class="line"><a name="l04511"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2d74d328f8b0e1bf184935031c644ae7"> 4511</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFVAL(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FLTCTRL_FFVAL_SHIFT))&amp;FTM_FLTCTRL_FFVAL_MASK)</span></div>
<div class="line"><a name="l04512"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga34c56765e54483bc8bd06f147ba3c294"> 4512</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FSTATE_MASK                  0x8000u</span></div>
<div class="line"><a name="l04513"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7b27e754bfae53040306be1d7f347e73"> 4513</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FSTATE_SHIFT                 15u</span></div>
<div class="line"><a name="l04514"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac230ab8de786b7241a0206fce81e801c"> 4514</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FSTATE_WIDTH                 1u</span></div>
<div class="line"><a name="l04515"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga92a288301c1d84b3bc1295dd1dcc8d17"> 4515</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FSTATE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FLTCTRL_FSTATE_SHIFT))&amp;FTM_FLTCTRL_FSTATE_MASK)</span></div>
<div class="line"><a name="l04516"></a><span class="lineno"> 4516</span>&#160;<span class="comment">/* QDCTRL Bit Fields */</span></div>
<div class="line"><a name="l04517"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga130e81d72e324d2e47e6613071606c4c"> 4517</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_QUADEN_MASK                   0x1u</span></div>
<div class="line"><a name="l04518"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae39df93f832b0d790301964418e74938"> 4518</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_QUADEN_SHIFT                  0u</span></div>
<div class="line"><a name="l04519"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga28df4334b45707cc4b9431f5f00ccb7b"> 4519</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_QUADEN_WIDTH                  1u</span></div>
<div class="line"><a name="l04520"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9c3b0a5193cfecdfe0c18cbcfb79ae4a"> 4520</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_QUADEN(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_QDCTRL_QUADEN_SHIFT))&amp;FTM_QDCTRL_QUADEN_MASK)</span></div>
<div class="line"><a name="l04521"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0bab5d224dd3ac34bd2c827f96c60b14"> 4521</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_TOFDIR_MASK                   0x2u</span></div>
<div class="line"><a name="l04522"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6d666900b5d312877cc343dbc58969b0"> 4522</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_TOFDIR_SHIFT                  1u</span></div>
<div class="line"><a name="l04523"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga27bea36c211d45a39fd10bcdf4add156"> 4523</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_TOFDIR_WIDTH                  1u</span></div>
<div class="line"><a name="l04524"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1faa9cb9c6e97319f53df8066a327b2a"> 4524</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_TOFDIR(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_QDCTRL_TOFDIR_SHIFT))&amp;FTM_QDCTRL_TOFDIR_MASK)</span></div>
<div class="line"><a name="l04525"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac6c87f5278eaf7f6c4121ec5a3b316a5"> 4525</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_QUADIR_MASK                   0x4u</span></div>
<div class="line"><a name="l04526"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga31c6ba1b172d97e71ecd42ce6a8978ed"> 4526</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_QUADIR_SHIFT                  2u</span></div>
<div class="line"><a name="l04527"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga512a3e68d703802747100586f89c3453"> 4527</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_QUADIR_WIDTH                  1u</span></div>
<div class="line"><a name="l04528"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaaf4c9fe454a99d47b615ebd48c534d5e"> 4528</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_QUADIR(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_QDCTRL_QUADIR_SHIFT))&amp;FTM_QDCTRL_QUADIR_MASK)</span></div>
<div class="line"><a name="l04529"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaaee693e052290f94ba226027a39f3bbd"> 4529</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_QUADMODE_MASK                 0x8u</span></div>
<div class="line"><a name="l04530"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga70e29e6856263443f9415464e8c88d35"> 4530</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_QUADMODE_SHIFT                3u</span></div>
<div class="line"><a name="l04531"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad652fdf604c1f0b4e63cfef9e16d76fa"> 4531</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_QUADMODE_WIDTH                1u</span></div>
<div class="line"><a name="l04532"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0abc036e51f9b62b3512a7a33ed69fe7"> 4532</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_QUADMODE(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_QDCTRL_QUADMODE_SHIFT))&amp;FTM_QDCTRL_QUADMODE_MASK)</span></div>
<div class="line"><a name="l04533"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga58a390751189f10795710f0726e42685"> 4533</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHBPOL_MASK                   0x10u</span></div>
<div class="line"><a name="l04534"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafd01650a0aa5dc97f5a738b70654944e"> 4534</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHBPOL_SHIFT                  4u</span></div>
<div class="line"><a name="l04535"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga79d5342597c0182c675a0cc63791e2fb"> 4535</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHBPOL_WIDTH                  1u</span></div>
<div class="line"><a name="l04536"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2353eb99f10faed2a6fc26b0388826c4"> 4536</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHBPOL(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_QDCTRL_PHBPOL_SHIFT))&amp;FTM_QDCTRL_PHBPOL_MASK)</span></div>
<div class="line"><a name="l04537"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab8076d97d00af4a3e87a542af63bf45a"> 4537</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHAPOL_MASK                   0x20u</span></div>
<div class="line"><a name="l04538"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga22621810bf1d949ef10f337e826a6649"> 4538</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHAPOL_SHIFT                  5u</span></div>
<div class="line"><a name="l04539"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8190074e0afce11c551ac185e529ed7a"> 4539</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHAPOL_WIDTH                  1u</span></div>
<div class="line"><a name="l04540"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4890e37ad76f3b43a673a82db58f11a7"> 4540</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHAPOL(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_QDCTRL_PHAPOL_SHIFT))&amp;FTM_QDCTRL_PHAPOL_MASK)</span></div>
<div class="line"><a name="l04541"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5458826b9d2a62a17c2fca3c13fd45c5"> 4541</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHBFLTREN_MASK                0x40u</span></div>
<div class="line"><a name="l04542"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf6681fd1dc7277fba2da13be8c2a46e7"> 4542</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHBFLTREN_SHIFT               6u</span></div>
<div class="line"><a name="l04543"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7ce337b4bcba847f1cc35c92e54d9f74"> 4543</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHBFLTREN_WIDTH               1u</span></div>
<div class="line"><a name="l04544"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gabf7e3bb664bd431e779bbe6e4c2c8de2"> 4544</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHBFLTREN(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_QDCTRL_PHBFLTREN_SHIFT))&amp;FTM_QDCTRL_PHBFLTREN_MASK)</span></div>
<div class="line"><a name="l04545"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1284593b1a9c13205dbbbf5647659049"> 4545</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHAFLTREN_MASK                0x80u</span></div>
<div class="line"><a name="l04546"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8d2e6d6756632fdfe6efced044320d48"> 4546</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHAFLTREN_SHIFT               7u</span></div>
<div class="line"><a name="l04547"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8a028771b1a1242bb49a0381f47d6ff7"> 4547</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHAFLTREN_WIDTH               1u</span></div>
<div class="line"><a name="l04548"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafbb9db9f8aea1e2cb8cad98a07f10c4b"> 4548</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHAFLTREN(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_QDCTRL_PHAFLTREN_SHIFT))&amp;FTM_QDCTRL_PHAFLTREN_MASK)</span></div>
<div class="line"><a name="l04549"></a><span class="lineno"> 4549</span>&#160;<span class="comment">/* CONF Bit Fields */</span></div>
<div class="line"><a name="l04550"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gacbbf6c7950b7b5fcb75d6bfe6625ddaa"> 4550</a></span>&#160;<span class="preprocessor">#define FTM_CONF_LDFQ_MASK                       0x1Fu</span></div>
<div class="line"><a name="l04551"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga10b68371cf4a96c96053cea4452994ed"> 4551</a></span>&#160;<span class="preprocessor">#define FTM_CONF_LDFQ_SHIFT                      0u</span></div>
<div class="line"><a name="l04552"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gabe3f608800e839b1abac11dcc6d9450d"> 4552</a></span>&#160;<span class="preprocessor">#define FTM_CONF_LDFQ_WIDTH                      5u</span></div>
<div class="line"><a name="l04553"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad4f1222bff0a7e0cec900d5ef6e745bd"> 4553</a></span>&#160;<span class="preprocessor">#define FTM_CONF_LDFQ(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CONF_LDFQ_SHIFT))&amp;FTM_CONF_LDFQ_MASK)</span></div>
<div class="line"><a name="l04554"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga832712efda712d40d626989b691a0647"> 4554</a></span>&#160;<span class="preprocessor">#define FTM_CONF_BDMMODE_MASK                    0xC0u</span></div>
<div class="line"><a name="l04555"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gacb37f407e308d688a6bcb6a50d67730f"> 4555</a></span>&#160;<span class="preprocessor">#define FTM_CONF_BDMMODE_SHIFT                   6u</span></div>
<div class="line"><a name="l04556"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga93123bd277cff17595f9244ae077498f"> 4556</a></span>&#160;<span class="preprocessor">#define FTM_CONF_BDMMODE_WIDTH                   2u</span></div>
<div class="line"><a name="l04557"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac35551a6fb1df02d6a0d83b0ec4df82a"> 4557</a></span>&#160;<span class="preprocessor">#define FTM_CONF_BDMMODE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CONF_BDMMODE_SHIFT))&amp;FTM_CONF_BDMMODE_MASK)</span></div>
<div class="line"><a name="l04558"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2ab518e33ed4bcb533a022f469c62994"> 4558</a></span>&#160;<span class="preprocessor">#define FTM_CONF_GTBEEN_MASK                     0x200u</span></div>
<div class="line"><a name="l04559"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga08e28bc089eeea68a240bb8e716172d8"> 4559</a></span>&#160;<span class="preprocessor">#define FTM_CONF_GTBEEN_SHIFT                    9u</span></div>
<div class="line"><a name="l04560"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga110b2b924c9aebdbf0c5bf0adfed23f7"> 4560</a></span>&#160;<span class="preprocessor">#define FTM_CONF_GTBEEN_WIDTH                    1u</span></div>
<div class="line"><a name="l04561"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf0c17ca25c72f05ea05fd8d375223d73"> 4561</a></span>&#160;<span class="preprocessor">#define FTM_CONF_GTBEEN(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CONF_GTBEEN_SHIFT))&amp;FTM_CONF_GTBEEN_MASK)</span></div>
<div class="line"><a name="l04562"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga172965c1d295c0edcc7454a96bc03430"> 4562</a></span>&#160;<span class="preprocessor">#define FTM_CONF_GTBEOUT_MASK                    0x400u</span></div>
<div class="line"><a name="l04563"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab3cdb8493cf40ad27cd27b513fc618ec"> 4563</a></span>&#160;<span class="preprocessor">#define FTM_CONF_GTBEOUT_SHIFT                   10u</span></div>
<div class="line"><a name="l04564"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa97d727c89535ba6b8b16c4a2cb3249b"> 4564</a></span>&#160;<span class="preprocessor">#define FTM_CONF_GTBEOUT_WIDTH                   1u</span></div>
<div class="line"><a name="l04565"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa14db924a3ea8dd3a08a9b0cdc670e3e"> 4565</a></span>&#160;<span class="preprocessor">#define FTM_CONF_GTBEOUT(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CONF_GTBEOUT_SHIFT))&amp;FTM_CONF_GTBEOUT_MASK)</span></div>
<div class="line"><a name="l04566"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga05ef787c40f28c2049d2bd7c3b2b2d36"> 4566</a></span>&#160;<span class="preprocessor">#define FTM_CONF_ITRIGR_MASK                     0x800u</span></div>
<div class="line"><a name="l04567"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga14aaa2f1c1a2a0e7c98ca5b881a10c84"> 4567</a></span>&#160;<span class="preprocessor">#define FTM_CONF_ITRIGR_SHIFT                    11u</span></div>
<div class="line"><a name="l04568"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab99a9678bb6f1f9445d2d521e4074733"> 4568</a></span>&#160;<span class="preprocessor">#define FTM_CONF_ITRIGR_WIDTH                    1u</span></div>
<div class="line"><a name="l04569"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaaa31e80fc91428a1a4123aea11b196da"> 4569</a></span>&#160;<span class="preprocessor">#define FTM_CONF_ITRIGR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CONF_ITRIGR_SHIFT))&amp;FTM_CONF_ITRIGR_MASK)</span></div>
<div class="line"><a name="l04570"></a><span class="lineno"> 4570</span>&#160;<span class="comment">/* FLTPOL Bit Fields */</span></div>
<div class="line"><a name="l04571"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac9a93adce89d23693d4895ea49c95fb0"> 4571</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT0POL_MASK                  0x1u</span></div>
<div class="line"><a name="l04572"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaced2a4f6b0cfb4d3f76b81ed36f56188"> 4572</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT0POL_SHIFT                 0u</span></div>
<div class="line"><a name="l04573"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2d7f973fe6dffc43b2698b0b18e159ff"> 4573</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT0POL_WIDTH                 1u</span></div>
<div class="line"><a name="l04574"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gadaacd100d78453d1cd175156838852b2"> 4574</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT0POL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FLTPOL_FLT0POL_SHIFT))&amp;FTM_FLTPOL_FLT0POL_MASK)</span></div>
<div class="line"><a name="l04575"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa7b2fdfe55a6efb22cd8df8b071cac7c"> 4575</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT1POL_MASK                  0x2u</span></div>
<div class="line"><a name="l04576"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9b9e4e91e33926535a3b8f981f3058d6"> 4576</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT1POL_SHIFT                 1u</span></div>
<div class="line"><a name="l04577"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad9eac424a738573adcabdbf06540b6a2"> 4577</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT1POL_WIDTH                 1u</span></div>
<div class="line"><a name="l04578"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gade53bcaf8eca6b77bc235d1d290f3801"> 4578</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT1POL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FLTPOL_FLT1POL_SHIFT))&amp;FTM_FLTPOL_FLT1POL_MASK)</span></div>
<div class="line"><a name="l04579"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0810edda6aa6e4a53808b33db2049072"> 4579</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT2POL_MASK                  0x4u</span></div>
<div class="line"><a name="l04580"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gadf4358730058b9bf99f5e8cfde4bd482"> 4580</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT2POL_SHIFT                 2u</span></div>
<div class="line"><a name="l04581"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7095b3661442a450313b41961fd55eb2"> 4581</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT2POL_WIDTH                 1u</span></div>
<div class="line"><a name="l04582"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaeb97f9dbdbf6c1686cb47385ddf34186"> 4582</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT2POL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FLTPOL_FLT2POL_SHIFT))&amp;FTM_FLTPOL_FLT2POL_MASK)</span></div>
<div class="line"><a name="l04583"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga56880809c7351258a92bf4f55b1b43d0"> 4583</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT3POL_MASK                  0x8u</span></div>
<div class="line"><a name="l04584"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf5b8746ad3ae33f546df51f36e833b44"> 4584</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT3POL_SHIFT                 3u</span></div>
<div class="line"><a name="l04585"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4afe6b76012627a454bffc6e076a852d"> 4585</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT3POL_WIDTH                 1u</span></div>
<div class="line"><a name="l04586"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3f0dd548b377ac411ed455073958f9bd"> 4586</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT3POL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FLTPOL_FLT3POL_SHIFT))&amp;FTM_FLTPOL_FLT3POL_MASK)</span></div>
<div class="line"><a name="l04587"></a><span class="lineno"> 4587</span>&#160;<span class="comment">/* SYNCONF Bit Fields */</span></div>
<div class="line"><a name="l04588"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga60729d222bbb0fe4e36011bd682f4f82"> 4588</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWTRIGMODE_MASK              0x1u</span></div>
<div class="line"><a name="l04589"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf56e2a17c8f817aa682fb4ad72873d74"> 4589</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWTRIGMODE_SHIFT             0u</span></div>
<div class="line"><a name="l04590"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga14cde742e183ccb662bf9a83e6c907c9"> 4590</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWTRIGMODE_WIDTH             1u</span></div>
<div class="line"><a name="l04591"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7a8519f25a7be7aff167cefd6e38c29c"> 4591</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWTRIGMODE(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNCONF_HWTRIGMODE_SHIFT))&amp;FTM_SYNCONF_HWTRIGMODE_MASK)</span></div>
<div class="line"><a name="l04592"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafeaceffaaecca1ef7e96a19e21e974fb"> 4592</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_CNTINC_MASK                  0x4u</span></div>
<div class="line"><a name="l04593"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga44117438734ea92c0ec67dc7be294074"> 4593</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_CNTINC_SHIFT                 2u</span></div>
<div class="line"><a name="l04594"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga93c216ea1b2c776834d19a04bd277386"> 4594</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_CNTINC_WIDTH                 1u</span></div>
<div class="line"><a name="l04595"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5040b0e7f8451e0b2e7bf7414ef75fd5"> 4595</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_CNTINC(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNCONF_CNTINC_SHIFT))&amp;FTM_SYNCONF_CNTINC_MASK)</span></div>
<div class="line"><a name="l04596"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga64738e805ee6dc280986acc586530f28"> 4596</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_INVC_MASK                    0x10u</span></div>
<div class="line"><a name="l04597"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3cd40ba39f488383a2fb0f456182fd69"> 4597</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_INVC_SHIFT                   4u</span></div>
<div class="line"><a name="l04598"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga16d797f44de89012f35b342bb2db249e"> 4598</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_INVC_WIDTH                   1u</span></div>
<div class="line"><a name="l04599"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae3ea15079b2f1791e82bacac36d01ee4"> 4599</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_INVC(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNCONF_INVC_SHIFT))&amp;FTM_SYNCONF_INVC_MASK)</span></div>
<div class="line"><a name="l04600"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4be17e62a2b566e56f1fb8e1b6277637"> 4600</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWOC_MASK                    0x20u</span></div>
<div class="line"><a name="l04601"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga526c746783f0693a0a3ceb20e439ca26"> 4601</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWOC_SHIFT                   5u</span></div>
<div class="line"><a name="l04602"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga75133ba785701b7dd5cab647aad1c6e5"> 4602</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWOC_WIDTH                   1u</span></div>
<div class="line"><a name="l04603"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad16f1278f09bcd20c1dcce9130fa120d"> 4603</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWOC(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNCONF_SWOC_SHIFT))&amp;FTM_SYNCONF_SWOC_MASK)</span></div>
<div class="line"><a name="l04604"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga89a0f9556ea7950d3e283bebb64ab41a"> 4604</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SYNCMODE_MASK                0x80u</span></div>
<div class="line"><a name="l04605"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa8a4896f4e71a168309874a5523cadfc"> 4605</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SYNCMODE_SHIFT               7u</span></div>
<div class="line"><a name="l04606"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga659b73954c2b2605447f4e0b621b7f35"> 4606</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SYNCMODE_WIDTH               1u</span></div>
<div class="line"><a name="l04607"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4df4d5eabdad09a823397bfac6aa3ce9"> 4607</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SYNCMODE(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNCONF_SYNCMODE_SHIFT))&amp;FTM_SYNCONF_SYNCMODE_MASK)</span></div>
<div class="line"><a name="l04608"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaca64a162094a826217a4e11ddc06a818"> 4608</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWRSTCNT_MASK                0x100u</span></div>
<div class="line"><a name="l04609"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab661d595985aee2b904c0aeae79125c0"> 4609</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWRSTCNT_SHIFT               8u</span></div>
<div class="line"><a name="l04610"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga52a384541fdfe4b83e324e5ec41958f8"> 4610</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWRSTCNT_WIDTH               1u</span></div>
<div class="line"><a name="l04611"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf7aedb92f197d91fee0d0ce94dded4cc"> 4611</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWRSTCNT(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNCONF_SWRSTCNT_SHIFT))&amp;FTM_SYNCONF_SWRSTCNT_MASK)</span></div>
<div class="line"><a name="l04612"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga36811ec448ab628c5157dabf3c62381e"> 4612</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWWRBUF_MASK                 0x200u</span></div>
<div class="line"><a name="l04613"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7e637f85f9c1208956b53b41549e7d87"> 4613</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWWRBUF_SHIFT                9u</span></div>
<div class="line"><a name="l04614"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga364d4a14a5c44aea238af95634e4ba58"> 4614</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWWRBUF_WIDTH                1u</span></div>
<div class="line"><a name="l04615"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa4c730f6c97c32671c97ff4da59f9524"> 4615</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWWRBUF(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNCONF_SWWRBUF_SHIFT))&amp;FTM_SYNCONF_SWWRBUF_MASK)</span></div>
<div class="line"><a name="l04616"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga83a5f269c2d4504f783db9f73465447c"> 4616</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWOM_MASK                    0x400u</span></div>
<div class="line"><a name="l04617"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2e240c4c97396948369a13ec27c0f038"> 4617</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWOM_SHIFT                   10u</span></div>
<div class="line"><a name="l04618"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8d6d36bc3c8892ced0384881266060af"> 4618</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWOM_WIDTH                   1u</span></div>
<div class="line"><a name="l04619"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga16eed46674efbb87ab3a78d8c700dda5"> 4619</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWOM(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNCONF_SWOM_SHIFT))&amp;FTM_SYNCONF_SWOM_MASK)</span></div>
<div class="line"><a name="l04620"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6b91d1ec9cfd8e992734eab0b764fa50"> 4620</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWINVC_MASK                  0x800u</span></div>
<div class="line"><a name="l04621"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1b9db3f75907123978450cf63605621b"> 4621</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWINVC_SHIFT                 11u</span></div>
<div class="line"><a name="l04622"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae3c25844847d274278ecd32c572c99d6"> 4622</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWINVC_WIDTH                 1u</span></div>
<div class="line"><a name="l04623"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad3e6bcef815f5099b35ea7c8f5d358d5"> 4623</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWINVC(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNCONF_SWINVC_SHIFT))&amp;FTM_SYNCONF_SWINVC_MASK)</span></div>
<div class="line"><a name="l04624"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga33a4f7326defaab9414315649e467ff5"> 4624</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWSOC_MASK                   0x1000u</span></div>
<div class="line"><a name="l04625"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaabae406b076dd71660d85bef42d47fb1"> 4625</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWSOC_SHIFT                  12u</span></div>
<div class="line"><a name="l04626"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga971d9f60bffee8e1532d8aaa06240bc4"> 4626</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWSOC_WIDTH                  1u</span></div>
<div class="line"><a name="l04627"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga52b3de790cb0a7f11bdccce198f8b670"> 4627</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWSOC(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNCONF_SWSOC_SHIFT))&amp;FTM_SYNCONF_SWSOC_MASK)</span></div>
<div class="line"><a name="l04628"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaea9636cc8049be6d3d952dc343d34185"> 4628</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWRSTCNT_MASK                0x10000u</span></div>
<div class="line"><a name="l04629"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae0f2be27abcc3ae202f10bb3d27a4dc7"> 4629</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWRSTCNT_SHIFT               16u</span></div>
<div class="line"><a name="l04630"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga90cabdb1f0f802eb6d409a8d2dc8b76d"> 4630</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWRSTCNT_WIDTH               1u</span></div>
<div class="line"><a name="l04631"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaae0b2e7326522d8ee5c84b4aea0ec9a1"> 4631</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWRSTCNT(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNCONF_HWRSTCNT_SHIFT))&amp;FTM_SYNCONF_HWRSTCNT_MASK)</span></div>
<div class="line"><a name="l04632"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6191e61768074435e48f3e3d07076d0f"> 4632</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWWRBUF_MASK                 0x20000u</span></div>
<div class="line"><a name="l04633"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gadad6b0aa720155c8c4b689e63a86466a"> 4633</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWWRBUF_SHIFT                17u</span></div>
<div class="line"><a name="l04634"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3961481a2accc4b0208ba4cea697d1e8"> 4634</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWWRBUF_WIDTH                1u</span></div>
<div class="line"><a name="l04635"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaafb28aa23c9f9aa2cae0c9952c793574"> 4635</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWWRBUF(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNCONF_HWWRBUF_SHIFT))&amp;FTM_SYNCONF_HWWRBUF_MASK)</span></div>
<div class="line"><a name="l04636"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac4c190aeac6b3ca490b9a693350c6ec6"> 4636</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWOM_MASK                    0x40000u</span></div>
<div class="line"><a name="l04637"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga64d72753d3b6dee9b83125cfba66b52a"> 4637</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWOM_SHIFT                   18u</span></div>
<div class="line"><a name="l04638"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf1260b946c02a488b8f295f31ef7ef13"> 4638</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWOM_WIDTH                   1u</span></div>
<div class="line"><a name="l04639"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3e6ed12fc2f75d2fe6e37758d2579c0e"> 4639</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWOM(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNCONF_HWOM_SHIFT))&amp;FTM_SYNCONF_HWOM_MASK)</span></div>
<div class="line"><a name="l04640"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga84bc991db330a6933bc0a3b89ed8b85f"> 4640</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWINVC_MASK                  0x80000u</span></div>
<div class="line"><a name="l04641"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae14e244f2072efc59ef7919e4675a988"> 4641</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWINVC_SHIFT                 19u</span></div>
<div class="line"><a name="l04642"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae29bfb8077a396a4abd5c0e465816184"> 4642</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWINVC_WIDTH                 1u</span></div>
<div class="line"><a name="l04643"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2aa079e123f9f8b04951a308f4be1067"> 4643</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWINVC(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNCONF_HWINVC_SHIFT))&amp;FTM_SYNCONF_HWINVC_MASK)</span></div>
<div class="line"><a name="l04644"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga87dd113da8487aa3082d39baeb54874d"> 4644</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWSOC_MASK                   0x100000u</span></div>
<div class="line"><a name="l04645"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1732b95468145109564e4fa367dfc2a8"> 4645</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWSOC_SHIFT                  20u</span></div>
<div class="line"><a name="l04646"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9743863e0f247bac05154c88fc44b433"> 4646</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWSOC_WIDTH                  1u</span></div>
<div class="line"><a name="l04647"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga44ebfa4f3debf8155573c3571616e362"> 4647</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWSOC(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNCONF_HWSOC_SHIFT))&amp;FTM_SYNCONF_HWSOC_MASK)</span></div>
<div class="line"><a name="l04648"></a><span class="lineno"> 4648</span>&#160;<span class="comment">/* INVCTRL Bit Fields */</span></div>
<div class="line"><a name="l04649"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga29b0b3d76d82f4c673556bd71b97ee9d"> 4649</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV0EN_MASK                  0x1u</span></div>
<div class="line"><a name="l04650"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga15a13f74f3f9db42b9be7ce492976fef"> 4650</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV0EN_SHIFT                 0u</span></div>
<div class="line"><a name="l04651"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad398a2b87c7b51e2139828f3c77cc61c"> 4651</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV0EN_WIDTH                 1u</span></div>
<div class="line"><a name="l04652"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga679ec6bef1d875fb7e92a3ea737a28b2"> 4652</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV0EN(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_INVCTRL_INV0EN_SHIFT))&amp;FTM_INVCTRL_INV0EN_MASK)</span></div>
<div class="line"><a name="l04653"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaaa85e1e86e9cc91e49e68c33a91d5194"> 4653</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV1EN_MASK                  0x2u</span></div>
<div class="line"><a name="l04654"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6d544c535dc1c3710f37e5ed3f0e6acc"> 4654</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV1EN_SHIFT                 1u</span></div>
<div class="line"><a name="l04655"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga48447c1fde81de706fa7273c81ab86bd"> 4655</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV1EN_WIDTH                 1u</span></div>
<div class="line"><a name="l04656"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab39299fc30d8d23a0be05de473fc6901"> 4656</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV1EN(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_INVCTRL_INV1EN_SHIFT))&amp;FTM_INVCTRL_INV1EN_MASK)</span></div>
<div class="line"><a name="l04657"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga529f3c3f58ca2c039fee08830dfe3a8a"> 4657</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV2EN_MASK                  0x4u</span></div>
<div class="line"><a name="l04658"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf304b51f57fe6a028674e4de62558868"> 4658</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV2EN_SHIFT                 2u</span></div>
<div class="line"><a name="l04659"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga35c01605c67b485a1dfd0b0bfaad322e"> 4659</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV2EN_WIDTH                 1u</span></div>
<div class="line"><a name="l04660"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaab5508d48988ad41a34596564a8d883c"> 4660</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV2EN(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_INVCTRL_INV2EN_SHIFT))&amp;FTM_INVCTRL_INV2EN_MASK)</span></div>
<div class="line"><a name="l04661"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1f9f536afb4e0b9b5041f35b51dc0008"> 4661</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV3EN_MASK                  0x8u</span></div>
<div class="line"><a name="l04662"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaeaa778d3ec63bd86c6a5e840eebfcbe7"> 4662</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV3EN_SHIFT                 3u</span></div>
<div class="line"><a name="l04663"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac661d09c16f345c46c9cf7e9fb9b2231"> 4663</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV3EN_WIDTH                 1u</span></div>
<div class="line"><a name="l04664"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4ff1169ec15053ed292d505477ed5641"> 4664</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV3EN(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_INVCTRL_INV3EN_SHIFT))&amp;FTM_INVCTRL_INV3EN_MASK)</span></div>
<div class="line"><a name="l04665"></a><span class="lineno"> 4665</span>&#160;<span class="comment">/* SWOCTRL Bit Fields */</span></div>
<div class="line"><a name="l04666"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1d6ba2b311aaea0d8857a2eff1a79f9b"> 4666</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH0OC_MASK                   0x1u</span></div>
<div class="line"><a name="l04667"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8a9c262029f5302d089e536c8c44b499"> 4667</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH0OC_SHIFT                  0u</span></div>
<div class="line"><a name="l04668"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7b80a20beb530e39cc2a1f7306ee79b4"> 4668</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH0OC_WIDTH                  1u</span></div>
<div class="line"><a name="l04669"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0ca08d761be3c09177764f75a1b7d898"> 4669</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH0OC(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SWOCTRL_CH0OC_SHIFT))&amp;FTM_SWOCTRL_CH0OC_MASK)</span></div>
<div class="line"><a name="l04670"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab033c2350b9eb73407eea7d5be5902bc"> 4670</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH1OC_MASK                   0x2u</span></div>
<div class="line"><a name="l04671"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga91d92f8443196bd3f816110707c70355"> 4671</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH1OC_SHIFT                  1u</span></div>
<div class="line"><a name="l04672"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga37c7c1d69b16a3713cad18f5999666e3"> 4672</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH1OC_WIDTH                  1u</span></div>
<div class="line"><a name="l04673"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga174e069cd4a4719cccab79a58e0fe97c"> 4673</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH1OC(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SWOCTRL_CH1OC_SHIFT))&amp;FTM_SWOCTRL_CH1OC_MASK)</span></div>
<div class="line"><a name="l04674"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafb399bfe91227e3c1ef409df4f3296b9"> 4674</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH2OC_MASK                   0x4u</span></div>
<div class="line"><a name="l04675"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gabafc3c919320572e1474319804e13958"> 4675</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH2OC_SHIFT                  2u</span></div>
<div class="line"><a name="l04676"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7826dd370bc362a8c8eed4dfce2b425a"> 4676</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH2OC_WIDTH                  1u</span></div>
<div class="line"><a name="l04677"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9c318f90f38466a3f812f2e839c10d4f"> 4677</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH2OC(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SWOCTRL_CH2OC_SHIFT))&amp;FTM_SWOCTRL_CH2OC_MASK)</span></div>
<div class="line"><a name="l04678"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga67e490e5fc532feaba50ac976a8ba91c"> 4678</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH3OC_MASK                   0x8u</span></div>
<div class="line"><a name="l04679"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1520a6f7f9d94248c38bb2b2a6fdd068"> 4679</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH3OC_SHIFT                  3u</span></div>
<div class="line"><a name="l04680"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad3c079ac3027e42be4fff256ef3b59ca"> 4680</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH3OC_WIDTH                  1u</span></div>
<div class="line"><a name="l04681"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gacdf8e9437f7582f05b61e1fb9c0c6f42"> 4681</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH3OC(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SWOCTRL_CH3OC_SHIFT))&amp;FTM_SWOCTRL_CH3OC_MASK)</span></div>
<div class="line"><a name="l04682"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8e7d553c823d031e23a2ca14cef77ed4"> 4682</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH4OC_MASK                   0x10u</span></div>
<div class="line"><a name="l04683"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf60fd436bae3cc28d58bdef99ce082c9"> 4683</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH4OC_SHIFT                  4u</span></div>
<div class="line"><a name="l04684"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae978cca03018140837742a21188322a5"> 4684</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH4OC_WIDTH                  1u</span></div>
<div class="line"><a name="l04685"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga904e54d8b014c3174108ede250b6a989"> 4685</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH4OC(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SWOCTRL_CH4OC_SHIFT))&amp;FTM_SWOCTRL_CH4OC_MASK)</span></div>
<div class="line"><a name="l04686"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1c11baa172a252f899b39e8c96f8c213"> 4686</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH5OC_MASK                   0x20u</span></div>
<div class="line"><a name="l04687"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga10aa816fdf5d6c7759f2343e74dab618"> 4687</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH5OC_SHIFT                  5u</span></div>
<div class="line"><a name="l04688"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4fd6b202943f477f9c8299db19576093"> 4688</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH5OC_WIDTH                  1u</span></div>
<div class="line"><a name="l04689"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3956be5930d36f0ffb77159d125273ef"> 4689</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH5OC(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SWOCTRL_CH5OC_SHIFT))&amp;FTM_SWOCTRL_CH5OC_MASK)</span></div>
<div class="line"><a name="l04690"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae50b63621d0f71b3bc8b19f0fd851815"> 4690</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH6OC_MASK                   0x40u</span></div>
<div class="line"><a name="l04691"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6440cb11055e9d43b210a2186beff55f"> 4691</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH6OC_SHIFT                  6u</span></div>
<div class="line"><a name="l04692"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3cb1fbb854313f2dea12d01549f27add"> 4692</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH6OC_WIDTH                  1u</span></div>
<div class="line"><a name="l04693"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4c117e0f0dd99bce4828074069783d8f"> 4693</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH6OC(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SWOCTRL_CH6OC_SHIFT))&amp;FTM_SWOCTRL_CH6OC_MASK)</span></div>
<div class="line"><a name="l04694"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad27d690f6ab9c6c159c25ca2375a25a4"> 4694</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH7OC_MASK                   0x80u</span></div>
<div class="line"><a name="l04695"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae136ec9e72708b9da0aec24219804269"> 4695</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH7OC_SHIFT                  7u</span></div>
<div class="line"><a name="l04696"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaec345b3d7920b435b3129d20afb1b7d3"> 4696</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH7OC_WIDTH                  1u</span></div>
<div class="line"><a name="l04697"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gacd0814cdc69663caa79942a4214f5e2a"> 4697</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH7OC(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SWOCTRL_CH7OC_SHIFT))&amp;FTM_SWOCTRL_CH7OC_MASK)</span></div>
<div class="line"><a name="l04698"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga83766e89cee45d6c03318d8031258d17"> 4698</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH0OCV_MASK                  0x100u</span></div>
<div class="line"><a name="l04699"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa2983e96c36fff64f21bf488473f902d"> 4699</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH0OCV_SHIFT                 8u</span></div>
<div class="line"><a name="l04700"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga33ffacb038a73d5fe6566307890820ea"> 4700</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH0OCV_WIDTH                 1u</span></div>
<div class="line"><a name="l04701"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac96895592539ac8ac65cdd99cc6e0180"> 4701</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH0OCV(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SWOCTRL_CH0OCV_SHIFT))&amp;FTM_SWOCTRL_CH0OCV_MASK)</span></div>
<div class="line"><a name="l04702"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab32bd89d8a7fe488b8bdbbfc753a05aa"> 4702</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH1OCV_MASK                  0x200u</span></div>
<div class="line"><a name="l04703"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga277368cadfcfb45d0f011cfa5bba13c5"> 4703</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH1OCV_SHIFT                 9u</span></div>
<div class="line"><a name="l04704"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3f832896117657b6d97b070b0942167d"> 4704</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH1OCV_WIDTH                 1u</span></div>
<div class="line"><a name="l04705"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0cbac441ec1e538018fee7b97a3ec6a7"> 4705</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH1OCV(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SWOCTRL_CH1OCV_SHIFT))&amp;FTM_SWOCTRL_CH1OCV_MASK)</span></div>
<div class="line"><a name="l04706"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa48e37bd5004ccb2bce43692fa0c1a80"> 4706</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH2OCV_MASK                  0x400u</span></div>
<div class="line"><a name="l04707"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga000183d4ecd255b5497ec73ea76f5cbc"> 4707</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH2OCV_SHIFT                 10u</span></div>
<div class="line"><a name="l04708"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa1ea2b2445acce4b1d6c3cf5559463e0"> 4708</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH2OCV_WIDTH                 1u</span></div>
<div class="line"><a name="l04709"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae4824379acd8198a481c6048cdcee338"> 4709</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH2OCV(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SWOCTRL_CH2OCV_SHIFT))&amp;FTM_SWOCTRL_CH2OCV_MASK)</span></div>
<div class="line"><a name="l04710"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaba02b117cc313564b3f2d67aa238a3ef"> 4710</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH3OCV_MASK                  0x800u</span></div>
<div class="line"><a name="l04711"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf19ff618a9c962801b0aba2036e48ec8"> 4711</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH3OCV_SHIFT                 11u</span></div>
<div class="line"><a name="l04712"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaed23a2adcdd59f7eb50480d7eb51e735"> 4712</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH3OCV_WIDTH                 1u</span></div>
<div class="line"><a name="l04713"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad162f1505741cc11f178e5c4cc20360f"> 4713</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH3OCV(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SWOCTRL_CH3OCV_SHIFT))&amp;FTM_SWOCTRL_CH3OCV_MASK)</span></div>
<div class="line"><a name="l04714"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5cc982d14b624ca50169e1c98d02e4ff"> 4714</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH4OCV_MASK                  0x1000u</span></div>
<div class="line"><a name="l04715"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga38757966eb256ada3ab6800fdde3574f"> 4715</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH4OCV_SHIFT                 12u</span></div>
<div class="line"><a name="l04716"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac34196409ad5d66dbb5f2b1a0c489888"> 4716</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH4OCV_WIDTH                 1u</span></div>
<div class="line"><a name="l04717"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga487831196dda6d4e0cf7efc6a679a32a"> 4717</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH4OCV(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SWOCTRL_CH4OCV_SHIFT))&amp;FTM_SWOCTRL_CH4OCV_MASK)</span></div>
<div class="line"><a name="l04718"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga15f2f2e7d6753053cffd4cd6a2de90e5"> 4718</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH5OCV_MASK                  0x2000u</span></div>
<div class="line"><a name="l04719"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae269ab2d5353429a637b5ec4fabd55d8"> 4719</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH5OCV_SHIFT                 13u</span></div>
<div class="line"><a name="l04720"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga330cb7a5f473f6533de53e398e540243"> 4720</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH5OCV_WIDTH                 1u</span></div>
<div class="line"><a name="l04721"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gadde80fa74501817163a18fd55f0160f2"> 4721</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH5OCV(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SWOCTRL_CH5OCV_SHIFT))&amp;FTM_SWOCTRL_CH5OCV_MASK)</span></div>
<div class="line"><a name="l04722"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3b9f11da0d8d83fba974c4aaba2dac8a"> 4722</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH6OCV_MASK                  0x4000u</span></div>
<div class="line"><a name="l04723"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5f2de43ea7c9508165b8829009f2171f"> 4723</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH6OCV_SHIFT                 14u</span></div>
<div class="line"><a name="l04724"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8ed2acf8bd91f80f59895c6d3dd1c760"> 4724</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH6OCV_WIDTH                 1u</span></div>
<div class="line"><a name="l04725"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae60bcae6377bbb5d6e646e6c10b16489"> 4725</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH6OCV(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SWOCTRL_CH6OCV_SHIFT))&amp;FTM_SWOCTRL_CH6OCV_MASK)</span></div>
<div class="line"><a name="l04726"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaeb2705f6572eaf6bcf1f868c8f70f6c2"> 4726</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH7OCV_MASK                  0x8000u</span></div>
<div class="line"><a name="l04727"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6319ffea29243485dcc140b0ef64002c"> 4727</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH7OCV_SHIFT                 15u</span></div>
<div class="line"><a name="l04728"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf68f2142a31d21a8b293d08ea712c233"> 4728</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH7OCV_WIDTH                 1u</span></div>
<div class="line"><a name="l04729"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf82a5ca7281f1d3e40adb5292caae6e1"> 4729</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH7OCV(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SWOCTRL_CH7OCV_SHIFT))&amp;FTM_SWOCTRL_CH7OCV_MASK)</span></div>
<div class="line"><a name="l04730"></a><span class="lineno"> 4730</span>&#160;<span class="comment">/* PWMLOAD Bit Fields */</span></div>
<div class="line"><a name="l04731"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3aed163f12371474717169636b2d9620"> 4731</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH0SEL_MASK                  0x1u</span></div>
<div class="line"><a name="l04732"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga02d773d77ba9c505275e876cd180cd79"> 4732</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH0SEL_SHIFT                 0u</span></div>
<div class="line"><a name="l04733"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga22be80dac15fca015b08cd2a4cbf6367"> 4733</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH0SEL_WIDTH                 1u</span></div>
<div class="line"><a name="l04734"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa6c36bb351452bfa99090e139d5d227e"> 4734</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH0SEL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PWMLOAD_CH0SEL_SHIFT))&amp;FTM_PWMLOAD_CH0SEL_MASK)</span></div>
<div class="line"><a name="l04735"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga01a9bbb1d2eca61c95255992a5a13e19"> 4735</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH1SEL_MASK                  0x2u</span></div>
<div class="line"><a name="l04736"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae4943b2c121fcb66763b08960f09bff4"> 4736</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH1SEL_SHIFT                 1u</span></div>
<div class="line"><a name="l04737"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga21c5c60c5afd9e2be6e0e4b3586b89bb"> 4737</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH1SEL_WIDTH                 1u</span></div>
<div class="line"><a name="l04738"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga62f50a5200044f5e158c8147df8d0284"> 4738</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH1SEL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PWMLOAD_CH1SEL_SHIFT))&amp;FTM_PWMLOAD_CH1SEL_MASK)</span></div>
<div class="line"><a name="l04739"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gabd7f8ac1fa597d6b97b85926ae9e6fec"> 4739</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH2SEL_MASK                  0x4u</span></div>
<div class="line"><a name="l04740"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga477fae93760ebabafd41a6be108c41a1"> 4740</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH2SEL_SHIFT                 2u</span></div>
<div class="line"><a name="l04741"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7cfd2a1f43f5ef5e941bb26800fafacb"> 4741</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH2SEL_WIDTH                 1u</span></div>
<div class="line"><a name="l04742"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga26bb85953a05f7cc5361ba19c0d370e0"> 4742</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH2SEL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PWMLOAD_CH2SEL_SHIFT))&amp;FTM_PWMLOAD_CH2SEL_MASK)</span></div>
<div class="line"><a name="l04743"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gacbe9716a0b6c45b6e509f4060145ecc0"> 4743</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH3SEL_MASK                  0x8u</span></div>
<div class="line"><a name="l04744"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2af1a060bebe8e48c468cce81a2364d8"> 4744</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH3SEL_SHIFT                 3u</span></div>
<div class="line"><a name="l04745"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga94560af93efa0b2f1a48eddcbedb7d0e"> 4745</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH3SEL_WIDTH                 1u</span></div>
<div class="line"><a name="l04746"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3dc1ac539f974e6ff787e17537ac840e"> 4746</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH3SEL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PWMLOAD_CH3SEL_SHIFT))&amp;FTM_PWMLOAD_CH3SEL_MASK)</span></div>
<div class="line"><a name="l04747"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5c780b58f08500bc357b62c904dc1c97"> 4747</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH4SEL_MASK                  0x10u</span></div>
<div class="line"><a name="l04748"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafdff910b7b4bc4961ef1852efddacbb5"> 4748</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH4SEL_SHIFT                 4u</span></div>
<div class="line"><a name="l04749"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab48350d856d877418e4f40975a7a1284"> 4749</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH4SEL_WIDTH                 1u</span></div>
<div class="line"><a name="l04750"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae89b817d5a34036c5016bab89d228429"> 4750</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH4SEL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PWMLOAD_CH4SEL_SHIFT))&amp;FTM_PWMLOAD_CH4SEL_MASK)</span></div>
<div class="line"><a name="l04751"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1b66f571d4fb653183ca2b59bcfeebce"> 4751</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH5SEL_MASK                  0x20u</span></div>
<div class="line"><a name="l04752"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac43e037a7c4b7b7d32dc52b11914d97f"> 4752</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH5SEL_SHIFT                 5u</span></div>
<div class="line"><a name="l04753"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaac25c99c62547a82d7e2d1b78f280112"> 4753</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH5SEL_WIDTH                 1u</span></div>
<div class="line"><a name="l04754"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5f6d9ecd1dcaa4833457e24f64a08dd1"> 4754</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH5SEL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PWMLOAD_CH5SEL_SHIFT))&amp;FTM_PWMLOAD_CH5SEL_MASK)</span></div>
<div class="line"><a name="l04755"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaefdd87aac092c115ca16834df416a021"> 4755</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH6SEL_MASK                  0x40u</span></div>
<div class="line"><a name="l04756"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga750eddbdde44f9f3a1a49cb8db15b7de"> 4756</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH6SEL_SHIFT                 6u</span></div>
<div class="line"><a name="l04757"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab972c37542ae4dc4c1191dac8c71e505"> 4757</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH6SEL_WIDTH                 1u</span></div>
<div class="line"><a name="l04758"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga082fcdc7905410cdca8b65fde7e9d440"> 4758</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH6SEL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PWMLOAD_CH6SEL_SHIFT))&amp;FTM_PWMLOAD_CH6SEL_MASK)</span></div>
<div class="line"><a name="l04759"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga03933ee150a126784b19dde95dd28cc9"> 4759</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH7SEL_MASK                  0x80u</span></div>
<div class="line"><a name="l04760"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga05ca23b88e7443efc46331367ccb6484"> 4760</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH7SEL_SHIFT                 7u</span></div>
<div class="line"><a name="l04761"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0789af84b3e98f9f5a92ede99e9af07f"> 4761</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH7SEL_WIDTH                 1u</span></div>
<div class="line"><a name="l04762"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1df7f1ac2c8f8c63003ae538d6d15a2c"> 4762</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH7SEL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PWMLOAD_CH7SEL_SHIFT))&amp;FTM_PWMLOAD_CH7SEL_MASK)</span></div>
<div class="line"><a name="l04763"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa4ada754ee94d1e1fdba484aaf3a0e4e"> 4763</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_HCSEL_MASK                   0x100u</span></div>
<div class="line"><a name="l04764"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad30effcfff232bcc00d92f17ad5748ec"> 4764</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_HCSEL_SHIFT                  8u</span></div>
<div class="line"><a name="l04765"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga624b155b1d2fe75b8e8b6d052db53fc4"> 4765</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_HCSEL_WIDTH                  1u</span></div>
<div class="line"><a name="l04766"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9e1bebdf652e43bf8dcfb1871ed36117"> 4766</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_HCSEL(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PWMLOAD_HCSEL_SHIFT))&amp;FTM_PWMLOAD_HCSEL_MASK)</span></div>
<div class="line"><a name="l04767"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3e984a537814ee8e4130be4e822671d4"> 4767</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_LDOK_MASK                    0x200u</span></div>
<div class="line"><a name="l04768"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga17e018e9c7812e93d45434bd8db18634"> 4768</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_LDOK_SHIFT                   9u</span></div>
<div class="line"><a name="l04769"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga986439d030e8400f34f022677b6fe73f"> 4769</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_LDOK_WIDTH                   1u</span></div>
<div class="line"><a name="l04770"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa6f91a65a92615804b5d162801bb5933"> 4770</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_LDOK(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PWMLOAD_LDOK_SHIFT))&amp;FTM_PWMLOAD_LDOK_MASK)</span></div>
<div class="line"><a name="l04771"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa36285eb7c8b173be6c3887cc83fd3e1"> 4771</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_GLEN_MASK                    0x400u</span></div>
<div class="line"><a name="l04772"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf8850a34813ce8a1b5eae348ce970533"> 4772</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_GLEN_SHIFT                   10u</span></div>
<div class="line"><a name="l04773"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac12fe78a937845e4fe56da5378bb3a4b"> 4773</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_GLEN_WIDTH                   1u</span></div>
<div class="line"><a name="l04774"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga02fde0a9b222f24ac0d1b83c29d590d7"> 4774</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_GLEN(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PWMLOAD_GLEN_SHIFT))&amp;FTM_PWMLOAD_GLEN_MASK)</span></div>
<div class="line"><a name="l04775"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9a52aa69a10035a3f4c4b2f1ff6d0696"> 4775</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_GLDOK_MASK                   0x800u</span></div>
<div class="line"><a name="l04776"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4cbfd2f3da34815366728b3554932c12"> 4776</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_GLDOK_SHIFT                  11u</span></div>
<div class="line"><a name="l04777"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaec1be96eb081fdc16254aad6ff1196b0"> 4777</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_GLDOK_WIDTH                  1u</span></div>
<div class="line"><a name="l04778"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga36ddd6b88a4b1aec16e949d4a9916691"> 4778</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_GLDOK(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PWMLOAD_GLDOK_SHIFT))&amp;FTM_PWMLOAD_GLDOK_MASK)</span></div>
<div class="line"><a name="l04779"></a><span class="lineno"> 4779</span>&#160;<span class="comment">/* HCR Bit Fields */</span></div>
<div class="line"><a name="l04780"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9c6efb6f45cd95f451eca080dfd394fc"> 4780</a></span>&#160;<span class="preprocessor">#define FTM_HCR_HCVAL_MASK                       0xFFFFu</span></div>
<div class="line"><a name="l04781"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1ba2dbba30eaaa0b4062df703fdc7198"> 4781</a></span>&#160;<span class="preprocessor">#define FTM_HCR_HCVAL_SHIFT                      0u</span></div>
<div class="line"><a name="l04782"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gabc0e7bac5b686b9e2258be544f0ef808"> 4782</a></span>&#160;<span class="preprocessor">#define FTM_HCR_HCVAL_WIDTH                      16u</span></div>
<div class="line"><a name="l04783"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8c4080472f5f60509b32f603dce2c9f8"> 4783</a></span>&#160;<span class="preprocessor">#define FTM_HCR_HCVAL(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_HCR_HCVAL_SHIFT))&amp;FTM_HCR_HCVAL_MASK)</span></div>
<div class="line"><a name="l04784"></a><span class="lineno"> 4784</span>&#160;<span class="comment">/* PAIR0DEADTIME Bit Fields */</span></div>
<div class="line"><a name="l04785"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad255ccc3c28ec3ddf9b618c5e396dab8"> 4785</a></span>&#160;<span class="preprocessor">#define FTM_PAIR0DEADTIME_DTVAL_MASK             0x3Fu</span></div>
<div class="line"><a name="l04786"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9c977feae8d820822ac28ea9f13b039b"> 4786</a></span>&#160;<span class="preprocessor">#define FTM_PAIR0DEADTIME_DTVAL_SHIFT            0u</span></div>
<div class="line"><a name="l04787"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaeb78b686bb8c3de5e12f08dd34e95c55"> 4787</a></span>&#160;<span class="preprocessor">#define FTM_PAIR0DEADTIME_DTVAL_WIDTH            6u</span></div>
<div class="line"><a name="l04788"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6fcea714eed76b8d2304e1df7e1f8bd8"> 4788</a></span>&#160;<span class="preprocessor">#define FTM_PAIR0DEADTIME_DTVAL(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PAIR0DEADTIME_DTVAL_SHIFT))&amp;FTM_PAIR0DEADTIME_DTVAL_MASK)</span></div>
<div class="line"><a name="l04789"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga380e26dfc27a3d50ab7c96ec41c405c6"> 4789</a></span>&#160;<span class="preprocessor">#define FTM_PAIR0DEADTIME_DTPS_MASK              0xC0u</span></div>
<div class="line"><a name="l04790"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga16e19aa171809501e73557c8da40005c"> 4790</a></span>&#160;<span class="preprocessor">#define FTM_PAIR0DEADTIME_DTPS_SHIFT             6u</span></div>
<div class="line"><a name="l04791"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae6cf5ad07a491ccdb554beebb5c05389"> 4791</a></span>&#160;<span class="preprocessor">#define FTM_PAIR0DEADTIME_DTPS_WIDTH             2u</span></div>
<div class="line"><a name="l04792"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga43c6668891f837776e6173af3b9f554a"> 4792</a></span>&#160;<span class="preprocessor">#define FTM_PAIR0DEADTIME_DTPS(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PAIR0DEADTIME_DTPS_SHIFT))&amp;FTM_PAIR0DEADTIME_DTPS_MASK)</span></div>
<div class="line"><a name="l04793"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga57cc9d67d4edef1d879c3d3b80efd3de"> 4793</a></span>&#160;<span class="preprocessor">#define FTM_PAIR0DEADTIME_DTVALEX_MASK           0xF0000u</span></div>
<div class="line"><a name="l04794"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga33d694235208616462e1b26db4eda40c"> 4794</a></span>&#160;<span class="preprocessor">#define FTM_PAIR0DEADTIME_DTVALEX_SHIFT          16u</span></div>
<div class="line"><a name="l04795"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaae6bcf6aafaf02c1b48168690887de29"> 4795</a></span>&#160;<span class="preprocessor">#define FTM_PAIR0DEADTIME_DTVALEX_WIDTH          4u</span></div>
<div class="line"><a name="l04796"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga96c9e9ae68882a0fa47e18e1d4810dd6"> 4796</a></span>&#160;<span class="preprocessor">#define FTM_PAIR0DEADTIME_DTVALEX(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PAIR0DEADTIME_DTVALEX_SHIFT))&amp;FTM_PAIR0DEADTIME_DTVALEX_MASK)</span></div>
<div class="line"><a name="l04797"></a><span class="lineno"> 4797</span>&#160;<span class="comment">/* PAIR1DEADTIME Bit Fields */</span></div>
<div class="line"><a name="l04798"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7d84d858b01ae70a90d84f7257122fa6"> 4798</a></span>&#160;<span class="preprocessor">#define FTM_PAIR1DEADTIME_DTVAL_MASK             0x3Fu</span></div>
<div class="line"><a name="l04799"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaac93826b602a9a9d2cd914552dad2388"> 4799</a></span>&#160;<span class="preprocessor">#define FTM_PAIR1DEADTIME_DTVAL_SHIFT            0u</span></div>
<div class="line"><a name="l04800"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga654fef808f99e9ab6bba9a6c6678ea86"> 4800</a></span>&#160;<span class="preprocessor">#define FTM_PAIR1DEADTIME_DTVAL_WIDTH            6u</span></div>
<div class="line"><a name="l04801"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0ea0448f3fc5a05a83b279990abd4336"> 4801</a></span>&#160;<span class="preprocessor">#define FTM_PAIR1DEADTIME_DTVAL(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PAIR1DEADTIME_DTVAL_SHIFT))&amp;FTM_PAIR1DEADTIME_DTVAL_MASK)</span></div>
<div class="line"><a name="l04802"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga173e046b24949603c2eba21514ffc30e"> 4802</a></span>&#160;<span class="preprocessor">#define FTM_PAIR1DEADTIME_DTPS_MASK              0xC0u</span></div>
<div class="line"><a name="l04803"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf58f2ffefcab018b993394390e323d77"> 4803</a></span>&#160;<span class="preprocessor">#define FTM_PAIR1DEADTIME_DTPS_SHIFT             6u</span></div>
<div class="line"><a name="l04804"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad615a074f14a23d869ce3d82d9dd6887"> 4804</a></span>&#160;<span class="preprocessor">#define FTM_PAIR1DEADTIME_DTPS_WIDTH             2u</span></div>
<div class="line"><a name="l04805"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf8ab7aaad8f0594c140dabca5d240cdf"> 4805</a></span>&#160;<span class="preprocessor">#define FTM_PAIR1DEADTIME_DTPS(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PAIR1DEADTIME_DTPS_SHIFT))&amp;FTM_PAIR1DEADTIME_DTPS_MASK)</span></div>
<div class="line"><a name="l04806"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf96dac3c0de444ac929b79e4a7cf32bb"> 4806</a></span>&#160;<span class="preprocessor">#define FTM_PAIR1DEADTIME_DTVALEX_MASK           0xF0000u</span></div>
<div class="line"><a name="l04807"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga996bb2b6dfd157ef2b73be5ffd93e051"> 4807</a></span>&#160;<span class="preprocessor">#define FTM_PAIR1DEADTIME_DTVALEX_SHIFT          16u</span></div>
<div class="line"><a name="l04808"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga85146f760139c193afb1bd9954806f50"> 4808</a></span>&#160;<span class="preprocessor">#define FTM_PAIR1DEADTIME_DTVALEX_WIDTH          4u</span></div>
<div class="line"><a name="l04809"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5f3b5e191ead911408e3a28812aa0c1f"> 4809</a></span>&#160;<span class="preprocessor">#define FTM_PAIR1DEADTIME_DTVALEX(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PAIR1DEADTIME_DTVALEX_SHIFT))&amp;FTM_PAIR1DEADTIME_DTVALEX_MASK)</span></div>
<div class="line"><a name="l04810"></a><span class="lineno"> 4810</span>&#160;<span class="comment">/* PAIR2DEADTIME Bit Fields */</span></div>
<div class="line"><a name="l04811"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac175d7a84e597c7a573895865cfe9530"> 4811</a></span>&#160;<span class="preprocessor">#define FTM_PAIR2DEADTIME_DTVAL_MASK             0x3Fu</span></div>
<div class="line"><a name="l04812"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9a7dbe201d57839ad44db873762bb668"> 4812</a></span>&#160;<span class="preprocessor">#define FTM_PAIR2DEADTIME_DTVAL_SHIFT            0u</span></div>
<div class="line"><a name="l04813"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gade79156c2588eb48e6c6b6477ea01c2e"> 4813</a></span>&#160;<span class="preprocessor">#define FTM_PAIR2DEADTIME_DTVAL_WIDTH            6u</span></div>
<div class="line"><a name="l04814"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad06eba7efa698c2c6cc223e3285e9aa6"> 4814</a></span>&#160;<span class="preprocessor">#define FTM_PAIR2DEADTIME_DTVAL(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PAIR2DEADTIME_DTVAL_SHIFT))&amp;FTM_PAIR2DEADTIME_DTVAL_MASK)</span></div>
<div class="line"><a name="l04815"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae498774df89b8df09d41e43dd5fef29b"> 4815</a></span>&#160;<span class="preprocessor">#define FTM_PAIR2DEADTIME_DTPS_MASK              0xC0u</span></div>
<div class="line"><a name="l04816"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga15ce1a3847794ee88e20103723f897fc"> 4816</a></span>&#160;<span class="preprocessor">#define FTM_PAIR2DEADTIME_DTPS_SHIFT             6u</span></div>
<div class="line"><a name="l04817"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1979cf8ebe5e35f5569a5c8ce38f25bd"> 4817</a></span>&#160;<span class="preprocessor">#define FTM_PAIR2DEADTIME_DTPS_WIDTH             2u</span></div>
<div class="line"><a name="l04818"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gabd00fbdbf4934869b2610499d10a83dd"> 4818</a></span>&#160;<span class="preprocessor">#define FTM_PAIR2DEADTIME_DTPS(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PAIR2DEADTIME_DTPS_SHIFT))&amp;FTM_PAIR2DEADTIME_DTPS_MASK)</span></div>
<div class="line"><a name="l04819"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga21518faace21f3294468f1c311316272"> 4819</a></span>&#160;<span class="preprocessor">#define FTM_PAIR2DEADTIME_DTVALEX_MASK           0xF0000u</span></div>
<div class="line"><a name="l04820"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga18d99097664223cad857d54087f83192"> 4820</a></span>&#160;<span class="preprocessor">#define FTM_PAIR2DEADTIME_DTVALEX_SHIFT          16u</span></div>
<div class="line"><a name="l04821"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3ac06e4a4cc74879a9265c7cb1461773"> 4821</a></span>&#160;<span class="preprocessor">#define FTM_PAIR2DEADTIME_DTVALEX_WIDTH          4u</span></div>
<div class="line"><a name="l04822"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad06da2dc685122cbc04d8d712c26a3e9"> 4822</a></span>&#160;<span class="preprocessor">#define FTM_PAIR2DEADTIME_DTVALEX(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PAIR2DEADTIME_DTVALEX_SHIFT))&amp;FTM_PAIR2DEADTIME_DTVALEX_MASK)</span></div>
<div class="line"><a name="l04823"></a><span class="lineno"> 4823</span>&#160;<span class="comment">/* PAIR3DEADTIME Bit Fields */</span></div>
<div class="line"><a name="l04824"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga090fb95e9aef006ccc8e89b6b73cd219"> 4824</a></span>&#160;<span class="preprocessor">#define FTM_PAIR3DEADTIME_DTVAL_MASK             0x3Fu</span></div>
<div class="line"><a name="l04825"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6ca6fe2dd7faf07c7e19742461d71143"> 4825</a></span>&#160;<span class="preprocessor">#define FTM_PAIR3DEADTIME_DTVAL_SHIFT            0u</span></div>
<div class="line"><a name="l04826"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga38f83484095ce13f72f7a8d7c8de165f"> 4826</a></span>&#160;<span class="preprocessor">#define FTM_PAIR3DEADTIME_DTVAL_WIDTH            6u</span></div>
<div class="line"><a name="l04827"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6e2202e0110f70388f0af222e4468ea2"> 4827</a></span>&#160;<span class="preprocessor">#define FTM_PAIR3DEADTIME_DTVAL(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PAIR3DEADTIME_DTVAL_SHIFT))&amp;FTM_PAIR3DEADTIME_DTVAL_MASK)</span></div>
<div class="line"><a name="l04828"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga95a13c299fc6c3959ced2dc415920f16"> 4828</a></span>&#160;<span class="preprocessor">#define FTM_PAIR3DEADTIME_DTPS_MASK              0xC0u</span></div>
<div class="line"><a name="l04829"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga18ece40a6a5380327b14103e66d13bca"> 4829</a></span>&#160;<span class="preprocessor">#define FTM_PAIR3DEADTIME_DTPS_SHIFT             6u</span></div>
<div class="line"><a name="l04830"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga32e21fb32018016c67b39a29991ea479"> 4830</a></span>&#160;<span class="preprocessor">#define FTM_PAIR3DEADTIME_DTPS_WIDTH             2u</span></div>
<div class="line"><a name="l04831"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa435f7a9b96f8824b7680b153f50069e"> 4831</a></span>&#160;<span class="preprocessor">#define FTM_PAIR3DEADTIME_DTPS(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PAIR3DEADTIME_DTPS_SHIFT))&amp;FTM_PAIR3DEADTIME_DTPS_MASK)</span></div>
<div class="line"><a name="l04832"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1e375613662804e2ade8d4eba038d564"> 4832</a></span>&#160;<span class="preprocessor">#define FTM_PAIR3DEADTIME_DTVALEX_MASK           0xF0000u</span></div>
<div class="line"><a name="l04833"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5219d246bbb8029ae192f70c248b0805"> 4833</a></span>&#160;<span class="preprocessor">#define FTM_PAIR3DEADTIME_DTVALEX_SHIFT          16u</span></div>
<div class="line"><a name="l04834"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gacf3aa9354b2ff15ce1985efb1a046acd"> 4834</a></span>&#160;<span class="preprocessor">#define FTM_PAIR3DEADTIME_DTVALEX_WIDTH          4u</span></div>
<div class="line"><a name="l04835"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gabcce3f4510f48ce49b655695a208f755"> 4835</a></span>&#160;<span class="preprocessor">#define FTM_PAIR3DEADTIME_DTVALEX(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PAIR3DEADTIME_DTVALEX_SHIFT))&amp;FTM_PAIR3DEADTIME_DTVALEX_MASK)</span></div>
<div class="line"><a name="l04836"></a><span class="lineno"> 4836</span>&#160;<span class="comment">/* MOD_MIRROR Bit Fields */</span></div>
<div class="line"><a name="l04837"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8581391fdf54c858db2b11c9b418daab"> 4837</a></span>&#160;<span class="preprocessor">#define FTM_MOD_MIRROR_FRACMOD_MASK              0xF800u</span></div>
<div class="line"><a name="l04838"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad9786e93d1503fc9ee82980d534fd8d7"> 4838</a></span>&#160;<span class="preprocessor">#define FTM_MOD_MIRROR_FRACMOD_SHIFT             11u</span></div>
<div class="line"><a name="l04839"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6f7dd2af38834549fa1b75dc5208d422"> 4839</a></span>&#160;<span class="preprocessor">#define FTM_MOD_MIRROR_FRACMOD_WIDTH             5u</span></div>
<div class="line"><a name="l04840"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9faa8c76e99b13e4c9b16de28227a77c"> 4840</a></span>&#160;<span class="preprocessor">#define FTM_MOD_MIRROR_FRACMOD(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_MOD_MIRROR_FRACMOD_SHIFT))&amp;FTM_MOD_MIRROR_FRACMOD_MASK)</span></div>
<div class="line"><a name="l04841"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga698986e283e2fce1f9d21b39e5ee4985"> 4841</a></span>&#160;<span class="preprocessor">#define FTM_MOD_MIRROR_MOD_MASK                  0xFFFF0000u</span></div>
<div class="line"><a name="l04842"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3543f19ced3470481b4fe28fa82c63d2"> 4842</a></span>&#160;<span class="preprocessor">#define FTM_MOD_MIRROR_MOD_SHIFT                 16u</span></div>
<div class="line"><a name="l04843"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8591f06c33c6431c59a4e6e3b17205f1"> 4843</a></span>&#160;<span class="preprocessor">#define FTM_MOD_MIRROR_MOD_WIDTH                 16u</span></div>
<div class="line"><a name="l04844"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac63ec01da4b6e585812e840a7cf08e38"> 4844</a></span>&#160;<span class="preprocessor">#define FTM_MOD_MIRROR_MOD(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_MOD_MIRROR_MOD_SHIFT))&amp;FTM_MOD_MIRROR_MOD_MASK)</span></div>
<div class="line"><a name="l04845"></a><span class="lineno"> 4845</span>&#160;<span class="comment">/* CV_MIRROR Bit Fields */</span></div>
<div class="line"><a name="l04846"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga85b51bf5aebc63e1a5fd20d23365b24c"> 4846</a></span>&#160;<span class="preprocessor">#define FTM_CV_MIRROR_FRACVAL_MASK               0xF800u</span></div>
<div class="line"><a name="l04847"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga634848abb8ee192dd06da9ce2c4007b3"> 4847</a></span>&#160;<span class="preprocessor">#define FTM_CV_MIRROR_FRACVAL_SHIFT              11u</span></div>
<div class="line"><a name="l04848"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad5f4dcfbee5cda0355b198830d7996ce"> 4848</a></span>&#160;<span class="preprocessor">#define FTM_CV_MIRROR_FRACVAL_WIDTH              5u</span></div>
<div class="line"><a name="l04849"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga634b0164a5bd593c65a102ad3d786186"> 4849</a></span>&#160;<span class="preprocessor">#define FTM_CV_MIRROR_FRACVAL(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CV_MIRROR_FRACVAL_SHIFT))&amp;FTM_CV_MIRROR_FRACVAL_MASK)</span></div>
<div class="line"><a name="l04850"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga57b07ea5449fcca86a5bcde5e5d8e471"> 4850</a></span>&#160;<span class="preprocessor">#define FTM_CV_MIRROR_VAL_MASK                   0xFFFF0000u</span></div>
<div class="line"><a name="l04851"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6708e238b833c0c746b4812e7ea86fc6"> 4851</a></span>&#160;<span class="preprocessor">#define FTM_CV_MIRROR_VAL_SHIFT                  16u</span></div>
<div class="line"><a name="l04852"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga98be454b371c001f61e2fa9dd03f555f"> 4852</a></span>&#160;<span class="preprocessor">#define FTM_CV_MIRROR_VAL_WIDTH                  16u</span></div>
<div class="line"><a name="l04853"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3a5d0fb10a4b15b73b84544beb5030d2"> 4853</a></span>&#160;<span class="preprocessor">#define FTM_CV_MIRROR_VAL(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CV_MIRROR_VAL_SHIFT))&amp;FTM_CV_MIRROR_VAL_MASK)</span></div>
<div class="line"><a name="l04854"></a><span class="lineno"> 4854</span>&#160; <span class="comment">/* end of group FTM_Register_Masks */</span></div>
<div class="line"><a name="l04858"></a><span class="lineno"> 4858</span>&#160; </div>
<div class="line"><a name="l04859"></a><span class="lineno"> 4859</span>&#160; <span class="comment">/* end of group FTM_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l04863"></a><span class="lineno"> 4863</span>&#160; </div>
<div class="line"><a name="l04864"></a><span class="lineno"> 4864</span>&#160; </div>
<div class="line"><a name="l04865"></a><span class="lineno"> 4865</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04866"></a><span class="lineno"> 4866</span>&#160;<span class="comment">   -- GPIO Peripheral Access Layer</span></div>
<div class="line"><a name="l04867"></a><span class="lineno"> 4867</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04868"></a><span class="lineno"> 4868</span>&#160; </div>
<div class="line"><a name="l04878"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html"> 4878</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l04879"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html#a361aec1ddf4e89774ea1d4a0fddd6ef4"> 4879</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_g_p_i_o___type.html#a361aec1ddf4e89774ea1d4a0fddd6ef4">PDOR</a>;                              </div>
<div class="line"><a name="l04880"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html#a669ea2d1371abbcd552de208ea9230bc"> 4880</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_g_p_i_o___type.html#a669ea2d1371abbcd552de208ea9230bc">PSOR</a>;                              </div>
<div class="line"><a name="l04881"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html#a6c70e08238cd1fda316a11095b493719"> 4881</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_g_p_i_o___type.html#a6c70e08238cd1fda316a11095b493719">PCOR</a>;                              </div>
<div class="line"><a name="l04882"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html#aec9404442ba35916e2a747d2d0bf73de"> 4882</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_g_p_i_o___type.html#aec9404442ba35916e2a747d2d0bf73de">PTOR</a>;                              </div>
<div class="line"><a name="l04883"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html#a269fc0ec9450f3e86b2acddef2db7999"> 4883</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_g_p_i_o___type.html#a269fc0ec9450f3e86b2acddef2db7999">PDIR</a>;                              </div>
<div class="line"><a name="l04884"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html#a45c27e8ed0373953904b073c03bd1de5"> 4884</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_g_p_i_o___type.html#a45c27e8ed0373953904b073c03bd1de5">PDDR</a>;                              </div>
<div class="line"><a name="l04885"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html#a3cb9cb72448ee7bc50cef9befb0b45f7"> 4885</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_g_p_i_o___type.html#a3cb9cb72448ee7bc50cef9befb0b45f7">PIDR</a>;                              </div>
<div class="line"><a name="l04886"></a><span class="lineno"> 4886</span>&#160;} <a class="code" href="struct_g_p_i_o___type.html">GPIO_Type</a>, *<a class="code" href="group___g_p_i_o___peripheral___access___layer.html#ga9275f70cfdeadb6b6c69be29a471cb0b">GPIO_MemMapPtr</a>;</div>
<div class="line"><a name="l04887"></a><span class="lineno"> 4887</span>&#160; </div>
<div class="line"><a name="l04889"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#gaab5fea80a9feb6f057d97a5026436d09"> 4889</a></span>&#160;<span class="preprocessor">#define GPIO_INSTANCE_COUNT                      (5u)</span></div>
<div class="line"><a name="l04890"></a><span class="lineno"> 4890</span>&#160; </div>
<div class="line"><a name="l04891"></a><span class="lineno"> 4891</span>&#160; </div>
<div class="line"><a name="l04892"></a><span class="lineno"> 4892</span>&#160;<span class="comment">/* GPIO - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l04894"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#ga6e3037b53880ddd4072d88ed493e6581"> 4894</a></span>&#160;<span class="preprocessor">#define PTA_BASE                                 (0x400FF000u)</span></div>
<div class="line"><a name="l04895"></a><span class="lineno"> 4895</span>&#160; </div>
<div class="line"><a name="l04896"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#ga953adcb40e14085a9ffd1aa0ae40084b"> 4896</a></span>&#160;<span class="preprocessor">#define PTA                                      ((GPIO_Type *)PTA_BASE)</span></div>
<div class="line"><a name="l04897"></a><span class="lineno"> 4897</span>&#160; </div>
<div class="line"><a name="l04898"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#ga8cd67de0ed62c0fe8395cc6e40af2451"> 4898</a></span>&#160;<span class="preprocessor">#define PTB_BASE                                 (0x400FF040u)</span></div>
<div class="line"><a name="l04899"></a><span class="lineno"> 4899</span>&#160; </div>
<div class="line"><a name="l04900"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#gab245b794143f5d4aea6d1a5336b8b33e"> 4900</a></span>&#160;<span class="preprocessor">#define PTB                                      ((GPIO_Type *)PTB_BASE)</span></div>
<div class="line"><a name="l04901"></a><span class="lineno"> 4901</span>&#160; </div>
<div class="line"><a name="l04902"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#gafee763d072e472e36b335f8944b5de96"> 4902</a></span>&#160;<span class="preprocessor">#define PTC_BASE                                 (0x400FF080u)</span></div>
<div class="line"><a name="l04903"></a><span class="lineno"> 4903</span>&#160; </div>
<div class="line"><a name="l04904"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#ga7deefa3e1c7e45e4ccb31a8117bc181f"> 4904</a></span>&#160;<span class="preprocessor">#define PTC                                      ((GPIO_Type *)PTC_BASE)</span></div>
<div class="line"><a name="l04905"></a><span class="lineno"> 4905</span>&#160; </div>
<div class="line"><a name="l04906"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#gaa002f1a0c5f963f8d162916b91e21bf0"> 4906</a></span>&#160;<span class="preprocessor">#define PTD_BASE                                 (0x400FF0C0u)</span></div>
<div class="line"><a name="l04907"></a><span class="lineno"> 4907</span>&#160; </div>
<div class="line"><a name="l04908"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#gacee2910b398755be94f612b243052efe"> 4908</a></span>&#160;<span class="preprocessor">#define PTD                                      ((GPIO_Type *)PTD_BASE)</span></div>
<div class="line"><a name="l04909"></a><span class="lineno"> 4909</span>&#160; </div>
<div class="line"><a name="l04910"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#gaac65442c7407ccb219eea68a45c2bdc6"> 4910</a></span>&#160;<span class="preprocessor">#define PTE_BASE                                 (0x400FF100u)</span></div>
<div class="line"><a name="l04911"></a><span class="lineno"> 4911</span>&#160; </div>
<div class="line"><a name="l04912"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#ga074482d761e5bcd022a14aa7b8c294d7"> 4912</a></span>&#160;<span class="preprocessor">#define PTE                                      ((GPIO_Type *)PTE_BASE)</span></div>
<div class="line"><a name="l04913"></a><span class="lineno"> 4913</span>&#160; </div>
<div class="line"><a name="l04914"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#ga7f97513de5235b3600dc07bf327fe315"> 4914</a></span>&#160;<span class="preprocessor">#define GPIO_BASE_ADDRS                          { PTA_BASE, PTB_BASE, PTC_BASE, PTD_BASE, PTE_BASE }</span></div>
<div class="line"><a name="l04915"></a><span class="lineno"> 4915</span>&#160; </div>
<div class="line"><a name="l04916"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#gad0f7206167a584b1e75a81a5c30fa1c2"> 4916</a></span>&#160;<span class="preprocessor">#define GPIO_BASE_PTRS                           { PTA, PTB, PTC, PTD, PTE }</span></div>
<div class="line"><a name="l04917"></a><span class="lineno"> 4917</span>&#160; </div>
<div class="line"><a name="l04918"></a><span class="lineno"> 4918</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04919"></a><span class="lineno"> 4919</span>&#160;<span class="comment">   -- GPIO Register Masks</span></div>
<div class="line"><a name="l04920"></a><span class="lineno"> 4920</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04921"></a><span class="lineno"> 4921</span>&#160; </div>
<div class="line"><a name="l04927"></a><span class="lineno"> 4927</span>&#160;<span class="comment">/* PDOR Bit Fields */</span></div>
<div class="line"><a name="l04928"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#gafd2a8274691295293b3cabfe86089801"> 4928</a></span>&#160;<span class="preprocessor">#define GPIO_PDOR_PDO_MASK                       0xFFFFFFFFu</span></div>
<div class="line"><a name="l04929"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga495b5f1e63de863534ce0c5f25f137ab"> 4929</a></span>&#160;<span class="preprocessor">#define GPIO_PDOR_PDO_SHIFT                      0u</span></div>
<div class="line"><a name="l04930"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga7dcc3c999fc1581a1abd170be6671b66"> 4930</a></span>&#160;<span class="preprocessor">#define GPIO_PDOR_PDO_WIDTH                      32u</span></div>
<div class="line"><a name="l04931"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga4071beeff4d9b5c200686972dd52d855"> 4931</a></span>&#160;<span class="preprocessor">#define GPIO_PDOR_PDO(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PDOR_PDO_SHIFT))&amp;GPIO_PDOR_PDO_MASK)</span></div>
<div class="line"><a name="l04932"></a><span class="lineno"> 4932</span>&#160;<span class="comment">/* PSOR Bit Fields */</span></div>
<div class="line"><a name="l04933"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#gaa8a48e38ef70ff1ba3bbcbf31b891da4"> 4933</a></span>&#160;<span class="preprocessor">#define GPIO_PSOR_PTSO_MASK                      0xFFFFFFFFu</span></div>
<div class="line"><a name="l04934"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga5a962b85e07477e26afe639c7ca478cb"> 4934</a></span>&#160;<span class="preprocessor">#define GPIO_PSOR_PTSO_SHIFT                     0u</span></div>
<div class="line"><a name="l04935"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga37bfb99494469858ed3d6966fcd3efc3"> 4935</a></span>&#160;<span class="preprocessor">#define GPIO_PSOR_PTSO_WIDTH                     32u</span></div>
<div class="line"><a name="l04936"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga6b16f5841a5c5f20311eafc574f814e4"> 4936</a></span>&#160;<span class="preprocessor">#define GPIO_PSOR_PTSO(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PSOR_PTSO_SHIFT))&amp;GPIO_PSOR_PTSO_MASK)</span></div>
<div class="line"><a name="l04937"></a><span class="lineno"> 4937</span>&#160;<span class="comment">/* PCOR Bit Fields */</span></div>
<div class="line"><a name="l04938"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga0b8378768ee61ea2c685a1687c90fa03"> 4938</a></span>&#160;<span class="preprocessor">#define GPIO_PCOR_PTCO_MASK                      0xFFFFFFFFu</span></div>
<div class="line"><a name="l04939"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga5c9203b830cbd86cd8d0189872b5c772"> 4939</a></span>&#160;<span class="preprocessor">#define GPIO_PCOR_PTCO_SHIFT                     0u</span></div>
<div class="line"><a name="l04940"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga56ff73b92dd4960635f00775acadb98d"> 4940</a></span>&#160;<span class="preprocessor">#define GPIO_PCOR_PTCO_WIDTH                     32u</span></div>
<div class="line"><a name="l04941"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga3a9c3710923cd50fc2df4e678180eb1d"> 4941</a></span>&#160;<span class="preprocessor">#define GPIO_PCOR_PTCO(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PCOR_PTCO_SHIFT))&amp;GPIO_PCOR_PTCO_MASK)</span></div>
<div class="line"><a name="l04942"></a><span class="lineno"> 4942</span>&#160;<span class="comment">/* PTOR Bit Fields */</span></div>
<div class="line"><a name="l04943"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#gaa75953b5d9d23bdaa6c24232e1a52680"> 4943</a></span>&#160;<span class="preprocessor">#define GPIO_PTOR_PTTO_MASK                      0xFFFFFFFFu</span></div>
<div class="line"><a name="l04944"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga70e5442b3a119665aafb9e6e5b48bbd5"> 4944</a></span>&#160;<span class="preprocessor">#define GPIO_PTOR_PTTO_SHIFT                     0u</span></div>
<div class="line"><a name="l04945"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga9bbc03b8c68684123b1c5ecf54047881"> 4945</a></span>&#160;<span class="preprocessor">#define GPIO_PTOR_PTTO_WIDTH                     32u</span></div>
<div class="line"><a name="l04946"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga40757476c8889ca9d4cb7017b6c5ab60"> 4946</a></span>&#160;<span class="preprocessor">#define GPIO_PTOR_PTTO(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PTOR_PTTO_SHIFT))&amp;GPIO_PTOR_PTTO_MASK)</span></div>
<div class="line"><a name="l04947"></a><span class="lineno"> 4947</span>&#160;<span class="comment">/* PDIR Bit Fields */</span></div>
<div class="line"><a name="l04948"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#gacb7c8cc976937906c8e803811a7fbb68"> 4948</a></span>&#160;<span class="preprocessor">#define GPIO_PDIR_PDI_MASK                       0xFFFFFFFFu</span></div>
<div class="line"><a name="l04949"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga99fd9212dd769bb1964a28a864c6c741"> 4949</a></span>&#160;<span class="preprocessor">#define GPIO_PDIR_PDI_SHIFT                      0u</span></div>
<div class="line"><a name="l04950"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga90a8226d4951b43432a5a0709ee5cb24"> 4950</a></span>&#160;<span class="preprocessor">#define GPIO_PDIR_PDI_WIDTH                      32u</span></div>
<div class="line"><a name="l04951"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga8f80c8e42743151c73569b5cef49f2b2"> 4951</a></span>&#160;<span class="preprocessor">#define GPIO_PDIR_PDI(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PDIR_PDI_SHIFT))&amp;GPIO_PDIR_PDI_MASK)</span></div>
<div class="line"><a name="l04952"></a><span class="lineno"> 4952</span>&#160;<span class="comment">/* PDDR Bit Fields */</span></div>
<div class="line"><a name="l04953"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga67567a60f48d2bfb5584cd8de8936788"> 4953</a></span>&#160;<span class="preprocessor">#define GPIO_PDDR_PDD_MASK                       0xFFFFFFFFu</span></div>
<div class="line"><a name="l04954"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#gacdd12c96f7650759c90a98bb606bd776"> 4954</a></span>&#160;<span class="preprocessor">#define GPIO_PDDR_PDD_SHIFT                      0u</span></div>
<div class="line"><a name="l04955"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#gab220d23aa328c445f6fbc3f5085135bc"> 4955</a></span>&#160;<span class="preprocessor">#define GPIO_PDDR_PDD_WIDTH                      32u</span></div>
<div class="line"><a name="l04956"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga9836cb3ac719630f741fe6a0292083fc"> 4956</a></span>&#160;<span class="preprocessor">#define GPIO_PDDR_PDD(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PDDR_PDD_SHIFT))&amp;GPIO_PDDR_PDD_MASK)</span></div>
<div class="line"><a name="l04957"></a><span class="lineno"> 4957</span>&#160;<span class="comment">/* PIDR Bit Fields */</span></div>
<div class="line"><a name="l04958"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga7def35f5eba09937a9453b17efcf4907"> 4958</a></span>&#160;<span class="preprocessor">#define GPIO_PIDR_PID_MASK                       0xFFFFFFFFu</span></div>
<div class="line"><a name="l04959"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga5756b546e12b2e835111e41423cd915a"> 4959</a></span>&#160;<span class="preprocessor">#define GPIO_PIDR_PID_SHIFT                      0u</span></div>
<div class="line"><a name="l04960"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga1d6a8a0b1d83d1ffae429ffc672799e1"> 4960</a></span>&#160;<span class="preprocessor">#define GPIO_PIDR_PID_WIDTH                      32u</span></div>
<div class="line"><a name="l04961"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga6be6cc487bea1982cedb1464e4925e88"> 4961</a></span>&#160;<span class="preprocessor">#define GPIO_PIDR_PID(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PIDR_PID_SHIFT))&amp;GPIO_PIDR_PID_MASK)</span></div>
<div class="line"><a name="l04962"></a><span class="lineno"> 4962</span>&#160; <span class="comment">/* end of group GPIO_Register_Masks */</span></div>
<div class="line"><a name="l04966"></a><span class="lineno"> 4966</span>&#160; </div>
<div class="line"><a name="l04967"></a><span class="lineno"> 4967</span>&#160; <span class="comment">/* end of group GPIO_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l04971"></a><span class="lineno"> 4971</span>&#160; </div>
<div class="line"><a name="l04972"></a><span class="lineno"> 4972</span>&#160; </div>
<div class="line"><a name="l04973"></a><span class="lineno"> 4973</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04974"></a><span class="lineno"> 4974</span>&#160;<span class="comment">   -- LMEM Peripheral Access Layer</span></div>
<div class="line"><a name="l04975"></a><span class="lineno"> 4975</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04976"></a><span class="lineno"> 4976</span>&#160; </div>
<div class="line"><a name="l04986"></a><span class="lineno"><a class="line" href="struct_l_m_e_m___type.html"> 4986</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l04987"></a><span class="lineno"><a class="line" href="struct_l_m_e_m___type.html#a36aefe361174b90ea676c09b6adffd89"> 4987</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_m_e_m___type.html#a36aefe361174b90ea676c09b6adffd89">PCCCR</a>;                             </div>
<div class="line"><a name="l04988"></a><span class="lineno"><a class="line" href="struct_l_m_e_m___type.html#a6610cdd679600eab6452eb9c1aeba6d2"> 4988</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_m_e_m___type.html#a6610cdd679600eab6452eb9c1aeba6d2">PCCLCR</a>;                            </div>
<div class="line"><a name="l04989"></a><span class="lineno"><a class="line" href="struct_l_m_e_m___type.html#af203be5e138feb21c670110eb05448fc"> 4989</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_m_e_m___type.html#af203be5e138feb21c670110eb05448fc">PCCSAR</a>;                            </div>
<div class="line"><a name="l04990"></a><span class="lineno"><a class="line" href="struct_l_m_e_m___type.html#afcb2c483f0ed8fafcd25ffab445acb5f"> 4990</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_m_e_m___type.html#afcb2c483f0ed8fafcd25ffab445acb5f">PCCCVR</a>;                            </div>
<div class="line"><a name="l04991"></a><span class="lineno"><a class="line" href="struct_l_m_e_m___type.html#ad514f6da7bae97da0989b3e63f11bbfa"> 4991</a></span>&#160;       uint8_t RESERVED_0[16];</div>
<div class="line"><a name="l04992"></a><span class="lineno"><a class="line" href="struct_l_m_e_m___type.html#ad0a3268a9f7d31e027e3784e2239fc10"> 4992</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_m_e_m___type.html#ad0a3268a9f7d31e027e3784e2239fc10">PCCRMR</a>;                            </div>
<div class="line"><a name="l04993"></a><span class="lineno"> 4993</span>&#160;} <a class="code" href="struct_l_m_e_m___type.html">LMEM_Type</a>, *<a class="code" href="group___l_m_e_m___peripheral___access___layer.html#ga92fd54d165d5085bb6d5dcb0018eeda5">LMEM_MemMapPtr</a>;</div>
<div class="line"><a name="l04994"></a><span class="lineno"> 4994</span>&#160; </div>
<div class="line"><a name="l04996"></a><span class="lineno"><a class="line" href="group___l_m_e_m___peripheral___access___layer.html#ga5754cccbb7b708271aa3c1f2a17bd073"> 4996</a></span>&#160;<span class="preprocessor">#define LMEM_INSTANCE_COUNT                      (1u)</span></div>
<div class="line"><a name="l04997"></a><span class="lineno"> 4997</span>&#160; </div>
<div class="line"><a name="l04998"></a><span class="lineno"> 4998</span>&#160; </div>
<div class="line"><a name="l04999"></a><span class="lineno"> 4999</span>&#160;<span class="comment">/* LMEM - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l05001"></a><span class="lineno"><a class="line" href="group___l_m_e_m___peripheral___access___layer.html#ga02925350368b2cbce92627fedbb5f54a"> 5001</a></span>&#160;<span class="preprocessor">#define LMEM_BASE                                (0xE0082000u)</span></div>
<div class="line"><a name="l05002"></a><span class="lineno"> 5002</span>&#160; </div>
<div class="line"><a name="l05003"></a><span class="lineno"><a class="line" href="group___l_m_e_m___peripheral___access___layer.html#gac267c48c85a2abdfef2df74cf09dbf02"> 5003</a></span>&#160;<span class="preprocessor">#define LMEM                                     ((LMEM_Type *)LMEM_BASE)</span></div>
<div class="line"><a name="l05004"></a><span class="lineno"> 5004</span>&#160; </div>
<div class="line"><a name="l05005"></a><span class="lineno"><a class="line" href="group___l_m_e_m___peripheral___access___layer.html#ga645a7ada901b0b60c6db5e35bf279474"> 5005</a></span>&#160;<span class="preprocessor">#define LMEM_BASE_ADDRS                          { LMEM_BASE }</span></div>
<div class="line"><a name="l05006"></a><span class="lineno"> 5006</span>&#160; </div>
<div class="line"><a name="l05007"></a><span class="lineno"><a class="line" href="group___l_m_e_m___peripheral___access___layer.html#ga3b8cec218a8a57a762a94905faf149b4"> 5007</a></span>&#160;<span class="preprocessor">#define LMEM_BASE_PTRS                           { LMEM }</span></div>
<div class="line"><a name="l05008"></a><span class="lineno"> 5008</span>&#160; </div>
<div class="line"><a name="l05009"></a><span class="lineno"> 5009</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05010"></a><span class="lineno"> 5010</span>&#160;<span class="comment">   -- LMEM Register Masks</span></div>
<div class="line"><a name="l05011"></a><span class="lineno"> 5011</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05012"></a><span class="lineno"> 5012</span>&#160; </div>
<div class="line"><a name="l05018"></a><span class="lineno"> 5018</span>&#160;<span class="comment">/* PCCCR Bit Fields */</span></div>
<div class="line"><a name="l05019"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga47e05c9467999292addb0bb22bf010eb"> 5019</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_ENCACHE_MASK                  0x1u</span></div>
<div class="line"><a name="l05020"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga82db54483659442eb030dc064dbd6fa6"> 5020</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_ENCACHE_SHIFT                 0u</span></div>
<div class="line"><a name="l05021"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gaefc8bf31bfab5d844a5b5cc9cd021616"> 5021</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_ENCACHE_WIDTH                 1u</span></div>
<div class="line"><a name="l05022"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gac81bbf58bd305bb41216b12422f74f2c"> 5022</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_ENCACHE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCCR_ENCACHE_SHIFT))&amp;LMEM_PCCCR_ENCACHE_MASK)</span></div>
<div class="line"><a name="l05023"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gaa35050629c4af3fdc843f430d0ccac25"> 5023</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_PCCR2_MASK                    0x4u</span></div>
<div class="line"><a name="l05024"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga4fa35f3e582f6265732480ecdc4e1cb2"> 5024</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_PCCR2_SHIFT                   2u</span></div>
<div class="line"><a name="l05025"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga55fafe8a97e89546d8be8daa70a8cd3a"> 5025</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_PCCR2_WIDTH                   1u</span></div>
<div class="line"><a name="l05026"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga1417de54f9f542912bf7926a712c47b0"> 5026</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_PCCR2(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCCR_PCCR2_SHIFT))&amp;LMEM_PCCCR_PCCR2_MASK)</span></div>
<div class="line"><a name="l05027"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga76222d64ae831bffa48675f43b4f5785"> 5027</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_PCCR3_MASK                    0x8u</span></div>
<div class="line"><a name="l05028"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga34ace5f663b75bb0cd8e6788a7cc1397"> 5028</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_PCCR3_SHIFT                   3u</span></div>
<div class="line"><a name="l05029"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gaefd33faaed0859cb3b4f4dd66c2ad928"> 5029</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_PCCR3_WIDTH                   1u</span></div>
<div class="line"><a name="l05030"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga04562582b51efe39ef252610de64dcc5"> 5030</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_PCCR3(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCCR_PCCR3_SHIFT))&amp;LMEM_PCCCR_PCCR3_MASK)</span></div>
<div class="line"><a name="l05031"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga0be513272f5e22997c2edf3c3523af34"> 5031</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_INVW0_MASK                    0x1000000u</span></div>
<div class="line"><a name="l05032"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga18cb36b72f592f87eae5232c92b88851"> 5032</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_INVW0_SHIFT                   24u</span></div>
<div class="line"><a name="l05033"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga3c632003b680b9df834bf30fb22e503b"> 5033</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_INVW0_WIDTH                   1u</span></div>
<div class="line"><a name="l05034"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga54ad467068440053ac4a35144b9ef5d5"> 5034</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_INVW0(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCCR_INVW0_SHIFT))&amp;LMEM_PCCCR_INVW0_MASK)</span></div>
<div class="line"><a name="l05035"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga3a45a5230e0c045021f45b42a4772180"> 5035</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_PUSHW0_MASK                   0x2000000u</span></div>
<div class="line"><a name="l05036"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gaa8e17282f7b4ad84d915b18a12f8516c"> 5036</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_PUSHW0_SHIFT                  25u</span></div>
<div class="line"><a name="l05037"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga70a4601dcf70ec787d3a2721368bfb35"> 5037</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_PUSHW0_WIDTH                  1u</span></div>
<div class="line"><a name="l05038"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga868a10d2b4495e02b59336c7e887a8d5"> 5038</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_PUSHW0(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCCR_PUSHW0_SHIFT))&amp;LMEM_PCCCR_PUSHW0_MASK)</span></div>
<div class="line"><a name="l05039"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gaa1fb551aa4c04fac149a176959f03d52"> 5039</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_INVW1_MASK                    0x4000000u</span></div>
<div class="line"><a name="l05040"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gad4d63ffd20f8f883a93d1cd598a589ec"> 5040</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_INVW1_SHIFT                   26u</span></div>
<div class="line"><a name="l05041"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga667a1c1fab5cbe07b6ceb56e099c0bea"> 5041</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_INVW1_WIDTH                   1u</span></div>
<div class="line"><a name="l05042"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gaf5c7534b74a6595e69ba07b2f1559b9e"> 5042</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_INVW1(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCCR_INVW1_SHIFT))&amp;LMEM_PCCCR_INVW1_MASK)</span></div>
<div class="line"><a name="l05043"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga4ce00f04c874eb87261d09c0f0baf000"> 5043</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_PUSHW1_MASK                   0x8000000u</span></div>
<div class="line"><a name="l05044"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gadbaa50e8f931b2f35fc68e695f47b7ca"> 5044</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_PUSHW1_SHIFT                  27u</span></div>
<div class="line"><a name="l05045"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga62f205315c3d25357b948c9c4ff2cea4"> 5045</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_PUSHW1_WIDTH                  1u</span></div>
<div class="line"><a name="l05046"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga8f46b6252b7ce2eb567d61e2bead41f4"> 5046</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_PUSHW1(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCCR_PUSHW1_SHIFT))&amp;LMEM_PCCCR_PUSHW1_MASK)</span></div>
<div class="line"><a name="l05047"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga526c4cebb582bf691530ac55b0dc57bb"> 5047</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_GO_MASK                       0x80000000u</span></div>
<div class="line"><a name="l05048"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga3d3f2157cfc4620f77d23c1a016fe143"> 5048</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_GO_SHIFT                      31u</span></div>
<div class="line"><a name="l05049"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga646d8cf126f4884f381a241fa911b00d"> 5049</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_GO_WIDTH                      1u</span></div>
<div class="line"><a name="l05050"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga9097eea2ff3d363fcfc9c32442dee068"> 5050</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCR_GO(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCCR_GO_SHIFT))&amp;LMEM_PCCCR_GO_MASK)</span></div>
<div class="line"><a name="l05051"></a><span class="lineno"> 5051</span>&#160;<span class="comment">/* PCCLCR Bit Fields */</span></div>
<div class="line"><a name="l05052"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gaa01a907f55347e38d2f51bb1b7730cba"> 5052</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LGO_MASK                     0x1u</span></div>
<div class="line"><a name="l05053"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga78aff85a7126ce0b78b944071cf6889d"> 5053</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LGO_SHIFT                    0u</span></div>
<div class="line"><a name="l05054"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gad4e26d4141108133071ffcbb4da8b21f"> 5054</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LGO_WIDTH                    1u</span></div>
<div class="line"><a name="l05055"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gae24abbf79dd71a8e3ab01259c234b957"> 5055</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LGO(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCLCR_LGO_SHIFT))&amp;LMEM_PCCLCR_LGO_MASK)</span></div>
<div class="line"><a name="l05056"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gaab883c9ecf2c33ecf91b094219a82597"> 5056</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_CACHEADDR_MASK               0x3FFCu</span></div>
<div class="line"><a name="l05057"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga3ed6367eaff84c840b71f149f9129aee"> 5057</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_CACHEADDR_SHIFT              2u</span></div>
<div class="line"><a name="l05058"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gadf79f961f32c62449d32d940506ae855"> 5058</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_CACHEADDR_WIDTH              12u</span></div>
<div class="line"><a name="l05059"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga0701e627211a9d2b21abe962755fde6a"> 5059</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_CACHEADDR(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCLCR_CACHEADDR_SHIFT))&amp;LMEM_PCCLCR_CACHEADDR_MASK)</span></div>
<div class="line"><a name="l05060"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga94b957f764ef21f57e73b51c73c4253c"> 5060</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_WSEL_MASK                    0x4000u</span></div>
<div class="line"><a name="l05061"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gaee05195999730fff50289cf438d84f3e"> 5061</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_WSEL_SHIFT                   14u</span></div>
<div class="line"><a name="l05062"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gad2f399e931275d4d87ef01e739ee0c7d"> 5062</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_WSEL_WIDTH                   1u</span></div>
<div class="line"><a name="l05063"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gad3198b9b95b603a82f9e6024e4d20c07"> 5063</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_WSEL(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCLCR_WSEL_SHIFT))&amp;LMEM_PCCLCR_WSEL_MASK)</span></div>
<div class="line"><a name="l05064"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga170365be81884aa29ccd3633d5a45a75"> 5064</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_TDSEL_MASK                   0x10000u</span></div>
<div class="line"><a name="l05065"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga17e2604e6b243c501d1a25f56e537d7c"> 5065</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_TDSEL_SHIFT                  16u</span></div>
<div class="line"><a name="l05066"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga5bba93bd95afd103360361151897fc4a"> 5066</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_TDSEL_WIDTH                  1u</span></div>
<div class="line"><a name="l05067"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gaa70785269d399a7f493f75822c3d90a2"> 5067</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_TDSEL(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCLCR_TDSEL_SHIFT))&amp;LMEM_PCCLCR_TDSEL_MASK)</span></div>
<div class="line"><a name="l05068"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga742b13f0ab265cf53d020b7215bd9a3f"> 5068</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LCIVB_MASK                   0x100000u</span></div>
<div class="line"><a name="l05069"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga8405b133aaa949814d6085e769f89205"> 5069</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LCIVB_SHIFT                  20u</span></div>
<div class="line"><a name="l05070"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga15f684323012686a11a5c825af3a7c7a"> 5070</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LCIVB_WIDTH                  1u</span></div>
<div class="line"><a name="l05071"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gaded6b207cbb2dd8e8df8aba978333d7a"> 5071</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LCIVB(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCLCR_LCIVB_SHIFT))&amp;LMEM_PCCLCR_LCIVB_MASK)</span></div>
<div class="line"><a name="l05072"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga9dbf4c3b1eec85318c613ca681dd5903"> 5072</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LCIMB_MASK                   0x200000u</span></div>
<div class="line"><a name="l05073"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gaeaff5efd18f7928e11c8221b1f1a0fb4"> 5073</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LCIMB_SHIFT                  21u</span></div>
<div class="line"><a name="l05074"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga3089a768cdf6062a79b1b51c8b0307ea"> 5074</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LCIMB_WIDTH                  1u</span></div>
<div class="line"><a name="l05075"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga9f926ff3c9b4513362ed3a037666999d"> 5075</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LCIMB(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCLCR_LCIMB_SHIFT))&amp;LMEM_PCCLCR_LCIMB_MASK)</span></div>
<div class="line"><a name="l05076"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gacc9a4885c3e5d23fa9899897fad2bd86"> 5076</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LCWAY_MASK                   0x400000u</span></div>
<div class="line"><a name="l05077"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gaa3bc3215e9b41f87c2c4aca39f7f9490"> 5077</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LCWAY_SHIFT                  22u</span></div>
<div class="line"><a name="l05078"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gaae3d363c77513ee464263d8992266499"> 5078</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LCWAY_WIDTH                  1u</span></div>
<div class="line"><a name="l05079"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga9e134586429e5468fe44c39706f8838a"> 5079</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LCWAY(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCLCR_LCWAY_SHIFT))&amp;LMEM_PCCLCR_LCWAY_MASK)</span></div>
<div class="line"><a name="l05080"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gaf99b6031ae94b6582cd03197e72f379d"> 5080</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LCMD_MASK                    0x3000000u</span></div>
<div class="line"><a name="l05081"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga6dce7a04ca2c7e69285cac1a45ae98ce"> 5081</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LCMD_SHIFT                   24u</span></div>
<div class="line"><a name="l05082"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gadfee518eede66b24550c54463114a353"> 5082</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LCMD_WIDTH                   2u</span></div>
<div class="line"><a name="l05083"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gae765f186eb8004e9e2ab5695c6eff450"> 5083</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LCMD(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCLCR_LCMD_SHIFT))&amp;LMEM_PCCLCR_LCMD_MASK)</span></div>
<div class="line"><a name="l05084"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gabfcd864c50e00017164c73e0c7546305"> 5084</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LADSEL_MASK                  0x4000000u</span></div>
<div class="line"><a name="l05085"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga2d0b5614086dafe7f8f336eea70a45ac"> 5085</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LADSEL_SHIFT                 26u</span></div>
<div class="line"><a name="l05086"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gacd8b3088df0ddd2e1b057dd05483fb80"> 5086</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LADSEL_WIDTH                 1u</span></div>
<div class="line"><a name="l05087"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gabb52b7cfe710e4d4e1877e511b0549cd"> 5087</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LADSEL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCLCR_LADSEL_SHIFT))&amp;LMEM_PCCLCR_LADSEL_MASK)</span></div>
<div class="line"><a name="l05088"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga674ad53312395a53144106a14350e5fd"> 5088</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LACC_MASK                    0x8000000u</span></div>
<div class="line"><a name="l05089"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga5c874d8e0c72d65fabbaba28daa39daf"> 5089</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LACC_SHIFT                   27u</span></div>
<div class="line"><a name="l05090"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga50055a55097160f02a0010e122e8a701"> 5090</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LACC_WIDTH                   1u</span></div>
<div class="line"><a name="l05091"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gacda9c065e8e8571be04e262a5845e32f"> 5091</a></span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LACC(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCLCR_LACC_SHIFT))&amp;LMEM_PCCLCR_LACC_MASK)</span></div>
<div class="line"><a name="l05092"></a><span class="lineno"> 5092</span>&#160;<span class="comment">/* PCCSAR Bit Fields */</span></div>
<div class="line"><a name="l05093"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga27d8677a0540067250356ef3d533573e"> 5093</a></span>&#160;<span class="preprocessor">#define LMEM_PCCSAR_LGO_MASK                     0x1u</span></div>
<div class="line"><a name="l05094"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga38bbc8c48540a6ca6231d451bb796aa4"> 5094</a></span>&#160;<span class="preprocessor">#define LMEM_PCCSAR_LGO_SHIFT                    0u</span></div>
<div class="line"><a name="l05095"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga58ef094dc89814c5a111f4c659e4bf96"> 5095</a></span>&#160;<span class="preprocessor">#define LMEM_PCCSAR_LGO_WIDTH                    1u</span></div>
<div class="line"><a name="l05096"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga9b9d102efe5dcda524c097dff3014f39"> 5096</a></span>&#160;<span class="preprocessor">#define LMEM_PCCSAR_LGO(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCSAR_LGO_SHIFT))&amp;LMEM_PCCSAR_LGO_MASK)</span></div>
<div class="line"><a name="l05097"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gad35a61199545a55a36a689589700f5a9"> 5097</a></span>&#160;<span class="preprocessor">#define LMEM_PCCSAR_PHYADDR_MASK                 0xFFFFFFFCu</span></div>
<div class="line"><a name="l05098"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gaf1c48aa4bf597929a1aba87eed8bb94f"> 5098</a></span>&#160;<span class="preprocessor">#define LMEM_PCCSAR_PHYADDR_SHIFT                2u</span></div>
<div class="line"><a name="l05099"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga4b91287d54f18b4b86cbe56756850faf"> 5099</a></span>&#160;<span class="preprocessor">#define LMEM_PCCSAR_PHYADDR_WIDTH                30u</span></div>
<div class="line"><a name="l05100"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga8e560e51467ddf1a978653ccc0ad13f1"> 5100</a></span>&#160;<span class="preprocessor">#define LMEM_PCCSAR_PHYADDR(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCSAR_PHYADDR_SHIFT))&amp;LMEM_PCCSAR_PHYADDR_MASK)</span></div>
<div class="line"><a name="l05101"></a><span class="lineno"> 5101</span>&#160;<span class="comment">/* PCCCVR Bit Fields */</span></div>
<div class="line"><a name="l05102"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga67dc4053f672f8acbfbd6c65e55420af"> 5102</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCVR_DATA_MASK                    0xFFFFFFFFu</span></div>
<div class="line"><a name="l05103"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gaaf86689764e9b81196b6d83c16e99ae2"> 5103</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCVR_DATA_SHIFT                   0u</span></div>
<div class="line"><a name="l05104"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga2958b6fdb085c44254ea1e8cc7f2ba85"> 5104</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCVR_DATA_WIDTH                   32u</span></div>
<div class="line"><a name="l05105"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gab9415af2b3777512d348c4bfbac81f39"> 5105</a></span>&#160;<span class="preprocessor">#define LMEM_PCCCVR_DATA(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCCVR_DATA_SHIFT))&amp;LMEM_PCCCVR_DATA_MASK)</span></div>
<div class="line"><a name="l05106"></a><span class="lineno"> 5106</span>&#160;<span class="comment">/* PCCRMR Bit Fields */</span></div>
<div class="line"><a name="l05107"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga14b70993734b4be51109e03aa1fa5bfe"> 5107</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R15_MASK                     0x3u</span></div>
<div class="line"><a name="l05108"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga2efe89fa452d381b7dd8783936079395"> 5108</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R15_SHIFT                    0u</span></div>
<div class="line"><a name="l05109"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga873b14d2d975eb94c50d4db3290fb403"> 5109</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R15_WIDTH                    2u</span></div>
<div class="line"><a name="l05110"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gad16608f6656b927bdc4ecf107d39ee7f"> 5110</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R15(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCRMR_R15_SHIFT))&amp;LMEM_PCCRMR_R15_MASK)</span></div>
<div class="line"><a name="l05111"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gab9ecd999d1105864b21f9f35a186d802"> 5111</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R14_MASK                     0xCu</span></div>
<div class="line"><a name="l05112"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gaedbf94a5cbc142f720dba20256850ea4"> 5112</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R14_SHIFT                    2u</span></div>
<div class="line"><a name="l05113"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga3ee10019a638234deb7980ba7a5e97c0"> 5113</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R14_WIDTH                    2u</span></div>
<div class="line"><a name="l05114"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga5ac7078efad8bd05892ee22a49fe8c9c"> 5114</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R14(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCRMR_R14_SHIFT))&amp;LMEM_PCCRMR_R14_MASK)</span></div>
<div class="line"><a name="l05115"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga5be0ce97ab437144756fc6b96983cca8"> 5115</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R13_MASK                     0x30u</span></div>
<div class="line"><a name="l05116"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gadde3ef27c8d0bd6eb6420b3cf100db28"> 5116</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R13_SHIFT                    4u</span></div>
<div class="line"><a name="l05117"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gab4d59213f45fbe02ae12ff164efa7acb"> 5117</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R13_WIDTH                    2u</span></div>
<div class="line"><a name="l05118"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gab18ae73b214757a47b1fc9e4605a854e"> 5118</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R13(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCRMR_R13_SHIFT))&amp;LMEM_PCCRMR_R13_MASK)</span></div>
<div class="line"><a name="l05119"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gad691aea16dc94000f0b02e77d7c97f95"> 5119</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R12_MASK                     0xC0u</span></div>
<div class="line"><a name="l05120"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga21696f1368dba90de8560ed95cb9cdd5"> 5120</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R12_SHIFT                    6u</span></div>
<div class="line"><a name="l05121"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga5c1389eaeaa5c79f9cfbc0fbdbfec5fa"> 5121</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R12_WIDTH                    2u</span></div>
<div class="line"><a name="l05122"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga642b2e782cbe97d56cb12ff98fbc1eaa"> 5122</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R12(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCRMR_R12_SHIFT))&amp;LMEM_PCCRMR_R12_MASK)</span></div>
<div class="line"><a name="l05123"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga825bcb309a2cd82c5ed889f587ed3d34"> 5123</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R11_MASK                     0x300u</span></div>
<div class="line"><a name="l05124"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga1350c0ab268866002f48d5920a168a18"> 5124</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R11_SHIFT                    8u</span></div>
<div class="line"><a name="l05125"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga3579746a72dd6e52cfdb8a705da59b05"> 5125</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R11_WIDTH                    2u</span></div>
<div class="line"><a name="l05126"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga55e92b07f4276f0f7a569ffd9d11c595"> 5126</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R11(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCRMR_R11_SHIFT))&amp;LMEM_PCCRMR_R11_MASK)</span></div>
<div class="line"><a name="l05127"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga6338eea2b5bb3af71f3cff45bac00ce8"> 5127</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R10_MASK                     0xC00u</span></div>
<div class="line"><a name="l05128"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga6f931ed35be05a2db204b443714f9ce8"> 5128</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R10_SHIFT                    10u</span></div>
<div class="line"><a name="l05129"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gaaf32b07065ced1a90c4957fff5dd36e6"> 5129</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R10_WIDTH                    2u</span></div>
<div class="line"><a name="l05130"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gad47a2c03f156730dafc7567b0ee1c0d8"> 5130</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R10(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCRMR_R10_SHIFT))&amp;LMEM_PCCRMR_R10_MASK)</span></div>
<div class="line"><a name="l05131"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga80abdce5a1e778207bfff5f050eee0fa"> 5131</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R9_MASK                      0x3000u</span></div>
<div class="line"><a name="l05132"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga570cd7caa1e57144e7ab123744267712"> 5132</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R9_SHIFT                     12u</span></div>
<div class="line"><a name="l05133"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga3a78eacfcd8db4fcea438960ee016760"> 5133</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R9_WIDTH                     2u</span></div>
<div class="line"><a name="l05134"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga90285d1c1218d27a862972071268e713"> 5134</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R9(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCRMR_R9_SHIFT))&amp;LMEM_PCCRMR_R9_MASK)</span></div>
<div class="line"><a name="l05135"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gadb06bff32258d1a40a09b89d01cb298d"> 5135</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R8_MASK                      0xC000u</span></div>
<div class="line"><a name="l05136"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga761edc8e4ea2164be38cebce9fcdd588"> 5136</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R8_SHIFT                     14u</span></div>
<div class="line"><a name="l05137"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga2a22593bc15496f004a09a3461698779"> 5137</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R8_WIDTH                     2u</span></div>
<div class="line"><a name="l05138"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga85ef2d06e2561202daf5d5b25cbf393b"> 5138</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R8(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCRMR_R8_SHIFT))&amp;LMEM_PCCRMR_R8_MASK)</span></div>
<div class="line"><a name="l05139"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga15e92a3e2491ed5c78ed0e78aea6e271"> 5139</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R7_MASK                      0x30000u</span></div>
<div class="line"><a name="l05140"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga51f8f79845cf61c22a307666fc9eaa2c"> 5140</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R7_SHIFT                     16u</span></div>
<div class="line"><a name="l05141"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga449af9b2e22691c2cdd9c390643e6a86"> 5141</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R7_WIDTH                     2u</span></div>
<div class="line"><a name="l05142"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga8a9cb150cd752841158084fc06de9f75"> 5142</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R7(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCRMR_R7_SHIFT))&amp;LMEM_PCCRMR_R7_MASK)</span></div>
<div class="line"><a name="l05143"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga2b03989463fe6bb31533b39c6d867ddf"> 5143</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R6_MASK                      0xC0000u</span></div>
<div class="line"><a name="l05144"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga38f0ea60d071ff7782f01c69774393c8"> 5144</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R6_SHIFT                     18u</span></div>
<div class="line"><a name="l05145"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga0ac8e6b49042f94f05b6252cf4f3af30"> 5145</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R6_WIDTH                     2u</span></div>
<div class="line"><a name="l05146"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga1fbc6da3ea993498ec2f819642e43864"> 5146</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R6(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCRMR_R6_SHIFT))&amp;LMEM_PCCRMR_R6_MASK)</span></div>
<div class="line"><a name="l05147"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga8deef68c680c4322defe48d41fe13516"> 5147</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R5_MASK                      0x300000u</span></div>
<div class="line"><a name="l05148"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga7b7edd294a68e05a06fa6ffa8ae2ce4c"> 5148</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R5_SHIFT                     20u</span></div>
<div class="line"><a name="l05149"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gad6c3fee48df9e8c7c4a932d3ffdf499d"> 5149</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R5_WIDTH                     2u</span></div>
<div class="line"><a name="l05150"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga301137d54d70361b0bcbaff53e06fb28"> 5150</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R5(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCRMR_R5_SHIFT))&amp;LMEM_PCCRMR_R5_MASK)</span></div>
<div class="line"><a name="l05151"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga247a39af82129885d1012e95d7e221d6"> 5151</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R4_MASK                      0xC00000u</span></div>
<div class="line"><a name="l05152"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gac1a52472a53b997506c61537842dec9c"> 5152</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R4_SHIFT                     22u</span></div>
<div class="line"><a name="l05153"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga1a762b9b916fa39f09e43768c518363a"> 5153</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R4_WIDTH                     2u</span></div>
<div class="line"><a name="l05154"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga186327695cc81e84375b1e431f2f89ce"> 5154</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R4(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCRMR_R4_SHIFT))&amp;LMEM_PCCRMR_R4_MASK)</span></div>
<div class="line"><a name="l05155"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga8cca9529a6df1d2dc9b19efe0084da54"> 5155</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R3_MASK                      0x3000000u</span></div>
<div class="line"><a name="l05156"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga989b2cb0e5ca04effcfdc8ba67103962"> 5156</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R3_SHIFT                     24u</span></div>
<div class="line"><a name="l05157"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gad2ce356a999928798fbdc17a7c7c542b"> 5157</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R3_WIDTH                     2u</span></div>
<div class="line"><a name="l05158"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga1a52cb3528be9d511fec9e1d1f8aa3a6"> 5158</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R3(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCRMR_R3_SHIFT))&amp;LMEM_PCCRMR_R3_MASK)</span></div>
<div class="line"><a name="l05159"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga669cba8bd7da963820b3d39d249e4f7f"> 5159</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R2_MASK                      0xC000000u</span></div>
<div class="line"><a name="l05160"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gab38ff18c56471c0a55833665a8bf03d5"> 5160</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R2_SHIFT                     26u</span></div>
<div class="line"><a name="l05161"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga230fd17edaf2d8c035cc2896300d772d"> 5161</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R2_WIDTH                     2u</span></div>
<div class="line"><a name="l05162"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gaff9ceed7a907f5777bbbfa040fe9e981"> 5162</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R2(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCRMR_R2_SHIFT))&amp;LMEM_PCCRMR_R2_MASK)</span></div>
<div class="line"><a name="l05163"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga7c0c2d80f95cd0c362f4518b31c6f4b4"> 5163</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R1_MASK                      0x30000000u</span></div>
<div class="line"><a name="l05164"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga90dbec412446588f29deb1b404773d2a"> 5164</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R1_SHIFT                     28u</span></div>
<div class="line"><a name="l05165"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga0d1f132d03dfe43f8e327bbc8bd3bf07"> 5165</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R1_WIDTH                     2u</span></div>
<div class="line"><a name="l05166"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gad4dcd57b732e2ea070d576bc39d84408"> 5166</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R1(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCRMR_R1_SHIFT))&amp;LMEM_PCCRMR_R1_MASK)</span></div>
<div class="line"><a name="l05167"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga0da58ad9370a6c268bc9acc2ecec01c3"> 5167</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R0_MASK                      0xC0000000u</span></div>
<div class="line"><a name="l05168"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#gaae5a8ffb80fe0cacb152ea6096c2f081"> 5168</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R0_SHIFT                     30u</span></div>
<div class="line"><a name="l05169"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga7b09f17cbff17f6a6d51309aafbc3fa5"> 5169</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R0_WIDTH                     2u</span></div>
<div class="line"><a name="l05170"></a><span class="lineno"><a class="line" href="group___l_m_e_m___register___masks.html#ga58250522785754932d67aa0059f658c1"> 5170</a></span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R0(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCRMR_R0_SHIFT))&amp;LMEM_PCCRMR_R0_MASK)</span></div>
<div class="line"><a name="l05171"></a><span class="lineno"> 5171</span>&#160; <span class="comment">/* end of group LMEM_Register_Masks */</span></div>
<div class="line"><a name="l05175"></a><span class="lineno"> 5175</span>&#160; </div>
<div class="line"><a name="l05176"></a><span class="lineno"> 5176</span>&#160; <span class="comment">/* end of group LMEM_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l05180"></a><span class="lineno"> 5180</span>&#160; </div>
<div class="line"><a name="l05181"></a><span class="lineno"> 5181</span>&#160; </div>
<div class="line"><a name="l05182"></a><span class="lineno"> 5182</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05183"></a><span class="lineno"> 5183</span>&#160;<span class="comment">   -- LPI2C Peripheral Access Layer</span></div>
<div class="line"><a name="l05184"></a><span class="lineno"> 5184</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05185"></a><span class="lineno"> 5185</span>&#160; </div>
<div class="line"><a name="l05195"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html"> 5195</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l05196"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#a12c3ad0986d80217e09098aa4fe72244"> 5196</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_l_p_i2_c___type.html#a12c3ad0986d80217e09098aa4fe72244">VERID</a>;                             </div>
<div class="line"><a name="l05197"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#a19490a9367af798803347d54aa92398b"> 5197</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_l_p_i2_c___type.html#a19490a9367af798803347d54aa92398b">PARAM</a>;                             </div>
<div class="line"><a name="l05198"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#a778fb98fc9c8df1824388a278c275c19"> 5198</a></span>&#160;       uint8_t RESERVED_0[8];</div>
<div class="line"><a name="l05199"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#a189e7e9075c387be7a903a1040124145"> 5199</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i2_c___type.html#a189e7e9075c387be7a903a1040124145">MCR</a>;                               </div>
<div class="line"><a name="l05200"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#afb4719be0ff991795d42a92103f6f490"> 5200</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i2_c___type.html#afb4719be0ff991795d42a92103f6f490">MSR</a>;                               </div>
<div class="line"><a name="l05201"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#a38b7140e0ac7012c0062887418a74e3b"> 5201</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i2_c___type.html#a38b7140e0ac7012c0062887418a74e3b">MIER</a>;                              </div>
<div class="line"><a name="l05202"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#a79b8e35f41f119849f0bfa0366b61e18"> 5202</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i2_c___type.html#a79b8e35f41f119849f0bfa0366b61e18">MDER</a>;                              </div>
<div class="line"><a name="l05203"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#a1d875aaed317be66d79c2d9ede30a686"> 5203</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i2_c___type.html#a1d875aaed317be66d79c2d9ede30a686">MCFGR0</a>;                            </div>
<div class="line"><a name="l05204"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#a41d87672949ee1932384019808e67bda"> 5204</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i2_c___type.html#a41d87672949ee1932384019808e67bda">MCFGR1</a>;                            </div>
<div class="line"><a name="l05205"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#af0695ac2fc4d7be44d737a325504708f"> 5205</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i2_c___type.html#af0695ac2fc4d7be44d737a325504708f">MCFGR2</a>;                            </div>
<div class="line"><a name="l05206"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#a39e4fee0cf7acefc07adb2c7e7405636"> 5206</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i2_c___type.html#a39e4fee0cf7acefc07adb2c7e7405636">MCFGR3</a>;                            </div>
<div class="line"><a name="l05207"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#a53c331c7617c7024490fdcaf676ed873"> 5207</a></span>&#160;       uint8_t RESERVED_1[16];</div>
<div class="line"><a name="l05208"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#aee1bbdf2a282a029bf66077ec145c8fc"> 5208</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i2_c___type.html#aee1bbdf2a282a029bf66077ec145c8fc">MDMR</a>;                              </div>
<div class="line"><a name="l05209"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#a03852c78f4061b88c1f15f91f4b18b1d"> 5209</a></span>&#160;       uint8_t RESERVED_2[4];</div>
<div class="line"><a name="l05210"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#a291fe0aa3c3e76fc50e038976f399f92"> 5210</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i2_c___type.html#a291fe0aa3c3e76fc50e038976f399f92">MCCR0</a>;                             </div>
<div class="line"><a name="l05211"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#ad5f1c64f9da369caa35ee20e4c01d626"> 5211</a></span>&#160;       uint8_t RESERVED_3[4];</div>
<div class="line"><a name="l05212"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#a78c9bb15c61cef3f5638606afe364fcf"> 5212</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i2_c___type.html#a78c9bb15c61cef3f5638606afe364fcf">MCCR1</a>;                             </div>
<div class="line"><a name="l05213"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#ae93dc707f8557d59da567165ce24c801"> 5213</a></span>&#160;       uint8_t RESERVED_4[4];</div>
<div class="line"><a name="l05214"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#af1e0ac887375d8f32c9c28ceef03189e"> 5214</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i2_c___type.html#af1e0ac887375d8f32c9c28ceef03189e">MFCR</a>;                              </div>
<div class="line"><a name="l05215"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#a19e572fe357b59a6ef395976194f308f"> 5215</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_l_p_i2_c___type.html#a19e572fe357b59a6ef395976194f308f">MFSR</a>;                              </div>
<div class="line"><a name="l05216"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#a8418b56f317087667a73d7befbe9ed91"> 5216</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i2_c___type.html#a8418b56f317087667a73d7befbe9ed91">MTDR</a>;                              </div>
<div class="line"><a name="l05217"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#acd68bf3dc33ef96c898421aefd5c69b3"> 5217</a></span>&#160;       uint8_t RESERVED_5[12];</div>
<div class="line"><a name="l05218"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#a21b6f633b1ba1721d1376423292bc48f"> 5218</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_l_p_i2_c___type.html#a21b6f633b1ba1721d1376423292bc48f">MRDR</a>;                              </div>
<div class="line"><a name="l05219"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#a404d2efcc68727bd9d3cbbb63eb0718f"> 5219</a></span>&#160;       uint8_t RESERVED_6[156];</div>
<div class="line"><a name="l05220"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#ae917873f4649e5dcd73442cee10b12fb"> 5220</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i2_c___type.html#ae917873f4649e5dcd73442cee10b12fb">SCR</a>;                               </div>
<div class="line"><a name="l05221"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#a4cb82470aa59ba58dce40cfa4ba7e55f"> 5221</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i2_c___type.html#a4cb82470aa59ba58dce40cfa4ba7e55f">SSR</a>;                               </div>
<div class="line"><a name="l05222"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#aa60278c2ec4aab52d1547260c3874fa3"> 5222</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i2_c___type.html#aa60278c2ec4aab52d1547260c3874fa3">SIER</a>;                              </div>
<div class="line"><a name="l05223"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#a0bf5dd95ebd2cc335f684ad4b27396ee"> 5223</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i2_c___type.html#a0bf5dd95ebd2cc335f684ad4b27396ee">SDER</a>;                              </div>
<div class="line"><a name="l05224"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#adf2c44e71dce11b09816651f29a8392c"> 5224</a></span>&#160;       uint8_t RESERVED_7[4];</div>
<div class="line"><a name="l05225"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#a946127d6a9675d5e3fea415fee67aace"> 5225</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i2_c___type.html#a946127d6a9675d5e3fea415fee67aace">SCFGR1</a>;                            </div>
<div class="line"><a name="l05226"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#a9430f46a419ff65adf9c8cd825127dc2"> 5226</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i2_c___type.html#a9430f46a419ff65adf9c8cd825127dc2">SCFGR2</a>;                            </div>
<div class="line"><a name="l05227"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#ac9f97b9bdb16d98e123d6c4644819b1f"> 5227</a></span>&#160;       uint8_t RESERVED_8[20];</div>
<div class="line"><a name="l05228"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#a5435c066e152c8963d39c063e6b6c325"> 5228</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i2_c___type.html#a5435c066e152c8963d39c063e6b6c325">SAMR</a>;                              </div>
<div class="line"><a name="l05229"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#a03806e41dfddb81ffd8c79dc50998eb1"> 5229</a></span>&#160;       uint8_t RESERVED_9[12];</div>
<div class="line"><a name="l05230"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#ac9c1d2c0f2ec33d0d30b332fe4448a7c"> 5230</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_l_p_i2_c___type.html#ac9c1d2c0f2ec33d0d30b332fe4448a7c">SASR</a>;                              </div>
<div class="line"><a name="l05231"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#a9f310a78ed33c0b033839229e6c8b881"> 5231</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i2_c___type.html#a9f310a78ed33c0b033839229e6c8b881">STAR</a>;                              </div>
<div class="line"><a name="l05232"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#ac2eb1eb43e355304f156c2196c9cb319"> 5232</a></span>&#160;       uint8_t RESERVED_10[8];</div>
<div class="line"><a name="l05233"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#aaf793d35f606ac18606d8f4468caa448"> 5233</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i2_c___type.html#aaf793d35f606ac18606d8f4468caa448">STDR</a>;                              </div>
<div class="line"><a name="l05234"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#a05b68d28fded2183786705a8eec2d5bd"> 5234</a></span>&#160;       uint8_t RESERVED_11[12];</div>
<div class="line"><a name="l05235"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#a95b904dbb1f16b9e41da825a9985922c"> 5235</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_l_p_i2_c___type.html#a95b904dbb1f16b9e41da825a9985922c">SRDR</a>;                              </div>
<div class="line"><a name="l05236"></a><span class="lineno"> 5236</span>&#160;} <a class="code" href="struct_l_p_i2_c___type.html">LPI2C_Type</a>, *<a class="code" href="group___l_p_i2_c___peripheral___access___layer.html#ga3cacc94cce26bfc1d686e0105da1afa2">LPI2C_MemMapPtr</a>;</div>
<div class="line"><a name="l05237"></a><span class="lineno"> 5237</span>&#160; </div>
<div class="line"><a name="l05239"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___peripheral___access___layer.html#gabc391c8d75d4160407ee4197c09a52bf"> 5239</a></span>&#160;<span class="preprocessor">#define LPI2C_INSTANCE_COUNT                     (1u)</span></div>
<div class="line"><a name="l05240"></a><span class="lineno"> 5240</span>&#160; </div>
<div class="line"><a name="l05241"></a><span class="lineno"> 5241</span>&#160; </div>
<div class="line"><a name="l05242"></a><span class="lineno"> 5242</span>&#160;<span class="comment">/* LPI2C - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l05244"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___peripheral___access___layer.html#gabdd14194513906fe41137b0797d109ba"> 5244</a></span>&#160;<span class="preprocessor">#define LPI2C0_BASE                              (0x40066000u)</span></div>
<div class="line"><a name="l05245"></a><span class="lineno"> 5245</span>&#160; </div>
<div class="line"><a name="l05246"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___peripheral___access___layer.html#ga7701382ade504d7eddda8c1231279cec"> 5246</a></span>&#160;<span class="preprocessor">#define LPI2C0                                   ((LPI2C_Type *)LPI2C0_BASE)</span></div>
<div class="line"><a name="l05247"></a><span class="lineno"> 5247</span>&#160; </div>
<div class="line"><a name="l05248"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___peripheral___access___layer.html#ga5e9ac84e0af904cbab68bcc02674da6f"> 5248</a></span>&#160;<span class="preprocessor">#define LPI2C_BASE_ADDRS                         { LPI2C0_BASE }</span></div>
<div class="line"><a name="l05249"></a><span class="lineno"> 5249</span>&#160; </div>
<div class="line"><a name="l05250"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___peripheral___access___layer.html#ga9389abaa0248cd70e7bd4486a0198f4f"> 5250</a></span>&#160;<span class="preprocessor">#define LPI2C_BASE_PTRS                          { LPI2C0 }</span></div>
<div class="line"><a name="l05251"></a><span class="lineno"> 5251</span>&#160; </div>
<div class="line"><a name="l05252"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___peripheral___access___layer.html#ga499e1757fe30f5cc3a3d7ffa99068351"> 5252</a></span>&#160;<span class="preprocessor">#define LPI2C_IRQS_ARR_COUNT                     (2u)</span></div>
<div class="line"><a name="l05253"></a><span class="lineno"> 5253</span>&#160; </div>
<div class="line"><a name="l05254"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___peripheral___access___layer.html#gabec6c77b1767ad6ae280879085ac9d52"> 5254</a></span>&#160;<span class="preprocessor">#define LPI2C_MASTER_IRQS_CH_COUNT               (1u)</span></div>
<div class="line"><a name="l05255"></a><span class="lineno"> 5255</span>&#160; </div>
<div class="line"><a name="l05256"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___peripheral___access___layer.html#ga90595059fe846995b8157b2a0d465f85"> 5256</a></span>&#160;<span class="preprocessor">#define LPI2C_SLAVE_IRQS_CH_COUNT                (1u)</span></div>
<div class="line"><a name="l05257"></a><span class="lineno"> 5257</span>&#160; </div>
<div class="line"><a name="l05258"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___peripheral___access___layer.html#ga9bb76232a6e6b0adb2d45cb099444d1d"> 5258</a></span>&#160;<span class="preprocessor">#define LPI2C_MASTER_IRQS                        { LPI2C0_Master_Slave_IRQn }</span></div>
<div class="line"><a name="l05259"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___peripheral___access___layer.html#gabc6627abd2301a883ea59b343b2c77ac"> 5259</a></span>&#160;<span class="preprocessor">#define LPI2C_SLAVE_IRQS                         { LPI2C0_Master_Slave_IRQn }</span></div>
<div class="line"><a name="l05260"></a><span class="lineno"> 5260</span>&#160; </div>
<div class="line"><a name="l05261"></a><span class="lineno"> 5261</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05262"></a><span class="lineno"> 5262</span>&#160;<span class="comment">   -- LPI2C Register Masks</span></div>
<div class="line"><a name="l05263"></a><span class="lineno"> 5263</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05264"></a><span class="lineno"> 5264</span>&#160; </div>
<div class="line"><a name="l05270"></a><span class="lineno"> 5270</span>&#160;<span class="comment">/* VERID Bit Fields */</span></div>
<div class="line"><a name="l05271"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaa4fce909f707314b8c7dfd7bdc580e6d"> 5271</a></span>&#160;<span class="preprocessor">#define LPI2C_VERID_FEATURE_MASK                 0xFFFFu</span></div>
<div class="line"><a name="l05272"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga74d6ae7556c9fbf63cd64eee7fc6265f"> 5272</a></span>&#160;<span class="preprocessor">#define LPI2C_VERID_FEATURE_SHIFT                0u</span></div>
<div class="line"><a name="l05273"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gac00ad87c36ec3e67ebf8b2db47f05233"> 5273</a></span>&#160;<span class="preprocessor">#define LPI2C_VERID_FEATURE_WIDTH                16u</span></div>
<div class="line"><a name="l05274"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga82568392e90c60a8b513e049c0f908ff"> 5274</a></span>&#160;<span class="preprocessor">#define LPI2C_VERID_FEATURE(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_VERID_FEATURE_SHIFT))&amp;LPI2C_VERID_FEATURE_MASK)</span></div>
<div class="line"><a name="l05275"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga406075b36a19cc9452333eaf4171b3bd"> 5275</a></span>&#160;<span class="preprocessor">#define LPI2C_VERID_MINOR_MASK                   0xFF0000u</span></div>
<div class="line"><a name="l05276"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga7b387fdbdf3f7ac6e1fa80305e22ad30"> 5276</a></span>&#160;<span class="preprocessor">#define LPI2C_VERID_MINOR_SHIFT                  16u</span></div>
<div class="line"><a name="l05277"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga795ea5112e5b00fa307af971f25248b6"> 5277</a></span>&#160;<span class="preprocessor">#define LPI2C_VERID_MINOR_WIDTH                  8u</span></div>
<div class="line"><a name="l05278"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gafe8c1fe1c8ece64d8fd23bbd82f55466"> 5278</a></span>&#160;<span class="preprocessor">#define LPI2C_VERID_MINOR(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_VERID_MINOR_SHIFT))&amp;LPI2C_VERID_MINOR_MASK)</span></div>
<div class="line"><a name="l05279"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga9b1200e995f5ceab2582e486fbac0ec5"> 5279</a></span>&#160;<span class="preprocessor">#define LPI2C_VERID_MAJOR_MASK                   0xFF000000u</span></div>
<div class="line"><a name="l05280"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga9ad16e4596c7c45ee0e2f0a744edd39c"> 5280</a></span>&#160;<span class="preprocessor">#define LPI2C_VERID_MAJOR_SHIFT                  24u</span></div>
<div class="line"><a name="l05281"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga310a77ba61f2c95326c55bd7e42bd2fe"> 5281</a></span>&#160;<span class="preprocessor">#define LPI2C_VERID_MAJOR_WIDTH                  8u</span></div>
<div class="line"><a name="l05282"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga654116e3988c3a9632a0d21b754afcac"> 5282</a></span>&#160;<span class="preprocessor">#define LPI2C_VERID_MAJOR(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_VERID_MAJOR_SHIFT))&amp;LPI2C_VERID_MAJOR_MASK)</span></div>
<div class="line"><a name="l05283"></a><span class="lineno"> 5283</span>&#160;<span class="comment">/* PARAM Bit Fields */</span></div>
<div class="line"><a name="l05284"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga04f3cfe9784cb83470b50b6103c551d5"> 5284</a></span>&#160;<span class="preprocessor">#define LPI2C_PARAM_MTXFIFO_MASK                 0xFu</span></div>
<div class="line"><a name="l05285"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga3247ba3f275e8471ab641580d4c0b09b"> 5285</a></span>&#160;<span class="preprocessor">#define LPI2C_PARAM_MTXFIFO_SHIFT                0u</span></div>
<div class="line"><a name="l05286"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaab6e1b041eed4e83814282702bdf4081"> 5286</a></span>&#160;<span class="preprocessor">#define LPI2C_PARAM_MTXFIFO_WIDTH                4u</span></div>
<div class="line"><a name="l05287"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gabae5a2c5d2f3e226021793bbadf38527"> 5287</a></span>&#160;<span class="preprocessor">#define LPI2C_PARAM_MTXFIFO(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_PARAM_MTXFIFO_SHIFT))&amp;LPI2C_PARAM_MTXFIFO_MASK)</span></div>
<div class="line"><a name="l05288"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gae8cfdf46d73364a150104c4658995786"> 5288</a></span>&#160;<span class="preprocessor">#define LPI2C_PARAM_MRXFIFO_MASK                 0xF00u</span></div>
<div class="line"><a name="l05289"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga39d6408255a8b2e8287ddf1642007c52"> 5289</a></span>&#160;<span class="preprocessor">#define LPI2C_PARAM_MRXFIFO_SHIFT                8u</span></div>
<div class="line"><a name="l05290"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gab747624b471494e42f0bcaf44769de9f"> 5290</a></span>&#160;<span class="preprocessor">#define LPI2C_PARAM_MRXFIFO_WIDTH                4u</span></div>
<div class="line"><a name="l05291"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gad65af928002c38179286fda51aa08c35"> 5291</a></span>&#160;<span class="preprocessor">#define LPI2C_PARAM_MRXFIFO(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_PARAM_MRXFIFO_SHIFT))&amp;LPI2C_PARAM_MRXFIFO_MASK)</span></div>
<div class="line"><a name="l05292"></a><span class="lineno"> 5292</span>&#160;<span class="comment">/* MCR Bit Fields */</span></div>
<div class="line"><a name="l05293"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga862a3f222bbe119b3f7a14b7cad450ea"> 5293</a></span>&#160;<span class="preprocessor">#define LPI2C_MCR_MEN_MASK                       0x1u</span></div>
<div class="line"><a name="l05294"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga90e048d6cc6ab5f20421e80191109492"> 5294</a></span>&#160;<span class="preprocessor">#define LPI2C_MCR_MEN_SHIFT                      0u</span></div>
<div class="line"><a name="l05295"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga08ced839e4319c106cfea72ae4aff3a5"> 5295</a></span>&#160;<span class="preprocessor">#define LPI2C_MCR_MEN_WIDTH                      1u</span></div>
<div class="line"><a name="l05296"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaed67c9f1d7ddb03fa29b4a03290c3413"> 5296</a></span>&#160;<span class="preprocessor">#define LPI2C_MCR_MEN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCR_MEN_SHIFT))&amp;LPI2C_MCR_MEN_MASK)</span></div>
<div class="line"><a name="l05297"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga65ed2965c08ea00e1aae0c8ace99985e"> 5297</a></span>&#160;<span class="preprocessor">#define LPI2C_MCR_RST_MASK                       0x2u</span></div>
<div class="line"><a name="l05298"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gac6af00eca2f9787d8fc49b592f377653"> 5298</a></span>&#160;<span class="preprocessor">#define LPI2C_MCR_RST_SHIFT                      1u</span></div>
<div class="line"><a name="l05299"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga84bc649faf48fa81b9e489fcde3568a8"> 5299</a></span>&#160;<span class="preprocessor">#define LPI2C_MCR_RST_WIDTH                      1u</span></div>
<div class="line"><a name="l05300"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga70ebb8c0e7e624a34633dcbc8db4a0b6"> 5300</a></span>&#160;<span class="preprocessor">#define LPI2C_MCR_RST(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCR_RST_SHIFT))&amp;LPI2C_MCR_RST_MASK)</span></div>
<div class="line"><a name="l05301"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaf3e76194c1354237e909325b5a5d8bfb"> 5301</a></span>&#160;<span class="preprocessor">#define LPI2C_MCR_DOZEN_MASK                     0x4u</span></div>
<div class="line"><a name="l05302"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga098e6d7e6998caf0a005e43c62d677df"> 5302</a></span>&#160;<span class="preprocessor">#define LPI2C_MCR_DOZEN_SHIFT                    2u</span></div>
<div class="line"><a name="l05303"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga4f27cef838f25fe9ff7cdc809a77edb9"> 5303</a></span>&#160;<span class="preprocessor">#define LPI2C_MCR_DOZEN_WIDTH                    1u</span></div>
<div class="line"><a name="l05304"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gab6b73ab554fa397a8caac37eb8d076f9"> 5304</a></span>&#160;<span class="preprocessor">#define LPI2C_MCR_DOZEN(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCR_DOZEN_SHIFT))&amp;LPI2C_MCR_DOZEN_MASK)</span></div>
<div class="line"><a name="l05305"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaaaf01633d870eeb6d724a64542e8be89"> 5305</a></span>&#160;<span class="preprocessor">#define LPI2C_MCR_DBGEN_MASK                     0x8u</span></div>
<div class="line"><a name="l05306"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga087d378d710b9110f1e60d83725280f4"> 5306</a></span>&#160;<span class="preprocessor">#define LPI2C_MCR_DBGEN_SHIFT                    3u</span></div>
<div class="line"><a name="l05307"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga564783bcbef70882ed20c982a7da9798"> 5307</a></span>&#160;<span class="preprocessor">#define LPI2C_MCR_DBGEN_WIDTH                    1u</span></div>
<div class="line"><a name="l05308"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga78cd5d6b0a50916a2dce8d34baac5e68"> 5308</a></span>&#160;<span class="preprocessor">#define LPI2C_MCR_DBGEN(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCR_DBGEN_SHIFT))&amp;LPI2C_MCR_DBGEN_MASK)</span></div>
<div class="line"><a name="l05309"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga205f665db2d32991edec5761f2589061"> 5309</a></span>&#160;<span class="preprocessor">#define LPI2C_MCR_RTF_MASK                       0x100u</span></div>
<div class="line"><a name="l05310"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaeb8382b475ceafc7e152d463e0402d46"> 5310</a></span>&#160;<span class="preprocessor">#define LPI2C_MCR_RTF_SHIFT                      8u</span></div>
<div class="line"><a name="l05311"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaa6af27ee219fa1bbb14bac8a67a15981"> 5311</a></span>&#160;<span class="preprocessor">#define LPI2C_MCR_RTF_WIDTH                      1u</span></div>
<div class="line"><a name="l05312"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga7e17a049c28ddf5f55360fd14745df1b"> 5312</a></span>&#160;<span class="preprocessor">#define LPI2C_MCR_RTF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCR_RTF_SHIFT))&amp;LPI2C_MCR_RTF_MASK)</span></div>
<div class="line"><a name="l05313"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga5a627005d2398ee9c4c1939311d4606f"> 5313</a></span>&#160;<span class="preprocessor">#define LPI2C_MCR_RRF_MASK                       0x200u</span></div>
<div class="line"><a name="l05314"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gafc6379d90f9df08c94bfb754827a80a3"> 5314</a></span>&#160;<span class="preprocessor">#define LPI2C_MCR_RRF_SHIFT                      9u</span></div>
<div class="line"><a name="l05315"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga9b7725638a254f22418cd1e6896ff855"> 5315</a></span>&#160;<span class="preprocessor">#define LPI2C_MCR_RRF_WIDTH                      1u</span></div>
<div class="line"><a name="l05316"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga83b2b4aa9b16928f0ed20ce9a4ff5eb0"> 5316</a></span>&#160;<span class="preprocessor">#define LPI2C_MCR_RRF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCR_RRF_SHIFT))&amp;LPI2C_MCR_RRF_MASK)</span></div>
<div class="line"><a name="l05317"></a><span class="lineno"> 5317</span>&#160;<span class="comment">/* MSR Bit Fields */</span></div>
<div class="line"><a name="l05318"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gabdf34b8f06a16979db30377ada000a0b"> 5318</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_TDF_MASK                       0x1u</span></div>
<div class="line"><a name="l05319"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga64768541f51d790a388fd1ef4d250ab0"> 5319</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_TDF_SHIFT                      0u</span></div>
<div class="line"><a name="l05320"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaee8ed9dff10d31f61984035e65547888"> 5320</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_TDF_WIDTH                      1u</span></div>
<div class="line"><a name="l05321"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga45bad636ee8ce4de7c55197e9784ff84"> 5321</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_TDF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MSR_TDF_SHIFT))&amp;LPI2C_MSR_TDF_MASK)</span></div>
<div class="line"><a name="l05322"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga240f808437854c2543bfc52a7d244967"> 5322</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_RDF_MASK                       0x2u</span></div>
<div class="line"><a name="l05323"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga5bf4b5e9158a2d5f9ed099dc50fe4929"> 5323</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_RDF_SHIFT                      1u</span></div>
<div class="line"><a name="l05324"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga1957118642586c5016ec5ed8e285bb54"> 5324</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_RDF_WIDTH                      1u</span></div>
<div class="line"><a name="l05325"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gadd48a6da18c3a821e87f252fa40dbdc9"> 5325</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_RDF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MSR_RDF_SHIFT))&amp;LPI2C_MSR_RDF_MASK)</span></div>
<div class="line"><a name="l05326"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga7cdd63809d14eda2e91f5023ad6f2d37"> 5326</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_EPF_MASK                       0x100u</span></div>
<div class="line"><a name="l05327"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga2f76501c18aa5ada10fd61717a632f4e"> 5327</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_EPF_SHIFT                      8u</span></div>
<div class="line"><a name="l05328"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaaf65102041414340cded58de45eb289d"> 5328</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_EPF_WIDTH                      1u</span></div>
<div class="line"><a name="l05329"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gabf6f32d7a653af9eae24356efd0b5487"> 5329</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_EPF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MSR_EPF_SHIFT))&amp;LPI2C_MSR_EPF_MASK)</span></div>
<div class="line"><a name="l05330"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga56f2649dd23ff2d10726f704a2b7eee0"> 5330</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_SDF_MASK                       0x200u</span></div>
<div class="line"><a name="l05331"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga378651141aa1a1b816ce4de306d71066"> 5331</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_SDF_SHIFT                      9u</span></div>
<div class="line"><a name="l05332"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga0d1c2555fe752a2802ba2ebc671bce9f"> 5332</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_SDF_WIDTH                      1u</span></div>
<div class="line"><a name="l05333"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gabcce778f1a941102c4df408469fd763d"> 5333</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_SDF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MSR_SDF_SHIFT))&amp;LPI2C_MSR_SDF_MASK)</span></div>
<div class="line"><a name="l05334"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaff4391e5877fdadf5674b718980d9115"> 5334</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_NDF_MASK                       0x400u</span></div>
<div class="line"><a name="l05335"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gacd72ed4ee44cea638702216117a04607"> 5335</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_NDF_SHIFT                      10u</span></div>
<div class="line"><a name="l05336"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga69e3c257b49100d97010f6a36ff2ed8e"> 5336</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_NDF_WIDTH                      1u</span></div>
<div class="line"><a name="l05337"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga820ea15cd36441bc78c61613b678cc91"> 5337</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_NDF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MSR_NDF_SHIFT))&amp;LPI2C_MSR_NDF_MASK)</span></div>
<div class="line"><a name="l05338"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga171ec994c57128bd2d5cc0fa643074f9"> 5338</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_ALF_MASK                       0x800u</span></div>
<div class="line"><a name="l05339"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga151b07b550fed0c1213f8cc44af272ac"> 5339</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_ALF_SHIFT                      11u</span></div>
<div class="line"><a name="l05340"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gae3f5a3c5c7ccd0d493c75d8b11032860"> 5340</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_ALF_WIDTH                      1u</span></div>
<div class="line"><a name="l05341"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga887f1338bf4b62bcc994f2ad07a1891e"> 5341</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_ALF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MSR_ALF_SHIFT))&amp;LPI2C_MSR_ALF_MASK)</span></div>
<div class="line"><a name="l05342"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga9e2d6612909622b10eb182d09a297b07"> 5342</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_FEF_MASK                       0x1000u</span></div>
<div class="line"><a name="l05343"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gac5b145d0abb6e2ccb2d1bc2643dcdd29"> 5343</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_FEF_SHIFT                      12u</span></div>
<div class="line"><a name="l05344"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaadaa633e8b05ef0095be382b4ad6cbd5"> 5344</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_FEF_WIDTH                      1u</span></div>
<div class="line"><a name="l05345"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga3766e402c70662e2423fbbcba035a16d"> 5345</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_FEF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MSR_FEF_SHIFT))&amp;LPI2C_MSR_FEF_MASK)</span></div>
<div class="line"><a name="l05346"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga46b20e50f5dce295db18b0627554f548"> 5346</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_PLTF_MASK                      0x2000u</span></div>
<div class="line"><a name="l05347"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga887fbc104a4eaf560c6f6b23d3e8a403"> 5347</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_PLTF_SHIFT                     13u</span></div>
<div class="line"><a name="l05348"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga855eebaf086cf3d5ca46964bcd6524c5"> 5348</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_PLTF_WIDTH                     1u</span></div>
<div class="line"><a name="l05349"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga4999d61fe1ef9b9df4a9d7c7d514fb51"> 5349</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_PLTF(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MSR_PLTF_SHIFT))&amp;LPI2C_MSR_PLTF_MASK)</span></div>
<div class="line"><a name="l05350"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga90b5fdd6af26a0aef648482b6ec9b160"> 5350</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_DMF_MASK                       0x4000u</span></div>
<div class="line"><a name="l05351"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gac3b9b938e785d21c9ecf84270cfae9ae"> 5351</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_DMF_SHIFT                      14u</span></div>
<div class="line"><a name="l05352"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gacad468a173e872d942f5ce12947feeb8"> 5352</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_DMF_WIDTH                      1u</span></div>
<div class="line"><a name="l05353"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gae16bc6ebe03a56d3f50e387693631c50"> 5353</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_DMF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MSR_DMF_SHIFT))&amp;LPI2C_MSR_DMF_MASK)</span></div>
<div class="line"><a name="l05354"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga0f25923e6487f74ba0ff13c909ce63a6"> 5354</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_MBF_MASK                       0x1000000u</span></div>
<div class="line"><a name="l05355"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga79ff822c5adc62f8ee66af0aea098775"> 5355</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_MBF_SHIFT                      24u</span></div>
<div class="line"><a name="l05356"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga5944eb26334827bcdfde2f781bfc2042"> 5356</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_MBF_WIDTH                      1u</span></div>
<div class="line"><a name="l05357"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga75d3805e91a04584ac2f59a0e6f9022c"> 5357</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_MBF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MSR_MBF_SHIFT))&amp;LPI2C_MSR_MBF_MASK)</span></div>
<div class="line"><a name="l05358"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga8b6a7ef5c663142f71a5ef8c301fafe6"> 5358</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_BBF_MASK                       0x2000000u</span></div>
<div class="line"><a name="l05359"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga6d3f3a43be52bc1a6d2c90e4b8d77bbe"> 5359</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_BBF_SHIFT                      25u</span></div>
<div class="line"><a name="l05360"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaa3983d47a517fe5fed9d0aec52afeb0b"> 5360</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_BBF_WIDTH                      1u</span></div>
<div class="line"><a name="l05361"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaa97c5474675a8c4838e6db4c2ccc4828"> 5361</a></span>&#160;<span class="preprocessor">#define LPI2C_MSR_BBF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MSR_BBF_SHIFT))&amp;LPI2C_MSR_BBF_MASK)</span></div>
<div class="line"><a name="l05362"></a><span class="lineno"> 5362</span>&#160;<span class="comment">/* MIER Bit Fields */</span></div>
<div class="line"><a name="l05363"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gacef1cb2cc2a568632184ce09c2a583eb"> 5363</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_TDIE_MASK                     0x1u</span></div>
<div class="line"><a name="l05364"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gab9a4455051ac077e8897aa1b5f577091"> 5364</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_TDIE_SHIFT                    0u</span></div>
<div class="line"><a name="l05365"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga4853a788be10a99fabab8253d9cc6391"> 5365</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_TDIE_WIDTH                    1u</span></div>
<div class="line"><a name="l05366"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gab2f2b64183a2620e54bb4ee63476f0be"> 5366</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_TDIE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MIER_TDIE_SHIFT))&amp;LPI2C_MIER_TDIE_MASK)</span></div>
<div class="line"><a name="l05367"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gabe792e6bc6873b17292e2e70042452fa"> 5367</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_RDIE_MASK                     0x2u</span></div>
<div class="line"><a name="l05368"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaff5ceac3ede8edca0251543ef4e0b2f7"> 5368</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_RDIE_SHIFT                    1u</span></div>
<div class="line"><a name="l05369"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaddd9af7356089e19cb8c856a85edf621"> 5369</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_RDIE_WIDTH                    1u</span></div>
<div class="line"><a name="l05370"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gae76a4006b9307ebb3c264f0bc7f5079e"> 5370</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_RDIE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MIER_RDIE_SHIFT))&amp;LPI2C_MIER_RDIE_MASK)</span></div>
<div class="line"><a name="l05371"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga110ca6c72fcd97046a0269b920a32f4b"> 5371</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_EPIE_MASK                     0x100u</span></div>
<div class="line"><a name="l05372"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga77565cd9707980092f749eb476e61113"> 5372</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_EPIE_SHIFT                    8u</span></div>
<div class="line"><a name="l05373"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga7ad0c2bdc3e329bcf2f0946a3c39c8fc"> 5373</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_EPIE_WIDTH                    1u</span></div>
<div class="line"><a name="l05374"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga7b93f9fcc0a8ee259ccc674a6843e589"> 5374</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_EPIE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MIER_EPIE_SHIFT))&amp;LPI2C_MIER_EPIE_MASK)</span></div>
<div class="line"><a name="l05375"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gad9f215181d0f3816929c7527fa4005c4"> 5375</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_SDIE_MASK                     0x200u</span></div>
<div class="line"><a name="l05376"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga3feaa4811b5d46c8221886b09b061975"> 5376</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_SDIE_SHIFT                    9u</span></div>
<div class="line"><a name="l05377"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga78d4684cb00c041f3a68b69b29c4ae5c"> 5377</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_SDIE_WIDTH                    1u</span></div>
<div class="line"><a name="l05378"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga66b002a310c7d8daa3dd5fe5c2da2fe3"> 5378</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_SDIE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MIER_SDIE_SHIFT))&amp;LPI2C_MIER_SDIE_MASK)</span></div>
<div class="line"><a name="l05379"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga151bbd14a5d292c181940e7e3406ca5b"> 5379</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_NDIE_MASK                     0x400u</span></div>
<div class="line"><a name="l05380"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga70f20f4faf2626887fd39a350b126d14"> 5380</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_NDIE_SHIFT                    10u</span></div>
<div class="line"><a name="l05381"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gac92e11f42a4349d4a18db8720f5b442a"> 5381</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_NDIE_WIDTH                    1u</span></div>
<div class="line"><a name="l05382"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga7503968ce0fd916edbd66c7f50891af6"> 5382</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_NDIE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MIER_NDIE_SHIFT))&amp;LPI2C_MIER_NDIE_MASK)</span></div>
<div class="line"><a name="l05383"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gade995d5724c3a67e439b4f30a855ee58"> 5383</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_ALIE_MASK                     0x800u</span></div>
<div class="line"><a name="l05384"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga0ce808feeec7a06054e63e7169b9589a"> 5384</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_ALIE_SHIFT                    11u</span></div>
<div class="line"><a name="l05385"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga506d855f79c7b38eb26fff3b222c1aff"> 5385</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_ALIE_WIDTH                    1u</span></div>
<div class="line"><a name="l05386"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gae9278854c53ec212c91dd153afe6a62d"> 5386</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_ALIE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MIER_ALIE_SHIFT))&amp;LPI2C_MIER_ALIE_MASK)</span></div>
<div class="line"><a name="l05387"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaf79ff8271ffeca32a5c9fec502226e22"> 5387</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_FEIE_MASK                     0x1000u</span></div>
<div class="line"><a name="l05388"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaa4b48a61636601ce20afef1bd847e3d3"> 5388</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_FEIE_SHIFT                    12u</span></div>
<div class="line"><a name="l05389"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaa15af5c59b8ea1c6a85009f96d10bffb"> 5389</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_FEIE_WIDTH                    1u</span></div>
<div class="line"><a name="l05390"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaaa559aa7d3253f51847ae5214abd52c7"> 5390</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_FEIE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MIER_FEIE_SHIFT))&amp;LPI2C_MIER_FEIE_MASK)</span></div>
<div class="line"><a name="l05391"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaafb917aeeebc5a071eab8f3dd1df31f4"> 5391</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_PLTIE_MASK                    0x2000u</span></div>
<div class="line"><a name="l05392"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gac5e1d57e0cb88808a2687cf2ca371c55"> 5392</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_PLTIE_SHIFT                   13u</span></div>
<div class="line"><a name="l05393"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gad3b44ca75efc09a0c57e462ba37e573e"> 5393</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_PLTIE_WIDTH                   1u</span></div>
<div class="line"><a name="l05394"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga7b117dc2243cf0daf74e25e8dd975b59"> 5394</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_PLTIE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MIER_PLTIE_SHIFT))&amp;LPI2C_MIER_PLTIE_MASK)</span></div>
<div class="line"><a name="l05395"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaf4afd6123673aac309036eaefb1a1d44"> 5395</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_DMIE_MASK                     0x4000u</span></div>
<div class="line"><a name="l05396"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga2a48dc2a2ab8e85c97eb630b001fd5ba"> 5396</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_DMIE_SHIFT                    14u</span></div>
<div class="line"><a name="l05397"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gae0c94cb28d91f471f7553d7e7371ae1f"> 5397</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_DMIE_WIDTH                    1u</span></div>
<div class="line"><a name="l05398"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gace89c781a4ebf0b93c732ecd2a3c47c3"> 5398</a></span>&#160;<span class="preprocessor">#define LPI2C_MIER_DMIE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MIER_DMIE_SHIFT))&amp;LPI2C_MIER_DMIE_MASK)</span></div>
<div class="line"><a name="l05399"></a><span class="lineno"> 5399</span>&#160;<span class="comment">/* MDER Bit Fields */</span></div>
<div class="line"><a name="l05400"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga9f39d6d6efef75ce1dc876c5152df8cd"> 5400</a></span>&#160;<span class="preprocessor">#define LPI2C_MDER_TDDE_MASK                     0x1u</span></div>
<div class="line"><a name="l05401"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga3d2316b4b80df02c27c4c77e8cca74b1"> 5401</a></span>&#160;<span class="preprocessor">#define LPI2C_MDER_TDDE_SHIFT                    0u</span></div>
<div class="line"><a name="l05402"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gac7cc4172f1a7eb2317f2751e962b8ea7"> 5402</a></span>&#160;<span class="preprocessor">#define LPI2C_MDER_TDDE_WIDTH                    1u</span></div>
<div class="line"><a name="l05403"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga6242409307f7af7ed54af5ca56b76fd2"> 5403</a></span>&#160;<span class="preprocessor">#define LPI2C_MDER_TDDE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MDER_TDDE_SHIFT))&amp;LPI2C_MDER_TDDE_MASK)</span></div>
<div class="line"><a name="l05404"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga8122c5fffa1e2365d39967f3370bd3fd"> 5404</a></span>&#160;<span class="preprocessor">#define LPI2C_MDER_RDDE_MASK                     0x2u</span></div>
<div class="line"><a name="l05405"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga1a2553e78bc0cefc284eee173014633e"> 5405</a></span>&#160;<span class="preprocessor">#define LPI2C_MDER_RDDE_SHIFT                    1u</span></div>
<div class="line"><a name="l05406"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gab3698c6d4eabb4f4406b20616e489548"> 5406</a></span>&#160;<span class="preprocessor">#define LPI2C_MDER_RDDE_WIDTH                    1u</span></div>
<div class="line"><a name="l05407"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga639b49062324530c452fb938aac4034e"> 5407</a></span>&#160;<span class="preprocessor">#define LPI2C_MDER_RDDE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MDER_RDDE_SHIFT))&amp;LPI2C_MDER_RDDE_MASK)</span></div>
<div class="line"><a name="l05408"></a><span class="lineno"> 5408</span>&#160;<span class="comment">/* MCFGR0 Bit Fields */</span></div>
<div class="line"><a name="l05409"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaea7576bc71efe32f2acf63bc53885b7f"> 5409</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR0_HREN_MASK                   0x1u</span></div>
<div class="line"><a name="l05410"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga0d9f6d40c0e1183917ee514c8c566bd2"> 5410</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR0_HREN_SHIFT                  0u</span></div>
<div class="line"><a name="l05411"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gae14e87c8446350867c2649d46b33feca"> 5411</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR0_HREN_WIDTH                  1u</span></div>
<div class="line"><a name="l05412"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga4f9ad180444c9bb2de4402e4b050e246"> 5412</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR0_HREN(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCFGR0_HREN_SHIFT))&amp;LPI2C_MCFGR0_HREN_MASK)</span></div>
<div class="line"><a name="l05413"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga94fae6e41db1ab6e7bab0206e7e010fb"> 5413</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR0_HRPOL_MASK                  0x2u</span></div>
<div class="line"><a name="l05414"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga1ab0d91040a15c71283f50ae6937c2f4"> 5414</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR0_HRPOL_SHIFT                 1u</span></div>
<div class="line"><a name="l05415"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga6674d23482b4dd26800b9857ab2fde1d"> 5415</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR0_HRPOL_WIDTH                 1u</span></div>
<div class="line"><a name="l05416"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga62a84962a7ccf898d84d5681e88a136e"> 5416</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR0_HRPOL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCFGR0_HRPOL_SHIFT))&amp;LPI2C_MCFGR0_HRPOL_MASK)</span></div>
<div class="line"><a name="l05417"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga8ad7b2cfa326f9c0c65269cf751fbe22"> 5417</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR0_HRSEL_MASK                  0x4u</span></div>
<div class="line"><a name="l05418"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gafc3eaf8147a9a6a7b6fe9948c9e7cec7"> 5418</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR0_HRSEL_SHIFT                 2u</span></div>
<div class="line"><a name="l05419"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga74bcc6bc9c06ac06b460f5a9c85bc195"> 5419</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR0_HRSEL_WIDTH                 1u</span></div>
<div class="line"><a name="l05420"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga7303981465e3d0504d87a57f39678cc0"> 5420</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR0_HRSEL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCFGR0_HRSEL_SHIFT))&amp;LPI2C_MCFGR0_HRSEL_MASK)</span></div>
<div class="line"><a name="l05421"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga6e0add408709a839aa4b3033b27df4c6"> 5421</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR0_CIRFIFO_MASK                0x100u</span></div>
<div class="line"><a name="l05422"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga6be3ea8261a5fbf317c6a897d6b1e353"> 5422</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR0_CIRFIFO_SHIFT               8u</span></div>
<div class="line"><a name="l05423"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga2e57156d683d0ba837dc287ec61418c9"> 5423</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR0_CIRFIFO_WIDTH               1u</span></div>
<div class="line"><a name="l05424"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaa129ada4ac5d0c7cdd367dc81242675c"> 5424</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR0_CIRFIFO(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCFGR0_CIRFIFO_SHIFT))&amp;LPI2C_MCFGR0_CIRFIFO_MASK)</span></div>
<div class="line"><a name="l05425"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaab0fcc43a280a4ed87f1256eb45d8cf7"> 5425</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR0_RDMO_MASK                   0x200u</span></div>
<div class="line"><a name="l05426"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga9d9ba3034b802eb0b5602e529f0ae40d"> 5426</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR0_RDMO_SHIFT                  9u</span></div>
<div class="line"><a name="l05427"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga3213e43b1037ca05db3c651e4ea38306"> 5427</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR0_RDMO_WIDTH                  1u</span></div>
<div class="line"><a name="l05428"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga92f55fda0d5b5eac2e250b5cdaf086b7"> 5428</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR0_RDMO(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCFGR0_RDMO_SHIFT))&amp;LPI2C_MCFGR0_RDMO_MASK)</span></div>
<div class="line"><a name="l05429"></a><span class="lineno"> 5429</span>&#160;<span class="comment">/* MCFGR1 Bit Fields */</span></div>
<div class="line"><a name="l05430"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga2c34bba25f3e00578c03da27398b9043"> 5430</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_PRESCALE_MASK               0x7u</span></div>
<div class="line"><a name="l05431"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga99ab0ee15d94fe3f0e5095281d39c83b"> 5431</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_PRESCALE_SHIFT              0u</span></div>
<div class="line"><a name="l05432"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga61ac6f43c1348d9f7d77fcfa914a1789"> 5432</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_PRESCALE_WIDTH              3u</span></div>
<div class="line"><a name="l05433"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga4f63e8db5eb0f53e3c90843baeecb438"> 5433</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_PRESCALE(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCFGR1_PRESCALE_SHIFT))&amp;LPI2C_MCFGR1_PRESCALE_MASK)</span></div>
<div class="line"><a name="l05434"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga57a4a27fc4033088a211770f4a641a24"> 5434</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_AUTOSTOP_MASK               0x100u</span></div>
<div class="line"><a name="l05435"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga536d051b1cabe4382ae519940071b3ee"> 5435</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_AUTOSTOP_SHIFT              8u</span></div>
<div class="line"><a name="l05436"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gab26b134ab741c5c82784566c6df14edd"> 5436</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_AUTOSTOP_WIDTH              1u</span></div>
<div class="line"><a name="l05437"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gafeadac3cb053a115f03c1bb5a795035a"> 5437</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_AUTOSTOP(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCFGR1_AUTOSTOP_SHIFT))&amp;LPI2C_MCFGR1_AUTOSTOP_MASK)</span></div>
<div class="line"><a name="l05438"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga673056040708c0741534ffc77efc8333"> 5438</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_IGNACK_MASK                 0x200u</span></div>
<div class="line"><a name="l05439"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga9c86b60015dab74a360cf489177a2036"> 5439</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_IGNACK_SHIFT                9u</span></div>
<div class="line"><a name="l05440"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaa6ca26b09c8b14ed3304caededd42028"> 5440</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_IGNACK_WIDTH                1u</span></div>
<div class="line"><a name="l05441"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gad83c2d6bb298aef4ba40e9b0b1ca0f7c"> 5441</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_IGNACK(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCFGR1_IGNACK_SHIFT))&amp;LPI2C_MCFGR1_IGNACK_MASK)</span></div>
<div class="line"><a name="l05442"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaaaa55a6302986506cd685ffe553d7a3b"> 5442</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_TIMECFG_MASK                0x400u</span></div>
<div class="line"><a name="l05443"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga8785e52ae939bac5159830ae4643e6c7"> 5443</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_TIMECFG_SHIFT               10u</span></div>
<div class="line"><a name="l05444"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gafb6a236eced8019639d17354c30c3ade"> 5444</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_TIMECFG_WIDTH               1u</span></div>
<div class="line"><a name="l05445"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga1aadf43c77ab6b5497ab94623d5f39f2"> 5445</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_TIMECFG(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCFGR1_TIMECFG_SHIFT))&amp;LPI2C_MCFGR1_TIMECFG_MASK)</span></div>
<div class="line"><a name="l05446"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gab55e82e6b65d51bc4a8c97a397e234fa"> 5446</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_MATCFG_MASK                 0x70000u</span></div>
<div class="line"><a name="l05447"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gab78cb92fdfb66d56b37b11116eacb290"> 5447</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_MATCFG_SHIFT                16u</span></div>
<div class="line"><a name="l05448"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga8bbdd0eea749faaf65bfdd211a6017ea"> 5448</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_MATCFG_WIDTH                3u</span></div>
<div class="line"><a name="l05449"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga9d503c8a2130e20939b5fac21023e4f2"> 5449</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_MATCFG(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCFGR1_MATCFG_SHIFT))&amp;LPI2C_MCFGR1_MATCFG_MASK)</span></div>
<div class="line"><a name="l05450"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga2fb1e6888d580bf155de046074193c3a"> 5450</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_PINCFG_MASK                 0x7000000u</span></div>
<div class="line"><a name="l05451"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga35301c6d9247d7289b4a5c9a383f0684"> 5451</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_PINCFG_SHIFT                24u</span></div>
<div class="line"><a name="l05452"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga8e40626c714631a9cfdac56e35c7a9fa"> 5452</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_PINCFG_WIDTH                3u</span></div>
<div class="line"><a name="l05453"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaf6e7d9f17faac9b6a386041397a37413"> 5453</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_PINCFG(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCFGR1_PINCFG_SHIFT))&amp;LPI2C_MCFGR1_PINCFG_MASK)</span></div>
<div class="line"><a name="l05454"></a><span class="lineno"> 5454</span>&#160;<span class="comment">/* MCFGR2 Bit Fields */</span></div>
<div class="line"><a name="l05455"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gad88784d7e0c0ff72990873bb4b11f6a0"> 5455</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR2_BUSIDLE_MASK                0xFFFu</span></div>
<div class="line"><a name="l05456"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gafe95193939c69db5a42e021048fce78a"> 5456</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR2_BUSIDLE_SHIFT               0u</span></div>
<div class="line"><a name="l05457"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga6965d02d77e41f3f2797db266fbc9a8e"> 5457</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR2_BUSIDLE_WIDTH               12u</span></div>
<div class="line"><a name="l05458"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaa77428f9ad1e25cfa6d329321925fc84"> 5458</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR2_BUSIDLE(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCFGR2_BUSIDLE_SHIFT))&amp;LPI2C_MCFGR2_BUSIDLE_MASK)</span></div>
<div class="line"><a name="l05459"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gac87f7072e2cb94a6dbe7f4663663cb7c"> 5459</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR2_FILTSCL_MASK                0xF0000u</span></div>
<div class="line"><a name="l05460"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga4c5ab4737c70d3686eb549ce15e0d533"> 5460</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR2_FILTSCL_SHIFT               16u</span></div>
<div class="line"><a name="l05461"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga67f2fa20dbdd53f7a2237ea303a14e00"> 5461</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR2_FILTSCL_WIDTH               4u</span></div>
<div class="line"><a name="l05462"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga99f0524c53e9a985e56d30afefc387b4"> 5462</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR2_FILTSCL(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCFGR2_FILTSCL_SHIFT))&amp;LPI2C_MCFGR2_FILTSCL_MASK)</span></div>
<div class="line"><a name="l05463"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga4d6d03a05148b7a8d727135195dbc2f5"> 5463</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR2_FILTSDA_MASK                0xF000000u</span></div>
<div class="line"><a name="l05464"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga8e38781b2999477329b594e62906acfa"> 5464</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR2_FILTSDA_SHIFT               24u</span></div>
<div class="line"><a name="l05465"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaf45b6d0470fa916ced43630395a60ebb"> 5465</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR2_FILTSDA_WIDTH               4u</span></div>
<div class="line"><a name="l05466"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gad6b66be2ddf82140512441eed03c596c"> 5466</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR2_FILTSDA(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCFGR2_FILTSDA_SHIFT))&amp;LPI2C_MCFGR2_FILTSDA_MASK)</span></div>
<div class="line"><a name="l05467"></a><span class="lineno"> 5467</span>&#160;<span class="comment">/* MCFGR3 Bit Fields */</span></div>
<div class="line"><a name="l05468"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gad983a775a51879fd28c7048e6cc5a883"> 5468</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR3_PINLOW_MASK                 0xFFF00u</span></div>
<div class="line"><a name="l05469"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaf8a04c1aeaf48efb4a9c32b80c0a9fb4"> 5469</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR3_PINLOW_SHIFT                8u</span></div>
<div class="line"><a name="l05470"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gab3909c1dccf306a0f3e61554ca29b820"> 5470</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR3_PINLOW_WIDTH                12u</span></div>
<div class="line"><a name="l05471"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga8115e65f9546752f12d56b1ab3727368"> 5471</a></span>&#160;<span class="preprocessor">#define LPI2C_MCFGR3_PINLOW(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCFGR3_PINLOW_SHIFT))&amp;LPI2C_MCFGR3_PINLOW_MASK)</span></div>
<div class="line"><a name="l05472"></a><span class="lineno"> 5472</span>&#160;<span class="comment">/* MDMR Bit Fields */</span></div>
<div class="line"><a name="l05473"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gadf0a713a75b5a406df08037591db165e"> 5473</a></span>&#160;<span class="preprocessor">#define LPI2C_MDMR_MATCH0_MASK                   0xFFu</span></div>
<div class="line"><a name="l05474"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga741c2dfc7385a7e852dc69848b29d3ce"> 5474</a></span>&#160;<span class="preprocessor">#define LPI2C_MDMR_MATCH0_SHIFT                  0u</span></div>
<div class="line"><a name="l05475"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga59e4dfe12d92387e35409380511b931c"> 5475</a></span>&#160;<span class="preprocessor">#define LPI2C_MDMR_MATCH0_WIDTH                  8u</span></div>
<div class="line"><a name="l05476"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga002f702bd1e3fe02ade4e69ee58533a2"> 5476</a></span>&#160;<span class="preprocessor">#define LPI2C_MDMR_MATCH0(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MDMR_MATCH0_SHIFT))&amp;LPI2C_MDMR_MATCH0_MASK)</span></div>
<div class="line"><a name="l05477"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga7768f2b33e50bcdc75cf388840e84e16"> 5477</a></span>&#160;<span class="preprocessor">#define LPI2C_MDMR_MATCH1_MASK                   0xFF0000u</span></div>
<div class="line"><a name="l05478"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga64754762637f3e02b6b43659903bdb55"> 5478</a></span>&#160;<span class="preprocessor">#define LPI2C_MDMR_MATCH1_SHIFT                  16u</span></div>
<div class="line"><a name="l05479"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga7d5ea7318181e279a5045ed20886f6ba"> 5479</a></span>&#160;<span class="preprocessor">#define LPI2C_MDMR_MATCH1_WIDTH                  8u</span></div>
<div class="line"><a name="l05480"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaf14c56285a79714f3269f21bc7314c9e"> 5480</a></span>&#160;<span class="preprocessor">#define LPI2C_MDMR_MATCH1(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MDMR_MATCH1_SHIFT))&amp;LPI2C_MDMR_MATCH1_MASK)</span></div>
<div class="line"><a name="l05481"></a><span class="lineno"> 5481</span>&#160;<span class="comment">/* MCCR0 Bit Fields */</span></div>
<div class="line"><a name="l05482"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gac1d7349038659e5a6d5052839ce116e8"> 5482</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR0_CLKLO_MASK                   0x3Fu</span></div>
<div class="line"><a name="l05483"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaf9f19dff98a7d8fa8dabf75d12b6dd98"> 5483</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR0_CLKLO_SHIFT                  0u</span></div>
<div class="line"><a name="l05484"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga09aa03f13dcb02ad35688f07a810cac8"> 5484</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR0_CLKLO_WIDTH                  6u</span></div>
<div class="line"><a name="l05485"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga4bdeb6afb12edd33fc116f05dd78ac3b"> 5485</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR0_CLKLO(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCCR0_CLKLO_SHIFT))&amp;LPI2C_MCCR0_CLKLO_MASK)</span></div>
<div class="line"><a name="l05486"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gad0308f9501dbbafba1c25bc665208d1b"> 5486</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR0_CLKHI_MASK                   0x3F00u</span></div>
<div class="line"><a name="l05487"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga6c800423e712526d8e189d81bb5ce001"> 5487</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR0_CLKHI_SHIFT                  8u</span></div>
<div class="line"><a name="l05488"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga9c03c109ba15cc2fca1f3ea334386eba"> 5488</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR0_CLKHI_WIDTH                  6u</span></div>
<div class="line"><a name="l05489"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gada2a5f6d633da11f86af58df6430b133"> 5489</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR0_CLKHI(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCCR0_CLKHI_SHIFT))&amp;LPI2C_MCCR0_CLKHI_MASK)</span></div>
<div class="line"><a name="l05490"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga43aafb7f6e571d52f988c129272b5273"> 5490</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR0_SETHOLD_MASK                 0x3F0000u</span></div>
<div class="line"><a name="l05491"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gadc69f0b99c3bdab87719a1bf032b1c12"> 5491</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR0_SETHOLD_SHIFT                16u</span></div>
<div class="line"><a name="l05492"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga2495284053c27d4d0c8e27d710afaa49"> 5492</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR0_SETHOLD_WIDTH                6u</span></div>
<div class="line"><a name="l05493"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga9224f47ae9c5f79cb8d48d1bf09cebcd"> 5493</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR0_SETHOLD(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCCR0_SETHOLD_SHIFT))&amp;LPI2C_MCCR0_SETHOLD_MASK)</span></div>
<div class="line"><a name="l05494"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gab3ab6a33bad2817f334164c6998a3644"> 5494</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR0_DATAVD_MASK                  0x3F000000u</span></div>
<div class="line"><a name="l05495"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga81b62de4303247946445b0a9a95315da"> 5495</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR0_DATAVD_SHIFT                 24u</span></div>
<div class="line"><a name="l05496"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga44a0f14bceb3b1777d5004b830df1348"> 5496</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR0_DATAVD_WIDTH                 6u</span></div>
<div class="line"><a name="l05497"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gad5c972feb434205d8668770f257ecd9c"> 5497</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR0_DATAVD(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCCR0_DATAVD_SHIFT))&amp;LPI2C_MCCR0_DATAVD_MASK)</span></div>
<div class="line"><a name="l05498"></a><span class="lineno"> 5498</span>&#160;<span class="comment">/* MCCR1 Bit Fields */</span></div>
<div class="line"><a name="l05499"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga4f3bb9bbf1e3c1ee2595f05f4172514b"> 5499</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR1_CLKLO_MASK                   0x3Fu</span></div>
<div class="line"><a name="l05500"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gac992cfda6bf17ad37710946ed70a3f5e"> 5500</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR1_CLKLO_SHIFT                  0u</span></div>
<div class="line"><a name="l05501"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gac075798611bfbff02a8e3caf8b783896"> 5501</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR1_CLKLO_WIDTH                  6u</span></div>
<div class="line"><a name="l05502"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaeae15137d0e620f9174c54d404b94347"> 5502</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR1_CLKLO(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCCR1_CLKLO_SHIFT))&amp;LPI2C_MCCR1_CLKLO_MASK)</span></div>
<div class="line"><a name="l05503"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga572948ad7b16b4e2fd84b3c9ea22a868"> 5503</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR1_CLKHI_MASK                   0x3F00u</span></div>
<div class="line"><a name="l05504"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga85a5211662cce9feaed46d99a9eb4062"> 5504</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR1_CLKHI_SHIFT                  8u</span></div>
<div class="line"><a name="l05505"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaeec0c3d64b3bd0dc7a4e9f93f04cfd86"> 5505</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR1_CLKHI_WIDTH                  6u</span></div>
<div class="line"><a name="l05506"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga1564e8fa66907bce9b10faeb4bce39f9"> 5506</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR1_CLKHI(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCCR1_CLKHI_SHIFT))&amp;LPI2C_MCCR1_CLKHI_MASK)</span></div>
<div class="line"><a name="l05507"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga1f74964d6bb77742da37ede59c717092"> 5507</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR1_SETHOLD_MASK                 0x3F0000u</span></div>
<div class="line"><a name="l05508"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga2fd5a5b1dacd38fc7d79ace7efce603e"> 5508</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR1_SETHOLD_SHIFT                16u</span></div>
<div class="line"><a name="l05509"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga0f5dd97bc1f6474eb678d4ea4a6d32aa"> 5509</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR1_SETHOLD_WIDTH                6u</span></div>
<div class="line"><a name="l05510"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gacdce99a75dad985c9e0bf8a1aab4fed2"> 5510</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR1_SETHOLD(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCCR1_SETHOLD_SHIFT))&amp;LPI2C_MCCR1_SETHOLD_MASK)</span></div>
<div class="line"><a name="l05511"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga1a3540937354c53e31dfedf88eb87faa"> 5511</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR1_DATAVD_MASK                  0x3F000000u</span></div>
<div class="line"><a name="l05512"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga1aaa03b63b692be3f570132aecd1b8e3"> 5512</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR1_DATAVD_SHIFT                 24u</span></div>
<div class="line"><a name="l05513"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gafa9ec3561b5d81b15267ee7778507887"> 5513</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR1_DATAVD_WIDTH                 6u</span></div>
<div class="line"><a name="l05514"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga20112a3a5c2541e7fc59f3d44e734903"> 5514</a></span>&#160;<span class="preprocessor">#define LPI2C_MCCR1_DATAVD(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCCR1_DATAVD_SHIFT))&amp;LPI2C_MCCR1_DATAVD_MASK)</span></div>
<div class="line"><a name="l05515"></a><span class="lineno"> 5515</span>&#160;<span class="comment">/* MFCR Bit Fields */</span></div>
<div class="line"><a name="l05516"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga87beb45ca3a4489495e2a25b4d3df3ad"> 5516</a></span>&#160;<span class="preprocessor">#define LPI2C_MFCR_TXWATER_MASK                  0x3u</span></div>
<div class="line"><a name="l05517"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga19550bf114827ea2abd4327a4708cd67"> 5517</a></span>&#160;<span class="preprocessor">#define LPI2C_MFCR_TXWATER_SHIFT                 0u</span></div>
<div class="line"><a name="l05518"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga8d0a2d9e60c7efdfd1b2a9c2d5f864d1"> 5518</a></span>&#160;<span class="preprocessor">#define LPI2C_MFCR_TXWATER_WIDTH                 2u</span></div>
<div class="line"><a name="l05519"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gafe856543deef695779b8ecd557963e76"> 5519</a></span>&#160;<span class="preprocessor">#define LPI2C_MFCR_TXWATER(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MFCR_TXWATER_SHIFT))&amp;LPI2C_MFCR_TXWATER_MASK)</span></div>
<div class="line"><a name="l05520"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga12e0915af82c23eee1540e6597ea082b"> 5520</a></span>&#160;<span class="preprocessor">#define LPI2C_MFCR_RXWATER_MASK                  0x30000u</span></div>
<div class="line"><a name="l05521"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga00d4c2fa6c2c1a0a4861d5e622e8e3c4"> 5521</a></span>&#160;<span class="preprocessor">#define LPI2C_MFCR_RXWATER_SHIFT                 16u</span></div>
<div class="line"><a name="l05522"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaf0eaea063c73293a380dc12351e77b18"> 5522</a></span>&#160;<span class="preprocessor">#define LPI2C_MFCR_RXWATER_WIDTH                 2u</span></div>
<div class="line"><a name="l05523"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaaf90191d30f59a659d633fcfac783792"> 5523</a></span>&#160;<span class="preprocessor">#define LPI2C_MFCR_RXWATER(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MFCR_RXWATER_SHIFT))&amp;LPI2C_MFCR_RXWATER_MASK)</span></div>
<div class="line"><a name="l05524"></a><span class="lineno"> 5524</span>&#160;<span class="comment">/* MFSR Bit Fields */</span></div>
<div class="line"><a name="l05525"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaae0ba00bfda32388c0b59b329e4a7a0f"> 5525</a></span>&#160;<span class="preprocessor">#define LPI2C_MFSR_TXCOUNT_MASK                  0x7u</span></div>
<div class="line"><a name="l05526"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga8cfdf3ee955fb2041575ce46cb8c3fe2"> 5526</a></span>&#160;<span class="preprocessor">#define LPI2C_MFSR_TXCOUNT_SHIFT                 0u</span></div>
<div class="line"><a name="l05527"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga67125eadcae17f374b6f8e0e83d25192"> 5527</a></span>&#160;<span class="preprocessor">#define LPI2C_MFSR_TXCOUNT_WIDTH                 3u</span></div>
<div class="line"><a name="l05528"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gad548ae0fb9695c1bbb7a4032fe047cc7"> 5528</a></span>&#160;<span class="preprocessor">#define LPI2C_MFSR_TXCOUNT(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MFSR_TXCOUNT_SHIFT))&amp;LPI2C_MFSR_TXCOUNT_MASK)</span></div>
<div class="line"><a name="l05529"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaf47f953683d3ce8ca2c298f61aa07bad"> 5529</a></span>&#160;<span class="preprocessor">#define LPI2C_MFSR_RXCOUNT_MASK                  0x70000u</span></div>
<div class="line"><a name="l05530"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga51f288501cf2a0be9a0739e727630249"> 5530</a></span>&#160;<span class="preprocessor">#define LPI2C_MFSR_RXCOUNT_SHIFT                 16u</span></div>
<div class="line"><a name="l05531"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga1ef05c714cd309fef866cf73808b0ef4"> 5531</a></span>&#160;<span class="preprocessor">#define LPI2C_MFSR_RXCOUNT_WIDTH                 3u</span></div>
<div class="line"><a name="l05532"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga2415458bd78de8a6b6601b0f22c19eb9"> 5532</a></span>&#160;<span class="preprocessor">#define LPI2C_MFSR_RXCOUNT(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MFSR_RXCOUNT_SHIFT))&amp;LPI2C_MFSR_RXCOUNT_MASK)</span></div>
<div class="line"><a name="l05533"></a><span class="lineno"> 5533</span>&#160;<span class="comment">/* MTDR Bit Fields */</span></div>
<div class="line"><a name="l05534"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaa50ddbdd9cc6ebc4641c5c282e453a16"> 5534</a></span>&#160;<span class="preprocessor">#define LPI2C_MTDR_DATA_MASK                     0xFFu</span></div>
<div class="line"><a name="l05535"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga65d440b5800214b6c67308c836d04ab9"> 5535</a></span>&#160;<span class="preprocessor">#define LPI2C_MTDR_DATA_SHIFT                    0u</span></div>
<div class="line"><a name="l05536"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga2dce8ed155c878a5430c309a247432cc"> 5536</a></span>&#160;<span class="preprocessor">#define LPI2C_MTDR_DATA_WIDTH                    8u</span></div>
<div class="line"><a name="l05537"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga27762fb8b4d4c6069bde9abc0d89eb94"> 5537</a></span>&#160;<span class="preprocessor">#define LPI2C_MTDR_DATA(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MTDR_DATA_SHIFT))&amp;LPI2C_MTDR_DATA_MASK)</span></div>
<div class="line"><a name="l05538"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga35140b9b12ef71c56bc58278e5f47a76"> 5538</a></span>&#160;<span class="preprocessor">#define LPI2C_MTDR_CMD_MASK                      0x700u</span></div>
<div class="line"><a name="l05539"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga5291560e30a20e7708f3d6299ee30073"> 5539</a></span>&#160;<span class="preprocessor">#define LPI2C_MTDR_CMD_SHIFT                     8u</span></div>
<div class="line"><a name="l05540"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gafe16c9b669af97b475ea36d6910fbc48"> 5540</a></span>&#160;<span class="preprocessor">#define LPI2C_MTDR_CMD_WIDTH                     3u</span></div>
<div class="line"><a name="l05541"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga6dcd18cadc2d6c61287dd8f6eee645dd"> 5541</a></span>&#160;<span class="preprocessor">#define LPI2C_MTDR_CMD(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MTDR_CMD_SHIFT))&amp;LPI2C_MTDR_CMD_MASK)</span></div>
<div class="line"><a name="l05542"></a><span class="lineno"> 5542</span>&#160;<span class="comment">/* MRDR Bit Fields */</span></div>
<div class="line"><a name="l05543"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gacf87557785b0813640728ed5f545e7db"> 5543</a></span>&#160;<span class="preprocessor">#define LPI2C_MRDR_DATA_MASK                     0xFFu</span></div>
<div class="line"><a name="l05544"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga8a13fc2e3507405999d672595621b0e0"> 5544</a></span>&#160;<span class="preprocessor">#define LPI2C_MRDR_DATA_SHIFT                    0u</span></div>
<div class="line"><a name="l05545"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga6dd1f4fda860aa753096a39657d0267b"> 5545</a></span>&#160;<span class="preprocessor">#define LPI2C_MRDR_DATA_WIDTH                    8u</span></div>
<div class="line"><a name="l05546"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga9efcd21fa26a5695a5e6cc5df5e2d4f3"> 5546</a></span>&#160;<span class="preprocessor">#define LPI2C_MRDR_DATA(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MRDR_DATA_SHIFT))&amp;LPI2C_MRDR_DATA_MASK)</span></div>
<div class="line"><a name="l05547"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga2b6c58c522fd9bd26420058e2e9a34f6"> 5547</a></span>&#160;<span class="preprocessor">#define LPI2C_MRDR_RXEMPTY_MASK                  0x4000u</span></div>
<div class="line"><a name="l05548"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaa7a884545fd275854c34f6512d757877"> 5548</a></span>&#160;<span class="preprocessor">#define LPI2C_MRDR_RXEMPTY_SHIFT                 14u</span></div>
<div class="line"><a name="l05549"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaf43dbf6361f31b8386c1ff83a4b47d16"> 5549</a></span>&#160;<span class="preprocessor">#define LPI2C_MRDR_RXEMPTY_WIDTH                 1u</span></div>
<div class="line"><a name="l05550"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga98aebc0d9c80d45ccf617e652ba346fa"> 5550</a></span>&#160;<span class="preprocessor">#define LPI2C_MRDR_RXEMPTY(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MRDR_RXEMPTY_SHIFT))&amp;LPI2C_MRDR_RXEMPTY_MASK)</span></div>
<div class="line"><a name="l05551"></a><span class="lineno"> 5551</span>&#160;<span class="comment">/* SCR Bit Fields */</span></div>
<div class="line"><a name="l05552"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga0de6466b034e05ee099222d3a1249672"> 5552</a></span>&#160;<span class="preprocessor">#define LPI2C_SCR_SEN_MASK                       0x1u</span></div>
<div class="line"><a name="l05553"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga241b1e24cb38129d26efe5aaf05fb310"> 5553</a></span>&#160;<span class="preprocessor">#define LPI2C_SCR_SEN_SHIFT                      0u</span></div>
<div class="line"><a name="l05554"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaa76bd8a6d027822860924a6289855b80"> 5554</a></span>&#160;<span class="preprocessor">#define LPI2C_SCR_SEN_WIDTH                      1u</span></div>
<div class="line"><a name="l05555"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaee3dc95ccbba267c3963c7b6161a340d"> 5555</a></span>&#160;<span class="preprocessor">#define LPI2C_SCR_SEN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SCR_SEN_SHIFT))&amp;LPI2C_SCR_SEN_MASK)</span></div>
<div class="line"><a name="l05556"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga7abf9ec12aa43df2c2c5edf23399b5fa"> 5556</a></span>&#160;<span class="preprocessor">#define LPI2C_SCR_RST_MASK                       0x2u</span></div>
<div class="line"><a name="l05557"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga3aaff836ca4eea8701350e47af8bc51b"> 5557</a></span>&#160;<span class="preprocessor">#define LPI2C_SCR_RST_SHIFT                      1u</span></div>
<div class="line"><a name="l05558"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga08a2de675099411e9cf2f333a1a77c32"> 5558</a></span>&#160;<span class="preprocessor">#define LPI2C_SCR_RST_WIDTH                      1u</span></div>
<div class="line"><a name="l05559"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga01d837ca6798fdf754ce0f3614fabda8"> 5559</a></span>&#160;<span class="preprocessor">#define LPI2C_SCR_RST(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SCR_RST_SHIFT))&amp;LPI2C_SCR_RST_MASK)</span></div>
<div class="line"><a name="l05560"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga5c3daa8b21aa45579c0d8cf449fd155b"> 5560</a></span>&#160;<span class="preprocessor">#define LPI2C_SCR_FILTEN_MASK                    0x10u</span></div>
<div class="line"><a name="l05561"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga3287afcfdbfb68c0ba33c2e0ff70e6aa"> 5561</a></span>&#160;<span class="preprocessor">#define LPI2C_SCR_FILTEN_SHIFT                   4u</span></div>
<div class="line"><a name="l05562"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga7702be3aa3527977a277f1e963a185b0"> 5562</a></span>&#160;<span class="preprocessor">#define LPI2C_SCR_FILTEN_WIDTH                   1u</span></div>
<div class="line"><a name="l05563"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga63971da7b1e2a3db1c6fcab2a6827096"> 5563</a></span>&#160;<span class="preprocessor">#define LPI2C_SCR_FILTEN(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SCR_FILTEN_SHIFT))&amp;LPI2C_SCR_FILTEN_MASK)</span></div>
<div class="line"><a name="l05564"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga55f5eb5a7d831d45d88ef820a766931a"> 5564</a></span>&#160;<span class="preprocessor">#define LPI2C_SCR_FILTDZ_MASK                    0x20u</span></div>
<div class="line"><a name="l05565"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaaefc36a2afe960fb8188593578d2925a"> 5565</a></span>&#160;<span class="preprocessor">#define LPI2C_SCR_FILTDZ_SHIFT                   5u</span></div>
<div class="line"><a name="l05566"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga06c23d9b9150ce51d5d46719f061a683"> 5566</a></span>&#160;<span class="preprocessor">#define LPI2C_SCR_FILTDZ_WIDTH                   1u</span></div>
<div class="line"><a name="l05567"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga606c57bd7e415185fd2678a61b138856"> 5567</a></span>&#160;<span class="preprocessor">#define LPI2C_SCR_FILTDZ(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SCR_FILTDZ_SHIFT))&amp;LPI2C_SCR_FILTDZ_MASK)</span></div>
<div class="line"><a name="l05568"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga1eb71d41f02c8d803fbadae9a472bbed"> 5568</a></span>&#160;<span class="preprocessor">#define LPI2C_SCR_RTF_MASK                       0x100u</span></div>
<div class="line"><a name="l05569"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga56b52bb3176d446f2399e8ff80b1c318"> 5569</a></span>&#160;<span class="preprocessor">#define LPI2C_SCR_RTF_SHIFT                      8u</span></div>
<div class="line"><a name="l05570"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaf8cb1875c9bf806a0fa13aeba00a60db"> 5570</a></span>&#160;<span class="preprocessor">#define LPI2C_SCR_RTF_WIDTH                      1u</span></div>
<div class="line"><a name="l05571"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga94d3f180ee90b7ae97a2c6208d771798"> 5571</a></span>&#160;<span class="preprocessor">#define LPI2C_SCR_RTF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SCR_RTF_SHIFT))&amp;LPI2C_SCR_RTF_MASK)</span></div>
<div class="line"><a name="l05572"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga2345a3cf03811707f5a341c82a1454ac"> 5572</a></span>&#160;<span class="preprocessor">#define LPI2C_SCR_RRF_MASK                       0x200u</span></div>
<div class="line"><a name="l05573"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga21939c0e5c7f9975952ed9a0c95ccb86"> 5573</a></span>&#160;<span class="preprocessor">#define LPI2C_SCR_RRF_SHIFT                      9u</span></div>
<div class="line"><a name="l05574"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga552ea7c5c5e2ac26dd60c9f8586a7a20"> 5574</a></span>&#160;<span class="preprocessor">#define LPI2C_SCR_RRF_WIDTH                      1u</span></div>
<div class="line"><a name="l05575"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga7a93e7153d2fbf4a793acb86c4effff2"> 5575</a></span>&#160;<span class="preprocessor">#define LPI2C_SCR_RRF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SCR_RRF_SHIFT))&amp;LPI2C_SCR_RRF_MASK)</span></div>
<div class="line"><a name="l05576"></a><span class="lineno"> 5576</span>&#160;<span class="comment">/* SSR Bit Fields */</span></div>
<div class="line"><a name="l05577"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gac3056ae0e30a51aabf58bda2d1bd9218"> 5577</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_TDF_MASK                       0x1u</span></div>
<div class="line"><a name="l05578"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga912ec0cc53690b8f3a60555ac54f212a"> 5578</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_TDF_SHIFT                      0u</span></div>
<div class="line"><a name="l05579"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga3f115dd187bfa534949d6a42e1410b22"> 5579</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_TDF_WIDTH                      1u</span></div>
<div class="line"><a name="l05580"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gad450e5a35e1892d1c59f1a877638221b"> 5580</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_TDF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SSR_TDF_SHIFT))&amp;LPI2C_SSR_TDF_MASK)</span></div>
<div class="line"><a name="l05581"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga67d4990fa007f732bb58dd1f0b19d68e"> 5581</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_RDF_MASK                       0x2u</span></div>
<div class="line"><a name="l05582"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga2c38ebb2877e19bac21dc09133b54d96"> 5582</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_RDF_SHIFT                      1u</span></div>
<div class="line"><a name="l05583"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaf5e6e54713adcef892890b17dc13f192"> 5583</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_RDF_WIDTH                      1u</span></div>
<div class="line"><a name="l05584"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga09070e2784df5a26cea987323bacff0c"> 5584</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_RDF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SSR_RDF_SHIFT))&amp;LPI2C_SSR_RDF_MASK)</span></div>
<div class="line"><a name="l05585"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga114c3116275f4313cbc1170fa1a47ca2"> 5585</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_AVF_MASK                       0x4u</span></div>
<div class="line"><a name="l05586"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga0394b70d969b4b0720fe061121df1eb9"> 5586</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_AVF_SHIFT                      2u</span></div>
<div class="line"><a name="l05587"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga879150133ba334decc2bf163035525e9"> 5587</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_AVF_WIDTH                      1u</span></div>
<div class="line"><a name="l05588"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga93e1e5187c9816db80e43e5411806b63"> 5588</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_AVF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SSR_AVF_SHIFT))&amp;LPI2C_SSR_AVF_MASK)</span></div>
<div class="line"><a name="l05589"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga292d39d6d9f8bcb2b7673644e40e830b"> 5589</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_TAF_MASK                       0x8u</span></div>
<div class="line"><a name="l05590"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga092260d88dd707e287120cd241cb5c75"> 5590</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_TAF_SHIFT                      3u</span></div>
<div class="line"><a name="l05591"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga230ed167aacb21d73eae431a16d59a50"> 5591</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_TAF_WIDTH                      1u</span></div>
<div class="line"><a name="l05592"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga99bf8559b61697ffe547e458fa859d47"> 5592</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_TAF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SSR_TAF_SHIFT))&amp;LPI2C_SSR_TAF_MASK)</span></div>
<div class="line"><a name="l05593"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga57be17aa6c0a9b699c2bf2dfe3e1111a"> 5593</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_RSF_MASK                       0x100u</span></div>
<div class="line"><a name="l05594"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaffc38d4745dc4e5f17e69adf3931de86"> 5594</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_RSF_SHIFT                      8u</span></div>
<div class="line"><a name="l05595"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga9800ace6f17cd2d48231b21b2e703f91"> 5595</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_RSF_WIDTH                      1u</span></div>
<div class="line"><a name="l05596"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga6c412b2e74c7cffa2cf257f52a5dcc09"> 5596</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_RSF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SSR_RSF_SHIFT))&amp;LPI2C_SSR_RSF_MASK)</span></div>
<div class="line"><a name="l05597"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gacea3e814bec286bdc7084bf986e70944"> 5597</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_SDF_MASK                       0x200u</span></div>
<div class="line"><a name="l05598"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga53be1e55135349ecefab1bf5e9a8f3a5"> 5598</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_SDF_SHIFT                      9u</span></div>
<div class="line"><a name="l05599"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga787ed31ccc2cbd90677402b94c350d88"> 5599</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_SDF_WIDTH                      1u</span></div>
<div class="line"><a name="l05600"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga50f763c344bc7b822537e63ee579b04a"> 5600</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_SDF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SSR_SDF_SHIFT))&amp;LPI2C_SSR_SDF_MASK)</span></div>
<div class="line"><a name="l05601"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga8cd811628ec6375324dc77e69b78c6f6"> 5601</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_BEF_MASK                       0x400u</span></div>
<div class="line"><a name="l05602"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga0e721c8ac7baee40cf2bd7672c701571"> 5602</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_BEF_SHIFT                      10u</span></div>
<div class="line"><a name="l05603"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gad1caf454d8ab469d64662fe2a04e992d"> 5603</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_BEF_WIDTH                      1u</span></div>
<div class="line"><a name="l05604"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gae1073891216b3adf6918f25a8f6bb5e5"> 5604</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_BEF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SSR_BEF_SHIFT))&amp;LPI2C_SSR_BEF_MASK)</span></div>
<div class="line"><a name="l05605"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga012ceb7a3a16b81625c3328285604bd7"> 5605</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_FEF_MASK                       0x800u</span></div>
<div class="line"><a name="l05606"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga545d9aa1468b7b4ec34e49ca1ac3452c"> 5606</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_FEF_SHIFT                      11u</span></div>
<div class="line"><a name="l05607"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga02b4eb51abd9350434602d86ac28e2f5"> 5607</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_FEF_WIDTH                      1u</span></div>
<div class="line"><a name="l05608"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga446b08492e35d096162130c86b8fd523"> 5608</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_FEF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SSR_FEF_SHIFT))&amp;LPI2C_SSR_FEF_MASK)</span></div>
<div class="line"><a name="l05609"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gad347a3924a5652d3688022831cbe4a59"> 5609</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_AM0F_MASK                      0x1000u</span></div>
<div class="line"><a name="l05610"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga0cf7c33dfac0f5616808b154ef5ed8b7"> 5610</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_AM0F_SHIFT                     12u</span></div>
<div class="line"><a name="l05611"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gac15846af20e0b82c5f865206440054c5"> 5611</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_AM0F_WIDTH                     1u</span></div>
<div class="line"><a name="l05612"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga95b42405389fc11e9c23de0e3ddc7408"> 5612</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_AM0F(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SSR_AM0F_SHIFT))&amp;LPI2C_SSR_AM0F_MASK)</span></div>
<div class="line"><a name="l05613"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga2b65b8ef19cb8ce717c2016bfb7c56a3"> 5613</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_AM1F_MASK                      0x2000u</span></div>
<div class="line"><a name="l05614"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaa7e06d29855c742b18b94b10c6395ddd"> 5614</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_AM1F_SHIFT                     13u</span></div>
<div class="line"><a name="l05615"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga0fba3b3fddbcff3da76535d94b59f801"> 5615</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_AM1F_WIDTH                     1u</span></div>
<div class="line"><a name="l05616"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gafc65000dbc943b1fd94e3ab78c565a93"> 5616</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_AM1F(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SSR_AM1F_SHIFT))&amp;LPI2C_SSR_AM1F_MASK)</span></div>
<div class="line"><a name="l05617"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga0cf8b9b6bf1ec0d6f14fe2daa6137dbf"> 5617</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_GCF_MASK                       0x4000u</span></div>
<div class="line"><a name="l05618"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga6319ed96add4d3e1c36f280dee79251a"> 5618</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_GCF_SHIFT                      14u</span></div>
<div class="line"><a name="l05619"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga254510b72f813dee7ad1f901478f695f"> 5619</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_GCF_WIDTH                      1u</span></div>
<div class="line"><a name="l05620"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gac32594bc09e252b859b18e63ff9dba2f"> 5620</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_GCF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SSR_GCF_SHIFT))&amp;LPI2C_SSR_GCF_MASK)</span></div>
<div class="line"><a name="l05621"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga60cca1bb0b062d4f0ec8be27cb73ef77"> 5621</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_SARF_MASK                      0x8000u</span></div>
<div class="line"><a name="l05622"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gac1823328ac7a6676cb13b745b0548874"> 5622</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_SARF_SHIFT                     15u</span></div>
<div class="line"><a name="l05623"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gac2f7c51efb639944c4411e014d782276"> 5623</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_SARF_WIDTH                     1u</span></div>
<div class="line"><a name="l05624"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gac35a3480095ead91b2d026c5e354763d"> 5624</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_SARF(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SSR_SARF_SHIFT))&amp;LPI2C_SSR_SARF_MASK)</span></div>
<div class="line"><a name="l05625"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaf99461ce7771c5a5692821ba3033f703"> 5625</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_SBF_MASK                       0x1000000u</span></div>
<div class="line"><a name="l05626"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga1c807d1ae237ecc171ae5cba7170c3f0"> 5626</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_SBF_SHIFT                      24u</span></div>
<div class="line"><a name="l05627"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gae70c9708b35f032d0741869bd398a3f1"> 5627</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_SBF_WIDTH                      1u</span></div>
<div class="line"><a name="l05628"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaa0b4b574258053a9c23e1179383112cd"> 5628</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_SBF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SSR_SBF_SHIFT))&amp;LPI2C_SSR_SBF_MASK)</span></div>
<div class="line"><a name="l05629"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga1f06e751ada540cacbc01f227f2019a6"> 5629</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_BBF_MASK                       0x2000000u</span></div>
<div class="line"><a name="l05630"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga0b50a450d40b7e7d53c609aaf211b77d"> 5630</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_BBF_SHIFT                      25u</span></div>
<div class="line"><a name="l05631"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga2bd7486bdef0e01d8d31049a4856bb49"> 5631</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_BBF_WIDTH                      1u</span></div>
<div class="line"><a name="l05632"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga221ef6836f790603de613c262cda13fa"> 5632</a></span>&#160;<span class="preprocessor">#define LPI2C_SSR_BBF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SSR_BBF_SHIFT))&amp;LPI2C_SSR_BBF_MASK)</span></div>
<div class="line"><a name="l05633"></a><span class="lineno"> 5633</span>&#160;<span class="comment">/* SIER Bit Fields */</span></div>
<div class="line"><a name="l05634"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaec53c14bee5c3dc3b91ac4e3f00da237"> 5634</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_TDIE_MASK                     0x1u</span></div>
<div class="line"><a name="l05635"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaa85089b0d75c6a9199efb6d19952eec9"> 5635</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_TDIE_SHIFT                    0u</span></div>
<div class="line"><a name="l05636"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga5114aa521c0cf636cd4d9950acabe0a3"> 5636</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_TDIE_WIDTH                    1u</span></div>
<div class="line"><a name="l05637"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gada13168916388e6b8bd05b239b0f748e"> 5637</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_TDIE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SIER_TDIE_SHIFT))&amp;LPI2C_SIER_TDIE_MASK)</span></div>
<div class="line"><a name="l05638"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gad052913ecdb42164a78289274727b400"> 5638</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_RDIE_MASK                     0x2u</span></div>
<div class="line"><a name="l05639"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga5df2ec691fefdba35dabc6c687d8312e"> 5639</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_RDIE_SHIFT                    1u</span></div>
<div class="line"><a name="l05640"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaa1af54deab3edd206b20bcf6b15fd39a"> 5640</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_RDIE_WIDTH                    1u</span></div>
<div class="line"><a name="l05641"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gab867b9b973cd0afe623325edea160abc"> 5641</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_RDIE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SIER_RDIE_SHIFT))&amp;LPI2C_SIER_RDIE_MASK)</span></div>
<div class="line"><a name="l05642"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga4feb954f167f1f6942f0acb21c4be167"> 5642</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_AVIE_MASK                     0x4u</span></div>
<div class="line"><a name="l05643"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gabb7283b23d358f0ff77cd713bbc9c282"> 5643</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_AVIE_SHIFT                    2u</span></div>
<div class="line"><a name="l05644"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gace7d712cdfafe1ffe4746c5197a46020"> 5644</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_AVIE_WIDTH                    1u</span></div>
<div class="line"><a name="l05645"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga6582b4b6eddaf02bad672b0a83f06c4c"> 5645</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_AVIE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SIER_AVIE_SHIFT))&amp;LPI2C_SIER_AVIE_MASK)</span></div>
<div class="line"><a name="l05646"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gae97270a1af7e4263b3e6d3948fb9a2ab"> 5646</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_TAIE_MASK                     0x8u</span></div>
<div class="line"><a name="l05647"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga18452c90a327ca985a5f078a206610b3"> 5647</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_TAIE_SHIFT                    3u</span></div>
<div class="line"><a name="l05648"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga4c62aae3e9577ddd7cc94ab08704bb6e"> 5648</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_TAIE_WIDTH                    1u</span></div>
<div class="line"><a name="l05649"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga35ad362a78b9d8a85262c7fa9436455f"> 5649</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_TAIE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SIER_TAIE_SHIFT))&amp;LPI2C_SIER_TAIE_MASK)</span></div>
<div class="line"><a name="l05650"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga345a3771c91a87f278ee983dedb29b3a"> 5650</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_RSIE_MASK                     0x100u</span></div>
<div class="line"><a name="l05651"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga828aa4bbde7381cc735b68391cc924a5"> 5651</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_RSIE_SHIFT                    8u</span></div>
<div class="line"><a name="l05652"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga7682c3d20ad94cd34b5dedeb38a15c21"> 5652</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_RSIE_WIDTH                    1u</span></div>
<div class="line"><a name="l05653"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga786575a4816ac16b2bd26d4fc87e319c"> 5653</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_RSIE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SIER_RSIE_SHIFT))&amp;LPI2C_SIER_RSIE_MASK)</span></div>
<div class="line"><a name="l05654"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga4b425b692f311cd0137fe3b7870282c5"> 5654</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_SDIE_MASK                     0x200u</span></div>
<div class="line"><a name="l05655"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaf778aa594bd5c0b0363eacd2f8309cb1"> 5655</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_SDIE_SHIFT                    9u</span></div>
<div class="line"><a name="l05656"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga9e44c3c56701e35dad77f85b2a6c3a0c"> 5656</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_SDIE_WIDTH                    1u</span></div>
<div class="line"><a name="l05657"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gabda48fdb6cb54060e0e677ebcbdb6e78"> 5657</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_SDIE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SIER_SDIE_SHIFT))&amp;LPI2C_SIER_SDIE_MASK)</span></div>
<div class="line"><a name="l05658"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gae6f592b2007d6e96270d65f645656baf"> 5658</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_BEIE_MASK                     0x400u</span></div>
<div class="line"><a name="l05659"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga95ed990c89182eee287c6573edfc9af4"> 5659</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_BEIE_SHIFT                    10u</span></div>
<div class="line"><a name="l05660"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gacca625094ca462382c4c5b92516d2958"> 5660</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_BEIE_WIDTH                    1u</span></div>
<div class="line"><a name="l05661"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gae81e2a347431b1475289817e1b97eca0"> 5661</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_BEIE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SIER_BEIE_SHIFT))&amp;LPI2C_SIER_BEIE_MASK)</span></div>
<div class="line"><a name="l05662"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gab01de77eaa3ec8aff1f5c3ee5e304b3e"> 5662</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_FEIE_MASK                     0x800u</span></div>
<div class="line"><a name="l05663"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gadef7ff0d5d1229d808b70bb6feda78a9"> 5663</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_FEIE_SHIFT                    11u</span></div>
<div class="line"><a name="l05664"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gad5f8687a7ef4ce0cf74560d937489d20"> 5664</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_FEIE_WIDTH                    1u</span></div>
<div class="line"><a name="l05665"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gae4ec8c4d0cbd22644d4fec2234149d8c"> 5665</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_FEIE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SIER_FEIE_SHIFT))&amp;LPI2C_SIER_FEIE_MASK)</span></div>
<div class="line"><a name="l05666"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga68d840875c06e897b9a75c87ad6d1037"> 5666</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_AM0IE_MASK                    0x1000u</span></div>
<div class="line"><a name="l05667"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gad49c25741dfdfdc386f371640babba32"> 5667</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_AM0IE_SHIFT                   12u</span></div>
<div class="line"><a name="l05668"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga91aaa52a3a99a1b2fc0e73295b411d6c"> 5668</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_AM0IE_WIDTH                   1u</span></div>
<div class="line"><a name="l05669"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga8e99c5e862ae3986983a8082cff7e7bd"> 5669</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_AM0IE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SIER_AM0IE_SHIFT))&amp;LPI2C_SIER_AM0IE_MASK)</span></div>
<div class="line"><a name="l05670"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga664c928443a8f368c58d5a1ba5aca6a9"> 5670</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_AM1F_MASK                     0x2000u</span></div>
<div class="line"><a name="l05671"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga6935d0b3238c352e33da1500047f3cd0"> 5671</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_AM1F_SHIFT                    13u</span></div>
<div class="line"><a name="l05672"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga98970eb4cec320e246323519219561d9"> 5672</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_AM1F_WIDTH                    1u</span></div>
<div class="line"><a name="l05673"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gae7dc51533776539181dbba4ca72db277"> 5673</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_AM1F(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SIER_AM1F_SHIFT))&amp;LPI2C_SIER_AM1F_MASK)</span></div>
<div class="line"><a name="l05674"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga638a71bf51cb7df8e46d0ad548175b05"> 5674</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_GCIE_MASK                     0x4000u</span></div>
<div class="line"><a name="l05675"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga6647b3cdd96b61b5762bffb90e69579b"> 5675</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_GCIE_SHIFT                    14u</span></div>
<div class="line"><a name="l05676"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga9a443ed0afa204820a05227ef5cd5d4c"> 5676</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_GCIE_WIDTH                    1u</span></div>
<div class="line"><a name="l05677"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga965ce49d0aea0dfd09020aba50521176"> 5677</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_GCIE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SIER_GCIE_SHIFT))&amp;LPI2C_SIER_GCIE_MASK)</span></div>
<div class="line"><a name="l05678"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga9aff0e2fd962d895ae89478f61d216e7"> 5678</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_SARIE_MASK                    0x8000u</span></div>
<div class="line"><a name="l05679"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga45d8b642113317a820ef5fed4c9493a4"> 5679</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_SARIE_SHIFT                   15u</span></div>
<div class="line"><a name="l05680"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gabd4e13ca21e032b5d38c0d4b67c129c1"> 5680</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_SARIE_WIDTH                   1u</span></div>
<div class="line"><a name="l05681"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaa1a1830b041868368481a5168621e7b9"> 5681</a></span>&#160;<span class="preprocessor">#define LPI2C_SIER_SARIE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SIER_SARIE_SHIFT))&amp;LPI2C_SIER_SARIE_MASK)</span></div>
<div class="line"><a name="l05682"></a><span class="lineno"> 5682</span>&#160;<span class="comment">/* SDER Bit Fields */</span></div>
<div class="line"><a name="l05683"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gae8632d8271f7df5bf74577e065f58630"> 5683</a></span>&#160;<span class="preprocessor">#define LPI2C_SDER_TDDE_MASK                     0x1u</span></div>
<div class="line"><a name="l05684"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga35fd9db59e035d07e2837a0673201750"> 5684</a></span>&#160;<span class="preprocessor">#define LPI2C_SDER_TDDE_SHIFT                    0u</span></div>
<div class="line"><a name="l05685"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gac464294b3073248b71927b9885ef48e1"> 5685</a></span>&#160;<span class="preprocessor">#define LPI2C_SDER_TDDE_WIDTH                    1u</span></div>
<div class="line"><a name="l05686"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaa783706eedb5dacbbe1dc1dc09bb02ec"> 5686</a></span>&#160;<span class="preprocessor">#define LPI2C_SDER_TDDE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SDER_TDDE_SHIFT))&amp;LPI2C_SDER_TDDE_MASK)</span></div>
<div class="line"><a name="l05687"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga1c8273e4520593c806ad2e614e7ba008"> 5687</a></span>&#160;<span class="preprocessor">#define LPI2C_SDER_RDDE_MASK                     0x2u</span></div>
<div class="line"><a name="l05688"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga0d14afd3a2f17761570011b9f98b0fde"> 5688</a></span>&#160;<span class="preprocessor">#define LPI2C_SDER_RDDE_SHIFT                    1u</span></div>
<div class="line"><a name="l05689"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gab82bba600871be8655a7ec4df766527b"> 5689</a></span>&#160;<span class="preprocessor">#define LPI2C_SDER_RDDE_WIDTH                    1u</span></div>
<div class="line"><a name="l05690"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga91cc3d6cd234953b384522386c1926df"> 5690</a></span>&#160;<span class="preprocessor">#define LPI2C_SDER_RDDE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SDER_RDDE_SHIFT))&amp;LPI2C_SDER_RDDE_MASK)</span></div>
<div class="line"><a name="l05691"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga5b03c0441e8291c948016d4709e97df2"> 5691</a></span>&#160;<span class="preprocessor">#define LPI2C_SDER_AVDE_MASK                     0x4u</span></div>
<div class="line"><a name="l05692"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga14321abb31646e0b115e687f95fb347a"> 5692</a></span>&#160;<span class="preprocessor">#define LPI2C_SDER_AVDE_SHIFT                    2u</span></div>
<div class="line"><a name="l05693"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga44d9dd452b72243a61c302ac535f3d14"> 5693</a></span>&#160;<span class="preprocessor">#define LPI2C_SDER_AVDE_WIDTH                    1u</span></div>
<div class="line"><a name="l05694"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga53e94689ae4590e6e03012957a57816f"> 5694</a></span>&#160;<span class="preprocessor">#define LPI2C_SDER_AVDE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SDER_AVDE_SHIFT))&amp;LPI2C_SDER_AVDE_MASK)</span></div>
<div class="line"><a name="l05695"></a><span class="lineno"> 5695</span>&#160;<span class="comment">/* SCFGR1 Bit Fields */</span></div>
<div class="line"><a name="l05696"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gad89d8a1ccb2438ae487acf56e1622db3"> 5696</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_ADRSTALL_MASK               0x1u</span></div>
<div class="line"><a name="l05697"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga6b506c9d5058cc7b54800e3b3bcc6b40"> 5697</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_ADRSTALL_SHIFT              0u</span></div>
<div class="line"><a name="l05698"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga9ace7fd98e1edb8c1e10582329b33dd2"> 5698</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_ADRSTALL_WIDTH              1u</span></div>
<div class="line"><a name="l05699"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga5a9d590c7a8c78ef74231cd7f8784374"> 5699</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_ADRSTALL(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SCFGR1_ADRSTALL_SHIFT))&amp;LPI2C_SCFGR1_ADRSTALL_MASK)</span></div>
<div class="line"><a name="l05700"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga357eb49a3c1823754ac225714796f486"> 5700</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_RXSTALL_MASK                0x2u</span></div>
<div class="line"><a name="l05701"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga73656e08dc7dc9c3a656f0329f776757"> 5701</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_RXSTALL_SHIFT               1u</span></div>
<div class="line"><a name="l05702"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga96066e60285e8051f165d2614d689b59"> 5702</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_RXSTALL_WIDTH               1u</span></div>
<div class="line"><a name="l05703"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga555ffc290cf7e0af20f2e58cce612462"> 5703</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_RXSTALL(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SCFGR1_RXSTALL_SHIFT))&amp;LPI2C_SCFGR1_RXSTALL_MASK)</span></div>
<div class="line"><a name="l05704"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gafa65696c9dce870387ebe8eab7203a0d"> 5704</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_TXDSTALL_MASK               0x4u</span></div>
<div class="line"><a name="l05705"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaf2d1c5e9ec180ecef3c15bd863b5b86f"> 5705</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_TXDSTALL_SHIFT              2u</span></div>
<div class="line"><a name="l05706"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga2a71eb4f7aefd9af19b37a77af33b8ea"> 5706</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_TXDSTALL_WIDTH              1u</span></div>
<div class="line"><a name="l05707"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaa25ed2c59adb02a1e7bc6a8b71748c6b"> 5707</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_TXDSTALL(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SCFGR1_TXDSTALL_SHIFT))&amp;LPI2C_SCFGR1_TXDSTALL_MASK)</span></div>
<div class="line"><a name="l05708"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga155079e22882ddd91c3e688477414e19"> 5708</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_ACKSTALL_MASK               0x8u</span></div>
<div class="line"><a name="l05709"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gabbc92c44a26f3ded936802f3a8bfefde"> 5709</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_ACKSTALL_SHIFT              3u</span></div>
<div class="line"><a name="l05710"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gae0a74def296a3c8dc7a48f8a90b8b518"> 5710</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_ACKSTALL_WIDTH              1u</span></div>
<div class="line"><a name="l05711"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga7afdca5eca418cf50bd37042da858457"> 5711</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_ACKSTALL(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SCFGR1_ACKSTALL_SHIFT))&amp;LPI2C_SCFGR1_ACKSTALL_MASK)</span></div>
<div class="line"><a name="l05712"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gae82b57a5d91fb7ad5cdbcf1aba5b0df9"> 5712</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_GCEN_MASK                   0x100u</span></div>
<div class="line"><a name="l05713"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga3cff5b08f829356193a4092c1563efa4"> 5713</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_GCEN_SHIFT                  8u</span></div>
<div class="line"><a name="l05714"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga14fd5ac1824a58c362326e18eb8727e6"> 5714</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_GCEN_WIDTH                  1u</span></div>
<div class="line"><a name="l05715"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga6cc36f98292ad7aa6eb1e03ef1e9d7a0"> 5715</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_GCEN(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SCFGR1_GCEN_SHIFT))&amp;LPI2C_SCFGR1_GCEN_MASK)</span></div>
<div class="line"><a name="l05716"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga434b21783b3da4e7d942799fe5a82851"> 5716</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_SAEN_MASK                   0x200u</span></div>
<div class="line"><a name="l05717"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gacea9992a549b950c5c289c309e4e6aa1"> 5717</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_SAEN_SHIFT                  9u</span></div>
<div class="line"><a name="l05718"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga94cda1591c66cef55a0721c4b7981640"> 5718</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_SAEN_WIDTH                  1u</span></div>
<div class="line"><a name="l05719"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga0f6d82784aae38b4bc7575cc6ee8682d"> 5719</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_SAEN(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SCFGR1_SAEN_SHIFT))&amp;LPI2C_SCFGR1_SAEN_MASK)</span></div>
<div class="line"><a name="l05720"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gadd520a588e8c2b3e778029321329426a"> 5720</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_TXCFG_MASK                  0x400u</span></div>
<div class="line"><a name="l05721"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga55b13e76756840f5e55c0ffa1a660377"> 5721</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_TXCFG_SHIFT                 10u</span></div>
<div class="line"><a name="l05722"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaee742059bf77e1bb10c09e673c669c2c"> 5722</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_TXCFG_WIDTH                 1u</span></div>
<div class="line"><a name="l05723"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gac39cdc016349745740c48bf32332a498"> 5723</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_TXCFG(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SCFGR1_TXCFG_SHIFT))&amp;LPI2C_SCFGR1_TXCFG_MASK)</span></div>
<div class="line"><a name="l05724"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaa8a6689aec4fde91eb5c7e3a36e09a11"> 5724</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_RXCFG_MASK                  0x800u</span></div>
<div class="line"><a name="l05725"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gae4aa625f9a2cdedd90977dcc567c0cae"> 5725</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_RXCFG_SHIFT                 11u</span></div>
<div class="line"><a name="l05726"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gabddddd0cc738373359df79b542536275"> 5726</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_RXCFG_WIDTH                 1u</span></div>
<div class="line"><a name="l05727"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga60d0e0e41e6cc673114fc611aadc893c"> 5727</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_RXCFG(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SCFGR1_RXCFG_SHIFT))&amp;LPI2C_SCFGR1_RXCFG_MASK)</span></div>
<div class="line"><a name="l05728"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga75e4447bf1cf1cad414fdd7ee33aa440"> 5728</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_IGNACK_MASK                 0x1000u</span></div>
<div class="line"><a name="l05729"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga963b58b4139901947d0e403dde2a0711"> 5729</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_IGNACK_SHIFT                12u</span></div>
<div class="line"><a name="l05730"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gad9e3405d50c9d6783460f508ce2a8ea1"> 5730</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_IGNACK_WIDTH                1u</span></div>
<div class="line"><a name="l05731"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga8e44be66e4638228f332f1a040252d37"> 5731</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_IGNACK(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SCFGR1_IGNACK_SHIFT))&amp;LPI2C_SCFGR1_IGNACK_MASK)</span></div>
<div class="line"><a name="l05732"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga68a1f72e7ed70860b09c937b9a83bf08"> 5732</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_HSMEN_MASK                  0x2000u</span></div>
<div class="line"><a name="l05733"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gabf3ef775e4cce26fc46c9ffddbd6027f"> 5733</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_HSMEN_SHIFT                 13u</span></div>
<div class="line"><a name="l05734"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga82a5f9951b338417de45ed60a108975e"> 5734</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_HSMEN_WIDTH                 1u</span></div>
<div class="line"><a name="l05735"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gac039c7a291ad35c6548b675cae10f46e"> 5735</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_HSMEN(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SCFGR1_HSMEN_SHIFT))&amp;LPI2C_SCFGR1_HSMEN_MASK)</span></div>
<div class="line"><a name="l05736"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaaac34f3579de18776454706c3632a0a8"> 5736</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_ADDRCFG_MASK                0x70000u</span></div>
<div class="line"><a name="l05737"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaa6b4dcd7d47e21319981f91797420947"> 5737</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_ADDRCFG_SHIFT               16u</span></div>
<div class="line"><a name="l05738"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaac2842b9c99c707c1d0f8eeaae77b116"> 5738</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_ADDRCFG_WIDTH               3u</span></div>
<div class="line"><a name="l05739"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga6107c314e724987cc5962ecf29a91f69"> 5739</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_ADDRCFG(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SCFGR1_ADDRCFG_SHIFT))&amp;LPI2C_SCFGR1_ADDRCFG_MASK)</span></div>
<div class="line"><a name="l05740"></a><span class="lineno"> 5740</span>&#160;<span class="comment">/* SCFGR2 Bit Fields */</span></div>
<div class="line"><a name="l05741"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gae827df6bb404de5a31b0d83b86830423"> 5741</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR2_CLKHOLD_MASK                0xFu</span></div>
<div class="line"><a name="l05742"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaf43a0a370009254bcaacc0175c2bea3b"> 5742</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR2_CLKHOLD_SHIFT               0u</span></div>
<div class="line"><a name="l05743"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga2d62b5ef8491a6fcef7981bb56a44401"> 5743</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR2_CLKHOLD_WIDTH               4u</span></div>
<div class="line"><a name="l05744"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gaab5b59f94eb09a08df6995b9d8fe05af"> 5744</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR2_CLKHOLD(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SCFGR2_CLKHOLD_SHIFT))&amp;LPI2C_SCFGR2_CLKHOLD_MASK)</span></div>
<div class="line"><a name="l05745"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga29ce5d4d4c02daff2f439ab20aa2bf20"> 5745</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR2_DATAVD_MASK                 0x3F00u</span></div>
<div class="line"><a name="l05746"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga615e6a0eddfdfdd1e375fce5ea7158d4"> 5746</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR2_DATAVD_SHIFT                8u</span></div>
<div class="line"><a name="l05747"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga2a96704b7c6ed27e2476c7d7eaac0681"> 5747</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR2_DATAVD_WIDTH                6u</span></div>
<div class="line"><a name="l05748"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga9e264f26257e6adb4e0e69f06851ba51"> 5748</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR2_DATAVD(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SCFGR2_DATAVD_SHIFT))&amp;LPI2C_SCFGR2_DATAVD_MASK)</span></div>
<div class="line"><a name="l05749"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gab8e632e0ea2cde596cbda8c8f736a32b"> 5749</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR2_FILTSCL_MASK                0xF0000u</span></div>
<div class="line"><a name="l05750"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga70dccd7f0d64fd01fbc08c9e5c2957d6"> 5750</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR2_FILTSCL_SHIFT               16u</span></div>
<div class="line"><a name="l05751"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga1c8fbcfc4ef75317ab3ef0266bdc0172"> 5751</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR2_FILTSCL_WIDTH               4u</span></div>
<div class="line"><a name="l05752"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga2e2e8c228af8ae0c40c5cac433e50361"> 5752</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR2_FILTSCL(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SCFGR2_FILTSCL_SHIFT))&amp;LPI2C_SCFGR2_FILTSCL_MASK)</span></div>
<div class="line"><a name="l05753"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga671cdf724d1682513f3a2abebce8b99a"> 5753</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR2_FILTSDA_MASK                0xF000000u</span></div>
<div class="line"><a name="l05754"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga873a2866ddd3247be2d7347b9b531d3c"> 5754</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR2_FILTSDA_SHIFT               24u</span></div>
<div class="line"><a name="l05755"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga78b4b69d938d421a5d4fed3c5fc2549b"> 5755</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR2_FILTSDA_WIDTH               4u</span></div>
<div class="line"><a name="l05756"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga06256234f7f1a15a5a0f57b576d710b9"> 5756</a></span>&#160;<span class="preprocessor">#define LPI2C_SCFGR2_FILTSDA(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SCFGR2_FILTSDA_SHIFT))&amp;LPI2C_SCFGR2_FILTSDA_MASK)</span></div>
<div class="line"><a name="l05757"></a><span class="lineno"> 5757</span>&#160;<span class="comment">/* SAMR Bit Fields */</span></div>
<div class="line"><a name="l05758"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga33adb3f33f97355515ebbfb27edc0d29"> 5758</a></span>&#160;<span class="preprocessor">#define LPI2C_SAMR_ADDR0_MASK                    0x7FEu</span></div>
<div class="line"><a name="l05759"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga093b9c22630f4cb2fc370d0dca4a7126"> 5759</a></span>&#160;<span class="preprocessor">#define LPI2C_SAMR_ADDR0_SHIFT                   1u</span></div>
<div class="line"><a name="l05760"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga3e25d2a5e703aa558c2d3349c2ec8393"> 5760</a></span>&#160;<span class="preprocessor">#define LPI2C_SAMR_ADDR0_WIDTH                   10u</span></div>
<div class="line"><a name="l05761"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga73e0bd3c24f73158ce51dc12ccde4d6e"> 5761</a></span>&#160;<span class="preprocessor">#define LPI2C_SAMR_ADDR0(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SAMR_ADDR0_SHIFT))&amp;LPI2C_SAMR_ADDR0_MASK)</span></div>
<div class="line"><a name="l05762"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gafee4b7cd108ed6e89f9bb94ca50a2c01"> 5762</a></span>&#160;<span class="preprocessor">#define LPI2C_SAMR_ADDR1_MASK                    0x7FE0000u</span></div>
<div class="line"><a name="l05763"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gab2e3d0fb06a6d92fe181719f6f3629af"> 5763</a></span>&#160;<span class="preprocessor">#define LPI2C_SAMR_ADDR1_SHIFT                   17u</span></div>
<div class="line"><a name="l05764"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga585cfc2d58d974e0da58048900dabb6f"> 5764</a></span>&#160;<span class="preprocessor">#define LPI2C_SAMR_ADDR1_WIDTH                   10u</span></div>
<div class="line"><a name="l05765"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga7f8daa9e58caee66f722e230ae190a91"> 5765</a></span>&#160;<span class="preprocessor">#define LPI2C_SAMR_ADDR1(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SAMR_ADDR1_SHIFT))&amp;LPI2C_SAMR_ADDR1_MASK)</span></div>
<div class="line"><a name="l05766"></a><span class="lineno"> 5766</span>&#160;<span class="comment">/* SASR Bit Fields */</span></div>
<div class="line"><a name="l05767"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga24cd99a66918471289ff68a74b316016"> 5767</a></span>&#160;<span class="preprocessor">#define LPI2C_SASR_RADDR_MASK                    0x7FFu</span></div>
<div class="line"><a name="l05768"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga9d50bf59a0fdf5789b78806e4a530265"> 5768</a></span>&#160;<span class="preprocessor">#define LPI2C_SASR_RADDR_SHIFT                   0u</span></div>
<div class="line"><a name="l05769"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga0592827b5837bb933e0ae39f867ae459"> 5769</a></span>&#160;<span class="preprocessor">#define LPI2C_SASR_RADDR_WIDTH                   11u</span></div>
<div class="line"><a name="l05770"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga774197a6e7d9335ef854dc06ac31cba3"> 5770</a></span>&#160;<span class="preprocessor">#define LPI2C_SASR_RADDR(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SASR_RADDR_SHIFT))&amp;LPI2C_SASR_RADDR_MASK)</span></div>
<div class="line"><a name="l05771"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gafef084cd4dc03292033638242db11e89"> 5771</a></span>&#160;<span class="preprocessor">#define LPI2C_SASR_ANV_MASK                      0x4000u</span></div>
<div class="line"><a name="l05772"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga4d02825388bd6fe6fedd08083a267a2f"> 5772</a></span>&#160;<span class="preprocessor">#define LPI2C_SASR_ANV_SHIFT                     14u</span></div>
<div class="line"><a name="l05773"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga11e13fd69900e446a996714a60f12cd9"> 5773</a></span>&#160;<span class="preprocessor">#define LPI2C_SASR_ANV_WIDTH                     1u</span></div>
<div class="line"><a name="l05774"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga9cc73fc62761b44af85fe91fcccbecba"> 5774</a></span>&#160;<span class="preprocessor">#define LPI2C_SASR_ANV(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SASR_ANV_SHIFT))&amp;LPI2C_SASR_ANV_MASK)</span></div>
<div class="line"><a name="l05775"></a><span class="lineno"> 5775</span>&#160;<span class="comment">/* STAR Bit Fields */</span></div>
<div class="line"><a name="l05776"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga5eb5fe68628c25696b2fce140d049c16"> 5776</a></span>&#160;<span class="preprocessor">#define LPI2C_STAR_TXNACK_MASK                   0x1u</span></div>
<div class="line"><a name="l05777"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gab0b711aeec6582ad2b2572b118599adf"> 5777</a></span>&#160;<span class="preprocessor">#define LPI2C_STAR_TXNACK_SHIFT                  0u</span></div>
<div class="line"><a name="l05778"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gafae4ad30334e07c923effc88dbcbda62"> 5778</a></span>&#160;<span class="preprocessor">#define LPI2C_STAR_TXNACK_WIDTH                  1u</span></div>
<div class="line"><a name="l05779"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gae89f76bc6374c2b1d872b9e46cae27ae"> 5779</a></span>&#160;<span class="preprocessor">#define LPI2C_STAR_TXNACK(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_STAR_TXNACK_SHIFT))&amp;LPI2C_STAR_TXNACK_MASK)</span></div>
<div class="line"><a name="l05780"></a><span class="lineno"> 5780</span>&#160;<span class="comment">/* STDR Bit Fields */</span></div>
<div class="line"><a name="l05781"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gadbb6c0661c64a627c38d6df9765fe4aa"> 5781</a></span>&#160;<span class="preprocessor">#define LPI2C_STDR_DATA_MASK                     0xFFu</span></div>
<div class="line"><a name="l05782"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga04db7c5130baaebaa4879964b20d8654"> 5782</a></span>&#160;<span class="preprocessor">#define LPI2C_STDR_DATA_SHIFT                    0u</span></div>
<div class="line"><a name="l05783"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga28f7a762fdeb65fb2edd0b61e1f97e61"> 5783</a></span>&#160;<span class="preprocessor">#define LPI2C_STDR_DATA_WIDTH                    8u</span></div>
<div class="line"><a name="l05784"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga8635efdb8fa3a817c9609149aa7ce5cc"> 5784</a></span>&#160;<span class="preprocessor">#define LPI2C_STDR_DATA(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_STDR_DATA_SHIFT))&amp;LPI2C_STDR_DATA_MASK)</span></div>
<div class="line"><a name="l05785"></a><span class="lineno"> 5785</span>&#160;<span class="comment">/* SRDR Bit Fields */</span></div>
<div class="line"><a name="l05786"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga09e54941487ff94e55d59d425a57404e"> 5786</a></span>&#160;<span class="preprocessor">#define LPI2C_SRDR_DATA_MASK                     0xFFu</span></div>
<div class="line"><a name="l05787"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga15a578c01cc115c5cbc29e91e4e2a064"> 5787</a></span>&#160;<span class="preprocessor">#define LPI2C_SRDR_DATA_SHIFT                    0u</span></div>
<div class="line"><a name="l05788"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga06c48296f77eb7fd08765b29a029fec0"> 5788</a></span>&#160;<span class="preprocessor">#define LPI2C_SRDR_DATA_WIDTH                    8u</span></div>
<div class="line"><a name="l05789"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga80607424fc2f43289664804ab819be46"> 5789</a></span>&#160;<span class="preprocessor">#define LPI2C_SRDR_DATA(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SRDR_DATA_SHIFT))&amp;LPI2C_SRDR_DATA_MASK)</span></div>
<div class="line"><a name="l05790"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga70aee385d81ff971da3a2526ea80579b"> 5790</a></span>&#160;<span class="preprocessor">#define LPI2C_SRDR_RXEMPTY_MASK                  0x4000u</span></div>
<div class="line"><a name="l05791"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gae97fcc3371699ae9d2ffd3da63b5282e"> 5791</a></span>&#160;<span class="preprocessor">#define LPI2C_SRDR_RXEMPTY_SHIFT                 14u</span></div>
<div class="line"><a name="l05792"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga731ab17724d945383e1f4823d48e5573"> 5792</a></span>&#160;<span class="preprocessor">#define LPI2C_SRDR_RXEMPTY_WIDTH                 1u</span></div>
<div class="line"><a name="l05793"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga7ee78ff1babb5dd60728dca00be26eb5"> 5793</a></span>&#160;<span class="preprocessor">#define LPI2C_SRDR_RXEMPTY(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SRDR_RXEMPTY_SHIFT))&amp;LPI2C_SRDR_RXEMPTY_MASK)</span></div>
<div class="line"><a name="l05794"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga32efaefca561f00574ef86928ec658b5"> 5794</a></span>&#160;<span class="preprocessor">#define LPI2C_SRDR_SOF_MASK                      0x8000u</span></div>
<div class="line"><a name="l05795"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga6fc06cef96f1e87dad08f02b39d7e20a"> 5795</a></span>&#160;<span class="preprocessor">#define LPI2C_SRDR_SOF_SHIFT                     15u</span></div>
<div class="line"><a name="l05796"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#ga2e9c7af05d9ed9bcc96315d705b1902d"> 5796</a></span>&#160;<span class="preprocessor">#define LPI2C_SRDR_SOF_WIDTH                     1u</span></div>
<div class="line"><a name="l05797"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___register___masks.html#gad9139a77782f75869158e707ec5e0041"> 5797</a></span>&#160;<span class="preprocessor">#define LPI2C_SRDR_SOF(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SRDR_SOF_SHIFT))&amp;LPI2C_SRDR_SOF_MASK)</span></div>
<div class="line"><a name="l05798"></a><span class="lineno"> 5798</span>&#160; <span class="comment">/* end of group LPI2C_Register_Masks */</span></div>
<div class="line"><a name="l05802"></a><span class="lineno"> 5802</span>&#160; </div>
<div class="line"><a name="l05803"></a><span class="lineno"> 5803</span>&#160; <span class="comment">/* end of group LPI2C_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l05807"></a><span class="lineno"> 5807</span>&#160; </div>
<div class="line"><a name="l05808"></a><span class="lineno"> 5808</span>&#160; </div>
<div class="line"><a name="l05809"></a><span class="lineno"> 5809</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05810"></a><span class="lineno"> 5810</span>&#160;<span class="comment">   -- LPIT Peripheral Access Layer</span></div>
<div class="line"><a name="l05811"></a><span class="lineno"> 5811</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05812"></a><span class="lineno"> 5812</span>&#160; </div>
<div class="line"><a name="l05820"></a><span class="lineno"><a class="line" href="group___l_p_i_t___peripheral___access___layer.html#ga64f036c76bcc32fa8ea42d76f2ee1b9b"> 5820</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_COUNT                           4u</span></div>
<div class="line"><a name="l05821"></a><span class="lineno"> 5821</span>&#160; </div>
<div class="line"><a name="l05823"></a><span class="lineno"><a class="line" href="struct_l_p_i_t___type.html"> 5823</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l05824"></a><span class="lineno"><a class="line" href="struct_l_p_i_t___type.html#ab02490af4a8e8cfe15f6f3321bb97f64"> 5824</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_l_p_i_t___type.html#ab02490af4a8e8cfe15f6f3321bb97f64">VERID</a>;                             </div>
<div class="line"><a name="l05825"></a><span class="lineno"><a class="line" href="struct_l_p_i_t___type.html#a01a97681863036735f44aa664b323e6e"> 5825</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_l_p_i_t___type.html#a01a97681863036735f44aa664b323e6e">PARAM</a>;                             </div>
<div class="line"><a name="l05826"></a><span class="lineno"><a class="line" href="struct_l_p_i_t___type.html#a6b3db7294ca84ff6dcda9993a5bd9b0b"> 5826</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i_t___type.html#a6b3db7294ca84ff6dcda9993a5bd9b0b">MCR</a>;                               </div>
<div class="line"><a name="l05827"></a><span class="lineno"><a class="line" href="struct_l_p_i_t___type.html#a6baf8bd2b3108bba998f1582efc1257a"> 5827</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i_t___type.html#a6baf8bd2b3108bba998f1582efc1257a">MSR</a>;                               </div>
<div class="line"><a name="l05828"></a><span class="lineno"><a class="line" href="struct_l_p_i_t___type.html#a127b9ee09b0e9b940dbe0a64f42f2979"> 5828</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i_t___type.html#a127b9ee09b0e9b940dbe0a64f42f2979">MIER</a>;                              </div>
<div class="line"><a name="l05829"></a><span class="lineno"><a class="line" href="struct_l_p_i_t___type.html#a1e4ae45710b2c46b83e47fe864a63574"> 5829</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i_t___type.html#a1e4ae45710b2c46b83e47fe864a63574">SETTEN</a>;                            </div>
<div class="line"><a name="l05830"></a><span class="lineno"><a class="line" href="struct_l_p_i_t___type.html#ae7872fae70b6eae757d4b009277277dc"> 5830</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i_t___type.html#ae7872fae70b6eae757d4b009277277dc">CLRTEN</a>;                            </div>
<div class="line"><a name="l05831"></a><span class="lineno"><a class="line" href="struct_l_p_i_t___type.html#aa81ae7ffb9169d3fc96e9ead75663026"> 5831</a></span>&#160;       uint8_t RESERVED_0[4];</div>
<div class="line"><a name="l05832"></a><span class="lineno"> 5832</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x20, array step: 0x10 */</span></div>
<div class="line"><a name="l05833"></a><span class="lineno"><a class="line" href="struct_l_p_i_t___type.html#a4dd03d04109a456e87b9b7128cd0efae"> 5833</a></span>&#160;    <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i_t___type.html#a4dd03d04109a456e87b9b7128cd0efae">TVAL</a>;                              </div>
<div class="line"><a name="l05834"></a><span class="lineno"><a class="line" href="struct_l_p_i_t___type.html#aa7e2a6fd82a2ae0ea9fbb05ef677db91"> 5834</a></span>&#160;    <a class="code" href="_s32_k116_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_l_p_i_t___type.html#aa7e2a6fd82a2ae0ea9fbb05ef677db91">CVAL</a>;                              </div>
<div class="line"><a name="l05835"></a><span class="lineno"><a class="line" href="struct_l_p_i_t___type.html#a34a3cb1c660c0a19d4a350500be11198"> 5835</a></span>&#160;    <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i_t___type.html#a34a3cb1c660c0a19d4a350500be11198">TCTRL</a>;                             </div>
<div class="line"><a name="l05836"></a><span class="lineno"> 5836</span>&#160;         uint8_t RESERVED_0[4];</div>
<div class="line"><a name="l05837"></a><span class="lineno"> 5837</span>&#160;  } TMR[<a class="code" href="group___l_p_i_t___peripheral___access___layer.html#ga64f036c76bcc32fa8ea42d76f2ee1b9b">LPIT_TMR_COUNT</a>];</div>
<div class="line"><a name="l05838"></a><span class="lineno"> 5838</span>&#160;} <a class="code" href="struct_l_p_i_t___type.html">LPIT_Type</a>, *<a class="code" href="group___l_p_i_t___peripheral___access___layer.html#ga04469fd3aacdd5027857a0a06105b96a">LPIT_MemMapPtr</a>;</div>
<div class="line"><a name="l05839"></a><span class="lineno"> 5839</span>&#160; </div>
<div class="line"><a name="l05841"></a><span class="lineno"><a class="line" href="group___l_p_i_t___peripheral___access___layer.html#gad18c31b2ea8515891fc5c0ca1b8cf0b3"> 5841</a></span>&#160;<span class="preprocessor">#define LPIT_INSTANCE_COUNT                      (1u)</span></div>
<div class="line"><a name="l05842"></a><span class="lineno"> 5842</span>&#160; </div>
<div class="line"><a name="l05843"></a><span class="lineno"> 5843</span>&#160; </div>
<div class="line"><a name="l05844"></a><span class="lineno"> 5844</span>&#160;<span class="comment">/* LPIT - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l05846"></a><span class="lineno"><a class="line" href="group___l_p_i_t___peripheral___access___layer.html#ga5010d88a5fbd30c1d67a20c99c234902"> 5846</a></span>&#160;<span class="preprocessor">#define LPIT0_BASE                               (0x40037000u)</span></div>
<div class="line"><a name="l05847"></a><span class="lineno"> 5847</span>&#160; </div>
<div class="line"><a name="l05848"></a><span class="lineno"><a class="line" href="group___l_p_i_t___peripheral___access___layer.html#ga89424e58df849c7843fd494a74e7cabf"> 5848</a></span>&#160;<span class="preprocessor">#define LPIT0                                    ((LPIT_Type *)LPIT0_BASE)</span></div>
<div class="line"><a name="l05849"></a><span class="lineno"> 5849</span>&#160; </div>
<div class="line"><a name="l05850"></a><span class="lineno"><a class="line" href="group___l_p_i_t___peripheral___access___layer.html#ga81bd73758f97691dfcf2c7b286aee471"> 5850</a></span>&#160;<span class="preprocessor">#define LPIT_BASE_ADDRS                          { LPIT0_BASE }</span></div>
<div class="line"><a name="l05851"></a><span class="lineno"> 5851</span>&#160; </div>
<div class="line"><a name="l05852"></a><span class="lineno"><a class="line" href="group___l_p_i_t___peripheral___access___layer.html#ga43bfaf4c159746c32875e1abb26dd83e"> 5852</a></span>&#160;<span class="preprocessor">#define LPIT_BASE_PTRS                           { LPIT0 }</span></div>
<div class="line"><a name="l05853"></a><span class="lineno"> 5853</span>&#160; </div>
<div class="line"><a name="l05854"></a><span class="lineno"><a class="line" href="group___l_p_i_t___peripheral___access___layer.html#gabc86c006747fd93335102f43efb2b4b1"> 5854</a></span>&#160;<span class="preprocessor">#define LPIT_IRQS_ARR_COUNT                      (1u)</span></div>
<div class="line"><a name="l05855"></a><span class="lineno"> 5855</span>&#160; </div>
<div class="line"><a name="l05856"></a><span class="lineno"><a class="line" href="group___l_p_i_t___peripheral___access___layer.html#gaad25c44636b209b82b189b4fa98977e3"> 5856</a></span>&#160;<span class="preprocessor">#define LPIT_IRQS_CH_COUNT                       (1u)</span></div>
<div class="line"><a name="l05857"></a><span class="lineno"> 5857</span>&#160; </div>
<div class="line"><a name="l05858"></a><span class="lineno"><a class="line" href="group___l_p_i_t___peripheral___access___layer.html#gaf35616c929d8a1363ac8e9d5a9d7e657"> 5858</a></span>&#160;<span class="preprocessor">#define LPIT_IRQS                                { LPIT0_IRQn, LPIT0_IRQn, LPIT0_IRQn, LPIT0_IRQn }</span></div>
<div class="line"><a name="l05859"></a><span class="lineno"> 5859</span>&#160; </div>
<div class="line"><a name="l05860"></a><span class="lineno"> 5860</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05861"></a><span class="lineno"> 5861</span>&#160;<span class="comment">   -- LPIT Register Masks</span></div>
<div class="line"><a name="l05862"></a><span class="lineno"> 5862</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05863"></a><span class="lineno"> 5863</span>&#160; </div>
<div class="line"><a name="l05869"></a><span class="lineno"> 5869</span>&#160;<span class="comment">/* VERID Bit Fields */</span></div>
<div class="line"><a name="l05870"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gaebd109508f4d2649a50953f0aa819ac8"> 5870</a></span>&#160;<span class="preprocessor">#define LPIT_VERID_FEATURE_MASK                  0xFFFFu</span></div>
<div class="line"><a name="l05871"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gae8847da46e2b93b0440ab714ad63e2bc"> 5871</a></span>&#160;<span class="preprocessor">#define LPIT_VERID_FEATURE_SHIFT                 0u</span></div>
<div class="line"><a name="l05872"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga2d8b8af47e9efaa3002dd09578053b4c"> 5872</a></span>&#160;<span class="preprocessor">#define LPIT_VERID_FEATURE_WIDTH                 16u</span></div>
<div class="line"><a name="l05873"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga5e09c89af39aef6cce13f0012058ff3f"> 5873</a></span>&#160;<span class="preprocessor">#define LPIT_VERID_FEATURE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_VERID_FEATURE_SHIFT))&amp;LPIT_VERID_FEATURE_MASK)</span></div>
<div class="line"><a name="l05874"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga842a58ff8d28ff5fe4d411818a30f984"> 5874</a></span>&#160;<span class="preprocessor">#define LPIT_VERID_MINOR_MASK                    0xFF0000u</span></div>
<div class="line"><a name="l05875"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga80957af2c8d3c30504fc2e8451194b42"> 5875</a></span>&#160;<span class="preprocessor">#define LPIT_VERID_MINOR_SHIFT                   16u</span></div>
<div class="line"><a name="l05876"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga4c3ee262d775bdc9e6405dc5a00eaa4b"> 5876</a></span>&#160;<span class="preprocessor">#define LPIT_VERID_MINOR_WIDTH                   8u</span></div>
<div class="line"><a name="l05877"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gadefa4a8f22c9475b9d37caebc9e3f5ec"> 5877</a></span>&#160;<span class="preprocessor">#define LPIT_VERID_MINOR(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_VERID_MINOR_SHIFT))&amp;LPIT_VERID_MINOR_MASK)</span></div>
<div class="line"><a name="l05878"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga7982d2c2a40a48e2a18877fe0370e097"> 5878</a></span>&#160;<span class="preprocessor">#define LPIT_VERID_MAJOR_MASK                    0xFF000000u</span></div>
<div class="line"><a name="l05879"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga1bd36ea3b84478c5422719cbd19db9da"> 5879</a></span>&#160;<span class="preprocessor">#define LPIT_VERID_MAJOR_SHIFT                   24u</span></div>
<div class="line"><a name="l05880"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gaa2d114d3ca004f8e4e62aa04115938e8"> 5880</a></span>&#160;<span class="preprocessor">#define LPIT_VERID_MAJOR_WIDTH                   8u</span></div>
<div class="line"><a name="l05881"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga4372ac281530229c9e1a3c006e8b9f53"> 5881</a></span>&#160;<span class="preprocessor">#define LPIT_VERID_MAJOR(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_VERID_MAJOR_SHIFT))&amp;LPIT_VERID_MAJOR_MASK)</span></div>
<div class="line"><a name="l05882"></a><span class="lineno"> 5882</span>&#160;<span class="comment">/* PARAM Bit Fields */</span></div>
<div class="line"><a name="l05883"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga4d0cc75d5ba2dc5b7c34c30e56318327"> 5883</a></span>&#160;<span class="preprocessor">#define LPIT_PARAM_CHANNEL_MASK                  0xFFu</span></div>
<div class="line"><a name="l05884"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga3d5db67d25dcd80b021c35211fc72c07"> 5884</a></span>&#160;<span class="preprocessor">#define LPIT_PARAM_CHANNEL_SHIFT                 0u</span></div>
<div class="line"><a name="l05885"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga3f5becf8628e57bfc3c0640d2b975ff2"> 5885</a></span>&#160;<span class="preprocessor">#define LPIT_PARAM_CHANNEL_WIDTH                 8u</span></div>
<div class="line"><a name="l05886"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga90d443fb69ca135c403f36aae02105c2"> 5886</a></span>&#160;<span class="preprocessor">#define LPIT_PARAM_CHANNEL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_PARAM_CHANNEL_SHIFT))&amp;LPIT_PARAM_CHANNEL_MASK)</span></div>
<div class="line"><a name="l05887"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gadfa7ee145ff13b7fa8da009996fd3986"> 5887</a></span>&#160;<span class="preprocessor">#define LPIT_PARAM_EXT_TRIG_MASK                 0xFF00u</span></div>
<div class="line"><a name="l05888"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gabd8d3d49803519d73fb1b1835d19ba76"> 5888</a></span>&#160;<span class="preprocessor">#define LPIT_PARAM_EXT_TRIG_SHIFT                8u</span></div>
<div class="line"><a name="l05889"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga2edf3d3fcae44a7f5e7bf52da63bf50f"> 5889</a></span>&#160;<span class="preprocessor">#define LPIT_PARAM_EXT_TRIG_WIDTH                8u</span></div>
<div class="line"><a name="l05890"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga212803c8c3ca05ee6df2ac6671787984"> 5890</a></span>&#160;<span class="preprocessor">#define LPIT_PARAM_EXT_TRIG(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_PARAM_EXT_TRIG_SHIFT))&amp;LPIT_PARAM_EXT_TRIG_MASK)</span></div>
<div class="line"><a name="l05891"></a><span class="lineno"> 5891</span>&#160;<span class="comment">/* MCR Bit Fields */</span></div>
<div class="line"><a name="l05892"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga132c17520a8bd9691e9b790fe40b590b"> 5892</a></span>&#160;<span class="preprocessor">#define LPIT_MCR_M_CEN_MASK                      0x1u</span></div>
<div class="line"><a name="l05893"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga70bf7b8a3d5c7d4253a7d20c0cd9bed8"> 5893</a></span>&#160;<span class="preprocessor">#define LPIT_MCR_M_CEN_SHIFT                     0u</span></div>
<div class="line"><a name="l05894"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga6dd37d16b4e7422a6348ae4621ad0a58"> 5894</a></span>&#160;<span class="preprocessor">#define LPIT_MCR_M_CEN_WIDTH                     1u</span></div>
<div class="line"><a name="l05895"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gac56d47920607fe5477e4a7640eeba04f"> 5895</a></span>&#160;<span class="preprocessor">#define LPIT_MCR_M_CEN(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_MCR_M_CEN_SHIFT))&amp;LPIT_MCR_M_CEN_MASK)</span></div>
<div class="line"><a name="l05896"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gaf789568b92f5ef06d417861f43a8ff73"> 5896</a></span>&#160;<span class="preprocessor">#define LPIT_MCR_SW_RST_MASK                     0x2u</span></div>
<div class="line"><a name="l05897"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gad9e0863c69ae71bce884a7ad6bed7346"> 5897</a></span>&#160;<span class="preprocessor">#define LPIT_MCR_SW_RST_SHIFT                    1u</span></div>
<div class="line"><a name="l05898"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga2eb349a5fda06953e2b1767f22eb7478"> 5898</a></span>&#160;<span class="preprocessor">#define LPIT_MCR_SW_RST_WIDTH                    1u</span></div>
<div class="line"><a name="l05899"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga789282b928a802b0e0fd458577e91f11"> 5899</a></span>&#160;<span class="preprocessor">#define LPIT_MCR_SW_RST(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_MCR_SW_RST_SHIFT))&amp;LPIT_MCR_SW_RST_MASK)</span></div>
<div class="line"><a name="l05900"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gae00f12b24a45e47dfb2e520b4e0d7b9c"> 5900</a></span>&#160;<span class="preprocessor">#define LPIT_MCR_DOZE_EN_MASK                    0x4u</span></div>
<div class="line"><a name="l05901"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gaaaf98dfa10d82410bb40c31871a5664e"> 5901</a></span>&#160;<span class="preprocessor">#define LPIT_MCR_DOZE_EN_SHIFT                   2u</span></div>
<div class="line"><a name="l05902"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga6becdc8fe64e79b29e3128d0fd26d565"> 5902</a></span>&#160;<span class="preprocessor">#define LPIT_MCR_DOZE_EN_WIDTH                   1u</span></div>
<div class="line"><a name="l05903"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gaed5789dde574176af9c2303f0801caae"> 5903</a></span>&#160;<span class="preprocessor">#define LPIT_MCR_DOZE_EN(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_MCR_DOZE_EN_SHIFT))&amp;LPIT_MCR_DOZE_EN_MASK)</span></div>
<div class="line"><a name="l05904"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga696dab0323a208f7f69eab34968d8021"> 5904</a></span>&#160;<span class="preprocessor">#define LPIT_MCR_DBG_EN_MASK                     0x8u</span></div>
<div class="line"><a name="l05905"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga2a62627a3c75f29be46890c742bf969c"> 5905</a></span>&#160;<span class="preprocessor">#define LPIT_MCR_DBG_EN_SHIFT                    3u</span></div>
<div class="line"><a name="l05906"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga300c7ef6c6b01fc4715bd1cfaaaf20cb"> 5906</a></span>&#160;<span class="preprocessor">#define LPIT_MCR_DBG_EN_WIDTH                    1u</span></div>
<div class="line"><a name="l05907"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gafad2c290d8a76f5db6ae98a6596a86f8"> 5907</a></span>&#160;<span class="preprocessor">#define LPIT_MCR_DBG_EN(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_MCR_DBG_EN_SHIFT))&amp;LPIT_MCR_DBG_EN_MASK)</span></div>
<div class="line"><a name="l05908"></a><span class="lineno"> 5908</span>&#160;<span class="comment">/* MSR Bit Fields */</span></div>
<div class="line"><a name="l05909"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gae21a1e9244b4a8f1e07af74d9f214370"> 5909</a></span>&#160;<span class="preprocessor">#define LPIT_MSR_TIF0_MASK                       0x1u</span></div>
<div class="line"><a name="l05910"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga62ae9cf8b4924b7f4f2bcdbfe865eee2"> 5910</a></span>&#160;<span class="preprocessor">#define LPIT_MSR_TIF0_SHIFT                      0u</span></div>
<div class="line"><a name="l05911"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga07fbf3e158edf438f80ee5d4c85062b0"> 5911</a></span>&#160;<span class="preprocessor">#define LPIT_MSR_TIF0_WIDTH                      1u</span></div>
<div class="line"><a name="l05912"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gaeb215b9ebb49e1427a7c2e5c8983222b"> 5912</a></span>&#160;<span class="preprocessor">#define LPIT_MSR_TIF0(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_MSR_TIF0_SHIFT))&amp;LPIT_MSR_TIF0_MASK)</span></div>
<div class="line"><a name="l05913"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga0b4e886d1d87f5aa3773744095b9e44a"> 5913</a></span>&#160;<span class="preprocessor">#define LPIT_MSR_TIF1_MASK                       0x2u</span></div>
<div class="line"><a name="l05914"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gaae4216660cb162fdaa29c4fa402ccf3e"> 5914</a></span>&#160;<span class="preprocessor">#define LPIT_MSR_TIF1_SHIFT                      1u</span></div>
<div class="line"><a name="l05915"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga50ffbf44c7b3fb52e7aa6f51280b7961"> 5915</a></span>&#160;<span class="preprocessor">#define LPIT_MSR_TIF1_WIDTH                      1u</span></div>
<div class="line"><a name="l05916"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gab6c284f905ce249cf3d801b3a0d4958b"> 5916</a></span>&#160;<span class="preprocessor">#define LPIT_MSR_TIF1(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_MSR_TIF1_SHIFT))&amp;LPIT_MSR_TIF1_MASK)</span></div>
<div class="line"><a name="l05917"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga183d7e45f55888fb3e69ddd6ae72816c"> 5917</a></span>&#160;<span class="preprocessor">#define LPIT_MSR_TIF2_MASK                       0x4u</span></div>
<div class="line"><a name="l05918"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga1d01dbd7cffd43e0cf1de579e77cd050"> 5918</a></span>&#160;<span class="preprocessor">#define LPIT_MSR_TIF2_SHIFT                      2u</span></div>
<div class="line"><a name="l05919"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gac76e6a4d1a1d3aa7d60bde0a8d2055b1"> 5919</a></span>&#160;<span class="preprocessor">#define LPIT_MSR_TIF2_WIDTH                      1u</span></div>
<div class="line"><a name="l05920"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga898c573dd558c4bf8b6915586969d940"> 5920</a></span>&#160;<span class="preprocessor">#define LPIT_MSR_TIF2(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_MSR_TIF2_SHIFT))&amp;LPIT_MSR_TIF2_MASK)</span></div>
<div class="line"><a name="l05921"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga37b9ed265f12539081b705be08d35efa"> 5921</a></span>&#160;<span class="preprocessor">#define LPIT_MSR_TIF3_MASK                       0x8u</span></div>
<div class="line"><a name="l05922"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gab1a84e1d741e6fc33f8ae1c35f3dc17d"> 5922</a></span>&#160;<span class="preprocessor">#define LPIT_MSR_TIF3_SHIFT                      3u</span></div>
<div class="line"><a name="l05923"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga5539cdbe8e71d8c8a9c9564f04e10e1e"> 5923</a></span>&#160;<span class="preprocessor">#define LPIT_MSR_TIF3_WIDTH                      1u</span></div>
<div class="line"><a name="l05924"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga3872cc4eb16b99ab2f3f9e33f4682645"> 5924</a></span>&#160;<span class="preprocessor">#define LPIT_MSR_TIF3(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_MSR_TIF3_SHIFT))&amp;LPIT_MSR_TIF3_MASK)</span></div>
<div class="line"><a name="l05925"></a><span class="lineno"> 5925</span>&#160;<span class="comment">/* MIER Bit Fields */</span></div>
<div class="line"><a name="l05926"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gadb2a19bd4f8736a1c8fd8cdb57d2b987"> 5926</a></span>&#160;<span class="preprocessor">#define LPIT_MIER_TIE0_MASK                      0x1u</span></div>
<div class="line"><a name="l05927"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga813731c164c13d631865d648bd15d52f"> 5927</a></span>&#160;<span class="preprocessor">#define LPIT_MIER_TIE0_SHIFT                     0u</span></div>
<div class="line"><a name="l05928"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga1fe98bd814bbac4cbc2ae2706bfc4937"> 5928</a></span>&#160;<span class="preprocessor">#define LPIT_MIER_TIE0_WIDTH                     1u</span></div>
<div class="line"><a name="l05929"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gaf02202dd71443ea7d15b7e117b7339f7"> 5929</a></span>&#160;<span class="preprocessor">#define LPIT_MIER_TIE0(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_MIER_TIE0_SHIFT))&amp;LPIT_MIER_TIE0_MASK)</span></div>
<div class="line"><a name="l05930"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga484c5e3a6f8f26d494d762a5105fb3bf"> 5930</a></span>&#160;<span class="preprocessor">#define LPIT_MIER_TIE1_MASK                      0x2u</span></div>
<div class="line"><a name="l05931"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gaea1d906c2e53e2a46d0a43735030cebe"> 5931</a></span>&#160;<span class="preprocessor">#define LPIT_MIER_TIE1_SHIFT                     1u</span></div>
<div class="line"><a name="l05932"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gaa60fcd199e21ba63effbf7ca14bc798d"> 5932</a></span>&#160;<span class="preprocessor">#define LPIT_MIER_TIE1_WIDTH                     1u</span></div>
<div class="line"><a name="l05933"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga9134cda33aac2e7d49857911d054f500"> 5933</a></span>&#160;<span class="preprocessor">#define LPIT_MIER_TIE1(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_MIER_TIE1_SHIFT))&amp;LPIT_MIER_TIE1_MASK)</span></div>
<div class="line"><a name="l05934"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga23e1cac4b50e4266ccab045084aa8f74"> 5934</a></span>&#160;<span class="preprocessor">#define LPIT_MIER_TIE2_MASK                      0x4u</span></div>
<div class="line"><a name="l05935"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga2cba0d7f747aff6889bd796b3a5a406a"> 5935</a></span>&#160;<span class="preprocessor">#define LPIT_MIER_TIE2_SHIFT                     2u</span></div>
<div class="line"><a name="l05936"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gabf6cc4d8cf2b5b57134ceaed0d254ab1"> 5936</a></span>&#160;<span class="preprocessor">#define LPIT_MIER_TIE2_WIDTH                     1u</span></div>
<div class="line"><a name="l05937"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gad68bd0f0fae29b0f47ad8b29b435f2be"> 5937</a></span>&#160;<span class="preprocessor">#define LPIT_MIER_TIE2(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_MIER_TIE2_SHIFT))&amp;LPIT_MIER_TIE2_MASK)</span></div>
<div class="line"><a name="l05938"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gacda7ff5a159dda2f51534c364e78824a"> 5938</a></span>&#160;<span class="preprocessor">#define LPIT_MIER_TIE3_MASK                      0x8u</span></div>
<div class="line"><a name="l05939"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gafabe767824ee4f775f6af39d2050a0b6"> 5939</a></span>&#160;<span class="preprocessor">#define LPIT_MIER_TIE3_SHIFT                     3u</span></div>
<div class="line"><a name="l05940"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga6cb7db8fb0aba62a3c2f43b23583dfae"> 5940</a></span>&#160;<span class="preprocessor">#define LPIT_MIER_TIE3_WIDTH                     1u</span></div>
<div class="line"><a name="l05941"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga223f34a970806ccdd323569ffecaea42"> 5941</a></span>&#160;<span class="preprocessor">#define LPIT_MIER_TIE3(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_MIER_TIE3_SHIFT))&amp;LPIT_MIER_TIE3_MASK)</span></div>
<div class="line"><a name="l05942"></a><span class="lineno"> 5942</span>&#160;<span class="comment">/* SETTEN Bit Fields */</span></div>
<div class="line"><a name="l05943"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga3bfa12274d772344881daa1d4b29d188"> 5943</a></span>&#160;<span class="preprocessor">#define LPIT_SETTEN_SET_T_EN_0_MASK              0x1u</span></div>
<div class="line"><a name="l05944"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga41bfa5558a4eb0add5b693e9402d6f05"> 5944</a></span>&#160;<span class="preprocessor">#define LPIT_SETTEN_SET_T_EN_0_SHIFT             0u</span></div>
<div class="line"><a name="l05945"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gac7b745ce646337adf3772d9329b5b17a"> 5945</a></span>&#160;<span class="preprocessor">#define LPIT_SETTEN_SET_T_EN_0_WIDTH             1u</span></div>
<div class="line"><a name="l05946"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga80c45a305a23b64fca6ec01f63e45dc4"> 5946</a></span>&#160;<span class="preprocessor">#define LPIT_SETTEN_SET_T_EN_0(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_SETTEN_SET_T_EN_0_SHIFT))&amp;LPIT_SETTEN_SET_T_EN_0_MASK)</span></div>
<div class="line"><a name="l05947"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga7b677382943e1e0f2d1ebf0ccb184403"> 5947</a></span>&#160;<span class="preprocessor">#define LPIT_SETTEN_SET_T_EN_1_MASK              0x2u</span></div>
<div class="line"><a name="l05948"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga8c9db8b6ebd1ec8ca309ef565e76861a"> 5948</a></span>&#160;<span class="preprocessor">#define LPIT_SETTEN_SET_T_EN_1_SHIFT             1u</span></div>
<div class="line"><a name="l05949"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gab5a55962235015d4f93bb11edf2d9794"> 5949</a></span>&#160;<span class="preprocessor">#define LPIT_SETTEN_SET_T_EN_1_WIDTH             1u</span></div>
<div class="line"><a name="l05950"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga36e481e26309fd02c365a3951d2f9024"> 5950</a></span>&#160;<span class="preprocessor">#define LPIT_SETTEN_SET_T_EN_1(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_SETTEN_SET_T_EN_1_SHIFT))&amp;LPIT_SETTEN_SET_T_EN_1_MASK)</span></div>
<div class="line"><a name="l05951"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga6e05c1c5a5886ee2cee824a5a746f41e"> 5951</a></span>&#160;<span class="preprocessor">#define LPIT_SETTEN_SET_T_EN_2_MASK              0x4u</span></div>
<div class="line"><a name="l05952"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga32a2c33b1f90ec8ad9f8d6bca8335164"> 5952</a></span>&#160;<span class="preprocessor">#define LPIT_SETTEN_SET_T_EN_2_SHIFT             2u</span></div>
<div class="line"><a name="l05953"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gaa9d2413bc4dd0aa42c5fb5dde3296a20"> 5953</a></span>&#160;<span class="preprocessor">#define LPIT_SETTEN_SET_T_EN_2_WIDTH             1u</span></div>
<div class="line"><a name="l05954"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga8dc107de92ef3e5a0038c9f37ada26fe"> 5954</a></span>&#160;<span class="preprocessor">#define LPIT_SETTEN_SET_T_EN_2(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_SETTEN_SET_T_EN_2_SHIFT))&amp;LPIT_SETTEN_SET_T_EN_2_MASK)</span></div>
<div class="line"><a name="l05955"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gae9606178c48fe2f1d60af40a9c369ed7"> 5955</a></span>&#160;<span class="preprocessor">#define LPIT_SETTEN_SET_T_EN_3_MASK              0x8u</span></div>
<div class="line"><a name="l05956"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga527b5c333903af41444f20d59ea51304"> 5956</a></span>&#160;<span class="preprocessor">#define LPIT_SETTEN_SET_T_EN_3_SHIFT             3u</span></div>
<div class="line"><a name="l05957"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga3256456016e1ed3200b72538ad04a0c9"> 5957</a></span>&#160;<span class="preprocessor">#define LPIT_SETTEN_SET_T_EN_3_WIDTH             1u</span></div>
<div class="line"><a name="l05958"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga247f7bcc12d06db81c2d5fd568097639"> 5958</a></span>&#160;<span class="preprocessor">#define LPIT_SETTEN_SET_T_EN_3(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_SETTEN_SET_T_EN_3_SHIFT))&amp;LPIT_SETTEN_SET_T_EN_3_MASK)</span></div>
<div class="line"><a name="l05959"></a><span class="lineno"> 5959</span>&#160;<span class="comment">/* CLRTEN Bit Fields */</span></div>
<div class="line"><a name="l05960"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga8512bd4d42c4c6ba415a0ebe3c2d201a"> 5960</a></span>&#160;<span class="preprocessor">#define LPIT_CLRTEN_CLR_T_EN_0_MASK              0x1u</span></div>
<div class="line"><a name="l05961"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gaed76ffcec5fbb8c42038078710a286e2"> 5961</a></span>&#160;<span class="preprocessor">#define LPIT_CLRTEN_CLR_T_EN_0_SHIFT             0u</span></div>
<div class="line"><a name="l05962"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga78f4147b8aaa1a35aef72d7b09d01a73"> 5962</a></span>&#160;<span class="preprocessor">#define LPIT_CLRTEN_CLR_T_EN_0_WIDTH             1u</span></div>
<div class="line"><a name="l05963"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga0eb7cc1d6e56e990eed831b65f430da9"> 5963</a></span>&#160;<span class="preprocessor">#define LPIT_CLRTEN_CLR_T_EN_0(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_CLRTEN_CLR_T_EN_0_SHIFT))&amp;LPIT_CLRTEN_CLR_T_EN_0_MASK)</span></div>
<div class="line"><a name="l05964"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga8287b98181fb40ad056ea62dd257a1f1"> 5964</a></span>&#160;<span class="preprocessor">#define LPIT_CLRTEN_CLR_T_EN_1_MASK              0x2u</span></div>
<div class="line"><a name="l05965"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gaa6da2f54e43e2634d1c1f6777ed36d74"> 5965</a></span>&#160;<span class="preprocessor">#define LPIT_CLRTEN_CLR_T_EN_1_SHIFT             1u</span></div>
<div class="line"><a name="l05966"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gadc2fb476c8ee817c5be68e274103d991"> 5966</a></span>&#160;<span class="preprocessor">#define LPIT_CLRTEN_CLR_T_EN_1_WIDTH             1u</span></div>
<div class="line"><a name="l05967"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gacd66a8521ca6270b7ad8ec07e268f5ac"> 5967</a></span>&#160;<span class="preprocessor">#define LPIT_CLRTEN_CLR_T_EN_1(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_CLRTEN_CLR_T_EN_1_SHIFT))&amp;LPIT_CLRTEN_CLR_T_EN_1_MASK)</span></div>
<div class="line"><a name="l05968"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga1739070e14fc981329bd4f8627530e73"> 5968</a></span>&#160;<span class="preprocessor">#define LPIT_CLRTEN_CLR_T_EN_2_MASK              0x4u</span></div>
<div class="line"><a name="l05969"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga7d3cdf9408b4d3030e33729f212b4b78"> 5969</a></span>&#160;<span class="preprocessor">#define LPIT_CLRTEN_CLR_T_EN_2_SHIFT             2u</span></div>
<div class="line"><a name="l05970"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga3e1e42791513a28f6f1d06c6dc48cdd9"> 5970</a></span>&#160;<span class="preprocessor">#define LPIT_CLRTEN_CLR_T_EN_2_WIDTH             1u</span></div>
<div class="line"><a name="l05971"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga743a5d2595cc255e58ce91d4f3e1c7c6"> 5971</a></span>&#160;<span class="preprocessor">#define LPIT_CLRTEN_CLR_T_EN_2(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_CLRTEN_CLR_T_EN_2_SHIFT))&amp;LPIT_CLRTEN_CLR_T_EN_2_MASK)</span></div>
<div class="line"><a name="l05972"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gae47dfc433ef3bcd2337fbe335c57f53e"> 5972</a></span>&#160;<span class="preprocessor">#define LPIT_CLRTEN_CLR_T_EN_3_MASK              0x8u</span></div>
<div class="line"><a name="l05973"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gad41b69c710d32dc7b4aef1afb9851f47"> 5973</a></span>&#160;<span class="preprocessor">#define LPIT_CLRTEN_CLR_T_EN_3_SHIFT             3u</span></div>
<div class="line"><a name="l05974"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gad8003a774ea13b02d6d8027f1acc7e17"> 5974</a></span>&#160;<span class="preprocessor">#define LPIT_CLRTEN_CLR_T_EN_3_WIDTH             1u</span></div>
<div class="line"><a name="l05975"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga6d6e32734933956b9e3aea8023da888a"> 5975</a></span>&#160;<span class="preprocessor">#define LPIT_CLRTEN_CLR_T_EN_3(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_CLRTEN_CLR_T_EN_3_SHIFT))&amp;LPIT_CLRTEN_CLR_T_EN_3_MASK)</span></div>
<div class="line"><a name="l05976"></a><span class="lineno"> 5976</span>&#160;<span class="comment">/* TMR_TVAL Bit Fields */</span></div>
<div class="line"><a name="l05977"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga07e7a374fca57c81c17dce7d21db5dd1"> 5977</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TVAL_TMR_VAL_MASK               0xFFFFFFFFu</span></div>
<div class="line"><a name="l05978"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gae0735acf10917160c6e0a8c1f2c7ae66"> 5978</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TVAL_TMR_VAL_SHIFT              0u</span></div>
<div class="line"><a name="l05979"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga73010fcfc53ec60414561a2c0a55f722"> 5979</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TVAL_TMR_VAL_WIDTH              32u</span></div>
<div class="line"><a name="l05980"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gaffaa560ee4f4c6c5b74372a3b303d309"> 5980</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TVAL_TMR_VAL(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_TMR_TVAL_TMR_VAL_SHIFT))&amp;LPIT_TMR_TVAL_TMR_VAL_MASK)</span></div>
<div class="line"><a name="l05981"></a><span class="lineno"> 5981</span>&#160;<span class="comment">/* TMR_CVAL Bit Fields */</span></div>
<div class="line"><a name="l05982"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga50d996a7d401e7d452b4d416f5a9794d"> 5982</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_CVAL_TMR_CUR_VAL_MASK           0xFFFFFFFFu</span></div>
<div class="line"><a name="l05983"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gab46ee810fb007b8776554146d13d9541"> 5983</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_CVAL_TMR_CUR_VAL_SHIFT          0u</span></div>
<div class="line"><a name="l05984"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gab07707517a20dabd9200cc1a92e9412e"> 5984</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_CVAL_TMR_CUR_VAL_WIDTH          32u</span></div>
<div class="line"><a name="l05985"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga61a91e1d7e285cb26a648e70542c2d19"> 5985</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_CVAL_TMR_CUR_VAL(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_TMR_CVAL_TMR_CUR_VAL_SHIFT))&amp;LPIT_TMR_CVAL_TMR_CUR_VAL_MASK)</span></div>
<div class="line"><a name="l05986"></a><span class="lineno"> 5986</span>&#160;<span class="comment">/* TMR_TCTRL Bit Fields */</span></div>
<div class="line"><a name="l05987"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga801ffbcf7007f9747e1c5780d6819e66"> 5987</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_T_EN_MASK                 0x1u</span></div>
<div class="line"><a name="l05988"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gab755b4d21a1362fa36afcd9a65c6cfb3"> 5988</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_T_EN_SHIFT                0u</span></div>
<div class="line"><a name="l05989"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga30274aa5d8995a4cda70b99c76a33949"> 5989</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_T_EN_WIDTH                1u</span></div>
<div class="line"><a name="l05990"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga30fbc3bd70ad77394b7fabba869d3b85"> 5990</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_T_EN(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_TMR_TCTRL_T_EN_SHIFT))&amp;LPIT_TMR_TCTRL_T_EN_MASK)</span></div>
<div class="line"><a name="l05991"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga711bbd24b91862292a44f7487dcdad84"> 5991</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_CHAIN_MASK                0x2u</span></div>
<div class="line"><a name="l05992"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gab905b55589683c2d0699c2434884bc28"> 5992</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_CHAIN_SHIFT               1u</span></div>
<div class="line"><a name="l05993"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gab4e11cd023511e1c8ce798948286fd5f"> 5993</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_CHAIN_WIDTH               1u</span></div>
<div class="line"><a name="l05994"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gada8a88c9cee1c43ac07a697e38452749"> 5994</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_CHAIN(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_TMR_TCTRL_CHAIN_SHIFT))&amp;LPIT_TMR_TCTRL_CHAIN_MASK)</span></div>
<div class="line"><a name="l05995"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gaf0214671732a1fbd7a6a094c5e9ae125"> 5995</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_MODE_MASK                 0xCu</span></div>
<div class="line"><a name="l05996"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga35794e09004613607e3af2f6fffb98f4"> 5996</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_MODE_SHIFT                2u</span></div>
<div class="line"><a name="l05997"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga535cfedc95e4ebff369f6ff6b1a94da7"> 5997</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_MODE_WIDTH                2u</span></div>
<div class="line"><a name="l05998"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gaa8fdb6a3d596bf37706d0b9eda830d65"> 5998</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_MODE(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_TMR_TCTRL_MODE_SHIFT))&amp;LPIT_TMR_TCTRL_MODE_MASK)</span></div>
<div class="line"><a name="l05999"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga00239621cd9736a07d99a765da64f60d"> 5999</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_TSOT_MASK                 0x10000u</span></div>
<div class="line"><a name="l06000"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga8fba0faa96a608242a321555b47d10a9"> 6000</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_TSOT_SHIFT                16u</span></div>
<div class="line"><a name="l06001"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga853ea11058bde520e4d72bc671d3fed9"> 6001</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_TSOT_WIDTH                1u</span></div>
<div class="line"><a name="l06002"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gacec8f83752c18f138a8c82d1d9f2fde4"> 6002</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_TSOT(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_TMR_TCTRL_TSOT_SHIFT))&amp;LPIT_TMR_TCTRL_TSOT_MASK)</span></div>
<div class="line"><a name="l06003"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gad3543f9393d37c82995a007e144284d5"> 6003</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_TSOI_MASK                 0x20000u</span></div>
<div class="line"><a name="l06004"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gaf8c304b3d8cdabab2e057b9f5ac53255"> 6004</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_TSOI_SHIFT                17u</span></div>
<div class="line"><a name="l06005"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gaa7b28fdf7b6770766bbffb8008cf099a"> 6005</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_TSOI_WIDTH                1u</span></div>
<div class="line"><a name="l06006"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga34c0828718a89f687a0cdb5cd7dee5b0"> 6006</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_TSOI(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_TMR_TCTRL_TSOI_SHIFT))&amp;LPIT_TMR_TCTRL_TSOI_MASK)</span></div>
<div class="line"><a name="l06007"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga24f93aaa5f3004d113864fb3bb631aca"> 6007</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_TROT_MASK                 0x40000u</span></div>
<div class="line"><a name="l06008"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga5de559c54fcabdeb85ef3cc0b3c97882"> 6008</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_TROT_SHIFT                18u</span></div>
<div class="line"><a name="l06009"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga0e31108d0ca8c3a3517865d5507dab53"> 6009</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_TROT_WIDTH                1u</span></div>
<div class="line"><a name="l06010"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga0a894bffb7b93da9fa596aa0bf1cc4ba"> 6010</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_TROT(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_TMR_TCTRL_TROT_SHIFT))&amp;LPIT_TMR_TCTRL_TROT_MASK)</span></div>
<div class="line"><a name="l06011"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga5d46347fe62cd3255af3cefa216015f1"> 6011</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_TRG_SRC_MASK              0x800000u</span></div>
<div class="line"><a name="l06012"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gad3f7358f5285b78a4985b71eaa7330cc"> 6012</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_TRG_SRC_SHIFT             23u</span></div>
<div class="line"><a name="l06013"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga3b7ac8ef2d7d82b44dfd83240784ac5b"> 6013</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_TRG_SRC_WIDTH             1u</span></div>
<div class="line"><a name="l06014"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gaaecdcbf3e0de878c71aad1ccb9410f38"> 6014</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_TRG_SRC(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_TMR_TCTRL_TRG_SRC_SHIFT))&amp;LPIT_TMR_TCTRL_TRG_SRC_MASK)</span></div>
<div class="line"><a name="l06015"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga7ea7b547bbcde6400076694657feaaec"> 6015</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_TRG_SEL_MASK              0xF000000u</span></div>
<div class="line"><a name="l06016"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga4c298dc38c36c7728de3e90adde97211"> 6016</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_TRG_SEL_SHIFT             24u</span></div>
<div class="line"><a name="l06017"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#ga44a5d1d972082e8bcf18b8da514a54fa"> 6017</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_TRG_SEL_WIDTH             4u</span></div>
<div class="line"><a name="l06018"></a><span class="lineno"><a class="line" href="group___l_p_i_t___register___masks.html#gaffbf4cf6cec34e590d5bdde6f48d291c"> 6018</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_TRG_SEL(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_TMR_TCTRL_TRG_SEL_SHIFT))&amp;LPIT_TMR_TCTRL_TRG_SEL_MASK)</span></div>
<div class="line"><a name="l06019"></a><span class="lineno"> 6019</span>&#160; <span class="comment">/* end of group LPIT_Register_Masks */</span></div>
<div class="line"><a name="l06023"></a><span class="lineno"> 6023</span>&#160; </div>
<div class="line"><a name="l06024"></a><span class="lineno"> 6024</span>&#160; <span class="comment">/* end of group LPIT_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l06028"></a><span class="lineno"> 6028</span>&#160; </div>
<div class="line"><a name="l06029"></a><span class="lineno"> 6029</span>&#160; </div>
<div class="line"><a name="l06030"></a><span class="lineno"> 6030</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l06031"></a><span class="lineno"> 6031</span>&#160;<span class="comment">   -- LPSPI Peripheral Access Layer</span></div>
<div class="line"><a name="l06032"></a><span class="lineno"> 6032</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l06033"></a><span class="lineno"> 6033</span>&#160; </div>
<div class="line"><a name="l06043"></a><span class="lineno"><a class="line" href="struct_l_p_s_p_i___type.html"> 6043</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l06044"></a><span class="lineno"><a class="line" href="struct_l_p_s_p_i___type.html#a95f71dbc953fdcbb923c7446ba479ec9"> 6044</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_l_p_s_p_i___type.html#a95f71dbc953fdcbb923c7446ba479ec9">VERID</a>;                             </div>
<div class="line"><a name="l06045"></a><span class="lineno"><a class="line" href="struct_l_p_s_p_i___type.html#a83b4dbf62db965547d50c393c1a8245f"> 6045</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_l_p_s_p_i___type.html#a83b4dbf62db965547d50c393c1a8245f">PARAM</a>;                             </div>
<div class="line"><a name="l06046"></a><span class="lineno"><a class="line" href="struct_l_p_s_p_i___type.html#af1e5530d63b68157702e0da50b340b6c"> 6046</a></span>&#160;       uint8_t RESERVED_0[8];</div>
<div class="line"><a name="l06047"></a><span class="lineno"><a class="line" href="struct_l_p_s_p_i___type.html#a0c0178cc19bfb3dbfd5a37d3a312b1c0"> 6047</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_s_p_i___type.html#a0c0178cc19bfb3dbfd5a37d3a312b1c0">CR</a>;                                </div>
<div class="line"><a name="l06048"></a><span class="lineno"><a class="line" href="struct_l_p_s_p_i___type.html#a8c07bbe9d83ac94c039e7fabf151a80a"> 6048</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_s_p_i___type.html#a8c07bbe9d83ac94c039e7fabf151a80a">SR</a>;                                </div>
<div class="line"><a name="l06049"></a><span class="lineno"><a class="line" href="struct_l_p_s_p_i___type.html#a7cc7d86d7d8abb898387565bd144cad5"> 6049</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_s_p_i___type.html#a7cc7d86d7d8abb898387565bd144cad5">IER</a>;                               </div>
<div class="line"><a name="l06050"></a><span class="lineno"><a class="line" href="struct_l_p_s_p_i___type.html#a60e315c124def25aef9daac689751fb2"> 6050</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_s_p_i___type.html#a60e315c124def25aef9daac689751fb2">DER</a>;                               </div>
<div class="line"><a name="l06051"></a><span class="lineno"><a class="line" href="struct_l_p_s_p_i___type.html#a79d55c4c2e40c7e4f4b7c742db0b6f18"> 6051</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_s_p_i___type.html#a79d55c4c2e40c7e4f4b7c742db0b6f18">CFGR0</a>;                             </div>
<div class="line"><a name="l06052"></a><span class="lineno"><a class="line" href="struct_l_p_s_p_i___type.html#a33c691feb35cdfb64b39fd6117287ebc"> 6052</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_s_p_i___type.html#a33c691feb35cdfb64b39fd6117287ebc">CFGR1</a>;                             </div>
<div class="line"><a name="l06053"></a><span class="lineno"><a class="line" href="struct_l_p_s_p_i___type.html#a9ce0bf1d1568f545f35225a20b762039"> 6053</a></span>&#160;       uint8_t RESERVED_1[8];</div>
<div class="line"><a name="l06054"></a><span class="lineno"><a class="line" href="struct_l_p_s_p_i___type.html#a4d6a38927679a5f2bff30bf7662a8f08"> 6054</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_s_p_i___type.html#a4d6a38927679a5f2bff30bf7662a8f08">DMR0</a>;                              </div>
<div class="line"><a name="l06055"></a><span class="lineno"><a class="line" href="struct_l_p_s_p_i___type.html#ac8a32ceb824219a94d406f9e64cda56c"> 6055</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_s_p_i___type.html#ac8a32ceb824219a94d406f9e64cda56c">DMR1</a>;                              </div>
<div class="line"><a name="l06056"></a><span class="lineno"><a class="line" href="struct_l_p_s_p_i___type.html#a2dbd2c3027ed77705e8f676ccef766c4"> 6056</a></span>&#160;       uint8_t RESERVED_2[8];</div>
<div class="line"><a name="l06057"></a><span class="lineno"><a class="line" href="struct_l_p_s_p_i___type.html#a237fce3e505c096c50c62c548951d589"> 6057</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_s_p_i___type.html#a237fce3e505c096c50c62c548951d589">CCR</a>;                               </div>
<div class="line"><a name="l06058"></a><span class="lineno"><a class="line" href="struct_l_p_s_p_i___type.html#a655e3c3abaf2be9e14fb6f0903870f49"> 6058</a></span>&#160;       uint8_t RESERVED_3[20];</div>
<div class="line"><a name="l06059"></a><span class="lineno"><a class="line" href="struct_l_p_s_p_i___type.html#a1794b680720b755fa318f272672d09ed"> 6059</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_s_p_i___type.html#a1794b680720b755fa318f272672d09ed">FCR</a>;                               </div>
<div class="line"><a name="l06060"></a><span class="lineno"><a class="line" href="struct_l_p_s_p_i___type.html#a8535c5a4f8334107c2f859829ecd1652"> 6060</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_l_p_s_p_i___type.html#a8535c5a4f8334107c2f859829ecd1652">FSR</a>;                               </div>
<div class="line"><a name="l06061"></a><span class="lineno"><a class="line" href="struct_l_p_s_p_i___type.html#ae89ef415c07c8eec379c4d0ba0758bec"> 6061</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_s_p_i___type.html#ae89ef415c07c8eec379c4d0ba0758bec">TCR</a>;                               </div>
<div class="line"><a name="l06062"></a><span class="lineno"><a class="line" href="struct_l_p_s_p_i___type.html#a542ff73895e40698d44f76e1a46d74d0"> 6062</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_l_p_s_p_i___type.html#a542ff73895e40698d44f76e1a46d74d0">TDR</a>;                               </div>
<div class="line"><a name="l06063"></a><span class="lineno"><a class="line" href="struct_l_p_s_p_i___type.html#a0544c29a4ff4b02bab4382981d3c68f6"> 6063</a></span>&#160;       uint8_t RESERVED_4[8];</div>
<div class="line"><a name="l06064"></a><span class="lineno"><a class="line" href="struct_l_p_s_p_i___type.html#acd5dec58053355092c72a73cc9323016"> 6064</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_l_p_s_p_i___type.html#acd5dec58053355092c72a73cc9323016">RSR</a>;                               </div>
<div class="line"><a name="l06065"></a><span class="lineno"><a class="line" href="struct_l_p_s_p_i___type.html#aa91a2ab94faca8f8436ba76666e06aae"> 6065</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_l_p_s_p_i___type.html#aa91a2ab94faca8f8436ba76666e06aae">RDR</a>;                               </div>
<div class="line"><a name="l06066"></a><span class="lineno"> 6066</span>&#160;} <a class="code" href="struct_l_p_s_p_i___type.html">LPSPI_Type</a>, *<a class="code" href="group___l_p_s_p_i___peripheral___access___layer.html#ga5a136ef9440c9fbf2e65029ca517a262">LPSPI_MemMapPtr</a>;</div>
<div class="line"><a name="l06067"></a><span class="lineno"> 6067</span>&#160; </div>
<div class="line"><a name="l06069"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___peripheral___access___layer.html#gaa844fb2d487771c96d415bdda1ef67b4"> 6069</a></span>&#160;<span class="preprocessor">#define LPSPI_INSTANCE_COUNT                     (1u)</span></div>
<div class="line"><a name="l06070"></a><span class="lineno"> 6070</span>&#160; </div>
<div class="line"><a name="l06071"></a><span class="lineno"> 6071</span>&#160; </div>
<div class="line"><a name="l06072"></a><span class="lineno"> 6072</span>&#160;<span class="comment">/* LPSPI - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l06074"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___peripheral___access___layer.html#gaa742af2111d27d86905e9d34f6221db4"> 6074</a></span>&#160;<span class="preprocessor">#define LPSPI0_BASE                              (0x4002C000u)</span></div>
<div class="line"><a name="l06075"></a><span class="lineno"> 6075</span>&#160; </div>
<div class="line"><a name="l06076"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___peripheral___access___layer.html#gad552d158bcba2b8f961993cc9a198538"> 6076</a></span>&#160;<span class="preprocessor">#define LPSPI0                                   ((LPSPI_Type *)LPSPI0_BASE)</span></div>
<div class="line"><a name="l06077"></a><span class="lineno"> 6077</span>&#160; </div>
<div class="line"><a name="l06078"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___peripheral___access___layer.html#gad0a8247ec665c01027bf2a7a9d5c1646"> 6078</a></span>&#160;<span class="preprocessor">#define LPSPI_BASE_ADDRS                         { LPSPI0_BASE }</span></div>
<div class="line"><a name="l06079"></a><span class="lineno"> 6079</span>&#160; </div>
<div class="line"><a name="l06080"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___peripheral___access___layer.html#ga5b717f3a4100debf576c7395c5910c62"> 6080</a></span>&#160;<span class="preprocessor">#define LPSPI_BASE_PTRS                          { LPSPI0 }</span></div>
<div class="line"><a name="l06081"></a><span class="lineno"> 6081</span>&#160; </div>
<div class="line"><a name="l06082"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___peripheral___access___layer.html#ga178dd7b82698cf31bd22d353e47d24a4"> 6082</a></span>&#160;<span class="preprocessor">#define LPSPI_IRQS_ARR_COUNT                     (1u)</span></div>
<div class="line"><a name="l06083"></a><span class="lineno"> 6083</span>&#160; </div>
<div class="line"><a name="l06084"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___peripheral___access___layer.html#gaffd07b4fba329f218ad3ca945c27e045"> 6084</a></span>&#160;<span class="preprocessor">#define LPSPI_IRQS_CH_COUNT                      (1u)</span></div>
<div class="line"><a name="l06085"></a><span class="lineno"> 6085</span>&#160; </div>
<div class="line"><a name="l06086"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___peripheral___access___layer.html#ga77e6992752f72e75ae70e547a8f36c3e"> 6086</a></span>&#160;<span class="preprocessor">#define LPSPI_IRQS                               { LPSPI0_IRQn }</span></div>
<div class="line"><a name="l06087"></a><span class="lineno"> 6087</span>&#160; </div>
<div class="line"><a name="l06088"></a><span class="lineno"> 6088</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l06089"></a><span class="lineno"> 6089</span>&#160;<span class="comment">   -- LPSPI Register Masks</span></div>
<div class="line"><a name="l06090"></a><span class="lineno"> 6090</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l06091"></a><span class="lineno"> 6091</span>&#160; </div>
<div class="line"><a name="l06097"></a><span class="lineno"> 6097</span>&#160;<span class="comment">/* VERID Bit Fields */</span></div>
<div class="line"><a name="l06098"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga1279477413f134393307bed2defcf160"> 6098</a></span>&#160;<span class="preprocessor">#define LPSPI_VERID_FEATURE_MASK                 0xFFFFu</span></div>
<div class="line"><a name="l06099"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga62b5bd2c22a5726ee71b2460807b9379"> 6099</a></span>&#160;<span class="preprocessor">#define LPSPI_VERID_FEATURE_SHIFT                0u</span></div>
<div class="line"><a name="l06100"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga36d94873c9f040659debe0de130ee346"> 6100</a></span>&#160;<span class="preprocessor">#define LPSPI_VERID_FEATURE_WIDTH                16u</span></div>
<div class="line"><a name="l06101"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaca7f09236bc2bfabbba9a0960236d415"> 6101</a></span>&#160;<span class="preprocessor">#define LPSPI_VERID_FEATURE(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_VERID_FEATURE_SHIFT))&amp;LPSPI_VERID_FEATURE_MASK)</span></div>
<div class="line"><a name="l06102"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga625d13253c46319f42562006e39cab9f"> 6102</a></span>&#160;<span class="preprocessor">#define LPSPI_VERID_MINOR_MASK                   0xFF0000u</span></div>
<div class="line"><a name="l06103"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga0ab992cd34b50d569953cc02d7a9582a"> 6103</a></span>&#160;<span class="preprocessor">#define LPSPI_VERID_MINOR_SHIFT                  16u</span></div>
<div class="line"><a name="l06104"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga3a7ec427e2d8ffb63e67a5b53f7bf829"> 6104</a></span>&#160;<span class="preprocessor">#define LPSPI_VERID_MINOR_WIDTH                  8u</span></div>
<div class="line"><a name="l06105"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga879b675ce0791c768a46c025f92b7827"> 6105</a></span>&#160;<span class="preprocessor">#define LPSPI_VERID_MINOR(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_VERID_MINOR_SHIFT))&amp;LPSPI_VERID_MINOR_MASK)</span></div>
<div class="line"><a name="l06106"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga861801883ffae08f20bb54ef714dfe9d"> 6106</a></span>&#160;<span class="preprocessor">#define LPSPI_VERID_MAJOR_MASK                   0xFF000000u</span></div>
<div class="line"><a name="l06107"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga594ee6982bdb4085c158a888a56ec805"> 6107</a></span>&#160;<span class="preprocessor">#define LPSPI_VERID_MAJOR_SHIFT                  24u</span></div>
<div class="line"><a name="l06108"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga5ba7c680f150188a6f18ebd76d7acfd2"> 6108</a></span>&#160;<span class="preprocessor">#define LPSPI_VERID_MAJOR_WIDTH                  8u</span></div>
<div class="line"><a name="l06109"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga8dab764600d67dd8d2871a3c4d2e397d"> 6109</a></span>&#160;<span class="preprocessor">#define LPSPI_VERID_MAJOR(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_VERID_MAJOR_SHIFT))&amp;LPSPI_VERID_MAJOR_MASK)</span></div>
<div class="line"><a name="l06110"></a><span class="lineno"> 6110</span>&#160;<span class="comment">/* PARAM Bit Fields */</span></div>
<div class="line"><a name="l06111"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga5a3e55af8ffdf2d829ff3fe33ba9b815"> 6111</a></span>&#160;<span class="preprocessor">#define LPSPI_PARAM_TXFIFO_MASK                  0xFFu</span></div>
<div class="line"><a name="l06112"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga911070a3ebc1b1f86b8cbc9b212cba82"> 6112</a></span>&#160;<span class="preprocessor">#define LPSPI_PARAM_TXFIFO_SHIFT                 0u</span></div>
<div class="line"><a name="l06113"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gab3edaf8a176a6aa276388cbbd7ca5088"> 6113</a></span>&#160;<span class="preprocessor">#define LPSPI_PARAM_TXFIFO_WIDTH                 8u</span></div>
<div class="line"><a name="l06114"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gafc88cac8b807d3240b9531d93681df43"> 6114</a></span>&#160;<span class="preprocessor">#define LPSPI_PARAM_TXFIFO(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_PARAM_TXFIFO_SHIFT))&amp;LPSPI_PARAM_TXFIFO_MASK)</span></div>
<div class="line"><a name="l06115"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gad237c7d0650cbf737d4b48556bcf97f0"> 6115</a></span>&#160;<span class="preprocessor">#define LPSPI_PARAM_RXFIFO_MASK                  0xFF00u</span></div>
<div class="line"><a name="l06116"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga4da906807b29bc0c26fcff6983403f45"> 6116</a></span>&#160;<span class="preprocessor">#define LPSPI_PARAM_RXFIFO_SHIFT                 8u</span></div>
<div class="line"><a name="l06117"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga3c40fdb777229ad8ac1680d08998ce79"> 6117</a></span>&#160;<span class="preprocessor">#define LPSPI_PARAM_RXFIFO_WIDTH                 8u</span></div>
<div class="line"><a name="l06118"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga2a8b24b823f020c85cd5ad3d1a0a8418"> 6118</a></span>&#160;<span class="preprocessor">#define LPSPI_PARAM_RXFIFO(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_PARAM_RXFIFO_SHIFT))&amp;LPSPI_PARAM_RXFIFO_MASK)</span></div>
<div class="line"><a name="l06119"></a><span class="lineno"> 6119</span>&#160;<span class="comment">/* CR Bit Fields */</span></div>
<div class="line"><a name="l06120"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga8f781501e6bdfe7b8b2e8c2765e4cb25"> 6120</a></span>&#160;<span class="preprocessor">#define LPSPI_CR_MEN_MASK                        0x1u</span></div>
<div class="line"><a name="l06121"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gafb101e01b3526b03b3fa4356270b4871"> 6121</a></span>&#160;<span class="preprocessor">#define LPSPI_CR_MEN_SHIFT                       0u</span></div>
<div class="line"><a name="l06122"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga07a8d68f2dd0c126cabb2990a4b7fde9"> 6122</a></span>&#160;<span class="preprocessor">#define LPSPI_CR_MEN_WIDTH                       1u</span></div>
<div class="line"><a name="l06123"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga551cc3658602a10e11ff7944afba22b6"> 6123</a></span>&#160;<span class="preprocessor">#define LPSPI_CR_MEN(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CR_MEN_SHIFT))&amp;LPSPI_CR_MEN_MASK)</span></div>
<div class="line"><a name="l06124"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaf16a8fbaf90bfe0aec7edc0cf173aa7c"> 6124</a></span>&#160;<span class="preprocessor">#define LPSPI_CR_RST_MASK                        0x2u</span></div>
<div class="line"><a name="l06125"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaf0a2097ddfdca71f344124e8811fb0d3"> 6125</a></span>&#160;<span class="preprocessor">#define LPSPI_CR_RST_SHIFT                       1u</span></div>
<div class="line"><a name="l06126"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga11b0d1987da039615903f111a5e42094"> 6126</a></span>&#160;<span class="preprocessor">#define LPSPI_CR_RST_WIDTH                       1u</span></div>
<div class="line"><a name="l06127"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga2a6e782a42131754b604d01b925ab1c1"> 6127</a></span>&#160;<span class="preprocessor">#define LPSPI_CR_RST(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CR_RST_SHIFT))&amp;LPSPI_CR_RST_MASK)</span></div>
<div class="line"><a name="l06128"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaf7fc1c87e0a160ad257239b357287f4c"> 6128</a></span>&#160;<span class="preprocessor">#define LPSPI_CR_DOZEN_MASK                      0x4u</span></div>
<div class="line"><a name="l06129"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gae9c0786155b3a772f168b632105430cc"> 6129</a></span>&#160;<span class="preprocessor">#define LPSPI_CR_DOZEN_SHIFT                     2u</span></div>
<div class="line"><a name="l06130"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga9426cfd96c968349a430535ebf937964"> 6130</a></span>&#160;<span class="preprocessor">#define LPSPI_CR_DOZEN_WIDTH                     1u</span></div>
<div class="line"><a name="l06131"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga08e0e93f90d10878cc288023e2d15476"> 6131</a></span>&#160;<span class="preprocessor">#define LPSPI_CR_DOZEN(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CR_DOZEN_SHIFT))&amp;LPSPI_CR_DOZEN_MASK)</span></div>
<div class="line"><a name="l06132"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaa569ba506d7762e65671f42c50cf58eb"> 6132</a></span>&#160;<span class="preprocessor">#define LPSPI_CR_DBGEN_MASK                      0x8u</span></div>
<div class="line"><a name="l06133"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga4cad07696776a73f45835851e89aa86d"> 6133</a></span>&#160;<span class="preprocessor">#define LPSPI_CR_DBGEN_SHIFT                     3u</span></div>
<div class="line"><a name="l06134"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gac9dc01ec1ea3c0021707e351b03faece"> 6134</a></span>&#160;<span class="preprocessor">#define LPSPI_CR_DBGEN_WIDTH                     1u</span></div>
<div class="line"><a name="l06135"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga007a02b55a5383ccfb9a8fa60bc91ada"> 6135</a></span>&#160;<span class="preprocessor">#define LPSPI_CR_DBGEN(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CR_DBGEN_SHIFT))&amp;LPSPI_CR_DBGEN_MASK)</span></div>
<div class="line"><a name="l06136"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaa288c3afb72c444ba945188f3efd08e9"> 6136</a></span>&#160;<span class="preprocessor">#define LPSPI_CR_RTF_MASK                        0x100u</span></div>
<div class="line"><a name="l06137"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga5ccd2fac4e7a95fa5c0ff7a6ade1bc1a"> 6137</a></span>&#160;<span class="preprocessor">#define LPSPI_CR_RTF_SHIFT                       8u</span></div>
<div class="line"><a name="l06138"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gac904f4b3fae905715ca8c926188bb250"> 6138</a></span>&#160;<span class="preprocessor">#define LPSPI_CR_RTF_WIDTH                       1u</span></div>
<div class="line"><a name="l06139"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga6ccbd731c8a6ac2383800020974635cc"> 6139</a></span>&#160;<span class="preprocessor">#define LPSPI_CR_RTF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CR_RTF_SHIFT))&amp;LPSPI_CR_RTF_MASK)</span></div>
<div class="line"><a name="l06140"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga3f01ffbc5a1d2b31422dc41e675e73dd"> 6140</a></span>&#160;<span class="preprocessor">#define LPSPI_CR_RRF_MASK                        0x200u</span></div>
<div class="line"><a name="l06141"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga00f22db5039978014197427127ac57e4"> 6141</a></span>&#160;<span class="preprocessor">#define LPSPI_CR_RRF_SHIFT                       9u</span></div>
<div class="line"><a name="l06142"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga3eb7cc01ae6fa8967191c779eeb2800c"> 6142</a></span>&#160;<span class="preprocessor">#define LPSPI_CR_RRF_WIDTH                       1u</span></div>
<div class="line"><a name="l06143"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga007f5cd3247462189c486018e5b28a1c"> 6143</a></span>&#160;<span class="preprocessor">#define LPSPI_CR_RRF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CR_RRF_SHIFT))&amp;LPSPI_CR_RRF_MASK)</span></div>
<div class="line"><a name="l06144"></a><span class="lineno"> 6144</span>&#160;<span class="comment">/* SR Bit Fields */</span></div>
<div class="line"><a name="l06145"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga3602a2e2fd906d14f0742f6335750ac0"> 6145</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_TDF_MASK                        0x1u</span></div>
<div class="line"><a name="l06146"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga81864dc3a76a5066d81ed77066b16dda"> 6146</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_TDF_SHIFT                       0u</span></div>
<div class="line"><a name="l06147"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaab96ebda84d2246f0cdc4b89753e2e31"> 6147</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_TDF_WIDTH                       1u</span></div>
<div class="line"><a name="l06148"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga38247a7541564bde3a8bedc093750b3d"> 6148</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_TDF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_SR_TDF_SHIFT))&amp;LPSPI_SR_TDF_MASK)</span></div>
<div class="line"><a name="l06149"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga1e1ff810ed624186528d593261e98bab"> 6149</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_RDF_MASK                        0x2u</span></div>
<div class="line"><a name="l06150"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga95eea88bf6a7426fd6ca45377ab94cdc"> 6150</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_RDF_SHIFT                       1u</span></div>
<div class="line"><a name="l06151"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga46c735ff3026c5840134a9390fe88a83"> 6151</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_RDF_WIDTH                       1u</span></div>
<div class="line"><a name="l06152"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga9e772aff16edf4a21984045f78513f92"> 6152</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_RDF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_SR_RDF_SHIFT))&amp;LPSPI_SR_RDF_MASK)</span></div>
<div class="line"><a name="l06153"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gadea444ebfd1dfb0586dcaeb4abde0955"> 6153</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_WCF_MASK                        0x100u</span></div>
<div class="line"><a name="l06154"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga4a8212a1884ee4be467f109264193747"> 6154</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_WCF_SHIFT                       8u</span></div>
<div class="line"><a name="l06155"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gab08501ea556a76074f48cbbef380708e"> 6155</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_WCF_WIDTH                       1u</span></div>
<div class="line"><a name="l06156"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga197abf0b795bfe22e54e1a7b93c682d7"> 6156</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_WCF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_SR_WCF_SHIFT))&amp;LPSPI_SR_WCF_MASK)</span></div>
<div class="line"><a name="l06157"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga2c434cb4905573afe9385f85f7240a67"> 6157</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_FCF_MASK                        0x200u</span></div>
<div class="line"><a name="l06158"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga2eb0b5de851702e50c0f78159ab82632"> 6158</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_FCF_SHIFT                       9u</span></div>
<div class="line"><a name="l06159"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga22e6d99e780e11e55d83c86dbfd229e7"> 6159</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_FCF_WIDTH                       1u</span></div>
<div class="line"><a name="l06160"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga103a02457cdd6a2acc204e7d679b91b1"> 6160</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_FCF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_SR_FCF_SHIFT))&amp;LPSPI_SR_FCF_MASK)</span></div>
<div class="line"><a name="l06161"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga73fbfc5c8c5a08c85a610e5ee05fb2b2"> 6161</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_TCF_MASK                        0x400u</span></div>
<div class="line"><a name="l06162"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga311638b1614b5b3c1307d731bef66be3"> 6162</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_TCF_SHIFT                       10u</span></div>
<div class="line"><a name="l06163"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga42784375df411560900ccec76f7beeb8"> 6163</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_TCF_WIDTH                       1u</span></div>
<div class="line"><a name="l06164"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga86ffec52ec764e1a434e562c65c021e2"> 6164</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_TCF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_SR_TCF_SHIFT))&amp;LPSPI_SR_TCF_MASK)</span></div>
<div class="line"><a name="l06165"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaa9fad88503fa12c5559818c2faf9eb41"> 6165</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_TEF_MASK                        0x800u</span></div>
<div class="line"><a name="l06166"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaddf007235bbc3fd02a9b731feb410b9b"> 6166</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_TEF_SHIFT                       11u</span></div>
<div class="line"><a name="l06167"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga4b006ffcd6968b038e1ea3f39fed9d7e"> 6167</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_TEF_WIDTH                       1u</span></div>
<div class="line"><a name="l06168"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga331357904e1b3ae99149fffda9188601"> 6168</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_TEF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_SR_TEF_SHIFT))&amp;LPSPI_SR_TEF_MASK)</span></div>
<div class="line"><a name="l06169"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gab65b55db6e28133b2ac9411347e17669"> 6169</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_REF_MASK                        0x1000u</span></div>
<div class="line"><a name="l06170"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga7fd1e09926b3c25457f9641a7bee74e8"> 6170</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_REF_SHIFT                       12u</span></div>
<div class="line"><a name="l06171"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga3f71a87e40feb62fe74c789405b7308a"> 6171</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_REF_WIDTH                       1u</span></div>
<div class="line"><a name="l06172"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaaa8c69fba13d77835b0f389a5021b0a4"> 6172</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_REF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_SR_REF_SHIFT))&amp;LPSPI_SR_REF_MASK)</span></div>
<div class="line"><a name="l06173"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga1d1d3f9b74686831ff4f7ca826bc78e0"> 6173</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_DMF_MASK                        0x2000u</span></div>
<div class="line"><a name="l06174"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga4bd2a940fba80c2f8ace3b9e2f287625"> 6174</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_DMF_SHIFT                       13u</span></div>
<div class="line"><a name="l06175"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gad593ed07fcb08d0aeed18f97bab51101"> 6175</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_DMF_WIDTH                       1u</span></div>
<div class="line"><a name="l06176"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaffaf19fd7f460e311f1df1a6d4f6625c"> 6176</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_DMF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_SR_DMF_SHIFT))&amp;LPSPI_SR_DMF_MASK)</span></div>
<div class="line"><a name="l06177"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga6acb2407093ca9daa4bffad7801d75ea"> 6177</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_MBF_MASK                        0x1000000u</span></div>
<div class="line"><a name="l06178"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga2eff6afa0f6c4384d4980c64683997f8"> 6178</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_MBF_SHIFT                       24u</span></div>
<div class="line"><a name="l06179"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga580bfd4ed90516abf1b6d88b9af856ea"> 6179</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_MBF_WIDTH                       1u</span></div>
<div class="line"><a name="l06180"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga167b4ac0b4103206996ffff4645a3d16"> 6180</a></span>&#160;<span class="preprocessor">#define LPSPI_SR_MBF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_SR_MBF_SHIFT))&amp;LPSPI_SR_MBF_MASK)</span></div>
<div class="line"><a name="l06181"></a><span class="lineno"> 6181</span>&#160;<span class="comment">/* IER Bit Fields */</span></div>
<div class="line"><a name="l06182"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga80e0ffac28915cfb71d448b391ad3843"> 6182</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_TDIE_MASK                      0x1u</span></div>
<div class="line"><a name="l06183"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga7104537cd24c328c72f16dfa3e234a45"> 6183</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_TDIE_SHIFT                     0u</span></div>
<div class="line"><a name="l06184"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga7e76a13f754e3e49015e474ca2e37d87"> 6184</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_TDIE_WIDTH                     1u</span></div>
<div class="line"><a name="l06185"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga37683c843a23545467df593d62b444f3"> 6185</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_TDIE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_IER_TDIE_SHIFT))&amp;LPSPI_IER_TDIE_MASK)</span></div>
<div class="line"><a name="l06186"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga668758dcb2895f60ed258d23c9f60ca9"> 6186</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_RDIE_MASK                      0x2u</span></div>
<div class="line"><a name="l06187"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga442f577aa48832906f0b1cd2f80cf6f3"> 6187</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_RDIE_SHIFT                     1u</span></div>
<div class="line"><a name="l06188"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga1a4c0be169220427a83fd2b5968679e4"> 6188</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_RDIE_WIDTH                     1u</span></div>
<div class="line"><a name="l06189"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaa27af5784d8b4cdcc4a297757d80f181"> 6189</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_RDIE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_IER_RDIE_SHIFT))&amp;LPSPI_IER_RDIE_MASK)</span></div>
<div class="line"><a name="l06190"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga4e4c1b0e10e3f21add0802dd04455008"> 6190</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_WCIE_MASK                      0x100u</span></div>
<div class="line"><a name="l06191"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gab8eab237899b7781c5d77b1e3d9b2d16"> 6191</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_WCIE_SHIFT                     8u</span></div>
<div class="line"><a name="l06192"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga35c75e7099b33d54a7b0d3afa3d065f3"> 6192</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_WCIE_WIDTH                     1u</span></div>
<div class="line"><a name="l06193"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gacd96e4b271feae27102d27eff5e35a91"> 6193</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_WCIE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_IER_WCIE_SHIFT))&amp;LPSPI_IER_WCIE_MASK)</span></div>
<div class="line"><a name="l06194"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga297f7c6277f7af2bf4d43178597e922f"> 6194</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_FCIE_MASK                      0x200u</span></div>
<div class="line"><a name="l06195"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga878a7e4f7f7506a7036caddf6a5b7a7c"> 6195</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_FCIE_SHIFT                     9u</span></div>
<div class="line"><a name="l06196"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga9b473c6dba33a45c17accada53e8a6b8"> 6196</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_FCIE_WIDTH                     1u</span></div>
<div class="line"><a name="l06197"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga7406296f0359d76b50fb3ae712fdc54f"> 6197</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_FCIE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_IER_FCIE_SHIFT))&amp;LPSPI_IER_FCIE_MASK)</span></div>
<div class="line"><a name="l06198"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gafcf273be46be495807f447b5b1ac3e0a"> 6198</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_TCIE_MASK                      0x400u</span></div>
<div class="line"><a name="l06199"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gab1132e26aea168b975a034d0f7f0912f"> 6199</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_TCIE_SHIFT                     10u</span></div>
<div class="line"><a name="l06200"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gadbab07d54fc7f65cbf8b0a71b34c46e6"> 6200</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_TCIE_WIDTH                     1u</span></div>
<div class="line"><a name="l06201"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gab55016ef187e09a8ada03cc4cded3ee1"> 6201</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_TCIE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_IER_TCIE_SHIFT))&amp;LPSPI_IER_TCIE_MASK)</span></div>
<div class="line"><a name="l06202"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga17a9829710c67a3efa1266c88a0e439a"> 6202</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_TEIE_MASK                      0x800u</span></div>
<div class="line"><a name="l06203"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gac356d8f88784f87a43d4f4e71d90f805"> 6203</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_TEIE_SHIFT                     11u</span></div>
<div class="line"><a name="l06204"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga8662d3f54106773fc53c4d4ee4b47ca9"> 6204</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_TEIE_WIDTH                     1u</span></div>
<div class="line"><a name="l06205"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gac13427cf5e1a88a4a560dc1f605f0802"> 6205</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_TEIE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_IER_TEIE_SHIFT))&amp;LPSPI_IER_TEIE_MASK)</span></div>
<div class="line"><a name="l06206"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga824a0680d314c9b515634db594ed3270"> 6206</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_REIE_MASK                      0x1000u</span></div>
<div class="line"><a name="l06207"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga4cb8196c9efaafaa6295ca9af12c093d"> 6207</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_REIE_SHIFT                     12u</span></div>
<div class="line"><a name="l06208"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaa49e464388087031a0c254d6be45e2bb"> 6208</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_REIE_WIDTH                     1u</span></div>
<div class="line"><a name="l06209"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga04c4d531b25466c28be65398ecf453a8"> 6209</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_REIE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_IER_REIE_SHIFT))&amp;LPSPI_IER_REIE_MASK)</span></div>
<div class="line"><a name="l06210"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga40ffd84d12f611041761e3f69abe0b0a"> 6210</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_DMIE_MASK                      0x2000u</span></div>
<div class="line"><a name="l06211"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gabfb6441014a495342966df268d0b9ed0"> 6211</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_DMIE_SHIFT                     13u</span></div>
<div class="line"><a name="l06212"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga8e2bea76a361cc3b553ec9833ce7cc8a"> 6212</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_DMIE_WIDTH                     1u</span></div>
<div class="line"><a name="l06213"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga82231ce060816ce69be464220dcfc97f"> 6213</a></span>&#160;<span class="preprocessor">#define LPSPI_IER_DMIE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_IER_DMIE_SHIFT))&amp;LPSPI_IER_DMIE_MASK)</span></div>
<div class="line"><a name="l06214"></a><span class="lineno"> 6214</span>&#160;<span class="comment">/* DER Bit Fields */</span></div>
<div class="line"><a name="l06215"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga7cee2023bfb1e426a8d234db4f875273"> 6215</a></span>&#160;<span class="preprocessor">#define LPSPI_DER_TDDE_MASK                      0x1u</span></div>
<div class="line"><a name="l06216"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga647a01c700953625b020ce565dffe001"> 6216</a></span>&#160;<span class="preprocessor">#define LPSPI_DER_TDDE_SHIFT                     0u</span></div>
<div class="line"><a name="l06217"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gadcb8e3509164e3ccfdf1df4b44c460fa"> 6217</a></span>&#160;<span class="preprocessor">#define LPSPI_DER_TDDE_WIDTH                     1u</span></div>
<div class="line"><a name="l06218"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga99167fbccf38f474b3d4043fb6b6b1fd"> 6218</a></span>&#160;<span class="preprocessor">#define LPSPI_DER_TDDE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_DER_TDDE_SHIFT))&amp;LPSPI_DER_TDDE_MASK)</span></div>
<div class="line"><a name="l06219"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gafb8ab1e0a4545bc0619b9d473654335e"> 6219</a></span>&#160;<span class="preprocessor">#define LPSPI_DER_RDDE_MASK                      0x2u</span></div>
<div class="line"><a name="l06220"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gab8d0e2ce5e7dac4661cfd0967e70a2fc"> 6220</a></span>&#160;<span class="preprocessor">#define LPSPI_DER_RDDE_SHIFT                     1u</span></div>
<div class="line"><a name="l06221"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga2d0abd8b1bf0661798c550cda5dc3994"> 6221</a></span>&#160;<span class="preprocessor">#define LPSPI_DER_RDDE_WIDTH                     1u</span></div>
<div class="line"><a name="l06222"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga5563cc4924c25647be3835b39d1daf34"> 6222</a></span>&#160;<span class="preprocessor">#define LPSPI_DER_RDDE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_DER_RDDE_SHIFT))&amp;LPSPI_DER_RDDE_MASK)</span></div>
<div class="line"><a name="l06223"></a><span class="lineno"> 6223</span>&#160;<span class="comment">/* CFGR0 Bit Fields */</span></div>
<div class="line"><a name="l06224"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga341144898f5a2eec0fbab410ef380cb4"> 6224</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR0_HREN_MASK                    0x1u</span></div>
<div class="line"><a name="l06225"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gad6c19c091e928f8e717954af18d82da3"> 6225</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR0_HREN_SHIFT                   0u</span></div>
<div class="line"><a name="l06226"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gafc83128b721776d2a348eef8d4312124"> 6226</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR0_HREN_WIDTH                   1u</span></div>
<div class="line"><a name="l06227"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaff6cf263f3275b4242fd483a54ee38f1"> 6227</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR0_HREN(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CFGR0_HREN_SHIFT))&amp;LPSPI_CFGR0_HREN_MASK)</span></div>
<div class="line"><a name="l06228"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaaf16d3084a6ea3ce59c538359b9102f2"> 6228</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR0_HRPOL_MASK                   0x2u</span></div>
<div class="line"><a name="l06229"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaf43f7d68bbd7afcc9a5ac3860d775715"> 6229</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR0_HRPOL_SHIFT                  1u</span></div>
<div class="line"><a name="l06230"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga1d00e5290334bf8d77d33835bc18e5d0"> 6230</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR0_HRPOL_WIDTH                  1u</span></div>
<div class="line"><a name="l06231"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga07ec521ca350e152252442e1ffe7bc7a"> 6231</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR0_HRPOL(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CFGR0_HRPOL_SHIFT))&amp;LPSPI_CFGR0_HRPOL_MASK)</span></div>
<div class="line"><a name="l06232"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga70cba0581a523c00e2b09f0062ac8fcf"> 6232</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR0_HRSEL_MASK                   0x4u</span></div>
<div class="line"><a name="l06233"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga80e769fc5a581a5161cfa2ae1e2d5325"> 6233</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR0_HRSEL_SHIFT                  2u</span></div>
<div class="line"><a name="l06234"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gae42fd6f0184c5364e5ce59058def6d4f"> 6234</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR0_HRSEL_WIDTH                  1u</span></div>
<div class="line"><a name="l06235"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga56d140c0c19ef94e28fc6ec438b0a3fc"> 6235</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR0_HRSEL(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CFGR0_HRSEL_SHIFT))&amp;LPSPI_CFGR0_HRSEL_MASK)</span></div>
<div class="line"><a name="l06236"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga729f2cc8424eaf04ef2a22b5321b87d2"> 6236</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR0_CIRFIFO_MASK                 0x100u</span></div>
<div class="line"><a name="l06237"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gadf50b35e6ef5742e67ec11e4f7418af8"> 6237</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR0_CIRFIFO_SHIFT                8u</span></div>
<div class="line"><a name="l06238"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga728133d921c6bd2a3f5ba7d373d46b3f"> 6238</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR0_CIRFIFO_WIDTH                1u</span></div>
<div class="line"><a name="l06239"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaa6fd60999be0e46f4ddec3587b9ab2f4"> 6239</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR0_CIRFIFO(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CFGR0_CIRFIFO_SHIFT))&amp;LPSPI_CFGR0_CIRFIFO_MASK)</span></div>
<div class="line"><a name="l06240"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaf0e77f57bd1c89b84a4559106eeebc75"> 6240</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR0_RDMO_MASK                    0x200u</span></div>
<div class="line"><a name="l06241"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gafc314665128c4c2c67c2112528538ef5"> 6241</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR0_RDMO_SHIFT                   9u</span></div>
<div class="line"><a name="l06242"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga2862a70ccedaf1262b9f59af4620c031"> 6242</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR0_RDMO_WIDTH                   1u</span></div>
<div class="line"><a name="l06243"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga1f5fd43e2792568117a19ff987b21540"> 6243</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR0_RDMO(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CFGR0_RDMO_SHIFT))&amp;LPSPI_CFGR0_RDMO_MASK)</span></div>
<div class="line"><a name="l06244"></a><span class="lineno"> 6244</span>&#160;<span class="comment">/* CFGR1 Bit Fields */</span></div>
<div class="line"><a name="l06245"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaadc992c8547de78c8d76ccdd3ae7e202"> 6245</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_MASTER_MASK                  0x1u</span></div>
<div class="line"><a name="l06246"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gacf2f74c51818217db2acca03a95d70a9"> 6246</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_MASTER_SHIFT                 0u</span></div>
<div class="line"><a name="l06247"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga82ab5c34b98c9808e1b303d92bbf5990"> 6247</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_MASTER_WIDTH                 1u</span></div>
<div class="line"><a name="l06248"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gacd54419d79905d2e93724604ca682310"> 6248</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_MASTER(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CFGR1_MASTER_SHIFT))&amp;LPSPI_CFGR1_MASTER_MASK)</span></div>
<div class="line"><a name="l06249"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaf39b6f03d32e3e2c9689a02b209d30c3"> 6249</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_SAMPLE_MASK                  0x2u</span></div>
<div class="line"><a name="l06250"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga940272213142e6f005de79d06864e0bf"> 6250</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_SAMPLE_SHIFT                 1u</span></div>
<div class="line"><a name="l06251"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga351b7a2c0e1e6c40fdb9847beeb2d792"> 6251</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_SAMPLE_WIDTH                 1u</span></div>
<div class="line"><a name="l06252"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gadb174042b07ed35f03493d141607da5b"> 6252</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_SAMPLE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CFGR1_SAMPLE_SHIFT))&amp;LPSPI_CFGR1_SAMPLE_MASK)</span></div>
<div class="line"><a name="l06253"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga10a07d5d7febe995f82572e086c33a54"> 6253</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_AUTOPCS_MASK                 0x4u</span></div>
<div class="line"><a name="l06254"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga49063a643b547ec32d424e107b5ed618"> 6254</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_AUTOPCS_SHIFT                2u</span></div>
<div class="line"><a name="l06255"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gade15343f3e7da224fc3a943a478b09e2"> 6255</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_AUTOPCS_WIDTH                1u</span></div>
<div class="line"><a name="l06256"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga8acda83c8e7c4e990f3b26213be932b9"> 6256</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_AUTOPCS(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CFGR1_AUTOPCS_SHIFT))&amp;LPSPI_CFGR1_AUTOPCS_MASK)</span></div>
<div class="line"><a name="l06257"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga783f769ddd74e70002071d1eb27b0f8e"> 6257</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_NOSTALL_MASK                 0x8u</span></div>
<div class="line"><a name="l06258"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gafb64286ba2e7d81bf871972019555742"> 6258</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_NOSTALL_SHIFT                3u</span></div>
<div class="line"><a name="l06259"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga9d605b22d6cab01dcf9967337fc891ad"> 6259</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_NOSTALL_WIDTH                1u</span></div>
<div class="line"><a name="l06260"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaa8eebd6735cd4582eb84637db1fdf589"> 6260</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_NOSTALL(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CFGR1_NOSTALL_SHIFT))&amp;LPSPI_CFGR1_NOSTALL_MASK)</span></div>
<div class="line"><a name="l06261"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga030eb20df127563f7c44e3214c6a829e"> 6261</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_PCSPOL_MASK                  0xF00u</span></div>
<div class="line"><a name="l06262"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gae8df8062b0869ede4c61ce0a9b5bb510"> 6262</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_PCSPOL_SHIFT                 8u</span></div>
<div class="line"><a name="l06263"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga535f5e4efe5087cd2264056fdbd5095a"> 6263</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_PCSPOL_WIDTH                 4u</span></div>
<div class="line"><a name="l06264"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga8d39e537f81aac9f86e02424c06977d9"> 6264</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_PCSPOL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CFGR1_PCSPOL_SHIFT))&amp;LPSPI_CFGR1_PCSPOL_MASK)</span></div>
<div class="line"><a name="l06265"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga5e6df4d85ebf11a87ec5f473ecfacdc8"> 6265</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_MATCFG_MASK                  0x70000u</span></div>
<div class="line"><a name="l06266"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga7fa672abe4d356d41472e0fb0cf00e91"> 6266</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_MATCFG_SHIFT                 16u</span></div>
<div class="line"><a name="l06267"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga4c87345e84619dfa5dc5c0830ad98059"> 6267</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_MATCFG_WIDTH                 3u</span></div>
<div class="line"><a name="l06268"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gae0e8108e3e44864b49d6058c828f698e"> 6268</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_MATCFG(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CFGR1_MATCFG_SHIFT))&amp;LPSPI_CFGR1_MATCFG_MASK)</span></div>
<div class="line"><a name="l06269"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gad7a49725cb6ce121e7d5938ac73ed7b7"> 6269</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_PINCFG_MASK                  0x3000000u</span></div>
<div class="line"><a name="l06270"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga8a63d956edf57e2461b35ee795b615c0"> 6270</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_PINCFG_SHIFT                 24u</span></div>
<div class="line"><a name="l06271"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gad2a83035cd3c81da164c88ef6efa4eec"> 6271</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_PINCFG_WIDTH                 2u</span></div>
<div class="line"><a name="l06272"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga6639e691921ea8a981dd10e7ea373742"> 6272</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_PINCFG(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CFGR1_PINCFG_SHIFT))&amp;LPSPI_CFGR1_PINCFG_MASK)</span></div>
<div class="line"><a name="l06273"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga2c5c46a2df6f05c5cb5e46787264f786"> 6273</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_OUTCFG_MASK                  0x4000000u</span></div>
<div class="line"><a name="l06274"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga0fc4006f18b17c4bed43f2b9deb6972f"> 6274</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_OUTCFG_SHIFT                 26u</span></div>
<div class="line"><a name="l06275"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga23035e8ea72e03b5b2b4a4781f9d535a"> 6275</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_OUTCFG_WIDTH                 1u</span></div>
<div class="line"><a name="l06276"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga0ab47d0d14b47c9d7c6cc7093aeee487"> 6276</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_OUTCFG(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CFGR1_OUTCFG_SHIFT))&amp;LPSPI_CFGR1_OUTCFG_MASK)</span></div>
<div class="line"><a name="l06277"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga976ca0dfc835c54c315adc0dbb6fdbbe"> 6277</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_PCSCFG_MASK                  0x8000000u</span></div>
<div class="line"><a name="l06278"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga3c759901643fd40e87e4c033b0193e0d"> 6278</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_PCSCFG_SHIFT                 27u</span></div>
<div class="line"><a name="l06279"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaf628f3ff63ac5a25efdb9d70b722205e"> 6279</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_PCSCFG_WIDTH                 1u</span></div>
<div class="line"><a name="l06280"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga87c34fdb0d3d6c0034c06afbbb4b2891"> 6280</a></span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_PCSCFG(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CFGR1_PCSCFG_SHIFT))&amp;LPSPI_CFGR1_PCSCFG_MASK)</span></div>
<div class="line"><a name="l06281"></a><span class="lineno"> 6281</span>&#160;<span class="comment">/* DMR0 Bit Fields */</span></div>
<div class="line"><a name="l06282"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga907d0ec5c44ba8ef4507ed298ffe9ccb"> 6282</a></span>&#160;<span class="preprocessor">#define LPSPI_DMR0_MATCH0_MASK                   0xFFFFFFFFu</span></div>
<div class="line"><a name="l06283"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gae2e913214f1104802545b788f94b1fce"> 6283</a></span>&#160;<span class="preprocessor">#define LPSPI_DMR0_MATCH0_SHIFT                  0u</span></div>
<div class="line"><a name="l06284"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gadfb3532334acf3bd9c666e2d9f29c964"> 6284</a></span>&#160;<span class="preprocessor">#define LPSPI_DMR0_MATCH0_WIDTH                  32u</span></div>
<div class="line"><a name="l06285"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaf88a5c9c7b6ab403aa1337d4d98481c6"> 6285</a></span>&#160;<span class="preprocessor">#define LPSPI_DMR0_MATCH0(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_DMR0_MATCH0_SHIFT))&amp;LPSPI_DMR0_MATCH0_MASK)</span></div>
<div class="line"><a name="l06286"></a><span class="lineno"> 6286</span>&#160;<span class="comment">/* DMR1 Bit Fields */</span></div>
<div class="line"><a name="l06287"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gace1ca4f08ef57bb01d0c154cc217dac8"> 6287</a></span>&#160;<span class="preprocessor">#define LPSPI_DMR1_MATCH1_MASK                   0xFFFFFFFFu</span></div>
<div class="line"><a name="l06288"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaf0b6b8dfcc01049f1273f3432119d359"> 6288</a></span>&#160;<span class="preprocessor">#define LPSPI_DMR1_MATCH1_SHIFT                  0u</span></div>
<div class="line"><a name="l06289"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gad6a8cf70e035c770b17bf6b29e7f3fe1"> 6289</a></span>&#160;<span class="preprocessor">#define LPSPI_DMR1_MATCH1_WIDTH                  32u</span></div>
<div class="line"><a name="l06290"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga229a9a2fcfa48ffcbbb7a8cc1868ddcf"> 6290</a></span>&#160;<span class="preprocessor">#define LPSPI_DMR1_MATCH1(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_DMR1_MATCH1_SHIFT))&amp;LPSPI_DMR1_MATCH1_MASK)</span></div>
<div class="line"><a name="l06291"></a><span class="lineno"> 6291</span>&#160;<span class="comment">/* CCR Bit Fields */</span></div>
<div class="line"><a name="l06292"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga82ef965ba550217a2c684491fd590155"> 6292</a></span>&#160;<span class="preprocessor">#define LPSPI_CCR_SCKDIV_MASK                    0xFFu</span></div>
<div class="line"><a name="l06293"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gafd1c4b410a7f6dea3ee5d2c04cc5c87f"> 6293</a></span>&#160;<span class="preprocessor">#define LPSPI_CCR_SCKDIV_SHIFT                   0u</span></div>
<div class="line"><a name="l06294"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga51f5f88f41367e218cb0ce5171e696b7"> 6294</a></span>&#160;<span class="preprocessor">#define LPSPI_CCR_SCKDIV_WIDTH                   8u</span></div>
<div class="line"><a name="l06295"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gad85c9c0670e04eb5327564c6869785ee"> 6295</a></span>&#160;<span class="preprocessor">#define LPSPI_CCR_SCKDIV(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CCR_SCKDIV_SHIFT))&amp;LPSPI_CCR_SCKDIV_MASK)</span></div>
<div class="line"><a name="l06296"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gab9621c9f24d958ddc556ce67896fc6e7"> 6296</a></span>&#160;<span class="preprocessor">#define LPSPI_CCR_DBT_MASK                       0xFF00u</span></div>
<div class="line"><a name="l06297"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga6afd41661476cea83ec6ae2876ee3848"> 6297</a></span>&#160;<span class="preprocessor">#define LPSPI_CCR_DBT_SHIFT                      8u</span></div>
<div class="line"><a name="l06298"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaf1954b3225a7752f83526adea60f5d9c"> 6298</a></span>&#160;<span class="preprocessor">#define LPSPI_CCR_DBT_WIDTH                      8u</span></div>
<div class="line"><a name="l06299"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga6bd4bd66688a8391446adfe9b48e4cfa"> 6299</a></span>&#160;<span class="preprocessor">#define LPSPI_CCR_DBT(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CCR_DBT_SHIFT))&amp;LPSPI_CCR_DBT_MASK)</span></div>
<div class="line"><a name="l06300"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga26ef30e9a84025572af6dbd572edaa22"> 6300</a></span>&#160;<span class="preprocessor">#define LPSPI_CCR_PCSSCK_MASK                    0xFF0000u</span></div>
<div class="line"><a name="l06301"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga23fef6215812fc42524ffc14f2ec98a5"> 6301</a></span>&#160;<span class="preprocessor">#define LPSPI_CCR_PCSSCK_SHIFT                   16u</span></div>
<div class="line"><a name="l06302"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga06c13ad834cd4bb4ec0d2e045eb8f6d5"> 6302</a></span>&#160;<span class="preprocessor">#define LPSPI_CCR_PCSSCK_WIDTH                   8u</span></div>
<div class="line"><a name="l06303"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaabd73d9ed2c2fc6a909fd5f6e760b89f"> 6303</a></span>&#160;<span class="preprocessor">#define LPSPI_CCR_PCSSCK(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CCR_PCSSCK_SHIFT))&amp;LPSPI_CCR_PCSSCK_MASK)</span></div>
<div class="line"><a name="l06304"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaff70cd3269587d8611b721f37dbdceb3"> 6304</a></span>&#160;<span class="preprocessor">#define LPSPI_CCR_SCKPCS_MASK                    0xFF000000u</span></div>
<div class="line"><a name="l06305"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga9462c29a4cc1c551fcec1ae6f43891d6"> 6305</a></span>&#160;<span class="preprocessor">#define LPSPI_CCR_SCKPCS_SHIFT                   24u</span></div>
<div class="line"><a name="l06306"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga6fdd5ce3c92faf25c938823f7a003dfc"> 6306</a></span>&#160;<span class="preprocessor">#define LPSPI_CCR_SCKPCS_WIDTH                   8u</span></div>
<div class="line"><a name="l06307"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga71acb3ec78a0d1c26cad2de22874cbba"> 6307</a></span>&#160;<span class="preprocessor">#define LPSPI_CCR_SCKPCS(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CCR_SCKPCS_SHIFT))&amp;LPSPI_CCR_SCKPCS_MASK)</span></div>
<div class="line"><a name="l06308"></a><span class="lineno"> 6308</span>&#160;<span class="comment">/* FCR Bit Fields */</span></div>
<div class="line"><a name="l06309"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaf923b40649e97b8e4f38c8863ed659a1"> 6309</a></span>&#160;<span class="preprocessor">#define LPSPI_FCR_TXWATER_MASK                   0x3u</span></div>
<div class="line"><a name="l06310"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga9b845f4db28e1146a0dc055976587f7e"> 6310</a></span>&#160;<span class="preprocessor">#define LPSPI_FCR_TXWATER_SHIFT                  0u</span></div>
<div class="line"><a name="l06311"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga9a0caf104b9020adf6be44a0a56617be"> 6311</a></span>&#160;<span class="preprocessor">#define LPSPI_FCR_TXWATER_WIDTH                  2u</span></div>
<div class="line"><a name="l06312"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga5e8dfcaae76ef3db4d924091558b4c7b"> 6312</a></span>&#160;<span class="preprocessor">#define LPSPI_FCR_TXWATER(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_FCR_TXWATER_SHIFT))&amp;LPSPI_FCR_TXWATER_MASK)</span></div>
<div class="line"><a name="l06313"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga6fb40ef0d71d7365704e74e481392c8a"> 6313</a></span>&#160;<span class="preprocessor">#define LPSPI_FCR_RXWATER_MASK                   0x30000u</span></div>
<div class="line"><a name="l06314"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga274712ae4a3edf745ea3ae5e68590b55"> 6314</a></span>&#160;<span class="preprocessor">#define LPSPI_FCR_RXWATER_SHIFT                  16u</span></div>
<div class="line"><a name="l06315"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaeff59f053857805202d77bc83f6a91da"> 6315</a></span>&#160;<span class="preprocessor">#define LPSPI_FCR_RXWATER_WIDTH                  2u</span></div>
<div class="line"><a name="l06316"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gadea09b3b5f9911bed0f6974b30ea96b3"> 6316</a></span>&#160;<span class="preprocessor">#define LPSPI_FCR_RXWATER(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_FCR_RXWATER_SHIFT))&amp;LPSPI_FCR_RXWATER_MASK)</span></div>
<div class="line"><a name="l06317"></a><span class="lineno"> 6317</span>&#160;<span class="comment">/* FSR Bit Fields */</span></div>
<div class="line"><a name="l06318"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gac5c20f943297b77c28725d6b11306ac6"> 6318</a></span>&#160;<span class="preprocessor">#define LPSPI_FSR_TXCOUNT_MASK                   0x7u</span></div>
<div class="line"><a name="l06319"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga0c606ac69e870b09efbda8f0d82aaca3"> 6319</a></span>&#160;<span class="preprocessor">#define LPSPI_FSR_TXCOUNT_SHIFT                  0u</span></div>
<div class="line"><a name="l06320"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaa4cde9945cd14afb6050bdd0b8de5f57"> 6320</a></span>&#160;<span class="preprocessor">#define LPSPI_FSR_TXCOUNT_WIDTH                  3u</span></div>
<div class="line"><a name="l06321"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaabef9f0bcdb3d31ad3bbe3cfa3b7ca8a"> 6321</a></span>&#160;<span class="preprocessor">#define LPSPI_FSR_TXCOUNT(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_FSR_TXCOUNT_SHIFT))&amp;LPSPI_FSR_TXCOUNT_MASK)</span></div>
<div class="line"><a name="l06322"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga14bdb68d150866eab44b4105b6c3af87"> 6322</a></span>&#160;<span class="preprocessor">#define LPSPI_FSR_RXCOUNT_MASK                   0x70000u</span></div>
<div class="line"><a name="l06323"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga6465e6a9b3a86b760b7b857ee1fdc940"> 6323</a></span>&#160;<span class="preprocessor">#define LPSPI_FSR_RXCOUNT_SHIFT                  16u</span></div>
<div class="line"><a name="l06324"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga9a6c3c23c03bfd658dcd8dae1bed69fe"> 6324</a></span>&#160;<span class="preprocessor">#define LPSPI_FSR_RXCOUNT_WIDTH                  3u</span></div>
<div class="line"><a name="l06325"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga52483b320bd7920aa8579506002ce65b"> 6325</a></span>&#160;<span class="preprocessor">#define LPSPI_FSR_RXCOUNT(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_FSR_RXCOUNT_SHIFT))&amp;LPSPI_FSR_RXCOUNT_MASK)</span></div>
<div class="line"><a name="l06326"></a><span class="lineno"> 6326</span>&#160;<span class="comment">/* TCR Bit Fields */</span></div>
<div class="line"><a name="l06327"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gad941f37c05931346ba7eb8934089bb8b"> 6327</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_FRAMESZ_MASK                   0xFFFu</span></div>
<div class="line"><a name="l06328"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gafabd0b47dc12e0096c019d359582c460"> 6328</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_FRAMESZ_SHIFT                  0u</span></div>
<div class="line"><a name="l06329"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga4022bb6ff2be6c100dd4b3c3eb205c07"> 6329</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_FRAMESZ_WIDTH                  12u</span></div>
<div class="line"><a name="l06330"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga2a8a8b35d3512e4725f4defd5ad31d15"> 6330</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_FRAMESZ(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_TCR_FRAMESZ_SHIFT))&amp;LPSPI_TCR_FRAMESZ_MASK)</span></div>
<div class="line"><a name="l06331"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga661060087f94205475e10b2784fe223d"> 6331</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_WIDTH_MASK                     0x30000u</span></div>
<div class="line"><a name="l06332"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga48a080a5d4fc4b629fc7b4a4440143f2"> 6332</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_WIDTH_SHIFT                    16u</span></div>
<div class="line"><a name="l06333"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaaa09fb1638d91b4a74a8cf3f6d0c2e3e"> 6333</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_WIDTH_WIDTH                    2u</span></div>
<div class="line"><a name="l06334"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga6c43231e14c34bacbf6b0274d653b67f"> 6334</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_WIDTH(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_TCR_WIDTH_SHIFT))&amp;LPSPI_TCR_WIDTH_MASK)</span></div>
<div class="line"><a name="l06335"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga38dff419c49370e30ceb26a86f8171a4"> 6335</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_TXMSK_MASK                     0x40000u</span></div>
<div class="line"><a name="l06336"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga7c21184b421be80bfd40fbe475f5906d"> 6336</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_TXMSK_SHIFT                    18u</span></div>
<div class="line"><a name="l06337"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaa455131dada8fc09646c9ca9d11af9a0"> 6337</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_TXMSK_WIDTH                    1u</span></div>
<div class="line"><a name="l06338"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga585b25a2c07a2b58b347fcdf9b933ea9"> 6338</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_TXMSK(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_TCR_TXMSK_SHIFT))&amp;LPSPI_TCR_TXMSK_MASK)</span></div>
<div class="line"><a name="l06339"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gad838e198445b00785a833362951736c1"> 6339</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_RXMSK_MASK                     0x80000u</span></div>
<div class="line"><a name="l06340"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaac3e8ad910f0fc6b960e4bd81ea8f6f2"> 6340</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_RXMSK_SHIFT                    19u</span></div>
<div class="line"><a name="l06341"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga4cf75ebfe7728b2c049a82674000a963"> 6341</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_RXMSK_WIDTH                    1u</span></div>
<div class="line"><a name="l06342"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga7c17e02db4e594bb9c7e0e575e978339"> 6342</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_RXMSK(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_TCR_RXMSK_SHIFT))&amp;LPSPI_TCR_RXMSK_MASK)</span></div>
<div class="line"><a name="l06343"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gacf9e4132e82713ae3e0245a1e64c19c7"> 6343</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_CONTC_MASK                     0x100000u</span></div>
<div class="line"><a name="l06344"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaf1e9894fd58fe720db63236117ba51bc"> 6344</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_CONTC_SHIFT                    20u</span></div>
<div class="line"><a name="l06345"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaf7bcc396be325b765eb6b8d892e9ae5c"> 6345</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_CONTC_WIDTH                    1u</span></div>
<div class="line"><a name="l06346"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga99e8a1c860aa9d98cf15d1981969bdca"> 6346</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_CONTC(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_TCR_CONTC_SHIFT))&amp;LPSPI_TCR_CONTC_MASK)</span></div>
<div class="line"><a name="l06347"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga6710111bf5473b8787106266337e84cd"> 6347</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_CONT_MASK                      0x200000u</span></div>
<div class="line"><a name="l06348"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga7b79b7eb38ec73666b01fd8ad351eaee"> 6348</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_CONT_SHIFT                     21u</span></div>
<div class="line"><a name="l06349"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaf2b25e12bf4bef220092a0393ec31511"> 6349</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_CONT_WIDTH                     1u</span></div>
<div class="line"><a name="l06350"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaae3d68f1a85c4a928ef1274857004f38"> 6350</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_CONT(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_TCR_CONT_SHIFT))&amp;LPSPI_TCR_CONT_MASK)</span></div>
<div class="line"><a name="l06351"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gacd4a92e1c06f9c52de83d4d12f5de7ab"> 6351</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_BYSW_MASK                      0x400000u</span></div>
<div class="line"><a name="l06352"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga246174d1d7424b1f9fa7f6b5386ae868"> 6352</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_BYSW_SHIFT                     22u</span></div>
<div class="line"><a name="l06353"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaab9e54fd218b7e44e20a93c5cf46d3cc"> 6353</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_BYSW_WIDTH                     1u</span></div>
<div class="line"><a name="l06354"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga02c28fdd99f2cfeaf7bbd1e1a0fb3c99"> 6354</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_BYSW(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_TCR_BYSW_SHIFT))&amp;LPSPI_TCR_BYSW_MASK)</span></div>
<div class="line"><a name="l06355"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga739cd406ca2fe175e12123788ccda4eb"> 6355</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_LSBF_MASK                      0x800000u</span></div>
<div class="line"><a name="l06356"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaecac64abd28c7bcb370a5d5bc8784456"> 6356</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_LSBF_SHIFT                     23u</span></div>
<div class="line"><a name="l06357"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaf6c8f579723f728a09e232b2bc442567"> 6357</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_LSBF_WIDTH                     1u</span></div>
<div class="line"><a name="l06358"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga2b7e2a02e82fb49ed478e53a4b361fc7"> 6358</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_LSBF(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_TCR_LSBF_SHIFT))&amp;LPSPI_TCR_LSBF_MASK)</span></div>
<div class="line"><a name="l06359"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga1c601b0752c0fef312d33ebf78630114"> 6359</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_PCS_MASK                       0x3000000u</span></div>
<div class="line"><a name="l06360"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga721f8c002ec5376de3148a74247f0b5a"> 6360</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_PCS_SHIFT                      24u</span></div>
<div class="line"><a name="l06361"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaf065e353981d6fcea6430207886ab604"> 6361</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_PCS_WIDTH                      2u</span></div>
<div class="line"><a name="l06362"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga726d2072167f601beb39a43ea79a195b"> 6362</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_PCS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_TCR_PCS_SHIFT))&amp;LPSPI_TCR_PCS_MASK)</span></div>
<div class="line"><a name="l06363"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga726ae4b3dffabfa2b7b5734b30b2daf8"> 6363</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_PRESCALE_MASK                  0x38000000u</span></div>
<div class="line"><a name="l06364"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga795b6df145648c661bc23189c825a4a3"> 6364</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_PRESCALE_SHIFT                 27u</span></div>
<div class="line"><a name="l06365"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga193713cc2f7c72087dab1389d5ac259a"> 6365</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_PRESCALE_WIDTH                 3u</span></div>
<div class="line"><a name="l06366"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga107ebe13ba0ff158c36cb4eeab58f2c7"> 6366</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_PRESCALE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_TCR_PRESCALE_SHIFT))&amp;LPSPI_TCR_PRESCALE_MASK)</span></div>
<div class="line"><a name="l06367"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga9d21875b3e9f43c9f01a2bc4d7bb24e3"> 6367</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_CPHA_MASK                      0x40000000u</span></div>
<div class="line"><a name="l06368"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga8918cef04c3cf60cdf18fbcb6e94631d"> 6368</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_CPHA_SHIFT                     30u</span></div>
<div class="line"><a name="l06369"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga1d6d901651ab5ee35834b63a339bc3a7"> 6369</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_CPHA_WIDTH                     1u</span></div>
<div class="line"><a name="l06370"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga5f90797a1180b2c38bb956c41e24e574"> 6370</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_CPHA(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_TCR_CPHA_SHIFT))&amp;LPSPI_TCR_CPHA_MASK)</span></div>
<div class="line"><a name="l06371"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga1b8f1597b43333468b86e1222feab86c"> 6371</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_CPOL_MASK                      0x80000000u</span></div>
<div class="line"><a name="l06372"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gad2529d2f2281d9a1c39f4a46f67217dc"> 6372</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_CPOL_SHIFT                     31u</span></div>
<div class="line"><a name="l06373"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gae593574c6eb4b841d308c9561a385090"> 6373</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_CPOL_WIDTH                     1u</span></div>
<div class="line"><a name="l06374"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga82c1b483e10f9a85dd08d09565e2c246"> 6374</a></span>&#160;<span class="preprocessor">#define LPSPI_TCR_CPOL(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_TCR_CPOL_SHIFT))&amp;LPSPI_TCR_CPOL_MASK)</span></div>
<div class="line"><a name="l06375"></a><span class="lineno"> 6375</span>&#160;<span class="comment">/* TDR Bit Fields */</span></div>
<div class="line"><a name="l06376"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaa0d22d1b1c548922067628a6b0b455f5"> 6376</a></span>&#160;<span class="preprocessor">#define LPSPI_TDR_DATA_MASK                      0xFFFFFFFFu</span></div>
<div class="line"><a name="l06377"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaea4890ab4de9bace27a942cbcafa2386"> 6377</a></span>&#160;<span class="preprocessor">#define LPSPI_TDR_DATA_SHIFT                     0u</span></div>
<div class="line"><a name="l06378"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaffeceb0d93828288020ef38b8e1494f8"> 6378</a></span>&#160;<span class="preprocessor">#define LPSPI_TDR_DATA_WIDTH                     32u</span></div>
<div class="line"><a name="l06379"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga403572c674a7cc5cb923c9710701fb17"> 6379</a></span>&#160;<span class="preprocessor">#define LPSPI_TDR_DATA(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_TDR_DATA_SHIFT))&amp;LPSPI_TDR_DATA_MASK)</span></div>
<div class="line"><a name="l06380"></a><span class="lineno"> 6380</span>&#160;<span class="comment">/* RSR Bit Fields */</span></div>
<div class="line"><a name="l06381"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga3bacbbb1c95de293b9787f093dd2c49d"> 6381</a></span>&#160;<span class="preprocessor">#define LPSPI_RSR_SOF_MASK                       0x1u</span></div>
<div class="line"><a name="l06382"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga243f1dc8c80f4c6e2fe03741d61196d1"> 6382</a></span>&#160;<span class="preprocessor">#define LPSPI_RSR_SOF_SHIFT                      0u</span></div>
<div class="line"><a name="l06383"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga4a8d28364a28f94870cc75994c3d164b"> 6383</a></span>&#160;<span class="preprocessor">#define LPSPI_RSR_SOF_WIDTH                      1u</span></div>
<div class="line"><a name="l06384"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga56cbccdcd21e9093ec8d44f9894dd870"> 6384</a></span>&#160;<span class="preprocessor">#define LPSPI_RSR_SOF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_RSR_SOF_SHIFT))&amp;LPSPI_RSR_SOF_MASK)</span></div>
<div class="line"><a name="l06385"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaa10ac01d24ba8210d7e2046a45c0a9c5"> 6385</a></span>&#160;<span class="preprocessor">#define LPSPI_RSR_RXEMPTY_MASK                   0x2u</span></div>
<div class="line"><a name="l06386"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga0dfa3ad1cfc3ac13e2df66132617c470"> 6386</a></span>&#160;<span class="preprocessor">#define LPSPI_RSR_RXEMPTY_SHIFT                  1u</span></div>
<div class="line"><a name="l06387"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga94b6ff1b528a8b54ff1597808dfeff45"> 6387</a></span>&#160;<span class="preprocessor">#define LPSPI_RSR_RXEMPTY_WIDTH                  1u</span></div>
<div class="line"><a name="l06388"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga9de9c171ac618b43b369faaba0b0592b"> 6388</a></span>&#160;<span class="preprocessor">#define LPSPI_RSR_RXEMPTY(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_RSR_RXEMPTY_SHIFT))&amp;LPSPI_RSR_RXEMPTY_MASK)</span></div>
<div class="line"><a name="l06389"></a><span class="lineno"> 6389</span>&#160;<span class="comment">/* RDR Bit Fields */</span></div>
<div class="line"><a name="l06390"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gab7cf7127337bf91daed7e71323e57510"> 6390</a></span>&#160;<span class="preprocessor">#define LPSPI_RDR_DATA_MASK                      0xFFFFFFFFu</span></div>
<div class="line"><a name="l06391"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gaf06835e1068c15cd538cfed6915d43b9"> 6391</a></span>&#160;<span class="preprocessor">#define LPSPI_RDR_DATA_SHIFT                     0u</span></div>
<div class="line"><a name="l06392"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#gad033ccadb96955b0a54a71d9e62e9ec7"> 6392</a></span>&#160;<span class="preprocessor">#define LPSPI_RDR_DATA_WIDTH                     32u</span></div>
<div class="line"><a name="l06393"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___register___masks.html#ga85c29a678a31306866e6cd7251b3f312"> 6393</a></span>&#160;<span class="preprocessor">#define LPSPI_RDR_DATA(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_RDR_DATA_SHIFT))&amp;LPSPI_RDR_DATA_MASK)</span></div>
<div class="line"><a name="l06394"></a><span class="lineno"> 6394</span>&#160; <span class="comment">/* end of group LPSPI_Register_Masks */</span></div>
<div class="line"><a name="l06398"></a><span class="lineno"> 6398</span>&#160; </div>
<div class="line"><a name="l06399"></a><span class="lineno"> 6399</span>&#160; <span class="comment">/* end of group LPSPI_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l06403"></a><span class="lineno"> 6403</span>&#160; </div>
<div class="line"><a name="l06404"></a><span class="lineno"> 6404</span>&#160; </div>
<div class="line"><a name="l06405"></a><span class="lineno"> 6405</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l06406"></a><span class="lineno"> 6406</span>&#160;<span class="comment">   -- LPTMR Peripheral Access Layer</span></div>
<div class="line"><a name="l06407"></a><span class="lineno"> 6407</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l06408"></a><span class="lineno"> 6408</span>&#160; </div>
<div class="line"><a name="l06418"></a><span class="lineno"><a class="line" href="struct_l_p_t_m_r___type.html"> 6418</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l06419"></a><span class="lineno"><a class="line" href="struct_l_p_t_m_r___type.html#a429aba6c7571f26fdc0c6315c0f920a7"> 6419</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_t_m_r___type.html#a429aba6c7571f26fdc0c6315c0f920a7">CSR</a>;                               </div>
<div class="line"><a name="l06420"></a><span class="lineno"><a class="line" href="struct_l_p_t_m_r___type.html#a762750e61f8a71eae4ee81d9cc02fc51"> 6420</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_t_m_r___type.html#a762750e61f8a71eae4ee81d9cc02fc51">PSR</a>;                               </div>
<div class="line"><a name="l06421"></a><span class="lineno"><a class="line" href="struct_l_p_t_m_r___type.html#aa5b60a4852b1f75b35ac4535ec8fde47"> 6421</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_t_m_r___type.html#aa5b60a4852b1f75b35ac4535ec8fde47">CMR</a>;                               </div>
<div class="line"><a name="l06422"></a><span class="lineno"><a class="line" href="struct_l_p_t_m_r___type.html#a9d7b37aa4696adb170d1834de319ff68"> 6422</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_t_m_r___type.html#a9d7b37aa4696adb170d1834de319ff68">CNR</a>;                               </div>
<div class="line"><a name="l06423"></a><span class="lineno"> 6423</span>&#160;} <a class="code" href="struct_l_p_t_m_r___type.html">LPTMR_Type</a>, *<a class="code" href="group___l_p_t_m_r___peripheral___access___layer.html#ga52c31e0582a47d2a19155fb601b708ce">LPTMR_MemMapPtr</a>;</div>
<div class="line"><a name="l06424"></a><span class="lineno"> 6424</span>&#160; </div>
<div class="line"><a name="l06426"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___peripheral___access___layer.html#gaf831dacfc54d96a060f5c95c43a0c6b2"> 6426</a></span>&#160;<span class="preprocessor">#define LPTMR_INSTANCE_COUNT                     (1u)</span></div>
<div class="line"><a name="l06427"></a><span class="lineno"> 6427</span>&#160; </div>
<div class="line"><a name="l06428"></a><span class="lineno"> 6428</span>&#160; </div>
<div class="line"><a name="l06429"></a><span class="lineno"> 6429</span>&#160;<span class="comment">/* LPTMR - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l06431"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___peripheral___access___layer.html#ga024f362857a8b928d96cf3b3f5106793"> 6431</a></span>&#160;<span class="preprocessor">#define LPTMR0_BASE                              (0x40040000u)</span></div>
<div class="line"><a name="l06432"></a><span class="lineno"> 6432</span>&#160; </div>
<div class="line"><a name="l06433"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___peripheral___access___layer.html#gaba0c3bc8a32ad5a884c99e019dbdef85"> 6433</a></span>&#160;<span class="preprocessor">#define LPTMR0                                   ((LPTMR_Type *)LPTMR0_BASE)</span></div>
<div class="line"><a name="l06434"></a><span class="lineno"> 6434</span>&#160; </div>
<div class="line"><a name="l06435"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___peripheral___access___layer.html#ga62b4c0fde534c2c09ef0c30b3c4bb0e3"> 6435</a></span>&#160;<span class="preprocessor">#define LPTMR_BASE_ADDRS                         { LPTMR0_BASE }</span></div>
<div class="line"><a name="l06436"></a><span class="lineno"> 6436</span>&#160; </div>
<div class="line"><a name="l06437"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___peripheral___access___layer.html#gac92660dedc63be48d689d43efc9f2c82"> 6437</a></span>&#160;<span class="preprocessor">#define LPTMR_BASE_PTRS                          { LPTMR0 }</span></div>
<div class="line"><a name="l06438"></a><span class="lineno"> 6438</span>&#160; </div>
<div class="line"><a name="l06439"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___peripheral___access___layer.html#ga8b0ce4b04d56dc70e11ec36b5e5dbe34"> 6439</a></span>&#160;<span class="preprocessor">#define LPTMR_IRQS_ARR_COUNT                     (1u)</span></div>
<div class="line"><a name="l06440"></a><span class="lineno"> 6440</span>&#160; </div>
<div class="line"><a name="l06441"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___peripheral___access___layer.html#gabb669dc3508b85df67279e1dec81b827"> 6441</a></span>&#160;<span class="preprocessor">#define LPTMR_IRQS_CH_COUNT                      (1u)</span></div>
<div class="line"><a name="l06442"></a><span class="lineno"> 6442</span>&#160; </div>
<div class="line"><a name="l06443"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___peripheral___access___layer.html#ga5bf0032641d320fc7d486d703800c729"> 6443</a></span>&#160;<span class="preprocessor">#define LPTMR_IRQS                               { LPTMR0_IRQn }</span></div>
<div class="line"><a name="l06444"></a><span class="lineno"> 6444</span>&#160; </div>
<div class="line"><a name="l06445"></a><span class="lineno"> 6445</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l06446"></a><span class="lineno"> 6446</span>&#160;<span class="comment">   -- LPTMR Register Masks</span></div>
<div class="line"><a name="l06447"></a><span class="lineno"> 6447</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l06448"></a><span class="lineno"> 6448</span>&#160; </div>
<div class="line"><a name="l06454"></a><span class="lineno"> 6454</span>&#160;<span class="comment">/* CSR Bit Fields */</span></div>
<div class="line"><a name="l06455"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga4ed197f1cb8d0e954324b4854ff14a83"> 6455</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TEN_MASK                       0x1u</span></div>
<div class="line"><a name="l06456"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gada00f24f79b11a91e8404b4531d66733"> 6456</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TEN_SHIFT                      0u</span></div>
<div class="line"><a name="l06457"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gab1c8cee0d1f36981a778a39c301df651"> 6457</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TEN_WIDTH                      1u</span></div>
<div class="line"><a name="l06458"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gae18358081bf10e96a1307612264a31fd"> 6458</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TEN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CSR_TEN_SHIFT))&amp;LPTMR_CSR_TEN_MASK)</span></div>
<div class="line"><a name="l06459"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga57ee593a57d844d7bb4b87c127765558"> 6459</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TMS_MASK                       0x2u</span></div>
<div class="line"><a name="l06460"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gaeac406c6a48e15c6ec5784fb891b51b6"> 6460</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TMS_SHIFT                      1u</span></div>
<div class="line"><a name="l06461"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga0a517e42758529703ef053633b07811e"> 6461</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TMS_WIDTH                      1u</span></div>
<div class="line"><a name="l06462"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gae8af700b27a8e6aad5c035eb9181766c"> 6462</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TMS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CSR_TMS_SHIFT))&amp;LPTMR_CSR_TMS_MASK)</span></div>
<div class="line"><a name="l06463"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gaca581598c0f319b0002deda730479842"> 6463</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TFC_MASK                       0x4u</span></div>
<div class="line"><a name="l06464"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gaee3d1b59f30f6217f1f74b18cf973c4a"> 6464</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TFC_SHIFT                      2u</span></div>
<div class="line"><a name="l06465"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga94f19d9bcd4ae56b25b6d6b8465028d1"> 6465</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TFC_WIDTH                      1u</span></div>
<div class="line"><a name="l06466"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga9f9f9658cf9a8a4d04923d1487adae6a"> 6466</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TFC(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CSR_TFC_SHIFT))&amp;LPTMR_CSR_TFC_MASK)</span></div>
<div class="line"><a name="l06467"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga020eee1550f2943c10d51f8b56930e62"> 6467</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPP_MASK                       0x8u</span></div>
<div class="line"><a name="l06468"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga62be70d70bd4e88e26e5cc8437f6fd55"> 6468</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPP_SHIFT                      3u</span></div>
<div class="line"><a name="l06469"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gabf0d154e29e219118d7e30cd3a51e7c6"> 6469</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPP_WIDTH                      1u</span></div>
<div class="line"><a name="l06470"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga1e706f8fb1de17fa05f83c3a8928a91c"> 6470</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPP(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CSR_TPP_SHIFT))&amp;LPTMR_CSR_TPP_MASK)</span></div>
<div class="line"><a name="l06471"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga3502ccff1cbdb70bb99b73c035ab1e19"> 6471</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPS_MASK                       0x30u</span></div>
<div class="line"><a name="l06472"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga7759d842742bfedd91788d41ef12fb8d"> 6472</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPS_SHIFT                      4u</span></div>
<div class="line"><a name="l06473"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga72ff98681bbcb7010ec5c3c52a7b0bd5"> 6473</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPS_WIDTH                      2u</span></div>
<div class="line"><a name="l06474"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga21ce2f3d05c087f7f46dcb9b7035e4f2"> 6474</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CSR_TPS_SHIFT))&amp;LPTMR_CSR_TPS_MASK)</span></div>
<div class="line"><a name="l06475"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gabb726cb43d5f6ee38339048c69a5f086"> 6475</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TIE_MASK                       0x40u</span></div>
<div class="line"><a name="l06476"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gaaedba0195b3abfcae6e8669f84f39d5d"> 6476</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TIE_SHIFT                      6u</span></div>
<div class="line"><a name="l06477"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga949f5dfaf83f4164c0a7ae5258df1296"> 6477</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TIE_WIDTH                      1u</span></div>
<div class="line"><a name="l06478"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga1b3ffe4be02efef291da12ce9e097a9d"> 6478</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TIE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CSR_TIE_SHIFT))&amp;LPTMR_CSR_TIE_MASK)</span></div>
<div class="line"><a name="l06479"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga13b5dd6085ca2a8cf0f06550b7557b6b"> 6479</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TCF_MASK                       0x80u</span></div>
<div class="line"><a name="l06480"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga0ffa48fac670327deffc2e17ef1dea68"> 6480</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TCF_SHIFT                      7u</span></div>
<div class="line"><a name="l06481"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga51d39202c4da6c1f24aa3fe99ba0d6ae"> 6481</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TCF_WIDTH                      1u</span></div>
<div class="line"><a name="l06482"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga4a71110198e9becb2fe277e270c7499d"> 6482</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TCF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CSR_TCF_SHIFT))&amp;LPTMR_CSR_TCF_MASK)</span></div>
<div class="line"><a name="l06483"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga185d5ca07c708ca5958736289a21022e"> 6483</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TDRE_MASK                      0x100u</span></div>
<div class="line"><a name="l06484"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gaac06ce1596f96935710e1a14ff348c29"> 6484</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TDRE_SHIFT                     8u</span></div>
<div class="line"><a name="l06485"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga078981a34cc8de96a4715479b7a250ea"> 6485</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TDRE_WIDTH                     1u</span></div>
<div class="line"><a name="l06486"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gaf258b4553bff676ed100bad11d1c3583"> 6486</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TDRE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CSR_TDRE_SHIFT))&amp;LPTMR_CSR_TDRE_MASK)</span></div>
<div class="line"><a name="l06487"></a><span class="lineno"> 6487</span>&#160;<span class="comment">/* PSR Bit Fields */</span></div>
<div class="line"><a name="l06488"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga40daa10db43ec0c0a1944e6289ca29cc"> 6488</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PCS_MASK                       0x3u</span></div>
<div class="line"><a name="l06489"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gaf258bce874ad60601d6d76cefc72c52e"> 6489</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PCS_SHIFT                      0u</span></div>
<div class="line"><a name="l06490"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga227598a2a8f7f2ed8aa43c2d3c1f4e26"> 6490</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PCS_WIDTH                      2u</span></div>
<div class="line"><a name="l06491"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gabeba0b705770f53c56a569a5ee74536b"> 6491</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PCS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_PSR_PCS_SHIFT))&amp;LPTMR_PSR_PCS_MASK)</span></div>
<div class="line"><a name="l06492"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gab3daae6085cf702b31db5be78fe03872"> 6492</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PBYP_MASK                      0x4u</span></div>
<div class="line"><a name="l06493"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga4bb5021e396db697f5e597fdcdc222e3"> 6493</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PBYP_SHIFT                     2u</span></div>
<div class="line"><a name="l06494"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga4cfb26506512af04a91f932ab044d0ca"> 6494</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PBYP_WIDTH                     1u</span></div>
<div class="line"><a name="l06495"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga3d7c49e91df0f310a5dcf2effef9ae25"> 6495</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PBYP(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_PSR_PBYP_SHIFT))&amp;LPTMR_PSR_PBYP_MASK)</span></div>
<div class="line"><a name="l06496"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga93a6fe3fb169a73716a837cedb92dbef"> 6496</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PRESCALE_MASK                  0x78u</span></div>
<div class="line"><a name="l06497"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga7ed76902e13634d0c543ade3ef47525a"> 6497</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PRESCALE_SHIFT                 3u</span></div>
<div class="line"><a name="l06498"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga4a513c55e0dc80c435c33feafd118ffa"> 6498</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PRESCALE_WIDTH                 4u</span></div>
<div class="line"><a name="l06499"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga37d8f4b0de3a75590548d8f3b6686b95"> 6499</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PRESCALE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_PSR_PRESCALE_SHIFT))&amp;LPTMR_PSR_PRESCALE_MASK)</span></div>
<div class="line"><a name="l06500"></a><span class="lineno"> 6500</span>&#160;<span class="comment">/* CMR Bit Fields */</span></div>
<div class="line"><a name="l06501"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga55cc95c022500b353f1724f2cbfe7a8f"> 6501</a></span>&#160;<span class="preprocessor">#define LPTMR_CMR_COMPARE_MASK                   0xFFFFu</span></div>
<div class="line"><a name="l06502"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gae1a525e22dc8b9c6960ae2e859a64232"> 6502</a></span>&#160;<span class="preprocessor">#define LPTMR_CMR_COMPARE_SHIFT                  0u</span></div>
<div class="line"><a name="l06503"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga223e03bc3ae65b2b9be7150800a93cf1"> 6503</a></span>&#160;<span class="preprocessor">#define LPTMR_CMR_COMPARE_WIDTH                  16u</span></div>
<div class="line"><a name="l06504"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gad61ee0ea43ca3e503c2c16ed1b7b1696"> 6504</a></span>&#160;<span class="preprocessor">#define LPTMR_CMR_COMPARE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CMR_COMPARE_SHIFT))&amp;LPTMR_CMR_COMPARE_MASK)</span></div>
<div class="line"><a name="l06505"></a><span class="lineno"> 6505</span>&#160;<span class="comment">/* CNR Bit Fields */</span></div>
<div class="line"><a name="l06506"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga134708aff0fe3bd31d703e32966c08fc"> 6506</a></span>&#160;<span class="preprocessor">#define LPTMR_CNR_COUNTER_MASK                   0xFFFFu</span></div>
<div class="line"><a name="l06507"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga3769a974a3d95250e32bb154fa134c3f"> 6507</a></span>&#160;<span class="preprocessor">#define LPTMR_CNR_COUNTER_SHIFT                  0u</span></div>
<div class="line"><a name="l06508"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gad88f9ee703f0520c1915859acde19135"> 6508</a></span>&#160;<span class="preprocessor">#define LPTMR_CNR_COUNTER_WIDTH                  16u</span></div>
<div class="line"><a name="l06509"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga8732990b7f3af802120a5e95000c963f"> 6509</a></span>&#160;<span class="preprocessor">#define LPTMR_CNR_COUNTER(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CNR_COUNTER_SHIFT))&amp;LPTMR_CNR_COUNTER_MASK)</span></div>
<div class="line"><a name="l06510"></a><span class="lineno"> 6510</span>&#160; <span class="comment">/* end of group LPTMR_Register_Masks */</span></div>
<div class="line"><a name="l06514"></a><span class="lineno"> 6514</span>&#160; </div>
<div class="line"><a name="l06515"></a><span class="lineno"> 6515</span>&#160; <span class="comment">/* end of group LPTMR_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l06519"></a><span class="lineno"> 6519</span>&#160; </div>
<div class="line"><a name="l06520"></a><span class="lineno"> 6520</span>&#160; </div>
<div class="line"><a name="l06521"></a><span class="lineno"> 6521</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l06522"></a><span class="lineno"> 6522</span>&#160;<span class="comment">   -- LPUART Peripheral Access Layer</span></div>
<div class="line"><a name="l06523"></a><span class="lineno"> 6523</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l06524"></a><span class="lineno"> 6524</span>&#160; </div>
<div class="line"><a name="l06534"></a><span class="lineno"><a class="line" href="struct_l_p_u_a_r_t___type.html"> 6534</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l06535"></a><span class="lineno"><a class="line" href="struct_l_p_u_a_r_t___type.html#af7113682dc68def4cb5a0fd2014c542c"> 6535</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_l_p_u_a_r_t___type.html#af7113682dc68def4cb5a0fd2014c542c">VERID</a>;                             </div>
<div class="line"><a name="l06536"></a><span class="lineno"><a class="line" href="struct_l_p_u_a_r_t___type.html#a9e35fead6da0b96a3a6e8b0552e646c5"> 6536</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_l_p_u_a_r_t___type.html#a9e35fead6da0b96a3a6e8b0552e646c5">PARAM</a>;                             </div>
<div class="line"><a name="l06537"></a><span class="lineno"><a class="line" href="struct_l_p_u_a_r_t___type.html#a8035207d551704357a90998f822b3e51"> 6537</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_u_a_r_t___type.html#a8035207d551704357a90998f822b3e51">GLOBAL</a>;                            </div>
<div class="line"><a name="l06538"></a><span class="lineno"><a class="line" href="struct_l_p_u_a_r_t___type.html#a2c83e8a3017f3c48516fe13600eec143"> 6538</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_u_a_r_t___type.html#a2c83e8a3017f3c48516fe13600eec143">PINCFG</a>;                            </div>
<div class="line"><a name="l06539"></a><span class="lineno"><a class="line" href="struct_l_p_u_a_r_t___type.html#adadfa76ec04ec7148ca8ff116d07786b"> 6539</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_u_a_r_t___type.html#adadfa76ec04ec7148ca8ff116d07786b">BAUD</a>;                              </div>
<div class="line"><a name="l06540"></a><span class="lineno"><a class="line" href="struct_l_p_u_a_r_t___type.html#aec34e603a18e36f590ed1c918c222760"> 6540</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_u_a_r_t___type.html#aec34e603a18e36f590ed1c918c222760">STAT</a>;                              </div>
<div class="line"><a name="l06541"></a><span class="lineno"><a class="line" href="struct_l_p_u_a_r_t___type.html#a22381b26b9e213e96e7b05b74b78c12e"> 6541</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_u_a_r_t___type.html#a22381b26b9e213e96e7b05b74b78c12e">CTRL</a>;                              </div>
<div class="line"><a name="l06542"></a><span class="lineno"><a class="line" href="struct_l_p_u_a_r_t___type.html#a6885eb33ef67e1ffaa0e725fc1b71f82"> 6542</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_u_a_r_t___type.html#a6885eb33ef67e1ffaa0e725fc1b71f82">DATA</a>;                              </div>
<div class="line"><a name="l06543"></a><span class="lineno"><a class="line" href="struct_l_p_u_a_r_t___type.html#a8714422270dccd821dc1240fb23ec530"> 6543</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_u_a_r_t___type.html#a8714422270dccd821dc1240fb23ec530">MATCH</a>;                             </div>
<div class="line"><a name="l06544"></a><span class="lineno"><a class="line" href="struct_l_p_u_a_r_t___type.html#aaa2550013fcc67d9b1498f1889b85999"> 6544</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_u_a_r_t___type.html#aaa2550013fcc67d9b1498f1889b85999">MODIR</a>;                             </div>
<div class="line"><a name="l06545"></a><span class="lineno"><a class="line" href="struct_l_p_u_a_r_t___type.html#a6eaeb303edde861c75b2cb1370eed5c4"> 6545</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_u_a_r_t___type.html#a6eaeb303edde861c75b2cb1370eed5c4">FIFO</a>;                              </div>
<div class="line"><a name="l06546"></a><span class="lineno"><a class="line" href="struct_l_p_u_a_r_t___type.html#a0fba5504213b46ada362c558634a9802"> 6546</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_u_a_r_t___type.html#a0fba5504213b46ada362c558634a9802">WATER</a>;                             </div>
<div class="line"><a name="l06547"></a><span class="lineno"> 6547</span>&#160;} <a class="code" href="struct_l_p_u_a_r_t___type.html">LPUART_Type</a>, *<a class="code" href="group___l_p_u_a_r_t___peripheral___access___layer.html#gab1637be1717d400faede611a8fbc25da">LPUART_MemMapPtr</a>;</div>
<div class="line"><a name="l06548"></a><span class="lineno"> 6548</span>&#160; </div>
<div class="line"><a name="l06550"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___peripheral___access___layer.html#ga928c2245e995db36b9e1e42ed00f7398"> 6550</a></span>&#160;<span class="preprocessor">#define LPUART_INSTANCE_COUNT                    (2u)</span></div>
<div class="line"><a name="l06551"></a><span class="lineno"> 6551</span>&#160; </div>
<div class="line"><a name="l06552"></a><span class="lineno"> 6552</span>&#160; </div>
<div class="line"><a name="l06553"></a><span class="lineno"> 6553</span>&#160;<span class="comment">/* LPUART - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l06555"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___peripheral___access___layer.html#ga8d65c662026d150cdf0aa1e586fde2cb"> 6555</a></span>&#160;<span class="preprocessor">#define LPUART0_BASE                             (0x4006A000u)</span></div>
<div class="line"><a name="l06556"></a><span class="lineno"> 6556</span>&#160; </div>
<div class="line"><a name="l06557"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___peripheral___access___layer.html#ga5b2895bb50a19a21ddb954c28977629b"> 6557</a></span>&#160;<span class="preprocessor">#define LPUART0                                  ((LPUART_Type *)LPUART0_BASE)</span></div>
<div class="line"><a name="l06558"></a><span class="lineno"> 6558</span>&#160; </div>
<div class="line"><a name="l06559"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___peripheral___access___layer.html#ga42584c807077cea9525819eaf29c7e34"> 6559</a></span>&#160;<span class="preprocessor">#define LPUART1_BASE                             (0x4006B000u)</span></div>
<div class="line"><a name="l06560"></a><span class="lineno"> 6560</span>&#160; </div>
<div class="line"><a name="l06561"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___peripheral___access___layer.html#ga73eb37d103f4e4f2d18ec3d3f5208ab9"> 6561</a></span>&#160;<span class="preprocessor">#define LPUART1                                  ((LPUART_Type *)LPUART1_BASE)</span></div>
<div class="line"><a name="l06562"></a><span class="lineno"> 6562</span>&#160; </div>
<div class="line"><a name="l06563"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___peripheral___access___layer.html#ga5c0c0d1905e4cb91614fe021176e8178"> 6563</a></span>&#160;<span class="preprocessor">#define LPUART_BASE_ADDRS                        { LPUART0_BASE, LPUART1_BASE }</span></div>
<div class="line"><a name="l06564"></a><span class="lineno"> 6564</span>&#160; </div>
<div class="line"><a name="l06565"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___peripheral___access___layer.html#ga23d9c24323d49602ca4e69ed873982de"> 6565</a></span>&#160;<span class="preprocessor">#define LPUART_BASE_PTRS                         { LPUART0, LPUART1 }</span></div>
<div class="line"><a name="l06566"></a><span class="lineno"> 6566</span>&#160; </div>
<div class="line"><a name="l06567"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___peripheral___access___layer.html#ga3cedaef64e624cb3f651b36bd46d31ab"> 6567</a></span>&#160;<span class="preprocessor">#define LPUART_IRQS_ARR_COUNT                    (1u)</span></div>
<div class="line"><a name="l06568"></a><span class="lineno"> 6568</span>&#160; </div>
<div class="line"><a name="l06569"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___peripheral___access___layer.html#ga3290bd65d1c90e3d7a179ee17d426a46"> 6569</a></span>&#160;<span class="preprocessor">#define LPUART_RX_TX_IRQS_CH_COUNT               (1u)</span></div>
<div class="line"><a name="l06570"></a><span class="lineno"> 6570</span>&#160; </div>
<div class="line"><a name="l06571"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___peripheral___access___layer.html#ga5fc5deafd2728edf687f15b780aa116b"> 6571</a></span>&#160;<span class="preprocessor">#define LPUART_RX_TX_IRQS                        { LPUART0_RxTx_IRQn, LPUART1_RxTx_IRQn }</span></div>
<div class="line"><a name="l06572"></a><span class="lineno"> 6572</span>&#160; </div>
<div class="line"><a name="l06573"></a><span class="lineno"> 6573</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l06574"></a><span class="lineno"> 6574</span>&#160;<span class="comment">   -- LPUART Register Masks</span></div>
<div class="line"><a name="l06575"></a><span class="lineno"> 6575</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l06576"></a><span class="lineno"> 6576</span>&#160; </div>
<div class="line"><a name="l06582"></a><span class="lineno"> 6582</span>&#160;<span class="comment">/* VERID Bit Fields */</span></div>
<div class="line"><a name="l06583"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga2a7a1ec3eb7457dd042b51b5aa8ea7dd"> 6583</a></span>&#160;<span class="preprocessor">#define LPUART_VERID_FEATURE_MASK                0xFFFFu</span></div>
<div class="line"><a name="l06584"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga5523973ce84f21a01132d042ab8cad12"> 6584</a></span>&#160;<span class="preprocessor">#define LPUART_VERID_FEATURE_SHIFT               0u</span></div>
<div class="line"><a name="l06585"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaa1ef56952203789a0c1c92b6c0f9ad0a"> 6585</a></span>&#160;<span class="preprocessor">#define LPUART_VERID_FEATURE_WIDTH               16u</span></div>
<div class="line"><a name="l06586"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gad40b601ac4b554dfe759e03c62c414a6"> 6586</a></span>&#160;<span class="preprocessor">#define LPUART_VERID_FEATURE(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_VERID_FEATURE_SHIFT))&amp;LPUART_VERID_FEATURE_MASK)</span></div>
<div class="line"><a name="l06587"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaa67186235bac564f375b6eb9771bca79"> 6587</a></span>&#160;<span class="preprocessor">#define LPUART_VERID_MINOR_MASK                  0xFF0000u</span></div>
<div class="line"><a name="l06588"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga7ea98650d0be15ef491ac006068ddd22"> 6588</a></span>&#160;<span class="preprocessor">#define LPUART_VERID_MINOR_SHIFT                 16u</span></div>
<div class="line"><a name="l06589"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gad7fb344bd7545942f450dbde9b8ebc5f"> 6589</a></span>&#160;<span class="preprocessor">#define LPUART_VERID_MINOR_WIDTH                 8u</span></div>
<div class="line"><a name="l06590"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaa6c11ec3eb97ad6473cc5daf498aaacd"> 6590</a></span>&#160;<span class="preprocessor">#define LPUART_VERID_MINOR(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_VERID_MINOR_SHIFT))&amp;LPUART_VERID_MINOR_MASK)</span></div>
<div class="line"><a name="l06591"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga0904f24fd06d6577911d7f2fac2e2055"> 6591</a></span>&#160;<span class="preprocessor">#define LPUART_VERID_MAJOR_MASK                  0xFF000000u</span></div>
<div class="line"><a name="l06592"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gac6532165c995784143ec7bdc3e0549dc"> 6592</a></span>&#160;<span class="preprocessor">#define LPUART_VERID_MAJOR_SHIFT                 24u</span></div>
<div class="line"><a name="l06593"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga7a1017555524989b6e533ac113ee4fe0"> 6593</a></span>&#160;<span class="preprocessor">#define LPUART_VERID_MAJOR_WIDTH                 8u</span></div>
<div class="line"><a name="l06594"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga961f6befa1ed8f8a646c031b6121ba1f"> 6594</a></span>&#160;<span class="preprocessor">#define LPUART_VERID_MAJOR(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_VERID_MAJOR_SHIFT))&amp;LPUART_VERID_MAJOR_MASK)</span></div>
<div class="line"><a name="l06595"></a><span class="lineno"> 6595</span>&#160;<span class="comment">/* PARAM Bit Fields */</span></div>
<div class="line"><a name="l06596"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga76cac393909813c54cd578b687b1e102"> 6596</a></span>&#160;<span class="preprocessor">#define LPUART_PARAM_TXFIFO_MASK                 0xFFu</span></div>
<div class="line"><a name="l06597"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gab1e89ce5a2e5ba5610932a3dbf67295a"> 6597</a></span>&#160;<span class="preprocessor">#define LPUART_PARAM_TXFIFO_SHIFT                0u</span></div>
<div class="line"><a name="l06598"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga6324c5d457ec342404ec4d7955e6fea9"> 6598</a></span>&#160;<span class="preprocessor">#define LPUART_PARAM_TXFIFO_WIDTH                8u</span></div>
<div class="line"><a name="l06599"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaa8c7185190a86a2c40645a55fb5daf36"> 6599</a></span>&#160;<span class="preprocessor">#define LPUART_PARAM_TXFIFO(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_PARAM_TXFIFO_SHIFT))&amp;LPUART_PARAM_TXFIFO_MASK)</span></div>
<div class="line"><a name="l06600"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga0392bbd224e20cf8d8cda3db4bfc1a94"> 6600</a></span>&#160;<span class="preprocessor">#define LPUART_PARAM_RXFIFO_MASK                 0xFF00u</span></div>
<div class="line"><a name="l06601"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga4173b08216a5d86f56e3914153870500"> 6601</a></span>&#160;<span class="preprocessor">#define LPUART_PARAM_RXFIFO_SHIFT                8u</span></div>
<div class="line"><a name="l06602"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga974408f517dcbe4be812a62545ed01e9"> 6602</a></span>&#160;<span class="preprocessor">#define LPUART_PARAM_RXFIFO_WIDTH                8u</span></div>
<div class="line"><a name="l06603"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga4a5be8b536c56169853f2cfa326efd99"> 6603</a></span>&#160;<span class="preprocessor">#define LPUART_PARAM_RXFIFO(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_PARAM_RXFIFO_SHIFT))&amp;LPUART_PARAM_RXFIFO_MASK)</span></div>
<div class="line"><a name="l06604"></a><span class="lineno"> 6604</span>&#160;<span class="comment">/* GLOBAL Bit Fields */</span></div>
<div class="line"><a name="l06605"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gac836656d6254b0eb9b688226e7e6542d"> 6605</a></span>&#160;<span class="preprocessor">#define LPUART_GLOBAL_RST_MASK                   0x2u</span></div>
<div class="line"><a name="l06606"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga342051e7e0b6217a67a91e7cb6b9e110"> 6606</a></span>&#160;<span class="preprocessor">#define LPUART_GLOBAL_RST_SHIFT                  1u</span></div>
<div class="line"><a name="l06607"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga68b4bc25acbea6bb76a46b26f03687bc"> 6607</a></span>&#160;<span class="preprocessor">#define LPUART_GLOBAL_RST_WIDTH                  1u</span></div>
<div class="line"><a name="l06608"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaae5d26b3b6f42eaabb7bc199ccdee4f6"> 6608</a></span>&#160;<span class="preprocessor">#define LPUART_GLOBAL_RST(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_GLOBAL_RST_SHIFT))&amp;LPUART_GLOBAL_RST_MASK)</span></div>
<div class="line"><a name="l06609"></a><span class="lineno"> 6609</span>&#160;<span class="comment">/* PINCFG Bit Fields */</span></div>
<div class="line"><a name="l06610"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga83cae29d7e87c2efac5728d2d05eeb9a"> 6610</a></span>&#160;<span class="preprocessor">#define LPUART_PINCFG_TRGSEL_MASK                0x3u</span></div>
<div class="line"><a name="l06611"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gac01b08254520138f6a31992ec3eff252"> 6611</a></span>&#160;<span class="preprocessor">#define LPUART_PINCFG_TRGSEL_SHIFT               0u</span></div>
<div class="line"><a name="l06612"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gad6a184adae186a2578c306049a909050"> 6612</a></span>&#160;<span class="preprocessor">#define LPUART_PINCFG_TRGSEL_WIDTH               2u</span></div>
<div class="line"><a name="l06613"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga293545f5218f338d95b96e350220ed2f"> 6613</a></span>&#160;<span class="preprocessor">#define LPUART_PINCFG_TRGSEL(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_PINCFG_TRGSEL_SHIFT))&amp;LPUART_PINCFG_TRGSEL_MASK)</span></div>
<div class="line"><a name="l06614"></a><span class="lineno"> 6614</span>&#160;<span class="comment">/* BAUD Bit Fields */</span></div>
<div class="line"><a name="l06615"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaf5ebc9e0bbd9cfb0461c2e47c882dfd2"> 6615</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_SBR_MASK                     0x1FFFu</span></div>
<div class="line"><a name="l06616"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga1792ebb16e8fa96c046706414e68536b"> 6616</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_SBR_SHIFT                    0u</span></div>
<div class="line"><a name="l06617"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga05ffed7b645f82fe3a07cdce40dbd9e9"> 6617</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_SBR_WIDTH                    13u</span></div>
<div class="line"><a name="l06618"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga2d4fd833faa90292e6098e9d0d618e8c"> 6618</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_SBR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_BAUD_SBR_SHIFT))&amp;LPUART_BAUD_SBR_MASK)</span></div>
<div class="line"><a name="l06619"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga728723a3258162036c6f4665bce313f6"> 6619</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_SBNS_MASK                    0x2000u</span></div>
<div class="line"><a name="l06620"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gace90162bfb929a75c628e763a2b48d64"> 6620</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_SBNS_SHIFT                   13u</span></div>
<div class="line"><a name="l06621"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga032ded2840c2d14974c6e5e4fe9c45b0"> 6621</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_SBNS_WIDTH                   1u</span></div>
<div class="line"><a name="l06622"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga0efd4bf18057e642f69d0b2653aca64f"> 6622</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_SBNS(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_BAUD_SBNS_SHIFT))&amp;LPUART_BAUD_SBNS_MASK)</span></div>
<div class="line"><a name="l06623"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga6102ea87786499722af536351cb0ae0e"> 6623</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_RXEDGIE_MASK                 0x4000u</span></div>
<div class="line"><a name="l06624"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga685125187e80c136d77d1069057f06a4"> 6624</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_RXEDGIE_SHIFT                14u</span></div>
<div class="line"><a name="l06625"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gadecb0af81c03c8a15f163a88920f563a"> 6625</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_RXEDGIE_WIDTH                1u</span></div>
<div class="line"><a name="l06626"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaeb0bcf6a6082b068b0268e0eb5428123"> 6626</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_RXEDGIE(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_BAUD_RXEDGIE_SHIFT))&amp;LPUART_BAUD_RXEDGIE_MASK)</span></div>
<div class="line"><a name="l06627"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaa99df5ebffee879a29dd54bb9589ea39"> 6627</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_LBKDIE_MASK                  0x8000u</span></div>
<div class="line"><a name="l06628"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gad8af1d56b921eb311d3bc010ac371e37"> 6628</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_LBKDIE_SHIFT                 15u</span></div>
<div class="line"><a name="l06629"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga3b7f502c290e4ac1931a230c5ebdb6ca"> 6629</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_LBKDIE_WIDTH                 1u</span></div>
<div class="line"><a name="l06630"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaf701684966ed3fbd665ecc21ebe5931c"> 6630</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_LBKDIE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_BAUD_LBKDIE_SHIFT))&amp;LPUART_BAUD_LBKDIE_MASK)</span></div>
<div class="line"><a name="l06631"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga6cc09978510e9e2d5f956363bbdf82a0"> 6631</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_RESYNCDIS_MASK               0x10000u</span></div>
<div class="line"><a name="l06632"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga7e405b396cace095b81ed780012d86c7"> 6632</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_RESYNCDIS_SHIFT              16u</span></div>
<div class="line"><a name="l06633"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gad6a20a2250e8f1a4ef5d5f94618f5a25"> 6633</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_RESYNCDIS_WIDTH              1u</span></div>
<div class="line"><a name="l06634"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga8eddaea4487b6be1a83c8792e110bef5"> 6634</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_RESYNCDIS(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_BAUD_RESYNCDIS_SHIFT))&amp;LPUART_BAUD_RESYNCDIS_MASK)</span></div>
<div class="line"><a name="l06635"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga156a0b468b75f5f08936a3c2e362b4e0"> 6635</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_BOTHEDGE_MASK                0x20000u</span></div>
<div class="line"><a name="l06636"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga7b06b54fce5fa2033a7cb768262a3726"> 6636</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_BOTHEDGE_SHIFT               17u</span></div>
<div class="line"><a name="l06637"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga74496200c37544bab1535b4b3ec5b01c"> 6637</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_BOTHEDGE_WIDTH               1u</span></div>
<div class="line"><a name="l06638"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga2186298ec71137a11206fbbf24ff80dd"> 6638</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_BOTHEDGE(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_BAUD_BOTHEDGE_SHIFT))&amp;LPUART_BAUD_BOTHEDGE_MASK)</span></div>
<div class="line"><a name="l06639"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga69b9e9a03f3049414148e29a763a3327"> 6639</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_MATCFG_MASK                  0xC0000u</span></div>
<div class="line"><a name="l06640"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga2d27b42ee91c7cb1e00ae3ba4479229c"> 6640</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_MATCFG_SHIFT                 18u</span></div>
<div class="line"><a name="l06641"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gae3891a003c1386f96a183fe536c960f7"> 6641</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_MATCFG_WIDTH                 2u</span></div>
<div class="line"><a name="l06642"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga73df6d35c7a168d8505f118fea120190"> 6642</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_MATCFG(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_BAUD_MATCFG_SHIFT))&amp;LPUART_BAUD_MATCFG_MASK)</span></div>
<div class="line"><a name="l06643"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga364114b02444dbeb90b22cc28d550c6d"> 6643</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_RIDMAE_MASK                  0x100000u</span></div>
<div class="line"><a name="l06644"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga7f0cb27f2ab68d5b98f98cffea4be569"> 6644</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_RIDMAE_SHIFT                 20u</span></div>
<div class="line"><a name="l06645"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga1ab6459b51fac7e37e2eaf181cc02c17"> 6645</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_RIDMAE_WIDTH                 1u</span></div>
<div class="line"><a name="l06646"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga4e07177ab2cf48ca6ddc9929eeccdeeb"> 6646</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_RIDMAE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_BAUD_RIDMAE_SHIFT))&amp;LPUART_BAUD_RIDMAE_MASK)</span></div>
<div class="line"><a name="l06647"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaa464e21061a8b2b8c13ddfeb61ace931"> 6647</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_RDMAE_MASK                   0x200000u</span></div>
<div class="line"><a name="l06648"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaa6be60b515146c12f6606c689be4b74e"> 6648</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_RDMAE_SHIFT                  21u</span></div>
<div class="line"><a name="l06649"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga7d053d13500b4a6eb834c54977f794f8"> 6649</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_RDMAE_WIDTH                  1u</span></div>
<div class="line"><a name="l06650"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga7b36f378c9fae470242dfefcb3c23a4f"> 6650</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_RDMAE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_BAUD_RDMAE_SHIFT))&amp;LPUART_BAUD_RDMAE_MASK)</span></div>
<div class="line"><a name="l06651"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga07a542d1e7372204c4f2d5a7e2683dd2"> 6651</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_TDMAE_MASK                   0x800000u</span></div>
<div class="line"><a name="l06652"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gab8dfcf25d777a3faab01a2c0d3f77f46"> 6652</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_TDMAE_SHIFT                  23u</span></div>
<div class="line"><a name="l06653"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga5ee73101b1b066890768cc7e826b585a"> 6653</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_TDMAE_WIDTH                  1u</span></div>
<div class="line"><a name="l06654"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga68ec64935e2650de18d9d0bb53cc908c"> 6654</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_TDMAE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_BAUD_TDMAE_SHIFT))&amp;LPUART_BAUD_TDMAE_MASK)</span></div>
<div class="line"><a name="l06655"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga62858ed7941164e100b9fce4d57cf114"> 6655</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_OSR_MASK                     0x1F000000u</span></div>
<div class="line"><a name="l06656"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga3fae5d85be64ab5bb145a4fba6a515bd"> 6656</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_OSR_SHIFT                    24u</span></div>
<div class="line"><a name="l06657"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga5245afed64dbc11515f245dd3dea0cb3"> 6657</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_OSR_WIDTH                    5u</span></div>
<div class="line"><a name="l06658"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga39a4fadc51e3713036419bb7e00f2a7b"> 6658</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_OSR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_BAUD_OSR_SHIFT))&amp;LPUART_BAUD_OSR_MASK)</span></div>
<div class="line"><a name="l06659"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gad6353c4a7c33aab79903d95db1c63728"> 6659</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_M10_MASK                     0x20000000u</span></div>
<div class="line"><a name="l06660"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga1ca2e38f6fd32b950c4d3bd28c3d8750"> 6660</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_M10_SHIFT                    29u</span></div>
<div class="line"><a name="l06661"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga1b1adfee8d1a9b7e8f7c9ad41b76cd66"> 6661</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_M10_WIDTH                    1u</span></div>
<div class="line"><a name="l06662"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaa8ecc2cd5e0c6a19b42d8eed5b22a99a"> 6662</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_M10(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_BAUD_M10_SHIFT))&amp;LPUART_BAUD_M10_MASK)</span></div>
<div class="line"><a name="l06663"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga37c9103f49adbc40050282ed4c6f43ec"> 6663</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_MAEN2_MASK                   0x40000000u</span></div>
<div class="line"><a name="l06664"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga8c8f14416135355e46ec5d0345fcba0a"> 6664</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_MAEN2_SHIFT                  30u</span></div>
<div class="line"><a name="l06665"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gab212a625c6e746912c583f390ef7c82c"> 6665</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_MAEN2_WIDTH                  1u</span></div>
<div class="line"><a name="l06666"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga5baad717cada728d26c9aedebc6816ba"> 6666</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_MAEN2(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_BAUD_MAEN2_SHIFT))&amp;LPUART_BAUD_MAEN2_MASK)</span></div>
<div class="line"><a name="l06667"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga2058e9d94b7e45009d7bc30523066e92"> 6667</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_MAEN1_MASK                   0x80000000u</span></div>
<div class="line"><a name="l06668"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaa06c245c6a8effbb4a3d207716c44a43"> 6668</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_MAEN1_SHIFT                  31u</span></div>
<div class="line"><a name="l06669"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaedca94beae1c236e3ddef5741b4613ea"> 6669</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_MAEN1_WIDTH                  1u</span></div>
<div class="line"><a name="l06670"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga9525dc15acbc7a1a0b9a4e86a9f9d888"> 6670</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_MAEN1(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_BAUD_MAEN1_SHIFT))&amp;LPUART_BAUD_MAEN1_MASK)</span></div>
<div class="line"><a name="l06671"></a><span class="lineno"> 6671</span>&#160;<span class="comment">/* STAT Bit Fields */</span></div>
<div class="line"><a name="l06672"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gab448ab1f4b8311a97814f60a7b0341f2"> 6672</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_MA2F_MASK                    0x4000u</span></div>
<div class="line"><a name="l06673"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga5e214ea9e5058041f1c8b9c26209eb90"> 6673</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_MA2F_SHIFT                   14u</span></div>
<div class="line"><a name="l06674"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga067887efd46b27777bce92f53ebfb430"> 6674</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_MA2F_WIDTH                   1u</span></div>
<div class="line"><a name="l06675"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gab487fe8b26dbcaaf9dd7531aa8780087"> 6675</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_MA2F(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_STAT_MA2F_SHIFT))&amp;LPUART_STAT_MA2F_MASK)</span></div>
<div class="line"><a name="l06676"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gac9c67f85e56d6b2feaf825247f1df8fb"> 6676</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_MA1F_MASK                    0x8000u</span></div>
<div class="line"><a name="l06677"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga0073d96a82b97a6d3c5dd5782d0fc366"> 6677</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_MA1F_SHIFT                   15u</span></div>
<div class="line"><a name="l06678"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gadf639f913af09964d8a2a3724023e79f"> 6678</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_MA1F_WIDTH                   1u</span></div>
<div class="line"><a name="l06679"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gabab7c241b5ce9d1a556ab56792fe782f"> 6679</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_MA1F(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_STAT_MA1F_SHIFT))&amp;LPUART_STAT_MA1F_MASK)</span></div>
<div class="line"><a name="l06680"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga4e50537fdcfd8f3c6b0b31bec75471f8"> 6680</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_PF_MASK                      0x10000u</span></div>
<div class="line"><a name="l06681"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga9a80212e9f92b06a2e246bcaf95d51b5"> 6681</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_PF_SHIFT                     16u</span></div>
<div class="line"><a name="l06682"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga070d9a9e1c13cd58bc23100491334939"> 6682</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_PF_WIDTH                     1u</span></div>
<div class="line"><a name="l06683"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaa2cb11e6fe0b36086a9f68abb78bc2c7"> 6683</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_PF(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_STAT_PF_SHIFT))&amp;LPUART_STAT_PF_MASK)</span></div>
<div class="line"><a name="l06684"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gae836c8c3b467890c3e412aac26e46ca1"> 6684</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_FE_MASK                      0x20000u</span></div>
<div class="line"><a name="l06685"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaea08806016e20f5ab03918328d89cdf0"> 6685</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_FE_SHIFT                     17u</span></div>
<div class="line"><a name="l06686"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gab0110d7a265ff8e2fc4bd6f74c5fed64"> 6686</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_FE_WIDTH                     1u</span></div>
<div class="line"><a name="l06687"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gab09ef4ae0a9eeb5abbe0808c296478a0"> 6687</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_FE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_STAT_FE_SHIFT))&amp;LPUART_STAT_FE_MASK)</span></div>
<div class="line"><a name="l06688"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga9c634f037381367cfdccc71d5ffeea9c"> 6688</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_NF_MASK                      0x40000u</span></div>
<div class="line"><a name="l06689"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gafb6046993f32c5f3ea3ac2184ec07b5e"> 6689</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_NF_SHIFT                     18u</span></div>
<div class="line"><a name="l06690"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga1bc922f13700346c1f44397c9ed5898b"> 6690</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_NF_WIDTH                     1u</span></div>
<div class="line"><a name="l06691"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga9627eb51d2b2868d3e75de33fe64f566"> 6691</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_NF(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_STAT_NF_SHIFT))&amp;LPUART_STAT_NF_MASK)</span></div>
<div class="line"><a name="l06692"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga8a36721c4a23256ef437be7600a7880c"> 6692</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_OR_MASK                      0x80000u</span></div>
<div class="line"><a name="l06693"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga583539d0cfcf993232780316dfcda453"> 6693</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_OR_SHIFT                     19u</span></div>
<div class="line"><a name="l06694"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga6974b55ac6bc8d9efed351416d6b78a4"> 6694</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_OR_WIDTH                     1u</span></div>
<div class="line"><a name="l06695"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaf9084f41bc9f5397e0053c3651fb2004"> 6695</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_OR(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_STAT_OR_SHIFT))&amp;LPUART_STAT_OR_MASK)</span></div>
<div class="line"><a name="l06696"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga6ee5dfab4b3b1742f0f359f3c6fa47ba"> 6696</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_IDLE_MASK                    0x100000u</span></div>
<div class="line"><a name="l06697"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga14ad1ca675002e1f666f5a1b5a5f99c1"> 6697</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_IDLE_SHIFT                   20u</span></div>
<div class="line"><a name="l06698"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gabc185567952ea901b864d8b623ac30f9"> 6698</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_IDLE_WIDTH                   1u</span></div>
<div class="line"><a name="l06699"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga0004dc64be568a184b2007ab95c16810"> 6699</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_IDLE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_STAT_IDLE_SHIFT))&amp;LPUART_STAT_IDLE_MASK)</span></div>
<div class="line"><a name="l06700"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga94bcae79520e9fe72c88e069ff294510"> 6700</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_RDRF_MASK                    0x200000u</span></div>
<div class="line"><a name="l06701"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga9676e4864893f3edfaccd42af5b9b549"> 6701</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_RDRF_SHIFT                   21u</span></div>
<div class="line"><a name="l06702"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga53cc167ee89a08a50cc28c62b533cd15"> 6702</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_RDRF_WIDTH                   1u</span></div>
<div class="line"><a name="l06703"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaf3220ee34ff75bcf21268236abeba405"> 6703</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_RDRF(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_STAT_RDRF_SHIFT))&amp;LPUART_STAT_RDRF_MASK)</span></div>
<div class="line"><a name="l06704"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gad2e2b27d8822ee51c88ad0c1bc1a6643"> 6704</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_TC_MASK                      0x400000u</span></div>
<div class="line"><a name="l06705"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gad5cf6969a84a02c866869e8d1ee442bc"> 6705</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_TC_SHIFT                     22u</span></div>
<div class="line"><a name="l06706"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gad2bbd1095ad63c151b2aa5f1873d051f"> 6706</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_TC_WIDTH                     1u</span></div>
<div class="line"><a name="l06707"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga16645d63aebba70d1ae99e332c3e44e7"> 6707</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_TC(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_STAT_TC_SHIFT))&amp;LPUART_STAT_TC_MASK)</span></div>
<div class="line"><a name="l06708"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga2653424b8554365ac4f27b206caa585f"> 6708</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_TDRE_MASK                    0x800000u</span></div>
<div class="line"><a name="l06709"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga5c82cd278da885962e4e82a379a171ae"> 6709</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_TDRE_SHIFT                   23u</span></div>
<div class="line"><a name="l06710"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga7dd0530d1c62e20a8923a4eb9cbef45c"> 6710</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_TDRE_WIDTH                   1u</span></div>
<div class="line"><a name="l06711"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga5f25a4fd20bf169d0e979d2131e0a4f1"> 6711</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_TDRE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_STAT_TDRE_SHIFT))&amp;LPUART_STAT_TDRE_MASK)</span></div>
<div class="line"><a name="l06712"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gae270407ae3170ab35c03dde777ba89c7"> 6712</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_RAF_MASK                     0x1000000u</span></div>
<div class="line"><a name="l06713"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga714be6f396719fc672c346113227657e"> 6713</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_RAF_SHIFT                    24u</span></div>
<div class="line"><a name="l06714"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga83fb229faafef5b47b710a5ea45293ba"> 6714</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_RAF_WIDTH                    1u</span></div>
<div class="line"><a name="l06715"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga1a40ceea5c411de9bbc9cf3de53bce2e"> 6715</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_RAF(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_STAT_RAF_SHIFT))&amp;LPUART_STAT_RAF_MASK)</span></div>
<div class="line"><a name="l06716"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga5e042db2601f7805fd05c0ef9ebf7207"> 6716</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_LBKDE_MASK                   0x2000000u</span></div>
<div class="line"><a name="l06717"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga5a9e8706b29e508202745f982c01cb94"> 6717</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_LBKDE_SHIFT                  25u</span></div>
<div class="line"><a name="l06718"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gae49411e02802f27fbb8ec137755e44b6"> 6718</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_LBKDE_WIDTH                  1u</span></div>
<div class="line"><a name="l06719"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gae1cd752f915d24c79e7868f1c59c6f7b"> 6719</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_LBKDE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_STAT_LBKDE_SHIFT))&amp;LPUART_STAT_LBKDE_MASK)</span></div>
<div class="line"><a name="l06720"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaa7c43c685dd95e006228e2709d87012d"> 6720</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_BRK13_MASK                   0x4000000u</span></div>
<div class="line"><a name="l06721"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga30a4cc6ce8a95462963ec317c2310199"> 6721</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_BRK13_SHIFT                  26u</span></div>
<div class="line"><a name="l06722"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga48ed0d9eb176a6d8b5af4c225f870bd6"> 6722</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_BRK13_WIDTH                  1u</span></div>
<div class="line"><a name="l06723"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga72eee8e71bb38670c47cfb5f02e290a0"> 6723</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_BRK13(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_STAT_BRK13_SHIFT))&amp;LPUART_STAT_BRK13_MASK)</span></div>
<div class="line"><a name="l06724"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaf91fe72606540f8db9cec0634f026f2b"> 6724</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_RWUID_MASK                   0x8000000u</span></div>
<div class="line"><a name="l06725"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gab51aed4d5798683bda04d4706dfe561e"> 6725</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_RWUID_SHIFT                  27u</span></div>
<div class="line"><a name="l06726"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga7182911d823f87a86356149367aed7f7"> 6726</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_RWUID_WIDTH                  1u</span></div>
<div class="line"><a name="l06727"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga87701a48aa4fa693bf9ce219cbd6ac49"> 6727</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_RWUID(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_STAT_RWUID_SHIFT))&amp;LPUART_STAT_RWUID_MASK)</span></div>
<div class="line"><a name="l06728"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga68ec887f10942a419fab1203a82b887c"> 6728</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_RXINV_MASK                   0x10000000u</span></div>
<div class="line"><a name="l06729"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gac6c1fb6dfc8a7c467ff1fc245d1d9658"> 6729</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_RXINV_SHIFT                  28u</span></div>
<div class="line"><a name="l06730"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga174115db4d287cdfd5ff5f76ae6f52e1"> 6730</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_RXINV_WIDTH                  1u</span></div>
<div class="line"><a name="l06731"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gac6138d9c077e761c13a4c71115ddf223"> 6731</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_RXINV(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_STAT_RXINV_SHIFT))&amp;LPUART_STAT_RXINV_MASK)</span></div>
<div class="line"><a name="l06732"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga6a66985ca64f3d58bf51e7ab24ec0c5f"> 6732</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_MSBF_MASK                    0x20000000u</span></div>
<div class="line"><a name="l06733"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gab8e85b25cd3876d35aa805a3db31d4ac"> 6733</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_MSBF_SHIFT                   29u</span></div>
<div class="line"><a name="l06734"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gacf5f1318c732e9769c1eba37bd48f8eb"> 6734</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_MSBF_WIDTH                   1u</span></div>
<div class="line"><a name="l06735"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaeb6ac9424ab0357cc9d80b8c0bbdf5e2"> 6735</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_MSBF(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_STAT_MSBF_SHIFT))&amp;LPUART_STAT_MSBF_MASK)</span></div>
<div class="line"><a name="l06736"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga9954b895c4a600567b3201311a1ecd17"> 6736</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_RXEDGIF_MASK                 0x40000000u</span></div>
<div class="line"><a name="l06737"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gac40757777f0d9dbb4345bd1a0b6250f3"> 6737</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_RXEDGIF_SHIFT                30u</span></div>
<div class="line"><a name="l06738"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga22846f91de63b8d481b1b5822458bf17"> 6738</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_RXEDGIF_WIDTH                1u</span></div>
<div class="line"><a name="l06739"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gafd0210be12e281aad2725e633cb2b3fe"> 6739</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_RXEDGIF(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_STAT_RXEDGIF_SHIFT))&amp;LPUART_STAT_RXEDGIF_MASK)</span></div>
<div class="line"><a name="l06740"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gab764168568453cb511df6010d1fefaf5"> 6740</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_LBKDIF_MASK                  0x80000000u</span></div>
<div class="line"><a name="l06741"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gab31e93296426282d40b6a3a97233f4f7"> 6741</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_LBKDIF_SHIFT                 31u</span></div>
<div class="line"><a name="l06742"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gabe286db0ace16907bca65fc815afb7d8"> 6742</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_LBKDIF_WIDTH                 1u</span></div>
<div class="line"><a name="l06743"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaa0d8d8e83b0d8e6b939cbdedf9439e2b"> 6743</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_LBKDIF(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_STAT_LBKDIF_SHIFT))&amp;LPUART_STAT_LBKDIF_MASK)</span></div>
<div class="line"><a name="l06744"></a><span class="lineno"> 6744</span>&#160;<span class="comment">/* CTRL Bit Fields */</span></div>
<div class="line"><a name="l06745"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gae92aa041b0f242c19f5dff7d21e4fe78"> 6745</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_PT_MASK                      0x1u</span></div>
<div class="line"><a name="l06746"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga634d943f64d37a0e0e6d61abd1e1bd5e"> 6746</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_PT_SHIFT                     0u</span></div>
<div class="line"><a name="l06747"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gac5166229b47dd85fcd2675e1e3259b00"> 6747</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_PT_WIDTH                     1u</span></div>
<div class="line"><a name="l06748"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga830b7bc52d82c855873cafb1c6144393"> 6748</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_PT(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_PT_SHIFT))&amp;LPUART_CTRL_PT_MASK)</span></div>
<div class="line"><a name="l06749"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gac92c20f6273ca56bd3210477b49f1ed6"> 6749</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_PE_MASK                      0x2u</span></div>
<div class="line"><a name="l06750"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga7f73fc8acf575be698faffe0bff4ac11"> 6750</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_PE_SHIFT                     1u</span></div>
<div class="line"><a name="l06751"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga40e3f1b1b4d779efcdaa7a76967dd757"> 6751</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_PE_WIDTH                     1u</span></div>
<div class="line"><a name="l06752"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga2682b851ce14fcd9d186926a5e857db4"> 6752</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_PE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_PE_SHIFT))&amp;LPUART_CTRL_PE_MASK)</span></div>
<div class="line"><a name="l06753"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga6b2188d8cb1594d66d1c3982756949f1"> 6753</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_ILT_MASK                     0x4u</span></div>
<div class="line"><a name="l06754"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga7a6af3831641717a53dabbd3e21710f3"> 6754</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_ILT_SHIFT                    2u</span></div>
<div class="line"><a name="l06755"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga8d1a9360c06a4112c4891ed4d8bac763"> 6755</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_ILT_WIDTH                    1u</span></div>
<div class="line"><a name="l06756"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaf3781611e4e6334aad92367fe38e407a"> 6756</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_ILT(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_ILT_SHIFT))&amp;LPUART_CTRL_ILT_MASK)</span></div>
<div class="line"><a name="l06757"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaac7cd6bdf3caa274576f08100b270c94"> 6757</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_WAKE_MASK                    0x8u</span></div>
<div class="line"><a name="l06758"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga3cbb44f788c3fa0008d1c5abbd7c031c"> 6758</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_WAKE_SHIFT                   3u</span></div>
<div class="line"><a name="l06759"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gac36efaa2de9c2979ea635b2a72c5b6ca"> 6759</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_WAKE_WIDTH                   1u</span></div>
<div class="line"><a name="l06760"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga5a55b8264763b2e6d968324763121b60"> 6760</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_WAKE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_WAKE_SHIFT))&amp;LPUART_CTRL_WAKE_MASK)</span></div>
<div class="line"><a name="l06761"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gafa7f038763c68042afc6ff7dde64cb88"> 6761</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_M_MASK                       0x10u</span></div>
<div class="line"><a name="l06762"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga287ed872dd76fbb802b0db4d5242d14c"> 6762</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_M_SHIFT                      4u</span></div>
<div class="line"><a name="l06763"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gabf0c8d3375df9310d1de3399faf005b3"> 6763</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_M_WIDTH                      1u</span></div>
<div class="line"><a name="l06764"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga5ea03e6834ef610b343c290d4484ddac"> 6764</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_M(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_M_SHIFT))&amp;LPUART_CTRL_M_MASK)</span></div>
<div class="line"><a name="l06765"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaa1b9379c5d0a6fc19fd3ee99617426c3"> 6765</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_RSRC_MASK                    0x20u</span></div>
<div class="line"><a name="l06766"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga0584563dbf928a7ededdde5f5a7fc047"> 6766</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_RSRC_SHIFT                   5u</span></div>
<div class="line"><a name="l06767"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga09f3714d0158aff90b6a38599e2b6e8e"> 6767</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_RSRC_WIDTH                   1u</span></div>
<div class="line"><a name="l06768"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga991657e62a95d5d6876f9e7149b730a6"> 6768</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_RSRC(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_RSRC_SHIFT))&amp;LPUART_CTRL_RSRC_MASK)</span></div>
<div class="line"><a name="l06769"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gac72eda4fe997c2e30054b7636b111a8d"> 6769</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_DOZEEN_MASK                  0x40u</span></div>
<div class="line"><a name="l06770"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaea6105984e362b57d706639a0b8e90c1"> 6770</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_DOZEEN_SHIFT                 6u</span></div>
<div class="line"><a name="l06771"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gacf65fe1a248fc10f683dc774875aa387"> 6771</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_DOZEEN_WIDTH                 1u</span></div>
<div class="line"><a name="l06772"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga6349c5cedc449c557080d9e3e76fb4a2"> 6772</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_DOZEEN(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_DOZEEN_SHIFT))&amp;LPUART_CTRL_DOZEEN_MASK)</span></div>
<div class="line"><a name="l06773"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga049a6c06a9f907ef8521546821e0bcc9"> 6773</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_LOOPS_MASK                   0x80u</span></div>
<div class="line"><a name="l06774"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaa3c61f519a0c25e6d5db83cec0de50e5"> 6774</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_LOOPS_SHIFT                  7u</span></div>
<div class="line"><a name="l06775"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaf18bb497d6e5b013c0c1cc8b97c4e4e6"> 6775</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_LOOPS_WIDTH                  1u</span></div>
<div class="line"><a name="l06776"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga1e381c7c4725446921b674b5d42f30f2"> 6776</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_LOOPS(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_LOOPS_SHIFT))&amp;LPUART_CTRL_LOOPS_MASK)</span></div>
<div class="line"><a name="l06777"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga7e6c2cb5a38144bf2afbe6838ab8f922"> 6777</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_IDLECFG_MASK                 0x700u</span></div>
<div class="line"><a name="l06778"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gae2f5f904e330b49c6c6bb308d9e009b7"> 6778</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_IDLECFG_SHIFT                8u</span></div>
<div class="line"><a name="l06779"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga688cbac93621653dc6c0054533fc4f03"> 6779</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_IDLECFG_WIDTH                3u</span></div>
<div class="line"><a name="l06780"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gafefb93785cfdc891eb6a3d73a7bfbd4f"> 6780</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_IDLECFG(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_IDLECFG_SHIFT))&amp;LPUART_CTRL_IDLECFG_MASK)</span></div>
<div class="line"><a name="l06781"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga2e67f0dea34693bed2a9c6795130de16"> 6781</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_M7_MASK                      0x800u</span></div>
<div class="line"><a name="l06782"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gad4175d635225f7c5aaf4dee5671181d2"> 6782</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_M7_SHIFT                     11u</span></div>
<div class="line"><a name="l06783"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga4af9569a480c8d8bb34443f696586395"> 6783</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_M7_WIDTH                     1u</span></div>
<div class="line"><a name="l06784"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gabccf73f90e66eb81991e474303248482"> 6784</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_M7(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_M7_SHIFT))&amp;LPUART_CTRL_M7_MASK)</span></div>
<div class="line"><a name="l06785"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga5477c641ff1a953d37680b81fde625b4"> 6785</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_MA2IE_MASK                   0x4000u</span></div>
<div class="line"><a name="l06786"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga7ced1970f055b31b0613844874cdee5a"> 6786</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_MA2IE_SHIFT                  14u</span></div>
<div class="line"><a name="l06787"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gae8518ebec92a34a69acb0de24e23de04"> 6787</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_MA2IE_WIDTH                  1u</span></div>
<div class="line"><a name="l06788"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga04a44ef4b04b6147db91ba6393f9defa"> 6788</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_MA2IE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_MA2IE_SHIFT))&amp;LPUART_CTRL_MA2IE_MASK)</span></div>
<div class="line"><a name="l06789"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gac06a8e9deffa8b4cc7ade88bfa594d72"> 6789</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_MA1IE_MASK                   0x8000u</span></div>
<div class="line"><a name="l06790"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gafc666d11e9bfac2344f798be6e164ebc"> 6790</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_MA1IE_SHIFT                  15u</span></div>
<div class="line"><a name="l06791"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga070dae5cfc58f1f72d8e93fb3dd5d3b6"> 6791</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_MA1IE_WIDTH                  1u</span></div>
<div class="line"><a name="l06792"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga8a7eb99c3eebca90dc2c05843c2ca411"> 6792</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_MA1IE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_MA1IE_SHIFT))&amp;LPUART_CTRL_MA1IE_MASK)</span></div>
<div class="line"><a name="l06793"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga3d5242d8ebf3e7a7cf54cb2a598a63d8"> 6793</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_SBK_MASK                     0x10000u</span></div>
<div class="line"><a name="l06794"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gab7db3129b85cfa889187dcc92fe56b96"> 6794</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_SBK_SHIFT                    16u</span></div>
<div class="line"><a name="l06795"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gad233b1ad452137cfda5e0d6abc2876ab"> 6795</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_SBK_WIDTH                    1u</span></div>
<div class="line"><a name="l06796"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga702c307ab5e7b9a1ab2aff5ad18c0bb3"> 6796</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_SBK(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_SBK_SHIFT))&amp;LPUART_CTRL_SBK_MASK)</span></div>
<div class="line"><a name="l06797"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gafcfbae787cf91414b1b6635557dbcbbe"> 6797</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_RWU_MASK                     0x20000u</span></div>
<div class="line"><a name="l06798"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gafbe6c48f8fe02be76d65e153100f0f41"> 6798</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_RWU_SHIFT                    17u</span></div>
<div class="line"><a name="l06799"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga123b9f410ce04504f8516fba9bc04196"> 6799</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_RWU_WIDTH                    1u</span></div>
<div class="line"><a name="l06800"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga64c0a830eae785e415d429810a3ebec6"> 6800</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_RWU(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_RWU_SHIFT))&amp;LPUART_CTRL_RWU_MASK)</span></div>
<div class="line"><a name="l06801"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga4dc1f3b5d86e60c482705ebda3f6e8b8"> 6801</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_RE_MASK                      0x40000u</span></div>
<div class="line"><a name="l06802"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga2c7e434ab3a3e2b152a3d1bc2d354455"> 6802</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_RE_SHIFT                     18u</span></div>
<div class="line"><a name="l06803"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga0de449bd6c04da18c26931f694961ac0"> 6803</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_RE_WIDTH                     1u</span></div>
<div class="line"><a name="l06804"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gab2f22da3d7c7b630d7db7199cdfe1c2b"> 6804</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_RE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_RE_SHIFT))&amp;LPUART_CTRL_RE_MASK)</span></div>
<div class="line"><a name="l06805"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga70240ad2f80b6b757515f421c5c79a36"> 6805</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_TE_MASK                      0x80000u</span></div>
<div class="line"><a name="l06806"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaf47babf1aa00d18a47588eb367f132fc"> 6806</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_TE_SHIFT                     19u</span></div>
<div class="line"><a name="l06807"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gae35345e56449caad737885e98b247738"> 6807</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_TE_WIDTH                     1u</span></div>
<div class="line"><a name="l06808"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga13fd13a3e9951b04010be4d08d6e5915"> 6808</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_TE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_TE_SHIFT))&amp;LPUART_CTRL_TE_MASK)</span></div>
<div class="line"><a name="l06809"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga0240e86032be2a661b5a1737b971570a"> 6809</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_ILIE_MASK                    0x100000u</span></div>
<div class="line"><a name="l06810"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gab53335e6f3c5e5bf1b863853b5c3a430"> 6810</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_ILIE_SHIFT                   20u</span></div>
<div class="line"><a name="l06811"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gafc633dc523ec7b88e10170ff1e768e8b"> 6811</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_ILIE_WIDTH                   1u</span></div>
<div class="line"><a name="l06812"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gac274b0a25ed73d1141a783b23e0e3100"> 6812</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_ILIE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_ILIE_SHIFT))&amp;LPUART_CTRL_ILIE_MASK)</span></div>
<div class="line"><a name="l06813"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga21f5c7140245e880ea34e00655496933"> 6813</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_RIE_MASK                     0x200000u</span></div>
<div class="line"><a name="l06814"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga225157effbd76a9cc61c22eba14fb4d9"> 6814</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_RIE_SHIFT                    21u</span></div>
<div class="line"><a name="l06815"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gace737e3f0ccc73a44408f776fe53927f"> 6815</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_RIE_WIDTH                    1u</span></div>
<div class="line"><a name="l06816"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga7a85d8a585d6a6fe698616c3c4dc64bc"> 6816</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_RIE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_RIE_SHIFT))&amp;LPUART_CTRL_RIE_MASK)</span></div>
<div class="line"><a name="l06817"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga44d5b4ae5c729710f8903476306e172b"> 6817</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_TCIE_MASK                    0x400000u</span></div>
<div class="line"><a name="l06818"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga1da8a39dc877698664baf1c03d0c68d0"> 6818</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_TCIE_SHIFT                   22u</span></div>
<div class="line"><a name="l06819"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga5bbf0afe2decb56c985adb41d2a74a8d"> 6819</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_TCIE_WIDTH                   1u</span></div>
<div class="line"><a name="l06820"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaaaeba1a79a61328d99f0b059184d9c8d"> 6820</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_TCIE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_TCIE_SHIFT))&amp;LPUART_CTRL_TCIE_MASK)</span></div>
<div class="line"><a name="l06821"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gac83549268480aabbbe8450d1f3986090"> 6821</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_TIE_MASK                     0x800000u</span></div>
<div class="line"><a name="l06822"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gab5a90d5ebd146e3cc70bcff71f23d8cc"> 6822</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_TIE_SHIFT                    23u</span></div>
<div class="line"><a name="l06823"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaa14a8c8837d192cc94321796fdc2eabe"> 6823</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_TIE_WIDTH                    1u</span></div>
<div class="line"><a name="l06824"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga5b4e1b65b7d7dd995742fdf22b9a53a5"> 6824</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_TIE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_TIE_SHIFT))&amp;LPUART_CTRL_TIE_MASK)</span></div>
<div class="line"><a name="l06825"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga84668ad4215b30ebeef6a75c5ea395c6"> 6825</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_PEIE_MASK                    0x1000000u</span></div>
<div class="line"><a name="l06826"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaabdf0695fa68f806e867926d801e1e63"> 6826</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_PEIE_SHIFT                   24u</span></div>
<div class="line"><a name="l06827"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gae0d5b0ce8ec4d04ec8730be838971d6c"> 6827</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_PEIE_WIDTH                   1u</span></div>
<div class="line"><a name="l06828"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga2d374273d0b411f213736b9d43e9f2c5"> 6828</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_PEIE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_PEIE_SHIFT))&amp;LPUART_CTRL_PEIE_MASK)</span></div>
<div class="line"><a name="l06829"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga598a03022c0e9a34086e9205f8abea03"> 6829</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_FEIE_MASK                    0x2000000u</span></div>
<div class="line"><a name="l06830"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga812b3faf7150141aa2cda50c95ad00f4"> 6830</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_FEIE_SHIFT                   25u</span></div>
<div class="line"><a name="l06831"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaf330436f6a6ea4c2f64b73856d2e1bc8"> 6831</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_FEIE_WIDTH                   1u</span></div>
<div class="line"><a name="l06832"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gadaf2a4b2dad0928706aa63097880bd33"> 6832</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_FEIE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_FEIE_SHIFT))&amp;LPUART_CTRL_FEIE_MASK)</span></div>
<div class="line"><a name="l06833"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga9bb78c865ac75751227638c3bc5661f0"> 6833</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_NEIE_MASK                    0x4000000u</span></div>
<div class="line"><a name="l06834"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gac67243e929ea991342dc3dfba6a6e5de"> 6834</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_NEIE_SHIFT                   26u</span></div>
<div class="line"><a name="l06835"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gace248396da02aecee3245426a55d2ee9"> 6835</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_NEIE_WIDTH                   1u</span></div>
<div class="line"><a name="l06836"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga6d8ca1e07224637c737e7ee7bcd66bfa"> 6836</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_NEIE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_NEIE_SHIFT))&amp;LPUART_CTRL_NEIE_MASK)</span></div>
<div class="line"><a name="l06837"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga3fe567dfdcf89e828b347a427b0b3361"> 6837</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_ORIE_MASK                    0x8000000u</span></div>
<div class="line"><a name="l06838"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga1dc6af0729867e4acfc6f294b2d6b9e0"> 6838</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_ORIE_SHIFT                   27u</span></div>
<div class="line"><a name="l06839"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga54e0f7719cc8f6387588438b97832c13"> 6839</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_ORIE_WIDTH                   1u</span></div>
<div class="line"><a name="l06840"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gae00a00aa96fe6647577e5415d9a1299f"> 6840</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_ORIE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_ORIE_SHIFT))&amp;LPUART_CTRL_ORIE_MASK)</span></div>
<div class="line"><a name="l06841"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaadbc6fc69a28a1cb3d708c3609bf4e8f"> 6841</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_TXINV_MASK                   0x10000000u</span></div>
<div class="line"><a name="l06842"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga98888cb15a4b32c9e960cb93ed5e558b"> 6842</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_TXINV_SHIFT                  28u</span></div>
<div class="line"><a name="l06843"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaf5fb59004ecb6cc77bd1f81cca4dcbdd"> 6843</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_TXINV_WIDTH                  1u</span></div>
<div class="line"><a name="l06844"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gabc06b969ad84483f3e00844e6a3156c3"> 6844</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_TXINV(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_TXINV_SHIFT))&amp;LPUART_CTRL_TXINV_MASK)</span></div>
<div class="line"><a name="l06845"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaa959a2cffdbe299e1dbedeaf083efa66"> 6845</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_TXDIR_MASK                   0x20000000u</span></div>
<div class="line"><a name="l06846"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga7b61406b5ae05bcfa119726b67d3bcdf"> 6846</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_TXDIR_SHIFT                  29u</span></div>
<div class="line"><a name="l06847"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga9cf9cd28fb3922e42dbe177a7009c4c9"> 6847</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_TXDIR_WIDTH                  1u</span></div>
<div class="line"><a name="l06848"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gadfb286d93feccc878420023f34a21e48"> 6848</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_TXDIR(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_TXDIR_SHIFT))&amp;LPUART_CTRL_TXDIR_MASK)</span></div>
<div class="line"><a name="l06849"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gad97e2926f143980f52ad922e9d2ca684"> 6849</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_R9T8_MASK                    0x40000000u</span></div>
<div class="line"><a name="l06850"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gae9217c9e68974d6fac7e31fec970363b"> 6850</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_R9T8_SHIFT                   30u</span></div>
<div class="line"><a name="l06851"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga0fbd66c3919e48723705bf98e277ff4b"> 6851</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_R9T8_WIDTH                   1u</span></div>
<div class="line"><a name="l06852"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gab6d53b5f6d096d866d7702f61dee0234"> 6852</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_R9T8(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_R9T8_SHIFT))&amp;LPUART_CTRL_R9T8_MASK)</span></div>
<div class="line"><a name="l06853"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gadc31524621f868f56e22ab1c3f108164"> 6853</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_R8T9_MASK                    0x80000000u</span></div>
<div class="line"><a name="l06854"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga07032c9d1483c12df31b42c98421e02f"> 6854</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_R8T9_SHIFT                   31u</span></div>
<div class="line"><a name="l06855"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaebe36c8908c0eb4eae1bd355d8f364ad"> 6855</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_R8T9_WIDTH                   1u</span></div>
<div class="line"><a name="l06856"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gac20e87fe53920bf20ceeed4137800c0a"> 6856</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_R8T9(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_R8T9_SHIFT))&amp;LPUART_CTRL_R8T9_MASK)</span></div>
<div class="line"><a name="l06857"></a><span class="lineno"> 6857</span>&#160;<span class="comment">/* DATA Bit Fields */</span></div>
<div class="line"><a name="l06858"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaa43b1d3743dd2820a33775e5f831854f"> 6858</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R0T0_MASK                    0x1u</span></div>
<div class="line"><a name="l06859"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gada55d788a0065f9e5c14ae018b0adca2"> 6859</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R0T0_SHIFT                   0u</span></div>
<div class="line"><a name="l06860"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga0a5882d1a1981907b1c4839bae0ba8b7"> 6860</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R0T0_WIDTH                   1u</span></div>
<div class="line"><a name="l06861"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga3ce2f76ccd3d72635a7cf952b2804152"> 6861</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R0T0(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_DATA_R0T0_SHIFT))&amp;LPUART_DATA_R0T0_MASK)</span></div>
<div class="line"><a name="l06862"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga49c0c8d83f84c336663d18cb6dc72e9b"> 6862</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R1T1_MASK                    0x2u</span></div>
<div class="line"><a name="l06863"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga0d8cfa9fac4326883e220d043c580be1"> 6863</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R1T1_SHIFT                   1u</span></div>
<div class="line"><a name="l06864"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaa6e2d05c65467b0622130ac2ab0197b3"> 6864</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R1T1_WIDTH                   1u</span></div>
<div class="line"><a name="l06865"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga257b84946e94ec1b2f058563c6052817"> 6865</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R1T1(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_DATA_R1T1_SHIFT))&amp;LPUART_DATA_R1T1_MASK)</span></div>
<div class="line"><a name="l06866"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaf85fbef712b638c71a74a236f98ba5ae"> 6866</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R2T2_MASK                    0x4u</span></div>
<div class="line"><a name="l06867"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga870afb7e3eb112288f0ca20e2028634f"> 6867</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R2T2_SHIFT                   2u</span></div>
<div class="line"><a name="l06868"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga6a1787521b834c57564c7f25bbf3e944"> 6868</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R2T2_WIDTH                   1u</span></div>
<div class="line"><a name="l06869"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga98f1aa1d239a78a87bfa72547016b141"> 6869</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R2T2(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_DATA_R2T2_SHIFT))&amp;LPUART_DATA_R2T2_MASK)</span></div>
<div class="line"><a name="l06870"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga0e62af189eaa1f303af9f0d939b647c6"> 6870</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R3T3_MASK                    0x8u</span></div>
<div class="line"><a name="l06871"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga30f17884cd2f8cc4cf198918ef0ffa28"> 6871</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R3T3_SHIFT                   3u</span></div>
<div class="line"><a name="l06872"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga32f4a944a1bad50c9b36a1d11476864f"> 6872</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R3T3_WIDTH                   1u</span></div>
<div class="line"><a name="l06873"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga66b36ecff6c7cf7031f20728f043bd17"> 6873</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R3T3(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_DATA_R3T3_SHIFT))&amp;LPUART_DATA_R3T3_MASK)</span></div>
<div class="line"><a name="l06874"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga8382d1825f095e7b44f0268131927c68"> 6874</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R4T4_MASK                    0x10u</span></div>
<div class="line"><a name="l06875"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga04b3055d632d57ab1409655de3049348"> 6875</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R4T4_SHIFT                   4u</span></div>
<div class="line"><a name="l06876"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga16e861a18a2829399123c3103c50ba08"> 6876</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R4T4_WIDTH                   1u</span></div>
<div class="line"><a name="l06877"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gadeaa404162ba0736b41e864b9ef1f422"> 6877</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R4T4(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_DATA_R4T4_SHIFT))&amp;LPUART_DATA_R4T4_MASK)</span></div>
<div class="line"><a name="l06878"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gacd1b7750820c72e4f4091ac62c56855d"> 6878</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R5T5_MASK                    0x20u</span></div>
<div class="line"><a name="l06879"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga495c0a26e8bf85ba8a47d2088d58008c"> 6879</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R5T5_SHIFT                   5u</span></div>
<div class="line"><a name="l06880"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga1a976fe51819f4e5834b047912d087ac"> 6880</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R5T5_WIDTH                   1u</span></div>
<div class="line"><a name="l06881"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga378513ba6b28569e391405f65c9f949a"> 6881</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R5T5(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_DATA_R5T5_SHIFT))&amp;LPUART_DATA_R5T5_MASK)</span></div>
<div class="line"><a name="l06882"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga4fff31ab2e0b73feb275a1deb08ec8d1"> 6882</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R6T6_MASK                    0x40u</span></div>
<div class="line"><a name="l06883"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaad0d89ef64632ae3d0aeb989a8097d64"> 6883</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R6T6_SHIFT                   6u</span></div>
<div class="line"><a name="l06884"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaae0bd95283e548b04ca0fd922bf988c2"> 6884</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R6T6_WIDTH                   1u</span></div>
<div class="line"><a name="l06885"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gac53f01a82a369fdf4003bfa70f48fd36"> 6885</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R6T6(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_DATA_R6T6_SHIFT))&amp;LPUART_DATA_R6T6_MASK)</span></div>
<div class="line"><a name="l06886"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga2c46edd8fd90e8dcfe97e11290722280"> 6886</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R7T7_MASK                    0x80u</span></div>
<div class="line"><a name="l06887"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gae541cf705d160bb627df836dd2feed34"> 6887</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R7T7_SHIFT                   7u</span></div>
<div class="line"><a name="l06888"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga411a2ec4bcaa662248c9839ae1dad07c"> 6888</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R7T7_WIDTH                   1u</span></div>
<div class="line"><a name="l06889"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga38bd855e8298a2b84c59a83e131a2626"> 6889</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R7T7(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_DATA_R7T7_SHIFT))&amp;LPUART_DATA_R7T7_MASK)</span></div>
<div class="line"><a name="l06890"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga339304782a9187b147807557deb9595c"> 6890</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R8T8_MASK                    0x100u</span></div>
<div class="line"><a name="l06891"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gad59ddff60243b1a3eac2a30c2333a87a"> 6891</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R8T8_SHIFT                   8u</span></div>
<div class="line"><a name="l06892"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga41a50e7082159bd5558d9b98f7d4521e"> 6892</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R8T8_WIDTH                   1u</span></div>
<div class="line"><a name="l06893"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gad7cc02eac95443b05e6595fa735ce397"> 6893</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R8T8(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_DATA_R8T8_SHIFT))&amp;LPUART_DATA_R8T8_MASK)</span></div>
<div class="line"><a name="l06894"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga1abe40bfa612be9944c62ea7e57b81f7"> 6894</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R9T9_MASK                    0x200u</span></div>
<div class="line"><a name="l06895"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga3608c1a7e0036887daf626c56b38ecee"> 6895</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R9T9_SHIFT                   9u</span></div>
<div class="line"><a name="l06896"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga928eeff8f802eab6a992a948d6110a76"> 6896</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R9T9_WIDTH                   1u</span></div>
<div class="line"><a name="l06897"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga4e9f5594bcd36730cfc96e381e846fd9"> 6897</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R9T9(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_DATA_R9T9_SHIFT))&amp;LPUART_DATA_R9T9_MASK)</span></div>
<div class="line"><a name="l06898"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga4283a0f94f7dac52bda7742a27237546"> 6898</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_IDLINE_MASK                  0x800u</span></div>
<div class="line"><a name="l06899"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaa223aecf1366b5b3b99a7f0b48aa438d"> 6899</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_IDLINE_SHIFT                 11u</span></div>
<div class="line"><a name="l06900"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga47ff6934187ecba08fd869fa664133e7"> 6900</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_IDLINE_WIDTH                 1u</span></div>
<div class="line"><a name="l06901"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga38fb4c4f6766f88b92c2f608a8310a1b"> 6901</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_IDLINE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_DATA_IDLINE_SHIFT))&amp;LPUART_DATA_IDLINE_MASK)</span></div>
<div class="line"><a name="l06902"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga022e27ab11bf6f7781375af4106ecbdb"> 6902</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_RXEMPT_MASK                  0x1000u</span></div>
<div class="line"><a name="l06903"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga28cacae829577809f2d5158fe9e476f3"> 6903</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_RXEMPT_SHIFT                 12u</span></div>
<div class="line"><a name="l06904"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga439abc88758af0ec0fcb93bbb381e210"> 6904</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_RXEMPT_WIDTH                 1u</span></div>
<div class="line"><a name="l06905"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga870e26a8f7b82e5f29483bb3710b2b78"> 6905</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_RXEMPT(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_DATA_RXEMPT_SHIFT))&amp;LPUART_DATA_RXEMPT_MASK)</span></div>
<div class="line"><a name="l06906"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaec861bf8fd8b652b7335960c3f1d7a9c"> 6906</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_FRETSC_MASK                  0x2000u</span></div>
<div class="line"><a name="l06907"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga140bec417a454b685efa23e67c1ce980"> 6907</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_FRETSC_SHIFT                 13u</span></div>
<div class="line"><a name="l06908"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga2fb25b324e77764b01e94db26b67b3f8"> 6908</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_FRETSC_WIDTH                 1u</span></div>
<div class="line"><a name="l06909"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaca984b728eac675619bc7e6da1314cda"> 6909</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_FRETSC(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_DATA_FRETSC_SHIFT))&amp;LPUART_DATA_FRETSC_MASK)</span></div>
<div class="line"><a name="l06910"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga5477bfe4a443b8cd93875e96caafe27f"> 6910</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_PARITYE_MASK                 0x4000u</span></div>
<div class="line"><a name="l06911"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga3641e0b7e8378d31923614fdb5ee2603"> 6911</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_PARITYE_SHIFT                14u</span></div>
<div class="line"><a name="l06912"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga9968d8e7d9e774b04d9ea4c00618b0e4"> 6912</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_PARITYE_WIDTH                1u</span></div>
<div class="line"><a name="l06913"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga423f5a9fce85bbdd9d9b078dd1c081c0"> 6913</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_PARITYE(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_DATA_PARITYE_SHIFT))&amp;LPUART_DATA_PARITYE_MASK)</span></div>
<div class="line"><a name="l06914"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga64d40d74a21260f67c0b3756313bdfba"> 6914</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_NOISY_MASK                   0x8000u</span></div>
<div class="line"><a name="l06915"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga77c63374d5beaa88e7a049a4f9ef309e"> 6915</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_NOISY_SHIFT                  15u</span></div>
<div class="line"><a name="l06916"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaf5feccc9a9e9daaf739b1bd6aa995f95"> 6916</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_NOISY_WIDTH                  1u</span></div>
<div class="line"><a name="l06917"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gabcb9ae6791c4ece2a4b2c496f88c9d2a"> 6917</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_NOISY(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_DATA_NOISY_SHIFT))&amp;LPUART_DATA_NOISY_MASK)</span></div>
<div class="line"><a name="l06918"></a><span class="lineno"> 6918</span>&#160;<span class="comment">/* MATCH Bit Fields */</span></div>
<div class="line"><a name="l06919"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga96fef26f8b0b6726a60f32cd01829531"> 6919</a></span>&#160;<span class="preprocessor">#define LPUART_MATCH_MA1_MASK                    0x3FFu</span></div>
<div class="line"><a name="l06920"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga651b7f6cd092b5ed316ab295825bad6b"> 6920</a></span>&#160;<span class="preprocessor">#define LPUART_MATCH_MA1_SHIFT                   0u</span></div>
<div class="line"><a name="l06921"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga4b0e8a6838f514c6a5d4072e7604111b"> 6921</a></span>&#160;<span class="preprocessor">#define LPUART_MATCH_MA1_WIDTH                   10u</span></div>
<div class="line"><a name="l06922"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga7f7287892dbd269075db3996d8ba2714"> 6922</a></span>&#160;<span class="preprocessor">#define LPUART_MATCH_MA1(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_MATCH_MA1_SHIFT))&amp;LPUART_MATCH_MA1_MASK)</span></div>
<div class="line"><a name="l06923"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga6390f3953bf0a7b38f2233d5f21e4a65"> 6923</a></span>&#160;<span class="preprocessor">#define LPUART_MATCH_MA2_MASK                    0x3FF0000u</span></div>
<div class="line"><a name="l06924"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga88c082aabff6db4033fa0a6e95151b6d"> 6924</a></span>&#160;<span class="preprocessor">#define LPUART_MATCH_MA2_SHIFT                   16u</span></div>
<div class="line"><a name="l06925"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaf0ccff9aab7b10e2dbf4b876db4a8657"> 6925</a></span>&#160;<span class="preprocessor">#define LPUART_MATCH_MA2_WIDTH                   10u</span></div>
<div class="line"><a name="l06926"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaf3c6dd14c8356512ce94091194f99fb5"> 6926</a></span>&#160;<span class="preprocessor">#define LPUART_MATCH_MA2(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_MATCH_MA2_SHIFT))&amp;LPUART_MATCH_MA2_MASK)</span></div>
<div class="line"><a name="l06927"></a><span class="lineno"> 6927</span>&#160;<span class="comment">/* MODIR Bit Fields */</span></div>
<div class="line"><a name="l06928"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga757b01fa21d7af7b5d8a0bdc2df7f3a7"> 6928</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXCTSE_MASK                 0x1u</span></div>
<div class="line"><a name="l06929"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga62d61b4e68af374534246f8214d27bfa"> 6929</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXCTSE_SHIFT                0u</span></div>
<div class="line"><a name="l06930"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga6138c1667fee713b87c6f9e334027e80"> 6930</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXCTSE_WIDTH                1u</span></div>
<div class="line"><a name="l06931"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga0dce1f346aa376870fa5dfa49ccfb79c"> 6931</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXCTSE(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_MODIR_TXCTSE_SHIFT))&amp;LPUART_MODIR_TXCTSE_MASK)</span></div>
<div class="line"><a name="l06932"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaa773ea9c49b118e95901e1487130a001"> 6932</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXRTSE_MASK                 0x2u</span></div>
<div class="line"><a name="l06933"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gafb31e14eb661f1020ede1984bb23b88e"> 6933</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXRTSE_SHIFT                1u</span></div>
<div class="line"><a name="l06934"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga6227049c0769033ff65d0dcd244f8f20"> 6934</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXRTSE_WIDTH                1u</span></div>
<div class="line"><a name="l06935"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga3373a0736495ab128f7d91e38e8c2244"> 6935</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXRTSE(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_MODIR_TXRTSE_SHIFT))&amp;LPUART_MODIR_TXRTSE_MASK)</span></div>
<div class="line"><a name="l06936"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga0a5beb1ad779893b50810143cbc03a1d"> 6936</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXRTSPOL_MASK               0x4u</span></div>
<div class="line"><a name="l06937"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga632e87a9e3a6fa65aea75d5d88231cbd"> 6937</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXRTSPOL_SHIFT              2u</span></div>
<div class="line"><a name="l06938"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga4bd5d7867c022543f07fad5b5be0a077"> 6938</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXRTSPOL_WIDTH              1u</span></div>
<div class="line"><a name="l06939"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga1f1d712402ffb75afe7ac94dce74071b"> 6939</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXRTSPOL(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_MODIR_TXRTSPOL_SHIFT))&amp;LPUART_MODIR_TXRTSPOL_MASK)</span></div>
<div class="line"><a name="l06940"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gafed243a581b7f44b7026cf0776feadca"> 6940</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_RXRTSE_MASK                 0x8u</span></div>
<div class="line"><a name="l06941"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaee4207c8bab1d97f5cda4142854c3380"> 6941</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_RXRTSE_SHIFT                3u</span></div>
<div class="line"><a name="l06942"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga7b93122c6e577d4f1078c263d017f01d"> 6942</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_RXRTSE_WIDTH                1u</span></div>
<div class="line"><a name="l06943"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaf7d3dfe593d766e896c4718e26c21c4e"> 6943</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_RXRTSE(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_MODIR_RXRTSE_SHIFT))&amp;LPUART_MODIR_RXRTSE_MASK)</span></div>
<div class="line"><a name="l06944"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga40cf7d5afaa61068f1cc786e7bdc87ba"> 6944</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXCTSC_MASK                 0x10u</span></div>
<div class="line"><a name="l06945"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gae13483dc556ed1ca24f1422c5b727af7"> 6945</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXCTSC_SHIFT                4u</span></div>
<div class="line"><a name="l06946"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga9637ed6ba87fe5ddf546fe701a829dd3"> 6946</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXCTSC_WIDTH                1u</span></div>
<div class="line"><a name="l06947"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga4e1d4d8186bbe8a03eef20fd99a549ac"> 6947</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXCTSC(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_MODIR_TXCTSC_SHIFT))&amp;LPUART_MODIR_TXCTSC_MASK)</span></div>
<div class="line"><a name="l06948"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga4a0f9c34f8e9446b2d25841c760397f7"> 6948</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXCTSSRC_MASK               0x20u</span></div>
<div class="line"><a name="l06949"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga8b5bc7184afdd8df1e561e32bdd28c58"> 6949</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXCTSSRC_SHIFT              5u</span></div>
<div class="line"><a name="l06950"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga4f2a0c999c7ca553122e0cc7620d1026"> 6950</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXCTSSRC_WIDTH              1u</span></div>
<div class="line"><a name="l06951"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga37caf11328c524029141c28952b8b2b9"> 6951</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXCTSSRC(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_MODIR_TXCTSSRC_SHIFT))&amp;LPUART_MODIR_TXCTSSRC_MASK)</span></div>
<div class="line"><a name="l06952"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga378600d8b501b47ad163062f5a42e9dc"> 6952</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_RTSWATER_MASK               0x300u</span></div>
<div class="line"><a name="l06953"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gab1533b10c96b14090c02c8f639a98821"> 6953</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_RTSWATER_SHIFT              8u</span></div>
<div class="line"><a name="l06954"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gae5359fa85828de0fda47a5e2616f7089"> 6954</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_RTSWATER_WIDTH              2u</span></div>
<div class="line"><a name="l06955"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga80deb095e027ececa61d77f340b190dc"> 6955</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_RTSWATER(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_MODIR_RTSWATER_SHIFT))&amp;LPUART_MODIR_RTSWATER_MASK)</span></div>
<div class="line"><a name="l06956"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga98b5cb67f8e4162074369067781012c6"> 6956</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_TNP_MASK                    0x30000u</span></div>
<div class="line"><a name="l06957"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gae395239bfeb362b042740acb65f069f4"> 6957</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_TNP_SHIFT                   16u</span></div>
<div class="line"><a name="l06958"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaedd0d7bd1020e949c00f7d3e165940b9"> 6958</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_TNP_WIDTH                   2u</span></div>
<div class="line"><a name="l06959"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gac8c77a064f09cf8f7fbb01e0aedb8cc3"> 6959</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_TNP(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_MODIR_TNP_SHIFT))&amp;LPUART_MODIR_TNP_MASK)</span></div>
<div class="line"><a name="l06960"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga9d921ea93b420f450952613a1aa27fb2"> 6960</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_IREN_MASK                   0x40000u</span></div>
<div class="line"><a name="l06961"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga755a6b889ebb8917f2c5016f67387dec"> 6961</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_IREN_SHIFT                  18u</span></div>
<div class="line"><a name="l06962"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaa82f50edc17105bd13c3be1640b82f50"> 6962</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_IREN_WIDTH                  1u</span></div>
<div class="line"><a name="l06963"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gae283baff8090311761c1406252dfa2ae"> 6963</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_IREN(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_MODIR_IREN_SHIFT))&amp;LPUART_MODIR_IREN_MASK)</span></div>
<div class="line"><a name="l06964"></a><span class="lineno"> 6964</span>&#160;<span class="comment">/* FIFO Bit Fields */</span></div>
<div class="line"><a name="l06965"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga29c5ac3bd9f87b41ba77230368513a8b"> 6965</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXFIFOSIZE_MASK              0x7u</span></div>
<div class="line"><a name="l06966"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gac8a28e6963e31d73c4f0f9c55c65ad9c"> 6966</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXFIFOSIZE_SHIFT             0u</span></div>
<div class="line"><a name="l06967"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga5e14c06d3f31fcbe998c454c923eb7aa"> 6967</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXFIFOSIZE_WIDTH             3u</span></div>
<div class="line"><a name="l06968"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga8ce2e3c57d78a5567230638fbe6579e0"> 6968</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXFIFOSIZE(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_FIFO_RXFIFOSIZE_SHIFT))&amp;LPUART_FIFO_RXFIFOSIZE_MASK)</span></div>
<div class="line"><a name="l06969"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga1707032711fa8dc9656ba018e0ee41f6"> 6969</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXFE_MASK                    0x8u</span></div>
<div class="line"><a name="l06970"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga7b8c74056c9ccf3946cd8c5cf4030f94"> 6970</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXFE_SHIFT                   3u</span></div>
<div class="line"><a name="l06971"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga55ff8b911aa551ac184f77eddbf041c5"> 6971</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXFE_WIDTH                   1u</span></div>
<div class="line"><a name="l06972"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gab80c6033122337af300b4cbd35df0737"> 6972</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXFE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_FIFO_RXFE_SHIFT))&amp;LPUART_FIFO_RXFE_MASK)</span></div>
<div class="line"><a name="l06973"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gab8c50215cbe564dd933dfc208479a95f"> 6973</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXFIFOSIZE_MASK              0x70u</span></div>
<div class="line"><a name="l06974"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaf387be1ca702001c37e26f6f38dbe635"> 6974</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXFIFOSIZE_SHIFT             4u</span></div>
<div class="line"><a name="l06975"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga1fa192f4877a47b391fe021660c08568"> 6975</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXFIFOSIZE_WIDTH             3u</span></div>
<div class="line"><a name="l06976"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga4e91485bbaf9017127ccdcd39b701ab7"> 6976</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXFIFOSIZE(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_FIFO_TXFIFOSIZE_SHIFT))&amp;LPUART_FIFO_TXFIFOSIZE_MASK)</span></div>
<div class="line"><a name="l06977"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gad525af1c4a7d9575b0759cb895edeea1"> 6977</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXFE_MASK                    0x80u</span></div>
<div class="line"><a name="l06978"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaf2469660d4695e8afc5b6e8285015e72"> 6978</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXFE_SHIFT                   7u</span></div>
<div class="line"><a name="l06979"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga4bb6da03348ed27ea6318f22933a8b5a"> 6979</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXFE_WIDTH                   1u</span></div>
<div class="line"><a name="l06980"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga2f0f62e9ea5d6d9cf9fa80e581d0e2a0"> 6980</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXFE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_FIFO_TXFE_SHIFT))&amp;LPUART_FIFO_TXFE_MASK)</span></div>
<div class="line"><a name="l06981"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gad2010f2e40e74be187148e12375f8e05"> 6981</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXUFE_MASK                   0x100u</span></div>
<div class="line"><a name="l06982"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga559797b9bafcb6e3053ed8d46dec41f5"> 6982</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXUFE_SHIFT                  8u</span></div>
<div class="line"><a name="l06983"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gad834d1fa27a44fe1c146529edb98f59b"> 6983</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXUFE_WIDTH                  1u</span></div>
<div class="line"><a name="l06984"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga805364ac495ec8c09ca96433ac0c7b28"> 6984</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXUFE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_FIFO_RXUFE_SHIFT))&amp;LPUART_FIFO_RXUFE_MASK)</span></div>
<div class="line"><a name="l06985"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaaf0077caca2e03cce9c96b491ee16306"> 6985</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXOFE_MASK                   0x200u</span></div>
<div class="line"><a name="l06986"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gab65ac7379ee7f62bfea12b62b1ff6c07"> 6986</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXOFE_SHIFT                  9u</span></div>
<div class="line"><a name="l06987"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga770e40378a8f8084d66ff16bfeca4b1a"> 6987</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXOFE_WIDTH                  1u</span></div>
<div class="line"><a name="l06988"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga274f635156ade78fe5d02acb0e4c4186"> 6988</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXOFE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_FIFO_TXOFE_SHIFT))&amp;LPUART_FIFO_TXOFE_MASK)</span></div>
<div class="line"><a name="l06989"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaabc8ebe1eaa9ffad9232a41abde5d20a"> 6989</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXIDEN_MASK                  0x1C00u</span></div>
<div class="line"><a name="l06990"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga4542570a1e5dd7755c17fa144730ea56"> 6990</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXIDEN_SHIFT                 10u</span></div>
<div class="line"><a name="l06991"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaa420bba4c01a05a2dd63a76da03ff6d7"> 6991</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXIDEN_WIDTH                 3u</span></div>
<div class="line"><a name="l06992"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaebbd8619cdf106b1825374d2f8f553f2"> 6992</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXIDEN(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_FIFO_RXIDEN_SHIFT))&amp;LPUART_FIFO_RXIDEN_MASK)</span></div>
<div class="line"><a name="l06993"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga9243d02b6f5e6165b960fbb5a692095c"> 6993</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXFLUSH_MASK                 0x4000u</span></div>
<div class="line"><a name="l06994"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gab23eb065f13e0fbfdc88175d6db32010"> 6994</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXFLUSH_SHIFT                14u</span></div>
<div class="line"><a name="l06995"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga691ce98113b5aca272c7502668fa1fc4"> 6995</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXFLUSH_WIDTH                1u</span></div>
<div class="line"><a name="l06996"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga3cb6007e9f8f468c043e9bbec008500e"> 6996</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXFLUSH(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_FIFO_RXFLUSH_SHIFT))&amp;LPUART_FIFO_RXFLUSH_MASK)</span></div>
<div class="line"><a name="l06997"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga424ba024796c182284a1261ef6237f3a"> 6997</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXFLUSH_MASK                 0x8000u</span></div>
<div class="line"><a name="l06998"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga102b847f4ec1d6d27160fbf0a2f51bad"> 6998</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXFLUSH_SHIFT                15u</span></div>
<div class="line"><a name="l06999"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga61999a3fcba110e1277a78b224fa1bd5"> 6999</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXFLUSH_WIDTH                1u</span></div>
<div class="line"><a name="l07000"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga2bb23d3773272e8885c6befb75fe7986"> 7000</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXFLUSH(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_FIFO_TXFLUSH_SHIFT))&amp;LPUART_FIFO_TXFLUSH_MASK)</span></div>
<div class="line"><a name="l07001"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga59eb6d93a14ec14d5515a55cdf6ba897"> 7001</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXUF_MASK                    0x10000u</span></div>
<div class="line"><a name="l07002"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga45f369c770123e9066a607dffd079f58"> 7002</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXUF_SHIFT                   16u</span></div>
<div class="line"><a name="l07003"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga00a4074339f12a8a80b10921f32c7776"> 7003</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXUF_WIDTH                   1u</span></div>
<div class="line"><a name="l07004"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga85454232a5abacea9f6ae9b7ef954031"> 7004</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXUF(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_FIFO_RXUF_SHIFT))&amp;LPUART_FIFO_RXUF_MASK)</span></div>
<div class="line"><a name="l07005"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gae52bb4e6e3a9cf54780b9c2e3934fb60"> 7005</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXOF_MASK                    0x20000u</span></div>
<div class="line"><a name="l07006"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gad173a02266037577124eec874f2ba2f1"> 7006</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXOF_SHIFT                   17u</span></div>
<div class="line"><a name="l07007"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gabed598969666711ffbfef3219c07fc3a"> 7007</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXOF_WIDTH                   1u</span></div>
<div class="line"><a name="l07008"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaee8c5585b97126ba58800faeea97f963"> 7008</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXOF(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_FIFO_TXOF_SHIFT))&amp;LPUART_FIFO_TXOF_MASK)</span></div>
<div class="line"><a name="l07009"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gad40de5ea573e6c4fb7b135164644bfe1"> 7009</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXEMPT_MASK                  0x400000u</span></div>
<div class="line"><a name="l07010"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gae4e8f8e3935251414246be04514200a9"> 7010</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXEMPT_SHIFT                 22u</span></div>
<div class="line"><a name="l07011"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gafdad9770f159def8bbf87bc9d8bc3f99"> 7011</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXEMPT_WIDTH                 1u</span></div>
<div class="line"><a name="l07012"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga9047e2a99ab861b1522d8b69da10a1a2"> 7012</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXEMPT(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_FIFO_RXEMPT_SHIFT))&amp;LPUART_FIFO_RXEMPT_MASK)</span></div>
<div class="line"><a name="l07013"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gac5f740803d321130f39b4f4c93edabf3"> 7013</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXEMPT_MASK                  0x800000u</span></div>
<div class="line"><a name="l07014"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga91eb816ce37919ad2ad7c514f11dcd7c"> 7014</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXEMPT_SHIFT                 23u</span></div>
<div class="line"><a name="l07015"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaf438544658950bae46489c1ccd9c0e9d"> 7015</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXEMPT_WIDTH                 1u</span></div>
<div class="line"><a name="l07016"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaa3b5dc4bd26ae8206bca291e6fd684f0"> 7016</a></span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXEMPT(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_FIFO_TXEMPT_SHIFT))&amp;LPUART_FIFO_TXEMPT_MASK)</span></div>
<div class="line"><a name="l07017"></a><span class="lineno"> 7017</span>&#160;<span class="comment">/* WATER Bit Fields */</span></div>
<div class="line"><a name="l07018"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaa543771e02cc47d574a41179e9762cb5"> 7018</a></span>&#160;<span class="preprocessor">#define LPUART_WATER_TXWATER_MASK                0x3u</span></div>
<div class="line"><a name="l07019"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gab0d99bf582e197c32a7bc648621faf9d"> 7019</a></span>&#160;<span class="preprocessor">#define LPUART_WATER_TXWATER_SHIFT               0u</span></div>
<div class="line"><a name="l07020"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gae784fa955920be941c5e4f77199bff78"> 7020</a></span>&#160;<span class="preprocessor">#define LPUART_WATER_TXWATER_WIDTH               2u</span></div>
<div class="line"><a name="l07021"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga92fa286ce61972ed7859262d660ebe54"> 7021</a></span>&#160;<span class="preprocessor">#define LPUART_WATER_TXWATER(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_WATER_TXWATER_SHIFT))&amp;LPUART_WATER_TXWATER_MASK)</span></div>
<div class="line"><a name="l07022"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga050ca146c442e57784d883a7beeb0c9e"> 7022</a></span>&#160;<span class="preprocessor">#define LPUART_WATER_TXCOUNT_MASK                0x700u</span></div>
<div class="line"><a name="l07023"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gabd88f10713ae4e439156a9a5f4eaa064"> 7023</a></span>&#160;<span class="preprocessor">#define LPUART_WATER_TXCOUNT_SHIFT               8u</span></div>
<div class="line"><a name="l07024"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga189924e4b055eb7bcd4763f775b3cbad"> 7024</a></span>&#160;<span class="preprocessor">#define LPUART_WATER_TXCOUNT_WIDTH               3u</span></div>
<div class="line"><a name="l07025"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga16ecb363b479308c6d652df06f6f7907"> 7025</a></span>&#160;<span class="preprocessor">#define LPUART_WATER_TXCOUNT(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_WATER_TXCOUNT_SHIFT))&amp;LPUART_WATER_TXCOUNT_MASK)</span></div>
<div class="line"><a name="l07026"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga6ff4019b88b67626564d03b913d110c3"> 7026</a></span>&#160;<span class="preprocessor">#define LPUART_WATER_RXWATER_MASK                0x30000u</span></div>
<div class="line"><a name="l07027"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gab08888bf85e8965ce6238d01fd43d52e"> 7027</a></span>&#160;<span class="preprocessor">#define LPUART_WATER_RXWATER_SHIFT               16u</span></div>
<div class="line"><a name="l07028"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga5a1cc51331e964b3fc0d772b08ad7d8b"> 7028</a></span>&#160;<span class="preprocessor">#define LPUART_WATER_RXWATER_WIDTH               2u</span></div>
<div class="line"><a name="l07029"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga05b5ef3da499154f7c6078d8d0decf00"> 7029</a></span>&#160;<span class="preprocessor">#define LPUART_WATER_RXWATER(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_WATER_RXWATER_SHIFT))&amp;LPUART_WATER_RXWATER_MASK)</span></div>
<div class="line"><a name="l07030"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga0046fa2ba166a1e696b10cb09bcc8e24"> 7030</a></span>&#160;<span class="preprocessor">#define LPUART_WATER_RXCOUNT_MASK                0x7000000u</span></div>
<div class="line"><a name="l07031"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga1c713723f5fa8db788de2e76838af4db"> 7031</a></span>&#160;<span class="preprocessor">#define LPUART_WATER_RXCOUNT_SHIFT               24u</span></div>
<div class="line"><a name="l07032"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gad7df154b6226dff55fa3d467d795aa42"> 7032</a></span>&#160;<span class="preprocessor">#define LPUART_WATER_RXCOUNT_WIDTH               3u</span></div>
<div class="line"><a name="l07033"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga6aa2d32a648d5e45e304c3b54772c6cd"> 7033</a></span>&#160;<span class="preprocessor">#define LPUART_WATER_RXCOUNT(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_WATER_RXCOUNT_SHIFT))&amp;LPUART_WATER_RXCOUNT_MASK)</span></div>
<div class="line"><a name="l07034"></a><span class="lineno"> 7034</span>&#160; <span class="comment">/* end of group LPUART_Register_Masks */</span></div>
<div class="line"><a name="l07038"></a><span class="lineno"> 7038</span>&#160; </div>
<div class="line"><a name="l07039"></a><span class="lineno"> 7039</span>&#160; <span class="comment">/* end of group LPUART_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l07043"></a><span class="lineno"> 7043</span>&#160; </div>
<div class="line"><a name="l07044"></a><span class="lineno"> 7044</span>&#160; </div>
<div class="line"><a name="l07045"></a><span class="lineno"> 7045</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l07046"></a><span class="lineno"> 7046</span>&#160;<span class="comment">   -- MCM Peripheral Access Layer</span></div>
<div class="line"><a name="l07047"></a><span class="lineno"> 7047</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l07048"></a><span class="lineno"> 7048</span>&#160; </div>
<div class="line"><a name="l07056"></a><span class="lineno"><a class="line" href="group___m_c_m___peripheral___access___layer.html#ga784905167eca5e706aab403ca53ffff7"> 7056</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_COUNT                           2u</span></div>
<div class="line"><a name="l07057"></a><span class="lineno"> 7057</span>&#160; </div>
<div class="line"><a name="l07059"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html"> 7059</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l07060"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html#aa212481a03924a4f4ec5900b0db7eb7c"> 7060</a></span>&#160;       uint8_t RESERVED_0[8];</div>
<div class="line"><a name="l07061"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html#a7e83a4220c2fc40542aa700b6a98df41"> 7061</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint16_t <a class="code" href="struct_m_c_m___type.html#a7e83a4220c2fc40542aa700b6a98df41">PLASC</a>;                             </div>
<div class="line"><a name="l07062"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html#a21b4db9fd3a7335e135c8bf0be800b92"> 7062</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint16_t <a class="code" href="struct_m_c_m___type.html#a21b4db9fd3a7335e135c8bf0be800b92">PLAMC</a>;                             </div>
<div class="line"><a name="l07063"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html#a7645a8df73f6c3a32cb824e114e9cbb0"> 7063</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_m_c_m___type.html#a7645a8df73f6c3a32cb824e114e9cbb0">CPCR</a>;                              </div>
<div class="line"><a name="l07064"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html#a8b63727f4f0b9e18b274759a145e7531"> 7064</a></span>&#160;       uint8_t RESERVED_1[32];</div>
<div class="line"><a name="l07065"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html#ad3902a699f1593becfab73adbd8e506a"> 7065</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_m_c_m___type.html#ad3902a699f1593becfab73adbd8e506a">PID</a>;                               </div>
<div class="line"><a name="l07066"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html#a6b16824675251be3ad61dde9999f38da"> 7066</a></span>&#160;       uint8_t RESERVED_2[12];</div>
<div class="line"><a name="l07067"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html#ab348a25b07589bffba2e65b94448a0fd"> 7067</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_m_c_m___type.html#ab348a25b07589bffba2e65b94448a0fd">CPO</a>;                               </div>
<div class="line"><a name="l07068"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html#a43fe0ba083cbad9a7784cb42d4c8ed76"> 7068</a></span>&#160;       uint8_t RESERVED_3[956];</div>
<div class="line"><a name="l07069"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html#ad2e077c513a4fd6cea3ce144d4ea3fc2"> 7069</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LMDR[<a class="code" href="group___m_c_m___peripheral___access___layer.html#ga784905167eca5e706aab403ca53ffff7">MCM_LMDR_COUNT</a>];              </div>
<div class="line"><a name="l07070"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html#a6191bb9b0fbd9ee59d9814978d5cbec6"> 7070</a></span>&#160;       uint8_t RESERVED_4[120];</div>
<div class="line"><a name="l07071"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html#a5bd2cdee90dae0d5e8cfc3b6c38decb6"> 7071</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_c_m___type.html#a5bd2cdee90dae0d5e8cfc3b6c38decb6">LMPECR</a>;                            </div>
<div class="line"><a name="l07072"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html#a0ad75b234e5bbdb7dd835a208ed661cb"> 7072</a></span>&#160;       uint8_t RESERVED_5[4];</div>
<div class="line"><a name="l07073"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html#a683d7d184679a25d5a2950cf1ae44157"> 7073</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_m_c_m___type.html#a683d7d184679a25d5a2950cf1ae44157">LMPEIR</a>;                            </div>
<div class="line"><a name="l07074"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html#ada3eeb426bb9458b3df1cb00724d6e9f"> 7074</a></span>&#160;       uint8_t RESERVED_6[4];</div>
<div class="line"><a name="l07075"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html#a4d4ad5865706cc44db7a3a9222a3da45"> 7075</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_c_m___type.html#a4d4ad5865706cc44db7a3a9222a3da45">LMFAR</a>;                             </div>
<div class="line"><a name="l07076"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html#afa39ce9fffbd2ec58b270247e783f5eb"> 7076</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_c_m___type.html#afa39ce9fffbd2ec58b270247e783f5eb">LMFATR</a>;                            </div>
<div class="line"><a name="l07077"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html#a6531c90fa050d6a09aea00b29240b156"> 7077</a></span>&#160;       uint8_t RESERVED_7[8];</div>
<div class="line"><a name="l07078"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html#a1e7ed5275ee14ca14cff55be01106e1d"> 7078</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_c_m___type.html#a1e7ed5275ee14ca14cff55be01106e1d">LMFDHR</a>;                            </div>
<div class="line"><a name="l07079"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html#a85551199be5f981e69bb06304ef6aea3"> 7079</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_c_m___type.html#a85551199be5f981e69bb06304ef6aea3">LMFDLR</a>;                            </div>
<div class="line"><a name="l07080"></a><span class="lineno"> 7080</span>&#160;} <a class="code" href="struct_m_c_m___type.html">MCM_Type</a>, *<a class="code" href="group___m_c_m___peripheral___access___layer.html#gad6061cc2e68f7c03970d2f22222ce817">MCM_MemMapPtr</a>;</div>
<div class="line"><a name="l07081"></a><span class="lineno"> 7081</span>&#160; </div>
<div class="line"><a name="l07083"></a><span class="lineno"><a class="line" href="group___m_c_m___peripheral___access___layer.html#gae5c9c212aed0ce65e35b82b4c47f1624"> 7083</a></span>&#160;<span class="preprocessor">#define MCM_INSTANCE_COUNT                       (1u)</span></div>
<div class="line"><a name="l07084"></a><span class="lineno"> 7084</span>&#160; </div>
<div class="line"><a name="l07085"></a><span class="lineno"> 7085</span>&#160; </div>
<div class="line"><a name="l07086"></a><span class="lineno"> 7086</span>&#160;<span class="comment">/* MCM - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l07088"></a><span class="lineno"><a class="line" href="group___m_c_m___peripheral___access___layer.html#ga84250d5694181f040a437d9125af3fac"> 7088</a></span>&#160;<span class="preprocessor">#define MCM_BASE                                 (0xF0003000u)</span></div>
<div class="line"><a name="l07089"></a><span class="lineno"> 7089</span>&#160; </div>
<div class="line"><a name="l07090"></a><span class="lineno"><a class="line" href="group___m_c_m___peripheral___access___layer.html#ga4cd2dcee5e786e36844ed653cfa40096"> 7090</a></span>&#160;<span class="preprocessor">#define MCM                                      ((MCM_Type *)MCM_BASE)</span></div>
<div class="line"><a name="l07091"></a><span class="lineno"> 7091</span>&#160; </div>
<div class="line"><a name="l07092"></a><span class="lineno"><a class="line" href="group___m_c_m___peripheral___access___layer.html#ga240172b40ddf9d12c884fb331539f5e9"> 7092</a></span>&#160;<span class="preprocessor">#define MCM_BASE_ADDRS                           { MCM_BASE }</span></div>
<div class="line"><a name="l07093"></a><span class="lineno"> 7093</span>&#160; </div>
<div class="line"><a name="l07094"></a><span class="lineno"><a class="line" href="group___m_c_m___peripheral___access___layer.html#gae2d5e838ce7d2d4108738c05bf224272"> 7094</a></span>&#160;<span class="preprocessor">#define MCM_BASE_PTRS                            { MCM }</span></div>
<div class="line"><a name="l07095"></a><span class="lineno"> 7095</span>&#160; </div>
<div class="line"><a name="l07096"></a><span class="lineno"> 7096</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l07097"></a><span class="lineno"> 7097</span>&#160;<span class="comment">   -- MCM Register Masks</span></div>
<div class="line"><a name="l07098"></a><span class="lineno"> 7098</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l07099"></a><span class="lineno"> 7099</span>&#160; </div>
<div class="line"><a name="l07105"></a><span class="lineno"> 7105</span>&#160;<span class="comment">/* PLASC Bit Fields */</span></div>
<div class="line"><a name="l07106"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga215cf860c41174735020a34e7ccf9590"> 7106</a></span>&#160;<span class="preprocessor">#define MCM_PLASC_ASC_MASK                       0xFFu</span></div>
<div class="line"><a name="l07107"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga88f833168fd51e1b3c950e21b00bbfc3"> 7107</a></span>&#160;<span class="preprocessor">#define MCM_PLASC_ASC_SHIFT                      0u</span></div>
<div class="line"><a name="l07108"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaca33b120ddb8d14be4c4bb490d0411af"> 7108</a></span>&#160;<span class="preprocessor">#define MCM_PLASC_ASC_WIDTH                      8u</span></div>
<div class="line"><a name="l07109"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaaae648a9e1b6e2e44af89bb3a6881a54"> 7109</a></span>&#160;<span class="preprocessor">#define MCM_PLASC_ASC(x)                         (((uint16_t)(((uint16_t)(x))&lt;&lt;MCM_PLASC_ASC_SHIFT))&amp;MCM_PLASC_ASC_MASK)</span></div>
<div class="line"><a name="l07110"></a><span class="lineno"> 7110</span>&#160;<span class="comment">/* PLAMC Bit Fields */</span></div>
<div class="line"><a name="l07111"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga7988227df54012705c7f522f348214ee"> 7111</a></span>&#160;<span class="preprocessor">#define MCM_PLAMC_AMC_MASK                       0xFFu</span></div>
<div class="line"><a name="l07112"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaa1b3153d0bf749f80fffacd948dd4bd4"> 7112</a></span>&#160;<span class="preprocessor">#define MCM_PLAMC_AMC_SHIFT                      0u</span></div>
<div class="line"><a name="l07113"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gae411282ecb17262ef371aa1dc5cd77df"> 7113</a></span>&#160;<span class="preprocessor">#define MCM_PLAMC_AMC_WIDTH                      8u</span></div>
<div class="line"><a name="l07114"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gad8199ccd7b6edb29bcd5e940d17e7e47"> 7114</a></span>&#160;<span class="preprocessor">#define MCM_PLAMC_AMC(x)                         (((uint16_t)(((uint16_t)(x))&lt;&lt;MCM_PLAMC_AMC_SHIFT))&amp;MCM_PLAMC_AMC_MASK)</span></div>
<div class="line"><a name="l07115"></a><span class="lineno"> 7115</span>&#160;<span class="comment">/* CPCR Bit Fields */</span></div>
<div class="line"><a name="l07116"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gad40d7d00c66bf91ecf875ec9931cf44d"> 7116</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_HLT_FSM_ST_MASK                 0x3u</span></div>
<div class="line"><a name="l07117"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gafe5f2b2aaa8060382c73c9492a2cf48e"> 7117</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_HLT_FSM_ST_SHIFT                0u</span></div>
<div class="line"><a name="l07118"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gada818d567f2dd4b1064c5830fe7de06c"> 7118</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_HLT_FSM_ST_WIDTH                2u</span></div>
<div class="line"><a name="l07119"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gac242dbad510637ab77ea1c521a050832"> 7119</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_HLT_FSM_ST(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_CPCR_HLT_FSM_ST_SHIFT))&amp;MCM_CPCR_HLT_FSM_ST_MASK)</span></div>
<div class="line"><a name="l07120"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaefab3cf6ae3093e488a01d365969d518"> 7120</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_AXBS_HLT_REQ_MASK               0x4u</span></div>
<div class="line"><a name="l07121"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga3d12b9c6b2eb4ce777d9806b09b9730d"> 7121</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_AXBS_HLT_REQ_SHIFT              2u</span></div>
<div class="line"><a name="l07122"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga679647c38db7e164d71d22aa61c0a8bb"> 7122</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_AXBS_HLT_REQ_WIDTH              1u</span></div>
<div class="line"><a name="l07123"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gabc7c5aeb06034d88267c151e6a2d0664"> 7123</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_AXBS_HLT_REQ(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_CPCR_AXBS_HLT_REQ_SHIFT))&amp;MCM_CPCR_AXBS_HLT_REQ_MASK)</span></div>
<div class="line"><a name="l07124"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga3930ebb61f67f57e4142c2e7d0292c05"> 7124</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_AXBS_HLTD_MASK                  0x8u</span></div>
<div class="line"><a name="l07125"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga8babd0106293a962a1f31ca4c055663c"> 7125</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_AXBS_HLTD_SHIFT                 3u</span></div>
<div class="line"><a name="l07126"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gad0c7cf006e05c2b35d3332f0aec64ebb"> 7126</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_AXBS_HLTD_WIDTH                 1u</span></div>
<div class="line"><a name="l07127"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gac580d03260fa1c463d45d66e622badd0"> 7127</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_AXBS_HLTD(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_CPCR_AXBS_HLTD_SHIFT))&amp;MCM_CPCR_AXBS_HLTD_MASK)</span></div>
<div class="line"><a name="l07128"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaa985cc67f56ad5b59f69fc581b10905a"> 7128</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_FMC_PF_IDLE_MASK                0x10u</span></div>
<div class="line"><a name="l07129"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga8d91dee84c64945bfb2255d2225e88b7"> 7129</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_FMC_PF_IDLE_SHIFT               4u</span></div>
<div class="line"><a name="l07130"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gac22835684a9a5ce6aa4175bba0700d3e"> 7130</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_FMC_PF_IDLE_WIDTH               1u</span></div>
<div class="line"><a name="l07131"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaf3d910d6b837a509b9990e8082685dfb"> 7131</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_FMC_PF_IDLE(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_CPCR_FMC_PF_IDLE_SHIFT))&amp;MCM_CPCR_FMC_PF_IDLE_MASK)</span></div>
<div class="line"><a name="l07132"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga58b473c4250b545d149388083c531bd3"> 7132</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_PBRIDGE_IDLE_MASK               0x40u</span></div>
<div class="line"><a name="l07133"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga67f6d9e32cb304c6d37dd6a74b69cfbb"> 7133</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_PBRIDGE_IDLE_SHIFT              6u</span></div>
<div class="line"><a name="l07134"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaad95cfbdaf81e04872d261beca3ccc8a"> 7134</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_PBRIDGE_IDLE_WIDTH              1u</span></div>
<div class="line"><a name="l07135"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga1ba7372c042122d737a47ce283538d44"> 7135</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_PBRIDGE_IDLE(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_CPCR_PBRIDGE_IDLE_SHIFT))&amp;MCM_CPCR_PBRIDGE_IDLE_MASK)</span></div>
<div class="line"><a name="l07136"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga160584a50c7d4bcfd03bff15b68c4249"> 7136</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_CBRR_MASK                       0x200u</span></div>
<div class="line"><a name="l07137"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga222b1f670215270729493f871bd25014"> 7137</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_CBRR_SHIFT                      9u</span></div>
<div class="line"><a name="l07138"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gacc24a6ec4e8ec03f3ac64538c3bb75a2"> 7138</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_CBRR_WIDTH                      1u</span></div>
<div class="line"><a name="l07139"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga0bf2e96a4ae187d1c7d5543e3c892596"> 7139</a></span>&#160;<span class="preprocessor">#define MCM_CPCR_CBRR(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_CPCR_CBRR_SHIFT))&amp;MCM_CPCR_CBRR_MASK)</span></div>
<div class="line"><a name="l07140"></a><span class="lineno"> 7140</span>&#160;<span class="comment">/* PID Bit Fields */</span></div>
<div class="line"><a name="l07141"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga258efdcb0108c5e954d399d9a6e8883a"> 7141</a></span>&#160;<span class="preprocessor">#define MCM_PID_PID_MASK                         0xFFu</span></div>
<div class="line"><a name="l07142"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga579f075ec9afb3010ecf64eea087a04a"> 7142</a></span>&#160;<span class="preprocessor">#define MCM_PID_PID_SHIFT                        0u</span></div>
<div class="line"><a name="l07143"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga03f2c6871366f0c2e40b9ecebd7f264f"> 7143</a></span>&#160;<span class="preprocessor">#define MCM_PID_PID_WIDTH                        8u</span></div>
<div class="line"><a name="l07144"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga6d4eaf3c8f87daf3e83324656d130eb6"> 7144</a></span>&#160;<span class="preprocessor">#define MCM_PID_PID(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_PID_PID_SHIFT))&amp;MCM_PID_PID_MASK)</span></div>
<div class="line"><a name="l07145"></a><span class="lineno"> 7145</span>&#160;<span class="comment">/* CPO Bit Fields */</span></div>
<div class="line"><a name="l07146"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga36f43d6467fbe16e5585829747471da9"> 7146</a></span>&#160;<span class="preprocessor">#define MCM_CPO_CPOREQ_MASK                      0x1u</span></div>
<div class="line"><a name="l07147"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga4787ad168d88290f8da659a6b30e243d"> 7147</a></span>&#160;<span class="preprocessor">#define MCM_CPO_CPOREQ_SHIFT                     0u</span></div>
<div class="line"><a name="l07148"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaec955cde35c5ee43206779bf8912670c"> 7148</a></span>&#160;<span class="preprocessor">#define MCM_CPO_CPOREQ_WIDTH                     1u</span></div>
<div class="line"><a name="l07149"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gad3ef6c52b02135ec94837bfcf71a800d"> 7149</a></span>&#160;<span class="preprocessor">#define MCM_CPO_CPOREQ(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_CPO_CPOREQ_SHIFT))&amp;MCM_CPO_CPOREQ_MASK)</span></div>
<div class="line"><a name="l07150"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga039f47e9952c17908e79eace8fd0139c"> 7150</a></span>&#160;<span class="preprocessor">#define MCM_CPO_CPOACK_MASK                      0x2u</span></div>
<div class="line"><a name="l07151"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaa9a8977b3a452ae07fb7ca851c5ee47e"> 7151</a></span>&#160;<span class="preprocessor">#define MCM_CPO_CPOACK_SHIFT                     1u</span></div>
<div class="line"><a name="l07152"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga63fef5e021a6fbe1dc13f54f1fb33681"> 7152</a></span>&#160;<span class="preprocessor">#define MCM_CPO_CPOACK_WIDTH                     1u</span></div>
<div class="line"><a name="l07153"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gad02869a7082243f4250d7bf210e7c54a"> 7153</a></span>&#160;<span class="preprocessor">#define MCM_CPO_CPOACK(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_CPO_CPOACK_SHIFT))&amp;MCM_CPO_CPOACK_MASK)</span></div>
<div class="line"><a name="l07154"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga154f71ae507ca3bac1e2c2a9dbd1dcd5"> 7154</a></span>&#160;<span class="preprocessor">#define MCM_CPO_CPOWOI_MASK                      0x4u</span></div>
<div class="line"><a name="l07155"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga369c1ed9bf00d8317ea868b2ea1b0572"> 7155</a></span>&#160;<span class="preprocessor">#define MCM_CPO_CPOWOI_SHIFT                     2u</span></div>
<div class="line"><a name="l07156"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga2e3118d797cb83cf679e05c3e41f7b65"> 7156</a></span>&#160;<span class="preprocessor">#define MCM_CPO_CPOWOI_WIDTH                     1u</span></div>
<div class="line"><a name="l07157"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga67cd7144b5383315f372b397ddacc9a2"> 7157</a></span>&#160;<span class="preprocessor">#define MCM_CPO_CPOWOI(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_CPO_CPOWOI_SHIFT))&amp;MCM_CPO_CPOWOI_MASK)</span></div>
<div class="line"><a name="l07158"></a><span class="lineno"> 7158</span>&#160;<span class="comment">/* LMDR Bit Fields */</span></div>
<div class="line"><a name="l07159"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga6b4bbedc268df019ce179a0da555ad66"> 7159</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_CF0_MASK                        0xFu</span></div>
<div class="line"><a name="l07160"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga652817fc5147e489a850872b63634c3c"> 7160</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_CF0_SHIFT                       0u</span></div>
<div class="line"><a name="l07161"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga6bfbf0993a9893a6941a0e5747b523ab"> 7161</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_CF0_WIDTH                       4u</span></div>
<div class="line"><a name="l07162"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga6d618b914e614230327102d79eb2689c"> 7162</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_CF0(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMDR_CF0_SHIFT))&amp;MCM_LMDR_CF0_MASK)</span></div>
<div class="line"><a name="l07163"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga70add19a577cb293d590287379657b40"> 7163</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_MT_MASK                         0xE000u</span></div>
<div class="line"><a name="l07164"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gabfe9a9cf1939c83977bb876da889d080"> 7164</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_MT_SHIFT                        13u</span></div>
<div class="line"><a name="l07165"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga4e26f5421263cd42390dccf576ade73e"> 7165</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_MT_WIDTH                        3u</span></div>
<div class="line"><a name="l07166"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga92bf621cfe76c2099be44e29b42b049b"> 7166</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_MT(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMDR_MT_SHIFT))&amp;MCM_LMDR_MT_MASK)</span></div>
<div class="line"><a name="l07167"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga19a5d3018b65ae9f3e533efa161f6aee"> 7167</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_DPW_MASK                        0xE0000u</span></div>
<div class="line"><a name="l07168"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaeeee0b95384b147e21264db2616bc291"> 7168</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_DPW_SHIFT                       17u</span></div>
<div class="line"><a name="l07169"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga9f6d5cf1f8e6d509a18b6124d7e343dc"> 7169</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_DPW_WIDTH                       3u</span></div>
<div class="line"><a name="l07170"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga680ed57035b61ebea879529400cc39e6"> 7170</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_DPW(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMDR_DPW_SHIFT))&amp;MCM_LMDR_DPW_MASK)</span></div>
<div class="line"><a name="l07171"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga7bc782da6f76523c1b84183ae2617003"> 7171</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_WY_MASK                         0xF00000u</span></div>
<div class="line"><a name="l07172"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga87850bf15709e1509b0f6ade1c2c5329"> 7172</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_WY_SHIFT                        20u</span></div>
<div class="line"><a name="l07173"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gabdf84bcec8be259720ce0c368ad4abeb"> 7173</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_WY_WIDTH                        4u</span></div>
<div class="line"><a name="l07174"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga594c37cff50a94c53c681071d19047be"> 7174</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_WY(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMDR_WY_SHIFT))&amp;MCM_LMDR_WY_MASK)</span></div>
<div class="line"><a name="l07175"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga499edfcef752304e4025803fbc817ae3"> 7175</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_LMSZ_MASK                       0xF000000u</span></div>
<div class="line"><a name="l07176"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga028d784479a0c22bdeaf19295109c507"> 7176</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_LMSZ_SHIFT                      24u</span></div>
<div class="line"><a name="l07177"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gad9dfafd16e52564294d2cafe36a22dda"> 7177</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_LMSZ_WIDTH                      4u</span></div>
<div class="line"><a name="l07178"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga27650599682b399bda37cfa9d9ad9e15"> 7178</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_LMSZ(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMDR_LMSZ_SHIFT))&amp;MCM_LMDR_LMSZ_MASK)</span></div>
<div class="line"><a name="l07179"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga0bb1eb16b4a45a7e1a19711614da2b28"> 7179</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_LMSZH_MASK                      0x10000000u</span></div>
<div class="line"><a name="l07180"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga92b9e95b2ff87e25bbf12cc40224c8f5"> 7180</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_LMSZH_SHIFT                     28u</span></div>
<div class="line"><a name="l07181"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga9adc1370b62aa8feb56b1824e74a7a6b"> 7181</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_LMSZH_WIDTH                     1u</span></div>
<div class="line"><a name="l07182"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaf3ca851e1a24edef0d5684514f7a007e"> 7182</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_LMSZH(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMDR_LMSZH_SHIFT))&amp;MCM_LMDR_LMSZH_MASK)</span></div>
<div class="line"><a name="l07183"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga08d5376bca91146592c1f0d9f2760eb7"> 7183</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_V_MASK                          0x80000000u</span></div>
<div class="line"><a name="l07184"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga4337df7f7752240631cbbc940c05007b"> 7184</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_V_SHIFT                         31u</span></div>
<div class="line"><a name="l07185"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga1322dfc9067a07218d9955ecf9aab0b9"> 7185</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_V_WIDTH                         1u</span></div>
<div class="line"><a name="l07186"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaf8961ff106c4174d5ab34ed0e86a1fad"> 7186</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_V(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMDR_V_SHIFT))&amp;MCM_LMDR_V_MASK)</span></div>
<div class="line"><a name="l07187"></a><span class="lineno"> 7187</span>&#160;<span class="comment">/* LMPEIR Bit Fields */</span></div>
<div class="line"><a name="l07188"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga664f7f41f40a568b0f77419d480c982a"> 7188</a></span>&#160;<span class="preprocessor">#define MCM_LMPEIR_ENC_MASK                      0xFFu</span></div>
<div class="line"><a name="l07189"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga8dfca9b0c1d036e051b81f9d8c991433"> 7189</a></span>&#160;<span class="preprocessor">#define MCM_LMPEIR_ENC_SHIFT                     0u</span></div>
<div class="line"><a name="l07190"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga1147064e8e6c84180099494f416c5ed4"> 7190</a></span>&#160;<span class="preprocessor">#define MCM_LMPEIR_ENC_WIDTH                     8u</span></div>
<div class="line"><a name="l07191"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga8ae56a6aaa201189820ea50c73821568"> 7191</a></span>&#160;<span class="preprocessor">#define MCM_LMPEIR_ENC(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMPEIR_ENC_SHIFT))&amp;MCM_LMPEIR_ENC_MASK)</span></div>
<div class="line"><a name="l07192"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga64b6317c04f75d0cac6388cf791933ee"> 7192</a></span>&#160;<span class="preprocessor">#define MCM_LMPEIR_E1B_MASK                      0xFF00u</span></div>
<div class="line"><a name="l07193"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga11bfad928728aa0dd3b24d23777ab8c3"> 7193</a></span>&#160;<span class="preprocessor">#define MCM_LMPEIR_E1B_SHIFT                     8u</span></div>
<div class="line"><a name="l07194"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga3301404049d812be942d8c9da4af2964"> 7194</a></span>&#160;<span class="preprocessor">#define MCM_LMPEIR_E1B_WIDTH                     8u</span></div>
<div class="line"><a name="l07195"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga89c179c517d7528a395659e3cbff3f09"> 7195</a></span>&#160;<span class="preprocessor">#define MCM_LMPEIR_E1B(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMPEIR_E1B_SHIFT))&amp;MCM_LMPEIR_E1B_MASK)</span></div>
<div class="line"><a name="l07196"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga48619a571f394a30bb62141c27713eae"> 7196</a></span>&#160;<span class="preprocessor">#define MCM_LMPEIR_PEELOC_MASK                   0x1F000000u</span></div>
<div class="line"><a name="l07197"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga264c12c94e3fc01d3b00da639f29a0d9"> 7197</a></span>&#160;<span class="preprocessor">#define MCM_LMPEIR_PEELOC_SHIFT                  24u</span></div>
<div class="line"><a name="l07198"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gabf02c9396dbb9b9902d72ccbf799d86d"> 7198</a></span>&#160;<span class="preprocessor">#define MCM_LMPEIR_PEELOC_WIDTH                  5u</span></div>
<div class="line"><a name="l07199"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gae2225b035c8c4e257fb99749d4f9f0ab"> 7199</a></span>&#160;<span class="preprocessor">#define MCM_LMPEIR_PEELOC(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMPEIR_PEELOC_SHIFT))&amp;MCM_LMPEIR_PEELOC_MASK)</span></div>
<div class="line"><a name="l07200"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga5cf4801a858c17f463ebe4d860cb3a60"> 7200</a></span>&#160;<span class="preprocessor">#define MCM_LMPEIR_V_MASK                        0x80000000u</span></div>
<div class="line"><a name="l07201"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gabeb90629bd954312f3e78aa9c448205f"> 7201</a></span>&#160;<span class="preprocessor">#define MCM_LMPEIR_V_SHIFT                       31u</span></div>
<div class="line"><a name="l07202"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga73e445096ed5fed69ab6d0fffe37fb48"> 7202</a></span>&#160;<span class="preprocessor">#define MCM_LMPEIR_V_WIDTH                       1u</span></div>
<div class="line"><a name="l07203"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaceaabee30d32c66b0b06125adcf08db0"> 7203</a></span>&#160;<span class="preprocessor">#define MCM_LMPEIR_V(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMPEIR_V_SHIFT))&amp;MCM_LMPEIR_V_MASK)</span></div>
<div class="line"><a name="l07204"></a><span class="lineno"> 7204</span>&#160;<span class="comment">/* LMFAR Bit Fields */</span></div>
<div class="line"><a name="l07205"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga1f8d3d5c4f7a99629b4d6c514658a7f8"> 7205</a></span>&#160;<span class="preprocessor">#define MCM_LMFAR_EFADD_MASK                     0xFFFFFFFFu</span></div>
<div class="line"><a name="l07206"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga8450c1c0955eb665c9044a2c85843e9d"> 7206</a></span>&#160;<span class="preprocessor">#define MCM_LMFAR_EFADD_SHIFT                    0u</span></div>
<div class="line"><a name="l07207"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga2e93faafbd3cbee84ad2ecdf74e0293f"> 7207</a></span>&#160;<span class="preprocessor">#define MCM_LMFAR_EFADD_WIDTH                    32u</span></div>
<div class="line"><a name="l07208"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaa03d991b3f106c3853189d2521a082d6"> 7208</a></span>&#160;<span class="preprocessor">#define MCM_LMFAR_EFADD(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMFAR_EFADD_SHIFT))&amp;MCM_LMFAR_EFADD_MASK)</span></div>
<div class="line"><a name="l07209"></a><span class="lineno"> 7209</span>&#160;<span class="comment">/* LMFATR Bit Fields */</span></div>
<div class="line"><a name="l07210"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga0ff1766edd9611e9ea3d1b04b5c970c7"> 7210</a></span>&#160;<span class="preprocessor">#define MCM_LMFATR_PEFPRT_MASK                   0xFu</span></div>
<div class="line"><a name="l07211"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gabb65f29c8c3e51c4fe39d2558331031a"> 7211</a></span>&#160;<span class="preprocessor">#define MCM_LMFATR_PEFPRT_SHIFT                  0u</span></div>
<div class="line"><a name="l07212"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga30e09af874115854a89b147d35b9c3c8"> 7212</a></span>&#160;<span class="preprocessor">#define MCM_LMFATR_PEFPRT_WIDTH                  4u</span></div>
<div class="line"><a name="l07213"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga122516af79727580107f1fbd976cfa44"> 7213</a></span>&#160;<span class="preprocessor">#define MCM_LMFATR_PEFPRT(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMFATR_PEFPRT_SHIFT))&amp;MCM_LMFATR_PEFPRT_MASK)</span></div>
<div class="line"><a name="l07214"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaed6394a3013b664055b8b3c679b2fbb1"> 7214</a></span>&#160;<span class="preprocessor">#define MCM_LMFATR_PEFSIZE_MASK                  0x70u</span></div>
<div class="line"><a name="l07215"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gadfe9a03824e015b56002858fc463daa3"> 7215</a></span>&#160;<span class="preprocessor">#define MCM_LMFATR_PEFSIZE_SHIFT                 4u</span></div>
<div class="line"><a name="l07216"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga02689ee1ebf8b1f02abcb4e1aa63207e"> 7216</a></span>&#160;<span class="preprocessor">#define MCM_LMFATR_PEFSIZE_WIDTH                 3u</span></div>
<div class="line"><a name="l07217"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga302586e7663dd692cb225e5c7dec7db9"> 7217</a></span>&#160;<span class="preprocessor">#define MCM_LMFATR_PEFSIZE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMFATR_PEFSIZE_SHIFT))&amp;MCM_LMFATR_PEFSIZE_MASK)</span></div>
<div class="line"><a name="l07218"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga190885f8b6a308c631b838227aa6d0eb"> 7218</a></span>&#160;<span class="preprocessor">#define MCM_LMFATR_PEFW_MASK                     0x80u</span></div>
<div class="line"><a name="l07219"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gac1390f5f4057ac8c3614600e2d4e96e2"> 7219</a></span>&#160;<span class="preprocessor">#define MCM_LMFATR_PEFW_SHIFT                    7u</span></div>
<div class="line"><a name="l07220"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga6c789814136f9280e7165753f90e363b"> 7220</a></span>&#160;<span class="preprocessor">#define MCM_LMFATR_PEFW_WIDTH                    1u</span></div>
<div class="line"><a name="l07221"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga5afcb168a4ee33c6188e3a4e22764b9f"> 7221</a></span>&#160;<span class="preprocessor">#define MCM_LMFATR_PEFW(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMFATR_PEFW_SHIFT))&amp;MCM_LMFATR_PEFW_MASK)</span></div>
<div class="line"><a name="l07222"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga9c36f272ad22176db6bd56b1c6e1cb0b"> 7222</a></span>&#160;<span class="preprocessor">#define MCM_LMFATR_PEFMST_MASK                   0xFF00u</span></div>
<div class="line"><a name="l07223"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga59caf75f9d4512946876dae47306f9a5"> 7223</a></span>&#160;<span class="preprocessor">#define MCM_LMFATR_PEFMST_SHIFT                  8u</span></div>
<div class="line"><a name="l07224"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga1aea9ccbbcb160fbe1c28f113c30870c"> 7224</a></span>&#160;<span class="preprocessor">#define MCM_LMFATR_PEFMST_WIDTH                  8u</span></div>
<div class="line"><a name="l07225"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga1605e48d5eff079231c7e20f979f826e"> 7225</a></span>&#160;<span class="preprocessor">#define MCM_LMFATR_PEFMST(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMFATR_PEFMST_SHIFT))&amp;MCM_LMFATR_PEFMST_MASK)</span></div>
<div class="line"><a name="l07226"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga87bf4c042fe7bca737f287535a47d335"> 7226</a></span>&#160;<span class="preprocessor">#define MCM_LMFATR_OVR_MASK                      0x80000000u</span></div>
<div class="line"><a name="l07227"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga56799674a0d78c08d92bd8a978d33f31"> 7227</a></span>&#160;<span class="preprocessor">#define MCM_LMFATR_OVR_SHIFT                     31u</span></div>
<div class="line"><a name="l07228"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga69eec647bf8030b3dce3bca655379329"> 7228</a></span>&#160;<span class="preprocessor">#define MCM_LMFATR_OVR_WIDTH                     1u</span></div>
<div class="line"><a name="l07229"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga2d63c7b41e4d0f345eed02f4607224b5"> 7229</a></span>&#160;<span class="preprocessor">#define MCM_LMFATR_OVR(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMFATR_OVR_SHIFT))&amp;MCM_LMFATR_OVR_MASK)</span></div>
<div class="line"><a name="l07230"></a><span class="lineno"> 7230</span>&#160;<span class="comment">/* LMFDHR Bit Fields */</span></div>
<div class="line"><a name="l07231"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaed4ca1481eca58cfe7674aef93d86b15"> 7231</a></span>&#160;<span class="preprocessor">#define MCM_LMFDHR_PEFDH_MASK                    0xFFFFFFFFu</span></div>
<div class="line"><a name="l07232"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga7e78daf3a59aea8d525ed8cd1c6fcdb5"> 7232</a></span>&#160;<span class="preprocessor">#define MCM_LMFDHR_PEFDH_SHIFT                   0u</span></div>
<div class="line"><a name="l07233"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga41df8846755899a62a0fd362f544602c"> 7233</a></span>&#160;<span class="preprocessor">#define MCM_LMFDHR_PEFDH_WIDTH                   32u</span></div>
<div class="line"><a name="l07234"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga29784d983ef7c35904e86114cb1ffbb6"> 7234</a></span>&#160;<span class="preprocessor">#define MCM_LMFDHR_PEFDH(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMFDHR_PEFDH_SHIFT))&amp;MCM_LMFDHR_PEFDH_MASK)</span></div>
<div class="line"><a name="l07235"></a><span class="lineno"> 7235</span>&#160;<span class="comment">/* LMFDLR Bit Fields */</span></div>
<div class="line"><a name="l07236"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga73861c6c6b514edbbc49f17c66fb2b79"> 7236</a></span>&#160;<span class="preprocessor">#define MCM_LMFDLR_PEFDL_MASK                    0xFFFFFFFFu</span></div>
<div class="line"><a name="l07237"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga69fbce98107651562fae6eaa8be47f57"> 7237</a></span>&#160;<span class="preprocessor">#define MCM_LMFDLR_PEFDL_SHIFT                   0u</span></div>
<div class="line"><a name="l07238"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga072ce9ed88f8676597dce821f8512a43"> 7238</a></span>&#160;<span class="preprocessor">#define MCM_LMFDLR_PEFDL_WIDTH                   32u</span></div>
<div class="line"><a name="l07239"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga4613f1eaa07359a84f7a997ef6fe678c"> 7239</a></span>&#160;<span class="preprocessor">#define MCM_LMFDLR_PEFDL(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMFDLR_PEFDL_SHIFT))&amp;MCM_LMFDLR_PEFDL_MASK)</span></div>
<div class="line"><a name="l07240"></a><span class="lineno"> 7240</span>&#160; <span class="comment">/* end of group MCM_Register_Masks */</span></div>
<div class="line"><a name="l07244"></a><span class="lineno"> 7244</span>&#160; </div>
<div class="line"><a name="l07245"></a><span class="lineno"> 7245</span>&#160; <span class="comment">/* end of group MCM_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l07249"></a><span class="lineno"> 7249</span>&#160; </div>
<div class="line"><a name="l07250"></a><span class="lineno"> 7250</span>&#160; </div>
<div class="line"><a name="l07251"></a><span class="lineno"> 7251</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l07252"></a><span class="lineno"> 7252</span>&#160;<span class="comment">   -- MPU Peripheral Access Layer</span></div>
<div class="line"><a name="l07253"></a><span class="lineno"> 7253</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l07254"></a><span class="lineno"> 7254</span>&#160; </div>
<div class="line"><a name="l07262"></a><span class="lineno"><a class="line" href="group___m_p_u___peripheral___access___layer.html#gaede95f5b619d44a23385d208d8463ee6"> 7262</a></span>&#160;<span class="preprocessor">#define MPU_EAR_EDR_COUNT                        2u</span></div>
<div class="line"><a name="l07263"></a><span class="lineno"><a class="line" href="group___m_p_u___peripheral___access___layer.html#ga50a1987748ccc3a679c3c470c8a0e6f7"> 7263</a></span>&#160;<span class="preprocessor">#define MPU_RGD_COUNT                            8u</span></div>
<div class="line"><a name="l07264"></a><span class="lineno"><a class="line" href="group___m_p_u___peripheral___access___layer.html#ga3c9e3005f465d9c7fa3eac67cc8e2890"> 7264</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_COUNT                         8u</span></div>
<div class="line"><a name="l07265"></a><span class="lineno"> 7265</span>&#160; </div>
<div class="line"><a name="l07267"></a><span class="lineno"><a class="line" href="struct_m_p_u___type.html"> 7267</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l07268"></a><span class="lineno"><a class="line" href="struct_m_p_u___type.html#a2e4d19626a870bb11f40ff09359fae44"> 7268</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_m_p_u___type.html#a2e4d19626a870bb11f40ff09359fae44">CESR</a>;                              </div>
<div class="line"><a name="l07269"></a><span class="lineno"><a class="line" href="struct_m_p_u___type.html#a1e609740387c9b98d19b56da140c8631"> 7269</a></span>&#160;       uint8_t RESERVED_0[12];</div>
<div class="line"><a name="l07270"></a><span class="lineno"> 7270</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x10, array step: 0x8 */</span></div>
<div class="line"><a name="l07271"></a><span class="lineno"><a class="line" href="struct_m_p_u___type.html#a42d8704b2a791eba1d1bc2166e755a77"> 7271</a></span>&#160;    <a class="code" href="_s32_k116_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_p_u___type.html#a42d8704b2a791eba1d1bc2166e755a77">EAR</a>;                               </div>
<div class="line"><a name="l07274"></a><span class="lineno"><a class="line" href="struct_m_p_u___type.html#a3adbf6d9dac1f29825896fa67d40a4ef"> 7274</a></span>&#160;    <a class="code" href="_s32_k116_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_p_u___type.html#a3adbf6d9dac1f29825896fa67d40a4ef">EDR</a>;                               </div>
<div class="line"><a name="l07277"></a><span class="lineno"> 7277</span>&#160;  } EAR_EDR[<a class="code" href="group___m_p_u___peripheral___access___layer.html#gaede95f5b619d44a23385d208d8463ee6">MPU_EAR_EDR_COUNT</a>];</div>
<div class="line"><a name="l07278"></a><span class="lineno"><a class="line" href="struct_m_p_u___type.html#a0437be0bc06e9b4cdfe25af57c909772"> 7278</a></span>&#160;       uint8_t RESERVED_1[992];</div>
<div class="line"><a name="l07279"></a><span class="lineno"> 7279</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x400, array step: 0x10 */</span></div>
<div class="line"><a name="l07280"></a><span class="lineno"><a class="line" href="struct_m_p_u___type.html#a256b15499c2357fac5c869540d2de359"> 7280</a></span>&#160;    <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_m_p_u___type.html#a256b15499c2357fac5c869540d2de359">WORD0</a>;                             </div>
<div class="line"><a name="l07281"></a><span class="lineno"><a class="line" href="struct_m_p_u___type.html#a767003a610270ae4fd9ebdeb9e505146"> 7281</a></span>&#160;    <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_m_p_u___type.html#a767003a610270ae4fd9ebdeb9e505146">WORD1</a>;                             </div>
<div class="line"><a name="l07282"></a><span class="lineno"><a class="line" href="struct_m_p_u___type.html#af56f46ceb0fe249c65799076d53610b4"> 7282</a></span>&#160;    <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_m_p_u___type.html#af56f46ceb0fe249c65799076d53610b4">WORD2</a>;                             </div>
<div class="line"><a name="l07283"></a><span class="lineno"><a class="line" href="struct_m_p_u___type.html#a6ed014d277416c2b5069ef9a4024ae1c"> 7283</a></span>&#160;    <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_m_p_u___type.html#a6ed014d277416c2b5069ef9a4024ae1c">WORD3</a>;                             </div>
<div class="line"><a name="l07284"></a><span class="lineno"> 7284</span>&#160;  } RGD[<a class="code" href="group___m_p_u___peripheral___access___layer.html#ga50a1987748ccc3a679c3c470c8a0e6f7">MPU_RGD_COUNT</a>];</div>
<div class="line"><a name="l07285"></a><span class="lineno"><a class="line" href="struct_m_p_u___type.html#a568d7086a0d75b3c213f693f1971dd0d"> 7285</a></span>&#160;       uint8_t RESERVED_2[896];</div>
<div class="line"><a name="l07286"></a><span class="lineno"><a class="line" href="struct_m_p_u___type.html#a3c7e5d37d668edf43a2805a7985f09bb"> 7286</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RGDAAC[<a class="code" href="group___m_p_u___peripheral___access___layer.html#ga3c9e3005f465d9c7fa3eac67cc8e2890">MPU_RGDAAC_COUNT</a>];          </div>
<div class="line"><a name="l07289"></a><span class="lineno"> 7289</span>&#160;} <a class="code" href="struct_m_p_u___type.html">MPU_Type</a>, *<a class="code" href="group___m_p_u___peripheral___access___layer.html#gae30dba501b3da4beef962e366777d2e0">MPU_MemMapPtr</a>;</div>
<div class="line"><a name="l07290"></a><span class="lineno"> 7290</span>&#160; </div>
<div class="line"><a name="l07292"></a><span class="lineno"><a class="line" href="group___m_p_u___peripheral___access___layer.html#gacb2ba9cd393ca45929e4c8062616ce4b"> 7292</a></span>&#160;<span class="preprocessor">#define MPU_INSTANCE_COUNT                       (1u)</span></div>
<div class="line"><a name="l07293"></a><span class="lineno"> 7293</span>&#160; </div>
<div class="line"><a name="l07294"></a><span class="lineno"> 7294</span>&#160; </div>
<div class="line"><a name="l07295"></a><span class="lineno"> 7295</span>&#160;<span class="comment">/* MPU - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l07297"></a><span class="lineno"><a class="line" href="group___m_p_u___peripheral___access___layer.html#gaa0805ccd2bc4e42d63adb0618d2af571"> 7297</a></span>&#160;<span class="preprocessor">#define MPU_BASE                                 (0x4000D000u)</span></div>
<div class="line"><a name="l07298"></a><span class="lineno"> 7298</span>&#160; </div>
<div class="line"><a name="l07299"></a><span class="lineno"><a class="line" href="group___m_p_u___peripheral___access___layer.html#gaad8182e72fe5037a6ba1eb65a1554e0b"> 7299</a></span>&#160;<span class="preprocessor">#define MPU                                      ((MPU_Type *)MPU_BASE)</span></div>
<div class="line"><a name="l07300"></a><span class="lineno"> 7300</span>&#160; </div>
<div class="line"><a name="l07301"></a><span class="lineno"><a class="line" href="group___m_p_u___peripheral___access___layer.html#ga05c682e671650e23a7103fb69e46ce86"> 7301</a></span>&#160;<span class="preprocessor">#define MPU_BASE_ADDRS                           { MPU_BASE }</span></div>
<div class="line"><a name="l07302"></a><span class="lineno"> 7302</span>&#160; </div>
<div class="line"><a name="l07303"></a><span class="lineno"><a class="line" href="group___m_p_u___peripheral___access___layer.html#ga78460c4504e0b1effc8715d3fdb92f25"> 7303</a></span>&#160;<span class="preprocessor">#define MPU_BASE_PTRS                            { MPU }</span></div>
<div class="line"><a name="l07304"></a><span class="lineno"> 7304</span>&#160; </div>
<div class="line"><a name="l07305"></a><span class="lineno"> 7305</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l07306"></a><span class="lineno"> 7306</span>&#160;<span class="comment">   -- MPU Register Masks</span></div>
<div class="line"><a name="l07307"></a><span class="lineno"> 7307</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l07308"></a><span class="lineno"> 7308</span>&#160; </div>
<div class="line"><a name="l07314"></a><span class="lineno"> 7314</span>&#160;<span class="comment">/* CESR Bit Fields */</span></div>
<div class="line"><a name="l07315"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga97170048bb44b005879eac9ef8db2c14"> 7315</a></span>&#160;<span class="preprocessor">#define MPU_CESR_VLD_MASK                        0x1u</span></div>
<div class="line"><a name="l07316"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga78bad194c9de3bebb9eba101cf58c613"> 7316</a></span>&#160;<span class="preprocessor">#define MPU_CESR_VLD_SHIFT                       0u</span></div>
<div class="line"><a name="l07317"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gac8fe1520a1f4f40270e52c9a84276272"> 7317</a></span>&#160;<span class="preprocessor">#define MPU_CESR_VLD_WIDTH                       1u</span></div>
<div class="line"><a name="l07318"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga7712191b44fee8502ff7273744bd666b"> 7318</a></span>&#160;<span class="preprocessor">#define MPU_CESR_VLD(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_CESR_VLD_SHIFT))&amp;MPU_CESR_VLD_MASK)</span></div>
<div class="line"><a name="l07319"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gab2bc6f6060eddc0403a79f7f5e31f270"> 7319</a></span>&#160;<span class="preprocessor">#define MPU_CESR_NRGD_MASK                       0xF00u</span></div>
<div class="line"><a name="l07320"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga30493ea4dcacc6d2bf116459dd57362e"> 7320</a></span>&#160;<span class="preprocessor">#define MPU_CESR_NRGD_SHIFT                      8u</span></div>
<div class="line"><a name="l07321"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gae42ef1fc60e44cc35ad16fe0f20f698b"> 7321</a></span>&#160;<span class="preprocessor">#define MPU_CESR_NRGD_WIDTH                      4u</span></div>
<div class="line"><a name="l07322"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga5e4ddcc102a418d506925d0da3bc09e6"> 7322</a></span>&#160;<span class="preprocessor">#define MPU_CESR_NRGD(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_CESR_NRGD_SHIFT))&amp;MPU_CESR_NRGD_MASK)</span></div>
<div class="line"><a name="l07323"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gadfa15098e24cc47d3c919a4a50702050"> 7323</a></span>&#160;<span class="preprocessor">#define MPU_CESR_NSP_MASK                        0xF000u</span></div>
<div class="line"><a name="l07324"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga3c9da72b898ef6552faa993528e58157"> 7324</a></span>&#160;<span class="preprocessor">#define MPU_CESR_NSP_SHIFT                       12u</span></div>
<div class="line"><a name="l07325"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga51cacc92ece921f5b9f2c1361b7e0a5b"> 7325</a></span>&#160;<span class="preprocessor">#define MPU_CESR_NSP_WIDTH                       4u</span></div>
<div class="line"><a name="l07326"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gae987eb818110ba76cae0547cc549fa92"> 7326</a></span>&#160;<span class="preprocessor">#define MPU_CESR_NSP(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_CESR_NSP_SHIFT))&amp;MPU_CESR_NSP_MASK)</span></div>
<div class="line"><a name="l07327"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gac91de83bf386f4896d634b4283e3ac12"> 7327</a></span>&#160;<span class="preprocessor">#define MPU_CESR_HRL_MASK                        0xF0000u</span></div>
<div class="line"><a name="l07328"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga9e19f94c8fa7c703ae194f8df2920795"> 7328</a></span>&#160;<span class="preprocessor">#define MPU_CESR_HRL_SHIFT                       16u</span></div>
<div class="line"><a name="l07329"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga4f7ca730eba416c8f2f3a182e2a0098a"> 7329</a></span>&#160;<span class="preprocessor">#define MPU_CESR_HRL_WIDTH                       4u</span></div>
<div class="line"><a name="l07330"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga22915a55b129ed8fc33ede59c0b25601"> 7330</a></span>&#160;<span class="preprocessor">#define MPU_CESR_HRL(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_CESR_HRL_SHIFT))&amp;MPU_CESR_HRL_MASK)</span></div>
<div class="line"><a name="l07331"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga03f2f952282532e621cb8a12890733db"> 7331</a></span>&#160;<span class="preprocessor">#define MPU_CESR_SPERR1_MASK                     0x40000000u</span></div>
<div class="line"><a name="l07332"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga41d4b57d2b1e6b741f3de85a3039d21a"> 7332</a></span>&#160;<span class="preprocessor">#define MPU_CESR_SPERR1_SHIFT                    30u</span></div>
<div class="line"><a name="l07333"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga25991684ac4338444fb70f5abe74e2b6"> 7333</a></span>&#160;<span class="preprocessor">#define MPU_CESR_SPERR1_WIDTH                    1u</span></div>
<div class="line"><a name="l07334"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga456d28bc86daf2d1c7b770ea327bcd66"> 7334</a></span>&#160;<span class="preprocessor">#define MPU_CESR_SPERR1(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_CESR_SPERR1_SHIFT))&amp;MPU_CESR_SPERR1_MASK)</span></div>
<div class="line"><a name="l07335"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gae2d5159b50a590a3ce93d2cc29d978ca"> 7335</a></span>&#160;<span class="preprocessor">#define MPU_CESR_SPERR0_MASK                     0x80000000u</span></div>
<div class="line"><a name="l07336"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga270eeff45b3cfe604422065850cd8f1d"> 7336</a></span>&#160;<span class="preprocessor">#define MPU_CESR_SPERR0_SHIFT                    31u</span></div>
<div class="line"><a name="l07337"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga782e9e6fc9f1764ff789c0b555fe7900"> 7337</a></span>&#160;<span class="preprocessor">#define MPU_CESR_SPERR0_WIDTH                    1u</span></div>
<div class="line"><a name="l07338"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga2758712f30bb0265591459d1394e796a"> 7338</a></span>&#160;<span class="preprocessor">#define MPU_CESR_SPERR0(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_CESR_SPERR0_SHIFT))&amp;MPU_CESR_SPERR0_MASK)</span></div>
<div class="line"><a name="l07339"></a><span class="lineno"> 7339</span>&#160;<span class="comment">/* EAR Bit Fields */</span></div>
<div class="line"><a name="l07340"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga2fec46c3866c88337f8ee0639c8d81b5"> 7340</a></span>&#160;<span class="preprocessor">#define MPU_EAR_EADDR_MASK                       0xFFFFFFFFu</span></div>
<div class="line"><a name="l07341"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga2bbd867e08b8ad2b609ab33a558e501c"> 7341</a></span>&#160;<span class="preprocessor">#define MPU_EAR_EADDR_SHIFT                      0u</span></div>
<div class="line"><a name="l07342"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga3549d2c11f3ee7b972b4f2b4b8005ccb"> 7342</a></span>&#160;<span class="preprocessor">#define MPU_EAR_EADDR_WIDTH                      32u</span></div>
<div class="line"><a name="l07343"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga574a5bbf274f8184032844f9a9257597"> 7343</a></span>&#160;<span class="preprocessor">#define MPU_EAR_EADDR(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_EAR_EADDR_SHIFT))&amp;MPU_EAR_EADDR_MASK)</span></div>
<div class="line"><a name="l07344"></a><span class="lineno"> 7344</span>&#160;<span class="comment">/* EDR Bit Fields */</span></div>
<div class="line"><a name="l07345"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga469d59f7f1a51f8d7041b2404a246fb6"> 7345</a></span>&#160;<span class="preprocessor">#define MPU_EDR_ERW_MASK                         0x1u</span></div>
<div class="line"><a name="l07346"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga927ea9ae9756926304a7199714ee646a"> 7346</a></span>&#160;<span class="preprocessor">#define MPU_EDR_ERW_SHIFT                        0u</span></div>
<div class="line"><a name="l07347"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gad73a48b4d85db769bc9364e8bf79c741"> 7347</a></span>&#160;<span class="preprocessor">#define MPU_EDR_ERW_WIDTH                        1u</span></div>
<div class="line"><a name="l07348"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga5eacd270baed26e57386e1517218c589"> 7348</a></span>&#160;<span class="preprocessor">#define MPU_EDR_ERW(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_EDR_ERW_SHIFT))&amp;MPU_EDR_ERW_MASK)</span></div>
<div class="line"><a name="l07349"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga92ec1bda4da654cec287d9c1bfadd4e7"> 7349</a></span>&#160;<span class="preprocessor">#define MPU_EDR_EATTR_MASK                       0xEu</span></div>
<div class="line"><a name="l07350"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gac76941d0d78453dcab7b06fc204a1abb"> 7350</a></span>&#160;<span class="preprocessor">#define MPU_EDR_EATTR_SHIFT                      1u</span></div>
<div class="line"><a name="l07351"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaf8084b95f0a2fcbf9d7ad88e480e84c5"> 7351</a></span>&#160;<span class="preprocessor">#define MPU_EDR_EATTR_WIDTH                      3u</span></div>
<div class="line"><a name="l07352"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga3d8e0af02c0fc96347a27875ab672f5b"> 7352</a></span>&#160;<span class="preprocessor">#define MPU_EDR_EATTR(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_EDR_EATTR_SHIFT))&amp;MPU_EDR_EATTR_MASK)</span></div>
<div class="line"><a name="l07353"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga57901086814557690f671d195d886423"> 7353</a></span>&#160;<span class="preprocessor">#define MPU_EDR_EMN_MASK                         0xF0u</span></div>
<div class="line"><a name="l07354"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gad27c9ef1ae37201a6c16976311c5e1b3"> 7354</a></span>&#160;<span class="preprocessor">#define MPU_EDR_EMN_SHIFT                        4u</span></div>
<div class="line"><a name="l07355"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gafa40e6db11e3c4cd78ab342939528479"> 7355</a></span>&#160;<span class="preprocessor">#define MPU_EDR_EMN_WIDTH                        4u</span></div>
<div class="line"><a name="l07356"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga4d47da64a0139aeb64144967f3b60cfe"> 7356</a></span>&#160;<span class="preprocessor">#define MPU_EDR_EMN(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_EDR_EMN_SHIFT))&amp;MPU_EDR_EMN_MASK)</span></div>
<div class="line"><a name="l07357"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga37328927ec3b6c036e4091cba2631af7"> 7357</a></span>&#160;<span class="preprocessor">#define MPU_EDR_EPID_MASK                        0xFF00u</span></div>
<div class="line"><a name="l07358"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga0cc03b3e200e7c9c27b3731305e7a007"> 7358</a></span>&#160;<span class="preprocessor">#define MPU_EDR_EPID_SHIFT                       8u</span></div>
<div class="line"><a name="l07359"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaf571707a4636ba6f35fef733bb1ba24b"> 7359</a></span>&#160;<span class="preprocessor">#define MPU_EDR_EPID_WIDTH                       8u</span></div>
<div class="line"><a name="l07360"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaba736292ab88b785970999d517661f14"> 7360</a></span>&#160;<span class="preprocessor">#define MPU_EDR_EPID(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_EDR_EPID_SHIFT))&amp;MPU_EDR_EPID_MASK)</span></div>
<div class="line"><a name="l07361"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga68e110ced075e97030f5c5a2f0cda968"> 7361</a></span>&#160;<span class="preprocessor">#define MPU_EDR_EACD_MASK                        0xFFFF0000u</span></div>
<div class="line"><a name="l07362"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gac82a810678a3390409319ea636e93d84"> 7362</a></span>&#160;<span class="preprocessor">#define MPU_EDR_EACD_SHIFT                       16u</span></div>
<div class="line"><a name="l07363"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga815636f6aba5703d2962026ef4a024b4"> 7363</a></span>&#160;<span class="preprocessor">#define MPU_EDR_EACD_WIDTH                       16u</span></div>
<div class="line"><a name="l07364"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gac85ecc9802951a4346e15eb35e3f4f49"> 7364</a></span>&#160;<span class="preprocessor">#define MPU_EDR_EACD(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_EDR_EACD_SHIFT))&amp;MPU_EDR_EACD_MASK)</span></div>
<div class="line"><a name="l07365"></a><span class="lineno"> 7365</span>&#160;<span class="comment">/* RGD_WORD0 Bit Fields */</span></div>
<div class="line"><a name="l07366"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga6b1fcaba537c1e1ec17f439d00f9c7db"> 7366</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD0_SRTADDR_MASK               0xFFFFFFE0u</span></div>
<div class="line"><a name="l07367"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga59c2f8f766906f3821403785f6bbaee9"> 7367</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD0_SRTADDR_SHIFT              5u</span></div>
<div class="line"><a name="l07368"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaf9808046beac3bce1ceafb83d925af97"> 7368</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD0_SRTADDR_WIDTH              27u</span></div>
<div class="line"><a name="l07369"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga827461b2679e23d1a360e84be475e553"> 7369</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD0_SRTADDR(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGD_WORD0_SRTADDR_SHIFT))&amp;MPU_RGD_WORD0_SRTADDR_MASK)</span></div>
<div class="line"><a name="l07370"></a><span class="lineno"> 7370</span>&#160;<span class="comment">/* RGD_WORD1 Bit Fields */</span></div>
<div class="line"><a name="l07371"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gafad1483ae81099bdfb6adc10e1519239"> 7371</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD1_ENDADDR_MASK               0xFFFFFFE0u</span></div>
<div class="line"><a name="l07372"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaa4eda27feee181afc86c63909a12a0a6"> 7372</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD1_ENDADDR_SHIFT              5u</span></div>
<div class="line"><a name="l07373"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga020ca65575069d65c0f7d86fe86fa5f4"> 7373</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD1_ENDADDR_WIDTH              27u</span></div>
<div class="line"><a name="l07374"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga47284aaa3cf37a4dc9acbfd652baa6c0"> 7374</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD1_ENDADDR(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGD_WORD1_ENDADDR_SHIFT))&amp;MPU_RGD_WORD1_ENDADDR_MASK)</span></div>
<div class="line"><a name="l07375"></a><span class="lineno"> 7375</span>&#160;<span class="comment">/* RGD_WORD2 Bit Fields */</span></div>
<div class="line"><a name="l07376"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga8478ff989becd05d1d05aab488403b71"> 7376</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M0UM_MASK                  0x7u</span></div>
<div class="line"><a name="l07377"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaec21dea16aebd81764999292a0d4f439"> 7377</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M0UM_SHIFT                 0u</span></div>
<div class="line"><a name="l07378"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga3d917cd5d883b8c9d4b4c60c925ec402"> 7378</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M0UM_WIDTH                 3u</span></div>
<div class="line"><a name="l07379"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga2203d1e9e6c6356c085a8ef10bf901ea"> 7379</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M0UM(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGD_WORD2_M0UM_SHIFT))&amp;MPU_RGD_WORD2_M0UM_MASK)</span></div>
<div class="line"><a name="l07380"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga7d42bba4e2c351c0e276b7d8bd609e00"> 7380</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M0SM_MASK                  0x18u</span></div>
<div class="line"><a name="l07381"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga4f40c80fe89ff6a2823689c0bf82f6b5"> 7381</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M0SM_SHIFT                 3u</span></div>
<div class="line"><a name="l07382"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga205f59904faedf1ae9a761bbc3e0cc36"> 7382</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M0SM_WIDTH                 2u</span></div>
<div class="line"><a name="l07383"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gadb37685ef6222e99ff167f31c11e8bfa"> 7383</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M0SM(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGD_WORD2_M0SM_SHIFT))&amp;MPU_RGD_WORD2_M0SM_MASK)</span></div>
<div class="line"><a name="l07384"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga180316b35a926d56d16486a45d8f88dc"> 7384</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M0PE_MASK                  0x20u</span></div>
<div class="line"><a name="l07385"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaf6b837628581d35a2294ee24170dac55"> 7385</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M0PE_SHIFT                 5u</span></div>
<div class="line"><a name="l07386"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gab3e6174fd852961363f3420ca07034f7"> 7386</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M0PE_WIDTH                 1u</span></div>
<div class="line"><a name="l07387"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga7cc766f64d958f30787da59b8347f4e7"> 7387</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M0PE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGD_WORD2_M0PE_SHIFT))&amp;MPU_RGD_WORD2_M0PE_MASK)</span></div>
<div class="line"><a name="l07388"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga1618dc3fdf46b1ea02334f31b2a4986b"> 7388</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M1UM_MASK                  0x1C0u</span></div>
<div class="line"><a name="l07389"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga7892bf1541bafc1c21452503da4eac20"> 7389</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M1UM_SHIFT                 6u</span></div>
<div class="line"><a name="l07390"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga9201c299d1d80d92f422324c6ce1f709"> 7390</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M1UM_WIDTH                 3u</span></div>
<div class="line"><a name="l07391"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gad4ffbddf988aa65cea3fb00314541a97"> 7391</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M1UM(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGD_WORD2_M1UM_SHIFT))&amp;MPU_RGD_WORD2_M1UM_MASK)</span></div>
<div class="line"><a name="l07392"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaf0b46a68fc5c19fe8d6056c004a888e6"> 7392</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M1SM_MASK                  0x600u</span></div>
<div class="line"><a name="l07393"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga2fab30c9747bd252305d7a8d78af8cdb"> 7393</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M1SM_SHIFT                 9u</span></div>
<div class="line"><a name="l07394"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gab54cf7374367825de9f4350746e9b4af"> 7394</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M1SM_WIDTH                 2u</span></div>
<div class="line"><a name="l07395"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gacf1e434874afed922519452fa70e50de"> 7395</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M1SM(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGD_WORD2_M1SM_SHIFT))&amp;MPU_RGD_WORD2_M1SM_MASK)</span></div>
<div class="line"><a name="l07396"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga257420f92c5fe0750f05335dcade4913"> 7396</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M2UM_MASK                  0x7000u</span></div>
<div class="line"><a name="l07397"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga6b1ab5f76d3c10afb81f40f553b50ccb"> 7397</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M2UM_SHIFT                 12u</span></div>
<div class="line"><a name="l07398"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga30c7d6ee7814f609a400713af013c648"> 7398</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M2UM_WIDTH                 3u</span></div>
<div class="line"><a name="l07399"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga6388bf8831d3ab8e2a41de1e4af55db1"> 7399</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M2UM(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGD_WORD2_M2UM_SHIFT))&amp;MPU_RGD_WORD2_M2UM_MASK)</span></div>
<div class="line"><a name="l07400"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga6541c4d3e3c9a8b8adde68d3bd9f1857"> 7400</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M2SM_MASK                  0x18000u</span></div>
<div class="line"><a name="l07401"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gac01aa700ccb82ee74f0026d9c8835e8a"> 7401</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M2SM_SHIFT                 15u</span></div>
<div class="line"><a name="l07402"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga299aa9970cf6eb65626ab12424593a86"> 7402</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M2SM_WIDTH                 2u</span></div>
<div class="line"><a name="l07403"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gad1fdc1a5e75971c9a040f12a532fd395"> 7403</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M2SM(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGD_WORD2_M2SM_SHIFT))&amp;MPU_RGD_WORD2_M2SM_MASK)</span></div>
<div class="line"><a name="l07404"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga500b8513635da1f6907f9d904d2ce35d"> 7404</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M3UM_MASK                  0x1C0000u</span></div>
<div class="line"><a name="l07405"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga61abfc30859d283d9d7d4cc186b96c86"> 7405</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M3UM_SHIFT                 18u</span></div>
<div class="line"><a name="l07406"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga89d09acb7875cd45103bdad330a54a7e"> 7406</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M3UM_WIDTH                 3u</span></div>
<div class="line"><a name="l07407"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga903fc2f8edb0efbb36d7390f236f20d5"> 7407</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M3UM(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGD_WORD2_M3UM_SHIFT))&amp;MPU_RGD_WORD2_M3UM_MASK)</span></div>
<div class="line"><a name="l07408"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga075d47525b32f20b69cb0b4b2a54147a"> 7408</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M3SM_MASK                  0x600000u</span></div>
<div class="line"><a name="l07409"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gae27d8f7e40fc325f90dddeea8f18c5cd"> 7409</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M3SM_SHIFT                 21u</span></div>
<div class="line"><a name="l07410"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga5aea1d1d39b3f10db9e288d7c7b9514c"> 7410</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M3SM_WIDTH                 2u</span></div>
<div class="line"><a name="l07411"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga7e3fbdd5bb1da4998213338b88c65f09"> 7411</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M3SM(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGD_WORD2_M3SM_SHIFT))&amp;MPU_RGD_WORD2_M3SM_MASK)</span></div>
<div class="line"><a name="l07412"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gac63876858fd4a751d98b218702deffb8"> 7412</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M4WE_MASK                  0x1000000u</span></div>
<div class="line"><a name="l07413"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gac01bc7cfaaf82d0300f9906e6c443c1e"> 7413</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M4WE_SHIFT                 24u</span></div>
<div class="line"><a name="l07414"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga948f8d0ff22c70abf14fad7e513c7813"> 7414</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M4WE_WIDTH                 1u</span></div>
<div class="line"><a name="l07415"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gacdf4199fbacacc507fae85a1f0ad51a3"> 7415</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M4WE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGD_WORD2_M4WE_SHIFT))&amp;MPU_RGD_WORD2_M4WE_MASK)</span></div>
<div class="line"><a name="l07416"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gad07b830945eee33843767ee8013438c2"> 7416</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M4RE_MASK                  0x2000000u</span></div>
<div class="line"><a name="l07417"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaef121b700e07f93822184f4f7304a355"> 7417</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M4RE_SHIFT                 25u</span></div>
<div class="line"><a name="l07418"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga15dba25c10614888d380b0af65853a18"> 7418</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M4RE_WIDTH                 1u</span></div>
<div class="line"><a name="l07419"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga8f07493c6d476ab3b0ccf8ec3d26e1fa"> 7419</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M4RE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGD_WORD2_M4RE_SHIFT))&amp;MPU_RGD_WORD2_M4RE_MASK)</span></div>
<div class="line"><a name="l07420"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga00f9c7f18ddeeca22383bbd3b34f6b3a"> 7420</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M5WE_MASK                  0x4000000u</span></div>
<div class="line"><a name="l07421"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gab6791e229c9d398bf939e0eef275cc04"> 7421</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M5WE_SHIFT                 26u</span></div>
<div class="line"><a name="l07422"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga940f0b340d70db82246f5e0cb6fd575f"> 7422</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M5WE_WIDTH                 1u</span></div>
<div class="line"><a name="l07423"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga3872857df0843bd0e0a8fc6161377ed2"> 7423</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M5WE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGD_WORD2_M5WE_SHIFT))&amp;MPU_RGD_WORD2_M5WE_MASK)</span></div>
<div class="line"><a name="l07424"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga446d72ca3f60c60c15c6d9d23bc3741a"> 7424</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M5RE_MASK                  0x8000000u</span></div>
<div class="line"><a name="l07425"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga4aa63246fcf19ef5e1c1bb4734d55e2e"> 7425</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M5RE_SHIFT                 27u</span></div>
<div class="line"><a name="l07426"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaf5f75698de3dcdc41317802946925170"> 7426</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M5RE_WIDTH                 1u</span></div>
<div class="line"><a name="l07427"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga69ccb57ef0cbc237d9efd7e31f80b427"> 7427</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M5RE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGD_WORD2_M5RE_SHIFT))&amp;MPU_RGD_WORD2_M5RE_MASK)</span></div>
<div class="line"><a name="l07428"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gafddcbcceeb501ff708e4a707c3fcdd60"> 7428</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M6WE_MASK                  0x10000000u</span></div>
<div class="line"><a name="l07429"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga4ab36612dcc9c3ce4e4ee109515cdf3e"> 7429</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M6WE_SHIFT                 28u</span></div>
<div class="line"><a name="l07430"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gac8c43b76ed7615c0c8e129d056699665"> 7430</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M6WE_WIDTH                 1u</span></div>
<div class="line"><a name="l07431"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga59b7d3024226ae2b042841fa06bfdede"> 7431</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M6WE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGD_WORD2_M6WE_SHIFT))&amp;MPU_RGD_WORD2_M6WE_MASK)</span></div>
<div class="line"><a name="l07432"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga70e08a06bd945aa9e4d5f9f8f46b0d38"> 7432</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M6RE_MASK                  0x20000000u</span></div>
<div class="line"><a name="l07433"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaf0e2f44435f3855c91c2e1c765c091e2"> 7433</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M6RE_SHIFT                 29u</span></div>
<div class="line"><a name="l07434"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gadc0a4bf9d49762a649c410c74ab52a18"> 7434</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M6RE_WIDTH                 1u</span></div>
<div class="line"><a name="l07435"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gad04e3540e266b5016167b54505a0a53a"> 7435</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M6RE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGD_WORD2_M6RE_SHIFT))&amp;MPU_RGD_WORD2_M6RE_MASK)</span></div>
<div class="line"><a name="l07436"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga47816fef62c8b9085b723b3d1f54f8ff"> 7436</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M7WE_MASK                  0x40000000u</span></div>
<div class="line"><a name="l07437"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga370726afca911541c8fbcfa3258a2ebf"> 7437</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M7WE_SHIFT                 30u</span></div>
<div class="line"><a name="l07438"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga40bf339dba3a67fa3dcba1d428aa998c"> 7438</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M7WE_WIDTH                 1u</span></div>
<div class="line"><a name="l07439"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gafd39c91ea6a0b7be9856d44415b70792"> 7439</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M7WE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGD_WORD2_M7WE_SHIFT))&amp;MPU_RGD_WORD2_M7WE_MASK)</span></div>
<div class="line"><a name="l07440"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga55282b9cb58826b52122dd7e2b38e92c"> 7440</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M7RE_MASK                  0x80000000u</span></div>
<div class="line"><a name="l07441"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga295e145ccbd14a3983292db7e9090365"> 7441</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M7RE_SHIFT                 31u</span></div>
<div class="line"><a name="l07442"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gac4cc70536bc80b10e81bb52f323a3fb5"> 7442</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M7RE_WIDTH                 1u</span></div>
<div class="line"><a name="l07443"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gac420876cce2116b5787fe39dcffa29d0"> 7443</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M7RE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGD_WORD2_M7RE_SHIFT))&amp;MPU_RGD_WORD2_M7RE_MASK)</span></div>
<div class="line"><a name="l07444"></a><span class="lineno"> 7444</span>&#160;<span class="comment">/* RGD_WORD3 Bit Fields */</span></div>
<div class="line"><a name="l07445"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gafc7d14fc9b4231422e09987c08716730"> 7445</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD3_VLD_MASK                   0x1u</span></div>
<div class="line"><a name="l07446"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga8c5da0505d4ed99db81afb825c520be7"> 7446</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD3_VLD_SHIFT                  0u</span></div>
<div class="line"><a name="l07447"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga6a68fb464eecee29eed7fc5d6d13277b"> 7447</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD3_VLD_WIDTH                  1u</span></div>
<div class="line"><a name="l07448"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga2b6c8d8524121a277e5af35ee9983802"> 7448</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD3_VLD(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGD_WORD3_VLD_SHIFT))&amp;MPU_RGD_WORD3_VLD_MASK)</span></div>
<div class="line"><a name="l07449"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga7b7562ea27d1d2e84936c2939a776d79"> 7449</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD3_PIDMASK_MASK               0xFF0000u</span></div>
<div class="line"><a name="l07450"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga7a2548508907fb593c7bfd22d33cac52"> 7450</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD3_PIDMASK_SHIFT              16u</span></div>
<div class="line"><a name="l07451"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga66bbd2805b4c117ddfd36f1a759157e0"> 7451</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD3_PIDMASK_WIDTH              8u</span></div>
<div class="line"><a name="l07452"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaef05a93ebf06d9bee5ca93a02fde7ce6"> 7452</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD3_PIDMASK(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGD_WORD3_PIDMASK_SHIFT))&amp;MPU_RGD_WORD3_PIDMASK_MASK)</span></div>
<div class="line"><a name="l07453"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga5bcbefc68f4fce631dac36b20f0bae3d"> 7453</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD3_PID_MASK                   0xFF000000u</span></div>
<div class="line"><a name="l07454"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gad1fb0264270e2dc34a7ead5f2a34aad1"> 7454</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD3_PID_SHIFT                  24u</span></div>
<div class="line"><a name="l07455"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gac201fc3cbe3e7eefea90fd9ef516d0d7"> 7455</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD3_PID_WIDTH                  8u</span></div>
<div class="line"><a name="l07456"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga9e05cfaa43ad547c5dca847d990845cc"> 7456</a></span>&#160;<span class="preprocessor">#define MPU_RGD_WORD3_PID(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGD_WORD3_PID_SHIFT))&amp;MPU_RGD_WORD3_PID_MASK)</span></div>
<div class="line"><a name="l07457"></a><span class="lineno"> 7457</span>&#160;<span class="comment">/* RGDAAC Bit Fields */</span></div>
<div class="line"><a name="l07458"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaa4855af22b69592db90ae0eef06608fc"> 7458</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M0UM_MASK                     0x7u</span></div>
<div class="line"><a name="l07459"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga3ba290e2151d652e653e23a97738b1e5"> 7459</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M0UM_SHIFT                    0u</span></div>
<div class="line"><a name="l07460"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga81a476da1cef276770ba2eb0f9789dea"> 7460</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M0UM_WIDTH                    3u</span></div>
<div class="line"><a name="l07461"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga2f421e9034b369fd97dae1de41e03a5c"> 7461</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M0UM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M0UM_SHIFT))&amp;MPU_RGDAAC_M0UM_MASK)</span></div>
<div class="line"><a name="l07462"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gada28730c0d3bd624b681e09a736c120e"> 7462</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M0SM_MASK                     0x18u</span></div>
<div class="line"><a name="l07463"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gadad72890c36bcb3eea5e72c8f95af64a"> 7463</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M0SM_SHIFT                    3u</span></div>
<div class="line"><a name="l07464"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaae7bcc9c42a939aca3c2eb3733717727"> 7464</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M0SM_WIDTH                    2u</span></div>
<div class="line"><a name="l07465"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gac319d89383bf9f0de908508542fea331"> 7465</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M0SM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M0SM_SHIFT))&amp;MPU_RGDAAC_M0SM_MASK)</span></div>
<div class="line"><a name="l07466"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga9971bc4d5380405e3dfc5406f198467f"> 7466</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M0PE_MASK                     0x20u</span></div>
<div class="line"><a name="l07467"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaefb6130bf565012a5a2ed7137d9f2b11"> 7467</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M0PE_SHIFT                    5u</span></div>
<div class="line"><a name="l07468"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga12874c318fad025d8af63b0d1a836e1c"> 7468</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M0PE_WIDTH                    1u</span></div>
<div class="line"><a name="l07469"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaf1f375d4f8ccfe199a7eaa3f12d37219"> 7469</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M0PE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M0PE_SHIFT))&amp;MPU_RGDAAC_M0PE_MASK)</span></div>
<div class="line"><a name="l07470"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga9c612a4add9fc4bd1e8866fe06d5a0f0"> 7470</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M1UM_MASK                     0x1C0u</span></div>
<div class="line"><a name="l07471"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gab78a3ecaa69ce9b7a985e4efa7b4620d"> 7471</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M1UM_SHIFT                    6u</span></div>
<div class="line"><a name="l07472"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga4be2602b3667c4165b8824d3f39353ae"> 7472</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M1UM_WIDTH                    3u</span></div>
<div class="line"><a name="l07473"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga0d79bb99181801ac26d748c60f15b7eb"> 7473</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M1UM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M1UM_SHIFT))&amp;MPU_RGDAAC_M1UM_MASK)</span></div>
<div class="line"><a name="l07474"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gae1b8caa92c79f5d2c8063322a5648949"> 7474</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M1SM_MASK                     0x600u</span></div>
<div class="line"><a name="l07475"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaa7b953ee18610f335e223411d85d8cfa"> 7475</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M1SM_SHIFT                    9u</span></div>
<div class="line"><a name="l07476"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga52f81abf1c3faa67492f256a2d872b3a"> 7476</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M1SM_WIDTH                    2u</span></div>
<div class="line"><a name="l07477"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga4637a5f46bf91983c81b2242ff27c19d"> 7477</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M1SM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M1SM_SHIFT))&amp;MPU_RGDAAC_M1SM_MASK)</span></div>
<div class="line"><a name="l07478"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga8d7b4cc87aa01ac1fc57eee990df39c7"> 7478</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M2UM_MASK                     0x7000u</span></div>
<div class="line"><a name="l07479"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga1d5c046770993c99be4542472930ca76"> 7479</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M2UM_SHIFT                    12u</span></div>
<div class="line"><a name="l07480"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gade477cadb27346b36b41ebb8a8b97a7e"> 7480</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M2UM_WIDTH                    3u</span></div>
<div class="line"><a name="l07481"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gae2624802b0f6612197ae07aad8864b66"> 7481</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M2UM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M2UM_SHIFT))&amp;MPU_RGDAAC_M2UM_MASK)</span></div>
<div class="line"><a name="l07482"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga6add3ff0b896e284766090212deee537"> 7482</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M2SM_MASK                     0x18000u</span></div>
<div class="line"><a name="l07483"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga3ad37821b5be6daf16f1a497562a34e8"> 7483</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M2SM_SHIFT                    15u</span></div>
<div class="line"><a name="l07484"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gabfe8f525df5ca206e036f8a16d21c7aa"> 7484</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M2SM_WIDTH                    2u</span></div>
<div class="line"><a name="l07485"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga143287bba1d7668b4c1fa76a2493afd3"> 7485</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M2SM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M2SM_SHIFT))&amp;MPU_RGDAAC_M2SM_MASK)</span></div>
<div class="line"><a name="l07486"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaf2452a83e10e064460faa1161376e227"> 7486</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M3UM_MASK                     0x1C0000u</span></div>
<div class="line"><a name="l07487"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gac64ad669637020d4ed932759c5018a1a"> 7487</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M3UM_SHIFT                    18u</span></div>
<div class="line"><a name="l07488"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga38812cda5ff6d9c7f7798173e4d59a6f"> 7488</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M3UM_WIDTH                    3u</span></div>
<div class="line"><a name="l07489"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga76fc460cd33e038041b5a57af773d35c"> 7489</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M3UM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M3UM_SHIFT))&amp;MPU_RGDAAC_M3UM_MASK)</span></div>
<div class="line"><a name="l07490"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gae5e6d54ab5d669ec57740a22ea1a9840"> 7490</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M3SM_MASK                     0x600000u</span></div>
<div class="line"><a name="l07491"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga2100b16ac6437948090913ee54184df6"> 7491</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M3SM_SHIFT                    21u</span></div>
<div class="line"><a name="l07492"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga69b712fdb502c9ad49297a60f77e2344"> 7492</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M3SM_WIDTH                    2u</span></div>
<div class="line"><a name="l07493"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaa774f8f68a43dac17f60bc8572fb5b4f"> 7493</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M3SM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M3SM_SHIFT))&amp;MPU_RGDAAC_M3SM_MASK)</span></div>
<div class="line"><a name="l07494"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga83e0fd88964bf881fff84ec5148be122"> 7494</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M4WE_MASK                     0x1000000u</span></div>
<div class="line"><a name="l07495"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gab956bade9f6a200c49007ae0385b5838"> 7495</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M4WE_SHIFT                    24u</span></div>
<div class="line"><a name="l07496"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga035052d6243394375269079c3491e3f5"> 7496</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M4WE_WIDTH                    1u</span></div>
<div class="line"><a name="l07497"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga664488dcab9e2729c29d8ec71797367f"> 7497</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M4WE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M4WE_SHIFT))&amp;MPU_RGDAAC_M4WE_MASK)</span></div>
<div class="line"><a name="l07498"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga19bff0a0a5537826851816728dbe1845"> 7498</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M4RE_MASK                     0x2000000u</span></div>
<div class="line"><a name="l07499"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga2396d0d3aa02d1ce7d63b375306171db"> 7499</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M4RE_SHIFT                    25u</span></div>
<div class="line"><a name="l07500"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga67893b07ef55b617c7e9fa68aecf2019"> 7500</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M4RE_WIDTH                    1u</span></div>
<div class="line"><a name="l07501"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaf146a6c9576bfad37efb529547eaa3ae"> 7501</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M4RE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M4RE_SHIFT))&amp;MPU_RGDAAC_M4RE_MASK)</span></div>
<div class="line"><a name="l07502"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga9a15b77ff19841d163202e5f08e59941"> 7502</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M5WE_MASK                     0x4000000u</span></div>
<div class="line"><a name="l07503"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga32b48238ec363343bb84eb701503ac64"> 7503</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M5WE_SHIFT                    26u</span></div>
<div class="line"><a name="l07504"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga3955a5be90996389b026470fe0915b87"> 7504</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M5WE_WIDTH                    1u</span></div>
<div class="line"><a name="l07505"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga664dd068b9a4cde513af5bad0f8f1290"> 7505</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M5WE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M5WE_SHIFT))&amp;MPU_RGDAAC_M5WE_MASK)</span></div>
<div class="line"><a name="l07506"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga96965e716b1fba479c7903a5ae64e305"> 7506</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M5RE_MASK                     0x8000000u</span></div>
<div class="line"><a name="l07507"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga80db0bdec596e5f2ae168cf02b3e68d0"> 7507</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M5RE_SHIFT                    27u</span></div>
<div class="line"><a name="l07508"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga7a5b1dda5c2363fe2a0ef64559062b9e"> 7508</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M5RE_WIDTH                    1u</span></div>
<div class="line"><a name="l07509"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaae235d7a57adae39649afbc21a9ff657"> 7509</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M5RE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M5RE_SHIFT))&amp;MPU_RGDAAC_M5RE_MASK)</span></div>
<div class="line"><a name="l07510"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga675c429d4b18a11c7dd4d6f81e8fec4b"> 7510</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M6WE_MASK                     0x10000000u</span></div>
<div class="line"><a name="l07511"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga67ade60c5f10bf98e10770b8af8d2a87"> 7511</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M6WE_SHIFT                    28u</span></div>
<div class="line"><a name="l07512"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga8da77733c0c74021ddbc36e9730487bb"> 7512</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M6WE_WIDTH                    1u</span></div>
<div class="line"><a name="l07513"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga7727a51c45dc4888b70bdee30a1b3210"> 7513</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M6WE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M6WE_SHIFT))&amp;MPU_RGDAAC_M6WE_MASK)</span></div>
<div class="line"><a name="l07514"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga520ccd7afefe94f2c563302f3996dbe3"> 7514</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M6RE_MASK                     0x20000000u</span></div>
<div class="line"><a name="l07515"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga0166b93dc6445dac1d73289ecdb8eda1"> 7515</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M6RE_SHIFT                    29u</span></div>
<div class="line"><a name="l07516"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gafbf66b356c9cf5c674088a5d7bb43444"> 7516</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M6RE_WIDTH                    1u</span></div>
<div class="line"><a name="l07517"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga1899ae155d55990f8fcb533cf9c3850d"> 7517</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M6RE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M6RE_SHIFT))&amp;MPU_RGDAAC_M6RE_MASK)</span></div>
<div class="line"><a name="l07518"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gae26a39c4f03a041788d55172d23c277a"> 7518</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M7WE_MASK                     0x40000000u</span></div>
<div class="line"><a name="l07519"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaa8390e90127f6bfa83f10b5987ac2ec7"> 7519</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M7WE_SHIFT                    30u</span></div>
<div class="line"><a name="l07520"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga1f33d19ac93030f2b84b67c63214b402"> 7520</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M7WE_WIDTH                    1u</span></div>
<div class="line"><a name="l07521"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga15374a42f92b48b9b609331b5fc7dba4"> 7521</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M7WE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M7WE_SHIFT))&amp;MPU_RGDAAC_M7WE_MASK)</span></div>
<div class="line"><a name="l07522"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga91e2f6e31b038f7103f4824968045be5"> 7522</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M7RE_MASK                     0x80000000u</span></div>
<div class="line"><a name="l07523"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga2ca22b48cd61a2b77f11fd0d41b0e475"> 7523</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M7RE_SHIFT                    31u</span></div>
<div class="line"><a name="l07524"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga911856ccc7e4186926026e5bc632dc08"> 7524</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M7RE_WIDTH                    1u</span></div>
<div class="line"><a name="l07525"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga28fd62688aa1d5e67f7d8fc60447cd4f"> 7525</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M7RE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M7RE_SHIFT))&amp;MPU_RGDAAC_M7RE_MASK)</span></div>
<div class="line"><a name="l07526"></a><span class="lineno"> 7526</span>&#160; <span class="comment">/* end of group MPU_Register_Masks */</span></div>
<div class="line"><a name="l07530"></a><span class="lineno"> 7530</span>&#160; </div>
<div class="line"><a name="l07531"></a><span class="lineno"> 7531</span>&#160; <span class="comment">/* end of group MPU_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l07535"></a><span class="lineno"> 7535</span>&#160; </div>
<div class="line"><a name="l07536"></a><span class="lineno"> 7536</span>&#160; </div>
<div class="line"><a name="l07537"></a><span class="lineno"> 7537</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l07538"></a><span class="lineno"> 7538</span>&#160;<span class="comment">   -- MSCM Peripheral Access Layer</span></div>
<div class="line"><a name="l07539"></a><span class="lineno"> 7539</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l07540"></a><span class="lineno"> 7540</span>&#160; </div>
<div class="line"><a name="l07548"></a><span class="lineno"><a class="line" href="group___m_s_c_m___peripheral___access___layer.html#gae7e2f2251996e80e2c7b62d453e3cac7"> 7548</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_COUNT                         3u</span></div>
<div class="line"><a name="l07549"></a><span class="lineno"> 7549</span>&#160; </div>
<div class="line"><a name="l07551"></a><span class="lineno"><a class="line" href="struct_m_s_c_m___type.html"> 7551</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l07552"></a><span class="lineno"><a class="line" href="struct_m_s_c_m___type.html#a5dad093928347d7a514aaf29af4905a3"> 7552</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_s_c_m___type.html#a5dad093928347d7a514aaf29af4905a3">CPxTYPE</a>;                           </div>
<div class="line"><a name="l07553"></a><span class="lineno"><a class="line" href="struct_m_s_c_m___type.html#a0ad4a8ed0fd26899475ff23f102a053d"> 7553</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_s_c_m___type.html#a0ad4a8ed0fd26899475ff23f102a053d">CPxNUM</a>;                            </div>
<div class="line"><a name="l07554"></a><span class="lineno"><a class="line" href="struct_m_s_c_m___type.html#ac7decfe4efe375c4298466995f420830"> 7554</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_s_c_m___type.html#ac7decfe4efe375c4298466995f420830">CPxMASTER</a>;                         </div>
<div class="line"><a name="l07555"></a><span class="lineno"><a class="line" href="struct_m_s_c_m___type.html#a02a3e12e5e5942bd7ffe34f3e04a3bb7"> 7555</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_s_c_m___type.html#a02a3e12e5e5942bd7ffe34f3e04a3bb7">CPxCOUNT</a>;                          </div>
<div class="line"><a name="l07556"></a><span class="lineno"><a class="line" href="struct_m_s_c_m___type.html#a95046a0dd350538c795b4cbc3a80d4b8"> 7556</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_s_c_m___type.html#a95046a0dd350538c795b4cbc3a80d4b8">CPxCFG0</a>;                           </div>
<div class="line"><a name="l07557"></a><span class="lineno"><a class="line" href="struct_m_s_c_m___type.html#a32e93c8d1b0a28df4dcb3097954a2cdd"> 7557</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_s_c_m___type.html#a32e93c8d1b0a28df4dcb3097954a2cdd">CPxCFG1</a>;                           </div>
<div class="line"><a name="l07558"></a><span class="lineno"><a class="line" href="struct_m_s_c_m___type.html#a61f960231af4b99412921b5b6b7b6e56"> 7558</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_s_c_m___type.html#a61f960231af4b99412921b5b6b7b6e56">CPxCFG2</a>;                           </div>
<div class="line"><a name="l07559"></a><span class="lineno"><a class="line" href="struct_m_s_c_m___type.html#a85ef46cb3450c459d81648c547f2de72"> 7559</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_s_c_m___type.html#a85ef46cb3450c459d81648c547f2de72">CPxCFG3</a>;                           </div>
<div class="line"><a name="l07560"></a><span class="lineno"><a class="line" href="struct_m_s_c_m___type.html#ae7f063aae888f153bfd9b074ea47a392"> 7560</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_s_c_m___type.html#ae7f063aae888f153bfd9b074ea47a392">CP0TYPE</a>;                           </div>
<div class="line"><a name="l07561"></a><span class="lineno"><a class="line" href="struct_m_s_c_m___type.html#ad28952ef38d54dddff7d29c51ad065a2"> 7561</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_s_c_m___type.html#ad28952ef38d54dddff7d29c51ad065a2">CP0NUM</a>;                            </div>
<div class="line"><a name="l07562"></a><span class="lineno"><a class="line" href="struct_m_s_c_m___type.html#a2dd95eb06d3e265bf3b3bf144344777c"> 7562</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_s_c_m___type.html#a2dd95eb06d3e265bf3b3bf144344777c">CP0MASTER</a>;                         </div>
<div class="line"><a name="l07563"></a><span class="lineno"><a class="line" href="struct_m_s_c_m___type.html#a546ebdd61010189f9b73ceb287f46416"> 7563</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_s_c_m___type.html#a546ebdd61010189f9b73ceb287f46416">CP0COUNT</a>;                          </div>
<div class="line"><a name="l07564"></a><span class="lineno"><a class="line" href="struct_m_s_c_m___type.html#ac11a8a0a86819c8370e689449581ea87"> 7564</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_s_c_m___type.html#ac11a8a0a86819c8370e689449581ea87">CP0CFG0</a>;                           </div>
<div class="line"><a name="l07565"></a><span class="lineno"><a class="line" href="struct_m_s_c_m___type.html#aec81a4c17cbea7519249cc7f5ad72bc1"> 7565</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_s_c_m___type.html#aec81a4c17cbea7519249cc7f5ad72bc1">CP0CFG1</a>;                           </div>
<div class="line"><a name="l07566"></a><span class="lineno"><a class="line" href="struct_m_s_c_m___type.html#a6335c2e7aa0a6862611144bc1d360826"> 7566</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_s_c_m___type.html#a6335c2e7aa0a6862611144bc1d360826">CP0CFG2</a>;                           </div>
<div class="line"><a name="l07567"></a><span class="lineno"><a class="line" href="struct_m_s_c_m___type.html#a7d6e6bebbb41422de855c1c2af38b221"> 7567</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_s_c_m___type.html#a7d6e6bebbb41422de855c1c2af38b221">CP0CFG3</a>;                           </div>
<div class="line"><a name="l07568"></a><span class="lineno"><a class="line" href="struct_m_s_c_m___type.html#aab77fa894fa151139ae761d508b1f74a"> 7568</a></span>&#160;       uint8_t RESERVED_0[960];</div>
<div class="line"><a name="l07569"></a><span class="lineno"><a class="line" href="struct_m_s_c_m___type.html#a2d85d24658a66a717106d165525e30a4"> 7569</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OCMDR[<a class="code" href="group___m_s_c_m___peripheral___access___layer.html#gae7e2f2251996e80e2c7b62d453e3cac7">MSCM_OCMDR_COUNT</a>];           </div>
<div class="line"><a name="l07570"></a><span class="lineno"> 7570</span>&#160;} <a class="code" href="struct_m_s_c_m___type.html">MSCM_Type</a>, *<a class="code" href="group___m_s_c_m___peripheral___access___layer.html#ga3b9c4fb554ba9aed4c0af829abba0a7a">MSCM_MemMapPtr</a>;</div>
<div class="line"><a name="l07571"></a><span class="lineno"> 7571</span>&#160; </div>
<div class="line"><a name="l07573"></a><span class="lineno"><a class="line" href="group___m_s_c_m___peripheral___access___layer.html#gae3cde6c7d27088c23e35768c754038ea"> 7573</a></span>&#160;<span class="preprocessor">#define MSCM_INSTANCE_COUNT                      (1u)</span></div>
<div class="line"><a name="l07574"></a><span class="lineno"> 7574</span>&#160; </div>
<div class="line"><a name="l07575"></a><span class="lineno"> 7575</span>&#160; </div>
<div class="line"><a name="l07576"></a><span class="lineno"> 7576</span>&#160;<span class="comment">/* MSCM - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l07578"></a><span class="lineno"><a class="line" href="group___m_s_c_m___peripheral___access___layer.html#ga1222316c7709670ab8d1157fad85263a"> 7578</a></span>&#160;<span class="preprocessor">#define MSCM_BASE                                (0x40001000u)</span></div>
<div class="line"><a name="l07579"></a><span class="lineno"> 7579</span>&#160; </div>
<div class="line"><a name="l07580"></a><span class="lineno"><a class="line" href="group___m_s_c_m___peripheral___access___layer.html#ga088faa846b1a1e77e4ac0cba2660dcaf"> 7580</a></span>&#160;<span class="preprocessor">#define MSCM                                     ((MSCM_Type *)MSCM_BASE)</span></div>
<div class="line"><a name="l07581"></a><span class="lineno"> 7581</span>&#160; </div>
<div class="line"><a name="l07582"></a><span class="lineno"><a class="line" href="group___m_s_c_m___peripheral___access___layer.html#ga858477410291f4c079beae9dab9f2d4b"> 7582</a></span>&#160;<span class="preprocessor">#define MSCM_BASE_ADDRS                          { MSCM_BASE }</span></div>
<div class="line"><a name="l07583"></a><span class="lineno"> 7583</span>&#160; </div>
<div class="line"><a name="l07584"></a><span class="lineno"><a class="line" href="group___m_s_c_m___peripheral___access___layer.html#ga997d1fdc9b0b324e76674e8672d7804a"> 7584</a></span>&#160;<span class="preprocessor">#define MSCM_BASE_PTRS                           { MSCM }</span></div>
<div class="line"><a name="l07585"></a><span class="lineno"> 7585</span>&#160; </div>
<div class="line"><a name="l07586"></a><span class="lineno"> 7586</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l07587"></a><span class="lineno"> 7587</span>&#160;<span class="comment">   -- MSCM Register Masks</span></div>
<div class="line"><a name="l07588"></a><span class="lineno"> 7588</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l07589"></a><span class="lineno"> 7589</span>&#160; </div>
<div class="line"><a name="l07595"></a><span class="lineno"> 7595</span>&#160;<span class="comment">/* CPxTYPE Bit Fields */</span></div>
<div class="line"><a name="l07596"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gacd7a368fd78e9ce1fa8a9228596efa0d"> 7596</a></span>&#160;<span class="preprocessor">#define MSCM_CPxTYPE_RYPZ_MASK                   0xFFu</span></div>
<div class="line"><a name="l07597"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaf43555cc72c95bb22e167899c723d85a"> 7597</a></span>&#160;<span class="preprocessor">#define MSCM_CPxTYPE_RYPZ_SHIFT                  0u</span></div>
<div class="line"><a name="l07598"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga0c5485b095094fd851e9cd9950166781"> 7598</a></span>&#160;<span class="preprocessor">#define MSCM_CPxTYPE_RYPZ_WIDTH                  8u</span></div>
<div class="line"><a name="l07599"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga3a877df60b9b2e8e89c805541ca51d26"> 7599</a></span>&#160;<span class="preprocessor">#define MSCM_CPxTYPE_RYPZ(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CPxTYPE_RYPZ_SHIFT))&amp;MSCM_CPxTYPE_RYPZ_MASK)</span></div>
<div class="line"><a name="l07600"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga9276f555f5e5c302a09f47bef4a1f022"> 7600</a></span>&#160;<span class="preprocessor">#define MSCM_CPxTYPE_PERSONALITY_MASK            0xFFFFFF00u</span></div>
<div class="line"><a name="l07601"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga5e067c93b21a9a78d15eb929e6fcc3f9"> 7601</a></span>&#160;<span class="preprocessor">#define MSCM_CPxTYPE_PERSONALITY_SHIFT           8u</span></div>
<div class="line"><a name="l07602"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga713fcf4c07d15d953f77a9d4894e2d3d"> 7602</a></span>&#160;<span class="preprocessor">#define MSCM_CPxTYPE_PERSONALITY_WIDTH           24u</span></div>
<div class="line"><a name="l07603"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga6b730e436d814674fb34d307ed947593"> 7603</a></span>&#160;<span class="preprocessor">#define MSCM_CPxTYPE_PERSONALITY(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CPxTYPE_PERSONALITY_SHIFT))&amp;MSCM_CPxTYPE_PERSONALITY_MASK)</span></div>
<div class="line"><a name="l07604"></a><span class="lineno"> 7604</span>&#160;<span class="comment">/* CPxNUM Bit Fields */</span></div>
<div class="line"><a name="l07605"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga1d9caa05b10c1622a0bbbc17972fdaf6"> 7605</a></span>&#160;<span class="preprocessor">#define MSCM_CPxNUM_CPN_MASK                     0x1u</span></div>
<div class="line"><a name="l07606"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga39adfdcc7ab48966f7c3a8dd160a652a"> 7606</a></span>&#160;<span class="preprocessor">#define MSCM_CPxNUM_CPN_SHIFT                    0u</span></div>
<div class="line"><a name="l07607"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gabf9d2c99219de4744873a77b13b236aa"> 7607</a></span>&#160;<span class="preprocessor">#define MSCM_CPxNUM_CPN_WIDTH                    1u</span></div>
<div class="line"><a name="l07608"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga873402fc53bb89bf3633bdff4ee0355a"> 7608</a></span>&#160;<span class="preprocessor">#define MSCM_CPxNUM_CPN(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CPxNUM_CPN_SHIFT))&amp;MSCM_CPxNUM_CPN_MASK)</span></div>
<div class="line"><a name="l07609"></a><span class="lineno"> 7609</span>&#160;<span class="comment">/* CPxMASTER Bit Fields */</span></div>
<div class="line"><a name="l07610"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gae9ddd9807684bb9e625408dcfc5c1bf1"> 7610</a></span>&#160;<span class="preprocessor">#define MSCM_CPxMASTER_PPMN_MASK                 0x3Fu</span></div>
<div class="line"><a name="l07611"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gab762942eb6fcfc8ec0e043a4e472d6c6"> 7611</a></span>&#160;<span class="preprocessor">#define MSCM_CPxMASTER_PPMN_SHIFT                0u</span></div>
<div class="line"><a name="l07612"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga7c9e24b0461ff01bbcc2bd4d12525b67"> 7612</a></span>&#160;<span class="preprocessor">#define MSCM_CPxMASTER_PPMN_WIDTH                6u</span></div>
<div class="line"><a name="l07613"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga80f708134491b3454c7a37b05f2a5bbb"> 7613</a></span>&#160;<span class="preprocessor">#define MSCM_CPxMASTER_PPMN(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CPxMASTER_PPMN_SHIFT))&amp;MSCM_CPxMASTER_PPMN_MASK)</span></div>
<div class="line"><a name="l07614"></a><span class="lineno"> 7614</span>&#160;<span class="comment">/* CPxCOUNT Bit Fields */</span></div>
<div class="line"><a name="l07615"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga85a29993a8f66665abd3664de0a25e0c"> 7615</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCOUNT_PCNT_MASK                  0x3u</span></div>
<div class="line"><a name="l07616"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaaf46b6bfadb5cd3b6e5bd72802be5c2c"> 7616</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCOUNT_PCNT_SHIFT                 0u</span></div>
<div class="line"><a name="l07617"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga5ec2a9ec9be0ec10bebbb551056d855e"> 7617</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCOUNT_PCNT_WIDTH                 2u</span></div>
<div class="line"><a name="l07618"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gab400945c61cfc226264fb8096199ed7d"> 7618</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCOUNT_PCNT(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CPxCOUNT_PCNT_SHIFT))&amp;MSCM_CPxCOUNT_PCNT_MASK)</span></div>
<div class="line"><a name="l07619"></a><span class="lineno"> 7619</span>&#160;<span class="comment">/* CPxCFG0 Bit Fields */</span></div>
<div class="line"><a name="l07620"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga29ddc7fec0b09a15b97da962d689091f"> 7620</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG0_DCWY_MASK                   0xFFu</span></div>
<div class="line"><a name="l07621"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga1984bde22f9c7e1642043e2bed4a7293"> 7621</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG0_DCWY_SHIFT                  0u</span></div>
<div class="line"><a name="l07622"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga43fb1d757d5b35c12b332e37dcb7cb23"> 7622</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG0_DCWY_WIDTH                  8u</span></div>
<div class="line"><a name="l07623"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga5e00f57ddaf992f111358a321a0642a2"> 7623</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG0_DCWY(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CPxCFG0_DCWY_SHIFT))&amp;MSCM_CPxCFG0_DCWY_MASK)</span></div>
<div class="line"><a name="l07624"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga9e5df4bca6d709abe4d948aaf4233ec8"> 7624</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG0_DCSZ_MASK                   0xFF00u</span></div>
<div class="line"><a name="l07625"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga54f347825b22d258525458e85aa0a5d1"> 7625</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG0_DCSZ_SHIFT                  8u</span></div>
<div class="line"><a name="l07626"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gadcc2378ee0f84b641e45571dc4eba30d"> 7626</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG0_DCSZ_WIDTH                  8u</span></div>
<div class="line"><a name="l07627"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gabdca9b120f41d7e720d5b29126381347"> 7627</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG0_DCSZ(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CPxCFG0_DCSZ_SHIFT))&amp;MSCM_CPxCFG0_DCSZ_MASK)</span></div>
<div class="line"><a name="l07628"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaeb533193033ee85b7059f99f8c45f028"> 7628</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG0_ICWY_MASK                   0xFF0000u</span></div>
<div class="line"><a name="l07629"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaf94a8153e91ee80bb14b7233307aa01f"> 7629</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG0_ICWY_SHIFT                  16u</span></div>
<div class="line"><a name="l07630"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga413db919e4364d6c793a58b9d2a7b096"> 7630</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG0_ICWY_WIDTH                  8u</span></div>
<div class="line"><a name="l07631"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga3a8a3a259d3aa29c3b6b66ba6cb39775"> 7631</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG0_ICWY(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CPxCFG0_ICWY_SHIFT))&amp;MSCM_CPxCFG0_ICWY_MASK)</span></div>
<div class="line"><a name="l07632"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga5b8f295b9a9ce64f9fc4b2c185427bda"> 7632</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG0_ICSZ_MASK                   0xFF000000u</span></div>
<div class="line"><a name="l07633"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gab194a0bfa3713837d8343aab93cc5211"> 7633</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG0_ICSZ_SHIFT                  24u</span></div>
<div class="line"><a name="l07634"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga295d2541fd3a0cb8e81da1f1879f0d7c"> 7634</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG0_ICSZ_WIDTH                  8u</span></div>
<div class="line"><a name="l07635"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaca89aa1adf23717379419876392ba637"> 7635</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG0_ICSZ(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CPxCFG0_ICSZ_SHIFT))&amp;MSCM_CPxCFG0_ICSZ_MASK)</span></div>
<div class="line"><a name="l07636"></a><span class="lineno"> 7636</span>&#160;<span class="comment">/* CPxCFG1 Bit Fields */</span></div>
<div class="line"><a name="l07637"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gac3d9acbc093d3cc968533fb94b825751"> 7637</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG1_L2WY_MASK                   0xFF0000u</span></div>
<div class="line"><a name="l07638"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga7f740796d89f7e332ff5311c4afdec65"> 7638</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG1_L2WY_SHIFT                  16u</span></div>
<div class="line"><a name="l07639"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga3af9e34e790d4b89bb51ddbc0adeeee2"> 7639</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG1_L2WY_WIDTH                  8u</span></div>
<div class="line"><a name="l07640"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga849e1c34a08032a586413ed086a092d4"> 7640</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG1_L2WY(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CPxCFG1_L2WY_SHIFT))&amp;MSCM_CPxCFG1_L2WY_MASK)</span></div>
<div class="line"><a name="l07641"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gad726f65a02305dd094664d4ca014538a"> 7641</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG1_L2SZ_MASK                   0xFF000000u</span></div>
<div class="line"><a name="l07642"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga4bb7a4fae03f73a90809dd7f0b033b73"> 7642</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG1_L2SZ_SHIFT                  24u</span></div>
<div class="line"><a name="l07643"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga2fcf78c8d4b90dc234c2d58fe832efa8"> 7643</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG1_L2SZ_WIDTH                  8u</span></div>
<div class="line"><a name="l07644"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga460f3b7f02be0b822dc26f31d85098ab"> 7644</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG1_L2SZ(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CPxCFG1_L2SZ_SHIFT))&amp;MSCM_CPxCFG1_L2SZ_MASK)</span></div>
<div class="line"><a name="l07645"></a><span class="lineno"> 7645</span>&#160;<span class="comment">/* CPxCFG2 Bit Fields */</span></div>
<div class="line"><a name="l07646"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga602ae3ad1f3ae8b307d43410839a2a34"> 7646</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG2_TMUSZ_MASK                  0xFF00u</span></div>
<div class="line"><a name="l07647"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaa247962955eb6ab147cab262e0ffeb67"> 7647</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG2_TMUSZ_SHIFT                 8u</span></div>
<div class="line"><a name="l07648"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga33139845810ab53a4bf9a9b02a561cbe"> 7648</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG2_TMUSZ_WIDTH                 8u</span></div>
<div class="line"><a name="l07649"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga6d5f54d6dec74add5ae5476065280f42"> 7649</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG2_TMUSZ(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CPxCFG2_TMUSZ_SHIFT))&amp;MSCM_CPxCFG2_TMUSZ_MASK)</span></div>
<div class="line"><a name="l07650"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga68c6d8004de469463a2a82765bac034c"> 7650</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG2_TMLSZ_MASK                  0xFF000000u</span></div>
<div class="line"><a name="l07651"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gad8834fb4e45e35e29afb3a0031fdf852"> 7651</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG2_TMLSZ_SHIFT                 24u</span></div>
<div class="line"><a name="l07652"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaab2d9be96fb322567c5871319a04806b"> 7652</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG2_TMLSZ_WIDTH                 8u</span></div>
<div class="line"><a name="l07653"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga11879140815efd0f592eb973767938d9"> 7653</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG2_TMLSZ(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CPxCFG2_TMLSZ_SHIFT))&amp;MSCM_CPxCFG2_TMLSZ_MASK)</span></div>
<div class="line"><a name="l07654"></a><span class="lineno"> 7654</span>&#160;<span class="comment">/* CPxCFG3 Bit Fields */</span></div>
<div class="line"><a name="l07655"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga0a68ee5c58d8b71401fed6ac01174f78"> 7655</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_FPU_MASK                    0x1u</span></div>
<div class="line"><a name="l07656"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga42136ee4ad400c9491bcb6113d4eebf9"> 7656</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_FPU_SHIFT                   0u</span></div>
<div class="line"><a name="l07657"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gad96a10df586600db5f3453548a7dae9c"> 7657</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_FPU_WIDTH                   1u</span></div>
<div class="line"><a name="l07658"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gae6a46fb1a9b57261ce9fb061ca853134"> 7658</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_FPU(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CPxCFG3_FPU_SHIFT))&amp;MSCM_CPxCFG3_FPU_MASK)</span></div>
<div class="line"><a name="l07659"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gadea39a3dc5acc43f9e588690a1959dd2"> 7659</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_SIMD_MASK                   0x2u</span></div>
<div class="line"><a name="l07660"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga378f622341e671747e1865b659b92862"> 7660</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_SIMD_SHIFT                  1u</span></div>
<div class="line"><a name="l07661"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaa937d9b6ebf3b89e6fd17ddd1c02c57b"> 7661</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_SIMD_WIDTH                  1u</span></div>
<div class="line"><a name="l07662"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaa0c3751ecb1ebed327dd1ceb6bc317e6"> 7662</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_SIMD(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CPxCFG3_SIMD_SHIFT))&amp;MSCM_CPxCFG3_SIMD_MASK)</span></div>
<div class="line"><a name="l07663"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga1984fe7ab638230f2bd749b305978860"> 7663</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_JAZ_MASK                    0x4u</span></div>
<div class="line"><a name="l07664"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga017b322995a0f4c26964057a6e65a867"> 7664</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_JAZ_SHIFT                   2u</span></div>
<div class="line"><a name="l07665"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga4ec1c5460af5897e848ede8d877e2532"> 7665</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_JAZ_WIDTH                   1u</span></div>
<div class="line"><a name="l07666"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaa82583dddebeb9caaba1f75df59be8a6"> 7666</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_JAZ(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CPxCFG3_JAZ_SHIFT))&amp;MSCM_CPxCFG3_JAZ_MASK)</span></div>
<div class="line"><a name="l07667"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga518864f94071c3c192ec39f5512516ae"> 7667</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_MMU_MASK                    0x8u</span></div>
<div class="line"><a name="l07668"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga442eb80fc6065d80fe42d6b32c316dae"> 7668</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_MMU_SHIFT                   3u</span></div>
<div class="line"><a name="l07669"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gade2b2defd534fdaae8f21fe9f4850ca8"> 7669</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_MMU_WIDTH                   1u</span></div>
<div class="line"><a name="l07670"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga338fd4d4197b523448a85a48308682ad"> 7670</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_MMU(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CPxCFG3_MMU_SHIFT))&amp;MSCM_CPxCFG3_MMU_MASK)</span></div>
<div class="line"><a name="l07671"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gae6236b36d3089ba37cfb78478c1fa5d5"> 7671</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_TZ_MASK                     0x10u</span></div>
<div class="line"><a name="l07672"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga909e13de9e4b5d9317e4d34949d1714c"> 7672</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_TZ_SHIFT                    4u</span></div>
<div class="line"><a name="l07673"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gae3db8722633ea042550482d16c1b370f"> 7673</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_TZ_WIDTH                    1u</span></div>
<div class="line"><a name="l07674"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga9d3937bb6a21333e64ea9435109bbe91"> 7674</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_TZ(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CPxCFG3_TZ_SHIFT))&amp;MSCM_CPxCFG3_TZ_MASK)</span></div>
<div class="line"><a name="l07675"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gab2fbbdcda600029ecf3c906625bc542d"> 7675</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_CMP_MASK                    0x20u</span></div>
<div class="line"><a name="l07676"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga59dfd03649d86ebb7155ae1e37b28ea1"> 7676</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_CMP_SHIFT                   5u</span></div>
<div class="line"><a name="l07677"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gab11792ee623d2a97e75ba97afe47613d"> 7677</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_CMP_WIDTH                   1u</span></div>
<div class="line"><a name="l07678"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga015410ac6655ef336d58fcda7ac1a560"> 7678</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_CMP(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CPxCFG3_CMP_SHIFT))&amp;MSCM_CPxCFG3_CMP_MASK)</span></div>
<div class="line"><a name="l07679"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga598ba64a08198787dcc1ceed7a96e88e"> 7679</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_BB_MASK                     0x40u</span></div>
<div class="line"><a name="l07680"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga1105c3ea4a929ad1bf767d40cbf6b6fc"> 7680</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_BB_SHIFT                    6u</span></div>
<div class="line"><a name="l07681"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga46bfa3139bbd562800da0edcffc2936a"> 7681</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_BB_WIDTH                    1u</span></div>
<div class="line"><a name="l07682"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga7ba05096a787377b5f558ca2503f2a83"> 7682</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_BB(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CPxCFG3_BB_SHIFT))&amp;MSCM_CPxCFG3_BB_MASK)</span></div>
<div class="line"><a name="l07683"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga7236948f0932a36ac4eba60705132ea8"> 7683</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_SBP_MASK                    0x300u</span></div>
<div class="line"><a name="l07684"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga1e16f7448c8b2a729193847f585a8f9d"> 7684</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_SBP_SHIFT                   8u</span></div>
<div class="line"><a name="l07685"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga827fd2150137b96c8b1a34eaf60a09ab"> 7685</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_SBP_WIDTH                   2u</span></div>
<div class="line"><a name="l07686"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gae38589625eab90bf9a6518377e6a233f"> 7686</a></span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_SBP(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CPxCFG3_SBP_SHIFT))&amp;MSCM_CPxCFG3_SBP_MASK)</span></div>
<div class="line"><a name="l07687"></a><span class="lineno"> 7687</span>&#160;<span class="comment">/* CP0TYPE Bit Fields */</span></div>
<div class="line"><a name="l07688"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gadb7939008a03d1188e9255f33d180c7c"> 7688</a></span>&#160;<span class="preprocessor">#define MSCM_CP0TYPE_RYPZ_MASK                   0xFFu</span></div>
<div class="line"><a name="l07689"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaf7929ed9436b846b1db57700039400e3"> 7689</a></span>&#160;<span class="preprocessor">#define MSCM_CP0TYPE_RYPZ_SHIFT                  0u</span></div>
<div class="line"><a name="l07690"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga97daeb69a90d676371d3a6543447026f"> 7690</a></span>&#160;<span class="preprocessor">#define MSCM_CP0TYPE_RYPZ_WIDTH                  8u</span></div>
<div class="line"><a name="l07691"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga407fade650151728ffd875cf95925e10"> 7691</a></span>&#160;<span class="preprocessor">#define MSCM_CP0TYPE_RYPZ(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CP0TYPE_RYPZ_SHIFT))&amp;MSCM_CP0TYPE_RYPZ_MASK)</span></div>
<div class="line"><a name="l07692"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga1d30775fbbf007d4ad019c764b7cc53d"> 7692</a></span>&#160;<span class="preprocessor">#define MSCM_CP0TYPE_PERSONALITY_MASK            0xFFFFFF00u</span></div>
<div class="line"><a name="l07693"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gacd8bfb841f801554524f257a97dd438f"> 7693</a></span>&#160;<span class="preprocessor">#define MSCM_CP0TYPE_PERSONALITY_SHIFT           8u</span></div>
<div class="line"><a name="l07694"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga1d682f221d14b47ed7c7cdfa8b0fca12"> 7694</a></span>&#160;<span class="preprocessor">#define MSCM_CP0TYPE_PERSONALITY_WIDTH           24u</span></div>
<div class="line"><a name="l07695"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga4904c9980c797a4cdf4bdbcf34b58581"> 7695</a></span>&#160;<span class="preprocessor">#define MSCM_CP0TYPE_PERSONALITY(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CP0TYPE_PERSONALITY_SHIFT))&amp;MSCM_CP0TYPE_PERSONALITY_MASK)</span></div>
<div class="line"><a name="l07696"></a><span class="lineno"> 7696</span>&#160;<span class="comment">/* CP0NUM Bit Fields */</span></div>
<div class="line"><a name="l07697"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga8c9f0abc349693f1e6e1b79499ecfa2a"> 7697</a></span>&#160;<span class="preprocessor">#define MSCM_CP0NUM_CPN_MASK                     0x1u</span></div>
<div class="line"><a name="l07698"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga5ded0e94206bbb26fb0a7cab58c2eab5"> 7698</a></span>&#160;<span class="preprocessor">#define MSCM_CP0NUM_CPN_SHIFT                    0u</span></div>
<div class="line"><a name="l07699"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaddbbf8c43147993f8f321ce376865705"> 7699</a></span>&#160;<span class="preprocessor">#define MSCM_CP0NUM_CPN_WIDTH                    1u</span></div>
<div class="line"><a name="l07700"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gab6b14ab25acb2e22549f3a0639c26b38"> 7700</a></span>&#160;<span class="preprocessor">#define MSCM_CP0NUM_CPN(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CP0NUM_CPN_SHIFT))&amp;MSCM_CP0NUM_CPN_MASK)</span></div>
<div class="line"><a name="l07701"></a><span class="lineno"> 7701</span>&#160;<span class="comment">/* CP0MASTER Bit Fields */</span></div>
<div class="line"><a name="l07702"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gae126e4e33d72431b579927987f41f4f9"> 7702</a></span>&#160;<span class="preprocessor">#define MSCM_CP0MASTER_PPMN_MASK                 0x3Fu</span></div>
<div class="line"><a name="l07703"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga9b9c4788682ddfb3a12c7759d5b80350"> 7703</a></span>&#160;<span class="preprocessor">#define MSCM_CP0MASTER_PPMN_SHIFT                0u</span></div>
<div class="line"><a name="l07704"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaa4090d5dd06eac4434084082de576df6"> 7704</a></span>&#160;<span class="preprocessor">#define MSCM_CP0MASTER_PPMN_WIDTH                6u</span></div>
<div class="line"><a name="l07705"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga8fcf3dff16ccc36d137287b335040f03"> 7705</a></span>&#160;<span class="preprocessor">#define MSCM_CP0MASTER_PPMN(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CP0MASTER_PPMN_SHIFT))&amp;MSCM_CP0MASTER_PPMN_MASK)</span></div>
<div class="line"><a name="l07706"></a><span class="lineno"> 7706</span>&#160;<span class="comment">/* CP0COUNT Bit Fields */</span></div>
<div class="line"><a name="l07707"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga8118c4f69c1e9b745b5c4989e6014a09"> 7707</a></span>&#160;<span class="preprocessor">#define MSCM_CP0COUNT_PCNT_MASK                  0x3u</span></div>
<div class="line"><a name="l07708"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gae2a8a0e9778f8b565e3022ebe5697b5b"> 7708</a></span>&#160;<span class="preprocessor">#define MSCM_CP0COUNT_PCNT_SHIFT                 0u</span></div>
<div class="line"><a name="l07709"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaf274f3bce61f2dda672bb5e326209c99"> 7709</a></span>&#160;<span class="preprocessor">#define MSCM_CP0COUNT_PCNT_WIDTH                 2u</span></div>
<div class="line"><a name="l07710"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga38f92be9e9993b76aa2079d2e636db6b"> 7710</a></span>&#160;<span class="preprocessor">#define MSCM_CP0COUNT_PCNT(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CP0COUNT_PCNT_SHIFT))&amp;MSCM_CP0COUNT_PCNT_MASK)</span></div>
<div class="line"><a name="l07711"></a><span class="lineno"> 7711</span>&#160;<span class="comment">/* CP0CFG0 Bit Fields */</span></div>
<div class="line"><a name="l07712"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gacd0d3b08e911881bea9cd19d3e7cca75"> 7712</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG0_DCWY_MASK                   0xFFu</span></div>
<div class="line"><a name="l07713"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gabbb3f8c851be4ce856e59c2f2e213b8d"> 7713</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG0_DCWY_SHIFT                  0u</span></div>
<div class="line"><a name="l07714"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga67b964b52f859f23bc3ac0ab93844f68"> 7714</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG0_DCWY_WIDTH                  8u</span></div>
<div class="line"><a name="l07715"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga9c18620489a66d4911314847e10d32f4"> 7715</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG0_DCWY(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CP0CFG0_DCWY_SHIFT))&amp;MSCM_CP0CFG0_DCWY_MASK)</span></div>
<div class="line"><a name="l07716"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga87d5ecef21cd505c935fec858207eba6"> 7716</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG0_DCSZ_MASK                   0xFF00u</span></div>
<div class="line"><a name="l07717"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga9b50604a17fc0fd0d5dc77b4f5e0cd35"> 7717</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG0_DCSZ_SHIFT                  8u</span></div>
<div class="line"><a name="l07718"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaa488e7a2acd74694034f48ad394253d4"> 7718</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG0_DCSZ_WIDTH                  8u</span></div>
<div class="line"><a name="l07719"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga0227e0f6dcaf09aee8adbee97a69fbcb"> 7719</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG0_DCSZ(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CP0CFG0_DCSZ_SHIFT))&amp;MSCM_CP0CFG0_DCSZ_MASK)</span></div>
<div class="line"><a name="l07720"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gac7824ad613b4d5306ec9139b70785052"> 7720</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG0_ICWY_MASK                   0xFF0000u</span></div>
<div class="line"><a name="l07721"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga464ce66b31e0ae52d735d2187c453533"> 7721</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG0_ICWY_SHIFT                  16u</span></div>
<div class="line"><a name="l07722"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga76ff61346192ea9d4cb7d67beb01bdb2"> 7722</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG0_ICWY_WIDTH                  8u</span></div>
<div class="line"><a name="l07723"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga7ed78ac53c14431f1bf691d4d1751e78"> 7723</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG0_ICWY(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CP0CFG0_ICWY_SHIFT))&amp;MSCM_CP0CFG0_ICWY_MASK)</span></div>
<div class="line"><a name="l07724"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga119b82906d43a3ec7b06afcb3dc1ddcc"> 7724</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG0_ICSZ_MASK                   0xFF000000u</span></div>
<div class="line"><a name="l07725"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga34b83cba414ea7512e01809cceb814d5"> 7725</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG0_ICSZ_SHIFT                  24u</span></div>
<div class="line"><a name="l07726"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gabf942c45522c7e3e879b4c957d4052bd"> 7726</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG0_ICSZ_WIDTH                  8u</span></div>
<div class="line"><a name="l07727"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga1e5b7b6b72f204f9990fb9cbabf22f6a"> 7727</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG0_ICSZ(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CP0CFG0_ICSZ_SHIFT))&amp;MSCM_CP0CFG0_ICSZ_MASK)</span></div>
<div class="line"><a name="l07728"></a><span class="lineno"> 7728</span>&#160;<span class="comment">/* CP0CFG1 Bit Fields */</span></div>
<div class="line"><a name="l07729"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga2c33d7aa9339ac7019d92c5159f9775f"> 7729</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG1_L2WY_MASK                   0xFF0000u</span></div>
<div class="line"><a name="l07730"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga60b07a133b94a85b1fe2d617415e304f"> 7730</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG1_L2WY_SHIFT                  16u</span></div>
<div class="line"><a name="l07731"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaa31660d7bf1b04c09077558ab5acaf40"> 7731</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG1_L2WY_WIDTH                  8u</span></div>
<div class="line"><a name="l07732"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gac4d94b53892c104422ddabe7784b9fea"> 7732</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG1_L2WY(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CP0CFG1_L2WY_SHIFT))&amp;MSCM_CP0CFG1_L2WY_MASK)</span></div>
<div class="line"><a name="l07733"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaeeb7de3fafb4f647a320d40a35f07ef0"> 7733</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG1_L2SZ_MASK                   0xFF000000u</span></div>
<div class="line"><a name="l07734"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaeaf1abf6959f4bdee55c2b5fd09ef89b"> 7734</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG1_L2SZ_SHIFT                  24u</span></div>
<div class="line"><a name="l07735"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga076d8584d720167b81bab8094cfde3de"> 7735</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG1_L2SZ_WIDTH                  8u</span></div>
<div class="line"><a name="l07736"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaac1931508f8c7cc40c5993182668f5b3"> 7736</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG1_L2SZ(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CP0CFG1_L2SZ_SHIFT))&amp;MSCM_CP0CFG1_L2SZ_MASK)</span></div>
<div class="line"><a name="l07737"></a><span class="lineno"> 7737</span>&#160;<span class="comment">/* CP0CFG2 Bit Fields */</span></div>
<div class="line"><a name="l07738"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga43b228c558dbf3be43249b805c52a27b"> 7738</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG2_TMUSZ_MASK                  0xFF00u</span></div>
<div class="line"><a name="l07739"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga1f5dec64e56561637c0fb0f428002707"> 7739</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG2_TMUSZ_SHIFT                 8u</span></div>
<div class="line"><a name="l07740"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gab93298883ead4e030559b20ab91f4b43"> 7740</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG2_TMUSZ_WIDTH                 8u</span></div>
<div class="line"><a name="l07741"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gab7006db128d0d4913467695496f71e9d"> 7741</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG2_TMUSZ(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CP0CFG2_TMUSZ_SHIFT))&amp;MSCM_CP0CFG2_TMUSZ_MASK)</span></div>
<div class="line"><a name="l07742"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaca9c891872bc04a3ad2e2f0e3ff78ae5"> 7742</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG2_TMLSZ_MASK                  0xFF000000u</span></div>
<div class="line"><a name="l07743"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gafd03401ae58c56437f10787b7514e3bb"> 7743</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG2_TMLSZ_SHIFT                 24u</span></div>
<div class="line"><a name="l07744"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gad997445965a04d8e80c0948f078f3e03"> 7744</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG2_TMLSZ_WIDTH                 8u</span></div>
<div class="line"><a name="l07745"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaa039b52d6b68ec17476971efd1eebfc2"> 7745</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG2_TMLSZ(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CP0CFG2_TMLSZ_SHIFT))&amp;MSCM_CP0CFG2_TMLSZ_MASK)</span></div>
<div class="line"><a name="l07746"></a><span class="lineno"> 7746</span>&#160;<span class="comment">/* CP0CFG3 Bit Fields */</span></div>
<div class="line"><a name="l07747"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gafac02e22a74e644f0a143f8e1941be10"> 7747</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_FPU_MASK                    0x1u</span></div>
<div class="line"><a name="l07748"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaa3cca7b6e2387c80dad5500c81c8ae88"> 7748</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_FPU_SHIFT                   0u</span></div>
<div class="line"><a name="l07749"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaa33f4b247bfda6fed800f99359c2c85b"> 7749</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_FPU_WIDTH                   1u</span></div>
<div class="line"><a name="l07750"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaddb66fe8cec57cfb372c9869b16c8efc"> 7750</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_FPU(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CP0CFG3_FPU_SHIFT))&amp;MSCM_CP0CFG3_FPU_MASK)</span></div>
<div class="line"><a name="l07751"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga8fca59b4b23819619c23a4e148fa2da3"> 7751</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_SIMD_MASK                   0x2u</span></div>
<div class="line"><a name="l07752"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga1857f8eff0d412d8bb91032353b76f45"> 7752</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_SIMD_SHIFT                  1u</span></div>
<div class="line"><a name="l07753"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga546373e0473dc8ebf84d794fb12693ae"> 7753</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_SIMD_WIDTH                  1u</span></div>
<div class="line"><a name="l07754"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga37ff813455f77704708ad3fc74fc2744"> 7754</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_SIMD(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CP0CFG3_SIMD_SHIFT))&amp;MSCM_CP0CFG3_SIMD_MASK)</span></div>
<div class="line"><a name="l07755"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga52754677b72ae503c3bd4935f2ffd975"> 7755</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_JAZ_MASK                    0x4u</span></div>
<div class="line"><a name="l07756"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga8355d1e55617dc35a2b573b2edc2510f"> 7756</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_JAZ_SHIFT                   2u</span></div>
<div class="line"><a name="l07757"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga1cab00f9c07bd0e79fece2eb04e8193a"> 7757</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_JAZ_WIDTH                   1u</span></div>
<div class="line"><a name="l07758"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gab068f5fdb3fe844f9a8eb0a0bd9efcc4"> 7758</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_JAZ(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CP0CFG3_JAZ_SHIFT))&amp;MSCM_CP0CFG3_JAZ_MASK)</span></div>
<div class="line"><a name="l07759"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gad236f234cce126d5219a7ab1b13d58a9"> 7759</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_MMU_MASK                    0x8u</span></div>
<div class="line"><a name="l07760"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga879081dd8e9e1e7a725d1a7a6afb874e"> 7760</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_MMU_SHIFT                   3u</span></div>
<div class="line"><a name="l07761"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga04db8ff279394b3d5ccd5d01ed70ea7e"> 7761</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_MMU_WIDTH                   1u</span></div>
<div class="line"><a name="l07762"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gafed672975c89eaaf9c7a86b058cb23a0"> 7762</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_MMU(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CP0CFG3_MMU_SHIFT))&amp;MSCM_CP0CFG3_MMU_MASK)</span></div>
<div class="line"><a name="l07763"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaef9e869f3e8e0ec7e35e18ac34d5f02d"> 7763</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_TZ_MASK                     0x10u</span></div>
<div class="line"><a name="l07764"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga560e576138e96976c2da87b1b6ab62d7"> 7764</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_TZ_SHIFT                    4u</span></div>
<div class="line"><a name="l07765"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga1bfa4c415477e1714db47dc4722fe317"> 7765</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_TZ_WIDTH                    1u</span></div>
<div class="line"><a name="l07766"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga1ed06743ee1f0a95cd3cfeb98c5f2041"> 7766</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_TZ(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CP0CFG3_TZ_SHIFT))&amp;MSCM_CP0CFG3_TZ_MASK)</span></div>
<div class="line"><a name="l07767"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga0b42e7af3416f100706f99023734efe7"> 7767</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_CMP_MASK                    0x20u</span></div>
<div class="line"><a name="l07768"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga65862740a8777efc456059117f5412bd"> 7768</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_CMP_SHIFT                   5u</span></div>
<div class="line"><a name="l07769"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga53e327736c0f0ce5bdd19be83e63f308"> 7769</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_CMP_WIDTH                   1u</span></div>
<div class="line"><a name="l07770"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga1563188b72d0f0d17570634933261fae"> 7770</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_CMP(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CP0CFG3_CMP_SHIFT))&amp;MSCM_CP0CFG3_CMP_MASK)</span></div>
<div class="line"><a name="l07771"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga38b55819aa5fffc1b0aee8398d7a1eda"> 7771</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_BB_MASK                     0x40u</span></div>
<div class="line"><a name="l07772"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gae4660c304af3bf9662b26e8d9d19c96b"> 7772</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_BB_SHIFT                    6u</span></div>
<div class="line"><a name="l07773"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gab8384ef2257c4d9bba635e512f7f18df"> 7773</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_BB_WIDTH                    1u</span></div>
<div class="line"><a name="l07774"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga4d94b75bd6b259d7bf0943a818118c17"> 7774</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_BB(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CP0CFG3_BB_SHIFT))&amp;MSCM_CP0CFG3_BB_MASK)</span></div>
<div class="line"><a name="l07775"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaa2b0c5be4bc54f7b051c5590d5301c1d"> 7775</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_SBP_MASK                    0x300u</span></div>
<div class="line"><a name="l07776"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga9ea88d1562a43201103a64440777b754"> 7776</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_SBP_SHIFT                   8u</span></div>
<div class="line"><a name="l07777"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga604e911d04f273c518ad417ab2f6bf15"> 7777</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_SBP_WIDTH                   2u</span></div>
<div class="line"><a name="l07778"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga3fe0a49b1f91a924939c97bc4ee8d069"> 7778</a></span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_SBP(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CP0CFG3_SBP_SHIFT))&amp;MSCM_CP0CFG3_SBP_MASK)</span></div>
<div class="line"><a name="l07779"></a><span class="lineno"> 7779</span>&#160;<span class="comment">/* OCMDR Bit Fields */</span></div>
<div class="line"><a name="l07780"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga1ffce7077976454d08f60652417d0438"> 7780</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCM1_MASK                     0x30u</span></div>
<div class="line"><a name="l07781"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga268e8129d35222558d232c1d6b0013f6"> 7781</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCM1_SHIFT                    4u</span></div>
<div class="line"><a name="l07782"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gac8a8cdde4c85d7a0ed21ddc0c7d98263"> 7782</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCM1_WIDTH                    2u</span></div>
<div class="line"><a name="l07783"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gacc212b0bd70b63a99e45e0acad7830d6"> 7783</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCM1(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_OCMDR_OCM1_SHIFT))&amp;MSCM_OCMDR_OCM1_MASK)</span></div>
<div class="line"><a name="l07784"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga30bc3273345befabb3523ce22b55eca5"> 7784</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCMPU_MASK                    0x1000u</span></div>
<div class="line"><a name="l07785"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gabf13dd4235f5f30bf00d6f7bef665e4b"> 7785</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCMPU_SHIFT                   12u</span></div>
<div class="line"><a name="l07786"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gadc52df068f757f7902e342d43bc53b18"> 7786</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCMPU_WIDTH                   1u</span></div>
<div class="line"><a name="l07787"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga580c8018bbf0f366342387bde6eb249d"> 7787</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCMPU(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_OCMDR_OCMPU_SHIFT))&amp;MSCM_OCMDR_OCMPU_MASK)</span></div>
<div class="line"><a name="l07788"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaa967b8ee4d462d27cd3ffef42fbe3e51"> 7788</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCMT_MASK                     0xE000u</span></div>
<div class="line"><a name="l07789"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga5f0eabcd26e0899f4d99941a4a65ac53"> 7789</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCMT_SHIFT                    13u</span></div>
<div class="line"><a name="l07790"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga0e04175a989c7b591486df5262cb0517"> 7790</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCMT_WIDTH                    3u</span></div>
<div class="line"><a name="l07791"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga374ab9debd6d34b93c0ae2c5156328ca"> 7791</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCMT(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_OCMDR_OCMT_SHIFT))&amp;MSCM_OCMDR_OCMT_MASK)</span></div>
<div class="line"><a name="l07792"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gac974a148f8003d3b77bbf59d8bfabfb4"> 7792</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_RO_MASK                       0x10000u</span></div>
<div class="line"><a name="l07793"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gafc3526ccc9f8ff827aaf751d26d27c53"> 7793</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_RO_SHIFT                      16u</span></div>
<div class="line"><a name="l07794"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga2d33a39b796b5dd56c6ab3024f5c7647"> 7794</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_RO_WIDTH                      1u</span></div>
<div class="line"><a name="l07795"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga2493b2f08d3458db6754452a97b169ad"> 7795</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_RO(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_OCMDR_RO_SHIFT))&amp;MSCM_OCMDR_RO_MASK)</span></div>
<div class="line"><a name="l07796"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga4017903688f3d78034bf82e6c1e54c04"> 7796</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCMW_MASK                     0xE0000u</span></div>
<div class="line"><a name="l07797"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gafda4c7bb546c11b638d1bd3514198733"> 7797</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCMW_SHIFT                    17u</span></div>
<div class="line"><a name="l07798"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga645dbbfa2366da242fe9de1ac55d29d1"> 7798</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCMW_WIDTH                    3u</span></div>
<div class="line"><a name="l07799"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gae999c4046631628ed3f9079a16e9762f"> 7799</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCMW(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_OCMDR_OCMW_SHIFT))&amp;MSCM_OCMDR_OCMW_MASK)</span></div>
<div class="line"><a name="l07800"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga0adcf9368b21b37b6940f59402e78411"> 7800</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCMSZ_MASK                    0xF000000u</span></div>
<div class="line"><a name="l07801"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga29b1e47614334af628e26c40a7f6e579"> 7801</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCMSZ_SHIFT                   24u</span></div>
<div class="line"><a name="l07802"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gade0670bd172a62c1cef9e2b469dc5284"> 7802</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCMSZ_WIDTH                   4u</span></div>
<div class="line"><a name="l07803"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga55e46dc396ef1297c300542aae4524b6"> 7803</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCMSZ(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_OCMDR_OCMSZ_SHIFT))&amp;MSCM_OCMDR_OCMSZ_MASK)</span></div>
<div class="line"><a name="l07804"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaf33d60fe464c04946c8bc17a2e3e2202"> 7804</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCMSZH_MASK                   0x10000000u</span></div>
<div class="line"><a name="l07805"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gae272409cac15a7d85d29dd93a2b3ee30"> 7805</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCMSZH_SHIFT                  28u</span></div>
<div class="line"><a name="l07806"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaa0518b0b14193d50bc4b283635eb02d9"> 7806</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCMSZH_WIDTH                  1u</span></div>
<div class="line"><a name="l07807"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga28dfb65503a45336212f981c88a762fa"> 7807</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCMSZH(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_OCMDR_OCMSZH_SHIFT))&amp;MSCM_OCMDR_OCMSZH_MASK)</span></div>
<div class="line"><a name="l07808"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga0261a89167d810bca77513ec7bbc7c72"> 7808</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_V_MASK                        0x80000000u</span></div>
<div class="line"><a name="l07809"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#ga962f66f892a49c6390ff5d59b3500637"> 7809</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_V_SHIFT                       31u</span></div>
<div class="line"><a name="l07810"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gaf621e3c475e17c34247232bcef3a6654"> 7810</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_V_WIDTH                       1u</span></div>
<div class="line"><a name="l07811"></a><span class="lineno"><a class="line" href="group___m_s_c_m___register___masks.html#gac66cd6a595a19f7fbc40a3b0d5e08b16"> 7811</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_V(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_OCMDR_V_SHIFT))&amp;MSCM_OCMDR_V_MASK)</span></div>
<div class="line"><a name="l07812"></a><span class="lineno"> 7812</span>&#160; <span class="comment">/* end of group MSCM_Register_Masks */</span></div>
<div class="line"><a name="l07816"></a><span class="lineno"> 7816</span>&#160; </div>
<div class="line"><a name="l07817"></a><span class="lineno"> 7817</span>&#160; <span class="comment">/* end of group MSCM_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l07821"></a><span class="lineno"> 7821</span>&#160; </div>
<div class="line"><a name="l07822"></a><span class="lineno"> 7822</span>&#160; </div>
<div class="line"><a name="l07823"></a><span class="lineno"> 7823</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l07824"></a><span class="lineno"> 7824</span>&#160;<span class="comment">   -- MTB_DWT Peripheral Access Layer</span></div>
<div class="line"><a name="l07825"></a><span class="lineno"> 7825</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l07826"></a><span class="lineno"> 7826</span>&#160; </div>
<div class="line"><a name="l07834"></a><span class="lineno"><a class="line" href="group___m_t_b___d_w_t___peripheral___access___layer.html#ga0fb062bc93004b8f6d9a37452219ad6b"> 7834</a></span>&#160;<span class="preprocessor">#define MTB_DWT_CMF_COUNT                        2u</span></div>
<div class="line"><a name="l07835"></a><span class="lineno"><a class="line" href="group___m_t_b___d_w_t___peripheral___access___layer.html#ga490e6f9f5262a4950c3f42b15cb68278"> 7835</a></span>&#160;<span class="preprocessor">#define MTB_DWT_PERIPHID_COUNT                   8u</span></div>
<div class="line"><a name="l07836"></a><span class="lineno"><a class="line" href="group___m_t_b___d_w_t___peripheral___access___layer.html#ga65a6dcf86d128824da4a684df0c69e01"> 7836</a></span>&#160;<span class="preprocessor">#define MTB_DWT_COMPID_COUNT                     4u</span></div>
<div class="line"><a name="l07837"></a><span class="lineno"> 7837</span>&#160; </div>
<div class="line"><a name="l07839"></a><span class="lineno"><a class="line" href="struct_m_t_b___d_w_t___type.html"> 7839</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l07840"></a><span class="lineno"><a class="line" href="struct_m_t_b___d_w_t___type.html#a4dac474c29baef67e28d4abd40da75c7"> 7840</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_t_b___d_w_t___type.html#a4dac474c29baef67e28d4abd40da75c7">CTRL</a>;                              </div>
<div class="line"><a name="l07841"></a><span class="lineno"><a class="line" href="struct_m_t_b___d_w_t___type.html#aa8e778eeb878f0ee261fd889c79e7cd1"> 7841</a></span>&#160;       uint8_t RESERVED_0[28];</div>
<div class="line"><a name="l07842"></a><span class="lineno"> 7842</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x20, array step: 0x10 */</span></div>
<div class="line"><a name="l07843"></a><span class="lineno"><a class="line" href="struct_m_t_b___d_w_t___type.html#a8f07765a4c4f777cc051cddff04f2587"> 7843</a></span>&#160;    <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_m_t_b___d_w_t___type.html#a8f07765a4c4f777cc051cddff04f2587">COMP</a>;                              </div>
<div class="line"><a name="l07844"></a><span class="lineno"><a class="line" href="struct_m_t_b___d_w_t___type.html#aeb0684f47080c377b2beec8b07b1f9ab"> 7844</a></span>&#160;    <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_m_t_b___d_w_t___type.html#aeb0684f47080c377b2beec8b07b1f9ab">MASK</a>;                              </div>
<div class="line"><a name="l07845"></a><span class="lineno"><a class="line" href="struct_m_t_b___d_w_t___type.html#a3accd11d22b43dc435b4468520d0a906"> 7845</a></span>&#160;    <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_m_t_b___d_w_t___type.html#a3accd11d22b43dc435b4468520d0a906">FCT</a>;                               </div>
<div class="line"><a name="l07846"></a><span class="lineno"> 7846</span>&#160;         uint8_t RESERVED_0[4];</div>
<div class="line"><a name="l07847"></a><span class="lineno"> 7847</span>&#160;  } CMF[<a class="code" href="group___m_t_b___d_w_t___peripheral___access___layer.html#ga0fb062bc93004b8f6d9a37452219ad6b">MTB_DWT_CMF_COUNT</a>];</div>
<div class="line"><a name="l07848"></a><span class="lineno"><a class="line" href="struct_m_t_b___d_w_t___type.html#a69f044137d8c3efb7b60bcda7f0e492a"> 7848</a></span>&#160;       uint8_t RESERVED_1[448];</div>
<div class="line"><a name="l07849"></a><span class="lineno"><a class="line" href="struct_m_t_b___d_w_t___type.html#a58cdf46958e30e35bded1c4fdd9a9641"> 7849</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_m_t_b___d_w_t___type.html#a58cdf46958e30e35bded1c4fdd9a9641">TBCTRL</a>;                            </div>
<div class="line"><a name="l07850"></a><span class="lineno"><a class="line" href="struct_m_t_b___d_w_t___type.html#ac89de6f9fbac03ecb1b081623bfdcc6a"> 7850</a></span>&#160;       uint8_t RESERVED_2[3524];</div>
<div class="line"><a name="l07851"></a><span class="lineno"><a class="line" href="struct_m_t_b___d_w_t___type.html#a98534839a1a0fe558a4ba12aadc6ca2a"> 7851</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_t_b___d_w_t___type.html#a98534839a1a0fe558a4ba12aadc6ca2a">DEVICECFG</a>;                         </div>
<div class="line"><a name="l07852"></a><span class="lineno"><a class="line" href="struct_m_t_b___d_w_t___type.html#a4496e6ad51d636a05f893296ca335856"> 7852</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_t_b___d_w_t___type.html#a4496e6ad51d636a05f893296ca335856">DEVICETYPID</a>;                       </div>
<div class="line"><a name="l07853"></a><span class="lineno"><a class="line" href="struct_m_t_b___d_w_t___type.html#afd050252f4b745b83d95a6fc35833c4f"> 7853</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t PERIPHID[<a class="code" href="group___m_t_b___d_w_t___peripheral___access___layer.html#ga490e6f9f5262a4950c3f42b15cb68278">MTB_DWT_PERIPHID_COUNT</a>];  </div>
<div class="line"><a name="l07854"></a><span class="lineno"><a class="line" href="struct_m_t_b___d_w_t___type.html#a72a7144b2f31aab6efe64b03b1fa4002"> 7854</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t COMPID[<a class="code" href="group___m_t_b___d_w_t___peripheral___access___layer.html#ga65a6dcf86d128824da4a684df0c69e01">MTB_DWT_COMPID_COUNT</a>];      </div>
<div class="line"><a name="l07855"></a><span class="lineno"> 7855</span>&#160;} <a class="code" href="struct_m_t_b___d_w_t___type.html">MTB_DWT_Type</a>, *<a class="code" href="group___m_t_b___d_w_t___peripheral___access___layer.html#ga32f6146635c26b1eb34fdeb5a3b1ae7f">MTB_DWT_MemMapPtr</a>;</div>
<div class="line"><a name="l07856"></a><span class="lineno"> 7856</span>&#160; </div>
<div class="line"><a name="l07858"></a><span class="lineno"><a class="line" href="group___m_t_b___d_w_t___peripheral___access___layer.html#gafb41a86859b49e8283c9268d394d65a3"> 7858</a></span>&#160;<span class="preprocessor">#define MTB_DWT_INSTANCE_COUNT                   (1u)</span></div>
<div class="line"><a name="l07859"></a><span class="lineno"> 7859</span>&#160; </div>
<div class="line"><a name="l07860"></a><span class="lineno"> 7860</span>&#160; </div>
<div class="line"><a name="l07861"></a><span class="lineno"> 7861</span>&#160;<span class="comment">/* MTB_DWT - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l07863"></a><span class="lineno"><a class="line" href="group___m_t_b___d_w_t___peripheral___access___layer.html#gaf8a0f13cb39a057b8e4147c508208c8b"> 7863</a></span>&#160;<span class="preprocessor">#define MTB_DWT_BASE                             (0xF0001000u)</span></div>
<div class="line"><a name="l07864"></a><span class="lineno"> 7864</span>&#160; </div>
<div class="line"><a name="l07865"></a><span class="lineno"><a class="line" href="group___m_t_b___d_w_t___peripheral___access___layer.html#ga0f7d6f7d4570e44ac9b26beffdd6da82"> 7865</a></span>&#160;<span class="preprocessor">#define MTB_DWT                                  ((MTB_DWT_Type *)MTB_DWT_BASE)</span></div>
<div class="line"><a name="l07866"></a><span class="lineno"> 7866</span>&#160; </div>
<div class="line"><a name="l07867"></a><span class="lineno"><a class="line" href="group___m_t_b___d_w_t___peripheral___access___layer.html#ga9b80c3e1c86435720fa5024943e97e81"> 7867</a></span>&#160;<span class="preprocessor">#define MTB_DWT_BASE_ADDRS                       { MTB_DWT_BASE }</span></div>
<div class="line"><a name="l07868"></a><span class="lineno"> 7868</span>&#160; </div>
<div class="line"><a name="l07869"></a><span class="lineno"><a class="line" href="group___m_t_b___d_w_t___peripheral___access___layer.html#ga4a694b09cdf64ccb370a8fe0ad689633"> 7869</a></span>&#160;<span class="preprocessor">#define MTB_DWT_BASE_PTRS                        { MTB_DWT }</span></div>
<div class="line"><a name="l07870"></a><span class="lineno"> 7870</span>&#160; </div>
<div class="line"><a name="l07871"></a><span class="lineno"> 7871</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l07872"></a><span class="lineno"> 7872</span>&#160;<span class="comment">   -- MTB_DWT Register Masks</span></div>
<div class="line"><a name="l07873"></a><span class="lineno"> 7873</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l07874"></a><span class="lineno"> 7874</span>&#160; </div>
<div class="line"><a name="l07880"></a><span class="lineno"> 7880</span>&#160;<span class="comment">/* CTRL Bit Fields */</span></div>
<div class="line"><a name="l07881"></a><span class="lineno"><a class="line" href="group___m_t_b___d_w_t___register___masks.html#ga747b089e74c7af65df128f9851ebc7e3"> 7881</a></span>&#160;<span class="preprocessor">#define MTB_DWT_CTRL_DWTCFGCTRL_MASK             0xFFFFFFFu</span></div>
<div class="line"><a name="l07882"></a><span class="lineno"><a class="line" href="group___m_t_b___d_w_t___register___masks.html#ga016e097b8e46fc2710fa5b0256196728"> 7882</a></span>&#160;<span class="preprocessor">#define MTB_DWT_CTRL_DWTCFGCTRL_SHIFT            0u</span></div>
<div class="line"><a name="l07883"></a><span class="lineno"><a class="line" href="group___m_t_b___d_w_t___register___masks.html#ga471b8bb7ccfda49256a53dedd36e4eb1"> 7883</a></span>&#160;<span class="preprocessor">#define MTB_DWT_CTRL_DWTCFGCTRL_WIDTH            28u</span></div>
<div class="line"><a name="l07884"></a><span class="lineno"><a class="line" href="group___m_t_b___d_w_t___register___masks.html#ga97323a9760a039476892d80db44369fd"> 7884</a></span>&#160;<span class="preprocessor">#define MTB_DWT_CTRL_DWTCFGCTRL(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_DWT_CTRL_DWTCFGCTRL_SHIFT))&amp;MTB_DWT_CTRL_DWTCFGCTRL_MASK)</span></div>
<div class="line"><a name="l07885"></a><span class="lineno"><a class="line" href="group___m_t_b___d_w_t___register___masks.html#ga59631a35af51586e87737eb4270a6d58"> 7885</a></span>&#160;<span class="preprocessor">#define MTB_DWT_CTRL_NUMCMP_MASK                 0xF0000000u</span></div>
<div class="line"><a name="l07886"></a><span class="lineno"><a class="line" href="group___m_t_b___d_w_t___register___masks.html#ga6e0915c8359f0ddabb3075e3d3e0803f"> 7886</a></span>&#160;<span class="preprocessor">#define MTB_DWT_CTRL_NUMCMP_SHIFT                28u</span></div>
<div class="line"><a name="l07887"></a><span class="lineno"><a class="line" href="group___m_t_b___d_w_t___register___masks.html#gaee2c2544efe891ed3d3dbe665d591148"> 7887</a></span>&#160;<span class="preprocessor">#define MTB_DWT_CTRL_NUMCMP_WIDTH                4u</span></div>
<div class="line"><a name="l07888"></a><span class="lineno"><a class="line" href="group___m_t_b___d_w_t___register___masks.html#gaca7706cc772ddeedb2fcadbdca4c9f1a"> 7888</a></span>&#160;<span class="preprocessor">#define MTB_DWT_CTRL_NUMCMP(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_DWT_CTRL_NUMCMP_SHIFT))&amp;MTB_DWT_CTRL_NUMCMP_MASK)</span></div>
<div class="line"><a name="l07889"></a><span class="lineno"> 7889</span>&#160;<span class="comment">/* COMP Bit Fields */</span></div>
<div class="line"><a name="l07890"></a><span class="lineno"><a class="line" href="group___m_t_b___d_w_t___register___masks.html#gadd194e3c268e02302a1e48d2cfdd497c"> 7890</a></span>&#160;<span class="preprocessor">#define MTB_DWT_COMP_COMP_MASK                   0xFFFFFFFFu</span></div>
<div class="line"><a name="l07891"></a><span class="lineno"><a class="line" href="group___m_t_b___d_w_t___register___masks.html#ga7f53677d8f4f0339c8c2f42e8ad4c934"> 7891</a></span>&#160;<span class="preprocessor">#define MTB_DWT_COMP_COMP_SHIFT                  0u</span></div>
<div class="line"><a name="l07892"></a><span class="lineno"><a class="line" href="group___m_t_b___d_w_t___register___masks.html#ga9a22984c359a87431cdf8087658f9c0c"> 7892</a></span>&#160;<span class="preprocessor">#define MTB_DWT_COMP_COMP_WIDTH                  32u</span></div>
<div class="line"><a name="l07893"></a><span class="lineno"><a class="line" href="group___m_t_b___d_w_t___register___masks.html#ga397a9d19776fa4047012679906fb3b3e"> 7893</a></span>&#160;<span class="preprocessor">#define MTB_DWT_COMP_COMP(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_DWT_COMP_COMP_SHIFT))&amp;MTB_DWT_COMP_COMP_MASK)</span></div>
<div class="line"><a name="l07894"></a><span class="lineno"> 7894</span>&#160;<span class="comment">/* MASK Bit Fields */</span></div>
<div class="line"><a name="l07895"></a><span class="lineno"><a class="line" href="group___m_t_b___d_w_t___register___masks.html#gaf7e550b364b0bc48359e37d4a8dd817a"> 7895</a></span>&#160;<span class="preprocessor">#define MTB_DWT_MASK_MASK_MASK                   0x1Fu</span></div>
<div class="line"><a name="l07896"></a><span class="lineno"><a class="line" href="group___m_t_b___d_w_t___register___masks.html#ga3e7273cfa35fcff82c625fa36bc57ce2"> 7896</a></span>&#160;<span class="preprocessor">#define MTB_DWT_MASK_MASK_SHIFT                  0u</span></div>
<div class="line"><a name="l07897"></a><span class="lineno"><a class="line" href="group___m_t_b___d_w_t___register___masks.html#gadf9aec46e1ccb5beb41aa43cf9faed4a"> 7897</a></span>&#160;<span class="preprocessor">#define MTB_DWT_MASK_MASK_WIDTH                  5u</span></div>
<div class="line"><a name="l07898"></a><span class="lineno"><a class="line" href="group___m_t_b___d_w_t___register___masks.html#ga529cc1bbcae5f91ef1d6d06c746dc254"> 7898</a></span>&#160;<span class="preprocessor">#define MTB_DWT_MASK_MASK(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_DWT_MASK_MASK_SHIFT))&amp;MTB_DWT_MASK_MASK_MASK)</span></div>
<div class="line"><a name="l07899"></a><span class="lineno"> 7899</span>&#160;<span class="comment">/* FCT Bit Fields */</span></div>
<div class="line"><a name="l07900"></a><span class="lineno"><a class="line" href="group___m_t_b___d_w_t___register___masks.html#gaa46cebc15737f53d005c84264e7fcfb3"> 7900</a></span>&#160;<span class="preprocessor">#define MTB_DWT_FCT_FUNCTION_MASK                0xFu</span></div>
<div class="line"><a name="l07901"></a><span class="lineno"><a class="line" href="group___m_t_b___d_w_t___register___masks.html#ga1aad76cc70f3493f42c0b64b57ff7c39"> 7901</a></span>&#160;<span class="preprocessor">#define MTB_DWT_FCT_FUNCTION_SHIFT               0u</span></div>
<div class="line"><a name="l07902"></a><span class="lineno"><a class="line" href="group___m_t_b___d_w_t___register___masks.html#ga0836f2d3372629aa67d2160160169253"> 7902</a></span>&#160;<span class="preprocessor">#define MTB_DWT_FCT_FUNCTION_WIDTH               4u</span></div>
<div class="line"><a name="l07903"></a><span class="lineno"><a class="line" href="group___m_t_b___d_w_t___register___masks.html#gae837108ab0ef2a7ac2518f7ec5dec84c"> 7903</a></span>&#160;<span class="preprocessor">#define MTB_DWT_FCT_FUNCTION(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_DWT_FCT_FUNCTION_SHIFT))&amp;MTB_DWT_FCT_FUNCTION_MASK)</span></div>
<div class="line"><a name="l07904"></a><span class="lineno"><a class="line" href="group___m_t_b___d_w_t___register___masks.html#gac37d99d2a6b79ae151a92bafb3bafdd3"> 7904</a></span>&#160;<span class="preprocessor">#define MTB_DWT_FCT_DATAVMATCH_MASK              0x100u</span></div>
<div class="line"><a name="l07905"></a><span class="lineno"><a class="line" href="group___m_t_b___d_w_t___register___masks.html#gaeae0228e97e14161a57ddf472d5e4756"> 7905</a></span>&#160;<span class="preprocessor">#define MTB_DWT_FCT_DATAVMATCH_SHIFT             8u</span></div>
<div class="line"><a name="l07906"></a><span class="lineno"><a class="line" href="group___m_t_b___d_w_t___register___masks.html#ga58903555d92997b690865068df99eca4"> 7906</a></span>&#160;<span class="preprocessor">#define MTB_DWT_FCT_DATAVMATCH_WIDTH             1u</span></div>
<div class="line"><a name="l07907"></a><span class="lineno"><a class="line" href="group___m_t_b___d_w_t___register___masks.html#gab44065db04594889735861ac210ec6e3"> 7907</a></span>&#160;<span class="preprocessor">#define MTB_DWT_FCT_DATAVMATCH(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_DWT_FCT_DATAVMATCH_SHIFT))&amp;MTB_DWT_FCT_DATAVMATCH_MASK)</span></div>
<div class="line"><a name="l07908"></a><span class="lineno"><a class="line" href="group___m_t_b___d_w_t___register___masks.html#gadbd250dcae6fe3a1bb071eaf720bed0e"> 7908</a></span>&#160;<span class="preprocessor">#define MTB_DWT_FCT_DATAVSIZE_MASK               0xC00u</span></div>
<div class="line"><a name="l07909"></a><span class="lineno"><a class="line" href="group___m_t_b___d_w_t___register___masks.html#ga83664bc1cecdcd9aefcfcaf3fff220de"> 7909</a></span>&#160;<span class="preprocessor">#define MTB_DWT_FCT_DATAVSIZE_SHIFT              10u</span></div>
<div class="line"><a name="l07910"></a><span class="lineno"><a class="line" href="group___m_t_b___d_w_t___register___masks.html#gad29bbf5646cf03d5ef408758741b2099"> 7910</a></span>&#160;<span class="preprocessor">#define MTB_DWT_FCT_DATAVSIZE_WIDTH              2u</span></div>
<div class="line"><a name="l07911"></a><span class="lineno"><a class="line" href="group___m_t_b___d_w_t___register___masks.html#gaa8510c223831d4dea3b69c379ff0f123"> 7911</a></span>&#160;<span class="preprocessor">#define MTB_DWT_FCT_DATAVSIZE(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_DWT_FCT_DATAVSIZE_SHIFT))&amp;MTB_DWT_FCT_DATAVSIZE_MASK)</span></div>
<div class="line"><a name="l07912"></a><span class="lineno"><a class="line" href="group___m_t_b___d_w_t___register___masks.html#ga6c74c60d427394a86d80b5c85153b9a0"> 7912</a></span>&#160;<span class="preprocessor">#define MTB_DWT_FCT_DATAVADDR0_MASK              0xF000u</span></div>
<div class="line"><a name="l07913"></a><span class="lineno"><a class="line" href="group___m_t_b___d_w_t___register___masks.html#gaf66f8e2b37564efd822d9c5b9f3c7fee"> 7913</a></span>&#160;<span class="preprocessor">#define MTB_DWT_FCT_DATAVADDR0_SHIFT             12u</span></div>
<div class="line"><a name="l07914"></a><span class="lineno"><a class="line" href="group___m_t_b___d_w_t___register___masks.html#gaadde8e54f64cb3014c8582185075ce0c"> 7914</a></span>&#160;<span class="preprocessor">#define MTB_DWT_FCT_DATAVADDR0_WIDTH             4u</span></div>
<div class="line"><a name="l07915"></a><span class="lineno"><a class="line" href="group___m_t_b___d_w_t___register___masks.html#gaeaab86e41be8448d38b3bbb66bcadc0f"> 7915</a></span>&#160;<span class="preprocessor">#define MTB_DWT_FCT_DATAVADDR0(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_DWT_FCT_DATAVADDR0_SHIFT))&amp;MTB_DWT_FCT_DATAVADDR0_MASK)</span></div>
<div class="line"><a name="l07916"></a><span class="lineno"><a class="line" href="group___m_t_b___d_w_t___register___masks.html#ga027b665413ee2b100d61910a1a802ffd"> 7916</a></span>&#160;<span class="preprocessor">#define MTB_DWT_FCT_MATCHED_MASK                 0x1000000u</span></div>
<div class="line"><a name="l07917"></a><span class="lineno"><a class="line" href="group___m_t_b___d_w_t___register___masks.html#gabc8e1e4fccf057f5dfc7750a7cfab59c"> 7917</a></span>&#160;<span class="preprocessor">#define MTB_DWT_FCT_MATCHED_SHIFT                24u</span></div>
<div class="line"><a name="l07918"></a><span class="lineno"><a class="line" href="group___m_t_b___d_w_t___register___masks.html#ga58c80b1e5c73ddc4aa9527a2444ffbf0"> 7918</a></span>&#160;<span class="preprocessor">#define MTB_DWT_FCT_MATCHED_WIDTH                1u</span></div>
<div class="line"><a name="l07919"></a><span class="lineno"><a class="line" href="group___m_t_b___d_w_t___register___masks.html#ga1bb512d77ff4d0c38bf386ebb381fdf7"> 7919</a></span>&#160;<span class="preprocessor">#define MTB_DWT_FCT_MATCHED(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_DWT_FCT_MATCHED_SHIFT))&amp;MTB_DWT_FCT_MATCHED_MASK)</span></div>
<div class="line"><a name="l07920"></a><span class="lineno"> 7920</span>&#160;<span class="comment">/* TBCTRL Bit Fields */</span></div>
<div class="line"><a name="l07921"></a><span class="lineno"><a class="line" href="group___m_t_b___d_w_t___register___masks.html#ga9a23cddfaa5d1e39d0b35a6e6a11fade"> 7921</a></span>&#160;<span class="preprocessor">#define MTB_DWT_TBCTRL_ACOMP0_MASK               0x1u</span></div>
<div class="line"><a name="l07922"></a><span class="lineno"><a class="line" href="group___m_t_b___d_w_t___register___masks.html#ga86feeead6a331898f88922d7c2f8e379"> 7922</a></span>&#160;<span class="preprocessor">#define MTB_DWT_TBCTRL_ACOMP0_SHIFT              0u</span></div>
<div class="line"><a name="l07923"></a><span class="lineno"><a class="line" href="group___m_t_b___d_w_t___register___masks.html#ga1bf94313cca56447c8f3a87dd982d8ed"> 7923</a></span>&#160;<span class="preprocessor">#define MTB_DWT_TBCTRL_ACOMP0_WIDTH              1u</span></div>
<div class="line"><a name="l07924"></a><span class="lineno"><a class="line" href="group___m_t_b___d_w_t___register___masks.html#ga57a7b848c40a5cbaff3cf5f978a82c1d"> 7924</a></span>&#160;<span class="preprocessor">#define MTB_DWT_TBCTRL_ACOMP0(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_DWT_TBCTRL_ACOMP0_SHIFT))&amp;MTB_DWT_TBCTRL_ACOMP0_MASK)</span></div>
<div class="line"><a name="l07925"></a><span class="lineno"><a class="line" href="group___m_t_b___d_w_t___register___masks.html#gad73d4b009396711c4cd19df5ffd5d1f1"> 7925</a></span>&#160;<span class="preprocessor">#define MTB_DWT_TBCTRL_ACOMP1_MASK               0x2u</span></div>
<div class="line"><a name="l07926"></a><span class="lineno"><a class="line" href="group___m_t_b___d_w_t___register___masks.html#gaf7dd6d81bef9d71fcbf4e4b7560f89cf"> 7926</a></span>&#160;<span class="preprocessor">#define MTB_DWT_TBCTRL_ACOMP1_SHIFT              1u</span></div>
<div class="line"><a name="l07927"></a><span class="lineno"><a class="line" href="group___m_t_b___d_w_t___register___masks.html#gacf46fcf4a7b8b46e958b54538fd1137a"> 7927</a></span>&#160;<span class="preprocessor">#define MTB_DWT_TBCTRL_ACOMP1_WIDTH              1u</span></div>
<div class="line"><a name="l07928"></a><span class="lineno"><a class="line" href="group___m_t_b___d_w_t___register___masks.html#gaedc39e6f87d15ff950471d4636f5b75c"> 7928</a></span>&#160;<span class="preprocessor">#define MTB_DWT_TBCTRL_ACOMP1(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_DWT_TBCTRL_ACOMP1_SHIFT))&amp;MTB_DWT_TBCTRL_ACOMP1_MASK)</span></div>
<div class="line"><a name="l07929"></a><span class="lineno"><a class="line" href="group___m_t_b___d_w_t___register___masks.html#ga894b6e2059701286acf43c95d3471ed5"> 7929</a></span>&#160;<span class="preprocessor">#define MTB_DWT_TBCTRL_NUMCOMP_MASK              0xF0000000u</span></div>
<div class="line"><a name="l07930"></a><span class="lineno"><a class="line" href="group___m_t_b___d_w_t___register___masks.html#ga01f9c43865f37079eba56cc1c0a6dc0a"> 7930</a></span>&#160;<span class="preprocessor">#define MTB_DWT_TBCTRL_NUMCOMP_SHIFT             28u</span></div>
<div class="line"><a name="l07931"></a><span class="lineno"><a class="line" href="group___m_t_b___d_w_t___register___masks.html#gac051e810e434a54dd018770669e83c53"> 7931</a></span>&#160;<span class="preprocessor">#define MTB_DWT_TBCTRL_NUMCOMP_WIDTH             4u</span></div>
<div class="line"><a name="l07932"></a><span class="lineno"><a class="line" href="group___m_t_b___d_w_t___register___masks.html#gaac37a7deeecbd1f184ff0193178209e9"> 7932</a></span>&#160;<span class="preprocessor">#define MTB_DWT_TBCTRL_NUMCOMP(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_DWT_TBCTRL_NUMCOMP_SHIFT))&amp;MTB_DWT_TBCTRL_NUMCOMP_MASK)</span></div>
<div class="line"><a name="l07933"></a><span class="lineno"> 7933</span>&#160;<span class="comment">/* DEVICECFG Bit Fields */</span></div>
<div class="line"><a name="l07934"></a><span class="lineno"><a class="line" href="group___m_t_b___d_w_t___register___masks.html#gaf33897578d34821c189c22ddfe8df85f"> 7934</a></span>&#160;<span class="preprocessor">#define MTB_DWT_DEVICECFG_DEVICECFG_MASK         0xFFFFFFFFu</span></div>
<div class="line"><a name="l07935"></a><span class="lineno"><a class="line" href="group___m_t_b___d_w_t___register___masks.html#ga031f0f3a03aed982cd72cdd5e9b28752"> 7935</a></span>&#160;<span class="preprocessor">#define MTB_DWT_DEVICECFG_DEVICECFG_SHIFT        0u</span></div>
<div class="line"><a name="l07936"></a><span class="lineno"><a class="line" href="group___m_t_b___d_w_t___register___masks.html#ga9657cbb9abb2eae3d759195c90924a47"> 7936</a></span>&#160;<span class="preprocessor">#define MTB_DWT_DEVICECFG_DEVICECFG_WIDTH        32u</span></div>
<div class="line"><a name="l07937"></a><span class="lineno"><a class="line" href="group___m_t_b___d_w_t___register___masks.html#ga9409ca29e9209bb0d79806c6596249fb"> 7937</a></span>&#160;<span class="preprocessor">#define MTB_DWT_DEVICECFG_DEVICECFG(x)           (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_DWT_DEVICECFG_DEVICECFG_SHIFT))&amp;MTB_DWT_DEVICECFG_DEVICECFG_MASK)</span></div>
<div class="line"><a name="l07938"></a><span class="lineno"> 7938</span>&#160;<span class="comment">/* DEVICETYPID Bit Fields */</span></div>
<div class="line"><a name="l07939"></a><span class="lineno"><a class="line" href="group___m_t_b___d_w_t___register___masks.html#ga2fbce2cdf4d0623be68318675a3c0f33"> 7939</a></span>&#160;<span class="preprocessor">#define MTB_DWT_DEVICETYPID_DEVICETYPID_MASK     0xFFFFFFFFu</span></div>
<div class="line"><a name="l07940"></a><span class="lineno"><a class="line" href="group___m_t_b___d_w_t___register___masks.html#ga06b77bf5addadb5e459cef4a08ff0fb6"> 7940</a></span>&#160;<span class="preprocessor">#define MTB_DWT_DEVICETYPID_DEVICETYPID_SHIFT    0u</span></div>
<div class="line"><a name="l07941"></a><span class="lineno"><a class="line" href="group___m_t_b___d_w_t___register___masks.html#gae2635353da6edb472b007418ec28f1ee"> 7941</a></span>&#160;<span class="preprocessor">#define MTB_DWT_DEVICETYPID_DEVICETYPID_WIDTH    32u</span></div>
<div class="line"><a name="l07942"></a><span class="lineno"><a class="line" href="group___m_t_b___d_w_t___register___masks.html#gae70b06a4258df448e53d087fb1436364"> 7942</a></span>&#160;<span class="preprocessor">#define MTB_DWT_DEVICETYPID_DEVICETYPID(x)       (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_DWT_DEVICETYPID_DEVICETYPID_SHIFT))&amp;MTB_DWT_DEVICETYPID_DEVICETYPID_MASK)</span></div>
<div class="line"><a name="l07943"></a><span class="lineno"> 7943</span>&#160;<span class="comment">/* PERIPHID Bit Fields */</span></div>
<div class="line"><a name="l07944"></a><span class="lineno"><a class="line" href="group___m_t_b___d_w_t___register___masks.html#ga6b1b6f67458fd50325a145d752c89773"> 7944</a></span>&#160;<span class="preprocessor">#define MTB_DWT_PERIPHID_PERIPHID_MASK           0xFFFFFFFFu</span></div>
<div class="line"><a name="l07945"></a><span class="lineno"><a class="line" href="group___m_t_b___d_w_t___register___masks.html#gae69cf3088d9253ba2ac1db2e1dfba8a4"> 7945</a></span>&#160;<span class="preprocessor">#define MTB_DWT_PERIPHID_PERIPHID_SHIFT          0u</span></div>
<div class="line"><a name="l07946"></a><span class="lineno"><a class="line" href="group___m_t_b___d_w_t___register___masks.html#ga2c6e3cb0befcee9d9565b5c6d3702af8"> 7946</a></span>&#160;<span class="preprocessor">#define MTB_DWT_PERIPHID_PERIPHID_WIDTH          32u</span></div>
<div class="line"><a name="l07947"></a><span class="lineno"><a class="line" href="group___m_t_b___d_w_t___register___masks.html#ga4edb5dcaeccb70760fb1086ca3168dbd"> 7947</a></span>&#160;<span class="preprocessor">#define MTB_DWT_PERIPHID_PERIPHID(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_DWT_PERIPHID_PERIPHID_SHIFT))&amp;MTB_DWT_PERIPHID_PERIPHID_MASK)</span></div>
<div class="line"><a name="l07948"></a><span class="lineno"> 7948</span>&#160;<span class="comment">/* COMPID Bit Fields */</span></div>
<div class="line"><a name="l07949"></a><span class="lineno"><a class="line" href="group___m_t_b___d_w_t___register___masks.html#ga643c471e11b7ff6762d691b6a784a231"> 7949</a></span>&#160;<span class="preprocessor">#define MTB_DWT_COMPID_COMPID_MASK               0xFFFFFFFFu</span></div>
<div class="line"><a name="l07950"></a><span class="lineno"><a class="line" href="group___m_t_b___d_w_t___register___masks.html#gac9aef55b90fdeae421b2260db2da57bb"> 7950</a></span>&#160;<span class="preprocessor">#define MTB_DWT_COMPID_COMPID_SHIFT              0u</span></div>
<div class="line"><a name="l07951"></a><span class="lineno"><a class="line" href="group___m_t_b___d_w_t___register___masks.html#ga9d0f2a2e9ccbb011a15e3ffc3e8ae731"> 7951</a></span>&#160;<span class="preprocessor">#define MTB_DWT_COMPID_COMPID_WIDTH              32u</span></div>
<div class="line"><a name="l07952"></a><span class="lineno"><a class="line" href="group___m_t_b___d_w_t___register___masks.html#ga7dac2c80f74898abeea02bd2b96216b3"> 7952</a></span>&#160;<span class="preprocessor">#define MTB_DWT_COMPID_COMPID(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_DWT_COMPID_COMPID_SHIFT))&amp;MTB_DWT_COMPID_COMPID_MASK)</span></div>
<div class="line"><a name="l07953"></a><span class="lineno"> 7953</span>&#160; <span class="comment">/* end of group MTB_DWT_Register_Masks */</span></div>
<div class="line"><a name="l07957"></a><span class="lineno"> 7957</span>&#160; </div>
<div class="line"><a name="l07958"></a><span class="lineno"> 7958</span>&#160; <span class="comment">/* end of group MTB_DWT_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l07962"></a><span class="lineno"> 7962</span>&#160; </div>
<div class="line"><a name="l07963"></a><span class="lineno"> 7963</span>&#160; </div>
<div class="line"><a name="l07964"></a><span class="lineno"> 7964</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l07965"></a><span class="lineno"> 7965</span>&#160;<span class="comment">   -- PCC Peripheral Access Layer</span></div>
<div class="line"><a name="l07966"></a><span class="lineno"> 7966</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l07967"></a><span class="lineno"> 7967</span>&#160; </div>
<div class="line"><a name="l07975"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#ga2c925864ef60bd39b5c5c32beb9500f0"> 7975</a></span>&#160;<span class="preprocessor">#define PCC_PCCn_COUNT                           116u</span></div>
<div class="line"><a name="l07976"></a><span class="lineno"> 7976</span>&#160; </div>
<div class="line"><a name="l07978"></a><span class="lineno"><a class="line" href="struct_p_c_c___type.html"> 7978</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l07979"></a><span class="lineno"><a class="line" href="struct_p_c_c___type.html#a4c1c32d132ebcb5f5ba500e54c57bb6d"> 7979</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PCCn[<a class="code" href="group___p_c_c___peripheral___access___layer.html#ga2c925864ef60bd39b5c5c32beb9500f0">PCC_PCCn_COUNT</a>];              </div>
<div class="line"><a name="l07980"></a><span class="lineno"> 7980</span>&#160;} <a class="code" href="struct_p_c_c___type.html">PCC_Type</a>, *<a class="code" href="group___p_c_c___peripheral___access___layer.html#ga4d0f071897e6775e6ee92eee8218b8c4">PCC_MemMapPtr</a>;</div>
<div class="line"><a name="l07981"></a><span class="lineno"> 7981</span>&#160; </div>
<div class="line"><a name="l07983"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#ga3f8631eeac3f9f18fb9d500c83d6361d"> 7983</a></span>&#160;<span class="preprocessor">#define PCC_INSTANCE_COUNT                       (1u)</span></div>
<div class="line"><a name="l07984"></a><span class="lineno"> 7984</span>&#160; </div>
<div class="line"><a name="l07985"></a><span class="lineno"> 7985</span>&#160; </div>
<div class="line"><a name="l07986"></a><span class="lineno"> 7986</span>&#160;<span class="comment">/* PCC - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l07988"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#gab8008db9b2d14fa1dc5cc04c41d55b3f"> 7988</a></span>&#160;<span class="preprocessor">#define PCC_BASE                                 (0x40065000u)</span></div>
<div class="line"><a name="l07989"></a><span class="lineno"> 7989</span>&#160; </div>
<div class="line"><a name="l07990"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#ga2723ba3b5ec6ca3bf76a1068bebdc624"> 7990</a></span>&#160;<span class="preprocessor">#define PCC                                      ((PCC_Type *)PCC_BASE)</span></div>
<div class="line"><a name="l07991"></a><span class="lineno"> 7991</span>&#160; </div>
<div class="line"><a name="l07992"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#ga28495d3ce53d7f878081e805f91fea68"> 7992</a></span>&#160;<span class="preprocessor">#define PCC_BASE_ADDRS                           { PCC_BASE }</span></div>
<div class="line"><a name="l07993"></a><span class="lineno"> 7993</span>&#160; </div>
<div class="line"><a name="l07994"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#ga822b28e17eb937373ce134ac1929f6b9"> 7994</a></span>&#160;<span class="preprocessor">#define PCC_BASE_PTRS                            { PCC }</span></div>
<div class="line"><a name="l07995"></a><span class="lineno"> 7995</span>&#160; </div>
<div class="line"><a name="l07996"></a><span class="lineno"> 7996</span>&#160;<span class="comment">/* PCC index offsets */</span></div>
<div class="line"><a name="l07997"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#gab73ccaa6a2cbda2bf48c747f627eb032"> 7997</a></span>&#160;<span class="preprocessor">#define PCC_FTFC_INDEX                           32</span></div>
<div class="line"><a name="l07998"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#ga65a41875a1f67964c45d4bf101128797"> 7998</a></span>&#160;<span class="preprocessor">#define PCC_DMAMUX_INDEX                         33</span></div>
<div class="line"><a name="l07999"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#ga79034a543bd89ad9af8e0a345b171017"> 7999</a></span>&#160;<span class="preprocessor">#define PCC_FlexCAN0_INDEX                       36</span></div>
<div class="line"><a name="l08000"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#ga11d5bc2d73630355755e129ed063f05f"> 8000</a></span>&#160;<span class="preprocessor">#define PCC_LPSPI0_INDEX                         44</span></div>
<div class="line"><a name="l08001"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#ga085fb5ed904bdc882f2e88c84e9d3617"> 8001</a></span>&#160;<span class="preprocessor">#define PCC_CRC_INDEX                            50</span></div>
<div class="line"><a name="l08002"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#gadf5844b5ce5a6963bb02d329efff8139"> 8002</a></span>&#160;<span class="preprocessor">#define PCC_PDB0_INDEX                           54</span></div>
<div class="line"><a name="l08003"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#gafc7217b84a8d888c4344f15e473ffd11"> 8003</a></span>&#160;<span class="preprocessor">#define PCC_LPIT_INDEX                           55</span></div>
<div class="line"><a name="l08004"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#ga3b0404edf0c0da376eeaf2297c667def"> 8004</a></span>&#160;<span class="preprocessor">#define PCC_FTM0_INDEX                           56</span></div>
<div class="line"><a name="l08005"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#gafdf8b74c69b173b41345a9d4fa45e1b7"> 8005</a></span>&#160;<span class="preprocessor">#define PCC_FTM1_INDEX                           57</span></div>
<div class="line"><a name="l08006"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#gab5edc17ffeda50ea10a3a66ae4210c4f"> 8006</a></span>&#160;<span class="preprocessor">#define PCC_ADC0_INDEX                           59</span></div>
<div class="line"><a name="l08007"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#gabdb2c2aa4dc82516f25d5bce2d4e87f6"> 8007</a></span>&#160;<span class="preprocessor">#define PCC_RTC_INDEX                            61</span></div>
<div class="line"><a name="l08008"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#ga728f5b123d33c8fbe67a2d83c0655b33"> 8008</a></span>&#160;<span class="preprocessor">#define PCC_CMU0_INDEX                           62</span></div>
<div class="line"><a name="l08009"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#gae2fbbc0e13369e22a132e7aef1dfdd2f"> 8009</a></span>&#160;<span class="preprocessor">#define PCC_CMU1_INDEX                           63</span></div>
<div class="line"><a name="l08010"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#ga82c1e975f2c25122a0c3e3df45f0138b"> 8010</a></span>&#160;<span class="preprocessor">#define PCC_LPTMR0_INDEX                         64</span></div>
<div class="line"><a name="l08011"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#ga08de8b8507aa94f89e6500343bfa88aa"> 8011</a></span>&#160;<span class="preprocessor">#define PCC_PORTA_INDEX                          73</span></div>
<div class="line"><a name="l08012"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#gad6dc678061fd957236cd5216bcb408a6"> 8012</a></span>&#160;<span class="preprocessor">#define PCC_PORTB_INDEX                          74</span></div>
<div class="line"><a name="l08013"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#gabffd888acf5188d29afdaa6ce339d959"> 8013</a></span>&#160;<span class="preprocessor">#define PCC_PORTC_INDEX                          75</span></div>
<div class="line"><a name="l08014"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#ga9e168d0b07266f31612e3676172aa910"> 8014</a></span>&#160;<span class="preprocessor">#define PCC_PORTD_INDEX                          76</span></div>
<div class="line"><a name="l08015"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#gaf15fa4fb56d59a59440dd6d5e2b680fb"> 8015</a></span>&#160;<span class="preprocessor">#define PCC_PORTE_INDEX                          77</span></div>
<div class="line"><a name="l08016"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#ga090b5af22f18530db659a4c29107018c"> 8016</a></span>&#160;<span class="preprocessor">#define PCC_FlexIO_INDEX                         90</span></div>
<div class="line"><a name="l08017"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#ga72c8bf415ef8b700e0135d8dc108debb"> 8017</a></span>&#160;<span class="preprocessor">#define PCC_LPI2C0_INDEX                         102</span></div>
<div class="line"><a name="l08018"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#gaaccb3016da26e3efa818d7ab42109a73"> 8018</a></span>&#160;<span class="preprocessor">#define PCC_LPUART0_INDEX                        106</span></div>
<div class="line"><a name="l08019"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#gab2a4c7ff3f3e2bc642c1c8df08cf1171"> 8019</a></span>&#160;<span class="preprocessor">#define PCC_LPUART1_INDEX                        107</span></div>
<div class="line"><a name="l08020"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#gab4afe33dd7480b35c62eb9a465c21bcc"> 8020</a></span>&#160;<span class="preprocessor">#define PCC_CMP0_INDEX                           115</span></div>
<div class="line"><a name="l08021"></a><span class="lineno"> 8021</span>&#160; </div>
<div class="line"><a name="l08022"></a><span class="lineno"> 8022</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l08023"></a><span class="lineno"> 8023</span>&#160;<span class="comment">   -- PCC Register Masks</span></div>
<div class="line"><a name="l08024"></a><span class="lineno"> 8024</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l08025"></a><span class="lineno"> 8025</span>&#160; </div>
<div class="line"><a name="l08031"></a><span class="lineno"> 8031</span>&#160;<span class="comment">/* PCCn Bit Fields */</span></div>
<div class="line"><a name="l08032"></a><span class="lineno"><a class="line" href="group___p_c_c___register___masks.html#gaf6ae5c847bdef5a5b0537c2eabf178c7"> 8032</a></span>&#160;<span class="preprocessor">#define PCC_PCCn_PCD_MASK                        0xFu</span></div>
<div class="line"><a name="l08033"></a><span class="lineno"><a class="line" href="group___p_c_c___register___masks.html#ga9f703e4543a995881a2b54b5ccd2c119"> 8033</a></span>&#160;<span class="preprocessor">#define PCC_PCCn_PCD_SHIFT                       0u</span></div>
<div class="line"><a name="l08034"></a><span class="lineno"><a class="line" href="group___p_c_c___register___masks.html#gab41a2e0671e2cef4661a8324bb8f1467"> 8034</a></span>&#160;<span class="preprocessor">#define PCC_PCCn_PCD_WIDTH                       4u</span></div>
<div class="line"><a name="l08035"></a><span class="lineno"><a class="line" href="group___p_c_c___register___masks.html#ga5a7c7c205df8b72bd35f0f179d83ccda"> 8035</a></span>&#160;<span class="preprocessor">#define PCC_PCCn_PCD(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PCC_PCCn_PCD_SHIFT))&amp;PCC_PCCn_PCD_MASK)</span></div>
<div class="line"><a name="l08036"></a><span class="lineno"><a class="line" href="group___p_c_c___register___masks.html#ga27532d27cd2e0f640a693ef51e790027"> 8036</a></span>&#160;<span class="preprocessor">#define PCC_PCCn_FRAC_MASK                       0x10u</span></div>
<div class="line"><a name="l08037"></a><span class="lineno"><a class="line" href="group___p_c_c___register___masks.html#ga3aed432efa34046eb0d1660483c2ef01"> 8037</a></span>&#160;<span class="preprocessor">#define PCC_PCCn_FRAC_SHIFT                      4u</span></div>
<div class="line"><a name="l08038"></a><span class="lineno"><a class="line" href="group___p_c_c___register___masks.html#ga7954fc34ebf99d38d4dba3fa10a974b6"> 8038</a></span>&#160;<span class="preprocessor">#define PCC_PCCn_FRAC_WIDTH                      1u</span></div>
<div class="line"><a name="l08039"></a><span class="lineno"><a class="line" href="group___p_c_c___register___masks.html#ga002b2902cc4fd4d2c97b54b139085921"> 8039</a></span>&#160;<span class="preprocessor">#define PCC_PCCn_FRAC(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PCC_PCCn_FRAC_SHIFT))&amp;PCC_PCCn_FRAC_MASK)</span></div>
<div class="line"><a name="l08040"></a><span class="lineno"><a class="line" href="group___p_c_c___register___masks.html#gaf3cca0f80d98c864f0573fffbca2d9a7"> 8040</a></span>&#160;<span class="preprocessor">#define PCC_PCCn_PCS_MASK                        0x7000000u</span></div>
<div class="line"><a name="l08041"></a><span class="lineno"><a class="line" href="group___p_c_c___register___masks.html#ga05dce04be441dc3de32c488c045de4ff"> 8041</a></span>&#160;<span class="preprocessor">#define PCC_PCCn_PCS_SHIFT                       24u</span></div>
<div class="line"><a name="l08042"></a><span class="lineno"><a class="line" href="group___p_c_c___register___masks.html#gae7165743212f93759dc951dba51cbbdd"> 8042</a></span>&#160;<span class="preprocessor">#define PCC_PCCn_PCS_WIDTH                       3u</span></div>
<div class="line"><a name="l08043"></a><span class="lineno"><a class="line" href="group___p_c_c___register___masks.html#ga0f4844c980ace6cfd3d7c9ee7b6a6d7f"> 8043</a></span>&#160;<span class="preprocessor">#define PCC_PCCn_PCS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PCC_PCCn_PCS_SHIFT))&amp;PCC_PCCn_PCS_MASK)</span></div>
<div class="line"><a name="l08044"></a><span class="lineno"><a class="line" href="group___p_c_c___register___masks.html#ga069369cd15ffa41e599c5583a7c18d24"> 8044</a></span>&#160;<span class="preprocessor">#define PCC_PCCn_CGC_MASK                        0x40000000u</span></div>
<div class="line"><a name="l08045"></a><span class="lineno"><a class="line" href="group___p_c_c___register___masks.html#gaa54cfcebeb26ab4132b25c66e8f86a37"> 8045</a></span>&#160;<span class="preprocessor">#define PCC_PCCn_CGC_SHIFT                       30u</span></div>
<div class="line"><a name="l08046"></a><span class="lineno"><a class="line" href="group___p_c_c___register___masks.html#ga6e114e40b290f4f4e55b966d358d0a03"> 8046</a></span>&#160;<span class="preprocessor">#define PCC_PCCn_CGC_WIDTH                       1u</span></div>
<div class="line"><a name="l08047"></a><span class="lineno"><a class="line" href="group___p_c_c___register___masks.html#ga9cba7cd1245f1877a85dd7cde4f58663"> 8047</a></span>&#160;<span class="preprocessor">#define PCC_PCCn_CGC(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PCC_PCCn_CGC_SHIFT))&amp;PCC_PCCn_CGC_MASK)</span></div>
<div class="line"><a name="l08048"></a><span class="lineno"><a class="line" href="group___p_c_c___register___masks.html#ga28dc89c2dd32afbd5330613d6ee738ea"> 8048</a></span>&#160;<span class="preprocessor">#define PCC_PCCn_PR_MASK                         0x80000000u</span></div>
<div class="line"><a name="l08049"></a><span class="lineno"><a class="line" href="group___p_c_c___register___masks.html#ga1c89fcd6ba2b438adad30c45e30d5a43"> 8049</a></span>&#160;<span class="preprocessor">#define PCC_PCCn_PR_SHIFT                        31u</span></div>
<div class="line"><a name="l08050"></a><span class="lineno"><a class="line" href="group___p_c_c___register___masks.html#ga4a73396e03c9808257b1087a5384266d"> 8050</a></span>&#160;<span class="preprocessor">#define PCC_PCCn_PR_WIDTH                        1u</span></div>
<div class="line"><a name="l08051"></a><span class="lineno"><a class="line" href="group___p_c_c___register___masks.html#ga1058c9a34eedfa9cacea49c085c1bd1a"> 8051</a></span>&#160;<span class="preprocessor">#define PCC_PCCn_PR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;PCC_PCCn_PR_SHIFT))&amp;PCC_PCCn_PR_MASK)</span></div>
<div class="line"><a name="l08052"></a><span class="lineno"> 8052</span>&#160; <span class="comment">/* end of group PCC_Register_Masks */</span></div>
<div class="line"><a name="l08056"></a><span class="lineno"> 8056</span>&#160; </div>
<div class="line"><a name="l08057"></a><span class="lineno"> 8057</span>&#160; <span class="comment">/* end of group PCC_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l08061"></a><span class="lineno"> 8061</span>&#160; </div>
<div class="line"><a name="l08062"></a><span class="lineno"> 8062</span>&#160; </div>
<div class="line"><a name="l08063"></a><span class="lineno"> 8063</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l08064"></a><span class="lineno"> 8064</span>&#160;<span class="comment">   -- PDB Peripheral Access Layer</span></div>
<div class="line"><a name="l08065"></a><span class="lineno"> 8065</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l08066"></a><span class="lineno"> 8066</span>&#160; </div>
<div class="line"><a name="l08074"></a><span class="lineno"><a class="line" href="group___p_d_b___peripheral___access___layer.html#ga08f3c32e2166b314f400e1fc6203bc61"> 8074</a></span>&#160;<span class="preprocessor">#define PDB_CH_COUNT                             2u</span></div>
<div class="line"><a name="l08075"></a><span class="lineno"><a class="line" href="group___p_d_b___peripheral___access___layer.html#ga92fcafb0da11b7d2a8a5740281ffbdcb"> 8075</a></span>&#160;<span class="preprocessor">#define PDB_DLY_COUNT                            8u</span></div>
<div class="line"><a name="l08076"></a><span class="lineno"><a class="line" href="group___p_d_b___peripheral___access___layer.html#gaba31f191d3fa71e1d13749b343214794"> 8076</a></span>&#160;<span class="preprocessor">#define PDB_POnDLY_COUNT                         1u</span></div>
<div class="line"><a name="l08077"></a><span class="lineno"> 8077</span>&#160; </div>
<div class="line"><a name="l08079"></a><span class="lineno"><a class="line" href="struct_p_d_b___type.html"> 8079</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l08080"></a><span class="lineno"><a class="line" href="struct_p_d_b___type.html#a27b752c3fb14fa47cda9b911dda18eb5"> 8080</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_p_d_b___type.html#a27b752c3fb14fa47cda9b911dda18eb5">SC</a>;                                </div>
<div class="line"><a name="l08081"></a><span class="lineno"><a class="line" href="struct_p_d_b___type.html#ae69113e63275302871696253eb33d1aa"> 8081</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_p_d_b___type.html#ae69113e63275302871696253eb33d1aa">MOD</a>;                               </div>
<div class="line"><a name="l08082"></a><span class="lineno"><a class="line" href="struct_p_d_b___type.html#ac0196244d0c47eaf8fb40c53a3babd8e"> 8082</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_p_d_b___type.html#ac0196244d0c47eaf8fb40c53a3babd8e">CNT</a>;                               </div>
<div class="line"><a name="l08083"></a><span class="lineno"><a class="line" href="struct_p_d_b___type.html#a0cc0a5fd26a50498ff744ccfc90425a9"> 8083</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_p_d_b___type.html#a0cc0a5fd26a50498ff744ccfc90425a9">IDLY</a>;                              </div>
<div class="line"><a name="l08084"></a><span class="lineno"> 8084</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x10, array step: 0x28 */</span></div>
<div class="line"><a name="l08085"></a><span class="lineno"><a class="line" href="struct_p_d_b___type.html#a08fc04ae996dc8dcbb0d61921b486a68"> 8085</a></span>&#160;    <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_p_d_b___type.html#a08fc04ae996dc8dcbb0d61921b486a68">C1</a>;                                </div>
<div class="line"><a name="l08086"></a><span class="lineno"><a class="line" href="struct_p_d_b___type.html#ac3e33b249de9772accd3ea93c70ea9a3"> 8086</a></span>&#160;    <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_p_d_b___type.html#ac3e33b249de9772accd3ea93c70ea9a3">S</a>;                                 </div>
<div class="line"><a name="l08087"></a><span class="lineno"><a class="line" href="struct_p_d_b___type.html#a69946ad125ceb0ca8b7b6724e83f1c80"> 8087</a></span>&#160;    <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DLY[<a class="code" href="group___p_d_b___peripheral___access___layer.html#ga92fcafb0da11b7d2a8a5740281ffbdcb">PDB_DLY_COUNT</a>];                </div>
<div class="line"><a name="l08088"></a><span class="lineno"> 8088</span>&#160;  } CH[<a class="code" href="group___p_d_b___peripheral___access___layer.html#ga08f3c32e2166b314f400e1fc6203bc61">PDB_CH_COUNT</a>];</div>
<div class="line"><a name="l08089"></a><span class="lineno"><a class="line" href="struct_p_d_b___type.html#a8589c68b482110c56dd374216c0ae7e9"> 8089</a></span>&#160;       uint8_t RESERVED_0[304];</div>
<div class="line"><a name="l08090"></a><span class="lineno"><a class="line" href="struct_p_d_b___type.html#a5cea78677c2f36e8ad10791dfcb9b086"> 8090</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_p_d_b___type.html#a5cea78677c2f36e8ad10791dfcb9b086">POEN</a>;                              </div>
<div class="line"><a name="l08091"></a><span class="lineno"> 8091</span>&#160;  <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x194, array step: 0x4 */</span></div>
<div class="line"><a name="l08092"></a><span class="lineno"><a class="line" href="struct_p_d_b___type.html#aa905462b71e14b8b3463936fd43f881f"> 8092</a></span>&#160;    <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_p_d_b___type.html#aa905462b71e14b8b3463936fd43f881f">PODLY</a>;                             </div>
<div class="line"><a name="l08093"></a><span class="lineno"> 8093</span>&#160;    <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x194, array step: 0x4 */</span></div>
<div class="line"><a name="l08094"></a><span class="lineno"><a class="line" href="struct_p_d_b___type.html#a1623f02a441b87df485d025c17668dcf"> 8094</a></span>&#160;      <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_p_d_b___type.html#a1623f02a441b87df485d025c17668dcf">DLY2</a>;                              </div>
<div class="line"><a name="l08095"></a><span class="lineno"><a class="line" href="struct_p_d_b___type.html#a1fd8e2e764b43468f3eaa7a91dabb224"> 8095</a></span>&#160;      <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_p_d_b___type.html#a1fd8e2e764b43468f3eaa7a91dabb224">DLY1</a>;                              </div>
<div class="line"><a name="l08096"></a><span class="lineno"> 8096</span>&#160;    } ACCESS16BIT;</div>
<div class="line"><a name="l08097"></a><span class="lineno"> 8097</span>&#160;  } POnDLY[<a class="code" href="group___p_d_b___peripheral___access___layer.html#gaba31f191d3fa71e1d13749b343214794">PDB_POnDLY_COUNT</a>];</div>
<div class="line"><a name="l08098"></a><span class="lineno"> 8098</span>&#160;} <a class="code" href="struct_p_d_b___type.html">PDB_Type</a>, *<a class="code" href="group___p_d_b___peripheral___access___layer.html#ga307cfc08b382a95ae86e5422472caeeb">PDB_MemMapPtr</a>;</div>
<div class="line"><a name="l08099"></a><span class="lineno"> 8099</span>&#160; </div>
<div class="line"><a name="l08101"></a><span class="lineno"><a class="line" href="group___p_d_b___peripheral___access___layer.html#ga58176c5fa19df7a345c8508525965d64"> 8101</a></span>&#160;<span class="preprocessor">#define PDB_INSTANCE_COUNT                       (1u)</span></div>
<div class="line"><a name="l08102"></a><span class="lineno"> 8102</span>&#160; </div>
<div class="line"><a name="l08103"></a><span class="lineno"> 8103</span>&#160; </div>
<div class="line"><a name="l08104"></a><span class="lineno"> 8104</span>&#160;<span class="comment">/* PDB - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l08106"></a><span class="lineno"><a class="line" href="group___p_d_b___peripheral___access___layer.html#gaca699dde276786b0443ef728ae1f01c0"> 8106</a></span>&#160;<span class="preprocessor">#define PDB0_BASE                                (0x40036000u)</span></div>
<div class="line"><a name="l08107"></a><span class="lineno"> 8107</span>&#160; </div>
<div class="line"><a name="l08108"></a><span class="lineno"><a class="line" href="group___p_d_b___peripheral___access___layer.html#ga91cdd5c74efea207fd5cf60bb271b90c"> 8108</a></span>&#160;<span class="preprocessor">#define PDB0                                     ((PDB_Type *)PDB0_BASE)</span></div>
<div class="line"><a name="l08109"></a><span class="lineno"> 8109</span>&#160; </div>
<div class="line"><a name="l08110"></a><span class="lineno"><a class="line" href="group___p_d_b___peripheral___access___layer.html#ga2aac97276b35cabb3a49413841a8bbe2"> 8110</a></span>&#160;<span class="preprocessor">#define PDB_BASE_ADDRS                           { PDB0_BASE }</span></div>
<div class="line"><a name="l08111"></a><span class="lineno"> 8111</span>&#160; </div>
<div class="line"><a name="l08112"></a><span class="lineno"><a class="line" href="group___p_d_b___peripheral___access___layer.html#ga6dce940c99da63282b1d28f65ed75293"> 8112</a></span>&#160;<span class="preprocessor">#define PDB_BASE_PTRS                            { PDB0 }</span></div>
<div class="line"><a name="l08113"></a><span class="lineno"> 8113</span>&#160; </div>
<div class="line"><a name="l08114"></a><span class="lineno"><a class="line" href="group___p_d_b___peripheral___access___layer.html#ga36eb0920a707e9a9d9bc87a64fa6778c"> 8114</a></span>&#160;<span class="preprocessor">#define PDB_IRQS_ARR_COUNT                       (1u)</span></div>
<div class="line"><a name="l08115"></a><span class="lineno"> 8115</span>&#160; </div>
<div class="line"><a name="l08116"></a><span class="lineno"><a class="line" href="group___p_d_b___peripheral___access___layer.html#gaa719088fdb89d8d6704940315f26fd93"> 8116</a></span>&#160;<span class="preprocessor">#define PDB_IRQS_CH_COUNT                        (1u)</span></div>
<div class="line"><a name="l08117"></a><span class="lineno"> 8117</span>&#160; </div>
<div class="line"><a name="l08118"></a><span class="lineno"><a class="line" href="group___p_d_b___peripheral___access___layer.html#ga8e897cb723b12765718d641d60409ce3"> 8118</a></span>&#160;<span class="preprocessor">#define PDB_IRQS                                 { PDB0_IRQn }</span></div>
<div class="line"><a name="l08119"></a><span class="lineno"> 8119</span>&#160; </div>
<div class="line"><a name="l08120"></a><span class="lineno"> 8120</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l08121"></a><span class="lineno"> 8121</span>&#160;<span class="comment">   -- PDB Register Masks</span></div>
<div class="line"><a name="l08122"></a><span class="lineno"> 8122</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l08123"></a><span class="lineno"> 8123</span>&#160; </div>
<div class="line"><a name="l08129"></a><span class="lineno"> 8129</span>&#160;<span class="comment">/* SC Bit Fields */</span></div>
<div class="line"><a name="l08130"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gabe6a0c2a0e00e0d01b3b94ca8cd90728"> 8130</a></span>&#160;<span class="preprocessor">#define PDB_SC_LDOK_MASK                         0x1u</span></div>
<div class="line"><a name="l08131"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga8766bd357685d2ec463f51e0b08c6080"> 8131</a></span>&#160;<span class="preprocessor">#define PDB_SC_LDOK_SHIFT                        0u</span></div>
<div class="line"><a name="l08132"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga520620d53b03c8d91ff568e0f23b8c83"> 8132</a></span>&#160;<span class="preprocessor">#define PDB_SC_LDOK_WIDTH                        1u</span></div>
<div class="line"><a name="l08133"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gab33214a9a628b7e080eb9ef56efb8c4b"> 8133</a></span>&#160;<span class="preprocessor">#define PDB_SC_LDOK(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_SC_LDOK_SHIFT))&amp;PDB_SC_LDOK_MASK)</span></div>
<div class="line"><a name="l08134"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gaa723ee73c65ba7680ef3c9de87b8a635"> 8134</a></span>&#160;<span class="preprocessor">#define PDB_SC_CONT_MASK                         0x2u</span></div>
<div class="line"><a name="l08135"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga49a81fd7584f9957362d71ac5f4d12bb"> 8135</a></span>&#160;<span class="preprocessor">#define PDB_SC_CONT_SHIFT                        1u</span></div>
<div class="line"><a name="l08136"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gad73227a49254007a287646506bda752a"> 8136</a></span>&#160;<span class="preprocessor">#define PDB_SC_CONT_WIDTH                        1u</span></div>
<div class="line"><a name="l08137"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga025ef364c34241696067cbe84797a343"> 8137</a></span>&#160;<span class="preprocessor">#define PDB_SC_CONT(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_SC_CONT_SHIFT))&amp;PDB_SC_CONT_MASK)</span></div>
<div class="line"><a name="l08138"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga86e3ec0c9f5ec6d0bbc1ebcf20774b38"> 8138</a></span>&#160;<span class="preprocessor">#define PDB_SC_MULT_MASK                         0xCu</span></div>
<div class="line"><a name="l08139"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gaaf1dfea7eddb56850efd85b75d659ef8"> 8139</a></span>&#160;<span class="preprocessor">#define PDB_SC_MULT_SHIFT                        2u</span></div>
<div class="line"><a name="l08140"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gabc042f8c36076cc5331005803d2a8712"> 8140</a></span>&#160;<span class="preprocessor">#define PDB_SC_MULT_WIDTH                        2u</span></div>
<div class="line"><a name="l08141"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga52e674d4841cbe8d87374deadb69b45f"> 8141</a></span>&#160;<span class="preprocessor">#define PDB_SC_MULT(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_SC_MULT_SHIFT))&amp;PDB_SC_MULT_MASK)</span></div>
<div class="line"><a name="l08142"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga153222e454507310871a217b8ede92fd"> 8142</a></span>&#160;<span class="preprocessor">#define PDB_SC_PDBIE_MASK                        0x20u</span></div>
<div class="line"><a name="l08143"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga8632d420c92ec79e08c43f7d3acc79cf"> 8143</a></span>&#160;<span class="preprocessor">#define PDB_SC_PDBIE_SHIFT                       5u</span></div>
<div class="line"><a name="l08144"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga40ec7d0703016518f1caac789b0a1855"> 8144</a></span>&#160;<span class="preprocessor">#define PDB_SC_PDBIE_WIDTH                       1u</span></div>
<div class="line"><a name="l08145"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga98dcac8748ba0eeee4470cedcbbd6e8e"> 8145</a></span>&#160;<span class="preprocessor">#define PDB_SC_PDBIE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_SC_PDBIE_SHIFT))&amp;PDB_SC_PDBIE_MASK)</span></div>
<div class="line"><a name="l08146"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga57cd111abf2b5780daddb6619498ef7a"> 8146</a></span>&#160;<span class="preprocessor">#define PDB_SC_PDBIF_MASK                        0x40u</span></div>
<div class="line"><a name="l08147"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga98ea01f76c8cc1bc944830d4d8387118"> 8147</a></span>&#160;<span class="preprocessor">#define PDB_SC_PDBIF_SHIFT                       6u</span></div>
<div class="line"><a name="l08148"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga9d12b1ef364527c2a5088381e7c2e4e9"> 8148</a></span>&#160;<span class="preprocessor">#define PDB_SC_PDBIF_WIDTH                       1u</span></div>
<div class="line"><a name="l08149"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga8c8a7204d308d7eca70a024dae1beb11"> 8149</a></span>&#160;<span class="preprocessor">#define PDB_SC_PDBIF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_SC_PDBIF_SHIFT))&amp;PDB_SC_PDBIF_MASK)</span></div>
<div class="line"><a name="l08150"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga5582f0b88e7ae5e9dcf69f3a859c4470"> 8150</a></span>&#160;<span class="preprocessor">#define PDB_SC_PDBEN_MASK                        0x80u</span></div>
<div class="line"><a name="l08151"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga019fc7af809a6f3945ac3c131b90432a"> 8151</a></span>&#160;<span class="preprocessor">#define PDB_SC_PDBEN_SHIFT                       7u</span></div>
<div class="line"><a name="l08152"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga3b3cc9f1cf1e08c34e0eb85cae11ecdc"> 8152</a></span>&#160;<span class="preprocessor">#define PDB_SC_PDBEN_WIDTH                       1u</span></div>
<div class="line"><a name="l08153"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gad0f2fa62401dff3e7a397fae0eefbcf9"> 8153</a></span>&#160;<span class="preprocessor">#define PDB_SC_PDBEN(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_SC_PDBEN_SHIFT))&amp;PDB_SC_PDBEN_MASK)</span></div>
<div class="line"><a name="l08154"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga8950a99a799e9a49b602a679a64cc2e0"> 8154</a></span>&#160;<span class="preprocessor">#define PDB_SC_TRGSEL_MASK                       0xF00u</span></div>
<div class="line"><a name="l08155"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gae206861ff2041634f913c44605459167"> 8155</a></span>&#160;<span class="preprocessor">#define PDB_SC_TRGSEL_SHIFT                      8u</span></div>
<div class="line"><a name="l08156"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga6460ccc0d175536477a6a8282a6ca159"> 8156</a></span>&#160;<span class="preprocessor">#define PDB_SC_TRGSEL_WIDTH                      4u</span></div>
<div class="line"><a name="l08157"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gad82c5e1b8128b560787b5bdb67a70e5f"> 8157</a></span>&#160;<span class="preprocessor">#define PDB_SC_TRGSEL(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_SC_TRGSEL_SHIFT))&amp;PDB_SC_TRGSEL_MASK)</span></div>
<div class="line"><a name="l08158"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga53e475cc672b4e976c7dccc10fe64d74"> 8158</a></span>&#160;<span class="preprocessor">#define PDB_SC_PRESCALER_MASK                    0x7000u</span></div>
<div class="line"><a name="l08159"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gae8062c54fb9d63becd95c6e34399b995"> 8159</a></span>&#160;<span class="preprocessor">#define PDB_SC_PRESCALER_SHIFT                   12u</span></div>
<div class="line"><a name="l08160"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gad69cd35f135ffb5307eafaebce3c0a4d"> 8160</a></span>&#160;<span class="preprocessor">#define PDB_SC_PRESCALER_WIDTH                   3u</span></div>
<div class="line"><a name="l08161"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga5b7cd747de95052518759e92b7e0f867"> 8161</a></span>&#160;<span class="preprocessor">#define PDB_SC_PRESCALER(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_SC_PRESCALER_SHIFT))&amp;PDB_SC_PRESCALER_MASK)</span></div>
<div class="line"><a name="l08162"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gae2e04f313df4593c36890e463071fe5b"> 8162</a></span>&#160;<span class="preprocessor">#define PDB_SC_DMAEN_MASK                        0x8000u</span></div>
<div class="line"><a name="l08163"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga06b0f6651787dda98baf8953321b101b"> 8163</a></span>&#160;<span class="preprocessor">#define PDB_SC_DMAEN_SHIFT                       15u</span></div>
<div class="line"><a name="l08164"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga8ce9d0597183441897891203401d1ba0"> 8164</a></span>&#160;<span class="preprocessor">#define PDB_SC_DMAEN_WIDTH                       1u</span></div>
<div class="line"><a name="l08165"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gaf59f2858467f2c5e5d3a7fb6ec275db1"> 8165</a></span>&#160;<span class="preprocessor">#define PDB_SC_DMAEN(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_SC_DMAEN_SHIFT))&amp;PDB_SC_DMAEN_MASK)</span></div>
<div class="line"><a name="l08166"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gaee37e4f669c308f1bfa17462ccbdc44b"> 8166</a></span>&#160;<span class="preprocessor">#define PDB_SC_SWTRIG_MASK                       0x10000u</span></div>
<div class="line"><a name="l08167"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga494cf2eed3e90d588c9d6a79cdb5aaaa"> 8167</a></span>&#160;<span class="preprocessor">#define PDB_SC_SWTRIG_SHIFT                      16u</span></div>
<div class="line"><a name="l08168"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gae70a0eb338fd4727c919ed02743fad19"> 8168</a></span>&#160;<span class="preprocessor">#define PDB_SC_SWTRIG_WIDTH                      1u</span></div>
<div class="line"><a name="l08169"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga3115020e410ff99d5a7c5752cacfa394"> 8169</a></span>&#160;<span class="preprocessor">#define PDB_SC_SWTRIG(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_SC_SWTRIG_SHIFT))&amp;PDB_SC_SWTRIG_MASK)</span></div>
<div class="line"><a name="l08170"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gadad9b8b56988b977ed415ab18985f9dc"> 8170</a></span>&#160;<span class="preprocessor">#define PDB_SC_PDBEIE_MASK                       0x20000u</span></div>
<div class="line"><a name="l08171"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gaa64d610e568a9cafe7d2110a76daf8df"> 8171</a></span>&#160;<span class="preprocessor">#define PDB_SC_PDBEIE_SHIFT                      17u</span></div>
<div class="line"><a name="l08172"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gad0b804cc4f7b576e80d75a61fa31198a"> 8172</a></span>&#160;<span class="preprocessor">#define PDB_SC_PDBEIE_WIDTH                      1u</span></div>
<div class="line"><a name="l08173"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga312af2bced4144186dd31b9f92ef2f8b"> 8173</a></span>&#160;<span class="preprocessor">#define PDB_SC_PDBEIE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_SC_PDBEIE_SHIFT))&amp;PDB_SC_PDBEIE_MASK)</span></div>
<div class="line"><a name="l08174"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga78d77e651e5cc9a5ddeb63fa6ac627af"> 8174</a></span>&#160;<span class="preprocessor">#define PDB_SC_LDMOD_MASK                        0xC0000u</span></div>
<div class="line"><a name="l08175"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga53a8856bc6371ac178123477526e8249"> 8175</a></span>&#160;<span class="preprocessor">#define PDB_SC_LDMOD_SHIFT                       18u</span></div>
<div class="line"><a name="l08176"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gaca8331500452f4c79f306adf641a6013"> 8176</a></span>&#160;<span class="preprocessor">#define PDB_SC_LDMOD_WIDTH                       2u</span></div>
<div class="line"><a name="l08177"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga6b704d8e041f977dfe02f0288a8e01bd"> 8177</a></span>&#160;<span class="preprocessor">#define PDB_SC_LDMOD(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_SC_LDMOD_SHIFT))&amp;PDB_SC_LDMOD_MASK)</span></div>
<div class="line"><a name="l08178"></a><span class="lineno"> 8178</span>&#160;<span class="comment">/* MOD Bit Fields */</span></div>
<div class="line"><a name="l08179"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga9dddc13b37ba4e27c8401dfa56b2173f"> 8179</a></span>&#160;<span class="preprocessor">#define PDB_MOD_MOD_MASK                         0xFFFFu</span></div>
<div class="line"><a name="l08180"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gaf224ebff31aea3bd5318f078eccf060e"> 8180</a></span>&#160;<span class="preprocessor">#define PDB_MOD_MOD_SHIFT                        0u</span></div>
<div class="line"><a name="l08181"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga29619320e50e90bff9d82ddc4b90503b"> 8181</a></span>&#160;<span class="preprocessor">#define PDB_MOD_MOD_WIDTH                        16u</span></div>
<div class="line"><a name="l08182"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga6e9107df37db341b8d9f7041561354a1"> 8182</a></span>&#160;<span class="preprocessor">#define PDB_MOD_MOD(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_MOD_MOD_SHIFT))&amp;PDB_MOD_MOD_MASK)</span></div>
<div class="line"><a name="l08183"></a><span class="lineno"> 8183</span>&#160;<span class="comment">/* CNT Bit Fields */</span></div>
<div class="line"><a name="l08184"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga2c5797892b612935a1eb7ba29ea0d202"> 8184</a></span>&#160;<span class="preprocessor">#define PDB_CNT_CNT_MASK                         0xFFFFu</span></div>
<div class="line"><a name="l08185"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga684fc86038c1a05d2ba14aa872e551a6"> 8185</a></span>&#160;<span class="preprocessor">#define PDB_CNT_CNT_SHIFT                        0u</span></div>
<div class="line"><a name="l08186"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gaadc8e80ffa4d077f4d5fc76634a580e1"> 8186</a></span>&#160;<span class="preprocessor">#define PDB_CNT_CNT_WIDTH                        16u</span></div>
<div class="line"><a name="l08187"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga7450994c413fd116da0c44f36fd27f2b"> 8187</a></span>&#160;<span class="preprocessor">#define PDB_CNT_CNT(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_CNT_CNT_SHIFT))&amp;PDB_CNT_CNT_MASK)</span></div>
<div class="line"><a name="l08188"></a><span class="lineno"> 8188</span>&#160;<span class="comment">/* IDLY Bit Fields */</span></div>
<div class="line"><a name="l08189"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gaa3a9995da0b93a73827d556de3a7f8ec"> 8189</a></span>&#160;<span class="preprocessor">#define PDB_IDLY_IDLY_MASK                       0xFFFFu</span></div>
<div class="line"><a name="l08190"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga7ce7e734267097f79a8fd2036dc25271"> 8190</a></span>&#160;<span class="preprocessor">#define PDB_IDLY_IDLY_SHIFT                      0u</span></div>
<div class="line"><a name="l08191"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga4d47bb47134b83ca3dc124f99ba7bda5"> 8191</a></span>&#160;<span class="preprocessor">#define PDB_IDLY_IDLY_WIDTH                      16u</span></div>
<div class="line"><a name="l08192"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga495ff2eb5cc22dc5cc0585f77eb9c043"> 8192</a></span>&#160;<span class="preprocessor">#define PDB_IDLY_IDLY(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_IDLY_IDLY_SHIFT))&amp;PDB_IDLY_IDLY_MASK)</span></div>
<div class="line"><a name="l08193"></a><span class="lineno"> 8193</span>&#160;<span class="comment">/* C1 Bit Fields */</span></div>
<div class="line"><a name="l08194"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga318b4eb1bb609120bed14b19c91ef0c1"> 8194</a></span>&#160;<span class="preprocessor">#define PDB_C1_EN_MASK                           0xFFu</span></div>
<div class="line"><a name="l08195"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga99bd07d734f0e46a718933179b61402b"> 8195</a></span>&#160;<span class="preprocessor">#define PDB_C1_EN_SHIFT                          0u</span></div>
<div class="line"><a name="l08196"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gacb3b00579f293a257b3edb9ff26ca4c4"> 8196</a></span>&#160;<span class="preprocessor">#define PDB_C1_EN_WIDTH                          8u</span></div>
<div class="line"><a name="l08197"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gab2ca4b13b2a865c68c2e1505f4b4f13b"> 8197</a></span>&#160;<span class="preprocessor">#define PDB_C1_EN(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_C1_EN_SHIFT))&amp;PDB_C1_EN_MASK)</span></div>
<div class="line"><a name="l08198"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gabc4c3ddddcd8ab8629495457629a560e"> 8198</a></span>&#160;<span class="preprocessor">#define PDB_C1_TOS_MASK                          0xFF00u</span></div>
<div class="line"><a name="l08199"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga5f76b81da95cec6cc1dcbd761e48d32f"> 8199</a></span>&#160;<span class="preprocessor">#define PDB_C1_TOS_SHIFT                         8u</span></div>
<div class="line"><a name="l08200"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga9ca883057dadac079ab681406c11c09c"> 8200</a></span>&#160;<span class="preprocessor">#define PDB_C1_TOS_WIDTH                         8u</span></div>
<div class="line"><a name="l08201"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gae5c193c9c001f33a49f1ae3c2a11133c"> 8201</a></span>&#160;<span class="preprocessor">#define PDB_C1_TOS(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_C1_TOS_SHIFT))&amp;PDB_C1_TOS_MASK)</span></div>
<div class="line"><a name="l08202"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga4e6f86caa6df500cedef06d1638194ca"> 8202</a></span>&#160;<span class="preprocessor">#define PDB_C1_BB_MASK                           0xFF0000u</span></div>
<div class="line"><a name="l08203"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gadd4b49047fcd1a75374752c012a931d8"> 8203</a></span>&#160;<span class="preprocessor">#define PDB_C1_BB_SHIFT                          16u</span></div>
<div class="line"><a name="l08204"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gacad22ff6ca50eb2ba366dc5bf97df3c7"> 8204</a></span>&#160;<span class="preprocessor">#define PDB_C1_BB_WIDTH                          8u</span></div>
<div class="line"><a name="l08205"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga5e17c540740d6900e1a1184dd0c21e69"> 8205</a></span>&#160;<span class="preprocessor">#define PDB_C1_BB(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_C1_BB_SHIFT))&amp;PDB_C1_BB_MASK)</span></div>
<div class="line"><a name="l08206"></a><span class="lineno"> 8206</span>&#160;<span class="comment">/* S Bit Fields */</span></div>
<div class="line"><a name="l08207"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga544472023dc6de6708b210d54d64c69c"> 8207</a></span>&#160;<span class="preprocessor">#define PDB_S_ERR_MASK                           0xFFu</span></div>
<div class="line"><a name="l08208"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga3b10142858bded9ff7916076433dbcb6"> 8208</a></span>&#160;<span class="preprocessor">#define PDB_S_ERR_SHIFT                          0u</span></div>
<div class="line"><a name="l08209"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga5fd58a8cc2b0b86a583793ce0c6a6a8d"> 8209</a></span>&#160;<span class="preprocessor">#define PDB_S_ERR_WIDTH                          8u</span></div>
<div class="line"><a name="l08210"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gae5f66f6b1c641d52cb706ac11428e11d"> 8210</a></span>&#160;<span class="preprocessor">#define PDB_S_ERR(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_S_ERR_SHIFT))&amp;PDB_S_ERR_MASK)</span></div>
<div class="line"><a name="l08211"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gabf6ae593f200a1eda316cd9affa9f5b2"> 8211</a></span>&#160;<span class="preprocessor">#define PDB_S_CF_MASK                            0xFF0000u</span></div>
<div class="line"><a name="l08212"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga17f0097777c1377488f0bf9654021714"> 8212</a></span>&#160;<span class="preprocessor">#define PDB_S_CF_SHIFT                           16u</span></div>
<div class="line"><a name="l08213"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gaf27968fd0f08ff64782a2162d0a28745"> 8213</a></span>&#160;<span class="preprocessor">#define PDB_S_CF_WIDTH                           8u</span></div>
<div class="line"><a name="l08214"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gaa9865ff9f9ab4bd805a99b75ee73c7e5"> 8214</a></span>&#160;<span class="preprocessor">#define PDB_S_CF(x)                              (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_S_CF_SHIFT))&amp;PDB_S_CF_MASK)</span></div>
<div class="line"><a name="l08215"></a><span class="lineno"> 8215</span>&#160;<span class="comment">/* DLY Bit Fields */</span></div>
<div class="line"><a name="l08216"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga79150887ba3f74efde99b40d3b9c5e44"> 8216</a></span>&#160;<span class="preprocessor">#define PDB_DLY_DLY_MASK                         0xFFFFu</span></div>
<div class="line"><a name="l08217"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga431302f6c6fd1396cbb05844f864d241"> 8217</a></span>&#160;<span class="preprocessor">#define PDB_DLY_DLY_SHIFT                        0u</span></div>
<div class="line"><a name="l08218"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gab915196935edc80d2bc53dd5bd6ab813"> 8218</a></span>&#160;<span class="preprocessor">#define PDB_DLY_DLY_WIDTH                        16u</span></div>
<div class="line"><a name="l08219"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga39781873dd40fb95e69b65d323ab49bf"> 8219</a></span>&#160;<span class="preprocessor">#define PDB_DLY_DLY(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_DLY_DLY_SHIFT))&amp;PDB_DLY_DLY_MASK)</span></div>
<div class="line"><a name="l08220"></a><span class="lineno"> 8220</span>&#160;<span class="comment">/* POEN Bit Fields */</span></div>
<div class="line"><a name="l08221"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gadff2842454cba42f94cc2568cd20df3d"> 8221</a></span>&#160;<span class="preprocessor">#define PDB_POEN_POEN_MASK                       0xFFu</span></div>
<div class="line"><a name="l08222"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga00643f248ccf8b14021f9983f0e32ac8"> 8222</a></span>&#160;<span class="preprocessor">#define PDB_POEN_POEN_SHIFT                      0u</span></div>
<div class="line"><a name="l08223"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga06e69a35bce00a38511ff896844dcc20"> 8223</a></span>&#160;<span class="preprocessor">#define PDB_POEN_POEN_WIDTH                      8u</span></div>
<div class="line"><a name="l08224"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gaf0b83a8c4124b3bdf53e5173d121db0f"> 8224</a></span>&#160;<span class="preprocessor">#define PDB_POEN_POEN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_POEN_POEN_SHIFT))&amp;PDB_POEN_POEN_MASK)</span></div>
<div class="line"><a name="l08225"></a><span class="lineno"> 8225</span>&#160;<span class="comment">/* POnDLY_PODLY Bit Fields */</span></div>
<div class="line"><a name="l08226"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gaa97e06de5137c8643e0d120f8cc46b28"> 8226</a></span>&#160;<span class="preprocessor">#define PDB_POnDLY_PODLY_DLY2_MASK               0xFFFFu</span></div>
<div class="line"><a name="l08227"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga8aa0ef9fb4aa6abbedbe6f3da8556f03"> 8227</a></span>&#160;<span class="preprocessor">#define PDB_POnDLY_PODLY_DLY2_SHIFT              0u</span></div>
<div class="line"><a name="l08228"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga45ded57bf084ebe0b307cdb23428a09d"> 8228</a></span>&#160;<span class="preprocessor">#define PDB_POnDLY_PODLY_DLY2_WIDTH              16u</span></div>
<div class="line"><a name="l08229"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gab70353f52b7f2bc1a3b9d7471fbfbc0b"> 8229</a></span>&#160;<span class="preprocessor">#define PDB_POnDLY_PODLY_DLY2(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_POnDLY_PODLY_DLY2_SHIFT))&amp;PDB_POnDLY_PODLY_DLY2_MASK)</span></div>
<div class="line"><a name="l08230"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga554cf2afa86dcbbe6a4cc6d183dc622f"> 8230</a></span>&#160;<span class="preprocessor">#define PDB_POnDLY_PODLY_DLY1_MASK               0xFFFF0000u</span></div>
<div class="line"><a name="l08231"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gad012d5bed80ce6595079fa2bfd38d63d"> 8231</a></span>&#160;<span class="preprocessor">#define PDB_POnDLY_PODLY_DLY1_SHIFT              16u</span></div>
<div class="line"><a name="l08232"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga40633ecfacb5b4731a32d868bfd7fde3"> 8232</a></span>&#160;<span class="preprocessor">#define PDB_POnDLY_PODLY_DLY1_WIDTH              16u</span></div>
<div class="line"><a name="l08233"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga9bcba8953cb6995c227383f7ba220d05"> 8233</a></span>&#160;<span class="preprocessor">#define PDB_POnDLY_PODLY_DLY1(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_POnDLY_PODLY_DLY1_SHIFT))&amp;PDB_POnDLY_PODLY_DLY1_MASK)</span></div>
<div class="line"><a name="l08234"></a><span class="lineno"> 8234</span>&#160;<span class="comment">/* POnDLY_ACCESS16BIT_DLY2 Bit Fields */</span></div>
<div class="line"><a name="l08235"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gab1869709a56ba7c5339df1993cc27ea5"> 8235</a></span>&#160;<span class="preprocessor">#define PDB_POnDLY_ACCESS16BIT_DLY2_DLY2_MASK    0xFFFFu</span></div>
<div class="line"><a name="l08236"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gae3233a8a6ae159079d17fe9db72d6bcd"> 8236</a></span>&#160;<span class="preprocessor">#define PDB_POnDLY_ACCESS16BIT_DLY2_DLY2_SHIFT   0u</span></div>
<div class="line"><a name="l08237"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga8520a4433a3ac3d3474bd741ed048ecb"> 8237</a></span>&#160;<span class="preprocessor">#define PDB_POnDLY_ACCESS16BIT_DLY2_DLY2_WIDTH   16u</span></div>
<div class="line"><a name="l08238"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga0f2db22004e76323af04a784a952872b"> 8238</a></span>&#160;<span class="preprocessor">#define PDB_POnDLY_ACCESS16BIT_DLY2_DLY2(x)      (((uint16_t)(((uint16_t)(x))&lt;&lt;PDB_POnDLY_ACCESS16BIT_DLY2_DLY2_SHIFT))&amp;PDB_POnDLY_ACCESS16BIT_DLY2_DLY2_MASK)</span></div>
<div class="line"><a name="l08239"></a><span class="lineno"> 8239</span>&#160;<span class="comment">/* POnDLY_ACCESS16BIT_DLY1 Bit Fields */</span></div>
<div class="line"><a name="l08240"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gad7ec080141936eb8d07b0130eaeb0fe9"> 8240</a></span>&#160;<span class="preprocessor">#define PDB_POnDLY_ACCESS16BIT_DLY1_DLY1_MASK    0xFFFFu</span></div>
<div class="line"><a name="l08241"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gabf0bc68824b42d0e5310ba7622a51d0a"> 8241</a></span>&#160;<span class="preprocessor">#define PDB_POnDLY_ACCESS16BIT_DLY1_DLY1_SHIFT   0u</span></div>
<div class="line"><a name="l08242"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga376ad9acc41172fd11bd373f0fe887ef"> 8242</a></span>&#160;<span class="preprocessor">#define PDB_POnDLY_ACCESS16BIT_DLY1_DLY1_WIDTH   16u</span></div>
<div class="line"><a name="l08243"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gaf37c8de7ce5fbff0560707ab92c24f2e"> 8243</a></span>&#160;<span class="preprocessor">#define PDB_POnDLY_ACCESS16BIT_DLY1_DLY1(x)      (((uint16_t)(((uint16_t)(x))&lt;&lt;PDB_POnDLY_ACCESS16BIT_DLY1_DLY1_SHIFT))&amp;PDB_POnDLY_ACCESS16BIT_DLY1_DLY1_MASK)</span></div>
<div class="line"><a name="l08244"></a><span class="lineno"> 8244</span>&#160; <span class="comment">/* end of group PDB_Register_Masks */</span></div>
<div class="line"><a name="l08248"></a><span class="lineno"> 8248</span>&#160; </div>
<div class="line"><a name="l08249"></a><span class="lineno"> 8249</span>&#160; <span class="comment">/* end of group PDB_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l08253"></a><span class="lineno"> 8253</span>&#160; </div>
<div class="line"><a name="l08254"></a><span class="lineno"> 8254</span>&#160; </div>
<div class="line"><a name="l08255"></a><span class="lineno"> 8255</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l08256"></a><span class="lineno"> 8256</span>&#160;<span class="comment">   -- PMC Peripheral Access Layer</span></div>
<div class="line"><a name="l08257"></a><span class="lineno"> 8257</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l08258"></a><span class="lineno"> 8258</span>&#160; </div>
<div class="line"><a name="l08268"></a><span class="lineno"><a class="line" href="struct_p_m_c___type.html"> 8268</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l08269"></a><span class="lineno"><a class="line" href="struct_p_m_c___type.html#a2aa5e7cebe52d9d7fbe071a4751b2a6c"> 8269</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_p_m_c___type.html#a2aa5e7cebe52d9d7fbe071a4751b2a6c">LVDSC1</a>;                             </div>
<div class="line"><a name="l08270"></a><span class="lineno"><a class="line" href="struct_p_m_c___type.html#abc2abe9e83245fcd84da5a78bbea23ea"> 8270</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_p_m_c___type.html#abc2abe9e83245fcd84da5a78bbea23ea">LVDSC2</a>;                             </div>
<div class="line"><a name="l08271"></a><span class="lineno"><a class="line" href="struct_p_m_c___type.html#a23fa3c271bf9f25b06221b037553f936"> 8271</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_p_m_c___type.html#a23fa3c271bf9f25b06221b037553f936">REGSC</a>;                              </div>
<div class="line"><a name="l08272"></a><span class="lineno"><a class="line" href="struct_p_m_c___type.html#adc3802d4ae414933a34edfcb38abfadc"> 8272</a></span>&#160;       uint8_t RESERVED_0[1];</div>
<div class="line"><a name="l08273"></a><span class="lineno"><a class="line" href="struct_p_m_c___type.html#ae6b844ecc62b5feba6bbbc003ea9c307"> 8273</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_p_m_c___type.html#ae6b844ecc62b5feba6bbbc003ea9c307">LPOTRIM</a>;                            </div>
<div class="line"><a name="l08274"></a><span class="lineno"> 8274</span>&#160;} <a class="code" href="struct_p_m_c___type.html">PMC_Type</a>, *<a class="code" href="group___p_m_c___peripheral___access___layer.html#gae98c417d506aa6b64d7d08b225a7a27c">PMC_MemMapPtr</a>;</div>
<div class="line"><a name="l08275"></a><span class="lineno"> 8275</span>&#160; </div>
<div class="line"><a name="l08277"></a><span class="lineno"><a class="line" href="group___p_m_c___peripheral___access___layer.html#ga273ce0b276e11e5b8020d2e9ddd6c5b6"> 8277</a></span>&#160;<span class="preprocessor">#define PMC_INSTANCE_COUNT                       (1u)</span></div>
<div class="line"><a name="l08278"></a><span class="lineno"> 8278</span>&#160; </div>
<div class="line"><a name="l08279"></a><span class="lineno"> 8279</span>&#160; </div>
<div class="line"><a name="l08280"></a><span class="lineno"> 8280</span>&#160;<span class="comment">/* PMC - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l08282"></a><span class="lineno"><a class="line" href="group___p_m_c___peripheral___access___layer.html#ga4e92bd47dc68cc81e62c344586a4cdfa"> 8282</a></span>&#160;<span class="preprocessor">#define PMC_BASE                                 (0x4007D000u)</span></div>
<div class="line"><a name="l08283"></a><span class="lineno"> 8283</span>&#160; </div>
<div class="line"><a name="l08284"></a><span class="lineno"><a class="line" href="group___p_m_c___peripheral___access___layer.html#ga979c6d379c67bc2f3e8eb6efcb509f69"> 8284</a></span>&#160;<span class="preprocessor">#define PMC                                      ((PMC_Type *)PMC_BASE)</span></div>
<div class="line"><a name="l08285"></a><span class="lineno"> 8285</span>&#160; </div>
<div class="line"><a name="l08286"></a><span class="lineno"><a class="line" href="group___p_m_c___peripheral___access___layer.html#gab8cb010a2427fcd279c99d0bd4eb809f"> 8286</a></span>&#160;<span class="preprocessor">#define PMC_BASE_ADDRS                           { PMC_BASE }</span></div>
<div class="line"><a name="l08287"></a><span class="lineno"> 8287</span>&#160; </div>
<div class="line"><a name="l08288"></a><span class="lineno"><a class="line" href="group___p_m_c___peripheral___access___layer.html#ga4bcd62643d597f7230f9c1e3d03caaa7"> 8288</a></span>&#160;<span class="preprocessor">#define PMC_BASE_PTRS                            { PMC }</span></div>
<div class="line"><a name="l08289"></a><span class="lineno"> 8289</span>&#160; </div>
<div class="line"><a name="l08290"></a><span class="lineno"><a class="line" href="group___p_m_c___peripheral___access___layer.html#ga22406e45677dbb3b983c30a742d9138a"> 8290</a></span>&#160;<span class="preprocessor">#define PMC_IRQS_ARR_COUNT                       (1u)</span></div>
<div class="line"><a name="l08291"></a><span class="lineno"> 8291</span>&#160; </div>
<div class="line"><a name="l08292"></a><span class="lineno"><a class="line" href="group___p_m_c___peripheral___access___layer.html#ga7bf6a0381212c3d1e39f0d9083d92e93"> 8292</a></span>&#160;<span class="preprocessor">#define PMC_IRQS_CH_COUNT                        (1u)</span></div>
<div class="line"><a name="l08293"></a><span class="lineno"> 8293</span>&#160; </div>
<div class="line"><a name="l08294"></a><span class="lineno"><a class="line" href="group___p_m_c___peripheral___access___layer.html#ga55eb026c8e8941e1e4d009d8563784b0"> 8294</a></span>&#160;<span class="preprocessor">#define PMC_IRQS                                 { SCG_CMU_LVD_LVWSCG_IRQn }</span></div>
<div class="line"><a name="l08295"></a><span class="lineno"> 8295</span>&#160; </div>
<div class="line"><a name="l08296"></a><span class="lineno"> 8296</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l08297"></a><span class="lineno"> 8297</span>&#160;<span class="comment">   -- PMC Register Masks</span></div>
<div class="line"><a name="l08298"></a><span class="lineno"> 8298</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l08299"></a><span class="lineno"> 8299</span>&#160; </div>
<div class="line"><a name="l08305"></a><span class="lineno"> 8305</span>&#160;<span class="comment">/* LVDSC1 Bit Fields */</span></div>
<div class="line"><a name="l08306"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gad771f87e373907e3ef60e5fa31001fad"> 8306</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDRE_MASK                    0x10u</span></div>
<div class="line"><a name="l08307"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga056ca878a20782f5bf65b3be3e98581d"> 8307</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDRE_SHIFT                   4u</span></div>
<div class="line"><a name="l08308"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga6300cfca3f658a0ba5e3fa3223352f27"> 8308</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDRE_WIDTH                   1u</span></div>
<div class="line"><a name="l08309"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga5cb39f8534fc256799aa9e495b5f449d"> 8309</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDRE(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_LVDSC1_LVDRE_SHIFT))&amp;PMC_LVDSC1_LVDRE_MASK)</span></div>
<div class="line"><a name="l08310"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga1e7518c88ea0037d099124a643788363"> 8310</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDIE_MASK                    0x20u</span></div>
<div class="line"><a name="l08311"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga30ca240c9254a7e76123a3cf2bfdc40e"> 8311</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDIE_SHIFT                   5u</span></div>
<div class="line"><a name="l08312"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga96be4813d77b3bb09fdefdcd42a790a0"> 8312</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDIE_WIDTH                   1u</span></div>
<div class="line"><a name="l08313"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gaca76bd97c7883297f5b00061a1cc0578"> 8313</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDIE(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_LVDSC1_LVDIE_SHIFT))&amp;PMC_LVDSC1_LVDIE_MASK)</span></div>
<div class="line"><a name="l08314"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga65d04677ca16ad916563d6673cb8ecaa"> 8314</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDACK_MASK                   0x40u</span></div>
<div class="line"><a name="l08315"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga56654042b7934ca0e6c51f21db7d1201"> 8315</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDACK_SHIFT                  6u</span></div>
<div class="line"><a name="l08316"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga956d94e95bbc9495fe4ad20b1a132769"> 8316</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDACK_WIDTH                  1u</span></div>
<div class="line"><a name="l08317"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gaac6d13822cd8df0c6dcd9538aa820a6b"> 8317</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDACK(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_LVDSC1_LVDACK_SHIFT))&amp;PMC_LVDSC1_LVDACK_MASK)</span></div>
<div class="line"><a name="l08318"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga44ae12d2d3e732cd25a897092a7e9ada"> 8318</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDF_MASK                     0x80u</span></div>
<div class="line"><a name="l08319"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga75efd4534766aaa126efff96d241de61"> 8319</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDF_SHIFT                    7u</span></div>
<div class="line"><a name="l08320"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gad72dcd2fff2dad5e3e5cf7dc63470730"> 8320</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDF_WIDTH                    1u</span></div>
<div class="line"><a name="l08321"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga9deb83dbe1f7f6415f842750016bd408"> 8321</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDF(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_LVDSC1_LVDF_SHIFT))&amp;PMC_LVDSC1_LVDF_MASK)</span></div>
<div class="line"><a name="l08322"></a><span class="lineno"> 8322</span>&#160;<span class="comment">/* LVDSC2 Bit Fields */</span></div>
<div class="line"><a name="l08323"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga3a9de69524d99d6ec8985d211bc7861d"> 8323</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWIE_MASK                    0x20u</span></div>
<div class="line"><a name="l08324"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gaf5cb9cf53bade8254aa7749b5eb36eff"> 8324</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWIE_SHIFT                   5u</span></div>
<div class="line"><a name="l08325"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga1501b0b0dfeafca7a50f0baab4f09a9e"> 8325</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWIE_WIDTH                   1u</span></div>
<div class="line"><a name="l08326"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga48d1cdfca4a7c154993c1e741101a07d"> 8326</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWIE(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_LVDSC2_LVWIE_SHIFT))&amp;PMC_LVDSC2_LVWIE_MASK)</span></div>
<div class="line"><a name="l08327"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga8b0c8bcad4d38e6ff797e9bc3d9db6d7"> 8327</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWACK_MASK                   0x40u</span></div>
<div class="line"><a name="l08328"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga99ad1d373a7be7591a7ee3577bed5374"> 8328</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWACK_SHIFT                  6u</span></div>
<div class="line"><a name="l08329"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gaba0f1740d6efd611f866442221f4f851"> 8329</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWACK_WIDTH                  1u</span></div>
<div class="line"><a name="l08330"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga487c1af0f694e53be64251c1862e8d9c"> 8330</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWACK(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_LVDSC2_LVWACK_SHIFT))&amp;PMC_LVDSC2_LVWACK_MASK)</span></div>
<div class="line"><a name="l08331"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga34187b0598a3e166a457818770a616d4"> 8331</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWF_MASK                     0x80u</span></div>
<div class="line"><a name="l08332"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga8bcfb9fc5fd4a92164b2aa6cdb6db77e"> 8332</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWF_SHIFT                    7u</span></div>
<div class="line"><a name="l08333"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gac8d393a3c3239c32cef439f45fc78e90"> 8333</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWF_WIDTH                    1u</span></div>
<div class="line"><a name="l08334"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga674f52d0325d911bf7dd91bf47b708f4"> 8334</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWF(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_LVDSC2_LVWF_SHIFT))&amp;PMC_LVDSC2_LVWF_MASK)</span></div>
<div class="line"><a name="l08335"></a><span class="lineno"> 8335</span>&#160;<span class="comment">/* REGSC Bit Fields */</span></div>
<div class="line"><a name="l08336"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gaa3b1d93f39d6ee27bc1cca4433dad541"> 8336</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_BIASEN_MASK                    0x1u</span></div>
<div class="line"><a name="l08337"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gaee4e7caf717eb595187fb71cc2584f48"> 8337</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_BIASEN_SHIFT                   0u</span></div>
<div class="line"><a name="l08338"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gabe54ec23c3a3a8c33fbde3064eed6f76"> 8338</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_BIASEN_WIDTH                   1u</span></div>
<div class="line"><a name="l08339"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga10f425c1ce5c06057d284973492bb12f"> 8339</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_BIASEN(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_REGSC_BIASEN_SHIFT))&amp;PMC_REGSC_BIASEN_MASK)</span></div>
<div class="line"><a name="l08340"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga3a484d2d5ec1abe750da71775c40915a"> 8340</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_CLKBIASDIS_MASK                0x2u</span></div>
<div class="line"><a name="l08341"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga64544aa4eb36a9dd7388d22194480b60"> 8341</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_CLKBIASDIS_SHIFT               1u</span></div>
<div class="line"><a name="l08342"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga4350609cc1ffe35ca27644e01670d54b"> 8342</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_CLKBIASDIS_WIDTH               1u</span></div>
<div class="line"><a name="l08343"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga4aeddb7c967716b68aaefc45fbb87a9c"> 8343</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_CLKBIASDIS(x)                  (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_REGSC_CLKBIASDIS_SHIFT))&amp;PMC_REGSC_CLKBIASDIS_MASK)</span></div>
<div class="line"><a name="l08344"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gaf9b042c3dd0bb2383ab875063a678336"> 8344</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_REGFPM_MASK                    0x4u</span></div>
<div class="line"><a name="l08345"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga1ae308317e1848387d51db4c7b8acb01"> 8345</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_REGFPM_SHIFT                   2u</span></div>
<div class="line"><a name="l08346"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga3356bba91eae8d151efcbd2ff75f1084"> 8346</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_REGFPM_WIDTH                   1u</span></div>
<div class="line"><a name="l08347"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga2dd86dec22774e3c379a10d958b83e3d"> 8347</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_REGFPM(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_REGSC_REGFPM_SHIFT))&amp;PMC_REGSC_REGFPM_MASK)</span></div>
<div class="line"><a name="l08348"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gab499bc22f3fe36b05c237ccee50989d9"> 8348</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_LPOSTAT_MASK                   0x40u</span></div>
<div class="line"><a name="l08349"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gae8e510d1400973df84292ed6171f1822"> 8349</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_LPOSTAT_SHIFT                  6u</span></div>
<div class="line"><a name="l08350"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gab663d91c8d59a64e71b12c75fcba7d74"> 8350</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_LPOSTAT_WIDTH                  1u</span></div>
<div class="line"><a name="l08351"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gaa4148b5fbca07bd5c25b5806b24ad035"> 8351</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_LPOSTAT(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_REGSC_LPOSTAT_SHIFT))&amp;PMC_REGSC_LPOSTAT_MASK)</span></div>
<div class="line"><a name="l08352"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga153fbb05f0401a8729223058bb448585"> 8352</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_LPODIS_MASK                    0x80u</span></div>
<div class="line"><a name="l08353"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga11aa150ac037102b78f8fd6c2f0a0302"> 8353</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_LPODIS_SHIFT                   7u</span></div>
<div class="line"><a name="l08354"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga13e19a9bd1feb50be3928bc8d3505a01"> 8354</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_LPODIS_WIDTH                   1u</span></div>
<div class="line"><a name="l08355"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga5b1a1813ff20d0201cc19dac7422d7f1"> 8355</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_LPODIS(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_REGSC_LPODIS_SHIFT))&amp;PMC_REGSC_LPODIS_MASK)</span></div>
<div class="line"><a name="l08356"></a><span class="lineno"> 8356</span>&#160;<span class="comment">/* LPOTRIM Bit Fields */</span></div>
<div class="line"><a name="l08357"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga8111c278800c7578d43f96829f76ddf8"> 8357</a></span>&#160;<span class="preprocessor">#define PMC_LPOTRIM_LPOTRIM_MASK                 0x1Fu</span></div>
<div class="line"><a name="l08358"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga7be8125be51d72457e95cac8d83d8628"> 8358</a></span>&#160;<span class="preprocessor">#define PMC_LPOTRIM_LPOTRIM_SHIFT                0u</span></div>
<div class="line"><a name="l08359"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga02023e55ae2b39e63aab7039ac955e6f"> 8359</a></span>&#160;<span class="preprocessor">#define PMC_LPOTRIM_LPOTRIM_WIDTH                5u</span></div>
<div class="line"><a name="l08360"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga2e593059038cc1010943b56451a7c15e"> 8360</a></span>&#160;<span class="preprocessor">#define PMC_LPOTRIM_LPOTRIM(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_LPOTRIM_LPOTRIM_SHIFT))&amp;PMC_LPOTRIM_LPOTRIM_MASK)</span></div>
<div class="line"><a name="l08361"></a><span class="lineno"> 8361</span>&#160; <span class="comment">/* end of group PMC_Register_Masks */</span></div>
<div class="line"><a name="l08365"></a><span class="lineno"> 8365</span>&#160; </div>
<div class="line"><a name="l08366"></a><span class="lineno"> 8366</span>&#160; <span class="comment">/* end of group PMC_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l08370"></a><span class="lineno"> 8370</span>&#160; </div>
<div class="line"><a name="l08371"></a><span class="lineno"> 8371</span>&#160; </div>
<div class="line"><a name="l08372"></a><span class="lineno"> 8372</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l08373"></a><span class="lineno"> 8373</span>&#160;<span class="comment">   -- PORT Peripheral Access Layer</span></div>
<div class="line"><a name="l08374"></a><span class="lineno"> 8374</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l08375"></a><span class="lineno"> 8375</span>&#160; </div>
<div class="line"><a name="l08383"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#gae9d33dd352fbda70db758fa6daabf495"> 8383</a></span>&#160;<span class="preprocessor">#define PORT_PCR_COUNT                           32u</span></div>
<div class="line"><a name="l08384"></a><span class="lineno"> 8384</span>&#160; </div>
<div class="line"><a name="l08386"></a><span class="lineno"><a class="line" href="struct_p_o_r_t___type.html"> 8386</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l08387"></a><span class="lineno"><a class="line" href="struct_p_o_r_t___type.html#aaff2dbd34524778e934445d8cecca063"> 8387</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PCR[<a class="code" href="group___p_o_r_t___peripheral___access___layer.html#gae9d33dd352fbda70db758fa6daabf495">PORT_PCR_COUNT</a>];               </div>
<div class="line"><a name="l08388"></a><span class="lineno"><a class="line" href="struct_p_o_r_t___type.html#ab4eae4ee06e554db6797dbbcf67f9655"> 8388</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_p_o_r_t___type.html#ab4eae4ee06e554db6797dbbcf67f9655">GPCLR</a>;                             </div>
<div class="line"><a name="l08389"></a><span class="lineno"><a class="line" href="struct_p_o_r_t___type.html#adb92b388adf5799a5a59817ae6cbf7d1"> 8389</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_p_o_r_t___type.html#adb92b388adf5799a5a59817ae6cbf7d1">GPCHR</a>;                             </div>
<div class="line"><a name="l08390"></a><span class="lineno"><a class="line" href="struct_p_o_r_t___type.html#a2fec51915a36f281ada7d57f4b064b5d"> 8390</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_p_o_r_t___type.html#a2fec51915a36f281ada7d57f4b064b5d">GICLR</a>;                             </div>
<div class="line"><a name="l08391"></a><span class="lineno"><a class="line" href="struct_p_o_r_t___type.html#a9f0f7831b6aaac7302f9f7b5ea96a783"> 8391</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_p_o_r_t___type.html#a9f0f7831b6aaac7302f9f7b5ea96a783">GICHR</a>;                             </div>
<div class="line"><a name="l08392"></a><span class="lineno"><a class="line" href="struct_p_o_r_t___type.html#ab0bc447f22173e4db85239213a9b4a8e"> 8392</a></span>&#160;       uint8_t RESERVED_0[16];</div>
<div class="line"><a name="l08393"></a><span class="lineno"><a class="line" href="struct_p_o_r_t___type.html#a20069f4ac88fc12066ba90eea8fcbb58"> 8393</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_p_o_r_t___type.html#a20069f4ac88fc12066ba90eea8fcbb58">ISFR</a>;                              </div>
<div class="line"><a name="l08394"></a><span class="lineno"><a class="line" href="struct_p_o_r_t___type.html#a9f442c22b7221231f80635179c99a0b1"> 8394</a></span>&#160;       uint8_t RESERVED_1[28];</div>
<div class="line"><a name="l08395"></a><span class="lineno"><a class="line" href="struct_p_o_r_t___type.html#a5fd39916c06d54202f0dc1a50b5e1041"> 8395</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_p_o_r_t___type.html#a5fd39916c06d54202f0dc1a50b5e1041">DFER</a>;                              </div>
<div class="line"><a name="l08396"></a><span class="lineno"><a class="line" href="struct_p_o_r_t___type.html#a8d4e0a725169fa8fe22fe55a3d3311a0"> 8396</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_p_o_r_t___type.html#a8d4e0a725169fa8fe22fe55a3d3311a0">DFCR</a>;                              </div>
<div class="line"><a name="l08397"></a><span class="lineno"><a class="line" href="struct_p_o_r_t___type.html#af58c3f35d9f1036282d4e4edabfb77c2"> 8397</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_p_o_r_t___type.html#af58c3f35d9f1036282d4e4edabfb77c2">DFWR</a>;                              </div>
<div class="line"><a name="l08398"></a><span class="lineno"> 8398</span>&#160;} <a class="code" href="struct_p_o_r_t___type.html">PORT_Type</a>, *<a class="code" href="group___p_o_r_t___peripheral___access___layer.html#gaa0db94574a8e9a7d7de23f9fbecb0347">PORT_MemMapPtr</a>;</div>
<div class="line"><a name="l08399"></a><span class="lineno"> 8399</span>&#160; </div>
<div class="line"><a name="l08401"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#gaa272f4e30fe8426e1222e9ddc13e3610"> 8401</a></span>&#160;<span class="preprocessor">#define PORT_INSTANCE_COUNT                      (5u)</span></div>
<div class="line"><a name="l08402"></a><span class="lineno"> 8402</span>&#160; </div>
<div class="line"><a name="l08403"></a><span class="lineno"> 8403</span>&#160; </div>
<div class="line"><a name="l08404"></a><span class="lineno"> 8404</span>&#160;<span class="comment">/* PORT - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l08406"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#gae3d20f730f9619aabbf94e2efd1de34c"> 8406</a></span>&#160;<span class="preprocessor">#define PORTA_BASE                               (0x40049000u)</span></div>
<div class="line"><a name="l08407"></a><span class="lineno"> 8407</span>&#160; </div>
<div class="line"><a name="l08408"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga7c8a7f98a98d8cb125dd57a66720ab30"> 8408</a></span>&#160;<span class="preprocessor">#define PORTA                                    ((PORT_Type *)PORTA_BASE)</span></div>
<div class="line"><a name="l08409"></a><span class="lineno"> 8409</span>&#160; </div>
<div class="line"><a name="l08410"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga2a668049a5e6c09cf6a7164ffca38a7e"> 8410</a></span>&#160;<span class="preprocessor">#define PORTB_BASE                               (0x4004A000u)</span></div>
<div class="line"><a name="l08411"></a><span class="lineno"> 8411</span>&#160; </div>
<div class="line"><a name="l08412"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga09a0c85cd3da09d9cdf63a5ac4c39f77"> 8412</a></span>&#160;<span class="preprocessor">#define PORTB                                    ((PORT_Type *)PORTB_BASE)</span></div>
<div class="line"><a name="l08413"></a><span class="lineno"> 8413</span>&#160; </div>
<div class="line"><a name="l08414"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga0018f0edf7f8030868f9cc791275378d"> 8414</a></span>&#160;<span class="preprocessor">#define PORTC_BASE                               (0x4004B000u)</span></div>
<div class="line"><a name="l08415"></a><span class="lineno"> 8415</span>&#160; </div>
<div class="line"><a name="l08416"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga68fea88642279a70246e026e7221b0a5"> 8416</a></span>&#160;<span class="preprocessor">#define PORTC                                    ((PORT_Type *)PORTC_BASE)</span></div>
<div class="line"><a name="l08417"></a><span class="lineno"> 8417</span>&#160; </div>
<div class="line"><a name="l08418"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#gab88c980d0129f396683260eb978daf15"> 8418</a></span>&#160;<span class="preprocessor">#define PORTD_BASE                               (0x4004C000u)</span></div>
<div class="line"><a name="l08419"></a><span class="lineno"> 8419</span>&#160; </div>
<div class="line"><a name="l08420"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga3e6a2517db4f9cb7c9037adf0aefe79b"> 8420</a></span>&#160;<span class="preprocessor">#define PORTD                                    ((PORT_Type *)PORTD_BASE)</span></div>
<div class="line"><a name="l08421"></a><span class="lineno"> 8421</span>&#160; </div>
<div class="line"><a name="l08422"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga72d490d67d751071845b3532193b4b93"> 8422</a></span>&#160;<span class="preprocessor">#define PORTE_BASE                               (0x4004D000u)</span></div>
<div class="line"><a name="l08423"></a><span class="lineno"> 8423</span>&#160; </div>
<div class="line"><a name="l08424"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga7e2386d3b1084b5b875ae3696f550ba9"> 8424</a></span>&#160;<span class="preprocessor">#define PORTE                                    ((PORT_Type *)PORTE_BASE)</span></div>
<div class="line"><a name="l08425"></a><span class="lineno"> 8425</span>&#160; </div>
<div class="line"><a name="l08426"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga80b01d00368494b63dd2a67eda52b241"> 8426</a></span>&#160;<span class="preprocessor">#define PORT_BASE_ADDRS                          { PORTA_BASE, PORTB_BASE, PORTC_BASE, PORTD_BASE, PORTE_BASE }</span></div>
<div class="line"><a name="l08427"></a><span class="lineno"> 8427</span>&#160; </div>
<div class="line"><a name="l08428"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga54ff5179f8acaef2e1683cedfc0ef453"> 8428</a></span>&#160;<span class="preprocessor">#define PORT_BASE_PTRS                           { PORTA, PORTB, PORTC, PORTD, PORTE }</span></div>
<div class="line"><a name="l08429"></a><span class="lineno"> 8429</span>&#160; </div>
<div class="line"><a name="l08430"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga0e897bdb74b5fa048eea1238b28bcafe"> 8430</a></span>&#160;<span class="preprocessor">#define PORT_IRQS_ARR_COUNT                      (1u)</span></div>
<div class="line"><a name="l08431"></a><span class="lineno"> 8431</span>&#160; </div>
<div class="line"><a name="l08432"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga68732ace83317192134db56c59dee31a"> 8432</a></span>&#160;<span class="preprocessor">#define PORT_IRQS_CH_COUNT                       (1u)</span></div>
<div class="line"><a name="l08433"></a><span class="lineno"> 8433</span>&#160; </div>
<div class="line"><a name="l08434"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga442cafa4ce211d588393a5f2954198bb"> 8434</a></span>&#160;<span class="preprocessor">#define PORT_IRQS                                { PORT_IRQn, PORT_IRQn, PORT_IRQn, PORT_IRQn, PORT_IRQn }</span></div>
<div class="line"><a name="l08435"></a><span class="lineno"> 8435</span>&#160; </div>
<div class="line"><a name="l08436"></a><span class="lineno"> 8436</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l08437"></a><span class="lineno"> 8437</span>&#160;<span class="comment">   -- PORT Register Masks</span></div>
<div class="line"><a name="l08438"></a><span class="lineno"> 8438</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l08439"></a><span class="lineno"> 8439</span>&#160; </div>
<div class="line"><a name="l08445"></a><span class="lineno"> 8445</span>&#160;<span class="comment">/* PCR Bit Fields */</span></div>
<div class="line"><a name="l08446"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga075e53298ec26cb1b463c95b902c39c1"> 8446</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PS_MASK                         0x1u</span></div>
<div class="line"><a name="l08447"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga7c040fa4d37750af5fef3ea1d0e370a9"> 8447</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PS_SHIFT                        0u</span></div>
<div class="line"><a name="l08448"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga7eb5d61390ffb644df2519c0daf3d50b"> 8448</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PS_WIDTH                        1u</span></div>
<div class="line"><a name="l08449"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gabc7a02f49894ead35ce5d435bd05fb47"> 8449</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PS(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_PCR_PS_SHIFT))&amp;PORT_PCR_PS_MASK)</span></div>
<div class="line"><a name="l08450"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga125482aa2497e8435dac49c039b7fa97"> 8450</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PE_MASK                         0x2u</span></div>
<div class="line"><a name="l08451"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga18556773988cdd78e363959884dbec46"> 8451</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PE_SHIFT                        1u</span></div>
<div class="line"><a name="l08452"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga54b04f65fd59d6c763a292da612d51a5"> 8452</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PE_WIDTH                        1u</span></div>
<div class="line"><a name="l08453"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gaa149bd9cd83aa17c213a827f9482a913"> 8453</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PE(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_PCR_PE_SHIFT))&amp;PORT_PCR_PE_MASK)</span></div>
<div class="line"><a name="l08454"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga7f1f5c3812018f9ed4d84a187146ba91"> 8454</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PFE_MASK                        0x10u</span></div>
<div class="line"><a name="l08455"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gae7d057ebd3218784fca57f55a85f2d29"> 8455</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PFE_SHIFT                       4u</span></div>
<div class="line"><a name="l08456"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga1b4850897ffe19b621498b9bd27d4166"> 8456</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PFE_WIDTH                       1u</span></div>
<div class="line"><a name="l08457"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga6aaad9480435ab627b88723f45b5c133"> 8457</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PFE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_PCR_PFE_SHIFT))&amp;PORT_PCR_PFE_MASK)</span></div>
<div class="line"><a name="l08458"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gae1c37b9f66e58bd80e7764232fd05cee"> 8458</a></span>&#160;<span class="preprocessor">#define PORT_PCR_DSE_MASK                        0x40u</span></div>
<div class="line"><a name="l08459"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga00ae08038ade5432d0240666658d8867"> 8459</a></span>&#160;<span class="preprocessor">#define PORT_PCR_DSE_SHIFT                       6u</span></div>
<div class="line"><a name="l08460"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga0168195c86605899680284d60e4f413d"> 8460</a></span>&#160;<span class="preprocessor">#define PORT_PCR_DSE_WIDTH                       1u</span></div>
<div class="line"><a name="l08461"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga991775ce627dd1e581bdaf4508239240"> 8461</a></span>&#160;<span class="preprocessor">#define PORT_PCR_DSE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_PCR_DSE_SHIFT))&amp;PORT_PCR_DSE_MASK)</span></div>
<div class="line"><a name="l08462"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga0feec5fc6b285b83c573f913c74e5c41"> 8462</a></span>&#160;<span class="preprocessor">#define PORT_PCR_MUX_MASK                        0x700u</span></div>
<div class="line"><a name="l08463"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gaa39e1cfed4df3797e4f1d141adab8776"> 8463</a></span>&#160;<span class="preprocessor">#define PORT_PCR_MUX_SHIFT                       8u</span></div>
<div class="line"><a name="l08464"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga643961aabfc6084a8b1b81e3d1696cf1"> 8464</a></span>&#160;<span class="preprocessor">#define PORT_PCR_MUX_WIDTH                       3u</span></div>
<div class="line"><a name="l08465"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga13b6c873e0e5385583b1f7907a9f796a"> 8465</a></span>&#160;<span class="preprocessor">#define PORT_PCR_MUX(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_PCR_MUX_SHIFT))&amp;PORT_PCR_MUX_MASK)</span></div>
<div class="line"><a name="l08466"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga671e65e4960f3b103af68881ae99d85a"> 8466</a></span>&#160;<span class="preprocessor">#define PORT_PCR_LK_MASK                         0x8000u</span></div>
<div class="line"><a name="l08467"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga72ad78bf008f1968310a8abcd09b29ea"> 8467</a></span>&#160;<span class="preprocessor">#define PORT_PCR_LK_SHIFT                        15u</span></div>
<div class="line"><a name="l08468"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gaa98b0ae626fc72ac9b233a2703d25f22"> 8468</a></span>&#160;<span class="preprocessor">#define PORT_PCR_LK_WIDTH                        1u</span></div>
<div class="line"><a name="l08469"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga5f123e184e353c326b8adde502469e78"> 8469</a></span>&#160;<span class="preprocessor">#define PORT_PCR_LK(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_PCR_LK_SHIFT))&amp;PORT_PCR_LK_MASK)</span></div>
<div class="line"><a name="l08470"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gabaef70d886fda0a7da8e862308bf5909"> 8470</a></span>&#160;<span class="preprocessor">#define PORT_PCR_IRQC_MASK                       0xF0000u</span></div>
<div class="line"><a name="l08471"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga0bda43cd85ca4d5df17f12a193937d81"> 8471</a></span>&#160;<span class="preprocessor">#define PORT_PCR_IRQC_SHIFT                      16u</span></div>
<div class="line"><a name="l08472"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga53f54fc0291848eb6600aa28b9fdbb82"> 8472</a></span>&#160;<span class="preprocessor">#define PORT_PCR_IRQC_WIDTH                      4u</span></div>
<div class="line"><a name="l08473"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga7e6b6f68db9e76cf6fa34774c9b9b8f9"> 8473</a></span>&#160;<span class="preprocessor">#define PORT_PCR_IRQC(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_PCR_IRQC_SHIFT))&amp;PORT_PCR_IRQC_MASK)</span></div>
<div class="line"><a name="l08474"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga154d9308c2ab5b6a78ab04d9f3b08879"> 8474</a></span>&#160;<span class="preprocessor">#define PORT_PCR_ISF_MASK                        0x1000000u</span></div>
<div class="line"><a name="l08475"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga5fbf95753704fb1d71da88299c11105e"> 8475</a></span>&#160;<span class="preprocessor">#define PORT_PCR_ISF_SHIFT                       24u</span></div>
<div class="line"><a name="l08476"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gafea2991f5b5bd3f044d8e7c13b3b45a6"> 8476</a></span>&#160;<span class="preprocessor">#define PORT_PCR_ISF_WIDTH                       1u</span></div>
<div class="line"><a name="l08477"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga88858366faa5d54510cb5c081289c075"> 8477</a></span>&#160;<span class="preprocessor">#define PORT_PCR_ISF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_PCR_ISF_SHIFT))&amp;PORT_PCR_ISF_MASK)</span></div>
<div class="line"><a name="l08478"></a><span class="lineno"> 8478</span>&#160;<span class="comment">/* GPCLR Bit Fields */</span></div>
<div class="line"><a name="l08479"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gaa7e4a890e9d09d85279889ce3ecb0044"> 8479</a></span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWD_MASK                     0xFFFFu</span></div>
<div class="line"><a name="l08480"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gaafacaac0aa215f596b947609857d6491"> 8480</a></span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWD_SHIFT                    0u</span></div>
<div class="line"><a name="l08481"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gae2bcaf6ed2c9c9346c674e0b0d7c2d2c"> 8481</a></span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWD_WIDTH                    16u</span></div>
<div class="line"><a name="l08482"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gae13a63b19950557e19c9a884f3d3b77a"> 8482</a></span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWD(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_GPCLR_GPWD_SHIFT))&amp;PORT_GPCLR_GPWD_MASK)</span></div>
<div class="line"><a name="l08483"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga49c4160370859546837be80a2eed1365"> 8483</a></span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWE_MASK                     0xFFFF0000u</span></div>
<div class="line"><a name="l08484"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga340d6aadd9516b3cac26187b014ce9d3"> 8484</a></span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWE_SHIFT                    16u</span></div>
<div class="line"><a name="l08485"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga1e0c9314687745ee60177dc62ee3e8ed"> 8485</a></span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWE_WIDTH                    16u</span></div>
<div class="line"><a name="l08486"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga52502515ea180d574d919f0ec155da74"> 8486</a></span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_GPCLR_GPWE_SHIFT))&amp;PORT_GPCLR_GPWE_MASK)</span></div>
<div class="line"><a name="l08487"></a><span class="lineno"> 8487</span>&#160;<span class="comment">/* GPCHR Bit Fields */</span></div>
<div class="line"><a name="l08488"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga4f288d1140184d41384f459c263d6e63"> 8488</a></span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWD_MASK                     0xFFFFu</span></div>
<div class="line"><a name="l08489"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gab4464bb98b737fbf75d42682fef3c09c"> 8489</a></span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWD_SHIFT                    0u</span></div>
<div class="line"><a name="l08490"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga2da741716a657a0fb827152b35c6e583"> 8490</a></span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWD_WIDTH                    16u</span></div>
<div class="line"><a name="l08491"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga47cddb6551f05cf4810b6f7d96084540"> 8491</a></span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWD(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_GPCHR_GPWD_SHIFT))&amp;PORT_GPCHR_GPWD_MASK)</span></div>
<div class="line"><a name="l08492"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga5e60b77e9d69fc09654c8034e31df7b5"> 8492</a></span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWE_MASK                     0xFFFF0000u</span></div>
<div class="line"><a name="l08493"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gacbc69d159ff1e697736d296bbc95566d"> 8493</a></span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWE_SHIFT                    16u</span></div>
<div class="line"><a name="l08494"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga5d0cc665d4c67f298fffeefa55a9c6bf"> 8494</a></span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWE_WIDTH                    16u</span></div>
<div class="line"><a name="l08495"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gac451ecefadd3d10c690199acf0540d6f"> 8495</a></span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_GPCHR_GPWE_SHIFT))&amp;PORT_GPCHR_GPWE_MASK)</span></div>
<div class="line"><a name="l08496"></a><span class="lineno"> 8496</span>&#160;<span class="comment">/* GICLR Bit Fields */</span></div>
<div class="line"><a name="l08497"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga8699561573073558190ecce7926b88cb"> 8497</a></span>&#160;<span class="preprocessor">#define PORT_GICLR_GIWE_MASK                     0xFFFFu</span></div>
<div class="line"><a name="l08498"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga4d7c57946cb00e019bf8082cafab2ee0"> 8498</a></span>&#160;<span class="preprocessor">#define PORT_GICLR_GIWE_SHIFT                    0u</span></div>
<div class="line"><a name="l08499"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga9941019037a7e57d6022b8cd516da52c"> 8499</a></span>&#160;<span class="preprocessor">#define PORT_GICLR_GIWE_WIDTH                    16u</span></div>
<div class="line"><a name="l08500"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga5dc845ae90bfc9d09b07610dfca6c082"> 8500</a></span>&#160;<span class="preprocessor">#define PORT_GICLR_GIWE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_GICLR_GIWE_SHIFT))&amp;PORT_GICLR_GIWE_MASK)</span></div>
<div class="line"><a name="l08501"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga1f502950f8c4f844652e0fd72673c24c"> 8501</a></span>&#160;<span class="preprocessor">#define PORT_GICLR_GIWD_MASK                     0xFFFF0000u</span></div>
<div class="line"><a name="l08502"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga4ece5f03595701415c3e6b0fe8368743"> 8502</a></span>&#160;<span class="preprocessor">#define PORT_GICLR_GIWD_SHIFT                    16u</span></div>
<div class="line"><a name="l08503"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gaac56ea69fd61a00079feaa30db82c55b"> 8503</a></span>&#160;<span class="preprocessor">#define PORT_GICLR_GIWD_WIDTH                    16u</span></div>
<div class="line"><a name="l08504"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gab5274927e23d1a6254fb20090a973db6"> 8504</a></span>&#160;<span class="preprocessor">#define PORT_GICLR_GIWD(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_GICLR_GIWD_SHIFT))&amp;PORT_GICLR_GIWD_MASK)</span></div>
<div class="line"><a name="l08505"></a><span class="lineno"> 8505</span>&#160;<span class="comment">/* GICHR Bit Fields */</span></div>
<div class="line"><a name="l08506"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gadcc573b80e3e9504c7d8c5aac4f4fab5"> 8506</a></span>&#160;<span class="preprocessor">#define PORT_GICHR_GIWE_MASK                     0xFFFFu</span></div>
<div class="line"><a name="l08507"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gad3cdf92174c94b3d889060001a578ebd"> 8507</a></span>&#160;<span class="preprocessor">#define PORT_GICHR_GIWE_SHIFT                    0u</span></div>
<div class="line"><a name="l08508"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gab8d6adcca1f81cdc195a39d57b6e97d1"> 8508</a></span>&#160;<span class="preprocessor">#define PORT_GICHR_GIWE_WIDTH                    16u</span></div>
<div class="line"><a name="l08509"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga9cfec5b70d43057f5c47ef0011037ce7"> 8509</a></span>&#160;<span class="preprocessor">#define PORT_GICHR_GIWE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_GICHR_GIWE_SHIFT))&amp;PORT_GICHR_GIWE_MASK)</span></div>
<div class="line"><a name="l08510"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga9ea34f6a5d4c5ce9959880db532f579c"> 8510</a></span>&#160;<span class="preprocessor">#define PORT_GICHR_GIWD_MASK                     0xFFFF0000u</span></div>
<div class="line"><a name="l08511"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gabfd379bd48408fe775daa892bdcb5363"> 8511</a></span>&#160;<span class="preprocessor">#define PORT_GICHR_GIWD_SHIFT                    16u</span></div>
<div class="line"><a name="l08512"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gad8cb7d9db8e1053c886df3ac403335e2"> 8512</a></span>&#160;<span class="preprocessor">#define PORT_GICHR_GIWD_WIDTH                    16u</span></div>
<div class="line"><a name="l08513"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga863ae28f8429e525a3ba8dbe810487c0"> 8513</a></span>&#160;<span class="preprocessor">#define PORT_GICHR_GIWD(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_GICHR_GIWD_SHIFT))&amp;PORT_GICHR_GIWD_MASK)</span></div>
<div class="line"><a name="l08514"></a><span class="lineno"> 8514</span>&#160;<span class="comment">/* ISFR Bit Fields */</span></div>
<div class="line"><a name="l08515"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gabb5d188f3dfe38f0d8bbb870e81fb7e3"> 8515</a></span>&#160;<span class="preprocessor">#define PORT_ISFR_ISF_MASK                       0xFFFFFFFFu</span></div>
<div class="line"><a name="l08516"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga678f290447622562272513d57eb2bf78"> 8516</a></span>&#160;<span class="preprocessor">#define PORT_ISFR_ISF_SHIFT                      0u</span></div>
<div class="line"><a name="l08517"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga30ef5dbf4536bd49cfb4f43deae82beb"> 8517</a></span>&#160;<span class="preprocessor">#define PORT_ISFR_ISF_WIDTH                      32u</span></div>
<div class="line"><a name="l08518"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gae1ab6f959d1aa15059efd14641caf2e7"> 8518</a></span>&#160;<span class="preprocessor">#define PORT_ISFR_ISF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_ISFR_ISF_SHIFT))&amp;PORT_ISFR_ISF_MASK)</span></div>
<div class="line"><a name="l08519"></a><span class="lineno"> 8519</span>&#160;<span class="comment">/* DFER Bit Fields */</span></div>
<div class="line"><a name="l08520"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga450c760a693b115dc630c8a5edb628df"> 8520</a></span>&#160;<span class="preprocessor">#define PORT_DFER_DFE_MASK                       0xFFFFFFFFu</span></div>
<div class="line"><a name="l08521"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga7bcd0509509d5a2865efab49eef02c56"> 8521</a></span>&#160;<span class="preprocessor">#define PORT_DFER_DFE_SHIFT                      0u</span></div>
<div class="line"><a name="l08522"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga5bddfe8e4e7f89b257512342d47720f3"> 8522</a></span>&#160;<span class="preprocessor">#define PORT_DFER_DFE_WIDTH                      32u</span></div>
<div class="line"><a name="l08523"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga3261e250c50e71a33b4d443a6ca28c25"> 8523</a></span>&#160;<span class="preprocessor">#define PORT_DFER_DFE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_DFER_DFE_SHIFT))&amp;PORT_DFER_DFE_MASK)</span></div>
<div class="line"><a name="l08524"></a><span class="lineno"> 8524</span>&#160;<span class="comment">/* DFCR Bit Fields */</span></div>
<div class="line"><a name="l08525"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gadc66969dfb648b725cd30df406f7a2f9"> 8525</a></span>&#160;<span class="preprocessor">#define PORT_DFCR_CS_MASK                        0x1u</span></div>
<div class="line"><a name="l08526"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gac739bd97cc0b19198e8daa335c984500"> 8526</a></span>&#160;<span class="preprocessor">#define PORT_DFCR_CS_SHIFT                       0u</span></div>
<div class="line"><a name="l08527"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gaeb68f91ab9835cf47668727b726c345d"> 8527</a></span>&#160;<span class="preprocessor">#define PORT_DFCR_CS_WIDTH                       1u</span></div>
<div class="line"><a name="l08528"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga3cf2c4c253ca645f6c93c5f2237a88c3"> 8528</a></span>&#160;<span class="preprocessor">#define PORT_DFCR_CS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_DFCR_CS_SHIFT))&amp;PORT_DFCR_CS_MASK)</span></div>
<div class="line"><a name="l08529"></a><span class="lineno"> 8529</span>&#160;<span class="comment">/* DFWR Bit Fields */</span></div>
<div class="line"><a name="l08530"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gaf2f0bbe1dea504156dce840fdcb94b74"> 8530</a></span>&#160;<span class="preprocessor">#define PORT_DFWR_FILT_MASK                      0x1Fu</span></div>
<div class="line"><a name="l08531"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga9045bd83bc548178d057bf4916c8fe08"> 8531</a></span>&#160;<span class="preprocessor">#define PORT_DFWR_FILT_SHIFT                     0u</span></div>
<div class="line"><a name="l08532"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gab5fc904c96a7100386132ffe18e34b63"> 8532</a></span>&#160;<span class="preprocessor">#define PORT_DFWR_FILT_WIDTH                     5u</span></div>
<div class="line"><a name="l08533"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gad79add2c6df026fd06198143aa198c99"> 8533</a></span>&#160;<span class="preprocessor">#define PORT_DFWR_FILT(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_DFWR_FILT_SHIFT))&amp;PORT_DFWR_FILT_MASK)</span></div>
<div class="line"><a name="l08534"></a><span class="lineno"> 8534</span>&#160; <span class="comment">/* end of group PORT_Register_Masks */</span></div>
<div class="line"><a name="l08538"></a><span class="lineno"> 8538</span>&#160; </div>
<div class="line"><a name="l08539"></a><span class="lineno"> 8539</span>&#160; <span class="comment">/* end of group PORT_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l08543"></a><span class="lineno"> 8543</span>&#160; </div>
<div class="line"><a name="l08544"></a><span class="lineno"> 8544</span>&#160; </div>
<div class="line"><a name="l08545"></a><span class="lineno"> 8545</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l08546"></a><span class="lineno"> 8546</span>&#160;<span class="comment">   -- RCM Peripheral Access Layer</span></div>
<div class="line"><a name="l08547"></a><span class="lineno"> 8547</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l08548"></a><span class="lineno"> 8548</span>&#160; </div>
<div class="line"><a name="l08558"></a><span class="lineno"><a class="line" href="struct_r_c_m___type.html"> 8558</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l08559"></a><span class="lineno"><a class="line" href="struct_r_c_m___type.html#a48d930340492db0f7a66389123725d0b"> 8559</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_r_c_m___type.html#a48d930340492db0f7a66389123725d0b">VERID</a>;                             </div>
<div class="line"><a name="l08560"></a><span class="lineno"><a class="line" href="struct_r_c_m___type.html#a349d686ef6469afc28cb1f79b448e3a2"> 8560</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_r_c_m___type.html#a349d686ef6469afc28cb1f79b448e3a2">PARAM</a>;                             </div>
<div class="line"><a name="l08561"></a><span class="lineno"><a class="line" href="struct_r_c_m___type.html#a5a1bd65e4bb5fdabdc6787e15d8320d3"> 8561</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_r_c_m___type.html#a5a1bd65e4bb5fdabdc6787e15d8320d3">SRS</a>;                               </div>
<div class="line"><a name="l08562"></a><span class="lineno"><a class="line" href="struct_r_c_m___type.html#aadfc136a6039f2df79065bf69d919b6d"> 8562</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_m___type.html#aadfc136a6039f2df79065bf69d919b6d">RPC</a>;                               </div>
<div class="line"><a name="l08563"></a><span class="lineno"><a class="line" href="struct_r_c_m___type.html#a1e26375000c14ad5116ab7220e5e72d0"> 8563</a></span>&#160;       uint8_t RESERVED_0[8];</div>
<div class="line"><a name="l08564"></a><span class="lineno"><a class="line" href="struct_r_c_m___type.html#a45a1148962e5f5ea23446a987ab3b02f"> 8564</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_m___type.html#a45a1148962e5f5ea23446a987ab3b02f">SSRS</a>;                              </div>
<div class="line"><a name="l08565"></a><span class="lineno"><a class="line" href="struct_r_c_m___type.html#ae17b3094f980059896129d314602023f"> 8565</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_m___type.html#ae17b3094f980059896129d314602023f">SRIE</a>;                              </div>
<div class="line"><a name="l08566"></a><span class="lineno"> 8566</span>&#160;} <a class="code" href="struct_r_c_m___type.html">RCM_Type</a>, *<a class="code" href="group___r_c_m___peripheral___access___layer.html#gac95728e1838541dba02817daa27f147a">RCM_MemMapPtr</a>;</div>
<div class="line"><a name="l08567"></a><span class="lineno"> 8567</span>&#160; </div>
<div class="line"><a name="l08569"></a><span class="lineno"><a class="line" href="group___r_c_m___peripheral___access___layer.html#ga6eae2aa57fc4559b723de5dc0fa178a0"> 8569</a></span>&#160;<span class="preprocessor">#define RCM_INSTANCE_COUNT                       (1u)</span></div>
<div class="line"><a name="l08570"></a><span class="lineno"> 8570</span>&#160; </div>
<div class="line"><a name="l08571"></a><span class="lineno"> 8571</span>&#160; </div>
<div class="line"><a name="l08572"></a><span class="lineno"> 8572</span>&#160;<span class="comment">/* RCM - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l08574"></a><span class="lineno"><a class="line" href="group___r_c_m___peripheral___access___layer.html#ga0f155ee1b03b8a20749da74c4f19d34d"> 8574</a></span>&#160;<span class="preprocessor">#define RCM_BASE                                 (0x4007F000u)</span></div>
<div class="line"><a name="l08575"></a><span class="lineno"> 8575</span>&#160; </div>
<div class="line"><a name="l08576"></a><span class="lineno"><a class="line" href="group___r_c_m___peripheral___access___layer.html#gaa5c5e6af3b266654facbd52caa0b8874"> 8576</a></span>&#160;<span class="preprocessor">#define RCM                                      ((RCM_Type *)RCM_BASE)</span></div>
<div class="line"><a name="l08577"></a><span class="lineno"> 8577</span>&#160; </div>
<div class="line"><a name="l08578"></a><span class="lineno"><a class="line" href="group___r_c_m___peripheral___access___layer.html#gaf3db57eb66e9dc48fcac7ebf4e6884c6"> 8578</a></span>&#160;<span class="preprocessor">#define RCM_BASE_ADDRS                           { RCM_BASE }</span></div>
<div class="line"><a name="l08579"></a><span class="lineno"> 8579</span>&#160; </div>
<div class="line"><a name="l08580"></a><span class="lineno"><a class="line" href="group___r_c_m___peripheral___access___layer.html#gad8549fec4a09b0b485983beadfc3a5fb"> 8580</a></span>&#160;<span class="preprocessor">#define RCM_BASE_PTRS                            { RCM }</span></div>
<div class="line"><a name="l08581"></a><span class="lineno"> 8581</span>&#160; </div>
<div class="line"><a name="l08582"></a><span class="lineno"><a class="line" href="group___r_c_m___peripheral___access___layer.html#ga49e64394e9b0ee05655559107c51d31a"> 8582</a></span>&#160;<span class="preprocessor">#define RCM_IRQS_ARR_COUNT                       (1u)</span></div>
<div class="line"><a name="l08583"></a><span class="lineno"> 8583</span>&#160; </div>
<div class="line"><a name="l08584"></a><span class="lineno"><a class="line" href="group___r_c_m___peripheral___access___layer.html#gaaa2bd8af2ec02b73b56e09b80e619844"> 8584</a></span>&#160;<span class="preprocessor">#define RCM_IRQS_CH_COUNT                        (1u)</span></div>
<div class="line"><a name="l08585"></a><span class="lineno"> 8585</span>&#160; </div>
<div class="line"><a name="l08586"></a><span class="lineno"><a class="line" href="group___r_c_m___peripheral___access___layer.html#ga26ae066628c022cc4fb5e791d9b29242"> 8586</a></span>&#160;<span class="preprocessor">#define RCM_IRQS                                 { RCM_IRQn }</span></div>
<div class="line"><a name="l08587"></a><span class="lineno"> 8587</span>&#160; </div>
<div class="line"><a name="l08588"></a><span class="lineno"> 8588</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l08589"></a><span class="lineno"> 8589</span>&#160;<span class="comment">   -- RCM Register Masks</span></div>
<div class="line"><a name="l08590"></a><span class="lineno"> 8590</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l08591"></a><span class="lineno"> 8591</span>&#160; </div>
<div class="line"><a name="l08597"></a><span class="lineno"> 8597</span>&#160;<span class="comment">/* VERID Bit Fields */</span></div>
<div class="line"><a name="l08598"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga65fc9eacc0eb23549808cc7c958359c7"> 8598</a></span>&#160;<span class="preprocessor">#define RCM_VERID_FEATURE_MASK                   0xFFFFu</span></div>
<div class="line"><a name="l08599"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga501e30e016a6d077013b532719aa0fd0"> 8599</a></span>&#160;<span class="preprocessor">#define RCM_VERID_FEATURE_SHIFT                  0u</span></div>
<div class="line"><a name="l08600"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga9eec186ac2cb628d8b65c681f51543ec"> 8600</a></span>&#160;<span class="preprocessor">#define RCM_VERID_FEATURE_WIDTH                  16u</span></div>
<div class="line"><a name="l08601"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga1ebb01d030b74a86e43ff64f8ae82e91"> 8601</a></span>&#160;<span class="preprocessor">#define RCM_VERID_FEATURE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_VERID_FEATURE_SHIFT))&amp;RCM_VERID_FEATURE_MASK)</span></div>
<div class="line"><a name="l08602"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga6065fb39e80c50593f256b5c7554937f"> 8602</a></span>&#160;<span class="preprocessor">#define RCM_VERID_MINOR_MASK                     0xFF0000u</span></div>
<div class="line"><a name="l08603"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga1ee00bff9d5db0257a6ae5205f5f1039"> 8603</a></span>&#160;<span class="preprocessor">#define RCM_VERID_MINOR_SHIFT                    16u</span></div>
<div class="line"><a name="l08604"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gac11b6e07f58064fe8d9926d3c4e4c0e0"> 8604</a></span>&#160;<span class="preprocessor">#define RCM_VERID_MINOR_WIDTH                    8u</span></div>
<div class="line"><a name="l08605"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaac137ad23ae10e51e910dcd0ac04fa72"> 8605</a></span>&#160;<span class="preprocessor">#define RCM_VERID_MINOR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_VERID_MINOR_SHIFT))&amp;RCM_VERID_MINOR_MASK)</span></div>
<div class="line"><a name="l08606"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gad83e86adec27d90701bc788669bd033f"> 8606</a></span>&#160;<span class="preprocessor">#define RCM_VERID_MAJOR_MASK                     0xFF000000u</span></div>
<div class="line"><a name="l08607"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaa3bcb582023598538015baae45393a8b"> 8607</a></span>&#160;<span class="preprocessor">#define RCM_VERID_MAJOR_SHIFT                    24u</span></div>
<div class="line"><a name="l08608"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaa3f22a3fe7e80e0d5a0a76e92b499b29"> 8608</a></span>&#160;<span class="preprocessor">#define RCM_VERID_MAJOR_WIDTH                    8u</span></div>
<div class="line"><a name="l08609"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga50d2195d07e49d6148a7d86ee3bac586"> 8609</a></span>&#160;<span class="preprocessor">#define RCM_VERID_MAJOR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_VERID_MAJOR_SHIFT))&amp;RCM_VERID_MAJOR_MASK)</span></div>
<div class="line"><a name="l08610"></a><span class="lineno"> 8610</span>&#160;<span class="comment">/* PARAM Bit Fields */</span></div>
<div class="line"><a name="l08611"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga5b2da455acb20ded860147829f07f254"> 8611</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_EWAKEUP_MASK                   0x1u</span></div>
<div class="line"><a name="l08612"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga9968f328397555a2aa11cd67d124ab1c"> 8612</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_EWAKEUP_SHIFT                  0u</span></div>
<div class="line"><a name="l08613"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga78dfd3ec0df8baab5a8b364f4331b0dd"> 8613</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_EWAKEUP_WIDTH                  1u</span></div>
<div class="line"><a name="l08614"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga2f77ab8033962e3c90c2ca696e9b3c85"> 8614</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_EWAKEUP(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_PARAM_EWAKEUP_SHIFT))&amp;RCM_PARAM_EWAKEUP_MASK)</span></div>
<div class="line"><a name="l08615"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga67d602962ddddee012ca2ba8df4f23c9"> 8615</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ELVD_MASK                      0x2u</span></div>
<div class="line"><a name="l08616"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gae15ce33348e2913439309d9a217b03ac"> 8616</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ELVD_SHIFT                     1u</span></div>
<div class="line"><a name="l08617"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gabad464cd220b01cf35f7fe8290f9b02e"> 8617</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ELVD_WIDTH                     1u</span></div>
<div class="line"><a name="l08618"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gae0ec87a544c80f591bfdb1ac1ccd1485"> 8618</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ELVD(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_PARAM_ELVD_SHIFT))&amp;RCM_PARAM_ELVD_MASK)</span></div>
<div class="line"><a name="l08619"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gabc274be1d94e7b96ea7570e859382791"> 8619</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ELOC_MASK                      0x4u</span></div>
<div class="line"><a name="l08620"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga3e32f3b2754922ef0356cc938b8a6932"> 8620</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ELOC_SHIFT                     2u</span></div>
<div class="line"><a name="l08621"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga6f8863e70df5907e4d551c5f199d2e45"> 8621</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ELOC_WIDTH                     1u</span></div>
<div class="line"><a name="l08622"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga5df18dc6dd3dee243cfe77561a583498"> 8622</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ELOC(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_PARAM_ELOC_SHIFT))&amp;RCM_PARAM_ELOC_MASK)</span></div>
<div class="line"><a name="l08623"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga683ceab02e4dc2a3d7131edc30037dc0"> 8623</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ELOL_MASK                      0x8u</span></div>
<div class="line"><a name="l08624"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaa9d45f7917dfd9099f6bfca221edad5c"> 8624</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ELOL_SHIFT                     3u</span></div>
<div class="line"><a name="l08625"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaad7ba69c4119b670b0e71f0887389136"> 8625</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ELOL_WIDTH                     1u</span></div>
<div class="line"><a name="l08626"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaf38bb1ab726cd1f0523bf8a4e99101fc"> 8626</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ELOL(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_PARAM_ELOL_SHIFT))&amp;RCM_PARAM_ELOL_MASK)</span></div>
<div class="line"><a name="l08627"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga999d4d625f3a5d510997b77e04d78fc4"> 8627</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ECMU_LOC_MASK                  0x10u</span></div>
<div class="line"><a name="l08628"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga141eb337b575e0895526c74fdf419e41"> 8628</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ECMU_LOC_SHIFT                 4u</span></div>
<div class="line"><a name="l08629"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaae6a8237ca0b087fd21bcae3cfb5574d"> 8629</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ECMU_LOC_WIDTH                 1u</span></div>
<div class="line"><a name="l08630"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gae3fc0c00aa8d0b62e7b1656c566cbd0e"> 8630</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ECMU_LOC(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_PARAM_ECMU_LOC_SHIFT))&amp;RCM_PARAM_ECMU_LOC_MASK)</span></div>
<div class="line"><a name="l08631"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gacae44fbf6a2bf8cf538e92f5555b279d"> 8631</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_EWDOG_MASK                     0x20u</span></div>
<div class="line"><a name="l08632"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga3cd6a1275be7be61cc6dc3c434f1ffeb"> 8632</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_EWDOG_SHIFT                    5u</span></div>
<div class="line"><a name="l08633"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga487e56e0bfca1c61d3a8dfb21f7c2bd3"> 8633</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_EWDOG_WIDTH                    1u</span></div>
<div class="line"><a name="l08634"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga070955671ba1e16a3bb1ed6672661ad9"> 8634</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_EWDOG(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_PARAM_EWDOG_SHIFT))&amp;RCM_PARAM_EWDOG_MASK)</span></div>
<div class="line"><a name="l08635"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gae45d56dc67e4b2b3b15109879ee1bbf3"> 8635</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_EPIN_MASK                      0x40u</span></div>
<div class="line"><a name="l08636"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gad329a6bcbec0ea9bfa23404a064163fb"> 8636</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_EPIN_SHIFT                     6u</span></div>
<div class="line"><a name="l08637"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga7fcf11965b1f553334a0c4171acce1bc"> 8637</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_EPIN_WIDTH                     1u</span></div>
<div class="line"><a name="l08638"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga2aeb9a8dc7d2c1068713b89309531676"> 8638</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_EPIN(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_PARAM_EPIN_SHIFT))&amp;RCM_PARAM_EPIN_MASK)</span></div>
<div class="line"><a name="l08639"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga74912d002320244cc4bf552376d2c6d5"> 8639</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_EPOR_MASK                      0x80u</span></div>
<div class="line"><a name="l08640"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gabe8e12759f98930f73dfb3a01bf7cfc2"> 8640</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_EPOR_SHIFT                     7u</span></div>
<div class="line"><a name="l08641"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga450ec14fec6063b74d63eb0db68b5b48"> 8641</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_EPOR_WIDTH                     1u</span></div>
<div class="line"><a name="l08642"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga4015905aba57e68e079fc48392ad6ed1"> 8642</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_EPOR(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_PARAM_EPOR_SHIFT))&amp;RCM_PARAM_EPOR_MASK)</span></div>
<div class="line"><a name="l08643"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga2b5a8f53d462645e3dd3279f1a2c08b9"> 8643</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_EJTAG_MASK                     0x100u</span></div>
<div class="line"><a name="l08644"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga5e4c561ebf642cf84e67c825c0fffdb0"> 8644</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_EJTAG_SHIFT                    8u</span></div>
<div class="line"><a name="l08645"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga3707ca4c1d58e328732984a6372a5cfa"> 8645</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_EJTAG_WIDTH                    1u</span></div>
<div class="line"><a name="l08646"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga88b1a8068fc1d264ca46dc4def02b250"> 8646</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_EJTAG(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_PARAM_EJTAG_SHIFT))&amp;RCM_PARAM_EJTAG_MASK)</span></div>
<div class="line"><a name="l08647"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gab8573acea0e4a84f403ce9ed538b9df7"> 8647</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ELOCKUP_MASK                   0x200u</span></div>
<div class="line"><a name="l08648"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga9413faca9c402af142cebd965411b4f4"> 8648</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ELOCKUP_SHIFT                  9u</span></div>
<div class="line"><a name="l08649"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga3885647c054c870336b06cc9daba01b1"> 8649</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ELOCKUP_WIDTH                  1u</span></div>
<div class="line"><a name="l08650"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga7387dc2cd2d670dd93a084ec14951f85"> 8650</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ELOCKUP(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_PARAM_ELOCKUP_SHIFT))&amp;RCM_PARAM_ELOCKUP_MASK)</span></div>
<div class="line"><a name="l08651"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga59800562bc0bcbe528895682e46ef7d3"> 8651</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ESW_MASK                       0x400u</span></div>
<div class="line"><a name="l08652"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga4e74ef4d8568c545b5be7e2507ed9622"> 8652</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ESW_SHIFT                      10u</span></div>
<div class="line"><a name="l08653"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga28eb9ec9b1876ac3d13f029084f3e6e1"> 8653</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ESW_WIDTH                      1u</span></div>
<div class="line"><a name="l08654"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gabeecc6abead39633cbe1e67f102d66dc"> 8654</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ESW(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_PARAM_ESW_SHIFT))&amp;RCM_PARAM_ESW_MASK)</span></div>
<div class="line"><a name="l08655"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga7b3c12639a456d63ac06f6edb8f0aaaa"> 8655</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_EMDM_AP_MASK                   0x800u</span></div>
<div class="line"><a name="l08656"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga89fc2858af738baa66d667f0b74ba336"> 8656</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_EMDM_AP_SHIFT                  11u</span></div>
<div class="line"><a name="l08657"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga376f22ec0f1f844161b494e936c2085a"> 8657</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_EMDM_AP_WIDTH                  1u</span></div>
<div class="line"><a name="l08658"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga346aa36a749d25b7757ee0f6b9af47f7"> 8658</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_EMDM_AP(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_PARAM_EMDM_AP_SHIFT))&amp;RCM_PARAM_EMDM_AP_MASK)</span></div>
<div class="line"><a name="l08659"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga9e695c0f5fc17eae9e9eb6abf0fb9d22"> 8659</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ESACKERR_MASK                  0x2000u</span></div>
<div class="line"><a name="l08660"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gac5b91de57afe8a0fef1874a122d5fb6c"> 8660</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ESACKERR_SHIFT                 13u</span></div>
<div class="line"><a name="l08661"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaa22ebbb077e00465c7db8a302c522fff"> 8661</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ESACKERR_WIDTH                 1u</span></div>
<div class="line"><a name="l08662"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga253558ac463ec4cbca3a9a9936ff02a9"> 8662</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ESACKERR(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_PARAM_ESACKERR_SHIFT))&amp;RCM_PARAM_ESACKERR_MASK)</span></div>
<div class="line"><a name="l08663"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga93d1cfbd900cdee9508139f94544a986"> 8663</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ETAMPER_MASK                   0x8000u</span></div>
<div class="line"><a name="l08664"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga9ac2b53d4ba63bd43451804518da55bb"> 8664</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ETAMPER_SHIFT                  15u</span></div>
<div class="line"><a name="l08665"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga444a940cefa90ac1452113d5e34c9c20"> 8665</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ETAMPER_WIDTH                  1u</span></div>
<div class="line"><a name="l08666"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga38f0f3529afae2dd0318a0c6cef536a2"> 8666</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ETAMPER(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_PARAM_ETAMPER_SHIFT))&amp;RCM_PARAM_ETAMPER_MASK)</span></div>
<div class="line"><a name="l08667"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gae90b75d1193682e04e1e7d492df0f9d4"> 8667</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ECORE1_MASK                    0x10000u</span></div>
<div class="line"><a name="l08668"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga06238baa560626892a6f37385b930227"> 8668</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ECORE1_SHIFT                   16u</span></div>
<div class="line"><a name="l08669"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga30d3282f57578bf38c5a779c737915d3"> 8669</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ECORE1_WIDTH                   1u</span></div>
<div class="line"><a name="l08670"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gad48c3ae7f9b5050185ec324e82a22a85"> 8670</a></span>&#160;<span class="preprocessor">#define RCM_PARAM_ECORE1(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_PARAM_ECORE1_SHIFT))&amp;RCM_PARAM_ECORE1_MASK)</span></div>
<div class="line"><a name="l08671"></a><span class="lineno"> 8671</span>&#160;<span class="comment">/* SRS Bit Fields */</span></div>
<div class="line"><a name="l08672"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaedada04c869cb4d7bf8e26771ce0759a"> 8672</a></span>&#160;<span class="preprocessor">#define RCM_SRS_LVD_MASK                         0x2u</span></div>
<div class="line"><a name="l08673"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga30cc5953160dc6b1b087db2671cdce46"> 8673</a></span>&#160;<span class="preprocessor">#define RCM_SRS_LVD_SHIFT                        1u</span></div>
<div class="line"><a name="l08674"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga6eaff02bc70cd224d0de16c129404afd"> 8674</a></span>&#160;<span class="preprocessor">#define RCM_SRS_LVD_WIDTH                        1u</span></div>
<div class="line"><a name="l08675"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga0d34bb319b76f300d12c70e281273a1d"> 8675</a></span>&#160;<span class="preprocessor">#define RCM_SRS_LVD(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SRS_LVD_SHIFT))&amp;RCM_SRS_LVD_MASK)</span></div>
<div class="line"><a name="l08676"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gac0cf1fc70824ec47088212bd6a9c2da2"> 8676</a></span>&#160;<span class="preprocessor">#define RCM_SRS_LOC_MASK                         0x4u</span></div>
<div class="line"><a name="l08677"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gabc9908f10613edede0f7bf6d1aa77a50"> 8677</a></span>&#160;<span class="preprocessor">#define RCM_SRS_LOC_SHIFT                        2u</span></div>
<div class="line"><a name="l08678"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga9a8320031fc77db0da2541943ac2295d"> 8678</a></span>&#160;<span class="preprocessor">#define RCM_SRS_LOC_WIDTH                        1u</span></div>
<div class="line"><a name="l08679"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga2c9889f4063937dcd308e67811be2bf9"> 8679</a></span>&#160;<span class="preprocessor">#define RCM_SRS_LOC(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SRS_LOC_SHIFT))&amp;RCM_SRS_LOC_MASK)</span></div>
<div class="line"><a name="l08680"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaf7bef0803de70e6a0b652955aa6d8358"> 8680</a></span>&#160;<span class="preprocessor">#define RCM_SRS_LOL_MASK                         0x8u</span></div>
<div class="line"><a name="l08681"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gab1095e0f261153cc305b8183d3a2aaad"> 8681</a></span>&#160;<span class="preprocessor">#define RCM_SRS_LOL_SHIFT                        3u</span></div>
<div class="line"><a name="l08682"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaca3bda2615baa123cc05fff44a4bc08d"> 8682</a></span>&#160;<span class="preprocessor">#define RCM_SRS_LOL_WIDTH                        1u</span></div>
<div class="line"><a name="l08683"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaf5f83174f2bc30adb6d342a5a126c75f"> 8683</a></span>&#160;<span class="preprocessor">#define RCM_SRS_LOL(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SRS_LOL_SHIFT))&amp;RCM_SRS_LOL_MASK)</span></div>
<div class="line"><a name="l08684"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga5bbedd5011527418364cb326a55bd9bf"> 8684</a></span>&#160;<span class="preprocessor">#define RCM_SRS_CMU_LOC_MASK                     0x10u</span></div>
<div class="line"><a name="l08685"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga4917763234d318c74ae9ef9a636f27df"> 8685</a></span>&#160;<span class="preprocessor">#define RCM_SRS_CMU_LOC_SHIFT                    4u</span></div>
<div class="line"><a name="l08686"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga2f1ed5859f2983ecae47f27bae1b007a"> 8686</a></span>&#160;<span class="preprocessor">#define RCM_SRS_CMU_LOC_WIDTH                    1u</span></div>
<div class="line"><a name="l08687"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gab76b86ba0b95845572003a3b8ae0fcfc"> 8687</a></span>&#160;<span class="preprocessor">#define RCM_SRS_CMU_LOC(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SRS_CMU_LOC_SHIFT))&amp;RCM_SRS_CMU_LOC_MASK)</span></div>
<div class="line"><a name="l08688"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga21b5505de550f1a2537000d39758b851"> 8688</a></span>&#160;<span class="preprocessor">#define RCM_SRS_WDOG_MASK                        0x20u</span></div>
<div class="line"><a name="l08689"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gae20bd36ed8710f18a5f471b77a459616"> 8689</a></span>&#160;<span class="preprocessor">#define RCM_SRS_WDOG_SHIFT                       5u</span></div>
<div class="line"><a name="l08690"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaaef9a11553b9a74bef6f64496d55e708"> 8690</a></span>&#160;<span class="preprocessor">#define RCM_SRS_WDOG_WIDTH                       1u</span></div>
<div class="line"><a name="l08691"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga15a17c320fcaed376555796e29827247"> 8691</a></span>&#160;<span class="preprocessor">#define RCM_SRS_WDOG(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SRS_WDOG_SHIFT))&amp;RCM_SRS_WDOG_MASK)</span></div>
<div class="line"><a name="l08692"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga754bc01cfd0001c7b706cca15a5ac1e6"> 8692</a></span>&#160;<span class="preprocessor">#define RCM_SRS_PIN_MASK                         0x40u</span></div>
<div class="line"><a name="l08693"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaf0aa254b678407d0b26cdcc26b474a69"> 8693</a></span>&#160;<span class="preprocessor">#define RCM_SRS_PIN_SHIFT                        6u</span></div>
<div class="line"><a name="l08694"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gafea511e42a1fc489dde58abf30064003"> 8694</a></span>&#160;<span class="preprocessor">#define RCM_SRS_PIN_WIDTH                        1u</span></div>
<div class="line"><a name="l08695"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gad7513545018f4a40cbe85b15971c4209"> 8695</a></span>&#160;<span class="preprocessor">#define RCM_SRS_PIN(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SRS_PIN_SHIFT))&amp;RCM_SRS_PIN_MASK)</span></div>
<div class="line"><a name="l08696"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga73bee8e04d661f27a2c45e1499a0c87e"> 8696</a></span>&#160;<span class="preprocessor">#define RCM_SRS_POR_MASK                         0x80u</span></div>
<div class="line"><a name="l08697"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga50ee8172c6f896533d5f4c9564d8cf0b"> 8697</a></span>&#160;<span class="preprocessor">#define RCM_SRS_POR_SHIFT                        7u</span></div>
<div class="line"><a name="l08698"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaaf0ea2225050dca2d32d399b5fd2a113"> 8698</a></span>&#160;<span class="preprocessor">#define RCM_SRS_POR_WIDTH                        1u</span></div>
<div class="line"><a name="l08699"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga7f7dab82e54bbbbc9c9b6db6512e7071"> 8699</a></span>&#160;<span class="preprocessor">#define RCM_SRS_POR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SRS_POR_SHIFT))&amp;RCM_SRS_POR_MASK)</span></div>
<div class="line"><a name="l08700"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gac287dc1674e5b66a1fef4ff500510a34"> 8700</a></span>&#160;<span class="preprocessor">#define RCM_SRS_JTAG_MASK                        0x100u</span></div>
<div class="line"><a name="l08701"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gad38e987d9a1879b6f57acd2a515e6418"> 8701</a></span>&#160;<span class="preprocessor">#define RCM_SRS_JTAG_SHIFT                       8u</span></div>
<div class="line"><a name="l08702"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga4598b1f31251f4a06e4420cdb1c1e850"> 8702</a></span>&#160;<span class="preprocessor">#define RCM_SRS_JTAG_WIDTH                       1u</span></div>
<div class="line"><a name="l08703"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gae6381cab9865fa9263a6743154828358"> 8703</a></span>&#160;<span class="preprocessor">#define RCM_SRS_JTAG(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SRS_JTAG_SHIFT))&amp;RCM_SRS_JTAG_MASK)</span></div>
<div class="line"><a name="l08704"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga63344e7b21670b7e3815e4f774e5d0f6"> 8704</a></span>&#160;<span class="preprocessor">#define RCM_SRS_LOCKUP_MASK                      0x200u</span></div>
<div class="line"><a name="l08705"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga16fdf0aeb72513a2d02180bebc21f208"> 8705</a></span>&#160;<span class="preprocessor">#define RCM_SRS_LOCKUP_SHIFT                     9u</span></div>
<div class="line"><a name="l08706"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga67ce9838a27c898b95536a09a1ed1d45"> 8706</a></span>&#160;<span class="preprocessor">#define RCM_SRS_LOCKUP_WIDTH                     1u</span></div>
<div class="line"><a name="l08707"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gad8d1dfef567a4d9b55fff951993eb2b2"> 8707</a></span>&#160;<span class="preprocessor">#define RCM_SRS_LOCKUP(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SRS_LOCKUP_SHIFT))&amp;RCM_SRS_LOCKUP_MASK)</span></div>
<div class="line"><a name="l08708"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga679430ddb0cbce9e58dbd46729e8e97f"> 8708</a></span>&#160;<span class="preprocessor">#define RCM_SRS_SW_MASK                          0x400u</span></div>
<div class="line"><a name="l08709"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaca596a383d78e2b969994a9756b045b5"> 8709</a></span>&#160;<span class="preprocessor">#define RCM_SRS_SW_SHIFT                         10u</span></div>
<div class="line"><a name="l08710"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaff50d3a402a0480a5625345525e8fcad"> 8710</a></span>&#160;<span class="preprocessor">#define RCM_SRS_SW_WIDTH                         1u</span></div>
<div class="line"><a name="l08711"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaa845c48026d143386019ca6cef53fbb7"> 8711</a></span>&#160;<span class="preprocessor">#define RCM_SRS_SW(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SRS_SW_SHIFT))&amp;RCM_SRS_SW_MASK)</span></div>
<div class="line"><a name="l08712"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga25599761bc8de4488c5e5d38a3e25c32"> 8712</a></span>&#160;<span class="preprocessor">#define RCM_SRS_MDM_AP_MASK                      0x800u</span></div>
<div class="line"><a name="l08713"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gafec364724b3c3ec14e5c291cbd263312"> 8713</a></span>&#160;<span class="preprocessor">#define RCM_SRS_MDM_AP_SHIFT                     11u</span></div>
<div class="line"><a name="l08714"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga7400668a2452af48297392af6e3dde38"> 8714</a></span>&#160;<span class="preprocessor">#define RCM_SRS_MDM_AP_WIDTH                     1u</span></div>
<div class="line"><a name="l08715"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga5a911ab9e1c18aac3b566dc205c38939"> 8715</a></span>&#160;<span class="preprocessor">#define RCM_SRS_MDM_AP(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SRS_MDM_AP_SHIFT))&amp;RCM_SRS_MDM_AP_MASK)</span></div>
<div class="line"><a name="l08716"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga7bf6d04117890ec832693cc1d3404fa2"> 8716</a></span>&#160;<span class="preprocessor">#define RCM_SRS_SACKERR_MASK                     0x2000u</span></div>
<div class="line"><a name="l08717"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga299ec188fea2efb56acb76cc3860aef4"> 8717</a></span>&#160;<span class="preprocessor">#define RCM_SRS_SACKERR_SHIFT                    13u</span></div>
<div class="line"><a name="l08718"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gac984eaba51c0a26447da969ce8370964"> 8718</a></span>&#160;<span class="preprocessor">#define RCM_SRS_SACKERR_WIDTH                    1u</span></div>
<div class="line"><a name="l08719"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaec94e564a25bc7f3cc5a3ade0e3e9a9b"> 8719</a></span>&#160;<span class="preprocessor">#define RCM_SRS_SACKERR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SRS_SACKERR_SHIFT))&amp;RCM_SRS_SACKERR_MASK)</span></div>
<div class="line"><a name="l08720"></a><span class="lineno"> 8720</span>&#160;<span class="comment">/* RPC Bit Fields */</span></div>
<div class="line"><a name="l08721"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaf6cebc10faa9ccf82045f9b7c59b2af3"> 8721</a></span>&#160;<span class="preprocessor">#define RCM_RPC_RSTFLTSRW_MASK                   0x3u</span></div>
<div class="line"><a name="l08722"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gad2a5f1e416068923c0e9d7e46d4cb54e"> 8722</a></span>&#160;<span class="preprocessor">#define RCM_RPC_RSTFLTSRW_SHIFT                  0u</span></div>
<div class="line"><a name="l08723"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga7b8e554587b1b26fddb87e313ff1398e"> 8723</a></span>&#160;<span class="preprocessor">#define RCM_RPC_RSTFLTSRW_WIDTH                  2u</span></div>
<div class="line"><a name="l08724"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gae55a30594751117ad610dfb1330042cf"> 8724</a></span>&#160;<span class="preprocessor">#define RCM_RPC_RSTFLTSRW(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_RPC_RSTFLTSRW_SHIFT))&amp;RCM_RPC_RSTFLTSRW_MASK)</span></div>
<div class="line"><a name="l08725"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga17ef4e0006a42dbd3e1a37d58c4b807b"> 8725</a></span>&#160;<span class="preprocessor">#define RCM_RPC_RSTFLTSS_MASK                    0x4u</span></div>
<div class="line"><a name="l08726"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga1f8240d1cb12f2084024e9137d6f8254"> 8726</a></span>&#160;<span class="preprocessor">#define RCM_RPC_RSTFLTSS_SHIFT                   2u</span></div>
<div class="line"><a name="l08727"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga9bf50471a03a849b0c3099937fd15795"> 8727</a></span>&#160;<span class="preprocessor">#define RCM_RPC_RSTFLTSS_WIDTH                   1u</span></div>
<div class="line"><a name="l08728"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga39c8b55ef824e0aa8289ee725dbbdd76"> 8728</a></span>&#160;<span class="preprocessor">#define RCM_RPC_RSTFLTSS(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_RPC_RSTFLTSS_SHIFT))&amp;RCM_RPC_RSTFLTSS_MASK)</span></div>
<div class="line"><a name="l08729"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga78badc56e569bb79d52e30f6511bbfaf"> 8729</a></span>&#160;<span class="preprocessor">#define RCM_RPC_RSTFLTSEL_MASK                   0x1F00u</span></div>
<div class="line"><a name="l08730"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga82d2af2b567676ae0abdfe697e942a4e"> 8730</a></span>&#160;<span class="preprocessor">#define RCM_RPC_RSTFLTSEL_SHIFT                  8u</span></div>
<div class="line"><a name="l08731"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga916a5c85535c9a5b956626ba44b218df"> 8731</a></span>&#160;<span class="preprocessor">#define RCM_RPC_RSTFLTSEL_WIDTH                  5u</span></div>
<div class="line"><a name="l08732"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga4a3b792ff4ed36c60477e9766d29299d"> 8732</a></span>&#160;<span class="preprocessor">#define RCM_RPC_RSTFLTSEL(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_RPC_RSTFLTSEL_SHIFT))&amp;RCM_RPC_RSTFLTSEL_MASK)</span></div>
<div class="line"><a name="l08733"></a><span class="lineno"> 8733</span>&#160;<span class="comment">/* SSRS Bit Fields */</span></div>
<div class="line"><a name="l08734"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga83b9404b018bfd5a13f4558c7e3e6c02"> 8734</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SLVD_MASK                       0x2u</span></div>
<div class="line"><a name="l08735"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga8f0328464a4a97eec3e9a74bb01d254e"> 8735</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SLVD_SHIFT                      1u</span></div>
<div class="line"><a name="l08736"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga971e591922671ab8edc375f7a7330fac"> 8736</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SLVD_WIDTH                      1u</span></div>
<div class="line"><a name="l08737"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga8e428b9293dc704be421fe6b602d451d"> 8737</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SLVD(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SSRS_SLVD_SHIFT))&amp;RCM_SSRS_SLVD_MASK)</span></div>
<div class="line"><a name="l08738"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga783d2a81281d228f7c0ee877b244216d"> 8738</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SLOC_MASK                       0x4u</span></div>
<div class="line"><a name="l08739"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gacbcec8bfe47a08dbc538bb578f292d8d"> 8739</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SLOC_SHIFT                      2u</span></div>
<div class="line"><a name="l08740"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga31f22887f5020b1ba546e481ec0ba725"> 8740</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SLOC_WIDTH                      1u</span></div>
<div class="line"><a name="l08741"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga89b2f1c70c30d939376165b1a23a532f"> 8741</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SLOC(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SSRS_SLOC_SHIFT))&amp;RCM_SSRS_SLOC_MASK)</span></div>
<div class="line"><a name="l08742"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga6e1c14ea383c2d0595bb7d9b75c360ef"> 8742</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SLOL_MASK                       0x8u</span></div>
<div class="line"><a name="l08743"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga053ddc04db77e1db7535a94fdb9abc3e"> 8743</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SLOL_SHIFT                      3u</span></div>
<div class="line"><a name="l08744"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gadc740e981f7dad709c15b5ac30d4fa1c"> 8744</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SLOL_WIDTH                      1u</span></div>
<div class="line"><a name="l08745"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gad02d47f032e0885ecd4110659c1338f1"> 8745</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SLOL(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SSRS_SLOL_SHIFT))&amp;RCM_SSRS_SLOL_MASK)</span></div>
<div class="line"><a name="l08746"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga3c41d599ed1225582eb87fd41b7c6b61"> 8746</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SCMU_LOC_MASK                   0x10u</span></div>
<div class="line"><a name="l08747"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga1646abd0db60ec6c12646479f9608d3d"> 8747</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SCMU_LOC_SHIFT                  4u</span></div>
<div class="line"><a name="l08748"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga397ab30820e5a7b31058f3226cd8ffff"> 8748</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SCMU_LOC_WIDTH                  1u</span></div>
<div class="line"><a name="l08749"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga089672fd3c8f888dd24bdb43ae613582"> 8749</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SCMU_LOC(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SSRS_SCMU_LOC_SHIFT))&amp;RCM_SSRS_SCMU_LOC_MASK)</span></div>
<div class="line"><a name="l08750"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gad09b3d661b55891a4db3f1479bf69af6"> 8750</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SWDOG_MASK                      0x20u</span></div>
<div class="line"><a name="l08751"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga1fc48516da93cb2792e4eb0f0bc47ca3"> 8751</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SWDOG_SHIFT                     5u</span></div>
<div class="line"><a name="l08752"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gac550f4ce034eb0aa548f76c71e1351b4"> 8752</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SWDOG_WIDTH                     1u</span></div>
<div class="line"><a name="l08753"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga8bdafc81f973f765ff930359ceea4df6"> 8753</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SWDOG(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SSRS_SWDOG_SHIFT))&amp;RCM_SSRS_SWDOG_MASK)</span></div>
<div class="line"><a name="l08754"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga3f9300f792dd9c970e0eb06873664713"> 8754</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SPIN_MASK                       0x40u</span></div>
<div class="line"><a name="l08755"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gac7125d7bc856dc3a282cda9f5ab083ca"> 8755</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SPIN_SHIFT                      6u</span></div>
<div class="line"><a name="l08756"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga043fd3072c44112eeb91b9b217d3c113"> 8756</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SPIN_WIDTH                      1u</span></div>
<div class="line"><a name="l08757"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga53ccbd45d96fb537090074ef293cd170"> 8757</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SPIN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SSRS_SPIN_SHIFT))&amp;RCM_SSRS_SPIN_MASK)</span></div>
<div class="line"><a name="l08758"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga2f59296b17e0c93c0ba97b0dae77d9b5"> 8758</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SPOR_MASK                       0x80u</span></div>
<div class="line"><a name="l08759"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga0dcb4f04e73b07f9845cf37516febe2c"> 8759</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SPOR_SHIFT                      7u</span></div>
<div class="line"><a name="l08760"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga75ecd2a78b5995701be3bacb660b7803"> 8760</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SPOR_WIDTH                      1u</span></div>
<div class="line"><a name="l08761"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaa0cb09cacc233d971d7a817d0c885b90"> 8761</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SPOR(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SSRS_SPOR_SHIFT))&amp;RCM_SSRS_SPOR_MASK)</span></div>
<div class="line"><a name="l08762"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga3b9dd0f142d0d34ba4c02cfbe1d86660"> 8762</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SJTAG_MASK                      0x100u</span></div>
<div class="line"><a name="l08763"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga6dfea68a0efc4924e9dcfeba987c649d"> 8763</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SJTAG_SHIFT                     8u</span></div>
<div class="line"><a name="l08764"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga3f8faec5f2e4d3fa6dc41ae33373bcd7"> 8764</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SJTAG_WIDTH                     1u</span></div>
<div class="line"><a name="l08765"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga7d3ed99674c043c53a744fc8d1699dd4"> 8765</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SJTAG(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SSRS_SJTAG_SHIFT))&amp;RCM_SSRS_SJTAG_MASK)</span></div>
<div class="line"><a name="l08766"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga3489440309e37358a2e99f755c9cccad"> 8766</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SLOCKUP_MASK                    0x200u</span></div>
<div class="line"><a name="l08767"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gae238cbf6a542f78a04875834185a49a0"> 8767</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SLOCKUP_SHIFT                   9u</span></div>
<div class="line"><a name="l08768"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaba192f946ac60d1f8d4ac82c161a7cb0"> 8768</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SLOCKUP_WIDTH                   1u</span></div>
<div class="line"><a name="l08769"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga147ab8fe790dcdc8bb32cf085f8da96c"> 8769</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SLOCKUP(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SSRS_SLOCKUP_SHIFT))&amp;RCM_SSRS_SLOCKUP_MASK)</span></div>
<div class="line"><a name="l08770"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga2ee9c94bed83af37166a168f068548c5"> 8770</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SSW_MASK                        0x400u</span></div>
<div class="line"><a name="l08771"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga3aca03b2c87946f688762524b9aebca9"> 8771</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SSW_SHIFT                       10u</span></div>
<div class="line"><a name="l08772"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gae59ab8b160f056914f78b3927cc9d343"> 8772</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SSW_WIDTH                       1u</span></div>
<div class="line"><a name="l08773"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga3a9a841f92e12bfde16e613b7aa65f2c"> 8773</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SSW(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SSRS_SSW_SHIFT))&amp;RCM_SSRS_SSW_MASK)</span></div>
<div class="line"><a name="l08774"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gab9a061272e5c08d0cb7fecbf5741e2e1"> 8774</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SMDM_AP_MASK                    0x800u</span></div>
<div class="line"><a name="l08775"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gad22937a329361b34bfe723bd585844a8"> 8775</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SMDM_AP_SHIFT                   11u</span></div>
<div class="line"><a name="l08776"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga530f95d0d336b9b5c415ee3561b5b971"> 8776</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SMDM_AP_WIDTH                   1u</span></div>
<div class="line"><a name="l08777"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga8e6704ee34c6ac695c0c8ce98549668e"> 8777</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SMDM_AP(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SSRS_SMDM_AP_SHIFT))&amp;RCM_SSRS_SMDM_AP_MASK)</span></div>
<div class="line"><a name="l08778"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaf25050c214a03fd780ffa870bc211efa"> 8778</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SSACKERR_MASK                   0x2000u</span></div>
<div class="line"><a name="l08779"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga5ed940259e80c9e72e74330162f447f1"> 8779</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SSACKERR_SHIFT                  13u</span></div>
<div class="line"><a name="l08780"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaf16bff87ec3533141320f946ffeb23bd"> 8780</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SSACKERR_WIDTH                  1u</span></div>
<div class="line"><a name="l08781"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga3dee802ecaea51ae2b1feb620e506b95"> 8781</a></span>&#160;<span class="preprocessor">#define RCM_SSRS_SSACKERR(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SSRS_SSACKERR_SHIFT))&amp;RCM_SSRS_SSACKERR_MASK)</span></div>
<div class="line"><a name="l08782"></a><span class="lineno"> 8782</span>&#160;<span class="comment">/* SRIE Bit Fields */</span></div>
<div class="line"><a name="l08783"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga362eea50bd0481099f6c4c2999f26edc"> 8783</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_DELAY_MASK                      0x3u</span></div>
<div class="line"><a name="l08784"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga12cbabbe30b7c3e6ee312b34a29dc032"> 8784</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_DELAY_SHIFT                     0u</span></div>
<div class="line"><a name="l08785"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga87c60e487e5e30da3d44b842820540a7"> 8785</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_DELAY_WIDTH                     2u</span></div>
<div class="line"><a name="l08786"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gad58619c172ffa7a909e3f6bce9126077"> 8786</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_DELAY(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SRIE_DELAY_SHIFT))&amp;RCM_SRIE_DELAY_MASK)</span></div>
<div class="line"><a name="l08787"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gafce8f0dd2ea68cfa6682ec995d0f0c2c"> 8787</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_LOC_MASK                        0x4u</span></div>
<div class="line"><a name="l08788"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gadb74a15dc644da7ef16e6a5ee0c76dfb"> 8788</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_LOC_SHIFT                       2u</span></div>
<div class="line"><a name="l08789"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga09968b3352cdb892c5bb0d67702d9b8d"> 8789</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_LOC_WIDTH                       1u</span></div>
<div class="line"><a name="l08790"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gadf31fe2ae2457d3df789b752a51bc0f3"> 8790</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_LOC(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SRIE_LOC_SHIFT))&amp;RCM_SRIE_LOC_MASK)</span></div>
<div class="line"><a name="l08791"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga061b3693ea10342fcfb5c390c7f37ff4"> 8791</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_LOL_MASK                        0x8u</span></div>
<div class="line"><a name="l08792"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga657bef53a9e956ff8fe345a043fbbeea"> 8792</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_LOL_SHIFT                       3u</span></div>
<div class="line"><a name="l08793"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gace8669a2b7ea18aab7398a06db6af812"> 8793</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_LOL_WIDTH                       1u</span></div>
<div class="line"><a name="l08794"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga017801359579c1852605df91752a3242"> 8794</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_LOL(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SRIE_LOL_SHIFT))&amp;RCM_SRIE_LOL_MASK)</span></div>
<div class="line"><a name="l08795"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gab8d64d456e88c7e20c69830b1642e09b"> 8795</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_CMU_LOC_MASK                    0x10u</span></div>
<div class="line"><a name="l08796"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga11b8ab413ac2b34b65c939ba380cc2e8"> 8796</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_CMU_LOC_SHIFT                   4u</span></div>
<div class="line"><a name="l08797"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaa48133ca9764480110d66a1a3372e82f"> 8797</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_CMU_LOC_WIDTH                   1u</span></div>
<div class="line"><a name="l08798"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gabe79c95a56b60454695cfb249aa44510"> 8798</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_CMU_LOC(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SRIE_CMU_LOC_SHIFT))&amp;RCM_SRIE_CMU_LOC_MASK)</span></div>
<div class="line"><a name="l08799"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga39a98a7fb47954ba81752a7ad0f9cfba"> 8799</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_WDOG_MASK                       0x20u</span></div>
<div class="line"><a name="l08800"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga86096494b52d871c2e759fa8626a4c21"> 8800</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_WDOG_SHIFT                      5u</span></div>
<div class="line"><a name="l08801"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaf9ee76cd55eda50f98eb60617fc516a4"> 8801</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_WDOG_WIDTH                      1u</span></div>
<div class="line"><a name="l08802"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gad57760c9a08cb0dc2b65211f2860e7ce"> 8802</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_WDOG(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SRIE_WDOG_SHIFT))&amp;RCM_SRIE_WDOG_MASK)</span></div>
<div class="line"><a name="l08803"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaff9a3d4cd7e274fa1c21f78a5f4b8fa0"> 8803</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_PIN_MASK                        0x40u</span></div>
<div class="line"><a name="l08804"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga6a8d20deecf14d5c51b1d2d2e3b5d961"> 8804</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_PIN_SHIFT                       6u</span></div>
<div class="line"><a name="l08805"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaba736138d2b44ce1f4118f566c9ac8d3"> 8805</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_PIN_WIDTH                       1u</span></div>
<div class="line"><a name="l08806"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga0fad64d508ab98eab04097e7eac978ce"> 8806</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_PIN(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SRIE_PIN_SHIFT))&amp;RCM_SRIE_PIN_MASK)</span></div>
<div class="line"><a name="l08807"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga05ede51c767f767c686832c49140f579"> 8807</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_GIE_MASK                        0x80u</span></div>
<div class="line"><a name="l08808"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga4e7dda46899cb10846ca7407afb20669"> 8808</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_GIE_SHIFT                       7u</span></div>
<div class="line"><a name="l08809"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga9aa16dd73b3ec27742db16ca159cb9ac"> 8809</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_GIE_WIDTH                       1u</span></div>
<div class="line"><a name="l08810"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga8426e60d82d0f9ebe7fe32db49cb76d2"> 8810</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_GIE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SRIE_GIE_SHIFT))&amp;RCM_SRIE_GIE_MASK)</span></div>
<div class="line"><a name="l08811"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga34b81c0781b780dbb12e8da827d8ad62"> 8811</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_JTAG_MASK                       0x100u</span></div>
<div class="line"><a name="l08812"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gae32de8d0b3a9c2e0e9eb287f1f3a29c1"> 8812</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_JTAG_SHIFT                      8u</span></div>
<div class="line"><a name="l08813"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga09b676ced633d3ccd60356ed4566fdf0"> 8813</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_JTAG_WIDTH                      1u</span></div>
<div class="line"><a name="l08814"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga5dc5930624e0ec1179aa38bed63544f6"> 8814</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_JTAG(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SRIE_JTAG_SHIFT))&amp;RCM_SRIE_JTAG_MASK)</span></div>
<div class="line"><a name="l08815"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaf18b631780b260e142af05a5817064a9"> 8815</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_LOCKUP_MASK                     0x200u</span></div>
<div class="line"><a name="l08816"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gab96f6432a2287c573aefcd9e034d4799"> 8816</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_LOCKUP_SHIFT                    9u</span></div>
<div class="line"><a name="l08817"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga42a9b9fa3876cff20c957502b724b52a"> 8817</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_LOCKUP_WIDTH                    1u</span></div>
<div class="line"><a name="l08818"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga40b2a9b40a65cd43d9148000f7118ab8"> 8818</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_LOCKUP(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SRIE_LOCKUP_SHIFT))&amp;RCM_SRIE_LOCKUP_MASK)</span></div>
<div class="line"><a name="l08819"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga6dfadc003cf447956be30b95b4516c2f"> 8819</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_SW_MASK                         0x400u</span></div>
<div class="line"><a name="l08820"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga2fd9f25491318c8062d9f9e37155eb4c"> 8820</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_SW_SHIFT                        10u</span></div>
<div class="line"><a name="l08821"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gac2c15a55b0c4d94fbf40ed202b87d183"> 8821</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_SW_WIDTH                        1u</span></div>
<div class="line"><a name="l08822"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga09e6e828e7b61763a91c14a621b87385"> 8822</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_SW(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SRIE_SW_SHIFT))&amp;RCM_SRIE_SW_MASK)</span></div>
<div class="line"><a name="l08823"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gac3f047f08afdf6099be81aec65c82a4e"> 8823</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_MDM_AP_MASK                     0x800u</span></div>
<div class="line"><a name="l08824"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga2a2386088021c0d3ea7593b6e4722e6b"> 8824</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_MDM_AP_SHIFT                    11u</span></div>
<div class="line"><a name="l08825"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga2af32f772b6710a19b41afa44b3467ff"> 8825</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_MDM_AP_WIDTH                    1u</span></div>
<div class="line"><a name="l08826"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga41022cb6860a2e8d6db082c2427fb78d"> 8826</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_MDM_AP(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SRIE_MDM_AP_SHIFT))&amp;RCM_SRIE_MDM_AP_MASK)</span></div>
<div class="line"><a name="l08827"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga289e813fa88d6c061d85a1476392895c"> 8827</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_SACKERR_MASK                    0x2000u</span></div>
<div class="line"><a name="l08828"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga47064c650152f0f814dab2073b36af64"> 8828</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_SACKERR_SHIFT                   13u</span></div>
<div class="line"><a name="l08829"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga3c17cbe7a3d5c00824084003ce6d688c"> 8829</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_SACKERR_WIDTH                   1u</span></div>
<div class="line"><a name="l08830"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gabc5d8f01caa7d6e38cb4d5f76ad1f9a7"> 8830</a></span>&#160;<span class="preprocessor">#define RCM_SRIE_SACKERR(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SRIE_SACKERR_SHIFT))&amp;RCM_SRIE_SACKERR_MASK)</span></div>
<div class="line"><a name="l08831"></a><span class="lineno"> 8831</span>&#160; <span class="comment">/* end of group RCM_Register_Masks */</span></div>
<div class="line"><a name="l08835"></a><span class="lineno"> 8835</span>&#160; </div>
<div class="line"><a name="l08836"></a><span class="lineno"> 8836</span>&#160; <span class="comment">/* end of group RCM_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l08840"></a><span class="lineno"> 8840</span>&#160; </div>
<div class="line"><a name="l08841"></a><span class="lineno"> 8841</span>&#160; </div>
<div class="line"><a name="l08842"></a><span class="lineno"> 8842</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l08843"></a><span class="lineno"> 8843</span>&#160;<span class="comment">   -- RTC Peripheral Access Layer</span></div>
<div class="line"><a name="l08844"></a><span class="lineno"> 8844</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l08845"></a><span class="lineno"> 8845</span>&#160; </div>
<div class="line"><a name="l08855"></a><span class="lineno"><a class="line" href="struct_r_t_c___type.html"> 8855</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l08856"></a><span class="lineno"><a class="line" href="struct_r_t_c___type.html#a5c8182569d4fb9aa8403e3f5933058a6"> 8856</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type.html#a5c8182569d4fb9aa8403e3f5933058a6">TSR</a>;                               </div>
<div class="line"><a name="l08857"></a><span class="lineno"><a class="line" href="struct_r_t_c___type.html#ab718ffaf4897a4eec35a15790bae8806"> 8857</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type.html#ab718ffaf4897a4eec35a15790bae8806">TPR</a>;                               </div>
<div class="line"><a name="l08858"></a><span class="lineno"><a class="line" href="struct_r_t_c___type.html#ac67e5fa23e338883e5efd5b036164f26"> 8858</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type.html#ac67e5fa23e338883e5efd5b036164f26">TAR</a>;                               </div>
<div class="line"><a name="l08859"></a><span class="lineno"><a class="line" href="struct_r_t_c___type.html#a576676dbe6140e6ac08dfbf9a54aea17"> 8859</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type.html#a576676dbe6140e6ac08dfbf9a54aea17">TCR</a>;                               </div>
<div class="line"><a name="l08860"></a><span class="lineno"><a class="line" href="struct_r_t_c___type.html#ac5ff2c2ef6d58e8826deb51d8604c01e"> 8860</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type.html#ac5ff2c2ef6d58e8826deb51d8604c01e">CR</a>;                                </div>
<div class="line"><a name="l08861"></a><span class="lineno"><a class="line" href="struct_r_t_c___type.html#ae12dc1e198cb7aa7602e59e36bbf43b6"> 8861</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type.html#ae12dc1e198cb7aa7602e59e36bbf43b6">SR</a>;                                </div>
<div class="line"><a name="l08862"></a><span class="lineno"><a class="line" href="struct_r_t_c___type.html#ac72766ca7476a2a74bd14042bc88aa05"> 8862</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type.html#ac72766ca7476a2a74bd14042bc88aa05">LR</a>;                                </div>
<div class="line"><a name="l08863"></a><span class="lineno"><a class="line" href="struct_r_t_c___type.html#a80ed5731d6b625b56c6bbeedd8f9bcb8"> 8863</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type.html#a80ed5731d6b625b56c6bbeedd8f9bcb8">IER</a>;                               </div>
<div class="line"><a name="l08864"></a><span class="lineno"> 8864</span>&#160;} <a class="code" href="struct_r_t_c___type.html">RTC_Type</a>, *<a class="code" href="group___r_t_c___peripheral___access___layer.html#ga3bb3df20a2a1844e7dade1dc50ac3a27">RTC_MemMapPtr</a>;</div>
<div class="line"><a name="l08865"></a><span class="lineno"> 8865</span>&#160; </div>
<div class="line"><a name="l08867"></a><span class="lineno"><a class="line" href="group___r_t_c___peripheral___access___layer.html#ga59bc3b7c784958e872d68e413333cc6b"> 8867</a></span>&#160;<span class="preprocessor">#define RTC_INSTANCE_COUNT                       (1u)</span></div>
<div class="line"><a name="l08868"></a><span class="lineno"> 8868</span>&#160; </div>
<div class="line"><a name="l08869"></a><span class="lineno"> 8869</span>&#160; </div>
<div class="line"><a name="l08870"></a><span class="lineno"> 8870</span>&#160;<span class="comment">/* RTC - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l08872"></a><span class="lineno"><a class="line" href="group___r_t_c___peripheral___access___layer.html#ga4265e665d56225412e57a61d87417022"> 8872</a></span>&#160;<span class="preprocessor">#define RTC_BASE                                 (0x4003D000u)</span></div>
<div class="line"><a name="l08873"></a><span class="lineno"> 8873</span>&#160; </div>
<div class="line"><a name="l08874"></a><span class="lineno"><a class="line" href="group___r_t_c___peripheral___access___layer.html#ga5359a088f5d8b20ce74d920e46059304"> 8874</a></span>&#160;<span class="preprocessor">#define RTC                                      ((RTC_Type *)RTC_BASE)</span></div>
<div class="line"><a name="l08875"></a><span class="lineno"> 8875</span>&#160; </div>
<div class="line"><a name="l08876"></a><span class="lineno"><a class="line" href="group___r_t_c___peripheral___access___layer.html#ga417e8fb70b5f6eef161b10f664daa363"> 8876</a></span>&#160;<span class="preprocessor">#define RTC_BASE_ADDRS                           { RTC_BASE }</span></div>
<div class="line"><a name="l08877"></a><span class="lineno"> 8877</span>&#160; </div>
<div class="line"><a name="l08878"></a><span class="lineno"><a class="line" href="group___r_t_c___peripheral___access___layer.html#ga426dff8af34f3304d58b5bed5a54e583"> 8878</a></span>&#160;<span class="preprocessor">#define RTC_BASE_PTRS                            { RTC }</span></div>
<div class="line"><a name="l08879"></a><span class="lineno"> 8879</span>&#160; </div>
<div class="line"><a name="l08880"></a><span class="lineno"><a class="line" href="group___r_t_c___peripheral___access___layer.html#gadbaffb8e76554daa199504f5cd4a7c29"> 8880</a></span>&#160;<span class="preprocessor">#define RTC_IRQS_ARR_COUNT                       (2u)</span></div>
<div class="line"><a name="l08881"></a><span class="lineno"> 8881</span>&#160; </div>
<div class="line"><a name="l08882"></a><span class="lineno"><a class="line" href="group___r_t_c___peripheral___access___layer.html#ga448eca8435b5cc812349ca208d79fcfb"> 8882</a></span>&#160;<span class="preprocessor">#define RTC_IRQS_CH_COUNT                        (1u)</span></div>
<div class="line"><a name="l08883"></a><span class="lineno"> 8883</span>&#160; </div>
<div class="line"><a name="l08884"></a><span class="lineno"><a class="line" href="group___r_t_c___peripheral___access___layer.html#ga27a2996b62823cdd6c047957b0bc08fc"> 8884</a></span>&#160;<span class="preprocessor">#define RTC_SECONDS_IRQS_CH_COUNT                (1u)</span></div>
<div class="line"><a name="l08885"></a><span class="lineno"> 8885</span>&#160; </div>
<div class="line"><a name="l08886"></a><span class="lineno"><a class="line" href="group___r_t_c___peripheral___access___layer.html#gaa24243a5e7ef8be5eeeedde3eaaa366e"> 8886</a></span>&#160;<span class="preprocessor">#define RTC_IRQS                                 { RTC_IRQn }</span></div>
<div class="line"><a name="l08887"></a><span class="lineno"><a class="line" href="group___r_t_c___peripheral___access___layer.html#ga9d5d6f8bbcb56fa1073bebb9d130faad"> 8887</a></span>&#160;<span class="preprocessor">#define RTC_SECONDS_IRQS                         { RTC_Seconds_IRQn }</span></div>
<div class="line"><a name="l08888"></a><span class="lineno"> 8888</span>&#160; </div>
<div class="line"><a name="l08889"></a><span class="lineno"> 8889</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l08890"></a><span class="lineno"> 8890</span>&#160;<span class="comment">   -- RTC Register Masks</span></div>
<div class="line"><a name="l08891"></a><span class="lineno"> 8891</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l08892"></a><span class="lineno"> 8892</span>&#160; </div>
<div class="line"><a name="l08898"></a><span class="lineno"> 8898</span>&#160;<span class="comment">/* TSR Bit Fields */</span></div>
<div class="line"><a name="l08899"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga9a0f8842e8262ca176fcf028982153af"> 8899</a></span>&#160;<span class="preprocessor">#define RTC_TSR_TSR_MASK                         0xFFFFFFFFu</span></div>
<div class="line"><a name="l08900"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gad0476d1e39a866b5b5ba4728b55e258a"> 8900</a></span>&#160;<span class="preprocessor">#define RTC_TSR_TSR_SHIFT                        0u</span></div>
<div class="line"><a name="l08901"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaa67609294ecc20ab6a4c43108582d12d"> 8901</a></span>&#160;<span class="preprocessor">#define RTC_TSR_TSR_WIDTH                        32u</span></div>
<div class="line"><a name="l08902"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga0265b25e77883b6b0cb056ab697b5bc6"> 8902</a></span>&#160;<span class="preprocessor">#define RTC_TSR_TSR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TSR_TSR_SHIFT))&amp;RTC_TSR_TSR_MASK)</span></div>
<div class="line"><a name="l08903"></a><span class="lineno"> 8903</span>&#160;<span class="comment">/* TPR Bit Fields */</span></div>
<div class="line"><a name="l08904"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga2682f687fa561be2f002fc574d48cc79"> 8904</a></span>&#160;<span class="preprocessor">#define RTC_TPR_TPR_MASK                         0xFFFFu</span></div>
<div class="line"><a name="l08905"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga624a290f73478b3ca2687ac49cc78fb2"> 8905</a></span>&#160;<span class="preprocessor">#define RTC_TPR_TPR_SHIFT                        0u</span></div>
<div class="line"><a name="l08906"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gae80285f31767aa57133f44cba926269e"> 8906</a></span>&#160;<span class="preprocessor">#define RTC_TPR_TPR_WIDTH                        16u</span></div>
<div class="line"><a name="l08907"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gac2c160abce9b85ad4d9386f0dd8c31ea"> 8907</a></span>&#160;<span class="preprocessor">#define RTC_TPR_TPR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TPR_TPR_SHIFT))&amp;RTC_TPR_TPR_MASK)</span></div>
<div class="line"><a name="l08908"></a><span class="lineno"> 8908</span>&#160;<span class="comment">/* TAR Bit Fields */</span></div>
<div class="line"><a name="l08909"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga649a76416ad00079054bd866565dada2"> 8909</a></span>&#160;<span class="preprocessor">#define RTC_TAR_TAR_MASK                         0xFFFFFFFFu</span></div>
<div class="line"><a name="l08910"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga9ec8791d91dc36f0f59a7705988f7278"> 8910</a></span>&#160;<span class="preprocessor">#define RTC_TAR_TAR_SHIFT                        0u</span></div>
<div class="line"><a name="l08911"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaeec5f15fb524583d43c91f1ebb0ad80c"> 8911</a></span>&#160;<span class="preprocessor">#define RTC_TAR_TAR_WIDTH                        32u</span></div>
<div class="line"><a name="l08912"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga02ce5bc2603bebe1356ce961142f6700"> 8912</a></span>&#160;<span class="preprocessor">#define RTC_TAR_TAR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TAR_TAR_SHIFT))&amp;RTC_TAR_TAR_MASK)</span></div>
<div class="line"><a name="l08913"></a><span class="lineno"> 8913</span>&#160;<span class="comment">/* TCR Bit Fields */</span></div>
<div class="line"><a name="l08914"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga48a96d1de8db1993bfac3ca9d6bdb227"> 8914</a></span>&#160;<span class="preprocessor">#define RTC_TCR_TCR_MASK                         0xFFu</span></div>
<div class="line"><a name="l08915"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga0d8bc8c79b8010b8ebb94562428713fe"> 8915</a></span>&#160;<span class="preprocessor">#define RTC_TCR_TCR_SHIFT                        0u</span></div>
<div class="line"><a name="l08916"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gab5afb8e002a87dbaeaa7b59f105b2ee7"> 8916</a></span>&#160;<span class="preprocessor">#define RTC_TCR_TCR_WIDTH                        8u</span></div>
<div class="line"><a name="l08917"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaca21d09697f88aef5b056c81daaa8445"> 8917</a></span>&#160;<span class="preprocessor">#define RTC_TCR_TCR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TCR_TCR_SHIFT))&amp;RTC_TCR_TCR_MASK)</span></div>
<div class="line"><a name="l08918"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga8f198d1dbc7427e1dfabdc4e9f53f8e2"> 8918</a></span>&#160;<span class="preprocessor">#define RTC_TCR_CIR_MASK                         0xFF00u</span></div>
<div class="line"><a name="l08919"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga4b8c9ecf8ed798b8c0173ce122874c5e"> 8919</a></span>&#160;<span class="preprocessor">#define RTC_TCR_CIR_SHIFT                        8u</span></div>
<div class="line"><a name="l08920"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga85206d6b394d29314fd543b007e303f5"> 8920</a></span>&#160;<span class="preprocessor">#define RTC_TCR_CIR_WIDTH                        8u</span></div>
<div class="line"><a name="l08921"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga2425cc5a6f775938d0c0aa5448b96b05"> 8921</a></span>&#160;<span class="preprocessor">#define RTC_TCR_CIR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TCR_CIR_SHIFT))&amp;RTC_TCR_CIR_MASK)</span></div>
<div class="line"><a name="l08922"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga920f92da02ac0a6ae0931645600e2405"> 8922</a></span>&#160;<span class="preprocessor">#define RTC_TCR_TCV_MASK                         0xFF0000u</span></div>
<div class="line"><a name="l08923"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga6bcbafe57cdb430da5ee6902e0bcb224"> 8923</a></span>&#160;<span class="preprocessor">#define RTC_TCR_TCV_SHIFT                        16u</span></div>
<div class="line"><a name="l08924"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaf3f683105688362e0a678fd0dc8b12b2"> 8924</a></span>&#160;<span class="preprocessor">#define RTC_TCR_TCV_WIDTH                        8u</span></div>
<div class="line"><a name="l08925"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaa8994c74539b06641e723be00af76459"> 8925</a></span>&#160;<span class="preprocessor">#define RTC_TCR_TCV(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TCR_TCV_SHIFT))&amp;RTC_TCR_TCV_MASK)</span></div>
<div class="line"><a name="l08926"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga788e49f72c48b3c98794b49e27337c64"> 8926</a></span>&#160;<span class="preprocessor">#define RTC_TCR_CIC_MASK                         0xFF000000u</span></div>
<div class="line"><a name="l08927"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga84c801695fa1e344e7b2c8e6568cb7c8"> 8927</a></span>&#160;<span class="preprocessor">#define RTC_TCR_CIC_SHIFT                        24u</span></div>
<div class="line"><a name="l08928"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaee53f72776082091392372b5bd0af49e"> 8928</a></span>&#160;<span class="preprocessor">#define RTC_TCR_CIC_WIDTH                        8u</span></div>
<div class="line"><a name="l08929"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga650d1b34ad6d46090befda0296b4fe3f"> 8929</a></span>&#160;<span class="preprocessor">#define RTC_TCR_CIC(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TCR_CIC_SHIFT))&amp;RTC_TCR_CIC_MASK)</span></div>
<div class="line"><a name="l08930"></a><span class="lineno"> 8930</span>&#160;<span class="comment">/* CR Bit Fields */</span></div>
<div class="line"><a name="l08931"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga114a670a6ac2782bd777ea33e4395059"> 8931</a></span>&#160;<span class="preprocessor">#define RTC_CR_SWR_MASK                          0x1u</span></div>
<div class="line"><a name="l08932"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gac0a88898cc6e1686b54a99e3a6fe759d"> 8932</a></span>&#160;<span class="preprocessor">#define RTC_CR_SWR_SHIFT                         0u</span></div>
<div class="line"><a name="l08933"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaa35745e3ceb7a2b56236ad1bc5177c79"> 8933</a></span>&#160;<span class="preprocessor">#define RTC_CR_SWR_WIDTH                         1u</span></div>
<div class="line"><a name="l08934"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga75b1e929441d00749e93c9d4b60e3740"> 8934</a></span>&#160;<span class="preprocessor">#define RTC_CR_SWR(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_CR_SWR_SHIFT))&amp;RTC_CR_SWR_MASK)</span></div>
<div class="line"><a name="l08935"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga762afd0d0e0bbc08b631a10c45222797"> 8935</a></span>&#160;<span class="preprocessor">#define RTC_CR_SUP_MASK                          0x4u</span></div>
<div class="line"><a name="l08936"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gacf42f5f0dc8f3939de4131b7b63d0dc2"> 8936</a></span>&#160;<span class="preprocessor">#define RTC_CR_SUP_SHIFT                         2u</span></div>
<div class="line"><a name="l08937"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga66c8a51bb77508982d82a5314263e05e"> 8937</a></span>&#160;<span class="preprocessor">#define RTC_CR_SUP_WIDTH                         1u</span></div>
<div class="line"><a name="l08938"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga77d71ad1346f9dce80d00209745c3d6a"> 8938</a></span>&#160;<span class="preprocessor">#define RTC_CR_SUP(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_CR_SUP_SHIFT))&amp;RTC_CR_SUP_MASK)</span></div>
<div class="line"><a name="l08939"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gae071fafa245264dd485258198b7fcf8a"> 8939</a></span>&#160;<span class="preprocessor">#define RTC_CR_UM_MASK                           0x8u</span></div>
<div class="line"><a name="l08940"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga71fb55b262a9f0aac1777b4115a1bfa7"> 8940</a></span>&#160;<span class="preprocessor">#define RTC_CR_UM_SHIFT                          3u</span></div>
<div class="line"><a name="l08941"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gab614322a9581094a54740ec36fb08fd2"> 8941</a></span>&#160;<span class="preprocessor">#define RTC_CR_UM_WIDTH                          1u</span></div>
<div class="line"><a name="l08942"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gab5d567fd2b557c6cd3568c1713b19709"> 8942</a></span>&#160;<span class="preprocessor">#define RTC_CR_UM(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_CR_UM_SHIFT))&amp;RTC_CR_UM_MASK)</span></div>
<div class="line"><a name="l08943"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gad1c01cb8199c12a3083071330a499954"> 8943</a></span>&#160;<span class="preprocessor">#define RTC_CR_CPS_MASK                          0x20u</span></div>
<div class="line"><a name="l08944"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga48f6f9851413dc512b7a7313557308c1"> 8944</a></span>&#160;<span class="preprocessor">#define RTC_CR_CPS_SHIFT                         5u</span></div>
<div class="line"><a name="l08945"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gae2b486d3894cbe9efd0d392282ba6d63"> 8945</a></span>&#160;<span class="preprocessor">#define RTC_CR_CPS_WIDTH                         1u</span></div>
<div class="line"><a name="l08946"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaa4d13cedf531602930d470e4e71d4e75"> 8946</a></span>&#160;<span class="preprocessor">#define RTC_CR_CPS(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_CR_CPS_SHIFT))&amp;RTC_CR_CPS_MASK)</span></div>
<div class="line"><a name="l08947"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gab21f29dea035f65a9268ed7fd46c2cee"> 8947</a></span>&#160;<span class="preprocessor">#define RTC_CR_LPOS_MASK                         0x80u</span></div>
<div class="line"><a name="l08948"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga5e08b78d4cf64b4c282dea29d20ae083"> 8948</a></span>&#160;<span class="preprocessor">#define RTC_CR_LPOS_SHIFT                        7u</span></div>
<div class="line"><a name="l08949"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga1b1ce57f1960187dbbffe01ec458220e"> 8949</a></span>&#160;<span class="preprocessor">#define RTC_CR_LPOS_WIDTH                        1u</span></div>
<div class="line"><a name="l08950"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaf43ca61200a67c120c6911f25a8a8b9c"> 8950</a></span>&#160;<span class="preprocessor">#define RTC_CR_LPOS(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_CR_LPOS_SHIFT))&amp;RTC_CR_LPOS_MASK)</span></div>
<div class="line"><a name="l08951"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga4c9ab830040b30f5ebc3e21f357e3d58"> 8951</a></span>&#160;<span class="preprocessor">#define RTC_CR_CLKO_MASK                         0x200u</span></div>
<div class="line"><a name="l08952"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga0c53e02399574c63f5015cef513dddff"> 8952</a></span>&#160;<span class="preprocessor">#define RTC_CR_CLKO_SHIFT                        9u</span></div>
<div class="line"><a name="l08953"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gae6a4f608953a56e4c5b894ae5682747f"> 8953</a></span>&#160;<span class="preprocessor">#define RTC_CR_CLKO_WIDTH                        1u</span></div>
<div class="line"><a name="l08954"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga227514fe8e96217ffd352795835630d0"> 8954</a></span>&#160;<span class="preprocessor">#define RTC_CR_CLKO(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_CR_CLKO_SHIFT))&amp;RTC_CR_CLKO_MASK)</span></div>
<div class="line"><a name="l08955"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga49838daa9b187e5b9587ffff154e6c1f"> 8955</a></span>&#160;<span class="preprocessor">#define RTC_CR_CPE_MASK                          0x1000000u</span></div>
<div class="line"><a name="l08956"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga1559e11a50795197d4098f38b969bd82"> 8956</a></span>&#160;<span class="preprocessor">#define RTC_CR_CPE_SHIFT                         24u</span></div>
<div class="line"><a name="l08957"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gad1487a36c61707cdaa0a44a208176b80"> 8957</a></span>&#160;<span class="preprocessor">#define RTC_CR_CPE_WIDTH                         1u</span></div>
<div class="line"><a name="l08958"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga185f885bfd4bd88a4302b74978f84e55"> 8958</a></span>&#160;<span class="preprocessor">#define RTC_CR_CPE(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_CR_CPE_SHIFT))&amp;RTC_CR_CPE_MASK)</span></div>
<div class="line"><a name="l08959"></a><span class="lineno"> 8959</span>&#160;<span class="comment">/* SR Bit Fields */</span></div>
<div class="line"><a name="l08960"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga1efc73171f80fa079f4d3aec43f2faab"> 8960</a></span>&#160;<span class="preprocessor">#define RTC_SR_TIF_MASK                          0x1u</span></div>
<div class="line"><a name="l08961"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga261718ed362a6c56ad4c0e1c5e624552"> 8961</a></span>&#160;<span class="preprocessor">#define RTC_SR_TIF_SHIFT                         0u</span></div>
<div class="line"><a name="l08962"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga6724ecee692768ffbae1e37fabd74c54"> 8962</a></span>&#160;<span class="preprocessor">#define RTC_SR_TIF_WIDTH                         1u</span></div>
<div class="line"><a name="l08963"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gab119307a38d942f76aa92ff953520ff7"> 8963</a></span>&#160;<span class="preprocessor">#define RTC_SR_TIF(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_SR_TIF_SHIFT))&amp;RTC_SR_TIF_MASK)</span></div>
<div class="line"><a name="l08964"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gabadca56816c485ca12134cd54a40c010"> 8964</a></span>&#160;<span class="preprocessor">#define RTC_SR_TOF_MASK                          0x2u</span></div>
<div class="line"><a name="l08965"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga209c228a9376a460fa905e67716ebe65"> 8965</a></span>&#160;<span class="preprocessor">#define RTC_SR_TOF_SHIFT                         1u</span></div>
<div class="line"><a name="l08966"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaffe43efc8bd966192d2ba30aa61bc440"> 8966</a></span>&#160;<span class="preprocessor">#define RTC_SR_TOF_WIDTH                         1u</span></div>
<div class="line"><a name="l08967"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gad807b2dce6068d9e34b9403f3a213681"> 8967</a></span>&#160;<span class="preprocessor">#define RTC_SR_TOF(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_SR_TOF_SHIFT))&amp;RTC_SR_TOF_MASK)</span></div>
<div class="line"><a name="l08968"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga8deec41a2823788375ed7b8b63870868"> 8968</a></span>&#160;<span class="preprocessor">#define RTC_SR_TAF_MASK                          0x4u</span></div>
<div class="line"><a name="l08969"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaaae3f647015906bacdb13124a50d3cfb"> 8969</a></span>&#160;<span class="preprocessor">#define RTC_SR_TAF_SHIFT                         2u</span></div>
<div class="line"><a name="l08970"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gafee19032b49593fad88e9cd07010bfc9"> 8970</a></span>&#160;<span class="preprocessor">#define RTC_SR_TAF_WIDTH                         1u</span></div>
<div class="line"><a name="l08971"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaba0bf9515e6e6dd37ca03b337f068bb1"> 8971</a></span>&#160;<span class="preprocessor">#define RTC_SR_TAF(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_SR_TAF_SHIFT))&amp;RTC_SR_TAF_MASK)</span></div>
<div class="line"><a name="l08972"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gabcb29faa7aa3cee888e06e6b08236907"> 8972</a></span>&#160;<span class="preprocessor">#define RTC_SR_TCE_MASK                          0x10u</span></div>
<div class="line"><a name="l08973"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga120f7d25fec9feca0a62b6e79683e3ac"> 8973</a></span>&#160;<span class="preprocessor">#define RTC_SR_TCE_SHIFT                         4u</span></div>
<div class="line"><a name="l08974"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gafb8ae5fff0e9fd5b0cc769bb5e5c7dd9"> 8974</a></span>&#160;<span class="preprocessor">#define RTC_SR_TCE_WIDTH                         1u</span></div>
<div class="line"><a name="l08975"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaeffcb773dfeb9cb475867d46b29c3bff"> 8975</a></span>&#160;<span class="preprocessor">#define RTC_SR_TCE(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_SR_TCE_SHIFT))&amp;RTC_SR_TCE_MASK)</span></div>
<div class="line"><a name="l08976"></a><span class="lineno"> 8976</span>&#160;<span class="comment">/* LR Bit Fields */</span></div>
<div class="line"><a name="l08977"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga89f5d0ce94e7eb13bd961774fd440c0b"> 8977</a></span>&#160;<span class="preprocessor">#define RTC_LR_TCL_MASK                          0x8u</span></div>
<div class="line"><a name="l08978"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga3f1532cd2a9c7b767e2363ddde7777c4"> 8978</a></span>&#160;<span class="preprocessor">#define RTC_LR_TCL_SHIFT                         3u</span></div>
<div class="line"><a name="l08979"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga670eb44c2d60566accef5311073b0b47"> 8979</a></span>&#160;<span class="preprocessor">#define RTC_LR_TCL_WIDTH                         1u</span></div>
<div class="line"><a name="l08980"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga62e9dbab511a4f727dd4674932501fee"> 8980</a></span>&#160;<span class="preprocessor">#define RTC_LR_TCL(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_LR_TCL_SHIFT))&amp;RTC_LR_TCL_MASK)</span></div>
<div class="line"><a name="l08981"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga79d7286374cccca93261d4ced777c2e7"> 8981</a></span>&#160;<span class="preprocessor">#define RTC_LR_CRL_MASK                          0x10u</span></div>
<div class="line"><a name="l08982"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga170e66be6136b04cac5df94c81675cc5"> 8982</a></span>&#160;<span class="preprocessor">#define RTC_LR_CRL_SHIFT                         4u</span></div>
<div class="line"><a name="l08983"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga8e56b4b2f5a36911559312f789975862"> 8983</a></span>&#160;<span class="preprocessor">#define RTC_LR_CRL_WIDTH                         1u</span></div>
<div class="line"><a name="l08984"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga1a502847fc337b81764e45ee3bfd06d4"> 8984</a></span>&#160;<span class="preprocessor">#define RTC_LR_CRL(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_LR_CRL_SHIFT))&amp;RTC_LR_CRL_MASK)</span></div>
<div class="line"><a name="l08985"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga0681f481e213872418c16d5e012e5603"> 8985</a></span>&#160;<span class="preprocessor">#define RTC_LR_SRL_MASK                          0x20u</span></div>
<div class="line"><a name="l08986"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga33823f8e5a5e100db14493426af60d67"> 8986</a></span>&#160;<span class="preprocessor">#define RTC_LR_SRL_SHIFT                         5u</span></div>
<div class="line"><a name="l08987"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga86f815537528eaa686687b74f02c6528"> 8987</a></span>&#160;<span class="preprocessor">#define RTC_LR_SRL_WIDTH                         1u</span></div>
<div class="line"><a name="l08988"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga22b30e792eed5423fdf1c23a28964d1a"> 8988</a></span>&#160;<span class="preprocessor">#define RTC_LR_SRL(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_LR_SRL_SHIFT))&amp;RTC_LR_SRL_MASK)</span></div>
<div class="line"><a name="l08989"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaf57761c6f1eb820b0d6764ae63e7dfcf"> 8989</a></span>&#160;<span class="preprocessor">#define RTC_LR_LRL_MASK                          0x40u</span></div>
<div class="line"><a name="l08990"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga723a045710e5df92a5bf5363e8cea08f"> 8990</a></span>&#160;<span class="preprocessor">#define RTC_LR_LRL_SHIFT                         6u</span></div>
<div class="line"><a name="l08991"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga17687af59277ed6f1f01fc707f674c0d"> 8991</a></span>&#160;<span class="preprocessor">#define RTC_LR_LRL_WIDTH                         1u</span></div>
<div class="line"><a name="l08992"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga084591e0d6eba0d2f8082e3edc7ed45e"> 8992</a></span>&#160;<span class="preprocessor">#define RTC_LR_LRL(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_LR_LRL_SHIFT))&amp;RTC_LR_LRL_MASK)</span></div>
<div class="line"><a name="l08993"></a><span class="lineno"> 8993</span>&#160;<span class="comment">/* IER Bit Fields */</span></div>
<div class="line"><a name="l08994"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga4401cd4dce34a638f75403a2a3701e6d"> 8994</a></span>&#160;<span class="preprocessor">#define RTC_IER_TIIE_MASK                        0x1u</span></div>
<div class="line"><a name="l08995"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga2938c56e7566549f7434b8f02ad6d478"> 8995</a></span>&#160;<span class="preprocessor">#define RTC_IER_TIIE_SHIFT                       0u</span></div>
<div class="line"><a name="l08996"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga8eb70967d29a96a79fcea54603bb647d"> 8996</a></span>&#160;<span class="preprocessor">#define RTC_IER_TIIE_WIDTH                       1u</span></div>
<div class="line"><a name="l08997"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gabfbef54705a0c0320ffac94154df5628"> 8997</a></span>&#160;<span class="preprocessor">#define RTC_IER_TIIE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_IER_TIIE_SHIFT))&amp;RTC_IER_TIIE_MASK)</span></div>
<div class="line"><a name="l08998"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga1dfc25308bec00f67925ae796f805d3d"> 8998</a></span>&#160;<span class="preprocessor">#define RTC_IER_TOIE_MASK                        0x2u</span></div>
<div class="line"><a name="l08999"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaf9355764ec83dde6e2890f391a469856"> 8999</a></span>&#160;<span class="preprocessor">#define RTC_IER_TOIE_SHIFT                       1u</span></div>
<div class="line"><a name="l09000"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga8409a9fc7925a75555a47d9009212a13"> 9000</a></span>&#160;<span class="preprocessor">#define RTC_IER_TOIE_WIDTH                       1u</span></div>
<div class="line"><a name="l09001"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga32cf27d2d16f386987e4299177578929"> 9001</a></span>&#160;<span class="preprocessor">#define RTC_IER_TOIE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_IER_TOIE_SHIFT))&amp;RTC_IER_TOIE_MASK)</span></div>
<div class="line"><a name="l09002"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gad1bcc4df9a637ec5ab4b611391986c06"> 9002</a></span>&#160;<span class="preprocessor">#define RTC_IER_TAIE_MASK                        0x4u</span></div>
<div class="line"><a name="l09003"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gae15cd7098592da4c3a2c2563879ae5d8"> 9003</a></span>&#160;<span class="preprocessor">#define RTC_IER_TAIE_SHIFT                       2u</span></div>
<div class="line"><a name="l09004"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga1d6750158d3002ecc5ff18964ec5f485"> 9004</a></span>&#160;<span class="preprocessor">#define RTC_IER_TAIE_WIDTH                       1u</span></div>
<div class="line"><a name="l09005"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga0c84f648183b728883a6f14d6e1e36c6"> 9005</a></span>&#160;<span class="preprocessor">#define RTC_IER_TAIE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_IER_TAIE_SHIFT))&amp;RTC_IER_TAIE_MASK)</span></div>
<div class="line"><a name="l09006"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga63c8ae5db82845d5bb13907cd0e70cd7"> 9006</a></span>&#160;<span class="preprocessor">#define RTC_IER_TSIE_MASK                        0x10u</span></div>
<div class="line"><a name="l09007"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga456ec6fb31112c122b38dcc586d9e75d"> 9007</a></span>&#160;<span class="preprocessor">#define RTC_IER_TSIE_SHIFT                       4u</span></div>
<div class="line"><a name="l09008"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gad74f1c586817bbba5a733ac3b157628c"> 9008</a></span>&#160;<span class="preprocessor">#define RTC_IER_TSIE_WIDTH                       1u</span></div>
<div class="line"><a name="l09009"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga1bc67a85a822b7ad9ddb5aca49634471"> 9009</a></span>&#160;<span class="preprocessor">#define RTC_IER_TSIE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_IER_TSIE_SHIFT))&amp;RTC_IER_TSIE_MASK)</span></div>
<div class="line"><a name="l09010"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gab817914c05d19955d897332a602081b9"> 9010</a></span>&#160;<span class="preprocessor">#define RTC_IER_TSIC_MASK                        0x70000u</span></div>
<div class="line"><a name="l09011"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga458d9f6a386d491b037231eb1d5440f8"> 9011</a></span>&#160;<span class="preprocessor">#define RTC_IER_TSIC_SHIFT                       16u</span></div>
<div class="line"><a name="l09012"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga76f3544b755f7a12ed30b98e12a9a15c"> 9012</a></span>&#160;<span class="preprocessor">#define RTC_IER_TSIC_WIDTH                       3u</span></div>
<div class="line"><a name="l09013"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga5f3cabc10d36a0f7b71ac79879601964"> 9013</a></span>&#160;<span class="preprocessor">#define RTC_IER_TSIC(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_IER_TSIC_SHIFT))&amp;RTC_IER_TSIC_MASK)</span></div>
<div class="line"><a name="l09014"></a><span class="lineno"> 9014</span>&#160; <span class="comment">/* end of group RTC_Register_Masks */</span></div>
<div class="line"><a name="l09018"></a><span class="lineno"> 9018</span>&#160; </div>
<div class="line"><a name="l09019"></a><span class="lineno"> 9019</span>&#160; <span class="comment">/* end of group RTC_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l09023"></a><span class="lineno"> 9023</span>&#160; </div>
<div class="line"><a name="l09024"></a><span class="lineno"> 9024</span>&#160; </div>
<div class="line"><a name="l09025"></a><span class="lineno"> 9025</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l09026"></a><span class="lineno"> 9026</span>&#160;<span class="comment">   -- S32_NVIC Peripheral Access Layer</span></div>
<div class="line"><a name="l09027"></a><span class="lineno"> 9027</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l09028"></a><span class="lineno"> 9028</span>&#160; </div>
<div class="line"><a name="l09036"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___peripheral___access___layer.html#ga807f01a7b9216334116726ed9d691b59"> 9036</a></span>&#160;<span class="preprocessor">#define S32_NVIC_ISER_COUNT                      1u</span></div>
<div class="line"><a name="l09037"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___peripheral___access___layer.html#gac0a2ddb02a0d98c46f97b0979668319a"> 9037</a></span>&#160;<span class="preprocessor">#define S32_NVIC_ICER_COUNT                      1u</span></div>
<div class="line"><a name="l09038"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___peripheral___access___layer.html#gaecc09cb7205d7455861a1d77783c7acc"> 9038</a></span>&#160;<span class="preprocessor">#define S32_NVIC_ISPR_COUNT                      1u</span></div>
<div class="line"><a name="l09039"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___peripheral___access___layer.html#ga2799389a071f74c38615c0df0ee49789"> 9039</a></span>&#160;<span class="preprocessor">#define S32_NVIC_ICPR_COUNT                      1u</span></div>
<div class="line"><a name="l09040"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___peripheral___access___layer.html#gab586a15ce5384c1c5a0deb0cc452e043"> 9040</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IPR_COUNT                       8u</span></div>
<div class="line"><a name="l09041"></a><span class="lineno"> 9041</span>&#160; </div>
<div class="line"><a name="l09043"></a><span class="lineno"><a class="line" href="struct_s32___n_v_i_c___type.html"> 9043</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l09044"></a><span class="lineno"><a class="line" href="struct_s32___n_v_i_c___type.html#aeced3e7356f3604e346aaaa9803e7804"> 9044</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISER[<a class="code" href="group___s32___n_v_i_c___peripheral___access___layer.html#ga807f01a7b9216334116726ed9d691b59">S32_NVIC_ISER_COUNT</a>];         </div>
<div class="line"><a name="l09045"></a><span class="lineno"><a class="line" href="struct_s32___n_v_i_c___type.html#af836f1437ed33e1f54ebb1172acdd25a"> 9045</a></span>&#160;       uint8_t RESERVED_0[124];</div>
<div class="line"><a name="l09046"></a><span class="lineno"><a class="line" href="struct_s32___n_v_i_c___type.html#a04340e9e3936c5757fdca943a469474e"> 9046</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICER[<a class="code" href="group___s32___n_v_i_c___peripheral___access___layer.html#gac0a2ddb02a0d98c46f97b0979668319a">S32_NVIC_ICER_COUNT</a>];         </div>
<div class="line"><a name="l09047"></a><span class="lineno"><a class="line" href="struct_s32___n_v_i_c___type.html#a2ee09b631fb62f7400e8ea37f6b73ffa"> 9047</a></span>&#160;       uint8_t RESERVED_1[124];</div>
<div class="line"><a name="l09048"></a><span class="lineno"><a class="line" href="struct_s32___n_v_i_c___type.html#ae0b631e4b44676bbe9bb2d7fa69f5b69"> 9048</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISPR[<a class="code" href="group___s32___n_v_i_c___peripheral___access___layer.html#gaecc09cb7205d7455861a1d77783c7acc">S32_NVIC_ISPR_COUNT</a>];         </div>
<div class="line"><a name="l09049"></a><span class="lineno"><a class="line" href="struct_s32___n_v_i_c___type.html#a9efe62be6c8d63b52100b906182bd5cb"> 9049</a></span>&#160;       uint8_t RESERVED_2[124];</div>
<div class="line"><a name="l09050"></a><span class="lineno"><a class="line" href="struct_s32___n_v_i_c___type.html#aba59c993b6a8de08d8a1ad44337d70ff"> 9050</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICPR[<a class="code" href="group___s32___n_v_i_c___peripheral___access___layer.html#ga2799389a071f74c38615c0df0ee49789">S32_NVIC_ICPR_COUNT</a>];         </div>
<div class="line"><a name="l09051"></a><span class="lineno"><a class="line" href="struct_s32___n_v_i_c___type.html#a6dbae042abcf4ba86e5ac08840f02b6a"> 9051</a></span>&#160;       uint8_t RESERVED_3[380];</div>
<div class="line"><a name="l09052"></a><span class="lineno"><a class="line" href="struct_s32___n_v_i_c___type.html#a6e6d251141b536f7a636ddf7904d7ae7"> 9052</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IPR[<a class="code" href="group___s32___n_v_i_c___peripheral___access___layer.html#gab586a15ce5384c1c5a0deb0cc452e043">S32_NVIC_IPR_COUNT</a>];           </div>
<div class="line"><a name="l09053"></a><span class="lineno"> 9053</span>&#160;} <a class="code" href="struct_s32___n_v_i_c___type.html">S32_NVIC_Type</a>, *<a class="code" href="group___s32___n_v_i_c___peripheral___access___layer.html#gabf2b9c5491194c9f7b346812702ce6af">S32_NVIC_MemMapPtr</a>;</div>
<div class="line"><a name="l09054"></a><span class="lineno"> 9054</span>&#160; </div>
<div class="line"><a name="l09056"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___peripheral___access___layer.html#ga9aab253c47ba49c16d76306651b19583"> 9056</a></span>&#160;<span class="preprocessor">#define S32_NVIC_INSTANCE_COUNT                  (1u)</span></div>
<div class="line"><a name="l09057"></a><span class="lineno"> 9057</span>&#160; </div>
<div class="line"><a name="l09058"></a><span class="lineno"> 9058</span>&#160; </div>
<div class="line"><a name="l09059"></a><span class="lineno"> 9059</span>&#160;<span class="comment">/* S32_NVIC - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l09061"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___peripheral___access___layer.html#ga01abf57fcec0f32e96ef8b426fb5b315"> 9061</a></span>&#160;<span class="preprocessor">#define S32_NVIC_BASE                            (0xE000E100u)</span></div>
<div class="line"><a name="l09062"></a><span class="lineno"> 9062</span>&#160; </div>
<div class="line"><a name="l09063"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___peripheral___access___layer.html#ga9c8a78ea2c926e9a7b833b06d04234de"> 9063</a></span>&#160;<span class="preprocessor">#define S32_NVIC                                 ((S32_NVIC_Type *)S32_NVIC_BASE)</span></div>
<div class="line"><a name="l09064"></a><span class="lineno"> 9064</span>&#160; </div>
<div class="line"><a name="l09065"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___peripheral___access___layer.html#ga796b918bb9f531c9349c3beee7d9b09e"> 9065</a></span>&#160;<span class="preprocessor">#define S32_NVIC_BASE_ADDRS                      { S32_NVIC_BASE }</span></div>
<div class="line"><a name="l09066"></a><span class="lineno"> 9066</span>&#160; </div>
<div class="line"><a name="l09067"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___peripheral___access___layer.html#ga8436caedc89af3f6f34ea09d8768c131"> 9067</a></span>&#160;<span class="preprocessor">#define S32_NVIC_BASE_PTRS                       { S32_NVIC }</span></div>
<div class="line"><a name="l09068"></a><span class="lineno"> 9068</span>&#160; </div>
<div class="line"><a name="l09069"></a><span class="lineno"> 9069</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l09070"></a><span class="lineno"> 9070</span>&#160;<span class="comment">   -- S32_NVIC Register Masks</span></div>
<div class="line"><a name="l09071"></a><span class="lineno"> 9071</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l09072"></a><span class="lineno"> 9072</span>&#160; </div>
<div class="line"><a name="l09078"></a><span class="lineno"> 9078</span>&#160;<span class="comment">/* ISER Bit Fields */</span></div>
<div class="line"><a name="l09079"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga23902ae252caa496dbe2ec4b4e596977"> 9079</a></span>&#160;<span class="preprocessor">#define S32_NVIC_ISER_SETENA_MASK                0xFFFFFFFFu</span></div>
<div class="line"><a name="l09080"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga44ea49a229fee65fb3b571241de46eea"> 9080</a></span>&#160;<span class="preprocessor">#define S32_NVIC_ISER_SETENA_SHIFT               0u</span></div>
<div class="line"><a name="l09081"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga83abf719be7bdd4340c9f01dab08fae3"> 9081</a></span>&#160;<span class="preprocessor">#define S32_NVIC_ISER_SETENA_WIDTH               32u</span></div>
<div class="line"><a name="l09082"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaead0bb4a16ac5482c315fd10fef056b7"> 9082</a></span>&#160;<span class="preprocessor">#define S32_NVIC_ISER_SETENA(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_NVIC_ISER_SETENA_SHIFT))&amp;S32_NVIC_ISER_SETENA_MASK)</span></div>
<div class="line"><a name="l09083"></a><span class="lineno"> 9083</span>&#160;<span class="comment">/* ICER Bit Fields */</span></div>
<div class="line"><a name="l09084"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaa0f34d3456aaea89596fbea09cb841e0"> 9084</a></span>&#160;<span class="preprocessor">#define S32_NVIC_ICER_CLRENA_MASK                0xFFFFFFFFu</span></div>
<div class="line"><a name="l09085"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gac375b25ef43d9e12beda75d1760893f3"> 9085</a></span>&#160;<span class="preprocessor">#define S32_NVIC_ICER_CLRENA_SHIFT               0u</span></div>
<div class="line"><a name="l09086"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga7f92f5f465e5c67b8c8c882d9d7cec30"> 9086</a></span>&#160;<span class="preprocessor">#define S32_NVIC_ICER_CLRENA_WIDTH               32u</span></div>
<div class="line"><a name="l09087"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga3980741ec76c78a83eee4c12c862c8e4"> 9087</a></span>&#160;<span class="preprocessor">#define S32_NVIC_ICER_CLRENA(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_NVIC_ICER_CLRENA_SHIFT))&amp;S32_NVIC_ICER_CLRENA_MASK)</span></div>
<div class="line"><a name="l09088"></a><span class="lineno"> 9088</span>&#160;<span class="comment">/* ISPR Bit Fields */</span></div>
<div class="line"><a name="l09089"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga8feea12ef79dc9af81125921921c8eea"> 9089</a></span>&#160;<span class="preprocessor">#define S32_NVIC_ISPR_SETPEND_MASK               0xFFFFFFFFu</span></div>
<div class="line"><a name="l09090"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaefbac48e6c82f5876b6e7a48610dbcb3"> 9090</a></span>&#160;<span class="preprocessor">#define S32_NVIC_ISPR_SETPEND_SHIFT              0u</span></div>
<div class="line"><a name="l09091"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gadb2bcc3aa2097ee1b5849692b32ff497"> 9091</a></span>&#160;<span class="preprocessor">#define S32_NVIC_ISPR_SETPEND_WIDTH              32u</span></div>
<div class="line"><a name="l09092"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga1a6733b29ef15f26fd0409a38fbb16bd"> 9092</a></span>&#160;<span class="preprocessor">#define S32_NVIC_ISPR_SETPEND(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_NVIC_ISPR_SETPEND_SHIFT))&amp;S32_NVIC_ISPR_SETPEND_MASK)</span></div>
<div class="line"><a name="l09093"></a><span class="lineno"> 9093</span>&#160;<span class="comment">/* ICPR Bit Fields */</span></div>
<div class="line"><a name="l09094"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga96c3cda53c01c2bf89b7db1789439fef"> 9094</a></span>&#160;<span class="preprocessor">#define S32_NVIC_ICPR_CLRPEND_MASK               0xFFFFFFFFu</span></div>
<div class="line"><a name="l09095"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga0159613ea49d2275083deb65269660b7"> 9095</a></span>&#160;<span class="preprocessor">#define S32_NVIC_ICPR_CLRPEND_SHIFT              0u</span></div>
<div class="line"><a name="l09096"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga69f1843f5f66ad2014bdbd8cad461d7a"> 9096</a></span>&#160;<span class="preprocessor">#define S32_NVIC_ICPR_CLRPEND_WIDTH              32u</span></div>
<div class="line"><a name="l09097"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga2ff70938cc56a385fee632dbf811d42b"> 9097</a></span>&#160;<span class="preprocessor">#define S32_NVIC_ICPR_CLRPEND(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_NVIC_ICPR_CLRPEND_SHIFT))&amp;S32_NVIC_ICPR_CLRPEND_MASK)</span></div>
<div class="line"><a name="l09098"></a><span class="lineno"> 9098</span>&#160;<span class="comment">/* IPR Bit Fields */</span></div>
<div class="line"><a name="l09099"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga717e293bf2a2117ef1d9aa121f6b180c"> 9099</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IPR_PRI_0_MASK                  0xFFu</span></div>
<div class="line"><a name="l09100"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga396bebabd20f43ab8f11503b136067d0"> 9100</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IPR_PRI_0_SHIFT                 0u</span></div>
<div class="line"><a name="l09101"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gac4f5fb28021d1b371427ce727239bf8a"> 9101</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IPR_PRI_0_WIDTH                 8u</span></div>
<div class="line"><a name="l09102"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga1b9313dfbab7ab15b7c9e4056505dda5"> 9102</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IPR_PRI_0(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_NVIC_IPR_PRI_0_SHIFT))&amp;S32_NVIC_IPR_PRI_0_MASK)</span></div>
<div class="line"><a name="l09103"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gac412479dec6263c2320f7ee17322e7c7"> 9103</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IPR_PRI_1_MASK                  0xFF00u</span></div>
<div class="line"><a name="l09104"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaac39648efeda10f79b5467a3df00961b"> 9104</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IPR_PRI_1_SHIFT                 8u</span></div>
<div class="line"><a name="l09105"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga39eff402ba0b799a7b5297b9a9a8dbb1"> 9105</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IPR_PRI_1_WIDTH                 8u</span></div>
<div class="line"><a name="l09106"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gad28ad7aa827d26ade722494b93cccced"> 9106</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IPR_PRI_1(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_NVIC_IPR_PRI_1_SHIFT))&amp;S32_NVIC_IPR_PRI_1_MASK)</span></div>
<div class="line"><a name="l09107"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga5346562835e12fe4ea79338b55889f08"> 9107</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IPR_PRI_2_MASK                  0xFF0000u</span></div>
<div class="line"><a name="l09108"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga9353bb31903c4817145c26f4b775ade9"> 9108</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IPR_PRI_2_SHIFT                 16u</span></div>
<div class="line"><a name="l09109"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga40a6f9477a2e307de4ac44dc8a284622"> 9109</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IPR_PRI_2_WIDTH                 8u</span></div>
<div class="line"><a name="l09110"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga5c396f016aad0c23c8869661baceaad6"> 9110</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IPR_PRI_2(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_NVIC_IPR_PRI_2_SHIFT))&amp;S32_NVIC_IPR_PRI_2_MASK)</span></div>
<div class="line"><a name="l09111"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga2ba6a160d2aacd23ebbdb99b8f959973"> 9111</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IPR_PRI_3_MASK                  0xFF000000u</span></div>
<div class="line"><a name="l09112"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#gaef446875cd2c35eb4d4a10bb429b838d"> 9112</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IPR_PRI_3_SHIFT                 24u</span></div>
<div class="line"><a name="l09113"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga3c65a7fe70d71af65d9ab5cad4c7e07a"> 9113</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IPR_PRI_3_WIDTH                 8u</span></div>
<div class="line"><a name="l09114"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___register___masks.html#ga62ec24f6c33c8a0cc2012a58eb8980b5"> 9114</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IPR_PRI_3(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_NVIC_IPR_PRI_3_SHIFT))&amp;S32_NVIC_IPR_PRI_3_MASK)</span></div>
<div class="line"><a name="l09115"></a><span class="lineno"> 9115</span>&#160; <span class="comment">/* end of group S32_NVIC_Register_Masks */</span></div>
<div class="line"><a name="l09119"></a><span class="lineno"> 9119</span>&#160; </div>
<div class="line"><a name="l09120"></a><span class="lineno"> 9120</span>&#160; <span class="comment">/* end of group S32_NVIC_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l09124"></a><span class="lineno"> 9124</span>&#160; </div>
<div class="line"><a name="l09125"></a><span class="lineno"> 9125</span>&#160; </div>
<div class="line"><a name="l09126"></a><span class="lineno"> 9126</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l09127"></a><span class="lineno"> 9127</span>&#160;<span class="comment">   -- S32_SCB Peripheral Access Layer</span></div>
<div class="line"><a name="l09128"></a><span class="lineno"> 9128</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l09129"></a><span class="lineno"> 9129</span>&#160; </div>
<div class="line"><a name="l09139"></a><span class="lineno"><a class="line" href="struct_s32___s_c_b___type.html"> 9139</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l09140"></a><span class="lineno"><a class="line" href="struct_s32___s_c_b___type.html#aaf0f07992a721a17507ec497a6a0f0d1"> 9140</a></span>&#160;       uint8_t RESERVED_0[8];</div>
<div class="line"><a name="l09141"></a><span class="lineno"><a class="line" href="struct_s32___s_c_b___type.html#a8c8672cc0901a4e2f2ffd6c6835d0340"> 9141</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_s32___s_c_b___type.html#a8c8672cc0901a4e2f2ffd6c6835d0340">ACTLR</a>;                             </div>
<div class="line"><a name="l09142"></a><span class="lineno"><a class="line" href="struct_s32___s_c_b___type.html#ac3598547e2996466ab4a3a0fe398fc8a"> 9142</a></span>&#160;       uint8_t RESERVED_1[3316];</div>
<div class="line"><a name="l09143"></a><span class="lineno"><a class="line" href="struct_s32___s_c_b___type.html#af089c8d003d1d9d1791c6aac760665dd"> 9143</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_s32___s_c_b___type.html#af089c8d003d1d9d1791c6aac760665dd">CPUID</a>;                             </div>
<div class="line"><a name="l09144"></a><span class="lineno"><a class="line" href="struct_s32___s_c_b___type.html#a0506ab942152094266859fc41ae9a17b"> 9144</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s32___s_c_b___type.html#a0506ab942152094266859fc41ae9a17b">ICSR</a>;                              </div>
<div class="line"><a name="l09145"></a><span class="lineno"><a class="line" href="struct_s32___s_c_b___type.html#ab6dbd9f2e31e17a5ebdfdfa3ea5fad76"> 9145</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s32___s_c_b___type.html#ab6dbd9f2e31e17a5ebdfdfa3ea5fad76">VTOR</a>;                              </div>
<div class="line"><a name="l09146"></a><span class="lineno"><a class="line" href="struct_s32___s_c_b___type.html#a2e1aed2b71a2b8b0c6365a6a1b4f8571"> 9146</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s32___s_c_b___type.html#a2e1aed2b71a2b8b0c6365a6a1b4f8571">AIRCR</a>;                             </div>
<div class="line"><a name="l09147"></a><span class="lineno"><a class="line" href="struct_s32___s_c_b___type.html#ade705a69067a4b9125fdebe7290631e6"> 9147</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s32___s_c_b___type.html#ade705a69067a4b9125fdebe7290631e6">SCR</a>;                               </div>
<div class="line"><a name="l09148"></a><span class="lineno"><a class="line" href="struct_s32___s_c_b___type.html#ab2ee64029830675cd702ed69107162df"> 9148</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_s32___s_c_b___type.html#ab2ee64029830675cd702ed69107162df">CCR</a>;                               </div>
<div class="line"><a name="l09149"></a><span class="lineno"><a class="line" href="struct_s32___s_c_b___type.html#a4c2e168d349fb3a1467f51403d678e0d"> 9149</a></span>&#160;       uint8_t RESERVED_2[4];</div>
<div class="line"><a name="l09150"></a><span class="lineno"><a class="line" href="struct_s32___s_c_b___type.html#ab65cda40bdd152c670341d1f9b59493b"> 9150</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s32___s_c_b___type.html#ab65cda40bdd152c670341d1f9b59493b">SHPR2</a>;                             </div>
<div class="line"><a name="l09151"></a><span class="lineno"><a class="line" href="struct_s32___s_c_b___type.html#a5b5baf451ae4d1a75ce94f97d24017d5"> 9151</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s32___s_c_b___type.html#a5b5baf451ae4d1a75ce94f97d24017d5">SHPR3</a>;                             </div>
<div class="line"><a name="l09152"></a><span class="lineno"><a class="line" href="struct_s32___s_c_b___type.html#ada2e6d15d62fe24ec3a93eff07b06e50"> 9152</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s32___s_c_b___type.html#ada2e6d15d62fe24ec3a93eff07b06e50">SHCSR</a>;                             </div>
<div class="line"><a name="l09153"></a><span class="lineno"><a class="line" href="struct_s32___s_c_b___type.html#abe7c111565b27eb42d5c6323eb1a35c9"> 9153</a></span>&#160;       uint8_t RESERVED_3[8];</div>
<div class="line"><a name="l09154"></a><span class="lineno"><a class="line" href="struct_s32___s_c_b___type.html#aebd238a7e196ac445f4d8e2eec65b602"> 9154</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s32___s_c_b___type.html#aebd238a7e196ac445f4d8e2eec65b602">DFSR</a>;                              </div>
<div class="line"><a name="l09155"></a><span class="lineno"> 9155</span>&#160;} <a class="code" href="struct_s32___s_c_b___type.html">S32_SCB_Type</a>, *<a class="code" href="group___s32___s_c_b___peripheral___access___layer.html#gadfb6bc1776fa1d3fbb4d99b7cef8f5ee">S32_SCB_MemMapPtr</a>;</div>
<div class="line"><a name="l09156"></a><span class="lineno"> 9156</span>&#160; </div>
<div class="line"><a name="l09158"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___peripheral___access___layer.html#ga688e160eac1ac0ff693d096a044b4826"> 9158</a></span>&#160;<span class="preprocessor">#define S32_SCB_INSTANCE_COUNT                   (1u)</span></div>
<div class="line"><a name="l09159"></a><span class="lineno"> 9159</span>&#160; </div>
<div class="line"><a name="l09160"></a><span class="lineno"> 9160</span>&#160; </div>
<div class="line"><a name="l09161"></a><span class="lineno"> 9161</span>&#160;<span class="comment">/* S32_SCB - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l09163"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___peripheral___access___layer.html#ga8d23f23b39f6d6fcef0ede8a91064f53"> 9163</a></span>&#160;<span class="preprocessor">#define S32_SCB_BASE                             (0xE000E000u)</span></div>
<div class="line"><a name="l09164"></a><span class="lineno"> 9164</span>&#160; </div>
<div class="line"><a name="l09165"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___peripheral___access___layer.html#ga77b56122bdf7e6875cd972313ea6d0c1"> 9165</a></span>&#160;<span class="preprocessor">#define S32_SCB                                  ((S32_SCB_Type *)S32_SCB_BASE)</span></div>
<div class="line"><a name="l09166"></a><span class="lineno"> 9166</span>&#160; </div>
<div class="line"><a name="l09167"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___peripheral___access___layer.html#ga94ea11c52d062a4a9b46de3b3bd299f6"> 9167</a></span>&#160;<span class="preprocessor">#define S32_SCB_BASE_ADDRS                       { S32_SCB_BASE }</span></div>
<div class="line"><a name="l09168"></a><span class="lineno"> 9168</span>&#160; </div>
<div class="line"><a name="l09169"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___peripheral___access___layer.html#gacbd2f9d5088f13c08b713d620d33dfb8"> 9169</a></span>&#160;<span class="preprocessor">#define S32_SCB_BASE_PTRS                        { S32_SCB }</span></div>
<div class="line"><a name="l09170"></a><span class="lineno"> 9170</span>&#160; </div>
<div class="line"><a name="l09171"></a><span class="lineno"> 9171</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l09172"></a><span class="lineno"> 9172</span>&#160;<span class="comment">   -- S32_SCB Register Masks</span></div>
<div class="line"><a name="l09173"></a><span class="lineno"> 9173</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l09174"></a><span class="lineno"> 9174</span>&#160; </div>
<div class="line"><a name="l09180"></a><span class="lineno"> 9180</span>&#160;<span class="comment">/* CPUID Bit Fields */</span></div>
<div class="line"><a name="l09181"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gae653fe9caa19b85a6068f0c1553ed091"> 9181</a></span>&#160;<span class="preprocessor">#define S32_SCB_CPUID_REVISION_MASK              0xFu</span></div>
<div class="line"><a name="l09182"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gab6640b0ca4401869b16806c5874a1531"> 9182</a></span>&#160;<span class="preprocessor">#define S32_SCB_CPUID_REVISION_SHIFT             0u</span></div>
<div class="line"><a name="l09183"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga17e3c9926a535f6d37f7f63289a1bac8"> 9183</a></span>&#160;<span class="preprocessor">#define S32_SCB_CPUID_REVISION_WIDTH             4u</span></div>
<div class="line"><a name="l09184"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gacf3c7a39d2a3fdd25324c7f63c04c8d0"> 9184</a></span>&#160;<span class="preprocessor">#define S32_SCB_CPUID_REVISION(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CPUID_REVISION_SHIFT))&amp;S32_SCB_CPUID_REVISION_MASK)</span></div>
<div class="line"><a name="l09185"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga89cd44c5066264f5be726c22018d40a6"> 9185</a></span>&#160;<span class="preprocessor">#define S32_SCB_CPUID_PARTNO_MASK                0xFFF0u</span></div>
<div class="line"><a name="l09186"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga4d0bcadd9e050fd3e4eed5d54e90afdb"> 9186</a></span>&#160;<span class="preprocessor">#define S32_SCB_CPUID_PARTNO_SHIFT               4u</span></div>
<div class="line"><a name="l09187"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gac4c69d9b25a56e8ffdaa8e6e923ae12e"> 9187</a></span>&#160;<span class="preprocessor">#define S32_SCB_CPUID_PARTNO_WIDTH               12u</span></div>
<div class="line"><a name="l09188"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga3082c808f2b45612accc3943abad97de"> 9188</a></span>&#160;<span class="preprocessor">#define S32_SCB_CPUID_PARTNO(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CPUID_PARTNO_SHIFT))&amp;S32_SCB_CPUID_PARTNO_MASK)</span></div>
<div class="line"><a name="l09189"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga595aebdba58235f0955d5e379161927d"> 9189</a></span>&#160;<span class="preprocessor">#define S32_SCB_CPUID_VARIANT_MASK               0xF00000u</span></div>
<div class="line"><a name="l09190"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga06c4a74590d717d252da7250bd6fca0d"> 9190</a></span>&#160;<span class="preprocessor">#define S32_SCB_CPUID_VARIANT_SHIFT              20u</span></div>
<div class="line"><a name="l09191"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaa80cbb725323bda95f31fa01d051026a"> 9191</a></span>&#160;<span class="preprocessor">#define S32_SCB_CPUID_VARIANT_WIDTH              4u</span></div>
<div class="line"><a name="l09192"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gab137cb512bd3c332d8fc6bbe56020cef"> 9192</a></span>&#160;<span class="preprocessor">#define S32_SCB_CPUID_VARIANT(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CPUID_VARIANT_SHIFT))&amp;S32_SCB_CPUID_VARIANT_MASK)</span></div>
<div class="line"><a name="l09193"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaf95ea651692d2340819c83f3a418f62d"> 9193</a></span>&#160;<span class="preprocessor">#define S32_SCB_CPUID_IMPLEMENTER_MASK           0xFF000000u</span></div>
<div class="line"><a name="l09194"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gafd9fe5b337e80f1f78d8184e5a17ada9"> 9194</a></span>&#160;<span class="preprocessor">#define S32_SCB_CPUID_IMPLEMENTER_SHIFT          24u</span></div>
<div class="line"><a name="l09195"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga71e82bf98608857269d79c8fb70325b9"> 9195</a></span>&#160;<span class="preprocessor">#define S32_SCB_CPUID_IMPLEMENTER_WIDTH          8u</span></div>
<div class="line"><a name="l09196"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaa5e8cf06084cb097a9730becfc2a9090"> 9196</a></span>&#160;<span class="preprocessor">#define S32_SCB_CPUID_IMPLEMENTER(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CPUID_IMPLEMENTER_SHIFT))&amp;S32_SCB_CPUID_IMPLEMENTER_MASK)</span></div>
<div class="line"><a name="l09197"></a><span class="lineno"> 9197</span>&#160;<span class="comment">/* ICSR Bit Fields */</span></div>
<div class="line"><a name="l09198"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga909c34a74e2c78ef0430cd74bb47da7a"> 9198</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_VECTACTIVE_MASK             0x3Fu</span></div>
<div class="line"><a name="l09199"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga623cefc6e570d4e886c442ae7bf62daf"> 9199</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_VECTACTIVE_SHIFT            0u</span></div>
<div class="line"><a name="l09200"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga01456c340e20f1fef8f5e87908fc672d"> 9200</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_VECTACTIVE_WIDTH            6u</span></div>
<div class="line"><a name="l09201"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga3b1d0252c72295fa197a1c29cfb9aa80"> 9201</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_VECTACTIVE(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_ICSR_VECTACTIVE_SHIFT))&amp;S32_SCB_ICSR_VECTACTIVE_MASK)</span></div>
<div class="line"><a name="l09202"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga61c0bec23e5800a7bbeeea1759a26447"> 9202</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_VECTPENDING_MASK            0x3F000u</span></div>
<div class="line"><a name="l09203"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gae07641f3a0acad7476268348dfe2a905"> 9203</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_VECTPENDING_SHIFT           12u</span></div>
<div class="line"><a name="l09204"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gae5e6320a280968d5cdebc1f99b8e3598"> 9204</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_VECTPENDING_WIDTH           6u</span></div>
<div class="line"><a name="l09205"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga0c516596cc01f1394c59e6e659086513"> 9205</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_VECTPENDING(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_ICSR_VECTPENDING_SHIFT))&amp;S32_SCB_ICSR_VECTPENDING_MASK)</span></div>
<div class="line"><a name="l09206"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga03b5a439964a1b2b8753549a4d932552"> 9206</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_ISRPENDING_MASK             0x400000u</span></div>
<div class="line"><a name="l09207"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gadcf1253eabbb5a5a62a0ea3ce16f430f"> 9207</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_ISRPENDING_SHIFT            22u</span></div>
<div class="line"><a name="l09208"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga7d1a907b53ac70bd441413158a656616"> 9208</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_ISRPENDING_WIDTH            1u</span></div>
<div class="line"><a name="l09209"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga07bd333a5ce3022be0d248e884034e8b"> 9209</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_ISRPENDING(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_ICSR_ISRPENDING_SHIFT))&amp;S32_SCB_ICSR_ISRPENDING_MASK)</span></div>
<div class="line"><a name="l09210"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga9ec0a436f17fb21b3452fc06050ee8f3"> 9210</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_PENDSTCLR_MASK              0x2000000u</span></div>
<div class="line"><a name="l09211"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga7023f1733f6c1f3986bc382fd73793a2"> 9211</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_PENDSTCLR_SHIFT             25u</span></div>
<div class="line"><a name="l09212"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga5aeaea56606fbdc64964ca259bedf2de"> 9212</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_PENDSTCLR_WIDTH             1u</span></div>
<div class="line"><a name="l09213"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga4902148f513751a237ddf6587f3450c4"> 9213</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_PENDSTCLR(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_ICSR_PENDSTCLR_SHIFT))&amp;S32_SCB_ICSR_PENDSTCLR_MASK)</span></div>
<div class="line"><a name="l09214"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga604b688cd67720924b326bd790f206f9"> 9214</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_PENDSTSET_MASK              0x4000000u</span></div>
<div class="line"><a name="l09215"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaa48392ec22cf05431ec19c246cdfb76a"> 9215</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_PENDSTSET_SHIFT             26u</span></div>
<div class="line"><a name="l09216"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga73ce72f3301215f64636415363c4cb35"> 9216</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_PENDSTSET_WIDTH             1u</span></div>
<div class="line"><a name="l09217"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga38f83658396b883222f365d0a3ac25ab"> 9217</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_PENDSTSET(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_ICSR_PENDSTSET_SHIFT))&amp;S32_SCB_ICSR_PENDSTSET_MASK)</span></div>
<div class="line"><a name="l09218"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga091802984232d71e250dbfbf16dbd2f2"> 9218</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_PENDSVCLR_MASK              0x8000000u</span></div>
<div class="line"><a name="l09219"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga2f45f625ccd44350835d596c500f7eaa"> 9219</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_PENDSVCLR_SHIFT             27u</span></div>
<div class="line"><a name="l09220"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gadabdf2e6222c145dc79020bd3a780dc7"> 9220</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_PENDSVCLR_WIDTH             1u</span></div>
<div class="line"><a name="l09221"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga49e044338f0fb8fb6cee364fce494045"> 9221</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_PENDSVCLR(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_ICSR_PENDSVCLR_SHIFT))&amp;S32_SCB_ICSR_PENDSVCLR_MASK)</span></div>
<div class="line"><a name="l09222"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gab304c5ada4d52efc96858d969f9699d4"> 9222</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_PENDSVSET_MASK              0x10000000u</span></div>
<div class="line"><a name="l09223"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga016a2b6982e87b549cd7db3517a5cc5b"> 9223</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_PENDSVSET_SHIFT             28u</span></div>
<div class="line"><a name="l09224"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga59ca3b62911ae85681ec112eebb7f040"> 9224</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_PENDSVSET_WIDTH             1u</span></div>
<div class="line"><a name="l09225"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga4f0a024416135fd398bc69dedfea8bf6"> 9225</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_PENDSVSET(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_ICSR_PENDSVSET_SHIFT))&amp;S32_SCB_ICSR_PENDSVSET_MASK)</span></div>
<div class="line"><a name="l09226"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gada0c012bd2d1ca197dc4f23ba97530f3"> 9226</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_NMIPENDSET_MASK             0x80000000u</span></div>
<div class="line"><a name="l09227"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaba833ff74319b49c4adbf2043e9f63b8"> 9227</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_NMIPENDSET_SHIFT            31u</span></div>
<div class="line"><a name="l09228"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga175d5c081342b563ac175b134b69e2cc"> 9228</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_NMIPENDSET_WIDTH            1u</span></div>
<div class="line"><a name="l09229"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga7c8bf31bd48c7ac61f7dee29b6ef8280"> 9229</a></span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_NMIPENDSET(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_ICSR_NMIPENDSET_SHIFT))&amp;S32_SCB_ICSR_NMIPENDSET_MASK)</span></div>
<div class="line"><a name="l09230"></a><span class="lineno"> 9230</span>&#160;<span class="comment">/* VTOR Bit Fields */</span></div>
<div class="line"><a name="l09231"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga6523d91ab564511e04556f71190ed449"> 9231</a></span>&#160;<span class="preprocessor">#define S32_SCB_VTOR_TBLOFF_MASK                 0xFFFFFF80u</span></div>
<div class="line"><a name="l09232"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga660418e43fb6b9507b1ab611a87526fd"> 9232</a></span>&#160;<span class="preprocessor">#define S32_SCB_VTOR_TBLOFF_SHIFT                7u</span></div>
<div class="line"><a name="l09233"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaa4417eb3593cbaf20aa547bc4acaca75"> 9233</a></span>&#160;<span class="preprocessor">#define S32_SCB_VTOR_TBLOFF_WIDTH                25u</span></div>
<div class="line"><a name="l09234"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga53ca2a94a992fb0a2c0ce362543fab2a"> 9234</a></span>&#160;<span class="preprocessor">#define S32_SCB_VTOR_TBLOFF(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_VTOR_TBLOFF_SHIFT))&amp;S32_SCB_VTOR_TBLOFF_MASK)</span></div>
<div class="line"><a name="l09235"></a><span class="lineno"> 9235</span>&#160;<span class="comment">/* AIRCR Bit Fields */</span></div>
<div class="line"><a name="l09236"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga6c73fe8cdab3dca0df6fc421d767d6ce"> 9236</a></span>&#160;<span class="preprocessor">#define S32_SCB_AIRCR_VECTCLRACTIVE_MASK         0x2u</span></div>
<div class="line"><a name="l09237"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga372f5679121e3bceabee0d7c346b6272"> 9237</a></span>&#160;<span class="preprocessor">#define S32_SCB_AIRCR_VECTCLRACTIVE_SHIFT        1u</span></div>
<div class="line"><a name="l09238"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga2a0f68d02d52a30c64ed1606a991d24a"> 9238</a></span>&#160;<span class="preprocessor">#define S32_SCB_AIRCR_VECTCLRACTIVE_WIDTH        1u</span></div>
<div class="line"><a name="l09239"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga5dcf6d9e3326da2c8bc642a6e2d649e4"> 9239</a></span>&#160;<span class="preprocessor">#define S32_SCB_AIRCR_VECTCLRACTIVE(x)           (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_AIRCR_VECTCLRACTIVE_SHIFT))&amp;S32_SCB_AIRCR_VECTCLRACTIVE_MASK)</span></div>
<div class="line"><a name="l09240"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga68854868e10985bcbfd8d6c5ada69521"> 9240</a></span>&#160;<span class="preprocessor">#define S32_SCB_AIRCR_SYSRESETREQ_MASK           0x4u</span></div>
<div class="line"><a name="l09241"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gae624aa6188fc20cb4115232eee26128f"> 9241</a></span>&#160;<span class="preprocessor">#define S32_SCB_AIRCR_SYSRESETREQ_SHIFT          2u</span></div>
<div class="line"><a name="l09242"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga2b4e2e4e311c736374dd966e030cce8b"> 9242</a></span>&#160;<span class="preprocessor">#define S32_SCB_AIRCR_SYSRESETREQ_WIDTH          1u</span></div>
<div class="line"><a name="l09243"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga618dc8c745365ae635bf9d6f1a4d8ea5"> 9243</a></span>&#160;<span class="preprocessor">#define S32_SCB_AIRCR_SYSRESETREQ(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_AIRCR_SYSRESETREQ_SHIFT))&amp;S32_SCB_AIRCR_SYSRESETREQ_MASK)</span></div>
<div class="line"><a name="l09244"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga08ea456227d3b0a5073a8ded36e62e9c"> 9244</a></span>&#160;<span class="preprocessor">#define S32_SCB_AIRCR_ENDIANNESS_MASK            0x8000u</span></div>
<div class="line"><a name="l09245"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga260afb5bf87bb99f8deea64b361bf544"> 9245</a></span>&#160;<span class="preprocessor">#define S32_SCB_AIRCR_ENDIANNESS_SHIFT           15u</span></div>
<div class="line"><a name="l09246"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga00e1f50599f891707525a8eb9e5f3968"> 9246</a></span>&#160;<span class="preprocessor">#define S32_SCB_AIRCR_ENDIANNESS_WIDTH           1u</span></div>
<div class="line"><a name="l09247"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga24bcc279d5d7aad66fc006a1f29e5431"> 9247</a></span>&#160;<span class="preprocessor">#define S32_SCB_AIRCR_ENDIANNESS(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_AIRCR_ENDIANNESS_SHIFT))&amp;S32_SCB_AIRCR_ENDIANNESS_MASK)</span></div>
<div class="line"><a name="l09248"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaf2362e992145c8bf4820b958db686a46"> 9248</a></span>&#160;<span class="preprocessor">#define S32_SCB_AIRCR_VECTKEY_MASK               0xFFFF0000u</span></div>
<div class="line"><a name="l09249"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gad78c11a27b656aefa98042e2f7a75e9b"> 9249</a></span>&#160;<span class="preprocessor">#define S32_SCB_AIRCR_VECTKEY_SHIFT              16u</span></div>
<div class="line"><a name="l09250"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga8b70cee4e509c290f118a43f20d77eef"> 9250</a></span>&#160;<span class="preprocessor">#define S32_SCB_AIRCR_VECTKEY_WIDTH              16u</span></div>
<div class="line"><a name="l09251"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gad9b2e275829b914496663dea6e8b6512"> 9251</a></span>&#160;<span class="preprocessor">#define S32_SCB_AIRCR_VECTKEY(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_AIRCR_VECTKEY_SHIFT))&amp;S32_SCB_AIRCR_VECTKEY_MASK)</span></div>
<div class="line"><a name="l09252"></a><span class="lineno"> 9252</span>&#160;<span class="comment">/* SCR Bit Fields */</span></div>
<div class="line"><a name="l09253"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga0137333c659b14a46f3e950b0b3626ec"> 9253</a></span>&#160;<span class="preprocessor">#define S32_SCB_SCR_SLEEPONEXIT_MASK             0x2u</span></div>
<div class="line"><a name="l09254"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga161013b68a9b4a6e1b779dbb10eeffca"> 9254</a></span>&#160;<span class="preprocessor">#define S32_SCB_SCR_SLEEPONEXIT_SHIFT            1u</span></div>
<div class="line"><a name="l09255"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga77806bea2d02307479782cc5c336a426"> 9255</a></span>&#160;<span class="preprocessor">#define S32_SCB_SCR_SLEEPONEXIT_WIDTH            1u</span></div>
<div class="line"><a name="l09256"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaace5345cda040af31106a8bdd3805dc9"> 9256</a></span>&#160;<span class="preprocessor">#define S32_SCB_SCR_SLEEPONEXIT(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_SCR_SLEEPONEXIT_SHIFT))&amp;S32_SCB_SCR_SLEEPONEXIT_MASK)</span></div>
<div class="line"><a name="l09257"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gad4566f84a1fc175ea96fc0e7da4e1dfc"> 9257</a></span>&#160;<span class="preprocessor">#define S32_SCB_SCR_SLEEPDEEP_MASK               0x4u</span></div>
<div class="line"><a name="l09258"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga17b887fe0ad72945cc266d2372c12e13"> 9258</a></span>&#160;<span class="preprocessor">#define S32_SCB_SCR_SLEEPDEEP_SHIFT              2u</span></div>
<div class="line"><a name="l09259"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga21339d6846a4e0ce1ddd32c808c56e56"> 9259</a></span>&#160;<span class="preprocessor">#define S32_SCB_SCR_SLEEPDEEP_WIDTH              1u</span></div>
<div class="line"><a name="l09260"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gab0cf0d9191f5b8eaf696994909904e00"> 9260</a></span>&#160;<span class="preprocessor">#define S32_SCB_SCR_SLEEPDEEP(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_SCR_SLEEPDEEP_SHIFT))&amp;S32_SCB_SCR_SLEEPDEEP_MASK)</span></div>
<div class="line"><a name="l09261"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga99fafe2db790b759eac0a7176d0073e5"> 9261</a></span>&#160;<span class="preprocessor">#define S32_SCB_SCR_SEVONPEND_MASK               0x10u</span></div>
<div class="line"><a name="l09262"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga9e8bd4684984bfca19336823096914f7"> 9262</a></span>&#160;<span class="preprocessor">#define S32_SCB_SCR_SEVONPEND_SHIFT              4u</span></div>
<div class="line"><a name="l09263"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga539e42935ae95dfa68e4bf96c3e830bc"> 9263</a></span>&#160;<span class="preprocessor">#define S32_SCB_SCR_SEVONPEND_WIDTH              1u</span></div>
<div class="line"><a name="l09264"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gac96f5fef87dc9c7ea0e2edfa4babcf2d"> 9264</a></span>&#160;<span class="preprocessor">#define S32_SCB_SCR_SEVONPEND(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_SCR_SEVONPEND_SHIFT))&amp;S32_SCB_SCR_SEVONPEND_MASK)</span></div>
<div class="line"><a name="l09265"></a><span class="lineno"> 9265</span>&#160;<span class="comment">/* CCR Bit Fields */</span></div>
<div class="line"><a name="l09266"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga6a98cb3438ff3e663822de5789446cc5"> 9266</a></span>&#160;<span class="preprocessor">#define S32_SCB_CCR_UNALIGN_TRP_MASK             0x8u</span></div>
<div class="line"><a name="l09267"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gae25fe65fe4f074c0e2fa778f8acaa3b7"> 9267</a></span>&#160;<span class="preprocessor">#define S32_SCB_CCR_UNALIGN_TRP_SHIFT            3u</span></div>
<div class="line"><a name="l09268"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga321e2bfefddcf0e59a391970ea88c4e8"> 9268</a></span>&#160;<span class="preprocessor">#define S32_SCB_CCR_UNALIGN_TRP_WIDTH            1u</span></div>
<div class="line"><a name="l09269"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gad17d6804549c8e5cab55a03c3ee90ddd"> 9269</a></span>&#160;<span class="preprocessor">#define S32_SCB_CCR_UNALIGN_TRP(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CCR_UNALIGN_TRP_SHIFT))&amp;S32_SCB_CCR_UNALIGN_TRP_MASK)</span></div>
<div class="line"><a name="l09270"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga4152a612e10855960d0626f37833260c"> 9270</a></span>&#160;<span class="preprocessor">#define S32_SCB_CCR_STKALIGN_MASK                0x200u</span></div>
<div class="line"><a name="l09271"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga4b1588083018a327c4ebf9e91c0d649e"> 9271</a></span>&#160;<span class="preprocessor">#define S32_SCB_CCR_STKALIGN_SHIFT               9u</span></div>
<div class="line"><a name="l09272"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga561d4b642a8413360b3e39e19e92ee6f"> 9272</a></span>&#160;<span class="preprocessor">#define S32_SCB_CCR_STKALIGN_WIDTH               1u</span></div>
<div class="line"><a name="l09273"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga77f22683e2b29f556b1e8a62b537bbae"> 9273</a></span>&#160;<span class="preprocessor">#define S32_SCB_CCR_STKALIGN(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CCR_STKALIGN_SHIFT))&amp;S32_SCB_CCR_STKALIGN_MASK)</span></div>
<div class="line"><a name="l09274"></a><span class="lineno"> 9274</span>&#160;<span class="comment">/* SHPR2 Bit Fields */</span></div>
<div class="line"><a name="l09275"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaaec3ee0e66a7d180b21288b005dde738"> 9275</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHPR2_PRI_11_MASK                0xFF000000u</span></div>
<div class="line"><a name="l09276"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga0f66d169cf8573f9df976f7485f3f9d8"> 9276</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHPR2_PRI_11_SHIFT               24u</span></div>
<div class="line"><a name="l09277"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga1cdacb313d6a75a4a2fa62dae5da678f"> 9277</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHPR2_PRI_11_WIDTH               8u</span></div>
<div class="line"><a name="l09278"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga2b9cc45feaa6c846b2aa63185d3e2b61"> 9278</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHPR2_PRI_11(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_SHPR2_PRI_11_SHIFT))&amp;S32_SCB_SHPR2_PRI_11_MASK)</span></div>
<div class="line"><a name="l09279"></a><span class="lineno"> 9279</span>&#160;<span class="comment">/* SHPR3 Bit Fields */</span></div>
<div class="line"><a name="l09280"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga5d66cd9193364bc6adf9f622754e88d6"> 9280</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHPR3_PRI_14_MASK                0xFF0000u</span></div>
<div class="line"><a name="l09281"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga0a65cbf1a17223c2ee7f3c66e0702108"> 9281</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHPR3_PRI_14_SHIFT               16u</span></div>
<div class="line"><a name="l09282"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaf149729f56e833fe27a92735abc3eff9"> 9282</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHPR3_PRI_14_WIDTH               8u</span></div>
<div class="line"><a name="l09283"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga0ad603eecf04cc3e7b2f34a68a5bd9e6"> 9283</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHPR3_PRI_14(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_SHPR3_PRI_14_SHIFT))&amp;S32_SCB_SHPR3_PRI_14_MASK)</span></div>
<div class="line"><a name="l09284"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga842129ac45533b7c7ec124a06895f01d"> 9284</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHPR3_PRI_15_MASK                0xFF000000u</span></div>
<div class="line"><a name="l09285"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gaef6ddef51868c6a9e52f0c35831db8dc"> 9285</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHPR3_PRI_15_SHIFT               24u</span></div>
<div class="line"><a name="l09286"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga3746f762c7ec5b0a1d6628d798988088"> 9286</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHPR3_PRI_15_WIDTH               8u</span></div>
<div class="line"><a name="l09287"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga88e5e97a4219214c3399804ba7e13360"> 9287</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHPR3_PRI_15(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_SHPR3_PRI_15_SHIFT))&amp;S32_SCB_SHPR3_PRI_15_MASK)</span></div>
<div class="line"><a name="l09288"></a><span class="lineno"> 9288</span>&#160;<span class="comment">/* SHCSR Bit Fields */</span></div>
<div class="line"><a name="l09289"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga28a7f5fbe25aea230a2bed42d0336109"> 9289</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_SVCALLPENDED_MASK          0x8000u</span></div>
<div class="line"><a name="l09290"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga8af9b9600f0adf906531ae7e23a3561b"> 9290</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_SVCALLPENDED_SHIFT         15u</span></div>
<div class="line"><a name="l09291"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga139d0a6300f7d899df4a7b0513a5c174"> 9291</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_SVCALLPENDED_WIDTH         1u</span></div>
<div class="line"><a name="l09292"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga5e256547ac2dae50ce3feb2d95190776"> 9292</a></span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_SVCALLPENDED(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_SHCSR_SVCALLPENDED_SHIFT))&amp;S32_SCB_SHCSR_SVCALLPENDED_MASK)</span></div>
<div class="line"><a name="l09293"></a><span class="lineno"> 9293</span>&#160;<span class="comment">/* DFSR Bit Fields */</span></div>
<div class="line"><a name="l09294"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gad1a970ed6ee60f0eb8bc721b6fd250ad"> 9294</a></span>&#160;<span class="preprocessor">#define S32_SCB_DFSR_HALTED_MASK                 0x1u</span></div>
<div class="line"><a name="l09295"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga6159b5fe6336f893c873335abf7fd429"> 9295</a></span>&#160;<span class="preprocessor">#define S32_SCB_DFSR_HALTED_SHIFT                0u</span></div>
<div class="line"><a name="l09296"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gad1b06d28d0f4e86f86c95d8f5694b83c"> 9296</a></span>&#160;<span class="preprocessor">#define S32_SCB_DFSR_HALTED_WIDTH                1u</span></div>
<div class="line"><a name="l09297"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gada9bb7994484b50a3d4817528f879524"> 9297</a></span>&#160;<span class="preprocessor">#define S32_SCB_DFSR_HALTED(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_DFSR_HALTED_SHIFT))&amp;S32_SCB_DFSR_HALTED_MASK)</span></div>
<div class="line"><a name="l09298"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga8844fe09b5d6c9163cef882c3e451cab"> 9298</a></span>&#160;<span class="preprocessor">#define S32_SCB_DFSR_BKPT_MASK                   0x2u</span></div>
<div class="line"><a name="l09299"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga0ac676c343102f2194700b89ef53b647"> 9299</a></span>&#160;<span class="preprocessor">#define S32_SCB_DFSR_BKPT_SHIFT                  1u</span></div>
<div class="line"><a name="l09300"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga03c8ccede4247dce03f430c420ecd05a"> 9300</a></span>&#160;<span class="preprocessor">#define S32_SCB_DFSR_BKPT_WIDTH                  1u</span></div>
<div class="line"><a name="l09301"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga08d4d71b858cb6a75c8cb8be8581ead2"> 9301</a></span>&#160;<span class="preprocessor">#define S32_SCB_DFSR_BKPT(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_DFSR_BKPT_SHIFT))&amp;S32_SCB_DFSR_BKPT_MASK)</span></div>
<div class="line"><a name="l09302"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga45ec333b4bae0231b869fe8db9508299"> 9302</a></span>&#160;<span class="preprocessor">#define S32_SCB_DFSR_DWTTRAP_MASK                0x4u</span></div>
<div class="line"><a name="l09303"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gae91892035c3f83f829e945405849e049"> 9303</a></span>&#160;<span class="preprocessor">#define S32_SCB_DFSR_DWTTRAP_SHIFT               2u</span></div>
<div class="line"><a name="l09304"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga7b4efd0ea7cca20c3475fb5930077577"> 9304</a></span>&#160;<span class="preprocessor">#define S32_SCB_DFSR_DWTTRAP_WIDTH               1u</span></div>
<div class="line"><a name="l09305"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gada99f2fe47fe671905ea1e03d02057bc"> 9305</a></span>&#160;<span class="preprocessor">#define S32_SCB_DFSR_DWTTRAP(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_DFSR_DWTTRAP_SHIFT))&amp;S32_SCB_DFSR_DWTTRAP_MASK)</span></div>
<div class="line"><a name="l09306"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga1a4dd8bd53948ba66cdf4606765d3db3"> 9306</a></span>&#160;<span class="preprocessor">#define S32_SCB_DFSR_VCATCH_MASK                 0x8u</span></div>
<div class="line"><a name="l09307"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gad04728b3a45e984131c90a0bcc31b271"> 9307</a></span>&#160;<span class="preprocessor">#define S32_SCB_DFSR_VCATCH_SHIFT                3u</span></div>
<div class="line"><a name="l09308"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga8d3c0d340e7fc1fae8cb5fed2b78b3d4"> 9308</a></span>&#160;<span class="preprocessor">#define S32_SCB_DFSR_VCATCH_WIDTH                1u</span></div>
<div class="line"><a name="l09309"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gae280f1bb0f042585afef1bcd4cf8a851"> 9309</a></span>&#160;<span class="preprocessor">#define S32_SCB_DFSR_VCATCH(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_DFSR_VCATCH_SHIFT))&amp;S32_SCB_DFSR_VCATCH_MASK)</span></div>
<div class="line"><a name="l09310"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gacbe75e20be2601aa1e63e91d1ebbedd4"> 9310</a></span>&#160;<span class="preprocessor">#define S32_SCB_DFSR_EXTERNAL_MASK               0x10u</span></div>
<div class="line"><a name="l09311"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gacfc511ea10e7743b7de0ad03dbdcb29c"> 9311</a></span>&#160;<span class="preprocessor">#define S32_SCB_DFSR_EXTERNAL_SHIFT              4u</span></div>
<div class="line"><a name="l09312"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#ga6b1135f7d1d8f121afffc38b53aa7445"> 9312</a></span>&#160;<span class="preprocessor">#define S32_SCB_DFSR_EXTERNAL_WIDTH              1u</span></div>
<div class="line"><a name="l09313"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___register___masks.html#gae74293a8b53fb1017505dd7db80569ab"> 9313</a></span>&#160;<span class="preprocessor">#define S32_SCB_DFSR_EXTERNAL(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_DFSR_EXTERNAL_SHIFT))&amp;S32_SCB_DFSR_EXTERNAL_MASK)</span></div>
<div class="line"><a name="l09314"></a><span class="lineno"> 9314</span>&#160; <span class="comment">/* end of group S32_SCB_Register_Masks */</span></div>
<div class="line"><a name="l09318"></a><span class="lineno"> 9318</span>&#160; </div>
<div class="line"><a name="l09319"></a><span class="lineno"> 9319</span>&#160; <span class="comment">/* end of group S32_SCB_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l09323"></a><span class="lineno"> 9323</span>&#160; </div>
<div class="line"><a name="l09324"></a><span class="lineno"> 9324</span>&#160; </div>
<div class="line"><a name="l09325"></a><span class="lineno"> 9325</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l09326"></a><span class="lineno"> 9326</span>&#160;<span class="comment">   -- S32_SysTick Peripheral Access Layer</span></div>
<div class="line"><a name="l09327"></a><span class="lineno"> 9327</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l09328"></a><span class="lineno"> 9328</span>&#160; </div>
<div class="line"><a name="l09338"></a><span class="lineno"><a class="line" href="struct_s32___sys_tick___type.html"> 9338</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l09339"></a><span class="lineno"><a class="line" href="struct_s32___sys_tick___type.html#a91268a60b05a4703c8ced66122dc7ede"> 9339</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s32___sys_tick___type.html#a91268a60b05a4703c8ced66122dc7ede">CSR</a>;                               </div>
<div class="line"><a name="l09340"></a><span class="lineno"><a class="line" href="struct_s32___sys_tick___type.html#a7bf73b92ce236741a93a124cfc52890b"> 9340</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s32___sys_tick___type.html#a7bf73b92ce236741a93a124cfc52890b">RVR</a>;                               </div>
<div class="line"><a name="l09341"></a><span class="lineno"><a class="line" href="struct_s32___sys_tick___type.html#ac796dddc552095e72708ddde218fac91"> 9341</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s32___sys_tick___type.html#ac796dddc552095e72708ddde218fac91">CVR</a>;                               </div>
<div class="line"><a name="l09342"></a><span class="lineno"><a class="line" href="struct_s32___sys_tick___type.html#a9cafa65232e1dbe4f08564b32488c5bc"> 9342</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_s32___sys_tick___type.html#a9cafa65232e1dbe4f08564b32488c5bc">CALIB</a>;                             </div>
<div class="line"><a name="l09343"></a><span class="lineno"> 9343</span>&#160;} <a class="code" href="struct_s32___sys_tick___type.html">S32_SysTick_Type</a>, *<a class="code" href="group___s32___sys_tick___peripheral___access___layer.html#ga697170368168c348ec1e97741a52736b">S32_SysTick_MemMapPtr</a>;</div>
<div class="line"><a name="l09344"></a><span class="lineno"> 9344</span>&#160; </div>
<div class="line"><a name="l09346"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___peripheral___access___layer.html#gad6015d485a2492d3d147cfb1cd13fe58"> 9346</a></span>&#160;<span class="preprocessor">#define S32_SysTick_INSTANCE_COUNT               (1u)</span></div>
<div class="line"><a name="l09347"></a><span class="lineno"> 9347</span>&#160; </div>
<div class="line"><a name="l09348"></a><span class="lineno"> 9348</span>&#160; </div>
<div class="line"><a name="l09349"></a><span class="lineno"> 9349</span>&#160;<span class="comment">/* S32_SysTick - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l09351"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___peripheral___access___layer.html#gadaab1f1ce13d6d7ec8488afbeb5c4a79"> 9351</a></span>&#160;<span class="preprocessor">#define S32_SysTick_BASE                         (0xE000E010u)</span></div>
<div class="line"><a name="l09352"></a><span class="lineno"> 9352</span>&#160; </div>
<div class="line"><a name="l09353"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___peripheral___access___layer.html#ga82742a6f71c1181502db6fe45e8247e0"> 9353</a></span>&#160;<span class="preprocessor">#define S32_SysTick                              ((S32_SysTick_Type *)S32_SysTick_BASE)</span></div>
<div class="line"><a name="l09354"></a><span class="lineno"> 9354</span>&#160; </div>
<div class="line"><a name="l09355"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___peripheral___access___layer.html#ga80a6ce3d671b1c24808fb148a69a6124"> 9355</a></span>&#160;<span class="preprocessor">#define S32_SysTick_BASE_ADDRS                   { S32_SysTick_BASE }</span></div>
<div class="line"><a name="l09356"></a><span class="lineno"> 9356</span>&#160; </div>
<div class="line"><a name="l09357"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___peripheral___access___layer.html#ga1f41a7d7487b27cfa88ccafe7c6b7d0a"> 9357</a></span>&#160;<span class="preprocessor">#define S32_SysTick_BASE_PTRS                    { S32_SysTick }</span></div>
<div class="line"><a name="l09358"></a><span class="lineno"> 9358</span>&#160; </div>
<div class="line"><a name="l09359"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___peripheral___access___layer.html#gab6bc7dee4e3bc9a1f1852b23bea2bdf0"> 9359</a></span>&#160;<span class="preprocessor">#define S32_SysTick_IRQS_ARR_COUNT               (1u)</span></div>
<div class="line"><a name="l09360"></a><span class="lineno"> 9360</span>&#160; </div>
<div class="line"><a name="l09361"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___peripheral___access___layer.html#gae793d714cc10855f76b2f7a3ac7ff11d"> 9361</a></span>&#160;<span class="preprocessor">#define S32_SysTick_IRQS_CH_COUNT                (1u)</span></div>
<div class="line"><a name="l09362"></a><span class="lineno"> 9362</span>&#160; </div>
<div class="line"><a name="l09363"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___peripheral___access___layer.html#gaac15d5681c4fbb6be615dedd069fb94b"> 9363</a></span>&#160;<span class="preprocessor">#define S32_SysTick_IRQS                         { SysTick_IRQn }</span></div>
<div class="line"><a name="l09364"></a><span class="lineno"> 9364</span>&#160; </div>
<div class="line"><a name="l09365"></a><span class="lineno"> 9365</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l09366"></a><span class="lineno"> 9366</span>&#160;<span class="comment">   -- S32_SysTick Register Masks</span></div>
<div class="line"><a name="l09367"></a><span class="lineno"> 9367</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l09368"></a><span class="lineno"> 9368</span>&#160; </div>
<div class="line"><a name="l09374"></a><span class="lineno"> 9374</span>&#160;<span class="comment">/* CSR Bit Fields */</span></div>
<div class="line"><a name="l09375"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#gac2c16c59e2f5d896937bbda9647edbd3"> 9375</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CSR_ENABLE_MASK              0x1u</span></div>
<div class="line"><a name="l09376"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#gabbbd3c997dd7eee366588f2a2a8f96b6"> 9376</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CSR_ENABLE_SHIFT             0u</span></div>
<div class="line"><a name="l09377"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#gabe3676a23992e2ce51ccdccb6f1a5581"> 9377</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CSR_ENABLE_WIDTH             1u</span></div>
<div class="line"><a name="l09378"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#ga3c99027cdd62a0eafc5abcd8d88ae40b"> 9378</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CSR_ENABLE(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SysTick_CSR_ENABLE_SHIFT))&amp;S32_SysTick_CSR_ENABLE_MASK)</span></div>
<div class="line"><a name="l09379"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#ga32c50a6e9b2dc900a034dae90cec49aa"> 9379</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CSR_TICKINT_MASK             0x2u</span></div>
<div class="line"><a name="l09380"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#gace8a441aaa27d1a198529af15bbc7679"> 9380</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CSR_TICKINT_SHIFT            1u</span></div>
<div class="line"><a name="l09381"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#gae55c5737269341c0e8f74e54e7339757"> 9381</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CSR_TICKINT_WIDTH            1u</span></div>
<div class="line"><a name="l09382"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#ga42a8303320c2fd73cc550bc080ba6ea4"> 9382</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CSR_TICKINT(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SysTick_CSR_TICKINT_SHIFT))&amp;S32_SysTick_CSR_TICKINT_MASK)</span></div>
<div class="line"><a name="l09383"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#ga1ef86801b04321f882ab5e0d1f2a6a84"> 9383</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CSR_CLKSOURCE_MASK           0x4u</span></div>
<div class="line"><a name="l09384"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#ga553353e5f26ed687c073ed9d4067e20d"> 9384</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CSR_CLKSOURCE_SHIFT          2u</span></div>
<div class="line"><a name="l09385"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#ga34adc7f40a30d0c9d567599cc51944fa"> 9385</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CSR_CLKSOURCE_WIDTH          1u</span></div>
<div class="line"><a name="l09386"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#gaea910363334eead8693d3718b6a4f84a"> 9386</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CSR_CLKSOURCE(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SysTick_CSR_CLKSOURCE_SHIFT))&amp;S32_SysTick_CSR_CLKSOURCE_MASK)</span></div>
<div class="line"><a name="l09387"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#ga672c4f13abe3c54ff1441b4b8823a076"> 9387</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CSR_COUNTFLAG_MASK           0x10000u</span></div>
<div class="line"><a name="l09388"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#gab41b3f03e0bd757bd84acc59f72912b3"> 9388</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CSR_COUNTFLAG_SHIFT          16u</span></div>
<div class="line"><a name="l09389"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#ga731a88427a817b89769d219db46b9cdb"> 9389</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CSR_COUNTFLAG_WIDTH          1u</span></div>
<div class="line"><a name="l09390"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#gaec20aa38f46fe062e1f36b2b3a4efbb2"> 9390</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CSR_COUNTFLAG(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SysTick_CSR_COUNTFLAG_SHIFT))&amp;S32_SysTick_CSR_COUNTFLAG_MASK)</span></div>
<div class="line"><a name="l09391"></a><span class="lineno"> 9391</span>&#160;<span class="comment">/* RVR Bit Fields */</span></div>
<div class="line"><a name="l09392"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#ga9485bd48e632335bfac46cb44423f88f"> 9392</a></span>&#160;<span class="preprocessor">#define S32_SysTick_RVR_RELOAD_MASK              0xFFFFFFu</span></div>
<div class="line"><a name="l09393"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#ga3c9b53dfcbe52d961b02ae8ffbab1aca"> 9393</a></span>&#160;<span class="preprocessor">#define S32_SysTick_RVR_RELOAD_SHIFT             0u</span></div>
<div class="line"><a name="l09394"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#gad838654bfffe672e2c7da4a3c1d35d6c"> 9394</a></span>&#160;<span class="preprocessor">#define S32_SysTick_RVR_RELOAD_WIDTH             24u</span></div>
<div class="line"><a name="l09395"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#gac649e84d2f0e13b50193ef6bec57877b"> 9395</a></span>&#160;<span class="preprocessor">#define S32_SysTick_RVR_RELOAD(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SysTick_RVR_RELOAD_SHIFT))&amp;S32_SysTick_RVR_RELOAD_MASK)</span></div>
<div class="line"><a name="l09396"></a><span class="lineno"> 9396</span>&#160;<span class="comment">/* CVR Bit Fields */</span></div>
<div class="line"><a name="l09397"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#gaa7fbd06288052d1180521ad1e6cec0fa"> 9397</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CVR_CURRENT_MASK             0xFFFFFFu</span></div>
<div class="line"><a name="l09398"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#ga99eeaa0800890ded042a8f5969f72c8a"> 9398</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CVR_CURRENT_SHIFT            0u</span></div>
<div class="line"><a name="l09399"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#ga08b7173805caff40b4bcb8a6f323bc0c"> 9399</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CVR_CURRENT_WIDTH            24u</span></div>
<div class="line"><a name="l09400"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#gacd3ec560882e991ffd561cd577fcac42"> 9400</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CVR_CURRENT(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SysTick_CVR_CURRENT_SHIFT))&amp;S32_SysTick_CVR_CURRENT_MASK)</span></div>
<div class="line"><a name="l09401"></a><span class="lineno"> 9401</span>&#160;<span class="comment">/* CALIB Bit Fields */</span></div>
<div class="line"><a name="l09402"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#ga22d6c99d3120f23b18459b32701cb7b2"> 9402</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CALIB_TENMS_MASK             0xFFFFFFu</span></div>
<div class="line"><a name="l09403"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#ga26fb8bf8c30a521b8bc6c9cd79635fa4"> 9403</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CALIB_TENMS_SHIFT            0u</span></div>
<div class="line"><a name="l09404"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#gaea5a9bb6a114ce01308e82b533d6cb2f"> 9404</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CALIB_TENMS_WIDTH            24u</span></div>
<div class="line"><a name="l09405"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#ga6349611aadb8e9deb8e053f093d4b833"> 9405</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CALIB_TENMS(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SysTick_CALIB_TENMS_SHIFT))&amp;S32_SysTick_CALIB_TENMS_MASK)</span></div>
<div class="line"><a name="l09406"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#ga361816c96b0d95dd8e93becfd4bf9ec0"> 9406</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CALIB_SKEW_MASK              0x40000000u</span></div>
<div class="line"><a name="l09407"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#ga4fd6f7bd7f688d8d7e4f497859e8c23d"> 9407</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CALIB_SKEW_SHIFT             30u</span></div>
<div class="line"><a name="l09408"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#ga6b97e4c31ca2511116a0ab541e604578"> 9408</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CALIB_SKEW_WIDTH             1u</span></div>
<div class="line"><a name="l09409"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#ga538df58595ec732c08378a0c0be94678"> 9409</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CALIB_SKEW(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SysTick_CALIB_SKEW_SHIFT))&amp;S32_SysTick_CALIB_SKEW_MASK)</span></div>
<div class="line"><a name="l09410"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#gaad8b750dc080a92db345a5b2e92f73e3"> 9410</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CALIB_NOREF_MASK             0x80000000u</span></div>
<div class="line"><a name="l09411"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#ga0cc566eb268b52f63aeaa6312ad8d6d6"> 9411</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CALIB_NOREF_SHIFT            31u</span></div>
<div class="line"><a name="l09412"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#ga007b747cd2c343406961fe8150d9ad51"> 9412</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CALIB_NOREF_WIDTH            1u</span></div>
<div class="line"><a name="l09413"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___register___masks.html#ga5e5f754f2078cbd690972535cd9fcd3f"> 9413</a></span>&#160;<span class="preprocessor">#define S32_SysTick_CALIB_NOREF(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SysTick_CALIB_NOREF_SHIFT))&amp;S32_SysTick_CALIB_NOREF_MASK)</span></div>
<div class="line"><a name="l09414"></a><span class="lineno"> 9414</span>&#160; <span class="comment">/* end of group S32_SysTick_Register_Masks */</span></div>
<div class="line"><a name="l09418"></a><span class="lineno"> 9418</span>&#160; </div>
<div class="line"><a name="l09419"></a><span class="lineno"> 9419</span>&#160; <span class="comment">/* end of group S32_SysTick_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l09423"></a><span class="lineno"> 9423</span>&#160; </div>
<div class="line"><a name="l09424"></a><span class="lineno"> 9424</span>&#160; </div>
<div class="line"><a name="l09425"></a><span class="lineno"> 9425</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l09426"></a><span class="lineno"> 9426</span>&#160;<span class="comment">   -- SCG Peripheral Access Layer</span></div>
<div class="line"><a name="l09427"></a><span class="lineno"> 9427</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l09428"></a><span class="lineno"> 9428</span>&#160; </div>
<div class="line"><a name="l09438"></a><span class="lineno"><a class="line" href="struct_s_c_g___type.html"> 9438</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l09439"></a><span class="lineno"><a class="line" href="struct_s_c_g___type.html#a5d2c2023e529183ab4cc71f6025adc7e"> 9439</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_s_c_g___type.html#a5d2c2023e529183ab4cc71f6025adc7e">VERID</a>;                             </div>
<div class="line"><a name="l09440"></a><span class="lineno"><a class="line" href="struct_s_c_g___type.html#a781e5bf6417b811cd28181b0e56b64dc"> 9440</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_s_c_g___type.html#a781e5bf6417b811cd28181b0e56b64dc">PARAM</a>;                             </div>
<div class="line"><a name="l09441"></a><span class="lineno"><a class="line" href="struct_s_c_g___type.html#ae4770141b4d5ea81bcea8d6242a7a300"> 9441</a></span>&#160;       uint8_t RESERVED_0[8];</div>
<div class="line"><a name="l09442"></a><span class="lineno"><a class="line" href="struct_s_c_g___type.html#ada55f8178c23259538cde52da02514e8"> 9442</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_s_c_g___type.html#ada55f8178c23259538cde52da02514e8">CSR</a>;                               </div>
<div class="line"><a name="l09443"></a><span class="lineno"><a class="line" href="struct_s_c_g___type.html#a08e76948569dcfadb223a1e463fd470c"> 9443</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_g___type.html#a08e76948569dcfadb223a1e463fd470c">RCCR</a>;                              </div>
<div class="line"><a name="l09444"></a><span class="lineno"><a class="line" href="struct_s_c_g___type.html#abff8220277b764948229df2bb2a95a0b"> 9444</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_g___type.html#abff8220277b764948229df2bb2a95a0b">VCCR</a>;                              </div>
<div class="line"><a name="l09445"></a><span class="lineno"><a class="line" href="struct_s_c_g___type.html#ab5811f45f805ecb7cb8871d830a44461"> 9445</a></span>&#160;       uint8_t RESERVED_1[4];</div>
<div class="line"><a name="l09446"></a><span class="lineno"><a class="line" href="struct_s_c_g___type.html#a029c0d8647f63015e99bb15c78003afd"> 9446</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_g___type.html#a029c0d8647f63015e99bb15c78003afd">CLKOUTCNFG</a>;                        </div>
<div class="line"><a name="l09447"></a><span class="lineno"><a class="line" href="struct_s_c_g___type.html#a14643e978552fe5ff7e93aef71bc5bbf"> 9447</a></span>&#160;       uint8_t RESERVED_2[220];</div>
<div class="line"><a name="l09448"></a><span class="lineno"><a class="line" href="struct_s_c_g___type.html#a790314c6e7cc8bc0117f5316e0ae77c6"> 9448</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_g___type.html#a790314c6e7cc8bc0117f5316e0ae77c6">SOSCCSR</a>;                           </div>
<div class="line"><a name="l09449"></a><span class="lineno"><a class="line" href="struct_s_c_g___type.html#a540b801210678fb5f82fbfef23295d96"> 9449</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_g___type.html#a540b801210678fb5f82fbfef23295d96">SOSCDIV</a>;                           </div>
<div class="line"><a name="l09450"></a><span class="lineno"><a class="line" href="struct_s_c_g___type.html#af4f631c64b2dbdced147f87c4a5ec1e9"> 9450</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_g___type.html#af4f631c64b2dbdced147f87c4a5ec1e9">SOSCCFG</a>;                           </div>
<div class="line"><a name="l09451"></a><span class="lineno"><a class="line" href="struct_s_c_g___type.html#a2ff2efb3b99fe6f33fd2fdd61156ff47"> 9451</a></span>&#160;       uint8_t RESERVED_3[244];</div>
<div class="line"><a name="l09452"></a><span class="lineno"><a class="line" href="struct_s_c_g___type.html#adc150259b9f3b5c8506192bb116e93fe"> 9452</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_g___type.html#adc150259b9f3b5c8506192bb116e93fe">SIRCCSR</a>;                           </div>
<div class="line"><a name="l09453"></a><span class="lineno"><a class="line" href="struct_s_c_g___type.html#a194da9b0d6877f4f5f09c041b330b457"> 9453</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_g___type.html#a194da9b0d6877f4f5f09c041b330b457">SIRCDIV</a>;                           </div>
<div class="line"><a name="l09454"></a><span class="lineno"><a class="line" href="struct_s_c_g___type.html#abb7d53e9edd7880f1b09f343026c6b57"> 9454</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_g___type.html#abb7d53e9edd7880f1b09f343026c6b57">SIRCCFG</a>;                           </div>
<div class="line"><a name="l09455"></a><span class="lineno"><a class="line" href="struct_s_c_g___type.html#a0c20ff8b1d0e69647f4d2f65aa30fbc9"> 9455</a></span>&#160;       uint8_t RESERVED_4[244];</div>
<div class="line"><a name="l09456"></a><span class="lineno"><a class="line" href="struct_s_c_g___type.html#adb89383a6247f83dfa5c1ac960e07fdf"> 9456</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_g___type.html#adb89383a6247f83dfa5c1ac960e07fdf">FIRCCSR</a>;                           </div>
<div class="line"><a name="l09457"></a><span class="lineno"><a class="line" href="struct_s_c_g___type.html#a59afbddf5cdab942dfa6f3e515e3153d"> 9457</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_g___type.html#a59afbddf5cdab942dfa6f3e515e3153d">FIRCDIV</a>;                           </div>
<div class="line"><a name="l09458"></a><span class="lineno"><a class="line" href="struct_s_c_g___type.html#a196239a06911fa66813723b8dd5f2164"> 9458</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_g___type.html#a196239a06911fa66813723b8dd5f2164">FIRCCFG</a>;                           </div>
<div class="line"><a name="l09459"></a><span class="lineno"> 9459</span>&#160;} <a class="code" href="struct_s_c_g___type.html">SCG_Type</a>, *<a class="code" href="group___s_c_g___peripheral___access___layer.html#ga219b6cd28834b21fd469092f7bfcaf17">SCG_MemMapPtr</a>;</div>
<div class="line"><a name="l09460"></a><span class="lineno"> 9460</span>&#160; </div>
<div class="line"><a name="l09462"></a><span class="lineno"><a class="line" href="group___s_c_g___peripheral___access___layer.html#ga2952de6414d8d8f404e72dad3472e9f0"> 9462</a></span>&#160;<span class="preprocessor">#define SCG_INSTANCE_COUNT                       (1u)</span></div>
<div class="line"><a name="l09463"></a><span class="lineno"> 9463</span>&#160; </div>
<div class="line"><a name="l09464"></a><span class="lineno"> 9464</span>&#160; </div>
<div class="line"><a name="l09465"></a><span class="lineno"> 9465</span>&#160;<span class="comment">/* SCG - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l09467"></a><span class="lineno"><a class="line" href="group___s_c_g___peripheral___access___layer.html#ga6af2b552cd9887eb9550d93dc3fb5c7e"> 9467</a></span>&#160;<span class="preprocessor">#define SCG_BASE                                 (0x40064000u)</span></div>
<div class="line"><a name="l09468"></a><span class="lineno"> 9468</span>&#160; </div>
<div class="line"><a name="l09469"></a><span class="lineno"><a class="line" href="group___s_c_g___peripheral___access___layer.html#ga503d35adf19c660f1284fcb8aba2f0a1"> 9469</a></span>&#160;<span class="preprocessor">#define SCG                                      ((SCG_Type *)SCG_BASE)</span></div>
<div class="line"><a name="l09470"></a><span class="lineno"> 9470</span>&#160; </div>
<div class="line"><a name="l09471"></a><span class="lineno"><a class="line" href="group___s_c_g___peripheral___access___layer.html#gae3125ae26a84d7c8408611b3715913ae"> 9471</a></span>&#160;<span class="preprocessor">#define SCG_BASE_ADDRS                           { SCG_BASE }</span></div>
<div class="line"><a name="l09472"></a><span class="lineno"> 9472</span>&#160; </div>
<div class="line"><a name="l09473"></a><span class="lineno"><a class="line" href="group___s_c_g___peripheral___access___layer.html#ga5bbd0220d607443ff23b08a0e094d253"> 9473</a></span>&#160;<span class="preprocessor">#define SCG_BASE_PTRS                            { SCG }</span></div>
<div class="line"><a name="l09474"></a><span class="lineno"> 9474</span>&#160; </div>
<div class="line"><a name="l09475"></a><span class="lineno"><a class="line" href="group___s_c_g___peripheral___access___layer.html#gad8631924085ef8d844217e5e9a8ef167"> 9475</a></span>&#160;<span class="preprocessor">#define SCG_IRQS_ARR_COUNT                       (1u)</span></div>
<div class="line"><a name="l09476"></a><span class="lineno"> 9476</span>&#160; </div>
<div class="line"><a name="l09477"></a><span class="lineno"><a class="line" href="group___s_c_g___peripheral___access___layer.html#ga37109f15a4ba6d886621a159f7655fe8"> 9477</a></span>&#160;<span class="preprocessor">#define SCG_IRQS_CH_COUNT                        (1u)</span></div>
<div class="line"><a name="l09478"></a><span class="lineno"> 9478</span>&#160; </div>
<div class="line"><a name="l09479"></a><span class="lineno"><a class="line" href="group___s_c_g___peripheral___access___layer.html#ga755d173b21396930bf4f54854685568b"> 9479</a></span>&#160;<span class="preprocessor">#define SCG_IRQS                                 { SCG_CMU_LVD_LVWSCG_IRQn }</span></div>
<div class="line"><a name="l09480"></a><span class="lineno"> 9480</span>&#160; </div>
<div class="line"><a name="l09481"></a><span class="lineno"> 9481</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l09482"></a><span class="lineno"> 9482</span>&#160;<span class="comment">   -- SCG Register Masks</span></div>
<div class="line"><a name="l09483"></a><span class="lineno"> 9483</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l09484"></a><span class="lineno"> 9484</span>&#160; </div>
<div class="line"><a name="l09490"></a><span class="lineno"> 9490</span>&#160;<span class="comment">/* VERID Bit Fields */</span></div>
<div class="line"><a name="l09491"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga64ac9590180f0ef1ca664a6afbeabf4b"> 9491</a></span>&#160;<span class="preprocessor">#define SCG_VERID_VERSION_MASK                   0xFFFFFFFFu</span></div>
<div class="line"><a name="l09492"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga749bf0b02e0da07225346f9be173092c"> 9492</a></span>&#160;<span class="preprocessor">#define SCG_VERID_VERSION_SHIFT                  0u</span></div>
<div class="line"><a name="l09493"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga023488c9745e7d1c1342cc2dd406b16f"> 9493</a></span>&#160;<span class="preprocessor">#define SCG_VERID_VERSION_WIDTH                  32u</span></div>
<div class="line"><a name="l09494"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga08f07a412d5b65c24f8c69a21ac31cfc"> 9494</a></span>&#160;<span class="preprocessor">#define SCG_VERID_VERSION(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_VERID_VERSION_SHIFT))&amp;SCG_VERID_VERSION_MASK)</span></div>
<div class="line"><a name="l09495"></a><span class="lineno"> 9495</span>&#160;<span class="comment">/* PARAM Bit Fields */</span></div>
<div class="line"><a name="l09496"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga4233eb95380e0b97fe9c4f47d7c886f1"> 9496</a></span>&#160;<span class="preprocessor">#define SCG_PARAM_CLKPRES_MASK                   0xFFu</span></div>
<div class="line"><a name="l09497"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gae339b78aca93899a6b41d3369db56567"> 9497</a></span>&#160;<span class="preprocessor">#define SCG_PARAM_CLKPRES_SHIFT                  0u</span></div>
<div class="line"><a name="l09498"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gaf61feab60f2bf0bbce987fe846440a6e"> 9498</a></span>&#160;<span class="preprocessor">#define SCG_PARAM_CLKPRES_WIDTH                  8u</span></div>
<div class="line"><a name="l09499"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gaf0d6c24a19601d2b2b175a0d84568e10"> 9499</a></span>&#160;<span class="preprocessor">#define SCG_PARAM_CLKPRES(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_PARAM_CLKPRES_SHIFT))&amp;SCG_PARAM_CLKPRES_MASK)</span></div>
<div class="line"><a name="l09500"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga6750deaf799e4578afa19325bd4174e5"> 9500</a></span>&#160;<span class="preprocessor">#define SCG_PARAM_DIVPRES_MASK                   0xF8000000u</span></div>
<div class="line"><a name="l09501"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga511f0179ad65152642ac270b8d2179be"> 9501</a></span>&#160;<span class="preprocessor">#define SCG_PARAM_DIVPRES_SHIFT                  27u</span></div>
<div class="line"><a name="l09502"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga59985d71326d443e5a65f70024300d60"> 9502</a></span>&#160;<span class="preprocessor">#define SCG_PARAM_DIVPRES_WIDTH                  5u</span></div>
<div class="line"><a name="l09503"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga963a5209001c6a4af45f866150857e18"> 9503</a></span>&#160;<span class="preprocessor">#define SCG_PARAM_DIVPRES(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_PARAM_DIVPRES_SHIFT))&amp;SCG_PARAM_DIVPRES_MASK)</span></div>
<div class="line"><a name="l09504"></a><span class="lineno"> 9504</span>&#160;<span class="comment">/* CSR Bit Fields */</span></div>
<div class="line"><a name="l09505"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gaf9a48722d8069db8c50773eeded6a6d4"> 9505</a></span>&#160;<span class="preprocessor">#define SCG_CSR_DIVSLOW_MASK                     0xFu</span></div>
<div class="line"><a name="l09506"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gaf76d315bd3a83db4e02fa097760c2549"> 9506</a></span>&#160;<span class="preprocessor">#define SCG_CSR_DIVSLOW_SHIFT                    0u</span></div>
<div class="line"><a name="l09507"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga5e8280d2f389d664fbbfd3a7edbe048f"> 9507</a></span>&#160;<span class="preprocessor">#define SCG_CSR_DIVSLOW_WIDTH                    4u</span></div>
<div class="line"><a name="l09508"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga3ee6629e9b66fd713a52d92c3080f834"> 9508</a></span>&#160;<span class="preprocessor">#define SCG_CSR_DIVSLOW(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_CSR_DIVSLOW_SHIFT))&amp;SCG_CSR_DIVSLOW_MASK)</span></div>
<div class="line"><a name="l09509"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga23b8c13e57d5735f08fb50b154c3d4a1"> 9509</a></span>&#160;<span class="preprocessor">#define SCG_CSR_DIVBUS_MASK                      0xF0u</span></div>
<div class="line"><a name="l09510"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga30c463ce408ecaebf25845a4048f0880"> 9510</a></span>&#160;<span class="preprocessor">#define SCG_CSR_DIVBUS_SHIFT                     4u</span></div>
<div class="line"><a name="l09511"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga5752a9b94bf90a9319acd6b7dd8f4a15"> 9511</a></span>&#160;<span class="preprocessor">#define SCG_CSR_DIVBUS_WIDTH                     4u</span></div>
<div class="line"><a name="l09512"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga0a01f58164a54b690ffc602bab8de167"> 9512</a></span>&#160;<span class="preprocessor">#define SCG_CSR_DIVBUS(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_CSR_DIVBUS_SHIFT))&amp;SCG_CSR_DIVBUS_MASK)</span></div>
<div class="line"><a name="l09513"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gae23fe17a019894140db1821b1e74e879"> 9513</a></span>&#160;<span class="preprocessor">#define SCG_CSR_DIVCORE_MASK                     0xF0000u</span></div>
<div class="line"><a name="l09514"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga0a0775d47a5874a13e25c0402caacf81"> 9514</a></span>&#160;<span class="preprocessor">#define SCG_CSR_DIVCORE_SHIFT                    16u</span></div>
<div class="line"><a name="l09515"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gaae4a1fef4612f7ad65f8ec46ced37321"> 9515</a></span>&#160;<span class="preprocessor">#define SCG_CSR_DIVCORE_WIDTH                    4u</span></div>
<div class="line"><a name="l09516"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gaf1bac352893c181fef226eba57813354"> 9516</a></span>&#160;<span class="preprocessor">#define SCG_CSR_DIVCORE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_CSR_DIVCORE_SHIFT))&amp;SCG_CSR_DIVCORE_MASK)</span></div>
<div class="line"><a name="l09517"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga40847fcec9342f299b8d83fb7e59c164"> 9517</a></span>&#160;<span class="preprocessor">#define SCG_CSR_SCS_MASK                         0xF000000u</span></div>
<div class="line"><a name="l09518"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga920b77a6e8f7f0101e9ac76a7a3fe27c"> 9518</a></span>&#160;<span class="preprocessor">#define SCG_CSR_SCS_SHIFT                        24u</span></div>
<div class="line"><a name="l09519"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga600e8128d01f0daba668fd7d695819ee"> 9519</a></span>&#160;<span class="preprocessor">#define SCG_CSR_SCS_WIDTH                        4u</span></div>
<div class="line"><a name="l09520"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga340149bb4ff425e5a55fd2a1261365ec"> 9520</a></span>&#160;<span class="preprocessor">#define SCG_CSR_SCS(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_CSR_SCS_SHIFT))&amp;SCG_CSR_SCS_MASK)</span></div>
<div class="line"><a name="l09521"></a><span class="lineno"> 9521</span>&#160;<span class="comment">/* RCCR Bit Fields */</span></div>
<div class="line"><a name="l09522"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga5a5cc7185ba6857b822e0130a544fc7a"> 9522</a></span>&#160;<span class="preprocessor">#define SCG_RCCR_DIVSLOW_MASK                    0xFu</span></div>
<div class="line"><a name="l09523"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga9c03e8c6e95f989147a88a7a9337efc2"> 9523</a></span>&#160;<span class="preprocessor">#define SCG_RCCR_DIVSLOW_SHIFT                   0u</span></div>
<div class="line"><a name="l09524"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga0647300ef934b4611da249e6cada4f8c"> 9524</a></span>&#160;<span class="preprocessor">#define SCG_RCCR_DIVSLOW_WIDTH                   4u</span></div>
<div class="line"><a name="l09525"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga914e6df37e8df9223b81043dba41d8ef"> 9525</a></span>&#160;<span class="preprocessor">#define SCG_RCCR_DIVSLOW(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_RCCR_DIVSLOW_SHIFT))&amp;SCG_RCCR_DIVSLOW_MASK)</span></div>
<div class="line"><a name="l09526"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga598fda98844fc2c370b6a297ac40ce28"> 9526</a></span>&#160;<span class="preprocessor">#define SCG_RCCR_DIVBUS_MASK                     0xF0u</span></div>
<div class="line"><a name="l09527"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga4b2635447b673433c5e8b2977cf2184d"> 9527</a></span>&#160;<span class="preprocessor">#define SCG_RCCR_DIVBUS_SHIFT                    4u</span></div>
<div class="line"><a name="l09528"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga974341c3da034740f92600659ffc6bfe"> 9528</a></span>&#160;<span class="preprocessor">#define SCG_RCCR_DIVBUS_WIDTH                    4u</span></div>
<div class="line"><a name="l09529"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga7d2fc50a72c8e5806b0514c5f83cf009"> 9529</a></span>&#160;<span class="preprocessor">#define SCG_RCCR_DIVBUS(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_RCCR_DIVBUS_SHIFT))&amp;SCG_RCCR_DIVBUS_MASK)</span></div>
<div class="line"><a name="l09530"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga0f220e9ba54c232b96215b07a9c47b23"> 9530</a></span>&#160;<span class="preprocessor">#define SCG_RCCR_DIVCORE_MASK                    0xF0000u</span></div>
<div class="line"><a name="l09531"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gab354e7c329075a4e2440457543ca5a55"> 9531</a></span>&#160;<span class="preprocessor">#define SCG_RCCR_DIVCORE_SHIFT                   16u</span></div>
<div class="line"><a name="l09532"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga962b87d185dac154f77879a0bc299ac4"> 9532</a></span>&#160;<span class="preprocessor">#define SCG_RCCR_DIVCORE_WIDTH                   4u</span></div>
<div class="line"><a name="l09533"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga64b6c85704cafb03e183e476b078145e"> 9533</a></span>&#160;<span class="preprocessor">#define SCG_RCCR_DIVCORE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_RCCR_DIVCORE_SHIFT))&amp;SCG_RCCR_DIVCORE_MASK)</span></div>
<div class="line"><a name="l09534"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga355f4b03c7196642c14dd2c9567879ac"> 9534</a></span>&#160;<span class="preprocessor">#define SCG_RCCR_SCS_MASK                        0xF000000u</span></div>
<div class="line"><a name="l09535"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gaadd491a7d7e4325724344921b9dffac3"> 9535</a></span>&#160;<span class="preprocessor">#define SCG_RCCR_SCS_SHIFT                       24u</span></div>
<div class="line"><a name="l09536"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga8ddfe215fd32a57492d8c98a09a76272"> 9536</a></span>&#160;<span class="preprocessor">#define SCG_RCCR_SCS_WIDTH                       4u</span></div>
<div class="line"><a name="l09537"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gaabb85f05d0caa843ae4ae4f4e824d715"> 9537</a></span>&#160;<span class="preprocessor">#define SCG_RCCR_SCS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_RCCR_SCS_SHIFT))&amp;SCG_RCCR_SCS_MASK)</span></div>
<div class="line"><a name="l09538"></a><span class="lineno"> 9538</span>&#160;<span class="comment">/* VCCR Bit Fields */</span></div>
<div class="line"><a name="l09539"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga53a4daad8406d60a9cabe62f61954d21"> 9539</a></span>&#160;<span class="preprocessor">#define SCG_VCCR_DIVSLOW_MASK                    0xFu</span></div>
<div class="line"><a name="l09540"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga83ef86f7e2380c490e4d11074d0cb18e"> 9540</a></span>&#160;<span class="preprocessor">#define SCG_VCCR_DIVSLOW_SHIFT                   0u</span></div>
<div class="line"><a name="l09541"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga4cd931c3db01d404ef09e4a202ce1f7e"> 9541</a></span>&#160;<span class="preprocessor">#define SCG_VCCR_DIVSLOW_WIDTH                   4u</span></div>
<div class="line"><a name="l09542"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gaaae31d7580b1eaa4a1b7dba6ec22da81"> 9542</a></span>&#160;<span class="preprocessor">#define SCG_VCCR_DIVSLOW(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_VCCR_DIVSLOW_SHIFT))&amp;SCG_VCCR_DIVSLOW_MASK)</span></div>
<div class="line"><a name="l09543"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga3abd603a2937d65b838c32d69aa2f2fd"> 9543</a></span>&#160;<span class="preprocessor">#define SCG_VCCR_DIVBUS_MASK                     0xF0u</span></div>
<div class="line"><a name="l09544"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga4c5dce2ef468a01af4dda459a2ba8a69"> 9544</a></span>&#160;<span class="preprocessor">#define SCG_VCCR_DIVBUS_SHIFT                    4u</span></div>
<div class="line"><a name="l09545"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga02e623aaab7ae59e2b4a1554697a3af7"> 9545</a></span>&#160;<span class="preprocessor">#define SCG_VCCR_DIVBUS_WIDTH                    4u</span></div>
<div class="line"><a name="l09546"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga3f066bd2af7a9f0a6179524d7d49a354"> 9546</a></span>&#160;<span class="preprocessor">#define SCG_VCCR_DIVBUS(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_VCCR_DIVBUS_SHIFT))&amp;SCG_VCCR_DIVBUS_MASK)</span></div>
<div class="line"><a name="l09547"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gae11798db0d85490ff690d004077a61f0"> 9547</a></span>&#160;<span class="preprocessor">#define SCG_VCCR_DIVCORE_MASK                    0xF0000u</span></div>
<div class="line"><a name="l09548"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga5336d37c92b7cb4a94449575702a7b33"> 9548</a></span>&#160;<span class="preprocessor">#define SCG_VCCR_DIVCORE_SHIFT                   16u</span></div>
<div class="line"><a name="l09549"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gaa5fd90a312b7f59abf6175dbf6e17df2"> 9549</a></span>&#160;<span class="preprocessor">#define SCG_VCCR_DIVCORE_WIDTH                   4u</span></div>
<div class="line"><a name="l09550"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga64ec221434b37aa472acb1ee572c37e1"> 9550</a></span>&#160;<span class="preprocessor">#define SCG_VCCR_DIVCORE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_VCCR_DIVCORE_SHIFT))&amp;SCG_VCCR_DIVCORE_MASK)</span></div>
<div class="line"><a name="l09551"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga3d00a764f56c95aeb7a57429600ec6b8"> 9551</a></span>&#160;<span class="preprocessor">#define SCG_VCCR_SCS_MASK                        0xF000000u</span></div>
<div class="line"><a name="l09552"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gac0019531ca67277856a620eb16a4490d"> 9552</a></span>&#160;<span class="preprocessor">#define SCG_VCCR_SCS_SHIFT                       24u</span></div>
<div class="line"><a name="l09553"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga704c25644d9345cd34ffbe288f271f26"> 9553</a></span>&#160;<span class="preprocessor">#define SCG_VCCR_SCS_WIDTH                       4u</span></div>
<div class="line"><a name="l09554"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga28742fad07c6caf57428ae63c50c9bd2"> 9554</a></span>&#160;<span class="preprocessor">#define SCG_VCCR_SCS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_VCCR_SCS_SHIFT))&amp;SCG_VCCR_SCS_MASK)</span></div>
<div class="line"><a name="l09555"></a><span class="lineno"> 9555</span>&#160;<span class="comment">/* CLKOUTCNFG Bit Fields */</span></div>
<div class="line"><a name="l09556"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gace7126642962920563b3894c7c9d924b"> 9556</a></span>&#160;<span class="preprocessor">#define SCG_CLKOUTCNFG_CLKOUTSEL_MASK            0xF000000u</span></div>
<div class="line"><a name="l09557"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gabd3d0bda6b856fc4ffc00c2a36ff5e99"> 9557</a></span>&#160;<span class="preprocessor">#define SCG_CLKOUTCNFG_CLKOUTSEL_SHIFT           24u</span></div>
<div class="line"><a name="l09558"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga090cf238b571a360e20f867859f31e89"> 9558</a></span>&#160;<span class="preprocessor">#define SCG_CLKOUTCNFG_CLKOUTSEL_WIDTH           4u</span></div>
<div class="line"><a name="l09559"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gaf41502f4e600c9e1e6f0b377e82f7135"> 9559</a></span>&#160;<span class="preprocessor">#define SCG_CLKOUTCNFG_CLKOUTSEL(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_CLKOUTCNFG_CLKOUTSEL_SHIFT))&amp;SCG_CLKOUTCNFG_CLKOUTSEL_MASK)</span></div>
<div class="line"><a name="l09560"></a><span class="lineno"> 9560</span>&#160;<span class="comment">/* SOSCCSR Bit Fields */</span></div>
<div class="line"><a name="l09561"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gad43c94dfce8039966a3ef736b17a7ea5"> 9561</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCEN_MASK                  0x1u</span></div>
<div class="line"><a name="l09562"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gad265364aef0d807da75cea9b33fc9f8b"> 9562</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCEN_SHIFT                 0u</span></div>
<div class="line"><a name="l09563"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga01a2a10934135a4de565a941fd08ca38"> 9563</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCEN_WIDTH                 1u</span></div>
<div class="line"><a name="l09564"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga5e4c72c2df35e12cfe0a186743e89da3"> 9564</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCEN(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SOSCCSR_SOSCEN_SHIFT))&amp;SCG_SOSCCSR_SOSCEN_MASK)</span></div>
<div class="line"><a name="l09565"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gab8baba8ffdec95c3c11c622cfa325c1b"> 9565</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCCM_MASK                  0x10000u</span></div>
<div class="line"><a name="l09566"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gafd39ac4fb08b2cb3eda16b16a2640602"> 9566</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCCM_SHIFT                 16u</span></div>
<div class="line"><a name="l09567"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga66afd59f0ea54f35554328d9ed50940f"> 9567</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCCM_WIDTH                 1u</span></div>
<div class="line"><a name="l09568"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gacf0ce1a156e6de04845cc6995967f623"> 9568</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCCM(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SOSCCSR_SOSCCM_SHIFT))&amp;SCG_SOSCCSR_SOSCCM_MASK)</span></div>
<div class="line"><a name="l09569"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga51291899833200fab91e50bacdf83801"> 9569</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCCMRE_MASK                0x20000u</span></div>
<div class="line"><a name="l09570"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga16002a9bb904328fb044f008aa7888a5"> 9570</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCCMRE_SHIFT               17u</span></div>
<div class="line"><a name="l09571"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gab539c1347f0d8b0885732a7d26f68aa3"> 9571</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCCMRE_WIDTH               1u</span></div>
<div class="line"><a name="l09572"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga721cd6f626d1fc1dffea442c4b09abfd"> 9572</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCCMRE(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SOSCCSR_SOSCCMRE_SHIFT))&amp;SCG_SOSCCSR_SOSCCMRE_MASK)</span></div>
<div class="line"><a name="l09573"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gab1bd4b4f03a8e47d74f157acf41180ba"> 9573</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_LK_MASK                      0x800000u</span></div>
<div class="line"><a name="l09574"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga46d8b9d9c93808e9c0ce974084dafb1c"> 9574</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_LK_SHIFT                     23u</span></div>
<div class="line"><a name="l09575"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga71d457eeb14d5980b8f26461f8ff564e"> 9575</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_LK_WIDTH                     1u</span></div>
<div class="line"><a name="l09576"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gacb40f4a1018fef1a6f2ef10b491b4a41"> 9576</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_LK(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SOSCCSR_LK_SHIFT))&amp;SCG_SOSCCSR_LK_MASK)</span></div>
<div class="line"><a name="l09577"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga1e4fa63766517862e36bdaff384136f0"> 9577</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCVLD_MASK                 0x1000000u</span></div>
<div class="line"><a name="l09578"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gab610383fc0d3d32b68283fe62f2b0817"> 9578</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCVLD_SHIFT                24u</span></div>
<div class="line"><a name="l09579"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga28439dc946e2fe2bb85e32993c359039"> 9579</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCVLD_WIDTH                1u</span></div>
<div class="line"><a name="l09580"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga8e9cae5dc053853625de24b008044855"> 9580</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCVLD(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SOSCCSR_SOSCVLD_SHIFT))&amp;SCG_SOSCCSR_SOSCVLD_MASK)</span></div>
<div class="line"><a name="l09581"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gab724366f76a067a7e6611d3aec88ef4b"> 9581</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCSEL_MASK                 0x2000000u</span></div>
<div class="line"><a name="l09582"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga86d1c50d8bfa71645c3a1123cac6a872"> 9582</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCSEL_SHIFT                25u</span></div>
<div class="line"><a name="l09583"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gad2154d4aa82080bce26643192db24c06"> 9583</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCSEL_WIDTH                1u</span></div>
<div class="line"><a name="l09584"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gae5bec2aaa0a5e5d3733c2ed96cea2992"> 9584</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCSEL(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SOSCCSR_SOSCSEL_SHIFT))&amp;SCG_SOSCCSR_SOSCSEL_MASK)</span></div>
<div class="line"><a name="l09585"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga51680b5d6abaa490beb262cf01f41450"> 9585</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCERR_MASK                 0x4000000u</span></div>
<div class="line"><a name="l09586"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga8f65fc10963b0d90c64779f104ab3764"> 9586</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCERR_SHIFT                26u</span></div>
<div class="line"><a name="l09587"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga117642bbe09ae84d37daea2a23074afb"> 9587</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCERR_WIDTH                1u</span></div>
<div class="line"><a name="l09588"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga73e4a0a38120f7ddd1c09fe17148a77c"> 9588</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCERR(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SOSCCSR_SOSCERR_SHIFT))&amp;SCG_SOSCCSR_SOSCERR_MASK)</span></div>
<div class="line"><a name="l09589"></a><span class="lineno"> 9589</span>&#160;<span class="comment">/* SOSCDIV Bit Fields */</span></div>
<div class="line"><a name="l09590"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga8b49185391bb39d3796aebeb5817685d"> 9590</a></span>&#160;<span class="preprocessor">#define SCG_SOSCDIV_SOSCDIV1_MASK                0x7u</span></div>
<div class="line"><a name="l09591"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gac9028e2fa371e7fad19f4d5d57aa5d16"> 9591</a></span>&#160;<span class="preprocessor">#define SCG_SOSCDIV_SOSCDIV1_SHIFT               0u</span></div>
<div class="line"><a name="l09592"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga08ea2fbb59e214dab67245ebc1be482a"> 9592</a></span>&#160;<span class="preprocessor">#define SCG_SOSCDIV_SOSCDIV1_WIDTH               3u</span></div>
<div class="line"><a name="l09593"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga9b15a5115429c902f8fc131763fadfd7"> 9593</a></span>&#160;<span class="preprocessor">#define SCG_SOSCDIV_SOSCDIV1(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SOSCDIV_SOSCDIV1_SHIFT))&amp;SCG_SOSCDIV_SOSCDIV1_MASK)</span></div>
<div class="line"><a name="l09594"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gad598b7f7305744a10508f66e72382ea3"> 9594</a></span>&#160;<span class="preprocessor">#define SCG_SOSCDIV_SOSCDIV2_MASK                0x700u</span></div>
<div class="line"><a name="l09595"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga73e76d6a3c56f07f362e29318c204ef3"> 9595</a></span>&#160;<span class="preprocessor">#define SCG_SOSCDIV_SOSCDIV2_SHIFT               8u</span></div>
<div class="line"><a name="l09596"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga2267d75debabc467cf96ea973efc3373"> 9596</a></span>&#160;<span class="preprocessor">#define SCG_SOSCDIV_SOSCDIV2_WIDTH               3u</span></div>
<div class="line"><a name="l09597"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga1281f81a2cfdde2edf1b1460fd3ec1fa"> 9597</a></span>&#160;<span class="preprocessor">#define SCG_SOSCDIV_SOSCDIV2(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SOSCDIV_SOSCDIV2_SHIFT))&amp;SCG_SOSCDIV_SOSCDIV2_MASK)</span></div>
<div class="line"><a name="l09598"></a><span class="lineno"> 9598</span>&#160;<span class="comment">/* SOSCCFG Bit Fields */</span></div>
<div class="line"><a name="l09599"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gacafd0c062d56dafa530627b4baa20b8e"> 9599</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCFG_EREFS_MASK                   0x4u</span></div>
<div class="line"><a name="l09600"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gad0e136950d9d99f67ee4fbb1581d71a0"> 9600</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCFG_EREFS_SHIFT                  2u</span></div>
<div class="line"><a name="l09601"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gaedf377b6155d9956f458f7f619cab5a0"> 9601</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCFG_EREFS_WIDTH                  1u</span></div>
<div class="line"><a name="l09602"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga14c0663fd12011a5753702475e114259"> 9602</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCFG_EREFS(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SOSCCFG_EREFS_SHIFT))&amp;SCG_SOSCCFG_EREFS_MASK)</span></div>
<div class="line"><a name="l09603"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gacf47fe94f041aa8518887dc436a109cd"> 9603</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCFG_HGO_MASK                     0x8u</span></div>
<div class="line"><a name="l09604"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga1809a2bd16ef8a4861f8460fca9c4f5e"> 9604</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCFG_HGO_SHIFT                    3u</span></div>
<div class="line"><a name="l09605"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gaac91ae8f8c55f9badc8036157316c107"> 9605</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCFG_HGO_WIDTH                    1u</span></div>
<div class="line"><a name="l09606"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga8186c8a9fd3e9b09c5211eb40289c280"> 9606</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCFG_HGO(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SOSCCFG_HGO_SHIFT))&amp;SCG_SOSCCFG_HGO_MASK)</span></div>
<div class="line"><a name="l09607"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga00ce4e8e6dfd327d34ba80a5d0ddd696"> 9607</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCFG_RANGE_MASK                   0x30u</span></div>
<div class="line"><a name="l09608"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga7e7aa07ad1a22b625171085a61ce8d47"> 9608</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCFG_RANGE_SHIFT                  4u</span></div>
<div class="line"><a name="l09609"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga854ac20225db6534921f44c358ca1794"> 9609</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCFG_RANGE_WIDTH                  2u</span></div>
<div class="line"><a name="l09610"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga3a6ee6cb7db0f7381c8877fb7bced8f0"> 9610</a></span>&#160;<span class="preprocessor">#define SCG_SOSCCFG_RANGE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SOSCCFG_RANGE_SHIFT))&amp;SCG_SOSCCFG_RANGE_MASK)</span></div>
<div class="line"><a name="l09611"></a><span class="lineno"> 9611</span>&#160;<span class="comment">/* SIRCCSR Bit Fields */</span></div>
<div class="line"><a name="l09612"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga518adcf70ea7aec577492d6f456dd14e"> 9612</a></span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_SIRCEN_MASK                  0x1u</span></div>
<div class="line"><a name="l09613"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gab66c554db4821c48913885f2f7e4b13c"> 9613</a></span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_SIRCEN_SHIFT                 0u</span></div>
<div class="line"><a name="l09614"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gab6040354f91ee6a48a6b64abec9b4a7a"> 9614</a></span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_SIRCEN_WIDTH                 1u</span></div>
<div class="line"><a name="l09615"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga6cb5c9e5d5d920827f8711de231aac67"> 9615</a></span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_SIRCEN(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SIRCCSR_SIRCEN_SHIFT))&amp;SCG_SIRCCSR_SIRCEN_MASK)</span></div>
<div class="line"><a name="l09616"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga80342077b04578ac1afcf9a504954ba4"> 9616</a></span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_SIRCSTEN_MASK                0x2u</span></div>
<div class="line"><a name="l09617"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gacf41271305c9c4b5aebb745f8c108db3"> 9617</a></span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_SIRCSTEN_SHIFT               1u</span></div>
<div class="line"><a name="l09618"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gad7e04fedbf2bfce382bcf8f564abdbbb"> 9618</a></span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_SIRCSTEN_WIDTH               1u</span></div>
<div class="line"><a name="l09619"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gafd1d5d091da1c5067b2cfcbcfdc4a624"> 9619</a></span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_SIRCSTEN(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SIRCCSR_SIRCSTEN_SHIFT))&amp;SCG_SIRCCSR_SIRCSTEN_MASK)</span></div>
<div class="line"><a name="l09620"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga9d101ec65eb1927ae37a34db1d767854"> 9620</a></span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_SIRCLPEN_MASK                0x4u</span></div>
<div class="line"><a name="l09621"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga9ecf5402272e8cbd7003d46426ab73be"> 9621</a></span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_SIRCLPEN_SHIFT               2u</span></div>
<div class="line"><a name="l09622"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga2327f5ffba03cd5844be7131c93f3c98"> 9622</a></span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_SIRCLPEN_WIDTH               1u</span></div>
<div class="line"><a name="l09623"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gaf95f9707ddc22e786237ec157646465b"> 9623</a></span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_SIRCLPEN(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SIRCCSR_SIRCLPEN_SHIFT))&amp;SCG_SIRCCSR_SIRCLPEN_MASK)</span></div>
<div class="line"><a name="l09624"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga85e967da035bcf8d1eb00f009a35272c"> 9624</a></span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_LK_MASK                      0x800000u</span></div>
<div class="line"><a name="l09625"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gaba02c9006119dc4e6945b4422b985b1f"> 9625</a></span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_LK_SHIFT                     23u</span></div>
<div class="line"><a name="l09626"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga2821ad34785429993654913d341c5e46"> 9626</a></span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_LK_WIDTH                     1u</span></div>
<div class="line"><a name="l09627"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gae2d23d08f99d2d63b392797e348665ed"> 9627</a></span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_LK(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SIRCCSR_LK_SHIFT))&amp;SCG_SIRCCSR_LK_MASK)</span></div>
<div class="line"><a name="l09628"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gaaf5993010e1a77fec69945857ad5965a"> 9628</a></span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_SIRCVLD_MASK                 0x1000000u</span></div>
<div class="line"><a name="l09629"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gad6600893327ab4fdb9b4a954f6081523"> 9629</a></span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_SIRCVLD_SHIFT                24u</span></div>
<div class="line"><a name="l09630"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga6bae65f93884fcb310c7d49ee487625f"> 9630</a></span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_SIRCVLD_WIDTH                1u</span></div>
<div class="line"><a name="l09631"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gaab346ade6ccb3ebe9c474f42b802f411"> 9631</a></span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_SIRCVLD(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SIRCCSR_SIRCVLD_SHIFT))&amp;SCG_SIRCCSR_SIRCVLD_MASK)</span></div>
<div class="line"><a name="l09632"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga26f72369774e1433fc303893b115ff32"> 9632</a></span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_SIRCSEL_MASK                 0x2000000u</span></div>
<div class="line"><a name="l09633"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga574090dfd79b8adc8367f4360deb8282"> 9633</a></span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_SIRCSEL_SHIFT                25u</span></div>
<div class="line"><a name="l09634"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gaa2398c841d60c506bc47c5a2aea790f0"> 9634</a></span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_SIRCSEL_WIDTH                1u</span></div>
<div class="line"><a name="l09635"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga7e97470f2f075c31a98222fc5a18b391"> 9635</a></span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_SIRCSEL(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SIRCCSR_SIRCSEL_SHIFT))&amp;SCG_SIRCCSR_SIRCSEL_MASK)</span></div>
<div class="line"><a name="l09636"></a><span class="lineno"> 9636</span>&#160;<span class="comment">/* SIRCDIV Bit Fields */</span></div>
<div class="line"><a name="l09637"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga1b58dadb98d570c05c8cda524acd9d69"> 9637</a></span>&#160;<span class="preprocessor">#define SCG_SIRCDIV_SIRCDIV1_MASK                0x7u</span></div>
<div class="line"><a name="l09638"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gac203db17cb6d2eb7c2c0c54197f6a2fa"> 9638</a></span>&#160;<span class="preprocessor">#define SCG_SIRCDIV_SIRCDIV1_SHIFT               0u</span></div>
<div class="line"><a name="l09639"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga126c1fdbf1764f9276403b9ecb2c0820"> 9639</a></span>&#160;<span class="preprocessor">#define SCG_SIRCDIV_SIRCDIV1_WIDTH               3u</span></div>
<div class="line"><a name="l09640"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga0199778cf9d4a73482ec15fcea419935"> 9640</a></span>&#160;<span class="preprocessor">#define SCG_SIRCDIV_SIRCDIV1(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SIRCDIV_SIRCDIV1_SHIFT))&amp;SCG_SIRCDIV_SIRCDIV1_MASK)</span></div>
<div class="line"><a name="l09641"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gaf09473f1151d2ae37fe12ed9f82404e4"> 9641</a></span>&#160;<span class="preprocessor">#define SCG_SIRCDIV_SIRCDIV2_MASK                0x700u</span></div>
<div class="line"><a name="l09642"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga975fa58b46731d3758592d2106008a36"> 9642</a></span>&#160;<span class="preprocessor">#define SCG_SIRCDIV_SIRCDIV2_SHIFT               8u</span></div>
<div class="line"><a name="l09643"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gae8776c409f2283b15dfcad7bc2dcefec"> 9643</a></span>&#160;<span class="preprocessor">#define SCG_SIRCDIV_SIRCDIV2_WIDTH               3u</span></div>
<div class="line"><a name="l09644"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga72cc3fe8501274f81e7588815f71d2c8"> 9644</a></span>&#160;<span class="preprocessor">#define SCG_SIRCDIV_SIRCDIV2(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SIRCDIV_SIRCDIV2_SHIFT))&amp;SCG_SIRCDIV_SIRCDIV2_MASK)</span></div>
<div class="line"><a name="l09645"></a><span class="lineno"> 9645</span>&#160;<span class="comment">/* SIRCCFG Bit Fields */</span></div>
<div class="line"><a name="l09646"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga7ee99cd2b9cb572bae7dc894baef91a2"> 9646</a></span>&#160;<span class="preprocessor">#define SCG_SIRCCFG_RANGE_MASK                   0x1u</span></div>
<div class="line"><a name="l09647"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gab2d34d6138368b3edc4a4c2a57ebf29d"> 9647</a></span>&#160;<span class="preprocessor">#define SCG_SIRCCFG_RANGE_SHIFT                  0u</span></div>
<div class="line"><a name="l09648"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga3ce24e096048cac7695eb51f8bbb6f00"> 9648</a></span>&#160;<span class="preprocessor">#define SCG_SIRCCFG_RANGE_WIDTH                  1u</span></div>
<div class="line"><a name="l09649"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga5a5a62b2575b57d2481ede9271645983"> 9649</a></span>&#160;<span class="preprocessor">#define SCG_SIRCCFG_RANGE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SIRCCFG_RANGE_SHIFT))&amp;SCG_SIRCCFG_RANGE_MASK)</span></div>
<div class="line"><a name="l09650"></a><span class="lineno"> 9650</span>&#160;<span class="comment">/* FIRCCSR Bit Fields */</span></div>
<div class="line"><a name="l09651"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gaa9a5b9dbfe3850d8fe2ef6509677835a"> 9651</a></span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_FIRCEN_MASK                  0x1u</span></div>
<div class="line"><a name="l09652"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga4f77c90be77c8a93071e695c00ebe9a3"> 9652</a></span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_FIRCEN_SHIFT                 0u</span></div>
<div class="line"><a name="l09653"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga84d86f3fe643c6116cee9f3a9570910a"> 9653</a></span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_FIRCEN_WIDTH                 1u</span></div>
<div class="line"><a name="l09654"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga96faf1478c8afd41c2664950731710f8"> 9654</a></span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_FIRCEN(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_FIRCCSR_FIRCEN_SHIFT))&amp;SCG_FIRCCSR_FIRCEN_MASK)</span></div>
<div class="line"><a name="l09655"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga53574100ebe7c5cbf263b4a960c73e7c"> 9655</a></span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_FIRCREGOFF_MASK              0x8u</span></div>
<div class="line"><a name="l09656"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga0f0e748889a14fef668aab45bfc95203"> 9656</a></span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_FIRCREGOFF_SHIFT             3u</span></div>
<div class="line"><a name="l09657"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga3d089089f80a6af996db8260f9926819"> 9657</a></span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_FIRCREGOFF_WIDTH             1u</span></div>
<div class="line"><a name="l09658"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga392047f7fe5e5709a9b089ed4661f83a"> 9658</a></span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_FIRCREGOFF(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_FIRCCSR_FIRCREGOFF_SHIFT))&amp;SCG_FIRCCSR_FIRCREGOFF_MASK)</span></div>
<div class="line"><a name="l09659"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga6eb949ce8e1faf50bfb440d670d9f325"> 9659</a></span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_LK_MASK                      0x800000u</span></div>
<div class="line"><a name="l09660"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga005620b5bad058249aca53d047a72674"> 9660</a></span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_LK_SHIFT                     23u</span></div>
<div class="line"><a name="l09661"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga6fce4a43e7d39bd0068abf5b6d4ea878"> 9661</a></span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_LK_WIDTH                     1u</span></div>
<div class="line"><a name="l09662"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga8677f500360f2e6b27ffae9e333ef83a"> 9662</a></span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_LK(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_FIRCCSR_LK_SHIFT))&amp;SCG_FIRCCSR_LK_MASK)</span></div>
<div class="line"><a name="l09663"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga22d4f04c6514151f122fc005b603f569"> 9663</a></span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_FIRCVLD_MASK                 0x1000000u</span></div>
<div class="line"><a name="l09664"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga9b38025ad6f91c5b9eabe6e78cada079"> 9664</a></span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_FIRCVLD_SHIFT                24u</span></div>
<div class="line"><a name="l09665"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga2f93f6e96f19ccfe1b99e8e8c811ac07"> 9665</a></span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_FIRCVLD_WIDTH                1u</span></div>
<div class="line"><a name="l09666"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga6a3de070566c0bd64d63c80a61841317"> 9666</a></span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_FIRCVLD(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_FIRCCSR_FIRCVLD_SHIFT))&amp;SCG_FIRCCSR_FIRCVLD_MASK)</span></div>
<div class="line"><a name="l09667"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga468922593dd6db5550baf28bb46b8998"> 9667</a></span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_FIRCSEL_MASK                 0x2000000u</span></div>
<div class="line"><a name="l09668"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga5a8009ab2386d8d7c96a3d3110d36848"> 9668</a></span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_FIRCSEL_SHIFT                25u</span></div>
<div class="line"><a name="l09669"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga75e6a46406f3239e111de150d783ff56"> 9669</a></span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_FIRCSEL_WIDTH                1u</span></div>
<div class="line"><a name="l09670"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga08d803695a897667b6896de3a20ef07b"> 9670</a></span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_FIRCSEL(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_FIRCCSR_FIRCSEL_SHIFT))&amp;SCG_FIRCCSR_FIRCSEL_MASK)</span></div>
<div class="line"><a name="l09671"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga751e1ee607f68cbcb962c8f113d815ca"> 9671</a></span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_FIRCERR_MASK                 0x4000000u</span></div>
<div class="line"><a name="l09672"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga69c50c74ac9afb6b92e075c321bd7cb1"> 9672</a></span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_FIRCERR_SHIFT                26u</span></div>
<div class="line"><a name="l09673"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga856705b2848170a0624d27a05ea76ead"> 9673</a></span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_FIRCERR_WIDTH                1u</span></div>
<div class="line"><a name="l09674"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga45cd608a4dfd356ee48e76d1ad79b60d"> 9674</a></span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_FIRCERR(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_FIRCCSR_FIRCERR_SHIFT))&amp;SCG_FIRCCSR_FIRCERR_MASK)</span></div>
<div class="line"><a name="l09675"></a><span class="lineno"> 9675</span>&#160;<span class="comment">/* FIRCDIV Bit Fields */</span></div>
<div class="line"><a name="l09676"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga20ccdc14a5494c1c0decb7d528e3f499"> 9676</a></span>&#160;<span class="preprocessor">#define SCG_FIRCDIV_FIRCDIV1_MASK                0x7u</span></div>
<div class="line"><a name="l09677"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gafb088a638d57410abf9463b3979fa941"> 9677</a></span>&#160;<span class="preprocessor">#define SCG_FIRCDIV_FIRCDIV1_SHIFT               0u</span></div>
<div class="line"><a name="l09678"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gab8b7b766ee77fdd7cad2a2262adae5ae"> 9678</a></span>&#160;<span class="preprocessor">#define SCG_FIRCDIV_FIRCDIV1_WIDTH               3u</span></div>
<div class="line"><a name="l09679"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gae788c24587b81bbe990abfdcebfdd71f"> 9679</a></span>&#160;<span class="preprocessor">#define SCG_FIRCDIV_FIRCDIV1(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_FIRCDIV_FIRCDIV1_SHIFT))&amp;SCG_FIRCDIV_FIRCDIV1_MASK)</span></div>
<div class="line"><a name="l09680"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gaae7397fb870f29005e4929c7e24ecea4"> 9680</a></span>&#160;<span class="preprocessor">#define SCG_FIRCDIV_FIRCDIV2_MASK                0x700u</span></div>
<div class="line"><a name="l09681"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga614bab8e2bce0ff8c4bc435be88ac2b7"> 9681</a></span>&#160;<span class="preprocessor">#define SCG_FIRCDIV_FIRCDIV2_SHIFT               8u</span></div>
<div class="line"><a name="l09682"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gad6e4d234f4a9038ca3e59764a1abbf25"> 9682</a></span>&#160;<span class="preprocessor">#define SCG_FIRCDIV_FIRCDIV2_WIDTH               3u</span></div>
<div class="line"><a name="l09683"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga51a73001ba1fbc24d10e399ec7511aa6"> 9683</a></span>&#160;<span class="preprocessor">#define SCG_FIRCDIV_FIRCDIV2(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_FIRCDIV_FIRCDIV2_SHIFT))&amp;SCG_FIRCDIV_FIRCDIV2_MASK)</span></div>
<div class="line"><a name="l09684"></a><span class="lineno"> 9684</span>&#160;<span class="comment">/* FIRCCFG Bit Fields */</span></div>
<div class="line"><a name="l09685"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gab9d781e4bc8434c8ca2bf504620e8e87"> 9685</a></span>&#160;<span class="preprocessor">#define SCG_FIRCCFG_RANGE_MASK                   0x3u</span></div>
<div class="line"><a name="l09686"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#ga361376ac6032d257b9cfbe21c7362c7f"> 9686</a></span>&#160;<span class="preprocessor">#define SCG_FIRCCFG_RANGE_SHIFT                  0u</span></div>
<div class="line"><a name="l09687"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gab19609fa72833fd5b4837a051939375d"> 9687</a></span>&#160;<span class="preprocessor">#define SCG_FIRCCFG_RANGE_WIDTH                  2u</span></div>
<div class="line"><a name="l09688"></a><span class="lineno"><a class="line" href="group___s_c_g___register___masks.html#gaa5c393dee4c1d6813dff8b84f6e33bef"> 9688</a></span>&#160;<span class="preprocessor">#define SCG_FIRCCFG_RANGE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_FIRCCFG_RANGE_SHIFT))&amp;SCG_FIRCCFG_RANGE_MASK)</span></div>
<div class="line"><a name="l09689"></a><span class="lineno"> 9689</span>&#160; <span class="comment">/* end of group SCG_Register_Masks */</span></div>
<div class="line"><a name="l09693"></a><span class="lineno"> 9693</span>&#160; </div>
<div class="line"><a name="l09694"></a><span class="lineno"> 9694</span>&#160; <span class="comment">/* end of group SCG_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l09698"></a><span class="lineno"> 9698</span>&#160; </div>
<div class="line"><a name="l09699"></a><span class="lineno"> 9699</span>&#160; </div>
<div class="line"><a name="l09700"></a><span class="lineno"> 9700</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l09701"></a><span class="lineno"> 9701</span>&#160;<span class="comment">   -- SIM Peripheral Access Layer</span></div>
<div class="line"><a name="l09702"></a><span class="lineno"> 9702</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l09703"></a><span class="lineno"> 9703</span>&#160; </div>
<div class="line"><a name="l09713"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html"> 9713</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l09714"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#a61eaad0f4eacdcb7a13a669225026b9e"> 9714</a></span>&#160;       uint8_t RESERVED_0[4];</div>
<div class="line"><a name="l09715"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#ad81afc51d1563fe644984d9e685dd1de"> 9715</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_i_m___type.html#ad81afc51d1563fe644984d9e685dd1de">CHIPCTL</a>;                           </div>
<div class="line"><a name="l09716"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#aa4e1685df8426a2563775fd35f50d222"> 9716</a></span>&#160;       uint8_t RESERVED_1[4];</div>
<div class="line"><a name="l09717"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#a335bf863b8f0b761b6b3bcd3c7b3b31d"> 9717</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_i_m___type.html#a335bf863b8f0b761b6b3bcd3c7b3b31d">FTMOPT0</a>;                           </div>
<div class="line"><a name="l09718"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#a50569e5f865a726a00485725bf0bced1"> 9718</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_i_m___type.html#a50569e5f865a726a00485725bf0bced1">LPOCLKS</a>;                           </div>
<div class="line"><a name="l09719"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#afbcd6dff124b3a098558c6dd58876f69"> 9719</a></span>&#160;       uint8_t RESERVED_2[4];</div>
<div class="line"><a name="l09720"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#a736d395949c24c1d1158d0e57f24fba0"> 9720</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_i_m___type.html#a736d395949c24c1d1158d0e57f24fba0">ADCOPT</a>;                            </div>
<div class="line"><a name="l09721"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#ab216e27df5e4dcb4ecc8141ccf56d4b3"> 9721</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_i_m___type.html#ab216e27df5e4dcb4ecc8141ccf56d4b3">FTMOPT1</a>;                           </div>
<div class="line"><a name="l09722"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#a9df87e18dd702d8a7fc7b5fcffe38788"> 9722</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_i_m___type.html#a9df87e18dd702d8a7fc7b5fcffe38788">MISCTRL0</a>;                          </div>
<div class="line"><a name="l09723"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#ada1141c7fe188d49a47eeeabc068dfce"> 9723</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_s_i_m___type.html#ada1141c7fe188d49a47eeeabc068dfce">SDID</a>;                              </div>
<div class="line"><a name="l09724"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#ad41b561942ecc130674c937d64496557"> 9724</a></span>&#160;       uint8_t RESERVED_3[24];</div>
<div class="line"><a name="l09725"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#a0a547402671786f3b99c6d0989d1580a"> 9725</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_i_m___type.html#a0a547402671786f3b99c6d0989d1580a">PLATCGC</a>;                           </div>
<div class="line"><a name="l09726"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#ab933dcd58fed3357e18d914a7d3a8ce2"> 9726</a></span>&#160;       uint8_t RESERVED_4[8];</div>
<div class="line"><a name="l09727"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#ad08521bc1b834684ec167d3df1ca795d"> 9727</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_i_m___type.html#ad08521bc1b834684ec167d3df1ca795d">FCFG1</a>;                             </div>
<div class="line"><a name="l09728"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#ac450afe038467a6ef05b78fd23483ecc"> 9728</a></span>&#160;       uint8_t RESERVED_5[4];</div>
<div class="line"><a name="l09729"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#a1909475cfbad89255bfce0b2b8f426c8"> 9729</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_s_i_m___type.html#a1909475cfbad89255bfce0b2b8f426c8">UIDH</a>;                              </div>
<div class="line"><a name="l09730"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#a3673a8cdd4cf80d15491e56214ee3124"> 9730</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_s_i_m___type.html#a3673a8cdd4cf80d15491e56214ee3124">UIDMH</a>;                             </div>
<div class="line"><a name="l09731"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#a1995ae7c6cbcede0825d67e2fc3505ca"> 9731</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_s_i_m___type.html#a1995ae7c6cbcede0825d67e2fc3505ca">UIDML</a>;                             </div>
<div class="line"><a name="l09732"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#a7e55725c1aeddef811d669f56c978529"> 9732</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_s_i_m___type.html#a7e55725c1aeddef811d669f56c978529">UIDL</a>;                              </div>
<div class="line"><a name="l09733"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#aa87869467d572ac793c73755363cfc7b"> 9733</a></span>&#160;       uint8_t RESERVED_6[4];</div>
<div class="line"><a name="l09734"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#aa7fc2b0e2fdb0ad6dd27d47e6c14f889"> 9734</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_i_m___type.html#aa7fc2b0e2fdb0ad6dd27d47e6c14f889">CLKDIV4</a>;                           </div>
<div class="line"><a name="l09735"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#a97c5534695321d8733953534d7e1ac41"> 9735</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_i_m___type.html#a97c5534695321d8733953534d7e1ac41">MISCTRL1</a>;                          </div>
<div class="line"><a name="l09736"></a><span class="lineno"> 9736</span>&#160;} <a class="code" href="struct_s_i_m___type.html">SIM_Type</a>, *<a class="code" href="group___s_i_m___peripheral___access___layer.html#ga6b1611de1c2f6ea4b04ac7475d128850">SIM_MemMapPtr</a>;</div>
<div class="line"><a name="l09737"></a><span class="lineno"> 9737</span>&#160; </div>
<div class="line"><a name="l09739"></a><span class="lineno"><a class="line" href="group___s_i_m___peripheral___access___layer.html#gac19eb52a6abc43fbf4a6883351cde6c1"> 9739</a></span>&#160;<span class="preprocessor">#define SIM_INSTANCE_COUNT                       (1u)</span></div>
<div class="line"><a name="l09740"></a><span class="lineno"> 9740</span>&#160; </div>
<div class="line"><a name="l09741"></a><span class="lineno"> 9741</span>&#160; </div>
<div class="line"><a name="l09742"></a><span class="lineno"> 9742</span>&#160;<span class="comment">/* SIM - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l09744"></a><span class="lineno"><a class="line" href="group___s_i_m___peripheral___access___layer.html#gace1d6947a3e5c9530f00f8c22adcd700"> 9744</a></span>&#160;<span class="preprocessor">#define SIM_BASE                                 (0x40048000u)</span></div>
<div class="line"><a name="l09745"></a><span class="lineno"> 9745</span>&#160; </div>
<div class="line"><a name="l09746"></a><span class="lineno"><a class="line" href="group___s_i_m___peripheral___access___layer.html#ga3dd2f4c4bfb41778902b4b5350143d9e"> 9746</a></span>&#160;<span class="preprocessor">#define SIM                                      ((SIM_Type *)SIM_BASE)</span></div>
<div class="line"><a name="l09747"></a><span class="lineno"> 9747</span>&#160; </div>
<div class="line"><a name="l09748"></a><span class="lineno"><a class="line" href="group___s_i_m___peripheral___access___layer.html#gad0dfdd9f125421e6e0387da3fce02a5d"> 9748</a></span>&#160;<span class="preprocessor">#define SIM_BASE_ADDRS                           { SIM_BASE }</span></div>
<div class="line"><a name="l09749"></a><span class="lineno"> 9749</span>&#160; </div>
<div class="line"><a name="l09750"></a><span class="lineno"><a class="line" href="group___s_i_m___peripheral___access___layer.html#ga2fd213a3b9fc7d761ab0cdeb74c34f91"> 9750</a></span>&#160;<span class="preprocessor">#define SIM_BASE_PTRS                            { SIM }</span></div>
<div class="line"><a name="l09751"></a><span class="lineno"> 9751</span>&#160; </div>
<div class="line"><a name="l09752"></a><span class="lineno"> 9752</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l09753"></a><span class="lineno"> 9753</span>&#160;<span class="comment">   -- SIM Register Masks</span></div>
<div class="line"><a name="l09754"></a><span class="lineno"> 9754</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l09755"></a><span class="lineno"> 9755</span>&#160; </div>
<div class="line"><a name="l09761"></a><span class="lineno"> 9761</span>&#160;<span class="comment">/* CHIPCTL Bit Fields */</span></div>
<div class="line"><a name="l09762"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gade5df8ef3a673e53efbf6262c1e01673"> 9762</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_ADC_INTERLEAVE_EN_MASK       0xFu</span></div>
<div class="line"><a name="l09763"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gadc4dbd371d52a1f2d06e350a660bf416"> 9763</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_ADC_INTERLEAVE_EN_SHIFT      0u</span></div>
<div class="line"><a name="l09764"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga366938a901b3a2cd8419a8c4e0b36ae0"> 9764</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_ADC_INTERLEAVE_EN_WIDTH      4u</span></div>
<div class="line"><a name="l09765"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga77d61978dd93c21a1493a3ad712fc3d6"> 9765</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_ADC_INTERLEAVE_EN(x)         (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CHIPCTL_ADC_INTERLEAVE_EN_SHIFT))&amp;SIM_CHIPCTL_ADC_INTERLEAVE_EN_MASK)</span></div>
<div class="line"><a name="l09766"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga2da18c1f63ee6e8db4e44fe2b4ae0bc8"> 9766</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_CLKOUTSEL_MASK               0xF0u</span></div>
<div class="line"><a name="l09767"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga7d7a2c5c45e629733d12426661a9e245"> 9767</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_CLKOUTSEL_SHIFT              4u</span></div>
<div class="line"><a name="l09768"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga815b2c992c459e6a6826640ccc693f7b"> 9768</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_CLKOUTSEL_WIDTH              4u</span></div>
<div class="line"><a name="l09769"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad6e4efc6a744bceab0a418b005c31824"> 9769</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_CLKOUTSEL(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CHIPCTL_CLKOUTSEL_SHIFT))&amp;SIM_CHIPCTL_CLKOUTSEL_MASK)</span></div>
<div class="line"><a name="l09770"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6919d7f62588ed8f29f41d33e3d0a615"> 9770</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_CLKOUTDIV_MASK               0x700u</span></div>
<div class="line"><a name="l09771"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8da768a01a7c27de1cd9af5928298312"> 9771</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_CLKOUTDIV_SHIFT              8u</span></div>
<div class="line"><a name="l09772"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga2b2c455cd6e67944e19b1ac1694d73b9"> 9772</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_CLKOUTDIV_WIDTH              3u</span></div>
<div class="line"><a name="l09773"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga2f14ba16f9506145dc52cba9a9d8a08f"> 9773</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_CLKOUTDIV(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CHIPCTL_CLKOUTDIV_SHIFT))&amp;SIM_CHIPCTL_CLKOUTDIV_MASK)</span></div>
<div class="line"><a name="l09774"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga08fb51fb4ee1f0e7dbed358cfe73cc78"> 9774</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_CLKOUTEN_MASK                0x800u</span></div>
<div class="line"><a name="l09775"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6f86814fe3a709c44611bc0016979add"> 9775</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_CLKOUTEN_SHIFT               11u</span></div>
<div class="line"><a name="l09776"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga924ea80e1c199d40b0ca6ac61c307754"> 9776</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_CLKOUTEN_WIDTH               1u</span></div>
<div class="line"><a name="l09777"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6a5efc20b34f67727a74a6e97945ac95"> 9777</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_CLKOUTEN(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CHIPCTL_CLKOUTEN_SHIFT))&amp;SIM_CHIPCTL_CLKOUTEN_MASK)</span></div>
<div class="line"><a name="l09778"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad4a37f80b3719405a7fedbf1334313b5"> 9778</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_TRACECLK_SEL_MASK            0x1000u</span></div>
<div class="line"><a name="l09779"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa2abeb48de7ac7994beb9f33764c8f4e"> 9779</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_TRACECLK_SEL_SHIFT           12u</span></div>
<div class="line"><a name="l09780"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gacfbb494782ef875792a29bfd06074b10"> 9780</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_TRACECLK_SEL_WIDTH           1u</span></div>
<div class="line"><a name="l09781"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf341a9b17ddf9c51a462de5909eed044"> 9781</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_TRACECLK_SEL(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CHIPCTL_TRACECLK_SEL_SHIFT))&amp;SIM_CHIPCTL_TRACECLK_SEL_MASK)</span></div>
<div class="line"><a name="l09782"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6f02fe2edde004bc1700cefb010b2dde"> 9782</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_PDB_BB_SEL_MASK              0x2000u</span></div>
<div class="line"><a name="l09783"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga57785c044f7b99b66e67c2adb62a493c"> 9783</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_PDB_BB_SEL_SHIFT             13u</span></div>
<div class="line"><a name="l09784"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad5299eb9ec96676a1a7fc4fa1365b1fd"> 9784</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_PDB_BB_SEL_WIDTH             1u</span></div>
<div class="line"><a name="l09785"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga3034e90ab6c5f3d1e6e8070aa8a12457"> 9785</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_PDB_BB_SEL(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CHIPCTL_PDB_BB_SEL_SHIFT))&amp;SIM_CHIPCTL_PDB_BB_SEL_MASK)</span></div>
<div class="line"><a name="l09786"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga3a613db3870e1617f7b56d97d2c47df7"> 9786</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_ADC_SUPPLY_MASK              0x70000u</span></div>
<div class="line"><a name="l09787"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab4aa0e15f3d573c8c32335f2df3e9ca9"> 9787</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_ADC_SUPPLY_SHIFT             16u</span></div>
<div class="line"><a name="l09788"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga89db898e8bd068f6bd25b0353dc9cbae"> 9788</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_ADC_SUPPLY_WIDTH             3u</span></div>
<div class="line"><a name="l09789"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga17e031054a1785de477eadaf3e56777e"> 9789</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_ADC_SUPPLY(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CHIPCTL_ADC_SUPPLY_SHIFT))&amp;SIM_CHIPCTL_ADC_SUPPLY_MASK)</span></div>
<div class="line"><a name="l09790"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaac6c1cefe80916ab14c2641686924c7b"> 9790</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_ADC_SUPPLYEN_MASK            0x80000u</span></div>
<div class="line"><a name="l09791"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga462c3dab94fb9577e82a21d87c542178"> 9791</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_ADC_SUPPLYEN_SHIFT           19u</span></div>
<div class="line"><a name="l09792"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8eafdd75a2bdc41f649aee791957bf72"> 9792</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_ADC_SUPPLYEN_WIDTH           1u</span></div>
<div class="line"><a name="l09793"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga38079ae91f7d3b13cd7e57abd390e9c4"> 9793</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_ADC_SUPPLYEN(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CHIPCTL_ADC_SUPPLYEN_SHIFT))&amp;SIM_CHIPCTL_ADC_SUPPLYEN_MASK)</span></div>
<div class="line"><a name="l09794"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf5c477d4c9b2cd844fba8b083a4b0be0"> 9794</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_SRAMU_RETEN_MASK             0x100000u</span></div>
<div class="line"><a name="l09795"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga003999c9b06f9785a5fb203a55cb629d"> 9795</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_SRAMU_RETEN_SHIFT            20u</span></div>
<div class="line"><a name="l09796"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac76ee26b9dad52952cd865f870661ddc"> 9796</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_SRAMU_RETEN_WIDTH            1u</span></div>
<div class="line"><a name="l09797"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab6fd8047d7c09d68b3c38e9f32714eac"> 9797</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_SRAMU_RETEN(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CHIPCTL_SRAMU_RETEN_SHIFT))&amp;SIM_CHIPCTL_SRAMU_RETEN_MASK)</span></div>
<div class="line"><a name="l09798"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga51e78a006b59770a747e57e6dfe0e724"> 9798</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_SRAML_RETEN_MASK             0x200000u</span></div>
<div class="line"><a name="l09799"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga269bb257afe2265ff55a245eac0f8784"> 9799</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_SRAML_RETEN_SHIFT            21u</span></div>
<div class="line"><a name="l09800"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf3501ce0ebe23928af38d8e59fe01971"> 9800</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_SRAML_RETEN_WIDTH            1u</span></div>
<div class="line"><a name="l09801"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga1df3ea0b0f6703836e02c8bca2920c22"> 9801</a></span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_SRAML_RETEN(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CHIPCTL_SRAML_RETEN_SHIFT))&amp;SIM_CHIPCTL_SRAML_RETEN_MASK)</span></div>
<div class="line"><a name="l09802"></a><span class="lineno"> 9802</span>&#160;<span class="comment">/* FTMOPT0 Bit Fields */</span></div>
<div class="line"><a name="l09803"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab2a3b18034e4084ff84036d77fc07706"> 9803</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM0FLTxSEL_MASK             0x7u</span></div>
<div class="line"><a name="l09804"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga3af8f3e29652d232a1ee9b9b2bd31924"> 9804</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM0FLTxSEL_SHIFT            0u</span></div>
<div class="line"><a name="l09805"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga331a5758e2b9e283b43767d0b9204e6a"> 9805</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM0FLTxSEL_WIDTH            3u</span></div>
<div class="line"><a name="l09806"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga3898025d5ba8c1073b6e807869b74a85"> 9806</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM0FLTxSEL(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FTMOPT0_FTM0FLTxSEL_SHIFT))&amp;SIM_FTMOPT0_FTM0FLTxSEL_MASK)</span></div>
<div class="line"><a name="l09807"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gabaecf9f98298143044e37fbed4afd6e3"> 9807</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM1FLTxSEL_MASK             0x70u</span></div>
<div class="line"><a name="l09808"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac73b9c6661dc38d25e64285740bb72ef"> 9808</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM1FLTxSEL_SHIFT            4u</span></div>
<div class="line"><a name="l09809"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga05b256b3063efde2f4abe342c6e4478f"> 9809</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM1FLTxSEL_WIDTH            3u</span></div>
<div class="line"><a name="l09810"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga12e7998bdb62413236ca3e5b67ac4107"> 9810</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM1FLTxSEL(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FTMOPT0_FTM1FLTxSEL_SHIFT))&amp;SIM_FTMOPT0_FTM1FLTxSEL_MASK)</span></div>
<div class="line"><a name="l09811"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad0ae744ba337caa4c3f3fc26761deb41"> 9811</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM2FLTxSEL_MASK             0x700u</span></div>
<div class="line"><a name="l09812"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga031b92c52e7b1a6bba5dce80e453ce2a"> 9812</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM2FLTxSEL_SHIFT            8u</span></div>
<div class="line"><a name="l09813"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab0e96f4a2a81386de0dca4ce63e538f2"> 9813</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM2FLTxSEL_WIDTH            3u</span></div>
<div class="line"><a name="l09814"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaea83979ef5bdb7f1bb4d7792f40778bf"> 9814</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM2FLTxSEL(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FTMOPT0_FTM2FLTxSEL_SHIFT))&amp;SIM_FTMOPT0_FTM2FLTxSEL_MASK)</span></div>
<div class="line"><a name="l09815"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac7b33f03a530a352f559712ef7fa4feb"> 9815</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM3FLTxSEL_MASK             0x7000u</span></div>
<div class="line"><a name="l09816"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga05eb4e31eca2b503d2ac1e135744fbcc"> 9816</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM3FLTxSEL_SHIFT            12u</span></div>
<div class="line"><a name="l09817"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gae4281e4159d4b7c5b319032af1804d4b"> 9817</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM3FLTxSEL_WIDTH            3u</span></div>
<div class="line"><a name="l09818"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga870802dc409bc080159cbad86f2532eb"> 9818</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM3FLTxSEL(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FTMOPT0_FTM3FLTxSEL_SHIFT))&amp;SIM_FTMOPT0_FTM3FLTxSEL_MASK)</span></div>
<div class="line"><a name="l09819"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac5a7b49550cdb11e35218891c1a2e4e2"> 9819</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM0CLKSEL_MASK              0x3000000u</span></div>
<div class="line"><a name="l09820"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga82ee55a36a7691d0633efd4fd19a8ca8"> 9820</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM0CLKSEL_SHIFT             24u</span></div>
<div class="line"><a name="l09821"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaad67cf0dbe4b5ccfca31105c2800bbf1"> 9821</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM0CLKSEL_WIDTH             2u</span></div>
<div class="line"><a name="l09822"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga81e884678b09a488984a8b13fd0522af"> 9822</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM0CLKSEL(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FTMOPT0_FTM0CLKSEL_SHIFT))&amp;SIM_FTMOPT0_FTM0CLKSEL_MASK)</span></div>
<div class="line"><a name="l09823"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8386dce565d7b5d91eec51d0099d4204"> 9823</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM1CLKSEL_MASK              0xC000000u</span></div>
<div class="line"><a name="l09824"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga120459a1f36251dbec7f5035e9596d96"> 9824</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM1CLKSEL_SHIFT             26u</span></div>
<div class="line"><a name="l09825"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6a1c9daf303b0c912bd8f88280b52e50"> 9825</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM1CLKSEL_WIDTH             2u</span></div>
<div class="line"><a name="l09826"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga4fe5844fb9ec1cc5549819c85b9982c8"> 9826</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM1CLKSEL(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FTMOPT0_FTM1CLKSEL_SHIFT))&amp;SIM_FTMOPT0_FTM1CLKSEL_MASK)</span></div>
<div class="line"><a name="l09827"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga0ae02a9c90618041261db93e7fa7f6d0"> 9827</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM2CLKSEL_MASK              0x30000000u</span></div>
<div class="line"><a name="l09828"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6e8606de2c9f37025305f6682e82be2c"> 9828</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM2CLKSEL_SHIFT             28u</span></div>
<div class="line"><a name="l09829"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa4823c8fc78b166b047d8384ce2a82d6"> 9829</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM2CLKSEL_WIDTH             2u</span></div>
<div class="line"><a name="l09830"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga18a7eb2f3c836920f2b3ddb174189418"> 9830</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM2CLKSEL(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FTMOPT0_FTM2CLKSEL_SHIFT))&amp;SIM_FTMOPT0_FTM2CLKSEL_MASK)</span></div>
<div class="line"><a name="l09831"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6819450e15a4cab528ec3561fc5ccd55"> 9831</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM3CLKSEL_MASK              0xC0000000u</span></div>
<div class="line"><a name="l09832"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga02df2f22230569d26d272dabcccc6ce8"> 9832</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM3CLKSEL_SHIFT             30u</span></div>
<div class="line"><a name="l09833"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga918baa10cba7aef995566859011f7142"> 9833</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM3CLKSEL_WIDTH             2u</span></div>
<div class="line"><a name="l09834"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8d5b57d0c6d3c15b199e3992be87f6e5"> 9834</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM3CLKSEL(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FTMOPT0_FTM3CLKSEL_SHIFT))&amp;SIM_FTMOPT0_FTM3CLKSEL_MASK)</span></div>
<div class="line"><a name="l09835"></a><span class="lineno"> 9835</span>&#160;<span class="comment">/* LPOCLKS Bit Fields */</span></div>
<div class="line"><a name="l09836"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga22e1df895089adf045d47c25482ca09c"> 9836</a></span>&#160;<span class="preprocessor">#define SIM_LPOCLKS_LPO1KCLKEN_MASK              0x1u</span></div>
<div class="line"><a name="l09837"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gabbd321f24356f0146daa3ebb24493c6f"> 9837</a></span>&#160;<span class="preprocessor">#define SIM_LPOCLKS_LPO1KCLKEN_SHIFT             0u</span></div>
<div class="line"><a name="l09838"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaacd059cdc9cfd090b88adc3e09c19e5e"> 9838</a></span>&#160;<span class="preprocessor">#define SIM_LPOCLKS_LPO1KCLKEN_WIDTH             1u</span></div>
<div class="line"><a name="l09839"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaac983566bf9c7626232dd74c910dbc44"> 9839</a></span>&#160;<span class="preprocessor">#define SIM_LPOCLKS_LPO1KCLKEN(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_LPOCLKS_LPO1KCLKEN_SHIFT))&amp;SIM_LPOCLKS_LPO1KCLKEN_MASK)</span></div>
<div class="line"><a name="l09840"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga52651bc9f911fed7651fc5bd15192acd"> 9840</a></span>&#160;<span class="preprocessor">#define SIM_LPOCLKS_LPO32KCLKEN_MASK             0x2u</span></div>
<div class="line"><a name="l09841"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga0e90f48005d82e584ebf3eee9e212908"> 9841</a></span>&#160;<span class="preprocessor">#define SIM_LPOCLKS_LPO32KCLKEN_SHIFT            1u</span></div>
<div class="line"><a name="l09842"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga4b790a7304da33560fce09c29cbc379b"> 9842</a></span>&#160;<span class="preprocessor">#define SIM_LPOCLKS_LPO32KCLKEN_WIDTH            1u</span></div>
<div class="line"><a name="l09843"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf251ffffae18456964c726bb51de97bb"> 9843</a></span>&#160;<span class="preprocessor">#define SIM_LPOCLKS_LPO32KCLKEN(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_LPOCLKS_LPO32KCLKEN_SHIFT))&amp;SIM_LPOCLKS_LPO32KCLKEN_MASK)</span></div>
<div class="line"><a name="l09844"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga4d29ce93a8cfb25b4ee88c44cecb14c6"> 9844</a></span>&#160;<span class="preprocessor">#define SIM_LPOCLKS_LPOCLKSEL_MASK               0xCu</span></div>
<div class="line"><a name="l09845"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab35311c190bcee3f0c48fcd34341fd70"> 9845</a></span>&#160;<span class="preprocessor">#define SIM_LPOCLKS_LPOCLKSEL_SHIFT              2u</span></div>
<div class="line"><a name="l09846"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gafe6658982aab46e42c7ef6cdbd68c60c"> 9846</a></span>&#160;<span class="preprocessor">#define SIM_LPOCLKS_LPOCLKSEL_WIDTH              2u</span></div>
<div class="line"><a name="l09847"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga7e9b8af779c7d77475daeef7d5f3d44d"> 9847</a></span>&#160;<span class="preprocessor">#define SIM_LPOCLKS_LPOCLKSEL(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_LPOCLKS_LPOCLKSEL_SHIFT))&amp;SIM_LPOCLKS_LPOCLKSEL_MASK)</span></div>
<div class="line"><a name="l09848"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga43d135cfe2877ea86e29911928a052b4"> 9848</a></span>&#160;<span class="preprocessor">#define SIM_LPOCLKS_RTCCLKSEL_MASK               0x30u</span></div>
<div class="line"><a name="l09849"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga3f1263ec8bb3ec67b838ce69a2db7faf"> 9849</a></span>&#160;<span class="preprocessor">#define SIM_LPOCLKS_RTCCLKSEL_SHIFT              4u</span></div>
<div class="line"><a name="l09850"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga97c943c02b133f438f9f62698f7fc12b"> 9850</a></span>&#160;<span class="preprocessor">#define SIM_LPOCLKS_RTCCLKSEL_WIDTH              2u</span></div>
<div class="line"><a name="l09851"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga3e59cfeaedf6a32a21808e63a9624603"> 9851</a></span>&#160;<span class="preprocessor">#define SIM_LPOCLKS_RTCCLKSEL(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_LPOCLKS_RTCCLKSEL_SHIFT))&amp;SIM_LPOCLKS_RTCCLKSEL_MASK)</span></div>
<div class="line"><a name="l09852"></a><span class="lineno"> 9852</span>&#160;<span class="comment">/* ADCOPT Bit Fields */</span></div>
<div class="line"><a name="l09853"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga39eb75a7fa9297916d18fede8a495880"> 9853</a></span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC0TRGSEL_MASK               0x1u</span></div>
<div class="line"><a name="l09854"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gacc496d3b841ee15ef6eb7c438b30f231"> 9854</a></span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC0TRGSEL_SHIFT              0u</span></div>
<div class="line"><a name="l09855"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga7404440b3b52950256fa43e9abfa124a"> 9855</a></span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC0TRGSEL_WIDTH              1u</span></div>
<div class="line"><a name="l09856"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga70d67e5edfb6f3a57afa79149867ba95"> 9856</a></span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC0TRGSEL(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_ADCOPT_ADC0TRGSEL_SHIFT))&amp;SIM_ADCOPT_ADC0TRGSEL_MASK)</span></div>
<div class="line"><a name="l09857"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaeecdd49c82b9df34c997b89a15b174df"> 9857</a></span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC0SWPRETRG_MASK             0xEu</span></div>
<div class="line"><a name="l09858"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8d295d39b6fe1cf51d1453d82380f799"> 9858</a></span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC0SWPRETRG_SHIFT            1u</span></div>
<div class="line"><a name="l09859"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga3f2ad15bf234864fd5bc7ec60c74dbac"> 9859</a></span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC0SWPRETRG_WIDTH            3u</span></div>
<div class="line"><a name="l09860"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf7af5acda44a91d2e0268e8404974723"> 9860</a></span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC0SWPRETRG(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_ADCOPT_ADC0SWPRETRG_SHIFT))&amp;SIM_ADCOPT_ADC0SWPRETRG_MASK)</span></div>
<div class="line"><a name="l09861"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga86e5e1ac833a79c5d1144d536ad72ea8"> 9861</a></span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC0PRETRGSEL_MASK            0x30u</span></div>
<div class="line"><a name="l09862"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga95286bbe600b2e62f1a5a164c5cee3da"> 9862</a></span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC0PRETRGSEL_SHIFT           4u</span></div>
<div class="line"><a name="l09863"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga569a04981fe781115e194dd053ff1637"> 9863</a></span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC0PRETRGSEL_WIDTH           2u</span></div>
<div class="line"><a name="l09864"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga3a666449ba6fe9143a4eb8abf5fede50"> 9864</a></span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC0PRETRGSEL(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_ADCOPT_ADC0PRETRGSEL_SHIFT))&amp;SIM_ADCOPT_ADC0PRETRGSEL_MASK)</span></div>
<div class="line"><a name="l09865"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga3cacf792b7255a93b5d6cb20cfefce3b"> 9865</a></span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC1TRGSEL_MASK               0x100u</span></div>
<div class="line"><a name="l09866"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gae440a27f9d333f862c7585eaf6af885f"> 9866</a></span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC1TRGSEL_SHIFT              8u</span></div>
<div class="line"><a name="l09867"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga7784b374deae4d12479816accfe7d8da"> 9867</a></span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC1TRGSEL_WIDTH              1u</span></div>
<div class="line"><a name="l09868"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gade1c9e0f54ddb0dc1304356c79e2cf51"> 9868</a></span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC1TRGSEL(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_ADCOPT_ADC1TRGSEL_SHIFT))&amp;SIM_ADCOPT_ADC1TRGSEL_MASK)</span></div>
<div class="line"><a name="l09869"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga892759aab3555a3833a4af32ae01da59"> 9869</a></span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC1SWPRETRG_MASK             0xE00u</span></div>
<div class="line"><a name="l09870"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga149a7c2eb9e80dcc1fe7d04a7bcb64a6"> 9870</a></span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC1SWPRETRG_SHIFT            9u</span></div>
<div class="line"><a name="l09871"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga409ba49b61a4909ba61e5ba416516a80"> 9871</a></span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC1SWPRETRG_WIDTH            3u</span></div>
<div class="line"><a name="l09872"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga712ee0142e45f1c5bba7e8c3bd379c1a"> 9872</a></span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC1SWPRETRG(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_ADCOPT_ADC1SWPRETRG_SHIFT))&amp;SIM_ADCOPT_ADC1SWPRETRG_MASK)</span></div>
<div class="line"><a name="l09873"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac62165656617b92cf4e3650eeb592525"> 9873</a></span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC1PRETRGSEL_MASK            0x3000u</span></div>
<div class="line"><a name="l09874"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga1558f4c0c9298d41aa31c6247fdebada"> 9874</a></span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC1PRETRGSEL_SHIFT           12u</span></div>
<div class="line"><a name="l09875"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf4f4addb2574636e88451b19772ca624"> 9875</a></span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC1PRETRGSEL_WIDTH           2u</span></div>
<div class="line"><a name="l09876"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf22d9dbcb7c94110761dd8d2118cb464"> 9876</a></span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC1PRETRGSEL(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_ADCOPT_ADC1PRETRGSEL_SHIFT))&amp;SIM_ADCOPT_ADC1PRETRGSEL_MASK)</span></div>
<div class="line"><a name="l09877"></a><span class="lineno"> 9877</span>&#160;<span class="comment">/* FTMOPT1 Bit Fields */</span></div>
<div class="line"><a name="l09878"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga24ab1e6c2772862d9a8190d053c98649"> 9878</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM0SYNCBIT_MASK             0x1u</span></div>
<div class="line"><a name="l09879"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga2c02d19a080ae4d3c9b4669f835bf684"> 9879</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM0SYNCBIT_SHIFT            0u</span></div>
<div class="line"><a name="l09880"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga0199c894c0b6c3c0f56a852db0f6400e"> 9880</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM0SYNCBIT_WIDTH            1u</span></div>
<div class="line"><a name="l09881"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab469cdbf9caf05d9d42edadec414d6a8"> 9881</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM0SYNCBIT(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FTMOPT1_FTM0SYNCBIT_SHIFT))&amp;SIM_FTMOPT1_FTM0SYNCBIT_MASK)</span></div>
<div class="line"><a name="l09882"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga49991ed8cad8cfcc8314a4a4eaeae3f3"> 9882</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM1SYNCBIT_MASK             0x2u</span></div>
<div class="line"><a name="l09883"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga00cbeb9edf24de4bfc601b93ec3add7b"> 9883</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM1SYNCBIT_SHIFT            1u</span></div>
<div class="line"><a name="l09884"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad1e8847d8d7763c3d89a6cca2130902e"> 9884</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM1SYNCBIT_WIDTH            1u</span></div>
<div class="line"><a name="l09885"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab8222e6396a9ad9e86d645a8b09e5d9e"> 9885</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM1SYNCBIT(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FTMOPT1_FTM1SYNCBIT_SHIFT))&amp;SIM_FTMOPT1_FTM1SYNCBIT_MASK)</span></div>
<div class="line"><a name="l09886"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga5bc4929d82bb7f3166afece3b836802c"> 9886</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM2SYNCBIT_MASK             0x4u</span></div>
<div class="line"><a name="l09887"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga5e6a75041d2aabec69fd85f456a4f02f"> 9887</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM2SYNCBIT_SHIFT            2u</span></div>
<div class="line"><a name="l09888"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa6f0f870c4b651779393ff0ec77bfc58"> 9888</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM2SYNCBIT_WIDTH            1u</span></div>
<div class="line"><a name="l09889"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gadcd92ec9e4ea571184548f7f4f086b11"> 9889</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM2SYNCBIT(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FTMOPT1_FTM2SYNCBIT_SHIFT))&amp;SIM_FTMOPT1_FTM2SYNCBIT_MASK)</span></div>
<div class="line"><a name="l09890"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gae74b572cac7517dbbd6af27173e18bfc"> 9890</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM3SYNCBIT_MASK             0x8u</span></div>
<div class="line"><a name="l09891"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8b9e1a434b2c003fbb23d6cebbfdb5b4"> 9891</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM3SYNCBIT_SHIFT            3u</span></div>
<div class="line"><a name="l09892"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga86327f17675cba6158a3f53efa21e4de"> 9892</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM3SYNCBIT_WIDTH            1u</span></div>
<div class="line"><a name="l09893"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga7661078ab2690fdbf00676a7f7232925"> 9893</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM3SYNCBIT(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FTMOPT1_FTM3SYNCBIT_SHIFT))&amp;SIM_FTMOPT1_FTM3SYNCBIT_MASK)</span></div>
<div class="line"><a name="l09894"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga367158fc236fcdc0c71cd0631b1e0c89"> 9894</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM1CH0SEL_MASK              0x30u</span></div>
<div class="line"><a name="l09895"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga5f4b0e05fc0febfd3a4187514564f66b"> 9895</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM1CH0SEL_SHIFT             4u</span></div>
<div class="line"><a name="l09896"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad65ff33c621609e209d7d63fdda2b5d4"> 9896</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM1CH0SEL_WIDTH             2u</span></div>
<div class="line"><a name="l09897"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga437f046d1d04652bb4d114a9d0536851"> 9897</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM1CH0SEL(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FTMOPT1_FTM1CH0SEL_SHIFT))&amp;SIM_FTMOPT1_FTM1CH0SEL_MASK)</span></div>
<div class="line"><a name="l09898"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad5669c7b133fe55059bdd3effe82d06a"> 9898</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM2CH0SEL_MASK              0xC0u</span></div>
<div class="line"><a name="l09899"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga4556817eb6e11b1e93734c0586b11a69"> 9899</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM2CH0SEL_SHIFT             6u</span></div>
<div class="line"><a name="l09900"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga2ff68f73f81f2a42c0587f907982a607"> 9900</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM2CH0SEL_WIDTH             2u</span></div>
<div class="line"><a name="l09901"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab13a9d5ac55141e410371920c735b7fe"> 9901</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM2CH0SEL(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FTMOPT1_FTM2CH0SEL_SHIFT))&amp;SIM_FTMOPT1_FTM2CH0SEL_MASK)</span></div>
<div class="line"><a name="l09902"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga64660ad8fdb07795963181fc0018ce38"> 9902</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM2CH1SEL_MASK              0x100u</span></div>
<div class="line"><a name="l09903"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaea4982000f4ee1fe1e73e0c2230c67a4"> 9903</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM2CH1SEL_SHIFT             8u</span></div>
<div class="line"><a name="l09904"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gacdc082d07689e8c96a4f67afdce815b5"> 9904</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM2CH1SEL_WIDTH             1u</span></div>
<div class="line"><a name="l09905"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8ad29410f98e14a90aacbd2c3df0f3a8"> 9905</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM2CH1SEL(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FTMOPT1_FTM2CH1SEL_SHIFT))&amp;SIM_FTMOPT1_FTM2CH1SEL_MASK)</span></div>
<div class="line"><a name="l09906"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gadd2063e160a273d2a2815d7ce7660158"> 9906</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTMGLDOK_MASK                0x8000u</span></div>
<div class="line"><a name="l09907"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac3e9fb20c1ebb7fb6f7ae84005aa8f2b"> 9907</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTMGLDOK_SHIFT               15u</span></div>
<div class="line"><a name="l09908"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf1cd4140926d71baebc2d60099243423"> 9908</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTMGLDOK_WIDTH               1u</span></div>
<div class="line"><a name="l09909"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga18382594c955348e50a8f214ee031222"> 9909</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTMGLDOK(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FTMOPT1_FTMGLDOK_SHIFT))&amp;SIM_FTMOPT1_FTMGLDOK_MASK)</span></div>
<div class="line"><a name="l09910"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga755def5d7e2df17891e150da9452833a"> 9910</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM0_OUTSEL_MASK             0xFF0000u</span></div>
<div class="line"><a name="l09911"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga5f7c53968b25c5edf4d15582701ab149"> 9911</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM0_OUTSEL_SHIFT            16u</span></div>
<div class="line"><a name="l09912"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga5776ae4fe845f649ad59d3ab4bff1a26"> 9912</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM0_OUTSEL_WIDTH            8u</span></div>
<div class="line"><a name="l09913"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga53228f7206558e9e44e4060d001560b4"> 9913</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM0_OUTSEL(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FTMOPT1_FTM0_OUTSEL_SHIFT))&amp;SIM_FTMOPT1_FTM0_OUTSEL_MASK)</span></div>
<div class="line"><a name="l09914"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad890f5cb3ca5ae6c2b7fe0a97420919d"> 9914</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM3_OUTSEL_MASK             0xFF000000u</span></div>
<div class="line"><a name="l09915"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad97ce4b419e22ba1dc4225bfe0af4307"> 9915</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM3_OUTSEL_SHIFT            24u</span></div>
<div class="line"><a name="l09916"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga5a2b1318bb2177857de4370fd59b9a7e"> 9916</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM3_OUTSEL_WIDTH            8u</span></div>
<div class="line"><a name="l09917"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga41b86f08924183677c8c42293d2e3a78"> 9917</a></span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM3_OUTSEL(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FTMOPT1_FTM3_OUTSEL_SHIFT))&amp;SIM_FTMOPT1_FTM3_OUTSEL_MASK)</span></div>
<div class="line"><a name="l09918"></a><span class="lineno"> 9918</span>&#160;<span class="comment">/* MISCTRL0 Bit Fields */</span></div>
<div class="line"><a name="l09919"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga2e3f8d7254852cdc369387801b67580c"> 9919</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_STOP1_MONITOR_MASK          0x200u</span></div>
<div class="line"><a name="l09920"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaee0fe8b063f9c08f73c6a6af672b3618"> 9920</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_STOP1_MONITOR_SHIFT         9u</span></div>
<div class="line"><a name="l09921"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaff0a50eca4237f20a0b5a03afaa0e5d4"> 9921</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_STOP1_MONITOR_WIDTH         1u</span></div>
<div class="line"><a name="l09922"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad48c50a526af746fdedb0e501ff1e89e"> 9922</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_STOP1_MONITOR(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_MISCTRL0_STOP1_MONITOR_SHIFT))&amp;SIM_MISCTRL0_STOP1_MONITOR_MASK)</span></div>
<div class="line"><a name="l09923"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gafecc689d407ae8865c567a552a2d8b33"> 9923</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_STOP2_MONITOR_MASK          0x400u</span></div>
<div class="line"><a name="l09924"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaeb7edf7e5157f6a669192f28ca22ba78"> 9924</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_STOP2_MONITOR_SHIFT         10u</span></div>
<div class="line"><a name="l09925"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gafa06ecda650a05a659656722aaeed807"> 9925</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_STOP2_MONITOR_WIDTH         1u</span></div>
<div class="line"><a name="l09926"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga61fc820d0f24fa5b24450f245fd7baa5"> 9926</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_STOP2_MONITOR(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_MISCTRL0_STOP2_MONITOR_SHIFT))&amp;SIM_MISCTRL0_STOP2_MONITOR_MASK)</span></div>
<div class="line"><a name="l09927"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga773cb9dc07176485b14adf54a8e7ea4d"> 9927</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM0_OBE_CTRL_MASK          0x10000u</span></div>
<div class="line"><a name="l09928"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga69dd9c810923cb93242d1ebe168a30e0"> 9928</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM0_OBE_CTRL_SHIFT         16u</span></div>
<div class="line"><a name="l09929"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga3191fb62459f53da41d14ced6547fd2a"> 9929</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM0_OBE_CTRL_WIDTH         1u</span></div>
<div class="line"><a name="l09930"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga1b4b27da364b6a2d159b7e4af2253e47"> 9930</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM0_OBE_CTRL(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_MISCTRL0_FTM0_OBE_CTRL_SHIFT))&amp;SIM_MISCTRL0_FTM0_OBE_CTRL_MASK)</span></div>
<div class="line"><a name="l09931"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga43adc2f9114996ea062dc3b84e3484f9"> 9931</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM1_OBE_CTRL_MASK          0x20000u</span></div>
<div class="line"><a name="l09932"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad2989aaf01f0d4a9d918e40b1fb07f39"> 9932</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM1_OBE_CTRL_SHIFT         17u</span></div>
<div class="line"><a name="l09933"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga20cd20e6b0e2a4084009756dbf00852d"> 9933</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM1_OBE_CTRL_WIDTH         1u</span></div>
<div class="line"><a name="l09934"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga671e74e627fd0d5eeb81b2ba84c85eb5"> 9934</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM1_OBE_CTRL(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_MISCTRL0_FTM1_OBE_CTRL_SHIFT))&amp;SIM_MISCTRL0_FTM1_OBE_CTRL_MASK)</span></div>
<div class="line"><a name="l09935"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gacb0c09746e81bd5157893f22b2df8768"> 9935</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM2_OBE_CTRL_MASK          0x40000u</span></div>
<div class="line"><a name="l09936"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gae6b78b0eb48072651459c0cc788632b2"> 9936</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM2_OBE_CTRL_SHIFT         18u</span></div>
<div class="line"><a name="l09937"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga15601e1e9ac1578d63eec9a5b2ebfc9d"> 9937</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM2_OBE_CTRL_WIDTH         1u</span></div>
<div class="line"><a name="l09938"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac6784000c15314a3e5862aa8f465a44a"> 9938</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM2_OBE_CTRL(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_MISCTRL0_FTM2_OBE_CTRL_SHIFT))&amp;SIM_MISCTRL0_FTM2_OBE_CTRL_MASK)</span></div>
<div class="line"><a name="l09939"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga9873d888770f2c544f933adfed39b985"> 9939</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM3_OBE_CTRL_MASK          0x80000u</span></div>
<div class="line"><a name="l09940"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6e136c8cb1dc7b6289005828c6f13dac"> 9940</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM3_OBE_CTRL_SHIFT         19u</span></div>
<div class="line"><a name="l09941"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac6532310bae61c2f67c5161b347c285c"> 9941</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM3_OBE_CTRL_WIDTH         1u</span></div>
<div class="line"><a name="l09942"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga520ba6981510caf746afc7b60e53ded2"> 9942</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM3_OBE_CTRL(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_MISCTRL0_FTM3_OBE_CTRL_SHIFT))&amp;SIM_MISCTRL0_FTM3_OBE_CTRL_MASK)</span></div>
<div class="line"><a name="l09943"></a><span class="lineno"> 9943</span>&#160;<span class="comment">/* SDID Bit Fields */</span></div>
<div class="line"><a name="l09944"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga64a75d67929d24e62d45ac2a7d502811"> 9944</a></span>&#160;<span class="preprocessor">#define SIM_SDID_FEATURES_MASK                   0xFFu</span></div>
<div class="line"><a name="l09945"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga2b4322d3fe9fb554ae218b224b3999bd"> 9945</a></span>&#160;<span class="preprocessor">#define SIM_SDID_FEATURES_SHIFT                  0u</span></div>
<div class="line"><a name="l09946"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac2d0af6815cd26dea9dd0b89b24c4584"> 9946</a></span>&#160;<span class="preprocessor">#define SIM_SDID_FEATURES_WIDTH                  8u</span></div>
<div class="line"><a name="l09947"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga27fce0037d8454b4ee6fd373c28cdb82"> 9947</a></span>&#160;<span class="preprocessor">#define SIM_SDID_FEATURES(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_FEATURES_SHIFT))&amp;SIM_SDID_FEATURES_MASK)</span></div>
<div class="line"><a name="l09948"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga2602d1efbe57a470943c522c953ef861"> 9948</a></span>&#160;<span class="preprocessor">#define SIM_SDID_PACKAGE_MASK                    0xF00u</span></div>
<div class="line"><a name="l09949"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa3f20ff5df6773d8d448822737b7f29a"> 9949</a></span>&#160;<span class="preprocessor">#define SIM_SDID_PACKAGE_SHIFT                   8u</span></div>
<div class="line"><a name="l09950"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga93bd2c531264e333bdfc653ec92e6b7e"> 9950</a></span>&#160;<span class="preprocessor">#define SIM_SDID_PACKAGE_WIDTH                   4u</span></div>
<div class="line"><a name="l09951"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa17a75059763fd84d019ce657886ecb0"> 9951</a></span>&#160;<span class="preprocessor">#define SIM_SDID_PACKAGE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_PACKAGE_SHIFT))&amp;SIM_SDID_PACKAGE_MASK)</span></div>
<div class="line"><a name="l09952"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gafefd91d0385c1b93049ec14409ed6b1e"> 9952</a></span>&#160;<span class="preprocessor">#define SIM_SDID_REVID_MASK                      0xF000u</span></div>
<div class="line"><a name="l09953"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gadb535428e0ca83d2494493ed04822b8c"> 9953</a></span>&#160;<span class="preprocessor">#define SIM_SDID_REVID_SHIFT                     12u</span></div>
<div class="line"><a name="l09954"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga2bff27dff5d0b8e149801323d8a69212"> 9954</a></span>&#160;<span class="preprocessor">#define SIM_SDID_REVID_WIDTH                     4u</span></div>
<div class="line"><a name="l09955"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac72e070db07acc8b7964eb21ab91272f"> 9955</a></span>&#160;<span class="preprocessor">#define SIM_SDID_REVID(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_REVID_SHIFT))&amp;SIM_SDID_REVID_MASK)</span></div>
<div class="line"><a name="l09956"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6d405be9467fe6d6fd48f47ad5348562"> 9956</a></span>&#160;<span class="preprocessor">#define SIM_SDID_RAMSIZE_MASK                    0xF0000u</span></div>
<div class="line"><a name="l09957"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga475d4051da7c57df06eb465979a29219"> 9957</a></span>&#160;<span class="preprocessor">#define SIM_SDID_RAMSIZE_SHIFT                   16u</span></div>
<div class="line"><a name="l09958"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8768a45ed3f3400794e8a2c56ca93c8a"> 9958</a></span>&#160;<span class="preprocessor">#define SIM_SDID_RAMSIZE_WIDTH                   4u</span></div>
<div class="line"><a name="l09959"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gae599e77fbac78dfe15bfe245efd2b0b7"> 9959</a></span>&#160;<span class="preprocessor">#define SIM_SDID_RAMSIZE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_RAMSIZE_SHIFT))&amp;SIM_SDID_RAMSIZE_MASK)</span></div>
<div class="line"><a name="l09960"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga91570416b4d36c5491d1157578a46476"> 9960</a></span>&#160;<span class="preprocessor">#define SIM_SDID_DERIVATE_MASK                   0xF00000u</span></div>
<div class="line"><a name="l09961"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga61186ca28b246a92c57426c2558d30cc"> 9961</a></span>&#160;<span class="preprocessor">#define SIM_SDID_DERIVATE_SHIFT                  20u</span></div>
<div class="line"><a name="l09962"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa098a226da6c2f5fa80c2a714ddd940e"> 9962</a></span>&#160;<span class="preprocessor">#define SIM_SDID_DERIVATE_WIDTH                  4u</span></div>
<div class="line"><a name="l09963"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gae8aa27f933591f4668d86853aa999d73"> 9963</a></span>&#160;<span class="preprocessor">#define SIM_SDID_DERIVATE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_DERIVATE_SHIFT))&amp;SIM_SDID_DERIVATE_MASK)</span></div>
<div class="line"><a name="l09964"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gade74f0dfb72c06016d90df54969eb032"> 9964</a></span>&#160;<span class="preprocessor">#define SIM_SDID_SUBSERIES_MASK                  0xF000000u</span></div>
<div class="line"><a name="l09965"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga5338fb4f0094151034180529b4651842"> 9965</a></span>&#160;<span class="preprocessor">#define SIM_SDID_SUBSERIES_SHIFT                 24u</span></div>
<div class="line"><a name="l09966"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga79e503da331f132361de8dfdbc39ef1f"> 9966</a></span>&#160;<span class="preprocessor">#define SIM_SDID_SUBSERIES_WIDTH                 4u</span></div>
<div class="line"><a name="l09967"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga561f661b55f1d6f8aa1dc2f2e224911e"> 9967</a></span>&#160;<span class="preprocessor">#define SIM_SDID_SUBSERIES(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_SUBSERIES_SHIFT))&amp;SIM_SDID_SUBSERIES_MASK)</span></div>
<div class="line"><a name="l09968"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gafe1c93a760cc5391d1b731a14d4a953b"> 9968</a></span>&#160;<span class="preprocessor">#define SIM_SDID_GENERATION_MASK                 0xF0000000u</span></div>
<div class="line"><a name="l09969"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga44db4b0d1df1082e54acb8dd16179d6a"> 9969</a></span>&#160;<span class="preprocessor">#define SIM_SDID_GENERATION_SHIFT                28u</span></div>
<div class="line"><a name="l09970"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6c0fb15c38fb871a99e62d9117df56ba"> 9970</a></span>&#160;<span class="preprocessor">#define SIM_SDID_GENERATION_WIDTH                4u</span></div>
<div class="line"><a name="l09971"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga74b68e582bf7cd95de8da6f1cd5fee8e"> 9971</a></span>&#160;<span class="preprocessor">#define SIM_SDID_GENERATION(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_GENERATION_SHIFT))&amp;SIM_SDID_GENERATION_MASK)</span></div>
<div class="line"><a name="l09972"></a><span class="lineno"> 9972</span>&#160;<span class="comment">/* PLATCGC Bit Fields */</span></div>
<div class="line"><a name="l09973"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga7e00b678141da278e685dac323f53978"> 9973</a></span>&#160;<span class="preprocessor">#define SIM_PLATCGC_CGCMSCM_MASK                 0x1u</span></div>
<div class="line"><a name="l09974"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gace57343eb3a97042c9e6f1826b4dd200"> 9974</a></span>&#160;<span class="preprocessor">#define SIM_PLATCGC_CGCMSCM_SHIFT                0u</span></div>
<div class="line"><a name="l09975"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga22caa183a2a6ef20bcf5b3e6615360f5"> 9975</a></span>&#160;<span class="preprocessor">#define SIM_PLATCGC_CGCMSCM_WIDTH                1u</span></div>
<div class="line"><a name="l09976"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga175ad6d30c7fdc4121079477c91e142c"> 9976</a></span>&#160;<span class="preprocessor">#define SIM_PLATCGC_CGCMSCM(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_PLATCGC_CGCMSCM_SHIFT))&amp;SIM_PLATCGC_CGCMSCM_MASK)</span></div>
<div class="line"><a name="l09977"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gae49af7b16c8ce014953ff0b1f404c7c5"> 9977</a></span>&#160;<span class="preprocessor">#define SIM_PLATCGC_CGCMPU_MASK                  0x2u</span></div>
<div class="line"><a name="l09978"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga24f8a5875e14d97f6dcc9437474b0346"> 9978</a></span>&#160;<span class="preprocessor">#define SIM_PLATCGC_CGCMPU_SHIFT                 1u</span></div>
<div class="line"><a name="l09979"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad62ad6d9c9abc888de5b667d5ce350db"> 9979</a></span>&#160;<span class="preprocessor">#define SIM_PLATCGC_CGCMPU_WIDTH                 1u</span></div>
<div class="line"><a name="l09980"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad7abb81b311e5b7fabf9bb92263cff85"> 9980</a></span>&#160;<span class="preprocessor">#define SIM_PLATCGC_CGCMPU(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_PLATCGC_CGCMPU_SHIFT))&amp;SIM_PLATCGC_CGCMPU_MASK)</span></div>
<div class="line"><a name="l09981"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga78d747b3f862dea5555740be955ffb67"> 9981</a></span>&#160;<span class="preprocessor">#define SIM_PLATCGC_CGCDMA_MASK                  0x4u</span></div>
<div class="line"><a name="l09982"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga9d0c732eb3df2ddfbcc61a22b180b9f4"> 9982</a></span>&#160;<span class="preprocessor">#define SIM_PLATCGC_CGCDMA_SHIFT                 2u</span></div>
<div class="line"><a name="l09983"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga070cce7dab4ec25c1a3ec67e25475bc1"> 9983</a></span>&#160;<span class="preprocessor">#define SIM_PLATCGC_CGCDMA_WIDTH                 1u</span></div>
<div class="line"><a name="l09984"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaed366c08ce875c433972f2c966427a03"> 9984</a></span>&#160;<span class="preprocessor">#define SIM_PLATCGC_CGCDMA(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_PLATCGC_CGCDMA_SHIFT))&amp;SIM_PLATCGC_CGCDMA_MASK)</span></div>
<div class="line"><a name="l09985"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6393c765da811f674d7fd3e317d1b9e9"> 9985</a></span>&#160;<span class="preprocessor">#define SIM_PLATCGC_CGCERM_MASK                  0x8u</span></div>
<div class="line"><a name="l09986"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga1b34239c70e4e70d40c0a1d5cbc7ef49"> 9986</a></span>&#160;<span class="preprocessor">#define SIM_PLATCGC_CGCERM_SHIFT                 3u</span></div>
<div class="line"><a name="l09987"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa224050a1cd987f0607649872e72c00f"> 9987</a></span>&#160;<span class="preprocessor">#define SIM_PLATCGC_CGCERM_WIDTH                 1u</span></div>
<div class="line"><a name="l09988"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab6549f8531bd6636db0d14b769d7dd9d"> 9988</a></span>&#160;<span class="preprocessor">#define SIM_PLATCGC_CGCERM(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_PLATCGC_CGCERM_SHIFT))&amp;SIM_PLATCGC_CGCERM_MASK)</span></div>
<div class="line"><a name="l09989"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga10f772cfb0dc6a124620d5b6007ba365"> 9989</a></span>&#160;<span class="preprocessor">#define SIM_PLATCGC_CGCEIM_MASK                  0x10u</span></div>
<div class="line"><a name="l09990"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga0211b7ee91e7aa70eb7a90bcb6dd9bb5"> 9990</a></span>&#160;<span class="preprocessor">#define SIM_PLATCGC_CGCEIM_SHIFT                 4u</span></div>
<div class="line"><a name="l09991"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga0ad77386eb3f57dc96cd0927a6a99ce1"> 9991</a></span>&#160;<span class="preprocessor">#define SIM_PLATCGC_CGCEIM_WIDTH                 1u</span></div>
<div class="line"><a name="l09992"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gada8fefe2bf16884ed3bf9d7c3e2cc995"> 9992</a></span>&#160;<span class="preprocessor">#define SIM_PLATCGC_CGCEIM(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_PLATCGC_CGCEIM_SHIFT))&amp;SIM_PLATCGC_CGCEIM_MASK)</span></div>
<div class="line"><a name="l09993"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga55b75fbf4b631c91f011eaf48fffeb02"> 9993</a></span>&#160;<span class="preprocessor">#define SIM_PLATCGC_CGCGPIO_MASK                 0x20u</span></div>
<div class="line"><a name="l09994"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gabf360bf7acc6b8a493085b3be1e15c67"> 9994</a></span>&#160;<span class="preprocessor">#define SIM_PLATCGC_CGCGPIO_SHIFT                5u</span></div>
<div class="line"><a name="l09995"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga93dc0d3f6da9dea27a0184542219c245"> 9995</a></span>&#160;<span class="preprocessor">#define SIM_PLATCGC_CGCGPIO_WIDTH                1u</span></div>
<div class="line"><a name="l09996"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8f6075dc3333d23ba3413e6df3a5c0f1"> 9996</a></span>&#160;<span class="preprocessor">#define SIM_PLATCGC_CGCGPIO(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_PLATCGC_CGCGPIO_SHIFT))&amp;SIM_PLATCGC_CGCGPIO_MASK)</span></div>
<div class="line"><a name="l09997"></a><span class="lineno"> 9997</span>&#160;<span class="comment">/* FCFG1 Bit Fields */</span></div>
<div class="line"><a name="l09998"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga7b4c8f63810498cd22002a2f3b1bdc0d"> 9998</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_DEPART_MASK                    0xF000u</span></div>
<div class="line"><a name="l09999"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga828f3d67b0fb411b1f32f5ac8105964f"> 9999</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_DEPART_SHIFT                   12u</span></div>
<div class="line"><a name="l10000"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8e6c875cf947c311c525c6fdd2949ee8">10000</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_DEPART_WIDTH                   4u</span></div>
<div class="line"><a name="l10001"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga68137c3e32ef5c0477b548ad10de565f">10001</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_DEPART(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FCFG1_DEPART_SHIFT))&amp;SIM_FCFG1_DEPART_MASK)</span></div>
<div class="line"><a name="l10002"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga3907d5c863ded7a6355e188b0ea7a6c8">10002</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_EEERAMSIZE_MASK                0xF0000u</span></div>
<div class="line"><a name="l10003"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga08895e69e2abde0751a8e3de257f8af4">10003</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_EEERAMSIZE_SHIFT               16u</span></div>
<div class="line"><a name="l10004"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga3530b6787f1df3a77a2e44c5d05908fb">10004</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_EEERAMSIZE_WIDTH               4u</span></div>
<div class="line"><a name="l10005"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac70b06a97dddab357326101536bd9ccb">10005</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_EEERAMSIZE(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FCFG1_EEERAMSIZE_SHIFT))&amp;SIM_FCFG1_EEERAMSIZE_MASK)</span></div>
<div class="line"><a name="l10006"></a><span class="lineno">10006</span>&#160;<span class="comment">/* UIDH Bit Fields */</span></div>
<div class="line"><a name="l10007"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga710bf1d2752d8587156aa9ecd34bf208">10007</a></span>&#160;<span class="preprocessor">#define SIM_UIDH_UID127_96_MASK                  0xFFFFFFFFu</span></div>
<div class="line"><a name="l10008"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga48871eefebf0d936b0eb90f9f1173891">10008</a></span>&#160;<span class="preprocessor">#define SIM_UIDH_UID127_96_SHIFT                 0u</span></div>
<div class="line"><a name="l10009"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaed2d8540013db7e7ace62ccc516791d3">10009</a></span>&#160;<span class="preprocessor">#define SIM_UIDH_UID127_96_WIDTH                 32u</span></div>
<div class="line"><a name="l10010"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gafdfad2477d0c9e930c69c3dcfdf1aeb5">10010</a></span>&#160;<span class="preprocessor">#define SIM_UIDH_UID127_96(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_UIDH_UID127_96_SHIFT))&amp;SIM_UIDH_UID127_96_MASK)</span></div>
<div class="line"><a name="l10011"></a><span class="lineno">10011</span>&#160;<span class="comment">/* UIDMH Bit Fields */</span></div>
<div class="line"><a name="l10012"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gabb9c61f9d868b19ebee01cf7e571bd72">10012</a></span>&#160;<span class="preprocessor">#define SIM_UIDMH_UID95_64_MASK                  0xFFFFFFFFu</span></div>
<div class="line"><a name="l10013"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga3ed93a1aca6dc1daf7e696eb7d1295a2">10013</a></span>&#160;<span class="preprocessor">#define SIM_UIDMH_UID95_64_SHIFT                 0u</span></div>
<div class="line"><a name="l10014"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga1c8e00e7bd53e8ae82ba478c43ffeee5">10014</a></span>&#160;<span class="preprocessor">#define SIM_UIDMH_UID95_64_WIDTH                 32u</span></div>
<div class="line"><a name="l10015"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad7a8932e9eca993f24df51903d0d6c5b">10015</a></span>&#160;<span class="preprocessor">#define SIM_UIDMH_UID95_64(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_UIDMH_UID95_64_SHIFT))&amp;SIM_UIDMH_UID95_64_MASK)</span></div>
<div class="line"><a name="l10016"></a><span class="lineno">10016</span>&#160;<span class="comment">/* UIDML Bit Fields */</span></div>
<div class="line"><a name="l10017"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga2279f380b095380d1c5ee59bc6ce1db3">10017</a></span>&#160;<span class="preprocessor">#define SIM_UIDML_UID63_32_MASK                  0xFFFFFFFFu</span></div>
<div class="line"><a name="l10018"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga07312e60dce998e9bbae00cbfcd97445">10018</a></span>&#160;<span class="preprocessor">#define SIM_UIDML_UID63_32_SHIFT                 0u</span></div>
<div class="line"><a name="l10019"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8418008cb6f07ffd3594f035e947fc87">10019</a></span>&#160;<span class="preprocessor">#define SIM_UIDML_UID63_32_WIDTH                 32u</span></div>
<div class="line"><a name="l10020"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga5b2da3c6db3943efb1ea154bd2b4a579">10020</a></span>&#160;<span class="preprocessor">#define SIM_UIDML_UID63_32(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_UIDML_UID63_32_SHIFT))&amp;SIM_UIDML_UID63_32_MASK)</span></div>
<div class="line"><a name="l10021"></a><span class="lineno">10021</span>&#160;<span class="comment">/* UIDL Bit Fields */</span></div>
<div class="line"><a name="l10022"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga9170c4e63934d98fc6dec9b63614b44f">10022</a></span>&#160;<span class="preprocessor">#define SIM_UIDL_UID31_0_MASK                    0xFFFFFFFFu</span></div>
<div class="line"><a name="l10023"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab9ae207ebc09f6f3b0a10f7742f336ba">10023</a></span>&#160;<span class="preprocessor">#define SIM_UIDL_UID31_0_SHIFT                   0u</span></div>
<div class="line"><a name="l10024"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga1a83d095daf24809c912d5712d4b1403">10024</a></span>&#160;<span class="preprocessor">#define SIM_UIDL_UID31_0_WIDTH                   32u</span></div>
<div class="line"><a name="l10025"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6f7627b1f3f38962b75607b6b346f183">10025</a></span>&#160;<span class="preprocessor">#define SIM_UIDL_UID31_0(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_UIDL_UID31_0_SHIFT))&amp;SIM_UIDL_UID31_0_MASK)</span></div>
<div class="line"><a name="l10026"></a><span class="lineno">10026</span>&#160;<span class="comment">/* CLKDIV4 Bit Fields */</span></div>
<div class="line"><a name="l10027"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga34a82bd71d630c9bcab5016ad772913f">10027</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV4_TRACEFRAC_MASK               0x1u</span></div>
<div class="line"><a name="l10028"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga91b06d902d91e8fb4fc1b63d17a3d040">10028</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV4_TRACEFRAC_SHIFT              0u</span></div>
<div class="line"><a name="l10029"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gae38c1308fd846441a4717c2ccf2d646e">10029</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV4_TRACEFRAC_WIDTH              1u</span></div>
<div class="line"><a name="l10030"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab50e97ede95d6848b692302ed1062c6c">10030</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV4_TRACEFRAC(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CLKDIV4_TRACEFRAC_SHIFT))&amp;SIM_CLKDIV4_TRACEFRAC_MASK)</span></div>
<div class="line"><a name="l10031"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa0574936475fb6f508d0be042aef470b">10031</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV4_TRACEDIV_MASK                0xEu</span></div>
<div class="line"><a name="l10032"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaad20e97113c645624096cdf1bbae9267">10032</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV4_TRACEDIV_SHIFT               1u</span></div>
<div class="line"><a name="l10033"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga5483487afc5c3a3195a0b42ecfadb2b1">10033</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV4_TRACEDIV_WIDTH               3u</span></div>
<div class="line"><a name="l10034"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga7bbe2726db59bfe85ff7a0ddb5e27946">10034</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV4_TRACEDIV(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CLKDIV4_TRACEDIV_SHIFT))&amp;SIM_CLKDIV4_TRACEDIV_MASK)</span></div>
<div class="line"><a name="l10035"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gae6338c0dac89dddf10c0b3b4c4f7cb0b">10035</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV4_TRACEDIVEN_MASK              0x10000000u</span></div>
<div class="line"><a name="l10036"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga65a826c601069ffd3a0fe97f95246692">10036</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV4_TRACEDIVEN_SHIFT             28u</span></div>
<div class="line"><a name="l10037"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gadcbb42ee10e61baece175c909fe4aac3">10037</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV4_TRACEDIVEN_WIDTH             1u</span></div>
<div class="line"><a name="l10038"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8a472a5bd593858b21f2a44c7dc0c584">10038</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV4_TRACEDIVEN(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CLKDIV4_TRACEDIVEN_SHIFT))&amp;SIM_CLKDIV4_TRACEDIVEN_MASK)</span></div>
<div class="line"><a name="l10039"></a><span class="lineno">10039</span>&#160;<span class="comment">/* MISCTRL1 Bit Fields */</span></div>
<div class="line"><a name="l10040"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga586824fe4008e543f8a296747d843896">10040</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL1_SW_TRG_MASK                 0x1u</span></div>
<div class="line"><a name="l10041"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa00a2ff1c3cbfb96b5b211b3a5805043">10041</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL1_SW_TRG_SHIFT                0u</span></div>
<div class="line"><a name="l10042"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf8792f63dadfdfd083e4f71a71970d3d">10042</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL1_SW_TRG_WIDTH                1u</span></div>
<div class="line"><a name="l10043"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga46eac3859f427c32222f907efd2f82dc">10043</a></span>&#160;<span class="preprocessor">#define SIM_MISCTRL1_SW_TRG(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_MISCTRL1_SW_TRG_SHIFT))&amp;SIM_MISCTRL1_SW_TRG_MASK)</span></div>
<div class="line"><a name="l10044"></a><span class="lineno">10044</span>&#160; <span class="comment">/* end of group SIM_Register_Masks */</span></div>
<div class="line"><a name="l10048"></a><span class="lineno">10048</span>&#160; </div>
<div class="line"><a name="l10049"></a><span class="lineno">10049</span>&#160; <span class="comment">/* end of group SIM_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l10053"></a><span class="lineno">10053</span>&#160; </div>
<div class="line"><a name="l10054"></a><span class="lineno">10054</span>&#160; </div>
<div class="line"><a name="l10055"></a><span class="lineno">10055</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l10056"></a><span class="lineno">10056</span>&#160;<span class="comment">   -- SMC Peripheral Access Layer</span></div>
<div class="line"><a name="l10057"></a><span class="lineno">10057</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l10058"></a><span class="lineno">10058</span>&#160; </div>
<div class="line"><a name="l10068"></a><span class="lineno"><a class="line" href="struct_s_m_c___type.html">10068</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l10069"></a><span class="lineno"><a class="line" href="struct_s_m_c___type.html#ae3dcc5dbd7aa4cff66a3b7e7f6bc6dd9">10069</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_s_m_c___type.html#ae3dcc5dbd7aa4cff66a3b7e7f6bc6dd9">VERID</a>;                             </div>
<div class="line"><a name="l10070"></a><span class="lineno"><a class="line" href="struct_s_m_c___type.html#a9aa411b0ba78d15d8d1df83477fcb396">10070</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_s_m_c___type.html#a9aa411b0ba78d15d8d1df83477fcb396">PARAM</a>;                             </div>
<div class="line"><a name="l10071"></a><span class="lineno"><a class="line" href="struct_s_m_c___type.html#ab79f354077b6663f8a35aa63d607b3aa">10071</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_m_c___type.html#ab79f354077b6663f8a35aa63d607b3aa">PMPROT</a>;                            </div>
<div class="line"><a name="l10072"></a><span class="lineno"><a class="line" href="struct_s_m_c___type.html#a01dd0d88f475dac4a72a51f390fe0fd3">10072</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_m_c___type.html#a01dd0d88f475dac4a72a51f390fe0fd3">PMCTRL</a>;                            </div>
<div class="line"><a name="l10073"></a><span class="lineno"><a class="line" href="struct_s_m_c___type.html#ae77f80d65571b8d76b37cbda1b0dbaad">10073</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_m_c___type.html#ae77f80d65571b8d76b37cbda1b0dbaad">STOPCTRL</a>;                          </div>
<div class="line"><a name="l10074"></a><span class="lineno"><a class="line" href="struct_s_m_c___type.html#a39820dee81c3d5cdd2353f96d7f5b6a3">10074</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_s_m_c___type.html#a39820dee81c3d5cdd2353f96d7f5b6a3">PMSTAT</a>;                            </div>
<div class="line"><a name="l10075"></a><span class="lineno">10075</span>&#160;} <a class="code" href="struct_s_m_c___type.html">SMC_Type</a>, *<a class="code" href="group___s_m_c___peripheral___access___layer.html#ga37188a60163a816cb6fa751b2400d9ee">SMC_MemMapPtr</a>;</div>
<div class="line"><a name="l10076"></a><span class="lineno">10076</span>&#160; </div>
<div class="line"><a name="l10078"></a><span class="lineno"><a class="line" href="group___s_m_c___peripheral___access___layer.html#gaf5ad84d8d1af75012cb219587469ac9d">10078</a></span>&#160;<span class="preprocessor">#define SMC_INSTANCE_COUNT                       (1u)</span></div>
<div class="line"><a name="l10079"></a><span class="lineno">10079</span>&#160; </div>
<div class="line"><a name="l10080"></a><span class="lineno">10080</span>&#160; </div>
<div class="line"><a name="l10081"></a><span class="lineno">10081</span>&#160;<span class="comment">/* SMC - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l10083"></a><span class="lineno"><a class="line" href="group___s_m_c___peripheral___access___layer.html#ga683c9b3b5d9d94fb1ac7c4c18f5aff44">10083</a></span>&#160;<span class="preprocessor">#define SMC_BASE                                 (0x4007E000u)</span></div>
<div class="line"><a name="l10084"></a><span class="lineno">10084</span>&#160; </div>
<div class="line"><a name="l10085"></a><span class="lineno"><a class="line" href="group___s_m_c___peripheral___access___layer.html#ga6667e81e5b32250febd3d46511d9309d">10085</a></span>&#160;<span class="preprocessor">#define SMC                                      ((SMC_Type *)SMC_BASE)</span></div>
<div class="line"><a name="l10086"></a><span class="lineno">10086</span>&#160; </div>
<div class="line"><a name="l10087"></a><span class="lineno"><a class="line" href="group___s_m_c___peripheral___access___layer.html#ga1378b926401c2f7a44f4238a027ff8c2">10087</a></span>&#160;<span class="preprocessor">#define SMC_BASE_ADDRS                           { SMC_BASE }</span></div>
<div class="line"><a name="l10088"></a><span class="lineno">10088</span>&#160; </div>
<div class="line"><a name="l10089"></a><span class="lineno"><a class="line" href="group___s_m_c___peripheral___access___layer.html#gae583f3f0917ee513adcac36dd042a5f3">10089</a></span>&#160;<span class="preprocessor">#define SMC_BASE_PTRS                            { SMC }</span></div>
<div class="line"><a name="l10090"></a><span class="lineno">10090</span>&#160; </div>
<div class="line"><a name="l10091"></a><span class="lineno">10091</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l10092"></a><span class="lineno">10092</span>&#160;<span class="comment">   -- SMC Register Masks</span></div>
<div class="line"><a name="l10093"></a><span class="lineno">10093</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l10094"></a><span class="lineno">10094</span>&#160; </div>
<div class="line"><a name="l10100"></a><span class="lineno">10100</span>&#160;<span class="comment">/* VERID Bit Fields */</span></div>
<div class="line"><a name="l10101"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga864148f11aa27a409a01068e3d5a415d">10101</a></span>&#160;<span class="preprocessor">#define SMC_VERID_FEATURE_MASK                   0xFFFFu</span></div>
<div class="line"><a name="l10102"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gae1d267f737641fd5f421e33e0ccada34">10102</a></span>&#160;<span class="preprocessor">#define SMC_VERID_FEATURE_SHIFT                  0u</span></div>
<div class="line"><a name="l10103"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gad993f6b2ffb29bb29dbc4b5fdff89d1c">10103</a></span>&#160;<span class="preprocessor">#define SMC_VERID_FEATURE_WIDTH                  16u</span></div>
<div class="line"><a name="l10104"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gac9b17b546c3b2f05c83bda15e1b786d5">10104</a></span>&#160;<span class="preprocessor">#define SMC_VERID_FEATURE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SMC_VERID_FEATURE_SHIFT))&amp;SMC_VERID_FEATURE_MASK)</span></div>
<div class="line"><a name="l10105"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga45f55b01dd2345c64887c307aa6d9875">10105</a></span>&#160;<span class="preprocessor">#define SMC_VERID_MINOR_MASK                     0xFF0000u</span></div>
<div class="line"><a name="l10106"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga9b092411231128a932aef61f5ba34501">10106</a></span>&#160;<span class="preprocessor">#define SMC_VERID_MINOR_SHIFT                    16u</span></div>
<div class="line"><a name="l10107"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga04a92adf30babe39c2b58c3d706ad2f2">10107</a></span>&#160;<span class="preprocessor">#define SMC_VERID_MINOR_WIDTH                    8u</span></div>
<div class="line"><a name="l10108"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gafd9d3b92b8854563397a85de1d491f71">10108</a></span>&#160;<span class="preprocessor">#define SMC_VERID_MINOR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SMC_VERID_MINOR_SHIFT))&amp;SMC_VERID_MINOR_MASK)</span></div>
<div class="line"><a name="l10109"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga6f23a8bf6b58e0279fbb6039632b6183">10109</a></span>&#160;<span class="preprocessor">#define SMC_VERID_MAJOR_MASK                     0xFF000000u</span></div>
<div class="line"><a name="l10110"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga0f1fdc7bb97c2375d7d749427578012f">10110</a></span>&#160;<span class="preprocessor">#define SMC_VERID_MAJOR_SHIFT                    24u</span></div>
<div class="line"><a name="l10111"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gac94a84b3384bb07046d541a89efe9c46">10111</a></span>&#160;<span class="preprocessor">#define SMC_VERID_MAJOR_WIDTH                    8u</span></div>
<div class="line"><a name="l10112"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga51fc2f9e17e2ce5ec554b25480eafa6a">10112</a></span>&#160;<span class="preprocessor">#define SMC_VERID_MAJOR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SMC_VERID_MAJOR_SHIFT))&amp;SMC_VERID_MAJOR_MASK)</span></div>
<div class="line"><a name="l10113"></a><span class="lineno">10113</span>&#160;<span class="comment">/* PARAM Bit Fields */</span></div>
<div class="line"><a name="l10114"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga13e33daa693e679384558a7d211b9a5f">10114</a></span>&#160;<span class="preprocessor">#define SMC_PARAM_EHSRUN_MASK                    0x1u</span></div>
<div class="line"><a name="l10115"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gae53bdeac18c42540028e844166ecc329">10115</a></span>&#160;<span class="preprocessor">#define SMC_PARAM_EHSRUN_SHIFT                   0u</span></div>
<div class="line"><a name="l10116"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga24e8b54e628cf7da0817aa2cb6727772">10116</a></span>&#160;<span class="preprocessor">#define SMC_PARAM_EHSRUN_WIDTH                   1u</span></div>
<div class="line"><a name="l10117"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gabc03bdde7e46de3df79327bc6afaaab6">10117</a></span>&#160;<span class="preprocessor">#define SMC_PARAM_EHSRUN(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SMC_PARAM_EHSRUN_SHIFT))&amp;SMC_PARAM_EHSRUN_MASK)</span></div>
<div class="line"><a name="l10118"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gadf786f642664d16ff30fcad7b6ff134c">10118</a></span>&#160;<span class="preprocessor">#define SMC_PARAM_ELLS_MASK                      0x8u</span></div>
<div class="line"><a name="l10119"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gaf92044e6c11e537e45f202dc862cde6b">10119</a></span>&#160;<span class="preprocessor">#define SMC_PARAM_ELLS_SHIFT                     3u</span></div>
<div class="line"><a name="l10120"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga10ae913fd156eba2447708b0cf265ed0">10120</a></span>&#160;<span class="preprocessor">#define SMC_PARAM_ELLS_WIDTH                     1u</span></div>
<div class="line"><a name="l10121"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga43b17c64cde455fce8ab40cf66a5f28c">10121</a></span>&#160;<span class="preprocessor">#define SMC_PARAM_ELLS(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SMC_PARAM_ELLS_SHIFT))&amp;SMC_PARAM_ELLS_MASK)</span></div>
<div class="line"><a name="l10122"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gab5c2e973cea6fad87caf79ae1715ffa8">10122</a></span>&#160;<span class="preprocessor">#define SMC_PARAM_ELLS2_MASK                     0x20u</span></div>
<div class="line"><a name="l10123"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga44357f1e5c21f2d27b3a2aabbe01c6d7">10123</a></span>&#160;<span class="preprocessor">#define SMC_PARAM_ELLS2_SHIFT                    5u</span></div>
<div class="line"><a name="l10124"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gaf8434a9c0dba28a92802f5beb7b962e8">10124</a></span>&#160;<span class="preprocessor">#define SMC_PARAM_ELLS2_WIDTH                    1u</span></div>
<div class="line"><a name="l10125"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gaa03b70e0bcb3260343f19463805da491">10125</a></span>&#160;<span class="preprocessor">#define SMC_PARAM_ELLS2(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SMC_PARAM_ELLS2_SHIFT))&amp;SMC_PARAM_ELLS2_MASK)</span></div>
<div class="line"><a name="l10126"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gaf4a5ff664a362bb802c3f0cc1383491b">10126</a></span>&#160;<span class="preprocessor">#define SMC_PARAM_EVLLS0_MASK                    0x40u</span></div>
<div class="line"><a name="l10127"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga4e3e293b25185279de6e8e22ad660c9d">10127</a></span>&#160;<span class="preprocessor">#define SMC_PARAM_EVLLS0_SHIFT                   6u</span></div>
<div class="line"><a name="l10128"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga81e94120d8c89963f866a3c2fbcda749">10128</a></span>&#160;<span class="preprocessor">#define SMC_PARAM_EVLLS0_WIDTH                   1u</span></div>
<div class="line"><a name="l10129"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga6c9054e73d47ac34683b76f95e151f89">10129</a></span>&#160;<span class="preprocessor">#define SMC_PARAM_EVLLS0(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SMC_PARAM_EVLLS0_SHIFT))&amp;SMC_PARAM_EVLLS0_MASK)</span></div>
<div class="line"><a name="l10130"></a><span class="lineno">10130</span>&#160;<span class="comment">/* PMPROT Bit Fields */</span></div>
<div class="line"><a name="l10131"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga30602dafb393b5d9c52f0c75e1d78210">10131</a></span>&#160;<span class="preprocessor">#define SMC_PMPROT_AVLP_MASK                     0x20u</span></div>
<div class="line"><a name="l10132"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gae13777e671c1caf2d10809999574fed4">10132</a></span>&#160;<span class="preprocessor">#define SMC_PMPROT_AVLP_SHIFT                    5u</span></div>
<div class="line"><a name="l10133"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gae654a4000cf41697fc425baeaa409b61">10133</a></span>&#160;<span class="preprocessor">#define SMC_PMPROT_AVLP_WIDTH                    1u</span></div>
<div class="line"><a name="l10134"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga9cc7998d16f01dc2d8deb5cd1bf184df">10134</a></span>&#160;<span class="preprocessor">#define SMC_PMPROT_AVLP(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SMC_PMPROT_AVLP_SHIFT))&amp;SMC_PMPROT_AVLP_MASK)</span></div>
<div class="line"><a name="l10135"></a><span class="lineno">10135</span>&#160;<span class="comment">/* PMCTRL Bit Fields */</span></div>
<div class="line"><a name="l10136"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga8df79d8a16a6d12e3b343eec59d9453c">10136</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_STOPM_MASK                    0x7u</span></div>
<div class="line"><a name="l10137"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gaac7423086f31a8fbbfc8d18b1a876f26">10137</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_STOPM_SHIFT                   0u</span></div>
<div class="line"><a name="l10138"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gaeb312b2548700c13a81b251ffc1f1c92">10138</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_STOPM_WIDTH                   3u</span></div>
<div class="line"><a name="l10139"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gaa2ea36f819a21ef6b513564dc1453958">10139</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_STOPM(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SMC_PMCTRL_STOPM_SHIFT))&amp;SMC_PMCTRL_STOPM_MASK)</span></div>
<div class="line"><a name="l10140"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga4e085cede5bd67782fb1a06cbbd4caa4">10140</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_VLPSA_MASK                    0x8u</span></div>
<div class="line"><a name="l10141"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gadc15d215f2b6213b1c3176d69919a714">10141</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_VLPSA_SHIFT                   3u</span></div>
<div class="line"><a name="l10142"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gada98900c8ac9ace3140dc9735216de76">10142</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_VLPSA_WIDTH                   1u</span></div>
<div class="line"><a name="l10143"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga703d307eaa1254e3a1b6c3f98d91e7e8">10143</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_VLPSA(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SMC_PMCTRL_VLPSA_SHIFT))&amp;SMC_PMCTRL_VLPSA_MASK)</span></div>
<div class="line"><a name="l10144"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga1a456925e291d6d53f4891b25fcaf8eb">10144</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_RUNM_MASK                     0x60u</span></div>
<div class="line"><a name="l10145"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga8f8dc472f4a4b6ad1babae518c44d55e">10145</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_RUNM_SHIFT                    5u</span></div>
<div class="line"><a name="l10146"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga11507ab40ad4d4b0af00a103f6facfb5">10146</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_RUNM_WIDTH                    2u</span></div>
<div class="line"><a name="l10147"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gaa375b91daca0dd7f4b1452da903b5bdc">10147</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_RUNM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SMC_PMCTRL_RUNM_SHIFT))&amp;SMC_PMCTRL_RUNM_MASK)</span></div>
<div class="line"><a name="l10148"></a><span class="lineno">10148</span>&#160;<span class="comment">/* STOPCTRL Bit Fields */</span></div>
<div class="line"><a name="l10149"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga72d4295eed3dc8bdac7f185deb68a35a">10149</a></span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_STOPO_MASK                  0xC0u</span></div>
<div class="line"><a name="l10150"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga64bc8c32c93ad9421a4567c39d49f5b0">10150</a></span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_STOPO_SHIFT                 6u</span></div>
<div class="line"><a name="l10151"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga5025e90421a3e8d6c3811e232d87f2b3">10151</a></span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_STOPO_WIDTH                 2u</span></div>
<div class="line"><a name="l10152"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga38ebb9f7bf265c916b184cd8fec46031">10152</a></span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_STOPO(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SMC_STOPCTRL_STOPO_SHIFT))&amp;SMC_STOPCTRL_STOPO_MASK)</span></div>
<div class="line"><a name="l10153"></a><span class="lineno">10153</span>&#160;<span class="comment">/* PMSTAT Bit Fields */</span></div>
<div class="line"><a name="l10154"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga2574f973caed7a43c1d0b69888866f63">10154</a></span>&#160;<span class="preprocessor">#define SMC_PMSTAT_PMSTAT_MASK                   0xFFu</span></div>
<div class="line"><a name="l10155"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gaa4083ab43677e6a1b6832f6607a5ef0e">10155</a></span>&#160;<span class="preprocessor">#define SMC_PMSTAT_PMSTAT_SHIFT                  0u</span></div>
<div class="line"><a name="l10156"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga005f333b16225cb8bd86e8b3902f5dd5">10156</a></span>&#160;<span class="preprocessor">#define SMC_PMSTAT_PMSTAT_WIDTH                  8u</span></div>
<div class="line"><a name="l10157"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga27d1d3c05772950ce55e5ad4d2a998e3">10157</a></span>&#160;<span class="preprocessor">#define SMC_PMSTAT_PMSTAT(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SMC_PMSTAT_PMSTAT_SHIFT))&amp;SMC_PMSTAT_PMSTAT_MASK)</span></div>
<div class="line"><a name="l10158"></a><span class="lineno">10158</span>&#160; <span class="comment">/* end of group SMC_Register_Masks */</span></div>
<div class="line"><a name="l10162"></a><span class="lineno">10162</span>&#160; </div>
<div class="line"><a name="l10163"></a><span class="lineno">10163</span>&#160; <span class="comment">/* end of group SMC_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l10167"></a><span class="lineno">10167</span>&#160; </div>
<div class="line"><a name="l10168"></a><span class="lineno">10168</span>&#160; </div>
<div class="line"><a name="l10169"></a><span class="lineno">10169</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l10170"></a><span class="lineno">10170</span>&#160;<span class="comment">   -- TRGMUX Peripheral Access Layer</span></div>
<div class="line"><a name="l10171"></a><span class="lineno">10171</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l10172"></a><span class="lineno">10172</span>&#160; </div>
<div class="line"><a name="l10180"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___peripheral___access___layer.html#gaaa25b97fc1f1505e961dd3b28e947165">10180</a></span>&#160;<span class="preprocessor">#define TRGMUX_TRGMUXn_COUNT                     26u</span></div>
<div class="line"><a name="l10181"></a><span class="lineno">10181</span>&#160; </div>
<div class="line"><a name="l10183"></a><span class="lineno"><a class="line" href="struct_t_r_g_m_u_x___type.html">10183</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l10184"></a><span class="lineno"><a class="line" href="struct_t_r_g_m_u_x___type.html#ae3788ad39e75c48dc1f2315b467fcb29">10184</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TRGMUXn[<a class="code" href="group___t_r_g_m_u_x___peripheral___access___layer.html#gaaa25b97fc1f1505e961dd3b28e947165">TRGMUX_TRGMUXn_COUNT</a>];     </div>
<div class="line"><a name="l10185"></a><span class="lineno">10185</span>&#160;} <a class="code" href="struct_t_r_g_m_u_x___type.html">TRGMUX_Type</a>, *<a class="code" href="group___t_r_g_m_u_x___peripheral___access___layer.html#gafd341c8e7ec3d9a98e48677e32f56714">TRGMUX_MemMapPtr</a>;</div>
<div class="line"><a name="l10186"></a><span class="lineno">10186</span>&#160; </div>
<div class="line"><a name="l10188"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___peripheral___access___layer.html#gafc8fa200b4c5372f11a2a0ff22b80481">10188</a></span>&#160;<span class="preprocessor">#define TRGMUX_INSTANCE_COUNT                    (1u)</span></div>
<div class="line"><a name="l10189"></a><span class="lineno">10189</span>&#160; </div>
<div class="line"><a name="l10190"></a><span class="lineno">10190</span>&#160; </div>
<div class="line"><a name="l10191"></a><span class="lineno">10191</span>&#160;<span class="comment">/* TRGMUX - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l10193"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___peripheral___access___layer.html#ga8c44735e7ca900d6e68dacf26946c334">10193</a></span>&#160;<span class="preprocessor">#define TRGMUX_BASE                              (0x40063000u)</span></div>
<div class="line"><a name="l10194"></a><span class="lineno">10194</span>&#160; </div>
<div class="line"><a name="l10195"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___peripheral___access___layer.html#ga179a72bbdf6ff89e59e6e8802f654478">10195</a></span>&#160;<span class="preprocessor">#define TRGMUX                                   ((TRGMUX_Type *)TRGMUX_BASE)</span></div>
<div class="line"><a name="l10196"></a><span class="lineno">10196</span>&#160; </div>
<div class="line"><a name="l10197"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___peripheral___access___layer.html#ga1154c06ed244699926335a83dc4bc9f5">10197</a></span>&#160;<span class="preprocessor">#define TRGMUX_BASE_ADDRS                        { TRGMUX_BASE }</span></div>
<div class="line"><a name="l10198"></a><span class="lineno">10198</span>&#160; </div>
<div class="line"><a name="l10199"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___peripheral___access___layer.html#ga7404aa0c990311a88182486b5f17d6f2">10199</a></span>&#160;<span class="preprocessor">#define TRGMUX_BASE_PTRS                         { TRGMUX }</span></div>
<div class="line"><a name="l10200"></a><span class="lineno">10200</span>&#160; </div>
<div class="line"><a name="l10201"></a><span class="lineno">10201</span>&#160;<span class="comment">/* TRGMUX index offsets */</span></div>
<div class="line"><a name="l10202"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___peripheral___access___layer.html#ga13e4851d5f346b08cebacb8afcd85d41">10202</a></span>&#160;<span class="preprocessor">#define TRGMUX_DMAMUX0_INDEX                     0</span></div>
<div class="line"><a name="l10203"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___peripheral___access___layer.html#ga4d06a2498dce1905eaeba5692713107e">10203</a></span>&#160;<span class="preprocessor">#define TRGMUX_EXTOUT0_INDEX                     1</span></div>
<div class="line"><a name="l10204"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___peripheral___access___layer.html#ga86be9afe38c62ab19a44b8666d2b3ced">10204</a></span>&#160;<span class="preprocessor">#define TRGMUX_EXTOUT1_INDEX                     2</span></div>
<div class="line"><a name="l10205"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___peripheral___access___layer.html#ga0641fde63fff7c84e42df23ecdc2c922">10205</a></span>&#160;<span class="preprocessor">#define TRGMUX_ADC0_INDEX                        3</span></div>
<div class="line"><a name="l10206"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___peripheral___access___layer.html#ga182a56962fe42ccfd2ed4840dd568526">10206</a></span>&#160;<span class="preprocessor">#define TRGMUX_CMP0_INDEX                        7</span></div>
<div class="line"><a name="l10207"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___peripheral___access___layer.html#gad754a90e8b452287439fe421b7f2b5e5">10207</a></span>&#160;<span class="preprocessor">#define TRGMUX_FTM0_INDEX                        10</span></div>
<div class="line"><a name="l10208"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___peripheral___access___layer.html#ga90b37fb47b96b8fd431843d3ba7f2a19">10208</a></span>&#160;<span class="preprocessor">#define TRGMUX_FTM1_INDEX                        11</span></div>
<div class="line"><a name="l10209"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___peripheral___access___layer.html#gaefbee1be6c20f8c12600606599d4a603">10209</a></span>&#160;<span class="preprocessor">#define TRGMUX_PDB0_INDEX                        14</span></div>
<div class="line"><a name="l10210"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___peripheral___access___layer.html#gaebbe2e90b4924d51fdeec0daf731b2ce">10210</a></span>&#160;<span class="preprocessor">#define TRGMUX_FLEXIO_INDEX                      17</span></div>
<div class="line"><a name="l10211"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___peripheral___access___layer.html#ga5d7e57da3b173137b6e62ba8558f53f9">10211</a></span>&#160;<span class="preprocessor">#define TRGMUX_LPIT0_INDEX                       18</span></div>
<div class="line"><a name="l10212"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___peripheral___access___layer.html#ga0f7d344e343802efef2d28cb58666054">10212</a></span>&#160;<span class="preprocessor">#define TRGMUX_LPUART0_INDEX                     19</span></div>
<div class="line"><a name="l10213"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___peripheral___access___layer.html#ga91aaf8914123333320f3281f7210461c">10213</a></span>&#160;<span class="preprocessor">#define TRGMUX_LPUART1_INDEX                     20</span></div>
<div class="line"><a name="l10214"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___peripheral___access___layer.html#gaedcc59e9d488851b671b8b03a6930c6a">10214</a></span>&#160;<span class="preprocessor">#define TRGMUX_LPI2C0_INDEX                      21</span></div>
<div class="line"><a name="l10215"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___peripheral___access___layer.html#ga96ee382cf72531547a20b2960676a53b">10215</a></span>&#160;<span class="preprocessor">#define TRGMUX_LPSPI0_INDEX                      23</span></div>
<div class="line"><a name="l10216"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___peripheral___access___layer.html#ga308cfc7a07d01d6861aded057c928e38">10216</a></span>&#160;<span class="preprocessor">#define TRGMUX_LPTMR0_INDEX                      25</span></div>
<div class="line"><a name="l10217"></a><span class="lineno">10217</span>&#160; </div>
<div class="line"><a name="l10218"></a><span class="lineno">10218</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l10219"></a><span class="lineno">10219</span>&#160;<span class="comment">   -- TRGMUX Register Masks</span></div>
<div class="line"><a name="l10220"></a><span class="lineno">10220</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l10221"></a><span class="lineno">10221</span>&#160; </div>
<div class="line"><a name="l10227"></a><span class="lineno">10227</span>&#160;<span class="comment">/* TRGMUXn Bit Fields */</span></div>
<div class="line"><a name="l10228"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___register___masks.html#gab7ce8a448f9301fd57c3fa1a6b8dce47">10228</a></span>&#160;<span class="preprocessor">#define TRGMUX_TRGMUXn_SEL0_MASK                 0x3Fu</span></div>
<div class="line"><a name="l10229"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___register___masks.html#ga0ded7fb551fe15a6391438d7dad749e9">10229</a></span>&#160;<span class="preprocessor">#define TRGMUX_TRGMUXn_SEL0_SHIFT                0u</span></div>
<div class="line"><a name="l10230"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___register___masks.html#gaa52abd8823802fdfa964d550ebeb525e">10230</a></span>&#160;<span class="preprocessor">#define TRGMUX_TRGMUXn_SEL0_WIDTH                6u</span></div>
<div class="line"><a name="l10231"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___register___masks.html#gafc6bc6e2e21286a0ee3624ae6a82c6a2">10231</a></span>&#160;<span class="preprocessor">#define TRGMUX_TRGMUXn_SEL0(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;TRGMUX_TRGMUXn_SEL0_SHIFT))&amp;TRGMUX_TRGMUXn_SEL0_MASK)</span></div>
<div class="line"><a name="l10232"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___register___masks.html#ga64dba2556cd64ae580410dc3b74bb7b6">10232</a></span>&#160;<span class="preprocessor">#define TRGMUX_TRGMUXn_SEL1_MASK                 0x3F00u</span></div>
<div class="line"><a name="l10233"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___register___masks.html#gab9804f9065fd1ce906f3a3fb8759377d">10233</a></span>&#160;<span class="preprocessor">#define TRGMUX_TRGMUXn_SEL1_SHIFT                8u</span></div>
<div class="line"><a name="l10234"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___register___masks.html#ga7e65ea732cc18d640e728c81c5fb1d4f">10234</a></span>&#160;<span class="preprocessor">#define TRGMUX_TRGMUXn_SEL1_WIDTH                6u</span></div>
<div class="line"><a name="l10235"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___register___masks.html#gae7bf341d8b4da6be9c3c5f56c46a9f7b">10235</a></span>&#160;<span class="preprocessor">#define TRGMUX_TRGMUXn_SEL1(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;TRGMUX_TRGMUXn_SEL1_SHIFT))&amp;TRGMUX_TRGMUXn_SEL1_MASK)</span></div>
<div class="line"><a name="l10236"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___register___masks.html#gac2e82ebb0f79fcabf027c7a492e3e8c5">10236</a></span>&#160;<span class="preprocessor">#define TRGMUX_TRGMUXn_SEL2_MASK                 0x3F0000u</span></div>
<div class="line"><a name="l10237"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___register___masks.html#gaa1bd38feec7f94566889a0654083a328">10237</a></span>&#160;<span class="preprocessor">#define TRGMUX_TRGMUXn_SEL2_SHIFT                16u</span></div>
<div class="line"><a name="l10238"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___register___masks.html#ga61c2aa591fc952eeac67d1bb2d160998">10238</a></span>&#160;<span class="preprocessor">#define TRGMUX_TRGMUXn_SEL2_WIDTH                6u</span></div>
<div class="line"><a name="l10239"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___register___masks.html#ga019f4216d2f2a0c9bf273a707195c530">10239</a></span>&#160;<span class="preprocessor">#define TRGMUX_TRGMUXn_SEL2(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;TRGMUX_TRGMUXn_SEL2_SHIFT))&amp;TRGMUX_TRGMUXn_SEL2_MASK)</span></div>
<div class="line"><a name="l10240"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___register___masks.html#ga70f53a46912e4d69c29379e25a7075c5">10240</a></span>&#160;<span class="preprocessor">#define TRGMUX_TRGMUXn_SEL3_MASK                 0x3F000000u</span></div>
<div class="line"><a name="l10241"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___register___masks.html#gaa51641be2ba59100e9ae535ed773462d">10241</a></span>&#160;<span class="preprocessor">#define TRGMUX_TRGMUXn_SEL3_SHIFT                24u</span></div>
<div class="line"><a name="l10242"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___register___masks.html#ga104b23f966ee8111051bfb0373c7ecbf">10242</a></span>&#160;<span class="preprocessor">#define TRGMUX_TRGMUXn_SEL3_WIDTH                6u</span></div>
<div class="line"><a name="l10243"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___register___masks.html#gabb5fb51ed904d688dab19ecb0a6b70f4">10243</a></span>&#160;<span class="preprocessor">#define TRGMUX_TRGMUXn_SEL3(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;TRGMUX_TRGMUXn_SEL3_SHIFT))&amp;TRGMUX_TRGMUXn_SEL3_MASK)</span></div>
<div class="line"><a name="l10244"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___register___masks.html#gab1fa48626e055e25315a03c67309279d">10244</a></span>&#160;<span class="preprocessor">#define TRGMUX_TRGMUXn_LK_MASK                   0x80000000u</span></div>
<div class="line"><a name="l10245"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___register___masks.html#gaee9b10185d8b9ec35972bcd25c2c3a87">10245</a></span>&#160;<span class="preprocessor">#define TRGMUX_TRGMUXn_LK_SHIFT                  31u</span></div>
<div class="line"><a name="l10246"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___register___masks.html#ga14856baa5b8b9618d5804d3c17993c08">10246</a></span>&#160;<span class="preprocessor">#define TRGMUX_TRGMUXn_LK_WIDTH                  1u</span></div>
<div class="line"><a name="l10247"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___register___masks.html#gaa62e8af6f627f851e0fd771694d7fdf5">10247</a></span>&#160;<span class="preprocessor">#define TRGMUX_TRGMUXn_LK(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;TRGMUX_TRGMUXn_LK_SHIFT))&amp;TRGMUX_TRGMUXn_LK_MASK)</span></div>
<div class="line"><a name="l10248"></a><span class="lineno">10248</span>&#160; <span class="comment">/* end of group TRGMUX_Register_Masks */</span></div>
<div class="line"><a name="l10252"></a><span class="lineno">10252</span>&#160; </div>
<div class="line"><a name="l10253"></a><span class="lineno">10253</span>&#160; <span class="comment">/* end of group TRGMUX_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l10257"></a><span class="lineno">10257</span>&#160; </div>
<div class="line"><a name="l10258"></a><span class="lineno">10258</span>&#160; </div>
<div class="line"><a name="l10259"></a><span class="lineno">10259</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l10260"></a><span class="lineno">10260</span>&#160;<span class="comment">   -- WDOG Peripheral Access Layer</span></div>
<div class="line"><a name="l10261"></a><span class="lineno">10261</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l10262"></a><span class="lineno">10262</span>&#160; </div>
<div class="line"><a name="l10272"></a><span class="lineno"><a class="line" href="struct_w_d_o_g___type.html">10272</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l10273"></a><span class="lineno"><a class="line" href="struct_w_d_o_g___type.html#a1ea4c95e5b76360ca3b56fbc2cd16eaa">10273</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_w_d_o_g___type.html#a1ea4c95e5b76360ca3b56fbc2cd16eaa">CS</a>;                                </div>
<div class="line"><a name="l10274"></a><span class="lineno"><a class="line" href="struct_w_d_o_g___type.html#af6880a5f16873c91af70beaaabddb256">10274</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_w_d_o_g___type.html#af6880a5f16873c91af70beaaabddb256">CNT</a>;                               </div>
<div class="line"><a name="l10275"></a><span class="lineno"><a class="line" href="struct_w_d_o_g___type.html#aa4d2e88b28816623c70f4b9ee5ddf2b8">10275</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_w_d_o_g___type.html#aa4d2e88b28816623c70f4b9ee5ddf2b8">TOVAL</a>;                             </div>
<div class="line"><a name="l10276"></a><span class="lineno"><a class="line" href="struct_w_d_o_g___type.html#ad38f772b7e5bdc94899076d746a24953">10276</a></span>&#160;  <a class="code" href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_w_d_o_g___type.html#ad38f772b7e5bdc94899076d746a24953">WIN</a>;                               </div>
<div class="line"><a name="l10277"></a><span class="lineno">10277</span>&#160;} <a class="code" href="struct_w_d_o_g___type.html">WDOG_Type</a>, *<a class="code" href="group___w_d_o_g___peripheral___access___layer.html#ga2ede0926c93f1cde46423a386bfdcaa2">WDOG_MemMapPtr</a>;</div>
<div class="line"><a name="l10278"></a><span class="lineno">10278</span>&#160; </div>
<div class="line"><a name="l10280"></a><span class="lineno"><a class="line" href="group___w_d_o_g___peripheral___access___layer.html#gaa1bbc1fa1226588d5660284955680d67">10280</a></span>&#160;<span class="preprocessor">#define WDOG_INSTANCE_COUNT                      (1u)</span></div>
<div class="line"><a name="l10281"></a><span class="lineno">10281</span>&#160; </div>
<div class="line"><a name="l10282"></a><span class="lineno">10282</span>&#160; </div>
<div class="line"><a name="l10283"></a><span class="lineno">10283</span>&#160;<span class="comment">/* WDOG - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l10285"></a><span class="lineno"><a class="line" href="group___w_d_o_g___peripheral___access___layer.html#ga0c092d77d4599871d1ebda1a3a28e887">10285</a></span>&#160;<span class="preprocessor">#define WDOG_BASE                                (0x40052000u)</span></div>
<div class="line"><a name="l10286"></a><span class="lineno">10286</span>&#160; </div>
<div class="line"><a name="l10287"></a><span class="lineno"><a class="line" href="group___w_d_o_g___peripheral___access___layer.html#gab938901a5fa5443253fc293ebd0399e3">10287</a></span>&#160;<span class="preprocessor">#define WDOG                                     ((WDOG_Type *)WDOG_BASE)</span></div>
<div class="line"><a name="l10288"></a><span class="lineno">10288</span>&#160; </div>
<div class="line"><a name="l10289"></a><span class="lineno"><a class="line" href="group___w_d_o_g___peripheral___access___layer.html#gaa48c10a6a132d044b0d2a7b495b303da">10289</a></span>&#160;<span class="preprocessor">#define WDOG_BASE_ADDRS                          { WDOG_BASE }</span></div>
<div class="line"><a name="l10290"></a><span class="lineno">10290</span>&#160; </div>
<div class="line"><a name="l10291"></a><span class="lineno"><a class="line" href="group___w_d_o_g___peripheral___access___layer.html#ga8d50dba3756857eed1783b3d726d40d8">10291</a></span>&#160;<span class="preprocessor">#define WDOG_BASE_PTRS                           { WDOG }</span></div>
<div class="line"><a name="l10292"></a><span class="lineno">10292</span>&#160; </div>
<div class="line"><a name="l10293"></a><span class="lineno"><a class="line" href="group___w_d_o_g___peripheral___access___layer.html#gae67aa458e2685b0b49712ac567af7128">10293</a></span>&#160;<span class="preprocessor">#define WDOG_IRQS_ARR_COUNT                      (1u)</span></div>
<div class="line"><a name="l10294"></a><span class="lineno">10294</span>&#160; </div>
<div class="line"><a name="l10295"></a><span class="lineno"><a class="line" href="group___w_d_o_g___peripheral___access___layer.html#ga4b94904823588d9dc2b3350c3163c4b9">10295</a></span>&#160;<span class="preprocessor">#define WDOG_IRQS_CH_COUNT                       (1u)</span></div>
<div class="line"><a name="l10296"></a><span class="lineno">10296</span>&#160; </div>
<div class="line"><a name="l10297"></a><span class="lineno"><a class="line" href="group___w_d_o_g___peripheral___access___layer.html#gad44cf9ab5d5c2116869c5570758d4eeb">10297</a></span>&#160;<span class="preprocessor">#define WDOG_IRQS                                { WDOG_IRQn }</span></div>
<div class="line"><a name="l10298"></a><span class="lineno">10298</span>&#160; </div>
<div class="line"><a name="l10299"></a><span class="lineno">10299</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l10300"></a><span class="lineno">10300</span>&#160;<span class="comment">   -- WDOG Register Masks</span></div>
<div class="line"><a name="l10301"></a><span class="lineno">10301</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l10302"></a><span class="lineno">10302</span>&#160; </div>
<div class="line"><a name="l10308"></a><span class="lineno">10308</span>&#160;<span class="comment">/* CS Bit Fields */</span></div>
<div class="line"><a name="l10309"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga610912ac5ce0b09d1cd0353a78aea73c">10309</a></span>&#160;<span class="preprocessor">#define WDOG_CS_STOP_MASK                        0x1u</span></div>
<div class="line"><a name="l10310"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga8bf25335bd73c7dd276033675d72077f">10310</a></span>&#160;<span class="preprocessor">#define WDOG_CS_STOP_SHIFT                       0u</span></div>
<div class="line"><a name="l10311"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gaa1500a2cbfc78374bf65ffe301848c00">10311</a></span>&#160;<span class="preprocessor">#define WDOG_CS_STOP_WIDTH                       1u</span></div>
<div class="line"><a name="l10312"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga92cfee8d0eba3f60115f4ef38d37d4fc">10312</a></span>&#160;<span class="preprocessor">#define WDOG_CS_STOP(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;WDOG_CS_STOP_SHIFT))&amp;WDOG_CS_STOP_MASK)</span></div>
<div class="line"><a name="l10313"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga5e38d83a9e2096f2581898657486af35">10313</a></span>&#160;<span class="preprocessor">#define WDOG_CS_WAIT_MASK                        0x2u</span></div>
<div class="line"><a name="l10314"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gaad8f265447db57121fbe56f1c0dd8f40">10314</a></span>&#160;<span class="preprocessor">#define WDOG_CS_WAIT_SHIFT                       1u</span></div>
<div class="line"><a name="l10315"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga8f2a133e6b75b6e127bcc77121287219">10315</a></span>&#160;<span class="preprocessor">#define WDOG_CS_WAIT_WIDTH                       1u</span></div>
<div class="line"><a name="l10316"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga037e05b4cf675aac3e0538f001fc3b07">10316</a></span>&#160;<span class="preprocessor">#define WDOG_CS_WAIT(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;WDOG_CS_WAIT_SHIFT))&amp;WDOG_CS_WAIT_MASK)</span></div>
<div class="line"><a name="l10317"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gac958f3d3a441f715d2179971a3c2014f">10317</a></span>&#160;<span class="preprocessor">#define WDOG_CS_DBG_MASK                         0x4u</span></div>
<div class="line"><a name="l10318"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gafc4675f456dbe5d354f7e4186172c07e">10318</a></span>&#160;<span class="preprocessor">#define WDOG_CS_DBG_SHIFT                        2u</span></div>
<div class="line"><a name="l10319"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga410754b3ec17ef4385e303f7565123c8">10319</a></span>&#160;<span class="preprocessor">#define WDOG_CS_DBG_WIDTH                        1u</span></div>
<div class="line"><a name="l10320"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gab16a21ef4e6c7c6895fab84bb9814f55">10320</a></span>&#160;<span class="preprocessor">#define WDOG_CS_DBG(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;WDOG_CS_DBG_SHIFT))&amp;WDOG_CS_DBG_MASK)</span></div>
<div class="line"><a name="l10321"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gaddbeb7ad9100d30dad7d2b08c30f4bdb">10321</a></span>&#160;<span class="preprocessor">#define WDOG_CS_TST_MASK                         0x18u</span></div>
<div class="line"><a name="l10322"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga44586cdb7abab79be621526ca50424ec">10322</a></span>&#160;<span class="preprocessor">#define WDOG_CS_TST_SHIFT                        3u</span></div>
<div class="line"><a name="l10323"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga6bdf6d242289fa17742718407c7d5d96">10323</a></span>&#160;<span class="preprocessor">#define WDOG_CS_TST_WIDTH                        2u</span></div>
<div class="line"><a name="l10324"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga0a95bf0ddcad3a9cd68716bd06da8952">10324</a></span>&#160;<span class="preprocessor">#define WDOG_CS_TST(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;WDOG_CS_TST_SHIFT))&amp;WDOG_CS_TST_MASK)</span></div>
<div class="line"><a name="l10325"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga8c6ea1f85fc6643498c6e263c4ea89c5">10325</a></span>&#160;<span class="preprocessor">#define WDOG_CS_UPDATE_MASK                      0x20u</span></div>
<div class="line"><a name="l10326"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga083b8e29d5e319a628b514d7900b1069">10326</a></span>&#160;<span class="preprocessor">#define WDOG_CS_UPDATE_SHIFT                     5u</span></div>
<div class="line"><a name="l10327"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga76c397da80aac3ca5a7757a37fc689b4">10327</a></span>&#160;<span class="preprocessor">#define WDOG_CS_UPDATE_WIDTH                     1u</span></div>
<div class="line"><a name="l10328"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gae0a5d448e067ce420431eaf1b026693d">10328</a></span>&#160;<span class="preprocessor">#define WDOG_CS_UPDATE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;WDOG_CS_UPDATE_SHIFT))&amp;WDOG_CS_UPDATE_MASK)</span></div>
<div class="line"><a name="l10329"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga895990a1650bdb19a80e987a15f15faf">10329</a></span>&#160;<span class="preprocessor">#define WDOG_CS_INT_MASK                         0x40u</span></div>
<div class="line"><a name="l10330"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gab63a375a5acadceae55626579e3290a7">10330</a></span>&#160;<span class="preprocessor">#define WDOG_CS_INT_SHIFT                        6u</span></div>
<div class="line"><a name="l10331"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gaf86da084bbfbfd3553cdc8cd8a45d517">10331</a></span>&#160;<span class="preprocessor">#define WDOG_CS_INT_WIDTH                        1u</span></div>
<div class="line"><a name="l10332"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gabaaadee819c8f3a090815e954fe498c5">10332</a></span>&#160;<span class="preprocessor">#define WDOG_CS_INT(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;WDOG_CS_INT_SHIFT))&amp;WDOG_CS_INT_MASK)</span></div>
<div class="line"><a name="l10333"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga86404610f51bde5a2ea1fbbe5890a484">10333</a></span>&#160;<span class="preprocessor">#define WDOG_CS_EN_MASK                          0x80u</span></div>
<div class="line"><a name="l10334"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gaa3a84f65a9ef519e52ac4df170ef1bed">10334</a></span>&#160;<span class="preprocessor">#define WDOG_CS_EN_SHIFT                         7u</span></div>
<div class="line"><a name="l10335"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga4ec3200d04867d263d5ac9f18dc8c41c">10335</a></span>&#160;<span class="preprocessor">#define WDOG_CS_EN_WIDTH                         1u</span></div>
<div class="line"><a name="l10336"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga6cce1e929b1df4a85bae66d68579f0a2">10336</a></span>&#160;<span class="preprocessor">#define WDOG_CS_EN(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;WDOG_CS_EN_SHIFT))&amp;WDOG_CS_EN_MASK)</span></div>
<div class="line"><a name="l10337"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gaf1a4b7ed8fd0f97183485dcf2ae42cd2">10337</a></span>&#160;<span class="preprocessor">#define WDOG_CS_CLK_MASK                         0x300u</span></div>
<div class="line"><a name="l10338"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga53eb063e7c50c6dc6f0cef9e0a01f698">10338</a></span>&#160;<span class="preprocessor">#define WDOG_CS_CLK_SHIFT                        8u</span></div>
<div class="line"><a name="l10339"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga4ab5e4a4adf1222a6432dad94615f8ac">10339</a></span>&#160;<span class="preprocessor">#define WDOG_CS_CLK_WIDTH                        2u</span></div>
<div class="line"><a name="l10340"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga7be43005cdfb36f5da16bbedc6dd0553">10340</a></span>&#160;<span class="preprocessor">#define WDOG_CS_CLK(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;WDOG_CS_CLK_SHIFT))&amp;WDOG_CS_CLK_MASK)</span></div>
<div class="line"><a name="l10341"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga01da4d71afbe92101b2b41a4acde2be9">10341</a></span>&#160;<span class="preprocessor">#define WDOG_CS_RCS_MASK                         0x400u</span></div>
<div class="line"><a name="l10342"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gac3af3affd466bfa6d0d070c41e13d2e5">10342</a></span>&#160;<span class="preprocessor">#define WDOG_CS_RCS_SHIFT                        10u</span></div>
<div class="line"><a name="l10343"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gacae0951d2b460b307ef0757b63a7a820">10343</a></span>&#160;<span class="preprocessor">#define WDOG_CS_RCS_WIDTH                        1u</span></div>
<div class="line"><a name="l10344"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga5a12eb0d0b1194cbd76eb8768c0b07b1">10344</a></span>&#160;<span class="preprocessor">#define WDOG_CS_RCS(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;WDOG_CS_RCS_SHIFT))&amp;WDOG_CS_RCS_MASK)</span></div>
<div class="line"><a name="l10345"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga0e0dca1bfae087887b8c12da7e418ed1">10345</a></span>&#160;<span class="preprocessor">#define WDOG_CS_ULK_MASK                         0x800u</span></div>
<div class="line"><a name="l10346"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga2491b0aed72b2bf60d28709c97246337">10346</a></span>&#160;<span class="preprocessor">#define WDOG_CS_ULK_SHIFT                        11u</span></div>
<div class="line"><a name="l10347"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga09717c77ee92770062544152b5692b7a">10347</a></span>&#160;<span class="preprocessor">#define WDOG_CS_ULK_WIDTH                        1u</span></div>
<div class="line"><a name="l10348"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga5bccb25887c5053577789ea098ae9028">10348</a></span>&#160;<span class="preprocessor">#define WDOG_CS_ULK(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;WDOG_CS_ULK_SHIFT))&amp;WDOG_CS_ULK_MASK)</span></div>
<div class="line"><a name="l10349"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga9c52df78bb68615507ad20cca32f8e0f">10349</a></span>&#160;<span class="preprocessor">#define WDOG_CS_PRES_MASK                        0x1000u</span></div>
<div class="line"><a name="l10350"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga0256162cc4b7a77849338e933cb8baa2">10350</a></span>&#160;<span class="preprocessor">#define WDOG_CS_PRES_SHIFT                       12u</span></div>
<div class="line"><a name="l10351"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga478f75cb77995f68942db31f14773125">10351</a></span>&#160;<span class="preprocessor">#define WDOG_CS_PRES_WIDTH                       1u</span></div>
<div class="line"><a name="l10352"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga229822d968a01b8e50b51b253dff0c7f">10352</a></span>&#160;<span class="preprocessor">#define WDOG_CS_PRES(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;WDOG_CS_PRES_SHIFT))&amp;WDOG_CS_PRES_MASK)</span></div>
<div class="line"><a name="l10353"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga883169639db3fe3cebf1e0d865d6b5a3">10353</a></span>&#160;<span class="preprocessor">#define WDOG_CS_CMD32EN_MASK                     0x2000u</span></div>
<div class="line"><a name="l10354"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga99ec58fd831545fb3f400b4b26270f5d">10354</a></span>&#160;<span class="preprocessor">#define WDOG_CS_CMD32EN_SHIFT                    13u</span></div>
<div class="line"><a name="l10355"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga6661d469401b62a5442568b56a8d5148">10355</a></span>&#160;<span class="preprocessor">#define WDOG_CS_CMD32EN_WIDTH                    1u</span></div>
<div class="line"><a name="l10356"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga1c5b9c046f839ac5d65029fb2f3fd38f">10356</a></span>&#160;<span class="preprocessor">#define WDOG_CS_CMD32EN(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;WDOG_CS_CMD32EN_SHIFT))&amp;WDOG_CS_CMD32EN_MASK)</span></div>
<div class="line"><a name="l10357"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gaff62f343e8a72b04a34799cd50af1d2b">10357</a></span>&#160;<span class="preprocessor">#define WDOG_CS_FLG_MASK                         0x4000u</span></div>
<div class="line"><a name="l10358"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga01e53e10b53c9fb71859d13541ab9e29">10358</a></span>&#160;<span class="preprocessor">#define WDOG_CS_FLG_SHIFT                        14u</span></div>
<div class="line"><a name="l10359"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga13671d5b51899b049612c4973d2b1ce3">10359</a></span>&#160;<span class="preprocessor">#define WDOG_CS_FLG_WIDTH                        1u</span></div>
<div class="line"><a name="l10360"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga5b51a9c49a5ef477dbc9c1e113b2b40b">10360</a></span>&#160;<span class="preprocessor">#define WDOG_CS_FLG(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;WDOG_CS_FLG_SHIFT))&amp;WDOG_CS_FLG_MASK)</span></div>
<div class="line"><a name="l10361"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga5d29f8fe0dc5eb19721057268ff3c145">10361</a></span>&#160;<span class="preprocessor">#define WDOG_CS_WIN_MASK                         0x8000u</span></div>
<div class="line"><a name="l10362"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga015c57325505dd8606dc484c5e81267d">10362</a></span>&#160;<span class="preprocessor">#define WDOG_CS_WIN_SHIFT                        15u</span></div>
<div class="line"><a name="l10363"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gae85a8c544f2cb09f40cbbdcd1d2a6bd4">10363</a></span>&#160;<span class="preprocessor">#define WDOG_CS_WIN_WIDTH                        1u</span></div>
<div class="line"><a name="l10364"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga63ac51679a8acba206e42dc0333c44ac">10364</a></span>&#160;<span class="preprocessor">#define WDOG_CS_WIN(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;WDOG_CS_WIN_SHIFT))&amp;WDOG_CS_WIN_MASK)</span></div>
<div class="line"><a name="l10365"></a><span class="lineno">10365</span>&#160;<span class="comment">/* CNT Bit Fields */</span></div>
<div class="line"><a name="l10366"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga36d89df4dabdb9036365a5f291c68592">10366</a></span>&#160;<span class="preprocessor">#define WDOG_CNT_CNTLOW_MASK                     0xFFu</span></div>
<div class="line"><a name="l10367"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gac759cb322850b1ee1e4e3c0e75154198">10367</a></span>&#160;<span class="preprocessor">#define WDOG_CNT_CNTLOW_SHIFT                    0u</span></div>
<div class="line"><a name="l10368"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga0f6e29a77abd63d542bd15c49212d392">10368</a></span>&#160;<span class="preprocessor">#define WDOG_CNT_CNTLOW_WIDTH                    8u</span></div>
<div class="line"><a name="l10369"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga284f6c2dcd254384675aa1e01f560a5b">10369</a></span>&#160;<span class="preprocessor">#define WDOG_CNT_CNTLOW(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;WDOG_CNT_CNTLOW_SHIFT))&amp;WDOG_CNT_CNTLOW_MASK)</span></div>
<div class="line"><a name="l10370"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga88e325e72121ee1633d98b15c4f582dc">10370</a></span>&#160;<span class="preprocessor">#define WDOG_CNT_CNTHIGH_MASK                    0xFF00u</span></div>
<div class="line"><a name="l10371"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga481b7ce8cefdcc78af49a53e91182532">10371</a></span>&#160;<span class="preprocessor">#define WDOG_CNT_CNTHIGH_SHIFT                   8u</span></div>
<div class="line"><a name="l10372"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gad2cd24e613c93d7877357dae396fb933">10372</a></span>&#160;<span class="preprocessor">#define WDOG_CNT_CNTHIGH_WIDTH                   8u</span></div>
<div class="line"><a name="l10373"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga5b7e969ef9040602ea90411ae6f94ed8">10373</a></span>&#160;<span class="preprocessor">#define WDOG_CNT_CNTHIGH(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;WDOG_CNT_CNTHIGH_SHIFT))&amp;WDOG_CNT_CNTHIGH_MASK)</span></div>
<div class="line"><a name="l10374"></a><span class="lineno">10374</span>&#160;<span class="comment">/* TOVAL Bit Fields */</span></div>
<div class="line"><a name="l10375"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gacca5a2c1f112e7de935af443168b144d">10375</a></span>&#160;<span class="preprocessor">#define WDOG_TOVAL_TOVALLOW_MASK                 0xFFu</span></div>
<div class="line"><a name="l10376"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gaaa57dd9c5d6c805d55bba9442a35485f">10376</a></span>&#160;<span class="preprocessor">#define WDOG_TOVAL_TOVALLOW_SHIFT                0u</span></div>
<div class="line"><a name="l10377"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gaa18b3d9e28442e89980749f5325d6509">10377</a></span>&#160;<span class="preprocessor">#define WDOG_TOVAL_TOVALLOW_WIDTH                8u</span></div>
<div class="line"><a name="l10378"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga98e29d9769ecc423085e478df8d3b86d">10378</a></span>&#160;<span class="preprocessor">#define WDOG_TOVAL_TOVALLOW(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;WDOG_TOVAL_TOVALLOW_SHIFT))&amp;WDOG_TOVAL_TOVALLOW_MASK)</span></div>
<div class="line"><a name="l10379"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gadcfe1721b064413039884b426d376dbb">10379</a></span>&#160;<span class="preprocessor">#define WDOG_TOVAL_TOVALHIGH_MASK                0xFF00u</span></div>
<div class="line"><a name="l10380"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga98ed441f77f454cc776f8fc0297c0df2">10380</a></span>&#160;<span class="preprocessor">#define WDOG_TOVAL_TOVALHIGH_SHIFT               8u</span></div>
<div class="line"><a name="l10381"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gae2cee2f505eafb4821dbb8ba818b7b77">10381</a></span>&#160;<span class="preprocessor">#define WDOG_TOVAL_TOVALHIGH_WIDTH               8u</span></div>
<div class="line"><a name="l10382"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga0cfda7cbb9ecd5fddb39aeede4d456e9">10382</a></span>&#160;<span class="preprocessor">#define WDOG_TOVAL_TOVALHIGH(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;WDOG_TOVAL_TOVALHIGH_SHIFT))&amp;WDOG_TOVAL_TOVALHIGH_MASK)</span></div>
<div class="line"><a name="l10383"></a><span class="lineno">10383</span>&#160;<span class="comment">/* WIN Bit Fields */</span></div>
<div class="line"><a name="l10384"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gaa5dfc174f0ff4414e0f3175468d9494f">10384</a></span>&#160;<span class="preprocessor">#define WDOG_WIN_WINLOW_MASK                     0xFFu</span></div>
<div class="line"><a name="l10385"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga38fc8a7d566549bef9bdf52882a6947e">10385</a></span>&#160;<span class="preprocessor">#define WDOG_WIN_WINLOW_SHIFT                    0u</span></div>
<div class="line"><a name="l10386"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gaad8f428fc62e4609a828ff551f36bf47">10386</a></span>&#160;<span class="preprocessor">#define WDOG_WIN_WINLOW_WIDTH                    8u</span></div>
<div class="line"><a name="l10387"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga392160608038b8fc26f7904f4f171daf">10387</a></span>&#160;<span class="preprocessor">#define WDOG_WIN_WINLOW(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;WDOG_WIN_WINLOW_SHIFT))&amp;WDOG_WIN_WINLOW_MASK)</span></div>
<div class="line"><a name="l10388"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga5783bc741945609e529ec5b228724a0e">10388</a></span>&#160;<span class="preprocessor">#define WDOG_WIN_WINHIGH_MASK                    0xFF00u</span></div>
<div class="line"><a name="l10389"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gaa0f35e130c06334d14c99b77bdecb25d">10389</a></span>&#160;<span class="preprocessor">#define WDOG_WIN_WINHIGH_SHIFT                   8u</span></div>
<div class="line"><a name="l10390"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga7e83d3c8e36d993fbe849fc100c5b8fa">10390</a></span>&#160;<span class="preprocessor">#define WDOG_WIN_WINHIGH_WIDTH                   8u</span></div>
<div class="line"><a name="l10391"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga6c4bc8782819835de6213eb4bb2af30c">10391</a></span>&#160;<span class="preprocessor">#define WDOG_WIN_WINHIGH(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;WDOG_WIN_WINHIGH_SHIFT))&amp;WDOG_WIN_WINHIGH_MASK)</span></div>
<div class="line"><a name="l10392"></a><span class="lineno">10392</span>&#160; <span class="comment">/* end of group WDOG_Register_Masks */</span></div>
<div class="line"><a name="l10396"></a><span class="lineno">10396</span>&#160; </div>
<div class="line"><a name="l10397"></a><span class="lineno">10397</span>&#160; <span class="comment">/* end of group WDOG_Peripheral_Access_Layer */</span></div>
<div class="line"><a name="l10401"></a><span class="lineno">10401</span>&#160; </div>
<div class="line"><a name="l10402"></a><span class="lineno">10402</span>&#160; <span class="comment">/* end of group Peripheral_access_layer_S32K116 */</span></div>
<div class="line"><a name="l10406"></a><span class="lineno">10406</span>&#160; </div>
<div class="line"><a name="l10407"></a><span class="lineno">10407</span>&#160; </div>
<div class="line"><a name="l10408"></a><span class="lineno">10408</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l10409"></a><span class="lineno">10409</span>&#160;<span class="comment">   -- Backward Compatibility for S32K116</span></div>
<div class="line"><a name="l10410"></a><span class="lineno">10410</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l10411"></a><span class="lineno">10411</span>&#160; </div>
<div class="line"><a name="l10417"></a><span class="lineno">10417</span>&#160;<span class="comment">/* No backward compatibility issues. */</span></div>
<div class="line"><a name="l10418"></a><span class="lineno">10418</span>&#160; <span class="comment">/* end of group Backward_Compatibility_Symbols_S32K116 */</span></div>
<div class="line"><a name="l10422"></a><span class="lineno">10422</span>&#160; </div>
<div class="line"><a name="l10423"></a><span class="lineno">10423</span>&#160; </div>
<div class="line"><a name="l10424"></a><span class="lineno">10424</span>&#160;<span class="preprocessor">#else </span><span class="comment">/* #if !defined(S32K116_H_) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l10425"></a><span class="lineno">10425</span>&#160;  <span class="comment">/* There is already included the same memory map. Check if it is compatible (has the same major version) */</span></div>
<div class="line"><a name="l10426"></a><span class="lineno">10426</span>&#160;<span class="preprocessor">  #if (MCU_MEM_MAP_VERSION != 0x0100u)</span></div>
<div class="line"><a name="l10427"></a><span class="lineno">10427</span>&#160;<span class="preprocessor">    #if (!defined(MCU_MEM_MAP_SUPPRESS_VERSION_WARNING))</span></div>
<div class="line"><a name="l10428"></a><span class="lineno">10428</span>&#160;<span class="preprocessor">      #warning There are included two not compatible versions of memory maps. Please check possible differences.</span></div>
<div class="line"><a name="l10429"></a><span class="lineno">10429</span>&#160;<span class="preprocessor">    #endif </span><span class="comment">/* (!defined(MCU_MEM_MAP_SUPPRESS_VERSION_WARNING)) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l10430"></a><span class="lineno">10430</span>&#160;<span class="preprocessor">  #endif </span><span class="comment">/* (MCU_MEM_MAP_VERSION != 0x0100u) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l10431"></a><span class="lineno">10431</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* #if !defined(S32K116_H_) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l10432"></a><span class="lineno">10432</span>&#160; </div>
<div class="line"><a name="l10433"></a><span class="lineno">10433</span>&#160;<span class="comment">/* S32K116.h, eof. */</span></div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="astruct_l_p_i_t___type_html_a6b3db7294ca84ff6dcda9993a5bd9b0b"><div class="ttname"><a href="struct_l_p_i_t___type.html#a6b3db7294ca84ff6dcda9993a5bd9b0b">LPIT_Type::MCR</a></div><div class="ttdeci">__IO uint32_t MCR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l05826">S32K116.h:5826</a></div></div>
<div class="ttc" id="astruct_d_m_a___type_html_a3058b19c540c537a5f8c45bc5da6a5de"><div class="ttname"><a href="struct_d_m_a___type.html#a3058b19c540c537a5f8c45bc5da6a5de">DMA_Type::CERR</a></div><div class="ttdeci">__O uint8_t CERR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l02233">S32K116.h:2233</a></div></div>
<div class="ttc" id="astruct_c_a_n___type_html_a561aab7ad4e38ae9ba75477bfbd74c63"><div class="ttname"><a href="struct_c_a_n___type.html#a561aab7ad4e38ae9ba75477bfbd74c63">CAN_Type::ECR</a></div><div class="ttdeci">__IO uint32_t ECR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00806">S32K116.h:806</a></div></div>
<div class="ttc" id="astruct_f_t_f_c___type_html_ae0e157ff4dd47a9c1154c2220f59dfe7"><div class="ttname"><a href="struct_f_t_f_c___type.html#ae0e157ff4dd47a9c1154c2220f59dfe7">FTFC_Type::FDPROT</a></div><div class="ttdeci">__IO uint8_t FDPROT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l03637">S32K116.h:3637</a></div></div>
<div class="ttc" id="astruct_l_p_i2_c___type_html_a12c3ad0986d80217e09098aa4fe72244"><div class="ttname"><a href="struct_l_p_i2_c___type.html#a12c3ad0986d80217e09098aa4fe72244">LPI2C_Type::VERID</a></div><div class="ttdeci">__I uint32_t VERID</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l05196">S32K116.h:5196</a></div></div>
<div class="ttc" id="astruct_f_t_m___type_html_a836ee58dcd51dab8c567e9c121e22d82"><div class="ttname"><a href="struct_f_t_m___type.html#a836ee58dcd51dab8c567e9c121e22d82">FTM_Type::PAIR0DEADTIME</a></div><div class="ttdeci">__IO uint32_t PAIR0DEADTIME</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l03867">S32K116.h:3867</a></div></div>
<div class="ttc" id="astruct_p_d_b___type_html_a5cea78677c2f36e8ad10791dfcb9b086"><div class="ttname"><a href="struct_p_d_b___type.html#a5cea78677c2f36e8ad10791dfcb9b086">PDB_Type::POEN</a></div><div class="ttdeci">__IO uint32_t POEN</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l08090">S32K116.h:8090</a></div></div>
<div class="ttc" id="agroup___e_i_m___peripheral___access___layer_html_ga03c568574945133d2b960a927c8ce874"><div class="ttname"><a href="group___e_i_m___peripheral___access___layer.html#ga03c568574945133d2b960a927c8ce874">EIM_EICHDn_COUNT</a></div><div class="ttdeci">#define EIM_EICHDn_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l03150">S32K116.h:3150</a></div></div>
<div class="ttc" id="astruct_s_i_m___type_html_a3673a8cdd4cf80d15491e56214ee3124"><div class="ttname"><a href="struct_s_i_m___type.html#a3673a8cdd4cf80d15491e56214ee3124">SIM_Type::UIDMH</a></div><div class="ttdeci">__I uint32_t UIDMH</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l09730">S32K116.h:9730</a></div></div>
<div class="ttc" id="astruct_s_c_g___type_html_a029c0d8647f63015e99bb15c78003afd"><div class="ttname"><a href="struct_s_c_g___type.html#a029c0d8647f63015e99bb15c78003afd">SCG_Type::CLKOUTCNFG</a></div><div class="ttdeci">__IO uint32_t CLKOUTCNFG</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l09446">S32K116.h:9446</a></div></div>
<div class="ttc" id="astruct_r_t_c___type_html_ac5ff2c2ef6d58e8826deb51d8604c01e"><div class="ttname"><a href="struct_r_t_c___type.html#ac5ff2c2ef6d58e8826deb51d8604c01e">RTC_Type::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l08860">S32K116.h:8860</a></div></div>
<div class="ttc" id="astruct_c_m_u___f_c___type_html_a68d7cfc04d6dfbba2d8c708bc5aa0b0f"><div class="ttname"><a href="struct_c_m_u___f_c___type.html#a68d7cfc04d6dfbba2d8c708bc5aa0b0f">CMU_FC_Type::IER</a></div><div class="ttdeci">__IO uint32_t IER</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l01865">S32K116.h:1865</a></div></div>
<div class="ttc" id="astruct_f_t_m___type_html_a539e171615dd7eccfd0c9c4f78c895ab"><div class="ttname"><a href="struct_f_t_m___type.html#a539e171615dd7eccfd0c9c4f78c895ab">FTM_Type::SC</a></div><div class="ttdeci">__IO uint32_t SC</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l03839">S32K116.h:3839</a></div></div>
<div class="ttc" id="astruct_d_m_a___type_html_a664cf4b368fc388926bd0e6d6822248f"><div class="ttname"><a href="struct_d_m_a___type.html#a664cf4b368fc388926bd0e6d6822248f">DMA_Type::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l02221">S32K116.h:2221</a></div></div>
<div class="ttc" id="astruct_d_m_a___type_html_a6f4b9e922f08762c8913e026e3b34a03"><div class="ttname"><a href="struct_d_m_a___type.html#a6f4b9e922f08762c8913e026e3b34a03">DMA_Type::CINT</a></div><div class="ttdeci">__O uint8_t CINT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l02234">S32K116.h:2234</a></div></div>
<div class="ttc" id="astruct_l_p_u_a_r_t___type_html_a6eaeb303edde861c75b2cb1370eed5c4"><div class="ttname"><a href="struct_l_p_u_a_r_t___type.html#a6eaeb303edde861c75b2cb1370eed5c4">LPUART_Type::FIFO</a></div><div class="ttdeci">__IO uint32_t FIFO</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l06545">S32K116.h:6545</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_html_a440cce9a58e10f21220241a51442b71c"><div class="ttname"><a href="struct_a_d_c___type.html#a440cce9a58e10f21220241a51442b71c">ADC_Type::CFG1</a></div><div class="ttdeci">__IO uint32_t CFG1</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00277">S32K116.h:277</a></div></div>
<div class="ttc" id="astruct_s32___s_c_b___type_html_af089c8d003d1d9d1791c6aac760665dd"><div class="ttname"><a href="struct_s32___s_c_b___type.html#af089c8d003d1d9d1791c6aac760665dd">S32_SCB_Type::CPUID</a></div><div class="ttdeci">__I uint32_t CPUID</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l09143">S32K116.h:9143</a></div></div>
<div class="ttc" id="astruct_f_l_e_x_i_o___type_html_a7e78855202392825f6af1c8de57114d9"><div class="ttname"><a href="struct_f_l_e_x_i_o___type.html#a7e78855202392825f6af1c8de57114d9">FLEXIO_Type::SHIFTSDEN</a></div><div class="ttdeci">__IO uint32_t SHIFTSDEN</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l03340">S32K116.h:3340</a></div></div>
<div class="ttc" id="astruct_l_p_s_p_i___type_html_acd5dec58053355092c72a73cc9323016"><div class="ttname"><a href="struct_l_p_s_p_i___type.html#acd5dec58053355092c72a73cc9323016">LPSPI_Type::RSR</a></div><div class="ttdeci">__I uint32_t RSR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l06064">S32K116.h:6064</a></div></div>
<div class="ttc" id="astruct_p_d_b___type_html_a27b752c3fb14fa47cda9b911dda18eb5"><div class="ttname"><a href="struct_p_d_b___type.html#a27b752c3fb14fa47cda9b911dda18eb5">PDB_Type::SC</a></div><div class="ttdeci">__IO uint32_t SC</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l08080">S32K116.h:8080</a></div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k116_html_gga7e1129cd8a196f4284d41db3e82ad5c8ac27807042cb04d4f474cc5696c3732fa"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac27807042cb04d4f474cc5696c3732fa">FLEXIO_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00235">S32K116.h:235</a></div></div>
<div class="ttc" id="astruct_f_t_m___type_html_a1a1989ba477755de85476e2c012fd918"><div class="ttname"><a href="struct_f_t_m___type.html#a1a1989ba477755de85476e2c012fd918">FTM_Type::POL</a></div><div class="ttdeci">__IO uint32_t POL</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l03855">S32K116.h:3855</a></div></div>
<div class="ttc" id="astruct_s_i_m___type_html_a50569e5f865a726a00485725bf0bced1"><div class="ttname"><a href="struct_s_i_m___type.html#a50569e5f865a726a00485725bf0bced1">SIM_Type::LPOCLKS</a></div><div class="ttdeci">__IO uint32_t LPOCLKS</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l09718">S32K116.h:9718</a></div></div>
<div class="ttc" id="astruct_c_s_e___p_r_a_m___type_html_ab095840e5e599c5b17bb6fee588cdd02"><div class="ttname"><a href="struct_c_s_e___p_r_a_m___type.html#ab095840e5e599c5b17bb6fee588cdd02">CSE_PRAM_Type::DATA_8LL</a></div><div class="ttdeci">__IO uint8_t DATA_8LL</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l02126">S32K116.h:2126</a></div></div>
<div class="ttc" id="astruct_r_t_c___type_html_a576676dbe6140e6ac08dfbf9a54aea17"><div class="ttname"><a href="struct_r_t_c___type.html#a576676dbe6140e6ac08dfbf9a54aea17">RTC_Type::TCR</a></div><div class="ttdeci">__IO uint32_t TCR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l08859">S32K116.h:8859</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_html_af69704301d23c620abacbbdfa7caa05e"><div class="ttname"><a href="struct_a_d_c___type.html#af69704301d23c620abacbbdfa7caa05e">ADC_Type::SC3</a></div><div class="ttdeci">__IO uint32_t SC3</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00282">S32K116.h:282</a></div></div>
<div class="ttc" id="astruct_l_p_s_p_i___type_html"><div class="ttname"><a href="struct_l_p_s_p_i___type.html">LPSPI_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l06043">S32K116.h:6043</a></div></div>
<div class="ttc" id="astruct_m_s_c_m___type_html_ae7f063aae888f153bfd9b074ea47a392"><div class="ttname"><a href="struct_m_s_c_m___type.html#ae7f063aae888f153bfd9b074ea47a392">MSCM_Type::CP0TYPE</a></div><div class="ttdeci">__I uint32_t CP0TYPE</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l07560">S32K116.h:7560</a></div></div>
<div class="ttc" id="astruct_g_p_i_o___type_html_a669ea2d1371abbcd552de208ea9230bc"><div class="ttname"><a href="struct_g_p_i_o___type.html#a669ea2d1371abbcd552de208ea9230bc">GPIO_Type::PSOR</a></div><div class="ttdeci">__O uint32_t PSOR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l04880">S32K116.h:4880</a></div></div>
<div class="ttc" id="astruct_l_p_i2_c___type_html_a78c9bb15c61cef3f5638606afe364fcf"><div class="ttname"><a href="struct_l_p_i2_c___type.html#a78c9bb15c61cef3f5638606afe364fcf">LPI2C_Type::MCCR1</a></div><div class="ttdeci">__IO uint32_t MCCR1</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l05212">S32K116.h:5212</a></div></div>
<div class="ttc" id="agroup___m_t_b___d_w_t___peripheral___access___layer_html_ga65a6dcf86d128824da4a684df0c69e01"><div class="ttname"><a href="group___m_t_b___d_w_t___peripheral___access___layer.html#ga65a6dcf86d128824da4a684df0c69e01">MTB_DWT_COMPID_COUNT</a></div><div class="ttdeci">#define MTB_DWT_COMPID_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l07836">S32K116.h:7836</a></div></div>
<div class="ttc" id="astruct_f_t_m___type_html_ad7f41548c14fec6c57dc5490b01c1b58"><div class="ttname"><a href="struct_f_t_m___type.html#ad7f41548c14fec6c57dc5490b01c1b58">FTM_Type::SYNC</a></div><div class="ttdeci">__IO uint32_t SYNC</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l03849">S32K116.h:3849</a></div></div>
<div class="ttc" id="astruct_l_p_i2_c___type_html"><div class="ttname"><a href="struct_l_p_i2_c___type.html">LPI2C_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l05195">S32K116.h:5195</a></div></div>
<div class="ttc" id="astruct_s32___s_c_b___type_html_ade705a69067a4b9125fdebe7290631e6"><div class="ttname"><a href="struct_s32___s_c_b___type.html#ade705a69067a4b9125fdebe7290631e6">S32_SCB_Type::SCR</a></div><div class="ttdeci">__IO uint32_t SCR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l09147">S32K116.h:9147</a></div></div>
<div class="ttc" id="astruct_d_m_a___type_html_a3580edc8f45436923bf3c815fcb7d45b"><div class="ttname"><a href="struct_d_m_a___type.html#a3580edc8f45436923bf3c815fcb7d45b">DMA_Type::ATTR</a></div><div class="ttdeci">__IO uint16_t ATTR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l02249">S32K116.h:2249</a></div></div>
<div class="ttc" id="astruct_p_d_b___type_html_aa905462b71e14b8b3463936fd43f881f"><div class="ttname"><a href="struct_p_d_b___type.html#aa905462b71e14b8b3463936fd43f881f">PDB_Type::PODLY</a></div><div class="ttdeci">__IO uint32_t PODLY</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l08092">S32K116.h:8092</a></div></div>
<div class="ttc" id="astruct_l_p_i_t___type_html_ab02490af4a8e8cfe15f6f3321bb97f64"><div class="ttname"><a href="struct_l_p_i_t___type.html#ab02490af4a8e8cfe15f6f3321bb97f64">LPIT_Type::VERID</a></div><div class="ttdeci">__I uint32_t VERID</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l05824">S32K116.h:5824</a></div></div>
<div class="ttc" id="astruct_r_t_c___type_html"><div class="ttname"><a href="struct_r_t_c___type.html">RTC_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l08855">S32K116.h:8855</a></div></div>
<div class="ttc" id="astruct_s_c_g___type_html_ada55f8178c23259538cde52da02514e8"><div class="ttname"><a href="struct_s_c_g___type.html#ada55f8178c23259538cde52da02514e8">SCG_Type::CSR</a></div><div class="ttdeci">__I uint32_t CSR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l09442">S32K116.h:9442</a></div></div>
<div class="ttc" id="agroup___m_p_u___peripheral___access___layer_html_gaede95f5b619d44a23385d208d8463ee6"><div class="ttname"><a href="group___m_p_u___peripheral___access___layer.html#gaede95f5b619d44a23385d208d8463ee6">MPU_EAR_EDR_COUNT</a></div><div class="ttdeci">#define MPU_EAR_EDR_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l07262">S32K116.h:7262</a></div></div>
<div class="ttc" id="astruct_l_p_i2_c___type_html_a9f310a78ed33c0b033839229e6c8b881"><div class="ttname"><a href="struct_l_p_i2_c___type.html#a9f310a78ed33c0b033839229e6c8b881">LPI2C_Type::STAR</a></div><div class="ttdeci">__IO uint32_t STAR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l05231">S32K116.h:5231</a></div></div>
<div class="ttc" id="astruct_p_m_c___type_html_a23fa3c271bf9f25b06221b037553f936"><div class="ttname"><a href="struct_p_m_c___type.html#a23fa3c271bf9f25b06221b037553f936">PMC_Type::REGSC</a></div><div class="ttdeci">__IO uint8_t REGSC</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l08271">S32K116.h:8271</a></div></div>
<div class="ttc" id="agroup___m_t_b___d_w_t___peripheral___access___layer_html_ga32f6146635c26b1eb34fdeb5a3b1ae7f"><div class="ttname"><a href="group___m_t_b___d_w_t___peripheral___access___layer.html#ga32f6146635c26b1eb34fdeb5a3b1ae7f">MTB_DWT_MemMapPtr</a></div><div class="ttdeci">struct MTB_DWT_Type * MTB_DWT_MemMapPtr</div></div>
<div class="ttc" id="astruct_p_m_c___type_html"><div class="ttname"><a href="struct_p_m_c___type.html">PMC_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l08268">S32K116.h:8268</a></div></div>
<div class="ttc" id="astruct_l_p_i2_c___type_html_ae917873f4649e5dcd73442cee10b12fb"><div class="ttname"><a href="struct_l_p_i2_c___type.html#ae917873f4649e5dcd73442cee10b12fb">LPI2C_Type::SCR</a></div><div class="ttdeci">__IO uint32_t SCR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l05220">S32K116.h:5220</a></div></div>
<div class="ttc" id="agroup___c_r_c___peripheral___access___layer_html_ga4c3ab595a4fab17012b960ac751032e0"><div class="ttname"><a href="group___c_r_c___peripheral___access___layer.html#ga4c3ab595a4fab17012b960ac751032e0">CRC_MemMapPtr</a></div><div class="ttdeci">struct CRC_Type * CRC_MemMapPtr</div></div>
<div class="ttc" id="astruct_f_t_f_c___type_html_ad6f27cae281f36b3fff683b375f0323f"><div class="ttname"><a href="struct_f_t_f_c___type.html#ad6f27cae281f36b3fff683b375f0323f">FTFC_Type::FOPT</a></div><div class="ttdeci">__I uint8_t FOPT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l03632">S32K116.h:3632</a></div></div>
<div class="ttc" id="astruct_w_d_o_g___type_html_ad38f772b7e5bdc94899076d746a24953"><div class="ttname"><a href="struct_w_d_o_g___type.html#ad38f772b7e5bdc94899076d746a24953">WDOG_Type::WIN</a></div><div class="ttdeci">__IO uint32_t WIN</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l10276">S32K116.h:10276</a></div></div>
<div class="ttc" id="astruct_l_m_e_m___type_html"><div class="ttname"><a href="struct_l_m_e_m___type.html">LMEM_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l04986">S32K116.h:4986</a></div></div>
<div class="ttc" id="astruct_c_s_e___p_r_a_m___type_html_afd015e3de3f86b97cf1a2bd54aea7fd2"><div class="ttname"><a href="struct_c_s_e___p_r_a_m___type.html#afd015e3de3f86b97cf1a2bd54aea7fd2">CSE_PRAM_Type::DATA_8HU</a></div><div class="ttdeci">__IO uint8_t DATA_8HU</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l02129">S32K116.h:2129</a></div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k116_html_gga7e1129cd8a196f4284d41db3e82ad5c8a99bed7c53ed6541421cd0ccef0027eef"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8a99bed7c53ed6541421cd0ccef0027eef">LPUART0_RxTx_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00240">S32K116.h:240</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_html_a075c92f0712d141aa89761419314da01"><div class="ttname"><a href="struct_a_d_c___type.html#a075c92f0712d141aa89761419314da01">ADC_Type::CLP9</a></div><div class="ttdeci">__IO uint32_t CLP9</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00296">S32K116.h:296</a></div></div>
<div class="ttc" id="astruct_f_t_m___type_html_a624050c92b74b9952d2cde560e5ee41c"><div class="ttname"><a href="struct_f_t_m___type.html#a624050c92b74b9952d2cde560e5ee41c">FTM_Type::OUTMASK</a></div><div class="ttdeci">__IO uint32_t OUTMASK</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l03851">S32K116.h:3851</a></div></div>
<div class="ttc" id="astruct_l_p_u_a_r_t___type_html_adadfa76ec04ec7148ca8ff116d07786b"><div class="ttname"><a href="struct_l_p_u_a_r_t___type.html#adadfa76ec04ec7148ca8ff116d07786b">LPUART_Type::BAUD</a></div><div class="ttdeci">__IO uint32_t BAUD</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l06539">S32K116.h:6539</a></div></div>
<div class="ttc" id="astruct_s_c_g___type_html_abb7d53e9edd7880f1b09f343026c6b57"><div class="ttname"><a href="struct_s_c_g___type.html#abb7d53e9edd7880f1b09f343026c6b57">SCG_Type::SIRCCFG</a></div><div class="ttdeci">__IO uint32_t SIRCCFG</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l09454">S32K116.h:9454</a></div></div>
<div class="ttc" id="astruct_f_l_e_x_i_o___type_html"><div class="ttname"><a href="struct_f_l_e_x_i_o___type.html">FLEXIO_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l03327">S32K116.h:3327</a></div></div>
<div class="ttc" id="astruct_c_a_n___type_html_a3f24effa250c1a1f1ff28beaf72939e0"><div class="ttname"><a href="struct_c_a_n___type.html#a3f24effa250c1a1f1ff28beaf72939e0">CAN_Type::CRCR</a></div><div class="ttdeci">__I uint32_t CRCR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00815">S32K116.h:815</a></div></div>
<div class="ttc" id="astruct_s32___sys_tick___type_html_a9cafa65232e1dbe4f08564b32488c5bc"><div class="ttname"><a href="struct_s32___sys_tick___type.html#a9cafa65232e1dbe4f08564b32488c5bc">S32_SysTick_Type::CALIB</a></div><div class="ttdeci">__I uint32_t CALIB</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l09342">S32K116.h:9342</a></div></div>
<div class="ttc" id="astruct_m_s_c_m___type_html_ad28952ef38d54dddff7d29c51ad065a2"><div class="ttname"><a href="struct_m_s_c_m___type.html#ad28952ef38d54dddff7d29c51ad065a2">MSCM_Type::CP0NUM</a></div><div class="ttdeci">__I uint32_t CP0NUM</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l07561">S32K116.h:7561</a></div></div>
<div class="ttc" id="agroup___a_d_c___peripheral___access___layer_html_gad1b5275cc9fbdba08614fca93c5e30ef"><div class="ttname"><a href="group___a_d_c___peripheral___access___layer.html#gad1b5275cc9fbdba08614fca93c5e30ef">ADC_SC1_COUNT</a></div><div class="ttdeci">#define ADC_SC1_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00270">S32K116.h:270</a></div></div>
<div class="ttc" id="agroup___a_i_p_s___peripheral___access___layer_html_gae88712494e27c15236ef0c5b65f6ef6b"><div class="ttname"><a href="group___a_i_p_s___peripheral___access___layer.html#gae88712494e27c15236ef0c5b65f6ef6b">AIPS_PACR_COUNT</a></div><div class="ttdeci">#define AIPS_PACR_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00565">S32K116.h:565</a></div></div>
<div class="ttc" id="astruct_l_p_i_t___type_html_a4dd03d04109a456e87b9b7128cd0efae"><div class="ttname"><a href="struct_l_p_i_t___type.html#a4dd03d04109a456e87b9b7128cd0efae">LPIT_Type::TVAL</a></div><div class="ttdeci">__IO uint32_t TVAL</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l05833">S32K116.h:5833</a></div></div>
<div class="ttc" id="astruct_l_p_t_m_r___type_html_a762750e61f8a71eae4ee81d9cc02fc51"><div class="ttname"><a href="struct_l_p_t_m_r___type.html#a762750e61f8a71eae4ee81d9cc02fc51">LPTMR_Type::PSR</a></div><div class="ttdeci">__IO uint32_t PSR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l06420">S32K116.h:6420</a></div></div>
<div class="ttc" id="astruct_f_t_m___type_html_aeb4a6a58257ebece333d61778bde756c"><div class="ttname"><a href="struct_f_t_m___type.html#aeb4a6a58257ebece333d61778bde756c">FTM_Type::MOD</a></div><div class="ttdeci">__IO uint32_t MOD</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l03841">S32K116.h:3841</a></div></div>
<div class="ttc" id="astruct_l_p_s_p_i___type_html_a83b4dbf62db965547d50c393c1a8245f"><div class="ttname"><a href="struct_l_p_s_p_i___type.html#a83b4dbf62db965547d50c393c1a8245f">LPSPI_Type::PARAM</a></div><div class="ttdeci">__I uint32_t PARAM</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l06045">S32K116.h:6045</a></div></div>
<div class="ttc" id="astruct_l_p_s_p_i___type_html_ac8a32ceb824219a94d406f9e64cda56c"><div class="ttname"><a href="struct_l_p_s_p_i___type.html#ac8a32ceb824219a94d406f9e64cda56c">LPSPI_Type::DMR1</a></div><div class="ttdeci">__IO uint32_t DMR1</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l06055">S32K116.h:6055</a></div></div>
<div class="ttc" id="agroup___r_c_m___peripheral___access___layer_html_gac95728e1838541dba02817daa27f147a"><div class="ttname"><a href="group___r_c_m___peripheral___access___layer.html#gac95728e1838541dba02817daa27f147a">RCM_MemMapPtr</a></div><div class="ttdeci">struct RCM_Type * RCM_MemMapPtr</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_html_a45c27e8ed0373953904b073c03bd1de5"><div class="ttname"><a href="struct_g_p_i_o___type.html#a45c27e8ed0373953904b073c03bd1de5">GPIO_Type::PDDR</a></div><div class="ttdeci">__IO uint32_t PDDR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l04884">S32K116.h:4884</a></div></div>
<div class="ttc" id="astruct_l_p_u_a_r_t___type_html"><div class="ttname"><a href="struct_l_p_u_a_r_t___type.html">LPUART_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l06534">S32K116.h:6534</a></div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k116_html_gga7e1129cd8a196f4284d41db3e82ad5c8af189d690e0db7f1003719ae228b5012f"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8af189d690e0db7f1003719ae228b5012f">FTM1_Ovf_Reload_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00227">S32K116.h:227</a></div></div>
<div class="ttc" id="astruct_s32___s_c_b___type_html_a2e1aed2b71a2b8b0c6365a6a1b4f8571"><div class="ttname"><a href="struct_s32___s_c_b___type.html#a2e1aed2b71a2b8b0c6365a6a1b4f8571">S32_SCB_Type::AIRCR</a></div><div class="ttdeci">__IO uint32_t AIRCR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l09146">S32K116.h:9146</a></div></div>
<div class="ttc" id="astruct_m_c_m___type_html_a1e7ed5275ee14ca14cff55be01106e1d"><div class="ttname"><a href="struct_m_c_m___type.html#a1e7ed5275ee14ca14cff55be01106e1d">MCM_Type::LMFDHR</a></div><div class="ttdeci">__I uint32_t LMFDHR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l07078">S32K116.h:7078</a></div></div>
<div class="ttc" id="astruct_l_p_i2_c___type_html_a19e572fe357b59a6ef395976194f308f"><div class="ttname"><a href="struct_l_p_i2_c___type.html#a19e572fe357b59a6ef395976194f308f">LPI2C_Type::MFSR</a></div><div class="ttdeci">__I uint32_t MFSR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l05215">S32K116.h:5215</a></div></div>
<div class="ttc" id="astruct_f_l_e_x_i_o___type_html_a259c03f9dd8df184894522d750e5c458"><div class="ttname"><a href="struct_f_l_e_x_i_o___type.html#a259c03f9dd8df184894522d750e5c458">FLEXIO_Type::SHIFTSTAT</a></div><div class="ttdeci">__IO uint32_t SHIFTSTAT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l03332">S32K116.h:3332</a></div></div>
<div class="ttc" id="astruct_c_a_n___type_html_a8f4138258161b6700d200067289e4834"><div class="ttname"><a href="struct_c_a_n___type.html#a8f4138258161b6700d200067289e4834">CAN_Type::PL1_HI</a></div><div class="ttdeci">__IO uint32_t PL1_HI</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00830">S32K116.h:830</a></div></div>
<div class="ttc" id="astruct_f_t_f_c___type_html_a4b196c5bc9a5946ebf65054e577a8495"><div class="ttname"><a href="struct_f_t_f_c___type.html#a4b196c5bc9a5946ebf65054e577a8495">FTFC_Type::FEPROT</a></div><div class="ttdeci">__IO uint8_t FEPROT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l03636">S32K116.h:3636</a></div></div>
<div class="ttc" id="astruct_p_c_c___type_html"><div class="ttname"><a href="struct_p_c_c___type.html">PCC_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l07978">S32K116.h:7978</a></div></div>
<div class="ttc" id="astruct_m_c_m___type_html_afa39ce9fffbd2ec58b270247e783f5eb"><div class="ttname"><a href="struct_m_c_m___type.html#afa39ce9fffbd2ec58b270247e783f5eb">MCM_Type::LMFATR</a></div><div class="ttdeci">__I uint32_t LMFATR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l07076">S32K116.h:7076</a></div></div>
<div class="ttc" id="astruct_c_a_n___type_html_a9b315939c5141cc011e8f082f49e647a"><div class="ttname"><a href="struct_c_a_n___type.html#a9b315939c5141cc011e8f082f49e647a">CAN_Type::FLT_ID1</a></div><div class="ttdeci">__IO uint32_t FLT_ID1</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00827">S32K116.h:827</a></div></div>
<div class="ttc" id="astruct_r_c_m___type_html"><div class="ttname"><a href="struct_r_c_m___type.html">RCM_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l08558">S32K116.h:8558</a></div></div>
<div class="ttc" id="astruct_l_p_s_p_i___type_html_a0c0178cc19bfb3dbfd5a37d3a312b1c0"><div class="ttname"><a href="struct_l_p_s_p_i___type.html#a0c0178cc19bfb3dbfd5a37d3a312b1c0">LPSPI_Type::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l06047">S32K116.h:6047</a></div></div>
<div class="ttc" id="astruct_s32___s_c_b___type_html_ab2ee64029830675cd702ed69107162df"><div class="ttname"><a href="struct_s32___s_c_b___type.html#ab2ee64029830675cd702ed69107162df">S32_SCB_Type::CCR</a></div><div class="ttdeci">__I uint32_t CCR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l09148">S32K116.h:9148</a></div></div>
<div class="ttc" id="astruct_f_l_e_x_i_o___type_html_a4cf20b99a74f63ec7bddd741c94eb6d3"><div class="ttname"><a href="struct_f_l_e_x_i_o___type.html#a4cf20b99a74f63ec7bddd741c94eb6d3">FLEXIO_Type::SHIFTSIEN</a></div><div class="ttdeci">__IO uint32_t SHIFTSIEN</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l03336">S32K116.h:3336</a></div></div>
<div class="ttc" id="astruct_g_p_i_o___type_html_a3cb9cb72448ee7bc50cef9befb0b45f7"><div class="ttname"><a href="struct_g_p_i_o___type.html#a3cb9cb72448ee7bc50cef9befb0b45f7">GPIO_Type::PIDR</a></div><div class="ttdeci">__IO uint32_t PIDR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l04885">S32K116.h:4885</a></div></div>
<div class="ttc" id="agroup___s_i_m___peripheral___access___layer_html_ga6b1611de1c2f6ea4b04ac7475d128850"><div class="ttname"><a href="group___s_i_m___peripheral___access___layer.html#ga6b1611de1c2f6ea4b04ac7475d128850">SIM_MemMapPtr</a></div><div class="ttdeci">struct SIM_Type * SIM_MemMapPtr</div></div>
<div class="ttc" id="astruct_f_t_m___type_html_aeed5243aad98ae4a5f0f4eb769ee5da9"><div class="ttname"><a href="struct_f_t_m___type.html#aeed5243aad98ae4a5f0f4eb769ee5da9">FTM_Type::OUTINIT</a></div><div class="ttdeci">__IO uint32_t OUTINIT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l03850">S32K116.h:3850</a></div></div>
<div class="ttc" id="astruct_d_m_a___type_html"><div class="ttname"><a href="struct_d_m_a___type.html">DMA_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l02220">S32K116.h:2220</a></div></div>
<div class="ttc" id="astruct_r_c_m___type_html_a48d930340492db0f7a66389123725d0b"><div class="ttname"><a href="struct_r_c_m___type.html#a48d930340492db0f7a66389123725d0b">RCM_Type::VERID</a></div><div class="ttdeci">__I uint32_t VERID</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l08559">S32K116.h:8559</a></div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k116_html_gga7e1129cd8a196f4284d41db3e82ad5c8a82a08fab8ffcf6de8276c7d0b5b04936"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8a82a08fab8ffcf6de8276c7d0b5b04936">RCM_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00233">S32K116.h:233</a></div></div>
<div class="ttc" id="astruct_m_c_m___type_html"><div class="ttname"><a href="struct_m_c_m___type.html">MCM_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l07059">S32K116.h:7059</a></div></div>
<div class="ttc" id="agroup___s_c_g___peripheral___access___layer_html_ga219b6cd28834b21fd469092f7bfcaf17"><div class="ttname"><a href="group___s_c_g___peripheral___access___layer.html#ga219b6cd28834b21fd469092f7bfcaf17">SCG_MemMapPtr</a></div><div class="ttdeci">struct SCG_Type * SCG_MemMapPtr</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k116_html_gga7e1129cd8a196f4284d41db3e82ad5c8a2212c7b8ea636a7df0c31f21556e4fae"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2212c7b8ea636a7df0c31f21556e4fae">RTC_Seconds_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00217">S32K116.h:217</a></div></div>
<div class="ttc" id="astruct_f_l_e_x_i_o___type_html_aea18242e79410e19af38b3e2facf8919"><div class="ttname"><a href="struct_f_l_e_x_i_o___type.html#aea18242e79410e19af38b3e2facf8919">FLEXIO_Type::SHIFTEIEN</a></div><div class="ttdeci">__IO uint32_t SHIFTEIEN</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l03337">S32K116.h:3337</a></div></div>
<div class="ttc" id="astruct_l_p_i2_c___type_html_a1d875aaed317be66d79c2d9ede30a686"><div class="ttname"><a href="struct_l_p_i2_c___type.html#a1d875aaed317be66d79c2d9ede30a686">LPI2C_Type::MCFGR0</a></div><div class="ttdeci">__IO uint32_t MCFGR0</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l05203">S32K116.h:5203</a></div></div>
<div class="ttc" id="astruct_l_p_i2_c___type_html_a291fe0aa3c3e76fc50e038976f399f92"><div class="ttname"><a href="struct_l_p_i2_c___type.html#a291fe0aa3c3e76fc50e038976f399f92">LPI2C_Type::MCCR0</a></div><div class="ttdeci">__IO uint32_t MCCR0</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l05210">S32K116.h:5210</a></div></div>
<div class="ttc" id="astruct_d_m_a___type_html_aa680cab6c835d181d462db5e023f561b"><div class="ttname"><a href="struct_d_m_a___type.html#aa680cab6c835d181d462db5e023f561b">DMA_Type::ELINKNO</a></div><div class="ttdeci">__IO uint16_t ELINKNO</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l02259">S32K116.h:2259</a></div></div>
<div class="ttc" id="astruct_d_m_a___type_html_ac468a90e025787b52d04e6bcd4bb3b27"><div class="ttname"><a href="struct_d_m_a___type.html#ac468a90e025787b52d04e6bcd4bb3b27">DMA_Type::DOFF</a></div><div class="ttdeci">__IO uint16_t DOFF</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l02257">S32K116.h:2257</a></div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k116_html_gga7e1129cd8a196f4284d41db3e82ad5c8a93853a8a41060ac37aa92ae9ee472c6e"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8a93853a8a41060ac37aa92ae9ee472c6e">LPTMR0_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00218">S32K116.h:218</a></div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k116_html_gga7e1129cd8a196f4284d41db3e82ad5c8a34ecc6303d93b420da12f2e5c2c8366c"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8a34ecc6303d93b420da12f2e5c2c8366c">DMA3_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00213">S32K116.h:213</a></div></div>
<div class="ttc" id="astruct_s_i_m___type_html_a97c5534695321d8733953534d7e1ac41"><div class="ttname"><a href="struct_s_i_m___type.html#a97c5534695321d8733953534d7e1ac41">SIM_Type::MISCTRL1</a></div><div class="ttdeci">__IO uint32_t MISCTRL1</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l09735">S32K116.h:9735</a></div></div>
<div class="ttc" id="agroup___p_m_c___peripheral___access___layer_html_gae98c417d506aa6b64d7d08b225a7a27c"><div class="ttname"><a href="group___p_m_c___peripheral___access___layer.html#gae98c417d506aa6b64d7d08b225a7a27c">PMC_MemMapPtr</a></div><div class="ttdeci">struct PMC_Type * PMC_MemMapPtr</div></div>
<div class="ttc" id="astruct_a_d_c___type_html_a089c1cc67b67d8cc7ac213a28d317bf8"><div class="ttname"><a href="struct_a_d_c___type.html#a089c1cc67b67d8cc7ac213a28d317bf8">ADC_Type::CFG2</a></div><div class="ttdeci">__IO uint32_t CFG2</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00278">S32K116.h:278</a></div></div>
<div class="ttc" id="astruct_d_m_a___type_html_aa3c87cb018aa5aa7f1cd627b3ffad941"><div class="ttname"><a href="struct_d_m_a___type.html#aa3c87cb018aa5aa7f1cd627b3ffad941">DMA_Type::SEEI</a></div><div class="ttdeci">__O uint8_t SEEI</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l02228">S32K116.h:2228</a></div></div>
<div class="ttc" id="astruct_s_i_m___type_html_a0a547402671786f3b99c6d0989d1580a"><div class="ttname"><a href="struct_s_i_m___type.html#a0a547402671786f3b99c6d0989d1580a">SIM_Type::PLATCGC</a></div><div class="ttdeci">__IO uint32_t PLATCGC</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l09725">S32K116.h:9725</a></div></div>
<div class="ttc" id="astruct_f_t_f_c___type_html_a5d7cf100fe54519ec8f98c936912f439"><div class="ttname"><a href="struct_f_t_f_c___type.html#a5d7cf100fe54519ec8f98c936912f439">FTFC_Type::FERSTAT</a></div><div class="ttdeci">__IO uint8_t FERSTAT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l03641">S32K116.h:3641</a></div></div>
<div class="ttc" id="astruct_r_c_m___type_html_a5a1bd65e4bb5fdabdc6787e15d8320d3"><div class="ttname"><a href="struct_r_c_m___type.html#a5a1bd65e4bb5fdabdc6787e15d8320d3">RCM_Type::SRS</a></div><div class="ttdeci">__I uint32_t SRS</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l08561">S32K116.h:8561</a></div></div>
<div class="ttc" id="astruct_l_m_e_m___type_html_a6610cdd679600eab6452eb9c1aeba6d2"><div class="ttname"><a href="struct_l_m_e_m___type.html#a6610cdd679600eab6452eb9c1aeba6d2">LMEM_Type::PCCLCR</a></div><div class="ttdeci">__IO uint32_t PCCLCR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l04988">S32K116.h:4988</a></div></div>
<div class="ttc" id="agroup___m_s_c_m___peripheral___access___layer_html_gae7e2f2251996e80e2c7b62d453e3cac7"><div class="ttname"><a href="group___m_s_c_m___peripheral___access___layer.html#gae7e2f2251996e80e2c7b62d453e3cac7">MSCM_OCMDR_COUNT</a></div><div class="ttdeci">#define MSCM_OCMDR_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l07548">S32K116.h:7548</a></div></div>
<div class="ttc" id="astruct_l_p_i2_c___type_html_a8418b56f317087667a73d7befbe9ed91"><div class="ttname"><a href="struct_l_p_i2_c___type.html#a8418b56f317087667a73d7befbe9ed91">LPI2C_Type::MTDR</a></div><div class="ttdeci">__IO uint32_t MTDR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l05216">S32K116.h:5216</a></div></div>
<div class="ttc" id="astruct_d_m_a_m_u_x___type_html"><div class="ttname"><a href="struct_d_m_a_m_u_x___type.html">DMAMUX_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l03088">S32K116.h:3088</a></div></div>
<div class="ttc" id="agroup___f_l_e_x_i_o___peripheral___access___layer_html_ga589d817ace86aa306a38b35bdfcf85b5"><div class="ttname"><a href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga589d817ace86aa306a38b35bdfcf85b5">FLEXIO_SHIFTCFG_COUNT</a></div><div class="ttdeci">#define FLEXIO_SHIFTCFG_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l03317">S32K116.h:3317</a></div></div>
<div class="ttc" id="astruct_m_p_u___type_html_a256b15499c2357fac5c869540d2de359"><div class="ttname"><a href="struct_m_p_u___type.html#a256b15499c2357fac5c869540d2de359">MPU_Type::WORD0</a></div><div class="ttdeci">__IO uint32_t WORD0</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l07280">S32K116.h:7280</a></div></div>
<div class="ttc" id="astruct_s_c_g___type_html_a59afbddf5cdab942dfa6f3e515e3153d"><div class="ttname"><a href="struct_s_c_g___type.html#a59afbddf5cdab942dfa6f3e515e3153d">SCG_Type::FIRCDIV</a></div><div class="ttdeci">__IO uint32_t FIRCDIV</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l09457">S32K116.h:9457</a></div></div>
<div class="ttc" id="astruct_f_t_m___type_html_a1f30106e7fbc8f5a00b586ddfcfe113a"><div class="ttname"><a href="struct_f_t_m___type.html#a1f30106e7fbc8f5a00b586ddfcfe113a">FTM_Type::CnSC</a></div><div class="ttdeci">__IO uint32_t CnSC</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l03843">S32K116.h:3843</a></div></div>
<div class="ttc" id="astruct_s_c_g___type_html"><div class="ttname"><a href="struct_s_c_g___type.html">SCG_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l09438">S32K116.h:9438</a></div></div>
<div class="ttc" id="agroup___r_t_c___peripheral___access___layer_html_ga3bb3df20a2a1844e7dade1dc50ac3a27"><div class="ttname"><a href="group___r_t_c___peripheral___access___layer.html#ga3bb3df20a2a1844e7dade1dc50ac3a27">RTC_MemMapPtr</a></div><div class="ttdeci">struct RTC_Type * RTC_MemMapPtr</div></div>
<div class="ttc" id="astruct_l_p_s_p_i___type_html_a4d6a38927679a5f2bff30bf7662a8f08"><div class="ttname"><a href="struct_l_p_s_p_i___type.html#a4d6a38927679a5f2bff30bf7662a8f08">LPSPI_Type::DMR0</a></div><div class="ttdeci">__IO uint32_t DMR0</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l06054">S32K116.h:6054</a></div></div>
<div class="ttc" id="agroup___a_i_p_s___peripheral___access___layer_html_ga87c70c8b8ae4bd5c488bd1e36989719c"><div class="ttname"><a href="group___a_i_p_s___peripheral___access___layer.html#ga87c70c8b8ae4bd5c488bd1e36989719c">AIPS_MemMapPtr</a></div><div class="ttdeci">struct AIPS_Type * AIPS_MemMapPtr</div></div>
<div class="ttc" id="astruct_c_m_p___type_html_af469434dfddb6f4ff9485d70bee1ce0e"><div class="ttname"><a href="struct_c_m_p___type.html#af469434dfddb6f4ff9485d70bee1ce0e">CMP_Type::C2</a></div><div class="ttdeci">__IO uint32_t C2</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l01612">S32K116.h:1612</a></div></div>
<div class="ttc" id="astruct_m_c_m___type_html_a7e83a4220c2fc40542aa700b6a98df41"><div class="ttname"><a href="struct_m_c_m___type.html#a7e83a4220c2fc40542aa700b6a98df41">MCM_Type::PLASC</a></div><div class="ttdeci">__I uint16_t PLASC</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l07061">S32K116.h:7061</a></div></div>
<div class="ttc" id="astruct_m_s_c_m___type_html_a6335c2e7aa0a6862611144bc1d360826"><div class="ttname"><a href="struct_m_s_c_m___type.html#a6335c2e7aa0a6862611144bc1d360826">MSCM_Type::CP0CFG2</a></div><div class="ttdeci">__I uint32_t CP0CFG2</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l07566">S32K116.h:7566</a></div></div>
<div class="ttc" id="agroup___e_r_m___peripheral___access___layer_html_ga9931843f4ffe70302ff8aa5fc438f15a"><div class="ttname"><a href="group___e_r_m___peripheral___access___layer.html#ga9931843f4ffe70302ff8aa5fc438f15a">ERM_EARn_COUNT</a></div><div class="ttdeci">#define ERM_EARn_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l03228">S32K116.h:3228</a></div></div>
<div class="ttc" id="astruct_s32___s_c_b___type_html"><div class="ttname"><a href="struct_s32___s_c_b___type.html">S32_SCB_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l09139">S32K116.h:9139</a></div></div>
<div class="ttc" id="astruct_g_p_i_o___type_html_a269fc0ec9450f3e86b2acddef2db7999"><div class="ttname"><a href="struct_g_p_i_o___type.html#a269fc0ec9450f3e86b2acddef2db7999">GPIO_Type::PDIR</a></div><div class="ttdeci">__I uint32_t PDIR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l04883">S32K116.h:4883</a></div></div>
<div class="ttc" id="astruct_c_a_n___type_html_a9a1b70896023fd82849bf4040fa3447e"><div class="ttname"><a href="struct_c_a_n___type.html#a9a1b70896023fd82849bf4040fa3447e">CAN_Type::PL1_LO</a></div><div class="ttdeci">__IO uint32_t PL1_LO</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00829">S32K116.h:829</a></div></div>
<div class="ttc" id="astruct_s32___s_c_b___type_html_a0506ab942152094266859fc41ae9a17b"><div class="ttname"><a href="struct_s32___s_c_b___type.html#a0506ab942152094266859fc41ae9a17b">S32_SCB_Type::ICSR</a></div><div class="ttdeci">__IO uint32_t ICSR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l09144">S32K116.h:9144</a></div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k116_html_gga7e1129cd8a196f4284d41db3e82ad5c8a5d69d59e65ad7037b80737782cee0512"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5d69d59e65ad7037b80737782cee0512">FTM0_Fault_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00223">S32K116.h:223</a></div></div>
<div class="ttc" id="astruct_f_t_m___type_html_aa89cff385d101610ed0d60e0a0b50c6c"><div class="ttname"><a href="struct_f_t_m___type.html#aa89cff385d101610ed0d60e0a0b50c6c">FTM_Type::STATUS</a></div><div class="ttdeci">__IO uint32_t STATUS</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l03847">S32K116.h:3847</a></div></div>
<div class="ttc" id="astruct_d_m_a___type_html_a3a4e489d108c859aaec96af80714654e"><div class="ttname"><a href="struct_d_m_a___type.html#a3a4e489d108c859aaec96af80714654e">DMA_Type::SOFF</a></div><div class="ttdeci">__IO uint16_t SOFF</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l02248">S32K116.h:2248</a></div></div>
<div class="ttc" id="astruct_c_a_n___type_html_af8326afda5e0ee76745aca82bf19854e"><div class="ttname"><a href="struct_c_a_n___type.html#af8326afda5e0ee76745aca82bf19854e">CAN_Type::FDCBT</a></div><div class="ttdeci">__IO uint32_t FDCBT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00843">S32K116.h:843</a></div></div>
<div class="ttc" id="astruct_r_c_m___type_html_aadfc136a6039f2df79065bf69d919b6d"><div class="ttname"><a href="struct_r_c_m___type.html#aadfc136a6039f2df79065bf69d919b6d">RCM_Type::RPC</a></div><div class="ttdeci">__IO uint32_t RPC</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l08562">S32K116.h:8562</a></div></div>
<div class="ttc" id="astruct_s_m_c___type_html_ae3dcc5dbd7aa4cff66a3b7e7f6bc6dd9"><div class="ttname"><a href="struct_s_m_c___type.html#ae3dcc5dbd7aa4cff66a3b7e7f6bc6dd9">SMC_Type::VERID</a></div><div class="ttdeci">__I uint32_t VERID</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l10069">S32K116.h:10069</a></div></div>
<div class="ttc" id="agroup___m_t_b___d_w_t___peripheral___access___layer_html_ga0fb062bc93004b8f6d9a37452219ad6b"><div class="ttname"><a href="group___m_t_b___d_w_t___peripheral___access___layer.html#ga0fb062bc93004b8f6d9a37452219ad6b">MTB_DWT_CMF_COUNT</a></div><div class="ttdeci">#define MTB_DWT_CMF_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l07834">S32K116.h:7834</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_html_a7397e1ccace879809b64c8b689a13418"><div class="ttname"><a href="struct_a_d_c___type.html#a7397e1ccace879809b64c8b689a13418">ADC_Type::SC2</a></div><div class="ttdeci">__IO uint32_t SC2</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00281">S32K116.h:281</a></div></div>
<div class="ttc" id="astruct_f_t_m___type_html_a6c73533130ee214f813796601d0ed7fb"><div class="ttname"><a href="struct_f_t_m___type.html#a6c73533130ee214f813796601d0ed7fb">FTM_Type::MOD_MIRROR</a></div><div class="ttdeci">__IO uint32_t MOD_MIRROR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l03875">S32K116.h:3875</a></div></div>
<div class="ttc" id="agroup___a_i_p_s___peripheral___access___layer_html_ga1eb778bc7ddf0465c7951b4f172b958b"><div class="ttname"><a href="group___a_i_p_s___peripheral___access___layer.html#ga1eb778bc7ddf0465c7951b4f172b958b">AIPS_OPACR_COUNT</a></div><div class="ttdeci">#define AIPS_OPACR_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00566">S32K116.h:566</a></div></div>
<div class="ttc" id="astruct_c_r_c___type_html_a775dd3f7055a0cef0a210533630bcdd9"><div class="ttname"><a href="struct_c_r_c___type.html#a775dd3f7055a0cef0a210533630bcdd9">CRC_Type::LU</a></div><div class="ttdeci">__IO uint8_t LU</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l01988">S32K116.h:1988</a></div></div>
<div class="ttc" id="astruct_l_p_i_t___type_html_aa7e2a6fd82a2ae0ea9fbb05ef677db91"><div class="ttname"><a href="struct_l_p_i_t___type.html#aa7e2a6fd82a2ae0ea9fbb05ef677db91">LPIT_Type::CVAL</a></div><div class="ttdeci">__I uint32_t CVAL</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l05834">S32K116.h:5834</a></div></div>
<div class="ttc" id="astruct_c_m_p___type_html"><div class="ttname"><a href="struct_c_m_p___type.html">CMP_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l01609">S32K116.h:1609</a></div></div>
<div class="ttc" id="astruct_p_m_c___type_html_abc2abe9e83245fcd84da5a78bbea23ea"><div class="ttname"><a href="struct_p_m_c___type.html#abc2abe9e83245fcd84da5a78bbea23ea">PMC_Type::LVDSC2</a></div><div class="ttdeci">__IO uint8_t LVDSC2</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l08270">S32K116.h:8270</a></div></div>
<div class="ttc" id="astruct_p_d_b___type_html"><div class="ttname"><a href="struct_p_d_b___type.html">PDB_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l08079">S32K116.h:8079</a></div></div>
<div class="ttc" id="astruct_s_i_m___type_html_a7e55725c1aeddef811d669f56c978529"><div class="ttname"><a href="struct_s_i_m___type.html#a7e55725c1aeddef811d669f56c978529">SIM_Type::UIDL</a></div><div class="ttdeci">__I uint32_t UIDL</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l09732">S32K116.h:9732</a></div></div>
<div class="ttc" id="astruct_l_p_u_a_r_t___type_html_a0fba5504213b46ada362c558634a9802"><div class="ttname"><a href="struct_l_p_u_a_r_t___type.html#a0fba5504213b46ada362c558634a9802">LPUART_Type::WATER</a></div><div class="ttdeci">__IO uint32_t WATER</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l06546">S32K116.h:6546</a></div></div>
<div class="ttc" id="astruct_c_a_n___type_html_ae36e2fc32a4ceb2047cf28dd0ee3b59c"><div class="ttname"><a href="struct_c_a_n___type.html#ae36e2fc32a4ceb2047cf28dd0ee3b59c">CAN_Type::CTRL1_PN</a></div><div class="ttdeci">__IO uint32_t CTRL1_PN</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00824">S32K116.h:824</a></div></div>
<div class="ttc" id="astruct_l_p_i_t___type_html_a01a97681863036735f44aa664b323e6e"><div class="ttname"><a href="struct_l_p_i_t___type.html#a01a97681863036735f44aa664b323e6e">LPIT_Type::PARAM</a></div><div class="ttdeci">__I uint32_t PARAM</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l05825">S32K116.h:5825</a></div></div>
<div class="ttc" id="agroup___m_s_c_m___peripheral___access___layer_html_ga3b9c4fb554ba9aed4c0af829abba0a7a"><div class="ttname"><a href="group___m_s_c_m___peripheral___access___layer.html#ga3b9c4fb554ba9aed4c0af829abba0a7a">MSCM_MemMapPtr</a></div><div class="ttdeci">struct MSCM_Type * MSCM_MemMapPtr</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k116_html_gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00205">S32K116.h:205</a></div></div>
<div class="ttc" id="astruct_e_r_m___type_html"><div class="ttname"><a href="struct_e_r_m___type.html">ERM_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l03231">S32K116.h:3231</a></div></div>
<div class="ttc" id="agroup___f_t_f_c___peripheral___access___layer_html_gafd0778c584834287a7011bf7e242521b"><div class="ttname"><a href="group___f_t_f_c___peripheral___access___layer.html#gafd0778c584834287a7011bf7e242521b">FTFC_MemMapPtr</a></div><div class="ttdeci">struct FTFC_Type * FTFC_MemMapPtr</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k116_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00207">S32K116.h:207</a></div></div>
<div class="ttc" id="astruct_l_p_i2_c___type_html_aee1bbdf2a282a029bf66077ec145c8fc"><div class="ttname"><a href="struct_l_p_i2_c___type.html#aee1bbdf2a282a029bf66077ec145c8fc">LPI2C_Type::MDMR</a></div><div class="ttdeci">__IO uint32_t MDMR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l05208">S32K116.h:5208</a></div></div>
<div class="ttc" id="agroup___l_m_e_m___peripheral___access___layer_html_ga92fd54d165d5085bb6d5dcb0018eeda5"><div class="ttname"><a href="group___l_m_e_m___peripheral___access___layer.html#ga92fd54d165d5085bb6d5dcb0018eeda5">LMEM_MemMapPtr</a></div><div class="ttdeci">struct LMEM_Type * LMEM_MemMapPtr</div></div>
<div class="ttc" id="astruct_c_a_n___type_html"><div class="ttname"><a href="struct_c_a_n___type.html">CAN_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00798">S32K116.h:798</a></div></div>
<div class="ttc" id="astruct_c_a_n___type_html_a7f5247786c36d727864defd36b8e1056"><div class="ttname"><a href="struct_c_a_n___type.html#a7f5247786c36d727864defd36b8e1056">CAN_Type::CTRL2</a></div><div class="ttdeci">__IO uint32_t CTRL2</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00812">S32K116.h:812</a></div></div>
<div class="ttc" id="astruct_d_m_a___type_html_a92906d6a4ee86f48235df8730246ddd3"><div class="ttname"><a href="struct_d_m_a___type.html#a92906d6a4ee86f48235df8730246ddd3">DMA_Type::EARS</a></div><div class="ttdeci">__IO uint32_t EARS</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l02242">S32K116.h:2242</a></div></div>
<div class="ttc" id="astruct_f_l_e_x_i_o___type_html_abc4f6d592c66d90fa401ccc1a23f876c"><div class="ttname"><a href="struct_f_l_e_x_i_o___type.html#abc4f6d592c66d90fa401ccc1a23f876c">FLEXIO_Type::VERID</a></div><div class="ttdeci">__I uint32_t VERID</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l03328">S32K116.h:3328</a></div></div>
<div class="ttc" id="astruct_c_a_n___type_html_ab0b36ce2b449df3402efa1e351b1f71e"><div class="ttname"><a href="struct_c_a_n___type.html#ab0b36ce2b449df3402efa1e351b1f71e">CAN_Type::IMASK1</a></div><div class="ttdeci">__IO uint32_t IMASK1</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00809">S32K116.h:809</a></div></div>
<div class="ttc" id="agroup___f_t_m___peripheral___access___layer_html_ga16aff9c08c6a317497cacd203b654db5"><div class="ttname"><a href="group___f_t_m___peripheral___access___layer.html#ga16aff9c08c6a317497cacd203b654db5">FTM_MemMapPtr</a></div><div class="ttdeci">struct FTM_Type * FTM_MemMapPtr</div></div>
<div class="ttc" id="astruct_p_o_r_t___type_html_a8d4e0a725169fa8fe22fe55a3d3311a0"><div class="ttname"><a href="struct_p_o_r_t___type.html#a8d4e0a725169fa8fe22fe55a3d3311a0">PORT_Type::DFCR</a></div><div class="ttdeci">__IO uint32_t DFCR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l08396">S32K116.h:8396</a></div></div>
<div class="ttc" id="agroup___c_a_n___peripheral___access___layer_html_ga36550870fb66103634284e98ec2dbaed"><div class="ttname"><a href="group___c_a_n___peripheral___access___layer.html#ga36550870fb66103634284e98ec2dbaed">CAN_MemMapPtr</a></div><div class="ttdeci">struct CAN_Type * CAN_MemMapPtr</div></div>
<div class="ttc" id="agroup___f_t_m___peripheral___access___layer_html_gab3d306bd2caeaeb4b5b3ab2b02686f4a"><div class="ttname"><a href="group___f_t_m___peripheral___access___layer.html#gab3d306bd2caeaeb4b5b3ab2b02686f4a">FTM_CV_MIRROR_COUNT</a></div><div class="ttdeci">#define FTM_CV_MIRROR_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l03835">S32K116.h:3835</a></div></div>
<div class="ttc" id="astruct_d_m_a___type_html_aaa87671f75510a3ccf7987c5ef683d40"><div class="ttname"><a href="struct_d_m_a___type.html#aaa87671f75510a3ccf7987c5ef683d40">DMA_Type::CERQ</a></div><div class="ttdeci">__O uint8_t CERQ</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l02229">S32K116.h:2229</a></div></div>
<div class="ttc" id="astruct_c_a_n___type_html_a9dfb3d60755ae52396ecafaf50ab3424"><div class="ttname"><a href="struct_c_a_n___type.html#a9dfb3d60755ae52396ecafaf50ab3424">CAN_Type::ESR1</a></div><div class="ttdeci">__IO uint32_t ESR1</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00807">S32K116.h:807</a></div></div>
<div class="ttc" id="astruct_p_d_b___type_html_a0cc0a5fd26a50498ff744ccfc90425a9"><div class="ttname"><a href="struct_p_d_b___type.html#a0cc0a5fd26a50498ff744ccfc90425a9">PDB_Type::IDLY</a></div><div class="ttdeci">__IO uint32_t IDLY</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l08083">S32K116.h:8083</a></div></div>
<div class="ttc" id="astruct_c_a_n___type_html_a34c0d6bae492b9f42692e828f10fa363"><div class="ttname"><a href="struct_c_a_n___type.html#a34c0d6bae492b9f42692e828f10fa363">CAN_Type::WMBn_D47</a></div><div class="ttdeci">__I uint32_t WMBn_D47</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00839">S32K116.h:839</a></div></div>
<div class="ttc" id="astruct_c_m_p___type_html_a25b0eec0780433aef1d4d9787b4b27de"><div class="ttname"><a href="struct_c_m_p___type.html#a25b0eec0780433aef1d4d9787b4b27de">CMP_Type::C1</a></div><div class="ttdeci">__IO uint32_t C1</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l01611">S32K116.h:1611</a></div></div>
<div class="ttc" id="astruct_l_p_i2_c___type_html_a19490a9367af798803347d54aa92398b"><div class="ttname"><a href="struct_l_p_i2_c___type.html#a19490a9367af798803347d54aa92398b">LPI2C_Type::PARAM</a></div><div class="ttdeci">__I uint32_t PARAM</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l05197">S32K116.h:5197</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_html_a18689175e64a715367784c7c84c0200d"><div class="ttname"><a href="struct_a_d_c___type.html#a18689175e64a715367784c7c84c0200d">ADC_Type::CLP0</a></div><div class="ttdeci">__IO uint32_t CLP0</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00294">S32K116.h:294</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_html_abf294254eeea10e2099f12c15ab14100"><div class="ttname"><a href="struct_a_d_c___type.html#abf294254eeea10e2099f12c15ab14100">ADC_Type::BASE_OFS</a></div><div class="ttdeci">__IO uint32_t BASE_OFS</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00283">S32K116.h:283</a></div></div>
<div class="ttc" id="agroup___p_d_b___peripheral___access___layer_html_ga08f3c32e2166b314f400e1fc6203bc61"><div class="ttname"><a href="group___p_d_b___peripheral___access___layer.html#ga08f3c32e2166b314f400e1fc6203bc61">PDB_CH_COUNT</a></div><div class="ttdeci">#define PDB_CH_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l08074">S32K116.h:8074</a></div></div>
<div class="ttc" id="astruct_l_p_u_a_r_t___type_html_af7113682dc68def4cb5a0fd2014c542c"><div class="ttname"><a href="struct_l_p_u_a_r_t___type.html#af7113682dc68def4cb5a0fd2014c542c">LPUART_Type::VERID</a></div><div class="ttdeci">__I uint32_t VERID</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l06535">S32K116.h:6535</a></div></div>
<div class="ttc" id="astruct_s_i_m___type_html_ad81afc51d1563fe644984d9e685dd1de"><div class="ttname"><a href="struct_s_i_m___type.html#ad81afc51d1563fe644984d9e685dd1de">SIM_Type::CHIPCTL</a></div><div class="ttdeci">__IO uint32_t CHIPCTL</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l09715">S32K116.h:9715</a></div></div>
<div class="ttc" id="astruct_p_o_r_t___type_html_a20069f4ac88fc12066ba90eea8fcbb58"><div class="ttname"><a href="struct_p_o_r_t___type.html#a20069f4ac88fc12066ba90eea8fcbb58">PORT_Type::ISFR</a></div><div class="ttdeci">__IO uint32_t ISFR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l08393">S32K116.h:8393</a></div></div>
<div class="ttc" id="astruct_f_t_m___type_html_a28478e01da54c088007371f44451b2d7"><div class="ttname"><a href="struct_f_t_m___type.html#a28478e01da54c088007371f44451b2d7">FTM_Type::PWMLOAD</a></div><div class="ttdeci">__IO uint32_t PWMLOAD</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l03865">S32K116.h:3865</a></div></div>
<div class="ttc" id="astruct_s32___sys_tick___type_html_a7bf73b92ce236741a93a124cfc52890b"><div class="ttname"><a href="struct_s32___sys_tick___type.html#a7bf73b92ce236741a93a124cfc52890b">S32_SysTick_Type::RVR</a></div><div class="ttdeci">__IO uint32_t RVR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l09340">S32K116.h:9340</a></div></div>
<div class="ttc" id="astruct_c_a_n___type_html_af0383fe75ddbcdacc18820a2e2574c6a"><div class="ttname"><a href="struct_c_a_n___type.html#af0383fe75ddbcdacc18820a2e2574c6a">CAN_Type::PL2_PLMASK_HI</a></div><div class="ttdeci">__IO uint32_t PL2_PLMASK_HI</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00833">S32K116.h:833</a></div></div>
<div class="ttc" id="astruct_m_s_c_m___type_html_aec81a4c17cbea7519249cc7f5ad72bc1"><div class="ttname"><a href="struct_m_s_c_m___type.html#aec81a4c17cbea7519249cc7f5ad72bc1">MSCM_Type::CP0CFG1</a></div><div class="ttdeci">__I uint32_t CP0CFG1</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l07565">S32K116.h:7565</a></div></div>
<div class="ttc" id="agroup___p_o_r_t___peripheral___access___layer_html_gaa0db94574a8e9a7d7de23f9fbecb0347"><div class="ttname"><a href="group___p_o_r_t___peripheral___access___layer.html#gaa0db94574a8e9a7d7de23f9fbecb0347">PORT_MemMapPtr</a></div><div class="ttdeci">struct PORT_Type * PORT_MemMapPtr</div></div>
<div class="ttc" id="astruct_a_d_c___type_html_aaec95457cd502ea6b0e413344c74236a"><div class="ttname"><a href="struct_a_d_c___type.html#aaec95457cd502ea6b0e413344c74236a">ADC_Type::CLPX</a></div><div class="ttdeci">__IO uint32_t CLPX</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00295">S32K116.h:295</a></div></div>
<div class="ttc" id="agroup___f_t_f_c___peripheral___access___layer_html_ga70cc4456d44c6fd92935876e202d9382"><div class="ttname"><a href="group___f_t_f_c___peripheral___access___layer.html#ga70cc4456d44c6fd92935876e202d9382">FTFC_FCCOB_COUNT</a></div><div class="ttdeci">#define FTFC_FCCOB_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l03624">S32K116.h:3624</a></div></div>
<div class="ttc" id="astruct_s_i_m___type_html_a335bf863b8f0b761b6b3bcd3c7b3b31d"><div class="ttname"><a href="struct_s_i_m___type.html#a335bf863b8f0b761b6b3bcd3c7b3b31d">SIM_Type::FTMOPT0</a></div><div class="ttdeci">__IO uint32_t FTMOPT0</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l09717">S32K116.h:9717</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_html_a9e515dbea15b59253dad094ca09ced81"><div class="ttname"><a href="struct_a_d_c___type.html#a9e515dbea15b59253dad094ca09ced81">ADC_Type::CLP2_OFS</a></div><div class="ttdeci">__IO uint32_t CLP2_OFS</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00299">S32K116.h:299</a></div></div>
<div class="ttc" id="astruct_s_m_c___type_html_ae77f80d65571b8d76b37cbda1b0dbaad"><div class="ttname"><a href="struct_s_m_c___type.html#ae77f80d65571b8d76b37cbda1b0dbaad">SMC_Type::STOPCTRL</a></div><div class="ttdeci">__IO uint32_t STOPCTRL</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l10073">S32K116.h:10073</a></div></div>
<div class="ttc" id="astruct_m_t_b___d_w_t___type_html_aeb0684f47080c377b2beec8b07b1f9ab"><div class="ttname"><a href="struct_m_t_b___d_w_t___type.html#aeb0684f47080c377b2beec8b07b1f9ab">MTB_DWT_Type::MASK</a></div><div class="ttdeci">__IO uint32_t MASK</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l07844">S32K116.h:7844</a></div></div>
<div class="ttc" id="astruct_m_s_c_m___type_html_a02a3e12e5e5942bd7ffe34f3e04a3bb7"><div class="ttname"><a href="struct_m_s_c_m___type.html#a02a3e12e5e5942bd7ffe34f3e04a3bb7">MSCM_Type::CPxCOUNT</a></div><div class="ttdeci">__I uint32_t CPxCOUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l07555">S32K116.h:7555</a></div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k116_html_gga7e1129cd8a196f4284d41db3e82ad5c8a54cf3bb3d65007c25a2a97568a355e09"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8a54cf3bb3d65007c25a2a97568a355e09">DMA0_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00210">S32K116.h:210</a></div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k116_html_gga7e1129cd8a196f4284d41db3e82ad5c8a03a0c2cf1f88bce3d0fbd8ab489e80b7"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03a0c2cf1f88bce3d0fbd8ab489e80b7">LPI2C0_Master_Slave_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00234">S32K116.h:234</a></div></div>
<div class="ttc" id="astruct_d_m_a___type_html_afad526bde6762b30554725cead19dec2"><div class="ttname"><a href="struct_d_m_a___type.html#afad526bde6762b30554725cead19dec2">DMA_Type::INT</a></div><div class="ttdeci">__IO uint32_t INT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l02236">S32K116.h:2236</a></div></div>
<div class="ttc" id="astruct_l_p_t_m_r___type_html"><div class="ttname"><a href="struct_l_p_t_m_r___type.html">LPTMR_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l06418">S32K116.h:6418</a></div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k116_html_gga7e1129cd8a196f4284d41db3e82ad5c8a203b0e7d071d7b0e275eec1d73e99d88"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8a203b0e7d071d7b0e275eec1d73e99d88">DMA2_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00212">S32K116.h:212</a></div></div>
<div class="ttc" id="astruct_d_m_a___type_html_a60b7ef52775eb2e3a56852fdeacc0975"><div class="ttname"><a href="struct_d_m_a___type.html#a60b7ef52775eb2e3a56852fdeacc0975">DMA_Type::CSR</a></div><div class="ttdeci">__IO uint16_t CSR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l02263">S32K116.h:2263</a></div></div>
<div class="ttc" id="astruct_s_m_c___type_html_a9aa411b0ba78d15d8d1df83477fcb396"><div class="ttname"><a href="struct_s_m_c___type.html#a9aa411b0ba78d15d8d1df83477fcb396">SMC_Type::PARAM</a></div><div class="ttdeci">__I uint32_t PARAM</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l10070">S32K116.h:10070</a></div></div>
<div class="ttc" id="astruct_s_m_c___type_html"><div class="ttname"><a href="struct_s_m_c___type.html">SMC_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l10068">S32K116.h:10068</a></div></div>
<div class="ttc" id="agroup___d_m_a___peripheral___access___layer_html_gaf500b02a8cf36350d74bcb8c7a924b5d"><div class="ttname"><a href="group___d_m_a___peripheral___access___layer.html#gaf500b02a8cf36350d74bcb8c7a924b5d">DMA_MemMapPtr</a></div><div class="ttdeci">struct DMA_Type * DMA_MemMapPtr</div></div>
<div class="ttc" id="agroup___m_c_m___peripheral___access___layer_html_gad6061cc2e68f7c03970d2f22222ce817"><div class="ttname"><a href="group___m_c_m___peripheral___access___layer.html#gad6061cc2e68f7c03970d2f22222ce817">MCM_MemMapPtr</a></div><div class="ttdeci">struct MCM_Type * MCM_MemMapPtr</div></div>
<div class="ttc" id="agroup___l_p_t_m_r___peripheral___access___layer_html_ga52c31e0582a47d2a19155fb601b708ce"><div class="ttname"><a href="group___l_p_t_m_r___peripheral___access___layer.html#ga52c31e0582a47d2a19155fb601b708ce">LPTMR_MemMapPtr</a></div><div class="ttdeci">struct LPTMR_Type * LPTMR_MemMapPtr</div></div>
<div class="ttc" id="astruct_s_i_m___type_html_ab216e27df5e4dcb4ecc8141ccf56d4b3"><div class="ttname"><a href="struct_s_i_m___type.html#ab216e27df5e4dcb4ecc8141ccf56d4b3">SIM_Type::FTMOPT1</a></div><div class="ttdeci">__IO uint32_t FTMOPT1</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l09721">S32K116.h:9721</a></div></div>
<div class="ttc" id="astruct_f_t_m___type_html_a21e69ce8d34afa76562792869490e402"><div class="ttname"><a href="struct_f_t_m___type.html#a21e69ce8d34afa76562792869490e402">FTM_Type::PAIR3DEADTIME</a></div><div class="ttdeci">__IO uint32_t PAIR3DEADTIME</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l03873">S32K116.h:3873</a></div></div>
<div class="ttc" id="astruct_p_o_r_t___type_html_a5fd39916c06d54202f0dc1a50b5e1041"><div class="ttname"><a href="struct_p_o_r_t___type.html#a5fd39916c06d54202f0dc1a50b5e1041">PORT_Type::DFER</a></div><div class="ttdeci">__IO uint32_t DFER</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l08395">S32K116.h:8395</a></div></div>
<div class="ttc" id="astruct_d_m_a___type_html_a41bbed6bd0ab1bf8f00509380f2c5fe4"><div class="ttname"><a href="struct_d_m_a___type.html#a41bbed6bd0ab1bf8f00509380f2c5fe4">DMA_Type::SLAST</a></div><div class="ttdeci">__IO uint32_t SLAST</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l02255">S32K116.h:2255</a></div></div>
<div class="ttc" id="agroup___a_d_c___peripheral___access___layer_html_ga2ef8fd71cc55a49d26442b33afccd6d4"><div class="ttname"><a href="group___a_d_c___peripheral___access___layer.html#ga2ef8fd71cc55a49d26442b33afccd6d4">ADC_CV_COUNT</a></div><div class="ttdeci">#define ADC_CV_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00272">S32K116.h:272</a></div></div>
<div class="ttc" id="astruct_f_t_m___type_html_adba577540e3be5b0e96ba5bc7538eac2"><div class="ttname"><a href="struct_f_t_m___type.html#adba577540e3be5b0e96ba5bc7538eac2">FTM_Type::FMS</a></div><div class="ttdeci">__IO uint32_t FMS</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l03856">S32K116.h:3856</a></div></div>
<div class="ttc" id="agroup___c_m_u___f_c___peripheral___access___layer_html_ga2b254dae246816b36b7355a0a558dafe"><div class="ttname"><a href="group___c_m_u___f_c___peripheral___access___layer.html#ga2b254dae246816b36b7355a0a558dafe">CMU_FC_MemMapPtr</a></div><div class="ttdeci">struct CMU_FC_Type * CMU_FC_MemMapPtr</div></div>
<div class="ttc" id="astruct_s_i_m___type_html"><div class="ttname"><a href="struct_s_i_m___type.html">SIM_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l09713">S32K116.h:9713</a></div></div>
<div class="ttc" id="astruct_e_r_m___type_html_a5fcc3aaddd7bae466e506fe4916565ab"><div class="ttname"><a href="struct_e_r_m___type.html#a5fcc3aaddd7bae466e506fe4916565ab">ERM_Type::SR0</a></div><div class="ttdeci">__IO uint32_t SR0</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l03234">S32K116.h:3234</a></div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k116_html_gga7e1129cd8a196f4284d41db3e82ad5c8a05dbe5a58fdd0aed9449eb30811dc1a7"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8a05dbe5a58fdd0aed9449eb30811dc1a7">WDOG_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00232">S32K116.h:232</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_html_a4d46f571d82c5c84402ed9df3ebf0f2d"><div class="ttname"><a href="struct_a_d_c___type.html#a4d46f571d82c5c84402ed9df3ebf0f2d">ADC_Type::CLP1</a></div><div class="ttdeci">__IO uint32_t CLP1</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00293">S32K116.h:293</a></div></div>
<div class="ttc" id="agroup___c_a_n___peripheral___access___layer_html_gaf6eba9dfa1f7077b183d7cf804810f16"><div class="ttname"><a href="group___c_a_n___peripheral___access___layer.html#gaf6eba9dfa1f7077b183d7cf804810f16">CAN_WMB_COUNT</a></div><div class="ttdeci">#define CAN_WMB_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00795">S32K116.h:795</a></div></div>
<div class="ttc" id="agroup___c_s_e___p_r_a_m___peripheral___access___layer_html_ga8ffbf8bef235bf0fc733e714e2183ce7"><div class="ttname"><a href="group___c_s_e___p_r_a_m___peripheral___access___layer.html#ga8ffbf8bef235bf0fc733e714e2183ce7">CSE_PRAM_MemMapPtr</a></div><div class="ttdeci">struct CSE_PRAM_Type * CSE_PRAM_MemMapPtr</div></div>
<div class="ttc" id="astruct_m_c_m___type_html_ab348a25b07589bffba2e65b94448a0fd"><div class="ttname"><a href="struct_m_c_m___type.html#ab348a25b07589bffba2e65b94448a0fd">MCM_Type::CPO</a></div><div class="ttdeci">__IO uint32_t CPO</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l07067">S32K116.h:7067</a></div></div>
<div class="ttc" id="astruct_s_m_c___type_html_a39820dee81c3d5cdd2353f96d7f5b6a3"><div class="ttname"><a href="struct_s_m_c___type.html#a39820dee81c3d5cdd2353f96d7f5b6a3">SMC_Type::PMSTAT</a></div><div class="ttdeci">__I uint32_t PMSTAT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l10074">S32K116.h:10074</a></div></div>
<div class="ttc" id="astruct_w_d_o_g___type_html"><div class="ttname"><a href="struct_w_d_o_g___type.html">WDOG_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l10272">S32K116.h:10272</a></div></div>
<div class="ttc" id="astruct_w_d_o_g___type_html_a1ea4c95e5b76360ca3b56fbc2cd16eaa"><div class="ttname"><a href="struct_w_d_o_g___type.html#a1ea4c95e5b76360ca3b56fbc2cd16eaa">WDOG_Type::CS</a></div><div class="ttdeci">__IO uint32_t CS</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l10273">S32K116.h:10273</a></div></div>
<div class="ttc" id="astruct_l_p_t_m_r___type_html_a9d7b37aa4696adb170d1834de319ff68"><div class="ttname"><a href="struct_l_p_t_m_r___type.html#a9d7b37aa4696adb170d1834de319ff68">LPTMR_Type::CNR</a></div><div class="ttdeci">__IO uint32_t CNR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l06422">S32K116.h:6422</a></div></div>
<div class="ttc" id="astruct_m_p_u___type_html_af56f46ceb0fe249c65799076d53610b4"><div class="ttname"><a href="struct_m_p_u___type.html#af56f46ceb0fe249c65799076d53610b4">MPU_Type::WORD2</a></div><div class="ttdeci">__IO uint32_t WORD2</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l07282">S32K116.h:7282</a></div></div>
<div class="ttc" id="astruct_f_t_f_c___type_html_a85156ccce66561ea0bcdd05328bc00d0"><div class="ttname"><a href="struct_f_t_f_c___type.html#a85156ccce66561ea0bcdd05328bc00d0">FTFC_Type::FSEC</a></div><div class="ttdeci">__I uint8_t FSEC</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l03631">S32K116.h:3631</a></div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k116_html_gga7e1129cd8a196f4284d41db3e82ad5c8a8c5f89dc2a599fed2af79d4b0cbd8157"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8c5f89dc2a599fed2af79d4b0cbd8157">LPIT0_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00230">S32K116.h:230</a></div></div>
<div class="ttc" id="agroup___m_t_b___d_w_t___peripheral___access___layer_html_ga490e6f9f5262a4950c3f42b15cb68278"><div class="ttname"><a href="group___m_t_b___d_w_t___peripheral___access___layer.html#ga490e6f9f5262a4950c3f42b15cb68278">MTB_DWT_PERIPHID_COUNT</a></div><div class="ttdeci">#define MTB_DWT_PERIPHID_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l07835">S32K116.h:7835</a></div></div>
<div class="ttc" id="astruct_p_o_r_t___type_html_adb92b388adf5799a5a59817ae6cbf7d1"><div class="ttname"><a href="struct_p_o_r_t___type.html#adb92b388adf5799a5a59817ae6cbf7d1">PORT_Type::GPCHR</a></div><div class="ttdeci">__O uint32_t GPCHR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l08389">S32K116.h:8389</a></div></div>
<div class="ttc" id="agroup___f_l_e_x_i_o___peripheral___access___layer_html_ga3290fd2e6e3c063a89827141f0d8f169"><div class="ttname"><a href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga3290fd2e6e3c063a89827141f0d8f169">FLEXIO_TIMCTL_COUNT</a></div><div class="ttdeci">#define FLEXIO_TIMCTL_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l03322">S32K116.h:3322</a></div></div>
<div class="ttc" id="astruct_c_a_n___type_html_ae6d6dd082b3f74a0ad6bfa9ce2665d54"><div class="ttname"><a href="struct_c_a_n___type.html#ae6d6dd082b3f74a0ad6bfa9ce2665d54">CAN_Type::RXFGMASK</a></div><div class="ttdeci">__IO uint32_t RXFGMASK</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00816">S32K116.h:816</a></div></div>
<div class="ttc" id="astruct_m_c_m___type_html_ad3902a699f1593becfab73adbd8e506a"><div class="ttname"><a href="struct_m_c_m___type.html#ad3902a699f1593becfab73adbd8e506a">MCM_Type::PID</a></div><div class="ttdeci">__IO uint32_t PID</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l07065">S32K116.h:7065</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_html_acedceb34fb0d52e5f849408a065488c3"><div class="ttname"><a href="struct_a_d_c___type.html#acedceb34fb0d52e5f849408a065488c3">ADC_Type::UG</a></div><div class="ttdeci">__IO uint32_t UG</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00289">S32K116.h:289</a></div></div>
<div class="ttc" id="astruct_s32___s_c_b___type_html_a5b5baf451ae4d1a75ce94f97d24017d5"><div class="ttname"><a href="struct_s32___s_c_b___type.html#a5b5baf451ae4d1a75ce94f97d24017d5">S32_SCB_Type::SHPR3</a></div><div class="ttdeci">__IO uint32_t SHPR3</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l09151">S32K116.h:9151</a></div></div>
<div class="ttc" id="astruct_s32___s_c_b___type_html_ada2e6d15d62fe24ec3a93eff07b06e50"><div class="ttname"><a href="struct_s32___s_c_b___type.html#ada2e6d15d62fe24ec3a93eff07b06e50">S32_SCB_Type::SHCSR</a></div><div class="ttdeci">__IO uint32_t SHCSR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l09152">S32K116.h:9152</a></div></div>
<div class="ttc" id="agroup___t_r_g_m_u_x___peripheral___access___layer_html_gafd341c8e7ec3d9a98e48677e32f56714"><div class="ttname"><a href="group___t_r_g_m_u_x___peripheral___access___layer.html#gafd341c8e7ec3d9a98e48677e32f56714">TRGMUX_MemMapPtr</a></div><div class="ttdeci">struct TRGMUX_Type * TRGMUX_MemMapPtr</div></div>
<div class="ttc" id="astruct_l_p_u_a_r_t___type_html_a8714422270dccd821dc1240fb23ec530"><div class="ttname"><a href="struct_l_p_u_a_r_t___type.html#a8714422270dccd821dc1240fb23ec530">LPUART_Type::MATCH</a></div><div class="ttdeci">__IO uint32_t MATCH</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l06543">S32K116.h:6543</a></div></div>
<div class="ttc" id="astruct_l_p_i2_c___type_html_aa60278c2ec4aab52d1547260c3874fa3"><div class="ttname"><a href="struct_l_p_i2_c___type.html#aa60278c2ec4aab52d1547260c3874fa3">LPI2C_Type::SIER</a></div><div class="ttdeci">__IO uint32_t SIER</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l05222">S32K116.h:5222</a></div></div>
<div class="ttc" id="agroup___s32___n_v_i_c___peripheral___access___layer_html_gaecc09cb7205d7455861a1d77783c7acc"><div class="ttname"><a href="group___s32___n_v_i_c___peripheral___access___layer.html#gaecc09cb7205d7455861a1d77783c7acc">S32_NVIC_ISPR_COUNT</a></div><div class="ttdeci">#define S32_NVIC_ISPR_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l09038">S32K116.h:9038</a></div></div>
<div class="ttc" id="astruct_l_p_u_a_r_t___type_html_a9e35fead6da0b96a3a6e8b0552e646c5"><div class="ttname"><a href="struct_l_p_u_a_r_t___type.html#a9e35fead6da0b96a3a6e8b0552e646c5">LPUART_Type::PARAM</a></div><div class="ttdeci">__I uint32_t PARAM</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l06536">S32K116.h:6536</a></div></div>
<div class="ttc" id="agroup___l_p_i_t___peripheral___access___layer_html_ga64f036c76bcc32fa8ea42d76f2ee1b9b"><div class="ttname"><a href="group___l_p_i_t___peripheral___access___layer.html#ga64f036c76bcc32fa8ea42d76f2ee1b9b">LPIT_TMR_COUNT</a></div><div class="ttdeci">#define LPIT_TMR_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l05820">S32K116.h:5820</a></div></div>
<div class="ttc" id="astruct_s32___s_c_b___type_html_aebd238a7e196ac445f4d8e2eec65b602"><div class="ttname"><a href="struct_s32___s_c_b___type.html#aebd238a7e196ac445f4d8e2eec65b602">S32_SCB_Type::DFSR</a></div><div class="ttdeci">__IO uint32_t DFSR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l09154">S32K116.h:9154</a></div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k116_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3adad8e82f56c6b2f978a09d19abfe1e"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3adad8e82f56c6b2f978a09d19abfe1e">LPSPI0_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00236">S32K116.h:236</a></div></div>
<div class="ttc" id="astruct_d_m_a___type_html_ad21a720b553820f2883b2aec6ad63010"><div class="ttname"><a href="struct_d_m_a___type.html#ad21a720b553820f2883b2aec6ad63010">DMA_Type::ELINKYES</a></div><div class="ttdeci">__IO uint16_t ELINKYES</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l02260">S32K116.h:2260</a></div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k116_html_gga7e1129cd8a196f4284d41db3e82ad5c8a52da8ad093ab1d71fd736f5ba8793ca8"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8a52da8ad093ab1d71fd736f5ba8793ca8">FTFC_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00228">S32K116.h:228</a></div></div>
<div class="ttc" id="astruct_w_d_o_g___type_html_aa4d2e88b28816623c70f4b9ee5ddf2b8"><div class="ttname"><a href="struct_w_d_o_g___type.html#aa4d2e88b28816623c70f4b9ee5ddf2b8">WDOG_Type::TOVAL</a></div><div class="ttdeci">__IO uint32_t TOVAL</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l10275">S32K116.h:10275</a></div></div>
<div class="ttc" id="agroup___p_d_b___peripheral___access___layer_html_gaba31f191d3fa71e1d13749b343214794"><div class="ttname"><a href="group___p_d_b___peripheral___access___layer.html#gaba31f191d3fa71e1d13749b343214794">PDB_POnDLY_COUNT</a></div><div class="ttdeci">#define PDB_POnDLY_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l08076">S32K116.h:8076</a></div></div>
<div class="ttc" id="astruct_a_i_p_s___type_html_ae9d17ee3a5debdbbdd6f8e6f90eb6466"><div class="ttname"><a href="struct_a_i_p_s___type.html#ae9d17ee3a5debdbbdd6f8e6f90eb6466">AIPS_Type::MPRA</a></div><div class="ttdeci">__IO uint32_t MPRA</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00570">S32K116.h:570</a></div></div>
<div class="ttc" id="astruct_f_t_m___type_html_a5d7825cc57a84230359220fa95b990d0"><div class="ttname"><a href="struct_f_t_m___type.html#a5d7825cc57a84230359220fa95b990d0">FTM_Type::INVCTRL</a></div><div class="ttdeci">__IO uint32_t INVCTRL</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l03863">S32K116.h:3863</a></div></div>
<div class="ttc" id="astruct_d_m_a___type_html_afb6f9d066790021df0cf7aa335824381"><div class="ttname"><a href="struct_d_m_a___type.html#afb6f9d066790021df0cf7aa335824381">DMA_Type::ERR</a></div><div class="ttdeci">__IO uint32_t ERR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l02238">S32K116.h:2238</a></div></div>
<div class="ttc" id="astruct_c_m_u___f_c___type_html"><div class="ttname"><a href="struct_c_m_u___f_c___type.html">CMU_FC_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l01859">S32K116.h:1859</a></div></div>
<div class="ttc" id="astruct_r_c_m___type_html_ae17b3094f980059896129d314602023f"><div class="ttname"><a href="struct_r_c_m___type.html#ae17b3094f980059896129d314602023f">RCM_Type::SRIE</a></div><div class="ttdeci">__IO uint32_t SRIE</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l08565">S32K116.h:8565</a></div></div>
<div class="ttc" id="astruct_l_p_i_t___type_html_a1e4ae45710b2c46b83e47fe864a63574"><div class="ttname"><a href="struct_l_p_i_t___type.html#a1e4ae45710b2c46b83e47fe864a63574">LPIT_Type::SETTEN</a></div><div class="ttdeci">__IO uint32_t SETTEN</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l05829">S32K116.h:5829</a></div></div>
<div class="ttc" id="agroup___e_r_m___peripheral___access___layer_html_ga00b04fa1d6315ec7d27691bb82b94025"><div class="ttname"><a href="group___e_r_m___peripheral___access___layer.html#ga00b04fa1d6315ec7d27691bb82b94025">ERM_MemMapPtr</a></div><div class="ttdeci">struct ERM_Type * ERM_MemMapPtr</div></div>
<div class="ttc" id="astruct_l_p_s_p_i___type_html_a60e315c124def25aef9daac689751fb2"><div class="ttname"><a href="struct_l_p_s_p_i___type.html#a60e315c124def25aef9daac689751fb2">LPSPI_Type::DER</a></div><div class="ttdeci">__IO uint32_t DER</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l06050">S32K116.h:6050</a></div></div>
<div class="ttc" id="astruct_s_c_g___type_html_a194da9b0d6877f4f5f09c041b330b457"><div class="ttname"><a href="struct_s_c_g___type.html#a194da9b0d6877f4f5f09c041b330b457">SCG_Type::SIRCDIV</a></div><div class="ttdeci">__IO uint32_t SIRCDIV</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l09453">S32K116.h:9453</a></div></div>
<div class="ttc" id="astruct_s32___n_v_i_c___type_html"><div class="ttname"><a href="struct_s32___n_v_i_c___type.html">S32_NVIC_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l09043">S32K116.h:9043</a></div></div>
<div class="ttc" id="astruct_f_t_m___type_html_a25e55835a3d33bbf784bc9ccc8fee17a"><div class="ttname"><a href="struct_f_t_m___type.html#a25e55835a3d33bbf784bc9ccc8fee17a">FTM_Type::PAIR2DEADTIME</a></div><div class="ttdeci">__IO uint32_t PAIR2DEADTIME</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l03871">S32K116.h:3871</a></div></div>
<div class="ttc" id="astruct_c_a_n___type_html_a7458be57f7d5c447fc930af17d50b056"><div class="ttname"><a href="struct_c_a_n___type.html#a7458be57f7d5c447fc930af17d50b056">CAN_Type::FLT_ID2_IDMASK</a></div><div class="ttdeci">__IO uint32_t FLT_ID2_IDMASK</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00831">S32K116.h:831</a></div></div>
<div class="ttc" id="astruct_s_i_m___type_html_a1909475cfbad89255bfce0b2b8f426c8"><div class="ttname"><a href="struct_s_i_m___type.html#a1909475cfbad89255bfce0b2b8f426c8">SIM_Type::UIDH</a></div><div class="ttdeci">__I uint32_t UIDH</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l09729">S32K116.h:9729</a></div></div>
<div class="ttc" id="astruct_l_p_i_t___type_html_a6baf8bd2b3108bba998f1582efc1257a"><div class="ttname"><a href="struct_l_p_i_t___type.html#a6baf8bd2b3108bba998f1582efc1257a">LPIT_Type::MSR</a></div><div class="ttdeci">__IO uint32_t MSR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l05827">S32K116.h:5827</a></div></div>
<div class="ttc" id="astruct_f_t_f_c___type_html"><div class="ttname"><a href="struct_f_t_f_c___type.html">FTFC_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l03628">S32K116.h:3628</a></div></div>
<div class="ttc" id="astruct_c_a_n___type_html_ab7c248b8457c128f57d6a1305d212902"><div class="ttname"><a href="struct_c_a_n___type.html#ab7c248b8457c128f57d6a1305d212902">CAN_Type::WU_MTC</a></div><div class="ttdeci">__IO uint32_t WU_MTC</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00826">S32K116.h:826</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_html_ac83e6bfdfcaee19de751141b6e202240"><div class="ttname"><a href="struct_a_d_c___type.html#ac83e6bfdfcaee19de751141b6e202240">ADC_Type::USR_OFS</a></div><div class="ttdeci">__IO uint32_t USR_OFS</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00285">S32K116.h:285</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_html_ab95678080ac84116e8030757b55e09d1"><div class="ttname"><a href="struct_a_d_c___type.html#ab95678080ac84116e8030757b55e09d1">ADC_Type::XOFS</a></div><div class="ttdeci">__IO uint32_t XOFS</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00286">S32K116.h:286</a></div></div>
<div class="ttc" id="agroup___l_p_s_p_i___peripheral___access___layer_html_ga5a136ef9440c9fbf2e65029ca517a262"><div class="ttname"><a href="group___l_p_s_p_i___peripheral___access___layer.html#ga5a136ef9440c9fbf2e65029ca517a262">LPSPI_MemMapPtr</a></div><div class="ttdeci">struct LPSPI_Type * LPSPI_MemMapPtr</div></div>
<div class="ttc" id="agroup___p_o_r_t___peripheral___access___layer_html_gae9d33dd352fbda70db758fa6daabf495"><div class="ttname"><a href="group___p_o_r_t___peripheral___access___layer.html#gae9d33dd352fbda70db758fa6daabf495">PORT_PCR_COUNT</a></div><div class="ttdeci">#define PORT_PCR_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l08383">S32K116.h:8383</a></div></div>
<div class="ttc" id="astruct_c_a_n___type_html_a0bd83d586aff02537abbe1a3680d960f"><div class="ttname"><a href="struct_c_a_n___type.html#a0bd83d586aff02537abbe1a3680d960f">CAN_Type::RXMGMASK</a></div><div class="ttdeci">__IO uint32_t RXMGMASK</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00803">S32K116.h:803</a></div></div>
<div class="ttc" id="astruct_s32___sys_tick___type_html_ac796dddc552095e72708ddde218fac91"><div class="ttname"><a href="struct_s32___sys_tick___type.html#ac796dddc552095e72708ddde218fac91">S32_SysTick_Type::CVR</a></div><div class="ttdeci">__IO uint32_t CVR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l09341">S32K116.h:9341</a></div></div>
<div class="ttc" id="astruct_r_t_c___type_html_ae12dc1e198cb7aa7602e59e36bbf43b6"><div class="ttname"><a href="struct_r_t_c___type.html#ae12dc1e198cb7aa7602e59e36bbf43b6">RTC_Type::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l08861">S32K116.h:8861</a></div></div>
<div class="ttc" id="astruct_p_m_c___type_html_ae6b844ecc62b5feba6bbbc003ea9c307"><div class="ttname"><a href="struct_p_m_c___type.html#ae6b844ecc62b5feba6bbbc003ea9c307">PMC_Type::LPOTRIM</a></div><div class="ttdeci">__IO uint8_t LPOTRIM</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l08273">S32K116.h:8273</a></div></div>
<div class="ttc" id="astruct_l_p_i2_c___type_html_a21b6f633b1ba1721d1376423292bc48f"><div class="ttname"><a href="struct_l_p_i2_c___type.html#a21b6f633b1ba1721d1376423292bc48f">LPI2C_Type::MRDR</a></div><div class="ttdeci">__I uint32_t MRDR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l05218">S32K116.h:5218</a></div></div>
<div class="ttc" id="astruct_f_t_f_c___type_html_a35ecda2430f2dfc85139ebd878136d96"><div class="ttname"><a href="struct_f_t_f_c___type.html#a35ecda2430f2dfc85139ebd878136d96">FTFC_Type::FERCNFG</a></div><div class="ttdeci">__IO uint8_t FERCNFG</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l03642">S32K116.h:3642</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_html"><div class="ttname"><a href="struct_a_d_c___type.html">ADC_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00275">S32K116.h:275</a></div></div>
<div class="ttc" id="astruct_f_t_m___type_html_a5dde356f5ee4d309ea1d4380a9501eb9"><div class="ttname"><a href="struct_f_t_m___type.html#a5dde356f5ee4d309ea1d4380a9501eb9">FTM_Type::CNTIN</a></div><div class="ttdeci">__IO uint32_t CNTIN</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l03846">S32K116.h:3846</a></div></div>
<div class="ttc" id="astruct_f_t_m___type_html_a845f63d5c3bdf59235b7d629dc60207a"><div class="ttname"><a href="struct_f_t_m___type.html#a845f63d5c3bdf59235b7d629dc60207a">FTM_Type::SYNCONF</a></div><div class="ttdeci">__IO uint32_t SYNCONF</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l03862">S32K116.h:3862</a></div></div>
<div class="ttc" id="astruct_m_c_m___type_html_a7645a8df73f6c3a32cb824e114e9cbb0"><div class="ttname"><a href="struct_m_c_m___type.html#a7645a8df73f6c3a32cb824e114e9cbb0">MCM_Type::CPCR</a></div><div class="ttdeci">__IO uint32_t CPCR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l07063">S32K116.h:7063</a></div></div>
<div class="ttc" id="astruct_f_t_m___type_html_a0a07f1a16c3d7714947e8ad3fb070592"><div class="ttname"><a href="struct_f_t_m___type.html#a0a07f1a16c3d7714947e8ad3fb070592">FTM_Type::QDCTRL</a></div><div class="ttdeci">__IO uint32_t QDCTRL</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l03859">S32K116.h:3859</a></div></div>
<div class="ttc" id="astruct_d_m_a___type_html_a1ebafefe1091184b0abdbef45e249da5"><div class="ttname"><a href="struct_d_m_a___type.html#a1ebafefe1091184b0abdbef45e249da5">DMA_Type::DLASTSGA</a></div><div class="ttdeci">__IO uint32_t DLASTSGA</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l02262">S32K116.h:2262</a></div></div>
<div class="ttc" id="astruct_s_i_m___type_html_ad08521bc1b834684ec167d3df1ca795d"><div class="ttname"><a href="struct_s_i_m___type.html#ad08521bc1b834684ec167d3df1ca795d">SIM_Type::FCFG1</a></div><div class="ttdeci">__IO uint32_t FCFG1</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l09727">S32K116.h:9727</a></div></div>
<div class="ttc" id="astruct_l_p_i_t___type_html_a34a3cb1c660c0a19d4a350500be11198"><div class="ttname"><a href="struct_l_p_i_t___type.html#a34a3cb1c660c0a19d4a350500be11198">LPIT_Type::TCTRL</a></div><div class="ttdeci">__IO uint32_t TCTRL</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l05835">S32K116.h:5835</a></div></div>
<div class="ttc" id="astruct_d_m_a___type_html_aaedabb25286571a2e7f445f68f48a578"><div class="ttname"><a href="struct_d_m_a___type.html#aaedabb25286571a2e7f445f68f48a578">DMA_Type::MLOFFYES</a></div><div class="ttdeci">__IO uint32_t MLOFFYES</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l02253">S32K116.h:2253</a></div></div>
<div class="ttc" id="astruct_p_o_r_t___type_html"><div class="ttname"><a href="struct_p_o_r_t___type.html">PORT_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l08386">S32K116.h:8386</a></div></div>
<div class="ttc" id="astruct_s_m_c___type_html_ab79f354077b6663f8a35aa63d607b3aa"><div class="ttname"><a href="struct_s_m_c___type.html#ab79f354077b6663f8a35aa63d607b3aa">SMC_Type::PMPROT</a></div><div class="ttdeci">__IO uint32_t PMPROT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l10071">S32K116.h:10071</a></div></div>
<div class="ttc" id="a_s32_k116_8h_html_a7e25d9380f9ef903923964322e71f2f6"><div class="ttname"><a href="_s32_k116_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a></div><div class="ttdeci">#define __O</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00136">S32K116.h:136</a></div></div>
<div class="ttc" id="astruct_d_m_a___type_html_a238b1b4eca36a89065db2194e939b150"><div class="ttname"><a href="struct_d_m_a___type.html#a238b1b4eca36a89065db2194e939b150">DMA_Type::ERQ</a></div><div class="ttdeci">__IO uint32_t ERQ</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l02224">S32K116.h:2224</a></div></div>
<div class="ttc" id="astruct_m_p_u___type_html"><div class="ttname"><a href="struct_m_p_u___type.html">MPU_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l07267">S32K116.h:7267</a></div></div>
<div class="ttc" id="astruct_m_p_u___type_html_a767003a610270ae4fd9ebdeb9e505146"><div class="ttname"><a href="struct_m_p_u___type.html#a767003a610270ae4fd9ebdeb9e505146">MPU_Type::WORD1</a></div><div class="ttdeci">__IO uint32_t WORD1</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l07281">S32K116.h:7281</a></div></div>
<div class="ttc" id="astruct_f_t_m___type_html_a9473cb2808aa5cd359876962f7cf21f0"><div class="ttname"><a href="struct_f_t_m___type.html#a9473cb2808aa5cd359876962f7cf21f0">FTM_Type::HCR</a></div><div class="ttdeci">__IO uint32_t HCR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l03866">S32K116.h:3866</a></div></div>
<div class="ttc" id="astruct_r_c_m___type_html_a45a1148962e5f5ea23446a987ab3b02f"><div class="ttname"><a href="struct_r_c_m___type.html#a45a1148962e5f5ea23446a987ab3b02f">RCM_Type::SSRS</a></div><div class="ttdeci">__IO uint32_t SSRS</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l08564">S32K116.h:8564</a></div></div>
<div class="ttc" id="astruct_s_i_m___type_html_ada1141c7fe188d49a47eeeabc068dfce"><div class="ttname"><a href="struct_s_i_m___type.html#ada1141c7fe188d49a47eeeabc068dfce">SIM_Type::SDID</a></div><div class="ttdeci">__I uint32_t SDID</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l09723">S32K116.h:9723</a></div></div>
<div class="ttc" id="astruct_l_p_s_p_i___type_html_ae89ef415c07c8eec379c4d0ba0758bec"><div class="ttname"><a href="struct_l_p_s_p_i___type.html#ae89ef415c07c8eec379c4d0ba0758bec">LPSPI_Type::TCR</a></div><div class="ttdeci">__IO uint32_t TCR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l06061">S32K116.h:6061</a></div></div>
<div class="ttc" id="astruct_l_p_i2_c___type_html_a79b8e35f41f119849f0bfa0366b61e18"><div class="ttname"><a href="struct_l_p_i2_c___type.html#a79b8e35f41f119849f0bfa0366b61e18">LPI2C_Type::MDER</a></div><div class="ttdeci">__IO uint32_t MDER</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l05202">S32K116.h:5202</a></div></div>
<div class="ttc" id="astruct_f_t_m___type_html_a15a781ea3e00391d0723b3bf3d13444f"><div class="ttname"><a href="struct_f_t_m___type.html#a15a781ea3e00391d0723b3bf3d13444f">FTM_Type::FILTER</a></div><div class="ttdeci">__IO uint32_t FILTER</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l03857">S32K116.h:3857</a></div></div>
<div class="ttc" id="astruct_c_s_e___p_r_a_m___type_html_a2347a8501da8917e063951d74d8fa521"><div class="ttname"><a href="struct_c_s_e___p_r_a_m___type.html#a2347a8501da8917e063951d74d8fa521">CSE_PRAM_Type::DATA_8HL</a></div><div class="ttdeci">__IO uint8_t DATA_8HL</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l02128">S32K116.h:2128</a></div></div>
<div class="ttc" id="astruct_m_s_c_m___type_html_a7d6e6bebbb41422de855c1c2af38b221"><div class="ttname"><a href="struct_m_s_c_m___type.html#a7d6e6bebbb41422de855c1c2af38b221">MSCM_Type::CP0CFG3</a></div><div class="ttdeci">__I uint32_t CP0CFG3</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l07567">S32K116.h:7567</a></div></div>
<div class="ttc" id="astruct_s_i_m___type_html_aa7fc2b0e2fdb0ad6dd27d47e6c14f889"><div class="ttname"><a href="struct_s_i_m___type.html#aa7fc2b0e2fdb0ad6dd27d47e6c14f889">SIM_Type::CLKDIV4</a></div><div class="ttdeci">__IO uint32_t CLKDIV4</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l09734">S32K116.h:9734</a></div></div>
<div class="ttc" id="astruct_l_p_i_t___type_html"><div class="ttname"><a href="struct_l_p_i_t___type.html">LPIT_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l05823">S32K116.h:5823</a></div></div>
<div class="ttc" id="astruct_f_t_f_c___type_html_a981396e55e3aac1369d00ae9efc9f523"><div class="ttname"><a href="struct_f_t_f_c___type.html#a981396e55e3aac1369d00ae9efc9f523">FTFC_Type::FCSESTAT</a></div><div class="ttdeci">__I uint8_t FCSESTAT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l03639">S32K116.h:3639</a></div></div>
<div class="ttc" id="astruct_c_r_c___type_html_a1467dca4805dc0e1826a05d1a68c5e05"><div class="ttname"><a href="struct_c_r_c___type.html#a1467dca4805dc0e1826a05d1a68c5e05">CRC_Type::HU</a></div><div class="ttdeci">__IO uint8_t HU</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l01990">S32K116.h:1990</a></div></div>
<div class="ttc" id="astruct_c_m_u___f_c___type_html_a87a8c95c3581ebd2e2f4945bf0814791"><div class="ttname"><a href="struct_c_m_u___f_c___type.html#a87a8c95c3581ebd2e2f4945bf0814791">CMU_FC_Type::GCR</a></div><div class="ttdeci">__IO uint32_t GCR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l01860">S32K116.h:1860</a></div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k116_html_gga7e1129cd8a196f4284d41db3e82ad5c8a869842c366512b0bc4c29e77e8b32217"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8a869842c366512b0bc4c29e77e8b32217">CMP0_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00238">S32K116.h:238</a></div></div>
<div class="ttc" id="agroup___s32___s_c_b___peripheral___access___layer_html_gadfb6bc1776fa1d3fbb4d99b7cef8f5ee"><div class="ttname"><a href="group___s32___s_c_b___peripheral___access___layer.html#gadfb6bc1776fa1d3fbb4d99b7cef8f5ee">S32_SCB_MemMapPtr</a></div><div class="ttdeci">struct S32_SCB_Type * S32_SCB_MemMapPtr</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k116_html_gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00203">S32K116.h:203</a></div></div>
<div class="ttc" id="agroup___a_d_c___peripheral___access___layer_html_ga2017fd646769acfc9ad3fab489690612"><div class="ttname"><a href="group___a_d_c___peripheral___access___layer.html#ga2017fd646769acfc9ad3fab489690612">ADC_R_COUNT</a></div><div class="ttdeci">#define ADC_R_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00271">S32K116.h:271</a></div></div>
<div class="ttc" id="astruct_p_d_b___type_html_ac0196244d0c47eaf8fb40c53a3babd8e"><div class="ttname"><a href="struct_p_d_b___type.html#ac0196244d0c47eaf8fb40c53a3babd8e">PDB_Type::CNT</a></div><div class="ttdeci">__I uint32_t CNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l08082">S32K116.h:8082</a></div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k116_html_gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00216">S32K116.h:216</a></div></div>
<div class="ttc" id="astruct_e_r_m___type_html_a9a2b37d7ed0f5d63b64020ddbb8a7020"><div class="ttname"><a href="struct_e_r_m___type.html#a9a2b37d7ed0f5d63b64020ddbb8a7020">ERM_Type::CR0</a></div><div class="ttdeci">__IO uint32_t CR0</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l03232">S32K116.h:3232</a></div></div>
<div class="ttc" id="astruct_l_p_i2_c___type_html_a0bf5dd95ebd2cc335f684ad4b27396ee"><div class="ttname"><a href="struct_l_p_i2_c___type.html#a0bf5dd95ebd2cc335f684ad4b27396ee">LPI2C_Type::SDER</a></div><div class="ttdeci">__IO uint32_t SDER</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l05223">S32K116.h:5223</a></div></div>
<div class="ttc" id="astruct_f_t_m___type_html"><div class="ttname"><a href="struct_f_t_m___type.html">FTM_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l03838">S32K116.h:3838</a></div></div>
<div class="ttc" id="astruct_d_m_a___type_html_a9e3e9d308319cf183426fb001e8e4132"><div class="ttname"><a href="struct_d_m_a___type.html#a9e3e9d308319cf183426fb001e8e4132">DMA_Type::MLOFFNO</a></div><div class="ttdeci">__IO uint32_t MLOFFNO</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l02252">S32K116.h:2252</a></div></div>
<div class="ttc" id="agroup___f_t_f_c___peripheral___access___layer_html_gaef96aa04e620c822dffb78de849650cc"><div class="ttname"><a href="group___f_t_f_c___peripheral___access___layer.html#gaef96aa04e620c822dffb78de849650cc">FTFC_FPROT_COUNT</a></div><div class="ttdeci">#define FTFC_FPROT_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l03625">S32K116.h:3625</a></div></div>
<div class="ttc" id="agroup___s_m_c___peripheral___access___layer_html_ga37188a60163a816cb6fa751b2400d9ee"><div class="ttname"><a href="group___s_m_c___peripheral___access___layer.html#ga37188a60163a816cb6fa751b2400d9ee">SMC_MemMapPtr</a></div><div class="ttdeci">struct SMC_Type * SMC_MemMapPtr</div></div>
<div class="ttc" id="astruct_l_p_i2_c___type_html_a946127d6a9675d5e3fea415fee67aace"><div class="ttname"><a href="struct_l_p_i2_c___type.html#a946127d6a9675d5e3fea415fee67aace">LPI2C_Type::SCFGR1</a></div><div class="ttdeci">__IO uint32_t SCFGR1</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l05225">S32K116.h:5225</a></div></div>
<div class="ttc" id="astruct_d_m_a___type_html_a597d98ef47d0b50b604f6afccc3c28dd"><div class="ttname"><a href="struct_d_m_a___type.html#a597d98ef47d0b50b604f6afccc3c28dd">DMA_Type::HRS</a></div><div class="ttdeci">__I uint32_t HRS</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l02240">S32K116.h:2240</a></div></div>
<div class="ttc" id="astruct_s_c_g___type_html_a790314c6e7cc8bc0117f5316e0ae77c6"><div class="ttname"><a href="struct_s_c_g___type.html#a790314c6e7cc8bc0117f5316e0ae77c6">SCG_Type::SOSCCSR</a></div><div class="ttdeci">__IO uint32_t SOSCCSR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l09448">S32K116.h:9448</a></div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k116_html_gga7e1129cd8a196f4284d41db3e82ad5c8a7811dff8c72b65f04aab1290806e489a"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8a7811dff8c72b65f04aab1290806e489a">CAN0_ORed_Err_Wakeup_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00220">S32K116.h:220</a></div></div>
<div class="ttc" id="astruct_p_d_b___type_html_a1623f02a441b87df485d025c17668dcf"><div class="ttname"><a href="struct_p_d_b___type.html#a1623f02a441b87df485d025c17668dcf">PDB_Type::DLY2</a></div><div class="ttdeci">__IO uint16_t DLY2</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l08094">S32K116.h:8094</a></div></div>
<div class="ttc" id="agroup___l_p_i_t___peripheral___access___layer_html_ga04469fd3aacdd5027857a0a06105b96a"><div class="ttname"><a href="group___l_p_i_t___peripheral___access___layer.html#ga04469fd3aacdd5027857a0a06105b96a">LPIT_MemMapPtr</a></div><div class="ttdeci">struct LPIT_Type * LPIT_MemMapPtr</div></div>
<div class="ttc" id="agroup___f_t_m___peripheral___access___layer_html_gab050b2cb66ee1d6cf811af5983b2319c"><div class="ttname"><a href="group___f_t_m___peripheral___access___layer.html#gab050b2cb66ee1d6cf811af5983b2319c">FTM_CONTROLS_COUNT</a></div><div class="ttdeci">#define FTM_CONTROLS_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l03834">S32K116.h:3834</a></div></div>
<div class="ttc" id="astruct_c_a_n___type_html_aa2984a0cdff18a881e744551fc2ecd27"><div class="ttname"><a href="struct_c_a_n___type.html#aa2984a0cdff18a881e744551fc2ecd27">CAN_Type::WMBn_D03</a></div><div class="ttdeci">__I uint32_t WMBn_D03</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00838">S32K116.h:838</a></div></div>
<div class="ttc" id="agroup___g_p_i_o___peripheral___access___layer_html_ga9275f70cfdeadb6b6c69be29a471cb0b"><div class="ttname"><a href="group___g_p_i_o___peripheral___access___layer.html#ga9275f70cfdeadb6b6c69be29a471cb0b">GPIO_MemMapPtr</a></div><div class="ttdeci">struct GPIO_Type * GPIO_MemMapPtr</div></div>
<div class="ttc" id="astruct_c_a_n___type_html_a90cc51d831d03323ee84446748350b17"><div class="ttname"><a href="struct_c_a_n___type.html#a90cc51d831d03323ee84446748350b17">CAN_Type::CBT</a></div><div class="ttdeci">__IO uint32_t CBT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00818">S32K116.h:818</a></div></div>
<div class="ttc" id="agroup___l_p_u_a_r_t___peripheral___access___layer_html_gab1637be1717d400faede611a8fbc25da"><div class="ttname"><a href="group___l_p_u_a_r_t___peripheral___access___layer.html#gab1637be1717d400faede611a8fbc25da">LPUART_MemMapPtr</a></div><div class="ttdeci">struct LPUART_Type * LPUART_MemMapPtr</div></div>
<div class="ttc" id="astruct_f_t_m___type_html_a4a374e850fc48c7559277888b350539c"><div class="ttname"><a href="struct_f_t_m___type.html#a4a374e850fc48c7559277888b350539c">FTM_Type::CnV</a></div><div class="ttdeci">__IO uint32_t CnV</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l03844">S32K116.h:3844</a></div></div>
<div class="ttc" id="astruct_f_l_e_x_i_o___type_html_abbb240ca3e880bff399b835be1f57528"><div class="ttname"><a href="struct_f_l_e_x_i_o___type.html#abbb240ca3e880bff399b835be1f57528">FLEXIO_Type::TIMSTAT</a></div><div class="ttdeci">__IO uint32_t TIMSTAT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l03334">S32K116.h:3334</a></div></div>
<div class="ttc" id="astruct_g_p_i_o___type_html_a361aec1ddf4e89774ea1d4a0fddd6ef4"><div class="ttname"><a href="struct_g_p_i_o___type.html#a361aec1ddf4e89774ea1d4a0fddd6ef4">GPIO_Type::PDOR</a></div><div class="ttdeci">__IO uint32_t PDOR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l04879">S32K116.h:4879</a></div></div>
<div class="ttc" id="astruct_c_a_n___type_html_afa5910590a69d21acc036991b3339982"><div class="ttname"><a href="struct_c_a_n___type.html#afa5910590a69d21acc036991b3339982">CAN_Type::TIMER</a></div><div class="ttdeci">__IO uint32_t TIMER</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00801">S32K116.h:801</a></div></div>
<div class="ttc" id="astruct_l_p_t_m_r___type_html_aa5b60a4852b1f75b35ac4535ec8fde47"><div class="ttname"><a href="struct_l_p_t_m_r___type.html#aa5b60a4852b1f75b35ac4535ec8fde47">LPTMR_Type::CMR</a></div><div class="ttdeci">__IO uint32_t CMR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l06421">S32K116.h:6421</a></div></div>
<div class="ttc" id="astruct_l_p_i2_c___type_html_af0695ac2fc4d7be44d737a325504708f"><div class="ttname"><a href="struct_l_p_i2_c___type.html#af0695ac2fc4d7be44d737a325504708f">LPI2C_Type::MCFGR2</a></div><div class="ttdeci">__IO uint32_t MCFGR2</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l05205">S32K116.h:5205</a></div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k116_html_gga7e1129cd8a196f4284d41db3e82ad5c8ac5d90e0bb765a1bbd56275e1cdafcc5d"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac5d90e0bb765a1bbd56275e1cdafcc5d">ERM_fault_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00215">S32K116.h:215</a></div></div>
<div class="ttc" id="astruct_s_c_g___type_html_af4f631c64b2dbdced147f87c4a5ec1e9"><div class="ttname"><a href="struct_s_c_g___type.html#af4f631c64b2dbdced147f87c4a5ec1e9">SCG_Type::SOSCCFG</a></div><div class="ttdeci">__IO uint32_t SOSCCFG</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l09450">S32K116.h:9450</a></div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k116_html_gga7e1129cd8a196f4284d41db3e82ad5c8a0f73084a2d88b23c939d8b2578cd8efa"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0f73084a2d88b23c939d8b2578cd8efa">CAN0_ORed_0_31_MB_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00221">S32K116.h:221</a></div></div>
<div class="ttc" id="astruct_d_m_a___type_html_aa748a20e0211655999242fa0697fcfd0"><div class="ttname"><a href="struct_d_m_a___type.html#aa748a20e0211655999242fa0697fcfd0">DMA_Type::SERQ</a></div><div class="ttdeci">__O uint8_t SERQ</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l02230">S32K116.h:2230</a></div></div>
<div class="ttc" id="astruct_c_m_u___f_c___type_html_a648aaffb4d94a7e48554243eb4406b96"><div class="ttname"><a href="struct_c_m_u___f_c___type.html#a648aaffb4d94a7e48554243eb4406b96">CMU_FC_Type::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l01864">S32K116.h:1864</a></div></div>
<div class="ttc" id="astruct_l_p_s_p_i___type_html_a542ff73895e40698d44f76e1a46d74d0"><div class="ttname"><a href="struct_l_p_s_p_i___type.html#a542ff73895e40698d44f76e1a46d74d0">LPSPI_Type::TDR</a></div><div class="ttdeci">__O uint32_t TDR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l06062">S32K116.h:6062</a></div></div>
<div class="ttc" id="agroup___c_m_p___peripheral___access___layer_html_gad7bff9ded6421471c40ec46ca6c69e64"><div class="ttname"><a href="group___c_m_p___peripheral___access___layer.html#gad7bff9ded6421471c40ec46ca6c69e64">CMP_MemMapPtr</a></div><div class="ttdeci">struct CMP_Type * CMP_MemMapPtr</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k116_html_gga7e1129cd8a196f4284d41db3e82ad5c8aac4afb9d322cd29ea92247ef3f949b84"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8aac4afb9d322cd29ea92247ef3f949b84">FTM1_Fault_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00226">S32K116.h:226</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_html_a95ef966892dda54241d9de2d717e4cf6"><div class="ttname"><a href="struct_a_d_c___type.html#a95ef966892dda54241d9de2d717e4cf6">ADC_Type::CLP9_OFS</a></div><div class="ttdeci">__IO uint32_t CLP9_OFS</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00303">S32K116.h:303</a></div></div>
<div class="ttc" id="astruct_l_m_e_m___type_html_afcb2c483f0ed8fafcd25ffab445acb5f"><div class="ttname"><a href="struct_l_m_e_m___type.html#afcb2c483f0ed8fafcd25ffab445acb5f">LMEM_Type::PCCCVR</a></div><div class="ttdeci">__IO uint32_t PCCCVR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l04990">S32K116.h:4990</a></div></div>
<div class="ttc" id="astruct_a_i_p_s___type_html"><div class="ttname"><a href="struct_a_i_p_s___type.html">AIPS_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00569">S32K116.h:569</a></div></div>
<div class="ttc" id="agroup___d_m_a_m_u_x___peripheral___access___layer_html_ga142bd4d929a1397622dd8a716558f3bb"><div class="ttname"><a href="group___d_m_a_m_u_x___peripheral___access___layer.html#ga142bd4d929a1397622dd8a716558f3bb">DMAMUX_CHCFG_COUNT</a></div><div class="ttdeci">#define DMAMUX_CHCFG_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l03085">S32K116.h:3085</a></div></div>
<div class="ttc" id="astruct_c_a_n___type_html_a3bb05be593fc33ce8e43bef2a6b6ead9"><div class="ttname"><a href="struct_c_a_n___type.html#a3bb05be593fc33ce8e43bef2a6b6ead9">CAN_Type::PL2_PLMASK_LO</a></div><div class="ttdeci">__IO uint32_t PL2_PLMASK_LO</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00832">S32K116.h:832</a></div></div>
<div class="ttc" id="astruct_s32___s_c_b___type_html_ab65cda40bdd152c670341d1f9b59493b"><div class="ttname"><a href="struct_s32___s_c_b___type.html#ab65cda40bdd152c670341d1f9b59493b">S32_SCB_Type::SHPR2</a></div><div class="ttdeci">__IO uint32_t SHPR2</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l09150">S32K116.h:9150</a></div></div>
<div class="ttc" id="astruct_s_c_g___type_html_a540b801210678fb5f82fbfef23295d96"><div class="ttname"><a href="struct_s_c_g___type.html#a540b801210678fb5f82fbfef23295d96">SCG_Type::SOSCDIV</a></div><div class="ttdeci">__IO uint32_t SOSCDIV</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l09449">S32K116.h:9449</a></div></div>
<div class="ttc" id="astruct_s_c_g___type_html_a5d2c2023e529183ab4cc71f6025adc7e"><div class="ttname"><a href="struct_s_c_g___type.html#a5d2c2023e529183ab4cc71f6025adc7e">SCG_Type::VERID</a></div><div class="ttdeci">__I uint32_t VERID</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l09439">S32K116.h:9439</a></div></div>
<div class="ttc" id="astruct_c_s_e___p_r_a_m___type_html_a7bded6fe20741e0d65e6dca6cd66fbfd"><div class="ttname"><a href="struct_c_s_e___p_r_a_m___type.html#a7bded6fe20741e0d65e6dca6cd66fbfd">CSE_PRAM_Type::DATA_32</a></div><div class="ttdeci">__IO uint32_t DATA_32</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l02124">S32K116.h:2124</a></div></div>
<div class="ttc" id="astruct_e_i_m___type_html"><div class="ttname"><a href="struct_e_i_m___type.html">EIM_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l03153">S32K116.h:3153</a></div></div>
<div class="ttc" id="agroup___p_d_b___peripheral___access___layer_html_ga92fcafb0da11b7d2a8a5740281ffbdcb"><div class="ttname"><a href="group___p_d_b___peripheral___access___layer.html#ga92fcafb0da11b7d2a8a5740281ffbdcb">PDB_DLY_COUNT</a></div><div class="ttdeci">#define PDB_DLY_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l08075">S32K116.h:8075</a></div></div>
<div class="ttc" id="astruct_c_a_n___type_html_a0dbf70b6381b014cd0ee53d573ba13c7"><div class="ttname"><a href="struct_c_a_n___type.html#a0dbf70b6381b014cd0ee53d573ba13c7">CAN_Type::RX15MASK</a></div><div class="ttdeci">__IO uint32_t RX15MASK</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00805">S32K116.h:805</a></div></div>
<div class="ttc" id="astruct_f_t_m___type_html_aafebc28d2a0aa309a2e6eb71cc646c1b"><div class="ttname"><a href="struct_f_t_m___type.html#aafebc28d2a0aa309a2e6eb71cc646c1b">FTM_Type::CNT</a></div><div class="ttdeci">__IO uint32_t CNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l03840">S32K116.h:3840</a></div></div>
<div class="ttc" id="astruct_c_r_c___type_html_a042e86976a98c11937f598d855fa313a"><div class="ttname"><a href="struct_c_r_c___type.html#a042e86976a98c11937f598d855fa313a">CRC_Type::LL</a></div><div class="ttdeci">__IO uint8_t LL</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l01987">S32K116.h:1987</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_html_a7a72afdb58b7e42e10a4f3b3b74e4f17"><div class="ttname"><a href="struct_a_d_c___type.html#a7a72afdb58b7e42e10a4f3b3b74e4f17">ADC_Type::CLP1_OFS</a></div><div class="ttdeci">__IO uint32_t CLP1_OFS</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00300">S32K116.h:300</a></div></div>
<div class="ttc" id="astruct_p_o_r_t___type_html_a2fec51915a36f281ada7d57f4b064b5d"><div class="ttname"><a href="struct_p_o_r_t___type.html#a2fec51915a36f281ada7d57f4b064b5d">PORT_Type::GICLR</a></div><div class="ttdeci">__O uint32_t GICLR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l08390">S32K116.h:8390</a></div></div>
<div class="ttc" id="a_s32_k116_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="_s32_k116_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00137">S32K116.h:137</a></div></div>
<div class="ttc" id="astruct_d_m_a___type_html_a9b7531a61f2523da000ffb17dd9c2739"><div class="ttname"><a href="struct_d_m_a___type.html#a9b7531a61f2523da000ffb17dd9c2739">DMA_Type::SSRT</a></div><div class="ttdeci">__O uint8_t SSRT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l02232">S32K116.h:2232</a></div></div>
<div class="ttc" id="astruct_p_d_b___type_html_ac3e33b249de9772accd3ea93c70ea9a3"><div class="ttname"><a href="struct_p_d_b___type.html#ac3e33b249de9772accd3ea93c70ea9a3">PDB_Type::S</a></div><div class="ttdeci">__IO uint32_t S</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l08086">S32K116.h:8086</a></div></div>
<div class="ttc" id="agroup___t_r_g_m_u_x___peripheral___access___layer_html_gaaa25b97fc1f1505e961dd3b28e947165"><div class="ttname"><a href="group___t_r_g_m_u_x___peripheral___access___layer.html#gaaa25b97fc1f1505e961dd3b28e947165">TRGMUX_TRGMUXn_COUNT</a></div><div class="ttdeci">#define TRGMUX_TRGMUXn_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l10180">S32K116.h:10180</a></div></div>
<div class="ttc" id="astruct_l_p_i2_c___type_html_a41d87672949ee1932384019808e67bda"><div class="ttname"><a href="struct_l_p_i2_c___type.html#a41d87672949ee1932384019808e67bda">LPI2C_Type::MCFGR1</a></div><div class="ttdeci">__IO uint32_t MCFGR1</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l05204">S32K116.h:5204</a></div></div>
<div class="ttc" id="astruct_m_t_b___d_w_t___type_html_a98534839a1a0fe558a4ba12aadc6ca2a"><div class="ttname"><a href="struct_m_t_b___d_w_t___type.html#a98534839a1a0fe558a4ba12aadc6ca2a">MTB_DWT_Type::DEVICECFG</a></div><div class="ttdeci">__I uint32_t DEVICECFG</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l07851">S32K116.h:7851</a></div></div>
<div class="ttc" id="agroup___d_m_a___peripheral___access___layer_html_gaf21b2eab27b6c8b4bb2f79acbfa14a10"><div class="ttname"><a href="group___d_m_a___peripheral___access___layer.html#gaf21b2eab27b6c8b4bb2f79acbfa14a10">DMA_DCHPRI_COUNT</a></div><div class="ttdeci">#define DMA_DCHPRI_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l02216">S32K116.h:2216</a></div></div>
<div class="ttc" id="agroup___c_s_e___p_r_a_m___peripheral___access___layer_html_ga0975a9a61032573c2232fa5a14576931"><div class="ttname"><a href="group___c_s_e___p_r_a_m___peripheral___access___layer.html#ga0975a9a61032573c2232fa5a14576931">CSE_PRAM_RAMn_COUNT</a></div><div class="ttdeci">#define CSE_PRAM_RAMn_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l02119">S32K116.h:2119</a></div></div>
<div class="ttc" id="astruct_l_p_i2_c___type_html_af1e0ac887375d8f32c9c28ceef03189e"><div class="ttname"><a href="struct_l_p_i2_c___type.html#af1e0ac887375d8f32c9c28ceef03189e">LPI2C_Type::MFCR</a></div><div class="ttdeci">__IO uint32_t MFCR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l05214">S32K116.h:5214</a></div></div>
<div class="ttc" id="astruct_p_o_r_t___type_html_af58c3f35d9f1036282d4e4edabfb77c2"><div class="ttname"><a href="struct_p_o_r_t___type.html#af58c3f35d9f1036282d4e4edabfb77c2">PORT_Type::DFWR</a></div><div class="ttdeci">__IO uint32_t DFWR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l08397">S32K116.h:8397</a></div></div>
<div class="ttc" id="agroup___m_p_u___peripheral___access___layer_html_ga3c9e3005f465d9c7fa3eac67cc8e2890"><div class="ttname"><a href="group___m_p_u___peripheral___access___layer.html#ga3c9e3005f465d9c7fa3eac67cc8e2890">MPU_RGDAAC_COUNT</a></div><div class="ttdeci">#define MPU_RGDAAC_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l07264">S32K116.h:7264</a></div></div>
<div class="ttc" id="agroup___d_m_a_m_u_x___peripheral___access___layer_html_ga4af0bb6fbf66335c4e98bec5cc0b8055"><div class="ttname"><a href="group___d_m_a_m_u_x___peripheral___access___layer.html#ga4af0bb6fbf66335c4e98bec5cc0b8055">DMAMUX_MemMapPtr</a></div><div class="ttdeci">struct DMAMUX_Type * DMAMUX_MemMapPtr</div></div>
<div class="ttc" id="astruct_c_r_c___type_html"><div class="ttname"><a href="struct_c_r_c___type.html">CRC_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l01979">S32K116.h:1979</a></div></div>
<div class="ttc" id="astruct_e_i_m___type_html_a188d87d7129a1eea4dd3829d6c08b471"><div class="ttname"><a href="struct_e_i_m___type.html#a188d87d7129a1eea4dd3829d6c08b471">EIM_Type::EICHEN</a></div><div class="ttdeci">__IO uint32_t EICHEN</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l03155">S32K116.h:3155</a></div></div>
<div class="ttc" id="astruct_m_p_u___type_html_a3adbf6d9dac1f29825896fa67d40a4ef"><div class="ttname"><a href="struct_m_p_u___type.html#a3adbf6d9dac1f29825896fa67d40a4ef">MPU_Type::EDR</a></div><div class="ttdeci">__I uint32_t EDR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l07274">S32K116.h:7274</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_html_ac5c70a15b956a0419407d14c721be41a"><div class="ttname"><a href="struct_a_d_c___type.html#ac5c70a15b956a0419407d14c721be41a">ADC_Type::YOFS</a></div><div class="ttdeci">__IO uint32_t YOFS</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00287">S32K116.h:287</a></div></div>
<div class="ttc" id="astruct_d_m_a___type_html_a96b2cab7238911194871a50890b46262"><div class="ttname"><a href="struct_d_m_a___type.html#a96b2cab7238911194871a50890b46262">DMA_Type::CDNE</a></div><div class="ttdeci">__O uint8_t CDNE</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l02231">S32K116.h:2231</a></div></div>
<div class="ttc" id="astruct_m_t_b___d_w_t___type_html_a4dac474c29baef67e28d4abd40da75c7"><div class="ttname"><a href="struct_m_t_b___d_w_t___type.html#a4dac474c29baef67e28d4abd40da75c7">MTB_DWT_Type::CTRL</a></div><div class="ttdeci">__I uint32_t CTRL</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l07840">S32K116.h:7840</a></div></div>
<div class="ttc" id="astruct_r_t_c___type_html_ac67e5fa23e338883e5efd5b036164f26"><div class="ttname"><a href="struct_r_t_c___type.html#ac67e5fa23e338883e5efd5b036164f26">RTC_Type::TAR</a></div><div class="ttdeci">__IO uint32_t TAR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l08858">S32K116.h:8858</a></div></div>
<div class="ttc" id="astruct_l_p_i2_c___type_html_a189e7e9075c387be7a903a1040124145"><div class="ttname"><a href="struct_l_p_i2_c___type.html#a189e7e9075c387be7a903a1040124145">LPI2C_Type::MCR</a></div><div class="ttdeci">__IO uint32_t MCR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l05199">S32K116.h:5199</a></div></div>
<div class="ttc" id="astruct_s32___sys_tick___type_html_a91268a60b05a4703c8ced66122dc7ede"><div class="ttname"><a href="struct_s32___sys_tick___type.html#a91268a60b05a4703c8ced66122dc7ede">S32_SysTick_Type::CSR</a></div><div class="ttdeci">__IO uint32_t CSR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l09339">S32K116.h:9339</a></div></div>
<div class="ttc" id="astruct_c_r_c___type_html_a1906368bf6f43b640652521521286100"><div class="ttname"><a href="struct_c_r_c___type.html#a1906368bf6f43b640652521521286100">CRC_Type::HL</a></div><div class="ttdeci">__IO uint8_t HL</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l01989">S32K116.h:1989</a></div></div>
<div class="ttc" id="astruct_l_p_i2_c___type_html_ac9c1d2c0f2ec33d0d30b332fe4448a7c"><div class="ttname"><a href="struct_l_p_i2_c___type.html#ac9c1d2c0f2ec33d0d30b332fe4448a7c">LPI2C_Type::SASR</a></div><div class="ttdeci">__I uint32_t SASR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l05230">S32K116.h:5230</a></div></div>
<div class="ttc" id="astruct_c_s_e___p_r_a_m___type_html"><div class="ttname"><a href="struct_c_s_e___p_r_a_m___type.html">CSE_PRAM_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l02122">S32K116.h:2122</a></div></div>
<div class="ttc" id="astruct_m_c_m___type_html_a5bd2cdee90dae0d5e8cfc3b6c38decb6"><div class="ttname"><a href="struct_m_c_m___type.html#a5bd2cdee90dae0d5e8cfc3b6c38decb6">MCM_Type::LMPECR</a></div><div class="ttdeci">__I uint32_t LMPECR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l07071">S32K116.h:7071</a></div></div>
<div class="ttc" id="astruct_m_s_c_m___type_html_a546ebdd61010189f9b73ceb287f46416"><div class="ttname"><a href="struct_m_s_c_m___type.html#a546ebdd61010189f9b73ceb287f46416">MSCM_Type::CP0COUNT</a></div><div class="ttdeci">__I uint32_t CP0COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l07563">S32K116.h:7563</a></div></div>
<div class="ttc" id="astruct_l_p_u_a_r_t___type_html_aec34e603a18e36f590ed1c918c222760"><div class="ttname"><a href="struct_l_p_u_a_r_t___type.html#aec34e603a18e36f590ed1c918c222760">LPUART_Type::STAT</a></div><div class="ttdeci">__IO uint32_t STAT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l06540">S32K116.h:6540</a></div></div>
<div class="ttc" id="astruct_l_p_i2_c___type_html_a9430f46a419ff65adf9c8cd825127dc2"><div class="ttname"><a href="struct_l_p_i2_c___type.html#a9430f46a419ff65adf9c8cd825127dc2">LPI2C_Type::SCFGR2</a></div><div class="ttdeci">__IO uint32_t SCFGR2</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l05226">S32K116.h:5226</a></div></div>
<div class="ttc" id="agroup___l_p_i2_c___peripheral___access___layer_html_ga3cacc94cce26bfc1d686e0105da1afa2"><div class="ttname"><a href="group___l_p_i2_c___peripheral___access___layer.html#ga3cacc94cce26bfc1d686e0105da1afa2">LPI2C_MemMapPtr</a></div><div class="ttdeci">struct LPI2C_Type * LPI2C_MemMapPtr</div></div>
<div class="ttc" id="astruct_c_a_n___type_html_a1c8370394639fe115d28f8e0171d018e"><div class="ttname"><a href="struct_c_a_n___type.html#a1c8370394639fe115d28f8e0171d018e">CAN_Type::FDCRC</a></div><div class="ttdeci">__I uint32_t FDCRC</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00844">S32K116.h:844</a></div></div>
<div class="ttc" id="astruct_l_p_s_p_i___type_html_aa91a2ab94faca8f8436ba76666e06aae"><div class="ttname"><a href="struct_l_p_s_p_i___type.html#aa91a2ab94faca8f8436ba76666e06aae">LPSPI_Type::RDR</a></div><div class="ttdeci">__I uint32_t RDR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l06065">S32K116.h:6065</a></div></div>
<div class="ttc" id="agroup___m_c_m___peripheral___access___layer_html_ga784905167eca5e706aab403ca53ffff7"><div class="ttname"><a href="group___m_c_m___peripheral___access___layer.html#ga784905167eca5e706aab403ca53ffff7">MCM_LMDR_COUNT</a></div><div class="ttdeci">#define MCM_LMDR_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l07056">S32K116.h:7056</a></div></div>
<div class="ttc" id="astruct_g_p_i_o___type_html_aec9404442ba35916e2a747d2d0bf73de"><div class="ttname"><a href="struct_g_p_i_o___type.html#aec9404442ba35916e2a747d2d0bf73de">GPIO_Type::PTOR</a></div><div class="ttdeci">__O uint32_t PTOR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l04882">S32K116.h:4882</a></div></div>
<div class="ttc" id="astruct_f_t_m___type_html_a7ef7e543dc67cfc33c569f78b2aa2e4b"><div class="ttname"><a href="struct_f_t_m___type.html#a7ef7e543dc67cfc33c569f78b2aa2e4b">FTM_Type::DEADTIME</a></div><div class="ttdeci">__IO uint32_t DEADTIME</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l03853">S32K116.h:3853</a></div></div>
<div class="ttc" id="astruct_l_p_i2_c___type_html_a95b904dbb1f16b9e41da825a9985922c"><div class="ttname"><a href="struct_l_p_i2_c___type.html#a95b904dbb1f16b9e41da825a9985922c">LPI2C_Type::SRDR</a></div><div class="ttdeci">__I uint32_t SRDR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l05235">S32K116.h:5235</a></div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k116_html_gga7e1129cd8a196f4284d41db3e82ad5c8a88267c4e978fd991b88267fccba49c70"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8a88267c4e978fd991b88267fccba49c70">PDB0_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00229">S32K116.h:229</a></div></div>
<div class="ttc" id="astruct_m_t_b___d_w_t___type_html_a3accd11d22b43dc435b4468520d0a906"><div class="ttname"><a href="struct_m_t_b___d_w_t___type.html#a3accd11d22b43dc435b4468520d0a906">MTB_DWT_Type::FCT</a></div><div class="ttdeci">__IO uint32_t FCT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l07845">S32K116.h:7845</a></div></div>
<div class="ttc" id="astruct_m_s_c_m___type_html_ac7decfe4efe375c4298466995f420830"><div class="ttname"><a href="struct_m_s_c_m___type.html#ac7decfe4efe375c4298466995f420830">MSCM_Type::CPxMASTER</a></div><div class="ttdeci">__I uint32_t CPxMASTER</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l07554">S32K116.h:7554</a></div></div>
<div class="ttc" id="agroup___m_p_u___peripheral___access___layer_html_ga50a1987748ccc3a679c3c470c8a0e6f7"><div class="ttname"><a href="group___m_p_u___peripheral___access___layer.html#ga50a1987748ccc3a679c3c470c8a0e6f7">MPU_RGD_COUNT</a></div><div class="ttdeci">#define MPU_RGD_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l07263">S32K116.h:7263</a></div></div>
<div class="ttc" id="astruct_l_p_s_p_i___type_html_a237fce3e505c096c50c62c548951d589"><div class="ttname"><a href="struct_l_p_s_p_i___type.html#a237fce3e505c096c50c62c548951d589">LPSPI_Type::CCR</a></div><div class="ttdeci">__IO uint32_t CCR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l06057">S32K116.h:6057</a></div></div>
<div class="ttc" id="astruct_m_c_m___type_html_a4d4ad5865706cc44db7a3a9222a3da45"><div class="ttname"><a href="struct_m_c_m___type.html#a4d4ad5865706cc44db7a3a9222a3da45">MCM_Type::LMFAR</a></div><div class="ttdeci">__I uint32_t LMFAR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l07075">S32K116.h:7075</a></div></div>
<div class="ttc" id="astruct_m_s_c_m___type_html_a5dad093928347d7a514aaf29af4905a3"><div class="ttname"><a href="struct_m_s_c_m___type.html#a5dad093928347d7a514aaf29af4905a3">MSCM_Type::CPxTYPE</a></div><div class="ttdeci">__I uint32_t CPxTYPE</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l07552">S32K116.h:7552</a></div></div>
<div class="ttc" id="astruct_m_t_b___d_w_t___type_html_a8f07765a4c4f777cc051cddff04f2587"><div class="ttname"><a href="struct_m_t_b___d_w_t___type.html#a8f07765a4c4f777cc051cddff04f2587">MTB_DWT_Type::COMP</a></div><div class="ttdeci">__IO uint32_t COMP</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l07843">S32K116.h:7843</a></div></div>
<div class="ttc" id="astruct_c_r_c___type_html_ab020842ee7d3106b47d3d9ca434ea824"><div class="ttname"><a href="struct_c_r_c___type.html#ab020842ee7d3106b47d3d9ca434ea824">CRC_Type::GPOLY</a></div><div class="ttdeci">__IO uint32_t GPOLY</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l01993">S32K116.h:1993</a></div></div>
<div class="ttc" id="astruct_l_m_e_m___type_html_ad0a3268a9f7d31e027e3784e2239fc10"><div class="ttname"><a href="struct_l_m_e_m___type.html#ad0a3268a9f7d31e027e3784e2239fc10">LMEM_Type::PCCRMR</a></div><div class="ttdeci">__IO uint32_t PCCRMR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l04992">S32K116.h:4992</a></div></div>
<div class="ttc" id="astruct_d_m_a___type_html_ab7b2be4f889b706c67eec2aa19d296d0"><div class="ttname"><a href="struct_d_m_a___type.html#ab7b2be4f889b706c67eec2aa19d296d0">DMA_Type::CEEI</a></div><div class="ttdeci">__O uint8_t CEEI</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l02227">S32K116.h:2227</a></div></div>
<div class="ttc" id="astruct_f_t_f_c___type_html_a57c3e6b3762c534a042a17f5af444af3"><div class="ttname"><a href="struct_f_t_f_c___type.html#a57c3e6b3762c534a042a17f5af444af3">FTFC_Type::FSTAT</a></div><div class="ttdeci">__IO uint8_t FSTAT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l03629">S32K116.h:3629</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_html_a6f32c57850ddae5e108395abfd62d90c"><div class="ttname"><a href="struct_a_d_c___type.html#a6f32c57850ddae5e108395abfd62d90c">ADC_Type::CLPX_OFS</a></div><div class="ttdeci">__IO uint32_t CLPX_OFS</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00302">S32K116.h:302</a></div></div>
<div class="ttc" id="agroup___a_d_c___peripheral___access___layer_html_gad14f87345d10ff9d531b7b1235f191e3"><div class="ttname"><a href="group___a_d_c___peripheral___access___layer.html#gad14f87345d10ff9d531b7b1235f191e3">ADC_MemMapPtr</a></div><div class="ttdeci">struct ADC_Type * ADC_MemMapPtr</div></div>
<div class="ttc" id="astruct_p_d_b___type_html_ae69113e63275302871696253eb33d1aa"><div class="ttname"><a href="struct_p_d_b___type.html#ae69113e63275302871696253eb33d1aa">PDB_Type::MOD</a></div><div class="ttdeci">__IO uint32_t MOD</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l08081">S32K116.h:8081</a></div></div>
<div class="ttc" id="astruct_f_t_m___type_html_ae705852108790f7c8c005b3b9d944b41"><div class="ttname"><a href="struct_f_t_m___type.html#ae705852108790f7c8c005b3b9d944b41">FTM_Type::EXTTRIG</a></div><div class="ttdeci">__IO uint32_t EXTTRIG</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l03854">S32K116.h:3854</a></div></div>
<div class="ttc" id="astruct_m_t_b___d_w_t___type_html"><div class="ttname"><a href="struct_m_t_b___d_w_t___type.html">MTB_DWT_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l07839">S32K116.h:7839</a></div></div>
<div class="ttc" id="astruct_m_p_u___type_html_a42d8704b2a791eba1d1bc2166e755a77"><div class="ttname"><a href="struct_m_p_u___type.html#a42d8704b2a791eba1d1bc2166e755a77">MPU_Type::EAR</a></div><div class="ttdeci">__I uint32_t EAR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l07271">S32K116.h:7271</a></div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k116_html_gga7e1129cd8a196f4284d41db3e82ad5c8a20d58c355767f60fcc1aea711de6c746"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8a20d58c355767f60fcc1aea711de6c746">FTM0_Ch0_7_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00222">S32K116.h:222</a></div></div>
<div class="ttc" id="astruct_m_t_b___d_w_t___type_html_a4496e6ad51d636a05f893296ca335856"><div class="ttname"><a href="struct_m_t_b___d_w_t___type.html#a4496e6ad51d636a05f893296ca335856">MTB_DWT_Type::DEVICETYPID</a></div><div class="ttdeci">__I uint32_t DEVICETYPID</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l07852">S32K116.h:7852</a></div></div>
<div class="ttc" id="astruct_c_r_c___type_html_a147efe24d7fb3a460223461ecfedc883"><div class="ttname"><a href="struct_c_r_c___type.html#a147efe24d7fb3a460223461ecfedc883">CRC_Type::CTRL</a></div><div class="ttdeci">__IO uint32_t CTRL</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l01994">S32K116.h:1994</a></div></div>
<div class="ttc" id="astruct_l_p_i2_c___type_html_a4cb82470aa59ba58dce40cfa4ba7e55f"><div class="ttname"><a href="struct_l_p_i2_c___type.html#a4cb82470aa59ba58dce40cfa4ba7e55f">LPI2C_Type::SSR</a></div><div class="ttdeci">__IO uint32_t SSR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l05221">S32K116.h:5221</a></div></div>
<div class="ttc" id="astruct_m_s_c_m___type_html_a61f960231af4b99412921b5b6b7b6e56"><div class="ttname"><a href="struct_m_s_c_m___type.html#a61f960231af4b99412921b5b6b7b6e56">MSCM_Type::CPxCFG2</a></div><div class="ttdeci">__I uint32_t CPxCFG2</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l07558">S32K116.h:7558</a></div></div>
<div class="ttc" id="agroup___s32___sys_tick___peripheral___access___layer_html_ga697170368168c348ec1e97741a52736b"><div class="ttname"><a href="group___s32___sys_tick___peripheral___access___layer.html#ga697170368168c348ec1e97741a52736b">S32_SysTick_MemMapPtr</a></div><div class="ttdeci">struct S32_SysTick_Type * S32_SysTick_MemMapPtr</div></div>
<div class="ttc" id="agroup___s32___n_v_i_c___peripheral___access___layer_html_gac0a2ddb02a0d98c46f97b0979668319a"><div class="ttname"><a href="group___s32___n_v_i_c___peripheral___access___layer.html#gac0a2ddb02a0d98c46f97b0979668319a">S32_NVIC_ICER_COUNT</a></div><div class="ttdeci">#define S32_NVIC_ICER_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l09037">S32K116.h:9037</a></div></div>
<div class="ttc" id="astruct_m_s_c_m___type_html_a95046a0dd350538c795b4cbc3a80d4b8"><div class="ttname"><a href="struct_m_s_c_m___type.html#a95046a0dd350538c795b4cbc3a80d4b8">MSCM_Type::CPxCFG0</a></div><div class="ttdeci">__I uint32_t CPxCFG0</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l07556">S32K116.h:7556</a></div></div>
<div class="ttc" id="astruct_l_p_t_m_r___type_html_a429aba6c7571f26fdc0c6315c0f920a7"><div class="ttname"><a href="struct_l_p_t_m_r___type.html#a429aba6c7571f26fdc0c6315c0f920a7">LPTMR_Type::CSR</a></div><div class="ttdeci">__IO uint32_t CSR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l06419">S32K116.h:6419</a></div></div>
<div class="ttc" id="agroup___d_m_a___peripheral___access___layer_html_gab54fdcd1cb3972833de0cc1e30035149"><div class="ttname"><a href="group___d_m_a___peripheral___access___layer.html#gab54fdcd1cb3972833de0cc1e30035149">DMA_TCD_COUNT</a></div><div class="ttdeci">#define DMA_TCD_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l02217">S32K116.h:2217</a></div></div>
<div class="ttc" id="astruct_s_m_c___type_html_a01dd0d88f475dac4a72a51f390fe0fd3"><div class="ttname"><a href="struct_s_m_c___type.html#a01dd0d88f475dac4a72a51f390fe0fd3">SMC_Type::PMCTRL</a></div><div class="ttdeci">__IO uint32_t PMCTRL</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l10072">S32K116.h:10072</a></div></div>
<div class="ttc" id="astruct_l_p_s_p_i___type_html_a8c07bbe9d83ac94c039e7fabf151a80a"><div class="ttname"><a href="struct_l_p_s_p_i___type.html#a8c07bbe9d83ac94c039e7fabf151a80a">LPSPI_Type::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l06048">S32K116.h:6048</a></div></div>
<div class="ttc" id="astruct_m_c_m___type_html_a85551199be5f981e69bb06304ef6aea3"><div class="ttname"><a href="struct_m_c_m___type.html#a85551199be5f981e69bb06304ef6aea3">MCM_Type::LMFDLR</a></div><div class="ttdeci">__I uint32_t LMFDLR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l07079">S32K116.h:7079</a></div></div>
<div class="ttc" id="astruct_l_p_s_p_i___type_html_a95f71dbc953fdcbb923c7446ba479ec9"><div class="ttname"><a href="struct_l_p_s_p_i___type.html#a95f71dbc953fdcbb923c7446ba479ec9">LPSPI_Type::VERID</a></div><div class="ttdeci">__I uint32_t VERID</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l06044">S32K116.h:6044</a></div></div>
<div class="ttc" id="astruct_l_m_e_m___type_html_af203be5e138feb21c670110eb05448fc"><div class="ttname"><a href="struct_l_m_e_m___type.html#af203be5e138feb21c670110eb05448fc">LMEM_Type::PCCSAR</a></div><div class="ttdeci">__IO uint32_t PCCSAR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l04989">S32K116.h:4989</a></div></div>
<div class="ttc" id="astruct_f_l_e_x_i_o___type_html_a1305bac93a38b661cac00baa650d9432"><div class="ttname"><a href="struct_f_l_e_x_i_o___type.html#a1305bac93a38b661cac00baa650d9432">FLEXIO_Type::PIN</a></div><div class="ttdeci">__I uint32_t PIN</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l03331">S32K116.h:3331</a></div></div>
<div class="ttc" id="astruct_m_s_c_m___type_html_a85ef46cb3450c459d81648c547f2de72"><div class="ttname"><a href="struct_m_s_c_m___type.html#a85ef46cb3450c459d81648c547f2de72">MSCM_Type::CPxCFG3</a></div><div class="ttdeci">__I uint32_t CPxCFG3</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l07559">S32K116.h:7559</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_html_af8e1b46aadeac1bf44e5abaf7d3cd4a5"><div class="ttname"><a href="struct_a_d_c___type.html#af8e1b46aadeac1bf44e5abaf7d3cd4a5">ADC_Type::CLPS_OFS</a></div><div class="ttdeci">__IO uint32_t CLPS_OFS</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00297">S32K116.h:297</a></div></div>
<div class="ttc" id="astruct_c_a_n___type_html_a48353ff870ea7f52810a0d5b4aa8be1f"><div class="ttname"><a href="struct_c_a_n___type.html#a48353ff870ea7f52810a0d5b4aa8be1f">CAN_Type::FDCTRL</a></div><div class="ttdeci">__IO uint32_t FDCTRL</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00842">S32K116.h:842</a></div></div>
<div class="ttc" id="agroup___w_d_o_g___peripheral___access___layer_html_ga2ede0926c93f1cde46423a386bfdcaa2"><div class="ttname"><a href="group___w_d_o_g___peripheral___access___layer.html#ga2ede0926c93f1cde46423a386bfdcaa2">WDOG_MemMapPtr</a></div><div class="ttdeci">struct WDOG_Type * WDOG_MemMapPtr</div></div>
<div class="ttc" id="astruct_s_i_m___type_html_a736d395949c24c1d1158d0e57f24fba0"><div class="ttname"><a href="struct_s_i_m___type.html#a736d395949c24c1d1158d0e57f24fba0">SIM_Type::ADCOPT</a></div><div class="ttdeci">__IO uint32_t ADCOPT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l09720">S32K116.h:9720</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_html_a1452eb8d202a03a390a021a8ed791698"><div class="ttname"><a href="struct_a_d_c___type.html#a1452eb8d202a03a390a021a8ed791698">ADC_Type::CLP3</a></div><div class="ttdeci">__IO uint32_t CLP3</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00291">S32K116.h:291</a></div></div>
<div class="ttc" id="astruct_c_a_n___type_html_a53fce5d2964d6d4f2803ec56fd4391c1"><div class="ttname"><a href="struct_c_a_n___type.html#a53fce5d2964d6d4f2803ec56fd4391c1">CAN_Type::IFLAG1</a></div><div class="ttdeci">__IO uint32_t IFLAG1</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00811">S32K116.h:811</a></div></div>
<div class="ttc" id="astruct_f_t_m___type_html_ac4684173f8183e0cf75d1ae384a9de62"><div class="ttname"><a href="struct_f_t_m___type.html#ac4684173f8183e0cf75d1ae384a9de62">FTM_Type::COMBINE</a></div><div class="ttdeci">__IO uint32_t COMBINE</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l03852">S32K116.h:3852</a></div></div>
<div class="ttc" id="astruct_w_d_o_g___type_html_af6880a5f16873c91af70beaaabddb256"><div class="ttname"><a href="struct_w_d_o_g___type.html#af6880a5f16873c91af70beaaabddb256">WDOG_Type::CNT</a></div><div class="ttdeci">__IO uint32_t CNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l10274">S32K116.h:10274</a></div></div>
<div class="ttc" id="astruct_l_p_u_a_r_t___type_html_a22381b26b9e213e96e7b05b74b78c12e"><div class="ttname"><a href="struct_l_p_u_a_r_t___type.html#a22381b26b9e213e96e7b05b74b78c12e">LPUART_Type::CTRL</a></div><div class="ttdeci">__IO uint32_t CTRL</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l06541">S32K116.h:6541</a></div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k116_html_gga7e1129cd8a196f4284d41db3e82ad5c8af7c57d33b5f05be1a8ac01b47854ee23"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8af7c57d33b5f05be1a8ac01b47854ee23">SCG_CMU_LVD_LVWSCG_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00231">S32K116.h:231</a></div></div>
<div class="ttc" id="astruct_m_s_c_m___type_html_ac11a8a0a86819c8370e689449581ea87"><div class="ttname"><a href="struct_m_s_c_m___type.html#ac11a8a0a86819c8370e689449581ea87">MSCM_Type::CP0CFG0</a></div><div class="ttdeci">__I uint32_t CP0CFG0</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l07564">S32K116.h:7564</a></div></div>
<div class="ttc" id="agroup___f_l_e_x_i_o___peripheral___access___layer_html_ga6f1ee2e33631c00d7a6013af76ed6887"><div class="ttname"><a href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga6f1ee2e33631c00d7a6013af76ed6887">FLEXIO_MemMapPtr</a></div><div class="ttdeci">struct FLEXIO_Type * FLEXIO_MemMapPtr</div></div>
<div class="ttc" id="astruct_l_m_e_m___type_html_a36aefe361174b90ea676c09b6adffd89"><div class="ttname"><a href="struct_l_m_e_m___type.html#a36aefe361174b90ea676c09b6adffd89">LMEM_Type::PCCCR</a></div><div class="ttdeci">__IO uint32_t PCCCR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l04987">S32K116.h:4987</a></div></div>
<div class="ttc" id="astruct_e_i_m___type_html_a01cea6ad35bbbb8058c4e726ba01fa48"><div class="ttname"><a href="struct_e_i_m___type.html#a01cea6ad35bbbb8058c4e726ba01fa48">EIM_Type::WORD0</a></div><div class="ttdeci">__IO uint32_t WORD0</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l03158">S32K116.h:3158</a></div></div>
<div class="ttc" id="astruct_d_m_a___type_html_ae9784fb6be739584197fa99d875dcfe8"><div class="ttname"><a href="struct_d_m_a___type.html#ae9784fb6be739584197fa99d875dcfe8">DMA_Type::DADDR</a></div><div class="ttdeci">__IO uint32_t DADDR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l02256">S32K116.h:2256</a></div></div>
<div class="ttc" id="astruct_m_t_b___d_w_t___type_html_a58cdf46958e30e35bded1c4fdd9a9641"><div class="ttname"><a href="struct_m_t_b___d_w_t___type.html#a58cdf46958e30e35bded1c4fdd9a9641">MTB_DWT_Type::TBCTRL</a></div><div class="ttdeci">__IO uint32_t TBCTRL</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l07849">S32K116.h:7849</a></div></div>
<div class="ttc" id="astruct_l_p_i2_c___type_html_aaf793d35f606ac18606d8f4468caa448"><div class="ttname"><a href="struct_l_p_i2_c___type.html#aaf793d35f606ac18606d8f4468caa448">LPI2C_Type::STDR</a></div><div class="ttdeci">__IO uint32_t STDR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l05233">S32K116.h:5233</a></div></div>
<div class="ttc" id="astruct_c_a_n___type_html_a2d06144bc53f8397b7b605b011325081"><div class="ttname"><a href="struct_c_a_n___type.html#a2d06144bc53f8397b7b605b011325081">CAN_Type::WMBn_CS</a></div><div class="ttdeci">__I uint32_t WMBn_CS</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00836">S32K116.h:836</a></div></div>
<div class="ttc" id="astruct_m_s_c_m___type_html_a2dd95eb06d3e265bf3b3bf144344777c"><div class="ttname"><a href="struct_m_s_c_m___type.html#a2dd95eb06d3e265bf3b3bf144344777c">MSCM_Type::CP0MASTER</a></div><div class="ttdeci">__I uint32_t CP0MASTER</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l07562">S32K116.h:7562</a></div></div>
<div class="ttc" id="astruct_r_t_c___type_html_a80ed5731d6b625b56c6bbeedd8f9bcb8"><div class="ttname"><a href="struct_r_t_c___type.html#a80ed5731d6b625b56c6bbeedd8f9bcb8">RTC_Type::IER</a></div><div class="ttdeci">__IO uint32_t IER</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l08863">S32K116.h:8863</a></div></div>
<div class="ttc" id="astruct_l_p_u_a_r_t___type_html_a6885eb33ef67e1ffaa0e725fc1b71f82"><div class="ttname"><a href="struct_l_p_u_a_r_t___type.html#a6885eb33ef67e1ffaa0e725fc1b71f82">LPUART_Type::DATA</a></div><div class="ttdeci">__IO uint32_t DATA</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l06542">S32K116.h:6542</a></div></div>
<div class="ttc" id="agroup___f_l_e_x_i_o___peripheral___access___layer_html_ga1074fc1e6d1d57fabb786734209ac775"><div class="ttname"><a href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga1074fc1e6d1d57fabb786734209ac775">FLEXIO_SHIFTBUFBBS_COUNT</a></div><div class="ttdeci">#define FLEXIO_SHIFTBUFBBS_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l03321">S32K116.h:3321</a></div></div>
<div class="ttc" id="astruct_m_s_c_m___type_html_a0ad4a8ed0fd26899475ff23f102a053d"><div class="ttname"><a href="struct_m_s_c_m___type.html#a0ad4a8ed0fd26899475ff23f102a053d">MSCM_Type::CPxNUM</a></div><div class="ttdeci">__I uint32_t CPxNUM</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l07553">S32K116.h:7553</a></div></div>
<div class="ttc" id="agroup___e_i_m___peripheral___access___layer_html_ga14ec9dbd440b5b1ed87dea109e9e5d0a"><div class="ttname"><a href="group___e_i_m___peripheral___access___layer.html#ga14ec9dbd440b5b1ed87dea109e9e5d0a">EIM_MemMapPtr</a></div><div class="ttdeci">struct EIM_Type * EIM_MemMapPtr</div></div>
<div class="ttc" id="agroup___c_a_n___peripheral___access___layer_html_ga29658d0ecefbb4bfdbb1d3ec87b9dbe4"><div class="ttname"><a href="group___c_a_n___peripheral___access___layer.html#ga29658d0ecefbb4bfdbb1d3ec87b9dbe4">CAN_RAMn_COUNT</a></div><div class="ttdeci">#define CAN_RAMn_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00793">S32K116.h:793</a></div></div>
<div class="ttc" id="astruct_p_m_c___type_html_a2aa5e7cebe52d9d7fbe071a4751b2a6c"><div class="ttname"><a href="struct_p_m_c___type.html#a2aa5e7cebe52d9d7fbe071a4751b2a6c">PMC_Type::LVDSC1</a></div><div class="ttdeci">__IO uint8_t LVDSC1</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l08269">S32K116.h:8269</a></div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k116_html_gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00206">S32K116.h:206</a></div></div>
<div class="ttc" id="agroup___s32___n_v_i_c___peripheral___access___layer_html_gab586a15ce5384c1c5a0deb0cc452e043"><div class="ttname"><a href="group___s32___n_v_i_c___peripheral___access___layer.html#gab586a15ce5384c1c5a0deb0cc452e043">S32_NVIC_IPR_COUNT</a></div><div class="ttdeci">#define S32_NVIC_IPR_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l09040">S32K116.h:9040</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_html_a1081f8facbb93133c09e83ef18b90b10"><div class="ttname"><a href="struct_a_d_c___type.html#a1081f8facbb93133c09e83ef18b90b10">ADC_Type::OFS</a></div><div class="ttdeci">__IO uint32_t OFS</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00284">S32K116.h:284</a></div></div>
<div class="ttc" id="astruct_f_l_e_x_i_o___type_html_a713c55d66b0ccadeabdafaf6e7643144"><div class="ttname"><a href="struct_f_l_e_x_i_o___type.html#a713c55d66b0ccadeabdafaf6e7643144">FLEXIO_Type::PARAM</a></div><div class="ttdeci">__I uint32_t PARAM</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l03329">S32K116.h:3329</a></div></div>
<div class="ttc" id="astruct_s_i_m___type_html_a9df87e18dd702d8a7fc7b5fcffe38788"><div class="ttname"><a href="struct_s_i_m___type.html#a9df87e18dd702d8a7fc7b5fcffe38788">SIM_Type::MISCTRL0</a></div><div class="ttdeci">__IO uint32_t MISCTRL0</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l09722">S32K116.h:9722</a></div></div>
<div class="ttc" id="astruct_r_c_m___type_html_a349d686ef6469afc28cb1f79b448e3a2"><div class="ttname"><a href="struct_r_c_m___type.html#a349d686ef6469afc28cb1f79b448e3a2">RCM_Type::PARAM</a></div><div class="ttdeci">__I uint32_t PARAM</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l08560">S32K116.h:8560</a></div></div>
<div class="ttc" id="agroup___m_p_u___peripheral___access___layer_html_gae30dba501b3da4beef962e366777d2e0"><div class="ttname"><a href="group___m_p_u___peripheral___access___layer.html#gae30dba501b3da4beef962e366777d2e0">MPU_MemMapPtr</a></div><div class="ttdeci">struct MPU_Type * MPU_MemMapPtr</div></div>
<div class="ttc" id="astruct_c_r_c___type_html_a9c6ce5850e78685541e9476bd77b1710"><div class="ttname"><a href="struct_c_r_c___type.html#a9c6ce5850e78685541e9476bd77b1710">CRC_Type::DATA</a></div><div class="ttdeci">__IO uint32_t DATA</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l01981">S32K116.h:1981</a></div></div>
<div class="ttc" id="astruct_c_m_p___type_html_a2fe740562d1a5f9b5fa2b502bcae8434"><div class="ttname"><a href="struct_c_m_p___type.html#a2fe740562d1a5f9b5fa2b502bcae8434">CMP_Type::C0</a></div><div class="ttdeci">__IO uint32_t C0</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l01610">S32K116.h:1610</a></div></div>
<div class="ttc" id="astruct_l_p_i2_c___type_html_a39e4fee0cf7acefc07adb2c7e7405636"><div class="ttname"><a href="struct_l_p_i2_c___type.html#a39e4fee0cf7acefc07adb2c7e7405636">LPI2C_Type::MCFGR3</a></div><div class="ttdeci">__IO uint32_t MCFGR3</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l05206">S32K116.h:5206</a></div></div>
<div class="ttc" id="astruct_l_p_s_p_i___type_html_a79d55c4c2e40c7e4f4b7c742db0b6f18"><div class="ttname"><a href="struct_l_p_s_p_i___type.html#a79d55c4c2e40c7e4f4b7c742db0b6f18">LPSPI_Type::CFGR0</a></div><div class="ttdeci">__IO uint32_t CFGR0</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l06051">S32K116.h:6051</a></div></div>
<div class="ttc" id="astruct_f_t_m___type_html_a06ae7881f6956f1a24e5d9c91b6de10f"><div class="ttname"><a href="struct_f_t_m___type.html#a06ae7881f6956f1a24e5d9c91b6de10f">FTM_Type::PAIR1DEADTIME</a></div><div class="ttdeci">__IO uint32_t PAIR1DEADTIME</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l03869">S32K116.h:3869</a></div></div>
<div class="ttc" id="astruct_c_r_c___type_html_a22da2718c06f05d88f73cf90cf42ff97"><div class="ttname"><a href="struct_c_r_c___type.html#a22da2718c06f05d88f73cf90cf42ff97">CRC_Type::H</a></div><div class="ttdeci">__IO uint16_t H</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l01984">S32K116.h:1984</a></div></div>
<div class="ttc" id="astruct_f_t_m___type_html_ac3f55a671f3ec1b0024d894ea9a86f01"><div class="ttname"><a href="struct_f_t_m___type.html#ac3f55a671f3ec1b0024d894ea9a86f01">FTM_Type::FLTCTRL</a></div><div class="ttdeci">__IO uint32_t FLTCTRL</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l03858">S32K116.h:3858</a></div></div>
<div class="ttc" id="astruct_c_a_n___type_html_a3d48b30abe2b822887ce75dc3668ff6f"><div class="ttname"><a href="struct_c_a_n___type.html#a3d48b30abe2b822887ce75dc3668ff6f">CAN_Type::RX14MASK</a></div><div class="ttdeci">__IO uint32_t RX14MASK</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00804">S32K116.h:804</a></div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k116_html_gga7e1129cd8a196f4284d41db3e82ad5c8af6160738b33b8152b63ea44914e41d61"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8af6160738b33b8152b63ea44914e41d61">LPUART1_RxTx_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00239">S32K116.h:239</a></div></div>
<div class="ttc" id="astruct_c_a_n___type_html_a7ae40587a0ab05c822ca101757875904"><div class="ttname"><a href="struct_c_a_n___type.html#a7ae40587a0ab05c822ca101757875904">CAN_Type::CTRL1</a></div><div class="ttdeci">__IO uint32_t CTRL1</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00800">S32K116.h:800</a></div></div>
<div class="ttc" id="astruct_c_a_n___type_html_a2fe65ee6b128f4c875e2d566c72c6b82"><div class="ttname"><a href="struct_c_a_n___type.html#a2fe65ee6b128f4c875e2d566c72c6b82">CAN_Type::FLT_DLC</a></div><div class="ttdeci">__IO uint32_t FLT_DLC</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00828">S32K116.h:828</a></div></div>
<div class="ttc" id="astruct_g_p_i_o___type_html"><div class="ttname"><a href="struct_g_p_i_o___type.html">GPIO_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l04878">S32K116.h:4878</a></div></div>
<div class="ttc" id="astruct_f_t_f_c___type_html_a7fb3b81cd1bd2fafff8d0a4dff4c1ca6"><div class="ttname"><a href="struct_f_t_f_c___type.html#a7fb3b81cd1bd2fafff8d0a4dff4c1ca6">FTFC_Type::FCNFG</a></div><div class="ttdeci">__IO uint8_t FCNFG</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l03630">S32K116.h:3630</a></div></div>
<div class="ttc" id="astruct_p_d_b___type_html_a08fc04ae996dc8dcbb0d61921b486a68"><div class="ttname"><a href="struct_p_d_b___type.html#a08fc04ae996dc8dcbb0d61921b486a68">PDB_Type::C1</a></div><div class="ttdeci">__IO uint32_t C1</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l08085">S32K116.h:8085</a></div></div>
<div class="ttc" id="agroup___f_l_e_x_i_o___peripheral___access___layer_html_ga21674dd608172db30db851b6ce014d86"><div class="ttname"><a href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga21674dd608172db30db851b6ce014d86">FLEXIO_SHIFTBUFBYS_COUNT</a></div><div class="ttdeci">#define FLEXIO_SHIFTBUFBYS_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l03320">S32K116.h:3320</a></div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k116_html_gga7e1129cd8a196f4284d41db3e82ad5c8a57600b87fbb88dd15a08ff990bcf6f28"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8a57600b87fbb88dd15a08ff990bcf6f28">DMA1_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00211">S32K116.h:211</a></div></div>
<div class="ttc" id="astruct_r_t_c___type_html_ac72766ca7476a2a74bd14042bc88aa05"><div class="ttname"><a href="struct_r_t_c___type.html#ac72766ca7476a2a74bd14042bc88aa05">RTC_Type::LR</a></div><div class="ttdeci">__IO uint32_t LR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l08862">S32K116.h:8862</a></div></div>
<div class="ttc" id="agroup___f_l_e_x_i_o___peripheral___access___layer_html_gad43b95c740d12e20bb5804c0e310932a"><div class="ttname"><a href="group___f_l_e_x_i_o___peripheral___access___layer.html#gad43b95c740d12e20bb5804c0e310932a">FLEXIO_TIMCMP_COUNT</a></div><div class="ttdeci">#define FLEXIO_TIMCMP_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l03324">S32K116.h:3324</a></div></div>
<div class="ttc" id="astruct_l_p_s_p_i___type_html_a1794b680720b755fa318f272672d09ed"><div class="ttname"><a href="struct_l_p_s_p_i___type.html#a1794b680720b755fa318f272672d09ed">LPSPI_Type::FCR</a></div><div class="ttdeci">__IO uint32_t FCR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l06059">S32K116.h:6059</a></div></div>
<div class="ttc" id="astruct_c_a_n___type_html_a797820eae45745a20e8a600eaa6157ed"><div class="ttname"><a href="struct_c_a_n___type.html#a797820eae45745a20e8a600eaa6157ed">CAN_Type::ESR2</a></div><div class="ttdeci">__I uint32_t ESR2</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00813">S32K116.h:813</a></div></div>
<div class="ttc" id="astruct_c_a_n___type_html_ad73bb76d98c915b02cad2772fa4f2411"><div class="ttname"><a href="struct_c_a_n___type.html#ad73bb76d98c915b02cad2772fa4f2411">CAN_Type::MCR</a></div><div class="ttdeci">__IO uint32_t MCR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00799">S32K116.h:799</a></div></div>
<div class="ttc" id="astruct_l_p_s_p_i___type_html_a7cc7d86d7d8abb898387565bd144cad5"><div class="ttname"><a href="struct_l_p_s_p_i___type.html#a7cc7d86d7d8abb898387565bd144cad5">LPSPI_Type::IER</a></div><div class="ttdeci">__IO uint32_t IER</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l06049">S32K116.h:6049</a></div></div>
<div class="ttc" id="astruct_c_s_e___p_r_a_m___type_html_ad96a09158c52d069702c4b4f31472183"><div class="ttname"><a href="struct_c_s_e___p_r_a_m___type.html#ad96a09158c52d069702c4b4f31472183">CSE_PRAM_Type::DATA_8LU</a></div><div class="ttdeci">__IO uint8_t DATA_8LU</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l02127">S32K116.h:2127</a></div></div>
<div class="ttc" id="astruct_l_p_u_a_r_t___type_html_a8035207d551704357a90998f822b3e51"><div class="ttname"><a href="struct_l_p_u_a_r_t___type.html#a8035207d551704357a90998f822b3e51">LPUART_Type::GLOBAL</a></div><div class="ttdeci">__IO uint32_t GLOBAL</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l06537">S32K116.h:6537</a></div></div>
<div class="ttc" id="astruct_s32___sys_tick___type_html"><div class="ttname"><a href="struct_s32___sys_tick___type.html">S32_SysTick_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l09338">S32K116.h:9338</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_html_abebb4c91618331bd3b735a4468a69b49"><div class="ttname"><a href="struct_a_d_c___type.html#abebb4c91618331bd3b735a4468a69b49">ADC_Type::G</a></div><div class="ttdeci">__IO uint32_t G</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00288">S32K116.h:288</a></div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k116_html_gga7e1129cd8a196f4284d41db3e82ad5c8a59d778bfe04701880157b1328bff97ec"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8a59d778bfe04701880157b1328bff97ec">FTM1_Ch0_7_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00225">S32K116.h:225</a></div></div>
<div class="ttc" id="astruct_d_m_a___type_html_a35379adee0ec744a802df8db33c97bf8"><div class="ttname"><a href="struct_d_m_a___type.html#a35379adee0ec744a802df8db33c97bf8">DMA_Type::MLNO</a></div><div class="ttdeci">__IO uint32_t MLNO</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l02251">S32K116.h:2251</a></div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k116_html_ga7e1129cd8a196f4284d41db3e82ad5c8"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k116.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a></div><div class="ttdeci">IRQn_Type</div><div class="ttdoc">Defines the Interrupt Numbers definitions.</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00197">S32K116.h:197</a></div></div>
<div class="ttc" id="astruct_p_o_r_t___type_html_ab4eae4ee06e554db6797dbbcf67f9655"><div class="ttname"><a href="struct_p_o_r_t___type.html#ab4eae4ee06e554db6797dbbcf67f9655">PORT_Type::GPCLR</a></div><div class="ttdeci">__O uint32_t GPCLR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l08388">S32K116.h:8388</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_html_a7bac5a0a1385b76292e97a48d04448bb"><div class="ttname"><a href="struct_a_d_c___type.html#a7bac5a0a1385b76292e97a48d04448bb">ADC_Type::CLPS</a></div><div class="ttdeci">__IO uint32_t CLPS</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00290">S32K116.h:290</a></div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k116_html_gga7e1129cd8a196f4284d41db3e82ad5c8a50a6180bca228af425f6fcbf44a7ec08"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8a50a6180bca228af425f6fcbf44a7ec08">DMA_Error_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00214">S32K116.h:214</a></div></div>
<div class="ttc" id="agroup___c_a_n___peripheral___access___layer_html_gaf43c8a3f50f289b5bb877205570ac1cc"><div class="ttname"><a href="group___c_a_n___peripheral___access___layer.html#gaf43c8a3f50f289b5bb877205570ac1cc">CAN_RXIMR_COUNT</a></div><div class="ttdeci">#define CAN_RXIMR_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00794">S32K116.h:794</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_html_a57aa0df779b5b476d8b4cd498e11a07d"><div class="ttname"><a href="struct_a_d_c___type.html#a57aa0df779b5b476d8b4cd498e11a07d">ADC_Type::CLP2</a></div><div class="ttdeci">__IO uint32_t CLP2</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00292">S32K116.h:292</a></div></div>
<div class="ttc" id="agroup___f_l_e_x_i_o___peripheral___access___layer_html_ga94759a6d0a800e1b6db8263fd03ffd26"><div class="ttname"><a href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga94759a6d0a800e1b6db8263fd03ffd26">FLEXIO_SHIFTBUF_COUNT</a></div><div class="ttdeci">#define FLEXIO_SHIFTBUF_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l03318">S32K116.h:3318</a></div></div>
<div class="ttc" id="astruct_r_t_c___type_html_ab718ffaf4897a4eec35a15790bae8806"><div class="ttname"><a href="struct_r_t_c___type.html#ab718ffaf4897a4eec35a15790bae8806">RTC_Type::TPR</a></div><div class="ttdeci">__IO uint32_t TPR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l08857">S32K116.h:8857</a></div></div>
<div class="ttc" id="agroup___s32___n_v_i_c___peripheral___access___layer_html_ga2799389a071f74c38615c0df0ee49789"><div class="ttname"><a href="group___s32___n_v_i_c___peripheral___access___layer.html#ga2799389a071f74c38615c0df0ee49789">S32_NVIC_ICPR_COUNT</a></div><div class="ttdeci">#define S32_NVIC_ICPR_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l09039">S32K116.h:9039</a></div></div>
<div class="ttc" id="astruct_e_i_m___type_html_a6c5e8af79ca9688fe12da1c9f428b0e8"><div class="ttname"><a href="struct_e_i_m___type.html#a6c5e8af79ca9688fe12da1c9f428b0e8">EIM_Type::EIMCR</a></div><div class="ttdeci">__IO uint32_t EIMCR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l03154">S32K116.h:3154</a></div></div>
<div class="ttc" id="astruct_l_p_s_p_i___type_html_a8535c5a4f8334107c2f859829ecd1652"><div class="ttname"><a href="struct_l_p_s_p_i___type.html#a8535c5a4f8334107c2f859829ecd1652">LPSPI_Type::FSR</a></div><div class="ttdeci">__I uint32_t FSR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l06060">S32K116.h:6060</a></div></div>
<div class="ttc" id="agroup___f_l_e_x_i_o___peripheral___access___layer_html_ga5fd2177e2394e6ea374d5074bfd2284e"><div class="ttname"><a href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga5fd2177e2394e6ea374d5074bfd2284e">FLEXIO_TIMCFG_COUNT</a></div><div class="ttdeci">#define FLEXIO_TIMCFG_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l03323">S32K116.h:3323</a></div></div>
<div class="ttc" id="astruct_s_c_g___type_html_a781e5bf6417b811cd28181b0e56b64dc"><div class="ttname"><a href="struct_s_c_g___type.html#a781e5bf6417b811cd28181b0e56b64dc">SCG_Type::PARAM</a></div><div class="ttdeci">__I uint32_t PARAM</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l09440">S32K116.h:9440</a></div></div>
<div class="ttc" id="astruct_c_a_n___type_html_a1c858e981e33bfb31319400705ac3f79"><div class="ttname"><a href="struct_c_a_n___type.html#a1c858e981e33bfb31319400705ac3f79">CAN_Type::RXFIR</a></div><div class="ttdeci">__I uint32_t RXFIR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00817">S32K116.h:817</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_html_adf65d045bb44f7335bed6794559af6f6"><div class="ttname"><a href="struct_a_d_c___type.html#adf65d045bb44f7335bed6794559af6f6">ADC_Type::CLP0_OFS</a></div><div class="ttdeci">__IO uint32_t CLP0_OFS</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00301">S32K116.h:301</a></div></div>
<div class="ttc" id="astruct_f_l_e_x_i_o___type_html_a75d92ac0fe00e8feb6d6361e0226277d"><div class="ttname"><a href="struct_f_l_e_x_i_o___type.html#a75d92ac0fe00e8feb6d6361e0226277d">FLEXIO_Type::SHIFTERR</a></div><div class="ttdeci">__IO uint32_t SHIFTERR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l03333">S32K116.h:3333</a></div></div>
<div class="ttc" id="agroup___p_d_b___peripheral___access___layer_html_ga307cfc08b382a95ae86e5422472caeeb"><div class="ttname"><a href="group___p_d_b___peripheral___access___layer.html#ga307cfc08b382a95ae86e5422472caeeb">PDB_MemMapPtr</a></div><div class="ttdeci">struct PDB_Type * PDB_MemMapPtr</div></div>
<div class="ttc" id="astruct_s_c_g___type_html_abff8220277b764948229df2bb2a95a0b"><div class="ttname"><a href="struct_s_c_g___type.html#abff8220277b764948229df2bb2a95a0b">SCG_Type::VCCR</a></div><div class="ttdeci">__IO uint32_t VCCR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l09444">S32K116.h:9444</a></div></div>
<div class="ttc" id="astruct_m_s_c_m___type_html_a32e93c8d1b0a28df4dcb3097954a2cdd"><div class="ttname"><a href="struct_m_s_c_m___type.html#a32e93c8d1b0a28df4dcb3097954a2cdd">MSCM_Type::CPxCFG1</a></div><div class="ttdeci">__I uint32_t CPxCFG1</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l07557">S32K116.h:7557</a></div></div>
<div class="ttc" id="astruct_d_m_a___type_html_aa1626bb4b8a54b48a89d0a1b8c022c05"><div class="ttname"><a href="struct_d_m_a___type.html#aa1626bb4b8a54b48a89d0a1b8c022c05">DMA_Type::SADDR</a></div><div class="ttdeci">__IO uint32_t SADDR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l02247">S32K116.h:2247</a></div></div>
<div class="ttc" id="agroup___s32___n_v_i_c___peripheral___access___layer_html_ga807f01a7b9216334116726ed9d691b59"><div class="ttname"><a href="group___s32___n_v_i_c___peripheral___access___layer.html#ga807f01a7b9216334116726ed9d691b59">S32_NVIC_ISER_COUNT</a></div><div class="ttdeci">#define S32_NVIC_ISER_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l09036">S32K116.h:9036</a></div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k116_html_gga7e1129cd8a196f4284d41db3e82ad5c8aed69a1591393a1133f0fe342effadf4f"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8aed69a1591393a1133f0fe342effadf4f">PORT_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00219">S32K116.h:219</a></div></div>
<div class="ttc" id="agroup___f_l_e_x_i_o___peripheral___access___layer_html_gaa94734dbae28741815d51536078cb652"><div class="ttname"><a href="group___f_l_e_x_i_o___peripheral___access___layer.html#gaa94734dbae28741815d51536078cb652">FLEXIO_SHIFTCTL_COUNT</a></div><div class="ttdeci">#define FLEXIO_SHIFTCTL_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l03316">S32K116.h:3316</a></div></div>
<div class="ttc" id="astruct_s_c_g___type_html_adb89383a6247f83dfa5c1ac960e07fdf"><div class="ttname"><a href="struct_s_c_g___type.html#adb89383a6247f83dfa5c1ac960e07fdf">SCG_Type::FIRCCSR</a></div><div class="ttdeci">__IO uint32_t FIRCCSR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l09456">S32K116.h:9456</a></div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k116_html_gga7e1129cd8a196f4284d41db3e82ad5c8a452a6581cd48f5a0a53d4d6e930c1a50"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8a452a6581cd48f5a0a53d4d6e930c1a50">FTM0_Ovf_Reload_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00224">S32K116.h:224</a></div></div>
<div class="ttc" id="astruct_m_c_m___type_html_a683d7d184679a25d5a2950cf1ae44157"><div class="ttname"><a href="struct_m_c_m___type.html#a683d7d184679a25d5a2950cf1ae44157">MCM_Type::LMPEIR</a></div><div class="ttdeci">__IO uint32_t LMPEIR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l07073">S32K116.h:7073</a></div></div>
<div class="ttc" id="astruct_e_i_m___type_html_a7b3e45152ce683d2e799f84f42efc176"><div class="ttname"><a href="struct_e_i_m___type.html#a7b3e45152ce683d2e799f84f42efc176">EIM_Type::WORD1</a></div><div class="ttdeci">__IO uint32_t WORD1</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l03159">S32K116.h:3159</a></div></div>
<div class="ttc" id="agroup___p_c_c___peripheral___access___layer_html_ga4d0f071897e6775e6ee92eee8218b8c4"><div class="ttname"><a href="group___p_c_c___peripheral___access___layer.html#ga4d0f071897e6775e6ee92eee8218b8c4">PCC_MemMapPtr</a></div><div class="ttdeci">struct PCC_Type * PCC_MemMapPtr</div></div>
<div class="ttc" id="astruct_d_m_a___type_html_abaffcb82be7f60e866d66565340dc515"><div class="ttname"><a href="struct_d_m_a___type.html#abaffcb82be7f60e866d66565340dc515">DMA_Type::ES</a></div><div class="ttdeci">__I uint32_t ES</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l02222">S32K116.h:2222</a></div></div>
<div class="ttc" id="astruct_f_t_m___type_html_ab45e3f92a7675c23c0ee9227f2a198af"><div class="ttname"><a href="struct_f_t_m___type.html#ab45e3f92a7675c23c0ee9227f2a198af">FTM_Type::SWOCTRL</a></div><div class="ttdeci">__IO uint32_t SWOCTRL</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l03864">S32K116.h:3864</a></div></div>
<div class="ttc" id="astruct_l_p_i2_c___type_html_a5435c066e152c8963d39c063e6b6c325"><div class="ttname"><a href="struct_l_p_i2_c___type.html#a5435c066e152c8963d39c063e6b6c325">LPI2C_Type::SAMR</a></div><div class="ttdeci">__IO uint32_t SAMR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l05228">S32K116.h:5228</a></div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k116_html_gga7e1129cd8a196f4284d41db3e82ad5c8a1f4ef0294648930fce11a95a3000197d"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1f4ef0294648930fce11a95a3000197d">NotAvail_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00200">S32K116.h:200</a></div></div>
<div class="ttc" id="astruct_d_m_a___type_html_ad36396daed0b605efbbca1034b25dca6"><div class="ttname"><a href="struct_d_m_a___type.html#ad36396daed0b605efbbca1034b25dca6">DMA_Type::EEI</a></div><div class="ttdeci">__IO uint32_t EEI</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l02226">S32K116.h:2226</a></div></div>
<div class="ttc" id="astruct_l_p_u_a_r_t___type_html_a2c83e8a3017f3c48516fe13600eec143"><div class="ttname"><a href="struct_l_p_u_a_r_t___type.html#a2c83e8a3017f3c48516fe13600eec143">LPUART_Type::PINCFG</a></div><div class="ttdeci">__IO uint32_t PINCFG</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l06538">S32K116.h:6538</a></div></div>
<div class="ttc" id="astruct_s_c_g___type_html_a08e76948569dcfadb223a1e463fd470c"><div class="ttname"><a href="struct_s_c_g___type.html#a08e76948569dcfadb223a1e463fd470c">SCG_Type::RCCR</a></div><div class="ttdeci">__IO uint32_t RCCR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l09443">S32K116.h:9443</a></div></div>
<div class="ttc" id="astruct_l_p_u_a_r_t___type_html_aaa2550013fcc67d9b1498f1889b85999"><div class="ttname"><a href="struct_l_p_u_a_r_t___type.html#aaa2550013fcc67d9b1498f1889b85999">LPUART_Type::MODIR</a></div><div class="ttdeci">__IO uint32_t MODIR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l06544">S32K116.h:6544</a></div></div>
<div class="ttc" id="a_s32_k116_8h_html_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="_s32_k116_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00134">S32K116.h:134</a></div></div>
<div class="ttc" id="astruct_r_t_c___type_html_a5c8182569d4fb9aa8403e3f5933058a6"><div class="ttname"><a href="struct_r_t_c___type.html#a5c8182569d4fb9aa8403e3f5933058a6">RTC_Type::TSR</a></div><div class="ttdeci">__IO uint32_t TSR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l08856">S32K116.h:8856</a></div></div>
<div class="ttc" id="astruct_c_m_u___f_c___type_html_a00c3258cfa059d156e90b5c37a8ea168"><div class="ttname"><a href="struct_c_m_u___f_c___type.html#a00c3258cfa059d156e90b5c37a8ea168">CMU_FC_Type::LTCR</a></div><div class="ttdeci">__IO uint32_t LTCR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l01863">S32K116.h:1863</a></div></div>
<div class="ttc" id="astruct_s_c_g___type_html_a196239a06911fa66813723b8dd5f2164"><div class="ttname"><a href="struct_s_c_g___type.html#a196239a06911fa66813723b8dd5f2164">SCG_Type::FIRCCFG</a></div><div class="ttdeci">__IO uint32_t FIRCCFG</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l09458">S32K116.h:9458</a></div></div>
<div class="ttc" id="astruct_s32___s_c_b___type_html_ab6dbd9f2e31e17a5ebdfdfa3ea5fad76"><div class="ttname"><a href="struct_s32___s_c_b___type.html#ab6dbd9f2e31e17a5ebdfdfa3ea5fad76">S32_SCB_Type::VTOR</a></div><div class="ttdeci">__IO uint32_t VTOR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l09145">S32K116.h:9145</a></div></div>
<div class="ttc" id="astruct_m_p_u___type_html_a2e4d19626a870bb11f40ff09359fae44"><div class="ttname"><a href="struct_m_p_u___type.html#a2e4d19626a870bb11f40ff09359fae44">MPU_Type::CESR</a></div><div class="ttdeci">__IO uint32_t CESR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l07268">S32K116.h:7268</a></div></div>
<div class="ttc" id="astruct_m_p_u___type_html_a6ed014d277416c2b5069ef9a4024ae1c"><div class="ttname"><a href="struct_m_p_u___type.html#a6ed014d277416c2b5069ef9a4024ae1c">MPU_Type::WORD3</a></div><div class="ttdeci">__IO uint32_t WORD3</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l07283">S32K116.h:7283</a></div></div>
<div class="ttc" id="astruct_c_r_c___type_html_a5b423c169ea067643aab3a9df1318baa"><div class="ttname"><a href="struct_c_r_c___type.html#a5b423c169ea067643aab3a9df1318baa">CRC_Type::L</a></div><div class="ttdeci">__IO uint16_t L</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l01983">S32K116.h:1983</a></div></div>
<div class="ttc" id="astruct_l_p_i_t___type_html_ae7872fae70b6eae757d4b009277277dc"><div class="ttname"><a href="struct_l_p_i_t___type.html#ae7872fae70b6eae757d4b009277277dc">LPIT_Type::CLRTEN</a></div><div class="ttdeci">__IO uint32_t CLRTEN</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l05830">S32K116.h:5830</a></div></div>
<div class="ttc" id="astruct_f_t_m___type_html_af3bab26c41de8b03fd2d925abdc3eaea"><div class="ttname"><a href="struct_f_t_m___type.html#af3bab26c41de8b03fd2d925abdc3eaea">FTM_Type::FLTPOL</a></div><div class="ttdeci">__IO uint32_t FLTPOL</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l03861">S32K116.h:3861</a></div></div>
<div class="ttc" id="astruct_g_p_i_o___type_html_a6c70e08238cd1fda316a11095b493719"><div class="ttname"><a href="struct_g_p_i_o___type.html#a6c70e08238cd1fda316a11095b493719">GPIO_Type::PCOR</a></div><div class="ttdeci">__O uint32_t PCOR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l04881">S32K116.h:4881</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_html_a6e38fc14a056e052225a57616f42fee5"><div class="ttname"><a href="struct_a_d_c___type.html#a6e38fc14a056e052225a57616f42fee5">ADC_Type::CLP3_OFS</a></div><div class="ttdeci">__IO uint32_t CLP3_OFS</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00298">S32K116.h:298</a></div></div>
<div class="ttc" id="agroup___p_c_c___peripheral___access___layer_html_ga2c925864ef60bd39b5c5c32beb9500f0"><div class="ttname"><a href="group___p_c_c___peripheral___access___layer.html#ga2c925864ef60bd39b5c5c32beb9500f0">PCC_PCCn_COUNT</a></div><div class="ttdeci">#define PCC_PCCn_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l07975">S32K116.h:7975</a></div></div>
<div class="ttc" id="astruct_c_m_u___f_c___type_html_a830940ec38e54cb550db586c65408568"><div class="ttname"><a href="struct_c_m_u___f_c___type.html#a830940ec38e54cb550db586c65408568">CMU_FC_Type::RCCR</a></div><div class="ttdeci">__IO uint32_t RCCR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l01861">S32K116.h:1861</a></div></div>
<div class="ttc" id="astruct_c_a_n___type_html_adaf727e12b8dccbfcb0487c923cfdf14"><div class="ttname"><a href="struct_c_a_n___type.html#adaf727e12b8dccbfcb0487c923cfdf14">CAN_Type::WMBn_ID</a></div><div class="ttdeci">__I uint32_t WMBn_ID</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00837">S32K116.h:837</a></div></div>
<div class="ttc" id="astruct_p_o_r_t___type_html_a9f0f7831b6aaac7302f9f7b5ea96a783"><div class="ttname"><a href="struct_p_o_r_t___type.html#a9f0f7831b6aaac7302f9f7b5ea96a783">PORT_Type::GICHR</a></div><div class="ttdeci">__O uint32_t GICHR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l08391">S32K116.h:8391</a></div></div>
<div class="ttc" id="astruct_t_r_g_m_u_x___type_html"><div class="ttname"><a href="struct_t_r_g_m_u_x___type.html">TRGMUX_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l10183">S32K116.h:10183</a></div></div>
<div class="ttc" id="astruct_m_c_m___type_html_a21b4db9fd3a7335e135c8bf0be800b92"><div class="ttname"><a href="struct_m_c_m___type.html#a21b4db9fd3a7335e135c8bf0be800b92">MCM_Type::PLAMC</a></div><div class="ttdeci">__I uint16_t PLAMC</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l07062">S32K116.h:7062</a></div></div>
<div class="ttc" id="astruct_l_p_i2_c___type_html_afb4719be0ff991795d42a92103f6f490"><div class="ttname"><a href="struct_l_p_i2_c___type.html#afb4719be0ff991795d42a92103f6f490">LPI2C_Type::MSR</a></div><div class="ttdeci">__IO uint32_t MSR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l05200">S32K116.h:5200</a></div></div>
<div class="ttc" id="astruct_f_l_e_x_i_o___type_html_ad8d402a3897f4eb1ab82c1318fc2465c"><div class="ttname"><a href="struct_f_l_e_x_i_o___type.html#ad8d402a3897f4eb1ab82c1318fc2465c">FLEXIO_Type::TIMIEN</a></div><div class="ttdeci">__IO uint32_t TIMIEN</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l03338">S32K116.h:3338</a></div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k116_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00204">S32K116.h:204</a></div></div>
<div class="ttc" id="astruct_c_a_n___type_html_a443ba54b9eb7a80efe63320d49cacc86"><div class="ttname"><a href="struct_c_a_n___type.html#a443ba54b9eb7a80efe63320d49cacc86">CAN_Type::CTRL2_PN</a></div><div class="ttdeci">__IO uint32_t CTRL2_PN</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00825">S32K116.h:825</a></div></div>
<div class="ttc" id="astruct_s_c_g___type_html_adc150259b9f3b5c8506192bb116e93fe"><div class="ttname"><a href="struct_s_c_g___type.html#adc150259b9f3b5c8506192bb116e93fe">SCG_Type::SIRCCSR</a></div><div class="ttdeci">__IO uint32_t SIRCCSR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l09452">S32K116.h:9452</a></div></div>
<div class="ttc" id="agroup___s32___n_v_i_c___peripheral___access___layer_html_gabf2b9c5491194c9f7b346812702ce6af"><div class="ttname"><a href="group___s32___n_v_i_c___peripheral___access___layer.html#gabf2b9c5491194c9f7b346812702ce6af">S32_NVIC_MemMapPtr</a></div><div class="ttdeci">struct S32_NVIC_Type * S32_NVIC_MemMapPtr</div></div>
<div class="ttc" id="astruct_s_i_m___type_html_a1995ae7c6cbcede0825d67e2fc3505ca"><div class="ttname"><a href="struct_s_i_m___type.html#a1995ae7c6cbcede0825d67e2fc3505ca">SIM_Type::UIDML</a></div><div class="ttdeci">__I uint32_t UIDML</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l09731">S32K116.h:9731</a></div></div>
<div class="ttc" id="astruct_s32___s_c_b___type_html_a8c8672cc0901a4e2f2ffd6c6835d0340"><div class="ttname"><a href="struct_s32___s_c_b___type.html#a8c8672cc0901a4e2f2ffd6c6835d0340">S32_SCB_Type::ACTLR</a></div><div class="ttdeci">__I uint32_t ACTLR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l09141">S32K116.h:9141</a></div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k116_html_gga7e1129cd8a196f4284d41db3e82ad5c8a08b6c660bfe015ac0842ca95510420eb"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k116.html#gga7e1129cd8a196f4284d41db3e82ad5c8a08b6c660bfe015ac0842ca95510420eb">ADC0_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l00237">S32K116.h:237</a></div></div>
<div class="ttc" id="astruct_l_p_i_t___type_html_a127b9ee09b0e9b940dbe0a64f42f2979"><div class="ttname"><a href="struct_l_p_i_t___type.html#a127b9ee09b0e9b940dbe0a64f42f2979">LPIT_Type::MIER</a></div><div class="ttdeci">__IO uint32_t MIER</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l05828">S32K116.h:5828</a></div></div>
<div class="ttc" id="astruct_f_t_m___type_html_aefdaf80da88ac945ee6e55088e7e3587"><div class="ttname"><a href="struct_f_t_m___type.html#aefdaf80da88ac945ee6e55088e7e3587">FTM_Type::CONF</a></div><div class="ttdeci">__IO uint32_t CONF</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l03860">S32K116.h:3860</a></div></div>
<div class="ttc" id="astruct_f_t_m___type_html_a18f2ef364d8c9e9217b35054fc5726be"><div class="ttname"><a href="struct_f_t_m___type.html#a18f2ef364d8c9e9217b35054fc5726be">FTM_Type::MODE</a></div><div class="ttdeci">__IO uint32_t MODE</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l03848">S32K116.h:3848</a></div></div>
<div class="ttc" id="agroup___f_l_e_x_i_o___peripheral___access___layer_html_ga3299dbdc80dd36a93f5b5902fd566a73"><div class="ttname"><a href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga3299dbdc80dd36a93f5b5902fd566a73">FLEXIO_SHIFTBUFBIS_COUNT</a></div><div class="ttdeci">#define FLEXIO_SHIFTBUFBIS_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l03319">S32K116.h:3319</a></div></div>
<div class="ttc" id="astruct_c_m_u___f_c___type_html_ab6664030cd7d9c9986be3a70954e6f1d"><div class="ttname"><a href="struct_c_m_u___f_c___type.html#ab6664030cd7d9c9986be3a70954e6f1d">CMU_FC_Type::HTCR</a></div><div class="ttdeci">__IO uint32_t HTCR</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l01862">S32K116.h:1862</a></div></div>
<div class="ttc" id="astruct_l_p_s_p_i___type_html_a33c691feb35cdfb64b39fd6117287ebc"><div class="ttname"><a href="struct_l_p_s_p_i___type.html#a33c691feb35cdfb64b39fd6117287ebc">LPSPI_Type::CFGR1</a></div><div class="ttdeci">__IO uint32_t CFGR1</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l06052">S32K116.h:6052</a></div></div>
<div class="ttc" id="astruct_p_d_b___type_html_a1fd8e2e764b43468f3eaa7a91dabb224"><div class="ttname"><a href="struct_p_d_b___type.html#a1fd8e2e764b43468f3eaa7a91dabb224">PDB_Type::DLY1</a></div><div class="ttdeci">__IO uint16_t DLY1</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l08095">S32K116.h:8095</a></div></div>
<div class="ttc" id="astruct_f_l_e_x_i_o___type_html_af5e97c02b5e9bc4de1f6d2ec179de2d7"><div class="ttname"><a href="struct_f_l_e_x_i_o___type.html#af5e97c02b5e9bc4de1f6d2ec179de2d7">FLEXIO_Type::CTRL</a></div><div class="ttdeci">__IO uint32_t CTRL</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l03330">S32K116.h:3330</a></div></div>
<div class="ttc" id="astruct_m_s_c_m___type_html"><div class="ttname"><a href="struct_m_s_c_m___type.html">MSCM_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l07551">S32K116.h:7551</a></div></div>
<div class="ttc" id="astruct_l_p_i2_c___type_html_a38b7140e0ac7012c0062887418a74e3b"><div class="ttname"><a href="struct_l_p_i2_c___type.html#a38b7140e0ac7012c0062887418a74e3b">LPI2C_Type::MIER</a></div><div class="ttdeci">__IO uint32_t MIER</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116_8h_source.html#l05201">S32K116.h:5201</a></div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.16
</small></address>
</body>
</html>
