<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › microblaze › kernel › cpu › cpuinfo-static.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>cpuinfo-static.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright (C) 2007-2009 Michal Simek &lt;monstr@monstr.eu&gt;</span>
<span class="cm"> * Copyright (C) 2007-2009 PetaLogix</span>
<span class="cm"> * Copyright (C) 2007 John Williams &lt;john.williams@petalogix.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License. See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/string.h&gt;</span>
<span class="cp">#include &lt;asm/cpuinfo.h&gt;</span>
<span class="cp">#include &lt;asm/pvr.h&gt;</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="n">family_string</span><span class="p">[]</span> <span class="o">=</span> <span class="n">CONFIG_XILINX_MICROBLAZE0_FAMILY</span><span class="p">;</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="n">cpu_ver_string</span><span class="p">[]</span> <span class="o">=</span> <span class="n">CONFIG_XILINX_MICROBLAZE0_HW_VER</span><span class="p">;</span>

<span class="cp">#define err_printk(x) \</span>
<span class="cp">	early_printk(&quot;ERROR: Microblaze &quot; x &quot;-different for kernel and DTS\n&quot;);</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">set_cpuinfo_static</span><span class="p">(</span><span class="k">struct</span> <span class="n">cpuinfo</span> <span class="o">*</span><span class="n">ci</span><span class="p">,</span> <span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">cpu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">ci</span><span class="o">-&gt;</span><span class="n">use_instr</span> <span class="o">=</span>
		<span class="p">(</span><span class="n">fcpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="s">&quot;xlnx,use-barrel&quot;</span><span class="p">)</span> <span class="o">?</span> <span class="n">PVR0_USE_BARREL_MASK</span> <span class="o">:</span> <span class="mi">0</span><span class="p">)</span> <span class="o">|</span>
		<span class="p">(</span><span class="n">fcpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="s">&quot;xlnx,use-msr-instr&quot;</span><span class="p">)</span> <span class="o">?</span> <span class="n">PVR2_USE_MSR_INSTR</span> <span class="o">:</span> <span class="mi">0</span><span class="p">)</span> <span class="o">|</span>
		<span class="p">(</span><span class="n">fcpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="s">&quot;xlnx,use-pcmp-instr&quot;</span><span class="p">)</span> <span class="o">?</span> <span class="n">PVR2_USE_PCMP_INSTR</span> <span class="o">:</span> <span class="mi">0</span><span class="p">)</span> <span class="o">|</span>
		<span class="p">(</span><span class="n">fcpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="s">&quot;xlnx,use-div&quot;</span><span class="p">)</span> <span class="o">?</span> <span class="n">PVR0_USE_DIV_MASK</span> <span class="o">:</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">CONFIG_XILINX_MICROBLAZE0_USE_BARREL</span><span class="p">)</span>
		<span class="n">i</span> <span class="o">|=</span> <span class="n">PVR0_USE_BARREL_MASK</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">CONFIG_XILINX_MICROBLAZE0_USE_MSR_INSTR</span><span class="p">)</span>
		<span class="n">i</span> <span class="o">|=</span> <span class="n">PVR2_USE_MSR_INSTR</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">CONFIG_XILINX_MICROBLAZE0_USE_PCMP_INSTR</span><span class="p">)</span>
		<span class="n">i</span> <span class="o">|=</span> <span class="n">PVR2_USE_PCMP_INSTR</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">CONFIG_XILINX_MICROBLAZE0_USE_DIV</span><span class="p">)</span>
		<span class="n">i</span> <span class="o">|=</span> <span class="n">PVR0_USE_DIV_MASK</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ci</span><span class="o">-&gt;</span><span class="n">use_instr</span> <span class="o">!=</span> <span class="n">i</span><span class="p">)</span>
		<span class="n">err_printk</span><span class="p">(</span><span class="s">&quot;BARREL, MSR, PCMP or DIV&quot;</span><span class="p">);</span>

	<span class="n">ci</span><span class="o">-&gt;</span><span class="n">use_mult</span> <span class="o">=</span> <span class="n">fcpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="s">&quot;xlnx,use-hw-mul&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ci</span><span class="o">-&gt;</span><span class="n">use_mult</span> <span class="o">!=</span> <span class="n">CONFIG_XILINX_MICROBLAZE0_USE_HW_MUL</span><span class="p">)</span>
		<span class="n">err_printk</span><span class="p">(</span><span class="s">&quot;HW_MUL&quot;</span><span class="p">);</span>
	<span class="n">ci</span><span class="o">-&gt;</span><span class="n">use_mult</span> <span class="o">=</span>
		<span class="p">(</span><span class="n">ci</span><span class="o">-&gt;</span><span class="n">use_mult</span> <span class="o">&gt;</span> <span class="mi">1</span> <span class="o">?</span>
				<span class="p">(</span><span class="n">PVR2_USE_MUL64_MASK</span> <span class="o">|</span> <span class="n">PVR0_USE_HW_MUL_MASK</span><span class="p">)</span> <span class="o">:</span>
				<span class="p">(</span><span class="n">ci</span><span class="o">-&gt;</span><span class="n">use_mult</span> <span class="o">==</span> <span class="mi">1</span> <span class="o">?</span> <span class="n">PVR0_USE_HW_MUL_MASK</span> <span class="o">:</span> <span class="mi">0</span><span class="p">));</span>

	<span class="n">ci</span><span class="o">-&gt;</span><span class="n">use_fpu</span> <span class="o">=</span> <span class="n">fcpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="s">&quot;xlnx,use-fpu&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ci</span><span class="o">-&gt;</span><span class="n">use_fpu</span> <span class="o">!=</span> <span class="n">CONFIG_XILINX_MICROBLAZE0_USE_FPU</span><span class="p">)</span>
		<span class="n">err_printk</span><span class="p">(</span><span class="s">&quot;HW_FPU&quot;</span><span class="p">);</span>
	<span class="n">ci</span><span class="o">-&gt;</span><span class="n">use_fpu</span> <span class="o">=</span> <span class="p">(</span><span class="n">ci</span><span class="o">-&gt;</span><span class="n">use_fpu</span> <span class="o">&gt;</span> <span class="mi">1</span> <span class="o">?</span>
				<span class="p">(</span><span class="n">PVR2_USE_FPU2_MASK</span> <span class="o">|</span> <span class="n">PVR0_USE_FPU_MASK</span><span class="p">)</span> <span class="o">:</span>
				<span class="p">(</span><span class="n">ci</span><span class="o">-&gt;</span><span class="n">use_fpu</span> <span class="o">==</span> <span class="mi">1</span> <span class="o">?</span> <span class="n">PVR0_USE_FPU_MASK</span> <span class="o">:</span> <span class="mi">0</span><span class="p">));</span>

	<span class="n">ci</span><span class="o">-&gt;</span><span class="n">use_exc</span> <span class="o">=</span>
		<span class="p">(</span><span class="n">fcpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="s">&quot;xlnx,unaligned-exceptions&quot;</span><span class="p">)</span> <span class="o">?</span>
				<span class="n">PVR2_UNALIGNED_EXC_MASK</span> <span class="o">:</span> <span class="mi">0</span><span class="p">)</span> <span class="o">|</span>
		<span class="p">(</span><span class="n">fcpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="s">&quot;xlnx,ill-opcode-exception&quot;</span><span class="p">)</span> <span class="o">?</span>
				<span class="n">PVR2_ILL_OPCODE_EXC_MASK</span> <span class="o">:</span> <span class="mi">0</span><span class="p">)</span> <span class="o">|</span>
		<span class="p">(</span><span class="n">fcpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="s">&quot;xlnx,iopb-bus-exception&quot;</span><span class="p">)</span> <span class="o">?</span>
				<span class="n">PVR2_IOPB_BUS_EXC_MASK</span> <span class="o">:</span> <span class="mi">0</span><span class="p">)</span> <span class="o">|</span>
		<span class="p">(</span><span class="n">fcpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="s">&quot;xlnx,dopb-bus-exception&quot;</span><span class="p">)</span> <span class="o">?</span>
				<span class="n">PVR2_DOPB_BUS_EXC_MASK</span> <span class="o">:</span> <span class="mi">0</span><span class="p">)</span> <span class="o">|</span>
		<span class="p">(</span><span class="n">fcpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="s">&quot;xlnx,div-zero-exception&quot;</span><span class="p">)</span> <span class="o">?</span>
				<span class="n">PVR2_DIV_ZERO_EXC_MASK</span> <span class="o">:</span> <span class="mi">0</span><span class="p">)</span> <span class="o">|</span>
		<span class="p">(</span><span class="n">fcpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="s">&quot;xlnx,fpu-exception&quot;</span><span class="p">)</span> <span class="o">?</span> <span class="n">PVR2_FPU_EXC_MASK</span> <span class="o">:</span> <span class="mi">0</span><span class="p">)</span> <span class="o">|</span>
		<span class="p">(</span><span class="n">fcpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="s">&quot;xlnx,fsl-exception&quot;</span><span class="p">)</span> <span class="o">?</span> <span class="n">PVR2_USE_EXTEND_FSL</span> <span class="o">:</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">ci</span><span class="o">-&gt;</span><span class="n">use_icache</span> <span class="o">=</span> <span class="n">fcpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="s">&quot;xlnx,use-icache&quot;</span><span class="p">);</span>
	<span class="n">ci</span><span class="o">-&gt;</span><span class="n">icache_tagbits</span> <span class="o">=</span> <span class="n">fcpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="s">&quot;xlnx,addr-tag-bits&quot;</span><span class="p">);</span>
	<span class="n">ci</span><span class="o">-&gt;</span><span class="n">icache_write</span> <span class="o">=</span> <span class="n">fcpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="s">&quot;xlnx,allow-icache-wr&quot;</span><span class="p">);</span>
	<span class="n">ci</span><span class="o">-&gt;</span><span class="n">icache_line_length</span> <span class="o">=</span> <span class="n">fcpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="s">&quot;xlnx,icache-line-len&quot;</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ci</span><span class="o">-&gt;</span><span class="n">icache_line_length</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">fcpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="s">&quot;xlnx,icache-use-fsl&quot;</span><span class="p">))</span>
			<span class="n">ci</span><span class="o">-&gt;</span><span class="n">icache_line_length</span> <span class="o">=</span> <span class="mi">4</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">ci</span><span class="o">-&gt;</span><span class="n">icache_line_length</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">ci</span><span class="o">-&gt;</span><span class="n">icache_size</span> <span class="o">=</span> <span class="n">fcpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="s">&quot;i-cache-size&quot;</span><span class="p">);</span>
	<span class="n">ci</span><span class="o">-&gt;</span><span class="n">icache_base</span> <span class="o">=</span> <span class="n">fcpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="s">&quot;i-cache-baseaddr&quot;</span><span class="p">);</span>
	<span class="n">ci</span><span class="o">-&gt;</span><span class="n">icache_high</span> <span class="o">=</span> <span class="n">fcpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="s">&quot;i-cache-highaddr&quot;</span><span class="p">);</span>

	<span class="n">ci</span><span class="o">-&gt;</span><span class="n">use_dcache</span> <span class="o">=</span> <span class="n">fcpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="s">&quot;xlnx,use-dcache&quot;</span><span class="p">);</span>
	<span class="n">ci</span><span class="o">-&gt;</span><span class="n">dcache_tagbits</span> <span class="o">=</span> <span class="n">fcpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="s">&quot;xlnx,dcache-addr-tag&quot;</span><span class="p">);</span>
	<span class="n">ci</span><span class="o">-&gt;</span><span class="n">dcache_write</span> <span class="o">=</span> <span class="n">fcpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="s">&quot;xlnx,allow-dcache-wr&quot;</span><span class="p">);</span>
	<span class="n">ci</span><span class="o">-&gt;</span><span class="n">dcache_line_length</span> <span class="o">=</span> <span class="n">fcpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="s">&quot;xlnx,dcache-line-len&quot;</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ci</span><span class="o">-&gt;</span><span class="n">dcache_line_length</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">fcpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="s">&quot;xlnx,dcache-use-fsl&quot;</span><span class="p">))</span>
			<span class="n">ci</span><span class="o">-&gt;</span><span class="n">dcache_line_length</span> <span class="o">=</span> <span class="mi">4</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">ci</span><span class="o">-&gt;</span><span class="n">dcache_line_length</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">ci</span><span class="o">-&gt;</span><span class="n">dcache_size</span> <span class="o">=</span> <span class="n">fcpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="s">&quot;d-cache-size&quot;</span><span class="p">);</span>
	<span class="n">ci</span><span class="o">-&gt;</span><span class="n">dcache_base</span> <span class="o">=</span> <span class="n">fcpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="s">&quot;d-cache-baseaddr&quot;</span><span class="p">);</span>
	<span class="n">ci</span><span class="o">-&gt;</span><span class="n">dcache_high</span> <span class="o">=</span> <span class="n">fcpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="s">&quot;d-cache-highaddr&quot;</span><span class="p">);</span>
	<span class="n">ci</span><span class="o">-&gt;</span><span class="n">dcache_wb</span> <span class="o">=</span> <span class="n">fcpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="s">&quot;xlnx,dcache-use-writeback&quot;</span><span class="p">);</span>

	<span class="n">ci</span><span class="o">-&gt;</span><span class="n">use_dopb</span> <span class="o">=</span> <span class="n">fcpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="s">&quot;xlnx,d-opb&quot;</span><span class="p">);</span>
	<span class="n">ci</span><span class="o">-&gt;</span><span class="n">use_iopb</span> <span class="o">=</span> <span class="n">fcpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="s">&quot;xlnx,i-opb&quot;</span><span class="p">);</span>
	<span class="n">ci</span><span class="o">-&gt;</span><span class="n">use_dlmb</span> <span class="o">=</span> <span class="n">fcpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="s">&quot;xlnx,d-lmb&quot;</span><span class="p">);</span>
	<span class="n">ci</span><span class="o">-&gt;</span><span class="n">use_ilmb</span> <span class="o">=</span> <span class="n">fcpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="s">&quot;xlnx,i-lmb&quot;</span><span class="p">);</span>

	<span class="n">ci</span><span class="o">-&gt;</span><span class="n">num_fsl</span> <span class="o">=</span> <span class="n">fcpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="s">&quot;xlnx,fsl-links&quot;</span><span class="p">);</span>
	<span class="n">ci</span><span class="o">-&gt;</span><span class="n">irq_edge</span> <span class="o">=</span> <span class="n">fcpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="s">&quot;xlnx,interrupt-is-edge&quot;</span><span class="p">);</span>
	<span class="n">ci</span><span class="o">-&gt;</span><span class="n">irq_positive</span> <span class="o">=</span> <span class="n">fcpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="s">&quot;xlnx,edge-is-positive&quot;</span><span class="p">);</span>
	<span class="n">ci</span><span class="o">-&gt;</span><span class="n">area_optimised</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">ci</span><span class="o">-&gt;</span><span class="n">hw_debug</span> <span class="o">=</span> <span class="n">fcpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="s">&quot;xlnx,debug-enabled&quot;</span><span class="p">);</span>
	<span class="n">ci</span><span class="o">-&gt;</span><span class="n">num_pc_brk</span> <span class="o">=</span> <span class="n">fcpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="s">&quot;xlnx,number-of-pc-brk&quot;</span><span class="p">);</span>
	<span class="n">ci</span><span class="o">-&gt;</span><span class="n">num_rd_brk</span> <span class="o">=</span> <span class="n">fcpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="s">&quot;xlnx,number-of-rd-addr-brk&quot;</span><span class="p">);</span>
	<span class="n">ci</span><span class="o">-&gt;</span><span class="n">num_wr_brk</span> <span class="o">=</span> <span class="n">fcpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="s">&quot;xlnx,number-of-wr-addr-brk&quot;</span><span class="p">);</span>

	<span class="n">ci</span><span class="o">-&gt;</span><span class="n">cpu_clock_freq</span> <span class="o">=</span> <span class="n">fcpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="s">&quot;timebase-frequency&quot;</span><span class="p">);</span>

	<span class="n">ci</span><span class="o">-&gt;</span><span class="n">pvr_user1</span> <span class="o">=</span> <span class="n">fcpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="s">&quot;xlnx,pvr-user1&quot;</span><span class="p">);</span>
	<span class="n">ci</span><span class="o">-&gt;</span><span class="n">pvr_user2</span> <span class="o">=</span> <span class="n">fcpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="s">&quot;xlnx,pvr-user2&quot;</span><span class="p">);</span>

	<span class="n">ci</span><span class="o">-&gt;</span><span class="n">mmu</span> <span class="o">=</span> <span class="n">fcpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="s">&quot;xlnx,use-mmu&quot;</span><span class="p">);</span>
	<span class="n">ci</span><span class="o">-&gt;</span><span class="n">mmu_privins</span> <span class="o">=</span> <span class="n">fcpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="s">&quot;xlnx,mmu-privileged-instr&quot;</span><span class="p">);</span>
	<span class="n">ci</span><span class="o">-&gt;</span><span class="n">endian</span> <span class="o">=</span> <span class="n">fcpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="s">&quot;xlnx,endianness&quot;</span><span class="p">);</span>

	<span class="n">ci</span><span class="o">-&gt;</span><span class="n">ver_code</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">ci</span><span class="o">-&gt;</span><span class="n">fpga_family_code</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* Do various fixups based on CPU version and FPGA family strings */</span>

	<span class="cm">/* Resolved the CPU version code */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">cpu_ver_lookup</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">s</span> <span class="o">!=</span> <span class="nb">NULL</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">strcmp</span><span class="p">(</span><span class="n">cpu_ver_lookup</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">s</span><span class="p">,</span> <span class="n">cpu_ver_string</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
			<span class="n">ci</span><span class="o">-&gt;</span><span class="n">ver_code</span> <span class="o">=</span> <span class="n">cpu_ver_lookup</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">k</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Resolved the fpga family code */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">family_string_lookup</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">s</span> <span class="o">!=</span> <span class="nb">NULL</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">strcmp</span><span class="p">(</span><span class="n">family_string_lookup</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">s</span><span class="p">,</span> <span class="n">family_string</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
			<span class="n">ci</span><span class="o">-&gt;</span><span class="n">fpga_family_code</span> <span class="o">=</span> <span class="n">family_string_lookup</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">k</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* FIXME - mb3 and spartan2 do not exist in PVR */</span>
	<span class="cm">/* This is mb3 and on a non Spartan2 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ci</span><span class="o">-&gt;</span><span class="n">ver_code</span> <span class="o">==</span> <span class="mh">0x20</span> <span class="o">&amp;&amp;</span> <span class="n">ci</span><span class="o">-&gt;</span><span class="n">fpga_family_code</span> <span class="o">!=</span> <span class="mh">0xf0</span><span class="p">)</span>
		<span class="cm">/* Hardware Multiplier in use */</span>
		<span class="n">ci</span><span class="o">-&gt;</span><span class="n">use_mult</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
