{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1657460457387 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1657460457387 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 10 15:40:57 2022 " "Processing started: Sun Jul 10 15:40:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1657460457387 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1657460457387 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sigma-processor -c sigma-processor --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off sigma-processor -c sigma-processor --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1657460457387 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1657460457529 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1657460457529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_top_pipeline.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_top_pipeline.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_top_pipeline-Behavioral " "Found design unit 1: reg_top_pipeline-Behavioral" {  } { { "reg_top_pipeline.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/reg_top_pipeline.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657460462683 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_top_pipeline " "Found entity 1: reg_top_pipeline" {  } { { "reg_top_pipeline.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/reg_top_pipeline.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657460462683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1657460462683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prog_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prog_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instr_rom-Behavioral " "Found design unit 1: instr_rom-Behavioral" {  } { { "prog_file.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/prog_file.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657460462684 ""} { "Info" "ISGN_ENTITY_NAME" "1 instr_rom " "Found entity 1: instr_rom" {  } { { "prog_file.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/prog_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657460462684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1657460462684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_ram-Behavioral " "Found design unit 1: data_ram-Behavioral" {  } { { "data_file.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/data_file.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657460462684 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_ram " "Found entity 1: data_ram" {  } { { "data_file.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/data_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657460462684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1657460462684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_file-Behavioral " "Found design unit 1: reg_file-Behavioral" {  } { { "reg_file.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/reg_file.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657460462685 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/reg_file.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657460462685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1657460462685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-Behavioral " "Found design unit 1: reg-Behavioral" {  } { { "register.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/register.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657460462685 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "register.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/register.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657460462685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1657460462685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Behavioral " "Found design unit 1: ALU-Behavioral" {  } { { "ALU.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/ALU.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657460462686 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657460462686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1657460462686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-Behavioral " "Found design unit 1: PC-Behavioral" {  } { { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657460462686 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657460462686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1657460462686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/modelsim/PC_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file simulation/modelsim/PC_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC_tb-Behavioral " "Found design unit 1: PC_tb-Behavioral" {  } { { "simulation/modelsim/PC_tb.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/simulation/modelsim/PC_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657460462687 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC_tb " "Found entity 1: PC_tb" {  } { { "simulation/modelsim/PC_tb.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/simulation/modelsim/PC_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657460462687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1657460462687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/modelsim/ALU_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file simulation/modelsim/ALU_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_tb-Behavioral " "Found design unit 1: ALU_tb-Behavioral" {  } { { "simulation/modelsim/ALU_tb.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/simulation/modelsim/ALU_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657460462687 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "simulation/modelsim/ALU_tb.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/simulation/modelsim/ALU_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657460462687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1657460462687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/modelsim/CU_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file simulation/modelsim/CU_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CU_tb-Behavioral " "Found design unit 1: CU_tb-Behavioral" {  } { { "simulation/modelsim/CU_tb.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/simulation/modelsim/CU_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657460462688 ""} { "Info" "ISGN_ENTITY_NAME" "1 CU_tb " "Found entity 1: CU_tb" {  } { { "simulation/modelsim/CU_tb.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/simulation/modelsim/CU_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657460462688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1657460462688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-arch " "Found design unit 1: top-arch" {  } { { "top.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/top.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657460462688 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/top.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657460462688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1657460462688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/modelsim/top_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file simulation/modelsim/top_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_tb-Behavioral " "Found design unit 1: top_tb-Behavioral" {  } { { "simulation/modelsim/top_tb.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/simulation/modelsim/top_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657460462689 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_tb " "Found entity 1: top_tb" {  } { { "simulation/modelsim/top_tb.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/simulation/modelsim/top_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657460462689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1657460462689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CU_IF.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CU_IF.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit_IF-Behavioral " "Found design unit 1: ControlUnit_IF-Behavioral" {  } { { "CU_IF.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/CU_IF.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657460462689 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit_IF " "Found entity 1: ControlUnit_IF" {  } { { "CU_IF.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/CU_IF.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657460462689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1657460462689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CU_RF.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CU_RF.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit_RF-Behavioral " "Found design unit 1: ControlUnit_RF-Behavioral" {  } { { "CU_RF.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/CU_RF.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657460462690 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit_RF " "Found entity 1: ControlUnit_RF" {  } { { "CU_RF.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/CU_RF.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657460462690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1657460462690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CU_ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CU_ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit_ALU-Behavioral " "Found design unit 1: ControlUnit_ALU-Behavioral" {  } { { "CU_ALU.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/CU_ALU.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657460462691 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit_ALU " "Found entity 1: ControlUnit_ALU" {  } { { "CU_ALU.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/CU_ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657460462691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1657460462691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CU_MEM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CU_MEM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit_MEM-Behavioral " "Found design unit 1: ControlUnit_MEM-Behavioral" {  } { { "CU_MEM.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/CU_MEM.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657460462691 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit_MEM " "Found entity 1: ControlUnit_MEM" {  } { { "CU_MEM.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/CU_MEM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657460462691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1657460462691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CU_WB.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CU_WB.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit_WB-Behavioral " "Found design unit 1: ControlUnit_WB-Behavioral" {  } { { "CU_WB.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/CU_WB.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657460462692 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit_WB " "Found entity 1: ControlUnit_WB" {  } { { "CU_WB.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/CU_WB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657460462692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1657460462692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ins_queue.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ins_queue.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ins_queue-Behavioral " "Found design unit 1: ins_queue-Behavioral" {  } { { "ins_queue.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/ins_queue.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657460462692 ""} { "Info" "ISGN_ENTITY_NAME" "1 ins_queue " "Found entity 1: ins_queue" {  } { { "ins_queue.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/ins_queue.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657460462692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1657460462692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_nWE.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_nWE.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_nwe-Behavioral " "Found design unit 1: reg_nwe-Behavioral" {  } { { "register_nWE.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/register_nWE.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657460462692 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_nwe " "Found entity 1: reg_nwe" {  } { { "register_nWE.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/register_nWE.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657460462692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1657460462692 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1657460462780 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_a_ctrl top.vhd(36) " "VHDL Signal Declaration warning at top.vhd(36): used implicit default value for signal \"s_a_ctrl\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/top.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1657460462781 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_b_ctrl top.vhd(37) " "VHDL Signal Declaration warning at top.vhd(37): used implicit default value for signal \"s_b_ctrl\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/top.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1657460462781 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_irs_rc_if top.vhd(39) " "VHDL Signal Declaration warning at top.vhd(39): used implicit default value for signal \"s_irs_rc_if\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/top.vhd" 39 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1657460462781 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_irs_rc_rf top.vhd(40) " "VHDL Signal Declaration warning at top.vhd(40): used implicit default value for signal \"s_irs_rc_rf\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/top.vhd" 40 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1657460462781 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_irs_rc_alu top.vhd(41) " "VHDL Signal Declaration warning at top.vhd(41): used implicit default value for signal \"s_irs_rc_alu\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/top.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1657460462781 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_irs_rc_mem top.vhd(42) " "VHDL Signal Declaration warning at top.vhd(42): used implicit default value for signal \"s_irs_rc_mem\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/top.vhd" 42 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1657460462781 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sASEL_ALU top.vhd(55) " "Verilog HDL or VHDL warning at top.vhd(55): object \"sASEL_ALU\" assigned a value but never read" {  } { { "top.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/top.vhd" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1657460462781 "|top"}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "32 6 top.vhd(390) " "VHDL expression error at top.vhd(390): expression has 32 elements, but must have 6 elements" {  } { { "top.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/top.vhd" 390 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Design Software" 0 -1 1657460462789 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Design Software" 0 -1 1657460462790 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 8 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "738 " "Peak virtual memory: 738 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1657460462830 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jul 10 15:41:02 2022 " "Processing ended: Sun Jul 10 15:41:02 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1657460462830 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1657460462830 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1657460462830 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1657460462830 ""}
