Return-Path: <kvm-owner@vger.kernel.org>
Delivered-To: unknown
Received: from pop3.zju.edu.cn (124.160.105.205:110) by
  likexu-MOBL1.ccr.corp.intel.com with POP3; 09 Nov 2018 00:34:58 -0000
Received: from icoremail.net (unknown [209.85.214.173])
	by mail-app2 (Coremail) with SMTP id by_KCgDnX185SORbQapgAQ--.29411S3;
	Thu, 08 Nov 2018 22:29:14 +0800 (CST)
Received: from mail-pl1-f173.google.com (unknown [209.85.214.173])
	by mx2.icoremail.net (Coremail) with SMTP id AQAAfwB3Uz84SORbYCUdAA--.9252S3;
	Thu, 08 Nov 2018 22:29:12 +0800 (CST)
Received: by mail-pl1-f173.google.com with SMTP id p6-v6so9615293pll.4
        for <xuliker@zju.edu.cn>; Thu, 08 Nov 2018 06:29:12 -0800 (PST)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-gm-message-state:delivered-to:dkim-signature:references
         :user-agent:from:to:cc:subject:in-reply-to:date:message-id
         :mime-version:content-transfer-encoding:sender:precedence:list-id;
        bh=bq4lULMLUGdmdbFdmhyl3sTq8WcmtwIFWZ0fPg6M9M0=;
        b=YJ+N+SIfJXf2H2JwDMlCicf+YpXgeBi50tRKWHEF1BY9RxAmJIT0yZNAz3F3STSMSN
         keGpGuP6q39j69YV4MwTbFct8DW+AYHsIjJOjeY15qEp+Adx6wXkAbEW6mbUeVebE0zW
         /KTUKdBj0WsRrIwFnJ73lTg+xYRKI3YRAncnw7kLHvVYRryGYWxX8AqILumht7alqFd9
         cUQe0rs49iUBRpm6W/BGbOo2SS/2vCKOd9gtPblInNeIgCmqNdEkC9GNslRlHPPKACrD
         JFlC5LziXpQKppGOWSbkyhrG50LU8Du+MwRD665RvQh/r1a2/BIMzow7r+5/T0/Fwfo1
         9Pgw==
X-Gm-Message-State: AGRZ1gJIq2rZYvFJyqHQaKWezqpRfdO7kmwbi/+R4qDtgmClxZKatAAM
	szhzw/4p+IvDLGpUG7/I/EhOFR9XTMggC6Fsr/h1aKJR1ZolU4r4zg==
X-Received: by 2002:a17:902:7882:: with SMTP id q2-v6mr4833429pll.188.1541687352321;
        Thu, 08 Nov 2018 06:29:12 -0800 (PST)
X-Forwarded-To: xuliker@zju.edu.cn
X-Forwarded-For: liker.xu@gmail.com xuliker@zju.edu.cn
Delivered-To: liker.xu@gmail.com
Received: by 2002:a17:90a:c304:0:0:0:0 with SMTP id g4-v6csp255649pjt;
        Thu, 8 Nov 2018 06:29:11 -0800 (PST)
X-Google-Smtp-Source: AJdET5exRqe1B8AoWOOCxF4Oi62AuWw3CqEpOrp26tcZYrhQ98M6F3HBtCQSV/UE508AsWRoS8JZ
X-Received: by 2002:a63:ec12:: with SMTP id j18mr3895515pgh.200.1541687351193;
        Thu, 08 Nov 2018 06:29:11 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1541687351; cv=none;
        d=google.com; s=arc-20160816;
        b=c9o+sC1XJeJ3z2E7m6dy9S6b6w7NDXtOcCVNpONDRHjtwKWSFI0G3ROAjYFg+eqWGP
         FpIwKAbJ7TrRvCerfzdU/mpFuF69Uj490R1nByDc0CYbm3LWhDuf9uB2HbbtfHGmn314
         Ypf1SS7tp1v1NHaK2y/idsJou6ZFMS8nmfx23UZft6LB8tEgVhUAztobjz9ptGOt3Ogt
         3pBXCPVczZIc8CWNhn9G6Pzwi8XM4gupdZFbuXowir6xvIhIF3zPJbbwfGzaCuHQ2iKx
         SUwUjLCd8Uv2BpRVAiAvoNbTFsrnHZ69L/JsVC/BKodW5lFQS+wn8f0WzqtNKs1wdsR5
         wHXA==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:content-transfer-encoding:mime-version
         :message-id:date:in-reply-to:subject:cc:to:from:user-agent
         :references:dkim-signature;
        bh=bq4lULMLUGdmdbFdmhyl3sTq8WcmtwIFWZ0fPg6M9M0=;
        b=txsrHZHqy9N2k86BgfXeU1rIrAOgzdX99/H+EbT2vubItG+ifMoBGXe8OQq+tbg40c
         fJZbF3nMAdIkeU9n8Q6gVZ25UU9yx7QmVJf4cKYi384MEvGNvHx68SsamlaxBik7eUTw
         txFO3WndqWZnU55v/iJqcEdqOOftnTPnG2Lj8E4VC2D//cMKvy5eBjEvAk+uSLqOL1g5
         ZuG1dMz56aEo5QmEkUSN/Lhngz5Nn7i5Nztqu/Guyl/D6+2VW7KiUdWyclF7J9fNmXFj
         HZKcho3pJdvykS5vSTeYLOkLPcRQVmkFcFFSNccS2skrl8oYFWDagMGwJIv0aASOiS/x
         FPGA==
ARC-Authentication-Results: i=1; mx.google.com;
       dkim=pass header.i=@linaro.org header.s=google header.b=bkWj3mYz;
       spf=pass (google.com: best guess record for domain of kvm-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=kvm-owner@vger.kernel.org;
       dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id a5-v6si4300967plm.126.2018.11.08.06.28.48;
        Thu, 08 Nov 2018 06:29:11 -0800 (PST)
Received-SPF: pass (google.com: best guess record for domain of kvm-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1726754AbeKIAEZ (ORCPT <rfc822;fanshuming2011@gmail.com>
        + 99 others); Thu, 8 Nov 2018 19:04:25 -0500
Received: from mail-wr1-f66.google.com ([209.85.221.66]:38354 "EHLO
        mail-wr1-f66.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1726571AbeKIAEZ (ORCPT <rfc822;kvm@vger.kernel.org>);
        Thu, 8 Nov 2018 19:04:25 -0500
Received: by mail-wr1-f66.google.com with SMTP id d10-v6so21471412wrs.5
        for <kvm@vger.kernel.org>; Thu, 08 Nov 2018 06:28:39 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=linaro.org; s=google;
        h=references:user-agent:from:to:cc:subject:in-reply-to:date
         :message-id:mime-version:content-transfer-encoding;
        bh=bq4lULMLUGdmdbFdmhyl3sTq8WcmtwIFWZ0fPg6M9M0=;
        b=bkWj3mYzVPLgXgcWfqmcW0hSesoJBES3Fqg2nIYE8eVWzxkjbR9pgjVf8DiNnbb9oN
         k5CrZOOCWA3MPyZyM7ZZq+5LHF0GoKA7IuSAxjkluHNmnRWYjDIPcq8APz2QZeU3ZCP/
         /xgvfJofC6AZbOQX3ubgSJFYfIok64DctXuW8=
X-Received: by 2002:adf:9501:: with SMTP id 1-v6mr4422384wrs.291.1541687318779;
        Thu, 08 Nov 2018 06:28:38 -0800 (PST)
Received: from zen.linaro.local ([81.128.185.34])
        by smtp.gmail.com with ESMTPSA id x6-v6sm4464924wrq.52.2018.11.08.06.28.38
        (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256);
        Thu, 08 Nov 2018 06:28:38 -0800 (PST)
Received: from zen (localhost [127.0.0.1])
        by zen.linaro.local (Postfix) with ESMTPS id 53D653E03FE;
        Thu,  8 Nov 2018 14:28:37 +0000 (GMT)
References: <20181107171031.22573-1-alex.bennee@linaro.org> <20181107180120.urnvkcrkh46ytsdb@lakrids.cambridge.arm.com> <20181107180829.sex54bxhd5wyqvan@lakrids.cambridge.arm.com> <87r2fv68us.fsf@linaro.org> <20181108135122.llmfsel32dbe2q7o@lakrids.cambridge.arm.com>
User-agent: mu4e 1.1.0; emacs 26.1.50
From: Alex =?utf-8?Q?Benn=C3=A9e?= <alex.bennee@linaro.org>
To: Mark Rutland <mark.rutland@arm.com>
Cc: kvm@vger.kernel.org, marc.zyngier@arm.com,
        Catalin Marinas <catalin.marinas@arm.com>,
        Will Deacon <will.deacon@arm.com>,
        open list <linux-kernel@vger.kernel.org>,
        linux-arm-kernel@lists.infradead.org, kvmarm@lists.cs.columbia.edu,
        christoffer.dall@linaro.org
Subject: Re: [RFC PATCH] KVM: arm64: don't single-step for non-emulated faults
In-reply-to: <20181108135122.llmfsel32dbe2q7o@lakrids.cambridge.arm.com>
Date: Thu, 08 Nov 2018 14:28:37 +0000
Message-ID: <87pnvf63u2.fsf@linaro.org>
MIME-Version: 1.0
Content-Type: text/plain; charset=utf-8
Content-Transfer-Encoding: quoted-printable
Sender: liker.xu+caf_=xuliker=zju.edu.cn@gmail.com
Precedence: bulk
List-ID: <kvm.vger.kernel.org>
X-Mailing-List: kvm@vger.kernel.org
X-CM-TRANSID: AQAAfwB3Uz84SORbYCUdAA--.9252S3
Authentication-Results: mail-app2; spf=pass smtp.mail=liker.xu+caf_=xu
	liker=zju.edu.cn@gmail.com;
X-Coremail-Antispam: 1UD129KBjvJXoWxXrykWr43KFyrWF4DKF1UGFg_yoWrWr4kpF
	WxGFy5Kr4ktrWI9ryDtw4fKFySk395Xr47GryDJ34Sywn0kF1xtF4vg34F9F4kAr4IqFy2
	vF4qkr9ruay7Aa7anT9S1TB71UUUUUUqnTZGkaVYY2UrUUUU0bIjqfuFe4nvWSU8nxnvy2
	9KBjDU0xBIdaVrnRJUUUP0b7Iv0xC_Kw4lb4IE77IF4wAFF20E14v26r1j6r4UM7CIcVAF
	z4kK6r1j6r18M28lY4IEw2IIxxk0rwA2F7IY1VAKz4vEj48ve4kI8wA2z4x0Y4vE2Ix0cI
	8IcVAFwI0_Ar0_tr1l84ACjcxK6xIIjxv20xvEc7CjxVAFwI0_Cr0_Gr1UM28EF7xvwVC2
	z280aVAFwI0_GcCE3s1l84ACjcxK6I8E87Iv6xkF7I0E14v26rxl6s0DM2AIxVAIcxkEcV
	Aq07x20xvEncxIr21l5I8CrVACY4xI64kE6c02F40Ex7xfMcIj6xIIjxv20xvE14v26r1j
	6r18McIj6I8E87Iv67AKxVW8JVWxJwAm72CE4IkC6x0Yz7v_Jr0_Gr1lF7xvr2IY64vIr4
	1l7I0Y6sxI4wCY1x0264kExVAvwVAq07x20xylc7Ca8VAvwVCFzxkY4VCF77xAMxkIecxE
	wVCI4VW5XwCY0x0Ix7I2Y4AK64vIr41lcIIF0xvE2Ix0cI8IcVAFwI0_Xr0_Ar1lcIIF0x
	vE2Ix0cI8IcVCY1x0267AKxVW8JVWxJwCYIxAIcVC2z280aVAFwI0_GcCE3s1lcIIF0xvE
	x4A2jsIEc7CjxVAFwI0_GcCE3s1l42xK82IYc2Ij64vIr41l42xK82IY64kExVAvwVAq07
	x20xyl4x8a6x804xWl4I8I3I0E4IkC6x0Yz7v_Jr0_Gr1lx2IqxVAqx4xG67AKxVWUJVWU
	GwC20s026x8GjcxK67AKxVWUGVWUWwC2zVAF1VAY17CE14v26r1q6r43MIIYrxkI7VAKI4
	8JMIIF0xvE42xK8VAvwI8IcIk0rVW3JVWrJrUvcSsGvfC2KfnxnUUI43ZEXa7IUOdKs5UU
	UUU==


Mark Rutland <mark.rutland@arm.com> writes:

> On Thu, Nov 08, 2018 at 12:40:11PM +0000, Alex Benn=C3=A9e wrote:
>> Mark Rutland <mark.rutland@arm.com> writes:
>> > On Wed, Nov 07, 2018 at 06:01:20PM +0000, Mark Rutland wrote:
>> >> On Wed, Nov 07, 2018 at 05:10:31PM +0000, Alex Benn=C3=A9e wrote:
>> >> > Not all faults handled by handle_exit are instruction emulations. F=
or
>> >> > example a ESR_ELx_EC_IABT will result in the page tables being upda=
ted
>> >> > but the instruction that triggered the fault hasn't actually execut=
ed
>> >> > yet. We use the simple heuristic of checking for a changed PC before
>> >> > seeing if kvm_arm_handle_step_debug wants to claim we stepped an
>> >> > instruction.
>> >> >
>> >> > Signed-off-by: Alex Benn=C3=A9e <alex.bennee@linaro.org>
<snip>
>> >> > @@ -233,7 +234,8 @@ static int handle_trap_exceptions(struct kvm_vc=
pu *vcpu, struct kvm_run *run)
>> >> >  	 * kvm_arm_handle_step_debug() sets the exit_reason on the kvm_run
>> >> >  	 * structure if we need to return to userspace.
>> >> >  	 */
>> >> > -	if (handled > 0 && kvm_arm_handle_step_debug(vcpu, run))
>> >> > +	if (handled > 0 && *vcpu_pc(vcpu) !=3D old_pc &&
>> >>
<snip>
>> >> When are we failing to advance the single-step state machine
>> >> correctly?
>>
>> When the trap is not actually an instruction emulation - e.g. setting up
>> the page tables on a fault. Because we are in the act of single-stepping
>> an instruction that didn't actually execute we erroneously return to
>> userspace pretending we did even though we shouldn't.
>
> I think one problem here is that we're trying to use one bit of state
> (the KVM_GUESTDBG_SINGLESTEP) when we actually need two.
>
> I had expected that we'd follow the architectural single-step state
> machine, and have three states:
>
> * inactive/disabled: not single stepping
>
> * active-not-pending: the current instruction will be stepped, and we'll
>   transition to active-pending before executing the next instruction.
>
> * active-pending: the current instruction will raise a software step
>   debug exception, before being executed.
>
> For that to work, all we have to do is advence the state machine when we
> emulate/skip an instruction, and the HW will raise the exception for us
> when we enter the guest (which is the only place we have to handle the
> step exception).

We also elide the fact that single-stepping is happening from the guest
here by piggy backing the step bit onto cpsr() as we enter KVM rather
than just tracking the state of the bit.

The current flow of guest debug is very much "as I enter what do I need
to set" rather than tracking state between VCPU_RUN events.

> We need two bits of internal state for that, but KVM only gives us a
> single KVM_GUESTDBG_SINGLESTEP flag, and we might exit to userspace
> mid-emulation (e.g. for MMIO). To avoid that resulting in skipping two
> instructions at a time, we currently add explicit
> kvm_arm_handle_step_debug() checks everywhere after we've (possibly)
> emulated an instruction, but these seem to hit too often.

Yes - treating all exits as potential emulations is problematic and we
are increasing complexity to track which exits are and aren't
actual *completed* instruction emulations which can also be a
multi-stage thing split between userspace and the kernel.

> One problem is that I couldn't spot when we advance the PC for an MMIO
> trap. I presume we do that in the kernel, *after* the MMIO trap, but I
> can't see where that happens.

Nope it gets done before during decode_hsr in mmio.c:

	/*
	 * The MMIO instruction is emulated and should not be re-executed
	 * in the guest.
	 */
	kvm_skip_instr(vcpu, kvm_vcpu_trap_il_is32bit(vcpu));

That is a little non-obvious but before guest debug support was added it
makes sense as the whole trap->kernel->user->kernel->guest cycle is
"atomic" w.r.t the guest. It's also common code for
in-kernel/in-userspace emulation.

For single-step we just built on that and completed the single-step
after mmio was complete.

>
> Thanks,
> Mark.


--
Alex Benn=C3=A9e
