CACHE_FLUSH_AND_INV_TS_EVENT,VAR_0
CP_COHER_CNTL2,VAR_1
DATA_SEL,FUNC_0
EVENT_INDEX,FUNC_1
EVENT_TYPE,FUNC_2
INT_SEL,FUNC_3
PACKET3,FUNC_4
PACKET3_EVENT_WRITE_EOP,VAR_2
PACKET3_SET_CONFIG_REG,VAR_3
PACKET3_SET_CONFIG_REG_START,VAR_4
PACKET3_SH_ICACHE_ACTION_ENA,VAR_5
PACKET3_SH_KCACHE_ACTION_ENA,VAR_6
PACKET3_SURFACE_SYNC,VAR_7
PACKET3_TCL1_ACTION_ENA,VAR_8
PACKET3_TC_ACTION_ENA,VAR_9
lower_32_bits,FUNC_5
radeon_ring_write,FUNC_6
upper_32_bits,FUNC_7
si_fence_ring_emit,FUNC_8
rdev,VAR_10
fence,VAR_11
ring,VAR_12
addr,VAR_13
