#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun Mar 21 11:27:10 2021
# Process ID: 9660
# Current directory: C:/Bachelor1/spi/spi_dec
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1312 C:\Bachelor1\spi\spi_dec\spi_dec.xpr
# Log file: C:/Bachelor1/spi/spi_dec/vivado.log
# Journal file: C:/Bachelor1/spi/spi_dec\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Bachelor1/spi/spi_dec/spi_dec.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:13 . Memory (MB): peak = 1015.242 ; gain = 0.000
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-03:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1015.242 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A37B08A
open_hw_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2188.113 ; gain = 1172.871
set_property PROGRAM.FILE {C:/Bachelor1/spi/spi_dec/spi_dec.runs/impl_1/spi_main.bit} [get_hw_devices xc7a35t_0]
set_property PROBES.FILE {C:/Bachelor1/spi/spi_dec/spi_dec.runs/impl_1/spi_main.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Bachelor1/spi/spi_dec/spi_dec.runs/impl_1/spi_main.ltx} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_0' at location 'uuid_23E7D65A79BC59F7BC47406C1714DFAE' from probes file, since it cannot be found on the programmed device.
set_property PROBES.FILE {C:/Bachelor1/spi/spi_dec/spi_dec.runs/impl_1/spi_main.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Bachelor1/spi/spi_dec/spi_dec.runs/impl_1/spi_main.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Bachelor1/spi/spi_dec/spi_dec.runs/impl_1/spi_main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
refresh_hw_device: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2237.363 ; gain = 21.145
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Mar-21 12:41:30
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Mar-21 12:41:39
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Bachelor1/spi/spi_dec/spi_dec.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Mar-21 12:42:56
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Mar-21 12:43:21
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Bachelor1/spi/spi_dec/spi_dec.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Mar-21 12:44:22
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2021-Mar-21 12:44:35
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Mar-21 12:44:41
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Mar-21 12:44:48
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Bachelor1/spi/spi_dec/spi_dec.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
reset_run synth_1
launch_runs impl_1 -jobs 4
[Sun Mar 21 13:12:35 2021] Launched synth_1...
Run output will be captured here: C:/Bachelor1/spi/spi_dec/spi_dec.runs/synth_1/runme.log
[Sun Mar 21 13:12:35 2021] Launched impl_1...
Run output will be captured here: C:/Bachelor1/spi/spi_dec/spi_dec.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Mar 21 13:48:38 2021] Launched impl_1...
Run output will be captured here: C:/Bachelor1/spi/spi_dec/spi_dec.runs/impl_1/runme.log
set_property PROBES.FILE {C:/Bachelor1/spi/spi_dec/spi_dec.runs/impl_1/spi_main.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Bachelor1/spi/spi_dec/spi_dec.runs/impl_1/spi_main.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Bachelor1/spi/spi_dec/spi_dec.runs/impl_1/spi_main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Mar-21 13:51:06
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Mar-21 13:51:13
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Bachelor1/spi/spi_dec/spi_dec.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A37B08A
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_sig_synch' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_sig_synch_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Bachelor1/spi/spi_dec/spi_dec.srcs/sources_1/new/sig_synch.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sig_synch'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Bachelor1/spi/spi_dec/spi_dec.srcs/sim_1/new/tb_sig_synch.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_sig_synch'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
"xelab -wto 8ce7815774a742d1b5ba9a00d94f06ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sig_synch_behav xil_defaultlib.tb_sig_synch -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8ce7815774a742d1b5ba9a00d94f06ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sig_synch_behav xil_defaultlib.tb_sig_synch -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.sig_synch [sig_synch_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_sig_synch
Built simulation snapshot tb_sig_synch_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2596.160 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_sig_synch_behav -key {Behavioral:sim_1:Functional:tb_sig_synch} -tclbatch {tb_sig_synch.tcl} -view {C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg
source tb_sig_synch.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_sig_synch_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 2596.160 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_sig_synch' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_sig_synch_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Bachelor1/spi/spi_dec/spi_dec.srcs/sim_1/new/tb_sig_synch.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_sig_synch'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
"xelab -wto 8ce7815774a742d1b5ba9a00d94f06ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sig_synch_behav xil_defaultlib.tb_sig_synch -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8ce7815774a742d1b5ba9a00d94f06ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sig_synch_behav xil_defaultlib.tb_sig_synch -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.sig_synch [sig_synch_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_sig_synch
Built simulation snapshot tb_sig_synch_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_sig_synch_behav -key {Behavioral:sim_1:Functional:tb_sig_synch} -tclbatch {tb_sig_synch.tcl} -view {C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg
source tb_sig_synch.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2596.160 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_sig_synch_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2596.160 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
save_wave_config {C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_sig_synch' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_sig_synch_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Bachelor1/spi/spi_dec/spi_dec.srcs/sim_1/new/tb_sig_synch.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_sig_synch'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
"xelab -wto 8ce7815774a742d1b5ba9a00d94f06ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sig_synch_behav xil_defaultlib.tb_sig_synch -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8ce7815774a742d1b5ba9a00d94f06ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sig_synch_behav xil_defaultlib.tb_sig_synch -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.sig_synch [sig_synch_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_sig_synch
Built simulation snapshot tb_sig_synch_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_sig_synch_behav -key {Behavioral:sim_1:Functional:tb_sig_synch} -tclbatch {tb_sig_synch.tcl} -view {C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg
source tb_sig_synch.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_sig_synch_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2596.160 ; gain = 0.000
save_wave_config {C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_sig_synch' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_sig_synch_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Bachelor1/spi/spi_dec/spi_dec.srcs/sim_1/new/tb_sig_synch.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_sig_synch'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
"xelab -wto 8ce7815774a742d1b5ba9a00d94f06ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sig_synch_behav xil_defaultlib.tb_sig_synch -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8ce7815774a742d1b5ba9a00d94f06ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sig_synch_behav xil_defaultlib.tb_sig_synch -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.sig_synch [sig_synch_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_sig_synch
Built simulation snapshot tb_sig_synch_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_sig_synch_behav -key {Behavioral:sim_1:Functional:tb_sig_synch} -tclbatch {tb_sig_synch.tcl} -view {C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg
source tb_sig_synch.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_sig_synch_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2596.160 ; gain = 0.000
save_wave_config {C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_sig_synch' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_sig_synch_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Bachelor1/spi/spi_dec/spi_dec.srcs/sim_1/new/tb_sig_synch.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_sig_synch'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
"xelab -wto 8ce7815774a742d1b5ba9a00d94f06ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sig_synch_behav xil_defaultlib.tb_sig_synch -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8ce7815774a742d1b5ba9a00d94f06ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sig_synch_behav xil_defaultlib.tb_sig_synch -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.sig_synch [sig_synch_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_sig_synch
Built simulation snapshot tb_sig_synch_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_sig_synch_behav -key {Behavioral:sim_1:Functional:tb_sig_synch} -tclbatch {tb_sig_synch.tcl} -view {C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg
source tb_sig_synch.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_sig_synch_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2596.160 ; gain = 0.000
save_wave_config {C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_sig_synch' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_sig_synch_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Bachelor1/spi/spi_dec/spi_dec.srcs/sim_1/new/tb_sig_synch.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_sig_synch'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
"xelab -wto 8ce7815774a742d1b5ba9a00d94f06ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sig_synch_behav xil_defaultlib.tb_sig_synch -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8ce7815774a742d1b5ba9a00d94f06ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sig_synch_behav xil_defaultlib.tb_sig_synch -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.sig_synch [sig_synch_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_sig_synch
Built simulation snapshot tb_sig_synch_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Bachelor1/spi/spi_dec/spi_dec.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_sig_synch_behav -key {Behavioral:sim_1:Functional:tb_sig_synch} -tclbatch {tb_sig_synch.tcl} -view {C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg
source tb_sig_synch.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_sig_synch_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2658.223 ; gain = 0.750
save_wave_config {C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg}
save_wave_config {C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Mar 21 20:02:53 2021...
