
*** Running vivado
    with args -log au_top_0.vdi -applog -m64 -messageDb vivado.pb -mode batch -source au_top_0.tcl -notrace


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 54 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Finished Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Parsing XDC File [G:/My Drive/Alchitry/io-counter/work/constraint/io-counter.xdc]
Finished Parsing XDC File [G:/My Drive/Alchitry/io-counter/work/constraint/io-counter.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 483.836 ; gain = 4.441
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 224205339

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 224205339

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 955.434 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: 224205339

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.140 . Memory (MB): peak = 955.434 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 130 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 2278a16f4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.257 . Memory (MB): peak = 955.434 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 955.434 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 2278a16f4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.273 . Memory (MB): peak = 955.434 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2278a16f4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 955.434 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 955.434 ; gain = 476.039
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.373 . Memory (MB): peak = 955.434 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file G:/My Drive/Alchitry/io-counter/work/vivado/io-counter/io-counter.runs/impl_1/au_top_0_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 955.434 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 955.434 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 ParallelPlaceIOClockAndInitTop

Phase 1.1.1.1 Pre-Place Cells
Phase 1.1.1.1 Pre-Place Cells | Checksum: 6e4b98fa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 955.434 ; gain = 0.000

Phase 1.1.1.2 Constructing HAPIClkRuleMgr
Phase 1.1.1.2 Constructing HAPIClkRuleMgr | Checksum: 6e4b98fa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 955.434 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.1.3 IO and Clk Clean Up

Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr
Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr | Checksum: 6e4b98fa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.738 . Memory (MB): peak = 971.313 ; gain = 15.879
Phase 1.1.1.3 IO and Clk Clean Up | Checksum: 6e4b98fa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.755 . Memory (MB): peak = 971.313 ; gain = 15.879

Phase 1.1.1.4 Implementation Feasibility check On IDelay
Phase 1.1.1.4 Implementation Feasibility check On IDelay | Checksum: 6e4b98fa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.763 . Memory (MB): peak = 971.313 ; gain = 15.879

Phase 1.1.1.5 Commit IO Placement
Phase 1.1.1.5 Commit IO Placement | Checksum: e853d03d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.765 . Memory (MB): peak = 971.313 ; gain = 15.879
Phase 1.1.1 ParallelPlaceIOClockAndInitTop | Checksum: e853d03d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.768 . Memory (MB): peak = 971.313 ; gain = 15.879
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10b142c95

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.771 . Memory (MB): peak = 971.313 ; gain = 15.879

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Make Others
Phase 1.2.1.1 Make Others | Checksum: 125a0c84d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.853 . Memory (MB): peak = 971.313 ; gain = 15.879

Phase 1.2.1.2 Init Lut Pin Assignment
Phase 1.2.1.2 Init Lut Pin Assignment | Checksum: 125a0c84d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.872 . Memory (MB): peak = 971.313 ; gain = 15.879
Phase 1.2.1 Place Init Design | Checksum: 203522dfd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 971.313 ; gain = 15.879
Phase 1.2 Build Placer Netlist Model | Checksum: 203522dfd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 971.313 ; gain = 15.879

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 203522dfd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 971.313 ; gain = 15.879
Phase 1 Placer Initialization | Checksum: 203522dfd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 971.313 ; gain = 15.879

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 14ca6408e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 971.313 ; gain = 15.879

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 14ca6408e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 971.313 ; gain = 15.879

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 109cc9ba7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 971.313 ; gain = 15.879

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: e6545912

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 971.313 ; gain = 15.879

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: e6545912

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 971.313 ; gain = 15.879

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 14ce5c453

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 971.313 ; gain = 15.879

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 13a38f237

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 971.313 ; gain = 15.879

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1942c7df9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 971.313 ; gain = 15.879

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: c73c9a6f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 971.313 ; gain = 15.879

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: c73c9a6f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 971.313 ; gain = 15.879

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 13aff4018

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 971.313 ; gain = 15.879
Phase 3 Detail Placement | Checksum: 13aff4018

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 971.313 ; gain = 15.879

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: 1a0384e8a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 971.313 ; gain = 15.879

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.865. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: 188c40c77

Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 971.313 ; gain = 15.879
Phase 4.1 Post Commit Optimization | Checksum: 188c40c77

Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 971.313 ; gain = 15.879

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 188c40c77

Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 971.313 ; gain = 15.879

Phase 4.3 Uram Pipeline Register Optimization
Phase 4.3 Uram Pipeline Register Optimization | Checksum: 188c40c77

Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 971.313 ; gain = 15.879

Phase 4.4 Post Placement Cleanup
Phase 4.4 Post Placement Cleanup | Checksum: 188c40c77

Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 971.313 ; gain = 15.879

Phase 4.5 Placer Reporting
Phase 4.5 Placer Reporting | Checksum: 188c40c77

Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 971.313 ; gain = 15.879

Phase 4.6 Final Placement Cleanup
Phase 4.6 Final Placement Cleanup | Checksum: bd2edfca

Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 971.313 ; gain = 15.879
Phase 4 Post Placement Optimization and Clean-Up | Checksum: bd2edfca

Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 971.313 ; gain = 15.879
Ending Placer Task | Checksum: 9d23417a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 971.313 ; gain = 15.879
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 971.313 ; gain = 15.879
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.373 . Memory (MB): peak = 971.313 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 971.313 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.083 . Memory (MB): peak = 971.313 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 971.313 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 90089419 ConstDB: 0 ShapeSum: d1aad61 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: fc688adf

Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1074.395 ; gain = 103.082

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: fc688adf

Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1074.395 ; gain = 103.082

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: fc688adf

Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1074.395 ; gain = 103.082

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: fc688adf

Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1074.395 ; gain = 103.082
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1550acab9

Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1074.395 ; gain = 103.082
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.687 | TNS=-1.643 | WHS=-0.115 | THS=-0.960 |

Phase 2 Router Initialization | Checksum: 10fd70a05

Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1074.395 ; gain = 103.082

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 24109b419

Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1074.395 ; gain = 103.082

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 331
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: c6f81b55

Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1074.395 ; gain = 103.082
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.177 | TNS=-3.439 | WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 1c0c8cd67

Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1074.395 ; gain = 103.082

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 159f5d3e3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1074.395 ; gain = 103.082
Phase 4.1.2 GlobIterForTiming | Checksum: 178749f64

Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1074.395 ; gain = 103.082
Phase 4.1 Global Iteration 0 | Checksum: 178749f64

Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1074.395 ; gain = 103.082

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 109
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 8c65d66e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1074.395 ; gain = 103.082
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.955 | TNS=-2.677 | WHS=N/A    | THS=N/A    |


Phase 4.2.2 GlobIterForTiming

Phase 4.2.2.1 Update Timing
Phase 4.2.2.1 Update Timing | Checksum: 22c1d80d0

Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1074.395 ; gain = 103.082

Phase 4.2.2.2 Fast Budgeting
Phase 4.2.2.2 Fast Budgeting | Checksum: 203548adc

Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1074.395 ; gain = 103.082
Phase 4.2.2 GlobIterForTiming | Checksum: 1cf47a2e7

Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1074.395 ; gain = 103.082
Phase 4.2 Global Iteration 1 | Checksum: 1cf47a2e7

Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1074.395 ; gain = 103.082

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 98
 Number of Nodes with overlaps = 59
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: 1bf9ccf65

Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1074.395 ; gain = 103.082
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.049 | TNS=-2.953 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 912bd1cc

Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1074.395 ; gain = 103.082
Phase 4 Rip-up And Reroute | Checksum: 912bd1cc

Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1074.395 ; gain = 103.082

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: d770b1b5

Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1074.395 ; gain = 103.082
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.862 | TNS=-2.333 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 20b906b0a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1074.395 ; gain = 103.082

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 20b906b0a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1074.395 ; gain = 103.082
Phase 5 Delay and Skew Optimization | Checksum: 20b906b0a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1074.395 ; gain = 103.082

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d428f5a4

Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1074.395 ; gain = 103.082
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.862 | TNS=-2.299 | WHS=0.148  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1d428f5a4

Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1074.395 ; gain = 103.082
Phase 6 Post Hold Fix | Checksum: 1d428f5a4

Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1074.395 ; gain = 103.082

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.288288 %
  Global Horizontal Routing Utilization  = 0.283967 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 36.9369%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 47.7477%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 39.7059%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 41.1765%, No Congested Regions.
Phase 7 Route finalize | Checksum: 17b01bef1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1074.395 ; gain = 103.082

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 17b01bef1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1074.395 ; gain = 103.082

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: af9b7881

Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1074.395 ; gain = 103.082

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.862 | TNS=-2.299 | WHS=0.148  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: af9b7881

Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1074.395 ; gain = 103.082
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1074.395 ; gain = 103.082

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1074.395 ; gain = 103.082
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.344 . Memory (MB): peak = 1074.395 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file G:/My Drive/Alchitry/io-counter/work/vivado/io-counter/io-counter.runs/impl_1/au_top_0_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 14189760 bits.
Writing bitstream ./au_top_0.bit...
Writing bitstream ./au_top_0.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
The system cannot find the file specified.
The system cannot find the file specified.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1408.355 ; gain = 330.227
INFO: [Vivado_Tcl 4-395] Unable to parse hwdef file au_top_0.hwdef
INFO: [Common 17-206] Exiting Vivado at Wed Jan 10 11:36:30 2024...
