[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  11293       tick       3270904       1426051       1376868       3270904 
      2  11293       tick       5281839       2413093       2396967       5281839 
      3  11293       tick       5264498       2406352       2383697       5264498 
      4  11293       tick       5267761       2408240       2390056       5267761 
      5  11293       tick       5258509       2405079       2389628       5258509 
      6  11293       tick       5216663       2384171       2364462       5216663 
      7  11293       tick       5309604       2426733       2407403       5309604 
      8  11293       tick       5267351       2407781       2387283       5267351 
      9  11293       tick       5268815       2408174       2388375       5268815 
     10  11293       tick       5275654       2408714       2390315       5275654 
     11  11293       tick       5265430       2406899       2387888       5265430 
     12  11293       tick       5263029       2406879       2391381       5263029 
     13  11293       tick       5271053       2408130       2389214       5271053 
     14  11293       tick       5273204       2409841       2390132       5273204 
     15  11293       tick       5261168       2403209       2384392       5261168 
     16  11293       tick       5272928       2408199       2387836       5272928 
     17  11293       tick       5264115       2404848       2387162       5264115 
     18  11293       tick       5269353       2407388       2387691       5269353 
     19  11293       tick       5269414       2406488       2384987       5269414 
     20  11293       exit        735011        334784        328844        735011 
