<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file xfr403410_a.ncd.
Design name: CopyVideoTop
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE3-70E
Package:     FPBGA672
Performance: 8
Loading device for application trce from file 'ep5c97x146.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.65.
Performance Hardware Data Status:   Final          Version 35.22.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.2.446</big></U></B>
Thu Dec 17 15:59:22 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 8 -sphld m -o Xfr403410_A.twr -gui Xfr403410_A.ncd Xfr403410_A.prf 
Design file:     xfr403410_a.ncd
Preference file: xfr403410_a.prf
Device,speed:    LFE3-70E,8
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "PinClk125_c" 125.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_0_1' Target='right'>FREQUENCY NET "Clk50" 50.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   68.371MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_2' Target='right'>FREQUENCY PORT "PinClk125" 125.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.
Report:  862.069MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_3' Target='right'>FREQUENCY PORT "PinClk403" 150.000000 MHz (0 errors)</A></LI>            9 items scored, 0 timing errors detected.
Report:  500.000MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK INTERCLOCKDOMAIN PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "PinClk125_c" 125.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1"></A>Preference: FREQUENCY NET "Clk50" 50.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 2.687ns (weighted slack = 5.374ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uForth/cpu1/i[17]  (from Clk50 +)
   Destination:    DP16KC     Port           uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_1_6(ASIC)  (to Clk50 -)

   Delay:               7.498ns  (14.7% logic, 85.3% route), 6 logic levels.

 Constraint Details:

      7.498ns physical path delay uForth/cpu1/SLICE_449 to uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_1_6 meets
     10.000ns delay constraint less
     -0.114ns skew and
     -0.071ns ADDR_SET requirement (totaling 10.185ns) by 2.687ns

 Physical Path Details:

      Data path uForth/cpu1/SLICE_449 to uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_1_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R49C119C.CLK to    R49C119C.Q1 uForth/cpu1/SLICE_449 (from Clk50)
ROUTE         2     0.716    R49C119C.Q1 to    R51C113C.D0 uForth/cpu1/i[17]
CTOF_DEL    ---     0.147    R51C113C.D0 to    R51C113C.F0 uForth/cpu1/SLICE_1298
ROUTE         1     0.535    R51C113C.F0 to    R53C113B.C0 uForth/cpu1/N_920
CTOOFX_DEL  ---     0.273    R53C113B.C0 to  R53C113B.OFX0 uForth/cpu1/code_5[5]/SLICE_777
ROUTE        21     0.673  R53C113B.OFX0 to    R51C112B.D0 uForth/cpu1/code[5]
CTOF_DEL    ---     0.147    R51C112B.D0 to    R51C112B.F0 uForth/cpu1/SLICE_810
ROUTE         4     0.664    R51C112B.F0 to    R50C113B.C1 uForth/cpu1/addr_sel_1_0dflt_sx
CTOF_DEL    ---     0.147    R50C113B.C1 to    R50C113B.F1 SLICE_847
ROUTE        22     1.219    R50C113B.F1 to    R58C117D.D0 uForth.cpu1.decode.addr_sel_1
CTOF_DEL    ---     0.147    R58C117D.D0 to    R58C117D.F0 uForth/cpu1/SLICE_1263
ROUTE         8     2.587    R58C117D.F0 to *R43C113.ADA11 uForth/cpu_addr_o[9] (to Clk50)
                  --------
                    7.498   (14.7% logic, 85.3% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uForth/cpu1/SLICE_449:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       424     1.214 *L_R79C5.CLKOP to   R49C119C.CLK Clk50
                  --------
                    1.214   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_1_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       424     1.328 *L_R79C5.CLKOP to *_R43C113.CLKA Clk50
                  --------
                    1.328   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.695ns (weighted slack = 5.390ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uForth/cpu1/i[17]  (from Clk50 +)
   Destination:    DP16KC     Port           uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_1_6(ASIC)  (to Clk50 -)

   Delay:               7.490ns  (14.7% logic, 85.3% route), 6 logic levels.

 Constraint Details:

      7.490ns physical path delay uForth/cpu1/SLICE_449 to uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_1_6 meets
     10.000ns delay constraint less
     -0.114ns skew and
     -0.071ns ADDR_SET requirement (totaling 10.185ns) by 2.695ns

 Physical Path Details:

      Data path uForth/cpu1/SLICE_449 to uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_1_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R49C119C.CLK to    R49C119C.Q1 uForth/cpu1/SLICE_449 (from Clk50)
ROUTE         2     0.716    R49C119C.Q1 to    R51C113C.D0 uForth/cpu1/i[17]
CTOF_DEL    ---     0.147    R51C113C.D0 to    R51C113C.F0 uForth/cpu1/SLICE_1298
ROUTE         1     0.535    R51C113C.F0 to    R53C113B.C0 uForth/cpu1/N_920
CTOOFX_DEL  ---     0.273    R53C113B.C0 to  R53C113B.OFX0 uForth/cpu1/code_5[5]/SLICE_777
ROUTE        21     0.673  R53C113B.OFX0 to    R51C112B.D0 uForth/cpu1/code[5]
CTOF_DEL    ---     0.147    R51C112B.D0 to    R51C112B.F0 uForth/cpu1/SLICE_810
ROUTE         4     0.664    R51C112B.F0 to    R50C113B.C1 uForth/cpu1/addr_sel_1_0dflt_sx
CTOF_DEL    ---     0.147    R50C113B.C1 to    R50C113B.F1 SLICE_847
ROUTE        22     1.219    R50C113B.F1 to    R58C117C.D0 uForth.cpu1.decode.addr_sel_1
CTOF_DEL    ---     0.147    R58C117C.D0 to    R58C117C.F0 uForth/cpu1/SLICE_1261
ROUTE         8     2.579    R58C117C.F0 to *R43C113.ADA13 uForth/cpu_addr_o[11] (to Clk50)
                  --------
                    7.490   (14.7% logic, 85.3% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uForth/cpu1/SLICE_449:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       424     1.214 *L_R79C5.CLKOP to   R49C119C.CLK Clk50
                  --------
                    1.214   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_1_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       424     1.328 *L_R79C5.CLKOP to *_R43C113.CLKA Clk50
                  --------
                    1.328   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.712ns (weighted slack = 5.424ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP16KC     Port           uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_0_7(ASIC)  (from Clk50 -)
   Destination:    FF         Data in        uForth/uart1/DatTx[2]  (to Clk50 +)

   Delay:               7.040ns  (47.6% logic, 52.4% route), 4 logic levels.

 Constraint Details:

      7.040ns physical path delay uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_0_7 to uForth/uart1/SLICE_556 meets
     10.000ns delay constraint less
      0.114ns skew and
      0.134ns M_SET requirement (totaling 9.752ns) by 2.712ns

 Physical Path Details:

      Data path uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_0_7 to uForth/uart1/SLICE_556:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     2.784 *_R61C113.CLKA to *_R61C113.DOA2 uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_0_7 (from Clk50)
ROUTE         1     1.132 *_R61C113.DOA2 to    R44C113A.D1 uForth/memory_data_o[2]
CTOF_DEL    ---     0.147    R44C113A.D1 to    R44C113A.F1 uForth/SLICE_1087
ROUTE         1     0.745    R44C113A.F1 to    R45C114C.D0 uForth/un1_cpu_data_o_m0[2]
CTOOFX_DEL  ---     0.273    R45C114C.D0 to  R45C114C.OFX0 SLICE_340
ROUTE         7     0.911  R45C114C.OFX0 to    R50C113A.C0 un1_cpu_data_o[2]
CTOF_DEL    ---     0.147    R50C113A.C0 to    R50C113A.F0 uForth/SLICE_442
ROUTE         3     0.901    R50C113A.F0 to    R47C111B.M0 uForth/system_data_o[2] (to Clk50)
                  --------
                    7.040   (47.6% logic, 52.4% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_0_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       424     1.328 *L_R79C5.CLKOP to *_R61C113.CLKA Clk50
                  --------
                    1.328   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uForth/uart1/SLICE_556:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       424     1.214 *L_R79C5.CLKOP to   R47C111B.CLK Clk50
                  --------
                    1.214   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.723ns (weighted slack = 5.446ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uForth/cpu1/i[29]  (from Clk50 +)
   Destination:    DP16KC     Port           uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_1_6(ASIC)  (to Clk50 -)

   Delay:               7.462ns  (14.8% logic, 85.2% route), 6 logic levels.

 Constraint Details:

      7.462ns physical path delay uForth/cpu1/SLICE_455 to uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_1_6 meets
     10.000ns delay constraint less
     -0.114ns skew and
     -0.071ns ADDR_SET requirement (totaling 10.185ns) by 2.723ns

 Physical Path Details:

      Data path uForth/cpu1/SLICE_455 to uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_1_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R51C119B.CLK to    R51C119B.Q1 uForth/cpu1/SLICE_455 (from Clk50)
ROUTE         1     0.680    R51C119B.Q1 to    R51C113C.C0 uForth/cpu1/i[29]
CTOF_DEL    ---     0.147    R51C113C.C0 to    R51C113C.F0 uForth/cpu1/SLICE_1298
ROUTE         1     0.535    R51C113C.F0 to    R53C113B.C0 uForth/cpu1/N_920
CTOOFX_DEL  ---     0.273    R53C113B.C0 to  R53C113B.OFX0 uForth/cpu1/code_5[5]/SLICE_777
ROUTE        21     0.673  R53C113B.OFX0 to    R51C112B.D0 uForth/cpu1/code[5]
CTOF_DEL    ---     0.147    R51C112B.D0 to    R51C112B.F0 uForth/cpu1/SLICE_810
ROUTE         4     0.664    R51C112B.F0 to    R50C113B.C1 uForth/cpu1/addr_sel_1_0dflt_sx
CTOF_DEL    ---     0.147    R50C113B.C1 to    R50C113B.F1 SLICE_847
ROUTE        22     1.219    R50C113B.F1 to    R58C117D.D0 uForth.cpu1.decode.addr_sel_1
CTOF_DEL    ---     0.147    R58C117D.D0 to    R58C117D.F0 uForth/cpu1/SLICE_1263
ROUTE         8     2.587    R58C117D.F0 to *R43C113.ADA11 uForth/cpu_addr_o[9] (to Clk50)
                  --------
                    7.462   (14.8% logic, 85.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uForth/cpu1/SLICE_455:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       424     1.214 *L_R79C5.CLKOP to   R51C119B.CLK Clk50
                  --------
                    1.214   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_1_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       424     1.328 *L_R79C5.CLKOP to *_R43C113.CLKA Clk50
                  --------
                    1.328   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.724ns (weighted slack = 5.448ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uForth/cpu1/slot[1]  (from Clk50 +)
   Destination:    DP16KC     Port           uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_6_1(ASIC)  (to Clk50 -)

   Delay:               7.497ns  (17.0% logic, 83.0% route), 8 logic levels.

 Constraint Details:

      7.497ns physical path delay uForth/cpu1/SLICE_521 to uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_6_1 meets
     10.000ns delay constraint less
     -0.114ns skew and
     -0.107ns WE_SET requirement (totaling 10.221ns) by 2.724ns

 Physical Path Details:

      Data path uForth/cpu1/SLICE_521 to uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_6_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R51C112C.CLK to    R51C112C.Q1 uForth/cpu1/SLICE_521 (from Clk50)
ROUTE        13     0.875    R51C112C.Q1 to    R53C114D.B1 uForth/cpu1/slot[1]
CTOF_DEL    ---     0.147    R53C114D.B1 to    R53C114D.F1 uForth/cpu1/SLICE_804
ROUTE         1     0.360    R53C114D.F1 to    R53C114D.A0 uForth/cpu1/N_917
CTOF_DEL    ---     0.147    R53C114D.A0 to    R53C114D.F0 uForth/cpu1/SLICE_804
ROUTE         2     0.279    R53C114D.F0 to    R53C114A.C1 uForth/cpu1/N_923
CTOF_DEL    ---     0.147    R53C114A.C1 to    R53C114A.F1 uForth/cpu1/SLICE_802
ROUTE        60     0.828    R53C114A.F1 to    R54C117B.B0 uForth/cpu1/code[2]
CTOF_DEL    ---     0.147    R54C117B.B0 to    R54C117B.F0 uForth/cpu1/SLICE_1048
ROUTE         2     0.613    R54C117B.F0 to    R51C116D.D0 uForth/cpu1/a_4_sqmuxa_0_1
CTOF_DEL    ---     0.147    R51C116D.D0 to    R51C116D.F0 uForth/cpu1/SLICE_798
ROUTE         1     0.272    R51C116D.F0 to    R51C116D.C1 uForth/cpu1/pload22
CTOF_DEL    ---     0.147    R51C116D.C1 to    R51C116D.F1 uForth/cpu1/SLICE_798
ROUTE        29     1.047    R51C116D.F1 to    R48C113C.B0 uForth.cpu_m_write
CTOF_DEL    ---     0.147    R48C113C.B0 to    R48C113C.F0 uForth/SLICE_1015
ROUTE         8     1.951    R48C113C.F0 to *R_R61C119.WEA uForth/memory_we (to Clk50)
                  --------
                    7.497   (17.0% logic, 83.0% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uForth/cpu1/SLICE_521:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       424     1.214 *L_R79C5.CLKOP to   R51C112C.CLK Clk50
                  --------
                    1.214   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_6_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       424     1.328 *L_R79C5.CLKOP to *_R61C119.CLKA Clk50
                  --------
                    1.328   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.725ns (weighted slack = 5.450ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uForth/cpu1/slot[1]  (from Clk50 +)
   Destination:    DP16KC     Port           uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_6_1(ASIC)  (to Clk50 -)

   Delay:               7.496ns  (17.0% logic, 83.0% route), 8 logic levels.

 Constraint Details:

      7.496ns physical path delay uForth/cpu1/SLICE_521 to uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_6_1 meets
     10.000ns delay constraint less
     -0.114ns skew and
     -0.107ns WE_SET requirement (totaling 10.221ns) by 2.725ns

 Physical Path Details:

      Data path uForth/cpu1/SLICE_521 to uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_6_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R51C112C.CLK to    R51C112C.Q1 uForth/cpu1/SLICE_521 (from Clk50)
ROUTE        13     0.604    R51C112C.Q1 to    R51C114C.A1 uForth/cpu1/slot[1]
CTOF_DEL    ---     0.147    R51C114C.A1 to    R51C114C.F1 uForth/cpu1/SLICE_803
ROUTE         1     0.529    R51C114C.F1 to    R51C114C.B0 uForth/cpu1/N_918
CTOF_DEL    ---     0.147    R51C114C.B0 to    R51C114C.F0 uForth/cpu1/SLICE_803
ROUTE         2     0.555    R51C114C.F0 to    R51C113A.A1 uForth/cpu1/N_924
CTOF_DEL    ---     0.147    R51C113A.A1 to    R51C113A.F1 uForth/cpu1/SLICE_800
ROUTE        27     1.000    R51C113A.F1 to    R49C114D.A0 uForth/cpu1/code[3]
CTOF_DEL    ---     0.147    R49C114D.A0 to    R49C114D.F0 uForth/SLICE_994
ROUTE         4     0.570    R49C114D.F0 to    R49C115C.B1 uForth/g0_0_1
CTOF_DEL    ---     0.147    R49C115C.B1 to    R49C115C.F1 SLICE_845
ROUTE        11     0.563    R49C115C.F1 to    R48C113C.D1 uForth.cpu_addr_o[29]
CTOF_DEL    ---     0.147    R48C113C.D1 to    R48C113C.F1 uForth/SLICE_1015
ROUTE         4     0.452    R48C113C.F1 to    R48C113C.C0 uForth/un1_system_data_o_2_sn_2
CTOF_DEL    ---     0.147    R48C113C.C0 to    R48C113C.F0 uForth/SLICE_1015
ROUTE         8     1.951    R48C113C.F0 to *R_R61C119.WEA uForth/memory_we (to Clk50)
                  --------
                    7.496   (17.0% logic, 83.0% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uForth/cpu1/SLICE_521:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       424     1.214 *L_R79C5.CLKOP to   R51C112C.CLK Clk50
                  --------
                    1.214   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_6_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       424     1.328 *L_R79C5.CLKOP to *_R61C119.CLKA Clk50
                  --------
                    1.328   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.731ns (weighted slack = 5.462ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uForth/cpu1/i[29]  (from Clk50 +)
   Destination:    DP16KC     Port           uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_1_6(ASIC)  (to Clk50 -)

   Delay:               7.454ns  (14.8% logic, 85.2% route), 6 logic levels.

 Constraint Details:

      7.454ns physical path delay uForth/cpu1/SLICE_455 to uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_1_6 meets
     10.000ns delay constraint less
     -0.114ns skew and
     -0.071ns ADDR_SET requirement (totaling 10.185ns) by 2.731ns

 Physical Path Details:

      Data path uForth/cpu1/SLICE_455 to uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_1_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R51C119B.CLK to    R51C119B.Q1 uForth/cpu1/SLICE_455 (from Clk50)
ROUTE         1     0.680    R51C119B.Q1 to    R51C113C.C0 uForth/cpu1/i[29]
CTOF_DEL    ---     0.147    R51C113C.C0 to    R51C113C.F0 uForth/cpu1/SLICE_1298
ROUTE         1     0.535    R51C113C.F0 to    R53C113B.C0 uForth/cpu1/N_920
CTOOFX_DEL  ---     0.273    R53C113B.C0 to  R53C113B.OFX0 uForth/cpu1/code_5[5]/SLICE_777
ROUTE        21     0.673  R53C113B.OFX0 to    R51C112B.D0 uForth/cpu1/code[5]
CTOF_DEL    ---     0.147    R51C112B.D0 to    R51C112B.F0 uForth/cpu1/SLICE_810
ROUTE         4     0.664    R51C112B.F0 to    R50C113B.C1 uForth/cpu1/addr_sel_1_0dflt_sx
CTOF_DEL    ---     0.147    R50C113B.C1 to    R50C113B.F1 SLICE_847
ROUTE        22     1.219    R50C113B.F1 to    R58C117C.D0 uForth.cpu1.decode.addr_sel_1
CTOF_DEL    ---     0.147    R58C117C.D0 to    R58C117C.F0 uForth/cpu1/SLICE_1261
ROUTE         8     2.579    R58C117C.F0 to *R43C113.ADA13 uForth/cpu_addr_o[11] (to Clk50)
                  --------
                    7.454   (14.8% logic, 85.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uForth/cpu1/SLICE_455:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       424     1.214 *L_R79C5.CLKOP to   R51C119B.CLK Clk50
                  --------
                    1.214   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_1_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       424     1.328 *L_R79C5.CLKOP to *_R43C113.CLKA Clk50
                  --------
                    1.328   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.759ns (weighted slack = 5.518ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uForth/cpu1/i[15]  (from Clk50 +)
   Destination:    DP16KC     Port           uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_6_1(ASIC)  (to Clk50 -)

   Delay:               7.462ns  (17.0% logic, 83.0% route), 8 logic levels.

 Constraint Details:

      7.462ns physical path delay uForth/cpu1/SLICE_448 to uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_6_1 meets
     10.000ns delay constraint less
     -0.114ns skew and
     -0.107ns WE_SET requirement (totaling 10.221ns) by 2.759ns

 Physical Path Details:

      Data path uForth/cpu1/SLICE_448 to uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_6_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R51C116B.CLK to    R51C116B.Q1 uForth/cpu1/SLICE_448 (from Clk50)
ROUTE         2     0.570    R51C116B.Q1 to    R51C114C.B1 uForth/cpu1/i[15]
CTOF_DEL    ---     0.147    R51C114C.B1 to    R51C114C.F1 uForth/cpu1/SLICE_803
ROUTE         1     0.529    R51C114C.F1 to    R51C114C.B0 uForth/cpu1/N_918
CTOF_DEL    ---     0.147    R51C114C.B0 to    R51C114C.F0 uForth/cpu1/SLICE_803
ROUTE         2     0.555    R51C114C.F0 to    R51C113A.A1 uForth/cpu1/N_924
CTOF_DEL    ---     0.147    R51C113A.A1 to    R51C113A.F1 uForth/cpu1/SLICE_800
ROUTE        27     1.000    R51C113A.F1 to    R49C114D.A0 uForth/cpu1/code[3]
CTOF_DEL    ---     0.147    R49C114D.A0 to    R49C114D.F0 uForth/SLICE_994
ROUTE         4     0.570    R49C114D.F0 to    R49C115C.B1 uForth/g0_0_1
CTOF_DEL    ---     0.147    R49C115C.B1 to    R49C115C.F1 SLICE_845
ROUTE        11     0.563    R49C115C.F1 to    R48C113C.D1 uForth.cpu_addr_o[29]
CTOF_DEL    ---     0.147    R48C113C.D1 to    R48C113C.F1 uForth/SLICE_1015
ROUTE         4     0.452    R48C113C.F1 to    R48C113C.C0 uForth/un1_system_data_o_2_sn_2
CTOF_DEL    ---     0.147    R48C113C.C0 to    R48C113C.F0 uForth/SLICE_1015
ROUTE         8     1.951    R48C113C.F0 to *R_R61C119.WEA uForth/memory_we (to Clk50)
                  --------
                    7.462   (17.0% logic, 83.0% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uForth/cpu1/SLICE_448:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       424     1.214 *L_R79C5.CLKOP to   R51C116B.CLK Clk50
                  --------
                    1.214   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_6_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       424     1.328 *L_R79C5.CLKOP to *_R61C119.CLKA Clk50
                  --------
                    1.328   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.789ns (weighted slack = 5.578ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP16KC     Port           uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_0_7(ASIC)  (from Clk50 -)
   Destination:    FF         Data in        uForth/cpu1/t[2]  (to Clk50 +)

   Delay:               7.036ns  (49.7% logic, 50.3% route), 5 logic levels.

 Constraint Details:

      7.036ns physical path delay uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_0_7 to uForth/cpu1/SLICE_530 meets
     10.000ns delay constraint less
      0.114ns skew and
      0.061ns DIN_SET requirement (totaling 9.825ns) by 2.789ns

 Physical Path Details:

      Data path uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_0_7 to uForth/cpu1/SLICE_530:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     2.784 *_R61C113.CLKA to *_R61C113.DOA2 uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_0_7 (from Clk50)
ROUTE         1     1.132 *_R61C113.DOA2 to    R44C113A.D1 uForth/memory_data_o[2]
CTOF_DEL    ---     0.147    R44C113A.D1 to    R44C113A.F1 uForth/SLICE_1087
ROUTE         1     0.745    R44C113A.F1 to    R45C114C.D0 uForth/un1_cpu_data_o_m0[2]
CTOOFX_DEL  ---     0.273    R45C114C.D0 to  R45C114C.OFX0 SLICE_340
ROUTE         7     0.911  R45C114C.OFX0 to    R50C113A.C0 un1_cpu_data_o[2]
CTOF_DEL    ---     0.147    R50C113A.C0 to    R50C113A.F0 uForth/SLICE_442
ROUTE         3     0.750    R50C113A.F0 to    R51C117A.D0 uForth/system_data_o[2]
CTOF_DEL    ---     0.147    R51C117A.D0 to    R51C117A.F0 uForth/cpu1/SLICE_530
ROUTE         1     0.000    R51C117A.F0 to   R51C117A.DI0 uForth/cpu1/t_in[2] (to Clk50)
                  --------
                    7.036   (49.7% logic, 50.3% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_0_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       424     1.328 *L_R79C5.CLKOP to *_R61C113.CLKA Clk50
                  --------
                    1.328   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uForth/cpu1/SLICE_530:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       424     1.214 *L_R79C5.CLKOP to   R51C117A.CLK Clk50
                  --------
                    1.214   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.799ns (weighted slack = 5.598ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uForth/cpu1/slot[1]  (from Clk50 +)
   Destination:    DP16KC     Port           uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_1_6(ASIC)  (to Clk50 -)

   Delay:               7.386ns  (14.9% logic, 85.1% route), 6 logic levels.

 Constraint Details:

      7.386ns physical path delay uForth/cpu1/SLICE_521 to uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_1_6 meets
     10.000ns delay constraint less
     -0.114ns skew and
     -0.071ns ADDR_SET requirement (totaling 10.185ns) by 2.799ns

 Physical Path Details:

      Data path uForth/cpu1/SLICE_521 to uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_1_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R51C112C.CLK to    R51C112C.Q1 uForth/cpu1/SLICE_521 (from Clk50)
ROUTE        13     0.604    R51C112C.Q1 to    R51C113C.A0 uForth/cpu1/slot[1]
CTOF_DEL    ---     0.147    R51C113C.A0 to    R51C113C.F0 uForth/cpu1/SLICE_1298
ROUTE         1     0.535    R51C113C.F0 to    R53C113B.C0 uForth/cpu1/N_920
CTOOFX_DEL  ---     0.273    R53C113B.C0 to  R53C113B.OFX0 uForth/cpu1/code_5[5]/SLICE_777
ROUTE        21     0.673  R53C113B.OFX0 to    R51C112B.D0 uForth/cpu1/code[5]
CTOF_DEL    ---     0.147    R51C112B.D0 to    R51C112B.F0 uForth/cpu1/SLICE_810
ROUTE         4     0.664    R51C112B.F0 to    R50C113B.C1 uForth/cpu1/addr_sel_1_0dflt_sx
CTOF_DEL    ---     0.147    R50C113B.C1 to    R50C113B.F1 SLICE_847
ROUTE        22     1.219    R50C113B.F1 to    R58C117D.D0 uForth.cpu1.decode.addr_sel_1
CTOF_DEL    ---     0.147    R58C117D.D0 to    R58C117D.F0 uForth/cpu1/SLICE_1263
ROUTE         8     2.587    R58C117D.F0 to *R43C113.ADA11 uForth/cpu_addr_o[9] (to Clk50)
                  --------
                    7.386   (14.9% logic, 85.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uForth/cpu1/SLICE_521:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       424     1.214 *L_R79C5.CLKOP to   R51C112C.CLK Clk50
                  --------
                    1.214   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_1_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       424     1.328 *L_R79C5.CLKOP to *_R43C113.CLKA Clk50
                  --------
                    1.328   (0.0% logic, 100.0% route), 0 logic levels.

Report:   68.371MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_2"></A>Preference: FREQUENCY PORT "PinClk125" 125.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 6.840ns
         The internal maximum frequency of the following component is 862.069 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    SLICE      WCK            uFifoRxRaw/fifo_pfu_0_0.1

   Delay:               1.160ns -- based on Minimum Pulse Width

Report:  862.069MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_3"></A>Preference: FREQUENCY PORT "PinClk403" 150.000000 MHz ;
            9 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 4.667ns
         The internal maximum frequency of the following component is 500.000 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    FSLICE     CLK            SLICE_332

   Delay:               2.000ns -- based on Minimum Pulse Width


Passed: The following path meets requirements by 5.539ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              HSync403_0io  (from PinClk403_c +)
   Destination:    FF         Data in        HSync410  (to PinClk403_c +)

   Delay:               0.880ns  (17.6% logic, 82.4% route), 1 logic levels.

 Constraint Details:

      0.880ns physical path delay PinHSync403_MGIOL to SLICE_335 meets
      6.667ns delay constraint less
      0.114ns skew and
      0.134ns M_SET requirement (totaling 6.419ns) by 5.539ns

 Physical Path Details:

      Data path PinHSync403_MGIOL to SLICE_335:

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     0.155  IOL_L43ED.CLK to  IOL_L43ED.INB PinHSync403_MGIOL (from PinClk403_c)
ROUTE         1     0.725  IOL_L43ED.INB to      R44C2C.M0 HSync403 (to PinClk403_c)
                  --------
                    0.880   (17.6% logic, 82.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PinClk403 to PinHSync403_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.217      C14.PADDI to  IOL_L43ED.CLK PinClk403_c
                  --------
                    1.217   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PinClk403 to SLICE_335:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.103      C14.PADDI to     R44C2C.CLK PinClk403_c
                  --------
                    1.103   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.566ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              De403_0io  (from PinClk403_c +)
   Destination:    FF         Data in        De410  (to PinClk403_c +)

   Delay:               0.937ns  (16.5% logic, 83.5% route), 1 logic levels.

 Constraint Details:

      0.937ns physical path delay PinDe403_MGIOL to SLICE_332 meets
      6.667ns delay constraint less
      0.030ns skew and
      0.134ns M_SET requirement (totaling 6.503ns) by 5.566ns

 Physical Path Details:

      Data path PinDe403_MGIOL to SLICE_332:

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     0.155  IOL_T107B.CLK to  IOL_T107B.INB PinDe403_MGIOL (from PinClk403_c)
ROUTE         1     0.782  IOL_T107B.INB to     R2C106C.M0 De403 (to PinClk403_c)
                  --------
                    0.937   (16.5% logic, 83.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PinClk403 to PinDe403_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.137      C14.PADDI to  IOL_T107B.CLK PinClk403_c
                  --------
                    1.137   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PinClk403 to SLICE_332:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.107      C14.PADDI to    R2C106C.CLK PinClk403_c
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.658ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PinDat410_1_CF1[0]  (from PinClk403_c +)
   Destination:    FF         Data in        PinDat410_1_CF1[1]  (to PinClk403_c +)

   Delay:               0.948ns  (41.1% logic, 58.9% route), 2 logic levels.

 Constraint Details:

      0.948ns physical path delay SLICE_409 to SLICE_409 meets
      6.667ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 6.606ns) by 5.658ns

 Physical Path Details:

      Data path SLICE_409 to SLICE_409:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R44C144B.CLK to    R44C144B.Q0 SLICE_409 (from PinClk403_c)
ROUTE         8     0.545    R44C144B.Q0 to    R44C144B.B1 tmp1[0]
CTOF_DEL    ---     0.147    R44C144B.B1 to    R44C144B.F1 SLICE_409
ROUTE        25     0.013    R44C144B.F1 to   R44C144B.DI1 tmp2[1] (to PinClk403_c)
                  --------
                    0.948   (41.1% logic, 58.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PinClk403 to SLICE_409:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.103      C14.PADDI to   R44C144B.CLK PinClk403_c
                  --------
                    1.103   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PinClk403 to SLICE_409:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.103      C14.PADDI to   R44C144B.CLK PinClk403_c
                  --------
                    1.103   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.743ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              VSync403_0io  (from PinClk403_c +)
   Destination:    FF         Data in        VSync410  (to PinClk403_c +)

   Delay:               0.760ns  (20.4% logic, 79.6% route), 1 logic levels.

 Constraint Details:

      0.760ns physical path delay PinVSync403_MGIOL to SLICE_407 meets
      6.667ns delay constraint less
      0.030ns skew and
      0.134ns M_SET requirement (totaling 6.503ns) by 5.743ns

 Physical Path Details:

      Data path PinVSync403_MGIOL to SLICE_407:

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     0.155   IOL_L29A.CLK to   IOL_L29A.INB PinVSync403_MGIOL (from PinClk403_c)
ROUTE         1     0.605   IOL_L29A.INB to      R29C2A.M0 VSync403 (to PinClk403_c)
                  --------
                    0.760   (20.4% logic, 79.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PinClk403 to PinVSync403_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.133      C14.PADDI to   IOL_L29A.CLK PinClk403_c
                  --------
                    1.133   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PinClk403 to SLICE_407:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.103      C14.PADDI to     R29C2A.CLK PinClk403_c
                  --------
                    1.103   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.845ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              VSync410  (from PinClk403_c +)
   Destination:    FF         Data in        PinVSync410_0io  (to PinClk403_c +)

   Delay:               0.857ns  (28.4% logic, 71.6% route), 1 logic levels.

 Constraint Details:

      0.857ns physical path delay SLICE_407 to PinVSync410_MGIOL meets
      6.667ns delay constraint less
     -0.030ns skew and
     -0.005ns OPOSA_SET requirement (totaling 6.702ns) by 5.845ns

IOL_L28A attributes: FINE=FDEL0

 Physical Path Details:

      Data path SLICE_407 to PinVSync410_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243     R29C2A.CLK to      R29C2A.Q0 SLICE_407 (from PinClk403_c)
ROUTE         1     0.614      R29C2A.Q0 to IOL_L28A.OPOSA VSync410 (to PinClk403_c)
                  --------
                    0.857   (28.4% logic, 71.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PinClk403 to SLICE_407:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.103      C14.PADDI to     R29C2A.CLK PinClk403_c
                  --------
                    1.103   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PinClk403 to PinVSync410_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.133      C14.PADDI to   IOL_L28A.CLK PinClk403_c
                  --------
                    1.133   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.859ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              De410  (from PinClk403_c +)
   Destination:    FF         Data in        PinDe410_0io  (to PinClk403_c +)

   Delay:               0.843ns  (28.8% logic, 71.2% route), 1 logic levels.

 Constraint Details:

      0.843ns physical path delay SLICE_332 to PinDe410_MGIOL meets
      6.667ns delay constraint less
     -0.030ns skew and
     -0.005ns OPOSA_SET requirement (totaling 6.702ns) by 5.859ns

IOL_T106A attributes: FINE=FDEL0

 Physical Path Details:

      Data path SLICE_332 to PinDe410_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R2C106C.CLK to     R2C106C.Q0 SLICE_332 (from PinClk403_c)
ROUTE         1     0.600     R2C106C.Q0 to *L_T106A.OPOSA De410 (to PinClk403_c)
                  --------
                    0.843   (28.8% logic, 71.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PinClk403 to SLICE_332:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.107      C14.PADDI to    R2C106C.CLK PinClk403_c
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PinClk403 to PinDe410_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.137      C14.PADDI to  IOL_T106A.CLK PinClk403_c
                  --------
                    1.137   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.891ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PinDat410_1_CF1[1]  (from PinClk403_c +)
   Destination:    FF         Data in        PinDat410_1_CF1[1]  (to PinClk403_c +)

   Delay:               0.715ns  (54.5% logic, 45.5% route), 2 logic levels.

 Constraint Details:

      0.715ns physical path delay SLICE_409 to SLICE_409 meets
      6.667ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 6.606ns) by 5.891ns

 Physical Path Details:

      Data path SLICE_409 to SLICE_409:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R44C144B.CLK to    R44C144B.Q1 SLICE_409 (from PinClk403_c)
ROUTE         7     0.312    R44C144B.Q1 to    R44C144B.D1 tmp1[1]
CTOF_DEL    ---     0.147    R44C144B.D1 to    R44C144B.F1 SLICE_409
ROUTE        25     0.013    R44C144B.F1 to   R44C144B.DI1 tmp2[1] (to PinClk403_c)
                  --------
                    0.715   (54.5% logic, 45.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PinClk403 to SLICE_409:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.103      C14.PADDI to   R44C144B.CLK PinClk403_c
                  --------
                    1.103   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PinClk403 to SLICE_409:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.103      C14.PADDI to   R44C144B.CLK PinClk403_c
                  --------
                    1.103   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.044ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              HSync410  (from PinClk403_c +)
   Destination:    FF         Data in        PinHSync410_0io  (to PinClk403_c +)

   Delay:               0.658ns  (36.9% logic, 63.1% route), 1 logic levels.

 Constraint Details:

      0.658ns physical path delay SLICE_335 to PinHSync410_MGIOL meets
      6.667ns delay constraint less
     -0.030ns skew and
     -0.005ns OPOSA_SET requirement (totaling 6.702ns) by 6.044ns

IOL_L44B attributes: FINE=FDEL0

 Physical Path Details:

      Data path SLICE_335 to PinHSync410_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243     R44C2C.CLK to      R44C2C.Q0 SLICE_335 (from PinClk403_c)
ROUTE         1     0.415      R44C2C.Q0 to IOL_L44B.OPOSA HSync410 (to PinClk403_c)
                  --------
                    0.658   (36.9% logic, 63.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PinClk403 to SLICE_335:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.103      C14.PADDI to     R44C2C.CLK PinClk403_c
                  --------
                    1.103   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PinClk403 to PinHSync410_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.133      C14.PADDI to   IOL_L44B.CLK PinClk403_c
                  --------
                    1.133   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.054ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PinDat410_1_CF1[0]  (from PinClk403_c +)
   Destination:    FF         Data in        PinDat410_1_CF1[0]  (to PinClk403_c +)

   Delay:               0.552ns  (70.7% logic, 29.3% route), 2 logic levels.

 Constraint Details:

      0.552ns physical path delay SLICE_409 to SLICE_409 meets
      6.667ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 6.606ns) by 6.054ns

 Physical Path Details:

      Data path SLICE_409 to SLICE_409:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R44C144B.CLK to    R44C144B.Q0 SLICE_409 (from PinClk403_c)
ROUTE         8     0.155    R44C144B.Q0 to    R44C144B.D0 tmp1[0]
CTOF_DEL    ---     0.147    R44C144B.D0 to    R44C144B.F0 SLICE_409
ROUTE        25     0.007    R44C144B.F0 to   R44C144B.DI0 tmp1_i[0] (to PinClk403_c)
                  --------
                    0.552   (70.7% logic, 29.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PinClk403 to SLICE_409:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.103      C14.PADDI to   R44C144B.CLK PinClk403_c
                  --------
                    1.103   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PinClk403 to SLICE_409:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.103      C14.PADDI to   R44C144B.CLK PinClk403_c
                  --------
                    1.103   (0.0% logic, 100.0% route), 0 logic levels.

Report:  500.000MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "PinClk125_c" 125.000000  |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "Clk50" 50.000000 MHz ;   |   50.000 MHz|   68.371 MHz|   6  
                                        |             |             |
FREQUENCY PORT "PinClk125" 125.000000   |             |             |
MHz ;                                   |  125.000 MHz|  862.069 MHz|   0  
                                        |             |             |
FREQUENCY PORT "PinClk403" 150.000000   |             |             |
MHz ;                                   |  150.000 MHz|  500.000 MHz|   0  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

No clock domain analysis is done. To analyze clock domains, please remove the BLOCK INTERCLOCKDOMAIN PATHS preference.


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1283598 paths, 49 nets, and 9334 connections (90.94% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.2.446</big></U></B>
Thu Dec 17 15:59:23 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 8 -sphld m -o Xfr403410_A.twr -gui Xfr403410_A.ncd Xfr403410_A.prf 
Design file:     xfr403410_a.ncd
Preference file: xfr403410_a.prf
Device,speed:    LFE3-70E,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "PinClk125_c" 125.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_1' Target='right'>FREQUENCY NET "Clk50" 50.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_2' Target='right'>FREQUENCY PORT "PinClk125" 125.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_3' Target='right'>FREQUENCY PORT "PinClk403" 150.000000 MHz (0 errors)</A></LI>            9 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK INTERCLOCKDOMAIN PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "PinClk125_c" 125.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1"></A>Preference: FREQUENCY NET "Clk50" 50.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.203ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uForth/cpu1/sync.s_stackrff_28  (from Clk50 +)
   Destination:    FF         Data in        uForth/cpu1/sync.s_stackrff_28  (to Clk50 +)

   Delay:               0.192ns  (78.1% logic, 21.9% route), 2 logic levels.

 Constraint Details:

      0.192ns physical path delay uForth/cpu1/SLICE_519 to uForth/cpu1/SLICE_519 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.203ns

 Physical Path Details:

      Data path uForth/cpu1/SLICE_519 to uForth/cpu1/SLICE_519:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.094   R47C132A.CLK to    R47C132A.Q0 uForth/cpu1/SLICE_519 (from Clk50)
ROUTE         2     0.042    R47C132A.Q0 to    R47C132A.D0 uForth/cpu1/s_stackro_28
CTOF_DEL    ---     0.056    R47C132A.D0 to    R47C132A.F0 uForth/cpu1/SLICE_519
ROUTE         1     0.000    R47C132A.F0 to   R47C132A.DI0 uForth/cpu1/fb_0_0 (to Clk50)
                  --------
                    0.192   (78.1% logic, 21.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uForth/cpu1/SLICE_519:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       424     0.543 *L_R79C5.CLKOP to   R47C132A.CLK Clk50
                  --------
                    0.543   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uForth/cpu1/SLICE_519:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       424     0.543 *L_R79C5.CLKOP to   R47C132A.CLK Clk50
                  --------
                    0.543   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.203ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uForth/cpu1/sync.r_stackrff_24  (from Clk50 +)
   Destination:    FF         Data in        uForth/cpu1/sync.r_stackrff_24  (to Clk50 +)

   Delay:               0.192ns  (78.1% logic, 21.9% route), 2 logic levels.

 Constraint Details:

      0.192ns physical path delay uForth/cpu1/SLICE_499 to uForth/cpu1/SLICE_499 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.203ns

 Physical Path Details:

      Data path uForth/cpu1/SLICE_499 to uForth/cpu1/SLICE_499:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.094   R67C108B.CLK to    R67C108B.Q0 uForth/cpu1/SLICE_499 (from Clk50)
ROUTE         2     0.042    R67C108B.Q0 to    R67C108B.D0 uForth/cpu1/r_stackro_24
CTOF_DEL    ---     0.056    R67C108B.D0 to    R67C108B.F0 uForth/cpu1/SLICE_499
ROUTE         1     0.000    R67C108B.F0 to   R67C108B.DI0 uForth/cpu1/fb_0_40 (to Clk50)
                  --------
                    0.192   (78.1% logic, 21.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uForth/cpu1/SLICE_499:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       424     0.543 *L_R79C5.CLKOP to   R67C108B.CLK Clk50
                  --------
                    0.543   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uForth/cpu1/SLICE_499:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       424     0.543 *L_R79C5.CLKOP to   R67C108B.CLK Clk50
                  --------
                    0.543   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.203ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uForth/uart1/uRx/XDat[0]  (from Clk50 +)
   Destination:    FF         Data in        uForth/uart1/uRx/XDat[0]  (to Clk50 +)

   Delay:               0.192ns  (78.1% logic, 21.9% route), 2 logic levels.

 Constraint Details:

      0.192ns physical path delay uForth/uart1/uRx/SLICE_566 to uForth/uart1/uRx/SLICE_566 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.203ns

 Physical Path Details:

      Data path uForth/uart1/uRx/SLICE_566 to uForth/uart1/uRx/SLICE_566:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.094   R42C111A.CLK to    R42C111A.Q0 uForth/uart1/uRx/SLICE_566 (from Clk50)
ROUTE         2     0.042    R42C111A.Q0 to    R42C111A.D0 uForth/uart1/uRx/XDat[0]
CTOF_DEL    ---     0.056    R42C111A.D0 to    R42C111A.F0 uForth/uart1/uRx/SLICE_566
ROUTE         1     0.000    R42C111A.F0 to   R42C111A.DI0 uForth/uart1/uRx/N_279_i (to Clk50)
                  --------
                    0.192   (78.1% logic, 21.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uForth/uart1/uRx/SLICE_566:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       424     0.543 *L_R79C5.CLKOP to   R42C111A.CLK Clk50
                  --------
                    0.543   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uForth/uart1/uRx/SLICE_566:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       424     0.543 *L_R79C5.CLKOP to   R42C111A.CLK Clk50
                  --------
                    0.543   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.203ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uForth/cpu1/sync.r_stackrff_4  (from Clk50 +)
   Destination:    FF         Data in        uForth/cpu1/sync.r_stackrff_4  (to Clk50 +)

   Delay:               0.192ns  (78.1% logic, 21.9% route), 2 logic levels.

 Constraint Details:

      0.192ns physical path delay uForth/cpu1/SLICE_489 to uForth/cpu1/SLICE_489 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.203ns

 Physical Path Details:

      Data path uForth/cpu1/SLICE_489 to uForth/cpu1/SLICE_489:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.094   R65C108A.CLK to    R65C108A.Q0 uForth/cpu1/SLICE_489 (from Clk50)
ROUTE         2     0.042    R65C108A.Q0 to    R65C108A.D0 uForth/cpu1/r_stackro_4
CTOF_DEL    ---     0.056    R65C108A.D0 to    R65C108A.F0 uForth/cpu1/SLICE_489
ROUTE         1     0.000    R65C108A.F0 to   R65C108A.DI0 uForth/cpu1/fb_0_62 (to Clk50)
                  --------
                    0.192   (78.1% logic, 21.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uForth/cpu1/SLICE_489:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       424     0.543 *L_R79C5.CLKOP to   R65C108A.CLK Clk50
                  --------
                    0.543   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uForth/cpu1/SLICE_489:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       424     0.543 *L_R79C5.CLKOP to   R65C108A.CLK Clk50
                  --------
                    0.543   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.203ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uForth/cpu1/sync.s_stackrff_12  (from Clk50 +)
   Destination:    FF         Data in        uForth/cpu1/sync.s_stackrff_12  (to Clk50 +)

   Delay:               0.192ns  (78.1% logic, 21.9% route), 2 logic levels.

 Constraint Details:

      0.192ns physical path delay uForth/cpu1/SLICE_511 to uForth/cpu1/SLICE_511 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.203ns

 Physical Path Details:

      Data path uForth/cpu1/SLICE_511 to uForth/cpu1/SLICE_511:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.094   R47C133A.CLK to    R47C133A.Q0 uForth/cpu1/SLICE_511 (from Clk50)
ROUTE         2     0.042    R47C133A.Q0 to    R47C133A.D0 uForth/cpu1/s_stackro_12
CTOF_DEL    ---     0.056    R47C133A.D0 to    R47C133A.F0 uForth/cpu1/SLICE_511
ROUTE         1     0.000    R47C133A.F0 to   R47C133A.DI0 uForth/cpu1/fb_0_11 (to Clk50)
                  --------
                    0.192   (78.1% logic, 21.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uForth/cpu1/SLICE_511:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       424     0.543 *L_R79C5.CLKOP to   R47C133A.CLK Clk50
                  --------
                    0.543   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uForth/cpu1/SLICE_511:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       424     0.543 *L_R79C5.CLKOP to   R47C133A.CLK Clk50
                  --------
                    0.543   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.203ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uFifoRxRaw/FF_21  (from Clk50 +)
   Destination:    FF         Data in        uFifoRxRaw/FF_21  (to Clk50 +)

   Delay:               0.192ns  (78.1% logic, 21.9% route), 2 logic levels.

 Constraint Details:

      0.192ns physical path delay uFifoRxRaw/SLICE_333 to uFifoRxRaw/SLICE_333 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.203ns

 Physical Path Details:

      Data path uFifoRxRaw/SLICE_333 to uFifoRxRaw/SLICE_333:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.094   R45C104B.CLK to    R45C104B.Q0 uFifoRxRaw/SLICE_333 (from Clk50)
ROUTE         2     0.042    R45C104B.Q0 to    R45C104B.D0 Empty
CTOF_DEL    ---     0.056    R45C104B.D0 to    R45C104B.F0 uFifoRxRaw/SLICE_333
ROUTE         1     0.000    R45C104B.F0 to   R45C104B.DI0 uFifoRxRaw/empty_d (to Clk50)
                  --------
                    0.192   (78.1% logic, 21.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uFifoRxRaw/SLICE_333:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       424     0.543 *L_R79C5.CLKOP to   R45C104B.CLK Clk50
                  --------
                    0.543   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uFifoRxRaw/SLICE_333:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       424     0.543 *L_R79C5.CLKOP to   R45C104B.CLK Clk50
                  --------
                    0.543   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.203ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uForth/cpu1/sync.s_stackrff_20  (from Clk50 +)
   Destination:    FF         Data in        uForth/cpu1/sync.s_stackrff_20  (to Clk50 +)

   Delay:               0.192ns  (78.1% logic, 21.9% route), 2 logic levels.

 Constraint Details:

      0.192ns physical path delay uForth/cpu1/SLICE_515 to uForth/cpu1/SLICE_515 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.203ns

 Physical Path Details:

      Data path uForth/cpu1/SLICE_515 to uForth/cpu1/SLICE_515:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.094   R46C131A.CLK to    R46C131A.Q0 uForth/cpu1/SLICE_515 (from Clk50)
ROUTE         2     0.042    R46C131A.Q0 to    R46C131A.D0 uForth/cpu1/s_stackro_20
CTOF_DEL    ---     0.056    R46C131A.D0 to    R46C131A.F0 uForth/cpu1/SLICE_515
ROUTE         1     0.000    R46C131A.F0 to   R46C131A.DI0 uForth/cpu1/fb_0_4 (to Clk50)
                  --------
                    0.192   (78.1% logic, 21.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uForth/cpu1/SLICE_515:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       424     0.543 *L_R79C5.CLKOP to   R46C131A.CLK Clk50
                  --------
                    0.543   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uForth/cpu1/SLICE_515:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       424     0.543 *L_R79C5.CLKOP to   R46C131A.CLK Clk50
                  --------
                    0.543   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.203ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uForth/cpu1/sync.r_stackrff_16  (from Clk50 +)
   Destination:    FF         Data in        uForth/cpu1/sync.r_stackrff_16  (to Clk50 +)

   Delay:               0.192ns  (78.1% logic, 21.9% route), 2 logic levels.

 Constraint Details:

      0.192ns physical path delay uForth/cpu1/SLICE_495 to uForth/cpu1/SLICE_495 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.203ns

 Physical Path Details:

      Data path uForth/cpu1/SLICE_495 to uForth/cpu1/SLICE_495:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.094   R69C109A.CLK to    R69C109A.Q0 uForth/cpu1/SLICE_495 (from Clk50)
ROUTE         2     0.042    R69C109A.Q0 to    R69C109A.D0 uForth/cpu1/r_stackro_16
CTOF_DEL    ---     0.056    R69C109A.D0 to    R69C109A.F0 uForth/cpu1/SLICE_495
ROUTE         1     0.000    R69C109A.F0 to   R69C109A.DI0 uForth/cpu1/fb_0_47 (to Clk50)
                  --------
                    0.192   (78.1% logic, 21.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uForth/cpu1/SLICE_495:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       424     0.543 *L_R79C5.CLKOP to   R69C109A.CLK Clk50
                  --------
                    0.543   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uForth/cpu1/SLICE_495:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       424     0.543 *L_R79C5.CLKOP to   R69C109A.CLK Clk50
                  --------
                    0.543   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.203ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uForth/cpu1/sync.r_stackrff_6  (from Clk50 +)
   Destination:    FF         Data in        uForth/cpu1/sync.r_stackrff_6  (to Clk50 +)

   Delay:               0.192ns  (78.1% logic, 21.9% route), 2 logic levels.

 Constraint Details:

      0.192ns physical path delay uForth/cpu1/SLICE_490 to uForth/cpu1/SLICE_490 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.203ns

 Physical Path Details:

      Data path uForth/cpu1/SLICE_490 to uForth/cpu1/SLICE_490:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.094   R66C108A.CLK to    R66C108A.Q0 uForth/cpu1/SLICE_490 (from Clk50)
ROUTE         2     0.042    R66C108A.Q0 to    R66C108A.D0 uForth/cpu1/r_stackro_6
CTOF_DEL    ---     0.056    R66C108A.D0 to    R66C108A.F0 uForth/cpu1/SLICE_490
ROUTE         1     0.000    R66C108A.F0 to   R66C108A.DI0 uForth/cpu1/fb_0_52 (to Clk50)
                  --------
                    0.192   (78.1% logic, 21.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uForth/cpu1/SLICE_490:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       424     0.543 *L_R79C5.CLKOP to   R66C108A.CLK Clk50
                  --------
                    0.543   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uForth/cpu1/SLICE_490:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       424     0.543 *L_R79C5.CLKOP to   R66C108A.CLK Clk50
                  --------
                    0.543   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.203ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uForth/cpu1/sync.r_stackrff_8  (from Clk50 +)
   Destination:    FF         Data in        uForth/cpu1/sync.r_stackrff_8  (to Clk50 +)

   Delay:               0.192ns  (78.1% logic, 21.9% route), 2 logic levels.

 Constraint Details:

      0.192ns physical path delay uForth/cpu1/SLICE_491 to uForth/cpu1/SLICE_491 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.203ns

 Physical Path Details:

      Data path uForth/cpu1/SLICE_491 to uForth/cpu1/SLICE_491:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.094   R67C108A.CLK to    R67C108A.Q0 uForth/cpu1/SLICE_491 (from Clk50)
ROUTE         2     0.042    R67C108A.Q0 to    R67C108A.D0 uForth/cpu1/r_stackro_8
CTOF_DEL    ---     0.056    R67C108A.D0 to    R67C108A.F0 uForth/cpu1/SLICE_491
ROUTE         1     0.000    R67C108A.F0 to   R67C108A.DI0 uForth/cpu1/fb_0_54 (to Clk50)
                  --------
                    0.192   (78.1% logic, 21.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uForth/cpu1/SLICE_491:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       424     0.543 *L_R79C5.CLKOP to   R67C108A.CLK Clk50
                  --------
                    0.543   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uForth/cpu1/SLICE_491:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       424     0.543 *L_R79C5.CLKOP to   R67C108A.CLK Clk50
                  --------
                    0.543   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_2"></A>Preference: FREQUENCY PORT "PinClk125" 125.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3"></A>Preference: FREQUENCY PORT "PinClk403" 150.000000 MHz ;
            9 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.183ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              HSync410  (from PinClk403_c +)
   Destination:    FF         Data in        PinHSync410_0io  (to PinClk403_c +)

   Delay:               0.212ns  (44.3% logic, 55.7% route), 1 logic levels.

 Constraint Details:

      0.212ns physical path delay SLICE_335 to PinHSync410_MGIOL meets
      0.016ns OPOSA_HLD and
      0.000ns delay constraint less
     -0.013ns skew requirement (totaling 0.029ns) by 0.183ns

IOL_L44B attributes: FINE=FDEL0

 Physical Path Details:

      Data path SLICE_335 to PinHSync410_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.094     R44C2C.CLK to      R44C2C.Q0 SLICE_335 (from PinClk403_c)
ROUTE         1     0.118      R44C2C.Q0 to IOL_L44B.OPOSA HSync410 (to PinClk403_c)
                  --------
                    0.212   (44.3% logic, 55.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PinClk403 to SLICE_335:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.484      C14.PADDI to     R44C2C.CLK PinClk403_c
                  --------
                    0.484   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PinClk403 to PinHSync410_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.497      C14.PADDI to   IOL_L44B.CLK PinClk403_c
                  --------
                    0.497   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.207ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PinDat410_1_CF1[0]  (from PinClk403_c +)
   Destination:    FF         Data in        PinDat410_1_CF1[0]  (to PinClk403_c +)

   Delay:               0.196ns  (76.5% logic, 23.5% route), 2 logic levels.

 Constraint Details:

      0.196ns physical path delay SLICE_409 to SLICE_409 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.207ns

 Physical Path Details:

      Data path SLICE_409 to SLICE_409:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.094   R44C144B.CLK to    R44C144B.Q0 SLICE_409 (from PinClk403_c)
ROUTE         8     0.044    R44C144B.Q0 to    R44C144B.D0 tmp1[0]
CTOF_DEL    ---     0.056    R44C144B.D0 to    R44C144B.F0 SLICE_409
ROUTE        25     0.002    R44C144B.F0 to   R44C144B.DI0 tmp1_i[0] (to PinClk403_c)
                  --------
                    0.196   (76.5% logic, 23.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PinClk403 to SLICE_409:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.484      C14.PADDI to   R44C144B.CLK PinClk403_c
                  --------
                    0.484   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PinClk403 to SLICE_409:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.484      C14.PADDI to   R44C144B.CLK PinClk403_c
                  --------
                    0.484   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.252ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              VSync410  (from PinClk403_c +)
   Destination:    FF         Data in        PinVSync410_0io  (to PinClk403_c +)

   Delay:               0.281ns  (33.5% logic, 66.5% route), 1 logic levels.

 Constraint Details:

      0.281ns physical path delay SLICE_407 to PinVSync410_MGIOL meets
      0.016ns OPOSA_HLD and
      0.000ns delay constraint less
     -0.013ns skew requirement (totaling 0.029ns) by 0.252ns

IOL_L28A attributes: FINE=FDEL0

 Physical Path Details:

      Data path SLICE_407 to PinVSync410_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.094     R29C2A.CLK to      R29C2A.Q0 SLICE_407 (from PinClk403_c)
ROUTE         1     0.187      R29C2A.Q0 to IOL_L28A.OPOSA VSync410 (to PinClk403_c)
                  --------
                    0.281   (33.5% logic, 66.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PinClk403 to SLICE_407:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.484      C14.PADDI to     R29C2A.CLK PinClk403_c
                  --------
                    0.484   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PinClk403 to PinVSync410_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.497      C14.PADDI to   IOL_L28A.CLK PinClk403_c
                  --------
                    0.497   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.268ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PinDat410_1_CF1[1]  (from PinClk403_c +)
   Destination:    FF         Data in        PinDat410_1_CF1[1]  (to PinClk403_c +)

   Delay:               0.257ns  (58.4% logic, 41.6% route), 2 logic levels.

 Constraint Details:

      0.257ns physical path delay SLICE_409 to SLICE_409 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.268ns

 Physical Path Details:

      Data path SLICE_409 to SLICE_409:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.094   R44C144B.CLK to    R44C144B.Q1 SLICE_409 (from PinClk403_c)
ROUTE         7     0.104    R44C144B.Q1 to    R44C144B.D1 tmp1[1]
CTOF_DEL    ---     0.056    R44C144B.D1 to    R44C144B.F1 SLICE_409
ROUTE        25     0.003    R44C144B.F1 to   R44C144B.DI1 tmp2[1] (to PinClk403_c)
                  --------
                    0.257   (58.4% logic, 41.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PinClk403 to SLICE_409:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.484      C14.PADDI to   R44C144B.CLK PinClk403_c
                  --------
                    0.484   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PinClk403 to SLICE_409:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.484      C14.PADDI to   R44C144B.CLK PinClk403_c
                  --------
                    0.484   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.273ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              De410  (from PinClk403_c +)
   Destination:    FF         Data in        PinDe410_0io  (to PinClk403_c +)

   Delay:               0.302ns  (31.1% logic, 68.9% route), 1 logic levels.

 Constraint Details:

      0.302ns physical path delay SLICE_332 to PinDe410_MGIOL meets
      0.016ns OPOSA_HLD and
      0.000ns delay constraint less
     -0.013ns skew requirement (totaling 0.029ns) by 0.273ns

IOL_T106A attributes: FINE=FDEL0

 Physical Path Details:

      Data path SLICE_332 to PinDe410_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.094    R2C106C.CLK to     R2C106C.Q0 SLICE_332 (from PinClk403_c)
ROUTE         1     0.208     R2C106C.Q0 to *L_T106A.OPOSA De410 (to PinClk403_c)
                  --------
                    0.302   (31.1% logic, 68.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PinClk403 to SLICE_332:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.485      C14.PADDI to    R2C106C.CLK PinClk403_c
                  --------
                    0.485   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PinClk403 to PinDe410_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.498      C14.PADDI to  IOL_T106A.CLK PinClk403_c
                  --------
                    0.498   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.326ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              VSync403_0io  (from PinClk403_c +)
   Destination:    FF         Data in        VSync410  (to PinClk403_c +)

   Delay:               0.265ns  (24.9% logic, 75.1% route), 1 logic levels.

 Constraint Details:

      0.265ns physical path delay PinVSync403_MGIOL to SLICE_407 meets
     -0.048ns M_HLD and
      0.000ns delay constraint less
      0.013ns skew requirement (totaling -0.061ns) by 0.326ns

 Physical Path Details:

      Data path PinVSync403_MGIOL to SLICE_407:

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     0.066   IOL_L29A.CLK to   IOL_L29A.INB PinVSync403_MGIOL (from PinClk403_c)
ROUTE         1     0.199   IOL_L29A.INB to      R29C2A.M0 VSync403 (to PinClk403_c)
                  --------
                    0.265   (24.9% logic, 75.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PinClk403 to PinVSync403_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.497      C14.PADDI to   IOL_L29A.CLK PinClk403_c
                  --------
                    0.497   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PinClk403 to SLICE_407:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.484      C14.PADDI to     R29C2A.CLK PinClk403_c
                  --------
                    0.484   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.347ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PinDat410_1_CF1[0]  (from PinClk403_c +)
   Destination:    FF         Data in        PinDat410_1_CF1[1]  (to PinClk403_c +)

   Delay:               0.336ns  (44.6% logic, 55.4% route), 2 logic levels.

 Constraint Details:

      0.336ns physical path delay SLICE_409 to SLICE_409 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.347ns

 Physical Path Details:

      Data path SLICE_409 to SLICE_409:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.094   R44C144B.CLK to    R44C144B.Q0 SLICE_409 (from PinClk403_c)
ROUTE         8     0.183    R44C144B.Q0 to    R44C144B.B1 tmp1[0]
CTOF_DEL    ---     0.056    R44C144B.B1 to    R44C144B.F1 SLICE_409
ROUTE        25     0.003    R44C144B.F1 to   R44C144B.DI1 tmp2[1] (to PinClk403_c)
                  --------
                    0.336   (44.6% logic, 55.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PinClk403 to SLICE_409:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.484      C14.PADDI to   R44C144B.CLK PinClk403_c
                  --------
                    0.484   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PinClk403 to SLICE_409:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.484      C14.PADDI to   R44C144B.CLK PinClk403_c
                  --------
                    0.484   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.362ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              De403_0io  (from PinClk403_c +)
   Destination:    FF         Data in        De410  (to PinClk403_c +)

   Delay:               0.301ns  (21.9% logic, 78.1% route), 1 logic levels.

 Constraint Details:

      0.301ns physical path delay PinDe403_MGIOL to SLICE_332 meets
     -0.048ns M_HLD and
      0.000ns delay constraint less
      0.013ns skew requirement (totaling -0.061ns) by 0.362ns

 Physical Path Details:

      Data path PinDe403_MGIOL to SLICE_332:

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     0.066  IOL_T107B.CLK to  IOL_T107B.INB PinDe403_MGIOL (from PinClk403_c)
ROUTE         1     0.235  IOL_T107B.INB to     R2C106C.M0 De403 (to PinClk403_c)
                  --------
                    0.301   (21.9% logic, 78.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PinClk403 to PinDe403_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.498      C14.PADDI to  IOL_T107B.CLK PinClk403_c
                  --------
                    0.498   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PinClk403 to SLICE_332:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.485      C14.PADDI to    R2C106C.CLK PinClk403_c
                  --------
                    0.485   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.372ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              HSync403_0io  (from PinClk403_c +)
   Destination:    FF         Data in        HSync410  (to PinClk403_c +)

   Delay:               0.265ns  (24.9% logic, 75.1% route), 1 logic levels.

 Constraint Details:

      0.265ns physical path delay PinHSync403_MGIOL to SLICE_335 meets
     -0.048ns M_HLD and
      0.000ns delay constraint less
      0.059ns skew requirement (totaling -0.107ns) by 0.372ns

 Physical Path Details:

      Data path PinHSync403_MGIOL to SLICE_335:

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     0.066  IOL_L43ED.CLK to  IOL_L43ED.INB PinHSync403_MGIOL (from PinClk403_c)
ROUTE         1     0.199  IOL_L43ED.INB to      R44C2C.M0 HSync403 (to PinClk403_c)
                  --------
                    0.265   (24.9% logic, 75.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PinClk403 to PinHSync403_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.543      C14.PADDI to  IOL_L43ED.CLK PinClk403_c
                  --------
                    0.543   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PinClk403 to SLICE_335:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.484      C14.PADDI to     R44C2C.CLK PinClk403_c
                  --------
                    0.484   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "PinClk125_c" 125.000000  |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "Clk50" 50.000000 MHz ;   |     0.000 ns|     0.203 ns|   2  
                                        |             |             |
FREQUENCY PORT "PinClk125" 125.000000   |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
FREQUENCY PORT "PinClk403" 150.000000   |             |             |
MHz ;                                   |            -|            -|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

No clock domain analysis is done. To analyze clock domains, please remove the BLOCK INTERCLOCKDOMAIN PATHS preference.


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1283598 paths, 49 nets, and 9334 connections (90.94% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
