// Seed: 3548932871
module module_0 (
    input tri1 id_0
    , id_7,
    input tri id_1,
    input wand id_2,
    input supply1 id_3,
    output tri1 id_4,
    input wire id_5
);
  wire id_8;
endmodule
module module_1 (
    input wor id_0,
    input wire id_1,
    input wand id_2,
    output wand id_3,
    inout supply1 id_4,
    input supply0 id_5,
    input supply1 id_6,
    input tri id_7,
    input supply1 id_8,
    output tri id_9,
    output uwire id_10,
    input uwire id_11,
    output wor id_12,
    output wor id_13,
    input uwire id_14,
    output uwire id_15,
    input uwire id_16,
    input supply0 id_17,
    input supply0 id_18,
    input wor id_19,
    input tri1 id_20,
    input tri id_21,
    output wand id_22,
    input supply1 id_23,
    output wand id_24
);
  wire id_26, id_27, id_28, id_29;
  id_30 :
  assert property (@(negedge id_23) id_18)
  else;
  module_0(
      id_6, id_23, id_2, id_11, id_22, id_7
  );
  wire  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ,  id_48  ,  id_49  ,  id_50  ;
  wire id_51;
endmodule
