"use strict";(self.webpackChunkmy_website=self.webpackChunkmy_website||[]).push([[853],{3905:(e,t,i)=>{i.d(t,{Zo:()=>s,kt:()=>b});var r=i(7294);function n(e,t,i){return t in e?Object.defineProperty(e,t,{value:i,enumerable:!0,configurable:!0,writable:!0}):e[t]=i,e}function o(e,t){var i=Object.keys(e);if(Object.getOwnPropertySymbols){var r=Object.getOwnPropertySymbols(e);t&&(r=r.filter((function(t){return Object.getOwnPropertyDescriptor(e,t).enumerable}))),i.push.apply(i,r)}return i}function l(e){for(var t=1;t<arguments.length;t++){var i=null!=arguments[t]?arguments[t]:{};t%2?o(Object(i),!0).forEach((function(t){n(e,t,i[t])})):Object.getOwnPropertyDescriptors?Object.defineProperties(e,Object.getOwnPropertyDescriptors(i)):o(Object(i)).forEach((function(t){Object.defineProperty(e,t,Object.getOwnPropertyDescriptor(i,t))}))}return e}function a(e,t){if(null==e)return{};var i,r,n=function(e,t){if(null==e)return{};var i,r,n={},o=Object.keys(e);for(r=0;r<o.length;r++)i=o[r],t.indexOf(i)>=0||(n[i]=e[i]);return n}(e,t);if(Object.getOwnPropertySymbols){var o=Object.getOwnPropertySymbols(e);for(r=0;r<o.length;r++)i=o[r],t.indexOf(i)>=0||Object.prototype.propertyIsEnumerable.call(e,i)&&(n[i]=e[i])}return n}var u=r.createContext({}),c=function(e){var t=r.useContext(u),i=t;return e&&(i="function"==typeof e?e(t):l(l({},t),e)),i},s=function(e){var t=c(e.components);return r.createElement(u.Provider,{value:t},e.children)},d={inlineCode:"code",wrapper:function(e){var t=e.children;return r.createElement(r.Fragment,{},t)}},p=r.forwardRef((function(e,t){var i=e.components,n=e.mdxType,o=e.originalType,u=e.parentName,s=a(e,["components","mdxType","originalType","parentName"]),p=c(i),b=n,m=p["".concat(u,".").concat(b)]||p[b]||d[b]||o;return i?r.createElement(m,l(l({ref:t},s),{},{components:i})):r.createElement(m,l({ref:t},s))}));function b(e,t){var i=arguments,n=t&&t.mdxType;if("string"==typeof e||n){var o=i.length,l=new Array(o);l[0]=p;var a={};for(var u in t)hasOwnProperty.call(t,u)&&(a[u]=t[u]);a.originalType=e,a.mdxType="string"==typeof e?e:n,l[1]=a;for(var c=2;c<o;c++)l[c]=i[c];return r.createElement.apply(null,l)}return r.createElement.apply(null,i)}p.displayName="MDXCreateElement"},5474:(e,t,i)=>{i.r(t),i.d(t,{assets:()=>u,contentTitle:()=>l,default:()=>d,frontMatter:()=>o,metadata:()=>a,toc:()=>c});var r=i(7462),n=(i(7294),i(3905));const o={sidebar_position:4,title:"Mux"},l=void 0,a={unversionedId:"lab-handouts/lab1_c",id:"lab-handouts/lab1_c",title:"Mux",description:"Part-A: 2x1 Mux",source:"@site/docs/lab-handouts/lab1_c.mdx",sourceDirName:"lab-handouts",slug:"/lab-handouts/lab1_c",permalink:"/docs/lab-handouts/lab1_c",draft:!1,tags:[],version:"current",sidebarPosition:4,frontMatter:{sidebar_position:4,title:"Mux"},sidebar:"docs",previous:{title:"4-bit Adder-Subtractor",permalink:"/docs/lab-handouts/lab1"},next:{title:"Decoder",permalink:"/docs/lab-handouts/lab1_b"}},u={},c=[{value:"Part-A: 2x1 Mux",id:"part-a-2x1-mux",level:2},{value:"(i) VHDL description",id:"i-vhdl-description",level:3},{value:"(ii) SImulation",id:"ii-simulation",level:3},{value:"Part-B: 4x1 Mux",id:"part-b-4x1-mux",level:2},{value:"(i) VHDL description",id:"i-vhdl-description-1",level:3},{value:"(ii) SImulation",id:"ii-simulation-1",level:3},{value:"Part-C: 4-bit 4x1 Mux",id:"part-c-4-bit-4x1-mux",level:2},{value:"(i) VHDL description",id:"i-vhdl-description-2",level:3},{value:"(ii) SImulation",id:"ii-simulation-2",level:3}],s={toc:c};function d(e){let{components:t,...o}=e;return(0,n.kt)("wrapper",(0,r.Z)({},s,o,{components:t,mdxType:"MDXLayout"}),(0,n.kt)("h2",{id:"part-a-2x1-mux"},"Part-A: 2x1 Mux"),(0,n.kt)("h3",{id:"i-vhdl-description"},"(i) VHDL description"),(0,n.kt)("p",null,"Write the VHDL  description of a  2-1 multiplexer  as shown  in figure below. "),(0,n.kt)("div",{class:"mux"},(0,n.kt)("img",{src:i(8026).Z})),(0,n.kt)("h3",{id:"ii-simulation"},"(ii) SImulation"),(0,n.kt)("p",null,"Simulate the 2x1 multiplexer using the generic testbench to confirm the correctness of your description.\nTo do this, use the tracefile given below and modify\nthe testbench given to you appropriately."),(0,n.kt)("hr",null),"Tracefile format ",(0,n.kt)("br",null),"<In1><In2><S> <Y> 1 (Updated)"," ",(0,n.kt)("br",null),(0,n.kt)("a",{href:"https://drive.google.com/drive/folders/14QxVhDWDks33huc3Ox7-i9kRpS78qk97?usp=sharing"},"Tracefile \ud83d\udcc3"),(0,n.kt)("h2",{id:"part-b-4x1-mux"},"Part-B: 4x1 Mux"),(0,n.kt)("h3",{id:"i-vhdl-description-1"},"(i) VHDL description"),(0,n.kt)("p",null,"Write the VHDL  description of a  4x1 multiplexer using above described 2x1 Mux."),(0,n.kt)("h3",{id:"ii-simulation-1"},"(ii) SImulation"),(0,n.kt)("p",null,"Simulate the 4x1 multiplexer using the generic testbench to confirm the correctness of your description.\nTo do this, use the tracefile given below and modify\nthe testbench given to you appropriately."),(0,n.kt)("hr",null),"Tracefile format ",(0,n.kt)("br",null),"<In4><In3><In2><In1><S2><S1> <Y> 1"," ",(0,n.kt)("br",null),(0,n.kt)("a",{href:"https://drive.google.com/drive/folders/1Pku4Vqpq7Z9NBw5olnRQiKO5qDf_2dAG?usp=sharing"},"Tracefile \ud83d\udcc3"),(0,n.kt)("h2",{id:"part-c-4-bit-4x1-mux"},"Part-C: 4-bit 4x1 Mux"),(0,n.kt)("h3",{id:"i-vhdl-description-2"},"(i) VHDL description"),(0,n.kt)("p",null,"Write the VHDL  description of a 4-bit 4x1 multiplexer using above described 4x1 Mux."),(0,n.kt)("h3",{id:"ii-simulation-2"},"(ii) SImulation"),(0,n.kt)("p",null,"Simulate the 4-bit 4x1 multiplexer using the generic testbench to confirm the correctness of your description.\nTo do this, use the tracefile given below and modify\nthe testbench given to you appropriately."),(0,n.kt)("hr",null),"Tracefile format ",(0,n.kt)("br",null),"<d3d2d1d0><c3c2c1c0><b3b2b1b0><a3a2a1a0><sel1sel0> <Y3Y2Y1Y0> 1111"," ",(0,n.kt)("br",null),(0,n.kt)("a",{href:"https://drive.google.com/drive/folders/1toAaAdVs45lxdaMdaAcUbjGsvY7jPioL?usp=sharing"},"Tracefile \ud83d\udcc3"))}d.isMDXComponent=!0},8026:(e,t,i)=>{i.d(t,{Z:()=>r});const r=i.p+"assets/images/2_1_mux-01c8dd31e1ec8130285234fc4708dd8e.png"}}]);