<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Sat Aug 04 23:28:28 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     counter60
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 1000.000000 -name clk1 [get_nets clk1h]
            52 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 994.048ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             cnt__i4  (from clk1h +)
   Destination:    FD1P3AX    D              cnt__i7  (to clk1h +)

   Delay:                   5.806ns  (30.1% logic, 69.9% route), 4 logic levels.

 Constraint Details:

      5.806ns data_path cnt__i4 to cnt__i7 meets
    1000.000ns delay constraint less
      0.146ns L_S requirement (totaling 999.854ns) by 994.048ns

 Path Details: cnt__i4 to cnt__i7

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              cnt__i4 (from clk1h)
Route        12   e 1.432                                  cnt[4]
LUT4        ---     0.448              B to Z              \u2/i1_2_lut
Route         1   e 0.788                                  n816
LUT4        ---     0.448              B to Z              i1_4_lut
Route         3   e 1.051                                  n809
LUT4        ---     0.448              B to Z              i1_4_lut_adj_3
Route         1   e 0.788                                  n810
                  --------
                    5.806  (30.1% logic, 69.9% route), 4 logic levels.


Passed:  The following path meets requirements by 994.048ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             cnt__i4  (from clk1h +)
   Destination:    FD1P3AX    D              cnt__i6  (to clk1h +)

   Delay:                   5.806ns  (30.1% logic, 69.9% route), 4 logic levels.

 Constraint Details:

      5.806ns data_path cnt__i4 to cnt__i6 meets
    1000.000ns delay constraint less
      0.146ns L_S requirement (totaling 999.854ns) by 994.048ns

 Path Details: cnt__i4 to cnt__i6

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              cnt__i4 (from clk1h)
Route        12   e 1.432                                  cnt[4]
LUT4        ---     0.448              B to Z              \u2/i1_2_lut
Route         1   e 0.788                                  n816
LUT4        ---     0.448              B to Z              i1_4_lut
Route         3   e 1.051                                  n809
LUT4        ---     0.448              C to Z              i1_3_lut_4_lut
Route         1   e 0.788                                  n811
                  --------
                    5.806  (30.1% logic, 69.9% route), 4 logic levels.


Passed:  The following path meets requirements by 994.048ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             cnt__i4  (from clk1h +)
   Destination:    FD1P3AX    D              cnt__i5  (to clk1h +)

   Delay:                   5.806ns  (30.1% logic, 69.9% route), 4 logic levels.

 Constraint Details:

      5.806ns data_path cnt__i4 to cnt__i5 meets
    1000.000ns delay constraint less
      0.146ns L_S requirement (totaling 999.854ns) by 994.048ns

 Path Details: cnt__i4 to cnt__i5

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              cnt__i4 (from clk1h)
Route        12   e 1.432                                  cnt[4]
LUT4        ---     0.448              B to Z              \u2/i1_2_lut
Route         1   e 0.788                                  n816
LUT4        ---     0.448              B to Z              i1_4_lut
Route         3   e 1.051                                  n809
LUT4        ---     0.448              C to Z              \u2/i1_2_lut_3_lut
Route         1   e 0.788                                  n812
                  --------
                    5.806  (30.1% logic, 69.9% route), 4 logic levels.

Report: 5.952 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 1000.000000 -name clk0 [get_nets clk_c]
            905 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 991.356ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \u1/cnt_p_87__i14  (from clk_c +)
   Destination:    FD1S3IX    CD             \u1/cnt_p_87__i0  (to clk_c +)

   Delay:                   8.498ns  (31.1% logic, 68.9% route), 6 logic levels.

 Constraint Details:

      8.498ns data_path \u1/cnt_p_87__i14 to \u1/cnt_p_87__i0 meets
    1000.000ns delay constraint less
      0.146ns L_S requirement (totaling 999.854ns) by 991.356ns

 Path Details: \u1/cnt_p_87__i14 to \u1/cnt_p_87__i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \u1/cnt_p_87__i14 (from clk_c)
Route         2   e 1.002                                  \u1/cnt_p[14]
LUT4        ---     0.448              A to Z              \u1/i47_2_lut
Route         2   e 0.954                                  \u1/n28_adj_75
LUT4        ---     0.448              A to Z              \u1/i716_4_lut
Route         1   e 0.788                                  \u1/n825
LUT4        ---     0.448              B to Z              \u1/i718_3_lut
Route         1   e 0.788                                  \u1/n827
LUT4        ---     0.448              D to Z              \u1/i15_4_lut
Route         1   e 0.788                                  \u1/n32
LUT4        ---     0.448              B to Z              \u1/i16_4_lut
Route        24   e 1.535                                  \u1/n406
                  --------
                    8.498  (31.1% logic, 68.9% route), 6 logic levels.


Passed:  The following path meets requirements by 991.356ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \u1/cnt_p_87__i14  (from clk_c +)
   Destination:    FD1S3IX    CD             \u1/cnt_p_87__i23  (to clk_c +)

   Delay:                   8.498ns  (31.1% logic, 68.9% route), 6 logic levels.

 Constraint Details:

      8.498ns data_path \u1/cnt_p_87__i14 to \u1/cnt_p_87__i23 meets
    1000.000ns delay constraint less
      0.146ns L_S requirement (totaling 999.854ns) by 991.356ns

 Path Details: \u1/cnt_p_87__i14 to \u1/cnt_p_87__i23

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \u1/cnt_p_87__i14 (from clk_c)
Route         2   e 1.002                                  \u1/cnt_p[14]
LUT4        ---     0.448              A to Z              \u1/i47_2_lut
Route         2   e 0.954                                  \u1/n28_adj_75
LUT4        ---     0.448              A to Z              \u1/i716_4_lut
Route         1   e 0.788                                  \u1/n825
LUT4        ---     0.448              B to Z              \u1/i718_3_lut
Route         1   e 0.788                                  \u1/n827
LUT4        ---     0.448              D to Z              \u1/i15_4_lut
Route         1   e 0.788                                  \u1/n32
LUT4        ---     0.448              B to Z              \u1/i16_4_lut
Route        24   e 1.535                                  \u1/n406
                  --------
                    8.498  (31.1% logic, 68.9% route), 6 logic levels.


Passed:  The following path meets requirements by 991.356ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \u1/cnt_p_87__i14  (from clk_c +)
   Destination:    FD1S3IX    CD             \u1/cnt_p_87__i22  (to clk_c +)

   Delay:                   8.498ns  (31.1% logic, 68.9% route), 6 logic levels.

 Constraint Details:

      8.498ns data_path \u1/cnt_p_87__i14 to \u1/cnt_p_87__i22 meets
    1000.000ns delay constraint less
      0.146ns L_S requirement (totaling 999.854ns) by 991.356ns

 Path Details: \u1/cnt_p_87__i14 to \u1/cnt_p_87__i22

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \u1/cnt_p_87__i14 (from clk_c)
Route         2   e 1.002                                  \u1/cnt_p[14]
LUT4        ---     0.448              A to Z              \u1/i47_2_lut
Route         2   e 0.954                                  \u1/n28_adj_75
LUT4        ---     0.448              A to Z              \u1/i716_4_lut
Route         1   e 0.788                                  \u1/n825
LUT4        ---     0.448              B to Z              \u1/i718_3_lut
Route         1   e 0.788                                  \u1/n827
LUT4        ---     0.448              D to Z              \u1/i15_4_lut
Route         1   e 0.788                                  \u1/n32
LUT4        ---     0.448              B to Z              \u1/i16_4_lut
Route        24   e 1.535                                  \u1/n406
                  --------
                    8.498  (31.1% logic, 68.9% route), 6 logic levels.

Report: 8.644 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets clk1h]                   |  1000.000 ns|     5.952 ns|     4  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets clk_c]                   |  1000.000 ns|     8.644 ns|     6  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 0  Score: 0

Constraints cover  957 paths, 104 nets, and 228 connections (71.9% coverage)


Peak memory: 59277312 bytes, TRCE: 1445888 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
