OpenROAD b3db49ea3301a7e590bf24126d409bd40199b4af 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Reading ODB at '/openlane/designs/core_regfile/runs/RUN_2023.05.05_23.56.43/tmp/routing/22-fill.odb'â€¦
define_corners Typical
read_liberty -corner Typical /Users/timothylee/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
[INFO ORD-0030] Using 1 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   reg_file
Die area:                 ( 0 0 ) ( 355225 365945 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     14823
Number of terminals:      115
Number of snets:          2
Number of nets:           5932

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
[INFO DRT-0164] Number of unique instances = 149.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 240794.
[INFO DRT-0033] mcon shape region query size = 195529.
[INFO DRT-0033] met1 shape region query size = 55759.
[INFO DRT-0033] via shape region query size = 1905.
[INFO DRT-0033] met2 shape region query size = 1218.
[INFO DRT-0033] via2 shape region query size = 1524.
[INFO DRT-0033] met3 shape region query size = 1181.
[INFO DRT-0033] via3 shape region query size = 1524.
[INFO DRT-0033] met4 shape region query size = 411.
[INFO DRT-0033] via4 shape region query size = 18.
[INFO DRT-0033] met5 shape region query size = 30.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0078]   Complete 472 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 131 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0082]   Complete 3000 groups.
[INFO DRT-0084]   Complete 3724 groups.
#scanned instances     = 14823
#unique  instances     = 149
#stdCellGenAp          = 4010
#stdCellValidPlanarAp  = 56
#stdCellValidViaAp     = 2958
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 18809
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:32, elapsed time = 00:00:32, memory = 193.70 (MB), peak = 197.48 (MB)

Number of guides:     47952

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 51 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 53 STEP 6900 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0026]   Complete 40000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 15298.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 12270.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 7341.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 1351.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 482.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 32.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 23121 vertical wires in 2 frboxes and 13653 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 2762 vertical wires in 2 frboxes and 4749 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 271.34 (MB), peak = 271.52 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 271.52 (MB), peak = 271.52 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:14, memory = 450.42 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:25, memory = 632.29 (MB).
    Completing 30% with 974 violations.
    elapsed time = 00:00:30, memory = 696.89 (MB).
    Completing 40% with 974 violations.
    elapsed time = 00:00:46, memory = 697.38 (MB).
    Completing 50% with 974 violations.
    elapsed time = 00:00:51, memory = 697.53 (MB).
    Completing 60% with 1833 violations.
    elapsed time = 00:01:13, memory = 697.65 (MB).
    Completing 70% with 1833 violations.
    elapsed time = 00:01:23, memory = 697.65 (MB).
    Completing 80% with 2869 violations.
    elapsed time = 00:01:30, memory = 697.65 (MB).
    Completing 90% with 2869 violations.
    elapsed time = 00:01:48, memory = 697.65 (MB).
    Completing 100% with 3769 violations.
    elapsed time = 00:01:51, memory = 697.65 (MB).
[INFO DRT-0199]   Number of violations = 5985.
Viol/Layer         li1   mcon   met1    via   met2   met3   met4   met5
Cut Spacing          0      5      0      0      0      0      0      0
Metal Spacing       34      0    583      0    188     12      3      0
NS Metal             1      0      0      0      0      0      0      0
Recheck              1      0   1321      0    740    119     33      2
Short                0      0   2394      4    543      2      0      0
[INFO DRT-0267] cpu time = 00:01:51, elapsed time = 00:01:51, memory = 697.65 (MB), peak = 697.71 (MB)
Total wire length = 273599 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 100199 um.
Total wire length on LAYER met2 = 106297 um.
Total wire length on LAYER met3 = 41018 um.
Total wire length on LAYER met4 = 23721 um.
Total wire length on LAYER met5 = 2362 um.
Total number of vias = 45075.
Up-via summary (total 45075):.

------------------------
 FR_MASTERSLICE        0
            li1    18697
           met1    23095
           met2     2355
           met3      870
           met4       58
------------------------
                   45075


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 5985 violations.
    elapsed time = 00:00:07, memory = 697.71 (MB).
    Completing 20% with 5985 violations.
    elapsed time = 00:00:18, memory = 697.71 (MB).
    Completing 30% with 5086 violations.
    elapsed time = 00:00:22, memory = 697.71 (MB).
    Completing 40% with 5086 violations.
    elapsed time = 00:00:35, memory = 697.71 (MB).
    Completing 50% with 5086 violations.
    elapsed time = 00:00:43, memory = 705.47 (MB).
    Completing 60% with 4190 violations.
    elapsed time = 00:00:59, memory = 714.12 (MB).
    Completing 70% with 4190 violations.
    elapsed time = 00:01:06, memory = 714.20 (MB).
    Completing 80% with 3255 violations.
    elapsed time = 00:01:12, memory = 714.20 (MB).
    Completing 90% with 3255 violations.
    elapsed time = 00:01:32, memory = 723.74 (MB).
    Completing 100% with 2112 violations.
    elapsed time = 00:01:35, memory = 723.75 (MB).
[INFO DRT-0199]   Number of violations = 2890.
Viol/Layer        met1   met2   met3   met4
Metal Spacing      318    101      7      0
Recheck              1      3    774      0
Short             1508    175      1      2
[INFO DRT-0267] cpu time = 00:01:35, elapsed time = 00:01:35, memory = 723.75 (MB), peak = 728.10 (MB)
Total wire length = 271731 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 99262 um.
Total wire length on LAYER met2 = 105062 um.
Total wire length on LAYER met3 = 41385 um.
Total wire length on LAYER met4 = 23764 um.
Total wire length on LAYER met5 = 2257 um.
Total number of vias = 44918.
Up-via summary (total 44918):.

------------------------
 FR_MASTERSLICE        0
            li1    18694
           met1    22886
           met2     2415
           met3      873
           met4       50
------------------------
                   44918


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 2890 violations.
    elapsed time = 00:00:03, memory = 723.75 (MB).
    Completing 20% with 2890 violations.
    elapsed time = 00:00:13, memory = 723.75 (MB).
    Completing 30% with 2816 violations.
    elapsed time = 00:00:20, memory = 723.75 (MB).
    Completing 40% with 2816 violations.
    elapsed time = 00:00:29, memory = 723.76 (MB).
    Completing 50% with 2816 violations.
    elapsed time = 00:00:47, memory = 725.82 (MB).
    Completing 60% with 2227 violations.
    elapsed time = 00:00:56, memory = 726.05 (MB).
    Completing 70% with 2227 violations.
    elapsed time = 00:01:06, memory = 726.05 (MB).
    Completing 80% with 2156 violations.
    elapsed time = 00:01:08, memory = 726.05 (MB).
    Completing 90% with 2156 violations.
    elapsed time = 00:01:29, memory = 727.08 (MB).
    Completing 100% with 1757 violations.
    elapsed time = 00:01:35, memory = 727.30 (MB).
[INFO DRT-0199]   Number of violations = 2146.
Viol/Layer        met1    via   met2   met3   met4
Metal Spacing      269      0    109     15      0
Min Hole             0      0      1      0      0
Recheck              9      0      1    264    115
Short             1173      1    178     10      1
[INFO DRT-0267] cpu time = 00:01:35, elapsed time = 00:01:35, memory = 736.58 (MB), peak = 736.77 (MB)
Total wire length = 270510 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 98982 um.
Total wire length on LAYER met2 = 104373 um.
Total wire length on LAYER met3 = 41175 um.
Total wire length on LAYER met4 = 23762 um.
Total wire length on LAYER met5 = 2216 um.
Total number of vias = 44662.
Up-via summary (total 44662):.

------------------------
 FR_MASTERSLICE        0
            li1    18694
           met1    22715
           met2     2329
           met3      878
           met4       46
------------------------
                   44662


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 2146 violations.
    elapsed time = 00:00:11, memory = 702.89 (MB).
    Completing 20% with 2146 violations.
    elapsed time = 00:00:19, memory = 721.20 (MB).
    Completing 30% with 1869 violations.
    elapsed time = 00:00:22, memory = 721.20 (MB).
    Completing 40% with 1869 violations.
    elapsed time = 00:00:32, memory = 728.41 (MB).
    Completing 50% with 1869 violations.
    elapsed time = 00:00:35, memory = 728.44 (MB).
    Completing 60% with 1473 violations.
    elapsed time = 00:00:48, memory = 723.52 (MB).
    Completing 70% with 1473 violations.
    elapsed time = 00:00:54, memory = 730.47 (MB).
    Completing 80% with 987 violations.
    elapsed time = 00:01:00, memory = 730.72 (MB).
    Completing 90% with 987 violations.
    elapsed time = 00:01:15, memory = 731.96 (MB).
    Completing 100% with 554 violations.
    elapsed time = 00:01:17, memory = 732.01 (MB).
[INFO DRT-0199]   Number of violations = 556.
Viol/Layer        met1   met2   met3
Metal Spacing       81     35      0
Recheck              2      0    264
Short              150     24      0
[INFO DRT-0267] cpu time = 00:01:17, elapsed time = 00:01:17, memory = 735.62 (MB), peak = 738.57 (MB)
Total wire length = 270200 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 92564 um.
Total wire length on LAYER met2 = 103435 um.
Total wire length on LAYER met3 = 47306 um.
Total wire length on LAYER met4 = 24692 um.
Total wire length on LAYER met5 = 2201 um.
Total number of vias = 45576.
Up-via summary (total 45576):.

------------------------
 FR_MASTERSLICE        0
            li1    18694
           met1    22709
           met2     3168
           met3      959
           met4       46
------------------------
                   45576


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 556 violations.
    elapsed time = 00:00:00, memory = 735.78 (MB).
    Completing 20% with 556 violations.
    elapsed time = 00:00:02, memory = 735.78 (MB).
    Completing 30% with 460 violations.
    elapsed time = 00:00:02, memory = 735.78 (MB).
    Completing 40% with 460 violations.
    elapsed time = 00:00:03, memory = 735.78 (MB).
    Completing 50% with 460 violations.
    elapsed time = 00:00:03, memory = 735.78 (MB).
    Completing 60% with 445 violations.
    elapsed time = 00:00:08, memory = 735.78 (MB).
    Completing 70% with 445 violations.
    elapsed time = 00:00:08, memory = 735.78 (MB).
    Completing 80% with 384 violations.
    elapsed time = 00:00:08, memory = 735.78 (MB).
    Completing 90% with 384 violations.
    elapsed time = 00:00:10, memory = 735.78 (MB).
    Completing 100% with 10 violations.
    elapsed time = 00:00:11, memory = 735.78 (MB).
[INFO DRT-0199]   Number of violations = 10.
Viol/Layer        met1   met2
Metal Spacing        2      3
Short                5      0
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:11, memory = 735.78 (MB), peak = 738.57 (MB)
Total wire length = 270123 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 92292 um.
Total wire length on LAYER met2 = 103257 um.
Total wire length on LAYER met3 = 47554 um.
Total wire length on LAYER met4 = 24817 um.
Total wire length on LAYER met5 = 2201 um.
Total number of vias = 45609.
Up-via summary (total 45609):.

------------------------
 FR_MASTERSLICE        0
            li1    18694
           met1    22696
           met2     3203
           met3      970
           met4       46
------------------------
                   45609


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 10 violations.
    elapsed time = 00:00:00, memory = 735.78 (MB).
    Completing 20% with 10 violations.
    elapsed time = 00:00:00, memory = 735.78 (MB).
    Completing 30% with 10 violations.
    elapsed time = 00:00:00, memory = 735.78 (MB).
    Completing 40% with 10 violations.
    elapsed time = 00:00:00, memory = 735.78 (MB).
    Completing 50% with 10 violations.
    elapsed time = 00:00:00, memory = 735.78 (MB).
    Completing 60% with 10 violations.
    elapsed time = 00:00:01, memory = 735.78 (MB).
    Completing 70% with 10 violations.
    elapsed time = 00:00:01, memory = 735.78 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:01, memory = 735.78 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:01, memory = 735.78 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:01, memory = 735.78 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 735.78 (MB), peak = 738.57 (MB)
Total wire length = 270113 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 92275 um.
Total wire length on LAYER met2 = 103249 um.
Total wire length on LAYER met3 = 47562 um.
Total wire length on LAYER met4 = 24824 um.
Total wire length on LAYER met5 = 2201 um.
Total number of vias = 45601.
Up-via summary (total 45601):.

------------------------
 FR_MASTERSLICE        0
            li1    18694
           met1    22687
           met2     3204
           met3      970
           met4       46
------------------------
                   45601


[INFO DRT-0198] Complete detail routing.
Total wire length = 270113 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 92275 um.
Total wire length on LAYER met2 = 103249 um.
Total wire length on LAYER met3 = 47562 um.
Total wire length on LAYER met4 = 24824 um.
Total wire length on LAYER met5 = 2201 um.
Total number of vias = 45601.
Up-via summary (total 45601):.

------------------------
 FR_MASTERSLICE        0
            li1    18694
           met1    22687
           met2     3204
           met3      970
           met4       46
------------------------
                   45601


[INFO DRT-0267] cpu time = 00:06:34, elapsed time = 00:06:34, memory = 735.78 (MB), peak = 738.57 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cellsâ€¦
Writing OpenROAD database to '/openlane/designs/core_regfile/runs/RUN_2023.05.05_23.56.43/results/routing/reg_file.odb'â€¦
Writing netlist to '/openlane/designs/core_regfile/runs/RUN_2023.05.05_23.56.43/results/routing/reg_file.nl.v'â€¦
Writing powered netlist to '/openlane/designs/core_regfile/runs/RUN_2023.05.05_23.56.43/results/routing/reg_file.pnl.v'â€¦
Writing layout to '/openlane/designs/core_regfile/runs/RUN_2023.05.05_23.56.43/results/routing/reg_file.def'â€¦
