//
//Written by GowinSynthesis
//Tool Version "V1.9.10 (64-bit)"
//Fri Nov 15 07:50:44 2024

//Source file index table:
//file0 "\E:/FPGA/example/fpga_project/src/Memory.v"
//file1 "\E:/FPGA/example/fpga_project/src/device_select.v"
//file2 "\E:/FPGA/example/fpga_project/src/femtorv32_quark.v"
//file3 "\E:/FPGA/example/fpga_project/src/gowin_rpll/gowin_rpll.v"
//file4 "\E:/FPGA/example/fpga_project/src/gpio_ip.v"
//file5 "\E:/FPGA/example/fpga_project/src/regs_uart.v"
//file6 "\E:/FPGA/example/fpga_project/src/top.v"
//file7 "\E:/FPGA/example/fpga_project/src/uart_ip.v"
//file8 "\E:/FPGA/example/fpga_project/src/uart_tx.v"
`timescale 100 ps/100 ps
module Gowin_rPLL (
  clk_in_d,
  clk
)
;
input clk_in_d;
output clk;
wire clkoutp_o;
wire clkoutd_o;
wire clkoutd3_o;
wire lock_o;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(clk),
    .CLKOUTP(clkoutp_o),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(lock_o),
    .CLKIN(clk_in_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({GND,GND,GND,GND}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW1NR-9C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="true";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=9;
defparam rpll_inst.FCLKIN="27";
defparam rpll_inst.IDIV_SEL=8;
defparam rpll_inst.ODIV_SEL=16;
defparam rpll_inst.PSDA_SEL="0000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL */
module Memory (
  clk,
  n76_4,
  n442_5,
  n76_12,
  n173_8,
  n173_11,
  n449_4,
  n465_4,
  mem_wdata,
  mem_addr_Z,
  mem_wdata_Z,
  mem_wstrb,
  mem_rdata_Z
)
;
input clk;
input n76_4;
input n442_5;
input n76_12;
input n173_8;
input n173_11;
input n449_4;
input n465_4;
input [7:0] mem_wdata;
input [11:2] mem_addr_Z;
input [31:8] mem_wdata_Z;
input [1:1] mem_wstrb;
output [31:0] mem_rdata_Z;
wire MEM_3_7;
wire MEM_2_7;
wire MEM_1_7;
wire MEM_0_8;
wire [31:8] DO;
wire [31:8] DO_0;
wire [31:8] DO_1;
wire [31:8] DO_2;
wire VCC;
wire GND;
  LUT4 MEM_3_s4 (
    .F(MEM_3_7),
    .I0(n442_5),
    .I1(n76_12),
    .I2(n173_8),
    .I3(n173_11) 
);
defparam MEM_3_s4.INIT=16'h0008;
  LUT4 MEM_2_s4 (
    .F(MEM_2_7),
    .I0(n449_4),
    .I1(n76_12),
    .I2(n173_8),
    .I3(n173_11) 
);
defparam MEM_2_s4.INIT=16'h0008;
  LUT4 MEM_1_s4 (
    .F(MEM_1_7),
    .I0(mem_wstrb[1]),
    .I1(n76_12),
    .I2(n173_8),
    .I3(n173_11) 
);
defparam MEM_1_s4.INIT=16'h0008;
  LUT4 MEM_0_s5 (
    .F(MEM_0_8),
    .I0(n465_4),
    .I1(n76_12),
    .I2(n173_8),
    .I3(n173_11) 
);
defparam MEM_0_s5.INIT=16'h0008;
  SDPB MEM_0_MEM_0_0_0_s (
    .DO({DO[31:8],mem_rdata_Z[7:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,mem_wdata[7:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({GND,mem_addr_Z[11:2],GND,GND,GND}),
    .ADB({GND,mem_addr_Z[11:2],GND,GND,GND}),
    .CLKA(clk),
    .CLKB(clk),
    .CEA(MEM_0_8),
    .CEB(n76_4),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam MEM_0_MEM_0_0_0_s.BIT_WIDTH_0=8;
defparam MEM_0_MEM_0_0_0_s.BIT_WIDTH_1=8;
defparam MEM_0_MEM_0_0_0_s.INIT_RAM_00=256'h136FEF9313EF1323B71383EF9313EF132303B7A39323B7EF131323231373EF13;
defparam MEM_0_MEM_0_0_0_s.INIT_RAM_01=256'hB303836FA3231323231367130313231303B72303B7E393939383B713A3931323;
defparam MEM_0_MEM_0_0_0_s.INIT_RAM_02=256'h331333931383036F23231393132313671303831313E383B30383A39383EF1383;
defparam MEM_0_MEM_0_0_0_s.INIT_RAM_03=256'h331333931383036F2323139313231367130313E393B703E3836383232393B3B3;
defparam MEM_0_MEM_0_0_0_s.INIT_RAM_04=256'h133393138303EF6F232313932323132323136713031313E3B30383232393B3B3;
defparam MEM_0_MEM_0_0_0_s.INIT_RAM_05=256'h3339674321645321645374536713038313E38303638303E38303232393B3B333;
defparam MEM_0_MEM_0_0_0_s.INIT_RAM_06=256'h0000000000000000000000000000000000000000000000697200017300002E29;
defparam MEM_0_MEM_0_0_0_s.READ_MODE=1'b0;
defparam MEM_0_MEM_0_0_0_s.RESET_MODE="SYNC";
defparam MEM_0_MEM_0_0_0_s.BLK_SEL_0=3'b000;
defparam MEM_0_MEM_0_0_0_s.BLK_SEL_1=3'b000;
  SDPB MEM_1_MEM_1_0_0_s (
    .DO({DO_0[31:8],mem_rdata_Z[15:8]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,mem_wdata_Z[15:8]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({GND,mem_addr_Z[11:2],GND,GND,GND}),
    .ADB({GND,mem_addr_Z[11:2],GND,GND,GND}),
    .CLKA(clk),
    .CLKB(clk),
    .CEA(MEM_1_7),
    .CEB(n76_4),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam MEM_1_MEM_1_0_0_s.BIT_WIDTH_0=8;
defparam MEM_1_MEM_1_0_0_s.BIT_WIDTH_1=8;
defparam MEM_1_MEM_1_0_0_s.INIT_RAM_00=256'h01F00005050005A007C7470005050005A047070707A0070005042C2E01000001;
defparam MEM_1_MEM_1_0_0_s.INIT_RAM_01=256'h07274700072E0424260180012400A467A707A0470786F7F7D7A707000707042E;
defparam MEM_1_MEM_1_0_0_s.INIT_RAM_02=256'h380807050526260026240807042E0180012420000096C7072747078747F085C7;
defparam MEM_1_MEM_1_0_0_s.INIT_RAM_03=256'h380807050526260026240807042E0180012400FA87172792279E272624870687;
defparam MEM_1_MEM_1_0_0_s.INIT_RAM_04=256'h080705052626F000262408072E2C04242601800124000082E727272624870687;
defparam MEM_1_MEM_1_0_0_s.INIT_RAM_05=256'h3037313A006F690020740A748001242000E62727182727E22727262487068738;
defparam MEM_1_MEM_1_0_0_s.INIT_RAM_06=256'h0000000000000000000000000000000000000000000000327604116300413120;
defparam MEM_1_MEM_1_0_0_s.READ_MODE=1'b0;
defparam MEM_1_MEM_1_0_0_s.RESET_MODE="SYNC";
defparam MEM_1_MEM_1_0_0_s.BLK_SEL_0=3'b000;
defparam MEM_1_MEM_1_0_0_s.BLK_SEL_1=3'b000;
  SDPB MEM_2_MEM_2_0_0_s (
    .DO({DO_1[31:8],mem_rdata_Z[23:16]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,mem_wdata_Z[23:16]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({GND,mem_addr_Z[11:2],GND,GND,GND}),
    .ADB({GND,mem_addr_Z[11:2],GND,GND,GND}),
    .CLKA(clk),
    .CLKB(clk),
    .CEA(MEM_2_7),
    .CEB(n76_4),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam MEM_2_MEM_2_0_0_s.BIT_WIDTH_0=8;
defparam MEM_2_MEM_2_0_0_s.BIT_WIDTH_1=8;
defparam MEM_2_MEM_2_0_0_s.INIT_RAM_00=256'h01DF4000200040E701F7F48000204080E7F401F4F00701800001811101108000;
defparam MEM_2_MEM_2_0_0_s.INIT_RAM_01=256'hF7C4F48004A4018111010001C100E7078700E7F40007F71757470000F4050181;
defparam MEM_2_MEM_2_0_0_s.INIT_RAM_02=256'hC807A60010C4844004F40000018101000181C100000707F7C4F4F417F45F0707;
defparam MEM_2_MEM_2_0_0_s.INIT_RAM_03=256'hC807A60010C4844004F400000181010001C100E7F7038407C407C4F4E406F8B6;
defparam MEM_2_MEM_2_0_0_s.INIT_RAM_04=256'h07A60010C4841F8004F40000B4A4018111010001C1000007E7C484F4E406F8B6;
defparam MEM_2_MEM_2_0_0_s.INIT_RAM_05=256'h363865204777740075610061000181C100E78484F7C4C4E7C4C4F4E406F8B6C8;
defparam MEM_2_MEM_2_0_0_s.INIT_RAM_06=256'h00000000000000000000000000000000000000000000007033100076721B2E31;
defparam MEM_2_MEM_2_0_0_s.READ_MODE=1'b0;
defparam MEM_2_MEM_2_0_0_s.RESET_MODE="SYNC";
defparam MEM_2_MEM_2_0_0_s.BLK_SEL_0=3'b000;
defparam MEM_2_MEM_2_0_0_s.BLK_SEL_1=3'b000;
  SDPB MEM_3_MEM_3_0_0_s (
    .DO({DO_2[31:8],mem_rdata_Z[31:24]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,mem_wdata_Z[31:24]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({GND,mem_addr_Z[11:2],GND,GND,GND}),
    .ADB({GND,mem_addr_Z[11:2],GND,GND,GND}),
    .CLKA(clk),
    .CLKB(clk),
    .CEA(MEM_3_7),
    .CEB(n76_4),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam MEM_3_MEM_3_0_0_s.BIT_WIDTH_0=8;
defparam MEM_3_MEM_3_0_0_s.BIT_WIDTH_1=8;
defparam MEM_3_MEM_3_0_0_s.INIT_RAM_00=256'hFEFB1C0000072E0040FFFE1E0000092D00FE40FEFF00400B2D020000FE000040;
defparam MEM_3_MEM_3_0_0_s.INIT_RAM_01=256'h00FDFE02FEFC030202FD000201000020005000FE50FE0F0000005000FE000200;
defparam MEM_3_MEM_3_0_0_s.INIT_RAM_02=256'h0000000000FEFE03FFFE00000200FE000302020000FC0000FDFEFE00FEF70000;
defparam MEM_3_MEM_3_0_0_s.INIT_RAM_03=256'h0000000000FEFE03FFFE00000200FE00020100FAD300FEFCFE00FEFEFE000000;
defparam MEM_3_MEM_3_0_0_s.INIT_RAM_04=256'h00000000FEFEEE03FFFE0000FCFC030202FD0002010000FC00FEFEFEFE000000;
defparam MEM_3_MEM_3_0_0_s.INIT_RAM_05=256'h36656128436E2000706E00720003020200FAFEFD00FEFDFCFEFDFEFE00000000;
defparam MEM_3_MEM_3_0_0_s.INIT_RAM_06=256'h0000000000000000000000000000000000000000000000303205000069003032;
defparam MEM_3_MEM_3_0_0_s.READ_MODE=1'b0;
defparam MEM_3_MEM_3_0_0_s.RESET_MODE="SYNC";
defparam MEM_3_MEM_3_0_0_s.BLK_SEL_0=3'b000;
defparam MEM_3_MEM_3_0_0_s.BLK_SEL_1=3'b000;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Memory */
module FemtoRV32 (
  clk,
  reset_n_d,
  n442_10,
  n76_12,
  n397_8,
  processor_rdata_2_10,
  processor_rdata_3_10,
  processor_rdata,
  rdata_gpio,
  mem_rdata_Z,
  rdata_uart,
  mem_addr_Z_11_15,
  mem_wstrb_1_5,
  writeBackData_1_11,
  writeBackData_1_12,
  writeBackData_4_11,
  writeBackData_1_21,
  mem_wstrb_1_7,
  n2286_5,
  PC_1,
  PC_12,
  PC_13,
  PC_14,
  PC_15,
  PC_16,
  PC_17,
  PC_18,
  PC_19,
  PC_20,
  PC_21,
  PC_22,
  PC_23,
  PC_24,
  PC_25,
  PC_26,
  PC_27,
  PC_28,
  PC_29,
  PC_30,
  PC_31,
  instr_2,
  instr_13,
  mem_wdata,
  loadstore_addr_1_1,
  loadstore_addr_12_1,
  loadstore_addr_13_1,
  loadstore_addr_14_1,
  loadstore_addr_15_1,
  loadstore_addr_16_1,
  loadstore_addr_17_1,
  loadstore_addr_18_1,
  loadstore_addr_19_1,
  loadstore_addr_20_1,
  loadstore_addr_21_1,
  loadstore_addr_22_1,
  loadstore_addr_23_1,
  loadstore_addr_24_1,
  loadstore_addr_25_1,
  loadstore_addr_26_1,
  loadstore_addr_27_1,
  loadstore_addr_28_1,
  loadstore_addr_29_1,
  loadstore_addr_30_1,
  loadstore_addr_31_1,
  state,
  mem_wdata_Z,
  mem_wstrb,
  mem_addr_Z
)
;
input clk;
input reset_n_d;
input n442_10;
input n76_12;
input n397_8;
input processor_rdata_2_10;
input processor_rdata_3_10;
input [31:2] processor_rdata;
input [1:0] rdata_gpio;
input [1:0] mem_rdata_Z;
input [3:0] rdata_uart;
output mem_addr_Z_11_15;
output mem_wstrb_1_5;
output writeBackData_1_11;
output writeBackData_1_12;
output writeBackData_4_11;
output writeBackData_1_21;
output mem_wstrb_1_7;
output n2286_5;
output PC_1;
output PC_12;
output PC_13;
output PC_14;
output PC_15;
output PC_16;
output PC_17;
output PC_18;
output PC_19;
output PC_20;
output PC_21;
output PC_22;
output PC_23;
output PC_24;
output PC_25;
output PC_26;
output PC_27;
output PC_28;
output PC_29;
output PC_30;
output PC_31;
output instr_2;
output instr_13;
output [7:0] mem_wdata;
output loadstore_addr_1_1;
output loadstore_addr_12_1;
output loadstore_addr_13_1;
output loadstore_addr_14_1;
output loadstore_addr_15_1;
output loadstore_addr_16_1;
output loadstore_addr_17_1;
output loadstore_addr_18_1;
output loadstore_addr_19_1;
output loadstore_addr_20_1;
output loadstore_addr_21_1;
output loadstore_addr_22_1;
output loadstore_addr_23_1;
output loadstore_addr_24_1;
output loadstore_addr_25_1;
output loadstore_addr_26_1;
output loadstore_addr_27_1;
output loadstore_addr_28_1;
output loadstore_addr_29_1;
output loadstore_addr_30_1;
output loadstore_addr_31_1;
output [2:0] state;
output [31:8] mem_wdata_Z;
output [1:1] mem_wstrb;
output [11:2] mem_addr_Z;
wire n874_3;
wire n875_3;
wire n876_3;
wire n877_3;
wire n878_3;
wire n879_3;
wire n880_3;
wire n881_3;
wire n882_3;
wire n883_3;
wire n884_3;
wire n885_3;
wire n886_3;
wire n887_3;
wire n888_3;
wire n889_3;
wire n890_3;
wire n891_3;
wire n892_3;
wire n893_3;
wire n894_3;
wire n895_3;
wire n896_3;
wire n897_3;
wire n898_3;
wire n899_3;
wire n900_3;
wire n901_3;
wire n902_3;
wire n903_3;
wire n904_3;
wire n905_3;
wire n906_3;
wire n907_3;
wire n908_3;
wire n909_3;
wire n2948_3;
wire n945_4;
wire n1142_4;
wire n1143_4;
wire n1144_4;
wire n1145_4;
wire n1146_4;
wire n1147_4;
wire n1148_4;
wire n1149_4;
wire n1150_3;
wire n1157_3;
wire n1158_3;
wire n1159_3;
wire n1160_3;
wire n1222_3;
wire n1223_3;
wire n1224_3;
wire n1225_3;
wire n1226_3;
wire n2027_3;
wire n2028_3;
wire n2029_3;
wire n2031_3;
wire n2060_3;
wire aluReg_30_8;
wire n2249_15;
wire registerFile_7;
wire state_2_9;
wire aluReg_31_8;
wire aluIn2_15_4;
wire aluIn2_15_5;
wire n874_4;
wire n874_5;
wire n875_4;
wire n876_4;
wire n877_4;
wire n878_4;
wire n879_4;
wire n880_4;
wire n881_4;
wire n882_4;
wire n883_4;
wire n884_4;
wire n885_4;
wire n886_4;
wire n887_4;
wire n888_4;
wire n889_4;
wire n890_4;
wire n891_4;
wire n892_4;
wire n893_4;
wire n894_4;
wire n895_4;
wire n896_4;
wire n897_4;
wire n898_4;
wire n899_4;
wire n900_4;
wire n901_4;
wire n902_4;
wire n903_4;
wire n905_4;
wire n907_4;
wire n1131_6;
wire writeBackData_0_4;
wire writeBackData_0_5;
wire writeBackData_0_6;
wire writeBackData_1_4;
wire writeBackData_1_5;
wire writeBackData_1_6;
wire writeBackData_1_7;
wire writeBackData_2_4;
wire writeBackData_2_5;
wire writeBackData_2_6;
wire writeBackData_3_4;
wire writeBackData_3_5;
wire writeBackData_3_6;
wire writeBackData_4_4;
wire writeBackData_4_5;
wire writeBackData_4_6;
wire writeBackData_4_7;
wire writeBackData_5_4;
wire writeBackData_5_5;
wire writeBackData_5_6;
wire writeBackData_5_7;
wire writeBackData_6_5;
wire writeBackData_6_6;
wire writeBackData_6_7;
wire writeBackData_7_4;
wire writeBackData_7_5;
wire writeBackData_7_6;
wire writeBackData_7_7;
wire writeBackData_8_4;
wire writeBackData_8_5;
wire writeBackData_8_6;
wire writeBackData_9_4;
wire writeBackData_9_5;
wire writeBackData_10_4;
wire writeBackData_10_5;
wire writeBackData_11_4;
wire writeBackData_11_5;
wire writeBackData_12_4;
wire writeBackData_13_4;
wire writeBackData_14_4;
wire writeBackData_15_4;
wire writeBackData_16_4;
wire writeBackData_17_4;
wire writeBackData_17_5;
wire writeBackData_18_5;
wire writeBackData_18_6;
wire writeBackData_19_4;
wire writeBackData_19_5;
wire writeBackData_20_4;
wire writeBackData_20_5;
wire writeBackData_21_4;
wire writeBackData_21_5;
wire writeBackData_22_4;
wire writeBackData_22_6;
wire writeBackData_23_4;
wire writeBackData_23_5;
wire writeBackData_24_4;
wire writeBackData_25_4;
wire writeBackData_26_4;
wire writeBackData_26_5;
wire writeBackData_27_4;
wire writeBackData_27_5;
wire writeBackData_28_4;
wire writeBackData_28_5;
wire writeBackData_29_4;
wire writeBackData_30_4;
wire writeBackData_31_4;
wire mem_wdata_Z_31_3;
wire mem_wdata_Z_30_3;
wire mem_wdata_Z_29_3;
wire mem_wdata_Z_28_3;
wire mem_wdata_Z_27_3;
wire mem_wdata_Z_26_3;
wire mem_wdata_Z_25_3;
wire mem_wdata_Z_24_3;
wire mem_wstrb_1_3;
wire n2012_4;
wire n2014_4;
wire n2014_5;
wire n2015_4;
wire n2016_4;
wire n2017_4;
wire n2018_4;
wire n2019_4;
wire n2020_4;
wire n2021_4;
wire n2022_4;
wire n2023_4;
wire n2024_4;
wire n2025_4;
wire n2026_4;
wire n2027_4;
wire n2030_4;
wire n2032_4;
wire n2033_4;
wire n2034_4;
wire n2035_4;
wire n2036_4;
wire n2037_4;
wire n2038_4;
wire n2039_4;
wire n2040_4;
wire n2041_4;
wire n2042_4;
wire n2043_4;
wire aluReg_30_9;
wire PC_1_7;
wire PC_1_8;
wire registerFile_8;
wire registerFile_9;
wire state_0_10;
wire writeBackData_0_7;
wire writeBackData_0_8;
wire writeBackData_0_10;
wire writeBackData_0_11;
wire writeBackData_0_12;
wire writeBackData_1_9;
wire writeBackData_1_10;
wire writeBackData_1_13;
wire writeBackData_1_14;
wire writeBackData_2_7;
wire writeBackData_2_8;
wire writeBackData_2_10;
wire writeBackData_2_11;
wire writeBackData_2_12;
wire writeBackData_3_7;
wire writeBackData_3_9;
wire writeBackData_3_10;
wire writeBackData_3_11;
wire writeBackData_3_12;
wire writeBackData_4_9;
wire writeBackData_4_12;
wire writeBackData_4_14;
wire writeBackData_5_8;
wire writeBackData_5_10;
wire writeBackData_5_11;
wire writeBackData_5_12;
wire writeBackData_6_8;
wire writeBackData_6_9;
wire writeBackData_7_8;
wire writeBackData_7_10;
wire writeBackData_7_11;
wire writeBackData_7_12;
wire writeBackData_7_13;
wire writeBackData_8_8;
wire writeBackData_8_10;
wire writeBackData_8_11;
wire writeBackData_8_12;
wire writeBackData_9_6;
wire writeBackData_9_8;
wire writeBackData_9_9;
wire writeBackData_9_10;
wire writeBackData_10_6;
wire writeBackData_10_9;
wire writeBackData_10_10;
wire writeBackData_11_6;
wire writeBackData_11_8;
wire writeBackData_11_9;
wire writeBackData_11_10;
wire writeBackData_12_5;
wire writeBackData_12_6;
wire writeBackData_12_7;
wire writeBackData_12_8;
wire writeBackData_13_5;
wire writeBackData_13_6;
wire writeBackData_13_7;
wire writeBackData_14_5;
wire writeBackData_14_6;
wire writeBackData_14_7;
wire writeBackData_14_8;
wire writeBackData_15_5;
wire writeBackData_15_6;
wire writeBackData_15_7;
wire writeBackData_15_8;
wire writeBackData_16_6;
wire writeBackData_16_9;
wire writeBackData_17_6;
wire writeBackData_17_8;
wire writeBackData_17_9;
wire writeBackData_17_10;
wire writeBackData_18_7;
wire writeBackData_18_8;
wire writeBackData_18_11;
wire writeBackData_18_12;
wire writeBackData_19_6;
wire writeBackData_19_8;
wire writeBackData_19_9;
wire writeBackData_19_10;
wire writeBackData_20_6;
wire writeBackData_20_9;
wire writeBackData_21_6;
wire writeBackData_21_8;
wire writeBackData_21_9;
wire writeBackData_21_10;
wire writeBackData_22_7;
wire writeBackData_22_9;
wire writeBackData_22_10;
wire writeBackData_22_11;
wire writeBackData_23_6;
wire writeBackData_23_9;
wire writeBackData_23_10;
wire writeBackData_24_6;
wire writeBackData_24_8;
wire writeBackData_24_9;
wire writeBackData_25_6;
wire writeBackData_25_8;
wire writeBackData_25_9;
wire writeBackData_26_6;
wire writeBackData_26_8;
wire writeBackData_26_9;
wire writeBackData_27_6;
wire writeBackData_27_8;
wire writeBackData_27_9;
wire writeBackData_27_10;
wire writeBackData_28_6;
wire writeBackData_28_8;
wire writeBackData_28_9;
wire writeBackData_28_10;
wire writeBackData_29_6;
wire writeBackData_29_8;
wire writeBackData_29_9;
wire writeBackData_30_6;
wire writeBackData_30_8;
wire writeBackData_30_9;
wire writeBackData_31_6;
wire writeBackData_31_8;
wire writeBackData_31_9;
wire n2012_5;
wire n2031_6;
wire n2032_5;
wire n2033_5;
wire n2038_5;
wire n2039_5;
wire n2041_5;
wire n2042_5;
wire aluReg_30_11;
wire PC_1_10;
wire PC_1_11;
wire PC_1_12;
wire writeBackData_0_13;
wire writeBackData_0_14;
wire writeBackData_0_15;
wire writeBackData_1_15;
wire writeBackData_2_14;
wire writeBackData_3_13;
wire writeBackData_4_15;
wire writeBackData_5_14;
wire writeBackData_6_13;
wire writeBackData_6_14;
wire writeBackData_7_14;
wire writeBackData_8_13;
wire writeBackData_8_14;
wire writeBackData_9_11;
wire writeBackData_9_12;
wire writeBackData_10_11;
wire writeBackData_10_12;
wire writeBackData_11_11;
wire writeBackData_12_9;
wire writeBackData_12_11;
wire writeBackData_13_8;
wire writeBackData_13_10;
wire writeBackData_13_11;
wire writeBackData_14_9;
wire writeBackData_15_9;
wire writeBackData_15_11;
wire writeBackData_15_12;
wire writeBackData_16_10;
wire writeBackData_16_11;
wire writeBackData_16_12;
wire writeBackData_16_13;
wire writeBackData_17_11;
wire writeBackData_18_13;
wire writeBackData_18_14;
wire writeBackData_18_15;
wire writeBackData_18_16;
wire writeBackData_19_11;
wire writeBackData_20_10;
wire writeBackData_20_12;
wire writeBackData_21_11;
wire writeBackData_22_12;
wire writeBackData_23_11;
wire writeBackData_23_12;
wire writeBackData_24_10;
wire writeBackData_24_11;
wire writeBackData_24_12;
wire writeBackData_25_10;
wire writeBackData_25_11;
wire writeBackData_25_12;
wire writeBackData_26_10;
wire writeBackData_26_11;
wire writeBackData_26_12;
wire writeBackData_26_13;
wire writeBackData_26_14;
wire writeBackData_27_11;
wire writeBackData_28_11;
wire writeBackData_29_10;
wire writeBackData_29_11;
wire writeBackData_29_12;
wire writeBackData_29_13;
wire writeBackData_30_10;
wire writeBackData_30_11;
wire writeBackData_30_12;
wire writeBackData_31_10;
wire writeBackData_31_11;
wire writeBackData_31_12;
wire writeBackData_31_13;
wire PC_1_15;
wire PC_1_16;
wire PC_1_17;
wire writeBackData_0_16;
wire writeBackData_0_17;
wire writeBackData_0_18;
wire writeBackData_0_19;
wire writeBackData_0_20;
wire writeBackData_1_17;
wire writeBackData_1_18;
wire writeBackData_1_19;
wire writeBackData_2_16;
wire writeBackData_2_17;
wire writeBackData_2_18;
wire writeBackData_3_15;
wire writeBackData_3_16;
wire writeBackData_3_17;
wire writeBackData_5_15;
wire writeBackData_5_16;
wire writeBackData_5_17;
wire writeBackData_12_12;
wire writeBackData_12_13;
wire writeBackData_12_14;
wire writeBackData_13_12;
wire writeBackData_13_13;
wire writeBackData_13_14;
wire writeBackData_14_11;
wire writeBackData_14_12;
wire writeBackData_14_13;
wire writeBackData_15_13;
wire writeBackData_15_14;
wire writeBackData_15_15;
wire writeBackData_15_16;
wire writeBackData_18_17;
wire writeBackData_23_13;
wire writeBackData_26_15;
wire PC_1_19;
wire PC_1_20;
wire PC_1_21;
wire PC_1_22;
wire PC_1_23;
wire PC_1_24;
wire PC_1_25;
wire PC_1_26;
wire PC_1_28;
wire PC_1_30;
wire aluReg_30_13;
wire n2031_8;
wire writeBackData_6_16;
wire n2030_7;
wire n2029_7;
wire writeBackData_16_15;
wire n2028_7;
wire writeBackData_23_15;
wire writeBackData_4_17;
wire writeBackData_3_19;
wire writeBackData_2_20;
wire writeBackData_6_18;
wire writeBackData_20_14;
wire writeBackData_10_14;
wire aluIn2_31_6;
wire writeBackData_4_21;
wire writeBackData_5_21;
wire writeBackData_18_19;
wire writeBackData_8_16;
wire n2026_7;
wire n2025_7;
wire n2024_7;
wire n2023_7;
wire n2022_7;
wire n2021_7;
wire n2020_7;
wire n2019_7;
wire n2018_7;
wire n2017_7;
wire n2016_7;
wire n2015_7;
wire n2014_8;
wire writeBackData_6_20;
wire n1151_8;
wire n1152_8;
wire n1153_8;
wire n1154_8;
wire n1155_8;
wire n1156_8;
wire n1141_6;
wire n1140_6;
wire n1139_6;
wire n1138_6;
wire n1137_6;
wire n1136_6;
wire n1135_6;
wire n1134_6;
wire n1133_6;
wire n1132_6;
wire n1131_8;
wire n2026_9;
wire n2024_9;
wire n2023_9;
wire n2022_9;
wire n2021_9;
wire n2020_9;
wire n2018_9;
wire n2017_9;
wire n2016_9;
wire n2015_9;
wire n2014_10;
wire n2031_10;
wire n2029_9;
wire n2028_9;
wire n2027_7;
wire n2043_6;
wire n2042_7;
wire n2041_7;
wire n2040_6;
wire n2039_7;
wire n2038_7;
wire n2037_6;
wire n2036_6;
wire n2035_6;
wire n2034_6;
wire n2033_7;
wire n2032_7;
wire n2030_9;
wire n2012_7;
wire writeBackData_15_18;
wire writeBackData_14_15;
wire writeBackData_13_16;
wire writeBackData_12_16;
wire writeBackData_5_23;
wire writeBackData_3_21;
wire writeBackData_2_22;
wire writeBackData_1_23;
wire writeBackData_31_15;
wire writeBackData_30_14;
wire writeBackData_29_15;
wire writeBackData_28_13;
wire writeBackData_27_13;
wire writeBackData_26_17;
wire writeBackData_25_14;
wire writeBackData_24_14;
wire writeBackData_23_17;
wire writeBackData_22_14;
wire writeBackData_21_13;
wire writeBackData_20_16;
wire writeBackData_19_13;
wire writeBackData_18_21;
wire writeBackData_17_13;
wire writeBackData_16_17;
wire writeBackData_11_13;
wire writeBackData_10_16;
wire writeBackData_9_14;
wire writeBackData_8_18;
wire writeBackData_7_16;
wire writeBackData_6_22;
wire writeBackData_4_23;
wire writeBackData_0_22;
wire n2249_18;
wire n904_6;
wire state_1_11;
wire state_3_11;
wire n2025_9;
wire n2019_9;
wire writeBackData_20_18;
wire writeBackData_31_17;
wire writeBackData_30_16;
wire writeBackData_29_17;
wire writeBackData_25_16;
wire writeBackData_24_16;
wire writeBackData_22_16;
wire writeBackData_18_23;
wire PC_1_32;
wire n2253_25;
wire PCplusImm_1_2;
wire PCplusImm_2_2;
wire PCplusImm_3_2;
wire PCplusImm_4_2;
wire PCplusImm_5_2;
wire PCplusImm_6_2;
wire PCplusImm_7_2;
wire PCplusImm_8_2;
wire PCplusImm_9_2;
wire PCplusImm_10_2;
wire PCplusImm_11_2;
wire PCplusImm_12_2;
wire PCplusImm_13_2;
wire PCplusImm_14_2;
wire PCplusImm_15_2;
wire PCplusImm_16_2;
wire PCplusImm_17_2;
wire PCplusImm_18_2;
wire PCplusImm_19_2;
wire PCplusImm_20_2;
wire PCplusImm_21_2;
wire PCplusImm_22_2;
wire PCplusImm_23_2;
wire PCplusImm_24_2;
wire PCplusImm_25_2;
wire PCplusImm_26_2;
wire PCplusImm_27_2;
wire PCplusImm_28_2;
wire PCplusImm_29_2;
wire PCplusImm_30_2;
wire PCplusImm_31_0_COUT;
wire loadstore_addr_0_2;
wire loadstore_addr_1_2;
wire loadstore_addr_2_2;
wire loadstore_addr_3_2;
wire loadstore_addr_4_2;
wire loadstore_addr_5_2;
wire loadstore_addr_6_2;
wire loadstore_addr_7_2;
wire loadstore_addr_8_2;
wire loadstore_addr_9_2;
wire loadstore_addr_10_2;
wire loadstore_addr_11_2;
wire loadstore_addr_12_2;
wire loadstore_addr_13_2;
wire loadstore_addr_14_2;
wire loadstore_addr_15_2;
wire loadstore_addr_16_2;
wire loadstore_addr_17_2;
wire loadstore_addr_18_2;
wire loadstore_addr_19_2;
wire loadstore_addr_20_2;
wire loadstore_addr_21_2;
wire loadstore_addr_22_2;
wire loadstore_addr_23_2;
wire loadstore_addr_24_2;
wire loadstore_addr_25_2;
wire loadstore_addr_26_2;
wire loadstore_addr_27_2;
wire loadstore_addr_28_2;
wire loadstore_addr_29_2;
wire loadstore_addr_30_2;
wire loadstore_addr_31_0_COUT;
wire n2578_1;
wire n2578_2;
wire n2577_1;
wire n2577_2;
wire n2576_1;
wire n2576_2;
wire n2575_1;
wire n2575_2;
wire n2574_1;
wire n2574_2;
wire n2573_1;
wire n2573_2;
wire n2572_1;
wire n2572_2;
wire n2571_1;
wire n2571_2;
wire n2570_1;
wire n2570_2;
wire n2569_1;
wire n2569_2;
wire n2568_1;
wire n2568_2;
wire n2567_1;
wire n2567_2;
wire n2566_1;
wire n2566_2;
wire n2565_1;
wire n2565_2;
wire n2564_1;
wire n2564_2;
wire n2563_1;
wire n2563_2;
wire n2562_1;
wire n2562_2;
wire n2561_1;
wire n2561_2;
wire n2560_1;
wire n2560_2;
wire n2559_1;
wire n2559_2;
wire n2558_1;
wire n2558_2;
wire n2557_1;
wire n2557_2;
wire n2556_1;
wire n2556_2;
wire n2555_1;
wire n2555_2;
wire n2554_1;
wire n2554_2;
wire n2553_1;
wire n2553_2;
wire n2552_1;
wire n2552_2;
wire n2551_1;
wire n2551_2;
wire n2550_1;
wire n2550_2;
wire n2549_1;
wire n2549_2;
wire n2548_1;
wire n2548_0_COUT;
wire aluPlus_0_3;
wire aluPlus_1_3;
wire aluPlus_2_3;
wire aluPlus_3_3;
wire aluPlus_4_3;
wire aluPlus_5_3;
wire aluPlus_6_3;
wire aluPlus_7_3;
wire aluPlus_8_3;
wire aluPlus_9_3;
wire aluPlus_10_3;
wire aluPlus_11_3;
wire aluPlus_12_3;
wire aluPlus_13_3;
wire aluPlus_14_3;
wire aluPlus_15_3;
wire aluPlus_16_3;
wire aluPlus_17_3;
wire aluPlus_18_3;
wire aluPlus_19_3;
wire aluPlus_20_3;
wire aluPlus_21_3;
wire aluPlus_22_3;
wire aluPlus_23_3;
wire aluPlus_24_3;
wire aluPlus_25_3;
wire aluPlus_26_3;
wire aluPlus_27_3;
wire aluPlus_28_3;
wire aluPlus_29_3;
wire aluPlus_30_3;
wire aluPlus_31_0_COUT;
wire aluMinus_0_3;
wire aluMinus_1_3;
wire aluMinus_2_3;
wire aluMinus_3_3;
wire aluMinus_4_3;
wire aluMinus_5_3;
wire aluMinus_6_3;
wire aluMinus_7_3;
wire aluMinus_8_3;
wire aluMinus_9_3;
wire aluMinus_10_3;
wire aluMinus_11_3;
wire aluMinus_12_3;
wire aluMinus_13_3;
wire aluMinus_14_3;
wire aluMinus_15_3;
wire aluMinus_16_3;
wire aluMinus_17_3;
wire aluMinus_18_3;
wire aluMinus_19_3;
wire aluMinus_20_3;
wire aluMinus_21_3;
wire aluMinus_22_3;
wire aluMinus_23_3;
wire aluMinus_24_3;
wire aluMinus_25_3;
wire aluMinus_26_3;
wire aluMinus_27_3;
wire aluMinus_28_3;
wire aluMinus_29_3;
wire aluMinus_30_3;
wire aluMinus_32_5;
wire n2579_6;
wire [31:0] aluIn2;
wire [31:0] writeBackData;
wire [11:2] PC_0;
wire [31:3] instr_0;
wire [31:0] cycles;
wire [31:0] aluReg;
wire [4:0] aluShamt;
wire [3:3] state_0;
wire [31:0] rs1;
wire [31:8] rs2;
wire [31:1] PCplusImm;
wire [11:0] loadstore_addr_0;
wire [31:0] aluPlus;
wire [31:0] aluMinus;
wire VCC;
wire GND;
  LUT3 aluIn2_31_s0 (
    .F(aluIn2[31]),
    .I0(rs2[31]),
    .I1(instr_0[31]),
    .I2(aluIn2_31_6) 
);
defparam aluIn2_31_s0.INIT=8'hAC;
  LUT3 aluIn2_30_s0 (
    .F(aluIn2[30]),
    .I0(rs2[30]),
    .I1(instr_0[31]),
    .I2(aluIn2_31_6) 
);
defparam aluIn2_30_s0.INIT=8'hAC;
  LUT3 aluIn2_29_s0 (
    .F(aluIn2[29]),
    .I0(rs2[29]),
    .I1(instr_0[31]),
    .I2(aluIn2_31_6) 
);
defparam aluIn2_29_s0.INIT=8'hAC;
  LUT3 aluIn2_28_s0 (
    .F(aluIn2[28]),
    .I0(rs2[28]),
    .I1(instr_0[31]),
    .I2(aluIn2_31_6) 
);
defparam aluIn2_28_s0.INIT=8'hAC;
  LUT3 aluIn2_27_s0 (
    .F(aluIn2[27]),
    .I0(rs2[27]),
    .I1(instr_0[31]),
    .I2(aluIn2_31_6) 
);
defparam aluIn2_27_s0.INIT=8'hAC;
  LUT3 aluIn2_26_s0 (
    .F(aluIn2[26]),
    .I0(rs2[26]),
    .I1(instr_0[31]),
    .I2(aluIn2_31_6) 
);
defparam aluIn2_26_s0.INIT=8'hAC;
  LUT3 aluIn2_25_s0 (
    .F(aluIn2[25]),
    .I0(rs2[25]),
    .I1(instr_0[31]),
    .I2(aluIn2_31_6) 
);
defparam aluIn2_25_s0.INIT=8'hAC;
  LUT3 aluIn2_24_s0 (
    .F(aluIn2[24]),
    .I0(rs2[24]),
    .I1(instr_0[31]),
    .I2(aluIn2_31_6) 
);
defparam aluIn2_24_s0.INIT=8'hAC;
  LUT3 aluIn2_23_s0 (
    .F(aluIn2[23]),
    .I0(rs2[23]),
    .I1(instr_0[31]),
    .I2(aluIn2_31_6) 
);
defparam aluIn2_23_s0.INIT=8'hAC;
  LUT3 aluIn2_22_s0 (
    .F(aluIn2[22]),
    .I0(rs2[22]),
    .I1(instr_0[31]),
    .I2(aluIn2_31_6) 
);
defparam aluIn2_22_s0.INIT=8'hAC;
  LUT3 aluIn2_21_s0 (
    .F(aluIn2[21]),
    .I0(rs2[21]),
    .I1(instr_0[31]),
    .I2(aluIn2_31_6) 
);
defparam aluIn2_21_s0.INIT=8'hAC;
  LUT3 aluIn2_20_s0 (
    .F(aluIn2[20]),
    .I0(rs2[20]),
    .I1(instr_0[31]),
    .I2(aluIn2_31_6) 
);
defparam aluIn2_20_s0.INIT=8'hAC;
  LUT3 aluIn2_19_s0 (
    .F(aluIn2[19]),
    .I0(rs2[19]),
    .I1(instr_0[31]),
    .I2(aluIn2_31_6) 
);
defparam aluIn2_19_s0.INIT=8'hAC;
  LUT3 aluIn2_18_s0 (
    .F(aluIn2[18]),
    .I0(rs2[18]),
    .I1(instr_0[31]),
    .I2(aluIn2_31_6) 
);
defparam aluIn2_18_s0.INIT=8'hAC;
  LUT3 aluIn2_17_s0 (
    .F(aluIn2[17]),
    .I0(rs2[17]),
    .I1(instr_0[31]),
    .I2(aluIn2_31_6) 
);
defparam aluIn2_17_s0.INIT=8'hAC;
  LUT3 aluIn2_16_s0 (
    .F(aluIn2[16]),
    .I0(rs2[16]),
    .I1(instr_0[31]),
    .I2(aluIn2_31_6) 
);
defparam aluIn2_16_s0.INIT=8'hAC;
  LUT4 aluIn2_15_s0 (
    .F(aluIn2[15]),
    .I0(rs2[15]),
    .I1(instr_0[31]),
    .I2(aluIn2_15_4),
    .I3(aluIn2_15_5) 
);
defparam aluIn2_15_s0.INIT=16'hACCC;
  LUT4 aluIn2_14_s0 (
    .F(aluIn2[14]),
    .I0(rs2[14]),
    .I1(instr_0[31]),
    .I2(aluIn2_15_4),
    .I3(aluIn2_15_5) 
);
defparam aluIn2_14_s0.INIT=16'hACCC;
  LUT4 aluIn2_13_s0 (
    .F(aluIn2[13]),
    .I0(rs2[13]),
    .I1(instr_0[31]),
    .I2(aluIn2_15_4),
    .I3(aluIn2_15_5) 
);
defparam aluIn2_13_s0.INIT=16'hACCC;
  LUT4 aluIn2_12_s0 (
    .F(aluIn2[12]),
    .I0(rs2[12]),
    .I1(instr_0[31]),
    .I2(aluIn2_15_4),
    .I3(aluIn2_15_5) 
);
defparam aluIn2_12_s0.INIT=16'hACCC;
  LUT3 aluIn2_11_s0 (
    .F(aluIn2[11]),
    .I0(rs2[11]),
    .I1(instr_0[31]),
    .I2(aluIn2_31_6) 
);
defparam aluIn2_11_s0.INIT=8'hAC;
  LUT3 aluIn2_10_s0 (
    .F(aluIn2[10]),
    .I0(rs2[10]),
    .I1(instr_0[30]),
    .I2(aluIn2_31_6) 
);
defparam aluIn2_10_s0.INIT=8'hAC;
  LUT3 aluIn2_9_s0 (
    .F(aluIn2[9]),
    .I0(rs2[9]),
    .I1(instr_0[29]),
    .I2(aluIn2_31_6) 
);
defparam aluIn2_9_s0.INIT=8'hAC;
  LUT3 aluIn2_8_s0 (
    .F(aluIn2[8]),
    .I0(rs2[8]),
    .I1(instr_0[28]),
    .I2(aluIn2_31_6) 
);
defparam aluIn2_8_s0.INIT=8'hAC;
  LUT3 aluIn2_7_s0 (
    .F(aluIn2[7]),
    .I0(mem_wdata[7]),
    .I1(instr_0[27]),
    .I2(aluIn2_31_6) 
);
defparam aluIn2_7_s0.INIT=8'hAC;
  LUT3 aluIn2_6_s0 (
    .F(aluIn2[6]),
    .I0(mem_wdata[6]),
    .I1(instr_0[26]),
    .I2(aluIn2_31_6) 
);
defparam aluIn2_6_s0.INIT=8'hAC;
  LUT4 aluIn2_5_s0 (
    .F(aluIn2[5]),
    .I0(mem_wdata[5]),
    .I1(instr_0[25]),
    .I2(aluIn2_15_4),
    .I3(aluIn2_15_5) 
);
defparam aluIn2_5_s0.INIT=16'hACCC;
  LUT3 aluIn2_4_s0 (
    .F(aluIn2[4]),
    .I0(mem_wdata[4]),
    .I1(instr_0[24]),
    .I2(aluIn2_31_6) 
);
defparam aluIn2_4_s0.INIT=8'hAC;
  LUT4 aluIn2_3_s0 (
    .F(aluIn2[3]),
    .I0(mem_wdata[3]),
    .I1(instr_0[23]),
    .I2(aluIn2_15_4),
    .I3(aluIn2_15_5) 
);
defparam aluIn2_3_s0.INIT=16'hACCC;
  LUT4 aluIn2_2_s0 (
    .F(aluIn2[2]),
    .I0(mem_wdata[2]),
    .I1(instr_0[22]),
    .I2(aluIn2_15_4),
    .I3(aluIn2_15_5) 
);
defparam aluIn2_2_s0.INIT=16'hACCC;
  LUT4 aluIn2_1_s0 (
    .F(aluIn2[1]),
    .I0(mem_wdata[1]),
    .I1(instr_0[21]),
    .I2(aluIn2_15_4),
    .I3(aluIn2_15_5) 
);
defparam aluIn2_1_s0.INIT=16'hACCC;
  LUT3 aluIn2_0_s0 (
    .F(aluIn2[0]),
    .I0(mem_wdata[0]),
    .I1(instr_0[20]),
    .I2(aluIn2_31_6) 
);
defparam aluIn2_0_s0.INIT=8'hAC;
  LUT3 n874_s0 (
    .F(n874_3),
    .I0(n874_4),
    .I1(rs1[30]),
    .I2(n874_5) 
);
defparam n874_s0.INIT=8'hCA;
  LUT3 n875_s0 (
    .F(n875_3),
    .I0(n875_4),
    .I1(rs1[29]),
    .I2(n874_5) 
);
defparam n875_s0.INIT=8'hCA;
  LUT3 n876_s0 (
    .F(n876_3),
    .I0(n876_4),
    .I1(rs1[28]),
    .I2(n874_5) 
);
defparam n876_s0.INIT=8'hCA;
  LUT3 n877_s0 (
    .F(n877_3),
    .I0(n877_4),
    .I1(rs1[27]),
    .I2(n874_5) 
);
defparam n877_s0.INIT=8'hCA;
  LUT3 n878_s0 (
    .F(n878_3),
    .I0(n878_4),
    .I1(rs1[26]),
    .I2(n874_5) 
);
defparam n878_s0.INIT=8'hCA;
  LUT3 n879_s0 (
    .F(n879_3),
    .I0(n879_4),
    .I1(rs1[25]),
    .I2(n874_5) 
);
defparam n879_s0.INIT=8'hCA;
  LUT3 n880_s0 (
    .F(n880_3),
    .I0(n880_4),
    .I1(rs1[24]),
    .I2(n874_5) 
);
defparam n880_s0.INIT=8'hCA;
  LUT3 n881_s0 (
    .F(n881_3),
    .I0(n881_4),
    .I1(rs1[23]),
    .I2(n874_5) 
);
defparam n881_s0.INIT=8'hCA;
  LUT3 n882_s0 (
    .F(n882_3),
    .I0(n882_4),
    .I1(rs1[22]),
    .I2(n874_5) 
);
defparam n882_s0.INIT=8'hCA;
  LUT3 n883_s0 (
    .F(n883_3),
    .I0(n883_4),
    .I1(rs1[21]),
    .I2(n874_5) 
);
defparam n883_s0.INIT=8'hCA;
  LUT3 n884_s0 (
    .F(n884_3),
    .I0(n884_4),
    .I1(rs1[20]),
    .I2(n874_5) 
);
defparam n884_s0.INIT=8'hCA;
  LUT3 n885_s0 (
    .F(n885_3),
    .I0(n885_4),
    .I1(rs1[19]),
    .I2(n874_5) 
);
defparam n885_s0.INIT=8'hCA;
  LUT3 n886_s0 (
    .F(n886_3),
    .I0(n886_4),
    .I1(rs1[18]),
    .I2(n874_5) 
);
defparam n886_s0.INIT=8'hCA;
  LUT3 n887_s0 (
    .F(n887_3),
    .I0(n887_4),
    .I1(rs1[17]),
    .I2(n874_5) 
);
defparam n887_s0.INIT=8'hCA;
  LUT3 n888_s0 (
    .F(n888_3),
    .I0(n888_4),
    .I1(rs1[16]),
    .I2(n874_5) 
);
defparam n888_s0.INIT=8'hCA;
  LUT3 n889_s0 (
    .F(n889_3),
    .I0(n889_4),
    .I1(rs1[15]),
    .I2(n874_5) 
);
defparam n889_s0.INIT=8'hCA;
  LUT3 n890_s0 (
    .F(n890_3),
    .I0(n890_4),
    .I1(rs1[14]),
    .I2(n874_5) 
);
defparam n890_s0.INIT=8'hCA;
  LUT3 n891_s0 (
    .F(n891_3),
    .I0(n891_4),
    .I1(rs1[13]),
    .I2(n874_5) 
);
defparam n891_s0.INIT=8'hCA;
  LUT3 n892_s0 (
    .F(n892_3),
    .I0(n892_4),
    .I1(rs1[12]),
    .I2(n874_5) 
);
defparam n892_s0.INIT=8'hCA;
  LUT3 n893_s0 (
    .F(n893_3),
    .I0(n893_4),
    .I1(rs1[11]),
    .I2(n874_5) 
);
defparam n893_s0.INIT=8'hCA;
  LUT3 n894_s0 (
    .F(n894_3),
    .I0(n894_4),
    .I1(rs1[10]),
    .I2(n874_5) 
);
defparam n894_s0.INIT=8'hCA;
  LUT3 n895_s0 (
    .F(n895_3),
    .I0(n895_4),
    .I1(rs1[9]),
    .I2(n874_5) 
);
defparam n895_s0.INIT=8'hCA;
  LUT3 n896_s0 (
    .F(n896_3),
    .I0(n896_4),
    .I1(rs1[8]),
    .I2(n874_5) 
);
defparam n896_s0.INIT=8'hCA;
  LUT3 n897_s0 (
    .F(n897_3),
    .I0(n897_4),
    .I1(rs1[7]),
    .I2(n874_5) 
);
defparam n897_s0.INIT=8'hCA;
  LUT3 n898_s0 (
    .F(n898_3),
    .I0(n898_4),
    .I1(rs1[6]),
    .I2(n874_5) 
);
defparam n898_s0.INIT=8'hCA;
  LUT3 n899_s0 (
    .F(n899_3),
    .I0(n899_4),
    .I1(rs1[5]),
    .I2(n874_5) 
);
defparam n899_s0.INIT=8'hCA;
  LUT3 n900_s0 (
    .F(n900_3),
    .I0(n900_4),
    .I1(rs1[4]),
    .I2(n874_5) 
);
defparam n900_s0.INIT=8'hCA;
  LUT3 n901_s0 (
    .F(n901_3),
    .I0(n901_4),
    .I1(rs1[3]),
    .I2(n874_5) 
);
defparam n901_s0.INIT=8'hCA;
  LUT3 n902_s0 (
    .F(n902_3),
    .I0(n902_4),
    .I1(rs1[2]),
    .I2(n874_5) 
);
defparam n902_s0.INIT=8'hCA;
  LUT3 n903_s0 (
    .F(n903_3),
    .I0(n903_4),
    .I1(rs1[1]),
    .I2(n874_5) 
);
defparam n903_s0.INIT=8'hCA;
  LUT4 n904_s0 (
    .F(n904_3),
    .I0(n904_6),
    .I1(aluReg[1]),
    .I2(rs1[0]),
    .I3(n874_5) 
);
defparam n904_s0.INIT=16'hF044;
  LUT4 n905_s0 (
    .F(n905_3),
    .I0(aluIn2[4]),
    .I1(aluShamt[3]),
    .I2(n905_4),
    .I3(aluShamt[4]) 
);
defparam n905_s0.INIT=16'hCF20;
  LUT4 n906_s0 (
    .F(n906_3),
    .I0(aluIn2[3]),
    .I1(aluShamt[4]),
    .I2(aluShamt[3]),
    .I3(n905_4) 
);
defparam n906_s0.INIT=16'h0EF0;
  LUT3 n907_s0 (
    .F(n907_3),
    .I0(n874_5),
    .I1(aluIn2[2]),
    .I2(n907_4) 
);
defparam n907_s0.INIT=8'hD0;
  LUT4 n908_s0 (
    .F(n908_3),
    .I0(aluIn2[1]),
    .I1(n874_5),
    .I2(aluShamt[0]),
    .I3(aluShamt[1]) 
);
defparam n908_s0.INIT=16'hB00B;
  LUT3 n909_s0 (
    .F(n909_3),
    .I0(n874_5),
    .I1(aluIn2[0]),
    .I2(aluShamt[0]) 
);
defparam n909_s0.INIT=8'h0D;
  LUT2 n2948_s0 (
    .F(n2948_3),
    .I0(reset_n_d),
    .I1(state[1]) 
);
defparam n2948_s0.INIT=4'h8;
  LUT4 n945_s1 (
    .F(n945_4),
    .I0(aluReg[30]),
    .I1(n904_6),
    .I2(rs1[31]),
    .I3(n874_5) 
);
defparam n945_s1.INIT=16'hF088;
  LUT4 n1142_s1 (
    .F(n1142_4),
    .I0(instr_0[31]),
    .I1(instr_0[19]),
    .I2(instr_0[3]),
    .I3(instr_0[4]) 
);
defparam n1142_s1.INIT=16'hCCCA;
  LUT4 n1143_s1 (
    .F(n1143_4),
    .I0(instr_0[31]),
    .I1(instr_0[18]),
    .I2(instr_0[3]),
    .I3(instr_0[4]) 
);
defparam n1143_s1.INIT=16'hCCCA;
  LUT4 n1144_s1 (
    .F(n1144_4),
    .I0(instr_0[31]),
    .I1(instr_0[17]),
    .I2(instr_0[3]),
    .I3(instr_0[4]) 
);
defparam n1144_s1.INIT=16'hCCCA;
  LUT4 n1145_s1 (
    .F(n1145_4),
    .I0(instr_0[31]),
    .I1(instr_0[16]),
    .I2(instr_0[3]),
    .I3(instr_0[4]) 
);
defparam n1145_s1.INIT=16'hCCCA;
  LUT4 n1146_s1 (
    .F(n1146_4),
    .I0(instr_0[31]),
    .I1(instr_0[15]),
    .I2(instr_0[3]),
    .I3(instr_0[4]) 
);
defparam n1146_s1.INIT=16'hCCCA;
  LUT4 n1147_s1 (
    .F(n1147_4),
    .I0(instr_0[31]),
    .I1(instr_0[14]),
    .I2(instr_0[3]),
    .I3(instr_0[4]) 
);
defparam n1147_s1.INIT=16'hCCCA;
  LUT4 n1148_s1 (
    .F(n1148_4),
    .I0(instr_0[31]),
    .I1(instr_13),
    .I2(instr_0[3]),
    .I3(instr_0[4]) 
);
defparam n1148_s1.INIT=16'hCCCA;
  LUT4 n1149_s1 (
    .F(n1149_4),
    .I0(instr_0[31]),
    .I1(instr_0[12]),
    .I2(instr_0[3]),
    .I3(instr_0[4]) 
);
defparam n1149_s1.INIT=16'hCCCA;
  LUT4 n1150_s0 (
    .F(n1150_3),
    .I0(instr_0[4]),
    .I1(instr_0[7]),
    .I2(instr_0[20]),
    .I3(instr_0[3]) 
);
defparam n1150_s0.INIT=16'hF044;
  LUT4 n1157_s0 (
    .F(n1157_3),
    .I0(instr_0[4]),
    .I1(instr_0[11]),
    .I2(instr_0[24]),
    .I3(instr_0[3]) 
);
defparam n1157_s0.INIT=16'hF044;
  LUT4 n1158_s0 (
    .F(n1158_3),
    .I0(instr_0[4]),
    .I1(instr_0[10]),
    .I2(instr_0[23]),
    .I3(instr_0[3]) 
);
defparam n1158_s0.INIT=16'hF044;
  LUT4 n1159_s0 (
    .F(n1159_3),
    .I0(instr_0[4]),
    .I1(instr_0[9]),
    .I2(instr_0[22]),
    .I3(instr_0[3]) 
);
defparam n1159_s0.INIT=16'hF044;
  LUT4 n1160_s0 (
    .F(n1160_3),
    .I0(instr_0[4]),
    .I1(instr_0[8]),
    .I2(instr_0[21]),
    .I3(instr_0[3]) 
);
defparam n1160_s0.INIT=16'hF044;
  LUT3 n1222_s0 (
    .F(n1222_3),
    .I0(instr_0[24]),
    .I1(instr_0[11]),
    .I2(instr_0[5]) 
);
defparam n1222_s0.INIT=8'hCA;
  LUT3 n1223_s0 (
    .F(n1223_3),
    .I0(instr_0[23]),
    .I1(instr_0[10]),
    .I2(instr_0[5]) 
);
defparam n1223_s0.INIT=8'hCA;
  LUT3 n1224_s0 (
    .F(n1224_3),
    .I0(instr_0[22]),
    .I1(instr_0[9]),
    .I2(instr_0[5]) 
);
defparam n1224_s0.INIT=8'hCA;
  LUT3 n1225_s0 (
    .F(n1225_3),
    .I0(instr_0[21]),
    .I1(instr_0[8]),
    .I2(instr_0[5]) 
);
defparam n1225_s0.INIT=8'hCA;
  LUT3 n1226_s0 (
    .F(n1226_3),
    .I0(instr_0[20]),
    .I1(instr_0[7]),
    .I2(instr_0[5]) 
);
defparam n1226_s0.INIT=8'hCA;
  LUT4 writeBackData_0_s0 (
    .F(writeBackData[0]),
    .I0(writeBackData_0_4),
    .I1(cycles[0]),
    .I2(writeBackData_0_5),
    .I3(writeBackData_0_6) 
);
defparam writeBackData_0_s0.INIT=16'hFFF8;
  LUT4 writeBackData_1_s0 (
    .F(writeBackData[1]),
    .I0(writeBackData_1_4),
    .I1(writeBackData_1_5),
    .I2(writeBackData_1_6),
    .I3(writeBackData_1_7) 
);
defparam writeBackData_1_s0.INIT=16'h40FF;
  LUT4 writeBackData_2_s0 (
    .F(writeBackData[2]),
    .I0(writeBackData_2_4),
    .I1(writeBackData_2_5),
    .I2(writeBackData_1_6),
    .I3(writeBackData_2_6) 
);
defparam writeBackData_2_s0.INIT=16'hE0FF;
  LUT4 writeBackData_3_s0 (
    .F(writeBackData[3]),
    .I0(writeBackData_3_4),
    .I1(writeBackData_3_5),
    .I2(writeBackData_1_6),
    .I3(writeBackData_3_6) 
);
defparam writeBackData_3_s0.INIT=16'hE0FF;
  LUT4 writeBackData_4_s0 (
    .F(writeBackData[4]),
    .I0(writeBackData_4_4),
    .I1(writeBackData_4_5),
    .I2(writeBackData_4_6),
    .I3(writeBackData_4_7) 
);
defparam writeBackData_4_s0.INIT=16'hFEFF;
  LUT4 writeBackData_5_s0 (
    .F(writeBackData[5]),
    .I0(writeBackData_5_4),
    .I1(writeBackData_5_5),
    .I2(writeBackData_5_6),
    .I3(writeBackData_5_7) 
);
defparam writeBackData_5_s0.INIT=16'hF2FF;
  LUT4 writeBackData_6_s0 (
    .F(writeBackData[6]),
    .I0(writeBackData_6_18),
    .I1(writeBackData_6_5),
    .I2(writeBackData_6_6),
    .I3(writeBackData_6_7) 
);
defparam writeBackData_6_s0.INIT=16'hF2FF;
  LUT4 writeBackData_7_s0 (
    .F(writeBackData[7]),
    .I0(writeBackData_7_4),
    .I1(writeBackData_7_5),
    .I2(writeBackData_7_6),
    .I3(writeBackData_7_7) 
);
defparam writeBackData_7_s0.INIT=16'hFEFF;
  LUT4 writeBackData_8_s0 (
    .F(writeBackData[8]),
    .I0(writeBackData_8_4),
    .I1(instr_0[12]),
    .I2(writeBackData_8_5),
    .I3(writeBackData_8_6) 
);
defparam writeBackData_8_s0.INIT=16'hF2FF;
  LUT4 writeBackData_9_s0 (
    .F(writeBackData[9]),
    .I0(writeBackData_8_4),
    .I1(instr_0[12]),
    .I2(writeBackData_9_4),
    .I3(writeBackData_9_5) 
);
defparam writeBackData_9_s0.INIT=16'hF2FF;
  LUT4 writeBackData_10_s0 (
    .F(writeBackData[10]),
    .I0(writeBackData_8_4),
    .I1(instr_0[12]),
    .I2(writeBackData_10_4),
    .I3(writeBackData_10_5) 
);
defparam writeBackData_10_s0.INIT=16'hF2FF;
  LUT4 writeBackData_11_s0 (
    .F(writeBackData[11]),
    .I0(writeBackData_8_4),
    .I1(instr_0[12]),
    .I2(writeBackData_11_4),
    .I3(writeBackData_11_5) 
);
defparam writeBackData_11_s0.INIT=16'hF2FF;
  LUT3 writeBackData_12_s0 (
    .F(writeBackData[12]),
    .I0(instr_0[12]),
    .I1(writeBackData_8_4),
    .I2(writeBackData_12_4) 
);
defparam writeBackData_12_s0.INIT=8'h4F;
  LUT3 writeBackData_13_s0 (
    .F(writeBackData[13]),
    .I0(instr_0[12]),
    .I1(writeBackData_8_4),
    .I2(writeBackData_13_4) 
);
defparam writeBackData_13_s0.INIT=8'h4F;
  LUT3 writeBackData_14_s0 (
    .F(writeBackData[14]),
    .I0(instr_0[12]),
    .I1(writeBackData_8_4),
    .I2(writeBackData_14_4) 
);
defparam writeBackData_14_s0.INIT=8'h4F;
  LUT2 writeBackData_15_s0 (
    .F(writeBackData[15]),
    .I0(writeBackData_8_4),
    .I1(writeBackData_15_4) 
);
defparam writeBackData_15_s0.INIT=4'hB;
  LUT3 writeBackData_16_s0 (
    .F(writeBackData[16]),
    .I0(writeBackData_8_4),
    .I1(writeBackData_16_4),
    .I2(writeBackData_16_15) 
);
defparam writeBackData_16_s0.INIT=8'hEF;
  LUT3 writeBackData_17_s0 (
    .F(writeBackData[17]),
    .I0(writeBackData_8_4),
    .I1(writeBackData_17_4),
    .I2(writeBackData_17_5) 
);
defparam writeBackData_17_s0.INIT=8'hEF;
  LUT4 writeBackData_18_s0 (
    .F(writeBackData[18]),
    .I0(writeBackData_8_4),
    .I1(writeBackData_18_23),
    .I2(writeBackData_18_5),
    .I3(writeBackData_18_6) 
);
defparam writeBackData_18_s0.INIT=16'hFEFF;
  LUT3 writeBackData_19_s0 (
    .F(writeBackData[19]),
    .I0(writeBackData_8_4),
    .I1(writeBackData_19_4),
    .I2(writeBackData_19_5) 
);
defparam writeBackData_19_s0.INIT=8'hEF;
  LUT3 writeBackData_20_s0 (
    .F(writeBackData[20]),
    .I0(writeBackData_8_4),
    .I1(writeBackData_20_4),
    .I2(writeBackData_20_5) 
);
defparam writeBackData_20_s0.INIT=8'hEF;
  LUT3 writeBackData_21_s0 (
    .F(writeBackData[21]),
    .I0(writeBackData_8_4),
    .I1(writeBackData_21_4),
    .I2(writeBackData_21_5) 
);
defparam writeBackData_21_s0.INIT=8'hEF;
  LUT4 writeBackData_22_s0 (
    .F(writeBackData[22]),
    .I0(writeBackData_8_4),
    .I1(writeBackData_22_4),
    .I2(writeBackData_22_16),
    .I3(writeBackData_22_6) 
);
defparam writeBackData_22_s0.INIT=16'hFEFF;
  LUT3 writeBackData_23_s0 (
    .F(writeBackData[23]),
    .I0(writeBackData_8_4),
    .I1(writeBackData_23_4),
    .I2(writeBackData_23_5) 
);
defparam writeBackData_23_s0.INIT=8'hEF;
  LUT3 writeBackData_24_s0 (
    .F(writeBackData[24]),
    .I0(writeBackData_8_4),
    .I1(writeBackData_24_4),
    .I2(writeBackData_24_16) 
);
defparam writeBackData_24_s0.INIT=8'hEF;
  LUT3 writeBackData_25_s0 (
    .F(writeBackData[25]),
    .I0(writeBackData_8_4),
    .I1(writeBackData_25_4),
    .I2(writeBackData_25_16) 
);
defparam writeBackData_25_s0.INIT=8'hEF;
  LUT3 writeBackData_26_s0 (
    .F(writeBackData[26]),
    .I0(writeBackData_8_4),
    .I1(writeBackData_26_4),
    .I2(writeBackData_26_5) 
);
defparam writeBackData_26_s0.INIT=8'hEF;
  LUT3 writeBackData_27_s0 (
    .F(writeBackData[27]),
    .I0(writeBackData_8_4),
    .I1(writeBackData_27_4),
    .I2(writeBackData_27_5) 
);
defparam writeBackData_27_s0.INIT=8'hEF;
  LUT3 writeBackData_28_s0 (
    .F(writeBackData[28]),
    .I0(writeBackData_8_4),
    .I1(writeBackData_28_4),
    .I2(writeBackData_28_5) 
);
defparam writeBackData_28_s0.INIT=8'hEF;
  LUT3 writeBackData_29_s0 (
    .F(writeBackData[29]),
    .I0(writeBackData_8_4),
    .I1(writeBackData_29_4),
    .I2(writeBackData_29_17) 
);
defparam writeBackData_29_s0.INIT=8'hEF;
  LUT3 writeBackData_30_s0 (
    .F(writeBackData[30]),
    .I0(writeBackData_8_4),
    .I1(writeBackData_30_4),
    .I2(writeBackData_30_16) 
);
defparam writeBackData_30_s0.INIT=8'hEF;
  LUT3 writeBackData_31_s0 (
    .F(writeBackData[31]),
    .I0(writeBackData_8_4),
    .I1(writeBackData_31_4),
    .I2(writeBackData_31_17) 
);
defparam writeBackData_31_s0.INIT=8'hEF;
  LUT3 mem_wdata_Z_15_s (
    .F(mem_wdata_Z[15]),
    .I0(mem_wdata[7]),
    .I1(rs2[15]),
    .I2(loadstore_addr_0[0]) 
);
defparam mem_wdata_Z_15_s.INIT=8'hAC;
  LUT3 mem_wdata_Z_14_s (
    .F(mem_wdata_Z[14]),
    .I0(mem_wdata[6]),
    .I1(rs2[14]),
    .I2(loadstore_addr_0[0]) 
);
defparam mem_wdata_Z_14_s.INIT=8'hAC;
  LUT3 mem_wdata_Z_13_s (
    .F(mem_wdata_Z[13]),
    .I0(mem_wdata[5]),
    .I1(rs2[13]),
    .I2(loadstore_addr_0[0]) 
);
defparam mem_wdata_Z_13_s.INIT=8'hAC;
  LUT3 mem_wdata_Z_12_s (
    .F(mem_wdata_Z[12]),
    .I0(mem_wdata[4]),
    .I1(rs2[12]),
    .I2(loadstore_addr_0[0]) 
);
defparam mem_wdata_Z_12_s.INIT=8'hAC;
  LUT3 mem_wdata_Z_11_s (
    .F(mem_wdata_Z[11]),
    .I0(mem_wdata[3]),
    .I1(rs2[11]),
    .I2(loadstore_addr_0[0]) 
);
defparam mem_wdata_Z_11_s.INIT=8'hAC;
  LUT3 mem_wdata_Z_10_s (
    .F(mem_wdata_Z[10]),
    .I0(mem_wdata[2]),
    .I1(rs2[10]),
    .I2(loadstore_addr_0[0]) 
);
defparam mem_wdata_Z_10_s.INIT=8'hAC;
  LUT3 mem_wdata_Z_9_s (
    .F(mem_wdata_Z[9]),
    .I0(mem_wdata[1]),
    .I1(rs2[9]),
    .I2(loadstore_addr_0[0]) 
);
defparam mem_wdata_Z_9_s.INIT=8'hAC;
  LUT3 mem_wdata_Z_8_s (
    .F(mem_wdata_Z[8]),
    .I0(mem_wdata[0]),
    .I1(rs2[8]),
    .I2(loadstore_addr_0[0]) 
);
defparam mem_wdata_Z_8_s.INIT=8'hAC;
  LUT3 mem_wdata_Z_23_s (
    .F(mem_wdata_Z[23]),
    .I0(mem_wdata[7]),
    .I1(rs2[23]),
    .I2(loadstore_addr_1_1) 
);
defparam mem_wdata_Z_23_s.INIT=8'hAC;
  LUT3 mem_wdata_Z_22_s (
    .F(mem_wdata_Z[22]),
    .I0(mem_wdata[6]),
    .I1(rs2[22]),
    .I2(loadstore_addr_1_1) 
);
defparam mem_wdata_Z_22_s.INIT=8'hAC;
  LUT3 mem_wdata_Z_21_s (
    .F(mem_wdata_Z[21]),
    .I0(mem_wdata[5]),
    .I1(rs2[21]),
    .I2(loadstore_addr_1_1) 
);
defparam mem_wdata_Z_21_s.INIT=8'hAC;
  LUT3 mem_wdata_Z_20_s (
    .F(mem_wdata_Z[20]),
    .I0(mem_wdata[4]),
    .I1(rs2[20]),
    .I2(loadstore_addr_1_1) 
);
defparam mem_wdata_Z_20_s.INIT=8'hAC;
  LUT3 mem_wdata_Z_19_s (
    .F(mem_wdata_Z[19]),
    .I0(mem_wdata[3]),
    .I1(rs2[19]),
    .I2(loadstore_addr_1_1) 
);
defparam mem_wdata_Z_19_s.INIT=8'hAC;
  LUT3 mem_wdata_Z_18_s (
    .F(mem_wdata_Z[18]),
    .I0(mem_wdata[2]),
    .I1(rs2[18]),
    .I2(loadstore_addr_1_1) 
);
defparam mem_wdata_Z_18_s.INIT=8'hAC;
  LUT3 mem_wdata_Z_17_s (
    .F(mem_wdata_Z[17]),
    .I0(mem_wdata[1]),
    .I1(rs2[17]),
    .I2(loadstore_addr_1_1) 
);
defparam mem_wdata_Z_17_s.INIT=8'hAC;
  LUT3 mem_wdata_Z_16_s (
    .F(mem_wdata_Z[16]),
    .I0(mem_wdata[0]),
    .I1(rs2[16]),
    .I2(loadstore_addr_1_1) 
);
defparam mem_wdata_Z_16_s.INIT=8'hAC;
  LUT3 mem_wdata_Z_31_s (
    .F(mem_wdata_Z[31]),
    .I0(mem_wdata_Z_31_3),
    .I1(mem_wdata[7]),
    .I2(loadstore_addr_0[0]) 
);
defparam mem_wdata_Z_31_s.INIT=8'hCA;
  LUT3 mem_wdata_Z_30_s (
    .F(mem_wdata_Z[30]),
    .I0(mem_wdata_Z_30_3),
    .I1(mem_wdata[6]),
    .I2(loadstore_addr_0[0]) 
);
defparam mem_wdata_Z_30_s.INIT=8'hCA;
  LUT3 mem_wdata_Z_29_s (
    .F(mem_wdata_Z[29]),
    .I0(mem_wdata_Z_29_3),
    .I1(mem_wdata[5]),
    .I2(loadstore_addr_0[0]) 
);
defparam mem_wdata_Z_29_s.INIT=8'hCA;
  LUT3 mem_wdata_Z_28_s (
    .F(mem_wdata_Z[28]),
    .I0(mem_wdata_Z_28_3),
    .I1(mem_wdata[4]),
    .I2(loadstore_addr_0[0]) 
);
defparam mem_wdata_Z_28_s.INIT=8'hCA;
  LUT3 mem_wdata_Z_27_s (
    .F(mem_wdata_Z[27]),
    .I0(mem_wdata_Z_27_3),
    .I1(mem_wdata[3]),
    .I2(loadstore_addr_0[0]) 
);
defparam mem_wdata_Z_27_s.INIT=8'hCA;
  LUT3 mem_wdata_Z_26_s (
    .F(mem_wdata_Z[26]),
    .I0(mem_wdata_Z_26_3),
    .I1(mem_wdata[2]),
    .I2(loadstore_addr_0[0]) 
);
defparam mem_wdata_Z_26_s.INIT=8'hCA;
  LUT3 mem_wdata_Z_25_s (
    .F(mem_wdata_Z[25]),
    .I0(mem_wdata_Z_25_3),
    .I1(mem_wdata[1]),
    .I2(loadstore_addr_0[0]) 
);
defparam mem_wdata_Z_25_s.INIT=8'hCA;
  LUT3 mem_wdata_Z_24_s (
    .F(mem_wdata_Z[24]),
    .I0(mem_wdata_Z_24_3),
    .I1(mem_wdata[0]),
    .I2(loadstore_addr_0[0]) 
);
defparam mem_wdata_Z_24_s.INIT=8'hCA;
  LUT4 n2027_s0 (
    .F(n2027_3),
    .I0(n2027_4),
    .I1(PCplusImm[18]),
    .I2(n2027_7),
    .I3(n2014_4) 
);
defparam n2027_s0.INIT=16'hFAFC;
  LUT4 n2028_s0 (
    .F(n2028_3),
    .I0(n2028_7),
    .I1(PCplusImm[17]),
    .I2(n2028_9),
    .I3(n2014_4) 
);
defparam n2028_s0.INIT=16'hFAFC;
  LUT4 n2029_s0 (
    .F(n2029_3),
    .I0(n2029_7),
    .I1(PCplusImm[16]),
    .I2(n2029_9),
    .I3(n2014_4) 
);
defparam n2029_s0.INIT=16'hFAFC;
  LUT4 n2031_s0 (
    .F(n2031_3),
    .I0(n2031_8),
    .I1(PCplusImm[14]),
    .I2(n2031_10),
    .I3(n2014_4) 
);
defparam n2031_s0.INIT=16'h050C;
  LUT3 n2060_s0 (
    .F(n2060_3),
    .I0(state[1]),
    .I1(state[2]),
    .I2(state_0[3]) 
);
defparam n2060_s0.INIT=8'h01;
  LUT4 aluReg_30_s3 (
    .F(aluReg_30_8),
    .I0(state[2]),
    .I1(aluReg_30_9),
    .I2(aluReg_30_13),
    .I3(n874_5) 
);
defparam aluReg_30_s3.INIT=16'h80FF;
  LUT2 n2249_s10 (
    .F(n2249_15),
    .I0(state[2]),
    .I1(n2249_18) 
);
defparam n2249_s10.INIT=4'h8;
  LUT3 registerFile_s5 (
    .F(registerFile_7),
    .I0(registerFile_8),
    .I1(instr_0[7]),
    .I2(registerFile_9) 
);
defparam registerFile_s5.INIT=8'hD0;
  LUT2 state_2_s4 (
    .F(state_2_9),
    .I0(state[1]),
    .I1(state_1_11) 
);
defparam state_2_s4.INIT=4'hE;
  LUT4 aluReg_31_s3 (
    .F(aluReg_31_8),
    .I0(n874_5),
    .I1(n904_6),
    .I2(instr_0[30]),
    .I3(aluReg_30_8) 
);
defparam aluReg_31_s3.INIT=16'hEF00;
  LUT2 aluIn2_15_s1 (
    .F(aluIn2_15_4),
    .I0(instr_0[4]),
    .I1(instr_0[6]) 
);
defparam aluIn2_15_s1.INIT=4'h6;
  LUT3 aluIn2_15_s2 (
    .F(aluIn2_15_5),
    .I0(instr_2),
    .I1(instr_0[3]),
    .I2(instr_0[5]) 
);
defparam aluIn2_15_s2.INIT=8'h10;
  LUT3 n874_s1 (
    .F(n874_4),
    .I0(aluReg[29]),
    .I1(aluReg[31]),
    .I2(n904_6) 
);
defparam n874_s1.INIT=8'hAC;
  LUT3 n874_s2 (
    .F(n874_5),
    .I0(aluShamt[3]),
    .I1(aluShamt[4]),
    .I2(n905_4) 
);
defparam n874_s2.INIT=8'h10;
  LUT3 n875_s1 (
    .F(n875_4),
    .I0(aluReg[28]),
    .I1(aluReg[30]),
    .I2(n904_6) 
);
defparam n875_s1.INIT=8'hAC;
  LUT3 n876_s1 (
    .F(n876_4),
    .I0(aluReg[27]),
    .I1(aluReg[29]),
    .I2(n904_6) 
);
defparam n876_s1.INIT=8'hAC;
  LUT3 n877_s1 (
    .F(n877_4),
    .I0(aluReg[26]),
    .I1(aluReg[28]),
    .I2(n904_6) 
);
defparam n877_s1.INIT=8'hAC;
  LUT3 n878_s1 (
    .F(n878_4),
    .I0(aluReg[25]),
    .I1(aluReg[27]),
    .I2(n904_6) 
);
defparam n878_s1.INIT=8'hAC;
  LUT3 n879_s1 (
    .F(n879_4),
    .I0(aluReg[24]),
    .I1(aluReg[26]),
    .I2(n904_6) 
);
defparam n879_s1.INIT=8'hAC;
  LUT3 n880_s1 (
    .F(n880_4),
    .I0(aluReg[23]),
    .I1(aluReg[25]),
    .I2(n904_6) 
);
defparam n880_s1.INIT=8'hAC;
  LUT3 n881_s1 (
    .F(n881_4),
    .I0(aluReg[22]),
    .I1(aluReg[24]),
    .I2(n904_6) 
);
defparam n881_s1.INIT=8'hAC;
  LUT3 n882_s1 (
    .F(n882_4),
    .I0(aluReg[21]),
    .I1(aluReg[23]),
    .I2(n904_6) 
);
defparam n882_s1.INIT=8'hAC;
  LUT3 n883_s1 (
    .F(n883_4),
    .I0(aluReg[20]),
    .I1(aluReg[22]),
    .I2(n904_6) 
);
defparam n883_s1.INIT=8'hAC;
  LUT3 n884_s1 (
    .F(n884_4),
    .I0(aluReg[19]),
    .I1(aluReg[21]),
    .I2(n904_6) 
);
defparam n884_s1.INIT=8'hAC;
  LUT3 n885_s1 (
    .F(n885_4),
    .I0(aluReg[18]),
    .I1(aluReg[20]),
    .I2(n904_6) 
);
defparam n885_s1.INIT=8'hAC;
  LUT3 n886_s1 (
    .F(n886_4),
    .I0(aluReg[17]),
    .I1(aluReg[19]),
    .I2(n904_6) 
);
defparam n886_s1.INIT=8'hAC;
  LUT3 n887_s1 (
    .F(n887_4),
    .I0(aluReg[16]),
    .I1(aluReg[18]),
    .I2(n904_6) 
);
defparam n887_s1.INIT=8'hAC;
  LUT3 n888_s1 (
    .F(n888_4),
    .I0(aluReg[15]),
    .I1(aluReg[17]),
    .I2(n904_6) 
);
defparam n888_s1.INIT=8'hAC;
  LUT3 n889_s1 (
    .F(n889_4),
    .I0(aluReg[14]),
    .I1(aluReg[16]),
    .I2(n904_6) 
);
defparam n889_s1.INIT=8'hAC;
  LUT3 n890_s1 (
    .F(n890_4),
    .I0(aluReg[13]),
    .I1(aluReg[15]),
    .I2(n904_6) 
);
defparam n890_s1.INIT=8'hAC;
  LUT3 n891_s1 (
    .F(n891_4),
    .I0(aluReg[12]),
    .I1(aluReg[14]),
    .I2(n904_6) 
);
defparam n891_s1.INIT=8'hAC;
  LUT3 n892_s1 (
    .F(n892_4),
    .I0(aluReg[11]),
    .I1(aluReg[13]),
    .I2(n904_6) 
);
defparam n892_s1.INIT=8'hAC;
  LUT3 n893_s1 (
    .F(n893_4),
    .I0(aluReg[10]),
    .I1(aluReg[12]),
    .I2(n904_6) 
);
defparam n893_s1.INIT=8'hAC;
  LUT3 n894_s1 (
    .F(n894_4),
    .I0(aluReg[9]),
    .I1(aluReg[11]),
    .I2(n904_6) 
);
defparam n894_s1.INIT=8'hAC;
  LUT3 n895_s1 (
    .F(n895_4),
    .I0(aluReg[8]),
    .I1(aluReg[10]),
    .I2(n904_6) 
);
defparam n895_s1.INIT=8'hAC;
  LUT3 n896_s1 (
    .F(n896_4),
    .I0(aluReg[7]),
    .I1(aluReg[9]),
    .I2(n904_6) 
);
defparam n896_s1.INIT=8'hAC;
  LUT3 n897_s1 (
    .F(n897_4),
    .I0(aluReg[6]),
    .I1(aluReg[8]),
    .I2(n904_6) 
);
defparam n897_s1.INIT=8'hAC;
  LUT3 n898_s1 (
    .F(n898_4),
    .I0(aluReg[5]),
    .I1(aluReg[7]),
    .I2(n904_6) 
);
defparam n898_s1.INIT=8'hAC;
  LUT3 n899_s1 (
    .F(n899_4),
    .I0(aluReg[4]),
    .I1(aluReg[6]),
    .I2(n904_6) 
);
defparam n899_s1.INIT=8'hAC;
  LUT3 n900_s1 (
    .F(n900_4),
    .I0(aluReg[3]),
    .I1(aluReg[5]),
    .I2(n904_6) 
);
defparam n900_s1.INIT=8'hAC;
  LUT3 n901_s1 (
    .F(n901_4),
    .I0(aluReg[2]),
    .I1(aluReg[4]),
    .I2(n904_6) 
);
defparam n901_s1.INIT=8'hAC;
  LUT3 n902_s1 (
    .F(n902_4),
    .I0(aluReg[1]),
    .I1(aluReg[3]),
    .I2(n904_6) 
);
defparam n902_s1.INIT=8'hAC;
  LUT3 n903_s1 (
    .F(n903_4),
    .I0(aluReg[0]),
    .I1(aluReg[2]),
    .I2(n904_6) 
);
defparam n903_s1.INIT=8'hAC;
  LUT3 n905_s1 (
    .F(n905_4),
    .I0(aluShamt[0]),
    .I1(aluShamt[1]),
    .I2(aluShamt[2]) 
);
defparam n905_s1.INIT=8'h01;
  LUT3 n907_s1 (
    .F(n907_4),
    .I0(aluShamt[0]),
    .I1(aluShamt[1]),
    .I2(aluShamt[2]) 
);
defparam n907_s1.INIT=8'hE1;
  LUT2 n1131_s3 (
    .F(n1131_6),
    .I0(instr_0[3]),
    .I1(instr_0[4]) 
);
defparam n1131_s3.INIT=4'h4;
  LUT2 mem_addr_Z_11_s12 (
    .F(mem_addr_Z_11_15),
    .I0(state[1]),
    .I1(state[0]) 
);
defparam mem_addr_Z_11_s12.INIT=4'h1;
  LUT4 writeBackData_0_s1 (
    .F(writeBackData_0_4),
    .I0(instr_2),
    .I1(instr_0[5]),
    .I2(instr_0[6]),
    .I3(n1131_6) 
);
defparam writeBackData_0_s1.INIT=16'h4000;
  LUT4 writeBackData_0_s2 (
    .F(writeBackData_0_5),
    .I0(writeBackData_0_7),
    .I1(writeBackData_0_8),
    .I2(writeBackData_0_22),
    .I3(aluReg_30_13) 
);
defparam writeBackData_0_s2.INIT=16'hEF00;
  LUT4 writeBackData_0_s3 (
    .F(writeBackData_0_6),
    .I0(writeBackData_0_10),
    .I1(writeBackData_0_11),
    .I2(writeBackData_0_12),
    .I3(writeBackData_1_6) 
);
defparam writeBackData_0_s3.INIT=16'hFE00;
  LUT4 writeBackData_1_s1 (
    .F(writeBackData_1_4),
    .I0(n442_10),
    .I1(rdata_gpio[1]),
    .I2(writeBackData_1_21),
    .I3(writeBackData_1_9) 
);
defparam writeBackData_1_s1.INIT=16'h0700;
  LUT4 writeBackData_1_s2 (
    .F(writeBackData_1_5),
    .I0(processor_rdata[17]),
    .I1(mem_wstrb_1_3),
    .I2(writeBackData_1_10),
    .I3(writeBackData_1_11) 
);
defparam writeBackData_1_s2.INIT=16'h0FBB;
  LUT2 writeBackData_1_s3 (
    .F(writeBackData_1_6),
    .I0(instr_2),
    .I1(writeBackData_1_12) 
);
defparam writeBackData_1_s3.INIT=4'h4;
  LUT4 writeBackData_1_s4 (
    .F(writeBackData_1_7),
    .I0(writeBackData_0_4),
    .I1(cycles[1]),
    .I2(writeBackData_1_13),
    .I3(writeBackData_1_14) 
);
defparam writeBackData_1_s4.INIT=16'h0700;
  LUT4 writeBackData_2_s1 (
    .F(writeBackData_2_4),
    .I0(processor_rdata[2]),
    .I1(processor_rdata[18]),
    .I2(writeBackData_2_7),
    .I3(mem_wstrb_1_3) 
);
defparam writeBackData_2_s1.INIT=16'h0C0A;
  LUT4 writeBackData_2_s2 (
    .F(writeBackData_2_5),
    .I0(writeBackData_2_8),
    .I1(writeBackData_2_20),
    .I2(writeBackData_2_10),
    .I3(writeBackData_2_7) 
);
defparam writeBackData_2_s2.INIT=16'h0D00;
  LUT4 writeBackData_2_s3 (
    .F(writeBackData_2_6),
    .I0(writeBackData_0_4),
    .I1(cycles[2]),
    .I2(writeBackData_2_11),
    .I3(writeBackData_2_12) 
);
defparam writeBackData_2_s3.INIT=16'h0700;
  LUT4 writeBackData_3_s1 (
    .F(writeBackData_3_4),
    .I0(processor_rdata[3]),
    .I1(processor_rdata[19]),
    .I2(writeBackData_2_7),
    .I3(mem_wstrb_1_3) 
);
defparam writeBackData_3_s1.INIT=16'h0C0A;
  LUT4 writeBackData_3_s2 (
    .F(writeBackData_3_5),
    .I0(writeBackData_3_7),
    .I1(writeBackData_3_19),
    .I2(writeBackData_3_9),
    .I3(writeBackData_2_7) 
);
defparam writeBackData_3_s2.INIT=16'h0D00;
  LUT4 writeBackData_3_s3 (
    .F(writeBackData_3_6),
    .I0(writeBackData_3_10),
    .I1(PCplusImm[3]),
    .I2(writeBackData_3_11),
    .I3(writeBackData_3_12) 
);
defparam writeBackData_3_s3.INIT=16'h0700;
  LUT4 writeBackData_4_s1 (
    .F(writeBackData_4_4),
    .I0(processor_rdata[4]),
    .I1(processor_rdata[20]),
    .I2(mem_wstrb_1_3),
    .I3(writeBackData_4_21) 
);
defparam writeBackData_4_s1.INIT=16'hCA00;
  LUT4 writeBackData_4_s2 (
    .F(writeBackData_4_5),
    .I0(writeBackData_4_9),
    .I1(instr_0[14]),
    .I2(writeBackData_4_23),
    .I3(aluReg_30_13) 
);
defparam writeBackData_4_s2.INIT=16'h4F00;
  LUT4 writeBackData_4_s3 (
    .F(writeBackData_4_6),
    .I0(processor_rdata[4]),
    .I1(writeBackData_4_11),
    .I2(writeBackData_4_12),
    .I3(writeBackData_4_17) 
);
defparam writeBackData_4_s3.INIT=16'hB000;
  LUT3 writeBackData_4_s4 (
    .F(writeBackData_4_7),
    .I0(writeBackData_0_4),
    .I1(cycles[4]),
    .I2(writeBackData_4_14) 
);
defparam writeBackData_4_s4.INIT=8'h70;
  LUT4 writeBackData_5_s1 (
    .F(writeBackData_5_4),
    .I0(processor_rdata[5]),
    .I1(writeBackData_4_11),
    .I2(writeBackData_5_8),
    .I3(writeBackData_5_21) 
);
defparam writeBackData_5_s1.INIT=16'h0B00;
  LUT4 writeBackData_5_s2 (
    .F(writeBackData_5_5),
    .I0(processor_rdata[21]),
    .I1(processor_rdata[29]),
    .I2(loadstore_addr_0[0]),
    .I3(loadstore_addr_1_1) 
);
defparam writeBackData_5_s2.INIT=16'h3500;
  LUT4 writeBackData_5_s3 (
    .F(writeBackData_5_6),
    .I0(processor_rdata[5]),
    .I1(processor_rdata[21]),
    .I2(mem_wstrb_1_3),
    .I3(writeBackData_4_21) 
);
defparam writeBackData_5_s3.INIT=16'hCA00;
  LUT4 writeBackData_5_s4 (
    .F(writeBackData_5_7),
    .I0(writeBackData_5_10),
    .I1(PC_1_8),
    .I2(writeBackData_5_11),
    .I3(writeBackData_5_12) 
);
defparam writeBackData_5_s4.INIT=16'h0D00;
  LUT3 writeBackData_6_s2 (
    .F(writeBackData_6_5),
    .I0(processor_rdata[22]),
    .I1(loadstore_addr_0[0]),
    .I2(writeBackData_6_8) 
);
defparam writeBackData_6_s2.INIT=8'hD0;
  LUT4 writeBackData_6_s3 (
    .F(writeBackData_6_6),
    .I0(writeBackData_6_9),
    .I1(instr_0[14]),
    .I2(writeBackData_6_22),
    .I3(aluReg_30_13) 
);
defparam writeBackData_6_s3.INIT=16'h4F00;
  LUT4 writeBackData_6_s4 (
    .F(writeBackData_6_7),
    .I0(processor_rdata[6]),
    .I1(mem_wstrb_1_3),
    .I2(writeBackData_6_20),
    .I3(writeBackData_6_16) 
);
defparam writeBackData_6_s4.INIT=16'h1F00;
  LUT4 writeBackData_7_s1 (
    .F(writeBackData_7_4),
    .I0(writeBackData_7_8),
    .I1(instr_0[14]),
    .I2(writeBackData_7_16),
    .I3(aluReg_30_13) 
);
defparam writeBackData_7_s1.INIT=16'h4F00;
  LUT2 writeBackData_7_s2 (
    .F(writeBackData_7_5),
    .I0(cycles[7]),
    .I1(writeBackData_0_4) 
);
defparam writeBackData_7_s2.INIT=4'h8;
  LUT4 writeBackData_7_s3 (
    .F(writeBackData_7_6),
    .I0(writeBackData_7_10),
    .I1(writeBackData_7_11),
    .I2(loadstore_addr_0[0]),
    .I3(writeBackData_5_21) 
);
defparam writeBackData_7_s3.INIT=16'h3500;
  LUT2 writeBackData_7_s4 (
    .F(writeBackData_7_7),
    .I0(writeBackData_7_12),
    .I1(writeBackData_7_13) 
);
defparam writeBackData_7_s4.INIT=4'h4;
  LUT4 writeBackData_8_s1 (
    .F(writeBackData_8_4),
    .I0(writeBackData_7_11),
    .I1(writeBackData_7_10),
    .I2(mem_wstrb_1_7),
    .I3(writeBackData_8_16) 
);
defparam writeBackData_8_s1.INIT=16'h3500;
  LUT4 writeBackData_8_s2 (
    .F(writeBackData_8_5),
    .I0(writeBackData_8_8),
    .I1(instr_0[14]),
    .I2(writeBackData_8_18),
    .I3(aluReg_30_13) 
);
defparam writeBackData_8_s2.INIT=16'h4F00;
  LUT4 writeBackData_8_s3 (
    .F(writeBackData_8_6),
    .I0(writeBackData_8_10),
    .I1(PC_1_8),
    .I2(writeBackData_8_11),
    .I3(writeBackData_8_12) 
);
defparam writeBackData_8_s3.INIT=16'h0D00;
  LUT4 writeBackData_9_s1 (
    .F(writeBackData_9_4),
    .I0(writeBackData_9_6),
    .I1(instr_0[14]),
    .I2(writeBackData_9_14),
    .I3(aluReg_30_13) 
);
defparam writeBackData_9_s1.INIT=16'h4F00;
  LUT4 writeBackData_9_s2 (
    .F(writeBackData_9_5),
    .I0(writeBackData_9_8),
    .I1(PC_1_8),
    .I2(writeBackData_9_9),
    .I3(writeBackData_9_10) 
);
defparam writeBackData_9_s2.INIT=16'h0D00;
  LUT4 writeBackData_10_s1 (
    .F(writeBackData_10_4),
    .I0(writeBackData_10_6),
    .I1(instr_0[14]),
    .I2(writeBackData_10_16),
    .I3(aluReg_30_13) 
);
defparam writeBackData_10_s1.INIT=16'h4F00;
  LUT4 writeBackData_10_s2 (
    .F(writeBackData_10_5),
    .I0(writeBackData_10_14),
    .I1(PC_1_8),
    .I2(writeBackData_10_9),
    .I3(writeBackData_10_10) 
);
defparam writeBackData_10_s2.INIT=16'h0D00;
  LUT4 writeBackData_11_s1 (
    .F(writeBackData_11_4),
    .I0(writeBackData_11_6),
    .I1(instr_0[14]),
    .I2(writeBackData_11_13),
    .I3(aluReg_30_13) 
);
defparam writeBackData_11_s1.INIT=16'h4F00;
  LUT4 writeBackData_11_s2 (
    .F(writeBackData_11_5),
    .I0(writeBackData_11_8),
    .I1(PC_1_8),
    .I2(writeBackData_11_9),
    .I3(writeBackData_11_10) 
);
defparam writeBackData_11_s2.INIT=16'h0D00;
  LUT4 writeBackData_12_s1 (
    .F(writeBackData_12_4),
    .I0(writeBackData_12_5),
    .I1(writeBackData_12_6),
    .I2(writeBackData_12_7),
    .I3(writeBackData_12_8) 
);
defparam writeBackData_12_s1.INIT=16'h1000;
  LUT3 writeBackData_13_s1 (
    .F(writeBackData_13_4),
    .I0(writeBackData_13_5),
    .I1(writeBackData_13_6),
    .I2(writeBackData_13_7) 
);
defparam writeBackData_13_s1.INIT=8'h10;
  LUT4 writeBackData_14_s1 (
    .F(writeBackData_14_4),
    .I0(writeBackData_14_5),
    .I1(writeBackData_14_6),
    .I2(writeBackData_14_7),
    .I3(writeBackData_14_8) 
);
defparam writeBackData_14_s1.INIT=16'h1000;
  LUT4 writeBackData_15_s1 (
    .F(writeBackData_15_4),
    .I0(writeBackData_15_5),
    .I1(writeBackData_15_6),
    .I2(writeBackData_15_7),
    .I3(writeBackData_15_8) 
);
defparam writeBackData_15_s1.INIT=16'h0100;
  LUT4 writeBackData_16_s1 (
    .F(writeBackData_16_4),
    .I0(writeBackData_16_6),
    .I1(instr_0[14]),
    .I2(writeBackData_16_17),
    .I3(aluReg_30_13) 
);
defparam writeBackData_16_s1.INIT=16'h4F00;
  LUT4 writeBackData_17_s1 (
    .F(writeBackData_17_4),
    .I0(writeBackData_17_6),
    .I1(instr_0[14]),
    .I2(writeBackData_17_13),
    .I3(aluReg_30_13) 
);
defparam writeBackData_17_s1.INIT=16'h4F00;
  LUT4 writeBackData_17_s2 (
    .F(writeBackData_17_5),
    .I0(writeBackData_17_8),
    .I1(PC_1_8),
    .I2(writeBackData_17_9),
    .I3(writeBackData_17_10) 
);
defparam writeBackData_17_s2.INIT=16'hD000;
  LUT4 writeBackData_18_s2 (
    .F(writeBackData_18_5),
    .I0(writeBackData_18_8),
    .I1(instr_0[14]),
    .I2(writeBackData_18_21),
    .I3(aluReg_30_13) 
);
defparam writeBackData_18_s2.INIT=16'h4F00;
  LUT4 writeBackData_18_s3 (
    .F(writeBackData_18_6),
    .I0(writeBackData_18_19),
    .I1(processor_rdata[18]),
    .I2(writeBackData_18_11),
    .I3(writeBackData_18_12) 
);
defparam writeBackData_18_s3.INIT=16'h0700;
  LUT4 writeBackData_19_s1 (
    .F(writeBackData_19_4),
    .I0(writeBackData_19_6),
    .I1(instr_0[14]),
    .I2(writeBackData_19_13),
    .I3(aluReg_30_13) 
);
defparam writeBackData_19_s1.INIT=16'h4F00;
  LUT4 writeBackData_19_s2 (
    .F(writeBackData_19_5),
    .I0(writeBackData_19_8),
    .I1(PC_1_8),
    .I2(writeBackData_19_9),
    .I3(writeBackData_19_10) 
);
defparam writeBackData_19_s2.INIT=16'hD000;
  LUT4 writeBackData_20_s1 (
    .F(writeBackData_20_4),
    .I0(writeBackData_20_6),
    .I1(instr_0[14]),
    .I2(writeBackData_20_16),
    .I3(aluReg_30_13) 
);
defparam writeBackData_20_s1.INIT=16'h4F00;
  LUT4 writeBackData_20_s2 (
    .F(writeBackData_20_5),
    .I0(writeBackData_0_4),
    .I1(cycles[20]),
    .I2(writeBackData_20_18),
    .I3(writeBackData_20_9) 
);
defparam writeBackData_20_s2.INIT=16'h0700;
  LUT4 writeBackData_21_s1 (
    .F(writeBackData_21_4),
    .I0(writeBackData_21_6),
    .I1(instr_0[14]),
    .I2(writeBackData_21_13),
    .I3(aluReg_30_13) 
);
defparam writeBackData_21_s1.INIT=16'h4F00;
  LUT4 writeBackData_21_s2 (
    .F(writeBackData_21_5),
    .I0(writeBackData_21_8),
    .I1(PC_1_8),
    .I2(writeBackData_21_9),
    .I3(writeBackData_21_10) 
);
defparam writeBackData_21_s2.INIT=16'hD000;
  LUT4 writeBackData_22_s1 (
    .F(writeBackData_22_4),
    .I0(writeBackData_22_7),
    .I1(instr_0[14]),
    .I2(writeBackData_22_14),
    .I3(aluReg_30_13) 
);
defparam writeBackData_22_s1.INIT=16'h4F00;
  LUT4 writeBackData_22_s3 (
    .F(writeBackData_22_6),
    .I0(writeBackData_18_19),
    .I1(processor_rdata[22]),
    .I2(writeBackData_22_10),
    .I3(writeBackData_22_11) 
);
defparam writeBackData_22_s3.INIT=16'h0700;
  LUT4 writeBackData_23_s1 (
    .F(writeBackData_23_4),
    .I0(writeBackData_23_6),
    .I1(instr_0[14]),
    .I2(writeBackData_23_17),
    .I3(aluReg_30_13) 
);
defparam writeBackData_23_s1.INIT=16'h4F00;
  LUT4 writeBackData_23_s2 (
    .F(writeBackData_23_5),
    .I0(writeBackData_23_15),
    .I1(PC_1_8),
    .I2(writeBackData_23_9),
    .I3(writeBackData_23_10) 
);
defparam writeBackData_23_s2.INIT=16'hD000;
  LUT4 writeBackData_24_s1 (
    .F(writeBackData_24_4),
    .I0(writeBackData_24_6),
    .I1(instr_0[14]),
    .I2(writeBackData_24_14),
    .I3(aluReg_30_13) 
);
defparam writeBackData_24_s1.INIT=16'h4F00;
  LUT4 writeBackData_25_s1 (
    .F(writeBackData_25_4),
    .I0(writeBackData_25_6),
    .I1(instr_0[14]),
    .I2(writeBackData_25_14),
    .I3(aluReg_30_13) 
);
defparam writeBackData_25_s1.INIT=16'h4F00;
  LUT4 writeBackData_26_s1 (
    .F(writeBackData_26_4),
    .I0(writeBackData_26_6),
    .I1(instr_0[14]),
    .I2(writeBackData_26_17),
    .I3(aluReg_30_13) 
);
defparam writeBackData_26_s1.INIT=16'h4F00;
  LUT4 writeBackData_26_s2 (
    .F(writeBackData_26_5),
    .I0(PC_1_8),
    .I1(PC_26),
    .I2(writeBackData_26_8),
    .I3(writeBackData_26_9) 
);
defparam writeBackData_26_s2.INIT=16'hEB00;
  LUT4 writeBackData_27_s1 (
    .F(writeBackData_27_4),
    .I0(writeBackData_27_6),
    .I1(instr_0[14]),
    .I2(writeBackData_27_13),
    .I3(aluReg_30_13) 
);
defparam writeBackData_27_s1.INIT=16'h4F00;
  LUT4 writeBackData_27_s2 (
    .F(writeBackData_27_5),
    .I0(writeBackData_27_8),
    .I1(PC_1_8),
    .I2(writeBackData_27_9),
    .I3(writeBackData_27_10) 
);
defparam writeBackData_27_s2.INIT=16'hD000;
  LUT4 writeBackData_28_s1 (
    .F(writeBackData_28_4),
    .I0(writeBackData_28_6),
    .I1(instr_0[14]),
    .I2(writeBackData_28_13),
    .I3(aluReg_30_13) 
);
defparam writeBackData_28_s1.INIT=16'h4F00;
  LUT4 writeBackData_28_s2 (
    .F(writeBackData_28_5),
    .I0(writeBackData_28_8),
    .I1(PC_1_8),
    .I2(writeBackData_28_9),
    .I3(writeBackData_28_10) 
);
defparam writeBackData_28_s2.INIT=16'hD000;
  LUT4 writeBackData_29_s1 (
    .F(writeBackData_29_4),
    .I0(writeBackData_29_6),
    .I1(instr_0[14]),
    .I2(writeBackData_29_15),
    .I3(aluReg_30_13) 
);
defparam writeBackData_29_s1.INIT=16'h4F00;
  LUT4 writeBackData_30_s1 (
    .F(writeBackData_30_4),
    .I0(writeBackData_30_6),
    .I1(instr_0[14]),
    .I2(writeBackData_30_14),
    .I3(aluReg_30_13) 
);
defparam writeBackData_30_s1.INIT=16'h4F00;
  LUT4 writeBackData_31_s1 (
    .F(writeBackData_31_4),
    .I0(writeBackData_31_6),
    .I1(instr_0[14]),
    .I2(writeBackData_31_15),
    .I3(aluReg_30_13) 
);
defparam writeBackData_31_s1.INIT=16'h4F00;
  LUT3 mem_wdata_Z_31_s0 (
    .F(mem_wdata_Z_31_3),
    .I0(rs2[15]),
    .I1(rs2[31]),
    .I2(loadstore_addr_1_1) 
);
defparam mem_wdata_Z_31_s0.INIT=8'hAC;
  LUT3 mem_wdata_Z_30_s0 (
    .F(mem_wdata_Z_30_3),
    .I0(rs2[14]),
    .I1(rs2[30]),
    .I2(loadstore_addr_1_1) 
);
defparam mem_wdata_Z_30_s0.INIT=8'hAC;
  LUT3 mem_wdata_Z_29_s0 (
    .F(mem_wdata_Z_29_3),
    .I0(rs2[13]),
    .I1(rs2[29]),
    .I2(loadstore_addr_1_1) 
);
defparam mem_wdata_Z_29_s0.INIT=8'hAC;
  LUT3 mem_wdata_Z_28_s0 (
    .F(mem_wdata_Z_28_3),
    .I0(rs2[12]),
    .I1(rs2[28]),
    .I2(loadstore_addr_1_1) 
);
defparam mem_wdata_Z_28_s0.INIT=8'hAC;
  LUT3 mem_wdata_Z_27_s0 (
    .F(mem_wdata_Z_27_3),
    .I0(rs2[11]),
    .I1(rs2[27]),
    .I2(loadstore_addr_1_1) 
);
defparam mem_wdata_Z_27_s0.INIT=8'hAC;
  LUT3 mem_wdata_Z_26_s0 (
    .F(mem_wdata_Z_26_3),
    .I0(rs2[10]),
    .I1(rs2[26]),
    .I2(loadstore_addr_1_1) 
);
defparam mem_wdata_Z_26_s0.INIT=8'hAC;
  LUT3 mem_wdata_Z_25_s0 (
    .F(mem_wdata_Z_25_3),
    .I0(rs2[9]),
    .I1(rs2[25]),
    .I2(loadstore_addr_1_1) 
);
defparam mem_wdata_Z_25_s0.INIT=8'hAC;
  LUT3 mem_wdata_Z_24_s0 (
    .F(mem_wdata_Z_24_3),
    .I0(rs2[8]),
    .I1(rs2[24]),
    .I2(loadstore_addr_1_1) 
);
defparam mem_wdata_Z_24_s0.INIT=8'hAC;
  LUT2 mem_wstrb_1_s0 (
    .F(mem_wstrb_1_3),
    .I0(instr_13),
    .I1(loadstore_addr_1_1) 
);
defparam mem_wstrb_1_s0.INIT=4'h4;
  LUT4 mem_wstrb_1_s2 (
    .F(mem_wstrb_1_5),
    .I0(instr_0[4]),
    .I1(instr_0[6]),
    .I2(state[2]),
    .I3(aluIn2_15_5) 
);
defparam mem_wstrb_1_s2.INIT=16'h1000;
  LUT2 n2012_s1 (
    .F(n2012_4),
    .I0(instr_0[3]),
    .I1(n2012_5) 
);
defparam n2012_s1.INIT=4'h4;
  LUT2 n2014_s1 (
    .F(n2014_4),
    .I0(instr_0[3]),
    .I1(PC_1_7) 
);
defparam n2014_s1.INIT=4'h1;
  LUT4 n2014_s2 (
    .F(n2014_5),
    .I0(PC_1_7),
    .I1(writeBackData_31_8),
    .I2(PC_1_8),
    .I3(n2014_10) 
);
defparam n2014_s2.INIT=16'h00EF;
  LUT4 n2015_s1 (
    .F(n2015_4),
    .I0(PC_1_7),
    .I1(writeBackData_30_8),
    .I2(PC_1_8),
    .I3(n2015_9) 
);
defparam n2015_s1.INIT=16'h00EF;
  LUT4 n2016_s1 (
    .F(n2016_4),
    .I0(PC_1_7),
    .I1(writeBackData_29_8),
    .I2(PC_1_8),
    .I3(n2016_9) 
);
defparam n2016_s1.INIT=16'h00EF;
  LUT4 n2017_s1 (
    .F(n2017_4),
    .I0(PC_1_7),
    .I1(writeBackData_28_8),
    .I2(PC_1_8),
    .I3(n2017_9) 
);
defparam n2017_s1.INIT=16'h00EF;
  LUT4 n2018_s1 (
    .F(n2018_4),
    .I0(PC_1_7),
    .I1(writeBackData_27_8),
    .I2(PC_1_8),
    .I3(n2018_9) 
);
defparam n2018_s1.INIT=16'h00EF;
  LUT4 n2019_s1 (
    .F(n2019_4),
    .I0(PC_1_7),
    .I1(n2019_9),
    .I2(aluPlus[26]),
    .I3(n2012_4) 
);
defparam n2019_s1.INIT=16'hB0BB;
  LUT4 n2020_s1 (
    .F(n2020_4),
    .I0(PC_1_7),
    .I1(writeBackData_25_8),
    .I2(PC_1_8),
    .I3(n2020_9) 
);
defparam n2020_s1.INIT=16'h00EF;
  LUT4 n2021_s1 (
    .F(n2021_4),
    .I0(PC_1_7),
    .I1(writeBackData_24_8),
    .I2(PC_1_8),
    .I3(n2021_9) 
);
defparam n2021_s1.INIT=16'h00EF;
  LUT4 n2022_s1 (
    .F(n2022_4),
    .I0(PC_1_7),
    .I1(writeBackData_23_15),
    .I2(PC_1_8),
    .I3(n2022_9) 
);
defparam n2022_s1.INIT=16'h00EF;
  LUT4 n2023_s1 (
    .F(n2023_4),
    .I0(PC_1_7),
    .I1(writeBackData_22_9),
    .I2(PC_1_8),
    .I3(n2023_9) 
);
defparam n2023_s1.INIT=16'h00EF;
  LUT4 n2024_s1 (
    .F(n2024_4),
    .I0(PC_1_7),
    .I1(writeBackData_21_8),
    .I2(PC_1_8),
    .I3(n2024_9) 
);
defparam n2024_s1.INIT=16'h00EF;
  LUT4 n2025_s1 (
    .F(n2025_4),
    .I0(PC_1_7),
    .I1(n2025_9),
    .I2(aluPlus[20]),
    .I3(n2012_4) 
);
defparam n2025_s1.INIT=16'hB0BB;
  LUT4 n2026_s1 (
    .F(n2026_4),
    .I0(writeBackData_19_8),
    .I1(PC_1_7),
    .I2(PC_1_8),
    .I3(n2026_9) 
);
defparam n2026_s1.INIT=16'h00DF;
  LUT2 n2027_s1 (
    .F(n2027_4),
    .I0(n2012_5),
    .I1(writeBackData_18_7) 
);
defparam n2027_s1.INIT=4'h4;
  LUT4 n2030_s1 (
    .F(n2030_4),
    .I0(n2030_7),
    .I1(PCplusImm[15]),
    .I2(instr_0[3]),
    .I3(PC_1_7) 
);
defparam n2030_s1.INIT=16'h3335;
  LUT4 n2032_s1 (
    .F(n2032_4),
    .I0(n2032_5),
    .I1(PCplusImm[13]),
    .I2(instr_0[3]),
    .I3(PC_1_7) 
);
defparam n2032_s1.INIT=16'h3335;
  LUT4 n2033_s1 (
    .F(n2033_4),
    .I0(n2033_5),
    .I1(PCplusImm[12]),
    .I2(instr_0[3]),
    .I3(PC_1_7) 
);
defparam n2033_s1.INIT=16'hCCCA;
  LUT4 n2034_s1 (
    .F(n2034_4),
    .I0(writeBackData_11_8),
    .I1(PCplusImm[11]),
    .I2(instr_0[3]),
    .I3(PC_1_7) 
);
defparam n2034_s1.INIT=16'h3335;
  LUT4 n2035_s1 (
    .F(n2035_4),
    .I0(writeBackData_10_14),
    .I1(PCplusImm[10]),
    .I2(instr_0[3]),
    .I3(PC_1_7) 
);
defparam n2035_s1.INIT=16'h3335;
  LUT4 n2036_s1 (
    .F(n2036_4),
    .I0(writeBackData_9_8),
    .I1(PCplusImm[9]),
    .I2(instr_0[3]),
    .I3(PC_1_7) 
);
defparam n2036_s1.INIT=16'h3335;
  LUT4 n2037_s1 (
    .F(n2037_4),
    .I0(writeBackData_8_10),
    .I1(PCplusImm[8]),
    .I2(instr_0[3]),
    .I3(PC_1_7) 
);
defparam n2037_s1.INIT=16'h3335;
  LUT4 n2038_s1 (
    .F(n2038_4),
    .I0(n2038_5),
    .I1(PCplusImm[7]),
    .I2(instr_0[3]),
    .I3(PC_1_7) 
);
defparam n2038_s1.INIT=16'h3335;
  LUT4 n2039_s1 (
    .F(n2039_4),
    .I0(n2039_5),
    .I1(PCplusImm[6]),
    .I2(instr_0[3]),
    .I3(PC_1_7) 
);
defparam n2039_s1.INIT=16'h3335;
  LUT4 n2040_s1 (
    .F(n2040_4),
    .I0(writeBackData_5_10),
    .I1(PCplusImm[5]),
    .I2(instr_0[3]),
    .I3(PC_1_7) 
);
defparam n2040_s1.INIT=16'h3335;
  LUT4 n2041_s1 (
    .F(n2041_4),
    .I0(n2041_5),
    .I1(PCplusImm[4]),
    .I2(instr_0[3]),
    .I3(PC_1_7) 
);
defparam n2041_s1.INIT=16'h3335;
  LUT4 n2042_s1 (
    .F(n2042_4),
    .I0(n2042_5),
    .I1(PCplusImm[3]),
    .I2(instr_0[3]),
    .I3(PC_1_7) 
);
defparam n2042_s1.INIT=16'h3335;
  LUT4 n2043_s1 (
    .F(n2043_4),
    .I0(PC_0[2]),
    .I1(PCplusImm[2]),
    .I2(instr_0[3]),
    .I3(PC_1_7) 
);
defparam n2043_s1.INIT=16'hCCC5;
  LUT2 aluReg_30_s4 (
    .F(aluReg_30_9),
    .I0(instr_13),
    .I1(instr_0[12]) 
);
defparam aluReg_30_s4.INIT=4'h4;
  LUT4 PC_1_s3 (
    .F(PC_1_7),
    .I0(PC_1_28),
    .I1(PC_1_10),
    .I2(PC_1_11),
    .I3(PC_1_12) 
);
defparam PC_1_s3.INIT=16'h0700;
  LUT2 PC_1_s4 (
    .F(PC_1_8),
    .I0(instr_0[3]),
    .I1(n2012_5) 
);
defparam PC_1_s4.INIT=4'h1;
  LUT4 registerFile_s6 (
    .F(registerFile_8),
    .I0(instr_0[8]),
    .I1(instr_0[9]),
    .I2(instr_0[10]),
    .I3(instr_0[11]) 
);
defparam registerFile_s6.INIT=16'h0001;
  LUT4 registerFile_s7 (
    .F(registerFile_9),
    .I0(state_0[3]),
    .I1(state[2]),
    .I2(instr_0[4]),
    .I3(aluIn2_15_5) 
);
defparam registerFile_s7.INIT=16'hE0EE;
  LUT2 state_0_s5 (
    .F(state_0_10),
    .I0(n2249_18),
    .I1(state[2]) 
);
defparam state_0_s5.INIT=4'h4;
  LUT4 writeBackData_0_s4 (
    .F(writeBackData_0_7),
    .I0(rs1[0]),
    .I1(aluIn2[0]),
    .I2(instr_0[14]),
    .I3(writeBackData_0_13) 
);
defparam writeBackData_0_s4.INIT=16'h8F00;
  LUT4 writeBackData_0_s5 (
    .F(writeBackData_0_8),
    .I0(instr_0[12]),
    .I1(rs1[0]),
    .I2(aluIn2[0]),
    .I3(instr_0[14]) 
);
defparam writeBackData_0_s5.INIT=16'h1400;
  LUT4 writeBackData_0_s7 (
    .F(writeBackData_0_10),
    .I0(processor_rdata[16]),
    .I1(processor_rdata[24]),
    .I2(writeBackData_1_11),
    .I3(mem_wstrb_1_3) 
);
defparam writeBackData_0_s7.INIT=16'hCA00;
  LUT4 writeBackData_0_s8 (
    .F(writeBackData_0_11),
    .I0(n442_10),
    .I1(rdata_gpio[0]),
    .I2(writeBackData_0_15),
    .I3(writeBackData_1_21) 
);
defparam writeBackData_0_s8.INIT=16'h008F;
  LUT4 writeBackData_0_s9 (
    .F(writeBackData_0_12),
    .I0(instr_13),
    .I1(loadstore_addr_1_1),
    .I2(writeBackData_1_11),
    .I3(processor_rdata[8]) 
);
defparam writeBackData_0_s9.INIT=16'h1000;
  LUT4 writeBackData_1_s6 (
    .F(writeBackData_1_9),
    .I0(n76_12),
    .I1(mem_rdata_Z[1]),
    .I2(n397_8),
    .I3(rdata_uart[1]) 
);
defparam writeBackData_1_s6.INIT=16'h0777;
  LUT4 writeBackData_1_s7 (
    .F(writeBackData_1_10),
    .I0(processor_rdata[9]),
    .I1(processor_rdata[25]),
    .I2(instr_13),
    .I3(loadstore_addr_1_1) 
);
defparam writeBackData_1_s7.INIT=16'h0305;
  LUT2 writeBackData_1_s8 (
    .F(writeBackData_1_11),
    .I0(instr_0[12]),
    .I1(loadstore_addr_0[0]) 
);
defparam writeBackData_1_s8.INIT=4'h4;
  LUT4 writeBackData_1_s9 (
    .F(writeBackData_1_12),
    .I0(instr_0[3]),
    .I1(instr_0[4]),
    .I2(instr_0[5]),
    .I3(instr_0[6]) 
);
defparam writeBackData_1_s9.INIT=16'h0001;
  LUT3 writeBackData_1_s10 (
    .F(writeBackData_1_13),
    .I0(writeBackData_1_15),
    .I1(writeBackData_1_23),
    .I2(aluReg_30_13) 
);
defparam writeBackData_1_s10.INIT=8'hB0;
  LUT4 writeBackData_1_s11 (
    .F(writeBackData_1_14),
    .I0(writeBackData_3_10),
    .I1(PCplusImm[1]),
    .I2(PC_1_8),
    .I3(PC_1) 
);
defparam writeBackData_1_s11.INIT=16'h7077;
  LUT2 writeBackData_2_s4 (
    .F(writeBackData_2_7),
    .I0(instr_13),
    .I1(instr_0[12]) 
);
defparam writeBackData_2_s4.INIT=4'h1;
  LUT4 writeBackData_2_s5 (
    .F(writeBackData_2_8),
    .I0(processor_rdata[18]),
    .I1(processor_rdata[10]),
    .I2(loadstore_addr_1_1),
    .I3(loadstore_addr_0[0]) 
);
defparam writeBackData_2_s5.INIT=16'hF350;
  LUT4 writeBackData_2_s7 (
    .F(writeBackData_2_10),
    .I0(n397_8),
    .I1(rdata_uart[2]),
    .I2(processor_rdata_2_10),
    .I3(writeBackData_4_11) 
);
defparam writeBackData_2_s7.INIT=16'h7000;
  LUT3 writeBackData_2_s8 (
    .F(writeBackData_2_11),
    .I0(writeBackData_2_14),
    .I1(writeBackData_2_22),
    .I2(aluReg_30_13) 
);
defparam writeBackData_2_s8.INIT=8'hB0;
  LUT4 writeBackData_2_s9 (
    .F(writeBackData_2_12),
    .I0(writeBackData_3_10),
    .I1(PCplusImm[2]),
    .I2(PC_0[2]),
    .I3(PC_1_8) 
);
defparam writeBackData_2_s9.INIT=16'h7770;
  LUT4 writeBackData_3_s4 (
    .F(writeBackData_3_7),
    .I0(processor_rdata[19]),
    .I1(processor_rdata[11]),
    .I2(loadstore_addr_1_1),
    .I3(loadstore_addr_0[0]) 
);
defparam writeBackData_3_s4.INIT=16'hF350;
  LUT4 writeBackData_3_s6 (
    .F(writeBackData_3_9),
    .I0(n397_8),
    .I1(rdata_uart[3]),
    .I2(writeBackData_4_11),
    .I3(processor_rdata_3_10) 
);
defparam writeBackData_3_s6.INIT=16'h7000;
  LUT4 writeBackData_3_s7 (
    .F(writeBackData_3_10),
    .I0(instr_0[5]),
    .I1(instr_0[6]),
    .I2(instr_2),
    .I3(n1131_6) 
);
defparam writeBackData_3_s7.INIT=16'h1000;
  LUT3 writeBackData_3_s8 (
    .F(writeBackData_3_11),
    .I0(writeBackData_3_13),
    .I1(writeBackData_3_21),
    .I2(aluReg_30_13) 
);
defparam writeBackData_3_s8.INIT=8'hB0;
  LUT4 writeBackData_3_s9 (
    .F(writeBackData_3_12),
    .I0(PC_1_8),
    .I1(n2042_5),
    .I2(cycles[3]),
    .I3(writeBackData_0_4) 
);
defparam writeBackData_3_s9.INIT=16'h0BBB;
  LUT4 writeBackData_4_s6 (
    .F(writeBackData_4_9),
    .I0(instr_13),
    .I1(instr_0[12]),
    .I2(rs1[4]),
    .I3(aluIn2[4]) 
);
defparam writeBackData_4_s6.INIT=16'h5CCF;
  LUT2 writeBackData_4_s8 (
    .F(writeBackData_4_11),
    .I0(loadstore_addr_1_1),
    .I1(loadstore_addr_0[0]) 
);
defparam writeBackData_4_s8.INIT=4'h1;
  LUT4 writeBackData_4_s9 (
    .F(writeBackData_4_12),
    .I0(processor_rdata[12]),
    .I1(processor_rdata[20]),
    .I2(loadstore_addr_1_1),
    .I3(loadstore_addr_0[0]) 
);
defparam writeBackData_4_s9.INIT=16'hFACF;
  LUT4 writeBackData_4_s11 (
    .F(writeBackData_4_14),
    .I0(PC_1_8),
    .I1(n2041_5),
    .I2(PCplusImm[4]),
    .I3(writeBackData_3_10) 
);
defparam writeBackData_4_s11.INIT=16'h0BBB;
  LUT3 writeBackData_5_s5 (
    .F(writeBackData_5_8),
    .I0(loadstore_addr_1_1),
    .I1(processor_rdata[13]),
    .I2(loadstore_addr_0[0]) 
);
defparam writeBackData_5_s5.INIT=8'h10;
  LUT4 writeBackData_5_s7 (
    .F(writeBackData_5_10),
    .I0(PC_0[4]),
    .I1(PC_0[3]),
    .I2(PC_0[2]),
    .I3(PC_0[5]) 
);
defparam writeBackData_5_s7.INIT=16'h7F80;
  LUT3 writeBackData_5_s8 (
    .F(writeBackData_5_11),
    .I0(writeBackData_5_23),
    .I1(writeBackData_5_14),
    .I2(aluReg_30_13) 
);
defparam writeBackData_5_s8.INIT=8'hD0;
  LUT4 writeBackData_5_s9 (
    .F(writeBackData_5_12),
    .I0(writeBackData_0_4),
    .I1(cycles[5]),
    .I2(PCplusImm[5]),
    .I3(writeBackData_3_10) 
);
defparam writeBackData_5_s9.INIT=16'h0777;
  LUT4 writeBackData_6_s5 (
    .F(writeBackData_6_8),
    .I0(processor_rdata[30]),
    .I1(processor_rdata[14]),
    .I2(loadstore_addr_0[0]),
    .I3(loadstore_addr_1_1) 
);
defparam writeBackData_6_s5.INIT=16'h5F30;
  LUT4 writeBackData_6_s6 (
    .F(writeBackData_6_9),
    .I0(instr_13),
    .I1(instr_0[12]),
    .I2(rs1[6]),
    .I3(aluIn2[6]) 
);
defparam writeBackData_6_s6.INIT=16'h5CCF;
  LUT4 writeBackData_7_s5 (
    .F(writeBackData_7_8),
    .I0(instr_13),
    .I1(instr_0[12]),
    .I2(rs1[7]),
    .I3(aluIn2[7]) 
);
defparam writeBackData_7_s5.INIT=16'h5CCF;
  LUT3 writeBackData_7_s7 (
    .F(writeBackData_7_10),
    .I0(processor_rdata[7]),
    .I1(processor_rdata[23]),
    .I2(loadstore_addr_1_1) 
);
defparam writeBackData_7_s7.INIT=8'h35;
  LUT3 writeBackData_7_s8 (
    .F(writeBackData_7_11),
    .I0(processor_rdata[15]),
    .I1(processor_rdata[31]),
    .I2(loadstore_addr_1_1) 
);
defparam writeBackData_7_s8.INIT=8'h35;
  LUT4 writeBackData_7_s9 (
    .F(writeBackData_7_12),
    .I0(processor_rdata[7]),
    .I1(processor_rdata[23]),
    .I2(mem_wstrb_1_3),
    .I3(writeBackData_4_21) 
);
defparam writeBackData_7_s9.INIT=16'hCA00;
  LUT4 writeBackData_7_s10 (
    .F(writeBackData_7_13),
    .I0(PC_1_8),
    .I1(n2038_5),
    .I2(PCplusImm[7]),
    .I3(writeBackData_3_10) 
);
defparam writeBackData_7_s10.INIT=16'h0BBB;
  LUT4 writeBackData_8_s5 (
    .F(writeBackData_8_8),
    .I0(instr_13),
    .I1(instr_0[12]),
    .I2(rs1[8]),
    .I3(aluIn2[8]) 
);
defparam writeBackData_8_s5.INIT=16'h5CCF;
  LUT4 writeBackData_8_s7 (
    .F(writeBackData_8_10),
    .I0(PC_0[7]),
    .I1(PC_0[6]),
    .I2(writeBackData_8_14),
    .I3(PC_0[8]) 
);
defparam writeBackData_8_s7.INIT=16'h7F80;
  LUT4 writeBackData_8_s8 (
    .F(writeBackData_8_11),
    .I0(processor_rdata[8]),
    .I1(processor_rdata[24]),
    .I2(mem_wstrb_1_3),
    .I3(writeBackData_4_21) 
);
defparam writeBackData_8_s8.INIT=16'hCA00;
  LUT4 writeBackData_8_s9 (
    .F(writeBackData_8_12),
    .I0(writeBackData_0_4),
    .I1(cycles[8]),
    .I2(PCplusImm[8]),
    .I3(writeBackData_3_10) 
);
defparam writeBackData_8_s9.INIT=16'h0777;
  LUT4 writeBackData_9_s3 (
    .F(writeBackData_9_6),
    .I0(instr_13),
    .I1(instr_0[12]),
    .I2(rs1[9]),
    .I3(aluIn2[9]) 
);
defparam writeBackData_9_s3.INIT=16'h5CCF;
  LUT3 writeBackData_9_s5 (
    .F(writeBackData_9_8),
    .I0(writeBackData_8_14),
    .I1(writeBackData_9_12),
    .I2(PC_0[9]) 
);
defparam writeBackData_9_s5.INIT=8'h78;
  LUT4 writeBackData_9_s6 (
    .F(writeBackData_9_9),
    .I0(processor_rdata[9]),
    .I1(processor_rdata[25]),
    .I2(mem_wstrb_1_3),
    .I3(writeBackData_4_21) 
);
defparam writeBackData_9_s6.INIT=16'hCA00;
  LUT4 writeBackData_9_s7 (
    .F(writeBackData_9_10),
    .I0(writeBackData_0_4),
    .I1(cycles[9]),
    .I2(PCplusImm[9]),
    .I3(writeBackData_3_10) 
);
defparam writeBackData_9_s7.INIT=16'h0777;
  LUT4 writeBackData_10_s3 (
    .F(writeBackData_10_6),
    .I0(instr_13),
    .I1(instr_0[12]),
    .I2(rs1[10]),
    .I3(aluIn2[10]) 
);
defparam writeBackData_10_s3.INIT=16'h5CCF;
  LUT4 writeBackData_10_s6 (
    .F(writeBackData_10_9),
    .I0(processor_rdata[10]),
    .I1(processor_rdata[26]),
    .I2(mem_wstrb_1_3),
    .I3(writeBackData_4_21) 
);
defparam writeBackData_10_s6.INIT=16'hCA00;
  LUT4 writeBackData_10_s7 (
    .F(writeBackData_10_10),
    .I0(writeBackData_0_4),
    .I1(cycles[10]),
    .I2(PCplusImm[10]),
    .I3(writeBackData_3_10) 
);
defparam writeBackData_10_s7.INIT=16'h0777;
  LUT4 writeBackData_11_s3 (
    .F(writeBackData_11_6),
    .I0(instr_13),
    .I1(instr_0[12]),
    .I2(rs1[11]),
    .I3(aluIn2[11]) 
);
defparam writeBackData_11_s3.INIT=16'h5CCF;
  LUT3 writeBackData_11_s5 (
    .F(writeBackData_11_8),
    .I0(PC_0[10]),
    .I1(writeBackData_10_12),
    .I2(PC_0[11]) 
);
defparam writeBackData_11_s5.INIT=8'h78;
  LUT4 writeBackData_11_s6 (
    .F(writeBackData_11_9),
    .I0(processor_rdata[11]),
    .I1(processor_rdata[27]),
    .I2(mem_wstrb_1_3),
    .I3(writeBackData_4_21) 
);
defparam writeBackData_11_s6.INIT=16'hCA00;
  LUT4 writeBackData_11_s7 (
    .F(writeBackData_11_10),
    .I0(writeBackData_0_4),
    .I1(cycles[11]),
    .I2(PCplusImm[11]),
    .I3(writeBackData_3_10) 
);
defparam writeBackData_11_s7.INIT=16'h0777;
  LUT3 writeBackData_12_s2 (
    .F(writeBackData_12_5),
    .I0(writeBackData_12_9),
    .I1(writeBackData_12_16),
    .I2(aluReg_30_13) 
);
defparam writeBackData_12_s2.INIT=8'hB0;
  LUT4 writeBackData_12_s3 (
    .F(writeBackData_12_6),
    .I0(processor_rdata[12]),
    .I1(processor_rdata[28]),
    .I2(mem_wstrb_1_3),
    .I3(writeBackData_4_21) 
);
defparam writeBackData_12_s3.INIT=16'hCA00;
  LUT4 writeBackData_12_s4 (
    .F(writeBackData_12_7),
    .I0(writeBackData_3_10),
    .I1(PCplusImm[12]),
    .I2(instr_0[12]),
    .I3(writeBackData_12_11) 
);
defparam writeBackData_12_s4.INIT=16'h0777;
  LUT4 writeBackData_12_s5 (
    .F(writeBackData_12_8),
    .I0(PC_1_8),
    .I1(n2033_5),
    .I2(cycles[12]),
    .I3(writeBackData_0_4) 
);
defparam writeBackData_12_s5.INIT=16'h0BBB;
  LUT3 writeBackData_13_s2 (
    .F(writeBackData_13_5),
    .I0(writeBackData_13_8),
    .I1(writeBackData_13_16),
    .I2(aluReg_30_13) 
);
defparam writeBackData_13_s2.INIT=8'hB0;
  LUT4 writeBackData_13_s3 (
    .F(writeBackData_13_6),
    .I0(processor_rdata[13]),
    .I1(processor_rdata[29]),
    .I2(mem_wstrb_1_3),
    .I3(writeBackData_4_21) 
);
defparam writeBackData_13_s3.INIT=16'hCA00;
  LUT4 writeBackData_13_s4 (
    .F(writeBackData_13_7),
    .I0(n2032_5),
    .I1(PC_1_8),
    .I2(writeBackData_13_10),
    .I3(writeBackData_13_11) 
);
defparam writeBackData_13_s4.INIT=16'h0D00;
  LUT3 writeBackData_14_s2 (
    .F(writeBackData_14_5),
    .I0(writeBackData_14_9),
    .I1(writeBackData_14_15),
    .I2(aluReg_30_13) 
);
defparam writeBackData_14_s2.INIT=8'hB0;
  LUT4 writeBackData_14_s3 (
    .F(writeBackData_14_6),
    .I0(processor_rdata[14]),
    .I1(processor_rdata[30]),
    .I2(mem_wstrb_1_3),
    .I3(writeBackData_4_21) 
);
defparam writeBackData_14_s3.INIT=16'hCA00;
  LUT4 writeBackData_14_s4 (
    .F(writeBackData_14_7),
    .I0(writeBackData_3_10),
    .I1(PCplusImm[14]),
    .I2(instr_0[14]),
    .I3(writeBackData_12_11) 
);
defparam writeBackData_14_s4.INIT=16'h0777;
  LUT4 writeBackData_14_s5 (
    .F(writeBackData_14_8),
    .I0(PC_1_8),
    .I1(n2031_6),
    .I2(cycles[14]),
    .I3(writeBackData_0_4) 
);
defparam writeBackData_14_s5.INIT=16'h0BBB;
  LUT3 writeBackData_15_s2 (
    .F(writeBackData_15_5),
    .I0(writeBackData_15_9),
    .I1(writeBackData_15_18),
    .I2(aluReg_30_13) 
);
defparam writeBackData_15_s2.INIT=8'hB0;
  LUT4 writeBackData_15_s3 (
    .F(writeBackData_15_6),
    .I0(processor_rdata[15]),
    .I1(processor_rdata[31]),
    .I2(mem_wstrb_1_3),
    .I3(writeBackData_4_21) 
);
defparam writeBackData_15_s3.INIT=16'hCA00;
  LUT2 writeBackData_15_s4 (
    .F(writeBackData_15_7),
    .I0(cycles[15]),
    .I1(writeBackData_0_4) 
);
defparam writeBackData_15_s4.INIT=4'h8;
  LUT4 writeBackData_15_s5 (
    .F(writeBackData_15_8),
    .I0(PC_1_8),
    .I1(PC_15),
    .I2(writeBackData_15_11),
    .I3(writeBackData_15_12) 
);
defparam writeBackData_15_s5.INIT=16'hEB00;
  LUT4 writeBackData_16_s3 (
    .F(writeBackData_16_6),
    .I0(instr_13),
    .I1(instr_0[12]),
    .I2(rs1[16]),
    .I3(aluIn2[16]) 
);
defparam writeBackData_16_s3.INIT=16'h5CCF;
  LUT4 writeBackData_16_s6 (
    .F(writeBackData_16_9),
    .I0(writeBackData_18_19),
    .I1(processor_rdata[16]),
    .I2(writeBackData_16_12),
    .I3(writeBackData_16_13) 
);
defparam writeBackData_16_s6.INIT=16'h0700;
  LUT4 writeBackData_17_s3 (
    .F(writeBackData_17_6),
    .I0(instr_13),
    .I1(instr_0[12]),
    .I2(rs1[17]),
    .I3(aluIn2[17]) 
);
defparam writeBackData_17_s3.INIT=16'h5CCF;
  LUT3 writeBackData_17_s5 (
    .F(writeBackData_17_8),
    .I0(PC_16),
    .I1(writeBackData_16_11),
    .I2(PC_17) 
);
defparam writeBackData_17_s5.INIT=8'h78;
  LUT4 writeBackData_17_s6 (
    .F(writeBackData_17_9),
    .I0(writeBackData_3_10),
    .I1(PCplusImm[17]),
    .I2(instr_0[17]),
    .I3(writeBackData_12_11) 
);
defparam writeBackData_17_s6.INIT=16'h0777;
  LUT4 writeBackData_17_s7 (
    .F(writeBackData_17_10),
    .I0(processor_rdata[17]),
    .I1(writeBackData_18_19),
    .I2(cycles[17]),
    .I3(writeBackData_0_4) 
);
defparam writeBackData_17_s7.INIT=16'h0777;
  LUT4 writeBackData_18_s4 (
    .F(writeBackData_18_7),
    .I0(writeBackData_18_13),
    .I1(writeBackData_18_14),
    .I2(writeBackData_18_15),
    .I3(PC_18) 
);
defparam writeBackData_18_s4.INIT=16'h7F80;
  LUT4 writeBackData_18_s5 (
    .F(writeBackData_18_8),
    .I0(instr_13),
    .I1(instr_0[12]),
    .I2(rs1[18]),
    .I3(aluIn2[18]) 
);
defparam writeBackData_18_s5.INIT=16'h5CCF;
  LUT2 writeBackData_18_s8 (
    .F(writeBackData_18_11),
    .I0(instr_0[18]),
    .I1(writeBackData_12_11) 
);
defparam writeBackData_18_s8.INIT=4'h8;
  LUT4 writeBackData_18_s9 (
    .F(writeBackData_18_12),
    .I0(writeBackData_0_4),
    .I1(cycles[18]),
    .I2(PCplusImm[18]),
    .I3(writeBackData_3_10) 
);
defparam writeBackData_18_s9.INIT=16'h0777;
  LUT4 writeBackData_19_s3 (
    .F(writeBackData_19_6),
    .I0(instr_13),
    .I1(instr_0[12]),
    .I2(rs1[19]),
    .I3(aluIn2[19]) 
);
defparam writeBackData_19_s3.INIT=16'h5CCF;
  LUT3 writeBackData_19_s5 (
    .F(writeBackData_19_8),
    .I0(PC_18),
    .I1(PC_19),
    .I2(writeBackData_18_7) 
);
defparam writeBackData_19_s5.INIT=8'hC6;
  LUT4 writeBackData_19_s6 (
    .F(writeBackData_19_9),
    .I0(writeBackData_3_10),
    .I1(PCplusImm[19]),
    .I2(instr_0[19]),
    .I3(writeBackData_12_11) 
);
defparam writeBackData_19_s6.INIT=16'h0777;
  LUT4 writeBackData_19_s7 (
    .F(writeBackData_19_10),
    .I0(processor_rdata[19]),
    .I1(writeBackData_18_19),
    .I2(cycles[19]),
    .I3(writeBackData_0_4) 
);
defparam writeBackData_19_s7.INIT=16'h0777;
  LUT4 writeBackData_20_s3 (
    .F(writeBackData_20_6),
    .I0(instr_13),
    .I1(instr_0[12]),
    .I2(rs1[20]),
    .I3(aluIn2[20]) 
);
defparam writeBackData_20_s3.INIT=16'h5CCF;
  LUT3 writeBackData_20_s6 (
    .F(writeBackData_20_9),
    .I0(writeBackData_18_19),
    .I1(processor_rdata[20]),
    .I2(writeBackData_20_12) 
);
defparam writeBackData_20_s6.INIT=8'h70;
  LUT4 writeBackData_21_s3 (
    .F(writeBackData_21_6),
    .I0(instr_13),
    .I1(instr_0[12]),
    .I2(rs1[21]),
    .I3(aluIn2[21]) 
);
defparam writeBackData_21_s3.INIT=16'h5CCF;
  LUT3 writeBackData_21_s5 (
    .F(writeBackData_21_8),
    .I0(PC_20),
    .I1(writeBackData_20_14),
    .I2(PC_21) 
);
defparam writeBackData_21_s5.INIT=8'h78;
  LUT4 writeBackData_21_s6 (
    .F(writeBackData_21_9),
    .I0(writeBackData_3_10),
    .I1(PCplusImm[21]),
    .I2(instr_0[21]),
    .I3(writeBackData_12_11) 
);
defparam writeBackData_21_s6.INIT=16'h0777;
  LUT4 writeBackData_21_s7 (
    .F(writeBackData_21_10),
    .I0(processor_rdata[21]),
    .I1(writeBackData_18_19),
    .I2(cycles[21]),
    .I3(writeBackData_0_4) 
);
defparam writeBackData_21_s7.INIT=16'h0777;
  LUT4 writeBackData_22_s4 (
    .F(writeBackData_22_7),
    .I0(instr_13),
    .I1(instr_0[12]),
    .I2(rs1[22]),
    .I3(aluIn2[22]) 
);
defparam writeBackData_22_s4.INIT=16'h5CCF;
  LUT4 writeBackData_22_s6 (
    .F(writeBackData_22_9),
    .I0(PC_21),
    .I1(PC_20),
    .I2(writeBackData_20_14),
    .I3(PC_22) 
);
defparam writeBackData_22_s6.INIT=16'h7F80;
  LUT2 writeBackData_22_s7 (
    .F(writeBackData_22_10),
    .I0(PCplusImm[22]),
    .I1(writeBackData_3_10) 
);
defparam writeBackData_22_s7.INIT=4'h8;
  LUT4 writeBackData_22_s8 (
    .F(writeBackData_22_11),
    .I0(writeBackData_0_4),
    .I1(cycles[22]),
    .I2(instr_0[22]),
    .I3(writeBackData_12_11) 
);
defparam writeBackData_22_s8.INIT=16'h0777;
  LUT4 writeBackData_23_s3 (
    .F(writeBackData_23_6),
    .I0(instr_13),
    .I1(instr_0[12]),
    .I2(rs1[23]),
    .I3(aluIn2[23]) 
);
defparam writeBackData_23_s3.INIT=16'h5CCF;
  LUT4 writeBackData_23_s6 (
    .F(writeBackData_23_9),
    .I0(writeBackData_3_10),
    .I1(PCplusImm[23]),
    .I2(instr_0[23]),
    .I3(writeBackData_12_11) 
);
defparam writeBackData_23_s6.INIT=16'h0777;
  LUT4 writeBackData_23_s7 (
    .F(writeBackData_23_10),
    .I0(processor_rdata[23]),
    .I1(writeBackData_18_19),
    .I2(cycles[23]),
    .I3(writeBackData_0_4) 
);
defparam writeBackData_23_s7.INIT=16'h0777;
  LUT4 writeBackData_24_s3 (
    .F(writeBackData_24_6),
    .I0(instr_13),
    .I1(instr_0[12]),
    .I2(rs1[24]),
    .I3(aluIn2[24]) 
);
defparam writeBackData_24_s3.INIT=16'h5CCF;
  LUT3 writeBackData_24_s5 (
    .F(writeBackData_24_8),
    .I0(PC_23),
    .I1(writeBackData_23_12),
    .I2(PC_24) 
);
defparam writeBackData_24_s5.INIT=8'h78;
  LUT4 writeBackData_24_s6 (
    .F(writeBackData_24_9),
    .I0(writeBackData_18_19),
    .I1(processor_rdata[24]),
    .I2(writeBackData_24_11),
    .I3(writeBackData_24_12) 
);
defparam writeBackData_24_s6.INIT=16'h0700;
  LUT4 writeBackData_25_s3 (
    .F(writeBackData_25_6),
    .I0(instr_13),
    .I1(instr_0[12]),
    .I2(rs1[25]),
    .I3(aluIn2[25]) 
);
defparam writeBackData_25_s3.INIT=16'h5CCF;
  LUT4 writeBackData_25_s5 (
    .F(writeBackData_25_8),
    .I0(PC_24),
    .I1(PC_23),
    .I2(writeBackData_23_12),
    .I3(PC_25) 
);
defparam writeBackData_25_s5.INIT=16'h7F80;
  LUT4 writeBackData_25_s6 (
    .F(writeBackData_25_9),
    .I0(writeBackData_18_19),
    .I1(processor_rdata[25]),
    .I2(writeBackData_25_11),
    .I3(writeBackData_25_12) 
);
defparam writeBackData_25_s6.INIT=16'h0700;
  LUT4 writeBackData_26_s3 (
    .F(writeBackData_26_6),
    .I0(instr_13),
    .I1(instr_0[12]),
    .I2(rs1[26]),
    .I3(aluIn2[26]) 
);
defparam writeBackData_26_s3.INIT=16'h5CCF;
  LUT3 writeBackData_26_s5 (
    .F(writeBackData_26_8),
    .I0(writeBackData_10_12),
    .I1(writeBackData_26_11),
    .I2(writeBackData_26_12) 
);
defparam writeBackData_26_s5.INIT=8'h80;
  LUT4 writeBackData_26_s6 (
    .F(writeBackData_26_9),
    .I0(writeBackData_18_19),
    .I1(processor_rdata[26]),
    .I2(writeBackData_26_13),
    .I3(writeBackData_26_14) 
);
defparam writeBackData_26_s6.INIT=16'h0700;
  LUT4 writeBackData_27_s3 (
    .F(writeBackData_27_6),
    .I0(instr_13),
    .I1(instr_0[12]),
    .I2(rs1[27]),
    .I3(aluIn2[27]) 
);
defparam writeBackData_27_s3.INIT=16'h5CCF;
  LUT3 writeBackData_27_s5 (
    .F(writeBackData_27_8),
    .I0(PC_26),
    .I1(writeBackData_26_8),
    .I2(PC_27) 
);
defparam writeBackData_27_s5.INIT=8'h78;
  LUT4 writeBackData_27_s6 (
    .F(writeBackData_27_9),
    .I0(writeBackData_0_4),
    .I1(cycles[27]),
    .I2(instr_0[27]),
    .I3(writeBackData_12_11) 
);
defparam writeBackData_27_s6.INIT=16'h0777;
  LUT4 writeBackData_27_s7 (
    .F(writeBackData_27_10),
    .I0(processor_rdata[27]),
    .I1(writeBackData_18_19),
    .I2(PCplusImm[27]),
    .I3(writeBackData_3_10) 
);
defparam writeBackData_27_s7.INIT=16'h0777;
  LUT4 writeBackData_28_s3 (
    .F(writeBackData_28_6),
    .I0(instr_13),
    .I1(instr_0[12]),
    .I2(rs1[28]),
    .I3(aluIn2[28]) 
);
defparam writeBackData_28_s3.INIT=16'h5CCF;
  LUT4 writeBackData_28_s5 (
    .F(writeBackData_28_8),
    .I0(PC_27),
    .I1(PC_26),
    .I2(writeBackData_26_8),
    .I3(PC_28) 
);
defparam writeBackData_28_s5.INIT=16'h7F80;
  LUT4 writeBackData_28_s6 (
    .F(writeBackData_28_9),
    .I0(writeBackData_0_4),
    .I1(cycles[28]),
    .I2(instr_0[28]),
    .I3(writeBackData_12_11) 
);
defparam writeBackData_28_s6.INIT=16'h0777;
  LUT4 writeBackData_28_s7 (
    .F(writeBackData_28_10),
    .I0(processor_rdata[28]),
    .I1(writeBackData_18_19),
    .I2(PCplusImm[28]),
    .I3(writeBackData_3_10) 
);
defparam writeBackData_28_s7.INIT=16'h0777;
  LUT4 writeBackData_29_s3 (
    .F(writeBackData_29_6),
    .I0(instr_13),
    .I1(instr_0[12]),
    .I2(rs1[29]),
    .I3(aluIn2[29]) 
);
defparam writeBackData_29_s3.INIT=16'h5CCF;
  LUT3 writeBackData_29_s5 (
    .F(writeBackData_29_8),
    .I0(writeBackData_26_8),
    .I1(writeBackData_29_11),
    .I2(PC_29) 
);
defparam writeBackData_29_s5.INIT=8'h78;
  LUT4 writeBackData_29_s6 (
    .F(writeBackData_29_9),
    .I0(writeBackData_18_19),
    .I1(processor_rdata[29]),
    .I2(writeBackData_29_12),
    .I3(writeBackData_29_13) 
);
defparam writeBackData_29_s6.INIT=16'h0700;
  LUT4 writeBackData_30_s3 (
    .F(writeBackData_30_6),
    .I0(instr_13),
    .I1(instr_0[12]),
    .I2(rs1[30]),
    .I3(aluIn2[30]) 
);
defparam writeBackData_30_s3.INIT=16'h5CCF;
  LUT4 writeBackData_30_s5 (
    .F(writeBackData_30_8),
    .I0(PC_29),
    .I1(writeBackData_26_8),
    .I2(writeBackData_29_11),
    .I3(PC_30) 
);
defparam writeBackData_30_s5.INIT=16'h7F80;
  LUT4 writeBackData_30_s6 (
    .F(writeBackData_30_9),
    .I0(writeBackData_18_19),
    .I1(processor_rdata[30]),
    .I2(writeBackData_30_11),
    .I3(writeBackData_30_12) 
);
defparam writeBackData_30_s6.INIT=16'h0700;
  LUT4 writeBackData_31_s3 (
    .F(writeBackData_31_6),
    .I0(instr_13),
    .I1(instr_0[12]),
    .I2(rs1[31]),
    .I3(aluIn2[31]) 
);
defparam writeBackData_31_s3.INIT=16'h5CCF;
  LUT3 writeBackData_31_s5 (
    .F(writeBackData_31_8),
    .I0(writeBackData_26_8),
    .I1(writeBackData_31_11),
    .I2(PC_31) 
);
defparam writeBackData_31_s5.INIT=8'h78;
  LUT4 writeBackData_31_s6 (
    .F(writeBackData_31_9),
    .I0(writeBackData_18_19),
    .I1(processor_rdata[31]),
    .I2(writeBackData_31_12),
    .I3(writeBackData_31_13) 
);
defparam writeBackData_31_s6.INIT=16'h0700;
  LUT4 n2012_s2 (
    .F(n2012_5),
    .I0(instr_0[4]),
    .I1(instr_2),
    .I2(instr_0[5]),
    .I3(instr_0[6]) 
);
defparam n2012_s2.INIT=16'h4000;
  LUT3 n2031_s3 (
    .F(n2031_6),
    .I0(PC_13),
    .I1(writeBackData_18_13),
    .I2(PC_14) 
);
defparam n2031_s3.INIT=8'h78;
  LUT2 n2032_s2 (
    .F(n2032_5),
    .I0(PC_13),
    .I1(writeBackData_18_13) 
);
defparam n2032_s2.INIT=4'h6;
  LUT4 n2033_s2 (
    .F(n2033_5),
    .I0(PC_0[11]),
    .I1(PC_0[10]),
    .I2(writeBackData_10_12),
    .I3(PC_12) 
);
defparam n2033_s2.INIT=16'h7F80;
  LUT3 n2038_s2 (
    .F(n2038_5),
    .I0(PC_0[6]),
    .I1(writeBackData_8_14),
    .I2(PC_0[7]) 
);
defparam n2038_s2.INIT=8'h78;
  LUT2 n2039_s2 (
    .F(n2039_5),
    .I0(PC_0[6]),
    .I1(writeBackData_8_14) 
);
defparam n2039_s2.INIT=4'h6;
  LUT3 n2041_s2 (
    .F(n2041_5),
    .I0(PC_0[3]),
    .I1(PC_0[2]),
    .I2(PC_0[4]) 
);
defparam n2041_s2.INIT=8'h78;
  LUT2 n2042_s2 (
    .F(n2042_5),
    .I0(PC_0[3]),
    .I1(PC_0[2]) 
);
defparam n2042_s2.INIT=4'h6;
  LUT3 aluReg_30_s6 (
    .F(aluReg_30_11),
    .I0(instr_2),
    .I1(instr_0[3]),
    .I2(instr_0[6]) 
);
defparam aluReg_30_s6.INIT=8'h01;
  LUT2 PC_1_s6 (
    .F(PC_1_10),
    .I0(instr_13),
    .I1(instr_0[14]) 
);
defparam PC_1_s6.INIT=4'h4;
  LUT4 PC_1_s7 (
    .F(PC_1_11),
    .I0(PC_1_15),
    .I1(PC_1_16),
    .I2(instr_0[14]),
    .I3(instr_0[12]) 
);
defparam PC_1_s7.INIT=16'h0807;
  LUT4 PC_1_s8 (
    .F(PC_1_12),
    .I0(instr_0[4]),
    .I1(PC_1_17),
    .I2(aluIn2_15_5),
    .I3(instr_0[6]) 
);
defparam PC_1_s8.INIT=16'h1000;
  LUT4 writeBackData_0_s10 (
    .F(writeBackData_0_13),
    .I0(writeBackData_0_16),
    .I1(writeBackData_0_17),
    .I2(writeBackData_0_18),
    .I3(instr_13) 
);
defparam writeBackData_0_s10.INIT=16'h1F00;
  LUT4 writeBackData_0_s11 (
    .F(writeBackData_0_14),
    .I0(aluPlus[0]),
    .I1(aluMinus[0]),
    .I2(writeBackData_0_19),
    .I3(writeBackData_0_20) 
);
defparam writeBackData_0_s11.INIT=16'hCA00;
  LUT4 writeBackData_0_s12 (
    .F(writeBackData_0_15),
    .I0(n76_12),
    .I1(mem_rdata_Z[0]),
    .I2(n397_8),
    .I3(rdata_uart[0]) 
);
defparam writeBackData_0_s12.INIT=16'h0777;
  LUT4 writeBackData_1_s12 (
    .F(writeBackData_1_15),
    .I0(writeBackData_1_17),
    .I1(writeBackData_1_18),
    .I2(aluIn2[1]),
    .I3(instr_0[14]) 
);
defparam writeBackData_1_s12.INIT=16'hCA00;
  LUT4 writeBackData_2_s11 (
    .F(writeBackData_2_14),
    .I0(writeBackData_2_16),
    .I1(writeBackData_2_17),
    .I2(aluIn2[2]),
    .I3(instr_0[14]) 
);
defparam writeBackData_2_s11.INIT=16'hCA00;
  LUT4 writeBackData_3_s10 (
    .F(writeBackData_3_13),
    .I0(writeBackData_3_15),
    .I1(writeBackData_3_16),
    .I2(aluIn2[3]),
    .I3(instr_0[14]) 
);
defparam writeBackData_3_s10.INIT=16'hCA00;
  LUT4 writeBackData_4_s12 (
    .F(writeBackData_4_15),
    .I0(aluPlus[4]),
    .I1(aluMinus[4]),
    .I2(writeBackData_0_19),
    .I3(writeBackData_0_20) 
);
defparam writeBackData_4_s12.INIT=16'hCA00;
  LUT4 writeBackData_5_s11 (
    .F(writeBackData_5_14),
    .I0(writeBackData_5_16),
    .I1(writeBackData_5_17),
    .I2(aluIn2[5]),
    .I3(instr_0[14]) 
);
defparam writeBackData_5_s11.INIT=16'h3A00;
  LUT4 writeBackData_6_s10 (
    .F(writeBackData_6_13),
    .I0(aluPlus[6]),
    .I1(aluMinus[6]),
    .I2(writeBackData_0_19),
    .I3(writeBackData_0_20) 
);
defparam writeBackData_6_s10.INIT=16'hCA00;
  LUT4 writeBackData_6_s11 (
    .F(writeBackData_6_14),
    .I0(writeBackData_0_4),
    .I1(cycles[6]),
    .I2(PCplusImm[6]),
    .I3(writeBackData_3_10) 
);
defparam writeBackData_6_s11.INIT=16'h0777;
  LUT4 writeBackData_7_s11 (
    .F(writeBackData_7_14),
    .I0(aluPlus[7]),
    .I1(aluMinus[7]),
    .I2(writeBackData_0_19),
    .I3(writeBackData_0_20) 
);
defparam writeBackData_7_s11.INIT=16'hCA00;
  LUT4 writeBackData_8_s10 (
    .F(writeBackData_8_13),
    .I0(aluPlus[8]),
    .I1(aluMinus[8]),
    .I2(writeBackData_0_19),
    .I3(writeBackData_0_20) 
);
defparam writeBackData_8_s10.INIT=16'hCA00;
  LUT4 writeBackData_8_s11 (
    .F(writeBackData_8_14),
    .I0(PC_0[5]),
    .I1(PC_0[4]),
    .I2(PC_0[3]),
    .I3(PC_0[2]) 
);
defparam writeBackData_8_s11.INIT=16'h8000;
  LUT4 writeBackData_9_s8 (
    .F(writeBackData_9_11),
    .I0(aluPlus[9]),
    .I1(aluMinus[9]),
    .I2(writeBackData_0_19),
    .I3(writeBackData_0_20) 
);
defparam writeBackData_9_s8.INIT=16'hCA00;
  LUT3 writeBackData_9_s9 (
    .F(writeBackData_9_12),
    .I0(PC_0[8]),
    .I1(PC_0[7]),
    .I2(PC_0[6]) 
);
defparam writeBackData_9_s9.INIT=8'h80;
  LUT4 writeBackData_10_s8 (
    .F(writeBackData_10_11),
    .I0(aluPlus[10]),
    .I1(aluMinus[10]),
    .I2(writeBackData_0_19),
    .I3(writeBackData_0_20) 
);
defparam writeBackData_10_s8.INIT=16'hCA00;
  LUT3 writeBackData_10_s9 (
    .F(writeBackData_10_12),
    .I0(PC_0[9]),
    .I1(writeBackData_8_14),
    .I2(writeBackData_9_12) 
);
defparam writeBackData_10_s9.INIT=8'h80;
  LUT4 writeBackData_11_s8 (
    .F(writeBackData_11_11),
    .I0(aluPlus[11]),
    .I1(aluMinus[11]),
    .I2(writeBackData_0_19),
    .I3(writeBackData_0_20) 
);
defparam writeBackData_11_s8.INIT=16'hCA00;
  LUT4 writeBackData_12_s6 (
    .F(writeBackData_12_9),
    .I0(writeBackData_12_12),
    .I1(writeBackData_12_13),
    .I2(aluIn2[12]),
    .I3(instr_0[14]) 
);
defparam writeBackData_12_s6.INIT=16'hCA00;
  LUT4 writeBackData_12_s8 (
    .F(writeBackData_12_11),
    .I0(instr_0[6]),
    .I1(instr_0[5]),
    .I2(instr_2),
    .I3(n1131_6) 
);
defparam writeBackData_12_s8.INIT=16'h4000;
  LUT4 writeBackData_13_s5 (
    .F(writeBackData_13_8),
    .I0(writeBackData_13_12),
    .I1(writeBackData_13_13),
    .I2(aluIn2[13]),
    .I3(instr_0[14]) 
);
defparam writeBackData_13_s5.INIT=16'hCA00;
  LUT2 writeBackData_13_s7 (
    .F(writeBackData_13_10),
    .I0(instr_13),
    .I1(writeBackData_12_11) 
);
defparam writeBackData_13_s7.INIT=4'h8;
  LUT4 writeBackData_13_s8 (
    .F(writeBackData_13_11),
    .I0(writeBackData_0_4),
    .I1(cycles[13]),
    .I2(PCplusImm[13]),
    .I3(writeBackData_3_10) 
);
defparam writeBackData_13_s8.INIT=16'h0777;
  LUT4 writeBackData_14_s6 (
    .F(writeBackData_14_9),
    .I0(writeBackData_14_11),
    .I1(writeBackData_14_12),
    .I2(aluIn2[14]),
    .I3(instr_0[14]) 
);
defparam writeBackData_14_s6.INIT=16'hCA00;
  LUT4 writeBackData_15_s6 (
    .F(writeBackData_15_9),
    .I0(writeBackData_15_13),
    .I1(writeBackData_15_14),
    .I2(aluIn2[15]),
    .I3(instr_0[14]) 
);
defparam writeBackData_15_s6.INIT=16'hCA00;
  LUT3 writeBackData_15_s8 (
    .F(writeBackData_15_11),
    .I0(PC_14),
    .I1(writeBackData_10_12),
    .I2(writeBackData_15_16) 
);
defparam writeBackData_15_s8.INIT=8'h80;
  LUT4 writeBackData_15_s9 (
    .F(writeBackData_15_12),
    .I0(writeBackData_3_10),
    .I1(PCplusImm[15]),
    .I2(instr_0[15]),
    .I3(writeBackData_12_11) 
);
defparam writeBackData_15_s9.INIT=16'h0777;
  LUT4 writeBackData_16_s7 (
    .F(writeBackData_16_10),
    .I0(aluPlus[16]),
    .I1(aluMinus[16]),
    .I2(writeBackData_0_19),
    .I3(writeBackData_0_20) 
);
defparam writeBackData_16_s7.INIT=16'hCA00;
  LUT4 writeBackData_16_s8 (
    .F(writeBackData_16_11),
    .I0(PC_15),
    .I1(PC_14),
    .I2(writeBackData_10_12),
    .I3(writeBackData_15_16) 
);
defparam writeBackData_16_s8.INIT=16'h8000;
  LUT2 writeBackData_16_s9 (
    .F(writeBackData_16_12),
    .I0(PCplusImm[16]),
    .I1(writeBackData_3_10) 
);
defparam writeBackData_16_s9.INIT=4'h8;
  LUT4 writeBackData_16_s10 (
    .F(writeBackData_16_13),
    .I0(writeBackData_0_4),
    .I1(cycles[16]),
    .I2(instr_0[16]),
    .I3(writeBackData_12_11) 
);
defparam writeBackData_16_s10.INIT=16'h0777;
  LUT4 writeBackData_17_s8 (
    .F(writeBackData_17_11),
    .I0(aluPlus[17]),
    .I1(aluMinus[17]),
    .I2(writeBackData_0_19),
    .I3(writeBackData_0_20) 
);
defparam writeBackData_17_s8.INIT=16'hCA00;
  LUT4 writeBackData_18_s10 (
    .F(writeBackData_18_13),
    .I0(PC_0[9]),
    .I1(writeBackData_8_14),
    .I2(writeBackData_9_12),
    .I3(writeBackData_18_17) 
);
defparam writeBackData_18_s10.INIT=16'h8000;
  LUT2 writeBackData_18_s11 (
    .F(writeBackData_18_14),
    .I0(PC_14),
    .I1(PC_13) 
);
defparam writeBackData_18_s11.INIT=4'h8;
  LUT3 writeBackData_18_s12 (
    .F(writeBackData_18_15),
    .I0(PC_17),
    .I1(PC_16),
    .I2(PC_15) 
);
defparam writeBackData_18_s12.INIT=8'h80;
  LUT4 writeBackData_18_s13 (
    .F(writeBackData_18_16),
    .I0(aluPlus[18]),
    .I1(aluMinus[18]),
    .I2(writeBackData_0_19),
    .I3(writeBackData_0_20) 
);
defparam writeBackData_18_s13.INIT=16'hCA00;
  LUT4 writeBackData_19_s8 (
    .F(writeBackData_19_11),
    .I0(aluPlus[19]),
    .I1(aluMinus[19]),
    .I2(writeBackData_0_19),
    .I3(writeBackData_0_20) 
);
defparam writeBackData_19_s8.INIT=16'hCA00;
  LUT4 writeBackData_20_s7 (
    .F(writeBackData_20_10),
    .I0(aluPlus[20]),
    .I1(aluMinus[20]),
    .I2(writeBackData_0_19),
    .I3(writeBackData_0_20) 
);
defparam writeBackData_20_s7.INIT=16'hCA00;
  LUT4 writeBackData_20_s9 (
    .F(writeBackData_20_12),
    .I0(writeBackData_3_10),
    .I1(PCplusImm[20]),
    .I2(instr_0[20]),
    .I3(writeBackData_12_11) 
);
defparam writeBackData_20_s9.INIT=16'h0777;
  LUT4 writeBackData_21_s8 (
    .F(writeBackData_21_11),
    .I0(aluPlus[21]),
    .I1(aluMinus[21]),
    .I2(writeBackData_0_19),
    .I3(writeBackData_0_20) 
);
defparam writeBackData_21_s8.INIT=16'hCA00;
  LUT4 writeBackData_22_s9 (
    .F(writeBackData_22_12),
    .I0(aluPlus[22]),
    .I1(aluMinus[22]),
    .I2(writeBackData_0_19),
    .I3(writeBackData_0_20) 
);
defparam writeBackData_22_s9.INIT=16'hCA00;
  LUT4 writeBackData_23_s8 (
    .F(writeBackData_23_11),
    .I0(aluPlus[23]),
    .I1(aluMinus[23]),
    .I2(writeBackData_0_19),
    .I3(writeBackData_0_20) 
);
defparam writeBackData_23_s8.INIT=16'hCA00;
  LUT3 writeBackData_23_s9 (
    .F(writeBackData_23_12),
    .I0(writeBackData_18_13),
    .I1(writeBackData_23_13),
    .I2(writeBackData_26_11) 
);
defparam writeBackData_23_s9.INIT=8'h80;
  LUT4 writeBackData_24_s7 (
    .F(writeBackData_24_10),
    .I0(aluPlus[24]),
    .I1(aluMinus[24]),
    .I2(writeBackData_0_19),
    .I3(writeBackData_0_20) 
);
defparam writeBackData_24_s7.INIT=16'hCA00;
  LUT2 writeBackData_24_s8 (
    .F(writeBackData_24_11),
    .I0(PCplusImm[24]),
    .I1(writeBackData_3_10) 
);
defparam writeBackData_24_s8.INIT=4'h8;
  LUT4 writeBackData_24_s9 (
    .F(writeBackData_24_12),
    .I0(writeBackData_0_4),
    .I1(cycles[24]),
    .I2(instr_0[24]),
    .I3(writeBackData_12_11) 
);
defparam writeBackData_24_s9.INIT=16'h0777;
  LUT4 writeBackData_25_s7 (
    .F(writeBackData_25_10),
    .I0(aluPlus[25]),
    .I1(aluMinus[25]),
    .I2(writeBackData_0_19),
    .I3(writeBackData_0_20) 
);
defparam writeBackData_25_s7.INIT=16'hCA00;
  LUT2 writeBackData_25_s8 (
    .F(writeBackData_25_11),
    .I0(cycles[25]),
    .I1(writeBackData_0_4) 
);
defparam writeBackData_25_s8.INIT=4'h8;
  LUT4 writeBackData_25_s9 (
    .F(writeBackData_25_12),
    .I0(writeBackData_3_10),
    .I1(PCplusImm[25]),
    .I2(instr_0[25]),
    .I3(writeBackData_12_11) 
);
defparam writeBackData_25_s9.INIT=16'h0777;
  LUT4 writeBackData_26_s7 (
    .F(writeBackData_26_10),
    .I0(aluPlus[26]),
    .I1(aluMinus[26]),
    .I2(writeBackData_0_19),
    .I3(writeBackData_0_20) 
);
defparam writeBackData_26_s7.INIT=16'hCA00;
  LUT4 writeBackData_26_s8 (
    .F(writeBackData_26_11),
    .I0(PC_19),
    .I1(PC_18),
    .I2(writeBackData_15_16),
    .I3(writeBackData_26_15) 
);
defparam writeBackData_26_s8.INIT=16'h8000;
  LUT4 writeBackData_26_s9 (
    .F(writeBackData_26_12),
    .I0(PC_25),
    .I1(PC_24),
    .I2(PC_23),
    .I3(writeBackData_23_13) 
);
defparam writeBackData_26_s9.INIT=16'h8000;
  LUT2 writeBackData_26_s10 (
    .F(writeBackData_26_13),
    .I0(cycles[26]),
    .I1(writeBackData_0_4) 
);
defparam writeBackData_26_s10.INIT=4'h8;
  LUT4 writeBackData_26_s11 (
    .F(writeBackData_26_14),
    .I0(writeBackData_3_10),
    .I1(PCplusImm[26]),
    .I2(instr_0[26]),
    .I3(writeBackData_12_11) 
);
defparam writeBackData_26_s11.INIT=16'h0777;
  LUT4 writeBackData_27_s8 (
    .F(writeBackData_27_11),
    .I0(aluPlus[27]),
    .I1(aluMinus[27]),
    .I2(writeBackData_0_19),
    .I3(writeBackData_0_20) 
);
defparam writeBackData_27_s8.INIT=16'hCA00;
  LUT4 writeBackData_28_s8 (
    .F(writeBackData_28_11),
    .I0(aluPlus[28]),
    .I1(aluMinus[28]),
    .I2(writeBackData_0_19),
    .I3(writeBackData_0_20) 
);
defparam writeBackData_28_s8.INIT=16'hCA00;
  LUT4 writeBackData_29_s7 (
    .F(writeBackData_29_10),
    .I0(aluPlus[29]),
    .I1(aluMinus[29]),
    .I2(writeBackData_0_19),
    .I3(writeBackData_0_20) 
);
defparam writeBackData_29_s7.INIT=16'hCA00;
  LUT3 writeBackData_29_s8 (
    .F(writeBackData_29_11),
    .I0(PC_28),
    .I1(PC_27),
    .I2(PC_26) 
);
defparam writeBackData_29_s8.INIT=8'h80;
  LUT2 writeBackData_29_s9 (
    .F(writeBackData_29_12),
    .I0(PCplusImm[29]),
    .I1(writeBackData_3_10) 
);
defparam writeBackData_29_s9.INIT=4'h8;
  LUT4 writeBackData_29_s10 (
    .F(writeBackData_29_13),
    .I0(writeBackData_0_4),
    .I1(cycles[29]),
    .I2(instr_0[29]),
    .I3(writeBackData_12_11) 
);
defparam writeBackData_29_s10.INIT=16'h0777;
  LUT4 writeBackData_30_s7 (
    .F(writeBackData_30_10),
    .I0(aluPlus[30]),
    .I1(aluMinus[30]),
    .I2(writeBackData_0_19),
    .I3(writeBackData_0_20) 
);
defparam writeBackData_30_s7.INIT=16'hCA00;
  LUT2 writeBackData_30_s8 (
    .F(writeBackData_30_11),
    .I0(cycles[30]),
    .I1(writeBackData_0_4) 
);
defparam writeBackData_30_s8.INIT=4'h8;
  LUT4 writeBackData_30_s9 (
    .F(writeBackData_30_12),
    .I0(writeBackData_3_10),
    .I1(PCplusImm[30]),
    .I2(instr_0[30]),
    .I3(writeBackData_12_11) 
);
defparam writeBackData_30_s9.INIT=16'h0777;
  LUT4 writeBackData_31_s7 (
    .F(writeBackData_31_10),
    .I0(aluPlus[31]),
    .I1(aluMinus[31]),
    .I2(writeBackData_0_19),
    .I3(writeBackData_0_20) 
);
defparam writeBackData_31_s7.INIT=16'hCA00;
  LUT3 writeBackData_31_s8 (
    .F(writeBackData_31_11),
    .I0(PC_30),
    .I1(PC_29),
    .I2(writeBackData_29_11) 
);
defparam writeBackData_31_s8.INIT=8'h80;
  LUT2 writeBackData_31_s9 (
    .F(writeBackData_31_12),
    .I0(PCplusImm[31]),
    .I1(writeBackData_3_10) 
);
defparam writeBackData_31_s9.INIT=4'h8;
  LUT4 writeBackData_31_s10 (
    .F(writeBackData_31_13),
    .I0(writeBackData_0_4),
    .I1(cycles[31]),
    .I2(instr_0[31]),
    .I3(writeBackData_12_11) 
);
defparam writeBackData_31_s10.INIT=16'h0777;
  LUT4 PC_1_s11 (
    .F(PC_1_15),
    .I0(PC_1_19),
    .I1(PC_1_20),
    .I2(PC_1_21),
    .I3(PC_1_22) 
);
defparam PC_1_s11.INIT=16'h8000;
  LUT4 PC_1_s12 (
    .F(PC_1_16),
    .I0(PC_1_23),
    .I1(PC_1_24),
    .I2(PC_1_25),
    .I3(PC_1_26) 
);
defparam PC_1_s12.INIT=16'h8000;
  LUT4 PC_1_s13 (
    .F(PC_1_17),
    .I0(instr_0[14]),
    .I1(aluMinus_32_5),
    .I2(instr_0[12]),
    .I3(instr_13) 
);
defparam PC_1_s13.INIT=16'h7D00;
  LUT3 writeBackData_0_s13 (
    .F(writeBackData_0_16),
    .I0(instr_0[12]),
    .I1(rs1[31]),
    .I2(aluMinus_32_5) 
);
defparam writeBackData_0_s13.INIT=8'hB0;
  LUT3 writeBackData_0_s14 (
    .F(writeBackData_0_17),
    .I0(instr_0[31]),
    .I1(rs2[31]),
    .I2(instr_0[5]) 
);
defparam writeBackData_0_s14.INIT=8'hCA;
  LUT4 writeBackData_0_s15 (
    .F(writeBackData_0_18),
    .I0(rs1[31]),
    .I1(instr_0[12]),
    .I2(aluMinus_32_5),
    .I3(instr_0[14]) 
);
defparam writeBackData_0_s15.INIT=16'h00F1;
  LUT2 writeBackData_0_s16 (
    .F(writeBackData_0_19),
    .I0(instr_0[5]),
    .I1(instr_0[30]) 
);
defparam writeBackData_0_s16.INIT=4'h8;
  LUT3 writeBackData_0_s17 (
    .F(writeBackData_0_20),
    .I0(instr_0[14]),
    .I1(instr_13),
    .I2(instr_0[12]) 
);
defparam writeBackData_0_s17.INIT=8'h01;
  LUT2 writeBackData_1_s14 (
    .F(writeBackData_1_17),
    .I0(instr_0[12]),
    .I1(rs1[1]) 
);
defparam writeBackData_1_s14.INIT=4'h4;
  LUT3 writeBackData_1_s15 (
    .F(writeBackData_1_18),
    .I0(instr_0[12]),
    .I1(instr_13),
    .I2(rs1[1]) 
);
defparam writeBackData_1_s15.INIT=8'hC5;
  LUT4 writeBackData_1_s16 (
    .F(writeBackData_1_19),
    .I0(aluPlus[1]),
    .I1(aluMinus[1]),
    .I2(writeBackData_0_19),
    .I3(writeBackData_0_20) 
);
defparam writeBackData_1_s16.INIT=16'hCA00;
  LUT2 writeBackData_2_s13 (
    .F(writeBackData_2_16),
    .I0(instr_0[12]),
    .I1(rs1[2]) 
);
defparam writeBackData_2_s13.INIT=4'h4;
  LUT3 writeBackData_2_s14 (
    .F(writeBackData_2_17),
    .I0(instr_0[12]),
    .I1(instr_13),
    .I2(rs1[2]) 
);
defparam writeBackData_2_s14.INIT=8'hC5;
  LUT4 writeBackData_2_s15 (
    .F(writeBackData_2_18),
    .I0(aluPlus[2]),
    .I1(aluMinus[2]),
    .I2(writeBackData_0_19),
    .I3(writeBackData_0_20) 
);
defparam writeBackData_2_s15.INIT=16'hCA00;
  LUT2 writeBackData_3_s12 (
    .F(writeBackData_3_15),
    .I0(instr_0[12]),
    .I1(rs1[3]) 
);
defparam writeBackData_3_s12.INIT=4'h4;
  LUT3 writeBackData_3_s13 (
    .F(writeBackData_3_16),
    .I0(instr_0[12]),
    .I1(instr_13),
    .I2(rs1[3]) 
);
defparam writeBackData_3_s13.INIT=8'hC5;
  LUT4 writeBackData_3_s14 (
    .F(writeBackData_3_17),
    .I0(aluPlus[3]),
    .I1(aluMinus[3]),
    .I2(writeBackData_0_19),
    .I3(writeBackData_0_20) 
);
defparam writeBackData_3_s14.INIT=16'hCA00;
  LUT4 writeBackData_5_s12 (
    .F(writeBackData_5_15),
    .I0(aluPlus[5]),
    .I1(aluMinus[5]),
    .I2(writeBackData_0_19),
    .I3(writeBackData_0_20) 
);
defparam writeBackData_5_s12.INIT=16'hCA00;
  LUT2 writeBackData_5_s13 (
    .F(writeBackData_5_16),
    .I0(instr_0[12]),
    .I1(rs1[5]) 
);
defparam writeBackData_5_s13.INIT=4'h4;
  LUT3 writeBackData_5_s14 (
    .F(writeBackData_5_17),
    .I0(instr_0[12]),
    .I1(instr_13),
    .I2(rs1[5]) 
);
defparam writeBackData_5_s14.INIT=8'h3A;
  LUT2 writeBackData_12_s9 (
    .F(writeBackData_12_12),
    .I0(instr_0[12]),
    .I1(rs1[12]) 
);
defparam writeBackData_12_s9.INIT=4'h4;
  LUT3 writeBackData_12_s10 (
    .F(writeBackData_12_13),
    .I0(instr_0[12]),
    .I1(instr_13),
    .I2(rs1[12]) 
);
defparam writeBackData_12_s10.INIT=8'hC5;
  LUT4 writeBackData_12_s11 (
    .F(writeBackData_12_14),
    .I0(aluPlus[12]),
    .I1(aluMinus[12]),
    .I2(writeBackData_0_19),
    .I3(writeBackData_0_20) 
);
defparam writeBackData_12_s11.INIT=16'hCA00;
  LUT2 writeBackData_13_s9 (
    .F(writeBackData_13_12),
    .I0(instr_0[12]),
    .I1(rs1[13]) 
);
defparam writeBackData_13_s9.INIT=4'h4;
  LUT3 writeBackData_13_s10 (
    .F(writeBackData_13_13),
    .I0(instr_0[12]),
    .I1(instr_13),
    .I2(rs1[13]) 
);
defparam writeBackData_13_s10.INIT=8'hC5;
  LUT4 writeBackData_13_s11 (
    .F(writeBackData_13_14),
    .I0(aluPlus[13]),
    .I1(aluMinus[13]),
    .I2(writeBackData_0_19),
    .I3(writeBackData_0_20) 
);
defparam writeBackData_13_s11.INIT=16'hCA00;
  LUT2 writeBackData_14_s8 (
    .F(writeBackData_14_11),
    .I0(instr_0[12]),
    .I1(rs1[14]) 
);
defparam writeBackData_14_s8.INIT=4'h4;
  LUT3 writeBackData_14_s9 (
    .F(writeBackData_14_12),
    .I0(instr_0[12]),
    .I1(instr_13),
    .I2(rs1[14]) 
);
defparam writeBackData_14_s9.INIT=8'hC5;
  LUT4 writeBackData_14_s10 (
    .F(writeBackData_14_13),
    .I0(aluPlus[14]),
    .I1(aluMinus[14]),
    .I2(writeBackData_0_19),
    .I3(writeBackData_0_20) 
);
defparam writeBackData_14_s10.INIT=16'hCA00;
  LUT2 writeBackData_15_s10 (
    .F(writeBackData_15_13),
    .I0(instr_0[12]),
    .I1(rs1[15]) 
);
defparam writeBackData_15_s10.INIT=4'h4;
  LUT3 writeBackData_15_s11 (
    .F(writeBackData_15_14),
    .I0(instr_0[12]),
    .I1(instr_13),
    .I2(rs1[15]) 
);
defparam writeBackData_15_s11.INIT=8'hC5;
  LUT4 writeBackData_15_s12 (
    .F(writeBackData_15_15),
    .I0(aluPlus[15]),
    .I1(aluMinus[15]),
    .I2(writeBackData_0_19),
    .I3(writeBackData_0_20) 
);
defparam writeBackData_15_s12.INIT=16'hCA00;
  LUT4 writeBackData_15_s13 (
    .F(writeBackData_15_16),
    .I0(PC_13),
    .I1(PC_12),
    .I2(PC_0[11]),
    .I3(PC_0[10]) 
);
defparam writeBackData_15_s13.INIT=16'h8000;
  LUT3 writeBackData_18_s14 (
    .F(writeBackData_18_17),
    .I0(PC_12),
    .I1(PC_0[11]),
    .I2(PC_0[10]) 
);
defparam writeBackData_18_s14.INIT=8'h80;
  LUT3 writeBackData_23_s10 (
    .F(writeBackData_23_13),
    .I0(PC_22),
    .I1(PC_21),
    .I2(PC_20) 
);
defparam writeBackData_23_s10.INIT=8'h80;
  LUT4 writeBackData_26_s12 (
    .F(writeBackData_26_15),
    .I0(PC_17),
    .I1(PC_16),
    .I2(PC_15),
    .I3(PC_14) 
);
defparam writeBackData_26_s12.INIT=16'h8000;
  LUT4 PC_1_s15 (
    .F(PC_1_19),
    .I0(aluMinus[16]),
    .I1(aluMinus[17]),
    .I2(aluMinus[18]),
    .I3(aluMinus[19]) 
);
defparam PC_1_s15.INIT=16'h0001;
  LUT4 PC_1_s16 (
    .F(PC_1_20),
    .I0(aluMinus[28]),
    .I1(aluMinus[29]),
    .I2(aluMinus[30]),
    .I3(aluMinus[31]) 
);
defparam PC_1_s16.INIT=16'h0001;
  LUT4 PC_1_s17 (
    .F(PC_1_21),
    .I0(aluMinus[4]),
    .I1(aluMinus[5]),
    .I2(aluMinus[6]),
    .I3(aluMinus[7]) 
);
defparam PC_1_s17.INIT=16'h0001;
  LUT4 PC_1_s18 (
    .F(PC_1_22),
    .I0(aluMinus[8]),
    .I1(aluMinus[9]),
    .I2(aluMinus[10]),
    .I3(aluMinus[11]) 
);
defparam PC_1_s18.INIT=16'h0001;
  LUT4 PC_1_s19 (
    .F(PC_1_23),
    .I0(aluMinus[20]),
    .I1(aluMinus[21]),
    .I2(aluMinus[22]),
    .I3(aluMinus[23]) 
);
defparam PC_1_s19.INIT=16'h0001;
  LUT4 PC_1_s20 (
    .F(PC_1_24),
    .I0(aluMinus[24]),
    .I1(aluMinus[25]),
    .I2(aluMinus[26]),
    .I3(aluMinus[27]) 
);
defparam PC_1_s20.INIT=16'h0001;
  LUT4 PC_1_s21 (
    .F(PC_1_25),
    .I0(aluMinus[0]),
    .I1(aluMinus[1]),
    .I2(aluMinus[2]),
    .I3(aluMinus[3]) 
);
defparam PC_1_s21.INIT=16'h0001;
  LUT4 PC_1_s22 (
    .F(PC_1_26),
    .I0(aluMinus[12]),
    .I1(aluMinus[13]),
    .I2(aluMinus[14]),
    .I3(aluMinus[15]) 
);
defparam PC_1_s22.INIT=16'h0001;
  LUT4 PC_1_s23 (
    .F(PC_1_28),
    .I0(PC_1_30),
    .I1(instr_0[12]),
    .I2(rs2[31]),
    .I3(aluMinus_32_5) 
);
defparam PC_1_s23.INIT=16'h999C;
  LUT3 PC_1_s24 (
    .F(PC_1_30),
    .I0(rs2[31]),
    .I1(aluMinus_32_5),
    .I2(rs1[31]) 
);
defparam PC_1_s24.INIT=8'h70;
  LUT4 aluReg_30_s7 (
    .F(aluReg_30_13),
    .I0(instr_0[4]),
    .I1(instr_2),
    .I2(instr_0[3]),
    .I3(instr_0[6]) 
);
defparam aluReg_30_s7.INIT=16'h0002;
  LUT4 n2031_s4 (
    .F(n2031_8),
    .I0(n2012_5),
    .I1(PC_13),
    .I2(writeBackData_18_13),
    .I3(PC_14) 
);
defparam n2031_s4.INIT=16'h4015;
  LUT4 writeBackData_6_s12 (
    .F(writeBackData_6_16),
    .I0(PC_0[6]),
    .I1(writeBackData_8_14),
    .I2(PC_1_8),
    .I3(writeBackData_6_14) 
);
defparam writeBackData_6_s12.INIT=16'hF900;
  LUT4 n2030_s3 (
    .F(n2030_7),
    .I0(PC_15),
    .I1(PC_14),
    .I2(writeBackData_10_12),
    .I3(writeBackData_15_16) 
);
defparam n2030_s3.INIT=16'h6AAA;
  LUT3 n2029_s3 (
    .F(n2029_7),
    .I0(n2012_5),
    .I1(PC_16),
    .I2(writeBackData_16_11) 
);
defparam n2029_s3.INIT=8'h14;
  LUT4 writeBackData_16_s11 (
    .F(writeBackData_16_15),
    .I0(PC_16),
    .I1(writeBackData_16_11),
    .I2(PC_1_8),
    .I3(writeBackData_16_9) 
);
defparam writeBackData_16_s11.INIT=16'hF900;
  LUT4 n2028_s3 (
    .F(n2028_7),
    .I0(n2012_5),
    .I1(PC_16),
    .I2(writeBackData_16_11),
    .I3(PC_17) 
);
defparam n2028_s3.INIT=16'h1540;
  LUT4 writeBackData_23_s11 (
    .F(writeBackData_23_15),
    .I0(PC_23),
    .I1(writeBackData_18_13),
    .I2(writeBackData_23_13),
    .I3(writeBackData_26_11) 
);
defparam writeBackData_23_s11.INIT=16'h6AAA;
  LUT4 writeBackData_4_s13 (
    .F(writeBackData_4_17),
    .I0(processor_rdata[28]),
    .I1(loadstore_addr_1_1),
    .I2(loadstore_addr_0[0]),
    .I3(writeBackData_5_21) 
);
defparam writeBackData_4_s13.INIT=16'hBF00;
  LUT3 writeBackData_3_s15 (
    .F(writeBackData_3_19),
    .I0(loadstore_addr_1_1),
    .I1(loadstore_addr_0[0]),
    .I2(processor_rdata[27]) 
);
defparam writeBackData_3_s15.INIT=8'h80;
  LUT3 writeBackData_2_s16 (
    .F(writeBackData_2_20),
    .I0(processor_rdata[26]),
    .I1(loadstore_addr_1_1),
    .I2(loadstore_addr_0[0]) 
);
defparam writeBackData_2_s16.INIT=8'h80;
  LUT4 writeBackData_1_s17 (
    .F(writeBackData_1_21),
    .I0(instr_0[12]),
    .I1(loadstore_addr_0[0]),
    .I2(loadstore_addr_1_1),
    .I3(instr_13) 
);
defparam writeBackData_1_s17.INIT=16'h00F4;
  LUT4 writeBackData_6_s13 (
    .F(writeBackData_6_18),
    .I0(processor_rdata[6]),
    .I1(loadstore_addr_1_1),
    .I2(loadstore_addr_0[0]),
    .I3(writeBackData_5_21) 
);
defparam writeBackData_6_s13.INIT=16'hFE00;
  LUT4 writeBackData_20_s10 (
    .F(writeBackData_20_14),
    .I0(PC_0[9]),
    .I1(writeBackData_8_14),
    .I2(writeBackData_9_12),
    .I3(writeBackData_26_11) 
);
defparam writeBackData_20_s10.INIT=16'h8000;
  LUT4 writeBackData_10_s10 (
    .F(writeBackData_10_14),
    .I0(PC_0[10]),
    .I1(PC_0[9]),
    .I2(writeBackData_8_14),
    .I3(writeBackData_9_12) 
);
defparam writeBackData_10_s10.INIT=16'h6AAA;
  LUT3 mem_wstrb_1_s3 (
    .F(mem_wstrb_1_7),
    .I0(loadstore_addr_0[0]),
    .I1(instr_13),
    .I2(instr_0[12]) 
);
defparam mem_wstrb_1_s3.INIT=8'h01;
  LUT3 aluIn2_31_s2 (
    .F(aluIn2_31_6),
    .I0(instr_0[4]),
    .I1(instr_0[6]),
    .I2(aluIn2_15_5) 
);
defparam aluIn2_31_s2.INIT=8'h60;
  LUT4 writeBackData_4_s15 (
    .F(writeBackData_4_21),
    .I0(instr_13),
    .I1(instr_0[12]),
    .I2(instr_2),
    .I3(writeBackData_1_12) 
);
defparam writeBackData_4_s15.INIT=16'h0E00;
  LUT4 writeBackData_5_s16 (
    .F(writeBackData_5_21),
    .I0(instr_2),
    .I1(writeBackData_1_12),
    .I2(instr_13),
    .I3(instr_0[12]) 
);
defparam writeBackData_5_s16.INIT=16'h0004;
  LUT3 writeBackData_18_s15 (
    .F(writeBackData_18_19),
    .I0(instr_13),
    .I1(instr_2),
    .I2(writeBackData_1_12) 
);
defparam writeBackData_18_s15.INIT=8'h20;
  LUT4 writeBackData_8_s12 (
    .F(writeBackData_8_16),
    .I0(instr_0[14]),
    .I1(instr_13),
    .I2(instr_2),
    .I3(writeBackData_1_12) 
);
defparam writeBackData_8_s12.INIT=16'h0100;
  LUT4 n2026_s3 (
    .F(n2026_7),
    .I0(instr_0[3]),
    .I1(PC_1_7),
    .I2(PCplusImm[19]),
    .I3(n2026_4) 
);
defparam n2026_s3.INIT=16'hE0FF;
  LUT4 n2025_s3 (
    .F(n2025_7),
    .I0(instr_0[3]),
    .I1(PC_1_7),
    .I2(PCplusImm[20]),
    .I3(n2025_4) 
);
defparam n2025_s3.INIT=16'hF100;
  LUT4 n2024_s3 (
    .F(n2024_7),
    .I0(instr_0[3]),
    .I1(PC_1_7),
    .I2(PCplusImm[21]),
    .I3(n2024_4) 
);
defparam n2024_s3.INIT=16'hF100;
  LUT4 n2023_s3 (
    .F(n2023_7),
    .I0(instr_0[3]),
    .I1(PC_1_7),
    .I2(PCplusImm[22]),
    .I3(n2023_4) 
);
defparam n2023_s3.INIT=16'hF100;
  LUT4 n2022_s3 (
    .F(n2022_7),
    .I0(instr_0[3]),
    .I1(PC_1_7),
    .I2(PCplusImm[23]),
    .I3(n2022_4) 
);
defparam n2022_s3.INIT=16'hF100;
  LUT4 n2021_s3 (
    .F(n2021_7),
    .I0(instr_0[3]),
    .I1(PC_1_7),
    .I2(PCplusImm[24]),
    .I3(n2021_4) 
);
defparam n2021_s3.INIT=16'hF100;
  LUT4 n2020_s3 (
    .F(n2020_7),
    .I0(instr_0[3]),
    .I1(PC_1_7),
    .I2(PCplusImm[25]),
    .I3(n2020_4) 
);
defparam n2020_s3.INIT=16'hF100;
  LUT4 n2019_s3 (
    .F(n2019_7),
    .I0(instr_0[3]),
    .I1(PC_1_7),
    .I2(PCplusImm[26]),
    .I3(n2019_4) 
);
defparam n2019_s3.INIT=16'hF100;
  LUT4 n2018_s3 (
    .F(n2018_7),
    .I0(instr_0[3]),
    .I1(PC_1_7),
    .I2(PCplusImm[27]),
    .I3(n2018_4) 
);
defparam n2018_s3.INIT=16'hF100;
  LUT4 n2017_s3 (
    .F(n2017_7),
    .I0(instr_0[3]),
    .I1(PC_1_7),
    .I2(PCplusImm[28]),
    .I3(n2017_4) 
);
defparam n2017_s3.INIT=16'hF100;
  LUT4 n2016_s3 (
    .F(n2016_7),
    .I0(instr_0[3]),
    .I1(PC_1_7),
    .I2(PCplusImm[29]),
    .I3(n2016_4) 
);
defparam n2016_s3.INIT=16'hF100;
  LUT4 n2015_s3 (
    .F(n2015_7),
    .I0(instr_0[3]),
    .I1(PC_1_7),
    .I2(PCplusImm[30]),
    .I3(n2015_4) 
);
defparam n2015_s3.INIT=16'hF100;
  LUT4 n2014_s4 (
    .F(n2014_8),
    .I0(instr_0[3]),
    .I1(PC_1_7),
    .I2(PCplusImm[31]),
    .I3(n2014_5) 
);
defparam n2014_s4.INIT=16'hF100;
  LUT4 writeBackData_6_s14 (
    .F(writeBackData_6_20),
    .I0(processor_rdata[22]),
    .I1(instr_13),
    .I2(loadstore_addr_1_1),
    .I3(writeBackData_4_21) 
);
defparam writeBackData_6_s14.INIT=16'hEF00;
  LUT4 mem_wstrb_1_s4 (
    .F(mem_wstrb[1]),
    .I0(instr_13),
    .I1(loadstore_addr_1_1),
    .I2(mem_wstrb_1_7),
    .I3(mem_wstrb_1_5) 
);
defparam mem_wstrb_1_s4.INIT=16'h0B00;
  LUT4 mem_addr_Z_2_s12 (
    .F(mem_addr_Z[2]),
    .I0(PC_0[2]),
    .I1(loadstore_addr_0[2]),
    .I2(state[1]),
    .I3(state[0]) 
);
defparam mem_addr_Z_2_s12.INIT=16'hAAAC;
  LUT4 mem_addr_Z_3_s12 (
    .F(mem_addr_Z[3]),
    .I0(PC_0[3]),
    .I1(loadstore_addr_0[3]),
    .I2(state[1]),
    .I3(state[0]) 
);
defparam mem_addr_Z_3_s12.INIT=16'hAAAC;
  LUT4 mem_addr_Z_4_s12 (
    .F(mem_addr_Z[4]),
    .I0(PC_0[4]),
    .I1(loadstore_addr_0[4]),
    .I2(state[1]),
    .I3(state[0]) 
);
defparam mem_addr_Z_4_s12.INIT=16'hAAAC;
  LUT4 mem_addr_Z_5_s12 (
    .F(mem_addr_Z[5]),
    .I0(PC_0[5]),
    .I1(loadstore_addr_0[5]),
    .I2(state[1]),
    .I3(state[0]) 
);
defparam mem_addr_Z_5_s12.INIT=16'hAAAC;
  LUT4 mem_addr_Z_6_s12 (
    .F(mem_addr_Z[6]),
    .I0(PC_0[6]),
    .I1(loadstore_addr_0[6]),
    .I2(state[1]),
    .I3(state[0]) 
);
defparam mem_addr_Z_6_s12.INIT=16'hAAAC;
  LUT4 mem_addr_Z_7_s12 (
    .F(mem_addr_Z[7]),
    .I0(PC_0[7]),
    .I1(loadstore_addr_0[7]),
    .I2(state[1]),
    .I3(state[0]) 
);
defparam mem_addr_Z_7_s12.INIT=16'hAAAC;
  LUT4 mem_addr_Z_8_s12 (
    .F(mem_addr_Z[8]),
    .I0(PC_0[8]),
    .I1(loadstore_addr_0[8]),
    .I2(state[1]),
    .I3(state[0]) 
);
defparam mem_addr_Z_8_s12.INIT=16'hAAAC;
  LUT4 mem_addr_Z_9_s12 (
    .F(mem_addr_Z[9]),
    .I0(PC_0[9]),
    .I1(loadstore_addr_0[9]),
    .I2(state[1]),
    .I3(state[0]) 
);
defparam mem_addr_Z_9_s12.INIT=16'hAAAC;
  LUT4 mem_addr_Z_10_s12 (
    .F(mem_addr_Z[10]),
    .I0(PC_0[10]),
    .I1(loadstore_addr_0[10]),
    .I2(state[1]),
    .I3(state[0]) 
);
defparam mem_addr_Z_10_s12.INIT=16'hAAAC;
  LUT4 mem_addr_Z_11_s13 (
    .F(mem_addr_Z[11]),
    .I0(PC_0[11]),
    .I1(loadstore_addr_0[11]),
    .I2(state[1]),
    .I3(state[0]) 
);
defparam mem_addr_Z_11_s13.INIT=16'hAAAC;
  LUT3 n1151_s3 (
    .F(n1151_8),
    .I0(instr_0[3]),
    .I1(instr_0[4]),
    .I2(instr_0[30]) 
);
defparam n1151_s3.INIT=8'hB0;
  LUT3 n1152_s3 (
    .F(n1152_8),
    .I0(instr_0[3]),
    .I1(instr_0[4]),
    .I2(instr_0[29]) 
);
defparam n1152_s3.INIT=8'hB0;
  LUT3 n1153_s3 (
    .F(n1153_8),
    .I0(instr_0[3]),
    .I1(instr_0[4]),
    .I2(instr_0[28]) 
);
defparam n1153_s3.INIT=8'hB0;
  LUT3 n1154_s3 (
    .F(n1154_8),
    .I0(instr_0[3]),
    .I1(instr_0[4]),
    .I2(instr_0[27]) 
);
defparam n1154_s3.INIT=8'hB0;
  LUT3 n1155_s3 (
    .F(n1155_8),
    .I0(instr_0[3]),
    .I1(instr_0[4]),
    .I2(instr_0[26]) 
);
defparam n1155_s3.INIT=8'hB0;
  LUT3 n1156_s3 (
    .F(n1156_8),
    .I0(instr_0[3]),
    .I1(instr_0[4]),
    .I2(instr_0[25]) 
);
defparam n1156_s3.INIT=8'hB0;
  LUT4 n1141_s2 (
    .F(n1141_6),
    .I0(instr_0[20]),
    .I1(instr_0[31]),
    .I2(instr_0[3]),
    .I3(instr_0[4]) 
);
defparam n1141_s2.INIT=16'hCACC;
  LUT4 n1140_s2 (
    .F(n1140_6),
    .I0(instr_0[21]),
    .I1(instr_0[31]),
    .I2(instr_0[3]),
    .I3(instr_0[4]) 
);
defparam n1140_s2.INIT=16'hCACC;
  LUT4 n1139_s2 (
    .F(n1139_6),
    .I0(instr_0[22]),
    .I1(instr_0[31]),
    .I2(instr_0[3]),
    .I3(instr_0[4]) 
);
defparam n1139_s2.INIT=16'hCACC;
  LUT4 n1138_s2 (
    .F(n1138_6),
    .I0(instr_0[23]),
    .I1(instr_0[31]),
    .I2(instr_0[3]),
    .I3(instr_0[4]) 
);
defparam n1138_s2.INIT=16'hCACC;
  LUT4 n1137_s2 (
    .F(n1137_6),
    .I0(instr_0[24]),
    .I1(instr_0[31]),
    .I2(instr_0[3]),
    .I3(instr_0[4]) 
);
defparam n1137_s2.INIT=16'hCACC;
  LUT4 n1136_s2 (
    .F(n1136_6),
    .I0(instr_0[25]),
    .I1(instr_0[31]),
    .I2(instr_0[3]),
    .I3(instr_0[4]) 
);
defparam n1136_s2.INIT=16'hCACC;
  LUT4 n1135_s2 (
    .F(n1135_6),
    .I0(instr_0[26]),
    .I1(instr_0[31]),
    .I2(instr_0[3]),
    .I3(instr_0[4]) 
);
defparam n1135_s2.INIT=16'hCACC;
  LUT4 n1134_s2 (
    .F(n1134_6),
    .I0(instr_0[27]),
    .I1(instr_0[31]),
    .I2(instr_0[3]),
    .I3(instr_0[4]) 
);
defparam n1134_s2.INIT=16'hCACC;
  LUT4 n1133_s2 (
    .F(n1133_6),
    .I0(instr_0[28]),
    .I1(instr_0[31]),
    .I2(instr_0[3]),
    .I3(instr_0[4]) 
);
defparam n1133_s2.INIT=16'hCACC;
  LUT4 n1132_s2 (
    .F(n1132_6),
    .I0(instr_0[29]),
    .I1(instr_0[31]),
    .I2(instr_0[3]),
    .I3(instr_0[4]) 
);
defparam n1132_s2.INIT=16'hCACC;
  LUT4 n1131_s4 (
    .F(n1131_8),
    .I0(instr_0[30]),
    .I1(instr_0[31]),
    .I2(instr_0[3]),
    .I3(instr_0[4]) 
);
defparam n1131_s4.INIT=16'hCACC;
  LUT3 n2026_s4 (
    .F(n2026_9),
    .I0(aluPlus[19]),
    .I1(instr_0[3]),
    .I2(n2012_5) 
);
defparam n2026_s4.INIT=8'h20;
  LUT3 n2024_s4 (
    .F(n2024_9),
    .I0(aluPlus[21]),
    .I1(instr_0[3]),
    .I2(n2012_5) 
);
defparam n2024_s4.INIT=8'h10;
  LUT3 n2023_s4 (
    .F(n2023_9),
    .I0(aluPlus[22]),
    .I1(instr_0[3]),
    .I2(n2012_5) 
);
defparam n2023_s4.INIT=8'h10;
  LUT3 n2022_s4 (
    .F(n2022_9),
    .I0(aluPlus[23]),
    .I1(instr_0[3]),
    .I2(n2012_5) 
);
defparam n2022_s4.INIT=8'h10;
  LUT3 n2021_s4 (
    .F(n2021_9),
    .I0(aluPlus[24]),
    .I1(instr_0[3]),
    .I2(n2012_5) 
);
defparam n2021_s4.INIT=8'h10;
  LUT3 n2020_s4 (
    .F(n2020_9),
    .I0(aluPlus[25]),
    .I1(instr_0[3]),
    .I2(n2012_5) 
);
defparam n2020_s4.INIT=8'h10;
  LUT3 n2018_s4 (
    .F(n2018_9),
    .I0(aluPlus[27]),
    .I1(instr_0[3]),
    .I2(n2012_5) 
);
defparam n2018_s4.INIT=8'h10;
  LUT3 n2017_s4 (
    .F(n2017_9),
    .I0(aluPlus[28]),
    .I1(instr_0[3]),
    .I2(n2012_5) 
);
defparam n2017_s4.INIT=8'h10;
  LUT3 n2016_s4 (
    .F(n2016_9),
    .I0(aluPlus[29]),
    .I1(instr_0[3]),
    .I2(n2012_5) 
);
defparam n2016_s4.INIT=8'h10;
  LUT3 n2015_s4 (
    .F(n2015_9),
    .I0(aluPlus[30]),
    .I1(instr_0[3]),
    .I2(n2012_5) 
);
defparam n2015_s4.INIT=8'h10;
  LUT3 n2014_s5 (
    .F(n2014_10),
    .I0(aluPlus[31]),
    .I1(instr_0[3]),
    .I2(n2012_5) 
);
defparam n2014_s5.INIT=8'h10;
  LUT3 n2031_s5 (
    .F(n2031_10),
    .I0(aluPlus[14]),
    .I1(instr_0[3]),
    .I2(n2012_5) 
);
defparam n2031_s5.INIT=8'h10;
  LUT3 n2029_s4 (
    .F(n2029_9),
    .I0(aluPlus[16]),
    .I1(instr_0[3]),
    .I2(n2012_5) 
);
defparam n2029_s4.INIT=8'h20;
  LUT3 n2028_s4 (
    .F(n2028_9),
    .I0(aluPlus[17]),
    .I1(instr_0[3]),
    .I2(n2012_5) 
);
defparam n2028_s4.INIT=8'h20;
  LUT3 n2027_s3 (
    .F(n2027_7),
    .I0(aluPlus[18]),
    .I1(instr_0[3]),
    .I2(n2012_5) 
);
defparam n2027_s3.INIT=8'h20;
  LUT4 n2043_s2 (
    .F(n2043_6),
    .I0(n2043_4),
    .I1(aluPlus[2]),
    .I2(instr_0[3]),
    .I3(n2012_5) 
);
defparam n2043_s2.INIT=16'hACAA;
  LUT4 n2042_s3 (
    .F(n2042_7),
    .I0(n2042_4),
    .I1(aluPlus[3]),
    .I2(instr_0[3]),
    .I3(n2012_5) 
);
defparam n2042_s3.INIT=16'h5C55;
  LUT4 n2041_s3 (
    .F(n2041_7),
    .I0(n2041_4),
    .I1(aluPlus[4]),
    .I2(instr_0[3]),
    .I3(n2012_5) 
);
defparam n2041_s3.INIT=16'h5C55;
  LUT4 n2040_s2 (
    .F(n2040_6),
    .I0(n2040_4),
    .I1(aluPlus[5]),
    .I2(instr_0[3]),
    .I3(n2012_5) 
);
defparam n2040_s2.INIT=16'h5C55;
  LUT4 n2039_s3 (
    .F(n2039_7),
    .I0(n2039_4),
    .I1(aluPlus[6]),
    .I2(instr_0[3]),
    .I3(n2012_5) 
);
defparam n2039_s3.INIT=16'h5C55;
  LUT4 n2038_s3 (
    .F(n2038_7),
    .I0(n2038_4),
    .I1(aluPlus[7]),
    .I2(instr_0[3]),
    .I3(n2012_5) 
);
defparam n2038_s3.INIT=16'h5C55;
  LUT4 n2037_s2 (
    .F(n2037_6),
    .I0(n2037_4),
    .I1(aluPlus[8]),
    .I2(instr_0[3]),
    .I3(n2012_5) 
);
defparam n2037_s2.INIT=16'h5C55;
  LUT4 n2036_s2 (
    .F(n2036_6),
    .I0(n2036_4),
    .I1(aluPlus[9]),
    .I2(instr_0[3]),
    .I3(n2012_5) 
);
defparam n2036_s2.INIT=16'h5C55;
  LUT4 n2035_s2 (
    .F(n2035_6),
    .I0(n2035_4),
    .I1(aluPlus[10]),
    .I2(instr_0[3]),
    .I3(n2012_5) 
);
defparam n2035_s2.INIT=16'h5C55;
  LUT4 n2034_s2 (
    .F(n2034_6),
    .I0(n2034_4),
    .I1(aluPlus[11]),
    .I2(instr_0[3]),
    .I3(n2012_5) 
);
defparam n2034_s2.INIT=16'h5C55;
  LUT4 n2033_s3 (
    .F(n2033_7),
    .I0(n2033_4),
    .I1(aluPlus[12]),
    .I2(instr_0[3]),
    .I3(n2012_5) 
);
defparam n2033_s3.INIT=16'hACAA;
  LUT4 n2032_s3 (
    .F(n2032_7),
    .I0(n2032_4),
    .I1(aluPlus[13]),
    .I2(instr_0[3]),
    .I3(n2012_5) 
);
defparam n2032_s3.INIT=16'h5C55;
  LUT4 n2030_s4 (
    .F(n2030_9),
    .I0(n2030_4),
    .I1(aluPlus[15]),
    .I2(instr_0[3]),
    .I3(n2012_5) 
);
defparam n2030_s4.INIT=16'h5C55;
  LUT4 n2012_s3 (
    .F(n2012_7),
    .I0(PCplusImm[1]),
    .I1(aluPlus[1]),
    .I2(instr_0[3]),
    .I3(n2012_5) 
);
defparam n2012_s3.INIT=16'hACAA;
  LUT4 writeBackData_15_s14 (
    .F(writeBackData_15_18),
    .I0(instr_13),
    .I1(instr_0[12]),
    .I2(aluReg[15]),
    .I3(writeBackData_15_15) 
);
defparam writeBackData_15_s14.INIT=16'h00BF;
  LUT4 writeBackData_14_s11 (
    .F(writeBackData_14_15),
    .I0(instr_13),
    .I1(instr_0[12]),
    .I2(aluReg[14]),
    .I3(writeBackData_14_13) 
);
defparam writeBackData_14_s11.INIT=16'h00BF;
  LUT4 writeBackData_13_s12 (
    .F(writeBackData_13_16),
    .I0(instr_13),
    .I1(instr_0[12]),
    .I2(aluReg[13]),
    .I3(writeBackData_13_14) 
);
defparam writeBackData_13_s12.INIT=16'h00BF;
  LUT4 writeBackData_12_s12 (
    .F(writeBackData_12_16),
    .I0(instr_13),
    .I1(instr_0[12]),
    .I2(aluReg[12]),
    .I3(writeBackData_12_14) 
);
defparam writeBackData_12_s12.INIT=16'h00BF;
  LUT4 writeBackData_5_s17 (
    .F(writeBackData_5_23),
    .I0(instr_13),
    .I1(instr_0[12]),
    .I2(aluReg[5]),
    .I3(writeBackData_5_15) 
);
defparam writeBackData_5_s17.INIT=16'h00BF;
  LUT4 writeBackData_3_s16 (
    .F(writeBackData_3_21),
    .I0(instr_13),
    .I1(instr_0[12]),
    .I2(aluReg[3]),
    .I3(writeBackData_3_17) 
);
defparam writeBackData_3_s16.INIT=16'h00BF;
  LUT4 writeBackData_2_s17 (
    .F(writeBackData_2_22),
    .I0(instr_13),
    .I1(instr_0[12]),
    .I2(aluReg[2]),
    .I3(writeBackData_2_18) 
);
defparam writeBackData_2_s17.INIT=16'h00BF;
  LUT4 writeBackData_1_s18 (
    .F(writeBackData_1_23),
    .I0(instr_13),
    .I1(instr_0[12]),
    .I2(aluReg[1]),
    .I3(writeBackData_1_19) 
);
defparam writeBackData_1_s18.INIT=16'h00BF;
  LUT4 writeBackData_31_s11 (
    .F(writeBackData_31_15),
    .I0(instr_13),
    .I1(instr_0[12]),
    .I2(aluReg[31]),
    .I3(writeBackData_31_10) 
);
defparam writeBackData_31_s11.INIT=16'h00BF;
  LUT4 writeBackData_30_s10 (
    .F(writeBackData_30_14),
    .I0(instr_13),
    .I1(instr_0[12]),
    .I2(aluReg[30]),
    .I3(writeBackData_30_10) 
);
defparam writeBackData_30_s10.INIT=16'h00BF;
  LUT4 writeBackData_29_s11 (
    .F(writeBackData_29_15),
    .I0(instr_13),
    .I1(instr_0[12]),
    .I2(aluReg[29]),
    .I3(writeBackData_29_10) 
);
defparam writeBackData_29_s11.INIT=16'h00BF;
  LUT4 writeBackData_28_s9 (
    .F(writeBackData_28_13),
    .I0(instr_13),
    .I1(instr_0[12]),
    .I2(aluReg[28]),
    .I3(writeBackData_28_11) 
);
defparam writeBackData_28_s9.INIT=16'h00BF;
  LUT4 writeBackData_27_s9 (
    .F(writeBackData_27_13),
    .I0(instr_13),
    .I1(instr_0[12]),
    .I2(aluReg[27]),
    .I3(writeBackData_27_11) 
);
defparam writeBackData_27_s9.INIT=16'h00BF;
  LUT4 writeBackData_26_s13 (
    .F(writeBackData_26_17),
    .I0(instr_13),
    .I1(instr_0[12]),
    .I2(aluReg[26]),
    .I3(writeBackData_26_10) 
);
defparam writeBackData_26_s13.INIT=16'h00BF;
  LUT4 writeBackData_25_s10 (
    .F(writeBackData_25_14),
    .I0(instr_13),
    .I1(instr_0[12]),
    .I2(aluReg[25]),
    .I3(writeBackData_25_10) 
);
defparam writeBackData_25_s10.INIT=16'h00BF;
  LUT4 writeBackData_24_s10 (
    .F(writeBackData_24_14),
    .I0(instr_13),
    .I1(instr_0[12]),
    .I2(aluReg[24]),
    .I3(writeBackData_24_10) 
);
defparam writeBackData_24_s10.INIT=16'h00BF;
  LUT4 writeBackData_23_s12 (
    .F(writeBackData_23_17),
    .I0(instr_13),
    .I1(instr_0[12]),
    .I2(aluReg[23]),
    .I3(writeBackData_23_11) 
);
defparam writeBackData_23_s12.INIT=16'h00BF;
  LUT4 writeBackData_22_s10 (
    .F(writeBackData_22_14),
    .I0(instr_13),
    .I1(instr_0[12]),
    .I2(aluReg[22]),
    .I3(writeBackData_22_12) 
);
defparam writeBackData_22_s10.INIT=16'h00BF;
  LUT4 writeBackData_21_s9 (
    .F(writeBackData_21_13),
    .I0(instr_13),
    .I1(instr_0[12]),
    .I2(aluReg[21]),
    .I3(writeBackData_21_11) 
);
defparam writeBackData_21_s9.INIT=16'h00BF;
  LUT4 writeBackData_20_s11 (
    .F(writeBackData_20_16),
    .I0(instr_13),
    .I1(instr_0[12]),
    .I2(aluReg[20]),
    .I3(writeBackData_20_10) 
);
defparam writeBackData_20_s11.INIT=16'h00BF;
  LUT4 writeBackData_19_s9 (
    .F(writeBackData_19_13),
    .I0(instr_13),
    .I1(instr_0[12]),
    .I2(aluReg[19]),
    .I3(writeBackData_19_11) 
);
defparam writeBackData_19_s9.INIT=16'h00BF;
  LUT4 writeBackData_18_s16 (
    .F(writeBackData_18_21),
    .I0(instr_13),
    .I1(instr_0[12]),
    .I2(aluReg[18]),
    .I3(writeBackData_18_16) 
);
defparam writeBackData_18_s16.INIT=16'h00BF;
  LUT4 writeBackData_17_s9 (
    .F(writeBackData_17_13),
    .I0(instr_13),
    .I1(instr_0[12]),
    .I2(aluReg[17]),
    .I3(writeBackData_17_11) 
);
defparam writeBackData_17_s9.INIT=16'h00BF;
  LUT4 writeBackData_16_s12 (
    .F(writeBackData_16_17),
    .I0(instr_13),
    .I1(instr_0[12]),
    .I2(aluReg[16]),
    .I3(writeBackData_16_10) 
);
defparam writeBackData_16_s12.INIT=16'h00BF;
  LUT4 writeBackData_11_s9 (
    .F(writeBackData_11_13),
    .I0(instr_13),
    .I1(instr_0[12]),
    .I2(aluReg[11]),
    .I3(writeBackData_11_11) 
);
defparam writeBackData_11_s9.INIT=16'h00BF;
  LUT4 writeBackData_10_s11 (
    .F(writeBackData_10_16),
    .I0(instr_13),
    .I1(instr_0[12]),
    .I2(aluReg[10]),
    .I3(writeBackData_10_11) 
);
defparam writeBackData_10_s11.INIT=16'h00BF;
  LUT4 writeBackData_9_s10 (
    .F(writeBackData_9_14),
    .I0(instr_13),
    .I1(instr_0[12]),
    .I2(aluReg[9]),
    .I3(writeBackData_9_11) 
);
defparam writeBackData_9_s10.INIT=16'h00BF;
  LUT4 writeBackData_8_s13 (
    .F(writeBackData_8_18),
    .I0(instr_13),
    .I1(instr_0[12]),
    .I2(aluReg[8]),
    .I3(writeBackData_8_13) 
);
defparam writeBackData_8_s13.INIT=16'h00BF;
  LUT4 writeBackData_7_s12 (
    .F(writeBackData_7_16),
    .I0(instr_13),
    .I1(instr_0[12]),
    .I2(aluReg[7]),
    .I3(writeBackData_7_14) 
);
defparam writeBackData_7_s12.INIT=16'h00BF;
  LUT4 writeBackData_6_s15 (
    .F(writeBackData_6_22),
    .I0(instr_13),
    .I1(instr_0[12]),
    .I2(aluReg[6]),
    .I3(writeBackData_6_13) 
);
defparam writeBackData_6_s15.INIT=16'h00BF;
  LUT4 writeBackData_4_s16 (
    .F(writeBackData_4_23),
    .I0(instr_13),
    .I1(instr_0[12]),
    .I2(aluReg[4]),
    .I3(writeBackData_4_15) 
);
defparam writeBackData_4_s16.INIT=16'h00BF;
  LUT4 writeBackData_0_s18 (
    .F(writeBackData_0_22),
    .I0(instr_13),
    .I1(instr_0[12]),
    .I2(aluReg[0]),
    .I3(writeBackData_0_14) 
);
defparam writeBackData_0_s18.INIT=16'h00BF;
  LUT4 n2249_s12 (
    .F(n2249_18),
    .I0(instr_13),
    .I1(instr_0[12]),
    .I2(instr_0[4]),
    .I3(aluReg_30_11) 
);
defparam n2249_s12.INIT=16'h4F00;
  LUT3 n904_s2 (
    .F(n904_6),
    .I0(instr_0[14]),
    .I1(instr_13),
    .I2(instr_0[12]) 
);
defparam n904_s2.INIT=8'h10;
  LUT4 state_1_s5 (
    .F(state_1_11),
    .I0(aluShamt[3]),
    .I1(aluShamt[4]),
    .I2(n905_4),
    .I3(state_0[3]) 
);
defparam state_1_s5.INIT=16'h10FF;
  LUT4 state_3_s5 (
    .F(state_3_11),
    .I0(aluShamt[3]),
    .I1(aluShamt[4]),
    .I2(n905_4),
    .I3(n2249_15) 
);
defparam state_3_s5.INIT=16'hFF10;
  LUT4 n2025_s4 (
    .F(n2025_9),
    .I0(PC_20),
    .I1(writeBackData_20_14),
    .I2(instr_0[3]),
    .I3(n2012_5) 
);
defparam n2025_s4.INIT=16'h0009;
  LUT4 n2019_s4 (
    .F(n2019_9),
    .I0(PC_26),
    .I1(writeBackData_26_8),
    .I2(instr_0[3]),
    .I3(n2012_5) 
);
defparam n2019_s4.INIT=16'h0009;
  LUT4 writeBackData_20_s12 (
    .F(writeBackData_20_18),
    .I0(instr_0[3]),
    .I1(n2012_5),
    .I2(PC_20),
    .I3(writeBackData_20_14) 
);
defparam writeBackData_20_s12.INIT=16'h0EE0;
  LUT4 writeBackData_31_s12 (
    .F(writeBackData_31_17),
    .I0(writeBackData_31_8),
    .I1(instr_0[3]),
    .I2(n2012_5),
    .I3(writeBackData_31_9) 
);
defparam writeBackData_31_s12.INIT=16'h5700;
  LUT4 writeBackData_30_s11 (
    .F(writeBackData_30_16),
    .I0(writeBackData_30_8),
    .I1(instr_0[3]),
    .I2(n2012_5),
    .I3(writeBackData_30_9) 
);
defparam writeBackData_30_s11.INIT=16'h5700;
  LUT4 writeBackData_29_s12 (
    .F(writeBackData_29_17),
    .I0(writeBackData_29_8),
    .I1(instr_0[3]),
    .I2(n2012_5),
    .I3(writeBackData_29_9) 
);
defparam writeBackData_29_s12.INIT=16'h5700;
  LUT4 writeBackData_25_s11 (
    .F(writeBackData_25_16),
    .I0(writeBackData_25_8),
    .I1(instr_0[3]),
    .I2(n2012_5),
    .I3(writeBackData_25_9) 
);
defparam writeBackData_25_s11.INIT=16'h5700;
  LUT4 writeBackData_24_s11 (
    .F(writeBackData_24_16),
    .I0(writeBackData_24_8),
    .I1(instr_0[3]),
    .I2(n2012_5),
    .I3(writeBackData_24_9) 
);
defparam writeBackData_24_s11.INIT=16'h5700;
  LUT3 writeBackData_22_s11 (
    .F(writeBackData_22_16),
    .I0(instr_0[3]),
    .I1(n2012_5),
    .I2(writeBackData_22_9) 
);
defparam writeBackData_22_s11.INIT=8'hE0;
  LUT3 writeBackData_18_s17 (
    .F(writeBackData_18_23),
    .I0(instr_0[3]),
    .I1(n2012_5),
    .I2(writeBackData_18_7) 
);
defparam writeBackData_18_s17.INIT=8'hE0;
  LUT4 PC_1_s25 (
    .F(PC_1_32),
    .I0(PC_1_7),
    .I1(instr_0[3]),
    .I2(n2012_5),
    .I3(state[2]) 
);
defparam PC_1_s25.INIT=16'hFE00;
  LUT4 n2253_s15 (
    .F(n2253_25),
    .I0(state[0]),
    .I1(state_0[3]),
    .I2(state_0_10),
    .I3(state_1_11) 
);
defparam n2253_s15.INIT=16'hFCFA;
  DFFRE PC_31_s0 (
    .Q(PC_31),
    .D(n2014_8),
    .CLK(clk),
    .CE(state[2]),
    .RESET(n2286_5) 
);
  DFFRE PC_30_s0 (
    .Q(PC_30),
    .D(n2015_7),
    .CLK(clk),
    .CE(state[2]),
    .RESET(n2286_5) 
);
  DFFRE PC_29_s0 (
    .Q(PC_29),
    .D(n2016_7),
    .CLK(clk),
    .CE(state[2]),
    .RESET(n2286_5) 
);
  DFFRE PC_28_s0 (
    .Q(PC_28),
    .D(n2017_7),
    .CLK(clk),
    .CE(state[2]),
    .RESET(n2286_5) 
);
  DFFRE PC_27_s0 (
    .Q(PC_27),
    .D(n2018_7),
    .CLK(clk),
    .CE(state[2]),
    .RESET(n2286_5) 
);
  DFFRE PC_26_s0 (
    .Q(PC_26),
    .D(n2019_7),
    .CLK(clk),
    .CE(state[2]),
    .RESET(n2286_5) 
);
  DFFRE PC_25_s0 (
    .Q(PC_25),
    .D(n2020_7),
    .CLK(clk),
    .CE(state[2]),
    .RESET(n2286_5) 
);
  DFFRE PC_24_s0 (
    .Q(PC_24),
    .D(n2021_7),
    .CLK(clk),
    .CE(state[2]),
    .RESET(n2286_5) 
);
  DFFRE PC_23_s0 (
    .Q(PC_23),
    .D(n2022_7),
    .CLK(clk),
    .CE(state[2]),
    .RESET(n2286_5) 
);
  DFFRE PC_22_s0 (
    .Q(PC_22),
    .D(n2023_7),
    .CLK(clk),
    .CE(state[2]),
    .RESET(n2286_5) 
);
  DFFRE PC_21_s0 (
    .Q(PC_21),
    .D(n2024_7),
    .CLK(clk),
    .CE(state[2]),
    .RESET(n2286_5) 
);
  DFFRE PC_20_s0 (
    .Q(PC_20),
    .D(n2025_7),
    .CLK(clk),
    .CE(state[2]),
    .RESET(n2286_5) 
);
  DFFRE PC_19_s0 (
    .Q(PC_19),
    .D(n2026_7),
    .CLK(clk),
    .CE(state[2]),
    .RESET(n2286_5) 
);
  DFFRE PC_18_s0 (
    .Q(PC_18),
    .D(n2027_3),
    .CLK(clk),
    .CE(state[2]),
    .RESET(n2286_5) 
);
  DFFRE PC_17_s0 (
    .Q(PC_17),
    .D(n2028_3),
    .CLK(clk),
    .CE(state[2]),
    .RESET(n2286_5) 
);
  DFFRE PC_16_s0 (
    .Q(PC_16),
    .D(n2029_3),
    .CLK(clk),
    .CE(state[2]),
    .RESET(n2286_5) 
);
  DFFRE PC_15_s0 (
    .Q(PC_15),
    .D(n2030_9),
    .CLK(clk),
    .CE(state[2]),
    .RESET(n2286_5) 
);
  DFFRE PC_14_s0 (
    .Q(PC_14),
    .D(n2031_3),
    .CLK(clk),
    .CE(state[2]),
    .RESET(n2286_5) 
);
  DFFRE PC_13_s0 (
    .Q(PC_13),
    .D(n2032_7),
    .CLK(clk),
    .CE(state[2]),
    .RESET(n2286_5) 
);
  DFFRE PC_12_s0 (
    .Q(PC_12),
    .D(n2033_7),
    .CLK(clk),
    .CE(state[2]),
    .RESET(n2286_5) 
);
  DFFRE PC_11_s0 (
    .Q(PC_0[11]),
    .D(n2034_6),
    .CLK(clk),
    .CE(state[2]),
    .RESET(n2286_5) 
);
  DFFRE PC_10_s0 (
    .Q(PC_0[10]),
    .D(n2035_6),
    .CLK(clk),
    .CE(state[2]),
    .RESET(n2286_5) 
);
  DFFRE PC_9_s0 (
    .Q(PC_0[9]),
    .D(n2036_6),
    .CLK(clk),
    .CE(state[2]),
    .RESET(n2286_5) 
);
  DFFRE PC_8_s0 (
    .Q(PC_0[8]),
    .D(n2037_6),
    .CLK(clk),
    .CE(state[2]),
    .RESET(n2286_5) 
);
  DFFRE PC_7_s0 (
    .Q(PC_0[7]),
    .D(n2038_7),
    .CLK(clk),
    .CE(state[2]),
    .RESET(n2286_5) 
);
  DFFRE PC_6_s0 (
    .Q(PC_0[6]),
    .D(n2039_7),
    .CLK(clk),
    .CE(state[2]),
    .RESET(n2286_5) 
);
  DFFRE PC_5_s0 (
    .Q(PC_0[5]),
    .D(n2040_6),
    .CLK(clk),
    .CE(state[2]),
    .RESET(n2286_5) 
);
  DFFRE PC_4_s0 (
    .Q(PC_0[4]),
    .D(n2041_7),
    .CLK(clk),
    .CE(state[2]),
    .RESET(n2286_5) 
);
  DFFRE PC_3_s0 (
    .Q(PC_0[3]),
    .D(n2042_7),
    .CLK(clk),
    .CE(state[2]),
    .RESET(n2286_5) 
);
  DFFRE PC_2_s0 (
    .Q(PC_0[2]),
    .D(n2043_6),
    .CLK(clk),
    .CE(state[2]),
    .RESET(n2286_5) 
);
  DFFRE PC_1_s0 (
    .Q(PC_1),
    .D(n2012_7),
    .CLK(clk),
    .CE(PC_1_32),
    .RESET(n2286_5) 
);
  DFFE instr_31_s0 (
    .Q(instr_0[31]),
    .D(processor_rdata[31]),
    .CLK(clk),
    .CE(n2948_3) 
);
  DFFE instr_30_s0 (
    .Q(instr_0[30]),
    .D(processor_rdata[30]),
    .CLK(clk),
    .CE(n2948_3) 
);
  DFFE instr_29_s0 (
    .Q(instr_0[29]),
    .D(processor_rdata[29]),
    .CLK(clk),
    .CE(n2948_3) 
);
  DFFE instr_28_s0 (
    .Q(instr_0[28]),
    .D(processor_rdata[28]),
    .CLK(clk),
    .CE(n2948_3) 
);
  DFFE instr_27_s0 (
    .Q(instr_0[27]),
    .D(processor_rdata[27]),
    .CLK(clk),
    .CE(n2948_3) 
);
  DFFE instr_26_s0 (
    .Q(instr_0[26]),
    .D(processor_rdata[26]),
    .CLK(clk),
    .CE(n2948_3) 
);
  DFFE instr_25_s0 (
    .Q(instr_0[25]),
    .D(processor_rdata[25]),
    .CLK(clk),
    .CE(n2948_3) 
);
  DFFE instr_24_s0 (
    .Q(instr_0[24]),
    .D(processor_rdata[24]),
    .CLK(clk),
    .CE(n2948_3) 
);
  DFFE instr_23_s0 (
    .Q(instr_0[23]),
    .D(processor_rdata[23]),
    .CLK(clk),
    .CE(n2948_3) 
);
  DFFE instr_22_s0 (
    .Q(instr_0[22]),
    .D(processor_rdata[22]),
    .CLK(clk),
    .CE(n2948_3) 
);
  DFFE instr_21_s0 (
    .Q(instr_0[21]),
    .D(processor_rdata[21]),
    .CLK(clk),
    .CE(n2948_3) 
);
  DFFE instr_20_s0 (
    .Q(instr_0[20]),
    .D(processor_rdata[20]),
    .CLK(clk),
    .CE(n2948_3) 
);
  DFFE instr_19_s0 (
    .Q(instr_0[19]),
    .D(processor_rdata[19]),
    .CLK(clk),
    .CE(n2948_3) 
);
  DFFE instr_18_s0 (
    .Q(instr_0[18]),
    .D(processor_rdata[18]),
    .CLK(clk),
    .CE(n2948_3) 
);
  DFFE instr_17_s0 (
    .Q(instr_0[17]),
    .D(processor_rdata[17]),
    .CLK(clk),
    .CE(n2948_3) 
);
  DFFE instr_16_s0 (
    .Q(instr_0[16]),
    .D(processor_rdata[16]),
    .CLK(clk),
    .CE(n2948_3) 
);
  DFFE instr_15_s0 (
    .Q(instr_0[15]),
    .D(processor_rdata[15]),
    .CLK(clk),
    .CE(n2948_3) 
);
  DFFE instr_14_s0 (
    .Q(instr_0[14]),
    .D(processor_rdata[14]),
    .CLK(clk),
    .CE(n2948_3) 
);
  DFFE instr_13_s0 (
    .Q(instr_13),
    .D(processor_rdata[13]),
    .CLK(clk),
    .CE(n2948_3) 
);
  DFFE instr_12_s0 (
    .Q(instr_0[12]),
    .D(processor_rdata[12]),
    .CLK(clk),
    .CE(n2948_3) 
);
  DFFE instr_11_s0 (
    .Q(instr_0[11]),
    .D(processor_rdata[11]),
    .CLK(clk),
    .CE(n2948_3) 
);
  DFFE instr_10_s0 (
    .Q(instr_0[10]),
    .D(processor_rdata[10]),
    .CLK(clk),
    .CE(n2948_3) 
);
  DFFE instr_9_s0 (
    .Q(instr_0[9]),
    .D(processor_rdata[9]),
    .CLK(clk),
    .CE(n2948_3) 
);
  DFFE instr_8_s0 (
    .Q(instr_0[8]),
    .D(processor_rdata[8]),
    .CLK(clk),
    .CE(n2948_3) 
);
  DFFE instr_7_s0 (
    .Q(instr_0[7]),
    .D(processor_rdata[7]),
    .CLK(clk),
    .CE(n2948_3) 
);
  DFFE instr_6_s0 (
    .Q(instr_0[6]),
    .D(processor_rdata[6]),
    .CLK(clk),
    .CE(n2948_3) 
);
  DFFE instr_5_s0 (
    .Q(instr_0[5]),
    .D(processor_rdata[5]),
    .CLK(clk),
    .CE(n2948_3) 
);
  DFFE instr_4_s0 (
    .Q(instr_0[4]),
    .D(processor_rdata[4]),
    .CLK(clk),
    .CE(n2948_3) 
);
  DFFE instr_3_s0 (
    .Q(instr_0[3]),
    .D(processor_rdata[3]),
    .CLK(clk),
    .CE(n2948_3) 
);
  DFFE instr_2_s0 (
    .Q(instr_2),
    .D(processor_rdata[2]),
    .CLK(clk),
    .CE(n2948_3) 
);
  DFF cycles_31_s0 (
    .Q(cycles[31]),
    .D(n2548_1),
    .CLK(clk) 
);
defparam cycles_31_s0.INIT=1'b0;
  DFF cycles_30_s0 (
    .Q(cycles[30]),
    .D(n2549_1),
    .CLK(clk) 
);
defparam cycles_30_s0.INIT=1'b0;
  DFF cycles_29_s0 (
    .Q(cycles[29]),
    .D(n2550_1),
    .CLK(clk) 
);
defparam cycles_29_s0.INIT=1'b0;
  DFF cycles_28_s0 (
    .Q(cycles[28]),
    .D(n2551_1),
    .CLK(clk) 
);
defparam cycles_28_s0.INIT=1'b0;
  DFF cycles_27_s0 (
    .Q(cycles[27]),
    .D(n2552_1),
    .CLK(clk) 
);
defparam cycles_27_s0.INIT=1'b0;
  DFF cycles_26_s0 (
    .Q(cycles[26]),
    .D(n2553_1),
    .CLK(clk) 
);
defparam cycles_26_s0.INIT=1'b0;
  DFF cycles_25_s0 (
    .Q(cycles[25]),
    .D(n2554_1),
    .CLK(clk) 
);
defparam cycles_25_s0.INIT=1'b0;
  DFF cycles_24_s0 (
    .Q(cycles[24]),
    .D(n2555_1),
    .CLK(clk) 
);
defparam cycles_24_s0.INIT=1'b0;
  DFF cycles_23_s0 (
    .Q(cycles[23]),
    .D(n2556_1),
    .CLK(clk) 
);
defparam cycles_23_s0.INIT=1'b0;
  DFF cycles_22_s0 (
    .Q(cycles[22]),
    .D(n2557_1),
    .CLK(clk) 
);
defparam cycles_22_s0.INIT=1'b0;
  DFF cycles_21_s0 (
    .Q(cycles[21]),
    .D(n2558_1),
    .CLK(clk) 
);
defparam cycles_21_s0.INIT=1'b0;
  DFF cycles_20_s0 (
    .Q(cycles[20]),
    .D(n2559_1),
    .CLK(clk) 
);
defparam cycles_20_s0.INIT=1'b0;
  DFF cycles_19_s0 (
    .Q(cycles[19]),
    .D(n2560_1),
    .CLK(clk) 
);
defparam cycles_19_s0.INIT=1'b0;
  DFF cycles_18_s0 (
    .Q(cycles[18]),
    .D(n2561_1),
    .CLK(clk) 
);
defparam cycles_18_s0.INIT=1'b0;
  DFF cycles_17_s0 (
    .Q(cycles[17]),
    .D(n2562_1),
    .CLK(clk) 
);
defparam cycles_17_s0.INIT=1'b0;
  DFF cycles_16_s0 (
    .Q(cycles[16]),
    .D(n2563_1),
    .CLK(clk) 
);
defparam cycles_16_s0.INIT=1'b0;
  DFF cycles_15_s0 (
    .Q(cycles[15]),
    .D(n2564_1),
    .CLK(clk) 
);
defparam cycles_15_s0.INIT=1'b0;
  DFF cycles_14_s0 (
    .Q(cycles[14]),
    .D(n2565_1),
    .CLK(clk) 
);
defparam cycles_14_s0.INIT=1'b0;
  DFF cycles_13_s0 (
    .Q(cycles[13]),
    .D(n2566_1),
    .CLK(clk) 
);
defparam cycles_13_s0.INIT=1'b0;
  DFF cycles_12_s0 (
    .Q(cycles[12]),
    .D(n2567_1),
    .CLK(clk) 
);
defparam cycles_12_s0.INIT=1'b0;
  DFF cycles_11_s0 (
    .Q(cycles[11]),
    .D(n2568_1),
    .CLK(clk) 
);
defparam cycles_11_s0.INIT=1'b0;
  DFF cycles_10_s0 (
    .Q(cycles[10]),
    .D(n2569_1),
    .CLK(clk) 
);
defparam cycles_10_s0.INIT=1'b0;
  DFF cycles_9_s0 (
    .Q(cycles[9]),
    .D(n2570_1),
    .CLK(clk) 
);
defparam cycles_9_s0.INIT=1'b0;
  DFF cycles_8_s0 (
    .Q(cycles[8]),
    .D(n2571_1),
    .CLK(clk) 
);
defparam cycles_8_s0.INIT=1'b0;
  DFF cycles_7_s0 (
    .Q(cycles[7]),
    .D(n2572_1),
    .CLK(clk) 
);
defparam cycles_7_s0.INIT=1'b0;
  DFF cycles_6_s0 (
    .Q(cycles[6]),
    .D(n2573_1),
    .CLK(clk) 
);
defparam cycles_6_s0.INIT=1'b0;
  DFF cycles_5_s0 (
    .Q(cycles[5]),
    .D(n2574_1),
    .CLK(clk) 
);
defparam cycles_5_s0.INIT=1'b0;
  DFF cycles_4_s0 (
    .Q(cycles[4]),
    .D(n2575_1),
    .CLK(clk) 
);
defparam cycles_4_s0.INIT=1'b0;
  DFF cycles_3_s0 (
    .Q(cycles[3]),
    .D(n2576_1),
    .CLK(clk) 
);
defparam cycles_3_s0.INIT=1'b0;
  DFF cycles_2_s0 (
    .Q(cycles[2]),
    .D(n2577_1),
    .CLK(clk) 
);
defparam cycles_2_s0.INIT=1'b0;
  DFF cycles_1_s0 (
    .Q(cycles[1]),
    .D(n2578_1),
    .CLK(clk) 
);
defparam cycles_1_s0.INIT=1'b0;
  DFF cycles_0_s0 (
    .Q(cycles[0]),
    .D(n2579_6),
    .CLK(clk) 
);
defparam cycles_0_s0.INIT=1'b0;
  DFFE aluReg_30_s1 (
    .Q(aluReg[30]),
    .D(n874_3),
    .CLK(clk),
    .CE(aluReg_30_8) 
);
defparam aluReg_30_s1.INIT=1'b0;
  DFFE aluReg_29_s1 (
    .Q(aluReg[29]),
    .D(n875_3),
    .CLK(clk),
    .CE(aluReg_30_8) 
);
defparam aluReg_29_s1.INIT=1'b0;
  DFFE aluReg_28_s1 (
    .Q(aluReg[28]),
    .D(n876_3),
    .CLK(clk),
    .CE(aluReg_30_8) 
);
defparam aluReg_28_s1.INIT=1'b0;
  DFFE aluReg_27_s1 (
    .Q(aluReg[27]),
    .D(n877_3),
    .CLK(clk),
    .CE(aluReg_30_8) 
);
defparam aluReg_27_s1.INIT=1'b0;
  DFFE aluReg_26_s1 (
    .Q(aluReg[26]),
    .D(n878_3),
    .CLK(clk),
    .CE(aluReg_30_8) 
);
defparam aluReg_26_s1.INIT=1'b0;
  DFFE aluReg_25_s1 (
    .Q(aluReg[25]),
    .D(n879_3),
    .CLK(clk),
    .CE(aluReg_30_8) 
);
defparam aluReg_25_s1.INIT=1'b0;
  DFFE aluReg_24_s1 (
    .Q(aluReg[24]),
    .D(n880_3),
    .CLK(clk),
    .CE(aluReg_30_8) 
);
defparam aluReg_24_s1.INIT=1'b0;
  DFFE aluReg_23_s1 (
    .Q(aluReg[23]),
    .D(n881_3),
    .CLK(clk),
    .CE(aluReg_30_8) 
);
defparam aluReg_23_s1.INIT=1'b0;
  DFFE aluReg_22_s1 (
    .Q(aluReg[22]),
    .D(n882_3),
    .CLK(clk),
    .CE(aluReg_30_8) 
);
defparam aluReg_22_s1.INIT=1'b0;
  DFFE aluReg_21_s1 (
    .Q(aluReg[21]),
    .D(n883_3),
    .CLK(clk),
    .CE(aluReg_30_8) 
);
defparam aluReg_21_s1.INIT=1'b0;
  DFFE aluReg_20_s1 (
    .Q(aluReg[20]),
    .D(n884_3),
    .CLK(clk),
    .CE(aluReg_30_8) 
);
defparam aluReg_20_s1.INIT=1'b0;
  DFFE aluReg_19_s1 (
    .Q(aluReg[19]),
    .D(n885_3),
    .CLK(clk),
    .CE(aluReg_30_8) 
);
defparam aluReg_19_s1.INIT=1'b0;
  DFFE aluReg_18_s1 (
    .Q(aluReg[18]),
    .D(n886_3),
    .CLK(clk),
    .CE(aluReg_30_8) 
);
defparam aluReg_18_s1.INIT=1'b0;
  DFFE aluReg_17_s1 (
    .Q(aluReg[17]),
    .D(n887_3),
    .CLK(clk),
    .CE(aluReg_30_8) 
);
defparam aluReg_17_s1.INIT=1'b0;
  DFFE aluReg_16_s1 (
    .Q(aluReg[16]),
    .D(n888_3),
    .CLK(clk),
    .CE(aluReg_30_8) 
);
defparam aluReg_16_s1.INIT=1'b0;
  DFFE aluReg_15_s1 (
    .Q(aluReg[15]),
    .D(n889_3),
    .CLK(clk),
    .CE(aluReg_30_8) 
);
defparam aluReg_15_s1.INIT=1'b0;
  DFFE aluReg_14_s1 (
    .Q(aluReg[14]),
    .D(n890_3),
    .CLK(clk),
    .CE(aluReg_30_8) 
);
defparam aluReg_14_s1.INIT=1'b0;
  DFFE aluReg_13_s1 (
    .Q(aluReg[13]),
    .D(n891_3),
    .CLK(clk),
    .CE(aluReg_30_8) 
);
defparam aluReg_13_s1.INIT=1'b0;
  DFFE aluReg_12_s1 (
    .Q(aluReg[12]),
    .D(n892_3),
    .CLK(clk),
    .CE(aluReg_30_8) 
);
defparam aluReg_12_s1.INIT=1'b0;
  DFFE aluReg_11_s1 (
    .Q(aluReg[11]),
    .D(n893_3),
    .CLK(clk),
    .CE(aluReg_30_8) 
);
defparam aluReg_11_s1.INIT=1'b0;
  DFFE aluReg_10_s1 (
    .Q(aluReg[10]),
    .D(n894_3),
    .CLK(clk),
    .CE(aluReg_30_8) 
);
defparam aluReg_10_s1.INIT=1'b0;
  DFFE aluReg_9_s1 (
    .Q(aluReg[9]),
    .D(n895_3),
    .CLK(clk),
    .CE(aluReg_30_8) 
);
defparam aluReg_9_s1.INIT=1'b0;
  DFFE aluReg_8_s1 (
    .Q(aluReg[8]),
    .D(n896_3),
    .CLK(clk),
    .CE(aluReg_30_8) 
);
defparam aluReg_8_s1.INIT=1'b0;
  DFFE aluReg_7_s1 (
    .Q(aluReg[7]),
    .D(n897_3),
    .CLK(clk),
    .CE(aluReg_30_8) 
);
defparam aluReg_7_s1.INIT=1'b0;
  DFFE aluReg_6_s1 (
    .Q(aluReg[6]),
    .D(n898_3),
    .CLK(clk),
    .CE(aluReg_30_8) 
);
defparam aluReg_6_s1.INIT=1'b0;
  DFFE aluReg_5_s1 (
    .Q(aluReg[5]),
    .D(n899_3),
    .CLK(clk),
    .CE(aluReg_30_8) 
);
defparam aluReg_5_s1.INIT=1'b0;
  DFFE aluReg_4_s1 (
    .Q(aluReg[4]),
    .D(n900_3),
    .CLK(clk),
    .CE(aluReg_30_8) 
);
defparam aluReg_4_s1.INIT=1'b0;
  DFFE aluReg_3_s1 (
    .Q(aluReg[3]),
    .D(n901_3),
    .CLK(clk),
    .CE(aluReg_30_8) 
);
defparam aluReg_3_s1.INIT=1'b0;
  DFFE aluReg_2_s1 (
    .Q(aluReg[2]),
    .D(n902_3),
    .CLK(clk),
    .CE(aluReg_30_8) 
);
defparam aluReg_2_s1.INIT=1'b0;
  DFFE aluReg_1_s1 (
    .Q(aluReg[1]),
    .D(n903_3),
    .CLK(clk),
    .CE(aluReg_30_8) 
);
defparam aluReg_1_s1.INIT=1'b0;
  DFFE aluReg_0_s1 (
    .Q(aluReg[0]),
    .D(n904_3),
    .CLK(clk),
    .CE(aluReg_30_8) 
);
defparam aluReg_0_s1.INIT=1'b0;
  DFFE aluShamt_4_s1 (
    .Q(aluShamt[4]),
    .D(n905_3),
    .CLK(clk),
    .CE(aluReg_30_8) 
);
defparam aluShamt_4_s1.INIT=1'b0;
  DFFE aluShamt_3_s1 (
    .Q(aluShamt[3]),
    .D(n906_3),
    .CLK(clk),
    .CE(aluReg_30_8) 
);
defparam aluShamt_3_s1.INIT=1'b0;
  DFFE aluShamt_2_s1 (
    .Q(aluShamt[2]),
    .D(n907_3),
    .CLK(clk),
    .CE(aluReg_30_8) 
);
defparam aluShamt_2_s1.INIT=1'b0;
  DFFE aluShamt_1_s1 (
    .Q(aluShamt[1]),
    .D(n908_3),
    .CLK(clk),
    .CE(aluReg_30_8) 
);
defparam aluShamt_1_s1.INIT=1'b0;
  DFFE aluShamt_0_s1 (
    .Q(aluShamt[0]),
    .D(n909_3),
    .CLK(clk),
    .CE(aluReg_30_8) 
);
defparam aluShamt_0_s1.INIT=1'b0;
  DFFE aluReg_31_s1 (
    .Q(aluReg[31]),
    .D(n945_4),
    .CLK(clk),
    .CE(aluReg_31_8) 
);
  DFFSE state_3_s2 (
    .Q(state_0[3]),
    .D(n2249_15),
    .CLK(clk),
    .CE(state_3_11),
    .SET(n2286_5) 
);
defparam state_3_s2.INIT=1'b1;
  DFFRE state_2_s2 (
    .Q(state[2]),
    .D(state[1]),
    .CLK(clk),
    .CE(state_2_9),
    .RESET(n2286_5) 
);
defparam state_2_s2.INIT=1'b0;
  DFFRE state_1_s2 (
    .Q(state[1]),
    .D(n2060_3),
    .CLK(clk),
    .CE(state_1_11),
    .RESET(n2286_5) 
);
defparam state_1_s2.INIT=1'b0;
  DFFR state_0_s6 (
    .Q(state[0]),
    .D(n2253_25),
    .CLK(clk),
    .RESET(n2286_5) 
);
defparam state_0_s6.INIT=1'b0;
  SDPB registerFile_registerFile_0_0_s (
    .DO(rs1[31:0]),
    .DI(writeBackData[31:0]),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({GND,GND,GND,GND,instr_0[11:7],GND,VCC,VCC,VCC,VCC}),
    .ADB({GND,GND,GND,GND,processor_rdata[19:15],GND,GND,GND,GND,GND}),
    .CLKA(clk),
    .CLKB(clk),
    .CEA(registerFile_7),
    .CEB(n2948_3),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam registerFile_registerFile_0_0_s.BIT_WIDTH_0=32;
defparam registerFile_registerFile_0_0_s.BIT_WIDTH_1=32;
defparam registerFile_registerFile_0_0_s.READ_MODE=1'b0;
defparam registerFile_registerFile_0_0_s.RESET_MODE="SYNC";
defparam registerFile_registerFile_0_0_s.BLK_SEL_0=3'b000;
defparam registerFile_registerFile_0_0_s.BLK_SEL_1=3'b000;
  SDPB registerFile_registerFile_0_0_s0 (
    .DO({rs2[31:8],mem_wdata[7:0]}),
    .DI(writeBackData[31:0]),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({GND,GND,GND,GND,instr_0[11:7],GND,VCC,VCC,VCC,VCC}),
    .ADB({GND,GND,GND,GND,processor_rdata[24:20],GND,GND,GND,GND,GND}),
    .CLKA(clk),
    .CLKB(clk),
    .CEA(registerFile_7),
    .CEB(n2948_3),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam registerFile_registerFile_0_0_s0.BIT_WIDTH_0=32;
defparam registerFile_registerFile_0_0_s0.BIT_WIDTH_1=32;
defparam registerFile_registerFile_0_0_s0.READ_MODE=1'b0;
defparam registerFile_registerFile_0_0_s0.RESET_MODE="SYNC";
defparam registerFile_registerFile_0_0_s0.BLK_SEL_0=3'b000;
defparam registerFile_registerFile_0_0_s0.BLK_SEL_1=3'b000;
  ALU PCplusImm_1_s (
    .SUM(PCplusImm[1]),
    .COUT(PCplusImm_1_2),
    .I0(PC_1),
    .I1(n1160_3),
    .I3(GND),
    .CIN(GND) 
);
defparam PCplusImm_1_s.ALU_MODE=0;
  ALU PCplusImm_2_s (
    .SUM(PCplusImm[2]),
    .COUT(PCplusImm_2_2),
    .I0(PC_0[2]),
    .I1(n1159_3),
    .I3(GND),
    .CIN(PCplusImm_1_2) 
);
defparam PCplusImm_2_s.ALU_MODE=0;
  ALU PCplusImm_3_s (
    .SUM(PCplusImm[3]),
    .COUT(PCplusImm_3_2),
    .I0(PC_0[3]),
    .I1(n1158_3),
    .I3(GND),
    .CIN(PCplusImm_2_2) 
);
defparam PCplusImm_3_s.ALU_MODE=0;
  ALU PCplusImm_4_s (
    .SUM(PCplusImm[4]),
    .COUT(PCplusImm_4_2),
    .I0(PC_0[4]),
    .I1(n1157_3),
    .I3(GND),
    .CIN(PCplusImm_3_2) 
);
defparam PCplusImm_4_s.ALU_MODE=0;
  ALU PCplusImm_5_s (
    .SUM(PCplusImm[5]),
    .COUT(PCplusImm_5_2),
    .I0(PC_0[5]),
    .I1(n1156_8),
    .I3(GND),
    .CIN(PCplusImm_4_2) 
);
defparam PCplusImm_5_s.ALU_MODE=0;
  ALU PCplusImm_6_s (
    .SUM(PCplusImm[6]),
    .COUT(PCplusImm_6_2),
    .I0(PC_0[6]),
    .I1(n1155_8),
    .I3(GND),
    .CIN(PCplusImm_5_2) 
);
defparam PCplusImm_6_s.ALU_MODE=0;
  ALU PCplusImm_7_s (
    .SUM(PCplusImm[7]),
    .COUT(PCplusImm_7_2),
    .I0(PC_0[7]),
    .I1(n1154_8),
    .I3(GND),
    .CIN(PCplusImm_6_2) 
);
defparam PCplusImm_7_s.ALU_MODE=0;
  ALU PCplusImm_8_s (
    .SUM(PCplusImm[8]),
    .COUT(PCplusImm_8_2),
    .I0(PC_0[8]),
    .I1(n1153_8),
    .I3(GND),
    .CIN(PCplusImm_7_2) 
);
defparam PCplusImm_8_s.ALU_MODE=0;
  ALU PCplusImm_9_s (
    .SUM(PCplusImm[9]),
    .COUT(PCplusImm_9_2),
    .I0(PC_0[9]),
    .I1(n1152_8),
    .I3(GND),
    .CIN(PCplusImm_8_2) 
);
defparam PCplusImm_9_s.ALU_MODE=0;
  ALU PCplusImm_10_s (
    .SUM(PCplusImm[10]),
    .COUT(PCplusImm_10_2),
    .I0(PC_0[10]),
    .I1(n1151_8),
    .I3(GND),
    .CIN(PCplusImm_9_2) 
);
defparam PCplusImm_10_s.ALU_MODE=0;
  ALU PCplusImm_11_s (
    .SUM(PCplusImm[11]),
    .COUT(PCplusImm_11_2),
    .I0(PC_0[11]),
    .I1(n1150_3),
    .I3(GND),
    .CIN(PCplusImm_10_2) 
);
defparam PCplusImm_11_s.ALU_MODE=0;
  ALU PCplusImm_12_s (
    .SUM(PCplusImm[12]),
    .COUT(PCplusImm_12_2),
    .I0(PC_12),
    .I1(n1149_4),
    .I3(GND),
    .CIN(PCplusImm_11_2) 
);
defparam PCplusImm_12_s.ALU_MODE=0;
  ALU PCplusImm_13_s (
    .SUM(PCplusImm[13]),
    .COUT(PCplusImm_13_2),
    .I0(PC_13),
    .I1(n1148_4),
    .I3(GND),
    .CIN(PCplusImm_12_2) 
);
defparam PCplusImm_13_s.ALU_MODE=0;
  ALU PCplusImm_14_s (
    .SUM(PCplusImm[14]),
    .COUT(PCplusImm_14_2),
    .I0(PC_14),
    .I1(n1147_4),
    .I3(GND),
    .CIN(PCplusImm_13_2) 
);
defparam PCplusImm_14_s.ALU_MODE=0;
  ALU PCplusImm_15_s (
    .SUM(PCplusImm[15]),
    .COUT(PCplusImm_15_2),
    .I0(PC_15),
    .I1(n1146_4),
    .I3(GND),
    .CIN(PCplusImm_14_2) 
);
defparam PCplusImm_15_s.ALU_MODE=0;
  ALU PCplusImm_16_s (
    .SUM(PCplusImm[16]),
    .COUT(PCplusImm_16_2),
    .I0(PC_16),
    .I1(n1145_4),
    .I3(GND),
    .CIN(PCplusImm_15_2) 
);
defparam PCplusImm_16_s.ALU_MODE=0;
  ALU PCplusImm_17_s (
    .SUM(PCplusImm[17]),
    .COUT(PCplusImm_17_2),
    .I0(PC_17),
    .I1(n1144_4),
    .I3(GND),
    .CIN(PCplusImm_16_2) 
);
defparam PCplusImm_17_s.ALU_MODE=0;
  ALU PCplusImm_18_s (
    .SUM(PCplusImm[18]),
    .COUT(PCplusImm_18_2),
    .I0(PC_18),
    .I1(n1143_4),
    .I3(GND),
    .CIN(PCplusImm_17_2) 
);
defparam PCplusImm_18_s.ALU_MODE=0;
  ALU PCplusImm_19_s (
    .SUM(PCplusImm[19]),
    .COUT(PCplusImm_19_2),
    .I0(PC_19),
    .I1(n1142_4),
    .I3(GND),
    .CIN(PCplusImm_18_2) 
);
defparam PCplusImm_19_s.ALU_MODE=0;
  ALU PCplusImm_20_s (
    .SUM(PCplusImm[20]),
    .COUT(PCplusImm_20_2),
    .I0(PC_20),
    .I1(n1141_6),
    .I3(GND),
    .CIN(PCplusImm_19_2) 
);
defparam PCplusImm_20_s.ALU_MODE=0;
  ALU PCplusImm_21_s (
    .SUM(PCplusImm[21]),
    .COUT(PCplusImm_21_2),
    .I0(PC_21),
    .I1(n1140_6),
    .I3(GND),
    .CIN(PCplusImm_20_2) 
);
defparam PCplusImm_21_s.ALU_MODE=0;
  ALU PCplusImm_22_s (
    .SUM(PCplusImm[22]),
    .COUT(PCplusImm_22_2),
    .I0(PC_22),
    .I1(n1139_6),
    .I3(GND),
    .CIN(PCplusImm_21_2) 
);
defparam PCplusImm_22_s.ALU_MODE=0;
  ALU PCplusImm_23_s (
    .SUM(PCplusImm[23]),
    .COUT(PCplusImm_23_2),
    .I0(PC_23),
    .I1(n1138_6),
    .I3(GND),
    .CIN(PCplusImm_22_2) 
);
defparam PCplusImm_23_s.ALU_MODE=0;
  ALU PCplusImm_24_s (
    .SUM(PCplusImm[24]),
    .COUT(PCplusImm_24_2),
    .I0(PC_24),
    .I1(n1137_6),
    .I3(GND),
    .CIN(PCplusImm_23_2) 
);
defparam PCplusImm_24_s.ALU_MODE=0;
  ALU PCplusImm_25_s (
    .SUM(PCplusImm[25]),
    .COUT(PCplusImm_25_2),
    .I0(PC_25),
    .I1(n1136_6),
    .I3(GND),
    .CIN(PCplusImm_24_2) 
);
defparam PCplusImm_25_s.ALU_MODE=0;
  ALU PCplusImm_26_s (
    .SUM(PCplusImm[26]),
    .COUT(PCplusImm_26_2),
    .I0(PC_26),
    .I1(n1135_6),
    .I3(GND),
    .CIN(PCplusImm_25_2) 
);
defparam PCplusImm_26_s.ALU_MODE=0;
  ALU PCplusImm_27_s (
    .SUM(PCplusImm[27]),
    .COUT(PCplusImm_27_2),
    .I0(PC_27),
    .I1(n1134_6),
    .I3(GND),
    .CIN(PCplusImm_26_2) 
);
defparam PCplusImm_27_s.ALU_MODE=0;
  ALU PCplusImm_28_s (
    .SUM(PCplusImm[28]),
    .COUT(PCplusImm_28_2),
    .I0(PC_28),
    .I1(n1133_6),
    .I3(GND),
    .CIN(PCplusImm_27_2) 
);
defparam PCplusImm_28_s.ALU_MODE=0;
  ALU PCplusImm_29_s (
    .SUM(PCplusImm[29]),
    .COUT(PCplusImm_29_2),
    .I0(PC_29),
    .I1(n1132_6),
    .I3(GND),
    .CIN(PCplusImm_28_2) 
);
defparam PCplusImm_29_s.ALU_MODE=0;
  ALU PCplusImm_30_s (
    .SUM(PCplusImm[30]),
    .COUT(PCplusImm_30_2),
    .I0(PC_30),
    .I1(n1131_8),
    .I3(GND),
    .CIN(PCplusImm_29_2) 
);
defparam PCplusImm_30_s.ALU_MODE=0;
  ALU PCplusImm_31_s (
    .SUM(PCplusImm[31]),
    .COUT(PCplusImm_31_0_COUT),
    .I0(PC_31),
    .I1(instr_0[31]),
    .I3(GND),
    .CIN(PCplusImm_30_2) 
);
defparam PCplusImm_31_s.ALU_MODE=0;
  ALU loadstore_addr_0_s (
    .SUM(loadstore_addr_0[0]),
    .COUT(loadstore_addr_0_2),
    .I0(rs1[0]),
    .I1(n1226_3),
    .I3(GND),
    .CIN(GND) 
);
defparam loadstore_addr_0_s.ALU_MODE=0;
  ALU loadstore_addr_1_s (
    .SUM(loadstore_addr_1_1),
    .COUT(loadstore_addr_1_2),
    .I0(rs1[1]),
    .I1(n1225_3),
    .I3(GND),
    .CIN(loadstore_addr_0_2) 
);
defparam loadstore_addr_1_s.ALU_MODE=0;
  ALU loadstore_addr_2_s (
    .SUM(loadstore_addr_0[2]),
    .COUT(loadstore_addr_2_2),
    .I0(rs1[2]),
    .I1(n1224_3),
    .I3(GND),
    .CIN(loadstore_addr_1_2) 
);
defparam loadstore_addr_2_s.ALU_MODE=0;
  ALU loadstore_addr_3_s (
    .SUM(loadstore_addr_0[3]),
    .COUT(loadstore_addr_3_2),
    .I0(rs1[3]),
    .I1(n1223_3),
    .I3(GND),
    .CIN(loadstore_addr_2_2) 
);
defparam loadstore_addr_3_s.ALU_MODE=0;
  ALU loadstore_addr_4_s (
    .SUM(loadstore_addr_0[4]),
    .COUT(loadstore_addr_4_2),
    .I0(rs1[4]),
    .I1(n1222_3),
    .I3(GND),
    .CIN(loadstore_addr_3_2) 
);
defparam loadstore_addr_4_s.ALU_MODE=0;
  ALU loadstore_addr_5_s (
    .SUM(loadstore_addr_0[5]),
    .COUT(loadstore_addr_5_2),
    .I0(rs1[5]),
    .I1(instr_0[25]),
    .I3(GND),
    .CIN(loadstore_addr_4_2) 
);
defparam loadstore_addr_5_s.ALU_MODE=0;
  ALU loadstore_addr_6_s (
    .SUM(loadstore_addr_0[6]),
    .COUT(loadstore_addr_6_2),
    .I0(rs1[6]),
    .I1(instr_0[26]),
    .I3(GND),
    .CIN(loadstore_addr_5_2) 
);
defparam loadstore_addr_6_s.ALU_MODE=0;
  ALU loadstore_addr_7_s (
    .SUM(loadstore_addr_0[7]),
    .COUT(loadstore_addr_7_2),
    .I0(rs1[7]),
    .I1(instr_0[27]),
    .I3(GND),
    .CIN(loadstore_addr_6_2) 
);
defparam loadstore_addr_7_s.ALU_MODE=0;
  ALU loadstore_addr_8_s (
    .SUM(loadstore_addr_0[8]),
    .COUT(loadstore_addr_8_2),
    .I0(rs1[8]),
    .I1(instr_0[28]),
    .I3(GND),
    .CIN(loadstore_addr_7_2) 
);
defparam loadstore_addr_8_s.ALU_MODE=0;
  ALU loadstore_addr_9_s (
    .SUM(loadstore_addr_0[9]),
    .COUT(loadstore_addr_9_2),
    .I0(rs1[9]),
    .I1(instr_0[29]),
    .I3(GND),
    .CIN(loadstore_addr_8_2) 
);
defparam loadstore_addr_9_s.ALU_MODE=0;
  ALU loadstore_addr_10_s (
    .SUM(loadstore_addr_0[10]),
    .COUT(loadstore_addr_10_2),
    .I0(rs1[10]),
    .I1(instr_0[30]),
    .I3(GND),
    .CIN(loadstore_addr_9_2) 
);
defparam loadstore_addr_10_s.ALU_MODE=0;
  ALU loadstore_addr_11_s (
    .SUM(loadstore_addr_0[11]),
    .COUT(loadstore_addr_11_2),
    .I0(rs1[11]),
    .I1(instr_0[31]),
    .I3(GND),
    .CIN(loadstore_addr_10_2) 
);
defparam loadstore_addr_11_s.ALU_MODE=0;
  ALU loadstore_addr_12_s (
    .SUM(loadstore_addr_12_1),
    .COUT(loadstore_addr_12_2),
    .I0(rs1[12]),
    .I1(instr_0[31]),
    .I3(GND),
    .CIN(loadstore_addr_11_2) 
);
defparam loadstore_addr_12_s.ALU_MODE=0;
  ALU loadstore_addr_13_s (
    .SUM(loadstore_addr_13_1),
    .COUT(loadstore_addr_13_2),
    .I0(rs1[13]),
    .I1(instr_0[31]),
    .I3(GND),
    .CIN(loadstore_addr_12_2) 
);
defparam loadstore_addr_13_s.ALU_MODE=0;
  ALU loadstore_addr_14_s (
    .SUM(loadstore_addr_14_1),
    .COUT(loadstore_addr_14_2),
    .I0(rs1[14]),
    .I1(instr_0[31]),
    .I3(GND),
    .CIN(loadstore_addr_13_2) 
);
defparam loadstore_addr_14_s.ALU_MODE=0;
  ALU loadstore_addr_15_s (
    .SUM(loadstore_addr_15_1),
    .COUT(loadstore_addr_15_2),
    .I0(rs1[15]),
    .I1(instr_0[31]),
    .I3(GND),
    .CIN(loadstore_addr_14_2) 
);
defparam loadstore_addr_15_s.ALU_MODE=0;
  ALU loadstore_addr_16_s (
    .SUM(loadstore_addr_16_1),
    .COUT(loadstore_addr_16_2),
    .I0(rs1[16]),
    .I1(instr_0[31]),
    .I3(GND),
    .CIN(loadstore_addr_15_2) 
);
defparam loadstore_addr_16_s.ALU_MODE=0;
  ALU loadstore_addr_17_s (
    .SUM(loadstore_addr_17_1),
    .COUT(loadstore_addr_17_2),
    .I0(rs1[17]),
    .I1(instr_0[31]),
    .I3(GND),
    .CIN(loadstore_addr_16_2) 
);
defparam loadstore_addr_17_s.ALU_MODE=0;
  ALU loadstore_addr_18_s (
    .SUM(loadstore_addr_18_1),
    .COUT(loadstore_addr_18_2),
    .I0(rs1[18]),
    .I1(instr_0[31]),
    .I3(GND),
    .CIN(loadstore_addr_17_2) 
);
defparam loadstore_addr_18_s.ALU_MODE=0;
  ALU loadstore_addr_19_s (
    .SUM(loadstore_addr_19_1),
    .COUT(loadstore_addr_19_2),
    .I0(rs1[19]),
    .I1(instr_0[31]),
    .I3(GND),
    .CIN(loadstore_addr_18_2) 
);
defparam loadstore_addr_19_s.ALU_MODE=0;
  ALU loadstore_addr_20_s (
    .SUM(loadstore_addr_20_1),
    .COUT(loadstore_addr_20_2),
    .I0(rs1[20]),
    .I1(instr_0[31]),
    .I3(GND),
    .CIN(loadstore_addr_19_2) 
);
defparam loadstore_addr_20_s.ALU_MODE=0;
  ALU loadstore_addr_21_s (
    .SUM(loadstore_addr_21_1),
    .COUT(loadstore_addr_21_2),
    .I0(rs1[21]),
    .I1(instr_0[31]),
    .I3(GND),
    .CIN(loadstore_addr_20_2) 
);
defparam loadstore_addr_21_s.ALU_MODE=0;
  ALU loadstore_addr_22_s (
    .SUM(loadstore_addr_22_1),
    .COUT(loadstore_addr_22_2),
    .I0(rs1[22]),
    .I1(instr_0[31]),
    .I3(GND),
    .CIN(loadstore_addr_21_2) 
);
defparam loadstore_addr_22_s.ALU_MODE=0;
  ALU loadstore_addr_23_s (
    .SUM(loadstore_addr_23_1),
    .COUT(loadstore_addr_23_2),
    .I0(rs1[23]),
    .I1(instr_0[31]),
    .I3(GND),
    .CIN(loadstore_addr_22_2) 
);
defparam loadstore_addr_23_s.ALU_MODE=0;
  ALU loadstore_addr_24_s (
    .SUM(loadstore_addr_24_1),
    .COUT(loadstore_addr_24_2),
    .I0(rs1[24]),
    .I1(instr_0[31]),
    .I3(GND),
    .CIN(loadstore_addr_23_2) 
);
defparam loadstore_addr_24_s.ALU_MODE=0;
  ALU loadstore_addr_25_s (
    .SUM(loadstore_addr_25_1),
    .COUT(loadstore_addr_25_2),
    .I0(rs1[25]),
    .I1(instr_0[31]),
    .I3(GND),
    .CIN(loadstore_addr_24_2) 
);
defparam loadstore_addr_25_s.ALU_MODE=0;
  ALU loadstore_addr_26_s (
    .SUM(loadstore_addr_26_1),
    .COUT(loadstore_addr_26_2),
    .I0(rs1[26]),
    .I1(instr_0[31]),
    .I3(GND),
    .CIN(loadstore_addr_25_2) 
);
defparam loadstore_addr_26_s.ALU_MODE=0;
  ALU loadstore_addr_27_s (
    .SUM(loadstore_addr_27_1),
    .COUT(loadstore_addr_27_2),
    .I0(rs1[27]),
    .I1(instr_0[31]),
    .I3(GND),
    .CIN(loadstore_addr_26_2) 
);
defparam loadstore_addr_27_s.ALU_MODE=0;
  ALU loadstore_addr_28_s (
    .SUM(loadstore_addr_28_1),
    .COUT(loadstore_addr_28_2),
    .I0(rs1[28]),
    .I1(instr_0[31]),
    .I3(GND),
    .CIN(loadstore_addr_27_2) 
);
defparam loadstore_addr_28_s.ALU_MODE=0;
  ALU loadstore_addr_29_s (
    .SUM(loadstore_addr_29_1),
    .COUT(loadstore_addr_29_2),
    .I0(rs1[29]),
    .I1(instr_0[31]),
    .I3(GND),
    .CIN(loadstore_addr_28_2) 
);
defparam loadstore_addr_29_s.ALU_MODE=0;
  ALU loadstore_addr_30_s (
    .SUM(loadstore_addr_30_1),
    .COUT(loadstore_addr_30_2),
    .I0(rs1[30]),
    .I1(instr_0[31]),
    .I3(GND),
    .CIN(loadstore_addr_29_2) 
);
defparam loadstore_addr_30_s.ALU_MODE=0;
  ALU loadstore_addr_31_s (
    .SUM(loadstore_addr_31_1),
    .COUT(loadstore_addr_31_0_COUT),
    .I0(rs1[31]),
    .I1(instr_0[31]),
    .I3(GND),
    .CIN(loadstore_addr_30_2) 
);
defparam loadstore_addr_31_s.ALU_MODE=0;
  ALU n2578_s (
    .SUM(n2578_1),
    .COUT(n2578_2),
    .I0(cycles[1]),
    .I1(cycles[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n2578_s.ALU_MODE=0;
  ALU n2577_s (
    .SUM(n2577_1),
    .COUT(n2577_2),
    .I0(cycles[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n2578_2) 
);
defparam n2577_s.ALU_MODE=0;
  ALU n2576_s (
    .SUM(n2576_1),
    .COUT(n2576_2),
    .I0(cycles[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n2577_2) 
);
defparam n2576_s.ALU_MODE=0;
  ALU n2575_s (
    .SUM(n2575_1),
    .COUT(n2575_2),
    .I0(cycles[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n2576_2) 
);
defparam n2575_s.ALU_MODE=0;
  ALU n2574_s (
    .SUM(n2574_1),
    .COUT(n2574_2),
    .I0(cycles[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n2575_2) 
);
defparam n2574_s.ALU_MODE=0;
  ALU n2573_s (
    .SUM(n2573_1),
    .COUT(n2573_2),
    .I0(cycles[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n2574_2) 
);
defparam n2573_s.ALU_MODE=0;
  ALU n2572_s (
    .SUM(n2572_1),
    .COUT(n2572_2),
    .I0(cycles[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n2573_2) 
);
defparam n2572_s.ALU_MODE=0;
  ALU n2571_s (
    .SUM(n2571_1),
    .COUT(n2571_2),
    .I0(cycles[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n2572_2) 
);
defparam n2571_s.ALU_MODE=0;
  ALU n2570_s (
    .SUM(n2570_1),
    .COUT(n2570_2),
    .I0(cycles[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n2571_2) 
);
defparam n2570_s.ALU_MODE=0;
  ALU n2569_s (
    .SUM(n2569_1),
    .COUT(n2569_2),
    .I0(cycles[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n2570_2) 
);
defparam n2569_s.ALU_MODE=0;
  ALU n2568_s (
    .SUM(n2568_1),
    .COUT(n2568_2),
    .I0(cycles[11]),
    .I1(GND),
    .I3(GND),
    .CIN(n2569_2) 
);
defparam n2568_s.ALU_MODE=0;
  ALU n2567_s (
    .SUM(n2567_1),
    .COUT(n2567_2),
    .I0(cycles[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n2568_2) 
);
defparam n2567_s.ALU_MODE=0;
  ALU n2566_s (
    .SUM(n2566_1),
    .COUT(n2566_2),
    .I0(cycles[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n2567_2) 
);
defparam n2566_s.ALU_MODE=0;
  ALU n2565_s (
    .SUM(n2565_1),
    .COUT(n2565_2),
    .I0(cycles[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n2566_2) 
);
defparam n2565_s.ALU_MODE=0;
  ALU n2564_s (
    .SUM(n2564_1),
    .COUT(n2564_2),
    .I0(cycles[15]),
    .I1(GND),
    .I3(GND),
    .CIN(n2565_2) 
);
defparam n2564_s.ALU_MODE=0;
  ALU n2563_s (
    .SUM(n2563_1),
    .COUT(n2563_2),
    .I0(cycles[16]),
    .I1(GND),
    .I3(GND),
    .CIN(n2564_2) 
);
defparam n2563_s.ALU_MODE=0;
  ALU n2562_s (
    .SUM(n2562_1),
    .COUT(n2562_2),
    .I0(cycles[17]),
    .I1(GND),
    .I3(GND),
    .CIN(n2563_2) 
);
defparam n2562_s.ALU_MODE=0;
  ALU n2561_s (
    .SUM(n2561_1),
    .COUT(n2561_2),
    .I0(cycles[18]),
    .I1(GND),
    .I3(GND),
    .CIN(n2562_2) 
);
defparam n2561_s.ALU_MODE=0;
  ALU n2560_s (
    .SUM(n2560_1),
    .COUT(n2560_2),
    .I0(cycles[19]),
    .I1(GND),
    .I3(GND),
    .CIN(n2561_2) 
);
defparam n2560_s.ALU_MODE=0;
  ALU n2559_s (
    .SUM(n2559_1),
    .COUT(n2559_2),
    .I0(cycles[20]),
    .I1(GND),
    .I3(GND),
    .CIN(n2560_2) 
);
defparam n2559_s.ALU_MODE=0;
  ALU n2558_s (
    .SUM(n2558_1),
    .COUT(n2558_2),
    .I0(cycles[21]),
    .I1(GND),
    .I3(GND),
    .CIN(n2559_2) 
);
defparam n2558_s.ALU_MODE=0;
  ALU n2557_s (
    .SUM(n2557_1),
    .COUT(n2557_2),
    .I0(cycles[22]),
    .I1(GND),
    .I3(GND),
    .CIN(n2558_2) 
);
defparam n2557_s.ALU_MODE=0;
  ALU n2556_s (
    .SUM(n2556_1),
    .COUT(n2556_2),
    .I0(cycles[23]),
    .I1(GND),
    .I3(GND),
    .CIN(n2557_2) 
);
defparam n2556_s.ALU_MODE=0;
  ALU n2555_s (
    .SUM(n2555_1),
    .COUT(n2555_2),
    .I0(cycles[24]),
    .I1(GND),
    .I3(GND),
    .CIN(n2556_2) 
);
defparam n2555_s.ALU_MODE=0;
  ALU n2554_s (
    .SUM(n2554_1),
    .COUT(n2554_2),
    .I0(cycles[25]),
    .I1(GND),
    .I3(GND),
    .CIN(n2555_2) 
);
defparam n2554_s.ALU_MODE=0;
  ALU n2553_s (
    .SUM(n2553_1),
    .COUT(n2553_2),
    .I0(cycles[26]),
    .I1(GND),
    .I3(GND),
    .CIN(n2554_2) 
);
defparam n2553_s.ALU_MODE=0;
  ALU n2552_s (
    .SUM(n2552_1),
    .COUT(n2552_2),
    .I0(cycles[27]),
    .I1(GND),
    .I3(GND),
    .CIN(n2553_2) 
);
defparam n2552_s.ALU_MODE=0;
  ALU n2551_s (
    .SUM(n2551_1),
    .COUT(n2551_2),
    .I0(cycles[28]),
    .I1(GND),
    .I3(GND),
    .CIN(n2552_2) 
);
defparam n2551_s.ALU_MODE=0;
  ALU n2550_s (
    .SUM(n2550_1),
    .COUT(n2550_2),
    .I0(cycles[29]),
    .I1(GND),
    .I3(GND),
    .CIN(n2551_2) 
);
defparam n2550_s.ALU_MODE=0;
  ALU n2549_s (
    .SUM(n2549_1),
    .COUT(n2549_2),
    .I0(cycles[30]),
    .I1(GND),
    .I3(GND),
    .CIN(n2550_2) 
);
defparam n2549_s.ALU_MODE=0;
  ALU n2548_s (
    .SUM(n2548_1),
    .COUT(n2548_0_COUT),
    .I0(cycles[31]),
    .I1(GND),
    .I3(GND),
    .CIN(n2549_2) 
);
defparam n2548_s.ALU_MODE=0;
  ALU aluPlus_0_s (
    .SUM(aluPlus[0]),
    .COUT(aluPlus_0_3),
    .I0(rs1[0]),
    .I1(aluIn2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam aluPlus_0_s.ALU_MODE=0;
  ALU aluPlus_1_s (
    .SUM(aluPlus[1]),
    .COUT(aluPlus_1_3),
    .I0(rs1[1]),
    .I1(aluIn2[1]),
    .I3(GND),
    .CIN(aluPlus_0_3) 
);
defparam aluPlus_1_s.ALU_MODE=0;
  ALU aluPlus_2_s (
    .SUM(aluPlus[2]),
    .COUT(aluPlus_2_3),
    .I0(rs1[2]),
    .I1(aluIn2[2]),
    .I3(GND),
    .CIN(aluPlus_1_3) 
);
defparam aluPlus_2_s.ALU_MODE=0;
  ALU aluPlus_3_s (
    .SUM(aluPlus[3]),
    .COUT(aluPlus_3_3),
    .I0(rs1[3]),
    .I1(aluIn2[3]),
    .I3(GND),
    .CIN(aluPlus_2_3) 
);
defparam aluPlus_3_s.ALU_MODE=0;
  ALU aluPlus_4_s (
    .SUM(aluPlus[4]),
    .COUT(aluPlus_4_3),
    .I0(rs1[4]),
    .I1(aluIn2[4]),
    .I3(GND),
    .CIN(aluPlus_3_3) 
);
defparam aluPlus_4_s.ALU_MODE=0;
  ALU aluPlus_5_s (
    .SUM(aluPlus[5]),
    .COUT(aluPlus_5_3),
    .I0(rs1[5]),
    .I1(aluIn2[5]),
    .I3(GND),
    .CIN(aluPlus_4_3) 
);
defparam aluPlus_5_s.ALU_MODE=0;
  ALU aluPlus_6_s (
    .SUM(aluPlus[6]),
    .COUT(aluPlus_6_3),
    .I0(rs1[6]),
    .I1(aluIn2[6]),
    .I3(GND),
    .CIN(aluPlus_5_3) 
);
defparam aluPlus_6_s.ALU_MODE=0;
  ALU aluPlus_7_s (
    .SUM(aluPlus[7]),
    .COUT(aluPlus_7_3),
    .I0(rs1[7]),
    .I1(aluIn2[7]),
    .I3(GND),
    .CIN(aluPlus_6_3) 
);
defparam aluPlus_7_s.ALU_MODE=0;
  ALU aluPlus_8_s (
    .SUM(aluPlus[8]),
    .COUT(aluPlus_8_3),
    .I0(rs1[8]),
    .I1(aluIn2[8]),
    .I3(GND),
    .CIN(aluPlus_7_3) 
);
defparam aluPlus_8_s.ALU_MODE=0;
  ALU aluPlus_9_s (
    .SUM(aluPlus[9]),
    .COUT(aluPlus_9_3),
    .I0(rs1[9]),
    .I1(aluIn2[9]),
    .I3(GND),
    .CIN(aluPlus_8_3) 
);
defparam aluPlus_9_s.ALU_MODE=0;
  ALU aluPlus_10_s (
    .SUM(aluPlus[10]),
    .COUT(aluPlus_10_3),
    .I0(rs1[10]),
    .I1(aluIn2[10]),
    .I3(GND),
    .CIN(aluPlus_9_3) 
);
defparam aluPlus_10_s.ALU_MODE=0;
  ALU aluPlus_11_s (
    .SUM(aluPlus[11]),
    .COUT(aluPlus_11_3),
    .I0(rs1[11]),
    .I1(aluIn2[11]),
    .I3(GND),
    .CIN(aluPlus_10_3) 
);
defparam aluPlus_11_s.ALU_MODE=0;
  ALU aluPlus_12_s (
    .SUM(aluPlus[12]),
    .COUT(aluPlus_12_3),
    .I0(rs1[12]),
    .I1(aluIn2[12]),
    .I3(GND),
    .CIN(aluPlus_11_3) 
);
defparam aluPlus_12_s.ALU_MODE=0;
  ALU aluPlus_13_s (
    .SUM(aluPlus[13]),
    .COUT(aluPlus_13_3),
    .I0(rs1[13]),
    .I1(aluIn2[13]),
    .I3(GND),
    .CIN(aluPlus_12_3) 
);
defparam aluPlus_13_s.ALU_MODE=0;
  ALU aluPlus_14_s (
    .SUM(aluPlus[14]),
    .COUT(aluPlus_14_3),
    .I0(rs1[14]),
    .I1(aluIn2[14]),
    .I3(GND),
    .CIN(aluPlus_13_3) 
);
defparam aluPlus_14_s.ALU_MODE=0;
  ALU aluPlus_15_s (
    .SUM(aluPlus[15]),
    .COUT(aluPlus_15_3),
    .I0(rs1[15]),
    .I1(aluIn2[15]),
    .I3(GND),
    .CIN(aluPlus_14_3) 
);
defparam aluPlus_15_s.ALU_MODE=0;
  ALU aluPlus_16_s (
    .SUM(aluPlus[16]),
    .COUT(aluPlus_16_3),
    .I0(rs1[16]),
    .I1(aluIn2[16]),
    .I3(GND),
    .CIN(aluPlus_15_3) 
);
defparam aluPlus_16_s.ALU_MODE=0;
  ALU aluPlus_17_s (
    .SUM(aluPlus[17]),
    .COUT(aluPlus_17_3),
    .I0(rs1[17]),
    .I1(aluIn2[17]),
    .I3(GND),
    .CIN(aluPlus_16_3) 
);
defparam aluPlus_17_s.ALU_MODE=0;
  ALU aluPlus_18_s (
    .SUM(aluPlus[18]),
    .COUT(aluPlus_18_3),
    .I0(rs1[18]),
    .I1(aluIn2[18]),
    .I3(GND),
    .CIN(aluPlus_17_3) 
);
defparam aluPlus_18_s.ALU_MODE=0;
  ALU aluPlus_19_s (
    .SUM(aluPlus[19]),
    .COUT(aluPlus_19_3),
    .I0(rs1[19]),
    .I1(aluIn2[19]),
    .I3(GND),
    .CIN(aluPlus_18_3) 
);
defparam aluPlus_19_s.ALU_MODE=0;
  ALU aluPlus_20_s (
    .SUM(aluPlus[20]),
    .COUT(aluPlus_20_3),
    .I0(rs1[20]),
    .I1(aluIn2[20]),
    .I3(GND),
    .CIN(aluPlus_19_3) 
);
defparam aluPlus_20_s.ALU_MODE=0;
  ALU aluPlus_21_s (
    .SUM(aluPlus[21]),
    .COUT(aluPlus_21_3),
    .I0(rs1[21]),
    .I1(aluIn2[21]),
    .I3(GND),
    .CIN(aluPlus_20_3) 
);
defparam aluPlus_21_s.ALU_MODE=0;
  ALU aluPlus_22_s (
    .SUM(aluPlus[22]),
    .COUT(aluPlus_22_3),
    .I0(rs1[22]),
    .I1(aluIn2[22]),
    .I3(GND),
    .CIN(aluPlus_21_3) 
);
defparam aluPlus_22_s.ALU_MODE=0;
  ALU aluPlus_23_s (
    .SUM(aluPlus[23]),
    .COUT(aluPlus_23_3),
    .I0(rs1[23]),
    .I1(aluIn2[23]),
    .I3(GND),
    .CIN(aluPlus_22_3) 
);
defparam aluPlus_23_s.ALU_MODE=0;
  ALU aluPlus_24_s (
    .SUM(aluPlus[24]),
    .COUT(aluPlus_24_3),
    .I0(rs1[24]),
    .I1(aluIn2[24]),
    .I3(GND),
    .CIN(aluPlus_23_3) 
);
defparam aluPlus_24_s.ALU_MODE=0;
  ALU aluPlus_25_s (
    .SUM(aluPlus[25]),
    .COUT(aluPlus_25_3),
    .I0(rs1[25]),
    .I1(aluIn2[25]),
    .I3(GND),
    .CIN(aluPlus_24_3) 
);
defparam aluPlus_25_s.ALU_MODE=0;
  ALU aluPlus_26_s (
    .SUM(aluPlus[26]),
    .COUT(aluPlus_26_3),
    .I0(rs1[26]),
    .I1(aluIn2[26]),
    .I3(GND),
    .CIN(aluPlus_25_3) 
);
defparam aluPlus_26_s.ALU_MODE=0;
  ALU aluPlus_27_s (
    .SUM(aluPlus[27]),
    .COUT(aluPlus_27_3),
    .I0(rs1[27]),
    .I1(aluIn2[27]),
    .I3(GND),
    .CIN(aluPlus_26_3) 
);
defparam aluPlus_27_s.ALU_MODE=0;
  ALU aluPlus_28_s (
    .SUM(aluPlus[28]),
    .COUT(aluPlus_28_3),
    .I0(rs1[28]),
    .I1(aluIn2[28]),
    .I3(GND),
    .CIN(aluPlus_27_3) 
);
defparam aluPlus_28_s.ALU_MODE=0;
  ALU aluPlus_29_s (
    .SUM(aluPlus[29]),
    .COUT(aluPlus_29_3),
    .I0(rs1[29]),
    .I1(aluIn2[29]),
    .I3(GND),
    .CIN(aluPlus_28_3) 
);
defparam aluPlus_29_s.ALU_MODE=0;
  ALU aluPlus_30_s (
    .SUM(aluPlus[30]),
    .COUT(aluPlus_30_3),
    .I0(rs1[30]),
    .I1(aluIn2[30]),
    .I3(GND),
    .CIN(aluPlus_29_3) 
);
defparam aluPlus_30_s.ALU_MODE=0;
  ALU aluPlus_31_s (
    .SUM(aluPlus[31]),
    .COUT(aluPlus_31_0_COUT),
    .I0(rs1[31]),
    .I1(aluIn2[31]),
    .I3(GND),
    .CIN(aluPlus_30_3) 
);
defparam aluPlus_31_s.ALU_MODE=0;
  ALU aluMinus_0_s (
    .SUM(aluMinus[0]),
    .COUT(aluMinus_0_3),
    .I0(rs1[0]),
    .I1(aluIn2[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam aluMinus_0_s.ALU_MODE=1;
  ALU aluMinus_1_s (
    .SUM(aluMinus[1]),
    .COUT(aluMinus_1_3),
    .I0(rs1[1]),
    .I1(aluIn2[1]),
    .I3(GND),
    .CIN(aluMinus_0_3) 
);
defparam aluMinus_1_s.ALU_MODE=1;
  ALU aluMinus_2_s (
    .SUM(aluMinus[2]),
    .COUT(aluMinus_2_3),
    .I0(rs1[2]),
    .I1(aluIn2[2]),
    .I3(GND),
    .CIN(aluMinus_1_3) 
);
defparam aluMinus_2_s.ALU_MODE=1;
  ALU aluMinus_3_s (
    .SUM(aluMinus[3]),
    .COUT(aluMinus_3_3),
    .I0(rs1[3]),
    .I1(aluIn2[3]),
    .I3(GND),
    .CIN(aluMinus_2_3) 
);
defparam aluMinus_3_s.ALU_MODE=1;
  ALU aluMinus_4_s (
    .SUM(aluMinus[4]),
    .COUT(aluMinus_4_3),
    .I0(rs1[4]),
    .I1(aluIn2[4]),
    .I3(GND),
    .CIN(aluMinus_3_3) 
);
defparam aluMinus_4_s.ALU_MODE=1;
  ALU aluMinus_5_s (
    .SUM(aluMinus[5]),
    .COUT(aluMinus_5_3),
    .I0(rs1[5]),
    .I1(aluIn2[5]),
    .I3(GND),
    .CIN(aluMinus_4_3) 
);
defparam aluMinus_5_s.ALU_MODE=1;
  ALU aluMinus_6_s (
    .SUM(aluMinus[6]),
    .COUT(aluMinus_6_3),
    .I0(rs1[6]),
    .I1(aluIn2[6]),
    .I3(GND),
    .CIN(aluMinus_5_3) 
);
defparam aluMinus_6_s.ALU_MODE=1;
  ALU aluMinus_7_s (
    .SUM(aluMinus[7]),
    .COUT(aluMinus_7_3),
    .I0(rs1[7]),
    .I1(aluIn2[7]),
    .I3(GND),
    .CIN(aluMinus_6_3) 
);
defparam aluMinus_7_s.ALU_MODE=1;
  ALU aluMinus_8_s (
    .SUM(aluMinus[8]),
    .COUT(aluMinus_8_3),
    .I0(rs1[8]),
    .I1(aluIn2[8]),
    .I3(GND),
    .CIN(aluMinus_7_3) 
);
defparam aluMinus_8_s.ALU_MODE=1;
  ALU aluMinus_9_s (
    .SUM(aluMinus[9]),
    .COUT(aluMinus_9_3),
    .I0(rs1[9]),
    .I1(aluIn2[9]),
    .I3(GND),
    .CIN(aluMinus_8_3) 
);
defparam aluMinus_9_s.ALU_MODE=1;
  ALU aluMinus_10_s (
    .SUM(aluMinus[10]),
    .COUT(aluMinus_10_3),
    .I0(rs1[10]),
    .I1(aluIn2[10]),
    .I3(GND),
    .CIN(aluMinus_9_3) 
);
defparam aluMinus_10_s.ALU_MODE=1;
  ALU aluMinus_11_s (
    .SUM(aluMinus[11]),
    .COUT(aluMinus_11_3),
    .I0(rs1[11]),
    .I1(aluIn2[11]),
    .I3(GND),
    .CIN(aluMinus_10_3) 
);
defparam aluMinus_11_s.ALU_MODE=1;
  ALU aluMinus_12_s (
    .SUM(aluMinus[12]),
    .COUT(aluMinus_12_3),
    .I0(rs1[12]),
    .I1(aluIn2[12]),
    .I3(GND),
    .CIN(aluMinus_11_3) 
);
defparam aluMinus_12_s.ALU_MODE=1;
  ALU aluMinus_13_s (
    .SUM(aluMinus[13]),
    .COUT(aluMinus_13_3),
    .I0(rs1[13]),
    .I1(aluIn2[13]),
    .I3(GND),
    .CIN(aluMinus_12_3) 
);
defparam aluMinus_13_s.ALU_MODE=1;
  ALU aluMinus_14_s (
    .SUM(aluMinus[14]),
    .COUT(aluMinus_14_3),
    .I0(rs1[14]),
    .I1(aluIn2[14]),
    .I3(GND),
    .CIN(aluMinus_13_3) 
);
defparam aluMinus_14_s.ALU_MODE=1;
  ALU aluMinus_15_s (
    .SUM(aluMinus[15]),
    .COUT(aluMinus_15_3),
    .I0(rs1[15]),
    .I1(aluIn2[15]),
    .I3(GND),
    .CIN(aluMinus_14_3) 
);
defparam aluMinus_15_s.ALU_MODE=1;
  ALU aluMinus_16_s (
    .SUM(aluMinus[16]),
    .COUT(aluMinus_16_3),
    .I0(rs1[16]),
    .I1(aluIn2[16]),
    .I3(GND),
    .CIN(aluMinus_15_3) 
);
defparam aluMinus_16_s.ALU_MODE=1;
  ALU aluMinus_17_s (
    .SUM(aluMinus[17]),
    .COUT(aluMinus_17_3),
    .I0(rs1[17]),
    .I1(aluIn2[17]),
    .I3(GND),
    .CIN(aluMinus_16_3) 
);
defparam aluMinus_17_s.ALU_MODE=1;
  ALU aluMinus_18_s (
    .SUM(aluMinus[18]),
    .COUT(aluMinus_18_3),
    .I0(rs1[18]),
    .I1(aluIn2[18]),
    .I3(GND),
    .CIN(aluMinus_17_3) 
);
defparam aluMinus_18_s.ALU_MODE=1;
  ALU aluMinus_19_s (
    .SUM(aluMinus[19]),
    .COUT(aluMinus_19_3),
    .I0(rs1[19]),
    .I1(aluIn2[19]),
    .I3(GND),
    .CIN(aluMinus_18_3) 
);
defparam aluMinus_19_s.ALU_MODE=1;
  ALU aluMinus_20_s (
    .SUM(aluMinus[20]),
    .COUT(aluMinus_20_3),
    .I0(rs1[20]),
    .I1(aluIn2[20]),
    .I3(GND),
    .CIN(aluMinus_19_3) 
);
defparam aluMinus_20_s.ALU_MODE=1;
  ALU aluMinus_21_s (
    .SUM(aluMinus[21]),
    .COUT(aluMinus_21_3),
    .I0(rs1[21]),
    .I1(aluIn2[21]),
    .I3(GND),
    .CIN(aluMinus_20_3) 
);
defparam aluMinus_21_s.ALU_MODE=1;
  ALU aluMinus_22_s (
    .SUM(aluMinus[22]),
    .COUT(aluMinus_22_3),
    .I0(rs1[22]),
    .I1(aluIn2[22]),
    .I3(GND),
    .CIN(aluMinus_21_3) 
);
defparam aluMinus_22_s.ALU_MODE=1;
  ALU aluMinus_23_s (
    .SUM(aluMinus[23]),
    .COUT(aluMinus_23_3),
    .I0(rs1[23]),
    .I1(aluIn2[23]),
    .I3(GND),
    .CIN(aluMinus_22_3) 
);
defparam aluMinus_23_s.ALU_MODE=1;
  ALU aluMinus_24_s (
    .SUM(aluMinus[24]),
    .COUT(aluMinus_24_3),
    .I0(rs1[24]),
    .I1(aluIn2[24]),
    .I3(GND),
    .CIN(aluMinus_23_3) 
);
defparam aluMinus_24_s.ALU_MODE=1;
  ALU aluMinus_25_s (
    .SUM(aluMinus[25]),
    .COUT(aluMinus_25_3),
    .I0(rs1[25]),
    .I1(aluIn2[25]),
    .I3(GND),
    .CIN(aluMinus_24_3) 
);
defparam aluMinus_25_s.ALU_MODE=1;
  ALU aluMinus_26_s (
    .SUM(aluMinus[26]),
    .COUT(aluMinus_26_3),
    .I0(rs1[26]),
    .I1(aluIn2[26]),
    .I3(GND),
    .CIN(aluMinus_25_3) 
);
defparam aluMinus_26_s.ALU_MODE=1;
  ALU aluMinus_27_s (
    .SUM(aluMinus[27]),
    .COUT(aluMinus_27_3),
    .I0(rs1[27]),
    .I1(aluIn2[27]),
    .I3(GND),
    .CIN(aluMinus_26_3) 
);
defparam aluMinus_27_s.ALU_MODE=1;
  ALU aluMinus_28_s (
    .SUM(aluMinus[28]),
    .COUT(aluMinus_28_3),
    .I0(rs1[28]),
    .I1(aluIn2[28]),
    .I3(GND),
    .CIN(aluMinus_27_3) 
);
defparam aluMinus_28_s.ALU_MODE=1;
  ALU aluMinus_29_s (
    .SUM(aluMinus[29]),
    .COUT(aluMinus_29_3),
    .I0(rs1[29]),
    .I1(aluIn2[29]),
    .I3(GND),
    .CIN(aluMinus_28_3) 
);
defparam aluMinus_29_s.ALU_MODE=1;
  ALU aluMinus_30_s (
    .SUM(aluMinus[30]),
    .COUT(aluMinus_30_3),
    .I0(rs1[30]),
    .I1(aluIn2[30]),
    .I3(GND),
    .CIN(aluMinus_29_3) 
);
defparam aluMinus_30_s.ALU_MODE=1;
  ALU aluMinus_31_s (
    .SUM(aluMinus[31]),
    .COUT(aluMinus_32_5),
    .I0(rs1[31]),
    .I1(aluIn2[31]),
    .I3(GND),
    .CIN(aluMinus_30_3) 
);
defparam aluMinus_31_s.ALU_MODE=1;
  INV n2286_s2 (
    .O(n2286_5),
    .I(reset_n_d) 
);
  INV n2579_s2 (
    .O(n2579_6),
    .I(cycles[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* FemtoRV32 */
module gpio_ip (
  clk,
  n2286_5,
  n76_10,
  reset_n_d,
  mem_wstrb_1_7,
  mem_wstrb_1_5,
  n173_5,
  n173_6,
  writeBackData_1_11,
  writeBackData_1_21,
  mem_wdata_Z,
  mem_wdata,
  mem_wstrb,
  loadstore_addr_1_1,
  loadstore_addr_28_1,
  loadstore_addr_29_1,
  loadstore_addr_30_1,
  loadstore_addr_31_1,
  instr,
  mem_addr_Z,
  PC,
  state,
  n442_5,
  n442_6,
  n449_4,
  n465_4,
  n442_7,
  n442_8,
  n442_10,
  leds_d,
  rdata_gpio
)
;
input clk;
input n2286_5;
input n76_10;
input reset_n_d;
input mem_wstrb_1_7;
input mem_wstrb_1_5;
input n173_5;
input n173_6;
input writeBackData_1_11;
input writeBackData_1_21;
input [31:8] mem_wdata_Z;
input [7:0] mem_wdata;
input [1:1] mem_wstrb;
input loadstore_addr_1_1;
input loadstore_addr_28_1;
input loadstore_addr_29_1;
input loadstore_addr_30_1;
input loadstore_addr_31_1;
input [13:13] instr;
input [3:2] mem_addr_Z;
input [31:28] PC;
input [1:0] state;
output n442_5;
output n442_6;
output n449_4;
output n465_4;
output n442_7;
output n442_8;
output n442_10;
output [5:0] leds_d;
output [31:0] rdata_gpio;
wire n442_3;
wire n449_3;
wire n457_3;
wire n272_4;
wire n465_6;
wire [31:6] csr_gpio_0_data_ff;
wire VCC;
wire GND;
  LUT3 n442_s0 (
    .F(n442_3),
    .I0(n442_10),
    .I1(n442_5),
    .I2(n442_6) 
);
defparam n442_s0.INIT=8'h80;
  LUT3 n449_s0 (
    .F(n449_3),
    .I0(n442_10),
    .I1(n442_6),
    .I2(n449_4) 
);
defparam n449_s0.INIT=8'h80;
  LUT3 n457_s0 (
    .F(n457_3),
    .I0(n442_10),
    .I1(mem_wstrb[1]),
    .I2(n442_6) 
);
defparam n457_s0.INIT=8'h80;
  LUT4 n272_s1 (
    .F(n272_4),
    .I0(n76_10),
    .I1(n442_10),
    .I2(reset_n_d),
    .I3(n442_6) 
);
defparam n272_s1.INIT=16'hBFFF;
  LUT4 n442_s2 (
    .F(n442_5),
    .I0(loadstore_addr_1_1),
    .I1(instr[13]),
    .I2(mem_wstrb_1_7),
    .I3(mem_wstrb_1_5) 
);
defparam n442_s2.INIT=16'h0E00;
  LUT4 n442_s3 (
    .F(n442_6),
    .I0(mem_addr_Z[3]),
    .I1(mem_addr_Z[2]),
    .I2(n173_5),
    .I3(n173_6) 
);
defparam n442_s3.INIT=16'h1000;
  LUT4 n449_s1 (
    .F(n449_4),
    .I0(writeBackData_1_11),
    .I1(loadstore_addr_1_1),
    .I2(instr[13]),
    .I3(mem_wstrb_1_5) 
);
defparam n449_s1.INIT=16'hF400;
  LUT2 n465_s1 (
    .F(n465_4),
    .I0(writeBackData_1_21),
    .I1(mem_wstrb_1_5) 
);
defparam n465_s1.INIT=4'h4;
  LUT4 n442_s4 (
    .F(n442_7),
    .I0(PC[31]),
    .I1(PC[29]),
    .I2(PC[28]),
    .I3(PC[30]) 
);
defparam n442_s4.INIT=16'h0100;
  LUT4 n442_s5 (
    .F(n442_8),
    .I0(loadstore_addr_31_1),
    .I1(loadstore_addr_29_1),
    .I2(loadstore_addr_28_1),
    .I3(loadstore_addr_30_1) 
);
defparam n442_s5.INIT=16'h0100;
  LUT4 n442_s6 (
    .F(n442_10),
    .I0(n442_7),
    .I1(n442_8),
    .I2(state[1]),
    .I3(state[0]) 
);
defparam n442_s6.INIT=16'hAAAC;
  LUT4 n465_s2 (
    .F(n465_6),
    .I0(n442_10),
    .I1(n442_6),
    .I2(writeBackData_1_21),
    .I3(mem_wstrb_1_5) 
);
defparam n465_s2.INIT=16'h0800;
  DFFRE csr_gpio_0_data_ff_31_s0 (
    .Q(csr_gpio_0_data_ff[31]),
    .D(mem_wdata_Z[31]),
    .CLK(clk),
    .CE(n442_3),
    .RESET(n2286_5) 
);
  DFFRE csr_gpio_0_data_ff_30_s0 (
    .Q(csr_gpio_0_data_ff[30]),
    .D(mem_wdata_Z[30]),
    .CLK(clk),
    .CE(n442_3),
    .RESET(n2286_5) 
);
  DFFRE csr_gpio_0_data_ff_29_s0 (
    .Q(csr_gpio_0_data_ff[29]),
    .D(mem_wdata_Z[29]),
    .CLK(clk),
    .CE(n442_3),
    .RESET(n2286_5) 
);
  DFFRE csr_gpio_0_data_ff_28_s0 (
    .Q(csr_gpio_0_data_ff[28]),
    .D(mem_wdata_Z[28]),
    .CLK(clk),
    .CE(n442_3),
    .RESET(n2286_5) 
);
  DFFRE csr_gpio_0_data_ff_27_s0 (
    .Q(csr_gpio_0_data_ff[27]),
    .D(mem_wdata_Z[27]),
    .CLK(clk),
    .CE(n442_3),
    .RESET(n2286_5) 
);
  DFFRE csr_gpio_0_data_ff_26_s0 (
    .Q(csr_gpio_0_data_ff[26]),
    .D(mem_wdata_Z[26]),
    .CLK(clk),
    .CE(n442_3),
    .RESET(n2286_5) 
);
  DFFRE csr_gpio_0_data_ff_25_s0 (
    .Q(csr_gpio_0_data_ff[25]),
    .D(mem_wdata_Z[25]),
    .CLK(clk),
    .CE(n442_3),
    .RESET(n2286_5) 
);
  DFFRE csr_gpio_0_data_ff_24_s0 (
    .Q(csr_gpio_0_data_ff[24]),
    .D(mem_wdata_Z[24]),
    .CLK(clk),
    .CE(n442_3),
    .RESET(n2286_5) 
);
  DFFRE csr_gpio_0_data_ff_23_s0 (
    .Q(csr_gpio_0_data_ff[23]),
    .D(mem_wdata_Z[23]),
    .CLK(clk),
    .CE(n449_3),
    .RESET(n2286_5) 
);
  DFFRE csr_gpio_0_data_ff_22_s0 (
    .Q(csr_gpio_0_data_ff[22]),
    .D(mem_wdata_Z[22]),
    .CLK(clk),
    .CE(n449_3),
    .RESET(n2286_5) 
);
  DFFRE csr_gpio_0_data_ff_21_s0 (
    .Q(csr_gpio_0_data_ff[21]),
    .D(mem_wdata_Z[21]),
    .CLK(clk),
    .CE(n449_3),
    .RESET(n2286_5) 
);
  DFFRE csr_gpio_0_data_ff_20_s0 (
    .Q(csr_gpio_0_data_ff[20]),
    .D(mem_wdata_Z[20]),
    .CLK(clk),
    .CE(n449_3),
    .RESET(n2286_5) 
);
  DFFRE csr_gpio_0_data_ff_19_s0 (
    .Q(csr_gpio_0_data_ff[19]),
    .D(mem_wdata_Z[19]),
    .CLK(clk),
    .CE(n449_3),
    .RESET(n2286_5) 
);
  DFFRE csr_gpio_0_data_ff_18_s0 (
    .Q(csr_gpio_0_data_ff[18]),
    .D(mem_wdata_Z[18]),
    .CLK(clk),
    .CE(n449_3),
    .RESET(n2286_5) 
);
  DFFRE csr_gpio_0_data_ff_17_s0 (
    .Q(csr_gpio_0_data_ff[17]),
    .D(mem_wdata_Z[17]),
    .CLK(clk),
    .CE(n449_3),
    .RESET(n2286_5) 
);
  DFFRE csr_gpio_0_data_ff_16_s0 (
    .Q(csr_gpio_0_data_ff[16]),
    .D(mem_wdata_Z[16]),
    .CLK(clk),
    .CE(n449_3),
    .RESET(n2286_5) 
);
  DFFRE csr_gpio_0_data_ff_15_s0 (
    .Q(csr_gpio_0_data_ff[15]),
    .D(mem_wdata_Z[15]),
    .CLK(clk),
    .CE(n457_3),
    .RESET(n2286_5) 
);
  DFFRE csr_gpio_0_data_ff_14_s0 (
    .Q(csr_gpio_0_data_ff[14]),
    .D(mem_wdata_Z[14]),
    .CLK(clk),
    .CE(n457_3),
    .RESET(n2286_5) 
);
  DFFRE csr_gpio_0_data_ff_13_s0 (
    .Q(csr_gpio_0_data_ff[13]),
    .D(mem_wdata_Z[13]),
    .CLK(clk),
    .CE(n457_3),
    .RESET(n2286_5) 
);
  DFFRE csr_gpio_0_data_ff_12_s0 (
    .Q(csr_gpio_0_data_ff[12]),
    .D(mem_wdata_Z[12]),
    .CLK(clk),
    .CE(n457_3),
    .RESET(n2286_5) 
);
  DFFRE csr_gpio_0_data_ff_11_s0 (
    .Q(csr_gpio_0_data_ff[11]),
    .D(mem_wdata_Z[11]),
    .CLK(clk),
    .CE(n457_3),
    .RESET(n2286_5) 
);
  DFFRE csr_gpio_0_data_ff_10_s0 (
    .Q(csr_gpio_0_data_ff[10]),
    .D(mem_wdata_Z[10]),
    .CLK(clk),
    .CE(n457_3),
    .RESET(n2286_5) 
);
  DFFRE csr_gpio_0_data_ff_9_s0 (
    .Q(csr_gpio_0_data_ff[9]),
    .D(mem_wdata_Z[9]),
    .CLK(clk),
    .CE(n457_3),
    .RESET(n2286_5) 
);
  DFFRE csr_gpio_0_data_ff_8_s0 (
    .Q(csr_gpio_0_data_ff[8]),
    .D(mem_wdata_Z[8]),
    .CLK(clk),
    .CE(n457_3),
    .RESET(n2286_5) 
);
  DFFRE csr_gpio_0_data_ff_7_s0 (
    .Q(csr_gpio_0_data_ff[7]),
    .D(mem_wdata[7]),
    .CLK(clk),
    .CE(n465_6),
    .RESET(n2286_5) 
);
  DFFRE csr_gpio_0_data_ff_6_s0 (
    .Q(csr_gpio_0_data_ff[6]),
    .D(mem_wdata[6]),
    .CLK(clk),
    .CE(n465_6),
    .RESET(n2286_5) 
);
  DFFRE csr_gpio_0_data_ff_5_s0 (
    .Q(leds_d[5]),
    .D(mem_wdata[5]),
    .CLK(clk),
    .CE(n465_6),
    .RESET(n2286_5) 
);
  DFFRE csr_gpio_0_data_ff_4_s0 (
    .Q(leds_d[4]),
    .D(mem_wdata[4]),
    .CLK(clk),
    .CE(n465_6),
    .RESET(n2286_5) 
);
  DFFRE csr_gpio_0_data_ff_3_s0 (
    .Q(leds_d[3]),
    .D(mem_wdata[3]),
    .CLK(clk),
    .CE(n465_6),
    .RESET(n2286_5) 
);
  DFFRE csr_gpio_0_data_ff_2_s0 (
    .Q(leds_d[2]),
    .D(mem_wdata[2]),
    .CLK(clk),
    .CE(n465_6),
    .RESET(n2286_5) 
);
  DFFRE csr_gpio_0_data_ff_1_s0 (
    .Q(leds_d[1]),
    .D(mem_wdata[1]),
    .CLK(clk),
    .CE(n465_6),
    .RESET(n2286_5) 
);
  DFFRE csr_gpio_0_data_ff_0_s0 (
    .Q(leds_d[0]),
    .D(mem_wdata[0]),
    .CLK(clk),
    .CE(n465_6),
    .RESET(n2286_5) 
);
  DFFR rdata_ff_31_s0 (
    .Q(rdata_gpio[31]),
    .D(csr_gpio_0_data_ff[31]),
    .CLK(clk),
    .RESET(n272_4) 
);
  DFFR rdata_ff_30_s0 (
    .Q(rdata_gpio[30]),
    .D(csr_gpio_0_data_ff[30]),
    .CLK(clk),
    .RESET(n272_4) 
);
  DFFR rdata_ff_29_s0 (
    .Q(rdata_gpio[29]),
    .D(csr_gpio_0_data_ff[29]),
    .CLK(clk),
    .RESET(n272_4) 
);
  DFFR rdata_ff_28_s0 (
    .Q(rdata_gpio[28]),
    .D(csr_gpio_0_data_ff[28]),
    .CLK(clk),
    .RESET(n272_4) 
);
  DFFR rdata_ff_27_s0 (
    .Q(rdata_gpio[27]),
    .D(csr_gpio_0_data_ff[27]),
    .CLK(clk),
    .RESET(n272_4) 
);
  DFFR rdata_ff_26_s0 (
    .Q(rdata_gpio[26]),
    .D(csr_gpio_0_data_ff[26]),
    .CLK(clk),
    .RESET(n272_4) 
);
  DFFR rdata_ff_25_s0 (
    .Q(rdata_gpio[25]),
    .D(csr_gpio_0_data_ff[25]),
    .CLK(clk),
    .RESET(n272_4) 
);
  DFFR rdata_ff_24_s0 (
    .Q(rdata_gpio[24]),
    .D(csr_gpio_0_data_ff[24]),
    .CLK(clk),
    .RESET(n272_4) 
);
  DFFR rdata_ff_23_s0 (
    .Q(rdata_gpio[23]),
    .D(csr_gpio_0_data_ff[23]),
    .CLK(clk),
    .RESET(n272_4) 
);
  DFFR rdata_ff_22_s0 (
    .Q(rdata_gpio[22]),
    .D(csr_gpio_0_data_ff[22]),
    .CLK(clk),
    .RESET(n272_4) 
);
  DFFR rdata_ff_21_s0 (
    .Q(rdata_gpio[21]),
    .D(csr_gpio_0_data_ff[21]),
    .CLK(clk),
    .RESET(n272_4) 
);
  DFFR rdata_ff_20_s0 (
    .Q(rdata_gpio[20]),
    .D(csr_gpio_0_data_ff[20]),
    .CLK(clk),
    .RESET(n272_4) 
);
  DFFR rdata_ff_19_s0 (
    .Q(rdata_gpio[19]),
    .D(csr_gpio_0_data_ff[19]),
    .CLK(clk),
    .RESET(n272_4) 
);
  DFFR rdata_ff_18_s0 (
    .Q(rdata_gpio[18]),
    .D(csr_gpio_0_data_ff[18]),
    .CLK(clk),
    .RESET(n272_4) 
);
  DFFR rdata_ff_17_s0 (
    .Q(rdata_gpio[17]),
    .D(csr_gpio_0_data_ff[17]),
    .CLK(clk),
    .RESET(n272_4) 
);
  DFFR rdata_ff_16_s0 (
    .Q(rdata_gpio[16]),
    .D(csr_gpio_0_data_ff[16]),
    .CLK(clk),
    .RESET(n272_4) 
);
  DFFR rdata_ff_15_s0 (
    .Q(rdata_gpio[15]),
    .D(csr_gpio_0_data_ff[15]),
    .CLK(clk),
    .RESET(n272_4) 
);
  DFFR rdata_ff_14_s0 (
    .Q(rdata_gpio[14]),
    .D(csr_gpio_0_data_ff[14]),
    .CLK(clk),
    .RESET(n272_4) 
);
  DFFR rdata_ff_13_s0 (
    .Q(rdata_gpio[13]),
    .D(csr_gpio_0_data_ff[13]),
    .CLK(clk),
    .RESET(n272_4) 
);
  DFFR rdata_ff_12_s0 (
    .Q(rdata_gpio[12]),
    .D(csr_gpio_0_data_ff[12]),
    .CLK(clk),
    .RESET(n272_4) 
);
  DFFR rdata_ff_11_s0 (
    .Q(rdata_gpio[11]),
    .D(csr_gpio_0_data_ff[11]),
    .CLK(clk),
    .RESET(n272_4) 
);
  DFFR rdata_ff_10_s0 (
    .Q(rdata_gpio[10]),
    .D(csr_gpio_0_data_ff[10]),
    .CLK(clk),
    .RESET(n272_4) 
);
  DFFR rdata_ff_9_s0 (
    .Q(rdata_gpio[9]),
    .D(csr_gpio_0_data_ff[9]),
    .CLK(clk),
    .RESET(n272_4) 
);
  DFFR rdata_ff_8_s0 (
    .Q(rdata_gpio[8]),
    .D(csr_gpio_0_data_ff[8]),
    .CLK(clk),
    .RESET(n272_4) 
);
  DFFR rdata_ff_7_s0 (
    .Q(rdata_gpio[7]),
    .D(csr_gpio_0_data_ff[7]),
    .CLK(clk),
    .RESET(n272_4) 
);
  DFFR rdata_ff_6_s0 (
    .Q(rdata_gpio[6]),
    .D(csr_gpio_0_data_ff[6]),
    .CLK(clk),
    .RESET(n272_4) 
);
  DFFR rdata_ff_5_s0 (
    .Q(rdata_gpio[5]),
    .D(leds_d[5]),
    .CLK(clk),
    .RESET(n272_4) 
);
  DFFR rdata_ff_4_s0 (
    .Q(rdata_gpio[4]),
    .D(leds_d[4]),
    .CLK(clk),
    .RESET(n272_4) 
);
  DFFR rdata_ff_3_s0 (
    .Q(rdata_gpio[3]),
    .D(leds_d[3]),
    .CLK(clk),
    .RESET(n272_4) 
);
  DFFR rdata_ff_2_s0 (
    .Q(rdata_gpio[2]),
    .D(leds_d[2]),
    .CLK(clk),
    .RESET(n272_4) 
);
  DFFR rdata_ff_1_s0 (
    .Q(rdata_gpio[1]),
    .D(leds_d[1]),
    .CLK(clk),
    .RESET(n272_4) 
);
  DFFR rdata_ff_0_s0 (
    .Q(rdata_gpio[0]),
    .D(leds_d[0]),
    .CLK(clk),
    .RESET(n272_4) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* gpio_ip */
module regs_uart (
  clk,
  n2286_5,
  o_ready_Z,
  n13_3,
  reset_n_d,
  n442_6,
  n76_10,
  mem_wstrb_1_5,
  mem_addr_Z_11_15,
  writeBackData_4_11,
  writeBackData_1_21,
  mem_wdata,
  mem_wdata_Z,
  mem_wstrb,
  mem_addr_Z,
  PC_1,
  PC_12,
  PC_13,
  PC_14,
  PC_15,
  PC_16,
  PC_17,
  PC_18,
  PC_19,
  PC_20,
  PC_21,
  PC_22,
  PC_23,
  PC_24,
  PC_25,
  PC_26,
  PC_27,
  PC_28,
  PC_29,
  PC_30,
  PC_31,
  loadstore_addr,
  state,
  csr_u_ctrl_start_out,
  n173_5,
  n173_6,
  n173_8,
  n173_11,
  n397_8,
  csr_u_data_data_out,
  rdata_uart_0,
  rdata_uart_1,
  rdata_uart_2,
  rdata_uart_3,
  rdata_uart_4,
  rdata_uart_5,
  rdata_uart_6,
  rdata_uart_7,
  rdata_uart_13
)
;
input clk;
input n2286_5;
input o_ready_Z;
input n13_3;
input reset_n_d;
input n442_6;
input n76_10;
input mem_wstrb_1_5;
input mem_addr_Z_11_15;
input writeBackData_4_11;
input writeBackData_1_21;
input [7:0] mem_wdata;
input [9:9] mem_wdata_Z;
input [1:1] mem_wstrb;
input [11:2] mem_addr_Z;
input PC_1;
input PC_12;
input PC_13;
input PC_14;
input PC_15;
input PC_16;
input PC_17;
input PC_18;
input PC_19;
input PC_20;
input PC_21;
input PC_22;
input PC_23;
input PC_24;
input PC_25;
input PC_26;
input PC_27;
input PC_28;
input PC_29;
input PC_30;
input PC_31;
input [31:12] loadstore_addr;
input [1:0] state;
output csr_u_ctrl_start_out;
output n173_5;
output n173_6;
output n173_8;
output n173_11;
output n397_8;
output [7:0] csr_u_data_data_out;
output rdata_uart_0;
output rdata_uart_1;
output rdata_uart_2;
output rdata_uart_3;
output rdata_uart_4;
output rdata_uart_5;
output rdata_uart_6;
output rdata_uart_7;
output rdata_uart_13;
wire n404_4;
wire n173_4;
wire n201_10;
wire n207_10;
wire n208_10;
wire n210_10;
wire n211_10;
wire n212_10;
wire n213_10;
wire n214_10;
wire n209_12;
wire n404_5;
wire n404_6;
wire n173_7;
wire n397_5;
wire n397_6;
wire n173_9;
wire n173_10;
wire n173_12;
wire n173_13;
wire n173_14;
wire n173_15;
wire n173_16;
wire n173_17;
wire n173_18;
wire n173_19;
wire n173_20;
wire n173_21;
wire n397_10;
wire n247_6;
wire csr_u_stat_ren;
wire csr_u_stat_ren_ff;
wire csr_u_stat_ready_ff;
wire csr_u_stat_tx_done_ff;
wire VCC;
wire GND;
  LUT4 n404_s1 (
    .F(n404_4),
    .I0(csr_u_stat_ren_ff),
    .I1(n404_5),
    .I2(n404_6),
    .I3(reset_n_d) 
);
defparam n404_s1.INIT=16'h40FF;
  LUT4 n173_s1 (
    .F(n173_4),
    .I0(mem_addr_Z[2]),
    .I1(n173_5),
    .I2(n173_6),
    .I3(n173_7) 
);
defparam n173_s1.INIT=16'hBFFF;
  LUT2 n201_s6 (
    .F(n201_10),
    .I0(csr_u_stat_tx_done_ff),
    .I1(n404_6) 
);
defparam n201_s6.INIT=4'h8;
  LUT2 n207_s6 (
    .F(n207_10),
    .I0(csr_u_data_data_out[7]),
    .I1(n442_6) 
);
defparam n207_s6.INIT=4'h8;
  LUT2 n208_s6 (
    .F(n208_10),
    .I0(csr_u_data_data_out[6]),
    .I1(n442_6) 
);
defparam n208_s6.INIT=4'h8;
  LUT2 n210_s6 (
    .F(n210_10),
    .I0(csr_u_data_data_out[4]),
    .I1(n442_6) 
);
defparam n210_s6.INIT=4'h8;
  LUT2 n211_s6 (
    .F(n211_10),
    .I0(csr_u_data_data_out[3]),
    .I1(n442_6) 
);
defparam n211_s6.INIT=4'h8;
  LUT2 n212_s6 (
    .F(n212_10),
    .I0(csr_u_data_data_out[2]),
    .I1(n442_6) 
);
defparam n212_s6.INIT=4'h8;
  LUT2 n213_s6 (
    .F(n213_10),
    .I0(csr_u_data_data_out[1]),
    .I1(n442_6) 
);
defparam n213_s6.INIT=4'h8;
  LUT2 n214_s6 (
    .F(n214_10),
    .I0(csr_u_data_data_out[0]),
    .I1(n442_6) 
);
defparam n214_s6.INIT=4'h8;
  LUT4 n209_s7 (
    .F(n209_12),
    .I0(csr_u_stat_ready_ff),
    .I1(n404_6),
    .I2(csr_u_data_data_out[5]),
    .I3(n442_6) 
);
defparam n209_s7.INIT=16'hF888;
  LUT2 n404_s2 (
    .F(n404_5),
    .I0(n76_10),
    .I1(n397_8) 
);
defparam n404_s2.INIT=4'h4;
  LUT4 n404_s3 (
    .F(n404_6),
    .I0(mem_addr_Z[3]),
    .I1(mem_addr_Z[2]),
    .I2(n173_5),
    .I3(n173_6) 
);
defparam n404_s3.INIT=16'h4000;
  LUT3 n173_s2 (
    .F(n173_5),
    .I0(n173_8),
    .I1(n173_9),
    .I2(n173_10) 
);
defparam n173_s2.INIT=8'h40;
  LUT4 n173_s3 (
    .F(n173_6),
    .I0(mem_addr_Z[6]),
    .I1(mem_addr_Z[5]),
    .I2(mem_addr_Z[4]),
    .I3(n173_11) 
);
defparam n173_s3.INIT=16'h0001;
  LUT4 n173_s4 (
    .F(n173_7),
    .I0(n397_8),
    .I1(mem_addr_Z[3]),
    .I2(reset_n_d),
    .I3(mem_wstrb_1_5) 
);
defparam n173_s4.INIT=16'h8000;
  LUT4 n397_s2 (
    .F(n397_5),
    .I0(PC_31),
    .I1(PC_29),
    .I2(PC_30),
    .I3(PC_28) 
);
defparam n397_s2.INIT=16'h1000;
  LUT4 n397_s3 (
    .F(n397_6),
    .I0(loadstore_addr[31]),
    .I1(loadstore_addr[29]),
    .I2(loadstore_addr[30]),
    .I3(loadstore_addr[28]) 
);
defparam n397_s3.INIT=16'h1000;
  LUT4 n173_s5 (
    .F(n173_8),
    .I0(loadstore_addr[27]),
    .I1(n173_12),
    .I2(n173_13),
    .I3(mem_addr_Z_11_15) 
);
defparam n173_s5.INIT=16'hBB0F;
  LUT4 n173_s6 (
    .F(n173_9),
    .I0(writeBackData_4_11),
    .I1(PC_1),
    .I2(mem_addr_Z[11]),
    .I3(mem_addr_Z_11_15) 
);
defparam n173_s6.INIT=16'h0A03;
  LUT4 n173_s7 (
    .F(n173_10),
    .I0(mem_addr_Z[10]),
    .I1(mem_addr_Z[9]),
    .I2(mem_addr_Z[8]),
    .I3(mem_addr_Z[7]) 
);
defparam n173_s7.INIT=16'h0001;
  LUT4 n173_s8 (
    .F(n173_11),
    .I0(n173_14),
    .I1(n173_15),
    .I2(n173_16),
    .I3(mem_addr_Z_11_15) 
);
defparam n173_s8.INIT=16'h0F77;
  LUT4 n173_s9 (
    .F(n173_12),
    .I0(loadstore_addr[26]),
    .I1(loadstore_addr[25]),
    .I2(loadstore_addr[24]),
    .I3(loadstore_addr[23]) 
);
defparam n173_s9.INIT=16'h0001;
  LUT2 n173_s10 (
    .F(n173_13),
    .I0(PC_27),
    .I1(n173_17) 
);
defparam n173_s10.INIT=4'h4;
  LUT4 n173_s11 (
    .F(n173_14),
    .I0(PC_22),
    .I1(PC_21),
    .I2(PC_20),
    .I3(PC_19) 
);
defparam n173_s11.INIT=16'h0001;
  LUT4 n173_s12 (
    .F(n173_15),
    .I0(PC_14),
    .I1(PC_13),
    .I2(PC_12),
    .I3(n173_18) 
);
defparam n173_s12.INIT=16'h0100;
  LUT3 n173_s13 (
    .F(n173_16),
    .I0(n173_19),
    .I1(n173_20),
    .I2(n173_21) 
);
defparam n173_s13.INIT=8'h80;
  LUT4 n173_s14 (
    .F(n173_17),
    .I0(PC_26),
    .I1(PC_25),
    .I2(PC_24),
    .I3(PC_23) 
);
defparam n173_s14.INIT=16'h0001;
  LUT4 n173_s15 (
    .F(n173_18),
    .I0(PC_18),
    .I1(PC_17),
    .I2(PC_16),
    .I3(PC_15) 
);
defparam n173_s15.INIT=16'h0001;
  LUT4 n173_s16 (
    .F(n173_19),
    .I0(loadstore_addr[22]),
    .I1(loadstore_addr[21]),
    .I2(loadstore_addr[20]),
    .I3(loadstore_addr[19]) 
);
defparam n173_s16.INIT=16'h0001;
  LUT3 n173_s17 (
    .F(n173_20),
    .I0(loadstore_addr[14]),
    .I1(loadstore_addr[13]),
    .I2(loadstore_addr[12]) 
);
defparam n173_s17.INIT=8'h01;
  LUT4 n173_s18 (
    .F(n173_21),
    .I0(loadstore_addr[18]),
    .I1(loadstore_addr[17]),
    .I2(loadstore_addr[16]),
    .I3(loadstore_addr[15]) 
);
defparam n173_s18.INIT=16'h0001;
  LUT4 n397_s4 (
    .F(n397_8),
    .I0(n397_5),
    .I1(n397_6),
    .I2(state[1]),
    .I3(state[0]) 
);
defparam n397_s4.INIT=16'hAAAC;
  LUT4 n397_s5 (
    .F(n397_10),
    .I0(n397_8),
    .I1(n442_6),
    .I2(writeBackData_1_21),
    .I3(mem_wstrb_1_5) 
);
defparam n397_s5.INIT=16'h0800;
  LUT3 n247_s2 (
    .F(n247_6),
    .I0(reset_n_d),
    .I1(n76_10),
    .I2(n397_8) 
);
defparam n247_s2.INIT=8'hDF;
  LUT3 csr_u_stat_ren_s1 (
    .F(csr_u_stat_ren),
    .I0(n76_10),
    .I1(n397_8),
    .I2(n404_6) 
);
defparam csr_u_stat_ren_s1.INIT=8'h40;
  DFFRE csr_u_data_data_ff_7_s0 (
    .Q(csr_u_data_data_out[7]),
    .D(mem_wdata[7]),
    .CLK(clk),
    .CE(n397_10),
    .RESET(n2286_5) 
);
  DFFRE csr_u_data_data_ff_6_s0 (
    .Q(csr_u_data_data_out[6]),
    .D(mem_wdata[6]),
    .CLK(clk),
    .CE(n397_10),
    .RESET(n2286_5) 
);
  DFFRE csr_u_data_data_ff_5_s0 (
    .Q(csr_u_data_data_out[5]),
    .D(mem_wdata[5]),
    .CLK(clk),
    .CE(n397_10),
    .RESET(n2286_5) 
);
  DFFRE csr_u_data_data_ff_4_s0 (
    .Q(csr_u_data_data_out[4]),
    .D(mem_wdata[4]),
    .CLK(clk),
    .CE(n397_10),
    .RESET(n2286_5) 
);
  DFFRE csr_u_data_data_ff_3_s0 (
    .Q(csr_u_data_data_out[3]),
    .D(mem_wdata[3]),
    .CLK(clk),
    .CE(n397_10),
    .RESET(n2286_5) 
);
  DFFRE csr_u_data_data_ff_2_s0 (
    .Q(csr_u_data_data_out[2]),
    .D(mem_wdata[2]),
    .CLK(clk),
    .CE(n397_10),
    .RESET(n2286_5) 
);
  DFFRE csr_u_data_data_ff_1_s0 (
    .Q(csr_u_data_data_out[1]),
    .D(mem_wdata[1]),
    .CLK(clk),
    .CE(n397_10),
    .RESET(n2286_5) 
);
  DFFRE csr_u_data_data_ff_0_s0 (
    .Q(csr_u_data_data_out[0]),
    .D(mem_wdata[0]),
    .CLK(clk),
    .CE(n397_10),
    .RESET(n2286_5) 
);
  DFFR csr_u_stat_ren_ff_s0 (
    .Q(csr_u_stat_ren_ff),
    .D(csr_u_stat_ren),
    .CLK(clk),
    .RESET(n2286_5) 
);
  DFFS csr_u_stat_ready_ff_s0 (
    .Q(csr_u_stat_ready_ff),
    .D(o_ready_Z),
    .CLK(clk),
    .SET(n2286_5) 
);
  DFFR csr_u_stat_tx_done_ff_s0 (
    .Q(csr_u_stat_tx_done_ff),
    .D(n13_3),
    .CLK(clk),
    .RESET(n404_4) 
);
  DFFRE csr_u_ctrl_start_ff_s0 (
    .Q(csr_u_ctrl_start_out),
    .D(mem_wdata_Z[9]),
    .CLK(clk),
    .CE(mem_wstrb[1]),
    .RESET(n173_4) 
);
  DFFR rdata_ff_13_s0 (
    .Q(rdata_uart_13),
    .D(n201_10),
    .CLK(clk),
    .RESET(n247_6) 
);
  DFFR rdata_ff_7_s0 (
    .Q(rdata_uart_7),
    .D(n207_10),
    .CLK(clk),
    .RESET(n247_6) 
);
  DFFR rdata_ff_6_s0 (
    .Q(rdata_uart_6),
    .D(n208_10),
    .CLK(clk),
    .RESET(n247_6) 
);
  DFFR rdata_ff_5_s0 (
    .Q(rdata_uart_5),
    .D(n209_12),
    .CLK(clk),
    .RESET(n247_6) 
);
  DFFR rdata_ff_4_s0 (
    .Q(rdata_uart_4),
    .D(n210_10),
    .CLK(clk),
    .RESET(n247_6) 
);
  DFFR rdata_ff_3_s0 (
    .Q(rdata_uart_3),
    .D(n211_10),
    .CLK(clk),
    .RESET(n247_6) 
);
  DFFR rdata_ff_2_s0 (
    .Q(rdata_uart_2),
    .D(n212_10),
    .CLK(clk),
    .RESET(n247_6) 
);
  DFFR rdata_ff_1_s0 (
    .Q(rdata_uart_1),
    .D(n213_10),
    .CLK(clk),
    .RESET(n247_6) 
);
  DFFR rdata_ff_0_s0 (
    .Q(rdata_uart_0),
    .D(n214_10),
    .CLK(clk),
    .RESET(n247_6) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* regs_uart */
module uart_tx (
  clk,
  n2286_5,
  csr_u_ctrl_start_out,
  reset_n_d,
  csr_u_data_data_out,
  o_ready_Z,
  uart_tx_d
)
;
input clk;
input n2286_5;
input csr_u_ctrl_start_out;
input reset_n_d;
input [7:0] csr_u_data_data_out;
output o_ready_Z;
output uart_tx_d;
wire n58_3;
wire n60_3;
wire n61_3;
wire n62_3;
wire n63_3;
wire n64_3;
wire n65_3;
wire n66_3;
wire n67_3;
wire n150_4;
wire n13_4;
wire n68_5;
wire n55_5;
wire n49_5;
wire n25_10;
wire n22_10;
wire n21_10;
wire n20_10;
wire n19_10;
wire n17_8;
wire uart_tx_d_3;
wire n55_6;
wire n49_6;
wire n49_7;
wire n49_8;
wire uart_tx_d_4;
wire uart_tx_d_5;
wire n142_6;
wire o_ready_6;
wire data_8_10;
wire n23_12;
wire n26_10;
wire [9:0] cnt;
wire [9:0] data;
wire VCC;
wire GND;
  LUT2 uart_tx_d_s (
    .F(uart_tx_d),
    .I0(data[0]),
    .I1(uart_tx_d_3) 
);
defparam uart_tx_d_s.INIT=4'hE;
  LUT2 n58_s0 (
    .F(n58_3),
    .I0(o_ready_Z),
    .I1(csr_u_ctrl_start_out) 
);
defparam n58_s0.INIT=4'h8;
  LUT3 n60_s0 (
    .F(n60_3),
    .I0(csr_u_data_data_out[7]),
    .I1(data[9]),
    .I2(cnt[9]) 
);
defparam n60_s0.INIT=8'hCA;
  LUT3 n61_s0 (
    .F(n61_3),
    .I0(csr_u_data_data_out[6]),
    .I1(data[8]),
    .I2(cnt[9]) 
);
defparam n61_s0.INIT=8'hCA;
  LUT3 n62_s0 (
    .F(n62_3),
    .I0(csr_u_data_data_out[5]),
    .I1(data[7]),
    .I2(cnt[9]) 
);
defparam n62_s0.INIT=8'hCA;
  LUT3 n63_s0 (
    .F(n63_3),
    .I0(csr_u_data_data_out[4]),
    .I1(data[6]),
    .I2(cnt[9]) 
);
defparam n63_s0.INIT=8'hCA;
  LUT3 n64_s0 (
    .F(n64_3),
    .I0(csr_u_data_data_out[3]),
    .I1(data[5]),
    .I2(cnt[9]) 
);
defparam n64_s0.INIT=8'hCA;
  LUT3 n65_s0 (
    .F(n65_3),
    .I0(csr_u_data_data_out[2]),
    .I1(data[4]),
    .I2(cnt[9]) 
);
defparam n65_s0.INIT=8'hCA;
  LUT3 n66_s0 (
    .F(n66_3),
    .I0(csr_u_data_data_out[1]),
    .I1(data[3]),
    .I2(cnt[9]) 
);
defparam n66_s0.INIT=8'hCA;
  LUT3 n67_s0 (
    .F(n67_3),
    .I0(csr_u_data_data_out[0]),
    .I1(data[2]),
    .I2(cnt[9]) 
);
defparam n67_s0.INIT=8'hCA;
  LUT2 n150_s1 (
    .F(n150_4),
    .I0(cnt[9]),
    .I1(reset_n_d) 
);
defparam n150_s1.INIT=4'hB;
  LUT3 n13_s1 (
    .F(n13_4),
    .I0(reset_n_d),
    .I1(cnt[9]),
    .I2(uart_tx_d_3) 
);
defparam n13_s1.INIT=8'h80;
  LUT2 n68_s1 (
    .F(n68_5),
    .I0(data[1]),
    .I1(cnt[9]) 
);
defparam n68_s1.INIT=4'h8;
  LUT4 n55_s1 (
    .F(n55_5),
    .I0(o_ready_Z),
    .I1(cnt[9]),
    .I2(cnt[2]),
    .I3(n55_6) 
);
defparam n55_s1.INIT=16'hEFFE;
  LUT4 n49_s1 (
    .F(n49_5),
    .I0(n49_6),
    .I1(n49_7),
    .I2(cnt[8]),
    .I3(n49_8) 
);
defparam n49_s1.INIT=16'h78FF;
  LUT2 n25_s4 (
    .F(n25_10),
    .I0(cnt[0]),
    .I1(cnt[1]) 
);
defparam n25_s4.INIT=4'h9;
  LUT4 n22_s4 (
    .F(n22_10),
    .I0(cnt[2]),
    .I1(cnt[3]),
    .I2(n55_6),
    .I3(cnt[4]) 
);
defparam n22_s4.INIT=16'hEF10;
  LUT2 n21_s4 (
    .F(n21_10),
    .I0(cnt[5]),
    .I1(n49_6) 
);
defparam n21_s4.INIT=4'h6;
  LUT3 n20_s4 (
    .F(n20_10),
    .I0(cnt[5]),
    .I1(n49_6),
    .I2(cnt[6]) 
);
defparam n20_s4.INIT=8'hB4;
  LUT4 n19_s4 (
    .F(n19_10),
    .I0(cnt[5]),
    .I1(cnt[6]),
    .I2(n49_6),
    .I3(cnt[7]) 
);
defparam n19_s4.INIT=16'hEF10;
  LUT4 n17_s3 (
    .F(n17_8),
    .I0(cnt[8]),
    .I1(n49_6),
    .I2(n49_7),
    .I3(cnt[9]) 
);
defparam n17_s3.INIT=16'hBF40;
  LUT4 uart_tx_d_s0 (
    .F(uart_tx_d_3),
    .I0(data[0]),
    .I1(data[1]),
    .I2(uart_tx_d_4),
    .I3(uart_tx_d_5) 
);
defparam uart_tx_d_s0.INIT=16'h1000;
  LUT2 n55_s2 (
    .F(n55_6),
    .I0(cnt[0]),
    .I1(cnt[1]) 
);
defparam n55_s2.INIT=4'h1;
  LUT4 n49_s2 (
    .F(n49_6),
    .I0(cnt[2]),
    .I1(cnt[3]),
    .I2(cnt[4]),
    .I3(n55_6) 
);
defparam n49_s2.INIT=16'h0100;
  LUT3 n49_s3 (
    .F(n49_7),
    .I0(cnt[5]),
    .I1(cnt[6]),
    .I2(cnt[7]) 
);
defparam n49_s3.INIT=8'h01;
  LUT2 n49_s4 (
    .F(n49_8),
    .I0(o_ready_Z),
    .I1(cnt[9]) 
);
defparam n49_s4.INIT=4'h1;
  LUT4 uart_tx_d_s1 (
    .F(uart_tx_d_4),
    .I0(data[6]),
    .I1(data[7]),
    .I2(data[8]),
    .I3(data[9]) 
);
defparam uart_tx_d_s1.INIT=16'h0001;
  LUT4 uart_tx_d_s2 (
    .F(uart_tx_d_5),
    .I0(data[2]),
    .I1(data[3]),
    .I2(data[4]),
    .I3(data[5]) 
);
defparam uart_tx_d_s2.INIT=16'h0001;
  LUT3 n142_s2 (
    .F(n142_6),
    .I0(o_ready_Z),
    .I1(cnt[9]),
    .I2(reset_n_d) 
);
defparam n142_s2.INIT=8'hEF;
  LUT3 o_ready_s3 (
    .F(o_ready_6),
    .I0(reset_n_d),
    .I1(o_ready_Z),
    .I2(csr_u_ctrl_start_out) 
);
defparam o_ready_s3.INIT=8'h80;
  LUT3 data_8_s4 (
    .F(data_8_10),
    .I0(cnt[9]),
    .I1(o_ready_Z),
    .I2(csr_u_ctrl_start_out) 
);
defparam data_8_s4.INIT=8'hEA;
  LUT4 n23_s5 (
    .F(n23_12),
    .I0(cnt[2]),
    .I1(cnt[0]),
    .I2(cnt[1]),
    .I3(cnt[3]) 
);
defparam n23_s5.INIT=16'hFE01;
  DFFR cnt_8_s0 (
    .Q(cnt[8]),
    .D(n49_5),
    .CLK(clk),
    .RESET(n2286_5) 
);
  DFFR cnt_7_s0 (
    .Q(cnt[7]),
    .D(n19_10),
    .CLK(clk),
    .RESET(n142_6) 
);
  DFFR cnt_6_s0 (
    .Q(cnt[6]),
    .D(n20_10),
    .CLK(clk),
    .RESET(n142_6) 
);
  DFFR cnt_5_s0 (
    .Q(cnt[5]),
    .D(n21_10),
    .CLK(clk),
    .RESET(n142_6) 
);
  DFFR cnt_4_s0 (
    .Q(cnt[4]),
    .D(n22_10),
    .CLK(clk),
    .RESET(n142_6) 
);
  DFFR cnt_3_s0 (
    .Q(cnt[3]),
    .D(n23_12),
    .CLK(clk),
    .RESET(n142_6) 
);
  DFFR cnt_2_s0 (
    .Q(cnt[2]),
    .D(n55_5),
    .CLK(clk),
    .RESET(n2286_5) 
);
  DFFR cnt_1_s0 (
    .Q(cnt[1]),
    .D(n25_10),
    .CLK(clk),
    .RESET(n142_6) 
);
  DFFR cnt_0_s0 (
    .Q(cnt[0]),
    .D(n26_10),
    .CLK(clk),
    .RESET(n142_6) 
);
  DFFRE data_9_s0 (
    .Q(data[9]),
    .D(VCC),
    .CLK(clk),
    .CE(n58_3),
    .RESET(n150_4) 
);
  DFFSE o_ready_s0 (
    .Q(o_ready_Z),
    .D(GND),
    .CLK(clk),
    .CE(o_ready_6),
    .SET(n13_4) 
);
  DFFR cnt_9_s0 (
    .Q(cnt[9]),
    .D(n17_8),
    .CLK(clk),
    .RESET(n142_6) 
);
  DFFRE data_8_s1 (
    .Q(data[8]),
    .D(n60_3),
    .CLK(clk),
    .CE(data_8_10),
    .RESET(n2286_5) 
);
defparam data_8_s1.INIT=1'b0;
  DFFRE data_7_s1 (
    .Q(data[7]),
    .D(n61_3),
    .CLK(clk),
    .CE(data_8_10),
    .RESET(n2286_5) 
);
defparam data_7_s1.INIT=1'b0;
  DFFRE data_6_s1 (
    .Q(data[6]),
    .D(n62_3),
    .CLK(clk),
    .CE(data_8_10),
    .RESET(n2286_5) 
);
defparam data_6_s1.INIT=1'b0;
  DFFRE data_5_s1 (
    .Q(data[5]),
    .D(n63_3),
    .CLK(clk),
    .CE(data_8_10),
    .RESET(n2286_5) 
);
defparam data_5_s1.INIT=1'b0;
  DFFRE data_4_s1 (
    .Q(data[4]),
    .D(n64_3),
    .CLK(clk),
    .CE(data_8_10),
    .RESET(n2286_5) 
);
defparam data_4_s1.INIT=1'b0;
  DFFRE data_3_s1 (
    .Q(data[3]),
    .D(n65_3),
    .CLK(clk),
    .CE(data_8_10),
    .RESET(n2286_5) 
);
defparam data_3_s1.INIT=1'b0;
  DFFRE data_2_s1 (
    .Q(data[2]),
    .D(n66_3),
    .CLK(clk),
    .CE(data_8_10),
    .RESET(n2286_5) 
);
defparam data_2_s1.INIT=1'b0;
  DFFRE data_1_s1 (
    .Q(data[1]),
    .D(n67_3),
    .CLK(clk),
    .CE(data_8_10),
    .RESET(n2286_5) 
);
defparam data_1_s1.INIT=1'b0;
  DFFRE data_0_s1 (
    .Q(data[0]),
    .D(n68_5),
    .CLK(clk),
    .CE(data_8_10),
    .RESET(n2286_5) 
);
defparam data_0_s1.INIT=1'b0;
  INV n26_s5 (
    .O(n26_10),
    .I(cnt[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* uart_tx */
module uart_ip (
  clk,
  n2286_5,
  reset_n_d,
  n442_6,
  n76_10,
  mem_wstrb_1_5,
  mem_addr_Z_11_15,
  writeBackData_4_11,
  writeBackData_1_21,
  mem_wdata,
  mem_wdata_Z,
  mem_wstrb,
  mem_addr_Z,
  PC_1,
  PC_12,
  PC_13,
  PC_14,
  PC_15,
  PC_16,
  PC_17,
  PC_18,
  PC_19,
  PC_20,
  PC_21,
  PC_22,
  PC_23,
  PC_24,
  PC_25,
  PC_26,
  PC_27,
  PC_28,
  PC_29,
  PC_30,
  PC_31,
  loadstore_addr,
  state,
  n173_5,
  n173_6,
  n173_8,
  n173_11,
  n397_8,
  uart_tx_d,
  rdata_uart_0,
  rdata_uart_1,
  rdata_uart_2,
  rdata_uart_3,
  rdata_uart_4,
  rdata_uart_5,
  rdata_uart_6,
  rdata_uart_7,
  rdata_uart_13
)
;
input clk;
input n2286_5;
input reset_n_d;
input n442_6;
input n76_10;
input mem_wstrb_1_5;
input mem_addr_Z_11_15;
input writeBackData_4_11;
input writeBackData_1_21;
input [7:0] mem_wdata;
input [9:9] mem_wdata_Z;
input [1:1] mem_wstrb;
input [11:2] mem_addr_Z;
input PC_1;
input PC_12;
input PC_13;
input PC_14;
input PC_15;
input PC_16;
input PC_17;
input PC_18;
input PC_19;
input PC_20;
input PC_21;
input PC_22;
input PC_23;
input PC_24;
input PC_25;
input PC_26;
input PC_27;
input PC_28;
input PC_29;
input PC_30;
input PC_31;
input [31:12] loadstore_addr;
input [1:0] state;
output n173_5;
output n173_6;
output n173_8;
output n173_11;
output n397_8;
output uart_tx_d;
output rdata_uart_0;
output rdata_uart_1;
output rdata_uart_2;
output rdata_uart_3;
output rdata_uart_4;
output rdata_uart_5;
output rdata_uart_6;
output rdata_uart_7;
output rdata_uart_13;
wire n13_3;
wire o_ready_reg;
wire csr_u_ctrl_start_out;
wire o_ready_Z;
wire [7:0] csr_u_data_data_out;
wire VCC;
wire GND;
  LUT2 n13_s0 (
    .F(n13_3),
    .I0(o_ready_reg),
    .I1(o_ready_Z) 
);
defparam n13_s0.INIT=4'h4;
  DFF o_ready_reg_s0 (
    .Q(o_ready_reg),
    .D(o_ready_Z),
    .CLK(clk) 
);
  regs_uart uart_regs_interface_u0 (
    .clk(clk),
    .n2286_5(n2286_5),
    .o_ready_Z(o_ready_Z),
    .n13_3(n13_3),
    .reset_n_d(reset_n_d),
    .n442_6(n442_6),
    .n76_10(n76_10),
    .mem_wstrb_1_5(mem_wstrb_1_5),
    .mem_addr_Z_11_15(mem_addr_Z_11_15),
    .writeBackData_4_11(writeBackData_4_11),
    .writeBackData_1_21(writeBackData_1_21),
    .mem_wdata(mem_wdata[7:0]),
    .mem_wdata_Z(mem_wdata_Z[9]),
    .mem_wstrb(mem_wstrb[1]),
    .mem_addr_Z(mem_addr_Z[11:2]),
    .PC_1(PC_1),
    .PC_12(PC_12),
    .PC_13(PC_13),
    .PC_14(PC_14),
    .PC_15(PC_15),
    .PC_16(PC_16),
    .PC_17(PC_17),
    .PC_18(PC_18),
    .PC_19(PC_19),
    .PC_20(PC_20),
    .PC_21(PC_21),
    .PC_22(PC_22),
    .PC_23(PC_23),
    .PC_24(PC_24),
    .PC_25(PC_25),
    .PC_26(PC_26),
    .PC_27(PC_27),
    .PC_28(PC_28),
    .PC_29(PC_29),
    .PC_30(PC_30),
    .PC_31(PC_31),
    .loadstore_addr(loadstore_addr[31:12]),
    .state(state[1:0]),
    .csr_u_ctrl_start_out(csr_u_ctrl_start_out),
    .n173_5(n173_5),
    .n173_6(n173_6),
    .n173_8(n173_8),
    .n173_11(n173_11),
    .n397_8(n397_8),
    .csr_u_data_data_out(csr_u_data_data_out[7:0]),
    .rdata_uart_0(rdata_uart_0),
    .rdata_uart_1(rdata_uart_1),
    .rdata_uart_2(rdata_uart_2),
    .rdata_uart_3(rdata_uart_3),
    .rdata_uart_4(rdata_uart_4),
    .rdata_uart_5(rdata_uart_5),
    .rdata_uart_6(rdata_uart_6),
    .rdata_uart_7(rdata_uart_7),
    .rdata_uart_13(rdata_uart_13)
);
  uart_tx uart_transmitter_u1 (
    .clk(clk),
    .n2286_5(n2286_5),
    .csr_u_ctrl_start_out(csr_u_ctrl_start_out),
    .reset_n_d(reset_n_d),
    .csr_u_data_data_out(csr_u_data_data_out[7:0]),
    .o_ready_Z(o_ready_Z),
    .uart_tx_d(uart_tx_d)
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* uart_ip */
module top (
  clk_in,
  reset_n,
  leds,
  uart_tx
)
;
input clk_in;
input reset_n;
output [5:0] leds;
output uart_tx;
wire clk_in_d;
wire reset_n_d;
wire n76_4;
wire processor_rdata_13_10;
wire processor_rdata_13_11;
wire processor_rdata_7_10;
wire processor_rdata_7_11;
wire processor_rdata_6_10;
wire processor_rdata_5_10;
wire processor_rdata_4_10;
wire processor_rdata_3_10;
wire processor_rdata_2_10;
wire n76_7;
wire n76_8;
wire n76_10;
wire n76_12;
wire clk;
wire mem_addr_Z_11_15;
wire mem_wstrb_1_5;
wire writeBackData_1_11;
wire writeBackData_1_12;
wire writeBackData_4_11;
wire writeBackData_1_21;
wire mem_wstrb_1_7;
wire n2286_5;
wire n442_5;
wire n442_6;
wire n449_4;
wire n465_4;
wire n442_7;
wire n442_8;
wire n442_10;
wire n173_5;
wire n173_6;
wire n173_8;
wire n173_11;
wire n397_8;
wire uart_tx_d;
wire [31:2] processor_rdata;
wire [31:0] mem_rdata_Z;
wire [31:1] PC;
wire [13:2] instr;
wire [7:0] mem_wdata;
wire [31:1] loadstore_addr;
wire [2:0] state;
wire [31:8] mem_wdata_Z;
wire [1:1] mem_wstrb;
wire [11:2] mem_addr_Z;
wire [5:0] leds_d;
wire [31:0] rdata_gpio;
wire [13:0] rdata_uart;
wire VCC;
wire GND;
  IBUF clk_in_ibuf (
    .O(clk_in_d),
    .I(clk_in) 
);
  IBUF reset_n_ibuf (
    .O(reset_n_d),
    .I(reset_n) 
);
  OBUF leds_0_obuf (
    .O(leds[0]),
    .I(leds_d[0]) 
);
  OBUF leds_1_obuf (
    .O(leds[1]),
    .I(leds_d[1]) 
);
  OBUF leds_2_obuf (
    .O(leds[2]),
    .I(leds_d[2]) 
);
  OBUF leds_3_obuf (
    .O(leds[3]),
    .I(leds_d[3]) 
);
  OBUF leds_4_obuf (
    .O(leds[4]),
    .I(leds_d[4]) 
);
  OBUF leds_5_obuf (
    .O(leds[5]),
    .I(leds_d[5]) 
);
  OBUF uart_tx_obuf (
    .O(uart_tx),
    .I(uart_tx_d) 
);
  LUT2 n76_s0 (
    .F(n76_4),
    .I0(n76_12),
    .I1(n76_10) 
);
defparam n76_s0.INIT=4'h2;
  LUT4 processor_rdata_13_s5 (
    .F(processor_rdata[13]),
    .I0(n397_8),
    .I1(rdata_uart[13]),
    .I2(processor_rdata_13_10),
    .I3(processor_rdata_13_11) 
);
defparam processor_rdata_13_s5.INIT=16'hFFF8;
  LUT4 processor_rdata_7_s5 (
    .F(processor_rdata[7]),
    .I0(n397_8),
    .I1(rdata_uart[7]),
    .I2(processor_rdata_7_10),
    .I3(processor_rdata_7_11) 
);
defparam processor_rdata_7_s5.INIT=16'hFFF8;
  LUT3 processor_rdata_6_s5 (
    .F(processor_rdata[6]),
    .I0(n442_10),
    .I1(rdata_gpio[6]),
    .I2(processor_rdata_6_10) 
);
defparam processor_rdata_6_s5.INIT=8'h8F;
  LUT3 processor_rdata_5_s5 (
    .F(processor_rdata[5]),
    .I0(n76_12),
    .I1(mem_rdata_Z[5]),
    .I2(processor_rdata_5_10) 
);
defparam processor_rdata_5_s5.INIT=8'h8F;
  LUT3 processor_rdata_4_s5 (
    .F(processor_rdata[4]),
    .I0(n76_12),
    .I1(mem_rdata_Z[4]),
    .I2(processor_rdata_4_10) 
);
defparam processor_rdata_4_s5.INIT=8'h8F;
  LUT3 processor_rdata_3_s5 (
    .F(processor_rdata[3]),
    .I0(n397_8),
    .I1(rdata_uart[3]),
    .I2(processor_rdata_3_10) 
);
defparam processor_rdata_3_s5.INIT=8'h8F;
  LUT3 processor_rdata_2_s5 (
    .F(processor_rdata[2]),
    .I0(n397_8),
    .I1(rdata_uart[2]),
    .I2(processor_rdata_2_10) 
);
defparam processor_rdata_2_s5.INIT=8'h8F;
  LUT4 processor_rdata_31_s6 (
    .F(processor_rdata[31]),
    .I0(n76_12),
    .I1(mem_rdata_Z[31]),
    .I2(n442_10),
    .I3(rdata_gpio[31]) 
);
defparam processor_rdata_31_s6.INIT=16'hF888;
  LUT4 processor_rdata_30_s6 (
    .F(processor_rdata[30]),
    .I0(n76_12),
    .I1(mem_rdata_Z[30]),
    .I2(n442_10),
    .I3(rdata_gpio[30]) 
);
defparam processor_rdata_30_s6.INIT=16'hF888;
  LUT4 processor_rdata_29_s6 (
    .F(processor_rdata[29]),
    .I0(n76_12),
    .I1(mem_rdata_Z[29]),
    .I2(n442_10),
    .I3(rdata_gpio[29]) 
);
defparam processor_rdata_29_s6.INIT=16'hF888;
  LUT4 processor_rdata_28_s6 (
    .F(processor_rdata[28]),
    .I0(n76_12),
    .I1(mem_rdata_Z[28]),
    .I2(n442_10),
    .I3(rdata_gpio[28]) 
);
defparam processor_rdata_28_s6.INIT=16'hF888;
  LUT4 processor_rdata_27_s6 (
    .F(processor_rdata[27]),
    .I0(n76_12),
    .I1(mem_rdata_Z[27]),
    .I2(n442_10),
    .I3(rdata_gpio[27]) 
);
defparam processor_rdata_27_s6.INIT=16'hF888;
  LUT4 processor_rdata_26_s6 (
    .F(processor_rdata[26]),
    .I0(n76_12),
    .I1(mem_rdata_Z[26]),
    .I2(n442_10),
    .I3(rdata_gpio[26]) 
);
defparam processor_rdata_26_s6.INIT=16'hF888;
  LUT4 processor_rdata_25_s6 (
    .F(processor_rdata[25]),
    .I0(n76_12),
    .I1(mem_rdata_Z[25]),
    .I2(n442_10),
    .I3(rdata_gpio[25]) 
);
defparam processor_rdata_25_s6.INIT=16'hF888;
  LUT4 processor_rdata_24_s8 (
    .F(processor_rdata[24]),
    .I0(n76_12),
    .I1(mem_rdata_Z[24]),
    .I2(n442_10),
    .I3(rdata_gpio[24]) 
);
defparam processor_rdata_24_s8.INIT=16'hF888;
  LUT4 processor_rdata_23_s8 (
    .F(processor_rdata[23]),
    .I0(n76_12),
    .I1(mem_rdata_Z[23]),
    .I2(n442_10),
    .I3(rdata_gpio[23]) 
);
defparam processor_rdata_23_s8.INIT=16'hF888;
  LUT4 processor_rdata_22_s8 (
    .F(processor_rdata[22]),
    .I0(n76_12),
    .I1(mem_rdata_Z[22]),
    .I2(n442_10),
    .I3(rdata_gpio[22]) 
);
defparam processor_rdata_22_s8.INIT=16'hF888;
  LUT4 processor_rdata_21_s8 (
    .F(processor_rdata[21]),
    .I0(n76_12),
    .I1(mem_rdata_Z[21]),
    .I2(n442_10),
    .I3(rdata_gpio[21]) 
);
defparam processor_rdata_21_s8.INIT=16'hF888;
  LUT4 processor_rdata_20_s8 (
    .F(processor_rdata[20]),
    .I0(n76_12),
    .I1(mem_rdata_Z[20]),
    .I2(n442_10),
    .I3(rdata_gpio[20]) 
);
defparam processor_rdata_20_s8.INIT=16'hF888;
  LUT4 processor_rdata_19_s8 (
    .F(processor_rdata[19]),
    .I0(n76_12),
    .I1(mem_rdata_Z[19]),
    .I2(n442_10),
    .I3(rdata_gpio[19]) 
);
defparam processor_rdata_19_s8.INIT=16'hF888;
  LUT4 processor_rdata_18_s8 (
    .F(processor_rdata[18]),
    .I0(n76_12),
    .I1(mem_rdata_Z[18]),
    .I2(n442_10),
    .I3(rdata_gpio[18]) 
);
defparam processor_rdata_18_s8.INIT=16'hF888;
  LUT4 processor_rdata_17_s8 (
    .F(processor_rdata[17]),
    .I0(n76_12),
    .I1(mem_rdata_Z[17]),
    .I2(n442_10),
    .I3(rdata_gpio[17]) 
);
defparam processor_rdata_17_s8.INIT=16'hF888;
  LUT4 processor_rdata_16_s8 (
    .F(processor_rdata[16]),
    .I0(n76_12),
    .I1(mem_rdata_Z[16]),
    .I2(n442_10),
    .I3(rdata_gpio[16]) 
);
defparam processor_rdata_16_s8.INIT=16'hF888;
  LUT4 processor_rdata_15_s8 (
    .F(processor_rdata[15]),
    .I0(n76_12),
    .I1(mem_rdata_Z[15]),
    .I2(n442_10),
    .I3(rdata_gpio[15]) 
);
defparam processor_rdata_15_s8.INIT=16'hF888;
  LUT4 processor_rdata_14_s6 (
    .F(processor_rdata[14]),
    .I0(n76_12),
    .I1(mem_rdata_Z[14]),
    .I2(n442_10),
    .I3(rdata_gpio[14]) 
);
defparam processor_rdata_14_s6.INIT=16'hF888;
  LUT4 processor_rdata_12_s6 (
    .F(processor_rdata[12]),
    .I0(n76_12),
    .I1(mem_rdata_Z[12]),
    .I2(n442_10),
    .I3(rdata_gpio[12]) 
);
defparam processor_rdata_12_s6.INIT=16'hF888;
  LUT4 processor_rdata_11_s6 (
    .F(processor_rdata[11]),
    .I0(n76_12),
    .I1(mem_rdata_Z[11]),
    .I2(n442_10),
    .I3(rdata_gpio[11]) 
);
defparam processor_rdata_11_s6.INIT=16'hF888;
  LUT4 processor_rdata_10_s6 (
    .F(processor_rdata[10]),
    .I0(n76_12),
    .I1(mem_rdata_Z[10]),
    .I2(n442_10),
    .I3(rdata_gpio[10]) 
);
defparam processor_rdata_10_s6.INIT=16'hF888;
  LUT4 processor_rdata_9_s6 (
    .F(processor_rdata[9]),
    .I0(n76_12),
    .I1(mem_rdata_Z[9]),
    .I2(n442_10),
    .I3(rdata_gpio[9]) 
);
defparam processor_rdata_9_s6.INIT=16'hF888;
  LUT4 processor_rdata_8_s6 (
    .F(processor_rdata[8]),
    .I0(n76_12),
    .I1(mem_rdata_Z[8]),
    .I2(n442_10),
    .I3(rdata_gpio[8]) 
);
defparam processor_rdata_8_s6.INIT=16'hF888;
  LUT4 processor_rdata_13_s6 (
    .F(processor_rdata_13_10),
    .I0(n76_7),
    .I1(n76_8),
    .I2(mem_addr_Z_11_15),
    .I3(mem_rdata_Z[13]) 
);
defparam processor_rdata_13_s6.INIT=16'hCA00;
  LUT4 processor_rdata_13_s7 (
    .F(processor_rdata_13_11),
    .I0(n442_7),
    .I1(n442_8),
    .I2(mem_addr_Z_11_15),
    .I3(rdata_gpio[13]) 
);
defparam processor_rdata_13_s7.INIT=16'hCA00;
  LUT4 processor_rdata_7_s6 (
    .F(processor_rdata_7_10),
    .I0(n76_7),
    .I1(n76_8),
    .I2(mem_addr_Z_11_15),
    .I3(mem_rdata_Z[7]) 
);
defparam processor_rdata_7_s6.INIT=16'hCA00;
  LUT4 processor_rdata_7_s7 (
    .F(processor_rdata_7_11),
    .I0(n442_7),
    .I1(n442_8),
    .I2(mem_addr_Z_11_15),
    .I3(rdata_gpio[7]) 
);
defparam processor_rdata_7_s7.INIT=16'hCA00;
  LUT4 processor_rdata_6_s6 (
    .F(processor_rdata_6_10),
    .I0(n76_12),
    .I1(mem_rdata_Z[6]),
    .I2(n397_8),
    .I3(rdata_uart[6]) 
);
defparam processor_rdata_6_s6.INIT=16'h0777;
  LUT4 processor_rdata_5_s6 (
    .F(processor_rdata_5_10),
    .I0(n442_10),
    .I1(rdata_gpio[5]),
    .I2(n397_8),
    .I3(rdata_uart[5]) 
);
defparam processor_rdata_5_s6.INIT=16'h0777;
  LUT4 processor_rdata_4_s6 (
    .F(processor_rdata_4_10),
    .I0(n442_10),
    .I1(rdata_gpio[4]),
    .I2(n397_8),
    .I3(rdata_uart[4]) 
);
defparam processor_rdata_4_s6.INIT=16'h0777;
  LUT4 processor_rdata_3_s6 (
    .F(processor_rdata_3_10),
    .I0(n76_12),
    .I1(mem_rdata_Z[3]),
    .I2(n442_10),
    .I3(rdata_gpio[3]) 
);
defparam processor_rdata_3_s6.INIT=16'h0777;
  LUT4 processor_rdata_2_s6 (
    .F(processor_rdata_2_10),
    .I0(n76_12),
    .I1(mem_rdata_Z[2]),
    .I2(n442_10),
    .I3(rdata_gpio[2]) 
);
defparam processor_rdata_2_s6.INIT=16'h0777;
  LUT4 n76_s3 (
    .F(n76_7),
    .I0(PC[31]),
    .I1(PC[30]),
    .I2(PC[29]),
    .I3(PC[28]) 
);
defparam n76_s3.INIT=16'h0001;
  LUT4 n76_s4 (
    .F(n76_8),
    .I0(loadstore_addr[31]),
    .I1(loadstore_addr[30]),
    .I2(loadstore_addr[29]),
    .I3(loadstore_addr[28]) 
);
defparam n76_s4.INIT=16'h0001;
  LUT4 n76_s5 (
    .F(n76_10),
    .I0(instr[2]),
    .I1(writeBackData_1_12),
    .I2(state[2]),
    .I3(state[0]) 
);
defparam n76_s5.INIT=16'h00BF;
  LUT4 n76_s6 (
    .F(n76_12),
    .I0(n76_7),
    .I1(n76_8),
    .I2(state[1]),
    .I3(state[0]) 
);
defparam n76_s6.INIT=16'hAAAC;
  Gowin_rPLL my_pll (
    .clk_in_d(clk_in_d),
    .clk(clk)
);
  Memory D_mem_unit (
    .clk(clk),
    .n76_4(n76_4),
    .n442_5(n442_5),
    .n76_12(n76_12),
    .n173_8(n173_8),
    .n173_11(n173_11),
    .n449_4(n449_4),
    .n465_4(n465_4),
    .mem_wdata(mem_wdata[7:0]),
    .mem_addr_Z(mem_addr_Z[11:2]),
    .mem_wdata_Z(mem_wdata_Z[31:8]),
    .mem_wstrb(mem_wstrb[1]),
    .mem_rdata_Z(mem_rdata_Z[31:0])
);
  FemtoRV32 processor (
    .clk(clk),
    .reset_n_d(reset_n_d),
    .n442_10(n442_10),
    .n76_12(n76_12),
    .n397_8(n397_8),
    .processor_rdata_2_10(processor_rdata_2_10),
    .processor_rdata_3_10(processor_rdata_3_10),
    .processor_rdata(processor_rdata[31:2]),
    .rdata_gpio(rdata_gpio[1:0]),
    .mem_rdata_Z(mem_rdata_Z[1:0]),
    .rdata_uart(rdata_uart[3:0]),
    .mem_addr_Z_11_15(mem_addr_Z_11_15),
    .mem_wstrb_1_5(mem_wstrb_1_5),
    .writeBackData_1_11(writeBackData_1_11),
    .writeBackData_1_12(writeBackData_1_12),
    .writeBackData_4_11(writeBackData_4_11),
    .writeBackData_1_21(writeBackData_1_21),
    .mem_wstrb_1_7(mem_wstrb_1_7),
    .n2286_5(n2286_5),
    .PC_1(PC[1]),
    .PC_12(PC[12]),
    .PC_13(PC[13]),
    .PC_14(PC[14]),
    .PC_15(PC[15]),
    .PC_16(PC[16]),
    .PC_17(PC[17]),
    .PC_18(PC[18]),
    .PC_19(PC[19]),
    .PC_20(PC[20]),
    .PC_21(PC[21]),
    .PC_22(PC[22]),
    .PC_23(PC[23]),
    .PC_24(PC[24]),
    .PC_25(PC[25]),
    .PC_26(PC[26]),
    .PC_27(PC[27]),
    .PC_28(PC[28]),
    .PC_29(PC[29]),
    .PC_30(PC[30]),
    .PC_31(PC[31]),
    .instr_2(instr[2]),
    .instr_13(instr[13]),
    .mem_wdata(mem_wdata[7:0]),
    .loadstore_addr_1_1(loadstore_addr[1]),
    .loadstore_addr_12_1(loadstore_addr[12]),
    .loadstore_addr_13_1(loadstore_addr[13]),
    .loadstore_addr_14_1(loadstore_addr[14]),
    .loadstore_addr_15_1(loadstore_addr[15]),
    .loadstore_addr_16_1(loadstore_addr[16]),
    .loadstore_addr_17_1(loadstore_addr[17]),
    .loadstore_addr_18_1(loadstore_addr[18]),
    .loadstore_addr_19_1(loadstore_addr[19]),
    .loadstore_addr_20_1(loadstore_addr[20]),
    .loadstore_addr_21_1(loadstore_addr[21]),
    .loadstore_addr_22_1(loadstore_addr[22]),
    .loadstore_addr_23_1(loadstore_addr[23]),
    .loadstore_addr_24_1(loadstore_addr[24]),
    .loadstore_addr_25_1(loadstore_addr[25]),
    .loadstore_addr_26_1(loadstore_addr[26]),
    .loadstore_addr_27_1(loadstore_addr[27]),
    .loadstore_addr_28_1(loadstore_addr[28]),
    .loadstore_addr_29_1(loadstore_addr[29]),
    .loadstore_addr_30_1(loadstore_addr[30]),
    .loadstore_addr_31_1(loadstore_addr[31]),
    .state(state[2:0]),
    .mem_wdata_Z(mem_wdata_Z[31:8]),
    .mem_wstrb(mem_wstrb[1]),
    .mem_addr_Z(mem_addr_Z[11:2])
);
  gpio_ip gpio_unit (
    .clk(clk),
    .n2286_5(n2286_5),
    .n76_10(n76_10),
    .reset_n_d(reset_n_d),
    .mem_wstrb_1_7(mem_wstrb_1_7),
    .mem_wstrb_1_5(mem_wstrb_1_5),
    .n173_5(n173_5),
    .n173_6(n173_6),
    .writeBackData_1_11(writeBackData_1_11),
    .writeBackData_1_21(writeBackData_1_21),
    .mem_wdata_Z(mem_wdata_Z[31:8]),
    .mem_wdata(mem_wdata[7:0]),
    .mem_wstrb(mem_wstrb[1]),
    .loadstore_addr_1_1(loadstore_addr[1]),
    .loadstore_addr_28_1(loadstore_addr[28]),
    .loadstore_addr_29_1(loadstore_addr[29]),
    .loadstore_addr_30_1(loadstore_addr[30]),
    .loadstore_addr_31_1(loadstore_addr[31]),
    .instr(instr[13]),
    .mem_addr_Z(mem_addr_Z[3:2]),
    .PC(PC[31:28]),
    .state(state[1:0]),
    .n442_5(n442_5),
    .n442_6(n442_6),
    .n449_4(n449_4),
    .n465_4(n465_4),
    .n442_7(n442_7),
    .n442_8(n442_8),
    .n442_10(n442_10),
    .leds_d(leds_d[5:0]),
    .rdata_gpio(rdata_gpio[31:0])
);
  uart_ip uart_unit (
    .clk(clk),
    .n2286_5(n2286_5),
    .reset_n_d(reset_n_d),
    .n442_6(n442_6),
    .n76_10(n76_10),
    .mem_wstrb_1_5(mem_wstrb_1_5),
    .mem_addr_Z_11_15(mem_addr_Z_11_15),
    .writeBackData_4_11(writeBackData_4_11),
    .writeBackData_1_21(writeBackData_1_21),
    .mem_wdata(mem_wdata[7:0]),
    .mem_wdata_Z(mem_wdata_Z[9]),
    .mem_wstrb(mem_wstrb[1]),
    .mem_addr_Z(mem_addr_Z[11:2]),
    .PC_1(PC[1]),
    .PC_12(PC[12]),
    .PC_13(PC[13]),
    .PC_14(PC[14]),
    .PC_15(PC[15]),
    .PC_16(PC[16]),
    .PC_17(PC[17]),
    .PC_18(PC[18]),
    .PC_19(PC[19]),
    .PC_20(PC[20]),
    .PC_21(PC[21]),
    .PC_22(PC[22]),
    .PC_23(PC[23]),
    .PC_24(PC[24]),
    .PC_25(PC[25]),
    .PC_26(PC[26]),
    .PC_27(PC[27]),
    .PC_28(PC[28]),
    .PC_29(PC[29]),
    .PC_30(PC[30]),
    .PC_31(PC[31]),
    .loadstore_addr(loadstore_addr[31:12]),
    .state(state[1:0]),
    .n173_5(n173_5),
    .n173_6(n173_6),
    .n173_8(n173_8),
    .n173_11(n173_11),
    .n397_8(n397_8),
    .uart_tx_d(uart_tx_d),
    .rdata_uart_0(rdata_uart[0]),
    .rdata_uart_1(rdata_uart[1]),
    .rdata_uart_2(rdata_uart[2]),
    .rdata_uart_3(rdata_uart[3]),
    .rdata_uart_4(rdata_uart[4]),
    .rdata_uart_5(rdata_uart[5]),
    .rdata_uart_6(rdata_uart[6]),
    .rdata_uart_7(rdata_uart[7]),
    .rdata_uart_13(rdata_uart[13])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* top */
