$date
	Tue Dec 14 23:03:32 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! q $end
$var reg 1 " data $end
$var reg 1 # enable $end
$scope module D1 $end
$var wire 1 " data $end
$var wire 1 # enable $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x#
x"
x!
$end
#5
1"
0#
#10
1!
1#
#15
