


                              Fusion Compiler (TM)

             Version U-2022.12-SP6 for linux64 - Aug 25, 2023 -SLE

                    Copyright (c) 1988 - 2023 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
 
Information: Term was not able to be set up using xterm-256color . Using "xterm" by default instead. (CLE-10)
#####################################
#####          Routing          #####
#####################################
# Sourcing setup script
source -echo ../../setup/icc2_dp_setup.tcl
set CURR_DIR  [pwd]
set PROY_HOME ${CURR_DIR}/../..;
set TSMC_HOME "/mnt/vol_NFS_rh003/profesores/pmendoza/KITS/TSMCHOME";
############################
## RTL file name and type ##
############################
set DESIGN_NAME "top"
set HDL "sverilog"
set DESIGN_LIBRARY "${DESIGN_NAME}_lib"
#################################
set time [get_date]
puts "Command Start at: ${time}"
Command Start at: Sun May 25 02:04:18 2025
####################################
### 1. Variables for design prep ###
####################################
### SDC File
set SDCNAME "${DESIGN_NAME}"
### Ref Libs
set NDM_LIBS_PATH "../../setup/ndm_libraries/ndm/"
set STD_TIME_FRAME "../../setup/ndm_libraries/ndm/tcbn65lphpbwp_1.ndm"
set REFERENCE_LIBRARY "{${STD_TIME_FRAME} }"
set REFERENCE_LIBRARY 		[list   ${NDM_LIBS_PATH}/tcbn65lphpbwpcghvt_1_physical_only.ndm \
									${NDM_LIBS_PATH}/tcbn65lphpbwp_1_physical_only.ndm \
									${NDM_LIBS_PATH}/tpdn65lpgv2od3_sd_physical_only.ndm \
									${NDM_LIBS_PATH}/tpfn65lpgv2od3_physical_only.ndm \
									${NDM_LIBS_PATH}/tpbn65v_physical_only.ndm \
									${NDM_LIBS_PATH}/tpin65gv_physical_only.ndm \
									${NDM_LIBS_PATH}/tcbn65lphpbwpcghvt_1.ndm \
									${NDM_LIBS_PATH}/tcbn65lphpbwp_1.ndm \
									${NDM_LIBS_PATH}/tpdn65lpgv2od3_sdml.ndm \
									${NDM_LIBS_PATH}/tpfn65lpgv2od3ml.ndm \
									${NDM_LIBS_PATH}/ts1n65lpa2048x32m4_140a_5m.ndm ];
################################
### 2. Tech files and setup ####
################################
set TECH_FILE "${TSMC_HOME}/digital/Back_End/milkyway/tcbn65lphpbwp_140a/techfiles/tsmcn65_9lmT2.tf"
set TECH_LIB ""
#######################
## Layers and widths ##
#######################
set STANDARD_CELLS_WIDTH 0.42
set MAX_ROUTING_LAYER   "M6"
set MIN_ROUTING_LAYER   "M2"
set TARGET_SKEW         0.1
set RTL_PATH		"${CURR_DIR}/../../../common/rtl"
set SDC_PATH		"${CURR_DIR}/../../../common/sdc"
set SDC_FILE		"${CURR_DIR}/${DESIGN_NAME}.sdc"
####################################################
set VERILOG_PATH	"${RTL_PATH}/verilog"
set SVERILOG_PATH	"${RTL_PATH}/sverilog" 
set VHDL_PATH		"${RTL_PATH}/vhdl"
set RESULTS_PATH	"${CURR_DIR}/../../results"
set REPORTS_PATH	"${CURR_DIR}/../../reports"
###########
## Paths ##
###########
set DRC_RUNSET_FILE	"${CURR_DIR}/../../DRC/ICVLN65S_9M_6X2Z.26_1a"
set GDS_MAP_FILE        "${TSMC_HOME}/digital/Back_End/milkyway/tcbn65lphpbwpcg_200a/gdsout_6X2Z.map"
set ICV                "-I /mnt/vol_synopsys2023/pdks/xfab/design/xkit/xh018/synopsys/v9_0/ICValidator/v9_0_2"
####################
## Auto-floorplan ##
####################
set CONTROL_AUTO           "core"
# Percentage of cell area usage
set CORE_UTILIZATION_AUTO  0.5
# Move the nucleus 10 units
set CORE_OFFSET_AUTO       10
# Core shape
set SHAPE_AUTO             "R"
# Aspect ratio
set SIDE_RATIO_AUTO        {1 1.5}
# Flip the first row of the cell
set FFR_AUTO               "true"
# Using the M3 layer for pins
set LAYER_PIN_AUTO         {M3}
# Allows pins on all sides of the cell
set SIDES_AUTO             {1 2 3 4}
# Distance between pins
set PIN_SPACE_AUTO         4
######################
## Floorplan manual ##
######################
set CONTROL_M            "core"
# Percentage of cell area usage
set CORE_UTILIZATION_M   0.5
# Move the nucleus 10 units 
set CORE_OFFSET_M        10
# Core shape
set SHAPE_M              "R"
# Aspect ratio 
set SIDE_RATIO_M         {1.5 1}
# Flip the first row of the cell
set FFR_M                "true" 
# Using the M3 layer for pins
set LAYER_PIN_M          {M3}
# Allows pins on all sides of the cell
set SIDES_M              {1 2 3 4}
# Distance between pins
set PIN_SPACE_M          4 
#########################
## Configure MultiCore ##
#########################
set_host_options -name Oculi -max_cores 2
#report_host_options
source ${CURR_DIR}/../../setup/utilities.tcl
set UNSELECT_RULES "PO.DN.2* OD.DN.2* M*.DN.1* CSR.R.1* DM*.R.1*"
PO.DN.2* OD.DN.2* M*.DN.1* CSR.R.1* DM*.R.1*
#### ----- Open lib and create new block from previous script (06_clock_opt.tcl) ----- ####
# Open the design library
open_lib ${DESIGN_LIBRARY}
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_Hamming/Hamming_128/FLOW/fc_flow/flow/work/top_lib' (FILE-007)
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_Hamming/Hamming_128/FLOW/fc_flow/setup/ndm_libraries/ndm/tcbn65lphpbwpcghvt_1_physical_only.ndm' (FILE-007)
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_Hamming/Hamming_128/FLOW/fc_flow/setup/ndm_libraries/ndm/tcbn65lphpbwp_1_physical_only.ndm' (FILE-007)
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_Hamming/Hamming_128/FLOW/fc_flow/setup/ndm_libraries/ndm/tpdn65lpgv2od3_sd_physical_only.ndm' (FILE-007)
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_Hamming/Hamming_128/FLOW/fc_flow/setup/ndm_libraries/ndm/tpfn65lpgv2od3_physical_only.ndm' (FILE-007)
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_Hamming/Hamming_128/FLOW/fc_flow/setup/ndm_libraries/ndm/tpbn65v_physical_only.ndm' (FILE-007)
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_Hamming/Hamming_128/FLOW/fc_flow/setup/ndm_libraries/ndm/tpin65gv_physical_only.ndm' (FILE-007)
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_Hamming/Hamming_128/FLOW/fc_flow/setup/ndm_libraries/ndm/tcbn65lphpbwpcghvt_1.ndm' (FILE-007)
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_Hamming/Hamming_128/FLOW/fc_flow/setup/ndm_libraries/ndm/tcbn65lphpbwp_1.ndm' (FILE-007)
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_Hamming/Hamming_128/FLOW/fc_flow/setup/ndm_libraries/ndm/tpdn65lpgv2od3_sdml.ndm' (FILE-007)
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_Hamming/Hamming_128/FLOW/fc_flow/setup/ndm_libraries/ndm/tpfn65lpgv2od3ml.ndm' (FILE-007)
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_Hamming/Hamming_128/FLOW/fc_flow/setup/ndm_libraries/ndm/ts1n65lpa2048x32m4_140a_5m.ndm' (FILE-007)
Warning: Technology used to create frame-view and current technology have inconsistency: Fat table contents are different. (FRAM-054)
Warning: Technology 'tcbn65lphpbwpcghvt.tf' used for frame-view creation in library 'tcbn65lphpbwpcghvt_1_physical_only', is inconsistent with the current technology 'tsmcn65_9lmT2.tf' of library 'top_lib'. Please run derive_design_level_via_regions to generate up-do-date via region in the design library. (NDM-102)
Warning: Technology used to create frame-view and current technology have inconsistency: Fat table contents are different. (FRAM-054)
Warning: Technology 'tpdn65lpgv2od3_sd.tf' used for frame-view creation in library 'tpdn65lpgv2od3_sd_physical_only', is inconsistent with the current technology 'tsmcn65_9lmT2.tf' of library 'top_lib'. Please run derive_design_level_via_regions to generate up-do-date via region in the design library. (NDM-102)
Warning: Technology used to create frame-view and current technology have inconsistency: Fat table contents are different. (FRAM-054)
Warning: Technology 'tpfn65lpgv2od3.tf' used for frame-view creation in library 'tpfn65lpgv2od3_physical_only', is inconsistent with the current technology 'tsmcn65_9lmT2.tf' of library 'top_lib'. Please run derive_design_level_via_regions to generate up-do-date via region in the design library. (NDM-102)
Warning: Technology used to create frame-view and current technology have inconsistency: Fat table contents are different. (FRAM-054)
Warning: Technology 'tcbn65lphpbwpcghvt.tf' used for frame-view creation in library 'tcbn65lphpbwpcghvt_1', is inconsistent with the current technology 'tsmcn65_9lmT2.tf' of library 'top_lib'. Please run derive_design_level_via_regions to generate up-do-date via region in the design library. (NDM-102)
Warning: Technology used to create frame-view and current technology have inconsistency: Fat table contents are different. (FRAM-054)
Warning: Technology 'tpdn65lpgv2od3_sd.tf' used for frame-view creation in library 'tpdn65lpgv2od3_sdml', is inconsistent with the current technology 'tsmcn65_9lmT2.tf' of library 'top_lib'. Please run derive_design_level_via_regions to generate up-do-date via region in the design library. (NDM-102)
Warning: Technology used to create frame-view and current technology have inconsistency: Fat table contents are different. (FRAM-054)
Warning: Technology 'tpfn65lpgv2od3.tf' used for frame-view creation in library 'tpfn65lpgv2od3ml', is inconsistent with the current technology 'tsmcn65_9lmT2.tf' of library 'top_lib'. Please run derive_design_level_via_regions to generate up-do-date via region in the design library. (NDM-102)
{top_lib}
# Copy and open block
copy_block -from ${DESIGN_NAME}/clock_opt -to ${DESIGN_NAME}/route_opt
Information: User units loaded from library 'tcbn65lphpbwpcghvt_1' (LNK-040)
{top_lib:top/route_opt.design}
open_block ${DESIGN_NAME}/route_opt
Information: Incrementing open_count of block 'top_lib:top/route_opt.design' to 2. (DES-021)
{top_lib:top/route_opt.design}
#### ----- Setup application options ----- ####
set_app_options -name route.global.force_rerun_after_global_route_opt -value true
Warning: application option <route.global.force_rerun_after_global_route_opt> is deprecated and scheduled for removal in a future release. See the man page for this  application option for migration assistance. (NDMUI-441)
route.global.force_rerun_after_global_route_opt true
set_app_options -name route.global.timing_driven -value true
route.global.timing_driven true
set_app_options -name route.track.timing_driven -value true
route.track.timing_driven true
set_app_options -name route.detail.timing_driven -value true
route.detail.timing_driven true
set_app_options -name route.detail.antenna_fixing_preference -value use_diodes
route.detail.antenna_fixing_preference use_diodes
set_app_options -name route.detail.insert_diodes_during_routing -value true
route.detail.insert_diodes_during_routing true
set_app_options -name route.detail.diode_libcell_names -value */ANTENNAHPBWP
route.detail.diode_libcell_names */ANTENNAHPBWP
# Improve routability ----------------- ALSO CHECK THIS WITH PABLO
set_app_options    -name route.common.wire_on_grid_by_layer_name   -value {{M1 true } {M2 true} {M3 true}}
route.common.wire_on_grid_by_layer_name {{M1 true} {M2 true} {M3 true}}
set_app_options    -name route.common.via_on_grid_by_layer_name    -value {{VIA1_C false} {VIA2_C true}}
route.common.via_on_grid_by_layer_name {{VIA1_C false} {VIA2_C true}}
#### ----- Routing constraint ---- ####
set_ignored_layers \
    -min_routing_layer ${MIN_ROUTING_LAYER} \
    -max_routing_layer ${MAX_ROUTING_LAYER}
Using libraries: top_lib tcbn65lphpbwpcghvt_1_physical_only tcbn65lphpbwp_1_physical_only tpdn65lpgv2od3_sd_physical_only tpfn65lpgv2od3_physical_only tpbn65v_physical_only tpin65gv_physical_only tcbn65lphpbwpcghvt_1 tcbn65lphpbwp_1 tpdn65lpgv2od3_sdml tpfn65lpgv2od3ml ts1n65lpa2048x32m4_140a_5m
Updating block top_lib:top/route_opt.design
Information: Total 1 mismatches are found on block 'top_lib:top/route_opt.design'. (DMM-116)
Design 'top' was successfully linked.
1
#### ----- Routing blockage example ----- ####
#create_routing_blockage -boundary {{7.9600 8.0000} {7.9600 14.0000} {15.9520 14.0000} {15.9520 8.0000}} -net_types {signal} -layers {M4} -name_prefix RB -zero_spacing
#### -----  Routing flow ----- ####
# Generate reports
sizeof_collection [get_nets -hierarchical *]
1983
report_ignored_layers
****************************************
Report : Ignored Layers
Design : top
Version: U-2022.12-SP6
Date   : Sun May 25 02:04:18 2025
****************************************
Layer Attribute                 Value
--------------------------------------------------------------------------------
Min Routing Layer               M2
Max Routing Layer               M6
RC Estimation Ignored Layers    PO M1 M7 M8 M9 AP 
1
report_scenarios
****************************************
Report : scenario
Design : top
Version: U-2022.12-SP6
Date   : Sun May 25 02:04:18 2025
****************************************

                                                                     Leakage  Dynamic                              Cell  Signal
Name            Mode            Corner          Active  Setup  Hold  Power    Power    Max_tran  Max_cap  Min_cap  EM    EM
-------------------------------------------------------------------------------------------------------------------------------
scenarioFF *    mode1           cornerFF        true    false  true  true     true     true      true     true     false false
scenarioSS *    mode1           cornerSS        true    true   false true     true     true      true     true     false false

1
# Check the design
check_routability

=========================================================
==     Check for PG Net Open  ==
=========================================================


>>>>>> No PG net open

=========================================================
==     Check for global route app-option  ==
=========================================================

>>> The option values are suggested.

Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M6
Error: The 'VIA1_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Error: The 'VIA2_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Found antenna rule mode 1, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9:  max ratio 5000, diode ratio {0.06 0 8000 50000} 
	layer AP: , diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA2:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA3:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA4:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA5:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA6:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA7:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA8:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer RV:  max ratio 200, diode ratio {0.06 0 83 400} 
Found antenna rule mode 2, diode mode 4:
	layer M1:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M2:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M3:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M4:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M5:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M6:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M7:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M8:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M9:  max ratio 5000 metal scale 1, diode ratio {0 1 0 0} 
	layer AP:  metal scale 1, diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA2:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA3:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA4:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA5:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA6:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA7:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA8:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer RV:  cut scale 1, diode ratio {0 0 1 0 0} 
Found antenna rule mode 4, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9: , diode ratio {0 0 1 0 0} 
	layer AP:  max ratio 2000, diode ratio {0.06 0 8000 30000} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1: , diode ratio {0 0 1 0 0} 
	layer VIA2: , diode ratio {0 0 1 0 0} 
	layer VIA3: , diode ratio {0 0 1 0 0} 
	layer VIA4: , diode ratio {0 0 1 0 0} 
	layer VIA5: , diode ratio {0 0 1 0 0} 
	layer VIA6: , diode ratio {0 0 1 0 0} 
	layer VIA7: , diode ratio {0 0 1 0 0} 
	layer VIA8: , diode ratio {0 0 1 0 0} 
	layer RV: , diode ratio {0 0 1 0 0} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.200 may be too small: wire/via-down 0.180, wire/via-up 0.225. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.350. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M9 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 3.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: High fanout net VDD can affect runtime for antenna fixing. (ZRT-626)
Warning: High fanout net VSS can affect runtime for antenna fixing. (ZRT-626)
Printing options for 'route.common.*'
common.via_on_grid_by_layer_name                        :	 {VIA1_C false} {VIA2_C true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.detail.*'
detail.antenna_fixing_preference                        :	 use_diodes          
detail.diode_libcell_names                              :	 */ANTENNAHPBWP      
detail.insert_diodes_during_routing                     :	 true                
detail.timing_driven                                    :	 true                

Printing options for 'route.auto_via_ladder.*'


============================================
==  Check for design                      ==
============================================

>>> No net contains a large number of ports 

>>> No port contains a large number of pins 


================================
==  Check for PG DPT on Track ==
================================
>>>>>> Number of PG rails cross even number of track: 0

============================================
==  Check for PG PreRoute setting         ==
============================================
 No number_of_secondary_pg_pin_connections setting and skip checking 
 
============================================
==        Check for pins         ==
============================================

>>>>>> found 95 nonzero-spacing blockages overlap pins

============================================
==  Check for overlap of standard cells   ==
============================================

>>>>>> No overlap of standard cells found

============================================
==     Check for min-grid violations      ==
============================================

  >>>> No Library min-grid violations found

  >>>> No Design min-grid violations found

>>>>>> No min-grid violations found


============================================
==    Check for out-of-boundary ports     ==
============================================

>>>>>> No out-of-boundary error found

============================================
==        Check for blocked ports         ==
============================================

>>>>>> Port might be blocked by layer constraints - min/max and freeze layer settings

>>>>>> Port might be blocked by check port access

>>>>>> No blocked ports found

>>>>>> Net blocked by layer constraints - min/max and freeze layer settings

>>>>>> No blocked nets found

============================================
==     Check for shielding violations     ==
============================================

>>>>>> The following Non-PG net has a shape with shape_use shield_route

>>> No non-PG net has a shape with shape_use shield_route.

>>>>>> The following PG net has shape with shape_use detail_route and shape length is too long.

>>> No PG net has shape with shape_use detail_route and shape length is too long.

>>>>>> The following nets with shield non-default rule has no internal data representation in Zroute.

>>> No nets with shield non-default rule has no internal data representation in Zroute.


>>> No valid P/G net specified in route.common.shielding_nets.

============================================
==     Check for via cut blockage violation   ==
============================================

>>>>>> The following via cut blockages are wrongly treated as real vias.

>>> No via cut blockage is wrongly treated as real via.

============================================
==     Check for custom via definition    ==
============================================

>>> No custom via definition has too many cuts

============================================
==          Check for via master          ==
============================================

>>> The total number of via master definition is 164

===============================================
==     Check non-default rule setting        ==
===============================================

>>> No NDR width is larger than signalRouteMaxWidth

>>> No NDR shield width is larger than signalRouteMaxWidth

======================================================
==     Check redundant duplicated PG shapes         ==
======================================================

>>> No redundant duplicated PG shapes overlap with each other.

===========================================================
==     Check library cell has non-routing layer pins     ==
===========================================================

>>> No cell has non-routing layer pins to be connected.

============================================
==     Check over promoted nets           ==
============================================

>>> No over promoted nets.

End of check_routability
rtapiOptAttrInterf: set attribute check_routability_called=1748160262 
# Global routing
route_global
Information: Forcing rerun of global router after global_route_opt due to app option route.global.force_rerun_after_global_route_opt being set. (ZRT-608)
Generating Timing information  
Information: Timer using 1 threads
Information: Corner cornerFF: no PVT mismatches. (PVT-032)
Information: Corner cornerSS: no PVT mismatches. (PVT-032)
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/route_opt.design'. (TIM-125)
Information: Design top has 1983 nets, 0 global routed, 9 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'top'. (NEX-022)
Information: Design Average RC for design top  (NEX-011)
Information: r = 0.990683 ohm/um, via_r = 1.815407 ohm/cut, c = 0.179831 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.870959 ohm/um, via_r = 1.815407 ohm/cut, c = 0.169863 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1981, routed nets = 9, across physical hierarchy nets = 0, parasitics cached nets = 1981, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
ML Acceleration:                           off
************************************************************
Design  Scenario scenarioSS (Mode mode1 Corner cornerSS)
Generating Timing information  ... Done
Information: The net parasitics of block top are cleared. (TIM-123)
[End of Generating Timing Information] Elapsed real time: 0:00:00 
[End of Generating Timing Information] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 7626 
Info: route.global.delay_based_route_rejection is 16.
Printing options for 'route.common.*'
common.via_on_grid_by_layer_name                        :	 {VIA1_C false} {VIA2_C true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.global.*'
global.force_rerun_after_global_route_opt               :	 true                
global.timing_driven                                    :	 true                

Begin global routing.
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M6
Error: The 'VIA1_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Error: The 'VIA2_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Found antenna rule mode 1, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9:  max ratio 5000, diode ratio {0.06 0 8000 50000} 
	layer AP: , diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA2:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA3:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA4:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA5:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA6:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA7:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA8:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer RV:  max ratio 200, diode ratio {0.06 0 83 400} 
Found antenna rule mode 2, diode mode 4:
	layer M1:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M2:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M3:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M4:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M5:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M6:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M7:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M8:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M9:  max ratio 5000 metal scale 1, diode ratio {0 1 0 0} 
	layer AP:  metal scale 1, diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA2:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA3:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA4:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA5:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA6:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA7:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA8:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer RV:  cut scale 1, diode ratio {0 0 1 0 0} 
Found antenna rule mode 4, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9: , diode ratio {0 0 1 0 0} 
	layer AP:  max ratio 2000, diode ratio {0.06 0 8000 30000} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1: , diode ratio {0 0 1 0 0} 
	layer VIA2: , diode ratio {0 0 1 0 0} 
	layer VIA3: , diode ratio {0 0 1 0 0} 
	layer VIA4: , diode ratio {0 0 1 0 0} 
	layer VIA5: , diode ratio {0 0 1 0 0} 
	layer VIA6: , diode ratio {0 0 1 0 0} 
	layer VIA7: , diode ratio {0 0 1 0 0} 
	layer VIA8: , diode ratio {0 0 1 0 0} 
	layer RV: , diode ratio {0 0 1 0 0} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.200 may be too small: wire/via-down 0.180, wire/via-up 0.225. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.350. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M9 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 3.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   25  Alloctr   25  Proc    0 
[End of Read DB] Total (MB): Used   32  Alloctr   33  Proc 7626 
Info: route.global.delay_based_route_rejection is 16.
Loading timing information to the router from design
Timing information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,165.20um,116.00um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.09um, min space = 0.09um pitch = 0.2um
layer M2, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M3, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M4, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M5, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M6, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M7, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M8, dir Ver, min width = 0.4um, min space = 0.4um pitch = 0.8um
layer M9, dir Hor, min width = 0.4um, min space = 0.4um pitch = 0.8um
layer AP, dir Ver, min width = 3um, min space = 2um pitch = 6.5um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   34  Alloctr   35  Proc 7626 
Net statistics:
Total number of nets     = 1983
Number of nets to route  = 1979
Number of nets with max-layer-mode hard = 9
7 nets are partially connected,
 of which 7 are detail routed and 0 are global routed.
4 nets are fully connected,
 of which 4 are detail routed and 0 are global routed.
9 nets have non-default rule CLK_NDR
	 9 non-user-specified nets, 9 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 1979, Total Half Perimeter Wire Length (HPWL) 43037 microns
HPWL   0 ~   50 microns: Net Count     1728	Total HPWL        19874 microns
HPWL  50 ~  100 microns: Net Count      162	Total HPWL        12084 microns
HPWL 100 ~  200 microns: Net Count       88	Total HPWL        10870 microns
HPWL 200 ~  300 microns: Net Count        1	Total HPWL          208 microns
HPWL 300 ~  400 microns: Net Count        0	Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build All Nets] Total (MB): Used   36  Alloctr   36  Proc 7626 
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 58 gCells
Average gCell capacity  3.44	 on layer (1)	 M1
Average gCell capacity  5.93	 on layer (2)	 M2
Average gCell capacity  6.85	 on layer (3)	 M3
Average gCell capacity  9.27	 on layer (4)	 M4
Average gCell capacity  9.98	 on layer (5)	 M5
Average gCell capacity  9.94	 on layer (6)	 M6
Average gCell capacity  9.98	 on layer (7)	 M7
Average gCell capacity  0.00	 on layer (8)	 M8
Average gCell capacity  0.00	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 AP
Average number of tracks per gCell 10.02	 on layer (1)	 M1
Average number of tracks per gCell 9.96	 on layer (2)	 M2
Average number of tracks per gCell 10.02	 on layer (3)	 M3
Average number of tracks per gCell 9.96	 on layer (4)	 M4
Average number of tracks per gCell 10.02	 on layer (5)	 M5
Average number of tracks per gCell 9.96	 on layer (6)	 M6
Average number of tracks per gCell 10.02	 on layer (7)	 M7
Average number of tracks per gCell 2.51	 on layer (8)	 M8
Average number of tracks per gCell 2.52	 on layer (9)	 M9
Average number of tracks per gCell 0.31	 on layer (10)	 AP
Number of gCells = 48140
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   36  Alloctr   37  Proc 7626 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   36  Alloctr   37  Proc 7626 
Number of user frozen nets = 0
Timing criticality report: total 123 (6.20)% critical nets.
   Number of criticality 1 nets = 115 (5.80)%
   Number of criticality 3 nets = 8 (0.40)%
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build Data] Total (MB): Used   37  Alloctr   37  Proc 7626 
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 58 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc   64 
[End of Blocked Pin Detection] Total (MB): Used  213  Alloctr  213  Proc 7690 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~1417.0000um (708 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 58 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Initial Routing] Total (MB): Used  214  Alloctr  215  Proc 7690 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =  1658 Max = 7 GRCs =   986 (10.24%)
Initial. H routing: Overflow =  1255 Max = 7 (GRCs =  1) GRCs =   639 (13.27%)
Initial. V routing: Overflow =   403 Max = 5 (GRCs =  4) GRCs =   347 (7.21%)
Initial. M1         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.02%)
Initial. M2         Overflow =   402 Max = 5 (GRCs =  4) GRCs =   346 (7.19%)
Initial. M3         Overflow =  1255 Max = 7 (GRCs =  1) GRCs =   638 (13.25%)
Initial. M4         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.02%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.9 0.02 0.00 0.02 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       50.3 6.09 6.15 6.67 2.24 7.02 4.57 3.43 3.30 0.00 6.40 0.04 2.14 1.58
M3       46.7 21.6 1.70 11.7 0.37 2.87 1.25 0.25 0.19 0.02 0.00 0.00 0.00 13.2
M4       32.2 24.7 4.30 19.0 3.16 8.10 3.37 3.10 1.02 0.19 0.69 0.00 0.00 0.02
M5       11.0 31.0 1.12 29.7 0.00 13.0 8.93 3.70 1.14 0.29 0.06 0.00 0.00 0.00
M6       86.4 13.5 0.00 0.02 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
AP       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    72.5 9.77 1.33 6.76 0.58 3.12 1.82 1.05 0.57 0.05 0.72 0.00 0.22 1.49


Initial. Total Wire Length = 44281.12
Initial. Layer M1 wire length = 5.83
Initial. Layer M2 wire length = 6264.47
Initial. Layer M3 wire length = 2978.32
Initial. Layer M4 wire length = 8253.05
Initial. Layer M5 wire length = 25461.47
Initial. Layer M6 wire length = 1317.98
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer AP wire length = 0.00
Initial. Total Number of Contacts = 22131
Initial. Via VIA12 count = 6850
Initial. Via VIA23 count = 5452
Initial. Via VIA34 count = 4958
Initial. Via VIA45 count = 4764
Initial. Via VIA56 count = 107
Initial. Via VIA67 count = 0
Initial. Via VIA78 count = 0
Initial. Via VIA89 count = 0
Initial. Via VIA910 count = 0
Initial. completed.

Start GR phase 1
Sun May 25 02:04:24 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 58 gCells
[rtAllParts] Elapsed real time: 0:00:01 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:01 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  214  Alloctr  215  Proc 7690 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =  1488 Max = 7 GRCs =  1202 (12.48%)
phase1. H routing: Overflow =  1042 Max = 5 (GRCs =  1) GRCs =   849 (17.64%)
phase1. V routing: Overflow =   446 Max = 7 (GRCs =  1) GRCs =   353 (7.33%)
phase1. M1         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.02%)
phase1. M2         Overflow =   446 Max = 7 (GRCs =  1) GRCs =   353 (7.33%)
phase1. M3         Overflow =  1041 Max = 5 (GRCs =  1) GRCs =   848 (17.62%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.2 0.64 0.04 0.04 0.00 0.02 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       46.6 4.86 4.59 6.15 2.70 8.18 5.75 4.92 4.63 0.00 7.54 0.23 1.91 1.87
M3       41.5 22.0 1.54 11.7 0.54 3.22 1.25 0.33 0.15 0.02 0.02 0.00 0.00 17.5
M4       29.2 25.8 4.51 19.8 3.66 8.77 3.28 3.01 0.81 0.42 0.60 0.00 0.00 0.00
M5       9.33 30.3 1.12 33.5 0.00 13.5 8.23 2.78 0.98 0.12 0.02 0.00 0.00 0.00
M6       79.7 19.8 0.00 0.48 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
AP       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    70.5 10.3 1.18 7.18 0.69 3.37 1.85 1.11 0.66 0.06 0.82 0.02 0.19 1.95


phase1. Total Wire Length = 49124.36
phase1. Layer M1 wire length = 46.26
phase1. Layer M2 wire length = 9239.59
phase1. Layer M3 wire length = 3078.52
phase1. Layer M4 wire length = 9304.18
phase1. Layer M5 wire length = 25453.09
phase1. Layer M6 wire length = 2002.72
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer AP wire length = 0.00
phase1. Total Number of Contacts = 22182
phase1. Via VIA12 count = 6912
phase1. Via VIA23 count = 5347
phase1. Via VIA34 count = 4955
phase1. Via VIA45 count = 4697
phase1. Via VIA56 count = 271
phase1. Via VIA67 count = 0
phase1. Via VIA78 count = 0
phase1. Via VIA89 count = 0
phase1. Via VIA910 count = 0
phase1. completed.

Start GR phase 2
Sun May 25 02:04:25 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 58 gCells
[rtAllParts] Elapsed real time: 0:00:02 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:02 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  214  Alloctr  215  Proc 7690 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =  1910 Max = 7 GRCs =  1365 (14.18%)
phase2. H routing: Overflow =  1388 Max = 4 (GRCs = 11) GRCs =   974 (20.23%)
phase2. V routing: Overflow =   522 Max = 7 (GRCs =  1) GRCs =   391 (8.12%)
phase2. M1         Overflow =     1 Max = 1 (GRCs =  2) GRCs =     2 (0.04%)
phase2. M2         Overflow =   522 Max = 7 (GRCs =  1) GRCs =   391 (8.12%)
phase2. M3         Overflow =  1387 Max = 4 (GRCs = 11) GRCs =   972 (20.19%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       98.9 0.75 0.06 0.10 0.00 0.10 0.00 0.00 0.00 0.00 0.02 0.00 0.00 0.00
M2       45.2 5.34 4.61 5.48 2.14 8.21 6.40 5.55 5.11 0.00 7.31 1.10 1.56 1.99
M3       38.3 20.6 1.72 12.5 0.62 3.49 1.60 0.60 0.15 0.02 0.02 0.00 0.00 20.1
M4       27.9 24.8 4.74 21.2 3.61 9.31 3.49 2.97 0.93 0.35 0.58 0.00 0.00 0.00
M5       8.12 30.9 1.12 34.4 0.00 13.9 8.02 2.60 0.66 0.12 0.00 0.00 0.00 0.00
M6       68.6 30.3 0.00 1.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
AP       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    68.7 11.2 1.23 7.48 0.64 3.51 1.95 1.17 0.69 0.05 0.79 0.11 0.16 2.22


phase2. Total Wire Length = 53527.42
phase2. Layer M1 wire length = 60.26
phase2. Layer M2 wire length = 11475.94
phase2. Layer M3 wire length = 3123.23
phase2. Layer M4 wire length = 9993.56
phase2. Layer M5 wire length = 25496.72
phase2. Layer M6 wire length = 3377.72
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer AP wire length = 0.00
phase2. Total Number of Contacts = 22320
phase2. Via VIA12 count = 6931
phase2. Via VIA23 count = 5346
phase2. Via VIA34 count = 4952
phase2. Via VIA45 count = 4694
phase2. Via VIA56 count = 397
phase2. Via VIA67 count = 0
phase2. Via VIA78 count = 0
phase2. Via VIA89 count = 0
phase2. Via VIA910 count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:05 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Whole Chip Routing] Stage (MB): Used  181  Alloctr  181  Proc   64 
[End of Whole Chip Routing] Total (MB): Used  214  Alloctr  215  Proc 7690 

Congestion utilization per direction:
Average vertical track utilization   = 19.25 %
Peak    vertical track utilization   = 81.82 %
Average horizontal track utilization = 15.06 %
Peak    horizontal track utilization = 60.00 %

[End of Global Routing] Elapsed real time: 0:00:05 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Global Routing] Stage (MB): Used  181  Alloctr  181  Proc   64 
[End of Global Routing] Total (MB): Used  214  Alloctr  215  Proc 7690 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -26  Alloctr  -27  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 7690 
rtapiOptAttrInterf: set attribute check_routability_called=1748160268 
# Track assignment and net routing
route_track

Start track assignment

Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M6
Error: The 'VIA1_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Error: The 'VIA2_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Found antenna rule mode 1, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9:  max ratio 5000, diode ratio {0.06 0 8000 50000} 
	layer AP: , diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA2:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA3:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA4:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA5:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA6:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA7:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA8:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer RV:  max ratio 200, diode ratio {0.06 0 83 400} 
Found antenna rule mode 2, diode mode 4:
	layer M1:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M2:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M3:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M4:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M5:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M6:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M7:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M8:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M9:  max ratio 5000 metal scale 1, diode ratio {0 1 0 0} 
	layer AP:  metal scale 1, diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA2:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA3:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA4:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA5:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA6:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA7:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA8:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer RV:  cut scale 1, diode ratio {0 0 1 0 0} 
Found antenna rule mode 4, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9: , diode ratio {0 0 1 0 0} 
	layer AP:  max ratio 2000, diode ratio {0.06 0 8000 30000} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1: , diode ratio {0 0 1 0 0} 
	layer VIA2: , diode ratio {0 0 1 0 0} 
	layer VIA3: , diode ratio {0 0 1 0 0} 
	layer VIA4: , diode ratio {0 0 1 0 0} 
	layer VIA5: , diode ratio {0 0 1 0 0} 
	layer VIA6: , diode ratio {0 0 1 0 0} 
	layer VIA7: , diode ratio {0 0 1 0 0} 
	layer VIA8: , diode ratio {0 0 1 0 0} 
	layer RV: , diode ratio {0 0 1 0 0} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.200 may be too small: wire/via-down 0.180, wire/via-up 0.225. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.350. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M9 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 3.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Printing options for 'route.common.*'
common.via_on_grid_by_layer_name                        :	 {VIA1_C false} {VIA2_C true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.track.*'
track.deterministic                                     :	 false               
track.timing_driven                                     :	 true                

Loading timing information to the router from design
Timing information loaded to the router.
Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned off for this design. (ZRT-613)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used   26  Alloctr   26  Proc    0 
[Track Assign: TA init] Total (MB): Used   29  Alloctr   29  Proc 7690 

Start initial assignment

Assign Horizontal partitions, iteration 0 
Routed partition 1/12       
Routed partition 2/12       
Routed partition 3/12       
Routed partition 4/12       
Routed partition 5/12       
Routed partition 6/12       
Routed partition 7/12       
Routed partition 8/12       
Routed partition 9/12       
Routed partition 10/12      
Routed partition 11/12      
Routed partition 12/12      

Assign Vertical partitions, iteration 0 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Number of wires with overlap after iteration 0 = 24511 of 32814


[Track Assign: Iteration 0] Elapsed real time: 0:00:01 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Iteration 0] Stage (MB): Used   26  Alloctr   26  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   29  Alloctr   30  Proc 7690 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1 
Routed partition 1/12       
Routed partition 2/12       
Routed partition 3/12       
Routed partition 4/12       
Routed partition 5/12       
Routed partition 6/12       
Routed partition 7/12       
Routed partition 8/12       
Routed partition 9/12       
Routed partition 10/12      
Routed partition 11/12      
Routed partition 12/12      

Assign Vertical partitions, iteration 1 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

[Track Assign: Iteration 1] Elapsed real time: 0:00:03 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Track Assign: Iteration 1] Stage (MB): Used   26  Alloctr   27  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   29  Alloctr   30  Proc 7690 

Number of wires with overlap after iteration 1 = 15496 of 21318


Wire length and via report:
---------------------------
Number of M1 wires: 2810 		 CONT1: 0
Number of M2 wires: 5722 		 VIA12: 7517
Number of M3 wires: 3647 		 VIA23: 7724
Number of M4 wires: 4493 		 VIA34: 6291
Number of M5 wires: 4287 		 VIA45: 6582
Number of M6 wires: 359 		 VIA56: 654
Number of M7 wires: 0 		 VIA67: 0
Number of M8 wires: 0 		 VIA78: 0
Number of M9 wires: 0 		 VIA89: 0
Number of AP wires: 0 		 VIA910: 0
Total number of wires: 21318 		 vias: 28768

Total M1 wire length: 743.6
Total M2 wire length: 8643.5
Total M3 wire length: 3102.1
Total M4 wire length: 10889.4
Total M5 wire length: 26801.4
Total M6 wire length: 3841.6
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total AP wire length: 0.0
Total wire length: 54021.6

Longest M1 wire length: 3.0
Longest M2 wire length: 64.6
Longest M3 wire length: 9.3
Longest M4 wire length: 74.2
Longest M5 wire length: 132.4
Longest M6 wire length: 79.6
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest AP wire length: 0.0

Updating the database ...

[Track Assign: Done] Elapsed real time: 0:00:03 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Track Assign: Done] Stage (MB): Used   -2  Alloctr   -2  Proc    0 
[Track Assign: Done] Total (MB): Used    0  Alloctr    0  Proc 7690 
# Detail routing and DRC fixing
route_detail 
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M6
Error: The 'VIA1_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Error: The 'VIA2_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Found antenna rule mode 1, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9:  max ratio 5000, diode ratio {0.06 0 8000 50000} 
	layer AP: , diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA2:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA3:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA4:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA5:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA6:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA7:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA8:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer RV:  max ratio 200, diode ratio {0.06 0 83 400} 
Found antenna rule mode 2, diode mode 4:
	layer M1:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M2:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M3:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M4:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M5:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M6:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M7:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M8:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M9:  max ratio 5000 metal scale 1, diode ratio {0 1 0 0} 
	layer AP:  metal scale 1, diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA2:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA3:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA4:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA5:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA6:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA7:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA8:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer RV:  cut scale 1, diode ratio {0 0 1 0 0} 
Found antenna rule mode 4, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9: , diode ratio {0 0 1 0 0} 
	layer AP:  max ratio 2000, diode ratio {0.06 0 8000 30000} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1: , diode ratio {0 0 1 0 0} 
	layer VIA2: , diode ratio {0 0 1 0 0} 
	layer VIA3: , diode ratio {0 0 1 0 0} 
	layer VIA4: , diode ratio {0 0 1 0 0} 
	layer VIA5: , diode ratio {0 0 1 0 0} 
	layer VIA6: , diode ratio {0 0 1 0 0} 
	layer VIA7: , diode ratio {0 0 1 0 0} 
	layer VIA8: , diode ratio {0 0 1 0 0} 
	layer RV: , diode ratio {0 0 1 0 0} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.200 may be too small: wire/via-down 0.180, wire/via-up 0.225. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.350. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M9 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 3.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin ANTENNAHPBWP/I has no valid via regions. (ZRT-044)
Loading timing information to the router from design
Timing information loaded to the router.
Printing options for 'route.common.*'
common.via_on_grid_by_layer_name                        :	 {VIA1_C false} {VIA2_C true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.detail.*'
detail.antenna_fixing_preference                        :	 use_diodes          
detail.diode_libcell_names                              :	 */ANTENNAHPBWP      
detail.insert_diodes_during_routing                     :	 true                
detail.timing_driven                                    :	 true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned off for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   36  Alloctr   36  Proc   27 
[Dr init] Total (MB): Used   39  Alloctr   39  Proc 7718 
Warning: No antenna diodes found, or could not link them. (ZRT-302)
Warning: Antenna diode insertion will be off. (ZRT-301)
Total number of nets = 1983, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 4
      Metal lay (M1)0; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M5)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M6)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M7)6; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M8)7; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M9)8; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (RV)9; maxRatio 200.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 83.000 400.000 0.000)
      Metal lay (AP)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
    Antenna mode 2; diode mode 4
      Metal lay (M1)0; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA1)1; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M2)1; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA2)2; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M3)2; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA3)3; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M4)3; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA4)4; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M5)4; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA5)5; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M6)5; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA6)6; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M7)6; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA7)7; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M8)7; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA8)8; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M9)8; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 1.000 0.000 0.000 0.000); protectedMetalScale 1.000
      Cut lay (RV)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000); protectedCutScale 1.000
      Metal lay (AP)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000); protectedMetalScale 1.000
    Antenna mode 4; diode mode 4
      Metal lay (M1)0; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA1)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA2)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA3)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA4)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M5)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA5)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M6)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA6)6; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M7)6; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA7)7; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M8)7; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA8)8; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M9)8; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (RV)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (AP)9; maxRatio 2000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 30000.000 0.000)
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net mode[1]. The pin mode[1] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net mode[0]. The pin mode[0] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[127]. The pin parallel_in[127] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[126]. The pin parallel_in[126] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[125]. The pin parallel_in[125] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[124]. The pin parallel_in[124] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[123]. The pin parallel_in[123] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[122]. The pin parallel_in[122] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[121]. The pin parallel_in[121] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[120]. The pin parallel_in[120] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[119]. The pin parallel_in[119] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[118]. The pin parallel_in[118] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[117]. The pin parallel_in[117] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[116]. The pin parallel_in[116] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[115]. The pin parallel_in[115] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[114]. The pin parallel_in[114] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[113]. The pin parallel_in[113] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[112]. The pin parallel_in[112] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[111]. The pin parallel_in[111] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[110]. The pin parallel_in[110] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[109]. The pin parallel_in[109] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[108]. The pin parallel_in[108] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[107]. The pin parallel_in[107] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[106]. The pin parallel_in[106] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[105]. The pin parallel_in[105] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[104]. The pin parallel_in[104] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[103]. The pin parallel_in[103] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[102]. The pin parallel_in[102] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[101]. The pin parallel_in[101] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[100]. The pin parallel_in[100] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[99]. The pin parallel_in[99] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[98]. The pin parallel_in[98] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[97]. The pin parallel_in[97] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[96]. The pin parallel_in[96] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[95]. The pin parallel_in[95] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[94]. The pin parallel_in[94] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[93]. The pin parallel_in[93] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[92]. The pin parallel_in[92] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[91]. The pin parallel_in[91] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[90]. The pin parallel_in[90] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[89]. The pin parallel_in[89] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[88]. The pin parallel_in[88] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[87]. The pin parallel_in[87] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[86]. The pin parallel_in[86] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[85]. The pin parallel_in[85] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[84]. The pin parallel_in[84] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[83]. The pin parallel_in[83] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[82]. The pin parallel_in[82] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[81]. The pin parallel_in[81] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[80]. The pin parallel_in[80] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[79]. The pin parallel_in[79] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[78]. The pin parallel_in[78] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[77]. The pin parallel_in[77] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[76]. The pin parallel_in[76] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[75]. The pin parallel_in[75] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[74]. The pin parallel_in[74] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[73]. The pin parallel_in[73] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[72]. The pin parallel_in[72] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[71]. The pin parallel_in[71] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[70]. The pin parallel_in[70] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[69]. The pin parallel_in[69] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[68]. The pin parallel_in[68] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[67]. The pin parallel_in[67] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[66]. The pin parallel_in[66] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[65]. The pin parallel_in[65] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[64]. The pin parallel_in[64] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[63]. The pin parallel_in[63] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[62]. The pin parallel_in[62] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[61]. The pin parallel_in[61] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[60]. The pin parallel_in[60] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[59]. The pin parallel_in[59] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[58]. The pin parallel_in[58] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[57]. The pin parallel_in[57] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[56]. The pin parallel_in[56] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[55]. The pin parallel_in[55] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[54]. The pin parallel_in[54] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[53]. The pin parallel_in[53] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[52]. The pin parallel_in[52] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[51]. The pin parallel_in[51] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[50]. The pin parallel_in[50] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[49]. The pin parallel_in[49] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[48]. The pin parallel_in[48] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[47]. The pin parallel_in[47] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[46]. The pin parallel_in[46] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[45]. The pin parallel_in[45] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[44]. The pin parallel_in[44] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[43]. The pin parallel_in[43] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[42]. The pin parallel_in[42] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[41]. The pin parallel_in[41] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[40]. The pin parallel_in[40] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[39]. The pin parallel_in[39] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[38]. The pin parallel_in[38] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[37]. The pin parallel_in[37] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[36]. The pin parallel_in[36] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[35]. The pin parallel_in[35] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[34]. The pin parallel_in[34] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[33]. The pin parallel_in[33] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[32]. The pin parallel_in[32] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[31]. The pin parallel_in[31] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[30]. The pin parallel_in[30] on cell top does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 135 nets as they don't have enough gate area info.
Start DR iteration 0: uniform partition
Routed	1/54 Partitions, Violations =	43
Routed	2/54 Partitions, Violations =	43
Routed	3/54 Partitions, Violations =	82
Routed	4/54 Partitions, Violations =	82
Routed	5/54 Partitions, Violations =	123
Routed	6/54 Partitions, Violations =	185
Routed	7/54 Partitions, Violations =	185
Routed	8/54 Partitions, Violations =	208
Routed	9/54 Partitions, Violations =	208
Routed	10/54 Partitions, Violations =	208
Routed	11/54 Partitions, Violations =	208
Routed	12/54 Partitions, Violations =	232
Routed	13/54 Partitions, Violations =	288
Routed	14/54 Partitions, Violations =	288
Routed	15/54 Partitions, Violations =	288
Routed	16/54 Partitions, Violations =	334
Routed	17/54 Partitions, Violations =	335
Routed	18/54 Partitions, Violations =	338
Routed	19/54 Partitions, Violations =	349
Routed	20/54 Partitions, Violations =	346
Routed	21/54 Partitions, Violations =	415
Routed	22/54 Partitions, Violations =	423
Routed	23/54 Partitions, Violations =	441
Routed	24/54 Partitions, Violations =	419
Routed	25/54 Partitions, Violations =	459
Routed	26/54 Partitions, Violations =	454
Routed	27/54 Partitions, Violations =	456
Routed	28/54 Partitions, Violations =	460
Routed	29/54 Partitions, Violations =	473
Routed	30/54 Partitions, Violations =	521
Routed	31/54 Partitions, Violations =	520
Routed	32/54 Partitions, Violations =	520
Routed	33/54 Partitions, Violations =	520
Routed	34/54 Partitions, Violations =	499
Routed	35/54 Partitions, Violations =	499
Routed	36/54 Partitions, Violations =	477
Routed	37/54 Partitions, Violations =	476
Routed	38/54 Partitions, Violations =	475
Routed	39/54 Partitions, Violations =	486
Routed	40/54 Partitions, Violations =	440
Routed	41/54 Partitions, Violations =	460
Routed	42/54 Partitions, Violations =	460
Routed	43/54 Partitions, Violations =	454
Routed	44/54 Partitions, Violations =	390
Routed	45/54 Partitions, Violations =	390
Routed	46/54 Partitions, Violations =	362
Routed	47/54 Partitions, Violations =	363
Routed	48/54 Partitions, Violations =	309
Routed	49/54 Partitions, Violations =	255
Routed	50/54 Partitions, Violations =	252
Routed	51/54 Partitions, Violations =	253
Routed	52/54 Partitions, Violations =	215
Routed	53/54 Partitions, Violations =	214
Routed	54/54 Partitions, Violations =	148

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	163
	@@@@ Total number of instance ports with antenna violations =	0

	Diff net spacing : 24
	Diff net var rule spacing : 15
	Diff net via-cut spacing : 1
	End of line spacing : 14
	Less than minimum area : 11
	Less than minimum edge length : 14
	Less than minimum width : 2
	Less than NDR width : 7
	Needs fat contact : 1
	Needs fat contact on extension : 4
	Off-grid : 37
	Same net spacing : 2
	Short : 17
	Soft spacing (shielding) : 14

[Iter 0] Elapsed real time: 0:00:57 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:57 total=0:00:58
[Iter 0] Stage (MB): Used   97  Alloctr   97  Proc   27 
[Iter 0] Total (MB): Used  100  Alloctr  101  Proc 7718 

End DR iteration 0 with 54 parts

Start DR iteration 1: non-uniform partition
Routed	1/45 Partitions, Violations =	163
Routed	2/45 Partitions, Violations =	159
Routed	3/45 Partitions, Violations =	146
Routed	4/45 Partitions, Violations =	146
Routed	5/45 Partitions, Violations =	140
Routed	6/45 Partitions, Violations =	129
Routed	7/45 Partitions, Violations =	128
Routed	8/45 Partitions, Violations =	128
Routed	9/45 Partitions, Violations =	125
Routed	10/45 Partitions, Violations =	125
Routed	11/45 Partitions, Violations =	123
Routed	12/45 Partitions, Violations =	123
Routed	13/45 Partitions, Violations =	121
Routed	14/45 Partitions, Violations =	119
Routed	15/45 Partitions, Violations =	115
Routed	16/45 Partitions, Violations =	115
Routed	17/45 Partitions, Violations =	122
Routed	18/45 Partitions, Violations =	110
Routed	19/45 Partitions, Violations =	112
Routed	20/45 Partitions, Violations =	108
Routed	21/45 Partitions, Violations =	106
Routed	22/45 Partitions, Violations =	106
Routed	23/45 Partitions, Violations =	106
Routed	24/45 Partitions, Violations =	104
Routed	25/45 Partitions, Violations =	103
Routed	26/45 Partitions, Violations =	100
Routed	27/45 Partitions, Violations =	100
Routed	28/45 Partitions, Violations =	100
Routed	29/45 Partitions, Violations =	99
Routed	30/45 Partitions, Violations =	95
Routed	31/45 Partitions, Violations =	95
Routed	32/45 Partitions, Violations =	100
Routed	33/45 Partitions, Violations =	94
Routed	34/45 Partitions, Violations =	89
Routed	35/45 Partitions, Violations =	89
Routed	36/45 Partitions, Violations =	91
Routed	37/45 Partitions, Violations =	91
Routed	38/45 Partitions, Violations =	85
Routed	39/45 Partitions, Violations =	82
Routed	40/45 Partitions, Violations =	80
Routed	41/45 Partitions, Violations =	76
Routed	42/45 Partitions, Violations =	76
Routed	43/45 Partitions, Violations =	68
Routed	44/45 Partitions, Violations =	64
Routed	45/45 Partitions, Violations =	63

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	63
	@@@@ Total number of instance ports with antenna violations =	0

	Diff net spacing : 13
	Diff net var rule spacing : 4
	Diff net via-cut spacing : 1
	End of line spacing : 4
	Less than minimum edge length : 13
	Less than NDR width : 7
	Off-grid : 14
	Same net spacing : 4
	Short : 1
	Soft spacing (shielding) : 2

[Iter 1] Elapsed real time: 0:01:01 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:01:01 total=0:01:02
[Iter 1] Stage (MB): Used   97  Alloctr   97  Proc   27 
[Iter 1] Total (MB): Used  100  Alloctr  101  Proc 7718 

End DR iteration 1 with 45 parts

Start DR iteration 2: non-uniform partition
Routed	1/18 Partitions, Violations =	57
Routed	2/18 Partitions, Violations =	57
Routed	3/18 Partitions, Violations =	57
Routed	4/18 Partitions, Violations =	55
Routed	5/18 Partitions, Violations =	51
Routed	6/18 Partitions, Violations =	49
Routed	7/18 Partitions, Violations =	47
Routed	8/18 Partitions, Violations =	42
Routed	9/18 Partitions, Violations =	42
Routed	10/18 Partitions, Violations =	47
Routed	11/18 Partitions, Violations =	47
Routed	12/18 Partitions, Violations =	39
Routed	13/18 Partitions, Violations =	35
Routed	14/18 Partitions, Violations =	28
Routed	15/18 Partitions, Violations =	28
Routed	16/18 Partitions, Violations =	21
Routed	17/18 Partitions, Violations =	19
Routed	18/18 Partitions, Violations =	22

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	22
	@@@@ Total number of instance ports with antenna violations =	0

	Diff net spacing : 7
	Diff net var rule spacing : 4
	Less than minimum edge length : 4
	Off-grid : 5
	Same net spacing : 2

[Iter 2] Elapsed real time: 0:01:03 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:01:03 total=0:01:04
[Iter 2] Stage (MB): Used   97  Alloctr   97  Proc   27 
[Iter 2] Total (MB): Used  100  Alloctr  101  Proc 7718 

End DR iteration 2 with 18 parts

Start DR iteration 3: non-uniform partition
Routed	1/9 Partitions, Violations =	21
Routed	2/9 Partitions, Violations =	19
Routed	3/9 Partitions, Violations =	23
Routed	4/9 Partitions, Violations =	23
Routed	5/9 Partitions, Violations =	24
Routed	6/9 Partitions, Violations =	24
Routed	7/9 Partitions, Violations =	24
Routed	8/9 Partitions, Violations =	16
Routed	9/9 Partitions, Violations =	12

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	12
	@@@@ Total number of instance ports with antenna violations =	0

	Diff net spacing : 2
	Diff net var rule spacing : 2
	End of line spacing : 1
	Less than minimum edge length : 1
	Off-grid : 6

[Iter 3] Elapsed real time: 0:01:05 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:01:05 total=0:01:06
[Iter 3] Stage (MB): Used   97  Alloctr   97  Proc   27 
[Iter 3] Total (MB): Used  100  Alloctr  101  Proc 7718 

End DR iteration 3 with 9 parts

Start DR iteration 4: non-uniform partition
Routed	1/5 Partitions, Violations =	11
Routed	2/5 Partitions, Violations =	10
Routed	3/5 Partitions, Violations =	10
Routed	4/5 Partitions, Violations =	13
Routed	5/5 Partitions, Violations =	15

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	15
	@@@@ Total number of instance ports with antenna violations =	0

	Diff net spacing : 3
	Diff net var rule spacing : 2
	Less than minimum edge length : 3
	Less than minimum width : 1
	Less than NDR width : 1
	Off-grid : 4
	Short : 1

[Iter 4] Elapsed real time: 0:01:06 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:01:06 total=0:01:07
[Iter 4] Stage (MB): Used   97  Alloctr   97  Proc   27 
[Iter 4] Total (MB): Used  100  Alloctr  101  Proc 7718 

End DR iteration 4 with 5 parts

Start DR iteration 5: non-uniform partition
Routed	1/4 Partitions, Violations =	14
Routed	2/4 Partitions, Violations =	17
Routed	3/4 Partitions, Violations =	12
Routed	4/4 Partitions, Violations =	10

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	10
	@@@@ Total number of instance ports with antenna violations =	0

	Diff net spacing : 4
	Diff net var rule spacing : 2
	Off-grid : 4

[Iter 5] Elapsed real time: 0:01:06 
[Iter 5] Elapsed cpu  time: sys=0:00:00 usr=0:01:06 total=0:01:07
[Iter 5] Stage (MB): Used   97  Alloctr   97  Proc   27 
[Iter 5] Total (MB): Used  100  Alloctr  101  Proc 7718 

End DR iteration 5 with 4 parts

Start DR iteration 6: non-uniform partition
Routed	1/3 Partitions, Violations =	9
Routed	2/3 Partitions, Violations =	9
Routed	3/3 Partitions, Violations =	9

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	9
	@@@@ Total number of instance ports with antenna violations =	0

	Diff net spacing : 2
	Diff net var rule spacing : 2
	Off-grid : 5

[Iter 6] Elapsed real time: 0:01:07 
[Iter 6] Elapsed cpu  time: sys=0:00:00 usr=0:01:07 total=0:01:08
[Iter 6] Stage (MB): Used   97  Alloctr   97  Proc   27 
[Iter 6] Total (MB): Used  100  Alloctr  101  Proc 7718 

End DR iteration 6 with 3 parts

Start DR iteration 7: non-uniform partition
Routed	1/3 Partitions, Violations =	10
Routed	2/3 Partitions, Violations =	10
Routed	3/3 Partitions, Violations =	10

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	10
	@@@@ Total number of instance ports with antenna violations =	0

	Diff net spacing : 2
	Diff net var rule spacing : 2
	Less than NDR width : 1
	Off-grid : 5

[Iter 7] Elapsed real time: 0:01:08 
[Iter 7] Elapsed cpu  time: sys=0:00:00 usr=0:01:08 total=0:01:09
[Iter 7] Stage (MB): Used   97  Alloctr   97  Proc   27 
[Iter 7] Total (MB): Used  100  Alloctr  101  Proc 7718 

End DR iteration 7 with 3 parts

Start DR iteration 8: non-uniform partition
Routed	1/3 Partitions, Violations =	13
Routed	2/3 Partitions, Violations =	18
Routed	3/3 Partitions, Violations =	20

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	20
	@@@@ Total number of instance ports with antenna violations =	0

	Diff net spacing : 2
	Diff net var rule spacing : 2
	Less than minimum edge length : 1
	Less than NDR width : 5
	Off-grid : 5
	Same net spacing : 2
	Short : 3

[Iter 8] Elapsed real time: 0:01:09 
[Iter 8] Elapsed cpu  time: sys=0:00:00 usr=0:01:09 total=0:01:10
[Iter 8] Stage (MB): Used   97  Alloctr   97  Proc   27 
[Iter 8] Total (MB): Used  100  Alloctr  101  Proc 7718 

End DR iteration 8 with 3 parts

Start DR iteration 9: non-uniform partition
Routed	1/3 Partitions, Violations =	15
Routed	2/3 Partitions, Violations =	15
Routed	3/3 Partitions, Violations =	9

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	9
	@@@@ Total number of instance ports with antenna violations =	0

	Diff net spacing : 2
	Diff net var rule spacing : 2
	Less than minimum edge length : 1
	Less than NDR width : 2
	Off-grid : 2

[Iter 9] Elapsed real time: 0:01:10 
[Iter 9] Elapsed cpu  time: sys=0:00:00 usr=0:01:10 total=0:01:11
[Iter 9] Stage (MB): Used   97  Alloctr   97  Proc   27 
[Iter 9] Total (MB): Used  100  Alloctr  101  Proc 7718 

End DR iteration 9 with 3 parts

Start DR iteration 10: non-uniform partition
Routed	1/3 Partitions, Violations =	9
Routed	2/3 Partitions, Violations =	6
Routed	3/3 Partitions, Violations =	8

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	8
	@@@@ Total number of instance ports with antenna violations =	0

	Diff net spacing : 2
	Diff net var rule spacing : 2
	Less than NDR width : 1
	Off-grid : 3

[Iter 10] Elapsed real time: 0:01:11 
[Iter 10] Elapsed cpu  time: sys=0:00:00 usr=0:01:11 total=0:01:12
[Iter 10] Stage (MB): Used   97  Alloctr   97  Proc   27 
[Iter 10] Total (MB): Used  100  Alloctr  101  Proc 7718 

End DR iteration 10 with 3 parts

Start DR iteration 11: non-uniform partition
Routed	1/3 Partitions, Violations =	8
Routed	2/3 Partitions, Violations =	7
Routed	3/3 Partitions, Violations =	8

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	8
	@@@@ Total number of instance ports with antenna violations =	0

	Diff net spacing : 1
	Diff net var rule spacing : 2
	Less than minimum edge length : 1
	Less than NDR width : 1
	Off-grid : 3

[Iter 11] Elapsed real time: 0:01:12 
[Iter 11] Elapsed cpu  time: sys=0:00:00 usr=0:01:12 total=0:01:12
[Iter 11] Stage (MB): Used   97  Alloctr   97  Proc   27 
[Iter 11] Total (MB): Used  100  Alloctr  101  Proc 7718 

End DR iteration 11 with 3 parts

Start DR iteration 12: non-uniform partition
Routed	1/3 Partitions, Violations =	9
Routed	2/3 Partitions, Violations =	9
Routed	3/3 Partitions, Violations =	6

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	6
	@@@@ Total number of instance ports with antenna violations =	0

	Diff net spacing : 2
	Diff net var rule spacing : 2
	Less than NDR width : 1
	Off-grid : 1

[Iter 12] Elapsed real time: 0:01:12 
[Iter 12] Elapsed cpu  time: sys=0:00:00 usr=0:01:12 total=0:01:13
[Iter 12] Stage (MB): Used   97  Alloctr   97  Proc   27 
[Iter 12] Total (MB): Used  100  Alloctr  101  Proc 7718 

End DR iteration 12 with 3 parts

Start DR iteration 13: non-uniform partition
Routed	1/3 Partitions, Violations =	5
Routed	2/3 Partitions, Violations =	5
Routed	3/3 Partitions, Violations =	5

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	5
	@@@@ Total number of instance ports with antenna violations =	0

	Diff net spacing : 2
	Diff net var rule spacing : 2
	Less than NDR width : 1

[Iter 13] Elapsed real time: 0:01:13 
[Iter 13] Elapsed cpu  time: sys=0:00:00 usr=0:01:13 total=0:01:14
[Iter 13] Stage (MB): Used   97  Alloctr   97  Proc   27 
[Iter 13] Total (MB): Used  100  Alloctr  101  Proc 7718 

End DR iteration 13 with 3 parts

Start DR iteration 14: non-uniform partition
Routed	1/2 Partitions, Violations =	2
Routed	2/2 Partitions, Violations =	2

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	2
	@@@@ Total number of instance ports with antenna violations =	0

	Diff net spacing : 1
	Less than NDR width : 1

[Iter 14] Elapsed real time: 0:01:14 
[Iter 14] Elapsed cpu  time: sys=0:00:01 usr=0:01:14 total=0:01:15
[Iter 14] Stage (MB): Used   97  Alloctr   97  Proc   27 
[Iter 14] Total (MB): Used  100  Alloctr  101  Proc 7718 

End DR iteration 14 with 2 parts

Start DR iteration 15: non-uniform partition
Routed	1/1 Partitions, Violations =	2

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	2
	@@@@ Total number of instance ports with antenna violations =	0

	Diff net spacing : 1
	Off-grid : 1

[Iter 15] Elapsed real time: 0:01:14 
[Iter 15] Elapsed cpu  time: sys=0:00:01 usr=0:01:14 total=0:01:16
[Iter 15] Stage (MB): Used   97  Alloctr   97  Proc   27 
[Iter 15] Total (MB): Used  100  Alloctr  101  Proc 7718 

End DR iteration 15 with 1 parts

Start DR iteration 16: non-uniform partition
Routed	1/1 Partitions, Violations =	1

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	1
	@@@@ Total number of instance ports with antenna violations =	0

	Diff net spacing : 1

[Iter 16] Elapsed real time: 0:01:14 
[Iter 16] Elapsed cpu  time: sys=0:00:01 usr=0:01:14 total=0:01:16
[Iter 16] Stage (MB): Used   97  Alloctr   97  Proc   27 
[Iter 16] Total (MB): Used  100  Alloctr  101  Proc 7718 

End DR iteration 16 with 1 parts

Start DR iteration 17: non-uniform partition
Routed	1/1 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0
	@@@@ Total number of instance ports with antenna violations =	0


[Iter 17] Elapsed real time: 0:01:15 
[Iter 17] Elapsed cpu  time: sys=0:00:01 usr=0:01:15 total=0:01:16
[Iter 17] Stage (MB): Used   97  Alloctr   97  Proc   27 
[Iter 17] Total (MB): Used  100  Alloctr  101  Proc 7718 

End DR iteration 17 with 1 parts

	@@@@ Total nets not meeting constraints =	0

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:01:15 
[DR] Elapsed cpu  time: sys=0:00:01 usr=0:01:15 total=0:01:16
[DR] Stage (MB): Used   25  Alloctr   25  Proc   27 
[DR] Total (MB): Used   28  Alloctr   29  Proc 7718 
[DR: Done] Elapsed real time: 0:01:15 
[DR: Done] Elapsed cpu  time: sys=0:00:01 usr=0:01:15 total=0:01:16
[DR: Done] Stage (MB): Used   25  Alloctr   25  Proc   27 
[DR: Done] Total (MB): Used   28  Alloctr   29  Proc 7718 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations and 0 instance ports antenna violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0



Total Wire Length =                    60456 micron
Total Number of Contacts =             24567
Total Number of Wires =                25643
Total Number of PtConns =              7246
Total Number of Routed Wires =       24384
Total Routed Wire Length =           55744 micron
Total Number of Routed Contacts =       24176
	Layer                M1 :         88 micron
	Layer                M2 :      10375 micron
	Layer                M3 :       4016 micron
	Layer                M4 :      12734 micron
	Layer                M5 :      24806 micron
	Layer                M6 :       3725 micron
	Layer                M7 :          0 micron
	Layer                M8 :          0 micron
	Layer                M9 :          0 micron
	Layer                AP :          0 micron
	Via               VIA56 :        614
	Via               VIA45 :       4387
	Via        FATVIA45_2x1 :          0
	Via               VIA34 :       5043
	Via          VIA34(rot) :         15
	Via   FATVIA34(rot)_1x2 :          1
	Via        FATVIA34_1x2 :          0
	Via        FATVIA34_2x2 :          0
	Via   FATVIA34_2x2(rot) :          0
	Via        FATVIA34_4x1 :          0
	Via   FATVIA34(rot)_1x4 :          0
	Via   FATVIA34(rot)_4x1 :          0
	Via        FATVIA34_1x4 :          0
	Via               VIA23 :       6450
	Via          VIA23(rot) :         19
	Via               VIA12 :       6973
	Via          VIA12(rot) :        662
	Via   FATVIA12(rot)_1x2 :         11
	Via        FATVIA12_1x2 :          1
	Via   FATVIA12_2x2(rot) :          0

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.66% (161 / 24567 vias)
 
    Layer VIA1       =  0.18% (14     / 7649    vias)
        Weight 1     =  0.18% (14      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.82% (7635    vias)
    Layer VIA2       =  0.00% (0      / 6471    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6471    vias)
    Layer VIA3       =  2.58% (136    / 5278    vias)
        Weight 1     =  2.58% (136     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 97.42% (5142    vias)
    Layer VIA4       =  0.24% (11     / 4555    vias)
        Weight 1     =  0.24% (11      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.76% (4544    vias)
    Layer VIA5       =  0.00% (0      / 614     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (614     vias)
 
  Total double via conversion rate    =  0.66% (161 / 24567 vias)
 
    Layer VIA1       =  0.18% (14     / 7649    vias)
    Layer VIA2       =  0.00% (0      / 6471    vias)
    Layer VIA3       =  2.58% (136    / 5278    vias)
    Layer VIA4       =  0.24% (11     / 4555    vias)
    Layer VIA5       =  0.00% (0      / 614     vias)
 
  The optimized via conversion rate based on total routed via count =  0.66% (161 / 24567 vias)
 
    Layer VIA1       =  0.18% (14     / 7649    vias)
        Weight 1     =  0.18% (14      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.82% (7635    vias)
    Layer VIA2       =  0.00% (0      / 6471    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6471    vias)
    Layer VIA3       =  2.58% (136    / 5278    vias)
        Weight 1     =  2.58% (136     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 97.42% (5142    vias)
    Layer VIA4       =  0.24% (11     / 4555    vias)
        Weight 1     =  0.24% (11      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.76% (4544    vias)
    Layer VIA5       =  0.00% (0      / 614     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (614     vias)
 

Total number of nets = 1983
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = 0
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
# ---- route_auto command will run above 3 steps
# Logic optimization: This optimization improves the timing, area, and power QoR and fixes logical DRC violations and performs legalization and ECO routing
compute_clock_latency
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/route_opt.design'. (TIM-125)
Information: Design top has 1983 nets, 0 global routed, 1981 detail routed. (NEX-024)
Information: Freeing timing information from routing. (ZRT-574)
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/route_opt.design'. (TIM-125)
Information: The RC mode used is DR for design 'top'. (NEX-022)
---extraction options---
Corner: cornerSS
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Corner: cornerFF
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.enable_coupling_cap    : false
Extracting design: top 
NEX: virtual shield is applied in extraction.
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 1981 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1981, routed nets = 9, across physical hierarchy nets = 0, parasitics cached nets = 9, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Mode:mode1            Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
SYS_CLK      Yes     0.2033  0.2033  0.2033  0.2033   cornerFF
SYS_CLK      Yes     0.3974  0.3974  0.3974  0.3974   cornerSS

Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/route_opt.design'. (TIM-125)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1981, routed nets = 1981, across physical hierarchy nets = 0, parasitics cached nets = 1981, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario scenarioFF pathgroup **clock_gating_default**
Target path group: scenario scenarioSS pathgroup **clock_gating_default**
Information: CCD will use corner cornerSS for honoring max prepone/postpone limits
CCD-Info: Adjusting IO clock latencies to improve timing (ccd.adjust_io_clock_latency = true)
@ CG solver holdWeight = 0.100000
@ CG solver setupWeight = 1.000000
@ CG solver delayCostWeight = 5.000000
@ CG solver zeroDirWeight = 5.000000
@ CG solver wnsWeight = 10.000000
INFO: Clock latencies not changed

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
1
# Routing optimization
route_opt
Information: Starting 'route_opt' (FLW-8000)
Information: Time: 2025-05-25 02:05:49 / Session: 0.03 hr / Command: 0.00 hr / Memory: 741 MB (FLW-8100)
INFO: route_opt is running in balanced flow mode
Warning: SI analysis is not enabled for post-route optimization. (ROPT-002)
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Route-opt command begin                   CPU:    97 s (  0.03 hr )  ELAPSE:   101 s (  0.03 hr )  MEM-PEAK:   740 MB
Warning: SI analysis is not enabled for post-route optimization. (ROPT-002)
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: Concurrent Legalization and Optimization (CLO) Reverted
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
Info: update em.

Route-opt timing update complete          CPU:    97 s (  0.03 hr )  ELAPSE:   101 s (  0.03 hr )  MEM-PEAK:   740 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario scenarioFF.
Warning: Mapping to scan cell 'GSDFCNQD1HPBWP' in library is not possible because cell has 'dont_use' attribute. (SQM-1067)
Information: Doing activity propagation for mode 'mode1' and corner 'cornerFF' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario scenarioFF (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
Information: Propagated activity on scenario scenarioSS identical to that on scenarioFF (POW-006)
INFO: Switching Activity propagation took     0.00001 sec
INFO: Propagating Switching Activity for all power flows 

Route-opt initial QoR
_____________________
Scenario Mapping Table
1: scenarioFF
2: scenarioSS

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: SYS_CLK

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1        -          -      -   0.0000     0.0000      0
    1   2        -          -      -   0.0000     0.0000      0
    1   3        -          -      -   0.0000     0.0000      0
    1   4        -          -      -   0.0000     0.0000      0
    1   5        -          -      -   0.0000     0.0000      0
    1   6        -          -      -   0.0000     0.0000      0
    1   7        -          -      -   0.0000     0.0000      0
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -   0.0000     0.0000      0        2     0.0438        2 174649.828
    2   *   0.0000     0.0000   0.0000      0        -          -      -        2     0.0335        4   1938.996
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        2     0.0438        6 174649.828      7218.00       1698
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Route-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        2        6 174649.828      7218.00       1698
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Route-opt initialization complete         CPU:   104 s (  0.03 hr )  ELAPSE:   108 s (  0.03 hr )  MEM-PEAK:   740 MB
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 743 total shapes.
Layer M2: cached 0 shapes out of 13383 total shapes.
Cached 2400 vias out of 27171 total vias.
Total 0.1892 seconds to build cellmap data
INFO: creating 20(r) x 28(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0x98215c38): 560
INFO: creating 20(r) x 28(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0x98215c38): 560
Total 0.0468 seconds to load 2394 cell instances into cellmap
Moveable cells: 1690; Application fixed cells: 8; Macro cells: 0; User fixed cells: 696
1972 out of 1972 data nets are detail routed, 9 out of 9 clock nets are detail routed and total 1981 nets have been analyzed
Estimated current stage is after clock and data detail route stage
Average cell width 2.1254, cell height 2.0000, cell area 4.2509 for total 1698 placed and application fixed cells
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO


Route-opt optimization Phase 2 Iter  1          0.00        0.00      0.00        49       7218.00   174649.83        1698              0.03       740

Route-opt optimization Phase 3 Iter  1          0.00        0.00      0.00        49       7218.00   174649.83        1698              0.03       740
INFO: New Levelizer turned on

INFO: New Levelizer turned on
Route-opt optimization Phase 4 Iter  1          0.00        0.00      0.00        49       7226.40   173322.20        1698              0.03       740
Route-opt optimization Phase 4 Iter  2          0.00        0.00      0.00        28       7229.60   173704.05        1698              0.03       740
Route-opt optimization Phase 4 Iter  3          0.00        0.00      0.00        28       7229.60   173704.05        1698              0.03       740
Route-opt optimization Phase 4 Iter  4          0.00        0.00      0.00        28       7229.60   173704.05        1698              0.03       740
Route-opt optimization Phase 4 Iter  5          0.00        0.00      0.00        28       7229.60   173704.05        1698              0.03       740


Route-opt optimization Phase 6 Iter  1          0.00        0.00      0.00        28       7229.60   173704.05        1698              0.03       740
Route-opt optimization Phase 6 Iter  2          0.00        0.00      0.00        28       7229.60   173704.05        1698              0.03       740
Route-opt optimization Phase 6 Iter  3          0.00        0.00      0.00        28       7229.60   173704.05        1698              0.03       740
Route-opt optimization Phase 6 Iter  4          0.00        0.00      0.00        28       7229.60   173704.05        1698              0.03       740
Route-opt optimization Phase 6 Iter  5          0.00        0.00      0.00        28       7229.60   173704.05        1698              0.03       740
Route-opt optimization Phase 6 Iter  6          0.00        0.00      0.00        28       7229.60   173704.05        1698              0.03       740
Route-opt optimization Phase 6 Iter  7          0.00        0.00      0.00        28       7229.60   173704.05        1698              0.03       740

Route-opt optimization Phase 7 Iter  1          0.00        0.00      0.00        28       7229.60   173704.05        1698              0.03       740
Route-opt optimization Phase 7 Iter  2          0.00        0.00      0.00        28       7229.60   173704.05        1698              0.03       740

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Route-opt optimization Phase 8 Iter  1          0.00        0.00      0.00        28       7229.60   173704.05        1698              0.03       740
INFO: cellmap features:  adv-rules=(N), pdc=(Y), clock-rules=(Y)

Route-opt optimization Phase 9 Iter  1          0.00        0.00      0.00        28       7229.60   173704.05        1698              0.03       740
Route-opt optimization Phase 9 Iter  2          0.00        0.00      0.00        28       7229.60   173704.05        1698              0.03       740
Route-opt optimization Phase 9 Iter  3          0.00        0.00      0.00        28       7229.60   173704.05        1698              0.03       740
Route-opt optimization Phase 9 Iter  4          0.00        0.00      0.00        28       7229.60   173704.05        1698              0.03       740


Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Route-opt optimization Phase 11 Iter  1         0.00        0.00      0.00        21       7229.60   173704.05        1698              0.03       740
INFO: cellmap features:  adv-rules=(N), pdc=(Y), clock-rules=(Y)

Route-opt optimization Phase 12 Iter  1         0.00        0.00      0.00        21       7229.60   173704.05        1698              0.03       740
INFO: New Levelizer turned on
Route-opt optimization Phase 12 Iter  2         0.00        0.00      0.00        21       7233.60   173510.62        1698              0.03       740
INFO: New Levelizer turned on

Route-opt optimization Phase 13 Iter  1         0.00        0.00      0.00        21       7223.20   169349.52        1698              0.03       740

Route-opt optimization Phase 14 Iter  1         0.00        0.00      0.00        21       7191.60   168267.38        1678              0.03       740
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Route-opt optimization Phase 14 Iter  2         0.00        0.00      0.00        21       7191.60   168267.38        1678              0.03       740
Warning: Design includes unreasonable large hold violation(s). (OPT-209)

Error: The 'VIA1_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Error: The 'VIA2_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)

Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Route-opt route preserve complete         CPU:   109 s (  0.03 hr )  ELAPSE:   113 s (  0.03 hr )  MEM-PEAK:   740 MB

INFO: Sending timing info to router
Generating Timing information  
Design  Scenario scenarioSS (Mode mode1 Corner cornerSS)
Generating Timing information  ... Done
Information: The net parasitics of block top are cleared. (TIM-123)
[End of Generating Timing Information] Elapsed real time: 0:00:00 
[End of Generating Timing Information] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 767 total shapes.
Layer M2: cached 0 shapes out of 13403 total shapes.
Cached 2400 vias out of 27251 total vias.

Legalizing Top Level Design top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0600 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 71 ref cells (12 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     13939.2         2374        Yes DEFAULT_VA

Warning: max_legality_failures=5000 ignored.
	To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
	To use it, set limit_legality_checks to true.
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   2374
number of references:                71
number of site rows:                 48
number of locations attempted:    24342
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        1670 (17851 total sites)
avg row height over cells:        2.000 um
rms cell displacement:            0.027 um ( 0.01 row height)
rms weighted cell displacement:   0.027 um ( 0.01 row height)
max cell displacement:            0.400 um ( 0.20 row height)
avg cell displacement:            0.003 um ( 0.00 row height)
avg weighted cell displacement:   0.003 um ( 0.00 row height)
number of cells moved:               31
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: ctmi_5126 (OAI22D0HPBWP)
  Input location: (121.8,96)
  Legal location: (122.2,96)
  Displacement:   0.400 um ( 0.20 row height)
Cell: ctmi_4894 (IOA22D0HPBWP)
  Input location: (80,52)
  Legal location: (79.8,52)
  Displacement:   0.200 um ( 0.10 row height)
Cell: ctmi_5184 (IOA22D0HPBWP)
  Input location: (60.2,50)
  Legal location: (60.4,50)
  Displacement:   0.200 um ( 0.10 row height)
Cell: ctmi_4905 (IOA22D0HPBWP)
  Input location: (96,56)
  Legal location: (96.2,56)
  Displacement:   0.200 um ( 0.10 row height)
Cell: ctmi_4928 (IOA22D0HPBWP)
  Input location: (118.4,44)
  Legal location: (118.2,44)
  Displacement:   0.200 um ( 0.10 row height)
Cell: ctmi_4562 (CKND2D0HPBWP)
  Input location: (61.8,48)
  Legal location: (62,48)
  Displacement:   0.200 um ( 0.10 row height)
Cell: ctmi_5055 (IOA22D0HPBWP)
  Input location: (74.2,30)
  Legal location: (74,30)
  Displacement:   0.200 um ( 0.10 row height)
Cell: ctmi_4686 (CKND2D0HPBWP)
  Input location: (103.4,92)
  Legal location: (103.6,92)
  Displacement:   0.200 um ( 0.10 row height)
Cell: phfnr_buf_718 (CKND0HPBWP)
  Input location: (101.6,92)
  Legal location: (101.8,92)
  Displacement:   0.200 um ( 0.10 row height)
Cell: ctmi_5358 (IOA22D0HPBWP)
  Input location: (146.8,74)
  Legal location: (146.6,74)
  Displacement:   0.200 um ( 0.10 row height)

Legalization succeeded.
Total Legalizer CPU: 0.533
Total Legalizer Wall Time: 0.535
----------------------------------------------------------------

Route-opt legalization complete           CPU:   110 s (  0.03 hr )  ELAPSE:   114 s (  0.03 hr )  MEM-PEAK:   740 MB
INFO: Router Max Iterations set to : 5 
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M6
Error: The 'VIA1_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Error: The 'VIA2_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Found antenna rule mode 1, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9:  max ratio 5000, diode ratio {0.06 0 8000 50000} 
	layer AP: , diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA2:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA3:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA4:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA5:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA6:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA7:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA8:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer RV:  max ratio 200, diode ratio {0.06 0 83 400} 
Found antenna rule mode 2, diode mode 4:
	layer M1:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M2:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M3:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M4:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M5:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M6:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M7:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M8:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M9:  max ratio 5000 metal scale 1, diode ratio {0 1 0 0} 
	layer AP:  metal scale 1, diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA2:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA3:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA4:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA5:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA6:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA7:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA8:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer RV:  cut scale 1, diode ratio {0 0 1 0 0} 
Found antenna rule mode 4, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9: , diode ratio {0 0 1 0 0} 
	layer AP:  max ratio 2000, diode ratio {0.06 0 8000 30000} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1: , diode ratio {0 0 1 0 0} 
	layer VIA2: , diode ratio {0 0 1 0 0} 
	layer VIA3: , diode ratio {0 0 1 0 0} 
	layer VIA4: , diode ratio {0 0 1 0 0} 
	layer VIA5: , diode ratio {0 0 1 0 0} 
	layer VIA6: , diode ratio {0 0 1 0 0} 
	layer VIA7: , diode ratio {0 0 1 0 0} 
	layer VIA8: , diode ratio {0 0 1 0 0} 
	layer RV: , diode ratio {0 0 1 0 0} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.200 may be too small: wire/via-down 0.180, wire/via-up 0.225. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.350. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M9 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 3.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin ANTENNAHPBWP/I has no valid via regions. (ZRT-044)
[ECO: DbIn With Extraction] Elapsed real time: 0:00:00 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: DbIn With Extraction] Stage (MB): Used   21  Alloctr   21  Proc    0 
[ECO: DbIn With Extraction] Total (MB): Used   25  Alloctr   25  Proc 7718 
[ECO: Before Refresh Via Ladder Phase] Elapsed real time: 0:00:00 
[ECO: Before Refresh Via Ladder Phase] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Before Refresh Via Ladder Phase] Stage (MB): Used   21  Alloctr   21  Proc    0 
[ECO: Before Refresh Via Ladder Phase] Total (MB): Used   25  Alloctr   25  Proc 7718 

    Found 0 via ladders to verify.

VIA LADDER INFO: found 0 via ladder DRCs across 0 nets.
Updating the database ...

    Via ladders will be inserted on 0 of 0 ports with via ladder constraints.

Updating the database ...
[ECO: After Refresh Via Ladder Phase] Elapsed real time: 0:00:00 
[ECO: After Refresh Via Ladder Phase] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: After Refresh Via Ladder Phase] Stage (MB): Used   24  Alloctr   24  Proc    0 
[ECO: After Refresh Via Ladder Phase] Total (MB): Used   27  Alloctr   27  Proc 7718 
[ECO: Analysis] Elapsed real time: 0:00:00 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Analysis] Stage (MB): Used   24  Alloctr   24  Proc    0 
[ECO: Analysis] Total (MB): Used   27  Alloctr   27  Proc 7718 
Num of eco nets = 1963
Num of open eco nets = 320
[ECO: Init] Elapsed real time: 0:00:00 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Init] Stage (MB): Used   24  Alloctr   24  Proc    0 
[ECO: Init] Total (MB): Used   27  Alloctr   28  Proc 7718 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   31  Alloctr   32  Proc 7718 
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   
common.via_on_grid_by_layer_name                        :	 {VIA1_C false} {VIA2_C true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.global.*'
global.force_rerun_after_global_route_opt               :	 true                
global.timing_driven                                    :	 true                

Begin global routing.
Loading timing information to the router from design
Timing information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,165.20um,116.00um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.09um, min space = 0.09um pitch = 0.2um
layer M2, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M3, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M4, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M5, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M6, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M7, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M8, dir Ver, min width = 0.4um, min space = 0.4um pitch = 0.8um
layer M9, dir Hor, min width = 0.4um, min space = 0.4um pitch = 0.8um
layer AP, dir Ver, min width = 3um, min space = 2um pitch = 6.5um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   37  Alloctr   38  Proc 7718 
Net statistics:
Total number of nets     = 1963
Number of nets to route  = 320
Number of nets with max-layer-mode hard = 9
320 nets are partially connected,
 of which 320 are detail routed and 4 are global routed.
1643 nets are fully connected,
 of which 1636 are detail routed and 0 are global routed.
9 nets have non-default rule CLK_NDR
	 9 non-user-specified nets, 9 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 320, Total Half Perimeter Wire Length (HPWL) 6806 microns
HPWL   0 ~   50 microns: Net Count      287	Total HPWL         3415 microns
HPWL  50 ~  100 microns: Net Count       17	Total HPWL         1344 microns
HPWL 100 ~  200 microns: Net Count       16	Total HPWL         2047 microns
HPWL 200 ~  300 microns: Net Count        0	Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0	Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build All Nets] Total (MB): Used   38  Alloctr   39  Proc 7718 
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 58 gCells
Average gCell capacity  3.45	 on layer (1)	 M1
Average gCell capacity  5.99	 on layer (2)	 M2
Average gCell capacity  6.81	 on layer (3)	 M3
Average gCell capacity  9.17	 on layer (4)	 M4
Average gCell capacity  9.98	 on layer (5)	 M5
Average gCell capacity  9.94	 on layer (6)	 M6
Average gCell capacity  9.98	 on layer (7)	 M7
Average gCell capacity  0.00	 on layer (8)	 M8
Average gCell capacity  0.00	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 AP
Average number of tracks per gCell 10.02	 on layer (1)	 M1
Average number of tracks per gCell 9.96	 on layer (2)	 M2
Average number of tracks per gCell 10.02	 on layer (3)	 M3
Average number of tracks per gCell 9.96	 on layer (4)	 M4
Average number of tracks per gCell 10.02	 on layer (5)	 M5
Average number of tracks per gCell 9.96	 on layer (6)	 M6
Average number of tracks per gCell 10.02	 on layer (7)	 M7
Average number of tracks per gCell 2.51	 on layer (8)	 M8
Average number of tracks per gCell 2.52	 on layer (9)	 M9
Average number of tracks per gCell 0.31	 on layer (10)	 AP
Number of gCells = 48140
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   39  Alloctr   40  Proc 7718 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   39  Alloctr   40  Proc 7718 
Number of user frozen nets = 0
Timing criticality report: total 5 (0.25)% critical nets.
   Number of criticality 3 nets = 5 (0.25)%
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Data] Total (MB): Used   39  Alloctr   40  Proc 7718 
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 58 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc  128 
[End of Blocked Pin Detection] Total (MB): Used  215  Alloctr  216  Proc 7846 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~1417.0000um (708 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 58 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  215  Alloctr  216  Proc 7846 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =    10 Max =  6 GRCs =     3 (0.03%)
Initial. H routing: Dmd-Cap  =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =    10 Max =  6 (GRCs =  1) GRCs =     3 (0.06%)
Initial. Both Dirs: Overflow =  1352 Max = 15 GRCs =   669 (6.95%)
Initial. H routing: Overflow =    26 Max =  2 (GRCs =  6) GRCs =    20 (0.42%)
Initial. V routing: Overflow =  1326 Max = 15 (GRCs =  1) GRCs =   649 (13.48%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =  1289 Max = 15 (GRCs =  1) GRCs =   618 (12.84%)
Initial. M3         Overflow =    25 Max =  2 (GRCs =  6) GRCs =    19 (0.39%)
Initial. M4         Overflow =    37 Max =  2 (GRCs =  6) GRCs =    31 (0.64%)
Initial. M5         Overflow =     1 Max =  1 (GRCs =  1) GRCs =     1 (0.02%)
Initial. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. AP         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.4 0.39 0.02 0.04 0.00 0.04 0.00 0.00 0.00 0.00 0.04 0.00 0.00 0.00
M2       45.9 4.01 4.22 5.21 1.66 5.57 5.57 4.28 3.43 0.00 7.33 0.48 4.18 8.08
M3       60.9 23.6 1.43 10.3 0.52 2.01 0.58 0.17 0.00 0.00 0.04 0.00 0.00 0.39
M4       29.6 28.2 4.76 16.2 2.29 7.37 4.18 2.68 1.93 0.87 1.20 0.19 0.06 0.39
M5       9.91 33.8 1.12 32.2 0.00 11.3 6.81 3.10 1.31 0.37 0.04 0.02 0.00 0.00
M6       68.4 29.4 0.00 2.01 0.00 0.12 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
AP       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    66.4 14.0 1.35 7.75 0.52 3.10 2.01 1.20 0.78 0.15 1.02 0.08 0.50 1.04


Initial. Total Wire Length = 68.32
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 26.36
Initial. Layer M3 wire length = 11.98
Initial. Layer M4 wire length = 15.29
Initial. Layer M5 wire length = 14.69
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer AP wire length = 0.00
Initial. Total Number of Contacts = 176
Initial. Via VIA12 count = 67
Initial. Via VIA23 count = 64
Initial. Via VIA34 count = 22
Initial. Via VIA45 count = 22
Initial. Via VIA56 count = 1
Initial. Via VIA67 count = 0
Initial. Via VIA78 count = 0
Initial. Via VIA89 count = 0
Initial. Via VIA910 count = 0
Initial. completed.

Start GR phase 1
Sun May 25 02:06:03 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 58 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  215  Alloctr  216  Proc 7846 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =    10 Max =  6 GRCs =     3 (0.03%)
phase1. H routing: Dmd-Cap  =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =    10 Max =  6 (GRCs =  1) GRCs =     3 (0.06%)
phase1. Both Dirs: Overflow =  1352 Max = 15 GRCs =   670 (6.96%)
phase1. H routing: Overflow =    26 Max =  2 (GRCs =  5) GRCs =    21 (0.44%)
phase1. V routing: Overflow =  1326 Max = 15 (GRCs =  1) GRCs =   649 (13.48%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =  1289 Max = 15 (GRCs =  1) GRCs =   618 (12.84%)
phase1. M3         Overflow =    25 Max =  2 (GRCs =  5) GRCs =    20 (0.42%)
phase1. M4         Overflow =    37 Max =  2 (GRCs =  6) GRCs =    31 (0.64%)
phase1. M5         Overflow =     1 Max =  1 (GRCs =  1) GRCs =     1 (0.02%)
phase1. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. AP         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.4 0.39 0.02 0.04 0.00 0.04 0.00 0.00 0.00 0.00 0.04 0.00 0.00 0.00
M2       45.9 4.01 4.22 5.21 1.64 5.57 5.59 4.28 3.43 0.00 7.33 0.48 4.18 8.08
M3       60.8 23.6 1.43 10.3 0.52 2.01 0.58 0.17 0.00 0.00 0.04 0.00 0.00 0.42
M4       29.6 28.2 4.76 16.2 2.29 7.37 4.20 2.66 1.93 0.87 1.20 0.19 0.06 0.39
M5       9.91 33.8 1.12 32.2 0.00 11.3 6.81 3.10 1.31 0.37 0.04 0.02 0.00 0.00
M6       68.4 29.4 0.00 2.01 0.00 0.12 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
AP       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    66.5 13.9 1.35 7.73 0.52 3.09 2.01 1.19 0.78 0.15 1.01 0.08 0.50 1.04


phase1. Total Wire Length = 68.32
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 28.65
phase1. Layer M3 wire length = 11.98
phase1. Layer M4 wire length = 13.00
phase1. Layer M5 wire length = 14.69
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer AP wire length = 0.00
phase1. Total Number of Contacts = 175
phase1. Via VIA12 count = 67
phase1. Via VIA23 count = 63
phase1. Via VIA34 count = 22
phase1. Via VIA45 count = 22
phase1. Via VIA56 count = 1
phase1. Via VIA67 count = 0
phase1. Via VIA78 count = 0
phase1. Via VIA89 count = 0
phase1. Via VIA910 count = 0
phase1. completed.

Start GR phase 2
Sun May 25 02:06:04 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 58 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  215  Alloctr  216  Proc 7846 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =    10 Max =  6 GRCs =     3 (0.03%)
phase2. H routing: Dmd-Cap  =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Dmd-Cap  =    10 Max =  6 (GRCs =  1) GRCs =     3 (0.06%)
phase2. Both Dirs: Overflow =  1351 Max = 15 GRCs =   669 (6.95%)
phase2. H routing: Overflow =    26 Max =  2 (GRCs =  5) GRCs =    21 (0.44%)
phase2. V routing: Overflow =  1325 Max = 15 (GRCs =  1) GRCs =   648 (13.46%)
phase2. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =  1289 Max = 15 (GRCs =  1) GRCs =   618 (12.84%)
phase2. M3         Overflow =    25 Max =  2 (GRCs =  5) GRCs =    20 (0.42%)
phase2. M4         Overflow =    36 Max =  2 (GRCs =  6) GRCs =    30 (0.62%)
phase2. M5         Overflow =     1 Max =  1 (GRCs =  1) GRCs =     1 (0.02%)
phase2. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. AP         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.4 0.39 0.02 0.04 0.00 0.04 0.00 0.00 0.00 0.00 0.04 0.00 0.00 0.00
M2       45.9 4.01 4.22 5.21 1.64 5.57 5.55 4.32 3.43 0.00 7.33 0.48 4.18 8.08
M3       60.8 23.6 1.43 10.3 0.52 2.01 0.58 0.17 0.00 0.00 0.04 0.00 0.00 0.42
M4       29.6 28.2 4.76 16.2 2.29 7.37 4.20 2.66 1.93 0.85 1.25 0.17 0.06 0.39
M5       9.91 33.8 1.12 32.1 0.00 11.3 6.79 3.12 1.29 0.37 0.04 0.02 0.00 0.00
M6       68.4 29.4 0.00 2.01 0.00 0.12 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
AP       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    66.5 13.9 1.35 7.73 0.52 3.10 2.00 1.20 0.78 0.14 1.02 0.08 0.50 1.04


phase2. Total Wire Length = 73.21
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 30.94
phase2. Layer M3 wire length = 11.98
phase2. Layer M4 wire length = 15.60
phase2. Layer M5 wire length = 14.69
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer AP wire length = 0.00
phase2. Total Number of Contacts = 175
phase2. Via VIA12 count = 67
phase2. Via VIA23 count = 63
phase2. Via VIA34 count = 22
phase2. Via VIA45 count = 22
phase2. Via VIA56 count = 1
phase2. Via VIA67 count = 0
phase2. Via VIA78 count = 0
phase2. Via VIA89 count = 0
phase2. Via VIA910 count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  179  Alloctr  179  Proc  128 
[End of Whole Chip Routing] Total (MB): Used  215  Alloctr  216  Proc 7846 

Congestion utilization per direction:
Average vertical track utilization   = 19.13 %
Peak    vertical track utilization   = 120.69 %
Average horizontal track utilization = 12.88 %
Peak    horizontal track utilization = 55.00 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  179  Alloctr  179  Proc  128 
[End of Global Routing] Total (MB): Used  215  Alloctr  215  Proc 7846 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   64  Alloctr   65  Proc 7846 
[ECO: GR] Elapsed real time: 0:00:00 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: GR] Stage (MB): Used   39  Alloctr   39  Proc  128 
[ECO: GR] Total (MB): Used   64  Alloctr   65  Proc 7846 

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   
common.via_on_grid_by_layer_name                        :	 {VIA1_C false} {VIA2_C true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.track.*'
track.deterministic                                     :	 false               
track.timing_driven                                     :	 true                

Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned off for this design. (ZRT-613)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: TA init] Total (MB): Used   29  Alloctr   30  Proc 7846 

Start initial assignment

Assign Horizontal partitions, iteration 0 
Routed partition 1/12       
Routed partition 2/12       
Routed partition 3/12       
Routed partition 4/12       
Routed partition 5/12       
Routed partition 6/12       
Routed partition 7/12       
Routed partition 8/12       
Routed partition 9/12       
Routed partition 10/12      
Routed partition 11/12      
Routed partition 12/12      

Assign Vertical partitions, iteration 0 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Number of wires with overlap after iteration 0 = 1654 of 2130


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   30  Alloctr   30  Proc 7846 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1 
Routed partition 1/12       
Routed partition 2/12       
Routed partition 3/12       
Routed partition 4/12       
Routed partition 5/12       
Routed partition 6/12       
Routed partition 7/12       
Routed partition 8/12       
Routed partition 9/12       
Routed partition 10/12      
Routed partition 11/12      
Routed partition 12/12      

Assign Vertical partitions, iteration 1 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   30  Alloctr   30  Proc 7846 

Number of wires with overlap after iteration 1 = 927 of 1323


Wire length and via report:
---------------------------
Number of M1 wires: 568 		 CONT1: 0
Number of M2 wires: 441 		 VIA12: 523
Number of M3 wires: 246 		 VIA23: 393
Number of M4 wires: 29 		 VIA34: 62
Number of M5 wires: 36 		 VIA45: 64
Number of M6 wires: 3 		 VIA56: 5
Number of M7 wires: 0 		 VIA67: 0
Number of M8 wires: 0 		 VIA78: 0
Number of M9 wires: 0 		 VIA89: 0
Number of AP wires: 0 		 VIA910: 0
Total number of wires: 1323 		 vias: 1047

Total M1 wire length: 111.6
Total M2 wire length: 119.2
Total M3 wire length: 112.1
Total M4 wire length: 29.0
Total M5 wire length: 35.0
Total M6 wire length: 2.6
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total AP wire length: 0.0
Total wire length: 409.4

Longest M1 wire length: 1.1
Longest M2 wire length: 2.6
Longest M3 wire length: 1.4
Longest M4 wire length: 4.2
Longest M5 wire length: 2.2
Longest M6 wire length: 2.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest AP wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   28  Alloctr   29  Proc 7846 
[ECO: CDR] Elapsed real time: 0:00:02 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[ECO: CDR] Stage (MB): Used   25  Alloctr   25  Proc  128 
[ECO: CDR] Total (MB): Used   28  Alloctr   29  Proc 7846 
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   
common.via_on_grid_by_layer_name                        :	 {VIA1_C false} {VIA2_C true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.detail.*'
detail.antenna_fixing_preference                        :	 use_diodes          
detail.diode_libcell_names                              :	 */ANTENNAHPBWP      
detail.eco_route_use_soft_spacing_for_timing_optimization:	 false               
detail.insert_diodes_during_routing                     :	 true                
detail.timing_driven                                    :	 true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned off for this design. (ZRT-613)
Warning: No antenna diodes found, or could not link them. (ZRT-302)
Warning: Antenna diode insertion will be off. (ZRT-301)
Total number of nets = 1963, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 4
      Metal lay (M1)0; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M5)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M6)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M7)6; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M8)7; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M9)8; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (RV)9; maxRatio 200.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 83.000 400.000 0.000)
      Metal lay (AP)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
    Antenna mode 2; diode mode 4
      Metal lay (M1)0; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA1)1; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M2)1; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA2)2; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M3)2; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA3)3; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M4)3; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA4)4; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M5)4; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA5)5; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M6)5; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA6)6; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M7)6; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA7)7; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M8)7; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA8)8; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M9)8; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 1.000 0.000 0.000 0.000); protectedMetalScale 1.000
      Cut lay (RV)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000); protectedCutScale 1.000
      Metal lay (AP)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000); protectedMetalScale 1.000
    Antenna mode 4; diode mode 4
      Metal lay (M1)0; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA1)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA2)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA3)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA4)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M5)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA5)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M6)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA6)6; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M7)6; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA7)7; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M8)7; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA8)8; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M9)8; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (RV)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (AP)9; maxRatio 2000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 30000.000 0.000)
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net mode[1]. The pin mode[1] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net mode[0]. The pin mode[0] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[127]. The pin parallel_in[127] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[126]. The pin parallel_in[126] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[125]. The pin parallel_in[125] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[124]. The pin parallel_in[124] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[123]. The pin parallel_in[123] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[122]. The pin parallel_in[122] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[121]. The pin parallel_in[121] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[120]. The pin parallel_in[120] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[119]. The pin parallel_in[119] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[118]. The pin parallel_in[118] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[117]. The pin parallel_in[117] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[116]. The pin parallel_in[116] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[115]. The pin parallel_in[115] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[114]. The pin parallel_in[114] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[113]. The pin parallel_in[113] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[112]. The pin parallel_in[112] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[111]. The pin parallel_in[111] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[110]. The pin parallel_in[110] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[109]. The pin parallel_in[109] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[108]. The pin parallel_in[108] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[107]. The pin parallel_in[107] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[106]. The pin parallel_in[106] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[105]. The pin parallel_in[105] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[104]. The pin parallel_in[104] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[103]. The pin parallel_in[103] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[102]. The pin parallel_in[102] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[101]. The pin parallel_in[101] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[100]. The pin parallel_in[100] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[99]. The pin parallel_in[99] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[98]. The pin parallel_in[98] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[97]. The pin parallel_in[97] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[96]. The pin parallel_in[96] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[95]. The pin parallel_in[95] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[94]. The pin parallel_in[94] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[93]. The pin parallel_in[93] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[92]. The pin parallel_in[92] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[91]. The pin parallel_in[91] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[90]. The pin parallel_in[90] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[89]. The pin parallel_in[89] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[88]. The pin parallel_in[88] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[87]. The pin parallel_in[87] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[86]. The pin parallel_in[86] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[85]. The pin parallel_in[85] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[84]. The pin parallel_in[84] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[83]. The pin parallel_in[83] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[82]. The pin parallel_in[82] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[81]. The pin parallel_in[81] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[80]. The pin parallel_in[80] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[79]. The pin parallel_in[79] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[78]. The pin parallel_in[78] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[77]. The pin parallel_in[77] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[76]. The pin parallel_in[76] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[75]. The pin parallel_in[75] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[74]. The pin parallel_in[74] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[73]. The pin parallel_in[73] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[72]. The pin parallel_in[72] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[71]. The pin parallel_in[71] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[70]. The pin parallel_in[70] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[69]. The pin parallel_in[69] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[68]. The pin parallel_in[68] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[67]. The pin parallel_in[67] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[66]. The pin parallel_in[66] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[65]. The pin parallel_in[65] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[64]. The pin parallel_in[64] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[63]. The pin parallel_in[63] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[62]. The pin parallel_in[62] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[61]. The pin parallel_in[61] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[60]. The pin parallel_in[60] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[59]. The pin parallel_in[59] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[58]. The pin parallel_in[58] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[57]. The pin parallel_in[57] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[56]. The pin parallel_in[56] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[55]. The pin parallel_in[55] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[54]. The pin parallel_in[54] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[53]. The pin parallel_in[53] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[52]. The pin parallel_in[52] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[51]. The pin parallel_in[51] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[50]. The pin parallel_in[50] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[49]. The pin parallel_in[49] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[48]. The pin parallel_in[48] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[47]. The pin parallel_in[47] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[46]. The pin parallel_in[46] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[45]. The pin parallel_in[45] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[44]. The pin parallel_in[44] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[43]. The pin parallel_in[43] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[42]. The pin parallel_in[42] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[41]. The pin parallel_in[41] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[40]. The pin parallel_in[40] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[39]. The pin parallel_in[39] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[38]. The pin parallel_in[38] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[37]. The pin parallel_in[37] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[36]. The pin parallel_in[36] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[35]. The pin parallel_in[35] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[34]. The pin parallel_in[34] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[33]. The pin parallel_in[33] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[32]. The pin parallel_in[32] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[31]. The pin parallel_in[31] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[30]. The pin parallel_in[30] on cell top does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 135 nets as they don't have enough gate area info.
Start DR iteration 0: uniform partition
Routed	1/54 Partitions, Violations =	0
Routed	2/54 Partitions, Violations =	0
Routed	3/54 Partitions, Violations =	4
Routed	4/54 Partitions, Violations =	4
Routed	5/54 Partitions, Violations =	10
Routed	6/54 Partitions, Violations =	21
Routed	7/54 Partitions, Violations =	21
Routed	8/54 Partitions, Violations =	21
Routed	9/54 Partitions, Violations =	21
Routed	10/54 Partitions, Violations =	21
Routed	11/54 Partitions, Violations =	21
Routed	12/54 Partitions, Violations =	21
Routed	13/54 Partitions, Violations =	49
Routed	14/54 Partitions, Violations =	49
Routed	15/54 Partitions, Violations =	49
Routed	16/54 Partitions, Violations =	49
Routed	17/54 Partitions, Violations =	49
Routed	18/54 Partitions, Violations =	48
Routed	19/54 Partitions, Violations =	50
Routed	20/54 Partitions, Violations =	47
Routed	21/54 Partitions, Violations =	47
Routed	22/54 Partitions, Violations =	47
Routed	23/54 Partitions, Violations =	47
Routed	24/54 Partitions, Violations =	25
Routed	25/54 Partitions, Violations =	25
Routed	26/54 Partitions, Violations =	25
Routed	27/54 Partitions, Violations =	25
Routed	28/54 Partitions, Violations =	25
Routed	29/54 Partitions, Violations =	28
Routed	30/54 Partitions, Violations =	25
Routed	31/54 Partitions, Violations =	25
Routed	32/54 Partitions, Violations =	25
Routed	33/54 Partitions, Violations =	25
Routed	34/54 Partitions, Violations =	22
Routed	35/54 Partitions, Violations =	22
Routed	36/54 Partitions, Violations =	23
Routed	37/54 Partitions, Violations =	23
Routed	38/54 Partitions, Violations =	23
Routed	39/54 Partitions, Violations =	23
Routed	40/54 Partitions, Violations =	23
Routed	41/54 Partitions, Violations =	31
Routed	42/54 Partitions, Violations =	32
Routed	43/54 Partitions, Violations =	32
Routed	44/54 Partitions, Violations =	30
Routed	45/54 Partitions, Violations =	30
Routed	46/54 Partitions, Violations =	30
Routed	47/54 Partitions, Violations =	30
Routed	48/54 Partitions, Violations =	22
Routed	49/54 Partitions, Violations =	17
Routed	50/54 Partitions, Violations =	15
Routed	51/54 Partitions, Violations =	15
Routed	52/54 Partitions, Violations =	15
Routed	53/54 Partitions, Violations =	15
Routed	54/54 Partitions, Violations =	7

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	7
	@@@@ Total number of instance ports with antenna violations =	0

	Diff net spacing : 1
	Less than minimum edge length : 2
	Off-grid : 2
	Short : 2

[Iter 0] Elapsed real time: 0:00:08 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[Iter 0] Stage (MB): Used   72  Alloctr   72  Proc   45 
[Iter 0] Total (MB): Used  100  Alloctr  101  Proc 7892 

End DR iteration 0 with 54 parts

Start DR iteration 1: non-uniform partition
Routed	1/6 Partitions, Violations =	4
Routed	2/6 Partitions, Violations =	4
Routed	3/6 Partitions, Violations =	4
Routed	4/6 Partitions, Violations =	6
Routed	5/6 Partitions, Violations =	5
Routed	6/6 Partitions, Violations =	5

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	5
	@@@@ Total number of instance ports with antenna violations =	0

	Diff net spacing : 1
	Less than minimum edge length : 1
	Off-grid : 1
	Same net spacing : 2

[Iter 1] Elapsed real time: 0:00:09 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[Iter 1] Stage (MB): Used   72  Alloctr   72  Proc   45 
[Iter 1] Total (MB): Used  100  Alloctr  101  Proc 7892 

End DR iteration 1 with 6 parts

Start DR iteration 2: non-uniform partition
Routed	1/3 Partitions, Violations =	4
Routed	2/3 Partitions, Violations =	0
Routed	3/3 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0
	@@@@ Total number of instance ports with antenna violations =	0


[Iter 2] Elapsed real time: 0:00:09 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[Iter 2] Stage (MB): Used   72  Alloctr   72  Proc   45 
[Iter 2] Total (MB): Used  100  Alloctr  101  Proc 7892 

End DR iteration 2 with 3 parts

	@@@@ Total nets not meeting constraints =	0

Finish DR since reached 0 DRC


Nets that have been changed:
Net 1 = parallel_in[122]
Net 2 = parallel_in[12]
Net 3 = parallel_in[10]
Net 4 = parallel_out[127]
Net 5 = parallel_out[120]
Net 6 = parallel_out[115]
Net 7 = parallel_out[111]
Net 8 = parallel_out[108]
Net 9 = parallel_out[101]
Net 10 = parallel_out[97]
Net 11 = parallel_out[96]
Net 12 = parallel_out[87]
Net 13 = parallel_out[85]
Net 14 = parallel_out[80]
Net 15 = parallel_out[61]
Net 16 = parallel_out[59]
Net 17 = parallel_out[58]
Net 18 = parallel_out[40]
Net 19 = parallel_out[26]
Net 20 = parallel_out[25]
Net 21 = parallel_out[24]
Net 22 = parallel_out[21]
Net 23 = parallel_out[19]
Net 24 = parallel_out[12]
Net 25 = parallel_out[4]
Net 26 = parallel_out[1]
Net 27 = rst
Net 28 = p3[31]
Net 29 = p3[30]
Net 30 = p3[29]
Net 31 = p3[28]
Net 32 = p3[27]
Net 33 = p3[25]
Net 34 = N16
Net 35 = p3[23]
Net 36 = p3[22]
Net 37 = p3[21]
Net 38 = p3[20]
Net 39 = p3[18]
Net 40 = p3[16]
Net 41 = p3[15]
Net 42 = p3[13]
Net 43 = p3[12]
Net 44 = p3[11]
Net 45 = p3[9]
Net 46 = p3[8]
Net 47 = p3[6]
Net 48 = p3[5]
Net 49 = p3[4]
Net 50 = p3[3]
Net 51 = p3[2]
Net 52 = p3[1]
Net 53 = p3[0]
Net 54 = N40
Net 55 = ctmn_3815
Net 56 = reg_data[123]
Net 57 = reg_data[120]
Net 58 = reg_data[114]
Net 59 = reg_data[108]
Net 60 = N63
Net 61 = reg_data[105]
Net 62 = reg_data[104]
Net 63 = reg_data[102]
Net 64 = reg_data[99]
Net 65 = N77
Net 66 = reg_data[91]
Net 67 = reg_data[76]
Net 68 = N95
Net 69 = reg_data[73]
Net 70 = N107
Net 71 = reg_data[61]
Net 72 = N114
Net 73 = reg_data[54]
Net 74 = reg_data[40]
Net 75 = reg_data[38]
Net 76 = reg_data[35]
Net 77 = reg_data[24]
Net 78 = reg_data[23]
Net 79 = reg_data[19]
Net 80 = N151
Net 81 = reg_data[11]
Net 82 = reg_data[8]
Net 83 = N164
Net 84 = reg_data[4]
Net 85 = p1[30]
Net 86 = p1[27]
Net 87 = p1[21]
Net 88 = p1[14]
Net 89 = p1[11]
Net 90 = p1[7]
Net 91 = N202
Net 92 = N204
Net 93 = p2[29]
Net 94 = N206
Net 95 = p2[26]
Net 96 = p2[24]
Net 97 = p2[21]
Net 98 = p2[19]
Net 99 = N216
Net 100 = p2[17]
.... and 392 other nets
Total number of changed nets = 492 (out of 1963)

[DR: Done] Elapsed real time: 0:00:09 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc   45 
[DR: Done] Total (MB): Used   28  Alloctr   29  Proc 7892 
[ECO: DR] Elapsed real time: 0:00:11 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[ECO: DR] Stage (MB): Used   25  Alloctr   25  Proc  173 
[ECO: DR] Total (MB): Used   28  Alloctr   29  Proc 7892 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations and 0 instance ports antenna violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0



Total Wire Length =                    60398 micron
Total Number of Contacts =             24458
Total Number of Wires =                25703
Total Number of PtConns =              7168
Total Number of Routed Wires =       24447
Total Routed Wire Length =           55714 micron
Total Number of Routed Contacts =       24067
	Layer                M1 :         80 micron
	Layer                M2 :      10393 micron
	Layer                M3 :       4028 micron
	Layer                M4 :      12691 micron
	Layer                M5 :      24772 micron
	Layer                M6 :       3751 micron
	Layer                M7 :          0 micron
	Layer                M8 :          0 micron
	Layer                M9 :          0 micron
	Layer                AP :          0 micron
	Via               VIA56 :        618
	Via               VIA45 :       4353
	Via        FATVIA45_2x1 :          0
	Via               VIA34 :       5023
	Via          VIA34(rot) :         15
	Via   FATVIA34(rot)_1x2 :          1
	Via        FATVIA34_1x2 :          0
	Via        FATVIA34_2x2 :          0
	Via   FATVIA34_2x2(rot) :          0
	Via        FATVIA34_4x1 :          0
	Via   FATVIA34(rot)_1x4 :          0
	Via   FATVIA34(rot)_4x1 :          0
	Via        FATVIA34_1x4 :          0
	Via               VIA23 :       6425
	Via          VIA23(rot) :         19
	Via               VIA12 :       6924
	Via          VIA12(rot) :        678
	Via   FATVIA12(rot)_1x2 :         10
	Via        FATVIA12_1x2 :          1
	Via   FATVIA12_2x2(rot) :          0

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.65% (160 / 24458 vias)
 
    Layer VIA1       =  0.17% (13     / 7615    vias)
        Weight 1     =  0.17% (13      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.83% (7602    vias)
    Layer VIA2       =  0.00% (0      / 6446    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6446    vias)
    Layer VIA3       =  2.59% (136    / 5257    vias)
        Weight 1     =  2.59% (136     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 97.41% (5121    vias)
    Layer VIA4       =  0.24% (11     / 4522    vias)
        Weight 1     =  0.24% (11      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.76% (4511    vias)
    Layer VIA5       =  0.00% (0      / 618     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (618     vias)
 
  Total double via conversion rate    =  0.65% (160 / 24458 vias)
 
    Layer VIA1       =  0.17% (13     / 7615    vias)
    Layer VIA2       =  0.00% (0      / 6446    vias)
    Layer VIA3       =  2.59% (136    / 5257    vias)
    Layer VIA4       =  0.24% (11     / 4522    vias)
    Layer VIA5       =  0.00% (0      / 618     vias)
 
  The optimized via conversion rate based on total routed via count =  0.65% (160 / 24458 vias)
 
    Layer VIA1       =  0.17% (13     / 7615    vias)
        Weight 1     =  0.17% (13      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.83% (7602    vias)
    Layer VIA2       =  0.00% (0      / 6446    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6446    vias)
    Layer VIA3       =  2.59% (136    / 5257    vias)
        Weight 1     =  2.59% (136     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 97.41% (5121    vias)
    Layer VIA4       =  0.24% (11     / 4522    vias)
        Weight 1     =  0.24% (11      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.76% (4511    vias)
    Layer VIA5       =  0.00% (0      / 618     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (618     vias)
 

Total number of nets = 1963
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = 0
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Total Wire Length =                    60398 micron
Total Number of Contacts =             24458
Total Number of Wires =                25703
Total Number of PtConns =              7168
Total Number of Routed Wires =       24447
Total Routed Wire Length =           55714 micron
Total Number of Routed Contacts =       24067
	Layer                M1 :         80 micron
	Layer                M2 :      10393 micron
	Layer                M3 :       4028 micron
	Layer                M4 :      12691 micron
	Layer                M5 :      24772 micron
	Layer                M6 :       3751 micron
	Layer                M7 :          0 micron
	Layer                M8 :          0 micron
	Layer                M9 :          0 micron
	Layer                AP :          0 micron
	Via               VIA56 :        618
	Via               VIA45 :       4353
	Via        FATVIA45_2x1 :          0
	Via               VIA34 :       5023
	Via          VIA34(rot) :         15
	Via   FATVIA34(rot)_1x2 :          1
	Via        FATVIA34_1x2 :          0
	Via        FATVIA34_2x2 :          0
	Via   FATVIA34_2x2(rot) :          0
	Via        FATVIA34_4x1 :          0
	Via   FATVIA34(rot)_1x4 :          0
	Via   FATVIA34(rot)_4x1 :          0
	Via        FATVIA34_1x4 :          0
	Via               VIA23 :       6425
	Via          VIA23(rot) :         19
	Via               VIA12 :       6924
	Via          VIA12(rot) :        678
	Via   FATVIA12(rot)_1x2 :         10
	Via        FATVIA12_1x2 :          1
	Via   FATVIA12_2x2(rot) :          0

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.65% (160 / 24458 vias)
 
    Layer VIA1       =  0.17% (13     / 7615    vias)
        Weight 1     =  0.17% (13      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.83% (7602    vias)
    Layer VIA2       =  0.00% (0      / 6446    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6446    vias)
    Layer VIA3       =  2.59% (136    / 5257    vias)
        Weight 1     =  2.59% (136     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 97.41% (5121    vias)
    Layer VIA4       =  0.24% (11     / 4522    vias)
        Weight 1     =  0.24% (11      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.76% (4511    vias)
    Layer VIA5       =  0.00% (0      / 618     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (618     vias)
 
  Total double via conversion rate    =  0.65% (160 / 24458 vias)
 
    Layer VIA1       =  0.17% (13     / 7615    vias)
    Layer VIA2       =  0.00% (0      / 6446    vias)
    Layer VIA3       =  2.59% (136    / 5257    vias)
    Layer VIA4       =  0.24% (11     / 4522    vias)
    Layer VIA5       =  0.00% (0      / 618     vias)
 
  The optimized via conversion rate based on total routed via count =  0.65% (160 / 24458 vias)
 
    Layer VIA1       =  0.17% (13     / 7615    vias)
        Weight 1     =  0.17% (13      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.83% (7602    vias)
    Layer VIA2       =  0.00% (0      / 6446    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6446    vias)
    Layer VIA3       =  2.59% (136    / 5257    vias)
        Weight 1     =  2.59% (136     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 97.41% (5121    vias)
    Layer VIA4       =  0.24% (11     / 4522    vias)
        Weight 1     =  0.24% (11      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.76% (4511    vias)
    Layer VIA5       =  0.00% (0      / 618     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (618     vias)
 
Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
...updated 492 nets with eco mode
[ECO: End] Elapsed real time: 0:00:11 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[ECO: End] Stage (MB): Used   -2  Alloctr   -2  Proc  173 
[ECO: End] Total (MB): Used    0  Alloctr    1  Proc 7892 
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/route_opt.design'. (TIM-125)
Information: Design top has 1963 nets, 0 global routed, 1961 detail routed. (NEX-024)
Information: Serialized np data
INFO: timer data saved to /tmp/top_3240969_600014848.timdat

Route-opt ECO routing complete            CPU:   122 s (  0.03 hr )  ELAPSE:   126 s (  0.03 hr )  MEM-PEAK:   914 MB
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454587461  6.565921211148  9.017937105874  3.111034782746  9.863150309851  6.078282764085
2.744208341123  8.318115604907  9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  0.968752989964  6.613180727579  4.146578393224  7.883712890925  2.191856903696  0.963893941094
2.700148443881  3.840450064440  3.750206053169  7.663458842299  6.212201167950  7.759678473967  7.862243056717  0.402387177150  0.032845099172  0.596111112371  4.718641278605  7.205856312169  8.278410198268
1.183725190997  3.334436408244  5.867609731622  7.173894385364  9.669819999761  7.591487347087  7.632106393266  7.679078263326  9.831314282915  1.878805417928  3.247304563842  1.226992666216  7.050519294780
2.403928173631  6.139852544054  4.100210066110  1.274718589655  4.570746653063  5.624878808820  7.826857253678  4.759133418263  5.409027926377  2.609823052834  0.633412932252  6.381398512929  9.187533822495
0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581675365776  7.486041822107  9.584562469756  2.041727387119  3.921160867338  0.650488682345  9.489728306087  3.368106254904  4.897270349020
6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142690055883  4.607193265224  8.244463794567  3.504870705451  1.699086416466  7.173155678520  9.939621508373
3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947417690  0.649322209371  1.024301447191  5.811231526279  5.826899683342
4.349383292435  0.216216918317  9.612142422527  7.311156782104  0.823519141628  0.356161286693  8.022019569284  2.603132585844  5.024802551363  1.359359521353  5.414833855889  2.804845337528  1.265469852200
0.417760313533  1.833872465081  6.448557737188  4.848373112548  2.936801055033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471109985  8.521013044001  2.764398839444  9.324375738770
1.551199989997  2.300508202625  0.754685030179  1.961421411696  2.781303341418  3.355375155650  9.437909893602  9.136702642545  9.020209208464  9.978471895117  7.474727138625  3.171996681431  9.815089540044
4.331414637138  0.413524984361  3.309910198619  7.452798206103  1.902827924529  5.623407259547  7.269363008696  3.367403103784  7.093641515702  7.411336556476  6.951516370238  5.239287881097  4.802248447382
3.894401463832  4.531610419342  1.605155657803  8.173730247963  9.287277774418  7.540401048505  0.000353317956  5.833784556721  4.754587289445  4.387461056592  1.223797852256  7.505596630487  0.800092786343
9.509851607812  3.964085274420  8.341123831811  5.604907969922  5.026083246462  3.950064138237  0.221226938718  4.029619314242  9.406669096875  2.789964061318  0.739010141157  8.793933847645  8.918279019113
5.103696096373  4.141094270014  8.443881384045  0.064440375020  6.053169766345  8.842299621220  1.167950775967  8.473967786224  3.056717040238  7.977150403284  5.001613786111  1.512080530138  7.396959520513
5.512169827835  1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  7.347087763210  6.393266767907  8.063326383131  4.294456814380  5.817637483017  2.343696922627
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/route_opt.design'. (TIM-125)
Information: Design top has 1963 nets, 0 global routed, 1961 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'top'. (NEX-022)
---extraction options---
Corner: cornerSS
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Corner: cornerFF
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.enable_coupling_cap    : false
Extracting design: top 
NEX: virtual shield is applied in extraction.
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 1961 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1961, routed nets = 1961, across physical hierarchy nets = 0, parasitics cached nets = 1961, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Freeing timing information from routing. (ZRT-574)

Route-opt final QoR
___________________
Scenario Mapping Table
1: scenarioFF
2: scenarioSS

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: SYS_CLK

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1        -          -      -   0.0000     0.0000      0
    1   2        -          -      -   0.0000     0.0000      0
    1   3        -          -      -   0.0000     0.0000      0
    1   4        -          -      -   0.0000     0.0000      0
    1   5        -          -      -   0.0000     0.0000      0
    1   6        -          -      -   0.0000     0.0000      0
    1   7        -          -      -   0.0000     0.0000      0
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -   0.0000     0.0000      0        0     0.0000        0 168267.375
    2   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        4   1859.525
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        4 168267.375      7191.60       1678
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Route-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        4 168267.375      7191.60       1678

Route-opt optimization complete                 0.00        0.00      0.00        21       7191.60   168267.38        1678              0.04       914

Route-opt command complete                CPU:   123 s (  0.03 hr )  ELAPSE:   127 s (  0.04 hr )  MEM-PEAK:   914 MB
Route-opt command statistics  CPU=26 sec (0.01 hr) ELAPSED=26 sec (0.01 hr) MEM-PEAK=0.893 GB
Information: Ending 'route_opt' (FLW-8001)
Information: Time: 2025-05-25 02:06:16 / Session: 0.04 hr / Command: 0.01 hr / Memory: 915 MB (FLW-8100)
1
# Add redundant VIAs
add_redundant_vias 
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M6
Error: The 'VIA1_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Error: The 'VIA2_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Found antenna rule mode 1, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9:  max ratio 5000, diode ratio {0.06 0 8000 50000} 
	layer AP: , diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA2:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA3:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA4:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA5:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA6:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA7:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA8:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer RV:  max ratio 200, diode ratio {0.06 0 83 400} 
Found antenna rule mode 2, diode mode 4:
	layer M1:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M2:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M3:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M4:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M5:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M6:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M7:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M8:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M9:  max ratio 5000 metal scale 1, diode ratio {0 1 0 0} 
	layer AP:  metal scale 1, diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA2:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA3:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA4:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA5:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA6:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA7:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA8:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer RV:  cut scale 1, diode ratio {0 0 1 0 0} 
Found antenna rule mode 4, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9: , diode ratio {0 0 1 0 0} 
	layer AP:  max ratio 2000, diode ratio {0.06 0 8000 30000} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1: , diode ratio {0 0 1 0 0} 
	layer VIA2: , diode ratio {0 0 1 0 0} 
	layer VIA3: , diode ratio {0 0 1 0 0} 
	layer VIA4: , diode ratio {0 0 1 0 0} 
	layer VIA5: , diode ratio {0 0 1 0 0} 
	layer VIA6: , diode ratio {0 0 1 0 0} 
	layer VIA7: , diode ratio {0 0 1 0 0} 
	layer VIA8: , diode ratio {0 0 1 0 0} 
	layer RV: , diode ratio {0 0 1 0 0} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.200 may be too small: wire/via-down 0.180, wire/via-up 0.225. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.350. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M9 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 3.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin ANTENNAHPBWP/I has no valid via regions. (ZRT-044)
Printing options for 'route.common.*'
common.eco_route_fix_existing_drc                       :	 true                
common.verbose_level                                    :	 0                   
common.via_on_grid_by_layer_name                        :	 {VIA1_C false} {VIA2_C true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.detail.*'
detail.antenna_fixing_preference                        :	 use_diodes          
detail.diode_libcell_names                              :	 */ANTENNAHPBWP      
detail.eco_route_use_soft_spacing_for_timing_optimization:	 true                
detail.insert_diodes_during_routing                     :	 true                
detail.timing_driven                                    :	 true                

Printing options for 'route.auto_via_ladder.*'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   12  Alloctr   11  Proc    0 
[Dr init] Total (MB): Used   39  Alloctr   39  Proc 7892 

Redundant via optimization will attempt to replace the following vias: 

       VIA12    ->  VIA12_2x1(r)  VIA12_2x1     VIA12_1x2(r)  VIA12_1x2   

       VIA12(r) ->  VIA12_2x1(r)  VIA12_2x1     VIA12_1x2(r)  VIA12_1x2   

       VIA23    ->  VIA23_1x2     VIA23_1x2(r)  VIA23_2x1     VIA23_2x1(r)

       VIA23(r) ->  VIA23_1x2     VIA23_1x2(r)  VIA23_2x1     VIA23_2x1(r)

       VIA34    ->  VIA34_2x1     VIA34_2x1(r)  VIA34_1x2     VIA34_1x2(r)

       VIA34(r) ->  VIA34_2x1     VIA34_2x1(r)  VIA34_1x2     VIA34_1x2(r)

       VIA45    ->  VIA45_1x2     VIA45_1x2(r)  VIA45_2x1     VIA45_2x1(r)

       VIA45(r) ->  VIA45_1x2     VIA45_1x2(r)  VIA45_2x1     VIA45_2x1(r)

       VIA56    ->  VIA56_2x1     VIA56_2x1(r)  VIA56_1x2     VIA56_1x2(r)

       VIA56(r) ->  VIA56_2x1     VIA56_2x1(r)  VIA56_1x2     VIA56_1x2(r)

       VIA67    ->  VIA67_1x2     VIA67_1x2(r)  VIA67_2x1     VIA67_2x1(r)

       VIA67(r) ->  VIA67_1x2     VIA67_1x2(r)  VIA67_2x1     VIA67_2x1(r)

       VIA78    ->  VIA78_2x1     VIA78_1x2(r)  VIA78_2x1(r)  VIA78_1x2   

       VIA78(r) ->  VIA78_2x1     VIA78_1x2(r)  VIA78_2x1(r)  VIA78_1x2   

       VIA89    ->  VIA89_1x2     VIA89_1x2(r)  VIA89_2x1     VIA89_2x1(r)

       VIA89(r) ->  VIA89_1x2     VIA89_1x2(r)  VIA89_2x1     VIA89_2x1(r)

  VIA12_OPTI    ->  VIA12_2x1(r)  VIA12_2x1     VIA12_1x2(r)  VIA12_1x2   

  VIA12_OPTI(r) ->  VIA12_2x1(r)  VIA12_2x1     VIA12_1x2(r)  VIA12_1x2   

  VIA23_OPTI    ->  VIA23_1x2     VIA23_1x2(r)  VIA23_2x1     VIA23_2x1(r)

  VIA23_OPTI(r) ->  VIA23_1x2     VIA23_1x2(r)  VIA23_2x1     VIA23_2x1(r)

  VIA34_OPTI    ->  VIA34_2x1     VIA34_2x1(r)  VIA34_1x2     VIA34_1x2(r)

  VIA34_OPTI(r) ->  VIA34_2x1     VIA34_2x1(r)  VIA34_1x2     VIA34_1x2(r)

  VIA45_OPTI    ->  VIA45_1x2     VIA45_1x2(r)  VIA45_2x1     VIA45_2x1(r)

  VIA45_OPTI(r) ->  VIA45_1x2     VIA45_1x2(r)  VIA45_2x1     VIA45_2x1(r)

  VIA56_OPTI    ->  VIA56_2x1     VIA56_2x1(r)  VIA56_1x2     VIA56_1x2(r)

  VIA56_OPTI(r) ->  VIA56_2x1     VIA56_2x1(r)  VIA56_1x2     VIA56_1x2(r)

  VIA67_OPTI    ->  VIA67_1x2     VIA67_1x2(r)  VIA67_2x1     VIA67_2x1(r)

  VIA67_OPTI(r) ->  VIA67_1x2     VIA67_1x2(r)  VIA67_2x1     VIA67_2x1(r)

  VIA78_OPTI    ->  VIA78_2x1     VIA78_1x2(r)  VIA78_2x1(r)  VIA78_1x2   

  VIA78_OPTI(r) ->  VIA78_2x1     VIA78_1x2(r)  VIA78_2x1(r)  VIA78_1x2   

  VIA89_OPTI    ->  VIA89_1x2     VIA89_1x2(r)  VIA89_2x1     VIA89_2x1(r)

  VIA89_OPTI(r) ->  VIA89_1x2     VIA89_1x2(r)  VIA89_2x1     VIA89_2x1(r)

  VIA12_OPTI_SQ    ->  VIA12_2x1(r)  VIA12_2x1     VIA12_1x2(r)  VIA12_1x2   

  VIA23_OPTI_SQ    ->  VIA23_1x2     VIA23_1x2(r)  VIA23_2x1     VIA23_2x1(r)

  VIA34_OPTI_SQ    ->  VIA34_2x1     VIA34_2x1(r)  VIA34_1x2     VIA34_1x2(r)

  VIA45_OPTI_SQ    ->  VIA45_1x2     VIA45_1x2(r)  VIA45_2x1     VIA45_2x1(r)

  VIA56_OPTI_SQ    ->  VIA56_2x1     VIA56_2x1(r)  VIA56_1x2     VIA56_1x2(r)

  VIA67_OPTI_SQ    ->  VIA67_1x2     VIA67_1x2(r)  VIA67_2x1     VIA67_2x1(r)

  VIA78_OPTI_SQ    ->  VIA78_2x1     VIA78_1x2(r)  VIA78_2x1(r)  VIA78_1x2   

  VIA89_OPTI_SQ    ->  VIA89_1x2     VIA89_1x2(r)  VIA89_2x1     VIA89_2x1(r)

      VIA910    -> VIA910_2x1    VIA910_1x2   



	There were 0 out of 7594 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used   12  Alloctr   12  Proc    0 
[Technology Processing] Total (MB): Used   39  Alloctr   40  Proc 7892 

Begin Redundant via insertion ...

Routed	1/6 Partitions, Violations =	9
Routed	2/6 Partitions, Violations =	9
Routed	3/6 Partitions, Violations =	25
Routed	4/6 Partitions, Violations =	80
Routed	5/6 Partitions, Violations =	80
Routed	6/6 Partitions, Violations =	118

RedundantVia finished with 118 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	118
	Diff net spacing : 25
	Less than minimum area : 1
	Less than minimum edge length : 50
	Less than minimum enclosed area : 1
	Less than minimum width : 4
	Less than NDR width : 11
	Off-grid : 11
	Same net spacing : 15


Total Wire Length =                    58798 micron
Total Number of Contacts =             24442
Total Number of Wires =                24083
Total Number of PtConns =              3021
Total Number of Routed Wires =       22607
Total Routed Wire Length =           55262 micron
Total Number of Routed Contacts =       24051
	Layer                M1 :         76 micron
	Layer                M2 :      10230 micron
	Layer                M3 :       3868 micron
	Layer                M4 :      12590 micron
	Layer                M5 :      24747 micron
	Layer                M6 :       3751 micron
	Layer                M7 :          0 micron
	Layer                M8 :          0 micron
	Layer                M9 :          0 micron
	Layer                AP :          0 micron
	Via               VIA56 :          3
	Via           VIA56_1x2 :         49
	Via           VIA56_2x1 :        566
	Via               VIA45 :        270
	Via        FATVIA45_2x1 :          0
	Via           VIA45_1x2 :       2750
	Via      VIA45(rot)_2x1 :          1
	Via      VIA45(rot)_1x2 :          0
	Via           VIA45_2x1 :       1330
	Via               VIA34 :        214
	Via          VIA34(rot) :          1
	Via   FATVIA34(rot)_1x2 :          1
	Via        FATVIA34_1x2 :          0
	Via        FATVIA34_2x2 :          0
	Via   FATVIA34_2x2(rot) :          0
	Via        FATVIA34_4x1 :          0
	Via   FATVIA34(rot)_1x4 :          0
	Via   FATVIA34(rot)_4x1 :          0
	Via        FATVIA34_1x4 :          0
	Via           VIA34_1x2 :       2427
	Via      VIA34(rot)_2x1 :         22
	Via      VIA34(rot)_1x2 :         44
	Via           VIA34_2x1 :       2328
	Via               VIA23 :        530
	Via          VIA23(rot) :          3
	Via           VIA23_1x2 :       4381
	Via      VIA23(rot)_2x1 :        128
	Via      VIA23(rot)_1x2 :        167
	Via           VIA23_2x1 :       1225
	Via               VIA12 :       1782
	Via          VIA12(rot) :        240
	Via   FATVIA12(rot)_1x2 :         10
	Via        FATVIA12_1x2 :          1
	Via   FATVIA12_2x2(rot) :          0
	Via           VIA12_1x2 :       3429
	Via      VIA12(rot)_2x1 :        854
	Via      VIA12(rot)_1x2 :        405
	Via           VIA12_2x1 :        890

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 86.99% (21262 / 24442 vias)
 
    Layer VIA1       = 73.44% (5591   / 7613    vias)
        Weight 1     = 73.44% (5591    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 26.56% (2022    vias)
    Layer VIA2       = 91.72% (5903   / 6436    vias)
        Weight 1     = 91.72% (5903    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  8.28% (533     vias)
    Layer VIA3       = 94.92% (4988   / 5255    vias)
        Weight 1     = 94.92% (4988    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  5.08% (267     vias)
    Layer VIA4       = 92.15% (4165   / 4520    vias)
        Weight 1     = 92.15% (4165    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.85% (355     vias)
    Layer VIA5       = 99.51% (615    / 618     vias)
        Weight 1     = 99.51% (615     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.49% (3       vias)
 
  Total double via conversion rate    = 86.99% (21262 / 24442 vias)
 
    Layer VIA1       = 73.44% (5591   / 7613    vias)
    Layer VIA2       = 91.72% (5903   / 6436    vias)
    Layer VIA3       = 94.92% (4988   / 5255    vias)
    Layer VIA4       = 92.15% (4165   / 4520    vias)
    Layer VIA5       = 99.51% (615    / 618     vias)
 
  The optimized via conversion rate based on total routed via count = 86.99% (21262 / 24442 vias)
 
    Layer VIA1       = 73.44% (5591   / 7613    vias)
        Weight 1     = 73.44% (5591    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 26.56% (2022    vias)
    Layer VIA2       = 91.72% (5903   / 6436    vias)
        Weight 1     = 91.72% (5903    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  8.28% (533     vias)
    Layer VIA3       = 94.92% (4988   / 5255    vias)
        Weight 1     = 94.92% (4988    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  5.08% (267     vias)
    Layer VIA4       = 92.15% (4165   / 4520    vias)
        Weight 1     = 92.15% (4165    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.85% (355     vias)
    Layer VIA5       = 99.51% (615    / 618     vias)
        Weight 1     = 99.51% (615     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.49% (3       vias)
 

[RedundantVia] Elapsed real time: 0:00:17 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:17 total=0:00:18
[RedundantVia] Stage (MB): Used   74  Alloctr   74  Proc    0 
[RedundantVia] Total (MB): Used  101  Alloctr  102  Proc 7892 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:17 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:17 total=0:00:18
[Dr init] Stage (MB): Used   74  Alloctr   74  Proc    0 
[Dr init] Total (MB): Used  101  Alloctr  102  Proc 7892 
Warning: No antenna diodes found, or could not link them. (ZRT-302)
Warning: Antenna diode insertion will be off. (ZRT-301)
Total number of nets = 1963, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 4
      Metal lay (M1)0; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M5)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M6)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M7)6; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M8)7; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M9)8; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (RV)9; maxRatio 200.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 83.000 400.000 0.000)
      Metal lay (AP)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
    Antenna mode 2; diode mode 4
      Metal lay (M1)0; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA1)1; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M2)1; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA2)2; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M3)2; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA3)3; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M4)3; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA4)4; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M5)4; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA5)5; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M6)5; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA6)6; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M7)6; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA7)7; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M8)7; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA8)8; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M9)8; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 1.000 0.000 0.000 0.000); protectedMetalScale 1.000
      Cut lay (RV)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000); protectedCutScale 1.000
      Metal lay (AP)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000); protectedMetalScale 1.000
    Antenna mode 4; diode mode 4
      Metal lay (M1)0; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA1)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA2)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA3)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA4)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M5)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA5)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M6)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA6)6; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M7)6; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA7)7; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M8)7; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA8)8; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M9)8; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (RV)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (AP)9; maxRatio 2000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 30000.000 0.000)
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net mode[1]. The pin mode[1] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net mode[0]. The pin mode[0] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[127]. The pin parallel_in[127] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[126]. The pin parallel_in[126] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[125]. The pin parallel_in[125] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[124]. The pin parallel_in[124] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[123]. The pin parallel_in[123] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[122]. The pin parallel_in[122] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[121]. The pin parallel_in[121] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[120]. The pin parallel_in[120] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[119]. The pin parallel_in[119] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[118]. The pin parallel_in[118] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[117]. The pin parallel_in[117] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[116]. The pin parallel_in[116] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[115]. The pin parallel_in[115] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[114]. The pin parallel_in[114] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[113]. The pin parallel_in[113] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[112]. The pin parallel_in[112] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[111]. The pin parallel_in[111] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[110]. The pin parallel_in[110] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[109]. The pin parallel_in[109] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[108]. The pin parallel_in[108] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[107]. The pin parallel_in[107] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[106]. The pin parallel_in[106] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[105]. The pin parallel_in[105] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[104]. The pin parallel_in[104] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[103]. The pin parallel_in[103] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[102]. The pin parallel_in[102] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[101]. The pin parallel_in[101] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[100]. The pin parallel_in[100] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[99]. The pin parallel_in[99] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[98]. The pin parallel_in[98] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[97]. The pin parallel_in[97] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[96]. The pin parallel_in[96] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[95]. The pin parallel_in[95] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[94]. The pin parallel_in[94] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[93]. The pin parallel_in[93] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[92]. The pin parallel_in[92] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[91]. The pin parallel_in[91] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[90]. The pin parallel_in[90] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[89]. The pin parallel_in[89] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[88]. The pin parallel_in[88] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[87]. The pin parallel_in[87] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[86]. The pin parallel_in[86] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[85]. The pin parallel_in[85] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[84]. The pin parallel_in[84] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[83]. The pin parallel_in[83] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[82]. The pin parallel_in[82] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[81]. The pin parallel_in[81] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[80]. The pin parallel_in[80] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[79]. The pin parallel_in[79] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[78]. The pin parallel_in[78] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[77]. The pin parallel_in[77] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[76]. The pin parallel_in[76] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[75]. The pin parallel_in[75] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[74]. The pin parallel_in[74] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[73]. The pin parallel_in[73] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[72]. The pin parallel_in[72] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[71]. The pin parallel_in[71] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[70]. The pin parallel_in[70] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[69]. The pin parallel_in[69] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[68]. The pin parallel_in[68] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[67]. The pin parallel_in[67] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[66]. The pin parallel_in[66] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[65]. The pin parallel_in[65] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[64]. The pin parallel_in[64] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[63]. The pin parallel_in[63] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[62]. The pin parallel_in[62] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[61]. The pin parallel_in[61] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[60]. The pin parallel_in[60] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[59]. The pin parallel_in[59] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[58]. The pin parallel_in[58] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[57]. The pin parallel_in[57] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[56]. The pin parallel_in[56] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[55]. The pin parallel_in[55] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[54]. The pin parallel_in[54] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[53]. The pin parallel_in[53] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[52]. The pin parallel_in[52] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[51]. The pin parallel_in[51] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[50]. The pin parallel_in[50] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[49]. The pin parallel_in[49] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[48]. The pin parallel_in[48] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[47]. The pin parallel_in[47] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[46]. The pin parallel_in[46] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[45]. The pin parallel_in[45] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[44]. The pin parallel_in[44] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[43]. The pin parallel_in[43] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[42]. The pin parallel_in[42] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[41]. The pin parallel_in[41] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[40]. The pin parallel_in[40] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[39]. The pin parallel_in[39] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[38]. The pin parallel_in[38] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[37]. The pin parallel_in[37] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[36]. The pin parallel_in[36] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[35]. The pin parallel_in[35] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[34]. The pin parallel_in[34] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[33]. The pin parallel_in[33] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[32]. The pin parallel_in[32] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[31]. The pin parallel_in[31] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[30]. The pin parallel_in[30] on cell top does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 135 nets as they don't have enough gate area info.
Start DR iteration 1: non-uniform partition
Routed	1/35 Partitions, Violations =	113
Routed	2/35 Partitions, Violations =	113
Routed	3/35 Partitions, Violations =	105
Routed	4/35 Partitions, Violations =	102
Routed	5/35 Partitions, Violations =	97
Routed	6/35 Partitions, Violations =	94
Routed	7/35 Partitions, Violations =	89
Routed	8/35 Partitions, Violations =	83
Routed	9/35 Partitions, Violations =	83
Routed	10/35 Partitions, Violations =	80
Routed	11/35 Partitions, Violations =	82
Routed	12/35 Partitions, Violations =	81
Routed	13/35 Partitions, Violations =	76
Routed	14/35 Partitions, Violations =	77
Routed	15/35 Partitions, Violations =	79
Routed	16/35 Partitions, Violations =	76
Routed	17/35 Partitions, Violations =	74
Routed	18/35 Partitions, Violations =	73
Routed	19/35 Partitions, Violations =	61
Routed	20/35 Partitions, Violations =	59
Routed	21/35 Partitions, Violations =	58
Routed	22/35 Partitions, Violations =	57
Routed	23/35 Partitions, Violations =	55
Routed	24/35 Partitions, Violations =	41
Routed	25/35 Partitions, Violations =	40
Routed	26/35 Partitions, Violations =	37
Routed	27/35 Partitions, Violations =	33
Routed	28/35 Partitions, Violations =	30
Routed	29/35 Partitions, Violations =	27
Routed	30/35 Partitions, Violations =	25
Routed	31/35 Partitions, Violations =	17
Routed	32/35 Partitions, Violations =	16
Routed	33/35 Partitions, Violations =	15
Routed	34/35 Partitions, Violations =	13
Routed	35/35 Partitions, Violations =	12

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	12
	@@@@ Total number of instance ports with antenna violations =	0

	Diff net spacing : 2
	Less than minimum edge length : 3
	Off-grid : 7

[Iter 1] Elapsed real time: 0:00:20 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:20 total=0:00:21
[Iter 1] Stage (MB): Used  134  Alloctr  135  Proc    3 
[Iter 1] Total (MB): Used  162  Alloctr  163  Proc 7895 

End DR iteration 1 with 35 parts

Start DR iteration 2: non-uniform partition
Routed	1/4 Partitions, Violations =	11
Routed	2/4 Partitions, Violations =	7
Routed	3/4 Partitions, Violations =	3
Routed	4/4 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0
	@@@@ Total number of instance ports with antenna violations =	0


[Iter 2] Elapsed real time: 0:00:21 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:21 total=0:00:21
[Iter 2] Stage (MB): Used  134  Alloctr  135  Proc    3 
[Iter 2] Total (MB): Used  162  Alloctr  163  Proc 7895 

End DR iteration 2 with 4 parts

Start DR iteration 3: non-uniform partition
Routed	1/1 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0
	@@@@ Total number of instance ports with antenna violations =	0


[Iter 3] Elapsed real time: 0:00:21 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:21 total=0:00:21
[Iter 3] Stage (MB): Used  134  Alloctr  135  Proc    3 
[Iter 3] Total (MB): Used  162  Alloctr  163  Proc 7895 

End DR iteration 3 with 1 parts

	@@@@ Total nets not meeting constraints =	0

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:21 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:21 total=0:00:21
[DR] Stage (MB): Used   62  Alloctr   63  Proc    3 
[DR] Total (MB): Used   90  Alloctr   91  Proc 7895 

Redundant via insertion finished with 0 open nets, of which 0 are frozen

Redundant via insertion finished with 0 violations and 0 instance ports antenna violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0



Total Wire Length =                    58798 micron
Total Number of Contacts =             24433
Total Number of Wires =                24056
Total Number of PtConns =              3036
Total Number of Routed Wires =       22612
Total Routed Wire Length =           55260 micron
Total Number of Routed Contacts =       24042
	Layer                M1 :         76 micron
	Layer                M2 :      10244 micron
	Layer                M3 :       3873 micron
	Layer                M4 :      12568 micron
	Layer                M5 :      24745 micron
	Layer                M6 :       3753 micron
	Layer                M7 :          0 micron
	Layer                M8 :          0 micron
	Layer                M9 :          0 micron
	Layer                AP :          0 micron
	Via               VIA56 :          9
	Via           VIA56_1x2 :         48
	Via           VIA56_2x1 :        561
	Via               VIA45 :        283
	Via        FATVIA45_2x1 :          0
	Via           VIA45_1x2 :       2740
	Via      VIA45(rot)_2x1 :          1
	Via      VIA45(rot)_1x2 :          0
	Via           VIA45_2x1 :       1326
	Via               VIA34 :        254
	Via          VIA34(rot) :          2
	Via   FATVIA34(rot)_1x2 :          1
	Via        FATVIA34_1x2 :          0
	Via        FATVIA34_2x2 :          0
	Via   FATVIA34_2x2(rot) :          0
	Via        FATVIA34_4x1 :          0
	Via   FATVIA34(rot)_1x4 :          0
	Via   FATVIA34(rot)_4x1 :          0
	Via        FATVIA34_1x4 :          0
	Via           VIA34_1x2 :       2401
	Via      VIA34(rot)_2x1 :         22
	Via      VIA34(rot)_1x2 :         44
	Via           VIA34_2x1 :       2315
	Via               VIA23 :        584
	Via          VIA23(rot) :          4
	Via           VIA23_1x2 :       4344
	Via      VIA23(rot)_2x1 :        124
	Via      VIA23(rot)_1x2 :        166
	Via           VIA23_2x1 :       1202
	Via               VIA12 :       1840
	Via          VIA12(rot) :        242
	Via   FATVIA12(rot)_1x2 :         10
	Via        FATVIA12_1x2 :          1
	Via   FATVIA12_2x2(rot) :          0
	Via           VIA12_1x2 :       3390
	Via      VIA12(rot)_2x1 :        841
	Via      VIA12(rot)_1x2 :        404
	Via           VIA12_2x1 :        883

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 86.26% (21077 / 24433 vias)
 
    Layer VIA1       = 72.65% (5531   / 7613    vias)
        Weight 1     = 72.65% (5531    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 27.35% (2082    vias)
    Layer VIA2       = 90.85% (5838   / 6426    vias)
        Weight 1     = 90.85% (5838    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  9.15% (588     vias)
    Layer VIA3       = 94.14% (4948   / 5256    vias)
        Weight 1     = 94.14% (4948    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  5.86% (308     vias)
    Layer VIA4       = 91.84% (4151   / 4520    vias)
        Weight 1     = 91.84% (4151    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  8.16% (369     vias)
    Layer VIA5       = 98.54% (609    / 618     vias)
        Weight 1     = 98.54% (609     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  1.46% (9       vias)
 
  Total double via conversion rate    = 86.26% (21077 / 24433 vias)
 
    Layer VIA1       = 72.65% (5531   / 7613    vias)
    Layer VIA2       = 90.85% (5838   / 6426    vias)
    Layer VIA3       = 94.14% (4948   / 5256    vias)
    Layer VIA4       = 91.84% (4151   / 4520    vias)
    Layer VIA5       = 98.54% (609    / 618     vias)
 
  The optimized via conversion rate based on total routed via count = 86.26% (21077 / 24433 vias)
 
    Layer VIA1       = 72.65% (5531   / 7613    vias)
        Weight 1     = 72.65% (5531    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 27.35% (2082    vias)
    Layer VIA2       = 90.85% (5838   / 6426    vias)
        Weight 1     = 90.85% (5838    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  9.15% (588     vias)
    Layer VIA3       = 94.14% (4948   / 5256    vias)
        Weight 1     = 94.14% (4948    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  5.86% (308     vias)
    Layer VIA4       = 91.84% (4151   / 4520    vias)
        Weight 1     = 91.84% (4151    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  8.16% (369     vias)
    Layer VIA5       = 98.54% (609    / 618     vias)
        Weight 1     = 98.54% (609     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  1.46% (9       vias)
 

Total number of nets = 1963
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = 0
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Updating the database ...
Information: Extraction observers are detached as design net change threshold is reached.
Information: The net parasitics of block top are cleared. (TIM-123)
# ECO routing fix
route_eco
Generating Timing information  
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/route_opt.design'. (TIM-125)
Information: Design top has 1963 nets, 0 global routed, 1961 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'top'. (NEX-022)
---extraction options---
Corner: cornerSS
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Corner: cornerFF
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.enable_coupling_cap    : false
Extracting design: top 
NEX: virtual shield is applied in extraction.
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 1961 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1961, routed nets = 1961, across physical hierarchy nets = 0, parasitics cached nets = 1961, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Design  Scenario scenarioSS (Mode mode1 Corner cornerSS)
Generating Timing information  ... Done
Information: Serialized np data
INFO: timer data saved to /tmp/top_3240969_600014848.timdat
[End of Generating Timing Information] Elapsed real time: 0:00:01 
[End of Generating Timing Information] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M6
Error: The 'VIA1_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Error: The 'VIA2_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Found antenna rule mode 1, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9:  max ratio 5000, diode ratio {0.06 0 8000 50000} 
	layer AP: , diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA2:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA3:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA4:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA5:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA6:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA7:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA8:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer RV:  max ratio 200, diode ratio {0.06 0 83 400} 
Found antenna rule mode 2, diode mode 4:
	layer M1:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M2:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M3:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M4:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M5:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M6:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M7:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M8:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M9:  max ratio 5000 metal scale 1, diode ratio {0 1 0 0} 
	layer AP:  metal scale 1, diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA2:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA3:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA4:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA5:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA6:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA7:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA8:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer RV:  cut scale 1, diode ratio {0 0 1 0 0} 
Found antenna rule mode 4, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9: , diode ratio {0 0 1 0 0} 
	layer AP:  max ratio 2000, diode ratio {0.06 0 8000 30000} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1: , diode ratio {0 0 1 0 0} 
	layer VIA2: , diode ratio {0 0 1 0 0} 
	layer VIA3: , diode ratio {0 0 1 0 0} 
	layer VIA4: , diode ratio {0 0 1 0 0} 
	layer VIA5: , diode ratio {0 0 1 0 0} 
	layer VIA6: , diode ratio {0 0 1 0 0} 
	layer VIA7: , diode ratio {0 0 1 0 0} 
	layer VIA8: , diode ratio {0 0 1 0 0} 
	layer RV: , diode ratio {0 0 1 0 0} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.200 may be too small: wire/via-down 0.180, wire/via-up 0.225. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.350. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M9 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 3.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin ANTENNAHPBWP/I has no valid via regions. (ZRT-044)
[ECO: DbIn With Extraction] Elapsed real time: 0:00:00 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: DbIn With Extraction] Stage (MB): Used   21  Alloctr   21  Proc    0 
[ECO: DbIn With Extraction] Total (MB): Used   25  Alloctr   25  Proc 7895 
[ECO: Before Refresh Via Ladder Phase] Elapsed real time: 0:00:00 
[ECO: Before Refresh Via Ladder Phase] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Before Refresh Via Ladder Phase] Stage (MB): Used   21  Alloctr   21  Proc    0 
[ECO: Before Refresh Via Ladder Phase] Total (MB): Used   25  Alloctr   25  Proc 7895 

    Found 0 via ladders to verify.

VIA LADDER INFO: found 0 via ladder DRCs across 0 nets.
Updating the database ...

    Via ladders will be inserted on 0 of 0 ports with via ladder constraints.

Updating the database ...
[ECO: After Refresh Via Ladder Phase] Elapsed real time: 0:00:00 
[ECO: After Refresh Via Ladder Phase] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: After Refresh Via Ladder Phase] Stage (MB): Used   25  Alloctr   25  Proc    0 
[ECO: After Refresh Via Ladder Phase] Total (MB): Used   28  Alloctr   28  Proc 7895 
[ECO: Analysis] Elapsed real time: 0:00:00 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Analysis] Stage (MB): Used   25  Alloctr   25  Proc    0 
[ECO: Analysis] Total (MB): Used   28  Alloctr   28  Proc 7895 
Num of eco nets = 1963
Num of open eco nets = 0
[ECO: Init] Elapsed real time: 0:00:00 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Init] Stage (MB): Used   25  Alloctr   25  Proc    0 
[ECO: Init] Total (MB): Used   28  Alloctr   29  Proc 7895 
Loading timing information to the router from design
Timing information loaded to the router.
Printing options for 'route.common.*'
common.eco_route_fix_existing_drc                       :	 true                
common.verbose_level                                    :	 0                   
common.via_on_grid_by_layer_name                        :	 {VIA1_C false} {VIA2_C true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.detail.*'
detail.antenna_fixing_preference                        :	 use_diodes          
detail.diode_libcell_names                              :	 */ANTENNAHPBWP      
detail.eco_route_use_soft_spacing_for_timing_optimization:	 true                
detail.insert_diodes_during_routing                     :	 true                
detail.timing_driven                                    :	 true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned off for this design. (ZRT-613)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 4
      Metal lay (M1)0; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M5)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M6)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M7)6; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M8)7; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M9)8; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (RV)9; maxRatio 200.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 83.000 400.000 0.000)
      Metal lay (AP)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
    Antenna mode 2; diode mode 4
      Metal lay (M1)0; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA1)1; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M2)1; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA2)2; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M3)2; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA3)3; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M4)3; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA4)4; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M5)4; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA5)5; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M6)5; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA6)6; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M7)6; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA7)7; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M8)7; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA8)8; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M9)8; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 1.000 0.000 0.000 0.000); protectedMetalScale 1.000
      Cut lay (RV)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000); protectedCutScale 1.000
      Metal lay (AP)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000); protectedMetalScale 1.000
    Antenna mode 4; diode mode 4
      Metal lay (M1)0; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA1)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA2)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA3)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA4)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M5)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA5)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M6)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA6)6; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M7)6; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA7)7; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M8)7; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA8)8; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M9)8; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (RV)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (AP)9; maxRatio 2000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 30000.000 0.000)
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net mode[1]. The pin mode[1] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net mode[0]. The pin mode[0] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[127]. The pin parallel_in[127] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[126]. The pin parallel_in[126] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[125]. The pin parallel_in[125] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[124]. The pin parallel_in[124] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[123]. The pin parallel_in[123] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[122]. The pin parallel_in[122] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[121]. The pin parallel_in[121] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[120]. The pin parallel_in[120] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[119]. The pin parallel_in[119] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[118]. The pin parallel_in[118] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[117]. The pin parallel_in[117] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[116]. The pin parallel_in[116] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[115]. The pin parallel_in[115] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[114]. The pin parallel_in[114] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[113]. The pin parallel_in[113] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[112]. The pin parallel_in[112] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[111]. The pin parallel_in[111] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[110]. The pin parallel_in[110] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[109]. The pin parallel_in[109] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[108]. The pin parallel_in[108] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[107]. The pin parallel_in[107] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[106]. The pin parallel_in[106] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[105]. The pin parallel_in[105] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[104]. The pin parallel_in[104] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[103]. The pin parallel_in[103] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[102]. The pin parallel_in[102] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[101]. The pin parallel_in[101] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[100]. The pin parallel_in[100] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[99]. The pin parallel_in[99] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[98]. The pin parallel_in[98] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[97]. The pin parallel_in[97] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[96]. The pin parallel_in[96] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[95]. The pin parallel_in[95] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[94]. The pin parallel_in[94] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[93]. The pin parallel_in[93] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[92]. The pin parallel_in[92] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[91]. The pin parallel_in[91] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[90]. The pin parallel_in[90] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[89]. The pin parallel_in[89] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[88]. The pin parallel_in[88] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[87]. The pin parallel_in[87] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[86]. The pin parallel_in[86] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[85]. The pin parallel_in[85] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[84]. The pin parallel_in[84] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[83]. The pin parallel_in[83] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[82]. The pin parallel_in[82] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[81]. The pin parallel_in[81] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[80]. The pin parallel_in[80] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[79]. The pin parallel_in[79] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[78]. The pin parallel_in[78] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[77]. The pin parallel_in[77] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[76]. The pin parallel_in[76] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[75]. The pin parallel_in[75] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[74]. The pin parallel_in[74] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[73]. The pin parallel_in[73] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[72]. The pin parallel_in[72] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[71]. The pin parallel_in[71] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[70]. The pin parallel_in[70] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[69]. The pin parallel_in[69] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[68]. The pin parallel_in[68] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[67]. The pin parallel_in[67] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[66]. The pin parallel_in[66] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[65]. The pin parallel_in[65] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[64]. The pin parallel_in[64] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[63]. The pin parallel_in[63] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[62]. The pin parallel_in[62] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[61]. The pin parallel_in[61] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[60]. The pin parallel_in[60] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[59]. The pin parallel_in[59] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[58]. The pin parallel_in[58] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[57]. The pin parallel_in[57] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[56]. The pin parallel_in[56] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[55]. The pin parallel_in[55] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[54]. The pin parallel_in[54] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[53]. The pin parallel_in[53] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[52]. The pin parallel_in[52] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[51]. The pin parallel_in[51] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[50]. The pin parallel_in[50] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[49]. The pin parallel_in[49] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[48]. The pin parallel_in[48] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[47]. The pin parallel_in[47] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[46]. The pin parallel_in[46] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[45]. The pin parallel_in[45] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[44]. The pin parallel_in[44] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[43]. The pin parallel_in[43] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[42]. The pin parallel_in[42] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[41]. The pin parallel_in[41] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[40]. The pin parallel_in[40] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[39]. The pin parallel_in[39] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[38]. The pin parallel_in[38] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[37]. The pin parallel_in[37] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[36]. The pin parallel_in[36] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[35]. The pin parallel_in[35] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[34]. The pin parallel_in[34] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[33]. The pin parallel_in[33] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[32]. The pin parallel_in[32] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[31]. The pin parallel_in[31] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[30]. The pin parallel_in[30] on cell top does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 135 nets as they don't have enough gate area info.

Begin ECO DRC check ...

Checked	1/6 Partitions, Violations =	0
Checked	2/6 Partitions, Violations =	0
Checked	3/6 Partitions, Violations =	0
Checked	4/6 Partitions, Violations =	1
Checked	5/6 Partitions, Violations =	1
Checked	6/6 Partitions, Violations =	1

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	1

[DRC CHECK] Elapsed real time: 0:00:02 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc   42 
[DRC CHECK] Total (MB): Used  101  Alloctr  102  Proc 7961 

Total Wire Length =                    58816 micron
Total Number of Contacts =             24433
Total Number of Wires =                23925
Total Number of PtConns =              3137
Total Number of Routed Wires =       22593
Total Routed Wire Length =           55279 micron
Total Number of Routed Contacts =       24042
	Layer                M1 :         76 micron
	Layer                M2 :      10256 micron
	Layer                M3 :       3873 micron
	Layer                M4 :      12574 micron
	Layer                M5 :      24746 micron
	Layer                M6 :       3753 micron
	Layer                M7 :          0 micron
	Layer                M8 :          0 micron
	Layer                M9 :          0 micron
	Layer                AP :          0 micron
	Via               VIA56 :          9
	Via           VIA56_2x1 :        561
	Via           VIA56_1x2 :         48
	Via               VIA45 :        283
	Via        FATVIA45_2x1 :          0
	Via           VIA45_2x1 :       1326
	Via      VIA45(rot)_1x2 :          0
	Via      VIA45(rot)_2x1 :          1
	Via           VIA45_1x2 :       2740
	Via               VIA34 :        254
	Via          VIA34(rot) :          2
	Via   FATVIA34(rot)_1x2 :          1
	Via        FATVIA34_1x2 :          0
	Via        FATVIA34_2x2 :          0
	Via   FATVIA34_2x2(rot) :          0
	Via        FATVIA34_4x1 :          0
	Via   FATVIA34(rot)_1x4 :          0
	Via   FATVIA34(rot)_4x1 :          0
	Via        FATVIA34_1x4 :          0
	Via           VIA34_2x1 :       2315
	Via      VIA34(rot)_1x2 :         44
	Via      VIA34(rot)_2x1 :         22
	Via           VIA34_1x2 :       2401
	Via               VIA23 :        584
	Via          VIA23(rot) :          4
	Via           VIA23_1x2 :       4344
	Via      VIA23(rot)_2x1 :        124
	Via      VIA23(rot)_1x2 :        166
	Via           VIA23_2x1 :       1202
	Via               VIA12 :       1840
	Via          VIA12(rot) :        242
	Via   FATVIA12(rot)_1x2 :         10
	Via        FATVIA12_1x2 :          1
	Via   FATVIA12_2x2(rot) :          0
	Via           VIA12_1x2 :       3390
	Via      VIA12(rot)_2x1 :        841
	Via      VIA12(rot)_1x2 :        404
	Via           VIA12_2x1 :        883

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 86.26% (21077 / 24433 vias)
 
    Layer VIA1       = 72.65% (5531   / 7613    vias)
        Weight 1     = 72.65% (5531    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 27.35% (2082    vias)
    Layer VIA2       = 90.85% (5838   / 6426    vias)
        Weight 1     = 90.85% (5838    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  9.15% (588     vias)
    Layer VIA3       = 94.14% (4948   / 5256    vias)
        Weight 1     = 94.14% (4948    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  5.86% (308     vias)
    Layer VIA4       = 91.84% (4151   / 4520    vias)
        Weight 1     = 91.84% (4151    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  8.16% (369     vias)
    Layer VIA5       = 98.54% (609    / 618     vias)
        Weight 1     = 98.54% (609     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  1.46% (9       vias)
 
  Total double via conversion rate    = 86.26% (21077 / 24433 vias)
 
    Layer VIA1       = 72.65% (5531   / 7613    vias)
    Layer VIA2       = 90.85% (5838   / 6426    vias)
    Layer VIA3       = 94.14% (4948   / 5256    vias)
    Layer VIA4       = 91.84% (4151   / 4520    vias)
    Layer VIA5       = 98.54% (609    / 618     vias)
 
  The optimized via conversion rate based on total routed via count = 86.26% (21077 / 24433 vias)
 
    Layer VIA1       = 72.65% (5531   / 7613    vias)
        Weight 1     = 72.65% (5531    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 27.35% (2082    vias)
    Layer VIA2       = 90.85% (5838   / 6426    vias)
        Weight 1     = 90.85% (5838    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  9.15% (588     vias)
    Layer VIA3       = 94.14% (4948   / 5256    vias)
        Weight 1     = 94.14% (4948    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  5.86% (308     vias)
    Layer VIA4       = 91.84% (4151   / 4520    vias)
        Weight 1     = 91.84% (4151    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  8.16% (369     vias)
    Layer VIA5       = 98.54% (609    / 618     vias)
        Weight 1     = 98.54% (609     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  1.46% (9       vias)
 
Start net based rule analysis
Found 0 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00 
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Antenna analysis] Total (MB): Used  101  Alloctr  102  Proc 7961 
Warning: No antenna diodes found, or could not link them. (ZRT-302)
Warning: Antenna diode insertion will be off. (ZRT-301)
Total number of nets = 1963, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 4
      Metal lay (M1)0; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M5)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M6)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M7)6; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M8)7; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M9)8; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (RV)9; maxRatio 200.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 83.000 400.000 0.000)
      Metal lay (AP)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
    Antenna mode 2; diode mode 4
      Metal lay (M1)0; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA1)1; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M2)1; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA2)2; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M3)2; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA3)3; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M4)3; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA4)4; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M5)4; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA5)5; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M6)5; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA6)6; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M7)6; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA7)7; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M8)7; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA8)8; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M9)8; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 1.000 0.000 0.000 0.000); protectedMetalScale 1.000
      Cut lay (RV)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000); protectedCutScale 1.000
      Metal lay (AP)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000); protectedMetalScale 1.000
    Antenna mode 4; diode mode 4
      Metal lay (M1)0; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA1)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA2)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA3)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA4)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M5)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA5)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M6)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA6)6; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M7)6; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA7)7; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M8)7; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA8)8; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M9)8; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (RV)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (AP)9; maxRatio 2000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 30000.000 0.000)
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net mode[1]. The pin mode[1] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net mode[0]. The pin mode[0] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[127]. The pin parallel_in[127] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[126]. The pin parallel_in[126] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[125]. The pin parallel_in[125] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[124]. The pin parallel_in[124] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[123]. The pin parallel_in[123] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[122]. The pin parallel_in[122] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[121]. The pin parallel_in[121] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[120]. The pin parallel_in[120] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[119]. The pin parallel_in[119] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[118]. The pin parallel_in[118] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[117]. The pin parallel_in[117] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[116]. The pin parallel_in[116] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[115]. The pin parallel_in[115] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[114]. The pin parallel_in[114] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[113]. The pin parallel_in[113] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[112]. The pin parallel_in[112] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[111]. The pin parallel_in[111] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[110]. The pin parallel_in[110] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[109]. The pin parallel_in[109] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[108]. The pin parallel_in[108] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[107]. The pin parallel_in[107] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[106]. The pin parallel_in[106] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[105]. The pin parallel_in[105] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[104]. The pin parallel_in[104] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[103]. The pin parallel_in[103] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[102]. The pin parallel_in[102] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[101]. The pin parallel_in[101] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[100]. The pin parallel_in[100] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[99]. The pin parallel_in[99] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[98]. The pin parallel_in[98] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[97]. The pin parallel_in[97] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[96]. The pin parallel_in[96] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[95]. The pin parallel_in[95] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[94]. The pin parallel_in[94] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[93]. The pin parallel_in[93] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[92]. The pin parallel_in[92] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[91]. The pin parallel_in[91] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[90]. The pin parallel_in[90] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[89]. The pin parallel_in[89] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[88]. The pin parallel_in[88] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[87]. The pin parallel_in[87] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[86]. The pin parallel_in[86] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[85]. The pin parallel_in[85] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[84]. The pin parallel_in[84] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[83]. The pin parallel_in[83] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[82]. The pin parallel_in[82] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[81]. The pin parallel_in[81] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[80]. The pin parallel_in[80] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[79]. The pin parallel_in[79] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[78]. The pin parallel_in[78] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[77]. The pin parallel_in[77] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[76]. The pin parallel_in[76] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[75]. The pin parallel_in[75] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[74]. The pin parallel_in[74] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[73]. The pin parallel_in[73] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[72]. The pin parallel_in[72] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[71]. The pin parallel_in[71] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[70]. The pin parallel_in[70] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[69]. The pin parallel_in[69] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[68]. The pin parallel_in[68] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[67]. The pin parallel_in[67] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[66]. The pin parallel_in[66] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[65]. The pin parallel_in[65] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[64]. The pin parallel_in[64] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[63]. The pin parallel_in[63] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[62]. The pin parallel_in[62] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[61]. The pin parallel_in[61] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[60]. The pin parallel_in[60] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[59]. The pin parallel_in[59] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[58]. The pin parallel_in[58] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[57]. The pin parallel_in[57] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[56]. The pin parallel_in[56] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[55]. The pin parallel_in[55] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[54]. The pin parallel_in[54] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[53]. The pin parallel_in[53] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[52]. The pin parallel_in[52] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[51]. The pin parallel_in[51] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[50]. The pin parallel_in[50] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[49]. The pin parallel_in[49] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[48]. The pin parallel_in[48] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[47]. The pin parallel_in[47] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[46]. The pin parallel_in[46] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[45]. The pin parallel_in[45] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[44]. The pin parallel_in[44] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[43]. The pin parallel_in[43] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[42]. The pin parallel_in[42] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[41]. The pin parallel_in[41] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[40]. The pin parallel_in[40] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[39]. The pin parallel_in[39] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[38]. The pin parallel_in[38] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[37]. The pin parallel_in[37] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[36]. The pin parallel_in[36] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[35]. The pin parallel_in[35] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[34]. The pin parallel_in[34] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[33]. The pin parallel_in[33] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[32]. The pin parallel_in[32] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[31]. The pin parallel_in[31] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[30]. The pin parallel_in[30] on cell top does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 135 nets as they don't have enough gate area info.
Start DR iteration 0: non-uniform partition
Routed	1/1 Partitions, Violations =	4

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	4
	@@@@ Total number of instance ports with antenna violations =	0

	Diff net spacing : 1
	Off-grid : 2
	Short : 1

[Iter 0] Elapsed real time: 0:00:02 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 0] Stage (MB): Used   72  Alloctr   73  Proc   66 
[Iter 0] Total (MB): Used  101  Alloctr  102  Proc 7961 

End DR iteration 0 with 1 parts

Start DR iteration 1: non-uniform partition
Routed	1/1 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0
	@@@@ Total number of instance ports with antenna violations =	0


[Iter 1] Elapsed real time: 0:00:02 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 1] Stage (MB): Used   72  Alloctr   73  Proc   66 
[Iter 1] Total (MB): Used  101  Alloctr  102  Proc 7961 

End DR iteration 1 with 1 parts

	@@@@ Total nets not meeting constraints =	0

Finish DR since reached 0 DRC


DR finished with 0 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0


Total Wire Length =                    58817 micron
Total Number of Contacts =             24433
Total Number of Wires =                23928
Total Number of PtConns =              3136
Total Number of Routed Wires =       22597
Total Routed Wire Length =           55279 micron
Total Number of Routed Contacts =       24042
	Layer                M1 :         76 micron
	Layer                M2 :      10256 micron
	Layer                M3 :       3874 micron
	Layer                M4 :      12574 micron
	Layer                M5 :      24746 micron
	Layer                M6 :       3753 micron
	Layer                M7 :          0 micron
	Layer                M8 :          0 micron
	Layer                M9 :          0 micron
	Layer                AP :          0 micron
	Via               VIA56 :          9
	Via           VIA56_2x1 :        561
	Via           VIA56_1x2 :         48
	Via               VIA45 :        283
	Via        FATVIA45_2x1 :          0
	Via           VIA45_2x1 :       1326
	Via      VIA45(rot)_1x2 :          0
	Via      VIA45(rot)_2x1 :          1
	Via           VIA45_1x2 :       2740
	Via               VIA34 :        255
	Via          VIA34(rot) :          2
	Via   FATVIA34(rot)_1x2 :          1
	Via        FATVIA34_1x2 :          0
	Via        FATVIA34_2x2 :          0
	Via   FATVIA34_2x2(rot) :          0
	Via        FATVIA34_4x1 :          0
	Via   FATVIA34(rot)_1x4 :          0
	Via   FATVIA34(rot)_4x1 :          0
	Via        FATVIA34_1x4 :          0
	Via           VIA34_2x1 :       2314
	Via      VIA34(rot)_1x2 :         44
	Via      VIA34(rot)_2x1 :         22
	Via           VIA34_1x2 :       2401
	Via               VIA23 :        588
	Via          VIA23(rot) :          4
	Via           VIA23_1x2 :       4341
	Via      VIA23(rot)_2x1 :        124
	Via      VIA23(rot)_1x2 :        166
	Via           VIA23_2x1 :       1201
	Via               VIA12 :       1842
	Via          VIA12(rot) :        242
	Via   FATVIA12(rot)_1x2 :         10
	Via        FATVIA12_1x2 :          1
	Via   FATVIA12_2x2(rot) :          0
	Via           VIA12_1x2 :       3389
	Via      VIA12(rot)_2x1 :        840
	Via      VIA12(rot)_1x2 :        404
	Via           VIA12_2x1 :        883

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 86.24% (21070 / 24433 vias)
 
    Layer VIA1       = 72.63% (5529   / 7613    vias)
        Weight 1     = 72.63% (5529    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 27.37% (2084    vias)
    Layer VIA2       = 90.79% (5834   / 6426    vias)
        Weight 1     = 90.79% (5834    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  9.21% (592     vias)
    Layer VIA3       = 94.12% (4947   / 5256    vias)
        Weight 1     = 94.12% (4947    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  5.88% (309     vias)
    Layer VIA4       = 91.84% (4151   / 4520    vias)
        Weight 1     = 91.84% (4151    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  8.16% (369     vias)
    Layer VIA5       = 98.54% (609    / 618     vias)
        Weight 1     = 98.54% (609     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  1.46% (9       vias)
 
  Total double via conversion rate    = 86.24% (21070 / 24433 vias)
 
    Layer VIA1       = 72.63% (5529   / 7613    vias)
    Layer VIA2       = 90.79% (5834   / 6426    vias)
    Layer VIA3       = 94.12% (4947   / 5256    vias)
    Layer VIA4       = 91.84% (4151   / 4520    vias)
    Layer VIA5       = 98.54% (609    / 618     vias)
 
  The optimized via conversion rate based on total routed via count = 86.24% (21070 / 24433 vias)
 
    Layer VIA1       = 72.63% (5529   / 7613    vias)
        Weight 1     = 72.63% (5529    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 27.37% (2084    vias)
    Layer VIA2       = 90.79% (5834   / 6426    vias)
        Weight 1     = 90.79% (5834    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  9.21% (592     vias)
    Layer VIA3       = 94.12% (4947   / 5256    vias)
        Weight 1     = 94.12% (4947    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  5.88% (309     vias)
    Layer VIA4       = 91.84% (4151   / 4520    vias)
        Weight 1     = 91.84% (4151    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  8.16% (369     vias)
    Layer VIA5       = 98.54% (609    / 618     vias)
        Weight 1     = 98.54% (609     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  1.46% (9       vias)
 



Begin timing optimization in DR ...

Printing options for 'route.common.*'
common.eco_route_fix_existing_drc                       :	 true                
common.verbose_level                                    :	 0                   
common.via_on_grid_by_layer_name                        :	 {VIA1_C false} {VIA2_C true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.detail.*'
detail.antenna_fixing_preference                        :	 use_diodes          
detail.diode_libcell_names                              :	 */ANTENNAHPBWP      
detail.eco_route_use_soft_spacing_for_timing_optimization:	 true                
detail.insert_diodes_during_routing                     :	 true                
detail.timing_driven                                    :	 true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned off for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:02 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Dr init] Stage (MB): Used   12  Alloctr   12  Proc   66 
[Dr init] Total (MB): Used   40  Alloctr   41  Proc 7961 

Begin timing soft drc check ...

Created 0 soft drcs


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0
[SOFT DRC] Elapsed real time: 0:00:00 
[SOFT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SOFT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SOFT DRC] Total (MB): Used   40  Alloctr   41  Proc 7961 
[DR] Elapsed real time: 0:00:02 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DR] Stage (MB): Used    0  Alloctr    0  Proc   66 
[DR] Total (MB): Used   29  Alloctr   30  Proc 7961 
[DR: Done] Elapsed real time: 0:00:02 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc   66 
[DR: Done] Total (MB): Used   29  Alloctr   30  Proc 7961 


Finished timing optimization in DR ...


Nets that have been changed:
Net 1 = place_optHFSNET_30
Net 2 = clock_optZCTSNET_18
Net 3 = clock_optZCTSNET_19
Net 4 = clk_clock_gate_p1_reg
Total number of changed nets = 4 (out of 1963)

[DR: Done] Elapsed real time: 0:00:02 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc   66 
[DR: Done] Total (MB): Used   29  Alloctr   30  Proc 7961 
[ECO: DR] Elapsed real time: 0:00:03 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[ECO: DR] Stage (MB): Used   26  Alloctr   26  Proc   66 
[ECO: DR] Total (MB): Used   29  Alloctr   30  Proc 7961 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations and 0 instance ports antenna violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0



Total Wire Length =                    58817 micron
Total Number of Contacts =             24433
Total Number of Wires =                23928
Total Number of PtConns =              3136
Total Number of Routed Wires =       22597
Total Routed Wire Length =           55279 micron
Total Number of Routed Contacts =       24042
	Layer                M1 :         76 micron
	Layer                M2 :      10256 micron
	Layer                M3 :       3874 micron
	Layer                M4 :      12574 micron
	Layer                M5 :      24746 micron
	Layer                M6 :       3753 micron
	Layer                M7 :          0 micron
	Layer                M8 :          0 micron
	Layer                M9 :          0 micron
	Layer                AP :          0 micron
	Via               VIA56 :          9
	Via           VIA56_2x1 :        561
	Via           VIA56_1x2 :         48
	Via               VIA45 :        283
	Via        FATVIA45_2x1 :          0
	Via           VIA45_2x1 :       1326
	Via      VIA45(rot)_1x2 :          0
	Via      VIA45(rot)_2x1 :          1
	Via           VIA45_1x2 :       2740
	Via               VIA34 :        255
	Via          VIA34(rot) :          2
	Via   FATVIA34(rot)_1x2 :          1
	Via        FATVIA34_1x2 :          0
	Via        FATVIA34_2x2 :          0
	Via   FATVIA34_2x2(rot) :          0
	Via        FATVIA34_4x1 :          0
	Via   FATVIA34(rot)_1x4 :          0
	Via   FATVIA34(rot)_4x1 :          0
	Via        FATVIA34_1x4 :          0
	Via           VIA34_2x1 :       2314
	Via      VIA34(rot)_1x2 :         44
	Via      VIA34(rot)_2x1 :         22
	Via           VIA34_1x2 :       2401
	Via               VIA23 :        588
	Via          VIA23(rot) :          4
	Via           VIA23_1x2 :       4341
	Via      VIA23(rot)_2x1 :        124
	Via      VIA23(rot)_1x2 :        166
	Via           VIA23_2x1 :       1201
	Via               VIA12 :       1842
	Via          VIA12(rot) :        242
	Via   FATVIA12(rot)_1x2 :         10
	Via        FATVIA12_1x2 :          1
	Via   FATVIA12_2x2(rot) :          0
	Via           VIA12_1x2 :       3389
	Via      VIA12(rot)_2x1 :        840
	Via      VIA12(rot)_1x2 :        404
	Via           VIA12_2x1 :        883

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 86.24% (21070 / 24433 vias)
 
    Layer VIA1       = 72.63% (5529   / 7613    vias)
        Weight 1     = 72.63% (5529    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 27.37% (2084    vias)
    Layer VIA2       = 90.79% (5834   / 6426    vias)
        Weight 1     = 90.79% (5834    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  9.21% (592     vias)
    Layer VIA3       = 94.12% (4947   / 5256    vias)
        Weight 1     = 94.12% (4947    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  5.88% (309     vias)
    Layer VIA4       = 91.84% (4151   / 4520    vias)
        Weight 1     = 91.84% (4151    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  8.16% (369     vias)
    Layer VIA5       = 98.54% (609    / 618     vias)
        Weight 1     = 98.54% (609     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  1.46% (9       vias)
 
  Total double via conversion rate    = 86.24% (21070 / 24433 vias)
 
    Layer VIA1       = 72.63% (5529   / 7613    vias)
    Layer VIA2       = 90.79% (5834   / 6426    vias)
    Layer VIA3       = 94.12% (4947   / 5256    vias)
    Layer VIA4       = 91.84% (4151   / 4520    vias)
    Layer VIA5       = 98.54% (609    / 618     vias)
 
  The optimized via conversion rate based on total routed via count = 86.24% (21070 / 24433 vias)
 
    Layer VIA1       = 72.63% (5529   / 7613    vias)
        Weight 1     = 72.63% (5529    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 27.37% (2084    vias)
    Layer VIA2       = 90.79% (5834   / 6426    vias)
        Weight 1     = 90.79% (5834    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  9.21% (592     vias)
    Layer VIA3       = 94.12% (4947   / 5256    vias)
        Weight 1     = 94.12% (4947    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  5.88% (309     vias)
    Layer VIA4       = 91.84% (4151   / 4520    vias)
        Weight 1     = 91.84% (4151    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  8.16% (369     vias)
    Layer VIA5       = 98.54% (609    / 618     vias)
        Weight 1     = 98.54% (609     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  1.46% (9       vias)
 

Total number of nets = 1963
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = 0
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Total Wire Length =                    58817 micron
Total Number of Contacts =             24433
Total Number of Wires =                23928
Total Number of PtConns =              3136
Total Number of Routed Wires =       22597
Total Routed Wire Length =           55279 micron
Total Number of Routed Contacts =       24042
	Layer                M1 :         76 micron
	Layer                M2 :      10256 micron
	Layer                M3 :       3874 micron
	Layer                M4 :      12574 micron
	Layer                M5 :      24746 micron
	Layer                M6 :       3753 micron
	Layer                M7 :          0 micron
	Layer                M8 :          0 micron
	Layer                M9 :          0 micron
	Layer                AP :          0 micron
	Via               VIA56 :          9
	Via           VIA56_2x1 :        561
	Via           VIA56_1x2 :         48
	Via               VIA45 :        283
	Via        FATVIA45_2x1 :          0
	Via           VIA45_2x1 :       1326
	Via      VIA45(rot)_1x2 :          0
	Via      VIA45(rot)_2x1 :          1
	Via           VIA45_1x2 :       2740
	Via               VIA34 :        255
	Via          VIA34(rot) :          2
	Via   FATVIA34(rot)_1x2 :          1
	Via        FATVIA34_1x2 :          0
	Via        FATVIA34_2x2 :          0
	Via   FATVIA34_2x2(rot) :          0
	Via        FATVIA34_4x1 :          0
	Via   FATVIA34(rot)_1x4 :          0
	Via   FATVIA34(rot)_4x1 :          0
	Via        FATVIA34_1x4 :          0
	Via           VIA34_2x1 :       2314
	Via      VIA34(rot)_1x2 :         44
	Via      VIA34(rot)_2x1 :         22
	Via           VIA34_1x2 :       2401
	Via               VIA23 :        588
	Via          VIA23(rot) :          4
	Via           VIA23_1x2 :       4341
	Via      VIA23(rot)_2x1 :        124
	Via      VIA23(rot)_1x2 :        166
	Via           VIA23_2x1 :       1201
	Via               VIA12 :       1842
	Via          VIA12(rot) :        242
	Via   FATVIA12(rot)_1x2 :         10
	Via        FATVIA12_1x2 :          1
	Via   FATVIA12_2x2(rot) :          0
	Via           VIA12_1x2 :       3389
	Via      VIA12(rot)_2x1 :        840
	Via      VIA12(rot)_1x2 :        404
	Via           VIA12_2x1 :        883

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 86.24% (21070 / 24433 vias)
 
    Layer VIA1       = 72.63% (5529   / 7613    vias)
        Weight 1     = 72.63% (5529    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 27.37% (2084    vias)
    Layer VIA2       = 90.79% (5834   / 6426    vias)
        Weight 1     = 90.79% (5834    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  9.21% (592     vias)
    Layer VIA3       = 94.12% (4947   / 5256    vias)
        Weight 1     = 94.12% (4947    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  5.88% (309     vias)
    Layer VIA4       = 91.84% (4151   / 4520    vias)
        Weight 1     = 91.84% (4151    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  8.16% (369     vias)
    Layer VIA5       = 98.54% (609    / 618     vias)
        Weight 1     = 98.54% (609     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  1.46% (9       vias)
 
  Total double via conversion rate    = 86.24% (21070 / 24433 vias)
 
    Layer VIA1       = 72.63% (5529   / 7613    vias)
    Layer VIA2       = 90.79% (5834   / 6426    vias)
    Layer VIA3       = 94.12% (4947   / 5256    vias)
    Layer VIA4       = 91.84% (4151   / 4520    vias)
    Layer VIA5       = 98.54% (609    / 618     vias)
 
  The optimized via conversion rate based on total routed via count = 86.24% (21070 / 24433 vias)
 
    Layer VIA1       = 72.63% (5529   / 7613    vias)
        Weight 1     = 72.63% (5529    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 27.37% (2084    vias)
    Layer VIA2       = 90.79% (5834   / 6426    vias)
        Weight 1     = 90.79% (5834    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  9.21% (592     vias)
    Layer VIA3       = 94.12% (4947   / 5256    vias)
        Weight 1     = 94.12% (4947    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  5.88% (309     vias)
    Layer VIA4       = 91.84% (4151   / 4520    vias)
        Weight 1     = 91.84% (4151    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  8.16% (369     vias)
    Layer VIA5       = 98.54% (609    / 618     vias)
        Weight 1     = 98.54% (609     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  1.46% (9       vias)
 
Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
...updated 4 nets with eco mode
[ECO: End] Elapsed real time: 0:00:03 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[ECO: End] Stage (MB): Used   -2  Alloctr   -2  Proc   66 
[ECO: End] Total (MB): Used    0  Alloctr    1  Proc 7961 
# Check the routing
check_routes
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M6
Error: The 'VIA1_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Error: The 'VIA2_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Found antenna rule mode 1, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9:  max ratio 5000, diode ratio {0.06 0 8000 50000} 
	layer AP: , diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA2:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA3:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA4:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA5:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA6:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA7:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA8:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer RV:  max ratio 200, diode ratio {0.06 0 83 400} 
Found antenna rule mode 2, diode mode 4:
	layer M1:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M2:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M3:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M4:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M5:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M6:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M7:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M8:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M9:  max ratio 5000 metal scale 1, diode ratio {0 1 0 0} 
	layer AP:  metal scale 1, diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA2:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA3:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA4:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA5:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA6:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA7:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA8:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer RV:  cut scale 1, diode ratio {0 0 1 0 0} 
Found antenna rule mode 4, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9: , diode ratio {0 0 1 0 0} 
	layer AP:  max ratio 2000, diode ratio {0.06 0 8000 30000} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1: , diode ratio {0 0 1 0 0} 
	layer VIA2: , diode ratio {0 0 1 0 0} 
	layer VIA3: , diode ratio {0 0 1 0 0} 
	layer VIA4: , diode ratio {0 0 1 0 0} 
	layer VIA5: , diode ratio {0 0 1 0 0} 
	layer VIA6: , diode ratio {0 0 1 0 0} 
	layer VIA7: , diode ratio {0 0 1 0 0} 
	layer VIA8: , diode ratio {0 0 1 0 0} 
	layer RV: , diode ratio {0 0 1 0 0} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.200 may be too small: wire/via-down 0.180, wire/via-up 0.225. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.350. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M9 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 3.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 5.03 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 5.03 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)


Start checking for open nets ... 

Total number of nets = 1963, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 1963 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used   28  Alloctr   28  Proc 7961 
Printing options for 'route.common.*'
common.eco_route_fix_existing_drc                       :	 true                
common.verbose_level                                    :	 0                   
common.via_on_grid_by_layer_name                        :	 {VIA1_C false} {VIA2_C true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.detail.*'
detail.antenna_fixing_preference                        :	 use_diodes          
detail.diode_libcell_names                              :	 */ANTENNAHPBWP      
detail.eco_route_use_soft_spacing_for_timing_optimization:	 true                
detail.insert_diodes_during_routing                     :	 true                
detail.timing_driven                                    :	 true                

Printing options for 'route.auto_via_ladder.*'

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 4
      Metal lay (M1)0; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M5)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M6)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M7)6; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M8)7; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M9)8; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (RV)9; maxRatio 200.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 83.000 400.000 0.000)
      Metal lay (AP)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
    Antenna mode 2; diode mode 4
      Metal lay (M1)0; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA1)1; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M2)1; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA2)2; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M3)2; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA3)3; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M4)3; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA4)4; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M5)4; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA5)5; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M6)5; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA6)6; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M7)6; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA7)7; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M8)7; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA8)8; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M9)8; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 1.000 0.000 0.000 0.000); protectedMetalScale 1.000
      Cut lay (RV)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000); protectedCutScale 1.000
      Metal lay (AP)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000); protectedMetalScale 1.000
    Antenna mode 4; diode mode 4
      Metal lay (M1)0; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA1)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA2)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA3)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA4)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M5)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA5)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M6)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA6)6; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M7)6; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA7)7; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M8)7; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA8)8; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M9)8; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (RV)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (AP)9; maxRatio 2000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 30000.000 0.000)
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net mode[1]. The pin mode[1] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net mode[0]. The pin mode[0] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[127]. The pin parallel_in[127] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[126]. The pin parallel_in[126] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[125]. The pin parallel_in[125] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[124]. The pin parallel_in[124] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[123]. The pin parallel_in[123] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[122]. The pin parallel_in[122] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[121]. The pin parallel_in[121] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[120]. The pin parallel_in[120] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[119]. The pin parallel_in[119] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[118]. The pin parallel_in[118] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[117]. The pin parallel_in[117] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[116]. The pin parallel_in[116] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[115]. The pin parallel_in[115] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[114]. The pin parallel_in[114] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[113]. The pin parallel_in[113] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[112]. The pin parallel_in[112] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[111]. The pin parallel_in[111] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[110]. The pin parallel_in[110] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[109]. The pin parallel_in[109] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[108]. The pin parallel_in[108] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[107]. The pin parallel_in[107] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[106]. The pin parallel_in[106] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[105]. The pin parallel_in[105] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[104]. The pin parallel_in[104] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[103]. The pin parallel_in[103] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[102]. The pin parallel_in[102] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[101]. The pin parallel_in[101] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[100]. The pin parallel_in[100] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[99]. The pin parallel_in[99] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[98]. The pin parallel_in[98] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[97]. The pin parallel_in[97] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[96]. The pin parallel_in[96] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[95]. The pin parallel_in[95] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[94]. The pin parallel_in[94] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[93]. The pin parallel_in[93] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[92]. The pin parallel_in[92] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[91]. The pin parallel_in[91] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[90]. The pin parallel_in[90] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[89]. The pin parallel_in[89] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[88]. The pin parallel_in[88] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[87]. The pin parallel_in[87] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[86]. The pin parallel_in[86] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[85]. The pin parallel_in[85] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[84]. The pin parallel_in[84] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[83]. The pin parallel_in[83] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[82]. The pin parallel_in[82] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[81]. The pin parallel_in[81] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[80]. The pin parallel_in[80] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[79]. The pin parallel_in[79] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[78]. The pin parallel_in[78] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[77]. The pin parallel_in[77] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[76]. The pin parallel_in[76] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[75]. The pin parallel_in[75] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[74]. The pin parallel_in[74] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[73]. The pin parallel_in[73] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[72]. The pin parallel_in[72] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[71]. The pin parallel_in[71] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[70]. The pin parallel_in[70] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[69]. The pin parallel_in[69] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[68]. The pin parallel_in[68] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[67]. The pin parallel_in[67] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[66]. The pin parallel_in[66] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[65]. The pin parallel_in[65] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[64]. The pin parallel_in[64] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[63]. The pin parallel_in[63] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[62]. The pin parallel_in[62] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[61]. The pin parallel_in[61] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[60]. The pin parallel_in[60] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[59]. The pin parallel_in[59] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[58]. The pin parallel_in[58] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[57]. The pin parallel_in[57] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[56]. The pin parallel_in[56] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[55]. The pin parallel_in[55] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[54]. The pin parallel_in[54] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[53]. The pin parallel_in[53] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[52]. The pin parallel_in[52] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[51]. The pin parallel_in[51] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[50]. The pin parallel_in[50] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[49]. The pin parallel_in[49] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[48]. The pin parallel_in[48] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[47]. The pin parallel_in[47] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[46]. The pin parallel_in[46] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[45]. The pin parallel_in[45] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[44]. The pin parallel_in[44] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[43]. The pin parallel_in[43] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[42]. The pin parallel_in[42] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[41]. The pin parallel_in[41] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[40]. The pin parallel_in[40] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[39]. The pin parallel_in[39] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[38]. The pin parallel_in[38] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[37]. The pin parallel_in[37] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[36]. The pin parallel_in[36] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[35]. The pin parallel_in[35] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[34]. The pin parallel_in[34] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[33]. The pin parallel_in[33] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[32]. The pin parallel_in[32] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[31]. The pin parallel_in[31] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[30]. The pin parallel_in[30] on cell top does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 135 nets as they don't have enough gate area info.

Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked	1/6 Partitions, Violations =	0
Checked	2/6 Partitions, Violations =	0
Checked	3/6 Partitions, Violations =	0
Checked	4/6 Partitions, Violations =	0
Checked	5/6 Partitions, Violations =	0
Checked	6/6 Partitions, Violations =	0
[DRC CHECK] Elapsed real time: 0:00:02 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  100  Alloctr  101  Proc 7961 
Start net based rule analysis
Found 0 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00 
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Antenna analysis] Total (MB): Used  100  Alloctr  101  Proc 7961 

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0


Total Wire Length =                    58812 micron
Total Number of Contacts =             24433
Total Number of Wires =                23952
Total Number of PtConns =              3135
Total Number of Routed Wires =       22618
Total Routed Wire Length =           55274 micron
Total Number of Routed Contacts =       24042
	Layer                M1 :         76 micron
	Layer                M2 :      10254 micron
	Layer                M3 :       3874 micron
	Layer                M4 :      12571 micron
	Layer                M5 :      24746 micron
	Layer                M6 :       3753 micron
	Layer                M7 :          0 micron
	Layer                M8 :          0 micron
	Layer                M9 :          0 micron
	Layer                AP :          0 micron
	Via               VIA56 :          9
	Via           VIA56_1x2 :         48
	Via           VIA56_2x1 :        561
	Via               VIA45 :        283
	Via        FATVIA45_2x1 :          0
	Via      VIA45(rot)_1x2 :          0
	Via      VIA45(rot)_2x1 :          1
	Via           VIA45_1x2 :       2740
	Via           VIA45_2x1 :       1326
	Via               VIA34 :        255
	Via          VIA34(rot) :          2
	Via   FATVIA34(rot)_1x2 :          1
	Via        FATVIA34_1x2 :          0
	Via        FATVIA34_2x2 :          0
	Via   FATVIA34_2x2(rot) :          0
	Via        FATVIA34_4x1 :          0
	Via   FATVIA34(rot)_1x4 :          0
	Via   FATVIA34(rot)_4x1 :          0
	Via        FATVIA34_1x4 :          0
	Via      VIA34(rot)_1x2 :         44
	Via      VIA34(rot)_2x1 :         22
	Via           VIA34_1x2 :       2401
	Via           VIA34_2x1 :       2314
	Via               VIA23 :        588
	Via          VIA23(rot) :          4
	Via      VIA23(rot)_1x2 :        166
	Via      VIA23(rot)_2x1 :        124
	Via           VIA23_1x2 :       4341
	Via           VIA23_2x1 :       1201
	Via               VIA12 :       1842
	Via          VIA12(rot) :        242
	Via   FATVIA12(rot)_1x2 :         10
	Via        FATVIA12_1x2 :          1
	Via   FATVIA12_2x2(rot) :          0
	Via      VIA12(rot)_1x2 :        404
	Via      VIA12(rot)_2x1 :        840
	Via           VIA12_1x2 :       3389
	Via           VIA12_2x1 :        883

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 86.24% (21070 / 24433 vias)
 
    Layer VIA1       = 72.63% (5529   / 7613    vias)
        Weight 1     = 72.63% (5529    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 27.37% (2084    vias)
    Layer VIA2       = 90.79% (5834   / 6426    vias)
        Weight 1     = 90.79% (5834    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  9.21% (592     vias)
    Layer VIA3       = 94.12% (4947   / 5256    vias)
        Weight 1     = 94.12% (4947    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  5.88% (309     vias)
    Layer VIA4       = 91.84% (4151   / 4520    vias)
        Weight 1     = 91.84% (4151    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  8.16% (369     vias)
    Layer VIA5       = 98.54% (609    / 618     vias)
        Weight 1     = 98.54% (609     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  1.46% (9       vias)
 
  Total double via conversion rate    = 86.24% (21070 / 24433 vias)
 
    Layer VIA1       = 72.63% (5529   / 7613    vias)
    Layer VIA2       = 90.79% (5834   / 6426    vias)
    Layer VIA3       = 94.12% (4947   / 5256    vias)
    Layer VIA4       = 91.84% (4151   / 4520    vias)
    Layer VIA5       = 98.54% (609    / 618     vias)
 
  The optimized via conversion rate based on total routed via count = 86.24% (21070 / 24433 vias)
 
    Layer VIA1       = 72.63% (5529   / 7613    vias)
        Weight 1     = 72.63% (5529    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 27.37% (2084    vias)
    Layer VIA2       = 90.79% (5834   / 6426    vias)
        Weight 1     = 90.79% (5834    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  9.21% (592     vias)
    Layer VIA3       = 94.12% (4947   / 5256    vias)
        Weight 1     = 94.12% (4947    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  5.88% (309     vias)
    Layer VIA4       = 91.84% (4151   / 4520    vias)
        Weight 1     = 91.84% (4151    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  8.16% (369     vias)
    Layer VIA5       = 98.54% (609    / 618     vias)
        Weight 1     = 98.54% (609     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  1.46% (9       vias)
 


Verify Summary:

Total number of nets = 1963, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = 0
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


check_lvs
Information: Using 1 threads for LVS
[Check Short] Stage 1	Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 1-2	Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 2	Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 2-2	Elapsed =    0:00:01, CPU =    0:00:01
[Check Short] Stage 3	Elapsed =    0:00:01, CPU =    0:00:01
[Check Short] End	Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] Init	Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 10% 	Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 20% 	Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 30% 	Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 40% 	Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 50% 	Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 60% 	Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 70% 	Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 80% 	Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 90% 	Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] All nets are submitted.
[Check Net] 100%	Elapsed =    0:00:01, CPU =    0:00:01

===============================================================
    Maximum number of violations is set to 20
    Abort checking when more than 20 violations are found
    All violations might not be found.
===============================================================
Total number of input nets is 1963.
Total number of short violations is 0.
Total number of open nets is 0.
Total number of floating route violations is 0.

Elapsed =    0:00:01, CPU =    0:00:01
1
# Connect PG nets
connect_pg_net -net VDD [get_pins -hierarchical  */VDD]
1
connect_pg_net -net VSS [get_pins -hierarchical  */VSS]
1
#### ----- Analyze the design and generate reports ----- ####
check_legality 
Information: The command 'check_legality' cleared the undo history. (UNDO-016)

************************

running check_legality

Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 637 total shapes.
Layer M2: cached 0 shapes out of 11943 total shapes.
Cached 2400 vias out of 27037 total vias.

check_legality for block design top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0565 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 71 ref cells (12 fillers) from library
Design has no advanced rules
Checking legality
Checking cell legality:
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Sorting rows.
Checking spacing rule legality.
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Checking packing rule legality.


****************************************
  Report : Legality
****************************************

VIOLATIONS BY CATEGORY:
   MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION
         0          0          0  Two objects overlap.
         0          0          0  A cell violates a pnet.
         0          0          0  A cell is illegal at a site.
         0          0          0  A cell is not aligned with a site.
         0          0          0  A cell has an illegal orientation.
         0          0          0  A cell spacing rule is violated.
         0          0          0  A layer rule is violated.
         0          0          0  A cell is in the wrong region.
         0          0          0  Two cells violate cts margins.
         0          0          0  Two cells violate coloring.

         0          0          0  TOTAL

TOTAL 0 Violations.

VIOLATIONS BY SUBCATEGORY:
     MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION

         0          0          0    Two objects overlap.
           0          0          0    Two cells overlap.
           0          0          0    Two cells have overlapping keepout margins.
           0          0          0    A cell overlaps a blockage.
           0          0          0    A cell keepout margin overlaps a blockage.

         0          0          0    A cell violates a pnet.

         0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates pin-track alignment rules.
           0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates legal index rule.
           0          0          0    A cell has the wrong variant for its location.

         0          0          0    A cell is not aligned with a site.
           0          0          0    A cell is not aligned with the base site.
           0          0          0    A cell is not aligned with an overlaid site.

         0          0          0    A cell has an illegal orientation.

         0          0          0    A cell spacing rule is violated.
           0          0          0    A spacing rule is violated in a row.
           0          0          0    A spacing rule is violated between adjacent rows.
           0          0          0    A cell violates vertical abutment rule.
           0          0          0    A cell violates metal spacing rule.

         0          0          0    A layer rule is violated.
           0          0          0    A layer VTH rule is violated.
           0          0          0    A layer OD rule is violated.
           0          0          0    A layer OD max-width rule is violated.
           0          0          0    A layer ALL_OD corner rule is violated.
           0          0          0    A layer max-vertical-length rule is violated.
           0          0          0    A layer TPO rule is violated.
           0          0          0    Filler cell insertion cannot satisfy layer rules.

         0          0          0    A cell is in the wrong region.
           0          0          0    A cell is outside its hard bound.
           0          0          0    A cell is in the wrong voltage area.
           0          0          0    A cell violates an exclusive movebound.

         0          0          0    Two cells violate cts margins.

         0          0          0    Two cells violate coloring.


check_legality for block design top succeeded!


check_legality succeeded.

**************************

1
report_congestion 
****************************************
Report : congestion
Design : top
Version: U-2022.12-SP6
Date   : Sun May 25 02:06:47 2025
****************************************

Layer     |    overflow     |              # GRCs has
Name      |  total  |  max  | overflow (%)      | max overflow
---------------------------------------------------------------
Both Dirs |    1354 |    15 |     669  ( 6.95%) |       1
H routing |      26 |     2 |      21  ( 0.44%) |       5
V routing |    1328 |    15 |     648  (13.46%) |       1

1
report_utilization
****************************************
Report : report_utilization
Design : top
Version: U-2022.12-SP6
Date   : Sun May 25 02:06:47 2025
****************************************
Utilization Ratio:			0.5159
Utilization options:
 - Area calculation based on:		site_row of block top/route_opt
 - Categories of objects excluded:	hard_macros macro_keepouts soft_macros io_cells hard_blockages 
Total Area:				13939.2000
Total Capacity Area:			13939.2000
Total Area of cells:			7191.6000
Area of excluded objects:
 - hard_macros         :		0.0000
 - macro_keepouts      :		0.0000
 - soft_macros         :		0.0000
 - io_cells            :		0.0000
 - hard_blockages      :		0.0000
Total Area of excluded objects:		0.0000
Ratio of excluded objects:		0.0000

Utilization of site-rows with:
 - Site 'unit':				0.5159

0.5159
collect_reports route_opt 
Collecting reports for route_opt stage...
Reports are generated for route_opt stage.
#### ---- Save and exit ----- ####
get_blocks -all
{top_lib:top.design top_lib:top/rtl_read.design top_lib:top/inital_syn.design top_lib:top/auto_floorplan.design top_lib:top/manual_floorplan.design top_lib:top/final_floorplan.design top_lib:top/place_opt.design top_lib:top/clock_opt.design top_lib:top/route_opt.design}
list_blocks
Lib top_lib /mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_Hamming/Hamming_128/FLOW/fc_flow/flow/work/top_lib tech current
  -   0 top.design May-25-01:54
  -   0 top/auto_floorplan.design May-25-01:56
  -   0 top/clock_opt.design May-25-02:04
  -   0 top/final_floorplan.design May-25-01:56
  -   0 top/inital_syn.design May-25-01:54
  -   0 top/manual_floorplan.design May-25-01:56
  -   0 top/place_opt.design May-25-02:00
  *>  0 top/route_opt.design May-25-02:06 current
  -   0 top/rtl_read.design May-25-01:53
9
save_block
Information: Saving block 'top_lib:top/route_opt.design'
1
save_lib
Saving library 'top_lib'
1
if {[info exists ::env(NO_GUI)]} {
    exit
} else {
	gui_start
}
Maximum memory usage for this session: 984.10 MB
Maximum memory usage for this session including child processes: 984.10 MB
CPU usage for this session:    156 seconds (  0.04 hours)
Elapsed time for this session:    161 seconds (  0.04 hours)
Thank you for using Fusion Compiler.
