Analysis & Synthesis report for hw4
Tue Mar 05 04:22:53 2013
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Port Connectivity Checks: "reg_32:product"
 13. Port Connectivity Checks: "add_sub_16:calculation"
 14. Port Connectivity Checks: "dflipflop:ref_bit"
 15. Port Connectivity Checks: "reg_16:operandB"
 16. Port Connectivity Checks: "dflipflop:store_operand_sign"
 17. Port Connectivity Checks: "negate_16:negatedataB|add_sub_16:addone|onebitadder:\IFF2:0:IFF3:0:G2:halfadder3"
 18. Port Connectivity Checks: "negate_16:negatedataB|add_sub_16:addone|onebitadder:\IFF2:1:IFF3:1:G2:halfadder3"
 19. Port Connectivity Checks: "negate_16:negatedataB|add_sub_16:addone|onebitadder:\IFF2:2:IFF3:2:G2:halfadder3"
 20. Port Connectivity Checks: "negate_16:negatedataB|add_sub_16:addone|onebitadder:\IFF2:3:IFF3:3:G2:halfadder3"
 21. Port Connectivity Checks: "negate_16:negatedataB|add_sub_16:addone|onebitadder:\IFF2:4:IFF3:4:G2:halfadder3"
 22. Port Connectivity Checks: "negate_16:negatedataB|add_sub_16:addone|onebitadder:\IFF2:5:IFF3:5:G2:halfadder3"
 23. Port Connectivity Checks: "negate_16:negatedataB|add_sub_16:addone|onebitadder:\IFF2:6:IFF3:6:G2:halfadder3"
 24. Port Connectivity Checks: "negate_16:negatedataB|add_sub_16:addone|onebitadder:\IFF2:7:IFF3:7:G2:halfadder3"
 25. Port Connectivity Checks: "negate_16:negatedataB|add_sub_16:addone|onebitadder:\IFF2:8:IFF3:8:G2:halfadder3"
 26. Port Connectivity Checks: "negate_16:negatedataB|add_sub_16:addone|onebitadder:\IFF2:9:IFF3:9:G2:halfadder3"
 27. Port Connectivity Checks: "negate_16:negatedataB|add_sub_16:addone|onebitadder:\IFF2:10:IFF3:10:G2:halfadder3"
 28. Port Connectivity Checks: "negate_16:negatedataB|add_sub_16:addone|onebitadder:\IFF2:11:IFF3:11:G2:halfadder3"
 29. Port Connectivity Checks: "negate_16:negatedataB|add_sub_16:addone|onebitadder:\IFF2:12:IFF3:12:G2:halfadder3"
 30. Port Connectivity Checks: "negate_16:negatedataB|add_sub_16:addone|onebitadder:\IFF2:13:IFF3:13:G2:halfadder3"
 31. Port Connectivity Checks: "negate_16:negatedataB|add_sub_16:addone|onebitadder:\IFF2:14:IFF3:14:G2:halfadder3"
 32. Port Connectivity Checks: "negate_16:negatedataB|add_sub_16:addone|onebitadder:\IFF2:15:IFF3:15:G1:G3:halfadder1"
 33. Port Connectivity Checks: "negate_16:negatedataB|add_sub_16:addone|onebitadder:\IFF1:15:firstrow"
 34. Port Connectivity Checks: "negate_16:negatedataB|add_sub_16:addone"
 35. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+-------------------------------+----------------------------------------------+
; Analysis & Synthesis Status   ; Successful - Tue Mar 05 04:22:53 2013        ;
; Quartus II Version            ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name                 ; hw4                                          ;
; Top-level Entity Name         ; multdiv                                      ;
; Family                        ; Stratix II                                   ;
; Logic utilization             ; N/A                                          ;
;     Combinational ALUTs       ; 501                                          ;
;     Dedicated logic registers ; 115                                          ;
; Total registers               ; 115                                          ;
; Total pins                    ; 70                                           ;
; Total virtual pins            ; 0                                            ;
; Total block memory bits       ; 0                                            ;
; DSP block 9-bit elements      ; 0                                            ;
; Total PLLs                    ; 0                                            ;
; Total DLLs                    ; 0                                            ;
+-------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; multdiv            ; hw4                ;
; Family name                                                                ; Stratix II         ; Stratix II         ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                ;
+----------------------------------+-----------------+-----------------+------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                   ;
+----------------------------------+-----------------+-----------------+------------------------------------------------+
; onebitadder.vhd                  ; yes             ; User VHDL File  ; C:/quartus/quartus/project/hw4/onebitadder.vhd ;
; add_sub_16.vhd                   ; yes             ; User VHDL File  ; C:/quartus/quartus/project/hw4/add_sub_16.vhd  ;
; dflipflop.vhd                    ; yes             ; User VHDL File  ; C:/quartus/quartus/project/hw4/dflipflop.vhd   ;
; multdiv.vhd                      ; yes             ; User VHDL File  ; C:/quartus/quartus/project/hw4/multdiv.vhd     ;
; counter.vhd                      ; yes             ; User VHDL File  ; C:/quartus/quartus/project/hw4/counter.vhd     ;
; reg_16.vhd                       ; yes             ; User VHDL File  ; C:/quartus/quartus/project/hw4/reg_16.vhd      ;
; reg_32.vhd                       ; yes             ; User VHDL File  ; C:/quartus/quartus/project/hw4/reg_32.vhd      ;
; FSM.vhd                          ; yes             ; User VHDL File  ; C:/quartus/quartus/project/hw4/FSM.vhd         ;
; or_16.vhd                        ; yes             ; User VHDL File  ; C:/quartus/quartus/project/hw4/or_16.vhd       ;
; negate_16.vhd                    ; yes             ; User VHDL File  ; C:/quartus/quartus/project/hw4/negate_16.vhd   ;
+----------------------------------+-----------------+-----------------+------------------------------------------------+


+--------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                        ;
+-----------------------------------------------+--------------------+
; Resource                                      ; Usage              ;
+-----------------------------------------------+--------------------+
; Estimated ALUTs Used                          ; 501                ;
; Dedicated logic registers                     ; 115                ;
;                                               ;                    ;
; Estimated ALUTs Unavailable                   ; 101                ;
;                                               ;                    ;
; Total combinational functions                 ; 501                ;
; Combinational ALUT usage by number of inputs  ;                    ;
;     -- 7 input functions                      ; 9                  ;
;     -- 6 input functions                      ; 92                 ;
;     -- 5 input functions                      ; 71                 ;
;     -- 4 input functions                      ; 74                 ;
;     -- <=3 input functions                    ; 255                ;
;                                               ;                    ;
; Combinational ALUTs by mode                   ;                    ;
;     -- normal mode                            ; 397                ;
;     -- extended LUT mode                      ; 9                  ;
;     -- arithmetic mode                        ; 95                 ;
;     -- shared arithmetic mode                 ; 0                  ;
;                                               ;                    ;
; Estimated ALUT/register pairs used            ; 603                ;
;                                               ;                    ;
; Total registers                               ; 115                ;
;     -- Dedicated logic registers              ; 115                ;
;     -- I/O registers                          ; 0                  ;
;                                               ;                    ;
; Estimated ALMs:  partially or completely used ; 302                ;
;                                               ;                    ;
; I/O pins                                      ; 70                 ;
; Maximum fan-out node                          ; data_result[31]~20 ;
; Maximum fan-out                               ; 115                ;
; Total fan-out                                 ; 2290               ;
; Average fan-out                               ; 3.34               ;
+-----------------------------------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+-----------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                              ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                           ; Library Name ;
+---------------------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+-----------------------------------------------------------------------------------------------+--------------+
; |multdiv                                                ; 501 (178)         ; 115 (0)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 70   ; 0            ; |multdiv                                                                                      ; work         ;
;    |FSM:state_machine|                                  ; 96 (96)           ; 33 (33)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|FSM:state_machine                                                                    ;              ;
;    |add_sub_16:calculation|                             ; 113 (4)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|add_sub_16:calculation                                                               ; work         ;
;       |onebitadder:\IFF1:10:firstrow|                   ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|add_sub_16:calculation|onebitadder:\IFF1:10:firstrow                                 ; work         ;
;       |onebitadder:\IFF1:11:firstrow|                   ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|add_sub_16:calculation|onebitadder:\IFF1:11:firstrow                                 ; work         ;
;       |onebitadder:\IFF1:12:firstrow|                   ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|add_sub_16:calculation|onebitadder:\IFF1:12:firstrow                                 ; work         ;
;       |onebitadder:\IFF1:13:firstrow|                   ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|add_sub_16:calculation|onebitadder:\IFF1:13:firstrow                                 ; work         ;
;       |onebitadder:\IFF1:14:firstrow|                   ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|add_sub_16:calculation|onebitadder:\IFF1:14:firstrow                                 ; work         ;
;       |onebitadder:\IFF1:1:firstrow|                    ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|add_sub_16:calculation|onebitadder:\IFF1:1:firstrow                                  ; work         ;
;       |onebitadder:\IFF1:2:firstrow|                    ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|add_sub_16:calculation|onebitadder:\IFF1:2:firstrow                                  ; work         ;
;       |onebitadder:\IFF1:3:firstrow|                    ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|add_sub_16:calculation|onebitadder:\IFF1:3:firstrow                                  ; work         ;
;       |onebitadder:\IFF1:4:firstrow|                    ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|add_sub_16:calculation|onebitadder:\IFF1:4:firstrow                                  ; work         ;
;       |onebitadder:\IFF1:7:firstrow|                    ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|add_sub_16:calculation|onebitadder:\IFF1:7:firstrow                                  ; work         ;
;       |onebitadder:\IFF1:8:firstrow|                    ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|add_sub_16:calculation|onebitadder:\IFF1:8:firstrow                                  ; work         ;
;       |onebitadder:\IFF1:9:firstrow|                    ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|add_sub_16:calculation|onebitadder:\IFF1:9:firstrow                                  ; work         ;
;       |onebitadder:\IFF2:0:IFF3:0:G2:halfadder3|        ; 6 (6)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|add_sub_16:calculation|onebitadder:\IFF2:0:IFF3:0:G2:halfadder3                      ; work         ;
;       |onebitadder:\IFF2:10:IFF3:1:G2:halfadder3|       ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|add_sub_16:calculation|onebitadder:\IFF2:10:IFF3:1:G2:halfadder3                     ; work         ;
;       |onebitadder:\IFF2:10:IFF3:3:G2:halfadder3|       ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|add_sub_16:calculation|onebitadder:\IFF2:10:IFF3:3:G2:halfadder3                     ; work         ;
;       |onebitadder:\IFF2:10:IFF3:4:G2:halfadder3|       ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|add_sub_16:calculation|onebitadder:\IFF2:10:IFF3:4:G2:halfadder3                     ; work         ;
;       |onebitadder:\IFF2:10:IFF3:5:G2:halfadder3|       ; 2 (2)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|add_sub_16:calculation|onebitadder:\IFF2:10:IFF3:5:G2:halfadder3                     ; work         ;
;       |onebitadder:\IFF2:10:IFF3:6:G2:halfadder3|       ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|add_sub_16:calculation|onebitadder:\IFF2:10:IFF3:6:G2:halfadder3                     ; work         ;
;       |onebitadder:\IFF2:10:IFF3:7:G2:halfadder3|       ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|add_sub_16:calculation|onebitadder:\IFF2:10:IFF3:7:G2:halfadder3                     ; work         ;
;       |onebitadder:\IFF2:10:IFF3:9:G2:halfadder3|       ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|add_sub_16:calculation|onebitadder:\IFF2:10:IFF3:9:G2:halfadder3                     ; work         ;
;       |onebitadder:\IFF2:11:IFF3:2:G2:halfadder3|       ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|add_sub_16:calculation|onebitadder:\IFF2:11:IFF3:2:G2:halfadder3                     ; work         ;
;       |onebitadder:\IFF2:11:IFF3:3:G2:halfadder3|       ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|add_sub_16:calculation|onebitadder:\IFF2:11:IFF3:3:G2:halfadder3                     ; work         ;
;       |onebitadder:\IFF2:11:IFF3:5:G2:halfadder3|       ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|add_sub_16:calculation|onebitadder:\IFF2:11:IFF3:5:G2:halfadder3                     ; work         ;
;       |onebitadder:\IFF2:11:IFF3:6:G2:halfadder3|       ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|add_sub_16:calculation|onebitadder:\IFF2:11:IFF3:6:G2:halfadder3                     ; work         ;
;       |onebitadder:\IFF2:11:IFF3:8:G2:halfadder3|       ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|add_sub_16:calculation|onebitadder:\IFF2:11:IFF3:8:G2:halfadder3                     ; work         ;
;       |onebitadder:\IFF2:11:IFF3:9:G2:halfadder3|       ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|add_sub_16:calculation|onebitadder:\IFF2:11:IFF3:9:G2:halfadder3                     ; work         ;
;       |onebitadder:\IFF2:12:IFF3:0:G2:halfadder3|       ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|add_sub_16:calculation|onebitadder:\IFF2:12:IFF3:0:G2:halfadder3                     ; work         ;
;       |onebitadder:\IFF2:12:IFF3:3:G2:halfadder3|       ; 2 (2)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|add_sub_16:calculation|onebitadder:\IFF2:12:IFF3:3:G2:halfadder3                     ; work         ;
;       |onebitadder:\IFF2:12:IFF3:5:G2:halfadder3|       ; 2 (2)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|add_sub_16:calculation|onebitadder:\IFF2:12:IFF3:5:G2:halfadder3                     ; work         ;
;       |onebitadder:\IFF2:12:IFF3:6:G2:halfadder3|       ; 2 (2)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|add_sub_16:calculation|onebitadder:\IFF2:12:IFF3:6:G2:halfadder3                     ; work         ;
;       |onebitadder:\IFF2:12:IFF3:7:G2:halfadder3|       ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|add_sub_16:calculation|onebitadder:\IFF2:12:IFF3:7:G2:halfadder3                     ; work         ;
;       |onebitadder:\IFF2:12:IFF3:8:G2:halfadder3|       ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|add_sub_16:calculation|onebitadder:\IFF2:12:IFF3:8:G2:halfadder3                     ; work         ;
;       |onebitadder:\IFF2:12:IFF3:9:G2:halfadder3|       ; 2 (2)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|add_sub_16:calculation|onebitadder:\IFF2:12:IFF3:9:G2:halfadder3                     ; work         ;
;       |onebitadder:\IFF2:13:IFF3:10:G2:halfadder3|      ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|add_sub_16:calculation|onebitadder:\IFF2:13:IFF3:10:G2:halfadder3                    ; work         ;
;       |onebitadder:\IFF2:13:IFF3:12:G2:halfadder3|      ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|add_sub_16:calculation|onebitadder:\IFF2:13:IFF3:12:G2:halfadder3                    ; work         ;
;       |onebitadder:\IFF2:13:IFF3:1:G2:halfadder3|       ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|add_sub_16:calculation|onebitadder:\IFF2:13:IFF3:1:G2:halfadder3                     ; work         ;
;       |onebitadder:\IFF2:13:IFF3:3:G2:halfadder3|       ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|add_sub_16:calculation|onebitadder:\IFF2:13:IFF3:3:G2:halfadder3                     ; work         ;
;       |onebitadder:\IFF2:13:IFF3:4:G2:halfadder3|       ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|add_sub_16:calculation|onebitadder:\IFF2:13:IFF3:4:G2:halfadder3                     ; work         ;
;       |onebitadder:\IFF2:13:IFF3:5:G2:halfadder3|       ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|add_sub_16:calculation|onebitadder:\IFF2:13:IFF3:5:G2:halfadder3                     ; work         ;
;       |onebitadder:\IFF2:13:IFF3:6:G2:halfadder3|       ; 2 (2)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|add_sub_16:calculation|onebitadder:\IFF2:13:IFF3:6:G2:halfadder3                     ; work         ;
;       |onebitadder:\IFF2:13:IFF3:7:G2:halfadder3|       ; 2 (2)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|add_sub_16:calculation|onebitadder:\IFF2:13:IFF3:7:G2:halfadder3                     ; work         ;
;       |onebitadder:\IFF2:13:IFF3:8:G2:halfadder3|       ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|add_sub_16:calculation|onebitadder:\IFF2:13:IFF3:8:G2:halfadder3                     ; work         ;
;       |onebitadder:\IFF2:13:IFF3:9:G2:halfadder3|       ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|add_sub_16:calculation|onebitadder:\IFF2:13:IFF3:9:G2:halfadder3                     ; work         ;
;       |onebitadder:\IFF2:14:IFF3:0:G2:halfadder3|       ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|add_sub_16:calculation|onebitadder:\IFF2:14:IFF3:0:G2:halfadder3                     ; work         ;
;       |onebitadder:\IFF2:14:IFF3:11:G2:halfadder3|      ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|add_sub_16:calculation|onebitadder:\IFF2:14:IFF3:11:G2:halfadder3                    ; work         ;
;       |onebitadder:\IFF2:14:IFF3:12:G2:halfadder3|      ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|add_sub_16:calculation|onebitadder:\IFF2:14:IFF3:12:G2:halfadder3                    ; work         ;
;       |onebitadder:\IFF2:14:IFF3:2:G2:halfadder3|       ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|add_sub_16:calculation|onebitadder:\IFF2:14:IFF3:2:G2:halfadder3                     ; work         ;
;       |onebitadder:\IFF2:14:IFF3:3:G2:halfadder3|       ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|add_sub_16:calculation|onebitadder:\IFF2:14:IFF3:3:G2:halfadder3                     ; work         ;
;       |onebitadder:\IFF2:14:IFF3:5:G2:halfadder3|       ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|add_sub_16:calculation|onebitadder:\IFF2:14:IFF3:5:G2:halfadder3                     ; work         ;
;       |onebitadder:\IFF2:14:IFF3:6:G2:halfadder3|       ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|add_sub_16:calculation|onebitadder:\IFF2:14:IFF3:6:G2:halfadder3                     ; work         ;
;       |onebitadder:\IFF2:14:IFF3:8:G2:halfadder3|       ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|add_sub_16:calculation|onebitadder:\IFF2:14:IFF3:8:G2:halfadder3                     ; work         ;
;       |onebitadder:\IFF2:14:IFF3:9:G2:halfadder3|       ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|add_sub_16:calculation|onebitadder:\IFF2:14:IFF3:9:G2:halfadder3                     ; work         ;
;       |onebitadder:\IFF2:15:IFF3:10:G1:G3:halfadder1|   ; 2 (2)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|add_sub_16:calculation|onebitadder:\IFF2:15:IFF3:10:G1:G3:halfadder1                 ; work         ;
;       |onebitadder:\IFF2:15:IFF3:11:G1:G3:halfadder1|   ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|add_sub_16:calculation|onebitadder:\IFF2:15:IFF3:11:G1:G3:halfadder1                 ; work         ;
;       |onebitadder:\IFF2:15:IFF3:12:G1:G3:halfadder1|   ; 2 (2)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|add_sub_16:calculation|onebitadder:\IFF2:15:IFF3:12:G1:G3:halfadder1                 ; work         ;
;       |onebitadder:\IFF2:15:IFF3:1:G1:G3:halfadder1|    ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|add_sub_16:calculation|onebitadder:\IFF2:15:IFF3:1:G1:G3:halfadder1                  ; work         ;
;       |onebitadder:\IFF2:15:IFF3:3:G1:G3:halfadder1|    ; 2 (2)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|add_sub_16:calculation|onebitadder:\IFF2:15:IFF3:3:G1:G3:halfadder1                  ; work         ;
;       |onebitadder:\IFF2:15:IFF3:4:G1:G3:halfadder1|    ; 2 (2)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|add_sub_16:calculation|onebitadder:\IFF2:15:IFF3:4:G1:G3:halfadder1                  ; work         ;
;       |onebitadder:\IFF2:15:IFF3:5:G1:G3:halfadder1|    ; 2 (2)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|add_sub_16:calculation|onebitadder:\IFF2:15:IFF3:5:G1:G3:halfadder1                  ; work         ;
;       |onebitadder:\IFF2:15:IFF3:6:G1:G3:halfadder1|    ; 2 (2)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|add_sub_16:calculation|onebitadder:\IFF2:15:IFF3:6:G1:G3:halfadder1                  ; work         ;
;       |onebitadder:\IFF2:15:IFF3:7:G1:G3:halfadder1|    ; 2 (2)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|add_sub_16:calculation|onebitadder:\IFF2:15:IFF3:7:G1:G3:halfadder1                  ; work         ;
;       |onebitadder:\IFF2:15:IFF3:8:G1:G3:halfadder1|    ; 2 (2)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|add_sub_16:calculation|onebitadder:\IFF2:15:IFF3:8:G1:G3:halfadder1                  ; work         ;
;       |onebitadder:\IFF2:15:IFF3:9:G1:G3:halfadder1|    ; 2 (2)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|add_sub_16:calculation|onebitadder:\IFF2:15:IFF3:9:G1:G3:halfadder1                  ; work         ;
;       |onebitadder:\IFF2:3:IFF3:0:G2:halfadder3|        ; 2 (2)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|add_sub_16:calculation|onebitadder:\IFF2:3:IFF3:0:G2:halfadder3                      ; work         ;
;       |onebitadder:\IFF2:4:IFF3:1:G2:halfadder3|        ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|add_sub_16:calculation|onebitadder:\IFF2:4:IFF3:1:G2:halfadder3                      ; work         ;
;       |onebitadder:\IFF2:4:IFF3:3:G2:halfadder3|        ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|add_sub_16:calculation|onebitadder:\IFF2:4:IFF3:3:G2:halfadder3                      ; work         ;
;       |onebitadder:\IFF2:5:IFF3:2:G2:halfadder3|        ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|add_sub_16:calculation|onebitadder:\IFF2:5:IFF3:2:G2:halfadder3                      ; work         ;
;       |onebitadder:\IFF2:5:IFF3:3:G2:halfadder3|        ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|add_sub_16:calculation|onebitadder:\IFF2:5:IFF3:3:G2:halfadder3                      ; work         ;
;       |onebitadder:\IFF2:6:IFF3:0:G2:halfadder3|        ; 2 (2)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|add_sub_16:calculation|onebitadder:\IFF2:6:IFF3:0:G2:halfadder3                      ; work         ;
;       |onebitadder:\IFF2:6:IFF3:3:G2:halfadder3|        ; 2 (2)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|add_sub_16:calculation|onebitadder:\IFF2:6:IFF3:3:G2:halfadder3                      ; work         ;
;       |onebitadder:\IFF2:7:IFF3:1:G2:halfadder3|        ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|add_sub_16:calculation|onebitadder:\IFF2:7:IFF3:1:G2:halfadder3                      ; work         ;
;       |onebitadder:\IFF2:7:IFF3:3:G2:halfadder3|        ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|add_sub_16:calculation|onebitadder:\IFF2:7:IFF3:3:G2:halfadder3                      ; work         ;
;       |onebitadder:\IFF2:7:IFF3:4:G2:halfadder3|        ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|add_sub_16:calculation|onebitadder:\IFF2:7:IFF3:4:G2:halfadder3                      ; work         ;
;       |onebitadder:\IFF2:7:IFF3:6:G2:halfadder3|        ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|add_sub_16:calculation|onebitadder:\IFF2:7:IFF3:6:G2:halfadder3                      ; work         ;
;       |onebitadder:\IFF2:8:IFF3:2:G2:halfadder3|        ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|add_sub_16:calculation|onebitadder:\IFF2:8:IFF3:2:G2:halfadder3                      ; work         ;
;       |onebitadder:\IFF2:8:IFF3:3:G2:halfadder3|        ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|add_sub_16:calculation|onebitadder:\IFF2:8:IFF3:3:G2:halfadder3                      ; work         ;
;       |onebitadder:\IFF2:8:IFF3:5:G2:halfadder3|        ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|add_sub_16:calculation|onebitadder:\IFF2:8:IFF3:5:G2:halfadder3                      ; work         ;
;       |onebitadder:\IFF2:8:IFF3:6:G2:halfadder3|        ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|add_sub_16:calculation|onebitadder:\IFF2:8:IFF3:6:G2:halfadder3                      ; work         ;
;       |onebitadder:\IFF2:9:IFF3:0:G2:halfadder3|        ; 2 (2)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|add_sub_16:calculation|onebitadder:\IFF2:9:IFF3:0:G2:halfadder3                      ; work         ;
;       |onebitadder:\IFF2:9:IFF3:3:G2:halfadder3|        ; 2 (2)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|add_sub_16:calculation|onebitadder:\IFF2:9:IFF3:3:G2:halfadder3                      ; work         ;
;       |onebitadder:\IFF2:9:IFF3:5:G2:halfadder3|        ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|add_sub_16:calculation|onebitadder:\IFF2:9:IFF3:5:G2:halfadder3                      ; work         ;
;       |onebitadder:\IFF2:9:IFF3:6:G2:halfadder3|        ; 2 (2)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|add_sub_16:calculation|onebitadder:\IFF2:9:IFF3:6:G2:halfadder3                      ; work         ;
;    |counter:count16|                                    ; 77 (77)           ; 32 (32)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|counter:count16                                                                      ;              ;
;    |dflipflop:ref_bit|                                  ; 1 (1)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|dflipflop:ref_bit                                                                    ; work         ;
;    |dflipflop:store_operand_sign|                       ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|dflipflop:store_operand_sign                                                         ; work         ;
;    |negate_16:negatedataA|                              ; 10 (0)            ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|negate_16:negatedataA                                                                ; work         ;
;       |add_sub_16:addone|                               ; 10 (0)            ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|negate_16:negatedataA|add_sub_16:addone                                              ; work         ;
;          |onebitadder:\IFF2:11:IFF3:1:G2:halfadder3|    ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|negate_16:negatedataA|add_sub_16:addone|onebitadder:\IFF2:11:IFF3:1:G2:halfadder3    ; work         ;
;          |onebitadder:\IFF2:13:IFF3:1:G2:halfadder3|    ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|negate_16:negatedataA|add_sub_16:addone|onebitadder:\IFF2:13:IFF3:1:G2:halfadder3    ; work         ;
;          |onebitadder:\IFF2:14:IFF3:1:G2:halfadder3|    ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|negate_16:negatedataA|add_sub_16:addone|onebitadder:\IFF2:14:IFF3:1:G2:halfadder3    ; work         ;
;          |onebitadder:\IFF2:2:IFF3:1:G2:halfadder3|     ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|negate_16:negatedataA|add_sub_16:addone|onebitadder:\IFF2:2:IFF3:1:G2:halfadder3     ; work         ;
;          |onebitadder:\IFF2:3:IFF3:1:G2:halfadder3|     ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|negate_16:negatedataA|add_sub_16:addone|onebitadder:\IFF2:3:IFF3:1:G2:halfadder3     ; work         ;
;          |onebitadder:\IFF2:4:IFF3:1:G2:halfadder3|     ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|negate_16:negatedataA|add_sub_16:addone|onebitadder:\IFF2:4:IFF3:1:G2:halfadder3     ; work         ;
;          |onebitadder:\IFF2:6:IFF3:1:G2:halfadder3|     ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|negate_16:negatedataA|add_sub_16:addone|onebitadder:\IFF2:6:IFF3:1:G2:halfadder3     ; work         ;
;          |onebitadder:\IFF2:7:IFF3:1:G2:halfadder3|     ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|negate_16:negatedataA|add_sub_16:addone|onebitadder:\IFF2:7:IFF3:1:G2:halfadder3     ; work         ;
;          |onebitadder:\IFF2:8:IFF3:1:G2:halfadder3|     ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|negate_16:negatedataA|add_sub_16:addone|onebitadder:\IFF2:8:IFF3:1:G2:halfadder3     ; work         ;
;          |onebitadder:\IFF2:9:IFF3:1:G2:halfadder3|     ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|negate_16:negatedataA|add_sub_16:addone|onebitadder:\IFF2:9:IFF3:1:G2:halfadder3     ; work         ;
;    |negate_16:negatedataB|                              ; 17 (0)            ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|negate_16:negatedataB                                                                ; work         ;
;       |add_sub_16:addone|                               ; 17 (0)            ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|negate_16:negatedataB|add_sub_16:addone                                              ; work         ;
;          |onebitadder:\IFF2:10:IFF3:1:G2:halfadder3|    ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|negate_16:negatedataB|add_sub_16:addone|onebitadder:\IFF2:10:IFF3:1:G2:halfadder3    ; work         ;
;          |onebitadder:\IFF2:11:IFF3:1:G2:halfadder3|    ; 2 (2)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|negate_16:negatedataB|add_sub_16:addone|onebitadder:\IFF2:11:IFF3:1:G2:halfadder3    ; work         ;
;          |onebitadder:\IFF2:12:IFF3:1:G2:halfadder3|    ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|negate_16:negatedataB|add_sub_16:addone|onebitadder:\IFF2:12:IFF3:1:G2:halfadder3    ; work         ;
;          |onebitadder:\IFF2:13:IFF3:1:G2:halfadder3|    ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|negate_16:negatedataB|add_sub_16:addone|onebitadder:\IFF2:13:IFF3:1:G2:halfadder3    ; work         ;
;          |onebitadder:\IFF2:14:IFF3:1:G2:halfadder3|    ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|negate_16:negatedataB|add_sub_16:addone|onebitadder:\IFF2:14:IFF3:1:G2:halfadder3    ; work         ;
;          |onebitadder:\IFF2:15:IFF3:1:G1:G3:halfadder1| ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|negate_16:negatedataB|add_sub_16:addone|onebitadder:\IFF2:15:IFF3:1:G1:G3:halfadder1 ; work         ;
;          |onebitadder:\IFF2:1:IFF3:1:G2:halfadder3|     ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|negate_16:negatedataB|add_sub_16:addone|onebitadder:\IFF2:1:IFF3:1:G2:halfadder3     ; work         ;
;          |onebitadder:\IFF2:2:IFF3:1:G2:halfadder3|     ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|negate_16:negatedataB|add_sub_16:addone|onebitadder:\IFF2:2:IFF3:1:G2:halfadder3     ; work         ;
;          |onebitadder:\IFF2:3:IFF3:1:G2:halfadder3|     ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|negate_16:negatedataB|add_sub_16:addone|onebitadder:\IFF2:3:IFF3:1:G2:halfadder3     ; work         ;
;          |onebitadder:\IFF2:4:IFF3:1:G2:halfadder3|     ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|negate_16:negatedataB|add_sub_16:addone|onebitadder:\IFF2:4:IFF3:1:G2:halfadder3     ; work         ;
;          |onebitadder:\IFF2:5:IFF3:1:G2:halfadder3|     ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|negate_16:negatedataB|add_sub_16:addone|onebitadder:\IFF2:5:IFF3:1:G2:halfadder3     ; work         ;
;          |onebitadder:\IFF2:6:IFF3:1:G2:halfadder3|     ; 2 (2)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|negate_16:negatedataB|add_sub_16:addone|onebitadder:\IFF2:6:IFF3:1:G2:halfadder3     ; work         ;
;          |onebitadder:\IFF2:7:IFF3:1:G2:halfadder3|     ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|negate_16:negatedataB|add_sub_16:addone|onebitadder:\IFF2:7:IFF3:1:G2:halfadder3     ; work         ;
;          |onebitadder:\IFF2:8:IFF3:1:G2:halfadder3|     ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|negate_16:negatedataB|add_sub_16:addone|onebitadder:\IFF2:8:IFF3:1:G2:halfadder3     ; work         ;
;          |onebitadder:\IFF2:9:IFF3:1:G2:halfadder3|     ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|negate_16:negatedataB|add_sub_16:addone|onebitadder:\IFF2:9:IFF3:1:G2:halfadder3     ; work         ;
;    |negate_16:product_negate|                           ; 9 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|negate_16:product_negate                                                             ; work         ;
;       |add_sub_16:addone|                               ; 8 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|negate_16:product_negate|add_sub_16:addone                                           ; work         ;
;          |onebitadder:\IFF2:11:IFF3:1:G2:halfadder3|    ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|negate_16:product_negate|add_sub_16:addone|onebitadder:\IFF2:11:IFF3:1:G2:halfadder3 ; work         ;
;          |onebitadder:\IFF2:13:IFF3:1:G2:halfadder3|    ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|negate_16:product_negate|add_sub_16:addone|onebitadder:\IFF2:13:IFF3:1:G2:halfadder3 ; work         ;
;          |onebitadder:\IFF2:14:IFF3:1:G2:halfadder3|    ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|negate_16:product_negate|add_sub_16:addone|onebitadder:\IFF2:14:IFF3:1:G2:halfadder3 ; work         ;
;          |onebitadder:\IFF2:3:IFF3:1:G2:halfadder3|     ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|negate_16:product_negate|add_sub_16:addone|onebitadder:\IFF2:3:IFF3:1:G2:halfadder3  ; work         ;
;          |onebitadder:\IFF2:4:IFF3:1:G2:halfadder3|     ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|negate_16:product_negate|add_sub_16:addone|onebitadder:\IFF2:4:IFF3:1:G2:halfadder3  ; work         ;
;          |onebitadder:\IFF2:6:IFF3:1:G2:halfadder3|     ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|negate_16:product_negate|add_sub_16:addone|onebitadder:\IFF2:6:IFF3:1:G2:halfadder3  ; work         ;
;          |onebitadder:\IFF2:7:IFF3:1:G2:halfadder3|     ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|negate_16:product_negate|add_sub_16:addone|onebitadder:\IFF2:7:IFF3:1:G2:halfadder3  ; work         ;
;          |onebitadder:\IFF2:9:IFF3:1:G2:halfadder3|     ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|negate_16:product_negate|add_sub_16:addone|onebitadder:\IFF2:9:IFF3:1:G2:halfadder3  ; work         ;
;    |reg_16:operandB|                                    ; 0 (0)             ; 16 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|reg_16:operandB                                                                      ; work         ;
;       |dflipflop:\G1:0:d|                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|reg_16:operandB|dflipflop:\G1:0:d                                                    ; work         ;
;       |dflipflop:\G1:10:d|                              ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|reg_16:operandB|dflipflop:\G1:10:d                                                   ; work         ;
;       |dflipflop:\G1:11:d|                              ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|reg_16:operandB|dflipflop:\G1:11:d                                                   ; work         ;
;       |dflipflop:\G1:12:d|                              ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|reg_16:operandB|dflipflop:\G1:12:d                                                   ; work         ;
;       |dflipflop:\G1:13:d|                              ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|reg_16:operandB|dflipflop:\G1:13:d                                                   ; work         ;
;       |dflipflop:\G1:14:d|                              ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|reg_16:operandB|dflipflop:\G1:14:d                                                   ; work         ;
;       |dflipflop:\G1:15:d|                              ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|reg_16:operandB|dflipflop:\G1:15:d                                                   ; work         ;
;       |dflipflop:\G1:1:d|                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|reg_16:operandB|dflipflop:\G1:1:d                                                    ; work         ;
;       |dflipflop:\G1:2:d|                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|reg_16:operandB|dflipflop:\G1:2:d                                                    ; work         ;
;       |dflipflop:\G1:3:d|                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|reg_16:operandB|dflipflop:\G1:3:d                                                    ; work         ;
;       |dflipflop:\G1:4:d|                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|reg_16:operandB|dflipflop:\G1:4:d                                                    ; work         ;
;       |dflipflop:\G1:5:d|                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|reg_16:operandB|dflipflop:\G1:5:d                                                    ; work         ;
;       |dflipflop:\G1:6:d|                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|reg_16:operandB|dflipflop:\G1:6:d                                                    ; work         ;
;       |dflipflop:\G1:7:d|                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|reg_16:operandB|dflipflop:\G1:7:d                                                    ; work         ;
;       |dflipflop:\G1:8:d|                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|reg_16:operandB|dflipflop:\G1:8:d                                                    ; work         ;
;       |dflipflop:\G1:9:d|                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|reg_16:operandB|dflipflop:\G1:9:d                                                    ; work         ;
;    |reg_32:product|                                     ; 0 (0)             ; 32 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|reg_32:product                                                                       ; work         ;
;       |dflipflop:\G1:0:d|                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|reg_32:product|dflipflop:\G1:0:d                                                     ; work         ;
;       |dflipflop:\G1:10:d|                              ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|reg_32:product|dflipflop:\G1:10:d                                                    ; work         ;
;       |dflipflop:\G1:11:d|                              ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|reg_32:product|dflipflop:\G1:11:d                                                    ; work         ;
;       |dflipflop:\G1:12:d|                              ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|reg_32:product|dflipflop:\G1:12:d                                                    ; work         ;
;       |dflipflop:\G1:13:d|                              ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|reg_32:product|dflipflop:\G1:13:d                                                    ; work         ;
;       |dflipflop:\G1:14:d|                              ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|reg_32:product|dflipflop:\G1:14:d                                                    ; work         ;
;       |dflipflop:\G1:15:d|                              ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|reg_32:product|dflipflop:\G1:15:d                                                    ; work         ;
;       |dflipflop:\G1:16:d|                              ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|reg_32:product|dflipflop:\G1:16:d                                                    ; work         ;
;       |dflipflop:\G1:17:d|                              ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|reg_32:product|dflipflop:\G1:17:d                                                    ; work         ;
;       |dflipflop:\G1:18:d|                              ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|reg_32:product|dflipflop:\G1:18:d                                                    ; work         ;
;       |dflipflop:\G1:19:d|                              ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|reg_32:product|dflipflop:\G1:19:d                                                    ; work         ;
;       |dflipflop:\G1:1:d|                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|reg_32:product|dflipflop:\G1:1:d                                                     ; work         ;
;       |dflipflop:\G1:20:d|                              ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|reg_32:product|dflipflop:\G1:20:d                                                    ; work         ;
;       |dflipflop:\G1:21:d|                              ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|reg_32:product|dflipflop:\G1:21:d                                                    ; work         ;
;       |dflipflop:\G1:22:d|                              ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|reg_32:product|dflipflop:\G1:22:d                                                    ; work         ;
;       |dflipflop:\G1:23:d|                              ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|reg_32:product|dflipflop:\G1:23:d                                                    ; work         ;
;       |dflipflop:\G1:24:d|                              ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|reg_32:product|dflipflop:\G1:24:d                                                    ; work         ;
;       |dflipflop:\G1:25:d|                              ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|reg_32:product|dflipflop:\G1:25:d                                                    ; work         ;
;       |dflipflop:\G1:26:d|                              ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|reg_32:product|dflipflop:\G1:26:d                                                    ; work         ;
;       |dflipflop:\G1:27:d|                              ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|reg_32:product|dflipflop:\G1:27:d                                                    ; work         ;
;       |dflipflop:\G1:28:d|                              ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|reg_32:product|dflipflop:\G1:28:d                                                    ; work         ;
;       |dflipflop:\G1:29:d|                              ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|reg_32:product|dflipflop:\G1:29:d                                                    ; work         ;
;       |dflipflop:\G1:2:d|                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|reg_32:product|dflipflop:\G1:2:d                                                     ; work         ;
;       |dflipflop:\G1:30:d|                              ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|reg_32:product|dflipflop:\G1:30:d                                                    ; work         ;
;       |dflipflop:\G1:31:d|                              ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|reg_32:product|dflipflop:\G1:31:d                                                    ; work         ;
;       |dflipflop:\G1:3:d|                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|reg_32:product|dflipflop:\G1:3:d                                                     ; work         ;
;       |dflipflop:\G1:4:d|                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|reg_32:product|dflipflop:\G1:4:d                                                     ; work         ;
;       |dflipflop:\G1:5:d|                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|reg_32:product|dflipflop:\G1:5:d                                                     ; work         ;
;       |dflipflop:\G1:6:d|                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|reg_32:product|dflipflop:\G1:6:d                                                     ; work         ;
;       |dflipflop:\G1:7:d|                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|reg_32:product|dflipflop:\G1:7:d                                                     ; work         ;
;       |dflipflop:\G1:8:d|                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|reg_32:product|dflipflop:\G1:8:d                                                     ; work         ;
;       |dflipflop:\G1:9:d|                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |multdiv|reg_32:product|dflipflop:\G1:9:d                                                     ; work         ;
+---------------------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+-----------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; data_result[0]$latch                                ; data_result[15]     ; yes                    ;
; data_result[1]$latch                                ; data_result[15]     ; yes                    ;
; data_result[2]$latch                                ; data_result[15]     ; yes                    ;
; data_result[3]$latch                                ; data_result[15]     ; yes                    ;
; data_result[4]$latch                                ; data_result[15]     ; yes                    ;
; data_result[5]$latch                                ; data_result[15]     ; yes                    ;
; data_result[6]$latch                                ; data_result[15]     ; yes                    ;
; data_result[7]$latch                                ; data_result[15]     ; yes                    ;
; data_result[8]$latch                                ; data_result[15]     ; yes                    ;
; data_result[9]$latch                                ; data_result[15]     ; yes                    ;
; data_result[10]$latch                               ; data_result[15]     ; yes                    ;
; data_result[11]$latch                               ; data_result[15]     ; yes                    ;
; data_result[12]$latch                               ; data_result[15]     ; yes                    ;
; data_result[13]$latch                               ; data_result[15]     ; yes                    ;
; data_result[14]$latch                               ; data_result[15]     ; yes                    ;
; data_result[15]$latch                               ; data_result[15]     ; yes                    ;
; data_result[16]$latch                               ; data_result[31]     ; yes                    ;
; data_result[17]$latch                               ; data_result[31]     ; yes                    ;
; data_result[18]$latch                               ; data_result[31]     ; yes                    ;
; data_result[19]$latch                               ; data_result[31]     ; yes                    ;
; data_result[20]$latch                               ; data_result[31]     ; yes                    ;
; data_result[21]$latch                               ; data_result[31]     ; yes                    ;
; data_result[22]$latch                               ; data_result[31]     ; yes                    ;
; data_result[23]$latch                               ; data_result[31]     ; yes                    ;
; data_result[24]$latch                               ; data_result[31]     ; yes                    ;
; data_result[25]$latch                               ; data_result[31]     ; yes                    ;
; data_result[26]$latch                               ; data_result[31]     ; yes                    ;
; data_result[27]$latch                               ; data_result[31]     ; yes                    ;
; data_result[28]$latch                               ; data_result[31]     ; yes                    ;
; data_result[29]$latch                               ; data_result[31]     ; yes                    ;
; data_result[30]$latch                               ; data_result[31]     ; yes                    ;
; data_result[31]$latch                               ; data_result[31]     ; yes                    ;
; FSM:state_machine|operation_DIV                     ; GND                 ; yes                    ;
; FSM:state_machine|operation_MULT                    ; GND                 ; yes                    ;
; data_resultRDYb                                     ; data_result[31]     ; yes                    ;
; counter:count16|reset_set                           ; GND                 ; yes                    ;
; product_in[0]                                       ; product_in[0]       ; yes                    ;
; product_in[1]                                       ; product_in[1]       ; yes                    ;
; product_in[2]                                       ; product_in[1]       ; yes                    ;
; product_in[3]                                       ; product_in[1]       ; yes                    ;
; product_in[4]                                       ; product_in[1]       ; yes                    ;
; product_in[5]                                       ; product_in[1]       ; yes                    ;
; product_in[6]                                       ; product_in[1]       ; yes                    ;
; product_in[7]                                       ; product_in[1]       ; yes                    ;
; product_in[8]                                       ; product_in[1]       ; yes                    ;
; product_in[9]                                       ; product_in[1]       ; yes                    ;
; product_in[10]                                      ; product_in[1]       ; yes                    ;
; product_in[11]                                      ; product_in[1]       ; yes                    ;
; product_in[12]                                      ; product_in[1]       ; yes                    ;
; product_in[13]                                      ; product_in[1]       ; yes                    ;
; product_in[14]                                      ; product_in[1]       ; yes                    ;
; product_in[15]                                      ; product_in[1]       ; yes                    ;
; product_in[16]                                      ; product_in[1]       ; yes                    ;
; product_in[17]                                      ; product_in[1]       ; yes                    ;
; product_in[18]                                      ; product_in[1]       ; yes                    ;
; product_in[19]                                      ; product_in[1]       ; yes                    ;
; product_in[20]                                      ; product_in[1]       ; yes                    ;
; product_in[21]                                      ; product_in[1]       ; yes                    ;
; product_in[22]                                      ; product_in[1]       ; yes                    ;
; product_in[23]                                      ; product_in[1]       ; yes                    ;
; product_in[24]                                      ; product_in[1]       ; yes                    ;
; product_in[25]                                      ; product_in[1]       ; yes                    ;
; product_in[26]                                      ; product_in[1]       ; yes                    ;
; product_in[27]                                      ; product_in[1]       ; yes                    ;
; product_in[28]                                      ; product_in[1]       ; yes                    ;
; product_in[29]                                      ; product_in[1]       ; yes                    ;
; product_in[30]                                      ; product_in[1]       ; yes                    ;
; product_in[31]                                      ; data_result[31]     ; yes                    ;
; adder_out[15]                                       ; data_result[31]     ; yes                    ;
; adder_out[0]                                        ; data_result[31]     ; yes                    ;
; adder_out[1]                                        ; data_result[31]     ; yes                    ;
; adder_out[2]                                        ; data_result[31]     ; yes                    ;
; adder_out[3]                                        ; data_result[31]     ; yes                    ;
; adder_out[4]                                        ; data_result[31]     ; yes                    ;
; adder_out[5]                                        ; data_result[31]     ; yes                    ;
; adder_out[6]                                        ; data_result[31]     ; yes                    ;
; adder_out[7]                                        ; data_result[31]     ; yes                    ;
; adder_out[8]                                        ; data_result[31]     ; yes                    ;
; adder_out[9]                                        ; data_result[31]     ; yes                    ;
; adder_out[10]                                       ; data_result[31]     ; yes                    ;
; adder_out[11]                                       ; data_result[31]     ; yes                    ;
; adder_out[12]                                       ; data_result[31]     ; yes                    ;
; adder_out[13]                                       ; data_result[31]     ; yes                    ;
; adder_out[14]                                       ; data_result[31]     ; yes                    ;
; ctrl_add_sub                                        ; data_result[31]     ; yes                    ;
; Number of user-specified and inferred latches = 85  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 115   ;
; Number of registers using Synchronous Clear  ; 31    ;
; Number of registers using Synchronous Load   ; 15    ;
; Number of registers using Asynchronous Clear ; 32    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 81    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; counter:count16|cnt[4]                  ; 5       ;
; counter:count16|cnt[1]                  ; 5       ;
; counter:count16|cnt[0]                  ; 6       ;
; counter:count16|cnt[3]                  ; 4       ;
; counter:count16|cnt[2]                  ; 4       ;
; counter:count16|cnt[23]                 ; 3       ;
; counter:count16|cnt[22]                 ; 2       ;
; counter:count16|cnt[21]                 ; 2       ;
; counter:count16|cnt[20]                 ; 2       ;
; counter:count16|cnt[19]                 ; 2       ;
; counter:count16|cnt[17]                 ; 2       ;
; counter:count16|cnt[18]                 ; 2       ;
; counter:count16|cnt[10]                 ; 2       ;
; counter:count16|cnt[9]                  ; 2       ;
; counter:count16|cnt[8]                  ; 2       ;
; counter:count16|cnt[7]                  ; 2       ;
; counter:count16|cnt[5]                  ; 2       ;
; counter:count16|cnt[6]                  ; 2       ;
; counter:count16|cnt[16]                 ; 2       ;
; counter:count16|cnt[15]                 ; 2       ;
; counter:count16|cnt[14]                 ; 2       ;
; counter:count16|cnt[13]                 ; 2       ;
; counter:count16|cnt[11]                 ; 2       ;
; counter:count16|cnt[12]                 ; 2       ;
; counter:count16|cnt[27]                 ; 2       ;
; counter:count16|cnt[26]                 ; 2       ;
; counter:count16|cnt[24]                 ; 2       ;
; counter:count16|cnt[25]                 ; 2       ;
; counter:count16|cnt[31]                 ; 3       ;
; counter:count16|cnt[30]                 ; 3       ;
; counter:count16|cnt[28]                 ; 3       ;
; counter:count16|cnt[29]                 ; 3       ;
; FSM:state_machine|cnt[0]                ; 2       ;
; Total number of inverted registers = 33 ;         ;
+-----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 3:1                ; 14 bits   ; 28 ALUTs      ; 28 ALUTs             ; 0 ALUTs                ; No         ; |multdiv|product_in[21]    ;
; 3:1                ; 2 bits    ; 4 ALUTs       ; 4 ALUTs              ; 0 ALUTs                ; No         ; |multdiv|data_result[0]    ;
; 4:1                ; 14 bits   ; 28 ALUTs      ; 28 ALUTs             ; 0 ALUTs                ; No         ; |multdiv|data_result[1]    ;
; 4:1                ; 15 bits   ; 30 ALUTs      ; 30 ALUTs             ; 0 ALUTs                ; No         ; |multdiv|product_in[10]    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+--------------------------------------------+
; Port Connectivity Checks: "reg_32:product" ;
+-------+-------+----------+-----------------+
; Port  ; Type  ; Severity ; Details         ;
+-------+-------+----------+-----------------+
; reset ; Input ; Info     ; Stuck at GND    ;
+-------+-------+----------+-----------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "add_sub_16:calculation"                                                                 ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; carryin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "dflipflop:ref_bit" ;
+-------+-------+----------+--------------------+
; Port  ; Type  ; Severity ; Details            ;
+-------+-------+----------+--------------------+
; reset ; Input ; Info     ; Stuck at GND       ;
+-------+-------+----------+--------------------+


+---------------------------------------------+
; Port Connectivity Checks: "reg_16:operandB" ;
+-------+-------+----------+------------------+
; Port  ; Type  ; Severity ; Details          ;
+-------+-------+----------+------------------+
; reset ; Input ; Info     ; Stuck at GND     ;
+-------+-------+----------+------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "dflipflop:store_operand_sign" ;
+-------+-------+----------+-------------------------------+
; Port  ; Type  ; Severity ; Details                       ;
+-------+-------+----------+-------------------------------+
; reset ; Input ; Info     ; Stuck at GND                  ;
+-------+-------+----------+-------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "negate_16:negatedataB|add_sub_16:addone|onebitadder:\IFF2:0:IFF3:0:G2:halfadder3"       ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "negate_16:negatedataB|add_sub_16:addone|onebitadder:\IFF2:1:IFF3:1:G2:halfadder3"       ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "negate_16:negatedataB|add_sub_16:addone|onebitadder:\IFF2:2:IFF3:2:G2:halfadder3"       ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "negate_16:negatedataB|add_sub_16:addone|onebitadder:\IFF2:3:IFF3:3:G2:halfadder3"       ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "negate_16:negatedataB|add_sub_16:addone|onebitadder:\IFF2:4:IFF3:4:G2:halfadder3"       ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "negate_16:negatedataB|add_sub_16:addone|onebitadder:\IFF2:5:IFF3:5:G2:halfadder3"       ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "negate_16:negatedataB|add_sub_16:addone|onebitadder:\IFF2:6:IFF3:6:G2:halfadder3"       ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "negate_16:negatedataB|add_sub_16:addone|onebitadder:\IFF2:7:IFF3:7:G2:halfadder3"       ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "negate_16:negatedataB|add_sub_16:addone|onebitadder:\IFF2:8:IFF3:8:G2:halfadder3"       ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "negate_16:negatedataB|add_sub_16:addone|onebitadder:\IFF2:9:IFF3:9:G2:halfadder3"       ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "negate_16:negatedataB|add_sub_16:addone|onebitadder:\IFF2:10:IFF3:10:G2:halfadder3"     ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "negate_16:negatedataB|add_sub_16:addone|onebitadder:\IFF2:11:IFF3:11:G2:halfadder3"     ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "negate_16:negatedataB|add_sub_16:addone|onebitadder:\IFF2:12:IFF3:12:G2:halfadder3"     ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "negate_16:negatedataB|add_sub_16:addone|onebitadder:\IFF2:13:IFF3:13:G2:halfadder3"     ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "negate_16:negatedataB|add_sub_16:addone|onebitadder:\IFF2:14:IFF3:14:G2:halfadder3"     ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "negate_16:negatedataB|add_sub_16:addone|onebitadder:\IFF2:15:IFF3:15:G1:G3:halfadder1"  ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "negate_16:negatedataB|add_sub_16:addone|onebitadder:\IFF1:15:firstrow"                  ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "negate_16:negatedataB|add_sub_16:addone"                                                            ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; data_operandb[15..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; data_operandb[0]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; carryin              ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryout             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; subtract             ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Mar 05 04:22:48 2013
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off hw4 -c hw4
Info: Found 2 design units, including 1 entities, in source file onebitadder.vhd
    Info: Found design unit 1: onebitadder-structure
    Info: Found entity 1: onebitadder
Info: Found 2 design units, including 1 entities, in source file add_sub_16.vhd
    Info: Found design unit 1: add_sub_16-structure
    Info: Found entity 1: add_sub_16
Info: Found 2 design units, including 1 entities, in source file dflipflop.vhd
    Info: Found design unit 1: dflipflop-Behavioral
    Info: Found entity 1: dflipflop
Info: Found 2 design units, including 1 entities, in source file multdiv.vhd
    Info: Found design unit 1: multdiv-structure
    Info: Found entity 1: multdiv
Info: Found 2 design units, including 1 entities, in source file counter.vhd
    Info: Found design unit 1: counter-Behavioral
    Info: Found entity 1: counter
Info: Found 2 design units, including 1 entities, in source file reg_16.vhd
    Info: Found design unit 1: reg_16-structure
    Info: Found entity 1: reg_16
Info: Found 2 design units, including 1 entities, in source file reg_32.vhd
    Info: Found design unit 1: reg_32-structure
    Info: Found entity 1: reg_32
Info: Found 2 design units, including 1 entities, in source file fsm.vhd
    Info: Found design unit 1: FSM-Behavioral
    Info: Found entity 1: FSM
Info: Found 2 design units, including 1 entities, in source file or_16.vhd
    Info: Found design unit 1: or_16-structure
    Info: Found entity 1: or_16
Info: Found 2 design units, including 1 entities, in source file negate_16.vhd
    Info: Found design unit 1: negate_16-structure
    Info: Found entity 1: negate_16
Info: Elaborating entity "multdiv" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at multdiv.vhd(87): object "overflow_buff" assigned a value but never read
Info (10041): Inferred latch for "data_resultRDYb" at multdiv.vhd(159)
Info (10041): Inferred latch for "data_result[0]" at multdiv.vhd(155)
Info (10041): Inferred latch for "data_result[1]" at multdiv.vhd(152)
Info (10041): Inferred latch for "data_result[2]" at multdiv.vhd(152)
Info (10041): Inferred latch for "data_result[3]" at multdiv.vhd(152)
Info (10041): Inferred latch for "data_result[4]" at multdiv.vhd(152)
Info (10041): Inferred latch for "data_result[5]" at multdiv.vhd(152)
Info (10041): Inferred latch for "data_result[6]" at multdiv.vhd(152)
Info (10041): Inferred latch for "data_result[7]" at multdiv.vhd(152)
Info (10041): Inferred latch for "data_result[8]" at multdiv.vhd(152)
Info (10041): Inferred latch for "data_result[9]" at multdiv.vhd(152)
Info (10041): Inferred latch for "data_result[10]" at multdiv.vhd(152)
Info (10041): Inferred latch for "data_result[11]" at multdiv.vhd(152)
Info (10041): Inferred latch for "data_result[12]" at multdiv.vhd(152)
Info (10041): Inferred latch for "data_result[13]" at multdiv.vhd(152)
Info (10041): Inferred latch for "data_result[14]" at multdiv.vhd(152)
Info (10041): Inferred latch for "data_result[15]" at multdiv.vhd(152)
Info (10041): Inferred latch for "data_result[16]" at multdiv.vhd(147)
Info (10041): Inferred latch for "data_result[17]" at multdiv.vhd(147)
Info (10041): Inferred latch for "data_result[18]" at multdiv.vhd(147)
Info (10041): Inferred latch for "data_result[19]" at multdiv.vhd(147)
Info (10041): Inferred latch for "data_result[20]" at multdiv.vhd(147)
Info (10041): Inferred latch for "data_result[21]" at multdiv.vhd(147)
Info (10041): Inferred latch for "data_result[22]" at multdiv.vhd(147)
Info (10041): Inferred latch for "data_result[23]" at multdiv.vhd(147)
Info (10041): Inferred latch for "data_result[24]" at multdiv.vhd(147)
Info (10041): Inferred latch for "data_result[25]" at multdiv.vhd(147)
Info (10041): Inferred latch for "data_result[26]" at multdiv.vhd(147)
Info (10041): Inferred latch for "data_result[27]" at multdiv.vhd(147)
Info (10041): Inferred latch for "data_result[28]" at multdiv.vhd(147)
Info (10041): Inferred latch for "data_result[29]" at multdiv.vhd(147)
Info (10041): Inferred latch for "data_result[30]" at multdiv.vhd(147)
Info (10041): Inferred latch for "data_result[31]" at multdiv.vhd(142)
Info (10041): Inferred latch for "adder_out[0]" at multdiv.vhd(136)
Info (10041): Inferred latch for "adder_out[1]" at multdiv.vhd(136)
Info (10041): Inferred latch for "adder_out[2]" at multdiv.vhd(136)
Info (10041): Inferred latch for "adder_out[3]" at multdiv.vhd(136)
Info (10041): Inferred latch for "adder_out[4]" at multdiv.vhd(136)
Info (10041): Inferred latch for "adder_out[5]" at multdiv.vhd(136)
Info (10041): Inferred latch for "adder_out[6]" at multdiv.vhd(136)
Info (10041): Inferred latch for "adder_out[7]" at multdiv.vhd(136)
Info (10041): Inferred latch for "adder_out[8]" at multdiv.vhd(136)
Info (10041): Inferred latch for "adder_out[9]" at multdiv.vhd(136)
Info (10041): Inferred latch for "adder_out[10]" at multdiv.vhd(136)
Info (10041): Inferred latch for "adder_out[11]" at multdiv.vhd(136)
Info (10041): Inferred latch for "adder_out[12]" at multdiv.vhd(136)
Info (10041): Inferred latch for "adder_out[13]" at multdiv.vhd(136)
Info (10041): Inferred latch for "adder_out[14]" at multdiv.vhd(136)
Info (10041): Inferred latch for "adder_out[15]" at multdiv.vhd(136)
Info (10041): Inferred latch for "ctrl_add_sub" at multdiv.vhd(134)
Info (10041): Inferred latch for "product_in[0]" at multdiv.vhd(124)
Info (10041): Inferred latch for "product_in[1]" at multdiv.vhd(120)
Info (10041): Inferred latch for "product_in[2]" at multdiv.vhd(120)
Info (10041): Inferred latch for "product_in[3]" at multdiv.vhd(120)
Info (10041): Inferred latch for "product_in[4]" at multdiv.vhd(120)
Info (10041): Inferred latch for "product_in[5]" at multdiv.vhd(120)
Info (10041): Inferred latch for "product_in[6]" at multdiv.vhd(120)
Info (10041): Inferred latch for "product_in[7]" at multdiv.vhd(120)
Info (10041): Inferred latch for "product_in[8]" at multdiv.vhd(120)
Info (10041): Inferred latch for "product_in[9]" at multdiv.vhd(120)
Info (10041): Inferred latch for "product_in[10]" at multdiv.vhd(120)
Info (10041): Inferred latch for "product_in[11]" at multdiv.vhd(120)
Info (10041): Inferred latch for "product_in[12]" at multdiv.vhd(120)
Info (10041): Inferred latch for "product_in[13]" at multdiv.vhd(120)
Info (10041): Inferred latch for "product_in[14]" at multdiv.vhd(120)
Info (10041): Inferred latch for "product_in[15]" at multdiv.vhd(116)
Info (10041): Inferred latch for "product_in[16]" at multdiv.vhd(112)
Info (10041): Inferred latch for "product_in[17]" at multdiv.vhd(107)
Info (10041): Inferred latch for "product_in[18]" at multdiv.vhd(107)
Info (10041): Inferred latch for "product_in[19]" at multdiv.vhd(107)
Info (10041): Inferred latch for "product_in[20]" at multdiv.vhd(107)
Info (10041): Inferred latch for "product_in[21]" at multdiv.vhd(107)
Info (10041): Inferred latch for "product_in[22]" at multdiv.vhd(107)
Info (10041): Inferred latch for "product_in[23]" at multdiv.vhd(107)
Info (10041): Inferred latch for "product_in[24]" at multdiv.vhd(107)
Info (10041): Inferred latch for "product_in[25]" at multdiv.vhd(107)
Info (10041): Inferred latch for "product_in[26]" at multdiv.vhd(107)
Info (10041): Inferred latch for "product_in[27]" at multdiv.vhd(107)
Info (10041): Inferred latch for "product_in[28]" at multdiv.vhd(107)
Info (10041): Inferred latch for "product_in[29]" at multdiv.vhd(107)
Info (10041): Inferred latch for "product_in[30]" at multdiv.vhd(107)
Info (10041): Inferred latch for "product_in[31]" at multdiv.vhd(102)
Info: Elaborating entity "FSM" for hierarchy "FSM:state_machine"
Info (10041): Inferred latch for "operation_DIV" at FSM.vhd(18)
Info (10041): Inferred latch for "operation_MULT" at FSM.vhd(17)
Info: Elaborating entity "counter" for hierarchy "counter:count16"
Warning (10492): VHDL Process Statement warning at counter.vhd(19): signal "mult" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at counter.vhd(24): signal "enable" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at counter.vhd(27): signal "enable" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at counter.vhd(50): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at counter.vhd(54): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at counter.vhd(14): inferring latch(es) for signal or variable "reset_set", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "reset_set" at counter.vhd(54)
Info: Elaborating entity "negate_16" for hierarchy "negate_16:negatedataB"
Info: Elaborating entity "add_sub_16" for hierarchy "negate_16:negatedataB|add_sub_16:addone"
Info: Elaborating entity "onebitadder" for hierarchy "negate_16:negatedataB|add_sub_16:addone|onebitadder:\IFF1:15:firstrow"
Info: Elaborating entity "dflipflop" for hierarchy "dflipflop:store_operand_sign"
Warning (10492): VHDL Process Statement warning at dflipflop.vhd(19): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "reg_16" for hierarchy "reg_16:operandB"
Info: Elaborating entity "reg_32" for hierarchy "reg_32:product"
Info: Elaborating entity "or_16" for hierarchy "or_16:or_dataB"
Info: Duplicate LATCH primitives merged into single LATCH primitive
    Info: Duplicate LATCH primitive "data_result[31]$latch" merged with LATCH primitive "data_result[30]$latch"
Warning: Latch data_result[0]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal data_resultRDYb
Warning: Latch data_result[1]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal data_resultRDYb
Warning: Latch data_result[2]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal data_resultRDYb
Warning: Latch data_result[3]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal data_resultRDYb
Warning: Latch data_result[4]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal data_resultRDYb
Warning: Latch data_result[5]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal data_resultRDYb
Warning: Latch data_result[6]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal data_resultRDYb
Warning: Latch data_result[7]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal data_resultRDYb
Warning: Latch data_result[8]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal data_resultRDYb
Warning: Latch data_result[9]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal data_resultRDYb
Warning: Latch data_result[10]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal data_resultRDYb
Warning: Latch data_result[11]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal data_resultRDYb
Warning: Latch data_result[12]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal data_resultRDYb
Warning: Latch data_result[13]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal data_resultRDYb
Warning: Latch data_result[14]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal data_resultRDYb
Warning: Latch data_result[15]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal data_resultRDYb
Warning: Latch data_result[16]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine|operation_MULT
Warning: Latch data_result[17]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine|operation_MULT
Warning: Latch data_result[18]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine|operation_MULT
Warning: Latch data_result[19]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine|operation_MULT
Warning: Latch data_result[20]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine|operation_MULT
Warning: Latch data_result[21]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine|operation_MULT
Warning: Latch data_result[22]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine|operation_MULT
Warning: Latch data_result[23]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine|operation_MULT
Warning: Latch data_result[24]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine|operation_MULT
Warning: Latch data_result[25]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine|operation_MULT
Warning: Latch data_result[26]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine|operation_MULT
Warning: Latch data_result[27]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine|operation_MULT
Warning: Latch data_result[28]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine|operation_MULT
Warning: Latch data_result[29]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine|operation_MULT
Warning: Latch data_result[30]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine|operation_MULT
Warning: Latch data_resultRDYb has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine|operation_MULT
Warning: Latch product_in[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal counter:count16|cnt[28]
Warning: Latch product_in[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal counter:count16|cnt[28]
Warning: Latch product_in[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal counter:count16|cnt[28]
Warning: Latch product_in[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal counter:count16|cnt[28]
Warning: Latch product_in[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal counter:count16|cnt[28]
Warning: Latch product_in[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal counter:count16|cnt[28]
Warning: Latch product_in[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal counter:count16|cnt[28]
Warning: Latch product_in[7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal counter:count16|cnt[28]
Warning: Latch product_in[8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal counter:count16|cnt[28]
Warning: Latch product_in[9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal counter:count16|cnt[28]
Warning: Latch product_in[10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal counter:count16|cnt[28]
Warning: Latch product_in[11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal counter:count16|cnt[28]
Warning: Latch product_in[12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal counter:count16|cnt[28]
Warning: Latch product_in[13] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal counter:count16|cnt[28]
Warning: Latch product_in[14] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal counter:count16|cnt[28]
Warning: Latch product_in[15] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine|operation_MULT
Warning: Latch product_in[16] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine|operation_MULT
    Warning: Ports ENA and CLR on the latch are fed by the same signal FSM:state_machine|operation_MULT
Warning: Latch product_in[17] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine|operation_MULT
    Warning: Ports ENA and CLR on the latch are fed by the same signal FSM:state_machine|operation_MULT
Warning: Latch product_in[18] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine|operation_MULT
    Warning: Ports ENA and CLR on the latch are fed by the same signal FSM:state_machine|operation_MULT
Warning: Latch product_in[19] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine|operation_MULT
    Warning: Ports ENA and CLR on the latch are fed by the same signal FSM:state_machine|operation_MULT
Warning: Latch product_in[20] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine|operation_MULT
    Warning: Ports ENA and CLR on the latch are fed by the same signal FSM:state_machine|operation_MULT
Warning: Latch product_in[21] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine|operation_MULT
    Warning: Ports ENA and CLR on the latch are fed by the same signal FSM:state_machine|operation_MULT
Warning: Latch product_in[22] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine|operation_MULT
    Warning: Ports ENA and CLR on the latch are fed by the same signal FSM:state_machine|operation_MULT
Warning: Latch product_in[23] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine|operation_MULT
    Warning: Ports ENA and CLR on the latch are fed by the same signal FSM:state_machine|operation_MULT
Warning: Latch product_in[24] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine|operation_MULT
    Warning: Ports ENA and CLR on the latch are fed by the same signal FSM:state_machine|operation_MULT
Warning: Latch product_in[25] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine|operation_MULT
    Warning: Ports ENA and CLR on the latch are fed by the same signal FSM:state_machine|operation_MULT
Warning: Latch product_in[26] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine|operation_MULT
    Warning: Ports ENA and CLR on the latch are fed by the same signal FSM:state_machine|operation_MULT
Warning: Latch product_in[27] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine|operation_MULT
    Warning: Ports ENA and CLR on the latch are fed by the same signal FSM:state_machine|operation_MULT
Warning: Latch product_in[28] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine|operation_MULT
    Warning: Ports ENA and CLR on the latch are fed by the same signal FSM:state_machine|operation_MULT
Warning: Latch product_in[29] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine|operation_MULT
    Warning: Ports ENA and CLR on the latch are fed by the same signal FSM:state_machine|operation_MULT
Warning: Latch product_in[30] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine|operation_MULT
    Warning: Ports ENA and CLR on the latch are fed by the same signal FSM:state_machine|operation_MULT
Warning: Latch product_in[31] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine|operation_MULT
    Warning: Ports ENA and CLR on the latch are fed by the same signal FSM:state_machine|operation_MULT
Warning: Latch adder_out[15] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine|operation_DIV
Warning: Latch adder_out[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine|operation_DIV
Warning: Latch adder_out[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine|operation_DIV
Warning: Latch adder_out[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine|operation_DIV
Warning: Latch adder_out[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine|operation_DIV
Warning: Latch adder_out[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine|operation_DIV
Warning: Latch adder_out[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine|operation_DIV
Warning: Latch adder_out[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine|operation_DIV
Warning: Latch adder_out[7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine|operation_DIV
Warning: Latch adder_out[8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine|operation_DIV
Warning: Latch adder_out[9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine|operation_DIV
Warning: Latch adder_out[10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine|operation_DIV
Warning: Latch adder_out[11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine|operation_DIV
Warning: Latch adder_out[12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine|operation_DIV
Warning: Latch adder_out[13] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine|operation_DIV
Warning: Latch adder_out[14] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine|operation_DIV
Warning: Latch ctrl_add_sub has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine|operation_MULT
Info: Registers with preset signals will power-up high
Info: Implemented 635 device resources after synthesis - the final resource count might be different
    Info: Implemented 35 input pins
    Info: Implemented 35 output pins
    Info: Implemented 565 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 186 warnings
    Info: Peak virtual memory: 220 megabytes
    Info: Processing ended: Tue Mar 05 04:22:53 2013
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:06


