Block Name			X	Y		#Block ID
---------------------------
hw_input_global_wrapper_stencil$d_reg__U2		3	4		#r21
hw_input_global_wrapper_stencil$d_reg__U3		3	5		#r22
hw_input_global_wrapper_stencil$d_reg__U4		5	5		#r23
hw_input_global_wrapper_stencil$d_reg__U5		6	3		#r24
hw_input_global_wrapper_stencil$d_reg__U6		5	3		#r25
hw_input_global_wrapper_stencil$d_reg__U7		5	2		#r26
hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_0_garnet		3	3		#m8
hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0		3	0		#I7
hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en		1	0		#i2
hw_output_stencil_op_hcompute_hw_output_stencil_write_0		4	0		#I20
hw_output_stencil_op_hcompute_hw_output_stencil_write_valid		0	0		#i4
op_hcompute_blur_stencil$inner_compute$i140396131465296_i140396135913360		4	1		#p19
op_hcompute_blur_stencil$inner_compute$i140396188773520_i140396132817040		2	1		#p5
op_hcompute_blur_unnormalized_stencil$inner_compute$i140396131208592_i140396132817040		4	2		#p6
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140396131046096_i140396118633360		4	4		#p11
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140396131046992_i140396135453264		5	2		#p17
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140396131047248_i140396118633360		6	4		#p14
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140396131047504_i140396118633360		6	5		#p13
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140396131048144_i140396118633360		5	1		#p18
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140396131048208_i140396118633360		6	3		#p15
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140396131048400_i140396118633360		6	2		#p16
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140396131048848_i140396118633360		5	4		#p12
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140396131137616_i140396118633360		4	3		#p10
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140396131146192_i140396135753744		4	5		#p9
op_hcompute_hw_input_global_wrapper_stencil_port_controller_garnet		3	2		#m1
op_hcompute_hw_output_stencil_port_controller_garnet		3	1		#m3
reset		2	0		#i0
