{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1765010919752 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765010919757 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 06 15:48:38 2025 " "Processing started: Sat Dec 06 15:48:38 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765010919757 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010919757 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SOML_project -c SOML_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off SOML_project -c SOML_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010919757 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1765010920278 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1765010920278 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "debug_soml.qsys " "Elaborating Platform Designer system entity \"debug_soml.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765010928378 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.06.15:48:51 Progress: Loading SOML_project - work - Copy (2)/debug_soml.qsys " "2025.12.06.15:48:51 Progress: Loading SOML_project - work - Copy (2)/debug_soml.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010931696 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.06.15:48:52 Progress: Reading input file " "2025.12.06.15:48:52 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010932298 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.06.15:48:52 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 17.1\] " "2025.12.06.15:48:52 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010932362 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.06.15:48:52 Progress: Parameterizing module in_system_sources_probes_0 " "2025.12.06.15:48:52 Progress: Parameterizing module in_system_sources_probes_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010932473 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.06.15:48:52 Progress: Building connections " "2025.12.06.15:48:52 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010932473 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.06.15:48:52 Progress: Parameterizing connections " "2025.12.06.15:48:52 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010932473 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.06.15:48:52 Progress: Validating " "2025.12.06.15:48:52 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010932489 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.06.15:48:53 Progress: Done reading input file " "2025.12.06.15:48:53 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010933138 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Debug_soml: Generating debug_soml \"debug_soml\" for QUARTUS_SYNTH " "Debug_soml: Generating debug_soml \"debug_soml\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010933931 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "In_system_sources_probes_0: \"debug_soml\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\" " "In_system_sources_probes_0: \"debug_soml\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010934691 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Debug_soml: Done \"debug_soml\" with 2 modules, 2 files " "Debug_soml: Done \"debug_soml\" with 2 modules, 2 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010934691 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "debug_soml.qsys " "Finished elaborating Platform Designer system entity \"debug_soml.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765010935398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_soml/synthesis/debug_soml.v 1 1 " "Found 1 design units, including 1 entities, in source file debug_soml/synthesis/debug_soml.v" { { "Info" "ISGN_ENTITY_NAME" "1 debug_soml " "Found entity 1: debug_soml" {  } { { "debug_soml/synthesis/debug_soml.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/debug_soml/synthesis/debug_soml.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765010935454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010935454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_soml/synthesis/submodules/altsource_probe_top.v 1 1 " "Found 1 design units, including 1 entities, in source file debug_soml/synthesis/submodules/altsource_probe_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altsource_probe_top " "Found entity 1: altsource_probe_top" {  } { { "debug_soml/synthesis/submodules/altsource_probe_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/debug_soml/synthesis/submodules/altsource_probe_top.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765010935456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010935456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_cmd_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_cmd_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cmd_processor " "Found entity 1: uart_cmd_processor" {  } { { "uart_cmd_processor.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/uart_cmd_processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765010935460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010935460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_top.v 1 1 " "Found 1 design units, including 1 entities, in source file system_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_top " "Found entity 1: system_top" {  } { { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765010935463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010935463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/trace_caculator.v 1 1 " "Found 1 design units, including 1 entities, in source file code/trace_caculator.v" { { "Info" "ISGN_ENTITY_NAME" "1 trace_calculator " "Found entity 1: trace_calculator" {  } { { "code/trace_caculator.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/trace_caculator.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765010935465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010935465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/soml_decoder_top.v 1 1 " "Found 1 design units, including 1 entities, in source file code/soml_decoder_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 soml_decoder_top " "Found entity 1: soml_decoder_top" {  } { { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765010935469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010935469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/rq_cal.v 1 1 " "Found 1 design units, including 1 entities, in source file code/rq_cal.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rq_cal " "Found entity 1: Rq_cal" {  } { { "code/Rq_cal.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/Rq_cal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765010935473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010935473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/qmult.v 1 1 " "Found 1 design units, including 1 entities, in source file code/qmult.v" { { "Info" "ISGN_ENTITY_NAME" "1 qmult " "Found entity 1: qmult" {  } { { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765010935477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010935477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/output_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file code/output_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 output_signal " "Found entity 1: output_signal" {  } { { "code/output_signal.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/output_signal.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765010935479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010935479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/minselector.v 1 1 " "Found 1 design units, including 1 entities, in source file code/minselector.v" { { "Info" "ISGN_ENTITY_NAME" "1 MinSelector " "Found entity 1: MinSelector" {  } { { "code/MinSelector.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/MinSelector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765010935483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010935483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/minfinder.v 1 1 " "Found 1 design units, including 1 entities, in source file code/minfinder.v" { { "Info" "ISGN_ENTITY_NAME" "1 MinFinder " "Found entity 1: MinFinder" {  } { { "code/MinFinder.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/MinFinder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765010935487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010935487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/matrix_multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file code/matrix_multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_multiplier " "Found entity 1: matrix_multiplier" {  } { { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765010935489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010935489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/g_matrix_caculator.v 1 1 " "Found 1 design units, including 1 entities, in source file code/g_matrix_caculator.v" { { "Info" "ISGN_ENTITY_NAME" "1 g_matrix_calculator " "Found entity 1: g_matrix_calculator" {  } { { "code/g_matrix_caculator.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/g_matrix_caculator.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765010935493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010935493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/fxp_zoom.v 1 1 " "Found 1 design units, including 1 entities, in source file code/fxp_zoom.v" { { "Info" "ISGN_ENTITY_NAME" "1 fxp_zoom " "Found entity 1: fxp_zoom" {  } { { "code/fxp_zoom.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/fxp_zoom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765010935497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010935497 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fxp_div_pipe.v(94) " "Verilog HDL information at fxp_div_pipe.v(94): always construct contains both blocking and non-blocking assignments" {  } { { "code/fxp_div_pipe.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/fxp_div_pipe.v" 94 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1765010935499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/fxp_div_pipe.v 1 1 " "Found 1 design units, including 1 entities, in source file code/fxp_div_pipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 fxp_div_pipe " "Found entity 1: fxp_div_pipe" {  } { { "code/fxp_div_pipe.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/fxp_div_pipe.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765010935501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010935501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/find_min.v 1 1 " "Found 1 design units, including 1 entities, in source file code/find_min.v" { { "Info" "ISGN_ENTITY_NAME" "1 find_min " "Found entity 1: find_min" {  } { { "code/find_min.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/find_min.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765010935505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010935505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/dq_cal.v 1 1 " "Found 1 design units, including 1 entities, in source file code/dq_cal.v" { { "Info" "ISGN_ENTITY_NAME" "1 dq_cal " "Found entity 1: dq_cal" {  } { { "code/dq_cal.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/dq_cal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765010935507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010935507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/distancesquare.v 1 1 " "Found 1 design units, including 1 entities, in source file code/distancesquare.v" { { "Info" "ISGN_ENTITY_NAME" "1 DistanceSquare " "Found entity 1: DistanceSquare" {  } { { "code/DistanceSquare.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/DistanceSquare.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765010935511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010935511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/dh_cal.v 1 1 " "Found 1 design units, including 1 entities, in source file code/dh_cal.v" { { "Info" "ISGN_ENTITY_NAME" "1 Dh_cal " "Found entity 1: Dh_cal" {  } { { "code/Dh_cal.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/Dh_cal.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765010935515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010935515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/determine_tx_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file code/determine_tx_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 determine_tx_signal " "Found entity 1: determine_tx_signal" {  } { { "code/determine_tx_signal.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/determine_tx_signal.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765010935519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010935519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/delay_module.v 1 1 " "Found 1 design units, including 1 entities, in source file code/delay_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay_module " "Found entity 1: delay_module" {  } { { "code/delay_module.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/delay_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765010935521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010935521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file code/comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "code/comparator.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/comparator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765010935524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010935524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/cmult.v 1 1 " "Found 1 design units, including 1 entities, in source file code/cmult.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmult " "Found entity 1: cmult" {  } { { "code/cmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/cmult.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765010935528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010935528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/c_pipe.v 1 1 " "Found 1 design units, including 1 entities, in source file code/c_pipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 c_pipe " "Found entity 1: c_pipe" {  } { { "code/c_pipe.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/c_pipe.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765010935532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010935532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/c_mac.v 1 1 " "Found 1 design units, including 1 entities, in source file code/c_mac.v" { { "Info" "ISGN_ENTITY_NAME" "1 c_mac " "Found entity 1: c_mac" {  } { { "code/c_mac.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/c_mac.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765010935534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010935534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/hex_to_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/hex_to_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_to_7seg " "Found entity 1: hex_to_7seg" {  } { { "uart/hex_to_7seg.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/uart/hex_to_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765010935538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010935538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/baudtickgen.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/baudtickgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 BaudTickGen " "Found entity 1: BaudTickGen" {  } { { "uart/BaudTickGen.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/uart/BaudTickGen.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765010935542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010935542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/async_transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/async_transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_transmitter " "Found entity 1: async_transmitter" {  } { { "uart/async_transmitter.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/uart/async_transmitter.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765010935546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010935546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/async_receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/async_receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_receiver " "Found entity 1: async_receiver" {  } { { "uart/async_receiver.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/uart/async_receiver.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765010935550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010935550 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart_top.v(452) " "Verilog HDL information at uart_top.v(452): always construct contains both blocking and non-blocking assignments" {  } { { "uart/uart_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/uart/uart_top.v" 452 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1765010935552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/uart_top.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/uart_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_top " "Found entity 1: uart_top" {  } { { "uart/uart_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/uart/uart_top.v" 313 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765010935554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010935554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_soml_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_soml_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_soml_decoder " "Found entity 1: tb_soml_decoder" {  } { { "tb_soml_decoder.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/tb_soml_decoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765010935558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010935558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 reset_synchronizer " "Found entity 1: reset_synchronizer" {  } { { "reset_synchronizer.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/reset_synchronizer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765010935562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010935562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/debug_soml/debug_soml.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/debug_soml/debug_soml.v" { { "Info" "ISGN_ENTITY_NAME" "1 debug_soml " "Found entity 1: debug_soml" {  } { { "db/ip/debug_soml/debug_soml.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/ip/debug_soml/debug_soml.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765010935566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010935566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/debug_soml/submodules/altsource_probe_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/debug_soml/submodules/altsource_probe_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altsource_probe_top " "Found entity 1: altsource_probe_top" {  } { { "db/ip/debug_soml/submodules/altsource_probe_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/ip/debug_soml/submodules/altsource_probe_top.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765010935584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010935584 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "find_min find_min.v(24) " "Verilog HDL Parameter Declaration warning at find_min.v(24): Parameter Declaration in module \"find_min\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "code/find_min.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/find_min.v" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1765010935592 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "system_top " "Elaborating entity \"system_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1765010935649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_top uart_top:uart_inst " "Elaborating entity \"uart_top\" for hierarchy \"uart_top:uart_inst\"" {  } { { "system_top.v" "uart_inst" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765010935660 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_top.v(500) " "Verilog HDL assignment warning at uart_top.v(500): truncated value with size 32 to match size of target (3)" {  } { { "uart/uart_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/uart/uart_top.v" 500 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765010935664 "|system_top|uart_top:uart_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 uart_top.v(508) " "Verilog HDL assignment warning at uart_top.v(508): truncated value with size 32 to match size of target (5)" {  } { { "uart/uart_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/uart/uart_top.v" 508 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765010935664 "|system_top|uart_top:uart_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_top.v(521) " "Verilog HDL assignment warning at uart_top.v(521): truncated value with size 32 to match size of target (3)" {  } { { "uart/uart_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/uart/uart_top.v" 521 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765010935664 "|system_top|uart_top:uart_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_top.v(529) " "Verilog HDL assignment warning at uart_top.v(529): truncated value with size 32 to match size of target (4)" {  } { { "uart/uart_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/uart/uart_top.v" 529 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765010935664 "|system_top|uart_top:uart_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_top.v(566) " "Verilog HDL assignment warning at uart_top.v(566): truncated value with size 32 to match size of target (3)" {  } { { "uart/uart_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/uart/uart_top.v" 566 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765010935664 "|system_top|uart_top:uart_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 uart_top.v(569) " "Verilog HDL assignment warning at uart_top.v(569): truncated value with size 32 to match size of target (5)" {  } { { "uart/uart_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/uart/uart_top.v" 569 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765010935664 "|system_top|uart_top:uart_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 uart_top.v(583) " "Verilog HDL assignment warning at uart_top.v(583): truncated value with size 32 to match size of target (5)" {  } { { "uart/uart_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/uart/uart_top.v" 583 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765010935664 "|system_top|uart_top:uart_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_top.v(591) " "Verilog HDL assignment warning at uart_top.v(591): truncated value with size 32 to match size of target (4)" {  } { { "uart/uart_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/uart/uart_top.v" 591 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765010935666 "|system_top|uart_top:uart_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[7..4\] uart_top.v(324) " "Output port \"LEDR\[7..4\]\" at uart_top.v(324) has no driver" {  } { { "uart/uart_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/uart/uart_top.v" 324 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1765010935672 "|system_top|uart_top:uart_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_receiver uart_top:uart_inst\|async_receiver:rx_inst " "Elaborating entity \"async_receiver\" for hierarchy \"uart_top:uart_inst\|async_receiver:rx_inst\"" {  } { { "uart/uart_top.v" "rx_inst" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/uart/uart_top.v" 436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765010935712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BaudTickGen uart_top:uart_inst\|async_receiver:rx_inst\|BaudTickGen:tickgen " "Elaborating entity \"BaudTickGen\" for hierarchy \"uart_top:uart_inst\|async_receiver:rx_inst\|BaudTickGen:tickgen\"" {  } { { "uart/async_receiver.v" "tickgen" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/uart/async_receiver.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765010935722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_transmitter uart_top:uart_inst\|async_transmitter:tx_inst " "Elaborating entity \"async_transmitter\" for hierarchy \"uart_top:uart_inst\|async_transmitter:tx_inst\"" {  } { { "uart/uart_top.v" "tx_inst" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/uart/uart_top.v" 442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765010935731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BaudTickGen uart_top:uart_inst\|async_transmitter:tx_inst\|BaudTickGen:tickgen " "Elaborating entity \"BaudTickGen\" for hierarchy \"uart_top:uart_inst\|async_transmitter:tx_inst\|BaudTickGen:tickgen\"" {  } { { "uart/async_transmitter.v" "tickgen" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/uart/async_transmitter.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765010935738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soml_decoder_top soml_decoder_top:decoder_inst " "Elaborating entity \"soml_decoder_top\" for hierarchy \"soml_decoder_top:decoder_inst\"" {  } { { "system_top.v" "decoder_inst" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765010935745 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "load_Y_done soml_decoder_top.v(460) " "Verilog HDL or VHDL warning at soml_decoder_top.v(460): object \"load_Y_done\" assigned a value but never read" {  } { { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 460 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765010935747 "|system_top|soml_decoder_top:decoder_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "H_in_valid_2 soml_decoder_top.v(512) " "Verilog HDL or VHDL warning at soml_decoder_top.v(512): object \"H_in_valid_2\" assigned a value but never read" {  } { { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 512 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765010935747 "|system_top|soml_decoder_top:decoder_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "H_in_r_2 soml_decoder_top.v(513) " "Verilog HDL or VHDL warning at soml_decoder_top.v(513): object \"H_in_r_2\" assigned a value but never read" {  } { { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 513 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765010935747 "|system_top|soml_decoder_top:decoder_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "H_in_i_2 soml_decoder_top.v(514) " "Verilog HDL or VHDL warning at soml_decoder_top.v(514): object \"H_in_i_2\" assigned a value but never read" {  } { { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 514 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765010935747 "|system_top|soml_decoder_top:decoder_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Y_in_valid_2 soml_decoder_top.v(517) " "Verilog HDL or VHDL warning at soml_decoder_top.v(517): object \"Y_in_valid_2\" assigned a value but never read" {  } { { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 517 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765010935747 "|system_top|soml_decoder_top:decoder_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Y_in_r_2 soml_decoder_top.v(518) " "Verilog HDL or VHDL warning at soml_decoder_top.v(518): object \"Y_in_r_2\" assigned a value but never read" {  } { { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 518 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765010935747 "|system_top|soml_decoder_top:decoder_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Y_in_i_2 soml_decoder_top.v(519) " "Verilog HDL or VHDL warning at soml_decoder_top.v(519): object \"Y_in_i_2\" assigned a value but never read" {  } { { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 519 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765010935747 "|system_top|soml_decoder_top:decoder_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sel_imag soml_decoder_top.v(611) " "Verilog HDL or VHDL warning at soml_decoder_top.v(611): object \"sel_imag\" assigned a value but never read" {  } { { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 611 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765010935747 "|system_top|soml_decoder_top:decoder_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sel_type soml_decoder_top.v(612) " "Verilog HDL or VHDL warning at soml_decoder_top.v(612): object \"sel_type\" assigned a value but never read" {  } { { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 612 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765010935747 "|system_top|soml_decoder_top:decoder_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sel_row soml_decoder_top.v(613) " "Verilog HDL or VHDL warning at soml_decoder_top.v(613): object \"sel_row\" assigned a value but never read" {  } { { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 613 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765010935747 "|system_top|soml_decoder_top:decoder_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sel_col soml_decoder_top.v(614) " "Verilog HDL or VHDL warning at soml_decoder_top.v(614): object \"sel_col\" assigned a value but never read" {  } { { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 614 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765010935747 "|system_top|soml_decoder_top:decoder_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 soml_decoder_top.v(194) " "Verilog HDL assignment warning at soml_decoder_top.v(194): truncated value with size 32 to match size of target (2)" {  } { { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765010935765 "|system_top|soml_decoder_top:decoder_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 soml_decoder_top.v(570) " "Verilog HDL assignment warning at soml_decoder_top.v(570): truncated value with size 32 to match size of target (2)" {  } { { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 570 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765010935771 "|system_top|soml_decoder_top:decoder_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 soml_decoder_top.v(572) " "Verilog HDL assignment warning at soml_decoder_top.v(572): truncated value with size 32 to match size of target (2)" {  } { { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 572 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765010935771 "|system_top|soml_decoder_top:decoder_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 soml_decoder_top.v(576) " "Verilog HDL assignment warning at soml_decoder_top.v(576): truncated value with size 32 to match size of target (3)" {  } { { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 576 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765010935771 "|system_top|soml_decoder_top:decoder_inst"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "h_mem_real " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"h_mem_real\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1765010935999 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "h_mem_imag " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"h_mem_imag\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1765010935999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_multiplier soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst " "Elaborating entity \"matrix_multiplier\" for hierarchy \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\"" {  } { { "code/soml_decoder_top.v" "hq_calc_inst" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765010936079 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 matrix_multiplier.v(61) " "Verilog HDL assignment warning at matrix_multiplier.v(61): truncated value with size 32 to match size of target (3)" {  } { { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765010936087 "|system_top|soml_decoder_top:decoder_inst|matrix_multiplier:hq_calc_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 matrix_multiplier.v(69) " "Verilog HDL assignment warning at matrix_multiplier.v(69): truncated value with size 32 to match size of target (4)" {  } { { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765010936089 "|system_top|soml_decoder_top:decoder_inst|matrix_multiplier:hq_calc_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 matrix_multiplier.v(422) " "Verilog HDL assignment warning at matrix_multiplier.v(422): truncated value with size 32 to match size of target (8)" {  } { { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 422 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765010936235 "|system_top|soml_decoder_top:decoder_inst|matrix_multiplier:hq_calc_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "S_ROM_R_k0.data_a 0 matrix_multiplier.v(119) " "Net \"S_ROM_R_k0.data_a\" at matrix_multiplier.v(119) has no driver or initial value, using a default initial value '0'" {  } { { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 119 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765010936283 "|system_top|soml_decoder_top:decoder_inst|matrix_multiplier:hq_calc_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "S_ROM_R_k0.waddr_a 0 matrix_multiplier.v(119) " "Net \"S_ROM_R_k0.waddr_a\" at matrix_multiplier.v(119) has no driver or initial value, using a default initial value '0'" {  } { { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 119 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765010936283 "|system_top|soml_decoder_top:decoder_inst|matrix_multiplier:hq_calc_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "S_ROM_I_k0.data_a 0 matrix_multiplier.v(120) " "Net \"S_ROM_I_k0.data_a\" at matrix_multiplier.v(120) has no driver or initial value, using a default initial value '0'" {  } { { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 120 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765010936283 "|system_top|soml_decoder_top:decoder_inst|matrix_multiplier:hq_calc_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "S_ROM_I_k0.waddr_a 0 matrix_multiplier.v(120) " "Net \"S_ROM_I_k0.waddr_a\" at matrix_multiplier.v(120) has no driver or initial value, using a default initial value '0'" {  } { { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 120 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765010936283 "|system_top|soml_decoder_top:decoder_inst|matrix_multiplier:hq_calc_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "S_ROM_R_k1.data_a 0 matrix_multiplier.v(121) " "Net \"S_ROM_R_k1.data_a\" at matrix_multiplier.v(121) has no driver or initial value, using a default initial value '0'" {  } { { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 121 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765010936283 "|system_top|soml_decoder_top:decoder_inst|matrix_multiplier:hq_calc_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "S_ROM_R_k1.waddr_a 0 matrix_multiplier.v(121) " "Net \"S_ROM_R_k1.waddr_a\" at matrix_multiplier.v(121) has no driver or initial value, using a default initial value '0'" {  } { { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 121 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765010936283 "|system_top|soml_decoder_top:decoder_inst|matrix_multiplier:hq_calc_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "S_ROM_I_k1.data_a 0 matrix_multiplier.v(122) " "Net \"S_ROM_I_k1.data_a\" at matrix_multiplier.v(122) has no driver or initial value, using a default initial value '0'" {  } { { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 122 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765010936283 "|system_top|soml_decoder_top:decoder_inst|matrix_multiplier:hq_calc_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "S_ROM_I_k1.waddr_a 0 matrix_multiplier.v(122) " "Net \"S_ROM_I_k1.waddr_a\" at matrix_multiplier.v(122) has no driver or initial value, using a default initial value '0'" {  } { { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 122 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765010936283 "|system_top|soml_decoder_top:decoder_inst|matrix_multiplier:hq_calc_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "S_ROM_R_k2.data_a 0 matrix_multiplier.v(123) " "Net \"S_ROM_R_k2.data_a\" at matrix_multiplier.v(123) has no driver or initial value, using a default initial value '0'" {  } { { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 123 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765010936283 "|system_top|soml_decoder_top:decoder_inst|matrix_multiplier:hq_calc_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "S_ROM_R_k2.waddr_a 0 matrix_multiplier.v(123) " "Net \"S_ROM_R_k2.waddr_a\" at matrix_multiplier.v(123) has no driver or initial value, using a default initial value '0'" {  } { { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 123 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765010936283 "|system_top|soml_decoder_top:decoder_inst|matrix_multiplier:hq_calc_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "S_ROM_I_k2.data_a 0 matrix_multiplier.v(124) " "Net \"S_ROM_I_k2.data_a\" at matrix_multiplier.v(124) has no driver or initial value, using a default initial value '0'" {  } { { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 124 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765010936283 "|system_top|soml_decoder_top:decoder_inst|matrix_multiplier:hq_calc_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "S_ROM_I_k2.waddr_a 0 matrix_multiplier.v(124) " "Net \"S_ROM_I_k2.waddr_a\" at matrix_multiplier.v(124) has no driver or initial value, using a default initial value '0'" {  } { { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 124 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765010936283 "|system_top|soml_decoder_top:decoder_inst|matrix_multiplier:hq_calc_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "S_ROM_R_k3.data_a 0 matrix_multiplier.v(125) " "Net \"S_ROM_R_k3.data_a\" at matrix_multiplier.v(125) has no driver or initial value, using a default initial value '0'" {  } { { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 125 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765010936283 "|system_top|soml_decoder_top:decoder_inst|matrix_multiplier:hq_calc_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "S_ROM_R_k3.waddr_a 0 matrix_multiplier.v(125) " "Net \"S_ROM_R_k3.waddr_a\" at matrix_multiplier.v(125) has no driver or initial value, using a default initial value '0'" {  } { { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 125 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765010936283 "|system_top|soml_decoder_top:decoder_inst|matrix_multiplier:hq_calc_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "S_ROM_I_k3.data_a 0 matrix_multiplier.v(126) " "Net \"S_ROM_I_k3.data_a\" at matrix_multiplier.v(126) has no driver or initial value, using a default initial value '0'" {  } { { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 126 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765010936283 "|system_top|soml_decoder_top:decoder_inst|matrix_multiplier:hq_calc_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "S_ROM_I_k3.waddr_a 0 matrix_multiplier.v(126) " "Net \"S_ROM_I_k3.waddr_a\" at matrix_multiplier.v(126) has no driver or initial value, using a default initial value '0'" {  } { { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 126 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765010936283 "|system_top|soml_decoder_top:decoder_inst|matrix_multiplier:hq_calc_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "S_ROM_R_k0.we_a 0 matrix_multiplier.v(119) " "Net \"S_ROM_R_k0.we_a\" at matrix_multiplier.v(119) has no driver or initial value, using a default initial value '0'" {  } { { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 119 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765010936283 "|system_top|soml_decoder_top:decoder_inst|matrix_multiplier:hq_calc_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "S_ROM_I_k0.we_a 0 matrix_multiplier.v(120) " "Net \"S_ROM_I_k0.we_a\" at matrix_multiplier.v(120) has no driver or initial value, using a default initial value '0'" {  } { { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 120 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765010936283 "|system_top|soml_decoder_top:decoder_inst|matrix_multiplier:hq_calc_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "S_ROM_R_k1.we_a 0 matrix_multiplier.v(121) " "Net \"S_ROM_R_k1.we_a\" at matrix_multiplier.v(121) has no driver or initial value, using a default initial value '0'" {  } { { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 121 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765010936283 "|system_top|soml_decoder_top:decoder_inst|matrix_multiplier:hq_calc_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "S_ROM_I_k1.we_a 0 matrix_multiplier.v(122) " "Net \"S_ROM_I_k1.we_a\" at matrix_multiplier.v(122) has no driver or initial value, using a default initial value '0'" {  } { { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 122 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765010936283 "|system_top|soml_decoder_top:decoder_inst|matrix_multiplier:hq_calc_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "S_ROM_R_k2.we_a 0 matrix_multiplier.v(123) " "Net \"S_ROM_R_k2.we_a\" at matrix_multiplier.v(123) has no driver or initial value, using a default initial value '0'" {  } { { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 123 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765010936283 "|system_top|soml_decoder_top:decoder_inst|matrix_multiplier:hq_calc_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "S_ROM_I_k2.we_a 0 matrix_multiplier.v(124) " "Net \"S_ROM_I_k2.we_a\" at matrix_multiplier.v(124) has no driver or initial value, using a default initial value '0'" {  } { { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 124 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765010936283 "|system_top|soml_decoder_top:decoder_inst|matrix_multiplier:hq_calc_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "S_ROM_R_k3.we_a 0 matrix_multiplier.v(125) " "Net \"S_ROM_R_k3.we_a\" at matrix_multiplier.v(125) has no driver or initial value, using a default initial value '0'" {  } { { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 125 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765010936283 "|system_top|soml_decoder_top:decoder_inst|matrix_multiplier:hq_calc_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "S_ROM_I_k3.we_a 0 matrix_multiplier.v(126) " "Net \"S_ROM_I_k3.we_a\" at matrix_multiplier.v(126) has no driver or initial value, using a default initial value '0'" {  } { { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 126 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765010936283 "|system_top|soml_decoder_top:decoder_inst|matrix_multiplier:hq_calc_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay_module soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|delay_module:delay_calc_en " "Elaborating entity \"delay_module\" for hierarchy \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|delay_module:delay_calc_en\"" {  } { { "code/matrix_multiplier.v" "delay_calc_en" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765010936467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay_module soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|delay_module:delay_count " "Elaborating entity \"delay_module\" for hierarchy \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|delay_module:delay_count\"" {  } { { "code/matrix_multiplier.v" "delay_count" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765010936477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmult soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i0 " "Elaborating entity \"cmult\" for hierarchy \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i0\"" {  } { { "code/matrix_multiplier.v" "cmult_i0" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765010936546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qmult soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i0\|qmult:qmult_common " "Elaborating entity \"qmult\" for hierarchy \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i0\|qmult:qmult_common\"" {  } { { "code/cmult.v" "qmult_common" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/cmult.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765010936578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dh_cal soml_decoder_top:decoder_inst\|Dh_cal:dh_calc_inst " "Elaborating entity \"Dh_cal\" for hierarchy \"soml_decoder_top:decoder_inst\|Dh_cal:dh_calc_inst\"" {  } { { "code/soml_decoder_top.v" "dh_calc_inst" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765010936598 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Dh_cal.v(75) " "Verilog HDL assignment warning at Dh_cal.v(75): truncated value with size 32 to match size of target (3)" {  } { { "code/Dh_cal.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/Dh_cal.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765010936600 "|system_top|soml_decoder_top:decoder_inst|Dh_cal:dh_calc_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dh_out\[0\] Dh_cal.v(80) " "Inferred latch for \"Dh_out\[0\]\" at Dh_cal.v(80)" {  } { { "code/Dh_cal.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/Dh_cal.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010936600 "|system_top|soml_decoder_top:decoder_inst|Dh_cal:dh_calc_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dh_out\[1\] Dh_cal.v(80) " "Inferred latch for \"Dh_out\[1\]\" at Dh_cal.v(80)" {  } { { "code/Dh_cal.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/Dh_cal.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010936600 "|system_top|soml_decoder_top:decoder_inst|Dh_cal:dh_calc_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dh_out\[2\] Dh_cal.v(80) " "Inferred latch for \"Dh_out\[2\]\" at Dh_cal.v(80)" {  } { { "code/Dh_cal.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/Dh_cal.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010936600 "|system_top|soml_decoder_top:decoder_inst|Dh_cal:dh_calc_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dh_out\[3\] Dh_cal.v(80) " "Inferred latch for \"Dh_out\[3\]\" at Dh_cal.v(80)" {  } { { "code/Dh_cal.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/Dh_cal.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010936600 "|system_top|soml_decoder_top:decoder_inst|Dh_cal:dh_calc_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dh_out\[4\] Dh_cal.v(80) " "Inferred latch for \"Dh_out\[4\]\" at Dh_cal.v(80)" {  } { { "code/Dh_cal.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/Dh_cal.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010936600 "|system_top|soml_decoder_top:decoder_inst|Dh_cal:dh_calc_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dh_out\[5\] Dh_cal.v(80) " "Inferred latch for \"Dh_out\[5\]\" at Dh_cal.v(80)" {  } { { "code/Dh_cal.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/Dh_cal.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010936600 "|system_top|soml_decoder_top:decoder_inst|Dh_cal:dh_calc_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dh_out\[6\] Dh_cal.v(80) " "Inferred latch for \"Dh_out\[6\]\" at Dh_cal.v(80)" {  } { { "code/Dh_cal.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/Dh_cal.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010936600 "|system_top|soml_decoder_top:decoder_inst|Dh_cal:dh_calc_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dh_out\[7\] Dh_cal.v(80) " "Inferred latch for \"Dh_out\[7\]\" at Dh_cal.v(80)" {  } { { "code/Dh_cal.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/Dh_cal.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010936600 "|system_top|soml_decoder_top:decoder_inst|Dh_cal:dh_calc_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dh_out\[8\] Dh_cal.v(80) " "Inferred latch for \"Dh_out\[8\]\" at Dh_cal.v(80)" {  } { { "code/Dh_cal.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/Dh_cal.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010936600 "|system_top|soml_decoder_top:decoder_inst|Dh_cal:dh_calc_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dh_out\[9\] Dh_cal.v(80) " "Inferred latch for \"Dh_out\[9\]\" at Dh_cal.v(80)" {  } { { "code/Dh_cal.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/Dh_cal.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010936600 "|system_top|soml_decoder_top:decoder_inst|Dh_cal:dh_calc_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dh_out\[10\] Dh_cal.v(80) " "Inferred latch for \"Dh_out\[10\]\" at Dh_cal.v(80)" {  } { { "code/Dh_cal.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/Dh_cal.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010936600 "|system_top|soml_decoder_top:decoder_inst|Dh_cal:dh_calc_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dh_out\[11\] Dh_cal.v(80) " "Inferred latch for \"Dh_out\[11\]\" at Dh_cal.v(80)" {  } { { "code/Dh_cal.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/Dh_cal.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010936600 "|system_top|soml_decoder_top:decoder_inst|Dh_cal:dh_calc_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dh_out\[12\] Dh_cal.v(80) " "Inferred latch for \"Dh_out\[12\]\" at Dh_cal.v(80)" {  } { { "code/Dh_cal.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/Dh_cal.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010936600 "|system_top|soml_decoder_top:decoder_inst|Dh_cal:dh_calc_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dh_out\[13\] Dh_cal.v(80) " "Inferred latch for \"Dh_out\[13\]\" at Dh_cal.v(80)" {  } { { "code/Dh_cal.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/Dh_cal.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010936600 "|system_top|soml_decoder_top:decoder_inst|Dh_cal:dh_calc_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dh_out\[14\] Dh_cal.v(80) " "Inferred latch for \"Dh_out\[14\]\" at Dh_cal.v(80)" {  } { { "code/Dh_cal.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/Dh_cal.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010936600 "|system_top|soml_decoder_top:decoder_inst|Dh_cal:dh_calc_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dh_out\[15\] Dh_cal.v(80) " "Inferred latch for \"Dh_out\[15\]\" at Dh_cal.v(80)" {  } { { "code/Dh_cal.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/Dh_cal.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010936600 "|system_top|soml_decoder_top:decoder_inst|Dh_cal:dh_calc_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dh_out\[16\] Dh_cal.v(80) " "Inferred latch for \"Dh_out\[16\]\" at Dh_cal.v(80)" {  } { { "code/Dh_cal.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/Dh_cal.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010936600 "|system_top|soml_decoder_top:decoder_inst|Dh_cal:dh_calc_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dh_out\[17\] Dh_cal.v(80) " "Inferred latch for \"Dh_out\[17\]\" at Dh_cal.v(80)" {  } { { "code/Dh_cal.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/Dh_cal.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010936600 "|system_top|soml_decoder_top:decoder_inst|Dh_cal:dh_calc_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dh_out\[18\] Dh_cal.v(80) " "Inferred latch for \"Dh_out\[18\]\" at Dh_cal.v(80)" {  } { { "code/Dh_cal.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/Dh_cal.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010936600 "|system_top|soml_decoder_top:decoder_inst|Dh_cal:dh_calc_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dh_out\[19\] Dh_cal.v(80) " "Inferred latch for \"Dh_out\[19\]\" at Dh_cal.v(80)" {  } { { "code/Dh_cal.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/Dh_cal.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010936600 "|system_top|soml_decoder_top:decoder_inst|Dh_cal:dh_calc_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dh_out\[20\] Dh_cal.v(80) " "Inferred latch for \"Dh_out\[20\]\" at Dh_cal.v(80)" {  } { { "code/Dh_cal.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/Dh_cal.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010936600 "|system_top|soml_decoder_top:decoder_inst|Dh_cal:dh_calc_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dh_out\[21\] Dh_cal.v(80) " "Inferred latch for \"Dh_out\[21\]\" at Dh_cal.v(80)" {  } { { "code/Dh_cal.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/Dh_cal.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010936600 "|system_top|soml_decoder_top:decoder_inst|Dh_cal:dh_calc_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dh_out\[22\] Dh_cal.v(80) " "Inferred latch for \"Dh_out\[22\]\" at Dh_cal.v(80)" {  } { { "code/Dh_cal.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/Dh_cal.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010936600 "|system_top|soml_decoder_top:decoder_inst|Dh_cal:dh_calc_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dh_out\[23\] Dh_cal.v(80) " "Inferred latch for \"Dh_out\[23\]\" at Dh_cal.v(80)" {  } { { "code/Dh_cal.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/Dh_cal.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010936600 "|system_top|soml_decoder_top:decoder_inst|Dh_cal:dh_calc_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dh_out\[24\] Dh_cal.v(80) " "Inferred latch for \"Dh_out\[24\]\" at Dh_cal.v(80)" {  } { { "code/Dh_cal.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/Dh_cal.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010936600 "|system_top|soml_decoder_top:decoder_inst|Dh_cal:dh_calc_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dh_out\[25\] Dh_cal.v(80) " "Inferred latch for \"Dh_out\[25\]\" at Dh_cal.v(80)" {  } { { "code/Dh_cal.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/Dh_cal.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010936600 "|system_top|soml_decoder_top:decoder_inst|Dh_cal:dh_calc_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dh_out\[26\] Dh_cal.v(80) " "Inferred latch for \"Dh_out\[26\]\" at Dh_cal.v(80)" {  } { { "code/Dh_cal.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/Dh_cal.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010936600 "|system_top|soml_decoder_top:decoder_inst|Dh_cal:dh_calc_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dh_out\[27\] Dh_cal.v(80) " "Inferred latch for \"Dh_out\[27\]\" at Dh_cal.v(80)" {  } { { "code/Dh_cal.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/Dh_cal.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010936600 "|system_top|soml_decoder_top:decoder_inst|Dh_cal:dh_calc_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dh_out\[28\] Dh_cal.v(80) " "Inferred latch for \"Dh_out\[28\]\" at Dh_cal.v(80)" {  } { { "code/Dh_cal.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/Dh_cal.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010936600 "|system_top|soml_decoder_top:decoder_inst|Dh_cal:dh_calc_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dh_out\[29\] Dh_cal.v(80) " "Inferred latch for \"Dh_out\[29\]\" at Dh_cal.v(80)" {  } { { "code/Dh_cal.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/Dh_cal.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010936600 "|system_top|soml_decoder_top:decoder_inst|Dh_cal:dh_calc_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dh_out\[30\] Dh_cal.v(80) " "Inferred latch for \"Dh_out\[30\]\" at Dh_cal.v(80)" {  } { { "code/Dh_cal.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/Dh_cal.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010936600 "|system_top|soml_decoder_top:decoder_inst|Dh_cal:dh_calc_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dh_out\[31\] Dh_cal.v(80) " "Inferred latch for \"Dh_out\[31\]\" at Dh_cal.v(80)" {  } { { "code/Dh_cal.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/Dh_cal.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010936600 "|system_top|soml_decoder_top:decoder_inst|Dh_cal:dh_calc_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fxp_div_pipe soml_decoder_top:decoder_inst\|fxp_div_pipe:invDh_inst " "Elaborating entity \"fxp_div_pipe\" for hierarchy \"soml_decoder_top:decoder_inst\|fxp_div_pipe:invDh_inst\"" {  } { { "code/soml_decoder_top.v" "invDh_inst" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765010936627 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 fxp_div_pipe.v(155) " "Verilog HDL assignment warning at fxp_div_pipe.v(155): truncated value with size 32 to match size of target (31)" {  } { { "code/fxp_div_pipe.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/fxp_div_pipe.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765010936684 "|system_top|soml_decoder_top:decoder_inst|fxp_div_pipe:invDh_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fxp_zoom soml_decoder_top:decoder_inst\|fxp_div_pipe:invDh_inst\|fxp_zoom:dividend_zoom " "Elaborating entity \"fxp_zoom\" for hierarchy \"soml_decoder_top:decoder_inst\|fxp_div_pipe:invDh_inst\|fxp_zoom:dividend_zoom\"" {  } { { "code/fxp_div_pipe.v" "dividend_zoom" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/fxp_div_pipe.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765010936914 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 fxp_zoom.v(66) " "Verilog HDL assignment warning at fxp_zoom.v(66): truncated value with size 32 to match size of target (20)" {  } { { "code/fxp_zoom.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/fxp_zoom.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765010936914 "|system_top|soml_decoder_top:decoder_inst|fxp_div_pipe:invDh_inst|fxp_zoom:dividend_zoom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g_matrix_calculator soml_decoder_top:decoder_inst\|g_matrix_calculator:g_matrix_inst " "Elaborating entity \"g_matrix_calculator\" for hierarchy \"soml_decoder_top:decoder_inst\|g_matrix_calculator:g_matrix_inst\"" {  } { { "code/soml_decoder_top.v" "g_matrix_inst" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765010936923 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 3 g_matrix_caculator.v(48) " "Verilog HDL assignment warning at g_matrix_caculator.v(48): truncated value with size 7 to match size of target (3)" {  } { { "code/g_matrix_caculator.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/g_matrix_caculator.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765010936925 "|system_top|soml_decoder_top:decoder_inst|g_matrix_calculator:g_matrix_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 g_matrix_caculator.v(69) " "Verilog HDL assignment warning at g_matrix_caculator.v(69): truncated value with size 32 to match size of target (2)" {  } { { "code/g_matrix_caculator.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/g_matrix_caculator.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765010936925 "|system_top|soml_decoder_top:decoder_inst|g_matrix_calculator:g_matrix_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trace_calculator soml_decoder_top:decoder_inst\|trace_calculator:traceGa1 " "Elaborating entity \"trace_calculator\" for hierarchy \"soml_decoder_top:decoder_inst\|trace_calculator:traceGa1\"" {  } { { "code/soml_decoder_top.v" "traceGa1" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765010936965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c_mac soml_decoder_top:decoder_inst\|trace_calculator:traceGa1\|c_mac:value00_inst " "Elaborating entity \"c_mac\" for hierarchy \"soml_decoder_top:decoder_inst\|trace_calculator:traceGa1\|c_mac:value00_inst\"" {  } { { "code/trace_caculator.v" "value00_inst" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/trace_caculator.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765010936975 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mac_r_tmp c_mac.v(38) " "Verilog HDL or VHDL warning at c_mac.v(38): object \"mac_r_tmp\" assigned a value but never read" {  } { { "code/c_mac.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/c_mac.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765010936975 "|system_top|soml_decoder_top:decoder_inst|trace_calculator:traceGa1|c_mac:value00_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mac_i_tmp c_mac.v(38) " "Verilog HDL or VHDL warning at c_mac.v(38): object \"mac_i_tmp\" assigned a value but never read" {  } { { "code/c_mac.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/c_mac.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765010936975 "|system_top|soml_decoder_top:decoder_inst|trace_calculator:traceGa1|c_mac:value00_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 c_mac.v(105) " "Verilog HDL assignment warning at c_mac.v(105): truncated value with size 64 to match size of target (32)" {  } { { "code/c_mac.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/c_mac.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765010936981 "|system_top|soml_decoder_top:decoder_inst|trace_calculator:traceGa1|c_mac:value00_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 c_mac.v(106) " "Verilog HDL assignment warning at c_mac.v(106): truncated value with size 64 to match size of target (32)" {  } { { "code/c_mac.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/c_mac.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765010936981 "|system_top|soml_decoder_top:decoder_inst|trace_calculator:traceGa1|c_mac:value00_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 c_mac.v(111) " "Verilog HDL assignment warning at c_mac.v(111): truncated value with size 32 to match size of target (1)" {  } { { "code/c_mac.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/c_mac.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765010936981 "|system_top|soml_decoder_top:decoder_inst|trace_calculator:traceGa1|c_mac:value00_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmult soml_decoder_top:decoder_inst\|trace_calculator:traceGa1\|c_mac:value00_inst\|cmult:cmult_inst " "Elaborating entity \"cmult\" for hierarchy \"soml_decoder_top:decoder_inst\|trace_calculator:traceGa1\|c_mac:value00_inst\|cmult:cmult_inst\"" {  } { { "code/c_mac.v" "cmult_inst" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/c_mac.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765010936999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qmult soml_decoder_top:decoder_inst\|trace_calculator:traceGa1\|c_mac:value00_inst\|cmult:cmult_inst\|qmult:qmult_common " "Elaborating entity \"qmult\" for hierarchy \"soml_decoder_top:decoder_inst\|trace_calculator:traceGa1\|c_mac:value00_inst\|cmult:cmult_inst\|qmult:qmult_common\"" {  } { { "code/cmult.v" "qmult_common" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/cmult.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765010937035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MinFinder soml_decoder_top:decoder_inst\|MinFinder:dmin_inst " "Elaborating entity \"MinFinder\" for hierarchy \"soml_decoder_top:decoder_inst\|MinFinder:dmin_inst\"" {  } { { "code/soml_decoder_top.v" "dmin_inst" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765010937096 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 MinFinder.v(41) " "Verilog HDL assignment warning at MinFinder.v(41): truncated value with size 32 to match size of target (2)" {  } { { "code/MinFinder.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/MinFinder.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765010937098 "|system_top|soml_decoder_top:decoder_inst|MinFinder:dmin_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DistanceSquare soml_decoder_top:decoder_inst\|MinFinder:dmin_inst\|DistanceSquare:calc_dI1 " "Elaborating entity \"DistanceSquare\" for hierarchy \"soml_decoder_top:decoder_inst\|MinFinder:dmin_inst\|DistanceSquare:calc_dI1\"" {  } { { "code/MinFinder.v" "calc_dI1" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/MinFinder.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765010937137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MinSelector soml_decoder_top:decoder_inst\|MinFinder:dmin_inst\|MinSelector:min_selector_I1 " "Elaborating entity \"MinSelector\" for hierarchy \"soml_decoder_top:decoder_inst\|MinFinder:dmin_inst\|MinSelector:min_selector_I1\"" {  } { { "code/MinFinder.v" "min_selector_I1" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/MinFinder.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765010937151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator soml_decoder_top:decoder_inst\|MinFinder:dmin_inst\|MinSelector:min_selector_I1\|comparator:c0 " "Elaborating entity \"comparator\" for hierarchy \"soml_decoder_top:decoder_inst\|MinFinder:dmin_inst\|MinSelector:min_selector_I1\|comparator:c0\"" {  } { { "code/MinSelector.v" "c0" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/MinSelector.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765010937159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rq_cal soml_decoder_top:decoder_inst\|MinFinder:dmin_inst\|Rq_cal:Rqcaculate " "Elaborating entity \"Rq_cal\" for hierarchy \"soml_decoder_top:decoder_inst\|MinFinder:dmin_inst\|Rq_cal:Rqcaculate\"" {  } { { "code/MinFinder.v" "Rqcaculate" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/MinFinder.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765010937180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dq_cal soml_decoder_top:decoder_inst\|dq_cal:dq_calculate " "Elaborating entity \"dq_cal\" for hierarchy \"soml_decoder_top:decoder_inst\|dq_cal:dq_calculate\"" {  } { { "code/soml_decoder_top.v" "dq_calculate" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765010937200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "find_min soml_decoder_top:decoder_inst\|find_min:find_min_inst " "Elaborating entity \"find_min\" for hierarchy \"soml_decoder_top:decoder_inst\|find_min:find_min_inst\"" {  } { { "code/soml_decoder_top.v" "find_min_inst" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765010937220 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 find_min.v(87) " "Verilog HDL assignment warning at find_min.v(87): truncated value with size 32 to match size of target (5)" {  } { { "code/find_min.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/find_min.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765010937220 "|system_top|soml_decoder_top:decoder_inst|find_min:find_min_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 find_min.v(94) " "Verilog HDL assignment warning at find_min.v(94): truncated value with size 32 to match size of target (5)" {  } { { "code/find_min.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/find_min.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765010937222 "|system_top|soml_decoder_top:decoder_inst|find_min:find_min_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 find_min.v(98) " "Verilog HDL assignment warning at find_min.v(98): truncated value with size 32 to match size of target (4)" {  } { { "code/find_min.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/find_min.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765010937222 "|system_top|soml_decoder_top:decoder_inst|find_min:find_min_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "determine_tx_signal soml_decoder_top:decoder_inst\|determine_tx_signal:determine_tx_signal_inst " "Elaborating entity \"determine_tx_signal\" for hierarchy \"soml_decoder_top:decoder_inst\|determine_tx_signal:determine_tx_signal_inst\"" {  } { { "code/soml_decoder_top.v" "determine_tx_signal_inst" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765010937253 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "determine_tx_signal.v(37) " "Verilog HDL Case Statement warning at determine_tx_signal.v(37): can't check case statement for completeness because the case expression has too many possible states" {  } { { "code/determine_tx_signal.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/determine_tx_signal.v" 37 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1765010937255 "|system_top|soml_decoder_top:decoder_inst|determine_tx_signal:determine_tx_signal_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_signal soml_decoder_top:decoder_inst\|output_signal:output_signal_inst " "Elaborating entity \"output_signal\" for hierarchy \"soml_decoder_top:decoder_inst\|output_signal:output_signal_inst\"" {  } { { "code/soml_decoder_top.v" "output_signal_inst" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765010937272 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "output_signal.v(33) " "Verilog HDL Case Statement warning at output_signal.v(33): can't check case statement for completeness because the case expression has too many possible states" {  } { { "code/output_signal.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/output_signal.v" 33 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1765010937274 "|system_top|soml_decoder_top:decoder_inst|output_signal:output_signal_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 output_signal.v(51) " "Verilog HDL assignment warning at output_signal.v(51): truncated value with size 32 to match size of target (4)" {  } { { "code/output_signal.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/output_signal.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765010937274 "|system_top|soml_decoder_top:decoder_inst|output_signal:output_signal_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debug_soml soml_decoder_top:decoder_inst\|debug_soml:u_debug_core " "Elaborating entity \"debug_soml\" for hierarchy \"soml_decoder_top:decoder_inst\|debug_soml:u_debug_core\"" {  } { { "code/soml_decoder_top.v" "u_debug_core" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765010937286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_top soml_decoder_top:decoder_inst\|debug_soml:u_debug_core\|altsource_probe_top:in_system_sources_probes_0 " "Elaborating entity \"altsource_probe_top\" for hierarchy \"soml_decoder_top:decoder_inst\|debug_soml:u_debug_core\|altsource_probe_top:in_system_sources_probes_0\"" {  } { { "debug_soml/synthesis/debug_soml.v" "in_system_sources_probes_0" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/debug_soml/synthesis/debug_soml.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765010937295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe soml_decoder_top:decoder_inst\|debug_soml:u_debug_core\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Elaborating entity \"altsource_probe\" for hierarchy \"soml_decoder_top:decoder_inst\|debug_soml:u_debug_core\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\"" {  } { { "debug_soml/synthesis/submodules/altsource_probe_top.v" "issp_impl" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/debug_soml/synthesis/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765010937327 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soml_decoder_top:decoder_inst\|debug_soml:u_debug_core\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Elaborated megafunction instantiation \"soml_decoder_top:decoder_inst\|debug_soml:u_debug_core\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\"" {  } { { "debug_soml/synthesis/submodules/altsource_probe_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/debug_soml/synthesis/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765010937327 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soml_decoder_top:decoder_inst\|debug_soml:u_debug_core\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Instantiated megafunction \"soml_decoder_top:decoder_inst\|debug_soml:u_debug_core\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsource_probe " "Parameter \"lpm_type\" = \"altsource_probe\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010937327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010937327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010937327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010937327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 4746752 " "Parameter \"SLD_NODE_INFO\" = \"4746752\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010937327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 4 " "Parameter \"sld_ir_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010937327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id NONE " "Parameter \"instance_id\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010937327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "probe_width 32 " "Parameter \"probe_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010937327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_width 6 " "Parameter \"source_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010937327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_initial_value 0 " "Parameter \"source_initial_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010937327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_metastability NO " "Parameter \"enable_metastability\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010937327 ""}  } { { "debug_soml/synthesis/submodules/altsource_probe_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/debug_soml/synthesis/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765010937327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter soml_decoder_top:decoder_inst\|debug_soml:u_debug_core\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"soml_decoder_top:decoder_inst\|debug_soml:u_debug_core\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "altsource_probe.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsource_probe.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765010937867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl soml_decoder_top:decoder_inst\|debug_soml:u_debug_core\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"soml_decoder_top:decoder_inst\|debug_soml:u_debug_core\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765010937999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body soml_decoder_top:decoder_inst\|debug_soml:u_debug_core\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst " "Elaborating entity \"altsource_probe_body\" for hierarchy \"soml_decoder_top:decoder_inst\|debug_soml:u_debug_core\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsource_probe.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765010938042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl soml_decoder_top:decoder_inst\|debug_soml:u_debug_core\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst " "Elaborating entity \"altsource_probe_impl\" for hierarchy \"soml_decoder_top:decoder_inst\|debug_soml:u_debug_core\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\"" {  } { { "altsource_probe_body.vhd" "\\wider_probe_gen:wider_probe_inst" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765010938062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr soml_decoder_top:decoder_inst\|debug_soml:u_debug_core\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|sld_rom_sr:\\no_instance_id_gen:rom_info_inst " "Elaborating entity \"sld_rom_sr\" for hierarchy \"soml_decoder_top:decoder_inst\|debug_soml:u_debug_core\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|sld_rom_sr:\\no_instance_id_gen:rom_info_inst\"" {  } { { "altsource_probe_body.vhd" "\\no_instance_id_gen:rom_info_inst" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 775 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765010938159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kf14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kf14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kf14 " "Found entity 1: altsyncram_kf14" {  } { { "db/altsyncram_kf14.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/altsyncram_kf14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765010940450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010940450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_m7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_m7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_m7c " "Found entity 1: mux_m7c" {  } { { "db/mux_m7c.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mux_m7c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765010940635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010940635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3af " "Found entity 1: decode_3af" {  } { { "db/decode_3af.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/decode_3af.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765010940734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010940734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3rh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3rh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3rh " "Found entity 1: cntr_3rh" {  } { { "db/cntr_3rh.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/cntr_3rh.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765010940870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010940870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_grb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_grb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_grb " "Found entity 1: cmpr_grb" {  } { { "db/cmpr_grb.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/cmpr_grb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765010940923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010940923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7hi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7hi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7hi " "Found entity 1: cntr_7hi" {  } { { "db/cntr_7hi.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/cntr_7hi.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765010941002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010941002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_brh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_brh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_brh " "Found entity 1: cntr_brh" {  } { { "db/cntr_brh.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/cntr_brh.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765010941111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010941111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hrb " "Found entity 1: cmpr_hrb" {  } { { "db/cmpr_hrb.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/cmpr_hrb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765010941162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010941162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_odi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_odi " "Found entity 1: cntr_odi" {  } { { "db/cntr_odi.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/cntr_odi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765010941241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010941241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_drb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_drb " "Found entity 1: cmpr_drb" {  } { { "db/cmpr_drb.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/cmpr_drb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765010941295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010941295 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765010941428 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1765010941622 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.12.06.15:49:04 Progress: Loading slda10f2a33/alt_sld_fab_wrapper_hw.tcl " "2025.12.06.15:49:04 Progress: Loading slda10f2a33/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010945002 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010948792 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010948935 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010952359 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010952598 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010952852 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010953121 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010953121 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010953121 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1765010953792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda10f2a33/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda10f2a33/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slda10f2a33/alt_sld_fab.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/ip/slda10f2a33/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765010953982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010953982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda10f2a33/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda10f2a33/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slda10f2a33/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/ip/slda10f2a33/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765010954082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010954082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda10f2a33/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda10f2a33/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slda10f2a33/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/ip/slda10f2a33/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765010954089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010954089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda10f2a33/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda10f2a33/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slda10f2a33/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/ip/slda10f2a33/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765010954139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010954139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda10f2a33/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slda10f2a33/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slda10f2a33/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/ip/slda10f2a33/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765010954227 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slda10f2a33/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/ip/slda10f2a33/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765010954227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010954227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda10f2a33/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda10f2a33/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slda10f2a33/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/ip/slda10f2a33/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765010954290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010954290 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "18 " "Found 18 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "uart_top:uart_inst\|ram_H_im " "RAM logic \"uart_top:uart_inst\|ram_H_im\" is uninferred due to asynchronous read logic" {  } { { "uart/uart_top.v" "ram_H_im" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/uart/uart_top.v" 391 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1765010964272 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "uart_top:uart_inst\|ram_H_re " "RAM logic \"uart_top:uart_inst\|ram_H_re\" is uninferred due to asynchronous read logic" {  } { { "uart/uart_top.v" "ram_H_re" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/uart/uart_top.v" 390 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1765010964272 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "soml_decoder_top:decoder_inst\|y_mem2_i " "RAM logic \"soml_decoder_top:decoder_inst\|y_mem2_i\" is uninferred due to inappropriate RAM size" {  } { { "code/soml_decoder_top.v" "y_mem2_i" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 61 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1765010964272 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "soml_decoder_top:decoder_inst\|y_mem2_r " "RAM logic \"soml_decoder_top:decoder_inst\|y_mem2_r\" is uninferred due to inappropriate RAM size" {  } { { "code/soml_decoder_top.v" "y_mem2_r" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 60 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1765010964272 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "soml_decoder_top:decoder_inst\|y_mem1_i " "RAM logic \"soml_decoder_top:decoder_inst\|y_mem1_i\" is uninferred due to inappropriate RAM size" {  } { { "code/soml_decoder_top.v" "y_mem1_i" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 58 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1765010964272 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "soml_decoder_top:decoder_inst\|y_mem1_r " "RAM logic \"soml_decoder_top:decoder_inst\|y_mem1_r\" is uninferred due to inappropriate RAM size" {  } { { "code/soml_decoder_top.v" "y_mem1_r" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 57 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1765010964272 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "soml_decoder_top:decoder_inst\|g_matrix_calculator:g_matrix_inst\|Hq_RAM_r " "RAM logic \"soml_decoder_top:decoder_inst\|g_matrix_calculator:g_matrix_inst\|Hq_RAM_r\" is uninferred due to inappropriate RAM size" {  } { { "code/g_matrix_caculator.v" "Hq_RAM_r" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/g_matrix_caculator.v" 28 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1765010964272 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "soml_decoder_top:decoder_inst\|g_matrix_calculator:g_matrix_inst\|Hq_RAM_i " "RAM logic \"soml_decoder_top:decoder_inst\|g_matrix_calculator:g_matrix_inst\|Hq_RAM_i\" is uninferred due to inappropriate RAM size" {  } { { "code/g_matrix_caculator.v" "Hq_RAM_i" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/g_matrix_caculator.v" 29 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1765010964272 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "uart_top:uart_inst\|ram_Y_im " "RAM logic \"uart_top:uart_inst\|ram_Y_im\" is uninferred due to inappropriate RAM size" {  } { { "uart/uart_top.v" "ram_Y_im" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/uart/uart_top.v" 395 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1765010964272 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "uart_top:uart_inst\|ram_Y_re " "RAM logic \"uart_top:uart_inst\|ram_Y_re\" is uninferred due to inappropriate RAM size" {  } { { "uart/uart_top.v" "ram_Y_re" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/uart/uart_top.v" 394 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1765010964272 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|S_ROM_I_k3 " "RAM logic \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|S_ROM_I_k3\" is uninferred because MIF is not supported for the selected family" {  } { { "code/matrix_multiplier.v" "S_ROM_I_k3" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 126 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1765010964272 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|S_ROM_R_k3 " "RAM logic \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|S_ROM_R_k3\" is uninferred because MIF is not supported for the selected family" {  } { { "code/matrix_multiplier.v" "S_ROM_R_k3" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 125 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1765010964272 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|S_ROM_I_k2 " "RAM logic \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|S_ROM_I_k2\" is uninferred because MIF is not supported for the selected family" {  } { { "code/matrix_multiplier.v" "S_ROM_I_k2" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 124 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1765010964272 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|S_ROM_R_k2 " "RAM logic \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|S_ROM_R_k2\" is uninferred because MIF is not supported for the selected family" {  } { { "code/matrix_multiplier.v" "S_ROM_R_k2" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 123 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1765010964272 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|S_ROM_I_k1 " "RAM logic \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|S_ROM_I_k1\" is uninferred due to inappropriate RAM size" {  } { { "code/matrix_multiplier.v" "S_ROM_I_k1" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 122 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1765010964272 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|S_ROM_R_k1 " "RAM logic \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|S_ROM_R_k1\" is uninferred because MIF is not supported for the selected family" {  } { { "code/matrix_multiplier.v" "S_ROM_R_k1" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 121 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1765010964272 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|S_ROM_I_k0 " "RAM logic \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|S_ROM_I_k0\" is uninferred due to inappropriate RAM size" {  } { { "code/matrix_multiplier.v" "S_ROM_I_k0" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 120 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1765010964272 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|S_ROM_R_k0 " "RAM logic \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|S_ROM_R_k0\" is uninferred because MIF is not supported for the selected family" {  } { { "code/matrix_multiplier.v" "S_ROM_R_k0" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 119 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1765010964272 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1765010964272 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "soml_decoder_top:decoder_inst\|delay_module:delay_dh\|shift_reg_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"soml_decoder_top:decoder_inst\|delay_module:delay_dh\|shift_reg_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765010971242 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 35 " "Parameter TAP_DISTANCE set to 35" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765010971242 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 31 " "Parameter WIDTH set to 31" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765010971242 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765010971242 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "soml_decoder_top:decoder_inst\|delay_module:delay_gb2\|shift_reg_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"soml_decoder_top:decoder_inst\|delay_module:delay_gb2\|shift_reg_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765010971242 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 22 " "Parameter TAP_DISTANCE set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765010971242 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 129 " "Parameter WIDTH set to 129" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765010971242 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765010971242 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1765010971242 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "39 " "Inferred 39 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "soml_decoder_top:decoder_inst\|trace_calculator:traceGb2\|c_mac:value11_inst\|cmult:cmult_inst\|qmult:qmult_imag\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soml_decoder_top:decoder_inst\|trace_calculator:traceGb2\|c_mac:value11_inst\|cmult:cmult_inst\|qmult:qmult_imag\|Mult0\"" {  } { { "code/qmult.v" "Mult0" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765010971248 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soml_decoder_top:decoder_inst\|trace_calculator:traceGb2\|c_mac:value00_inst\|cmult:cmult_inst\|qmult:qmult_imag\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soml_decoder_top:decoder_inst\|trace_calculator:traceGb2\|c_mac:value00_inst\|cmult:cmult_inst\|qmult:qmult_imag\|Mult0\"" {  } { { "code/qmult.v" "Mult0" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765010971248 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soml_decoder_top:decoder_inst\|trace_calculator:traceGa2\|c_mac:value11_inst\|cmult:cmult_inst\|qmult:qmult_real\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soml_decoder_top:decoder_inst\|trace_calculator:traceGa2\|c_mac:value11_inst\|cmult:cmult_inst\|qmult:qmult_real\|Mult0\"" {  } { { "code/qmult.v" "Mult0" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765010971248 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soml_decoder_top:decoder_inst\|trace_calculator:traceGa2\|c_mac:value00_inst\|cmult:cmult_inst\|qmult:qmult_real\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soml_decoder_top:decoder_inst\|trace_calculator:traceGa2\|c_mac:value00_inst\|cmult:cmult_inst\|qmult:qmult_real\|Mult0\"" {  } { { "code/qmult.v" "Mult0" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765010971248 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soml_decoder_top:decoder_inst\|trace_calculator:traceGb1\|c_mac:value11_inst\|cmult:cmult_inst\|qmult:qmult_imag\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soml_decoder_top:decoder_inst\|trace_calculator:traceGb1\|c_mac:value11_inst\|cmult:cmult_inst\|qmult:qmult_imag\|Mult0\"" {  } { { "code/qmult.v" "Mult0" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765010971248 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soml_decoder_top:decoder_inst\|trace_calculator:traceGb1\|c_mac:value00_inst\|cmult:cmult_inst\|qmult:qmult_imag\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soml_decoder_top:decoder_inst\|trace_calculator:traceGb1\|c_mac:value00_inst\|cmult:cmult_inst\|qmult:qmult_imag\|Mult0\"" {  } { { "code/qmult.v" "Mult0" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765010971248 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soml_decoder_top:decoder_inst\|trace_calculator:traceGa1\|c_mac:value11_inst\|cmult:cmult_inst\|qmult:qmult_real\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soml_decoder_top:decoder_inst\|trace_calculator:traceGa1\|c_mac:value11_inst\|cmult:cmult_inst\|qmult:qmult_real\|Mult0\"" {  } { { "code/qmult.v" "Mult0" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765010971248 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soml_decoder_top:decoder_inst\|trace_calculator:traceGa1\|c_mac:value00_inst\|cmult:cmult_inst\|qmult:qmult_real\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soml_decoder_top:decoder_inst\|trace_calculator:traceGa1\|c_mac:value00_inst\|cmult:cmult_inst\|qmult:qmult_real\|Mult0\"" {  } { { "code/qmult.v" "Mult0" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765010971248 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soml_decoder_top:decoder_inst\|Dh_cal:dh_calc_inst\|qmult:qmult_real\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soml_decoder_top:decoder_inst\|Dh_cal:dh_calc_inst\|qmult:qmult_real\|Mult0\"" {  } { { "code/qmult.v" "Mult0" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765010971248 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soml_decoder_top:decoder_inst\|Dh_cal:dh_calc_inst\|qmult:qmult_im\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soml_decoder_top:decoder_inst\|Dh_cal:dh_calc_inst\|qmult:qmult_im\|Mult0\"" {  } { { "code/qmult.v" "Mult0" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765010971248 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soml_decoder_top:decoder_inst\|qmult:xq2_cal_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soml_decoder_top:decoder_inst\|qmult:xq2_cal_inst\|Mult0\"" {  } { { "code/qmult.v" "Mult0" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765010971248 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soml_decoder_top:decoder_inst\|MinFinder:dmin_inst\|DistanceSquare:calc_dQ2\|qmult:qmult_common\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soml_decoder_top:decoder_inst\|MinFinder:dmin_inst\|DistanceSquare:calc_dQ2\|qmult:qmult_common\|Mult0\"" {  } { { "code/qmult.v" "Mult0" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765010971248 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soml_decoder_top:decoder_inst\|dq_cal:dq_calculate\|qmult:qmult_dq\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soml_decoder_top:decoder_inst\|dq_cal:dq_calculate\|qmult:qmult_dq\|Mult0\"" {  } { { "code/qmult.v" "Mult0" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765010971248 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soml_decoder_top:decoder_inst\|trace_calculator:traceGb2\|c_mac:value11_inst\|cmult:cmult_inst\|qmult:qmult_common\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soml_decoder_top:decoder_inst\|trace_calculator:traceGb2\|c_mac:value11_inst\|cmult:cmult_inst\|qmult:qmult_common\|Mult0\"" {  } { { "code/qmult.v" "Mult0" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765010971248 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soml_decoder_top:decoder_inst\|trace_calculator:traceGa2\|c_mac:value00_inst\|cmult:cmult_inst\|qmult:qmult_common\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soml_decoder_top:decoder_inst\|trace_calculator:traceGa2\|c_mac:value00_inst\|cmult:cmult_inst\|qmult:qmult_common\|Mult0\"" {  } { { "code/qmult.v" "Mult0" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765010971248 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soml_decoder_top:decoder_inst\|trace_calculator:traceGa2\|c_mac:value11_inst\|cmult:cmult_inst\|qmult:qmult_common\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soml_decoder_top:decoder_inst\|trace_calculator:traceGa2\|c_mac:value11_inst\|cmult:cmult_inst\|qmult:qmult_common\|Mult0\"" {  } { { "code/qmult.v" "Mult0" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765010971248 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soml_decoder_top:decoder_inst\|trace_calculator:traceGb1\|c_mac:value11_inst\|cmult:cmult_inst\|qmult:qmult_common\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soml_decoder_top:decoder_inst\|trace_calculator:traceGb1\|c_mac:value11_inst\|cmult:cmult_inst\|qmult:qmult_common\|Mult0\"" {  } { { "code/qmult.v" "Mult0" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765010971248 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soml_decoder_top:decoder_inst\|trace_calculator:traceGa1\|c_mac:value00_inst\|cmult:cmult_inst\|qmult:qmult_common\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soml_decoder_top:decoder_inst\|trace_calculator:traceGa1\|c_mac:value00_inst\|cmult:cmult_inst\|qmult:qmult_common\|Mult0\"" {  } { { "code/qmult.v" "Mult0" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765010971248 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soml_decoder_top:decoder_inst\|trace_calculator:traceGa1\|c_mac:value11_inst\|cmult:cmult_inst\|qmult:qmult_common\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soml_decoder_top:decoder_inst\|trace_calculator:traceGa1\|c_mac:value11_inst\|cmult:cmult_inst\|qmult:qmult_common\|Mult0\"" {  } { { "code/qmult.v" "Mult0" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765010971248 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soml_decoder_top:decoder_inst\|qmult:xi2_cal_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soml_decoder_top:decoder_inst\|qmult:xi2_cal_inst\|Mult0\"" {  } { { "code/qmult.v" "Mult0" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765010971248 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soml_decoder_top:decoder_inst\|MinFinder:dmin_inst\|DistanceSquare:calc_dI2\|qmult:qmult_common\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soml_decoder_top:decoder_inst\|MinFinder:dmin_inst\|DistanceSquare:calc_dI2\|qmult:qmult_common\|Mult0\"" {  } { { "code/qmult.v" "Mult0" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765010971248 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_real\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_real\|Mult0\"" {  } { { "code/qmult.v" "Mult0" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765010971248 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i2\|qmult:qmult_real\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i2\|qmult:qmult_real\|Mult0\"" {  } { { "code/qmult.v" "Mult0" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765010971248 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i1\|qmult:qmult_real\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i1\|qmult:qmult_real\|Mult0\"" {  } { { "code/qmult.v" "Mult0" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765010971248 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i0\|qmult:qmult_real\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i0\|qmult:qmult_real\|Mult0\"" {  } { { "code/qmult.v" "Mult0" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765010971248 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_imag\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_imag\|Mult0\"" {  } { { "code/qmult.v" "Mult0" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765010971248 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i2\|qmult:qmult_imag\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i2\|qmult:qmult_imag\|Mult0\"" {  } { { "code/qmult.v" "Mult0" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765010971248 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i1\|qmult:qmult_imag\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i1\|qmult:qmult_imag\|Mult0\"" {  } { { "code/qmult.v" "Mult0" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765010971248 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i0\|qmult:qmult_imag\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i0\|qmult:qmult_imag\|Mult0\"" {  } { { "code/qmult.v" "Mult0" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765010971248 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soml_decoder_top:decoder_inst\|qmult:xq1_cal_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soml_decoder_top:decoder_inst\|qmult:xq1_cal_inst\|Mult0\"" {  } { { "code/qmult.v" "Mult0" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765010971248 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soml_decoder_top:decoder_inst\|MinFinder:dmin_inst\|DistanceSquare:calc_dQ1\|qmult:qmult_common\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soml_decoder_top:decoder_inst\|MinFinder:dmin_inst\|DistanceSquare:calc_dQ1\|qmult:qmult_common\|Mult0\"" {  } { { "code/qmult.v" "Mult0" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765010971248 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soml_decoder_top:decoder_inst\|qmult:xi1_cal_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soml_decoder_top:decoder_inst\|qmult:xi1_cal_inst\|Mult0\"" {  } { { "code/qmult.v" "Mult0" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765010971248 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soml_decoder_top:decoder_inst\|MinFinder:dmin_inst\|DistanceSquare:calc_dI1\|qmult:qmult_common\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soml_decoder_top:decoder_inst\|MinFinder:dmin_inst\|DistanceSquare:calc_dI1\|qmult:qmult_common\|Mult0\"" {  } { { "code/qmult.v" "Mult0" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765010971248 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soml_decoder_top:decoder_inst\|MinFinder:dmin_inst\|Rq_cal:Rqcaculate\|qmult:qmul_rq3\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soml_decoder_top:decoder_inst\|MinFinder:dmin_inst\|Rq_cal:Rqcaculate\|qmult:qmul_rq3\|Mult0\"" {  } { { "code/qmult.v" "Mult0" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765010971248 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soml_decoder_top:decoder_inst\|MinFinder:dmin_inst\|Rq_cal:Rqcaculate\|qmult:qmul_rq4\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soml_decoder_top:decoder_inst\|MinFinder:dmin_inst\|Rq_cal:Rqcaculate\|qmult:qmul_rq4\|Mult0\"" {  } { { "code/qmult.v" "Mult0" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765010971248 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soml_decoder_top:decoder_inst\|MinFinder:dmin_inst\|Rq_cal:Rqcaculate\|qmult:qmul_rq1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soml_decoder_top:decoder_inst\|MinFinder:dmin_inst\|Rq_cal:Rqcaculate\|qmult:qmul_rq1\|Mult0\"" {  } { { "code/qmult.v" "Mult0" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765010971248 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soml_decoder_top:decoder_inst\|MinFinder:dmin_inst\|Rq_cal:Rqcaculate\|qmult:qmul_rq2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soml_decoder_top:decoder_inst\|MinFinder:dmin_inst\|Rq_cal:Rqcaculate\|qmult:qmul_rq2\|Mult0\"" {  } { { "code/qmult.v" "Mult0" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765010971248 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_common\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_common\|Mult0\"" {  } { { "code/qmult.v" "Mult0" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765010971248 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i2\|qmult:qmult_common\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i2\|qmult:qmult_common\|Mult0\"" {  } { { "code/qmult.v" "Mult0" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765010971248 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1765010971248 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soml_decoder_top:decoder_inst\|delay_module:delay_dh\|altshift_taps:shift_reg_rtl_0 " "Elaborated megafunction instantiation \"soml_decoder_top:decoder_inst\|delay_module:delay_dh\|altshift_taps:shift_reg_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765010971352 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soml_decoder_top:decoder_inst\|delay_module:delay_dh\|altshift_taps:shift_reg_rtl_0 " "Instantiated megafunction \"soml_decoder_top:decoder_inst\|delay_module:delay_dh\|altshift_taps:shift_reg_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010971352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 35 " "Parameter \"TAP_DISTANCE\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010971352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 31 " "Parameter \"WIDTH\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010971352 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765010971352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_m0m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_m0m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_m0m " "Found entity 1: shift_taps_m0m" {  } { { "db/shift_taps_m0m.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/shift_taps_m0m.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765010971397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010971397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ufa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ufa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ufa1 " "Found entity 1: altsyncram_ufa1" {  } { { "db/altsyncram_ufa1.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/altsyncram_ufa1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765010971444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010971444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_j5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_j5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_j5f " "Found entity 1: cntr_j5f" {  } { { "db/cntr_j5f.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/cntr_j5f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765010971499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010971499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_irb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_irb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_irb " "Found entity 1: cmpr_irb" {  } { { "db/cmpr_irb.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/cmpr_irb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765010971546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010971546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9lg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_9lg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9lg " "Found entity 1: cntr_9lg" {  } { { "db/cntr_9lg.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/cntr_9lg.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765010971594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010971594 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soml_decoder_top:decoder_inst\|delay_module:delay_gb2\|altshift_taps:shift_reg_rtl_0 " "Elaborated megafunction instantiation \"soml_decoder_top:decoder_inst\|delay_module:delay_gb2\|altshift_taps:shift_reg_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765010971674 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soml_decoder_top:decoder_inst\|delay_module:delay_gb2\|altshift_taps:shift_reg_rtl_0 " "Instantiated megafunction \"soml_decoder_top:decoder_inst\|delay_module:delay_gb2\|altshift_taps:shift_reg_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010971674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 22 " "Parameter \"TAP_DISTANCE\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010971674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 129 " "Parameter \"WIDTH\" = \"129\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010971674 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765010971674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_a2m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_a2m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_a2m " "Found entity 1: shift_taps_a2m" {  } { { "db/shift_taps_a2m.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/shift_taps_a2m.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765010971718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010971718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4ja1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4ja1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4ja1 " "Found entity 1: altsyncram_4ja1" {  } { { "db/altsyncram_4ja1.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/altsyncram_4ja1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765010971782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010971782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_e5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_e5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_e5f " "Found entity 1: cntr_e5f" {  } { { "db/cntr_e5f.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/cntr_e5f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765010971864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010971864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4lg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4lg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4lg " "Found entity 1: cntr_4lg" {  } { { "db/cntr_4lg.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/cntr_4lg.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765010971920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010971920 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soml_decoder_top:decoder_inst\|trace_calculator:traceGb2\|c_mac:value11_inst\|cmult:cmult_inst\|qmult:qmult_imag\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"soml_decoder_top:decoder_inst\|trace_calculator:traceGb2\|c_mac:value11_inst\|cmult:cmult_inst\|qmult:qmult_imag\|lpm_mult:Mult0\"" {  } { { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765010971979 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soml_decoder_top:decoder_inst\|trace_calculator:traceGb2\|c_mac:value11_inst\|cmult:cmult_inst\|qmult:qmult_imag\|lpm_mult:Mult0 " "Instantiated megafunction \"soml_decoder_top:decoder_inst\|trace_calculator:traceGb2\|c_mac:value11_inst\|cmult:cmult_inst\|qmult:qmult_imag\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010971979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010971979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010971979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010971979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010971979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010971979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010971979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010971979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010971979 ""}  } { { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765010971979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_qgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_qgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_qgs " "Found entity 1: mult_qgs" {  } { { "db/mult_qgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_qgs.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765010972023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010972023 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_real\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_real\|lpm_mult:Mult0\"" {  } { { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765010972359 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_real\|lpm_mult:Mult0 " "Instantiated megafunction \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_real\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010972359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010972359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 56 " "Parameter \"LPM_WIDTHP\" = \"56\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010972359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 56 " "Parameter \"LPM_WIDTHR\" = \"56\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010972359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010972359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010972359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010972359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010972359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010972359 ""}  } { { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765010972359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_sgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_sgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_sgs " "Found entity 1: mult_sgs" {  } { { "db/mult_sgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_sgs.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765010972406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010972406 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i1\|qmult:qmult_real\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i1\|qmult:qmult_real\|lpm_mult:Mult0\"" {  } { { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765010972454 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i1\|qmult:qmult_real\|lpm_mult:Mult0 " "Instantiated megafunction \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i1\|qmult:qmult_real\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 23 " "Parameter \"LPM_WIDTHA\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010972454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010972454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 55 " "Parameter \"LPM_WIDTHP\" = \"55\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010972454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 55 " "Parameter \"LPM_WIDTHR\" = \"55\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010972454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010972454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010972454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010972454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010972454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010972454 ""}  } { { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765010972454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_rgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_rgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_rgs " "Found entity 1: mult_rgs" {  } { { "db/mult_rgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_rgs.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765010972517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010972517 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i0\|qmult:qmult_real\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i0\|qmult:qmult_real\|lpm_mult:Mult0\"" {  } { { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765010972548 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i0\|qmult:qmult_real\|lpm_mult:Mult0 " "Instantiated megafunction \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i0\|qmult:qmult_real\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 23 " "Parameter \"LPM_WIDTHA\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010972548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010972548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 55 " "Parameter \"LPM_WIDTHP\" = \"55\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010972548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 55 " "Parameter \"LPM_WIDTHR\" = \"55\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010972548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010972548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010972548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010972548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010972548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010972548 ""}  } { { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765010972548 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_common\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_common\|lpm_mult:Mult0\"" {  } { { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765010972770 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_common\|lpm_mult:Mult0 " "Instantiated megafunction \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_common\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010972770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 23 " "Parameter \"LPM_WIDTHB\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010972770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 55 " "Parameter \"LPM_WIDTHP\" = \"55\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010972770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 55 " "Parameter \"LPM_WIDTHR\" = \"55\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010972770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010972770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010972770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010972770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010972770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010972770 ""}  } { { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765010972770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_tgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_tgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_tgs " "Found entity 1: mult_tgs" {  } { { "db/mult_tgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_tgs.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765010972816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010972816 ""}
{ "Info" "IBAL_BAL_CONVERTED_DSP_SLICES" "12 " "Converted 12 DSP block slices" { { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "before 156 " "Used 156 DSP blocks before DSP block balancing" { { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (18-bit) 156 156 " "Used 156 DSP block slices in \"Simple Multiplier (18-bit)\" mode implemented in approximately 156 DSP blocks" {  } {  } 0 270003 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "Design Software" 0 -1 1765010974120 ""}  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Design Software" 0 -1 1765010974120 ""} { "Info" "IBAL_BAL_CONVERTED_DSP_SLICES_TO_LE" "12 " "Converted the following 12 DSP block slices to logic elements" { { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_common\|lpm_mult:Mult0\|mult_tgs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_common\|lpm_mult:Mult0\|mult_tgs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_common\|lpm_mult:Mult0\|mult_tgs:auto_generated\|mac_out4 " "DSP block output node \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_common\|lpm_mult:Mult0\|mult_tgs:auto_generated\|mac_out4\"" {  } { { "db/mult_tgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_tgs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } } { "code/cmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/cmult.v" 80 0 0 } } { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 484 0 0 } } { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 123 0 0 } } { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 93 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765010974120 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_common\|lpm_mult:Mult0\|mult_tgs:auto_generated\|mac_mult3 " "DSP block multiplier node \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_common\|lpm_mult:Mult0\|mult_tgs:auto_generated\|mac_mult3\"" {  } { { "db/mult_tgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_tgs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } } { "code/cmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/cmult.v" 80 0 0 } } { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 484 0 0 } } { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 123 0 0 } } { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 93 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765010974120 ""}  } { { "db/mult_tgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_tgs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } } { "code/cmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/cmult.v" 80 0 0 } } { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 484 0 0 } } { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 123 0 0 } } { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 93 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974120 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i2\|qmult:qmult_common\|lpm_mult:Mult0\|mult_tgs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i2\|qmult:qmult_common\|lpm_mult:Mult0\|mult_tgs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i2\|qmult:qmult_common\|lpm_mult:Mult0\|mult_tgs:auto_generated\|mac_out4 " "DSP block output node \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i2\|qmult:qmult_common\|lpm_mult:Mult0\|mult_tgs:auto_generated\|mac_out4\"" {  } { { "db/mult_tgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_tgs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } } { "code/cmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/cmult.v" 80 0 0 } } { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 479 0 0 } } { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 123 0 0 } } { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 93 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765010974120 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i2\|qmult:qmult_common\|lpm_mult:Mult0\|mult_tgs:auto_generated\|mac_mult3 " "DSP block multiplier node \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i2\|qmult:qmult_common\|lpm_mult:Mult0\|mult_tgs:auto_generated\|mac_mult3\"" {  } { { "db/mult_tgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_tgs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } } { "code/cmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/cmult.v" 80 0 0 } } { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 479 0 0 } } { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 123 0 0 } } { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 93 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765010974120 ""}  } { { "db/mult_tgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_tgs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } } { "code/cmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/cmult.v" 80 0 0 } } { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 479 0 0 } } { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 123 0 0 } } { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 93 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974120 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_real\|lpm_mult:Mult0\|mult_sgs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_real\|lpm_mult:Mult0\|mult_sgs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_real\|lpm_mult:Mult0\|mult_sgs:auto_generated\|mac_out8 " "DSP block output node \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_real\|lpm_mult:Mult0\|mult_sgs:auto_generated\|mac_out8\"" {  } { { "db/mult_sgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_sgs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } } { "code/cmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/cmult.v" 107 0 0 } } { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 484 0 0 } } { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 123 0 0 } } { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 93 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765010974120 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_real\|lpm_mult:Mult0\|mult_sgs:auto_generated\|mac_mult7 " "DSP block multiplier node \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_real\|lpm_mult:Mult0\|mult_sgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_sgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_sgs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } } { "code/cmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/cmult.v" 107 0 0 } } { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 484 0 0 } } { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 123 0 0 } } { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 93 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765010974120 ""}  } { { "db/mult_sgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_sgs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } } { "code/cmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/cmult.v" 107 0 0 } } { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 484 0 0 } } { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 123 0 0 } } { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 93 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974120 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i2\|qmult:qmult_real\|lpm_mult:Mult0\|mult_sgs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i2\|qmult:qmult_real\|lpm_mult:Mult0\|mult_sgs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i2\|qmult:qmult_real\|lpm_mult:Mult0\|mult_sgs:auto_generated\|mac_out8 " "DSP block output node \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i2\|qmult:qmult_real\|lpm_mult:Mult0\|mult_sgs:auto_generated\|mac_out8\"" {  } { { "db/mult_sgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_sgs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } } { "code/cmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/cmult.v" 107 0 0 } } { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 479 0 0 } } { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 123 0 0 } } { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 93 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765010974120 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i2\|qmult:qmult_real\|lpm_mult:Mult0\|mult_sgs:auto_generated\|mac_mult7 " "DSP block multiplier node \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i2\|qmult:qmult_real\|lpm_mult:Mult0\|mult_sgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_sgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_sgs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } } { "code/cmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/cmult.v" 107 0 0 } } { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 479 0 0 } } { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 123 0 0 } } { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 93 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765010974120 ""}  } { { "db/mult_sgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_sgs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } } { "code/cmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/cmult.v" 107 0 0 } } { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 479 0 0 } } { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 123 0 0 } } { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 93 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974120 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i1\|qmult:qmult_real\|lpm_mult:Mult0\|mult_rgs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i1\|qmult:qmult_real\|lpm_mult:Mult0\|mult_rgs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i1\|qmult:qmult_real\|lpm_mult:Mult0\|mult_rgs:auto_generated\|mac_out8 " "DSP block output node \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i1\|qmult:qmult_real\|lpm_mult:Mult0\|mult_rgs:auto_generated\|mac_out8\"" {  } { { "db/mult_rgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_rgs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } } { "code/cmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/cmult.v" 107 0 0 } } { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 474 0 0 } } { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 123 0 0 } } { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 93 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765010974120 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i1\|qmult:qmult_real\|lpm_mult:Mult0\|mult_rgs:auto_generated\|mac_mult7 " "DSP block multiplier node \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i1\|qmult:qmult_real\|lpm_mult:Mult0\|mult_rgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_rgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_rgs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } } { "code/cmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/cmult.v" 107 0 0 } } { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 474 0 0 } } { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 123 0 0 } } { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 93 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765010974120 ""}  } { { "db/mult_rgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_rgs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } } { "code/cmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/cmult.v" 107 0 0 } } { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 474 0 0 } } { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 123 0 0 } } { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 93 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974120 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i0\|qmult:qmult_real\|lpm_mult:Mult0\|mult_rgs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i0\|qmult:qmult_real\|lpm_mult:Mult0\|mult_rgs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i0\|qmult:qmult_real\|lpm_mult:Mult0\|mult_rgs:auto_generated\|mac_out8 " "DSP block output node \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i0\|qmult:qmult_real\|lpm_mult:Mult0\|mult_rgs:auto_generated\|mac_out8\"" {  } { { "db/mult_rgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_rgs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } } { "code/cmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/cmult.v" 107 0 0 } } { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 469 0 0 } } { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 123 0 0 } } { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 93 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765010974120 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i0\|qmult:qmult_real\|lpm_mult:Mult0\|mult_rgs:auto_generated\|mac_mult7 " "DSP block multiplier node \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i0\|qmult:qmult_real\|lpm_mult:Mult0\|mult_rgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_rgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_rgs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } } { "code/cmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/cmult.v" 107 0 0 } } { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 469 0 0 } } { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 123 0 0 } } { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 93 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765010974120 ""}  } { { "db/mult_rgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_rgs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } } { "code/cmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/cmult.v" 107 0 0 } } { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 469 0 0 } } { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 123 0 0 } } { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 93 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974120 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_imag\|lpm_mult:Mult0\|mult_sgs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_imag\|lpm_mult:Mult0\|mult_sgs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_imag\|lpm_mult:Mult0\|mult_sgs:auto_generated\|mac_out8 " "DSP block output node \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_imag\|lpm_mult:Mult0\|mult_sgs:auto_generated\|mac_out8\"" {  } { { "db/mult_sgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_sgs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } } { "code/cmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/cmult.v" 135 0 0 } } { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 484 0 0 } } { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 123 0 0 } } { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 93 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765010974120 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_imag\|lpm_mult:Mult0\|mult_sgs:auto_generated\|mac_mult7 " "DSP block multiplier node \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_imag\|lpm_mult:Mult0\|mult_sgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_sgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_sgs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } } { "code/cmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/cmult.v" 135 0 0 } } { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 484 0 0 } } { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 123 0 0 } } { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 93 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765010974120 ""}  } { { "db/mult_sgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_sgs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } } { "code/cmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/cmult.v" 135 0 0 } } { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 484 0 0 } } { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 123 0 0 } } { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 93 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974120 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i2\|qmult:qmult_imag\|lpm_mult:Mult0\|mult_sgs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i2\|qmult:qmult_imag\|lpm_mult:Mult0\|mult_sgs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i2\|qmult:qmult_imag\|lpm_mult:Mult0\|mult_sgs:auto_generated\|mac_out8 " "DSP block output node \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i2\|qmult:qmult_imag\|lpm_mult:Mult0\|mult_sgs:auto_generated\|mac_out8\"" {  } { { "db/mult_sgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_sgs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } } { "code/cmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/cmult.v" 135 0 0 } } { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 479 0 0 } } { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 123 0 0 } } { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 93 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765010974120 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i2\|qmult:qmult_imag\|lpm_mult:Mult0\|mult_sgs:auto_generated\|mac_mult7 " "DSP block multiplier node \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i2\|qmult:qmult_imag\|lpm_mult:Mult0\|mult_sgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_sgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_sgs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } } { "code/cmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/cmult.v" 135 0 0 } } { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 479 0 0 } } { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 123 0 0 } } { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 93 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765010974120 ""}  } { { "db/mult_sgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_sgs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } } { "code/cmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/cmult.v" 135 0 0 } } { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 479 0 0 } } { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 123 0 0 } } { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 93 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974120 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i1\|qmult:qmult_imag\|lpm_mult:Mult0\|mult_rgs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i1\|qmult:qmult_imag\|lpm_mult:Mult0\|mult_rgs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i1\|qmult:qmult_imag\|lpm_mult:Mult0\|mult_rgs:auto_generated\|mac_out8 " "DSP block output node \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i1\|qmult:qmult_imag\|lpm_mult:Mult0\|mult_rgs:auto_generated\|mac_out8\"" {  } { { "db/mult_rgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_rgs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } } { "code/cmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/cmult.v" 135 0 0 } } { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 474 0 0 } } { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 123 0 0 } } { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 93 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765010974120 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i1\|qmult:qmult_imag\|lpm_mult:Mult0\|mult_rgs:auto_generated\|mac_mult7 " "DSP block multiplier node \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i1\|qmult:qmult_imag\|lpm_mult:Mult0\|mult_rgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_rgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_rgs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } } { "code/cmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/cmult.v" 135 0 0 } } { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 474 0 0 } } { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 123 0 0 } } { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 93 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765010974120 ""}  } { { "db/mult_rgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_rgs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } } { "code/cmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/cmult.v" 135 0 0 } } { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 474 0 0 } } { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 123 0 0 } } { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 93 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974120 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i0\|qmult:qmult_imag\|lpm_mult:Mult0\|mult_rgs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i0\|qmult:qmult_imag\|lpm_mult:Mult0\|mult_rgs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i0\|qmult:qmult_imag\|lpm_mult:Mult0\|mult_rgs:auto_generated\|mac_out8 " "DSP block output node \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i0\|qmult:qmult_imag\|lpm_mult:Mult0\|mult_rgs:auto_generated\|mac_out8\"" {  } { { "db/mult_rgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_rgs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } } { "code/cmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/cmult.v" 135 0 0 } } { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 469 0 0 } } { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 123 0 0 } } { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 93 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765010974120 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i0\|qmult:qmult_imag\|lpm_mult:Mult0\|mult_rgs:auto_generated\|mac_mult7 " "DSP block multiplier node \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i0\|qmult:qmult_imag\|lpm_mult:Mult0\|mult_rgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_rgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_rgs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } } { "code/cmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/cmult.v" 135 0 0 } } { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 469 0 0 } } { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 123 0 0 } } { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 93 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765010974120 ""}  } { { "db/mult_rgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_rgs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } } { "code/cmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/cmult.v" 135 0 0 } } { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 469 0 0 } } { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 123 0 0 } } { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 93 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974120 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_common\|lpm_mult:Mult0\|mult_tgs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_common\|lpm_mult:Mult0\|mult_tgs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_common\|lpm_mult:Mult0\|mult_tgs:auto_generated\|mac_out8 " "DSP block output node \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_common\|lpm_mult:Mult0\|mult_tgs:auto_generated\|mac_out8\"" {  } { { "db/mult_tgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_tgs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } } { "code/cmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/cmult.v" 80 0 0 } } { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 484 0 0 } } { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 123 0 0 } } { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 93 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765010974120 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_common\|lpm_mult:Mult0\|mult_tgs:auto_generated\|mac_mult7 " "DSP block multiplier node \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_common\|lpm_mult:Mult0\|mult_tgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_tgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_tgs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } } { "code/cmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/cmult.v" 80 0 0 } } { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 484 0 0 } } { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 123 0 0 } } { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 93 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765010974120 ""}  } { { "db/mult_tgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_tgs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } } { "code/cmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/cmult.v" 80 0 0 } } { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 484 0 0 } } { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 123 0 0 } } { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 93 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974120 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i2\|qmult:qmult_common\|lpm_mult:Mult0\|mult_tgs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i2\|qmult:qmult_common\|lpm_mult:Mult0\|mult_tgs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i2\|qmult:qmult_common\|lpm_mult:Mult0\|mult_tgs:auto_generated\|mac_out8 " "DSP block output node \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i2\|qmult:qmult_common\|lpm_mult:Mult0\|mult_tgs:auto_generated\|mac_out8\"" {  } { { "db/mult_tgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_tgs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } } { "code/cmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/cmult.v" 80 0 0 } } { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 479 0 0 } } { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 123 0 0 } } { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 93 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765010974120 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i2\|qmult:qmult_common\|lpm_mult:Mult0\|mult_tgs:auto_generated\|mac_mult7 " "DSP block multiplier node \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i2\|qmult:qmult_common\|lpm_mult:Mult0\|mult_tgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_tgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_tgs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } } { "code/cmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/cmult.v" 80 0 0 } } { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 479 0 0 } } { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 123 0 0 } } { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 93 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765010974120 ""}  } { { "db/mult_tgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_tgs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } } { "code/cmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/cmult.v" 80 0 0 } } { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 479 0 0 } } { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 123 0 0 } } { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 93 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974120 ""}  } {  } 0 270013 "Converted the following %1!d! DSP block slices to logic elements" 0 0 "Design Software" 0 -1 1765010974120 ""} { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "after 144 " "Used 144 DSP blocks after DSP block balancing" { { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (18-bit) 144 144 " "Used 144 DSP block slices in \"Simple Multiplier (18-bit)\" mode implemented in approximately 144 DSP blocks" {  } {  } 0 270003 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "Design Software" 0 -1 1765010974120 ""}  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Design Software" 0 -1 1765010974120 ""}  } {  } 0 270001 "Converted %1!d! DSP block slices" 0 0 "Analysis & Synthesis" 0 -1 1765010974120 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_common\|lpm_mult:Mult0\|mult_tgs:auto_generated\|alt_mac_mult:mac_mult3 " "Elaborated megafunction instantiation \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_common\|lpm_mult:Mult0\|mult_tgs:auto_generated\|alt_mac_mult:mac_mult3\"" {  } { { "db/mult_tgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_tgs.tdf" 49 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765010974188 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_common\|lpm_mult:Mult0\|mult_tgs:auto_generated\|alt_mac_mult:mac_mult3 " "Instantiated megafunction \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_common\|lpm_mult:Mult0\|mult_tgs:auto_generated\|alt_mac_mult:mac_mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A UNSIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 18 " "Parameter \"dataa_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 5 " "Parameter \"datab_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 23 " "Parameter \"output_width\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974188 ""}  } { { "db/mult_tgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_tgs.tdf" 49 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765010974188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_hdg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_mult_hdg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_hdg1 " "Found entity 1: mac_mult_hdg1" {  } { { "db/mac_mult_hdg1.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mac_mult_hdg1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765010974219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010974219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_npn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_npn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_npn " "Found entity 1: mult_npn" {  } { { "db/mult_npn.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_npn.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765010974284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010974284 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_common\|lpm_mult:Mult0\|mult_tgs:auto_generated\|alt_mac_out:mac_out4 " "Elaborated megafunction instantiation \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_common\|lpm_mult:Mult0\|mult_tgs:auto_generated\|alt_mac_out:mac_out4\"" {  } { { "db/mult_tgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_tgs.tdf" 81 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765010974330 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_common\|lpm_mult:Mult0\|mult_tgs:auto_generated\|alt_mac_out:mac_out4 " "Instantiated megafunction \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_common\|lpm_mult:Mult0\|mult_tgs:auto_generated\|alt_mac_out:mac_out4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE OUTPUT_ONLY " "Parameter \"OPERATION_MODE\" = \"OUTPUT_ONLY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 23 " "Parameter \"dataa_width\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 0 " "Parameter \"datab_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datac_width 0 " "Parameter \"datac_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datad_width 0 " "Parameter \"datad_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 23 " "Parameter \"output_width\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clock NONE " "Parameter \"addnsub0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clock NONE " "Parameter \"addnsub1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clock NONE " "Parameter \"zeroacc_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clock NONE " "Parameter \"first_adder0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clock NONE " "Parameter \"first_adder1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clear NONE " "Parameter \"addnsub0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clear NONE " "Parameter \"addnsub1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clear NONE " "Parameter \"zeroacc_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clear NONE " "Parameter \"first_adder0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clear NONE " "Parameter \"first_adder1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clock NONE " "Parameter \"signa_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clock NONE " "Parameter \"signb_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clock NONE " "Parameter \"addnsub0_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clock NONE " "Parameter \"addnsub1_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clock NONE " "Parameter \"zeroacc_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clear NONE " "Parameter \"signa_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clear NONE " "Parameter \"signb_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clear NONE " "Parameter \"addnsub0_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clear NONE " "Parameter \"addnsub1_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clear NONE " "Parameter \"zeroacc_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974330 ""}  } { { "db/mult_tgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_tgs.tdf" 81 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765010974330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_out_g682.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_out_g682.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_out_g682 " "Found entity 1: mac_out_g682" {  } { { "db/mac_out_g682.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mac_out_g682.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765010974379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010974379 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_real\|lpm_mult:Mult0\|mult_sgs:auto_generated\|alt_mac_mult:mac_mult7 " "Elaborated megafunction instantiation \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_real\|lpm_mult:Mult0\|mult_sgs:auto_generated\|alt_mac_mult:mac_mult7\"" {  } { { "db/mult_sgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_sgs.tdf" 67 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765010974445 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_real\|lpm_mult:Mult0\|mult_sgs:auto_generated\|alt_mac_mult:mac_mult7 " "Instantiated megafunction \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_real\|lpm_mult:Mult0\|mult_sgs:auto_generated\|alt_mac_mult:mac_mult7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 6 " "Parameter \"dataa_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 14 " "Parameter \"datab_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 20 " "Parameter \"output_width\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974445 ""}  } { { "db/mult_sgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_sgs.tdf" 67 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765010974445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_lig1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_mult_lig1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_lig1 " "Found entity 1: mac_mult_lig1" {  } { { "db/mac_mult_lig1.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mac_mult_lig1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765010974489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010974489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_fpn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_fpn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_fpn " "Found entity 1: mult_fpn" {  } { { "db/mult_fpn.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_fpn.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765010974539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010974539 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_real\|lpm_mult:Mult0\|mult_sgs:auto_generated\|alt_mac_out:mac_out8 " "Elaborated megafunction instantiation \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_real\|lpm_mult:Mult0\|mult_sgs:auto_generated\|alt_mac_out:mac_out8\"" {  } { { "db/mult_sgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_sgs.tdf" 91 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765010974570 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_real\|lpm_mult:Mult0\|mult_sgs:auto_generated\|alt_mac_out:mac_out8 " "Instantiated megafunction \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_real\|lpm_mult:Mult0\|mult_sgs:auto_generated\|alt_mac_out:mac_out8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE OUTPUT_ONLY " "Parameter \"OPERATION_MODE\" = \"OUTPUT_ONLY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 20 " "Parameter \"dataa_width\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 0 " "Parameter \"datab_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datac_width 0 " "Parameter \"datac_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datad_width 0 " "Parameter \"datad_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 20 " "Parameter \"output_width\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clock NONE " "Parameter \"addnsub0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clock NONE " "Parameter \"addnsub1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clock NONE " "Parameter \"zeroacc_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clock NONE " "Parameter \"first_adder0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clock NONE " "Parameter \"first_adder1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clear NONE " "Parameter \"addnsub0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clear NONE " "Parameter \"addnsub1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clear NONE " "Parameter \"zeroacc_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clear NONE " "Parameter \"first_adder0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clear NONE " "Parameter \"first_adder1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clock NONE " "Parameter \"signa_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clock NONE " "Parameter \"signb_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clock NONE " "Parameter \"addnsub0_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clock NONE " "Parameter \"addnsub1_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clock NONE " "Parameter \"zeroacc_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clear NONE " "Parameter \"signa_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clear NONE " "Parameter \"signb_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clear NONE " "Parameter \"addnsub0_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clear NONE " "Parameter \"addnsub1_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clear NONE " "Parameter \"zeroacc_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974570 ""}  } { { "db/mult_sgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_sgs.tdf" 91 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765010974570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_out_a682.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_out_a682.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_out_a682 " "Found entity 1: mac_out_a682" {  } { { "db/mac_out_a682.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mac_out_a682.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765010974598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010974598 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i1\|qmult:qmult_real\|lpm_mult:Mult0\|mult_rgs:auto_generated\|alt_mac_mult:mac_mult7 " "Elaborated megafunction instantiation \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i1\|qmult:qmult_real\|lpm_mult:Mult0\|mult_rgs:auto_generated\|alt_mac_mult:mac_mult7\"" {  } { { "db/mult_rgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_rgs.tdf" 67 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765010974673 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i1\|qmult:qmult_real\|lpm_mult:Mult0\|mult_rgs:auto_generated\|alt_mac_mult:mac_mult7 " "Instantiated megafunction \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i1\|qmult:qmult_real\|lpm_mult:Mult0\|mult_rgs:auto_generated\|alt_mac_mult:mac_mult7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 5 " "Parameter \"dataa_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 14 " "Parameter \"datab_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 19 " "Parameter \"output_width\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974673 ""}  } { { "db/mult_rgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_rgs.tdf" 67 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765010974673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_sig1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_mult_sig1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_sig1 " "Found entity 1: mac_mult_sig1" {  } { { "db/mac_mult_sig1.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mac_mult_sig1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765010974719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010974719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_mpn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_mpn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_mpn " "Found entity 1: mult_mpn" {  } { { "db/mult_mpn.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_mpn.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765010974778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010974778 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i1\|qmult:qmult_real\|lpm_mult:Mult0\|mult_rgs:auto_generated\|alt_mac_out:mac_out8 " "Elaborated megafunction instantiation \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i1\|qmult:qmult_real\|lpm_mult:Mult0\|mult_rgs:auto_generated\|alt_mac_out:mac_out8\"" {  } { { "db/mult_rgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_rgs.tdf" 91 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765010974808 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i1\|qmult:qmult_real\|lpm_mult:Mult0\|mult_rgs:auto_generated\|alt_mac_out:mac_out8 " "Instantiated megafunction \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i1\|qmult:qmult_real\|lpm_mult:Mult0\|mult_rgs:auto_generated\|alt_mac_out:mac_out8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE OUTPUT_ONLY " "Parameter \"OPERATION_MODE\" = \"OUTPUT_ONLY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 19 " "Parameter \"dataa_width\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 0 " "Parameter \"datab_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datac_width 0 " "Parameter \"datac_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datad_width 0 " "Parameter \"datad_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 19 " "Parameter \"output_width\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clock NONE " "Parameter \"addnsub0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clock NONE " "Parameter \"addnsub1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clock NONE " "Parameter \"zeroacc_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clock NONE " "Parameter \"first_adder0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clock NONE " "Parameter \"first_adder1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clear NONE " "Parameter \"addnsub0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clear NONE " "Parameter \"addnsub1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clear NONE " "Parameter \"zeroacc_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clear NONE " "Parameter \"first_adder0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clear NONE " "Parameter \"first_adder1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clock NONE " "Parameter \"signa_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clock NONE " "Parameter \"signb_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clock NONE " "Parameter \"addnsub0_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clock NONE " "Parameter \"addnsub1_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clock NONE " "Parameter \"zeroacc_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clear NONE " "Parameter \"signa_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clear NONE " "Parameter \"signb_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clear NONE " "Parameter \"addnsub0_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clear NONE " "Parameter \"addnsub1_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clear NONE " "Parameter \"zeroacc_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974808 ""}  } { { "db/mult_rgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_rgs.tdf" 91 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765010974808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_out_r682.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_out_r682.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_out_r682 " "Found entity 1: mac_out_r682" {  } { { "db/mac_out_r682.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mac_out_r682.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765010974855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010974855 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i0\|qmult:qmult_real\|lpm_mult:Mult0\|mult_rgs:auto_generated\|alt_mac_mult:mac_mult7 " "Elaborated megafunction instantiation \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i0\|qmult:qmult_real\|lpm_mult:Mult0\|mult_rgs:auto_generated\|alt_mac_mult:mac_mult7\"" {  } { { "db/mult_rgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_rgs.tdf" 67 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765010974878 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i0\|qmult:qmult_real\|lpm_mult:Mult0\|mult_rgs:auto_generated\|alt_mac_mult:mac_mult7 " "Instantiated megafunction \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i0\|qmult:qmult_real\|lpm_mult:Mult0\|mult_rgs:auto_generated\|alt_mac_mult:mac_mult7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 5 " "Parameter \"dataa_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 14 " "Parameter \"datab_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 19 " "Parameter \"output_width\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010974882 ""}  } { { "db/mult_rgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_rgs.tdf" 67 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765010974882 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_common\|lpm_mult:Mult0\|mult_tgs:auto_generated\|alt_mac_mult:mac_mult7 " "Elaborated megafunction instantiation \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_common\|lpm_mult:Mult0\|mult_tgs:auto_generated\|alt_mac_mult:mac_mult7\"" {  } { { "db/mult_tgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_tgs.tdf" 67 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765010975119 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_common\|lpm_mult:Mult0\|mult_tgs:auto_generated\|alt_mac_mult:mac_mult7 " "Instantiated megafunction \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_common\|lpm_mult:Mult0\|mult_tgs:auto_generated\|alt_mac_mult:mac_mult7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010975119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010975119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010975119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010975119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010975119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010975119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010975119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 14 " "Parameter \"dataa_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010975119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 5 " "Parameter \"datab_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010975119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 19 " "Parameter \"output_width\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010975119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010975119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010975119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010975119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010975119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010975119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010975119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010975119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010975119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010975119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765010975119 ""}  } { { "db/mult_tgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_tgs.tdf" 67 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765010975119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_tig1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_mult_tig1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_tig1 " "Found entity 1: mac_mult_tig1" {  } { { "db/mac_mult_tig1.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mac_mult_tig1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765010975160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010975160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_qpn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_qpn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_qpn " "Found entity 1: mult_qpn" {  } { { "db/mult_qpn.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_qpn.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765010975216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010975216 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i2\|qmult:qmult_imag\|lpm_mult:Mult0\|mult_sgs:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_lig1:auto_generated\|mult_fpn:mult1\|le3a\[14\] " "Synthesized away node \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i2\|qmult:qmult_imag\|lpm_mult:Mult0\|mult_sgs:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_lig1:auto_generated\|mult_fpn:mult1\|le3a\[14\]\"" {  } { { "db/mult_fpn.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_fpn.tdf" 40 6 0 } } { "db/mac_mult_lig1.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mac_mult_lig1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_sgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_sgs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } } { "code/cmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/cmult.v" 135 0 0 } } { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 479 0 0 } } { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 123 0 0 } } { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765010975648 "|system_top|soml_decoder_top:decoder_inst|matrix_multiplier:hq_calc_inst|cmult:cmult_i2|qmult:qmult_imag|lpm_mult:Mult0|mult_sgs:auto_generated|alt_mac_mult:mac_mult7|mac_mult_lig1:auto_generated|mult_fpn:mult1|le3a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i2\|qmult:qmult_imag\|lpm_mult:Mult0\|mult_sgs:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_lig1:auto_generated\|mult_fpn:mult1\|le5a\[14\] " "Synthesized away node \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i2\|qmult:qmult_imag\|lpm_mult:Mult0\|mult_sgs:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_lig1:auto_generated\|mult_fpn:mult1\|le5a\[14\]\"" {  } { { "db/mult_fpn.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_fpn.tdf" 41 6 0 } } { "db/mac_mult_lig1.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mac_mult_lig1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_sgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_sgs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } } { "code/cmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/cmult.v" 135 0 0 } } { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 479 0 0 } } { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 123 0 0 } } { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765010975648 "|system_top|soml_decoder_top:decoder_inst|matrix_multiplier:hq_calc_inst|cmult:cmult_i2|qmult:qmult_imag|lpm_mult:Mult0|mult_sgs:auto_generated|alt_mac_mult:mac_mult7|mac_mult_lig1:auto_generated|mult_fpn:mult1|le5a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_imag\|lpm_mult:Mult0\|mult_sgs:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_lig1:auto_generated\|mult_fpn:mult1\|le3a\[14\] " "Synthesized away node \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_imag\|lpm_mult:Mult0\|mult_sgs:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_lig1:auto_generated\|mult_fpn:mult1\|le3a\[14\]\"" {  } { { "db/mult_fpn.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_fpn.tdf" 40 6 0 } } { "db/mac_mult_lig1.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mac_mult_lig1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_sgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_sgs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } } { "code/cmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/cmult.v" 135 0 0 } } { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 484 0 0 } } { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 123 0 0 } } { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765010975648 "|system_top|soml_decoder_top:decoder_inst|matrix_multiplier:hq_calc_inst|cmult:cmult_i3|qmult:qmult_imag|lpm_mult:Mult0|mult_sgs:auto_generated|alt_mac_mult:mac_mult7|mac_mult_lig1:auto_generated|mult_fpn:mult1|le3a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_imag\|lpm_mult:Mult0\|mult_sgs:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_lig1:auto_generated\|mult_fpn:mult1\|le5a\[14\] " "Synthesized away node \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_imag\|lpm_mult:Mult0\|mult_sgs:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_lig1:auto_generated\|mult_fpn:mult1\|le5a\[14\]\"" {  } { { "db/mult_fpn.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_fpn.tdf" 41 6 0 } } { "db/mac_mult_lig1.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mac_mult_lig1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_sgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_sgs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } } { "code/cmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/cmult.v" 135 0 0 } } { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 484 0 0 } } { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 123 0 0 } } { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765010975648 "|system_top|soml_decoder_top:decoder_inst|matrix_multiplier:hq_calc_inst|cmult:cmult_i3|qmult:qmult_imag|lpm_mult:Mult0|mult_sgs:auto_generated|alt_mac_mult:mac_mult7|mac_mult_lig1:auto_generated|mult_fpn:mult1|le5a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i2\|qmult:qmult_real\|lpm_mult:Mult0\|mult_sgs:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_lig1:auto_generated\|mult_fpn:mult1\|le3a\[14\] " "Synthesized away node \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i2\|qmult:qmult_real\|lpm_mult:Mult0\|mult_sgs:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_lig1:auto_generated\|mult_fpn:mult1\|le3a\[14\]\"" {  } { { "db/mult_fpn.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_fpn.tdf" 40 6 0 } } { "db/mac_mult_lig1.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mac_mult_lig1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_sgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_sgs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } } { "code/cmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/cmult.v" 107 0 0 } } { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 479 0 0 } } { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 123 0 0 } } { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765010975648 "|system_top|soml_decoder_top:decoder_inst|matrix_multiplier:hq_calc_inst|cmult:cmult_i2|qmult:qmult_real|lpm_mult:Mult0|mult_sgs:auto_generated|alt_mac_mult:mac_mult7|mac_mult_lig1:auto_generated|mult_fpn:mult1|le3a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i2\|qmult:qmult_real\|lpm_mult:Mult0\|mult_sgs:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_lig1:auto_generated\|mult_fpn:mult1\|le5a\[14\] " "Synthesized away node \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i2\|qmult:qmult_real\|lpm_mult:Mult0\|mult_sgs:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_lig1:auto_generated\|mult_fpn:mult1\|le5a\[14\]\"" {  } { { "db/mult_fpn.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_fpn.tdf" 41 6 0 } } { "db/mac_mult_lig1.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mac_mult_lig1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_sgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_sgs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } } { "code/cmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/cmult.v" 107 0 0 } } { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 479 0 0 } } { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 123 0 0 } } { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765010975648 "|system_top|soml_decoder_top:decoder_inst|matrix_multiplier:hq_calc_inst|cmult:cmult_i2|qmult:qmult_real|lpm_mult:Mult0|mult_sgs:auto_generated|alt_mac_mult:mac_mult7|mac_mult_lig1:auto_generated|mult_fpn:mult1|le5a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_real\|lpm_mult:Mult0\|mult_sgs:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_lig1:auto_generated\|mult_fpn:mult1\|le3a\[14\] " "Synthesized away node \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_real\|lpm_mult:Mult0\|mult_sgs:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_lig1:auto_generated\|mult_fpn:mult1\|le3a\[14\]\"" {  } { { "db/mult_fpn.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_fpn.tdf" 40 6 0 } } { "db/mac_mult_lig1.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mac_mult_lig1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_sgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_sgs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } } { "code/cmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/cmult.v" 107 0 0 } } { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 484 0 0 } } { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 123 0 0 } } { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765010975648 "|system_top|soml_decoder_top:decoder_inst|matrix_multiplier:hq_calc_inst|cmult:cmult_i3|qmult:qmult_real|lpm_mult:Mult0|mult_sgs:auto_generated|alt_mac_mult:mac_mult7|mac_mult_lig1:auto_generated|mult_fpn:mult1|le3a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_real\|lpm_mult:Mult0\|mult_sgs:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_lig1:auto_generated\|mult_fpn:mult1\|le5a\[14\] " "Synthesized away node \"soml_decoder_top:decoder_inst\|matrix_multiplier:hq_calc_inst\|cmult:cmult_i3\|qmult:qmult_real\|lpm_mult:Mult0\|mult_sgs:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_lig1:auto_generated\|mult_fpn:mult1\|le5a\[14\]\"" {  } { { "db/mult_fpn.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_fpn.tdf" 41 6 0 } } { "db/mac_mult_lig1.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mac_mult_lig1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_sgs.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/mult_sgs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "code/qmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/qmult.v" 60 -1 0 } } { "code/cmult.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/cmult.v" 107 0 0 } } { "code/matrix_multiplier.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/matrix_multiplier.v" 484 0 0 } } { "code/soml_decoder_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/code/soml_decoder_top.v" 123 0 0 } } { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765010975648 "|system_top|soml_decoder_top:decoder_inst|matrix_multiplier:hq_calc_inst|cmult:cmult_i3|qmult:qmult_real|lpm_mult:Mult0|mult_sgs:auto_generated|alt_mac_mult:mac_mult7|mac_mult_lig1:auto_generated|mult_fpn:mult1|le5a[14]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1765010975648 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1765010975648 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1765010976681 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "8852 " "Ignored 8852 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "16 " "Ignored 16 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1765010976937 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "8836 " "Ignored 8836 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1765010976937 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1765010976937 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/shift_taps_m0m.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/shift_taps_m0m.tdf" 38 2 0 } } { "db/shift_taps_a2m.tdf" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/db/shift_taps_a2m.tdf" 38 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1765010977094 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1765010977094 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765010980998 "|system_top|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765010980998 "|system_top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765010980998 "|system_top|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "system_top.v" "" { Text "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/system_top.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765010980998 "|system_top|LEDR[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1765010980998 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765010981714 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2781 " "2781 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1765010988469 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/output_files/SOML_project.map.smsg " "Generated suppressed messages file C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/SOML_project - work - Copy (2)/output_files/SOML_project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010989244 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 61 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 61 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1765010990804 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1765010991039 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765010991039 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "24249 " "Implemented 24249 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1765010992486 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1765010992486 ""} { "Info" "ICUT_CUT_TM_LCELLS" "23768 " "Implemented 23768 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1765010992486 ""} { "Info" "ICUT_CUT_TM_RAMS" "174 " "Implemented 174 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1765010992486 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "288 " "Implemented 288 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1765010992486 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1765010992486 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 86 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 86 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5086 " "Peak virtual memory: 5086 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765010992578 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 06 15:49:52 2025 " "Processing ended: Sat Dec 06 15:49:52 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765010992578 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:14 " "Elapsed time: 00:01:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765010992578 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:40 " "Total CPU time (on all processors): 00:01:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765010992578 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1765010992578 ""}
