🐛 0.000ns    [sparreal_kernel::mem::mmu::paging:61] Initializing page table...
🔍 0.000ns    [sparreal_kernel::mem::mmu::paging:74] Mapping memory [0xffffff1f80000000, 0xffffff2000000000) -> [0x2000000000, 0x2080000000)
🔍 0.000ns    [page_table_generic::table:118] map_region: [0xffffff1f80000000, 0xffffff2000000000) -> [0x2000000000, 0x2080000000) PRWX | U---, Normal)
🔍 0.000ns    [sparreal_kernel::mem::mmu::paging:74] Mapping memory [0xffffff0000000000, 0xffffff007c000000) -> [0x80000000, 0xfc000000)
🔍 0.000ns    [page_table_generic::table:118] map_region: [0xffffff0000000000, 0xffffff007c000000) -> [0x80000000, 0xfc000000) PRWX | U---, Normal)
🔍 0.000ns    [sparreal_kernel::mem::mmu::paging:101] Mapping stdout 0xfffffeffa800d000 -> 0x2800d000
🔍 0.000ns    [page_table_generic::table:118] map_region: [0xfffffeffa800d000, 0xfffffeffa800e000) -> [0x2800d000, 0x2800e000) PRW- | U---, Device)
🐛 0.000ns    [sparreal_kernel::mem:124] Heap add memory [0xffffff1f80000000, 0xffffff2000000000)
🐛 0.000ns    [sparreal_kernel::globals:113] per cpu data ok
🐛 0.000ns    [sparreal_kernel::driver:17] add registers
🐛 0.000ns    [rdrive::probe::fdt:63] Probe GICv3
🔍 0.000ns    [page_table_generic::table:118] map_region: [0xfffffeffb0800000, 0xfffffeffb0820000) -> [0x30800000, 0x30820000) PRW- | U---, Device)
🔍 0.000ns    [page_table_generic::table:118] map_region: [0xfffffeffb0880000, 0xfffffeffb0900000) -> [0x30880000, 0x30900000) PRW- | U---, Device)
🐛 0.000ns    [sparreal_kernel::irq:35] [GICv3](0) open
🐛 0.000ns    [sparreal_kernel::irq:54] [GICv3](0) init cpu: 0x200
🐛 0.000ns    [rdrive:71] Probe timer
🐛 0.000ns    [rdrive::probe::fdt:63] Probe ARMv8 Timer
🐛 0.000ns    [rdrive::probe::fdt:96] irq parent: Some(0)
🐛 26.095s    [sparreal_kernel::irq:116] Enable irq 0x1e on chip 0
begin test
Run test: test_work
💡 26.106s    [test::tests:36] mci0 reg: 0x28000000,mci0 reg size: 0x1000
🔍 26.114s    [page_table_generic::table:118] map_region: [0xfffffeffa8000000, 0xfffffeffa8001000) -> [0x28000000, 0x28001000) PRW- | U---, Device)
💡 26.129s    [phytium_mci::mci_host::sd:73] Internal buffer@0x0xffffff00000c7200, length = 0x524288


🐛 31.782s    [phytium_mci::mci_host::mci_sdif::sdif_device:403] buf PA: 0xfb7f0ca0, blksz: 8, datalen: 8
🐛 31.794s    [phytium_mci::mci::mci_dma:235] Starting DMA transfer for command: 51
🐛 31.803s    [phytium_mci::mci::mci_dma:236] Command argument: 0x0
🐛 31.811s    [phytium_mci::regs:80] Reading register 0x50
🐛 31.818s    [phytium_mci::regs:80] Reading register 0x48
🐛 31.826s    [phytium_mci::regs:80] Reading register 0x48
🐛 31.833s    [phytium_mci::regs:88] Writing 0x1fffe to register 0x44
🐛 31.841s    [phytium_mci::regs:80] Reading register 0x0
🐛 31.848s    [phytium_mci::regs:88] Writing 0x2000016 to register 0x0
🐛 31.857s    [phytium_mci::regs:80] Reading register 0x0
🐛 31.864s    [phytium_mci::regs:80] Reading register 0x48
🐛 31.871s    [phytium_mci::regs:88] Writing 0x0 to register 0x28
🐛 31.879s    [phytium_mci::regs:88] Writing 0x80200000 to register 0x2c
🐛 31.888s    [phytium_mci::regs:80] Reading register 0x2c
🐛 31.895s    [phytium_mci::regs:80] Reading register 0x48
🐛 31.902s    [phytium_mci::regs:88] Writing 0x0 to register 0x28
🐛 31.910s    [phytium_mci::regs:88] Writing 0x80200000 to register 0x2c
🐛 31.919s    [phytium_mci::regs:80] Reading register 0x2c
🐛 31.926s    [phytium_mci::regs:80] Reading register 0x48
🐛 31.933s    [phytium_mci::regs:80] Reading register 0x0
🐛 31.940s    [phytium_mci::regs:88] Writing 0x2000010 to register 0x0
🐛 31.949s    [phytium_mci::regs:80] Reading register 0x80
🐛 31.956s    [phytium_mci::regs:88] Writing 0x280 to register 0x80
🐛 31.964s    [phytium_mci::regs:80] Reading register 0x24
🐛 31.971s    [phytium_mci::regs:88] Writing 0x2289 to register 0x24
🐛 31.980s    [phytium_mci::regs:80] Reading register 0x94
🐛 31.987s    [phytium_mci::regs:88] Writing 0x314 to register 0x94
🐛 31.995s    [phytium_mci::mci::mci_dma:104] DMA transfer 0xfb7f0ca0 use 1 desc, total 1024 available
🐛 32.006s    [phytium_mci::mci::mci_dma:53] 1 dma desc in use!
🐛 32.014s    [phytium_mci::mci::mci_dma:58] descriptor no 0 @0xffffff0000147400
🐛 32.023s    [phytium_mci::mci::mci_dma:59]    attribute: 0x8000003c
🐛 32.031s    [phytium_mci::mci::mci_dma:60]    non1: 0x0
🐛 32.038s    [phytium_mci::mci::mci_dma:61]    len: 0x8
🐛 32.045s    [phytium_mci::mci::mci_dma:62]    non2: 0x0
🐛 32.052s    [phytium_mci::mci::mci_dma:63]    addr_lo: 0xfb7f0ca0
🐛 32.060s    [phytium_mci::mci::mci_dma:64]    addr_hi: 0x0
🐛 32.067s    [phytium_mci::mci::mci_dma:65]    desc_lo: 0x0
🐛 32.075s    [phytium_mci::mci::mci_dma:66]    desc_hi: 0x0
🐛 32.082s    [phytium_mci::mci::mci_dma:70] dump ok
🐛 32.089s    [phytium_mci::mci::mci_dma:194] set dma desc ok
💡 32.096s    [phytium_mci::mci::mci_dma:215] Descriptor@0xffffff0000147400, trans bytes: 8, block size: 8


💡 32.107s    [phytium_mci::mci::mci_dma:222] first_desc_dma: 80147400
🐛 32.116s    [phytium_mci::regs:88] Writing 0x0 to register 0x8c
🐛 32.124s    [phytium_mci::regs:88] Writing 0x80147400 to register 0x88
🐛 32.132s    [phytium_mci::regs:88] Writing 0x8 to register 0x20
🐛 32.140s    [phytium_mci::regs:88] Writing 0x8 to register 0x1c


🐛 32.148s    [phytium_mci::mci::mci_cmd:79] ============[ACMD-51]@0xfffffeffa8000000 begin ============
🐛 32.159s    [phytium_mci::mci::mci_cmd:91]     cmd: 0x20000373
🐛 32.167s    [phytium_mci::mci::mci_cmd:92]     arg: 0x0
🐛 32.174s    [phytium_mci::regs:80] Reading register 0x24
🐛 32.181s    [phytium_mci::regs:88] Writing 0x76cf to register 0x24
🐛 32.190s    [phytium_mci::regs:80] Reading register 0x48
🐛 32.197s    [phytium_mci::regs:88] Writing 0x0 to register 0x28
🐛 32.205s    [phytium_mci::regs:88] Writing 0xa0000373 to register 0x2c
🐛 32.213s    [phytium_mci::regs:80] Reading register 0x2c
🐛 32.221s    [phytium_mci::regs:80] Reading register 0x44

🐛 32.228s    [phytium_mci::mci::mci_dma:306] Polling dma end, reg_val = 0xc

🐛 32.237s    [phytium_mci::mci::mci_dma:307] Current delay: 50000 wait_bits: 12, reg_val: 12

🐛 32.247s    [phytium_mci::mci::mci_dma:308] result: true
🐛 32.254s    [phytium_mci::regs:80] Reading register 0x44
🐛 32.262s    [phytium_mci::regs:88] Writing 0xc to register 0x44
💡 32.270s    [phytium_mci::mci_host::mci_sdif::sdif_device:454] Transfer cmd: 0x33, arg: 0x0, flag: 0xMCICmdFlag(EXP_RESP | NEED_RESP_CRC | EXP_DATA | READ_DATA), response: 0x[0, 0, 0, 0]
🐛 32.288s    [phytium_mci::regs:80] Reading register 0x30
🐛 32.295s    [phytium_mci::mci::mci_cmd:140]     resp: 0x920
🐛 32.303s    [phytium_mci::mci::mci_cmd:145] ============[ACMD-51]@0xfffffeffa8000000 end ============
🐛 32.314s    [phytium_mci::regs:80] Reading register 0x24
🐛 32.321s    [phytium_mci::regs:88] Writing 0x1 to register 0x24
🐛 32.329s    [phytium_mci::regs:80] Reading register 0x94
🐛 32.336s    [phytium_mci::regs:88] Writing 0x0 to register 0x94
💥 32.344s    [phytium_mci::mci_host::mci_sdif::sdif_device:478] Transfer data size: [43804502, 0, 0, 0, 0, 0, 0, 0]



💡 32.356s    [phytium_mci::mci_host::sd:1721] in scr_send raw_src is 1000011100000000100010100000010
💡 32.367s    [phytium_mci::mci_host::sd:1897]    SCR version: 2.0
💡 32.375s    [phytium_mci::mci_host::sd:1900]    SCR version: 3.0
💡 32.383s    [phytium_mci::mci_host::sd:1908]    Card support 4-bit bus width
💡 32.392s    [phytium_mci::mci_host::sd:1913]    Card support speed class control command
💡 32.402s    [phytium_mci::mci_host::sd:1918]    Card support set block count command
⚠️ 32.411s    [phytium_mci::mci_host::sd:316] card support 4 bit width
🐛 32.420s    [phytium_mci::mci::mci_dma:235] Starting DMA transfer for command: 55
🐛 32.429s    [phytium_mci::mci::mci_dma:236] Command argument: 0xaaaa0000
🐛 32.438s    [phytium_mci::regs:80] Reading register 0x50
🐛 32.445s    [phytium_mci::regs:80] Reading register 0x48
🐛 32.452s    [phytium_mci::regs:80] Reading register 0x48
🐛 32.460s    [phytium_mci::regs:88] Writing 0x1fffe to register 0x44
🐛 32.468s    [phytium_mci::regs:80] Reading register 0x0
🐛 32.475s    [phytium_mci::regs:88] Writing 0x2000016 to register 0x0
🐛 32.483s    [phytium_mci::regs:80] Reading register 0x0
🐛 32.491s    [phytium_mci::regs:80] Reading register 0x48
🐛 32.498s    [phytium_mci::regs:88] Writing 0x0 to register 0x28
🐛 32.506s    [phytium_mci::regs:88] Writing 0x80200000 to register 0x2c
🐛 32.514s    [phytium_mci::regs:80] Reading register 0x2c
🐛 32.522s    [phytium_mci::regs:80] Reading register 0x48
🐛 32.529s    [phytium_mci::regs:88] Writing 0x0 to register 0x28
🐛 32.537s    [phytium_mci::regs:88] Writing 0x80200000 to register 0x2c
🐛 32.545s    [phytium_mci::regs:80] Reading register 0x2c
🐛 32.553s    [phytium_mci::regs:80] Reading register 0x48
🐛 32.560s    [phytium_mci::regs:80] Reading register 0x0
🐛 32.567s    [phytium_mci::regs:88] Writing 0x2000010 to register 0x0
🐛 32.575s    [phytium_mci::regs:80] Reading register 0x80
🐛 32.583s    [phytium_mci::regs:88] Writing 0x280 to register 0x80
🐛 32.591s    [phytium_mci::mci::mci_cmd:79] ============[CMD-55]@0xfffffeffa8000000 begin ============
🐛 32.602s    [phytium_mci::mci::mci_cmd:91]     cmd: 0x20000177
🐛 32.610s    [phytium_mci::mci::mci_cmd:92]     arg: 0xaaaa0000
🐛 32.618s    [phytium_mci::regs:80] Reading register 0x24
🐛 32.625s    [phytium_mci::regs:88] Writing 0x5447 to register 0x24
🐛 32.633s    [phytium_mci::regs:80] Reading register 0x48
🐛 32.640s    [phytium_mci::regs:88] Writing 0xaaaa0000 to register 0x28
🐛 32.649s    [phytium_mci::regs:88] Writing 0xa0000177 to register 0x2c
🐛 32.657s    [phytium_mci::regs:80] Reading register 0x2c
🐛 32.665s    [phytium_mci::regs:80] Reading register 0x44
🐛 32.672s    [phytium_mci::mci::mci_dma:306] Polling dma end, reg_val = 0x4
🐛 32.681s    [phytium_mci::mci::mci_dma:307] Current delay: 50000 wait_bits: 4, reg_val: 4
🐛 32.691s    [phytium_mci::mci::mci_dma:308] result: true
🐛 32.698s    [phytium_mci::regs:80] Reading register 0x44
🐛 32.706s    [phytium_mci::regs:88] Writing 0x4 to register 0x44
💡 32.713s    [phytium_mci::mci_host::mci_sdif::sdif_device:454] Transfer cmd: 0x37, arg: 0xaaaa0000, flag: 0xMCICmdFlag(EXP_RESP | NEED_RESP_CRC), response: 0x[0, 0, 0, 0]
🐛 32.730s    [phytium_mci::regs:80] Reading register 0x30
🐛 32.738s    [phytium_mci::mci::mci_cmd:140]     resp: 0x920
🐛 32.745s    [phytium_mci::mci::mci_cmd:145] ============[CMD-55]@0xfffffeffa8000000 end ============
🐛 32.756s    [phytium_mci::regs:80] Reading register 0x24
🐛 32.764s    [phytium_mci::regs:88] Writing 0x1 to register 0x24
🐛 32.772s    [phytium_mci::regs:80] Reading register 0x94
🐛 32.779s    [phytium_mci::regs:88] Writing 0x0 to register 0x94
🐛 32.787s    [phytium_mci::mci::mci_dma:235] Starting DMA transfer for command: 6
🐛 32.796s    [phytium_mci::mci::mci_dma:236] Command argument: 0x2
🐛 32.804s    [phytium_mci::regs:80] Reading register 0x50
🐛 32.812s    [phytium_mci::regs:80] Reading register 0x48
🐛 32.819s    [phytium_mci::regs:80] Reading register 0x48
🐛 32.826s    [phytium_mci::regs:88] Writing 0x1fffe to register 0x44
🐛 32.834s    [phytium_mci::regs:80] Reading register 0x0
🐛 32.842s    [phytium_mci::regs:88] Writing 0x2000016 to register 0x0
🐛 32.850s    [phytium_mci::regs:80] Reading register 0x0
🐛 32.857s    [phytium_mci::regs:80] Reading register 0x48
🐛 32.864s    [phytium_mci::regs:88] Writing 0x0 to register 0x28
🐛 32.872s    [phytium_mci::regs:88] Writing 0x80200000 to register 0x2c
🐛 32.881s    [phytium_mci::regs:80] Reading register 0x2c
🐛 32.888s    [phytium_mci::regs:80] Reading register 0x48
🐛 32.895s    [phytium_mci::regs:88] Writing 0x0 to register 0x28
🐛 32.903s    [phytium_mci::regs:88] Writing 0x80200000 to register 0x2c
🐛 32.912s    [phytium_mci::regs:80] Reading register 0x2c
🐛 32.919s    [phytium_mci::regs:80] Reading register 0x48
🐛 32.926s    [phytium_mci::regs:80] Reading register 0x0
🐛 32.934s    [phytium_mci::regs:88] Writing 0x2000010 to register 0x0
🐛 32.942s    [phytium_mci::regs:80] Reading register 0x80
🐛 32.949s    [phytium_mci::regs:88] Writing 0x280 to register 0x80
🐛 32.957s    [phytium_mci::mci::mci_cmd:79] ============[ACMD-6]@0xfffffeffa8000000 begin ============
🐛 32.968s    [phytium_mci::mci::mci_cmd:91]     cmd: 0x20000146
🐛 32.976s    [phytium_mci::mci::mci_cmd:92]     arg: 0x2
🐛 32.983s    [phytium_mci::regs:80] Reading register 0x24
🐛 32.991s    [phytium_mci::regs:88] Writing 0x5447 to register 0x24
🐛 32.999s    [phytium_mci::regs:80] Reading register 0x48
🐛 33.006s    [phytium_mci::regs:88] Writing 0x2 to register 0x28
🐛 33.014s    [phytium_mci::regs:88] Writing 0xa0000146 to register 0x2c
🐛 33.023s    [phytium_mci::regs:80] Reading register 0x2c
🐛 33.030s    [phytium_mci::regs:80] Reading register 0x44
🐛 33.037s    [phytium_mci::mci::mci_dma:306] Polling dma end, reg_val = 0x4
🐛 33.046s    [phytium_mci::mci::mci_dma:307] Current delay: 50000 wait_bits: 4, reg_val: 4
🐛 33.056s    [phytium_mci::mci::mci_dma:308] result: true
🐛 33.064s    [phytium_mci::regs:80] Reading register 0x44
🐛 33.071s    [phytium_mci::regs:88] Writing 0x4 to register 0x44
💡 33.079s    [phytium_mci::mci_host::mci_sdif::sdif_device:454] Transfer cmd: 0x6, arg: 0x2, flag: 0xMCICmdFlag(EXP_RESP | NEED_RESP_CRC), response: 0x[0, 0, 0, 0]
🐛 33.095s    [phytium_mci::regs:80] Reading register 0x30
🐛 33.102s    [phytium_mci::mci::mci_cmd:140]     resp: 0x920
🐛 33.110s    [phytium_mci::mci::mci_cmd:145] ============[ACMD-6]@0xfffffeffa8000000 end ============
🐛 33.121s    [phytium_mci::regs:80] Reading register 0x24
🐛 33.128s    [phytium_mci::regs:88] Writing 0x1 to register 0x24
🐛 33.136s    [phytium_mci::regs:80] Reading register 0x94
🐛 33.143s    [phytium_mci::regs:88] Writing 0x0 to register 0x94
🐛 33.151s    [phytium_mci::regs:88] Writing 0x1 to register 0x18
💡 33.159s    [phytium_mci::mci_host::mci_sdif::sdif_device:230] Set bus width to 4 bit
🐛 33.169s    [phytium_mci::mci::mci_dma:235] Starting DMA transfer for command: 16
🐛 33.178s    [phytium_mci::mci::mci_dma:236] Command argument: 0x200
🐛 33.187s    [phytium_mci::regs:80] Reading register 0x50
🐛 33.194s    [phytium_mci::regs:80] Reading register 0x48
🐛 33.201s    [phytium_mci::regs:80] Reading register 0x48
🐛 33.208s    [phytium_mci::regs:88] Writing 0x1fffe to register 0x44
🐛 33.217s    [phytium_mci::regs:80] Reading register 0x0
🐛 33.224s    [phytium_mci::regs:88] Writing 0x2000016 to register 0x0
🐛 33.232s    [phytium_mci::regs:80] Reading register 0x0
🐛 33.239s    [phytium_mci::regs:80] Reading register 0x48
🐛 33.247s    [phytium_mci::regs:88] Writing 0x0 to register 0x28
🐛 33.255s    [phytium_mci::regs:88] Writing 0x80200000 to register 0x2c
🐛 33.263s    [phytium_mci::regs:80] Reading register 0x2c
🐛 33.270s    [phytium_mci::regs:80] Reading register 0x48
🐛 33.278s    [phytium_mci::regs:88] Writing 0x0 to register 0x28
🐛 33.286s    [phytium_mci::regs:88] Writing 0x80200000 to register 0x2c
🐛 33.294s    [phytium_mci::regs:80] Reading register 0x2c
🐛 33.301s    [phytium_mci::regs:80] Reading register 0x48
🐛 33.309s    [phytium_mci::regs:80] Reading register 0x0
🐛 33.316s    [phytium_mci::regs:88] Writing 0x2000010 to register 0x0
🐛 33.324s    [phytium_mci::regs:80] Reading register 0x80
🐛 33.332s    [phytium_mci::regs:88] Writing 0x280 to register 0x80
🐛 33.340s    [phytium_mci::mci::mci_cmd:79] ============[CMD-16]@0xfffffeffa8000000 begin ============
🐛 33.351s    [phytium_mci::mci::mci_cmd:91]     cmd: 0x20000150
🐛 33.359s    [phytium_mci::mci::mci_cmd:92]     arg: 0x200
🐛 33.366s    [phytium_mci::regs:80] Reading register 0x24
🐛 33.373s    [phytium_mci::regs:88] Writing 0x5447 to register 0x24
🐛 33.381s    [phytium_mci::regs:80] Reading register 0x48
🐛 33.389s    [phytium_mci::regs:88] Writing 0x200 to register 0x28
🐛 33.397s    [phytium_mci::regs:88] Writing 0xa0000150 to register 0x2c
🐛 33.405s    [phytium_mci::regs:80] Reading register 0x2c
🐛 33.413s    [phytium_mci::regs:80] Reading register 0x44
🐛 33.420s    [phytium_mci::mci::mci_dma:306] Polling dma end, reg_val = 0x4
🐛 33.429s    [phytium_mci::mci::mci_dma:307] Current delay: 50000 wait_bits: 4, reg_val: 4
🐛 33.439s    [phytium_mci::mci::mci_dma:308] result: true
🐛 33.446s    [phytium_mci::regs:80] Reading register 0x44
🐛 33.453s    [phytium_mci::regs:88] Writing 0x4 to register 0x44
💡 33.461s    [phytium_mci::mci_host::mci_sdif::sdif_device:454] Transfer cmd: 0x10, arg: 0x200, flag: 0xMCICmdFlag(EXP_RESP | NEED_RESP_CRC), response: 0x[0, 0, 0, 0]
🐛 33.478s    [phytium_mci::regs:80] Reading register 0x30
🐛 33.485s    [phytium_mci::mci::mci_cmd:140]     resp: 0x900
🐛 33.493s    [phytium_mci::mci::mci_cmd:145] ============[CMD-16]@0xfffffeffa8000000 end ============
🐛 33.504s    [phytium_mci::regs:80] Reading register 0x24
🐛 33.511s    [phytium_mci::regs:88] Writing 0x1 to register 0x24
🐛 33.519s    [phytium_mci::regs:80] Reading register 0x94
🐛 33.526s    [phytium_mci::regs:88] Writing 0x0 to register 0x94
⚠️ 33.534s    [phytium_mci::mci_host::sd:767] card version is 4
⚠️ 33.542s    [phytium_mci::mci_host::sd:768] card_command_classes is 10110110101
🐛 33.551s    [phytium_mci::mci_host::mci_sdif::sdif_device:403] buf PA: 0xfb7f2800, blksz: 64, datalen: 64
🐛 33.563s    [phytium_mci::mci::mci_dma:235] Starting DMA transfer for command: 6
🐛 33.572s    [phytium_mci::mci::mci_dma:236] Command argument: 0xfffff1
🐛 33.581s    [phytium_mci::regs:80] Reading register 0x50
🐛 33.588s    [phytium_mci::regs:80] Reading register 0x48
🐛 33.596s    [phytium_mci::regs:80] Reading register 0x48
🐛 33.603s    [phytium_mci::regs:88] Writing 0x1fffe to register 0x44
🐛 33.611s    [phytium_mci::regs:80] Reading register 0x0
🐛 33.618s    [phytium_mci::regs:88] Writing 0x2000016 to register 0x0
🐛 33.627s    [phytium_mci::regs:80] Reading register 0x0
🐛 33.634s    [phytium_mci::regs:80] Reading register 0x48
🐛 33.641s    [phytium_mci::regs:88] Writing 0x0 to register 0x28
🐛 33.649s    [phytium_mci::regs:88] Writing 0x80200000 to register 0x2c
🐛 33.657s    [phytium_mci::regs:80] Reading register 0x2c
🐛 33.665s    [phytium_mci::regs:80] Reading register 0x48
🐛 33.672s    [phytium_mci::regs:88] Writing 0x0 to register 0x28
🐛 33.680s    [phytium_mci::regs:88] Writing 0x80200000 to register 0x2c
🐛 33.688s    [phytium_mci::regs:80] Reading register 0x2c
🐛 33.696s    [phytium_mci::regs:80] Reading register 0x48
🐛 33.703s    [phytium_mci::regs:80] Reading register 0x0
🐛 33.710s    [phytium_mci::regs:88] Writing 0x2000010 to register 0x0
🐛 33.719s    [phytium_mci::regs:80] Reading register 0x80
🐛 33.726s    [phytium_mci::regs:88] Writing 0x280 to register 0x80
🐛 33.734s    [phytium_mci::regs:80] Reading register 0x24
🐛 33.741s    [phytium_mci::regs:88] Writing 0x2289 to register 0x24
🐛 33.749s    [phytium_mci::regs:80] Reading register 0x94
🐛 33.757s    [phytium_mci::regs:88] Writing 0x314 to register 0x94
🐛 33.765s    [phytium_mci::mci::mci_dma:104] DMA transfer 0xfb7f2800 use 1 desc, total 1024 available
🐛 33.776s    [phytium_mci::mci::mci_dma:53] 1 dma desc in use!
🐛 33.784s    [phytium_mci::mci::mci_dma:58] descriptor no 0 @0xffffff0000147400
🐛 33.793s    [phytium_mci::mci::mci_dma:59]    attribute: 0x8000003c
🐛 33.801s    [phytium_mci::mci::mci_dma:60]    non1: 0x0
🐛 33.808s    [phytium_mci::mci::mci_dma:61]    len: 0x40
🐛 33.815s    [phytium_mci::mci::mci_dma:62]    non2: 0x0
🐛 33.822s    [phytium_mci::mci::mci_dma:63]    addr_lo: 0xfb7f2800
🐛 33.830s    [phytium_mci::mci::mci_dma:64]    addr_hi: 0x0
🐛 33.837s    [phytium_mci::mci::mci_dma:65]    desc_lo: 0x0
🐛 33.844s    [phytium_mci::mci::mci_dma:66]    desc_hi: 0x0
🐛 33.852s    [phytium_mci::mci::mci_dma:70] dump ok
🐛 33.859s    [phytium_mci::mci::mci_dma:194] set dma desc ok
💡 33.866s    [phytium_mci::mci::mci_dma:215] Descriptor@0xffffff0000147400, trans bytes: 64, block size: 64
💡 33.878s    [phytium_mci::mci::mci_dma:222] first_desc_dma: 80147400
🐛 33.886s    [phytium_mci::regs:88] Writing 0x0 to register 0x8c
🐛 33.894s    [phytium_mci::regs:88] Writing 0x80147400 to register 0x88
🐛 33.902s    [phytium_mci::regs:88] Writing 0x40 to register 0x20
🐛 33.910s    [phytium_mci::regs:88] Writing 0x40 to register 0x1c
🐛 33.918s    [phytium_mci::mci::mci_cmd:79] ============[CMD-6]@0xfffffeffa8000000 begin ============
🐛 33.929s    [phytium_mci::mci::mci_cmd:91]     cmd: 0x20000346
🐛 33.937s    [phytium_mci::mci::mci_cmd:92]     arg: 0xfffff1
🐛 33.945s    [phytium_mci::regs:80] Reading register 0x24
🐛 33.952s    [phytium_mci::regs:88] Writing 0x76cf to register 0x24
🐛 33.960s    [phytium_mci::regs:80] Reading register 0x48
🐛 33.967s    [phytium_mci::regs:88] Writing 0xfffff1 to register 0x28
🐛 33.976s    [phytium_mci::regs:88] Writing 0xa0000346 to register 0x2c
🐛 33.984s    [phytium_mci::regs:80] Reading register 0x2c
🐛 33.991s    [phytium_mci::regs:80] Reading register 0x44
🐛 33.999s    [phytium_mci::mci::mci_dma:306] Polling dma end, reg_val = 0x2c
🐛 34.008s    [phytium_mci::mci::mci_dma:307] Current delay: 50000 wait_bits: 12, reg_val: 44
🐛 34.018s    [phytium_mci::mci::mci_dma:308] result: true
🐛 34.025s    [phytium_mci::regs:80] Reading register 0x44
🐛 34.033s    [phytium_mci::regs:88] Writing 0x2c to register 0x44
💡 34.041s    [phytium_mci::mci_host::mci_sdif::sdif_device:454] Transfer cmd: 0x6, arg: 0xfffff1, flag: 0xMCICmdFlag(EXP_RESP | NEED_RESP_CRC | EXP_DATA | READ_DATA), response: 0x[0, 0, 0, 0]
🐛 34.059s    [phytium_mci::regs:80] Reading register 0x30
🐛 34.067s    [phytium_mci::mci::mci_cmd:140]     resp: 0x900
🐛 34.074s    [phytium_mci::mci::mci_cmd:145] ============[CMD-6]@0xfffffeffa8000000 end ============
🐛 34.085s    [phytium_mci::regs:80] Reading register 0x24
🐛 34.093s    [phytium_mci::regs:88] Writing 0x1 to register 0x24
🐛 34.100s    [phytium_mci::regs:80] Reading register 0x94
🐛 34.108s    [phytium_mci::regs:88] Writing 0x0 to register 0x94
💥 34.116s    [phytium_mci::mci_host::mci_sdif::sdif_device:478] Transfer data size: [180c800, 1800180, 1c00180, 380, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
💡 34.143s    [phytium_mci::mci_host::sd:814] func_group_info: [8003, c001, 8001, 8001, 8001, 8001], current_func_status: 1
🐛 34.156s    [phytium_mci::mci_host::mci_sdif::sdif_device:403] buf PA: 0xfb7f2800, blksz: 64, datalen: 64
🐛 34.168s    [phytium_mci::mci::mci_dma:235] Starting DMA transfer for command: 6
🐛 34.177s    [phytium_mci::mci::mci_dma:236] Command argument: 0x80fffff1
🐛 34.186s    [phytium_mci::regs:80] Reading register 0x50
🐛 34.193s    [phytium_mci::regs:80] Reading register 0x48
🐛 34.200s    [phytium_mci::regs:80] Reading register 0x48
🐛 34.208s    [phytium_mci::regs:88] Writing 0x1fffe to register 0x44
🐛 34.216s    [phytium_mci::regs:80] Reading register 0x0
🐛 34.223s    [phytium_mci::regs:88] Writing 0x2000016 to register 0x0
🐛 34.231s    [phytium_mci::regs:80] Reading register 0x0
🐛 34.239s    [phytium_mci::regs:80] Reading register 0x48
🐛 34.246s    [phytium_mci::regs:88] Writing 0x0 to register 0x28
🐛 34.254s    [phytium_mci::regs:88] Writing 0x80200000 to register 0x2c
🐛 34.262s    [phytium_mci::regs:80] Reading register 0x2c
🐛 34.270s    [phytium_mci::regs:80] Reading register 0x48
🐛 34.277s    [phytium_mci::regs:88] Writing 0x0 to register 0x28
🐛 34.285s    [phytium_mci::regs:88] Writing 0x80200000 to register 0x2c
🐛 34.293s    [phytium_mci::regs:80] Reading register 0x2c
🐛 34.301s    [phytium_mci::regs:80] Reading register 0x48
🐛 34.308s    [phytium_mci::regs:80] Reading register 0x0
🐛 34.315s    [phytium_mci::regs:88] Writing 0x2000010 to register 0x0
🐛 34.323s    [phytium_mci::regs:80] Reading register 0x80
🐛 34.331s    [phytium_mci::regs:88] Writing 0x280 to register 0x80
🐛 34.339s    [phytium_mci::regs:80] Reading register 0x24
🐛 34.346s    [phytium_mci::regs:88] Writing 0x2289 to register 0x24
🐛 34.354s    [phytium_mci::regs:80] Reading register 0x94
🐛 34.362s    [phytium_mci::regs:88] Writing 0x314 to register 0x94
🐛 34.370s    [phytium_mci::mci::mci_dma:104] DMA transfer 0xfb7f2800 use 1 desc, total 1024 available
🐛 34.381s    [phytium_mci::mci::mci_dma:53] 1 dma desc in use!
🐛 34.388s    [phytium_mci::mci::mci_dma:58] descriptor no 0 @0xffffff0000147400
🐛 34.398s    [phytium_mci::mci::mci_dma:59]    attribute: 0x8000003c
🐛 34.406s    [phytium_mci::mci::mci_dma:60]    non1: 0x0
🐛 34.413s    [phytium_mci::mci::mci_dma:61]    len: 0x40
🐛 34.420s    [phytium_mci::mci::mci_dma:62]    non2: 0x0
🐛 34.427s    [phytium_mci::mci::mci_dma:63]    addr_lo: 0xfb7f2800
🐛 34.435s    [phytium_mci::mci::mci_dma:64]    addr_hi: 0x0
🐛 34.442s    [phytium_mci::mci::mci_dma:65]    desc_lo: 0x0
🐛 34.449s    [phytium_mci::mci::mci_dma:66]    desc_hi: 0x0
🐛 34.457s    [phytium_mci::mci::mci_dma:70] dump ok
🐛 34.463s    [phytium_mci::mci::mci_dma:194] set dma desc ok
💡 34.471s    [phytium_mci::mci::mci_dma:215] Descriptor@0xffffff0000147400, trans bytes: 64, block size: 64
💡 34.482s    [phytium_mci::mci::mci_dma:222] first_desc_dma: 80147400
🐛 34.490s    [phytium_mci::regs:88] Writing 0x0 to register 0x8c
🐛 34.498s    [phytium_mci::regs:88] Writing 0x80147400 to register 0x88
🐛 34.507s    [phytium_mci::regs:88] Writing 0x40 to register 0x20
🐛 34.515s    [phytium_mci::regs:88] Writing 0x40 to register 0x1c
🐛 34.523s    [phytium_mci::mci::mci_cmd:79] ============[CMD-6]@0xfffffeffa8000000 begin ============
🐛 34.534s    [phytium_mci::mci::mci_cmd:91]     cmd: 0x20000346
🐛 34.542s    [phytium_mci::mci::mci_cmd:92]     arg: 0x80fffff1
🐛 34.550s    [phytium_mci::regs:80] Reading register 0x24
🐛 34.557s    [phytium_mci::regs:88] Writing 0x76cf to register 0x24
🐛 34.565s    [phytium_mci::regs:80] Reading register 0x48
🐛 34.572s    [phytium_mci::regs:88] Writing 0x80fffff1 to register 0x28
🐛 34.581s    [phytium_mci::regs:88] Writing 0xa0000346 to register 0x2c
🐛 34.589s    [phytium_mci::regs:80] Reading register 0x2c
🐛 34.597s    [phytium_mci::regs:80] Reading register 0x44
🐛 34.604s    [phytium_mci::mci::mci_dma:306] Polling dma end, reg_val = 0x2c
🐛 34.613s    [phytium_mci::mci::mci_dma:307] Current delay: 50000 wait_bits: 12, reg_val: 44
🐛 34.623s    [phytium_mci::mci::mci_dma:308] result: true
🐛 34.631s    [phytium_mci::regs:80] Reading register 0x44
🐛 34.638s    [phytium_mci::regs:88] Writing 0x2c to register 0x44
💡 34.646s    [phytium_mci::mci_host::mci_sdif::sdif_device:454] Transfer cmd: 0x6, arg: 0x80fffff1, flag: 0xMCICmdFlag(EXP_RESP | NEED_RESP_CRC | EXP_DATA | READ_DATA), response: 0x[0, 0, 0, 0]
🐛 34.665s    [phytium_mci::regs:80] Reading register 0x30
🐛 34.672s    [phytium_mci::mci::mci_cmd:140]     resp: 0x900
🐛 34.680s    [phytium_mci::mci::mci_cmd:145] ============[CMD-6]@0xfffffeffa8000000 end ============
🐛 34.691s    [phytium_mci::regs:80] Reading register 0x24
🐛 34.698s    [phytium_mci::regs:88] Writing 0x1 to register 0x24
🐛 34.706s    [phytium_mci::regs:80] Reading register 0x94
🐛 34.713s    [phytium_mci::regs:88] Writing 0x0 to register 0x94
💥 34.721s    [phytium_mci::mci_host::mci_sdif::sdif_device:478] Transfer data size: [180c800, 1800180, 1c00180, 380, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
🐛 34.749s    [phytium_mci::regs:80] Reading register 0x2c
💡 34.756s    [phytium_mci::mci:167] Set clk as 50000000
🐛 34.763s    [phytium_mci::regs:88] Writing 0x0 to register 0x108
🐛 34.771s    [phytium_mci::regs:88] Writing 0x502 to register 0x108
🐛 34.779s    [phytium_mci::regs:80] Reading register 0x58
🐛 34.786s    [phytium_mci::regs:80] Reading register 0x10
🐛 34.794s    [phytium_mci::regs:88] Writing 0x0 to register 0x10
🐛 34.802s    [phytium_mci::regs:80] Reading register 0x48
🐛 34.809s    [phytium_mci::regs:88] Writing 0x0 to register 0x28
🐛 34.817s    [phytium_mci::regs:88] Writing 0x80200000 to register 0x2c
🐛 34.825s    [phytium_mci::regs:80] Reading register 0x2c
🐛 34.833s    [phytium_mci::regs:88] Writing 0x30204 to register 0x8
🐛 34.841s    [phytium_mci::regs:88] Writing 0x0 to register 0x110
🐛 34.849s    [phytium_mci::regs:80] Reading register 0x108
🐛 34.856s    [phytium_mci::regs:80] Reading register 0x8
🐛 34.863s    [phytium_mci::regs:80] Reading register 0x110
💡 34.871s    [phytium_mci::mci:198] clk_src: 0x502 clk_div: 0x30204, shift: 0x0
🐛 34.880s    [phytium_mci::regs:80] Reading register 0x10
🐛 34.887s    [phytium_mci::regs:88] Writing 0x1 to register 0x10
🐛 34.895s    [phytium_mci::regs:80] Reading register 0x48
🐛 34.902s    [phytium_mci::regs:88] Writing 0x0 to register 0x28
🐛 34.910s    [phytium_mci::regs:88] Writing 0x80200000 to register 0x2c
🐛 34.919s    [phytium_mci::regs:80] Reading register 0x2c
💡 34.926s    [phytium_mci::mci_host::mci_sdif::sdif_device:288] BUS CLOCK: 50000000
💡 34.935s    [phytium_mci::mci_host::sd:1928] Card Name: SD64G
💡 34.943s    [phytium_mci::mci_host::sd:1941] Card Version: 3.0
💡 34.950s    [phytium_mci::mci_host::sd:1946]  SDHC
💡 34.957s    [phytium_mci::mci_host::sd:1950]  SDXC
💡 34.964s    [phytium_mci::mci_host::sd:1953]

💡 34.970s    [phytium_mci::mci_host::sd:1955]   Size: 59 GB

💡 34.978s    [phytium_mci::mci_host::sd:1961]   Bus-Speed: 50 MHz

💡 34.986s    [phytium_mci::mci_host::sd:1973]   Voltage: 3.3v

💡 34.993s    [phytium_mci::mci_host::sd:1996]   Timing: High-Speed

💡 35.001s    [phytium_mci::mci_host::sd:2014]   Max. Current: 200mA

💡 35.009s    [phytium_mci::mci_host::sd:2032]   Drv. Type: B

💡 35.017s    [phytium_mci::mci_host::sd:234] SD init finished, error = Ok(())
🐛 35.026s    [phytium_mci::mci_host::sd:931] write block(s) one time, relative addr(u32) from 0 - 128, block count 1
🐛 35.038s    [phytium_mci::regs:80] Reading register 0x48
🐛 35.046s    [phytium_mci::mci::mci_dma:235] Starting DMA transfer for command: 13
🐛 35.055s    [phytium_mci::mci::mci_dma:236] Command argument: 0xaaaa0000
🐛 35.064s    [phytium_mci::regs:80] Reading register 0x50
🐛 35.071s    [phytium_mci::regs:80] Reading register 0x48
🐛 35.078s    [phytium_mci::regs:80] Reading register 0x48
🐛 35.086s    [phytium_mci::regs:88] Writing 0x1fffe to register 0x44
🐛 35.094s    [phytium_mci::regs:80] Reading register 0x0
🐛 35.101s    [phytium_mci::regs:88] Writing 0x2000016 to register 0x0
🐛 35.109s    [phytium_mci::regs:80] Reading register 0x0
🐛 35.117s    [phytium_mci::regs:80] Reading register 0x48
🐛 35.124s    [phytium_mci::regs:88] Writing 0x0 to register 0x28
🐛 35.132s    [phytium_mci::regs:88] Writing 0x80200000 to register 0x2c
🐛 35.140s    [phytium_mci::regs:80] Reading register 0x2c
🐛 35.148s    [phytium_mci::regs:80] Reading register 0x48
🐛 35.155s    [phytium_mci::regs:88] Writing 0x0 to register 0x28
🐛 35.163s    [phytium_mci::regs:88] Writing 0x80200000 to register 0x2c
🐛 35.171s    [phytium_mci::regs:80] Reading register 0x2c
🐛 35.179s    [phytium_mci::regs:80] Reading register 0x48
🐛 35.186s    [phytium_mci::regs:80] Reading register 0x0
🐛 35.193s    [phytium_mci::regs:88] Writing 0x2000010 to register 0x0
🐛 35.201s    [phytium_mci::regs:80] Reading register 0x80
🐛 35.209s    [phytium_mci::regs:88] Writing 0x280 to register 0x80
🐛 35.217s    [phytium_mci::mci::mci_cmd:79] ============[CMD-13]@0xfffffeffa8000000 begin ============
🐛 35.228s    [phytium_mci::mci::mci_cmd:91]     cmd: 0x2000014d
🐛 35.236s    [phytium_mci::mci::mci_cmd:92]     arg: 0xaaaa0000
🐛 35.244s    [phytium_mci::regs:80] Reading register 0x24
🐛 35.251s    [phytium_mci::regs:88] Writing 0x5447 to register 0x24
🐛 35.259s    [phytium_mci::regs:80] Reading register 0x48
🐛 35.266s    [phytium_mci::regs:88] Writing 0xaaaa0000 to register 0x28
🐛 35.275s    [phytium_mci::regs:88] Writing 0xa000014d to register 0x2c
🐛 35.283s    [phytium_mci::regs:80] Reading register 0x2c
🐛 35.291s    [phytium_mci::regs:80] Reading register 0x44
🐛 35.298s    [phytium_mci::mci::mci_dma:306] Polling dma end, reg_val = 0x4
🐛 35.307s    [phytium_mci::mci::mci_dma:307] Current delay: 50000 wait_bits: 4, reg_val: 4
🐛 35.317s    [phytium_mci::mci::mci_dma:308] result: true
🐛 35.324s    [phytium_mci::regs:80] Reading register 0x44
🐛 35.332s    [phytium_mci::regs:88] Writing 0x4 to register 0x44
💡 35.339s    [phytium_mci::mci_host::mci_sdif::sdif_device:454] Transfer cmd: 0xd, arg: 0xaaaa0000, flag: 0xMCICmdFlag(EXP_RESP | NEED_RESP_CRC), response: 0x[0, 0, 0, 0]
🐛 35.356s    [phytium_mci::regs:80] Reading register 0x30
🐛 35.364s    [phytium_mci::mci::mci_cmd:140]     resp: 0x900
🐛 35.371s    [phytium_mci::mci::mci_cmd:145] ============[CMD-13]@0xfffffeffa8000000 end ============
🐛 35.382s    [phytium_mci::regs:80] Reading register 0x24
🐛 35.390s    [phytium_mci::regs:88] Writing 0x1 to register 0x24
🐛 35.397s    [phytium_mci::regs:80] Reading register 0x94
🐛 35.405s    [phytium_mci::regs:88] Writing 0x0 to register 0x94
🐛 35.413s    [phytium_mci::mci_host::mci_sdif::sdif_device:403] buf PA: 0xfb7f2a00, blksz: 512, datalen: 512
🐛 35.424s    [phytium_mci::mci::mci_dma:235] Starting DMA transfer for command: 24
🐛 35.434s    [phytium_mci::mci::mci_dma:236] Command argument: 0x20000
🐛 35.442s    [phytium_mci::regs:80] Reading register 0x50
🐛 35.450s    [phytium_mci::regs:80] Reading register 0x48
🐛 35.457s    [phytium_mci::regs:80] Reading register 0x48
🐛 35.464s    [phytium_mci::regs:88] Writing 0x1fffe to register 0x44
🐛 35.472s    [phytium_mci::regs:80] Reading register 0x0
🐛 35.480s    [phytium_mci::regs:88] Writing 0x2000016 to register 0x0
🐛 35.488s    [phytium_mci::regs:80] Reading register 0x0
🐛 35.495s    [phytium_mci::regs:80] Reading register 0x48
🐛 35.502s    [phytium_mci::regs:88] Writing 0x0 to register 0x28
🐛 35.510s    [phytium_mci::regs:88] Writing 0x80200000 to register 0x2c
🐛 35.519s    [phytium_mci::regs:80] Reading register 0x2c
🐛 35.526s    [phytium_mci::regs:80] Reading register 0x48
🐛 35.533s    [phytium_mci::regs:88] Writing 0x0 to register 0x28
🐛 35.541s    [phytium_mci::regs:88] Writing 0x80200000 to register 0x2c
🐛 35.550s    [phytium_mci::regs:80] Reading register 0x2c
🐛 35.557s    [phytium_mci::regs:80] Reading register 0x48
🐛 35.564s    [phytium_mci::regs:80] Reading register 0x0
🐛 35.572s    [phytium_mci::regs:88] Writing 0x2000010 to register 0x0
🐛 35.580s    [phytium_mci::regs:80] Reading register 0x80
🐛 35.587s    [phytium_mci::regs:88] Writing 0x280 to register 0x80
🐛 35.595s    [phytium_mci::regs:80] Reading register 0x24
🐛 35.603s    [phytium_mci::regs:88] Writing 0x2289 to register 0x24
🐛 35.611s    [phytium_mci::regs:80] Reading register 0x94
🐛 35.618s    [phytium_mci::regs:88] Writing 0x314 to register 0x94
🐛 35.626s    [phytium_mci::mci::mci_dma:104] DMA transfer 0xfb7f2a00 use 1 desc, total 1024 available
🐛 35.637s    [phytium_mci::mci::mci_dma:53] 1 dma desc in use!
🐛 35.645s    [phytium_mci::mci::mci_dma:58] descriptor no 0 @0xffffff0000147400
🐛 35.654s    [phytium_mci::mci::mci_dma:59]    attribute: 0x8000003c
🐛 35.662s    [phytium_mci::mci::mci_dma:60]    non1: 0x0
🐛 35.669s    [phytium_mci::mci::mci_dma:61]    len: 0x200
🐛 35.676s    [phytium_mci::mci::mci_dma:62]    non2: 0x0
🐛 35.683s    [phytium_mci::mci::mci_dma:63]    addr_lo: 0xfb7f2a00
🐛 35.691s    [phytium_mci::mci::mci_dma:64]    addr_hi: 0x0
🐛 35.699s    [phytium_mci::mci::mci_dma:65]    desc_lo: 0x0
🐛 35.706s    [phytium_mci::mci::mci_dma:66]    desc_hi: 0x0
🐛 35.713s    [phytium_mci::mci::mci_dma:70] dump ok
🐛 35.720s    [phytium_mci::mci::mci_dma:194] set dma desc ok
💡 35.727s    [phytium_mci::mci::mci_dma:215] Descriptor@0xffffff0000147400, trans bytes: 512, block size: 512
💡 35.739s    [phytium_mci::mci::mci_dma:222] first_desc_dma: 80147400
🐛 35.747s    [phytium_mci::regs:88] Writing 0x0 to register 0x8c
🐛 35.755s    [phytium_mci::regs:88] Writing 0x80147400 to register 0x88
🐛 35.764s    [phytium_mci::regs:88] Writing 0x200 to register 0x20
🐛 35.772s    [phytium_mci::regs:88] Writing 0x200 to register 0x1c
🐛 35.780s    [phytium_mci::mci::mci_cmd:79] ============[CMD-24]@0xfffffeffa8000000 begin ============
🐛 35.791s    [phytium_mci::mci::mci_cmd:91]     cmd: 0x20000758
🐛 35.799s    [phytium_mci::mci::mci_cmd:92]     arg: 0x20000
🐛 35.806s    [phytium_mci::regs:80] Reading register 0x24
🐛 35.814s    [phytium_mci::regs:88] Writing 0x76cf to register 0x24
🐛 35.822s    [phytium_mci::regs:80] Reading register 0x48
🐛 35.829s    [phytium_mci::regs:88] Writing 0x20000 to register 0x28
🐛 35.837s    [phytium_mci::regs:88] Writing 0xa0000758 to register 0x2c
🐛 35.846s    [phytium_mci::regs:80] Reading register 0x2c
🐛 35.853s    [phytium_mci::regs:80] Reading register 0x44
🐛 35.860s    [phytium_mci::mci::mci_dma:306] Polling dma end, reg_val = 0x1c
🐛 35.869s    [phytium_mci::mci::mci_dma:307] Current delay: 50000 wait_bits: 12, reg_val: 28
🐛 35.880s    [phytium_mci::mci::mci_dma:308] result: true
🐛 35.887s    [phytium_mci::regs:80] Reading register 0x44
🐛 35.894s    [phytium_mci::regs:88] Writing 0x1c to register 0x44
💡 35.902s    [phytium_mci::mci_host::mci_sdif::sdif_device:454] Transfer cmd: 0x18, arg: 0x20000, flag: 0xMCICmdFlag(EXP_RESP | NEED_RESP_CRC | EXP_DATA | WRITE_DATA), response: 0x[0, 0, 0, 0]
🐛 35.921s    [phytium_mci::regs:80] Reading register 0x30
🐛 35.928s    [phytium_mci::mci::mci_cmd:140]     resp: 0x900
🐛 35.936s    [phytium_mci::mci::mci_cmd:145] ============[CMD-24]@0xfffffeffa8000000 end ============
🐛 35.947s    [phytium_mci::regs:80] Reading register 0x24
🐛 35.954s    [phytium_mci::regs:88] Writing 0x1 to register 0x24
🐛 35.962s    [phytium_mci::regs:80] Reading register 0x94
🐛 35.970s    [phytium_mci::regs:88] Writing 0x0 to register 0x94
💥 35.977s    [phytium_mci::mci_host::mci_sdif::sdif_device:478] Transfer data size: [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, a, b, c, d, e, f, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 1a, 1b, 1c, 1d, 1e, 1f, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 2a, 2b, 2c, 2d, 2e, 2f, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 3a, 3b, 3c, 3d, 3e, 3f, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 4a, 4b, 4c, 4d, 4e, 4f, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 5a, 5b, 5c, 5d, 5e, 5f, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 6a, 6b, 6c, 6d, 6e, 6f, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 7a, 7b, 7c, 7d, 7e, 7f]
🐛 36.030s    [phytium_mci::regs:80] Reading register 0x48
🐛 36.037s    [phytium_mci::mci::mci_dma:235] Starting DMA transfer for command: 13
🐛 36.047s    [phytium_mci::mci::mci_dma:236] Command argument: 0xaaaa0000
🐛 36.055s    [phytium_mci::regs:80] Reading register 0x50
🐛 36.063s    [phytium_mci::regs:80] Reading register 0x48
🐛 36.070s    [phytium_mci::regs:80] Reading register 0x48
🐛 36.077s    [phytium_mci::regs:88] Writing 0x1fffe to register 0x44
🐛 36.085s    [phytium_mci::regs:80] Reading register 0x0
🐛 36.093s    [phytium_mci::regs:88] Writing 0x2000016 to register 0x0
🐛 36.101s    [phytium_mci::regs:80] Reading register 0x0
🐛 36.108s    [phytium_mci::regs:80] Reading register 0x48
🐛 36.115s    [phytium_mci::regs:88] Writing 0x0 to register 0x28
🐛 36.123s    [phytium_mci::regs:88] Writing 0x80200000 to register 0x2c
🐛 36.132s    [phytium_mci::regs:80] Reading register 0x2c
🐛 36.139s    [phytium_mci::regs:80] Reading register 0x48
🐛 36.146s    [phytium_mci::regs:88] Writing 0x0 to register 0x28
🐛 36.154s    [phytium_mci::regs:88] Writing 0x80200000 to register 0x2c
🐛 36.163s    [phytium_mci::regs:80] Reading register 0x2c
🐛 36.170s    [phytium_mci::regs:80] Reading register 0x48
🐛 36.177s    [phytium_mci::regs:80] Reading register 0x0
🐛 36.185s    [phytium_mci::regs:88] Writing 0x2000010 to register 0x0
🐛 36.193s    [phytium_mci::regs:80] Reading register 0x80
🐛 36.200s    [phytium_mci::regs:88] Writing 0x280 to register 0x80
🐛 36.208s    [phytium_mci::mci::mci_cmd:79] ============[CMD-13]@0xfffffeffa8000000 begin ============
🐛 36.220s    [phytium_mci::mci::mci_cmd:91]     cmd: 0x2000014d
🐛 36.227s    [phytium_mci::mci::mci_cmd:92]     arg: 0xaaaa0000
🐛 36.235s    [phytium_mci::regs:80] Reading register 0x24
🐛 36.242s    [phytium_mci::regs:88] Writing 0x5447 to register 0x24
🐛 36.251s    [phytium_mci::regs:80] Reading register 0x48
🐛 36.258s    [phytium_mci::regs:88] Writing 0xaaaa0000 to register 0x28
🐛 36.266s    [phytium_mci::regs:88] Writing 0xa000014d to register 0x2c
🐛 36.275s    [phytium_mci::regs:80] Reading register 0x2c
🐛 36.282s    [phytium_mci::regs:80] Reading register 0x44
🐛 36.290s    [phytium_mci::mci::mci_dma:306] Polling dma end, reg_val = 0x4
🐛 36.298s    [phytium_mci::mci::mci_dma:307] Current delay: 50000 wait_bits: 4, reg_val: 4
🐛 36.309s    [phytium_mci::mci::mci_dma:308] result: true
🐛 36.316s    [phytium_mci::regs:80] Reading register 0x44
🐛 36.323s    [phytium_mci::regs:88] Writing 0x4 to register 0x44
💡 36.331s    [phytium_mci::mci_host::mci_sdif::sdif_device:454] Transfer cmd: 0xd, arg: 0xaaaa0000, flag: 0xMCICmdFlag(EXP_RESP | NEED_RESP_CRC), response: 0x[0, 0, 0, 0]
🐛 36.348s    [phytium_mci::regs:80] Reading register 0x30
🐛 36.355s    [phytium_mci::mci::mci_cmd:140]     resp: 0x900
🐛 36.363s    [phytium_mci::mci::mci_cmd:145] ============[CMD-13]@0xfffffeffa8000000 end ============
🐛 36.374s    [phytium_mci::regs:80] Reading register 0x24
🐛 36.381s    [phytium_mci::regs:88] Writing 0x1 to register 0x24
🐛 36.389s    [phytium_mci::regs:80] Reading register 0x94
🐛 36.396s    [phytium_mci::regs:88] Writing 0x0 to register 0x94
🐛 36.404s    [phytium_mci::mci::mci_dma:235] Starting DMA transfer for command: 55
🐛 36.414s    [phytium_mci::mci::mci_dma:236] Command argument: 0xaaaa0000
🐛 36.422s    [phytium_mci::regs:80] Reading register 0x50
🐛 36.430s    [phytium_mci::regs:80] Reading register 0x48
🐛 36.437s    [phytium_mci::regs:80] Reading register 0x48
🐛 36.444s    [phytium_mci::regs:88] Writing 0x1fffe to register 0x44
🐛 36.453s    [phytium_mci::regs:80] Reading register 0x0
🐛 36.460s    [phytium_mci::regs:88] Writing 0x2000016 to register 0x0
🐛 36.468s    [phytium_mci::regs:80] Reading register 0x0
🐛 36.475s    [phytium_mci::regs:80] Reading register 0x48
🐛 36.483s    [phytium_mci::regs:88] Writing 0x0 to register 0x28
🐛 36.490s    [phytium_mci::regs:88] Writing 0x80200000 to register 0x2c
🐛 36.499s    [phytium_mci::regs:80] Reading register 0x2c
🐛 36.506s    [phytium_mci::regs:80] Reading register 0x48
🐛 36.514s    [phytium_mci::regs:88] Writing 0x0 to register 0x28
🐛 36.521s    [phytium_mci::regs:88] Writing 0x80200000 to register 0x2c
🐛 36.530s    [phytium_mci::regs:80] Reading register 0x2c
🐛 36.537s    [phytium_mci::regs:80] Reading register 0x48
🐛 36.545s    [phytium_mci::regs:80] Reading register 0x0
🐛 36.552s    [phytium_mci::regs:88] Writing 0x2000010 to register 0x0
🐛 36.560s    [phytium_mci::regs:80] Reading register 0x80
🐛 36.567s    [phytium_mci::regs:88] Writing 0x280 to register 0x80
🐛 36.575s    [phytium_mci::mci::mci_cmd:79] ============[CMD-55]@0xfffffeffa8000000 begin ============
🐛 36.587s    [phytium_mci::mci::mci_cmd:91]     cmd: 0x20000177
🐛 36.594s    [phytium_mci::mci::mci_cmd:92]     arg: 0xaaaa0000
🐛 36.602s    [phytium_mci::regs:80] Reading register 0x24
🐛 36.610s    [phytium_mci::regs:88] Writing 0x5447 to register 0x24
🐛 36.618s    [phytium_mci::regs:80] Reading register 0x48
🐛 36.625s    [phytium_mci::regs:88] Writing 0xaaaa0000 to register 0x28
🐛 36.634s    [phytium_mci::regs:88] Writing 0xa0000177 to register 0x2c
🐛 36.642s    [phytium_mci::regs:80] Reading register 0x2c
🐛 36.649s    [phytium_mci::regs:80] Reading register 0x44
🐛 36.657s    [phytium_mci::mci::mci_dma:306] Polling dma end, reg_val = 0x4
🐛 36.665s    [phytium_mci::mci::mci_dma:307] Current delay: 50000 wait_bits: 4, reg_val: 4
🐛 36.676s    [phytium_mci::mci::mci_dma:308] result: true
🐛 36.683s    [phytium_mci::regs:80] Reading register 0x44
🐛 36.690s    [phytium_mci::regs:88] Writing 0x4 to register 0x44
💡 36.698s    [phytium_mci::mci_host::mci_sdif::sdif_device:454] Transfer cmd: 0x37, arg: 0xaaaa0000, flag: 0xMCICmdFlag(EXP_RESP | NEED_RESP_CRC), response: 0x[0, 0, 0, 0]
🐛 36.715s    [phytium_mci::regs:80] Reading register 0x30
🐛 36.722s    [phytium_mci::mci::mci_cmd:140]     resp: 0x920
🐛 36.730s    [phytium_mci::mci::mci_cmd:145] ============[CMD-55]@0xfffffeffa8000000 end ============
🐛 36.741s    [phytium_mci::regs:80] Reading register 0x24
🐛 36.748s    [phytium_mci::regs:88] Writing 0x1 to register 0x24
🐛 36.756s    [phytium_mci::regs:80] Reading register 0x94
🐛 36.764s    [phytium_mci::regs:88] Writing 0x0 to register 0x94
🐛 36.771s    [phytium_mci::mci_host::mci_sdif::sdif_device:403] buf PA: 0xfb7f0c90, blksz: 4, datalen: 4
🐛 36.783s    [phytium_mci::mci::mci_dma:235] Starting DMA transfer for command: 22
🐛 36.792s    [phytium_mci::mci::mci_dma:236] Command argument: 0x0
🐛 36.800s    [phytium_mci::regs:80] Reading register 0x50
🐛 36.808s    [phytium_mci::regs:80] Reading register 0x48
🐛 36.815s    [phytium_mci::regs:80] Reading register 0x48
🐛 36.822s    [phytium_mci::regs:88] Writing 0x1fffe to register 0x44
🐛 36.830s    [phytium_mci::regs:80] Reading register 0x0
🐛 36.838s    [phytium_mci::regs:88] Writing 0x2000016 to register 0x0
🐛 36.846s    [phytium_mci::regs:80] Reading register 0x0
🐛 36.853s    [phytium_mci::regs:80] Reading register 0x48
🐛 36.860s    [phytium_mci::regs:88] Writing 0x0 to register 0x28
🐛 36.868s    [phytium_mci::regs:88] Writing 0x80200000 to register 0x2c
🐛 36.877s    [phytium_mci::regs:80] Reading register 0x2c
🐛 36.884s    [phytium_mci::regs:80] Reading register 0x48
🐛 36.891s    [phytium_mci::regs:88] Writing 0x0 to register 0x28
🐛 36.899s    [phytium_mci::regs:88] Writing 0x80200000 to register 0x2c
🐛 36.908s    [phytium_mci::regs:80] Reading register 0x2c
🐛 36.915s    [phytium_mci::regs:80] Reading register 0x48
🐛 36.922s    [phytium_mci::regs:80] Reading register 0x0
🐛 36.930s    [phytium_mci::regs:88] Writing 0x2000010 to register 0x0
🐛 36.938s    [phytium_mci::regs:80] Reading register 0x80
🐛 36.945s    [phytium_mci::regs:88] Writing 0x280 to register 0x80
🐛 36.953s    [phytium_mci::regs:80] Reading register 0x24
🐛 36.961s    [phytium_mci::regs:88] Writing 0x2289 to register 0x24
🐛 36.969s    [phytium_mci::regs:80] Reading register 0x94
🐛 36.976s    [phytium_mci::regs:88] Writing 0x314 to register 0x94
🐛 36.984s    [phytium_mci::mci::mci_dma:104] DMA transfer 0xfb7f0c90 use 1 desc, total 1024 available
🐛 36.995s    [phytium_mci::mci::mci_dma:53] 1 dma desc in use!
🐛 37.003s    [phytium_mci::mci::mci_dma:58] descriptor no 0 @0xffffff0000147400
🐛 37.012s    [phytium_mci::mci::mci_dma:59]    attribute: 0x8000003c
🐛 37.020s    [phytium_mci::mci::mci_dma:60]    non1: 0x0
🐛 37.027s    [phytium_mci::mci::mci_dma:61]    len: 0x4
🐛 37.034s    [phytium_mci::mci::mci_dma:62]    non2: 0x0
🐛 37.041s    [phytium_mci::mci::mci_dma:63]    addr_lo: 0xfb7f0c90
🐛 37.049s    [phytium_mci::mci::mci_dma:64]    addr_hi: 0x0
🐛 37.056s    [phytium_mci::mci::mci_dma:65]    desc_lo: 0x0
🐛 37.064s    [phytium_mci::mci::mci_dma:66]    desc_hi: 0x0
🐛 37.071s    [phytium_mci::mci::mci_dma:70] dump ok
🐛 37.078s    [phytium_mci::mci::mci_dma:194] set dma desc ok
💡 37.085s    [phytium_mci::mci::mci_dma:215] Descriptor@0xffffff0000147400, trans bytes: 4, block size: 4
💡 37.097s    [phytium_mci::mci::mci_dma:222] first_desc_dma: 80147400
🐛 37.105s    [phytium_mci::regs:88] Writing 0x0 to register 0x8c
🐛 37.113s    [phytium_mci::regs:88] Writing 0x80147400 to register 0x88
🐛 37.121s    [phytium_mci::regs:88] Writing 0x4 to register 0x20
🐛 37.129s    [phytium_mci::regs:88] Writing 0x4 to register 0x1c
🐛 37.137s    [phytium_mci::mci::mci_cmd:79] ============[ACMD-22]@0xfffffeffa8000000 begin ============
🐛 37.148s    [phytium_mci::mci::mci_cmd:91]     cmd: 0x20000356
🐛 37.156s    [phytium_mci::mci::mci_cmd:92]     arg: 0x0
🐛 37.163s    [phytium_mci::regs:80] Reading register 0x24
🐛 37.171s    [phytium_mci::regs:88] Writing 0x76cf to register 0x24
🐛 37.179s    [phytium_mci::regs:80] Reading register 0x48
🐛 37.186s    [phytium_mci::regs:88] Writing 0x0 to register 0x28
🐛 37.194s    [phytium_mci::regs:88] Writing 0xa0000356 to register 0x2c
🐛 37.202s    [phytium_mci::regs:80] Reading register 0x2c
🐛 37.210s    [phytium_mci::regs:80] Reading register 0x44
🐛 37.217s    [phytium_mci::mci::mci_dma:306] Polling dma end, reg_val = 0xc
🐛 37.226s    [phytium_mci::mci::mci_dma:307] Current delay: 50000 wait_bits: 12, reg_val: 12
🐛 37.236s    [phytium_mci::mci::mci_dma:308] result: true
🐛 37.244s    [phytium_mci::regs:80] Reading register 0x44
🐛 37.251s    [phytium_mci::regs:88] Writing 0xc to register 0x44
💡 37.259s    [phytium_mci::mci_host::mci_sdif::sdif_device:454] Transfer cmd: 0x16, arg: 0x0, flag: 0xMCICmdFlag(EXP_RESP | NEED_RESP_CRC | EXP_DATA | READ_DATA), response: 0x[0, 0, 0, 0]
🐛 37.277s    [phytium_mci::regs:80] Reading register 0x30
🐛 37.284s    [phytium_mci::mci::mci_cmd:140]     resp: 0x920
🐛 37.292s    [phytium_mci::mci::mci_cmd:145] ============[ACMD-22]@0xfffffeffa8000000 end ============
🐛 37.303s    [phytium_mci::regs:80] Reading register 0x24
🐛 37.310s    [phytium_mci::regs:88] Writing 0x1 to register 0x24
🐛 37.318s    [phytium_mci::regs:80] Reading register 0x94
🐛 37.326s    [phytium_mci::regs:88] Writing 0x0 to register 0x94
💥 37.334s    [phytium_mci::mci_host::mci_sdif::sdif_device:478] Transfer data size: [1000000, 0, 0, 0]
🐛 37.344s    [phytium_mci::mci_host::sd:1551] written blocks this time is 537460736
🐛 37.354s    [phytium_mci::regs:80] Reading register 0x48
🐛 37.361s    [phytium_mci::mci::mci_dma:235] Starting DMA transfer for command: 13
🐛 37.371s    [phytium_mci::mci::mci_dma:236] Command argument: 0xaaaa0000
🐛 37.379s    [phytium_mci::regs:80] Reading register 0x50
🐛 37.387s    [phytium_mci::regs:80] Reading register 0x48
🐛 37.394s    [phytium_mci::regs:80] Reading register 0x48
🐛 37.401s    [phytium_mci::regs:88] Writing 0x1fffe to register 0x44
🐛 37.410s    [phytium_mci::regs:80] Reading register 0x0
🐛 37.417s    [phytium_mci::regs:88] Writing 0x2000016 to register 0x0
🐛 37.425s    [phytium_mci::regs:80] Reading register 0x0
🐛 37.432s    [phytium_mci::regs:80] Reading register 0x48
🐛 37.440s    [phytium_mci::regs:88] Writing 0x0 to register 0x28
🐛 37.448s    [phytium_mci::regs:88] Writing 0x80200000 to register 0x2c
🐛 37.456s    [phytium_mci::regs:80] Reading register 0x2c
🐛 37.463s    [phytium_mci::regs:80] Reading register 0x48
🐛 37.471s    [phytium_mci::regs:88] Writing 0x0 to register 0x28
🐛 37.478s    [phytium_mci::regs:88] Writing 0x80200000 to register 0x2c
🐛 37.487s    [phytium_mci::regs:80] Reading register 0x2c
🐛 37.494s    [phytium_mci::regs:80] Reading register 0x48
🐛 37.502s    [phytium_mci::regs:80] Reading register 0x0
🐛 37.509s    [phytium_mci::regs:88] Writing 0x2000010 to register 0x0
🐛 37.517s    [phytium_mci::regs:80] Reading register 0x80
🐛 37.524s    [phytium_mci::regs:88] Writing 0x280 to register 0x80
🐛 37.532s    [phytium_mci::mci::mci_cmd:79] ============[CMD-13]@0xfffffeffa8000000 begin ============
🐛 37.544s    [phytium_mci::mci::mci_cmd:91]     cmd: 0x2000014d
🐛 37.551s    [phytium_mci::mci::mci_cmd:92]     arg: 0xaaaa0000
🐛 37.559s    [phytium_mci::regs:80] Reading register 0x24
🐛 37.567s    [phytium_mci::regs:88] Writing 0x5447 to register 0x24
🐛 37.575s    [phytium_mci::regs:80] Reading register 0x48
🐛 37.582s    [phytium_mci::regs:88] Writing 0xaaaa0000 to register 0x28
🐛 37.591s    [phytium_mci::regs:88] Writing 0xa000014d to register 0x2c
🐛 37.599s    [phytium_mci::regs:80] Reading register 0x2c
🐛 37.606s    [phytium_mci::regs:80] Reading register 0x44
🐛 37.614s    [phytium_mci::mci::mci_dma:306] Polling dma end, reg_val = 0x4
🐛 37.622s    [phytium_mci::mci::mci_dma:307] Current delay: 50000 wait_bits: 4, reg_val: 4
🐛 37.633s    [phytium_mci::mci::mci_dma:308] result: true
🐛 37.640s    [phytium_mci::regs:80] Reading register 0x44
🐛 37.647s    [phytium_mci::regs:88] Writing 0x4 to register 0x44
💡 37.655s    [phytium_mci::mci_host::mci_sdif::sdif_device:454] Transfer cmd: 0xd, arg: 0xaaaa0000, flag: 0xMCICmdFlag(EXP_RESP | NEED_RESP_CRC), response: 0x[0, 0, 0, 0]
🐛 37.672s    [phytium_mci::regs:80] Reading register 0x30
🐛 37.679s    [phytium_mci::mci::mci_cmd:140]     resp: 0x900
🐛 37.687s    [phytium_mci::mci::mci_cmd:145] ============[CMD-13]@0xfffffeffa8000000 end ============
🐛 37.698s    [phytium_mci::regs:80] Reading register 0x24
🐛 37.705s    [phytium_mci::regs:88] Writing 0x1 to register 0x24
🐛 37.713s    [phytium_mci::regs:80] Reading register 0x94
🐛 37.720s    [phytium_mci::regs:88] Writing 0x0 to register 0x94
💡 37.728s    [phytium_mci::mci_host::sd:1412] read cmd, block_size = 512, block_count = 1
🐛 37.738s    [phytium_mci::mci_host::mci_sdif::sdif_device:403] buf PA: 0xfb7f2a00, blksz: 512, datalen: 512
🐛 37.750s    [phytium_mci::mci::mci_dma:235] Starting DMA transfer for command: 17
🐛 37.759s    [phytium_mci::mci::mci_dma:236] Command argument: 0x20000
🐛 37.768s    [phytium_mci::regs:80] Reading register 0x50
🐛 37.775s    [phytium_mci::regs:80] Reading register 0x48
🐛 37.782s    [phytium_mci::regs:80] Reading register 0x48
🐛 37.790s    [phytium_mci::regs:88] Writing 0x1fffe to register 0x44
🐛 37.798s    [phytium_mci::regs:80] Reading register 0x0
🐛 37.805s    [phytium_mci::regs:88] Writing 0x2000016 to register 0x0
🐛 37.814s    [phytium_mci::regs:80] Reading register 0x0
🐛 37.821s    [phytium_mci::regs:80] Reading register 0x48
🐛 37.828s    [phytium_mci::regs:88] Writing 0x0 to register 0x28
🐛 37.836s    [phytium_mci::regs:88] Writing 0x80200000 to register 0x2c
🐛 37.844s    [phytium_mci::regs:80] Reading register 0x2c
🐛 37.852s    [phytium_mci::regs:80] Reading register 0x48
🐛 37.859s    [phytium_mci::regs:88] Writing 0x0 to register 0x28
🐛 37.867s    [phytium_mci::regs:88] Writing 0x80200000 to register 0x2c
🐛 37.875s    [phytium_mci::regs:80] Reading register 0x2c
🐛 37.883s    [phytium_mci::regs:80] Reading register 0x48
🐛 37.890s    [phytium_mci::regs:80] Reading register 0x0
🐛 37.897s    [phytium_mci::regs:88] Writing 0x2000010 to register 0x0
🐛 37.906s    [phytium_mci::regs:80] Reading register 0x80
🐛 37.913s    [phytium_mci::regs:88] Writing 0x280 to register 0x80
🐛 37.921s    [phytium_mci::regs:80] Reading register 0x24
🐛 37.928s    [phytium_mci::regs:88] Writing 0x2289 to register 0x24
🐛 37.936s    [phytium_mci::regs:80] Reading register 0x94
🐛 37.944s    [phytium_mci::regs:88] Writing 0x314 to register 0x94
🐛 37.952s    [phytium_mci::mci::mci_dma:104] DMA transfer 0xfb7f2a00 use 1 desc, total 1024 available
🐛 37.963s    [phytium_mci::mci::mci_dma:53] 1 dma desc in use!
🐛 37.971s    [phytium_mci::mci::mci_dma:58] descriptor no 0 @0xffffff0000147400
🐛 37.980s    [phytium_mci::mci::mci_dma:59]    attribute: 0x8000003c
🐛 37.988s    [phytium_mci::mci::mci_dma:60]    non1: 0x0
🐛 37.995s    [phytium_mci::mci::mci_dma:61]    len: 0x200
🐛 38.002s    [phytium_mci::mci::mci_dma:62]    non2: 0x0
🐛 38.009s    [phytium_mci::mci::mci_dma:63]    addr_lo: 0xfb7f2a00
🐛 38.017s    [phytium_mci::mci::mci_dma:64]    addr_hi: 0x0
🐛 38.024s    [phytium_mci::mci::mci_dma:65]    desc_lo: 0x0
🐛 38.032s    [phytium_mci::mci::mci_dma:66]    desc_hi: 0x0
🐛 38.039s    [phytium_mci::mci::mci_dma:70] dump ok
🐛 38.046s    [phytium_mci::mci::mci_dma:194] set dma desc ok
💡 38.053s    [phytium_mci::mci::mci_dma:215] Descriptor@0xffffff0000147400, trans bytes: 512, block size: 512
💡 38.065s    [phytium_mci::mci::mci_dma:222] first_desc_dma: 80147400
🐛 38.073s    [phytium_mci::regs:88] Writing 0x0 to register 0x8c
🐛 38.081s    [phytium_mci::regs:88] Writing 0x80147400 to register 0x88
🐛 38.089s    [phytium_mci::regs:88] Writing 0x200 to register 0x20
🐛 38.097s    [phytium_mci::regs:88] Writing 0x200 to register 0x1c
🐛 38.105s    [phytium_mci::mci::mci_cmd:79] ============[CMD-17]@0xfffffeffa8000000 begin ============
🐛 38.117s    [phytium_mci::mci::mci_cmd:91]     cmd: 0x20000351
🐛 38.124s    [phytium_mci::mci::mci_cmd:92]     arg: 0x20000
🐛 38.132s    [phytium_mci::regs:80] Reading register 0x24
🐛 38.139s    [phytium_mci::regs:88] Writing 0x76cf to register 0x24
🐛 38.147s    [phytium_mci::regs:80] Reading register 0x48
🐛 38.155s    [phytium_mci::regs:88] Writing 0x20000 to register 0x28
🐛 38.163s    [phytium_mci::regs:88] Writing 0xa0000351 to register 0x2c
🐛 38.172s    [phytium_mci::regs:80] Reading register 0x2c
🐛 38.179s    [phytium_mci::regs:80] Reading register 0x44
🐛 38.186s    [phytium_mci::mci::mci_dma:306] Polling dma end, reg_val = 0x2c
🐛 38.195s    [phytium_mci::mci::mci_dma:307] Current delay: 50000 wait_bits: 12, reg_val: 44
🐛 38.205s    [phytium_mci::mci::mci_dma:308] result: true
🐛 38.213s    [phytium_mci::regs:80] Reading register 0x44
🐛 38.220s    [phytium_mci::regs:88] Writing 0x2c to register 0x44
💡 38.228s    [phytium_mci::mci_host::mci_sdif::sdif_device:454] Transfer cmd: 0x11, arg: 0x20000, flag: 0xMCICmdFlag(EXP_RESP | NEED_RESP_CRC | EXP_DATA | READ_DATA), response: 0x[0, 0, 0, 0]
🐛 38.247s    [phytium_mci::regs:80] Reading register 0x30
🐛 38.254s    [phytium_mci::mci::mci_cmd:140]     resp: 0x900
🐛 38.262s    [phytium_mci::mci::mci_cmd:145] ============[CMD-17]@0xfffffeffa8000000 end ============
🐛 38.273s    [phytium_mci::regs:80] Reading register 0x24
🐛 38.280s    [phytium_mci::regs:88] Writing 0x1 to register 0x24
🐛 38.288s    [phytium_mci::regs:80] Reading register 0x94
🐛 38.295s    [phytium_mci::regs:88] Writing 0x0 to register 0x94
💥 38.303s    [phytium_mci::mci_host::mci_sdif::sdif_device:478] Transfer data size: [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, a, b, c, d, e, f, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 1a, 1b, 1c, 1d, 1e, 1f, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 2a, 2b, 2c, 2d, 2e, 2f, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 3a, 3b, 3c, 3d, 3e, 3f, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 4a, 4b, 4c, 4d, 4e, 4f, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 5a, 5b, 5c, 5d, 5e, 5f, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 6a, 6b, 6c, 6d, 6e, 6f, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 7a, 7b, 7c, 7d, 7e, 7f]
💡 38.355s    [test::tests:69] buffer len is 128
💡 38.362s    [test::tests:71] test_work passed
