{"Source Block": ["hdl/library/jesd204/axi_jesd204_tx/axi_jesd204_tx.v@144:154@HdlIdDef", "wire up_cfg_continuous_cgs;\nwire [7:0] up_cfg_mframes_per_ilas;\nwire [7:0] up_cfg_lmfc_offset;\nwire up_cfg_sysref_oneshot;\nwire up_cfg_sysref_disable;\nwire up_cfg_is_writeable;\n\nwire [4:0] up_irq_trigger;\n\nassign up_irq_trigger[4:0] = 5'b00000;\n\n"], "Clone Blocks": [["hdl/library/jesd204/axi_jesd204_tx/axi_jesd204_tx.v@139:149", "wire [31:0] up_rdata_sysref;\nwire [31:0] up_rdata_tx;\n\nwire up_cfg_skip_ilas;\nwire up_cfg_continuous_ilas;\nwire up_cfg_continuous_cgs;\nwire [7:0] up_cfg_mframes_per_ilas;\nwire [7:0] up_cfg_lmfc_offset;\nwire up_cfg_sysref_oneshot;\nwire up_cfg_sysref_disable;\nwire up_cfg_is_writeable;\n"], ["hdl/library/jesd204/axi_jesd204_tx/axi_jesd204_tx.v@142:152", "wire up_cfg_skip_ilas;\nwire up_cfg_continuous_ilas;\nwire up_cfg_continuous_cgs;\nwire [7:0] up_cfg_mframes_per_ilas;\nwire [7:0] up_cfg_lmfc_offset;\nwire up_cfg_sysref_oneshot;\nwire up_cfg_sysref_disable;\nwire up_cfg_is_writeable;\n\nwire [4:0] up_irq_trigger;\n\n"], ["hdl/library/jesd204/axi_jesd204_tx/axi_jesd204_tx.v@141:151", "\nwire up_cfg_skip_ilas;\nwire up_cfg_continuous_ilas;\nwire up_cfg_continuous_cgs;\nwire [7:0] up_cfg_mframes_per_ilas;\nwire [7:0] up_cfg_lmfc_offset;\nwire up_cfg_sysref_oneshot;\nwire up_cfg_sysref_disable;\nwire up_cfg_is_writeable;\n\nwire [4:0] up_irq_trigger;\n"], ["hdl/library/jesd204/axi_jesd204_tx/axi_jesd204_tx.v@146:156", "wire [7:0] up_cfg_lmfc_offset;\nwire up_cfg_sysref_oneshot;\nwire up_cfg_sysref_disable;\nwire up_cfg_is_writeable;\n\nwire [4:0] up_irq_trigger;\n\nassign up_irq_trigger[4:0] = 5'b00000;\n\nup_axi #(\n  .AXI_ADDRESS_WIDTH (14)\n"], ["hdl/library/jesd204/axi_jesd204_rx/axi_jesd204_rx.v@148:158", "\nwire [4:0] up_irq_trigger;\n\nwire up_cfg_is_writeable;\nwire up_cfg_sysref_oneshot;\nwire up_cfg_sysref_disable;\nwire up_cfg_buffer_early_release;\nwire [7:0] up_cfg_buffer_delay;\nwire [7:0] up_cfg_lmfc_offset;\nwire [7:0] up_cfg_frame_align_err_threshold;\n\n"], ["hdl/library/jesd204/axi_jesd204_rx/axi_jesd204_rx.v@149:159", "wire [4:0] up_irq_trigger;\n\nwire up_cfg_is_writeable;\nwire up_cfg_sysref_oneshot;\nwire up_cfg_sysref_disable;\nwire up_cfg_buffer_early_release;\nwire [7:0] up_cfg_buffer_delay;\nwire [7:0] up_cfg_lmfc_offset;\nwire [7:0] up_cfg_frame_align_err_threshold;\n\nwire up_reset;\n"], ["hdl/library/jesd204/axi_jesd204_tx/axi_jesd204_tx.v@140:150", "wire [31:0] up_rdata_tx;\n\nwire up_cfg_skip_ilas;\nwire up_cfg_continuous_ilas;\nwire up_cfg_continuous_cgs;\nwire [7:0] up_cfg_mframes_per_ilas;\nwire [7:0] up_cfg_lmfc_offset;\nwire up_cfg_sysref_oneshot;\nwire up_cfg_sysref_disable;\nwire up_cfg_is_writeable;\n\n"], ["hdl/library/jesd204/axi_jesd204_tx/axi_jesd204_tx.v@143:153", "wire up_cfg_continuous_ilas;\nwire up_cfg_continuous_cgs;\nwire [7:0] up_cfg_mframes_per_ilas;\nwire [7:0] up_cfg_lmfc_offset;\nwire up_cfg_sysref_oneshot;\nwire up_cfg_sysref_disable;\nwire up_cfg_is_writeable;\n\nwire [4:0] up_irq_trigger;\n\nassign up_irq_trigger[4:0] = 5'b00000;\n"]], "Diff Content": {"Delete": [[149, "wire up_cfg_is_writeable;\n"]], "Add": []}}