$date
	Tue Jun 24 19:34:59 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module four_bit_binary_counter_tb $end
$var wire 1 ! qd $end
$var wire 1 " qc $end
$var wire 1 # qb $end
$var wire 1 $ qa $end
$var reg 1 % clk $end
$var reg 1 & rst $end
$var reg 1 ' t $end
$scope module uut $end
$var wire 1 ( Ta $end
$var wire 1 ) Tb $end
$var wire 1 * Tc $end
$var wire 1 + Td $end
$var wire 1 % clk $end
$var wire 1 & reset $end
$var wire 1 ' t $end
$var wire 1 ! Qd $end
$var wire 1 " Qc $end
$var wire 1 # Qb $end
$var wire 1 $ Qa $end
$scope module m1 $end
$var wire 1 % clk $end
$var wire 1 & rst $end
$var wire 1 ( t $end
$var reg 1 $ q $end
$upscope $end
$scope module m2 $end
$var wire 1 % clk $end
$var wire 1 & rst $end
$var wire 1 ) t $end
$var reg 1 # q $end
$upscope $end
$scope module m3 $end
$var wire 1 % clk $end
$var wire 1 & rst $end
$var wire 1 * t $end
$var reg 1 " q $end
$upscope $end
$scope module m4 $end
$var wire 1 % clk $end
$var wire 1 & rst $end
$var wire 1 + t $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x+
x*
x)
1(
0'
1&
0%
x$
x#
x"
x!
$end
#50
0+
0*
0)
0$
0#
0"
0!
1%
#100
0%
1'
0&
#150
1)
1$
1%
#200
0%
#250
0)
0$
1#
1%
#300
0%
#350
1*
1)
1$
1%
#400
0%
#450
0*
0)
0$
0#
1"
1%
#500
0%
#550
1)
1$
1%
#600
0%
#650
0)
0$
1#
1%
#700
0%
#750
1+
1*
1)
1$
1%
#800
0%
#850
0+
0*
0)
0$
0#
0"
1!
1%
#900
0%
#950
1)
1$
1%
#1000
0%
#1050
0)
0$
1#
1%
#1100
0%
#1150
1*
1)
1$
1%
#1200
0%
#1250
0*
0)
0$
0#
1"
1%
#1300
0%
#1350
1)
1$
1%
#1400
0%
#1450
0)
0$
1#
1%
#1500
0%
#1550
1+
1*
1)
1$
1%
#1600
0%
#1650
0+
0*
0)
0$
0#
0"
0!
1%
#1700
0%
#1750
1)
1$
1%
#1800
0%
#1850
0)
0$
1#
1%
#1900
0%
#1950
1*
1)
1$
1%
#2000
0%
#2050
0*
0)
0$
0#
1"
1%
#2100
0%
#2150
1)
1$
1%
#2200
0%
