/* Generated by Yosys 0.47 (git sha1 647d61dd9, g++-11 11.4.0-1ubuntu1~22.04 -fPIC -O3) */

(* top =  1  *)
(* src = "/home/lexo/Desktop/Practica/App/cello/library/verilogs/and.v:1.1-1.84" *)
module and_gate(a, b, out);
  wire _0_;
  wire _1_;
  (* src = "/home/lexo/Desktop/Practica/App/cello/library/verilogs/and.v:1.35-1.36" *)
  input a;
  wire a;
  (* src = "/home/lexo/Desktop/Practica/App/cello/library/verilogs/and.v:1.43-1.44" *)
  input b;
  wire b;
  (* src = "/home/lexo/Desktop/Practica/App/cello/library/verilogs/and.v:1.52-1.55" *)
  output out;
  wire out;
  \$_NOT_  _2_ (
    .A(a),
    .Y(_0_)
  );
  \$_NOT_  _3_ (
    .A(b),
    .Y(_1_)
  );
  \$_NOR_  _4_ (
    .A(_0_),
    .B(_1_),
    .Y(out)
  );
endmodule
