set_property PACKAGE_PIN P4 [get_ports RST_PLL]
set_property IOSTANDARD LVCMOS18 [get_ports RST_PLL]

set_property PACKAGE_PIN F6 [get_ports SSTEP]
set_property IOSTANDARD LVCMOS18 [get_ports SSTEP]

set_property PACKAGE_PIN K16 [get_ports c3_sys_clk_n]
set_property DIFF_TERM TRUE [get_ports c3_sys_clk_n]
set_property IOSTANDARD LVDS_25 [get_ports c3_sys_clk_n]

set_property PACKAGE_PIN K15 [get_ports c3_sys_clk_p]
set_property DIFF_TERM TRUE [get_ports c3_sys_clk_p]
set_property IOSTANDARD LVDS_25 [get_ports c3_sys_clk_p]

set_property PACKAGE_PIN N4 [get_ports c3_sys_rst_i]
set_property IOSTANDARD LVCMOS18 [get_ports c3_sys_rst_i]

set_property PACKAGE_PIN C4 [get_ports calib_done]
set_property IOSTANDARD LVCMOS25 [get_ports calib_done]

set_property PACKAGE_PIN H17 [get_ports dbg_mcb_drp_clk]
set_property IOSTANDARD LVCMOS25 [get_ports dbg_mcb_drp_clk]

set_property PACKAGE_PIN C14 [get_ports error]
set_property IOSTANDARD LVCMOS25 [get_ports error]

set_property PACKAGE_PIN E13 [get_ports heartbeat]
set_property IOSTANDARD LVCMOS25 [get_ports heartbeat]

set_property PACKAGE_PIN K5 [get_ports mcb3_dram_cas_n]
set_property IOSTANDARD SSTL18_II [get_ports mcb3_dram_cas_n]

set_property PACKAGE_PIN G3 [get_ports mcb3_dram_ck]
set_property IOSTANDARD DIFF_SSTL18_II [get_ports mcb3_dram_ck]

set_property PACKAGE_PIN G1 [get_ports mcb3_dram_ck_n]
set_property IOSTANDARD DIFF_SSTL18_II [get_ports mcb3_dram_ck_n]

set_property PACKAGE_PIN H7 [get_ports mcb3_dram_cke]
set_property IOSTANDARD SSTL18_II [get_ports mcb3_dram_cke]

set_property PACKAGE_PIN K3 [get_ports mcb3_dram_dm]
set_property IOSTANDARD SSTL18_II [get_ports mcb3_dram_dm]

set_property PACKAGE_PIN L4 [get_ports mcb3_dram_dqs]
set_property IN_TERM NONE [get_ports mcb3_dram_dqs]
set_property IOSTANDARD DIFF_SSTL18_II [get_ports mcb3_dram_dqs]

set_property PACKAGE_PIN L3 [get_ports mcb3_dram_dqs_n]
set_property IN_TERM NONE [get_ports mcb3_dram_dqs_n]
set_property IOSTANDARD DIFF_SSTL18_II [get_ports mcb3_dram_dqs_n]

set_property PACKAGE_PIN K6 [get_ports mcb3_dram_odt]
set_property IOSTANDARD SSTL18_II [get_ports mcb3_dram_odt]

set_property PACKAGE_PIN L5 [get_ports mcb3_dram_ras_n]
set_property IOSTANDARD SSTL18_II [get_ports mcb3_dram_ras_n]

set_property PACKAGE_PIN K4 [get_ports mcb3_dram_udm]
set_property IOSTANDARD SSTL18_II [get_ports mcb3_dram_udm]

set_property PACKAGE_PIN P2 [get_ports mcb3_dram_udqs]
set_property IN_TERM NONE [get_ports mcb3_dram_udqs]
set_property IOSTANDARD DIFF_SSTL18_II [get_ports mcb3_dram_udqs]

set_property PACKAGE_PIN P1 [get_ports mcb3_dram_udqs_n]
set_property IN_TERM NONE [get_ports mcb3_dram_udqs_n]
set_property IOSTANDARD DIFF_SSTL18_II [get_ports mcb3_dram_udqs_n]

set_property PACKAGE_PIN E3 [get_ports mcb3_dram_we_n]
set_property IOSTANDARD SSTL18_II [get_ports mcb3_dram_we_n]

set_property PACKAGE_PIN C2 [get_ports mcb3_rzq]
set_property IOSTANDARD SSTL18_II [get_ports mcb3_rzq]

set_property PACKAGE_PIN L6 [get_ports mcb3_zio]
set_property IOSTANDARD SSTL18_II [get_ports mcb3_zio]

set_property PACKAGE_PIN A4 [get_ports pll_locked]
set_property IOSTANDARD LVCMOS25 [get_ports pll_locked]

set_property PACKAGE_PIN D14 [get_ports {STATE[0]}]

set_property PACKAGE_PIN E12 [get_ports {STATE[1]}]

set_property PACKAGE_PIN F12 [get_ports {STATE[2]}]

set_property PACKAGE_PIN J7 [get_ports {mcb3_dram_a[0]}]

set_property PACKAGE_PIN F4 [get_ports {mcb3_dram_a[10]}]

set_property PACKAGE_PIN D3 [get_ports {mcb3_dram_a[11]}]

set_property PACKAGE_PIN G6 [get_ports {mcb3_dram_a[12]}]

set_property PACKAGE_PIN J6 [get_ports {mcb3_dram_a[1]}]

set_property PACKAGE_PIN H5 [get_ports {mcb3_dram_a[2]}]

set_property PACKAGE_PIN L7 [get_ports {mcb3_dram_a[3]}]

set_property PACKAGE_PIN F3 [get_ports {mcb3_dram_a[4]}]

set_property PACKAGE_PIN H4 [get_ports {mcb3_dram_a[5]}]

set_property PACKAGE_PIN H3 [get_ports {mcb3_dram_a[6]}]

set_property PACKAGE_PIN H6 [get_ports {mcb3_dram_a[7]}]

set_property PACKAGE_PIN D2 [get_ports {mcb3_dram_a[8]}]

set_property PACKAGE_PIN D1 [get_ports {mcb3_dram_a[9]}]

set_property PACKAGE_PIN F2 [get_ports {mcb3_dram_ba[0]}]

set_property PACKAGE_PIN F1 [get_ports {mcb3_dram_ba[1]}]

set_property PACKAGE_PIN E1 [get_ports {mcb3_dram_ba[2]}]

set_property PACKAGE_PIN L2 [get_ports {mcb3_dram_dq[0]}]

set_property PACKAGE_PIN N2 [get_ports {mcb3_dram_dq[10]}]

set_property PACKAGE_PIN N1 [get_ports {mcb3_dram_dq[11]}]

set_property PACKAGE_PIN T2 [get_ports {mcb3_dram_dq[12]}]

set_property PACKAGE_PIN T1 [get_ports {mcb3_dram_dq[13]}]

set_property PACKAGE_PIN U2 [get_ports {mcb3_dram_dq[14]}]

set_property PACKAGE_PIN U1 [get_ports {mcb3_dram_dq[15]}]

set_property PACKAGE_PIN L1 [get_ports {mcb3_dram_dq[1]}]

set_property PACKAGE_PIN K2 [get_ports {mcb3_dram_dq[2]}]

set_property PACKAGE_PIN K1 [get_ports {mcb3_dram_dq[3]}]

set_property PACKAGE_PIN H2 [get_ports {mcb3_dram_dq[4]}]

set_property PACKAGE_PIN H1 [get_ports {mcb3_dram_dq[5]}]

set_property PACKAGE_PIN J3 [get_ports {mcb3_dram_dq[6]}]

set_property PACKAGE_PIN J1 [get_ports {mcb3_dram_dq[7]}]

set_property PACKAGE_PIN M3 [get_ports {mcb3_dram_dq[8]}]

set_property PACKAGE_PIN M1 [get_ports {mcb3_dram_dq[9]}]

