ncverilog(64): 15.20-s058: (c) Copyright 1995-2018 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s058: Started on Apr 12, 2022 at 20:44:32 CEST
ncverilog
	+sv
	-f files_verilog.f
		../RTL/alu.v
		../RTL/alu_control.v
		../RTL/branch_unit.v
		../RTL/control_unit.v
		../RTL/cpu.v
		../RTL/immediate_extend_unit.v
		../RTL/mux_2.v
		../RTL/pc.v
		../RTL/reg_arstn.v
		../RTL/reg_arstn_en.v
		../RTL/register_file.v
		../RTL/sram.v
		../RTL/cpu_tb.v
		../RTL/saed32sram_mod.v
	+nc64bit
	+nctimescale+1ns/10ps
	+access+rwc
	-ALLOWREDEFINITION
Loading snapshot worklib.reg_arstn:v .................... Done
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
ncsim> source /esat/micas-data/software/Cadence/incisiv_15.20.058/tools/inca/files/ncsimrc
ncsim> run
[1;31m
Error in Mult2 function
[0m
Debug info, reg_array[          0]: 0000000000000000
Debug info, reg_array[          1]: 0000000000000000
Debug info, reg_array[          2]: 0000000000000000
Debug info, reg_array[          3]: 0000000000000000
Debug info, reg_array[          4]: 0000000000000000
Debug info, reg_array[          5]: 0000000000000000
Debug info, reg_array[          6]: 0000000000000000
Debug info, reg_array[          7]: 0000000000000000
Debug info, reg_array[          8]: 0000000000000000
Debug info, reg_array[          9]: 0000000000000008
Debug info, reg_array[         10]: 0000000000000010
Debug info, reg_array[         11]: 0000000000000018
Debug info, reg_array[         12]: 0000000000000020
Debug info, reg_array[         13]: 0000000000000028
Debug info, reg_array[         14]: 0000000000000030
Debug info, reg_array[         15]: 0000000000000038
Debug info, reg_array[         16]: 0000000000000040
Debug info, reg_array[         17]: 0000000000000048
Debug info, reg_array[         18]: 0000000000000000
Debug info, reg_array[         19]: 0000000000000180
Debug info, reg_array[         20]: 0000000000000500
Debug info, reg_array[         21]: 0000000000000a80
Debug info, reg_array[         22]: 0000000000001200
Debug info, reg_array[         23]: 0000000000002300
Debug info, reg_array[         24]: 0000000000000000
Debug info, reg_array[         25]: 0000000000000000
Debug info, reg_array[         26]: 0000000000000000
Debug info, reg_array[         27]: 0000000000000000
Debug info, reg_array[         28]: 0000000000000000
Debug info, reg_array[         29]: 0000000000000000
Debug info, reg_array[         30]: 0000000000000000
Debug info, reg_array[         31]: 0000000000000000
         40 cycles
Simulation complete via $finish(1) at time 160450 NS + 7
../RTL/cpu_tb.v:319    $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s058: Exiting on Apr 12, 2022 at 20:44:33 CEST  (total: 00:00:01)
