# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../IITB_RISC.srcs/sources_1/new/PC.v" \
"../../../../IITB_RISC.srcs/sources_1/new/Instruction_Memory.v" \
"../../../../IITB_RISC.srcs/sources_1/new/IF_ID_PR.v" \
"../../../../IITB_RISC.srcs/sources_1/new/Instruction_Decoder.v" \
"../../../../IITB_RISC.srcs/sources_1/new/Sign_Extension.v" \
"../../../../IITB_RISC.srcs/sources_1/new/ID_RR_PR.v" \
"../../../../IITB_RISC.srcs/sources_1/new/RR_Control.v" \
"../../../../IITB_RISC.srcs/sources_1/new/LM_and_SM_unit.v" \
"../../../../IITB_RISC.srcs/sources_1/new/Branch_PC.v" \
"../../../../IITB_RISC.srcs/sources_1/new/Comparator.v" \
"../../../../IITB_RISC.srcs/sources_1/new/RR_EX_PR.v" \
"../../../../IITB_RISC.srcs/sources_1/new/Registers.v" \
"../../../../IITB_RISC.srcs/sources_1/new/RB_select.v" \
"../../../../IITB_RISC.srcs/sources_1/new/ALU_inputs.v" \
"../../../../IITB_RISC.srcs/sources_1/new/ALU.v" \
"../../../../IITB_RISC.srcs/sources_1/new/Carry_and_Zero_flag.v" \
"../../../../IITB_RISC.srcs/sources_1/new/Reg_Write_Control.v" \
"../../../../IITB_RISC.srcs/sources_1/new/Destination_reg_select.v" \
"../../../../IITB_RISC.srcs/sources_1/new/ALU_Control_unit.v" \
"../../../../IITB_RISC.srcs/sources_1/new/EX_MEM_PR.v" \
"../../../../IITB_RISC.srcs/sources_1/new/Forwarding_unit.v" \
"../../../../IITB_RISC.srcs/sources_1/new/Data_memory.v" \
"../../../../IITB_RISC.srcs/sources_1/new/Write_Data_Select.v" \
"../../../../IITB_RISC.srcs/sources_1/new/MEM_WB_PR.v" \
"../../../../IITB_RISC.srcs/sources_1/new/WB_mux.v" \
"../../../../IITB_RISC.srcs/sources_1/new/Special_Control.v" \
"../../../../IITB_RISC.srcs/sources_1/new/Special_2_Control.v" \
"../../../../IITB_RISC.srcs/sources_1/new/Hazard_Detection_Unit.v" \
"../../../../IITB_RISC.srcs/sources_1/new/RR_Forwarding_Unit.v" \
"../../../../IITB_RISC.srcs/sources_1/new/CZ_Control_Unit.v" \
"../../../../IITB_RISC.srcs/sources_1/bd/IITB_RISC/ip/IITB_RISC_PC_0_0/sim/IITB_RISC_PC_0_0.v" \
"../../../../IITB_RISC.srcs/sources_1/bd/IITB_RISC/ip/IITB_RISC_Instruction_Memory_0_0/sim/IITB_RISC_Instruction_Memory_0_0.v" \
"../../../../IITB_RISC.srcs/sources_1/bd/IITB_RISC/ip/IITB_RISC_IF_ID_PR_0_1/sim/IITB_RISC_IF_ID_PR_0_1.v" \
"../../../../IITB_RISC.srcs/sources_1/bd/IITB_RISC/ip/IITB_RISC_Instruction_Decoder_0_0/sim/IITB_RISC_Instruction_Decoder_0_0.v" \
"../../../../IITB_RISC.srcs/sources_1/bd/IITB_RISC/ip/IITB_RISC_Sign_Extension_0_0/sim/IITB_RISC_Sign_Extension_0_0.v" \
"../../../../IITB_RISC.srcs/sources_1/bd/IITB_RISC/ip/IITB_RISC_ID_RR_PR_0_0/sim/IITB_RISC_ID_RR_PR_0_0.v" \
"../../../../IITB_RISC.srcs/sources_1/bd/IITB_RISC/ip/IITB_RISC_RR_Control_0_0/sim/IITB_RISC_RR_Control_0_0.v" \
"../../../../IITB_RISC.srcs/sources_1/bd/IITB_RISC/ip/IITB_RISC_LM_and_SM_unit_0_0/sim/IITB_RISC_LM_and_SM_unit_0_0.v" \
"../../../../IITB_RISC.srcs/sources_1/bd/IITB_RISC/ip/IITB_RISC_Branch_PC_0_0/sim/IITB_RISC_Branch_PC_0_0.v" \
"../../../../IITB_RISC.srcs/sources_1/bd/IITB_RISC/ip/IITB_RISC_Comparator_0_0/sim/IITB_RISC_Comparator_0_0.v" \
"../../../../IITB_RISC.srcs/sources_1/bd/IITB_RISC/ip/IITB_RISC_RR_EX_PR_0_0/sim/IITB_RISC_RR_EX_PR_0_0.v" \
"../../../../IITB_RISC.srcs/sources_1/bd/IITB_RISC/ip/IITB_RISC_Registers_0_5/sim/IITB_RISC_Registers_0_5.v" \
"../../../../IITB_RISC.srcs/sources_1/bd/IITB_RISC/ip/IITB_RISC_RB_select_0_1/sim/IITB_RISC_RB_select_0_1.v" \
"../../../../IITB_RISC.srcs/sources_1/bd/IITB_RISC/ip/IITB_RISC_ALU_inputs_0_0/sim/IITB_RISC_ALU_inputs_0_0.v" \
"../../../../IITB_RISC.srcs/sources_1/bd/IITB_RISC/ip/IITB_RISC_ALU_0_0/sim/IITB_RISC_ALU_0_0.v" \
"../../../../IITB_RISC.srcs/sources_1/bd/IITB_RISC/ip/IITB_RISC_Carry_and_Zero_flag_0_0/sim/IITB_RISC_Carry_and_Zero_flag_0_0.v" \
"../../../../IITB_RISC.srcs/sources_1/bd/IITB_RISC/ip/IITB_RISC_Reg_Write_Control_0_0/sim/IITB_RISC_Reg_Write_Control_0_0.v" \
"../../../../IITB_RISC.srcs/sources_1/bd/IITB_RISC/ip/IITB_RISC_Destination_reg_sele_0_0/sim/IITB_RISC_Destination_reg_sele_0_0.v" \
"../../../../IITB_RISC.srcs/sources_1/bd/IITB_RISC/ip/IITB_RISC_ALU_Control_unit_0_0/sim/IITB_RISC_ALU_Control_unit_0_0.v" \
"../../../../IITB_RISC.srcs/sources_1/bd/IITB_RISC/ip/IITB_RISC_EX_MEM_PR_0_0/sim/IITB_RISC_EX_MEM_PR_0_0.v" \
"../../../../IITB_RISC.srcs/sources_1/bd/IITB_RISC/ip/IITB_RISC_Forwarding_unit_0_0/sim/IITB_RISC_Forwarding_unit_0_0.v" \
"../../../../IITB_RISC.srcs/sources_1/bd/IITB_RISC/ip/IITB_RISC_Data_memory_0_0/sim/IITB_RISC_Data_memory_0_0.v" \
"../../../../IITB_RISC.srcs/sources_1/bd/IITB_RISC/ip/IITB_RISC_Write_Data_Select_0_0/sim/IITB_RISC_Write_Data_Select_0_0.v" \
"../../../../IITB_RISC.srcs/sources_1/bd/IITB_RISC/ip/IITB_RISC_MEM_WB_PR_0_0/sim/IITB_RISC_MEM_WB_PR_0_0.v" \
"../../../../IITB_RISC.srcs/sources_1/bd/IITB_RISC/ip/IITB_RISC_WB_mux_0_0/sim/IITB_RISC_WB_mux_0_0.v" \
"../../../../IITB_RISC.srcs/sources_1/bd/IITB_RISC/ip/IITB_RISC_Special_Control_0_0/sim/IITB_RISC_Special_Control_0_0.v" \
"../../../../IITB_RISC.srcs/sources_1/bd/IITB_RISC/ip/IITB_RISC_Special_2_Control_0_0/sim/IITB_RISC_Special_2_Control_0_0.v" \
"../../../../IITB_RISC.srcs/sources_1/bd/IITB_RISC/ip/IITB_RISC_Hazard_Detection_Unit_0_0/sim/IITB_RISC_Hazard_Detection_Unit_0_0.v" \
"../../../../IITB_RISC.srcs/sources_1/bd/IITB_RISC/ip/IITB_RISC_xlconstant_0_0/sim/IITB_RISC_xlconstant_0_0.v" \
"../../../../IITB_RISC.srcs/sources_1/bd/IITB_RISC/ip/IITB_RISC_xlconstant_0_1/sim/IITB_RISC_xlconstant_0_1.v" \
"../../../../IITB_RISC.srcs/sources_1/bd/IITB_RISC/ip/IITB_RISC_xlconstant_0_2/sim/IITB_RISC_xlconstant_0_2.v" \
"../../../../IITB_RISC.srcs/sources_1/bd/IITB_RISC/ip/IITB_RISC_RR_Forwarding_Unit_0_0/sim/IITB_RISC_RR_Forwarding_Unit_0_0.v" \
"../../../../IITB_RISC.srcs/sources_1/bd/IITB_RISC/ip/IITB_RISC_CZ_Control_Unit_0_0/sim/IITB_RISC_CZ_Control_Unit_0_0.v" \
"../../../../IITB_RISC.srcs/sources_1/bd/IITB_RISC/sim/IITB_RISC.v" \
"../../../../IITB_RISC.srcs/sources_1/bd/IITB_RISC/hdl/IITB_RISC_wrapper.v" \
"../../../../IITB_RISC.srcs/sim_1/new/testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
