# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../T03_Loop.srcs/sources_1/imports/exercises/T03_LoopTb.vhd" \

# Do not sort compile order
nosort
