("adv_logic:/\tadv_logic lab3_dgarci23 extracted" (("open" (nil hierarchy "/{lab3_dgarci23 adv_logic extracted }:a"))) (((-23.083 -7.6) (42.055 18.4)) "a" "VLS-GXL" 11))("adv_logic:/\tadv_logic lab3_dgarci23 layout" (("open" (nil hierarchy "/{lab3_dgarci23 adv_logic layout }:a"))) (((-26.048 -9.025) (42.848 18.475)) "a" "VLS-GXL" 10))("adv_logic:/\tadv_logic lab3_dgarci23 schematic" (("open" (nil hierarchy "/{lab3_dgarci23 adv_logic schematic }:a"))) (((-2.74375 -3.75) (6.15 1.5375)) "a" "Schematics XL" 13))("nand2:/\tnand2 hw2_dgarci23 extracted" (("open" (nil hierarchy "/{hw2_dgarci23 nand2 extracted }:a"))) (((-26.884 -3.156) (17.907 14.967)) "a" "VLS-GXL" 26))("nand2:/\tnand2 hw2_dgarci23 schematic" (("open" (nil hierarchy "/{hw2_dgarci23 nand2 schematic }:r"))) (((-2.04375 1.2125) (-0.1375 2.54375)) "r" "Schematics XL" 27))("nand2:/\tnand2 hw2_dgarci23 layout" (("open" (nil hierarchy "/{hw2_dgarci23 nand2 layout }:a"))) (((-28.768 -8.961) (28.769 15.0)) "a" "VLS-GXL" 21))("nand2:/\tnand2 hw2_dgarci23 symbol" (("open" (nil hierarchy "/{hw2_dgarci23 nand2 symbol }:a"))) (((-0.075 -0.53125) (1.75 0.35625)) "a" "Symbol" 13))("sim_nand2:/\tsim_nand2 hw2_dgarci23 schematic" (("open" (nil hierarchy "/{hw2_dgarci23 sim_nand2 schematic }:a"))) (((-2.39375 -3.775) (1.1875 2.4875)) "a" "Schematics XL" 7))("inv:/\tinv lab2_dgarci23 extracted" (("open" (nil hierarchy "/{lab2_dgarci23 inv extracted }:a"))) (((-24.801 -6.433) (26.973 14.233)) "a" "VLS-GXL" 46))("sim_inverter:/\tsim_inverter lab2_dgarci23 schematic" (("open" (nil hierarchy "/{lab2_dgarci23 sim_inverter schematic }:a"))) (((0.11875 -0.89375) (3.68125 1.2125)) "a" "Schematics XL" 38))