<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN""http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd"><html><head><title>Patent US5140386 - Good breakdown voltage levels at relatively high frequencies - Google Patents</title><script>(function(){(function(){function e(a){this.t={};this.tick=function(a,c,b){var d=void 0!=b?b:(new Date).getTime();this.t[a]=[d,c];if(void 0==b)try{window.console.timeStamp("CSI/"+a)}catch(e){}};this.tick("start",null,a)}var a;window.performance&&(a=window.performance.timing);var f=a?new e(a.responseStart):new e;window.jstiming={Timer:e,load:f};if(a){var c=a.navigationStart,d=a.responseStart;0<c&&d>=c&&(window.jstiming.srt=d-c)}if(a){var b=window.jstiming.load;0<c&&d>=c&&(b.tick("_wtsrt",void 0,c),b.tick("wtsrt_",
"_wtsrt",d),b.tick("tbsd_","wtsrt_"))}try{a=null,window.chrome&&window.chrome.csi&&(a=Math.floor(window.chrome.csi().pageT),b&&0<c&&(b.tick("_tbnd",void 0,window.chrome.csi().startE),b.tick("tbnd_","_tbnd",c))),null==a&&window.gtbExternal&&(a=window.gtbExternal.pageT()),null==a&&window.external&&(a=window.external.pageT,b&&0<c&&(b.tick("_tbnd",void 0,window.external.startE),b.tick("tbnd_","_tbnd",c))),a&&(window.jstiming.pt=a)}catch(g){}})();})();
</script><link rel="stylesheet" href="/patents/css/_8a2b04e7bf975d5171d8e4c0b6365c7a/kl_intl_patents_bundle.css" type="text/css" /><script src="/books/javascript/atb_8a2b04e7bf975d5171d8e4c0b6365c7a__en.js"></script><script>function googleTranslateElementInit() {new google.translate.TranslateElement({pageLanguage: "en",gaTrack: true,gaId: "UA-27188110-1",multilanguagePage: true});}</script><script src="//translate.google.com/translate_a/element.js?cb=googleTranslateElementInit"></script><meta name="DC.type" content="Patent"><meta name="DC.title" content="Good breakdown voltage levels at relatively high frequencies"><meta name="DC.contributor" content="John C. Huang" scheme="inventor"><meta name="DC.contributor" content="Gordon S. Jackson" scheme="inventor"><meta name="DC.contributor" content="Raytheon Company" scheme="assignee"><meta name="DC.date" content="1991-5-9" scheme="dateSubmitted"><meta name="DC.description" content="A high electron mobility transistor includes a pair of charge screen layers disposed over a first one of active and charge donor layers of the high electron mobility transistor. The pair of screen layers are patterned to provide a double recessed channel. A first charge screen layer disposed adjacent to the charge donor layer is etched to provide a recess having a first length between source and drain electrodes, whereas a second charge screen layer disposed over the first aforementioned charge screen layer, as well as, a portion of the aforementioned first charge screen layer are etched to provide a second, substantially longer length between source and drain electrodes. The gate electrode is provided in the first aforementioned recess in Schottky barrier contact with the charge donor layer."><meta name="DC.date" content="1992-8-18" scheme="issued"><meta name="DC.relation" content="JP:H01128473" scheme="references"><meta name="DC.relation" content="JP:H01199475" scheme="references"><meta name="DC.relation" content="JP:H0194674" scheme="references"><meta name="DC.relation" content="JP:S59119768" scheme="references"><meta name="DC.relation" content="JP:S594085" scheme="references"><meta name="DC.relation" content="JP:S63318165" scheme="references"><meta name="DC.relation" content="US:4600932" scheme="references"><meta name="DC.relation" content="US:4652896" scheme="references"><meta name="DC.relation" content="US:4821093" scheme="references"><meta name="DC.relation" content="US:4916498" scheme="references"><meta name="DC.relation" content="US:5008717" scheme="references"><meta name="citation_reference" content="IEEE Electron Device Letters, vol. 10, No. 10, Oct. 1989, &quot;A 0.25-Î¼m Gate-Length Pseudomorphic HFET with 32-mW Output Power at 94 GHz&quot;, by Smith et al., pp. 437-439."><meta name="citation_reference" content="IEEE Electron Device Letters, vol. 10, No. 10, Oct. 1989, A 0.25 m Gate Length Pseudomorphic HFET with 32 mW Output Power at 94 GHz , by Smith et al., pp. 437 439."><meta name="citation_reference" content="IEEE Electron Device Letters, vol. 11, No. 1, Jan. 1990, &quot;W-Band Low-Noise In AlAs/InGaAs Lattice-Matched HEMT&#39;s&quot;, by Chao et al., pp. 59-62."><meta name="citation_reference" content="IEEE Electron Device Letters, vol. 11, No. 1, Jan. 1990, W Band Low Noise In AlAs/InGaAs Lattice Matched HEMT s , by Chao et al., pp. 59 62."><meta name="citation_patent_number" content="US:5140386"><meta name="citation_patent_application_number" content="US:07/697,830"><link rel="canonical" href="http://www.google.com/patents/US5140386"/><meta property="og:url" content="http://www.google.com/patents/US5140386"/><meta name="title" content="Patent US5140386 - Good breakdown voltage levels at relatively high frequencies"/><meta name="description" content="A high electron mobility transistor includes a pair of charge screen layers disposed over a first one of active and charge donor layers of the high electron mobility transistor. The pair of screen layers are patterned to provide a double recessed channel. A first charge screen layer disposed adjacent to the charge donor layer is etched to provide a recess having a first length between source and drain electrodes, whereas a second charge screen layer disposed over the first aforementioned charge screen layer, as well as, a portion of the aforementioned first charge screen layer are etched to provide a second, substantially longer length between source and drain electrodes. The gate electrode is provided in the first aforementioned recess in Schottky barrier contact with the charge donor layer."/><meta property="og:title" content="Patent US5140386 - Good breakdown voltage levels at relatively high frequencies"/><meta property="og:type" content="book"/><meta property="og:site_name" content="Google Books"/><meta property="og:image" content="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><link rel="image_src" href="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><script>(function(){try{var aa=function(a,b,c,d){d=d||{};d._sn=["cfg",b,c].join(".");window.gbar.logger.ml(a,d)};var g=window.gbar=window.gbar||{},l=window.gbar.i=window.gbar.i||{},m={},n;function _tvn(a,b){var c=parseInt(a,10);return isNaN(c)?b:c}function _tvf(a,b){var c=parseFloat(a);return isNaN(c)?b:c}function _tvv(a){return!!a}function p(a,b,c){(c||g)[a]=b}g.bv={n:_tvn("2",0),r:"",f:".67.",e:"0",m:_tvn("0",1)};
function q(a,b,c){var d="on"+b;if(a.addEventListener)a.addEventListener(b,c,!1);else if(a.attachEvent)a.attachEvent(d,c);else{var f=a[d];a[d]=function(){var a=f.apply(this,arguments),b=c.apply(this,arguments);return void 0==a?b:void 0==b?a:b&&a}}}var s=function(a){return function(){return g.bv.m==a}},ba=s(1),ca=s(2);p("sb",ba);p("kn",ca);l.a=_tvv;l.b=_tvf;l.c=_tvn;l.i=aa;var da=window.gbar.i.i;var t,u,v,w;function ea(a){v=a}function fa(a){var b;if(b=v&&window.encodeURIComponent)b=a.href,b=!b.match(/^http[s]?:\/\/accounts\.google\.[^/]*\/ClearSID/i)&&!b.match(/^http[s]?:\/\/[^/]*\/accounts\/ClearSID/i);if(b=b&&encodeURIComponent(v()))a.href=a.href.replace(/([?&]continue=)[^&]*/,"$1"+b)}function ga(a){window.gApplication&&(a.href=window.gApplication.getTabUrl(a.href))}
function ha(a){var b=document.forms[0].q,c=window.encodeURIComponent&&b&&b.value,b=b&&b.placeholder;c&&c!=b&&(a.href=a.href.replace(/([?&])q=[^&]*|$/,function(a,b){return(b||"&")+"q="+encodeURIComponent(c)}))}n=l.a("")?ga:ha;
function x(a,b,c,d,f,e){var h=document.getElementById(a);if(h){var k=h.style;k.left=d?"auto":b+"px";k.right=d?b+"px":"auto";k.top=c+"px";k.visibility=u?"hidden":"visible";f&&e?(k.width=f+"px",k.height=e+"px"):(x(t,b,c,d,h.offsetWidth,h.offsetHeight),u=u?"":a)}}
var y=[],ia=function(a,b){y.push(b)},ja=function(a){a=a||window.event;var b=a.target||a.srcElement;a.cancelBubble=!0;null==t&&(a=document.createElement(Array.every||window.createPopup?"iframe":"div"),a.frameBorder="0",t=a.id="gbs",a.src="javascript:''",b.parentNode.appendChild(a),q(document,"click",z));var c=b,b=0;"gb3"!=c.className&&(c=c.parentNode);a=c.getAttribute("aria-owns")||"gbi";var d=c.offsetWidth,f=20<c.offsetTop?46:24;document.getElementById("tphdr")&&(f-=3);var e=!1;do b+=c.offsetLeft||
0;while(c=c.offsetParent);var c=(document.documentElement.clientWidth||document.body.clientWidth)-b-d,h,d=document.body,k=document.defaultView;k&&k.getComputedStyle?(d=k.getComputedStyle(d,""))&&(h=d.direction):h=d.currentStyle?d.currentStyle.direction:d.style.direction;h="rtl"==h;if("gbi"==a){for(d=0;k=y[d++];)k();A(null,window.navExtra);h&&(b=c,e=!0)}else h||(b=c,e=!0);u!=a&&z();x(a,b,f,e)},z=function(){u&&x(u,0,0)},A=function(a,b){var c,d=document.getElementById("gbi"),f=a;f||(f=d.firstChild);
for(;b&&(c=b.pop());){var e=d,h=c,k=f;w||(w="gb2");e.insertBefore(h,k).className=w}},ka=function(a,b,c){if((b=document.getElementById(b))&&a){a.className="gb4";var d=document.createElement("span");d.appendChild(a);d.appendChild(document.createTextNode(" | "));d.id=c;b.appendChild(d)}},la=function(){return document.getElementById("gb_70")},ma=function(){return!!u};p("qs",n);p("setContinueCb",ea);p("pc",fa);p("tg",ja);p("close",z);p("addLink",ka);p("almm",A);p("si",la);p("adh",ia);p("op",ma);var B=function(){},C=function(){},F=function(a){var b=new Image,c=D;b.onerror=b.onload=b.onabort=function(){try{delete E[c]}catch(a){}};E[c]=b;b.src=a;D=c+1},E=[],D=0;p("logger",{il:C,ml:B,log:F});var G=window.gbar.logger;var H={},na={},I=[],oa=l.b("0.1",.1),pa=l.a("1",!0),qa=function(a,b){I.push([a,b])},ra=function(a,b){H[a]=b},sa=function(a){return a in H},J={},K=function(a,b){J[a]||(J[a]=[]);J[a].push(b)},ta=function(a){K("m",a)},L=function(a,b){var c=document.createElement("script");c.src=a;c.async=pa;Math.random()<oa&&(c.onerror=function(){c.onerror=null;B(Error("Bundle load failed: name="+(b||"UNK")+" url="+a))});(document.getElementById("xjsc")||document.getElementsByTagName("body")[0]||
document.getElementsByTagName("head")[0]).appendChild(c)},N=function(a){for(var b=0,c;(c=I[b])&&c[0]!=a;++b);!c||c[1].l||c[1].s||(c[1].s=!0,M(2,a),c[1].url&&L(c[1].url,a),c[1].libs&&m.d&&m.d(c[1].libs))},O=function(a){K("gc",a)},P=null,ua=function(a){P=a},M=function(a,b,c){if(P){a={t:a,b:b};if(c)for(var d in c)a[d]=c[d];try{P(a)}catch(f){}}};p("mdc",H);p("mdi",na);p("bnc",I);p("qGC",O);p("qm",ta);p("qd",J);p("lb",N);p("mcf",ra);p("bcf",qa);p("aq",K);p("mdd","");p("has",sa);
p("trh",ua);p("tev",M);var Q=l.b("0.1",.001),R=0;
function _mlToken(a,b){try{if(1>R){R++;var c,d=a,f=b||{},e=encodeURIComponent,h=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&jexpid=",e("17483"),"&srcpg=",e("prop=22"),"&jsr=",Math.round(1/Q),"&ogev=",e("rZntU-uuK46EogTm54GAAw"),"&ogf=",g.bv.f,"&ogrp=",e("1"),"&ogv=",e("1407723702.0"),"&oggv="+e("es_plusone_gc_20140723.0_p0"),"&ogd=",e("com"),"&ogc=",e("JPN"),"&ogl=",e("en")];f._sn&&(f._sn="og."+
f._sn);for(var k in f)h.push("&"),h.push(e(k)),h.push("="),h.push(e(f[k]));h.push("&emsg=");h.push(e(d.name+":"+d.message));var r=h.join("");S(r)&&(r=r.substr(0,2E3));c=r;var Aa=window.gbar.logger._aem(a,c);F(Aa)}}catch(Na){}}var S=function(a){return 2E3<=a.length},va=function(a,b){return b};function T(a){B=a;p("_itl",S,G);p("_aem",va,G);p("ml",B,G);a={};H.er=a}l.a("")?T(function(a){throw a;}):l.a("1")&&Math.random()<Q&&T(_mlToken);I.push(["m",{url:"//ssl.gstatic.com/gb/js/scm_7385cc5883250b43a39405734c1bea59.js"}]);g.mcf("c",{});g.sg={c:""};if(l.a("1")){var wa=l.a("");I.push(["gc",{auto:wa,url:"//ssl.gstatic.com/gb/js/abc/gci_91f30755d6a6b787dcc2a4062e6e9824.js",libs:"googleapis.client:plusone:gapi.iframes"}]);var xa={version:"gci_91f30755d6a6b787dcc2a4062e6e9824.js",index:"",lang:"en"};H.gc=xa;var U=function(a){window.googleapis&&window.iframes?a&&a():(a&&O(a),N("gc"))};p("lGC",U);l.a("1")&&p("lPWF",U)};window.__PVT="";if(l.a("1")&&l.a("1")){var V=function(a){U(function(){K("pw",a);N("pw")})};p("lPW",V);I.push(["pw",{url:"//ssl.gstatic.com/gb/js/abc/pwm_45f73e4df07a0e388b0fa1f3d30e7280.js"}]);var W=[],ya=function(a){W[0]=a},za=function(a,b){var c=b||{};c._sn="pw";B(a,c)},Ba={signed:W,elog:za,base:"https://plusone.google.com/u/0",loadTime:(new Date).getTime()};H.pw=Ba;var X=function(a,b){for(var c=b.split("."),d=function(){var b=arguments;a(function(){for(var a=g,d=0,e=c.length-1;d<e;++d)a=a[c[d]];a[c[d]].apply(a,b)})},f=g,e=0,h=c.length-1;e<h;++e)f=
f[c[e]]=f[c[e]]||{};return f[c[e]]=d};X(V,"pw.clk");X(V,"pw.hvr");p("su",ya,g.pw)};function Ca(){function a(){for(var b;(b=e[h++])&&"m"!=b[0]&&!b[1].auto;);b&&(M(2,b[0]),b[1].url&&L(b[1].url,b[0]),b[1].libs&&m.d&&m.d(b[1].libs));h<e.length&&setTimeout(a,0)}function b(){0<f--?setTimeout(b,0):a()}var c=l.a("1"),d=l.a(""),f=3,e=I,h=0,k=window.gbarOnReady;if(k)try{k()}catch(r){da(r,"ml","or")}d?p("ldb",a):c?q(window,"load",b):b()}p("rdl",Ca);var Da={D:1,H:2,da:3,p:4,W:5,M:6,F:7,g:8,ha:9,U:10,L:11,T:12,S:13,N:14,Q:15,P:16,fa:17,w:18,O:19,ga:20,ea:21,u:22,G:23,ja:24,ka:25,ia:26,A:27,j:28,o:29,k:30,ca:31,Z:32,$:33,J:34,K:35,ba:36,aa:37,Y:38,B:39,R:40,v:41,X:42,V:43,h:48,C:49,I:500},Y=[1,2,3,4,5,6,9,10,11,13,14,28,29,30,34,35,37,38,39,40,41,42,43,48,49,500];var Z=l.b("0.001",1E-4),Ea=l.b("1",1),Fa=!1,Ga=!1;if(l.a("1")){var Ha=Math.random();Ha<=Z&&(Fa=!0);Ha<=Ea&&(Ga=!0)}var Ia=Da,$=null;function Ja(){var a=0,b=function(b,d){l.a(d)&&(a|=b)};b(1,"");b(2,"");b(4,"");b(8,"");return a}
function Ka(a,b){var c=Z,d=Fa,f;f=a;if(!$){$={};for(var e=0;e<Y.length;e++){var h=Y[e];$[h]=!0}}if(f=!!$[f])c=Ea,d=Ga;if(d){d=encodeURIComponent;g.rp?(f=g.rp(),f="-1"!=f?f:"1"):f="1";c=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&oge=",a,"&ogex=",d("17483"),"&ogev=",d("rZntU-uuK46EogTm54GAAw"),"&ogf=",g.bv.f,"&ogp=",d("22"),"&ogrp=",d(f),"&ogsr=",Math.round(1/c),"&ogv=",d("1407723702.0"),"&oggv="+
d("es_plusone_gc_20140723.0_p0"),"&ogd=",d("com"),"&ogl=",d("en"),"&ogc=",d("JPN"),"&ogus=",Ja()];if(b){"ogw"in b&&(c.push("&ogw="+b.ogw),delete b.ogw);var k;f=b;e=[];for(k in f)0!=e.length&&e.push(","),e.push(La(k)),e.push("."),e.push(La(f[k]));k=e.join("");""!=k&&(c.push("&ogad="),c.push(d(k)))}F(c.join(""))}}function La(a){"number"==typeof a&&(a+="");return"string"==typeof a?a.replace(".","%2E").replace(",","%2C"):a}C=Ka;p("il",C,G);var Ma={};H.il=Ma;setTimeout(function(){C(Ia.g)},0);}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var b=window.gbar.i.i;var c=window.gbar;var f=function(d){try{var a=document.getElementById("gbom");a&&d.appendChild(a.cloneNode(!0))}catch(e){b(e,"omas","aomc")}};c.aomc=f;}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var a=window.gbar;a.mcf("pm",{p:""});}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{window.gbar.rdl();}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
if (window['_OC_timingAction']) {window['_OC_timingAction']('patents_refpage');}</script><style>#gbar,#guser{font-size:13px;padding-top:1px !important;}#gbar{float:left;height:22px}#guser{padding-bottom:7px !important;text-align:right}.gbh,.gbd{border-top:1px solid #c9d7f1;font-size:1px}.gbh{height:0;position:absolute;top:24px;width:100%}#gbs,.gbm{background:#fff;left:0;position:absolute;text-align:left;visibility:hidden;z-index:1000}.gbm{border:1px solid;border-color:#c9d7f1 #36c #36c #a2bae7;z-index:1001}.gb1{margin-right:.5em}.gb1,.gb3{zoom:1}.gb2{display:block;padding:.2em .5em}.gb2,.gb3{text-decoration:none !important;border-bottom:none}a.gb1,a.gb4{text-decoration:underline !important}a.gb1,a.gb2,a.gb3,a.gb4{color:#00c !important}.gbi .gb3,.gbi .gb2,.gbi .gb4{color:#dd8e27 !important}.gbf .gb3,.gbf .gb2,.gbf .gb4{color:#900 !important}a.gb2:hover{background:#36c;color:#fff !important}#gbar .gbz0l{color:#000 !important;cursor:default;font-weight:bold;text-decoration:none !important}
#gbar { padding:.3em .6em !important;}</style></head><body  topmargin="3" marginheight="3"><div id=gbar><nobr><a onclick=gbar.qs(this);gbar.logger.il(1,{t:1}); class=gb1 id=gb_1 href="https://www.google.com/search?sa=N&tab=tw">Search</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:2}); class=gb1 id=gb_2 href="http://www.google.com/search?hl=en&tbm=isch&source=og&sa=N&tab=ti">Images</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:8}); class=gb1 id=gb_8 href="http://maps.google.com/maps?hl=en&sa=N&tab=tl">Maps</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:78}); class=gb1 id=gb_78 href="https://play.google.com/?hl=en&sa=N&tab=t8">Play</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:36}); class=gb1 id=gb_36 href="http://www.youtube.com/results?sa=N&tab=t1">YouTube</a> <a onclick=gbar.logger.il(1,{t:5}); class=gb1 id=gb_5 href="http://news.google.com/nwshp?hl=en&tab=tn">News</a> <a onclick=gbar.logger.il(1,{t:23}); class=gb1 id=gb_23 href="https://mail.google.com/mail/?tab=tm">Gmail</a> <a onclick=gbar.logger.il(1,{t:25}); class=gb1 id=gb_25 href="https://drive.google.com/?tab=to">Drive</a> <a class=gb3 href="http://www.google.com/intl/en/options/" onclick="this.blur();gbar.tg(event);return !1" aria-haspopup=true><u>More</u> <small>&#9660;</small></a><div class=gbm id=gbi><a onclick=gbar.logger.il(1,{t:24}); class=gb2 id=gb_24 href="https://www.google.com/calendar?tab=tc">Calendar</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:51}); class=gb2 id=gb_51 href="http://translate.google.com/?hl=en&sa=N&tab=tT">Translate</a><a onclick=gbar.logger.il(1,{t:17}); class=gb2 id=gb_17 href="http://www.google.com/mobile/?hl=en&tab=tD">Mobile</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:10}); class=gb2 id=gb_10 href="http://www.google.com/search?hl=en&tbo=u&tbm=bks&source=og&sa=N&tab=tp">Books</a><a onclick=gbar.logger.il(1,{t:212}); class=gb2 id=gb_212 href="https://wallet.google.com/manage/?tab=ta">Wallet</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:6}); class=gb2 id=gb_6 href="http://www.google.com/search?hl=en&tbo=u&tbm=shop&source=og&sa=N&tab=tf">Shopping</a><a onclick=gbar.logger.il(1,{t:30}); class=gb2 id=gb_30 href="http://www.blogger.com/?tab=tj">Blogger</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:27}); class=gb2 id=gb_27 href="http://www.google.com/finance?sa=N&tab=te">Finance</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:31}); class=gb2 id=gb_31 href="https://plus.google.com/photos?sa=N&tab=tq">Photos</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:12}); class=gb2 id=gb_12 href="http://www.google.com/search?hl=en&tbo=u&tbm=vid&source=og&sa=N&tab=tv">Videos</a><div class=gb2><div class=gbd></div></div><a onclick=gbar.logger.il(1,{t:66}); href="http://www.google.com/intl/en/options/" class=gb2>Even more &raquo;</a></div></nobr></div><div id=guser width=100%><nobr><span id=gbn class=gbi></span><span id=gbf class=gbf></span><span id=gbe></span><a target=_top id=gb_70 href="https://www.google.com/accounts/Login?service=&continue=http://www.google.com/patents%3Fhl%3Den&hl=en" class=gb4>Sign in</a><div style="display: none"><div class=gbm id=gbd5 aria-owner=gbg5><div class=gbmc><ol id=gbom class=gbmcc></ol></div></div></div></nobr></div><div class=gbh style=left:0></div><div class=gbh style=right:0></div><div role="alert" style="position: absolute; left: 0; right: 0;"><a href="http://www.google.com/patents/us5140386?hl=en&amp;output=html_text" title="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."><img border="0" src="http://www.google.com/images/cleardot.gif"alt="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."></a></div><div id="guser"><nobr></nobr></div><div style="clear:both;"></div><div id="gb-top-search-box" class="gb-top-search-box-small gb-reset"><table><tr><td class="logo"><a href="http://www.google.com/patents" class="logo-link"><img class="logo-img" src="/intl/en/images/logos/google_logo_41.png" alt="Go to Google Books Home" height="41"/></a></td><td><form action="http://www.google.com/search" name="f" id="vheadf" method="get"><span id="hf"></span><input type="hidden" name="tbm" value="pts"/><input type="hidden" name="tbo" value="1"/><input type="hidden" name="hl" value="en"/><table><tr><td><div class="inputs"><table><tr><td><div class="text-input"><input type="text" name="q" id="vheadq" class="text" maxlength="2048" size="31" value="" title="Search Patents" accesskey="s" autocomplete="off"/><script>window._OC_autoDir &&window._OC_autoDir('vheadq', 'tia-vheadq');</script></div></td><td><div class="submit-input"><input name="btnG" class="submit" type="submit" value=""/></div></td></tr></table></div></td><td class="col-ext-links"><div class="ext-links"><a href="http://www.google.com/advanced_patent_search">&lt;nobr&gt;Advanced Patent Search&lt;/nobr&gt;</a></div></td></tr></table></form></td></tr></table></div><div class="kd-appbar"><h2 class="kd-appname"><a href="/patents">Patents</a></h2><div class="kd-buttonbar left" id="left-toolbar-buttons"><a id="appbar-write-review-link" href=""></a><a id="appbar-view-print-sample-link" href=""></a><a id="appbar-view-ebook-sample-link" href=""></a><a id="appbar-patents-prior-art-finder-link" href="https://www.google.com/patents/related/US5140386"></a><a id="appbar-patents-discuss-this-link" href="http://www.google.com/url?id=VN0zBAABERAJ&amp;q=http://patents.stackexchange.com/redirect/google-patents%3Fpatent%3DUS5140386&amp;usg=AFQjCNFN1ThjD_jzx_R5gW1905_-tFwh9Q" data-is-grant="true"></a><a id="appbar-read-patent-link" href="//docs.google.com/viewer?url=patentimages.storage.googleapis.com/pdfs/US5140386.pdf"></a><a id="appbar-download-pdf-link" href="//patentimages.storage.googleapis.com/pdfs/US5140386.pdf"></a></div><div class="kd-buttonbar right" id="right-toolbar-buttons"></div></div><div id="books-microdata" itemscope=""itemtype="http://schema.org/Book"itemid="http://www.google.com/patents/US5140386" style="display:none"><span itemprop="description">A high electron mobility transistor includes a pair of charge screen layers disposed over a first one of active and charge donor layers of the high electron mobility transistor. The pair of screen layers are patterned to provide a double recessed channel. A first charge screen layer disposed adjacent...</span><span itemprop="url">http://www.google.com/patents/US5140386?utm_source=gb-gplus-share</span><span class="main-title" itemprop="name">Patent US5140386 - Good breakdown voltage levels at relatively high frequencies</span><img itemprop="image" src="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"alt="Patent US5140386 - Good breakdown voltage levels at relatively high frequencies" title="Patent US5140386 - Good breakdown voltage levels at relatively high frequencies"></div><div style="display: none"><ol id="ofe-gear-menu-contents" class="gbmcc"><li class="gbe gbmtc"><a class="gbmt goog-menuitem-content" id="" href="http://www.google.com/advanced_patent_search">Advanced Patent Search</a></li></ol></div><table id="viewport_table" cellpadding="0" style="clear:both" cellspacing="0"><tr><td id="viewport_td"><div class=vertical_module_list_row><div id=intl_patents class=about_content><div id=intl_patents_v><table class="patent-bibdata"><tr><td class="patent-bibdata-heading">Publication number</td><td class="single-patent-bibdata">US5140386 A</td></tr><tr><td class="patent-bibdata-heading">Publication type</td><td class="single-patent-bibdata">Grant</td></tr><tr><td class="patent-bibdata-heading">Application number</td><td class="single-patent-bibdata">US 07/697,830</td></tr><tr><td class="patent-bibdata-heading">Publication date</td><td class="single-patent-bibdata">Aug 18, 1992</td></tr><tr><td class="patent-bibdata-heading">Filing date</td><td class="single-patent-bibdata">May 9, 1991</td></tr><tr><td class="patent-bibdata-heading">Priority date<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed."></span></td><td class="single-patent-bibdata">May 9, 1991</td></tr><tr><td class="patent-bibdata-heading">Fee status<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The fee status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status or dates listed."></span></td><td class="single-patent-bibdata">Paid</td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Also published as</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/DE69226220D1">DE69226220D1</a>, </span><span class="patent-bibdata-value"><a href="/patents/DE69226220T2">DE69226220T2</a>, </span><span class="patent-bibdata-value"><a href="/patents/EP0514079A2">EP0514079A2</a>, </span><span class="patent-bibdata-value"><a href="/patents/EP0514079A3">EP0514079A3</a>, </span><span class="patent-bibdata-value"><a href="/patents/EP0514079B1">EP0514079B1</a></span></span></td></tr><tr class="patent-bibdata-list-row alternate-patent-number"><td class="patent-bibdata-heading">Publication number</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value">07697830, </span><span class="patent-bibdata-value">697830, </span><span class="patent-bibdata-value">US 5140386 A, </span><span class="patent-bibdata-value">US 5140386A, </span><span class="patent-bibdata-value">US-A-5140386, </span><span class="patent-bibdata-value">US5140386 A, </span><span class="patent-bibdata-value">US5140386A</span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Inventors</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22John+C.+Huang%22">John C. Huang</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Gordon+S.+Jackson%22">Gordon S. Jackson</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Original Assignee</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=inassignee:%22Raytheon+Company%22">Raytheon Company</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Export Citation</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US5140386.bibtex">BiBTeX</a>, </span><span class="patent-bibdata-value"><a href="/patents/US5140386.enw">EndNote</a>, </span><span class="patent-bibdata-value"><a href="/patents/US5140386.ris">RefMan</a></span></span></td></tr><tr class="patent-internal-links"><td colspan=2><span class="patent-bibdata-value"><a href="#backward-citations">Patent Citations</a> (11),</span> <span class="patent-bibdata-value"><a href="#npl-citations">Non-Patent Citations</a> (4),</span> <span class="patent-bibdata-value"><a href="#forward-citations">Referenced by</a> (28),</span> <span class="patent-bibdata-value"><a href="#classifications">Classifications</a> (12),</span> <span class="patent-bibdata-value"><a href="#legal-events">Legal Events</a> (7)</span> </td></tr><tr><td colspan=2 class="patent-bibdata-external-link-spacer-top"></td></tr><tr class="patent-bibdata-external-link-spacer-bottom"></tr><tr><td colspan=2><span class="patent-bibdata-heading">External Links:&nbsp;</span><span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=VN0zBAABERAJ&q=http://patft.uspto.gov/netacgi/nph-Parser%3FSect2%3DPTO1%26Sect2%3DHITOFF%26p%3D1%26u%3D/netahtml/PTO/search-bool.html%26r%3D1%26f%3DG%26l%3D50%26d%3DPALL%26RefSrch%3Dyes%26Query%3DPN/5140386&usg=AFQjCNG-Y9Bk8yuIWR_D3Y8uV4E0v0mk8Q">USPTO</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=VN0zBAABERAJ&q=http://assignments.uspto.gov/assignments/q%3Fdb%3Dpat%26pat%3D5140386&usg=AFQjCNHIxTFaju8Ay-H_4M0NNO355Ej5wg">USPTO Assignment</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=VN0zBAABERAJ&q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DUS%26NR%3D5140386A%26KC%3DA%26FT%3DD&usg=AFQjCNFCJiVBB310CToqrs0rAAZRU_7gig">Espacenet</a></span></span></td></tr><tr class="patent-bibdata-group-spacer"></tr></table><div class="number-and-title"><span class="patent-title"><invention-title mxw-id="PT129493470" lang="EN" load-source="ifi">Good breakdown voltage levels at relatively high frequencies</invention-title></span><br><span class="patent-number">US 5140386 A</span></div><div class="patent-section patent-abstract-section"><div class="patent-section-header"><span class="patent-section-title">Abstract</span></div><div class="patent-text"><abstract mxw-id="PA37149805" lang="EN" load-source="patent-office"> <div class="abstract">A high electron mobility transistor includes a pair of charge screen layers disposed over a first one of active and charge donor layers of the high electron mobility transistor. The pair of screen layers are patterned to provide a double recessed channel. A first charge screen layer disposed adjacent to the charge donor layer is etched to provide a recess having a first length between source and drain electrodes, whereas a second charge screen layer disposed over the first aforementioned charge screen layer, as well as, a portion of the aforementioned first charge screen layer are etched to provide a second, substantially longer length between source and drain electrodes. The gate electrode is provided in the first aforementioned recess in Schottky barrier contact with the charge donor layer.</div>
  </abstract></div></div><div class="patent-section patent-drawings-section"><div class="patent-section-header"><span class="patent-section-title">Images<span class="patent-section-count">(2)</span></span></div><div class="patent-drawings-body"><div class="patent-drawings-carousel"><div class="drawings"><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5140386-1.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5140386-1.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5140386-2.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5140386-2.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div></div></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img" alt="Previous page"src="/googlebooks/images/kennedy/page_left.png"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img" alt="Next page"src="/googlebooks/images/kennedy/page_right.png"width="21" height="21" /></div></div></div><div class="patent-post-drawings"></div><div class="patent-section patent-claims-section"><div class="patent-section-header"><span class="patent-section-title">Claims<span class="patent-section-count">(17)</span></span></div><div class="patent-text"><div mxw-id="PCLM59089810" lang="EN" load-source="patent-office" class="claims">
    <claim-statement>What is claimed is:</claim-statement> <div class="claim"> <div num="1" class="claim">
      <div class="claim-text">1. A transistor comprises:<div class="claim-text">a charge donor layer comprised of a first Group III-V material;</div> <div class="claim-text">a channel layer disposed adjacent said charge donor layer and comprised of a second Group III-V material having a bandgap energy lower than the bandgap energy of said first Group III-V material;</div> <div class="claim-text">a pair of ohmic contacts disposed over first portions of said charge donor and channel layers and a Schottky barrier contact disposed over second portions of said charge donor and channel layers; and</div> <div class="claim-text">means for shielding at least one of said charge donor and channel layers from the effects of surface charges which are present in regions between gate and drain electrodes of the transistor, said means further comprising:</div> <div class="claim-text">a first charge screen layer corresponding to a portion of said charge donor layer; and</div> <div class="claim-text">a second charge screen layer comprised of a third Group III-material having a bandgap energy lower than the bandgap energy of said first Group III-V material disposed adjacent said gate electrode and at least one drain and source electrodes of said transistor.</div> </div>
    </div>
    </div> <div class="claim-dependent"> <div num="2" class="claim">
      <div class="claim-text">2. The transistor, as recited in claim 1, wherein said charge donor layer has a first portion adjacent said channel being of an undoped Group III-V material, an intermediate portion adjacent said undoped portion comprised of a dopant sheet of N-type dopant having a concentration of dopant atoms confined to a few atomic layer thicknesses of the charge donor layer and a third portion of said layer being a relatively lightly doped region of said charge donor layer with said third portion corresponding to the first charge screen layer.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="3" class="claim">
      <div class="claim-text">3. The transistor, as recited in claim 2, wherein said second charge screen layer comprised of relatively lightly doped Group III-V material has a dopant concentration of 1Ã10<sup>17</sup> to 5Ã10<sup>17</sup> atoms/cc in a region thereof disposed adjacent the gate electrode, and source and drain electrodes of the transistor.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="4" class="claim">
      <div class="claim-text">4. The transistor, as recited in claim 3, wherein said first charge screen layer has a first recess having a first width disposed therethrough and a second recess aligned over the first recess having a second, substantially larger width than that of the first recess disposed through a portion of the thickness of the second charge screen layer.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="5" class="claim">
      <div class="claim-text">5. The transistor, as recited in claim 1, wherein said charge donor layer is comprised of aluminum gallium arsenide and said channel layer is comprised of gallium arsenide.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="6" class="claim">
      <div class="claim-text">6. The structure, as recited in claim 1, wherein said first material is aluminum gallium arsenide, said second material is indium gallium arsenide, and said third material is gallium arsenide.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="7" class="claim">
      <div class="claim-text">7. The transistor, as recited in claim 1, wherein said charge donor layer is a first charge donor layer and said transistor further comprises a second charge donor layer comprised of said first Group III-V material disposed on an opposing surface of said channel layer such that said first charge donor layer and said second charge donor layer are disposed to sandwich said channel layer.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="8" class="claim">
      <div class="claim-text">8. The transistor, as recited in claim 7, wherein said second charge donor layer comprises:<div class="claim-text">a first portion adjacent said channel layer being of an undoped first Group III-V material, an intermediate portion of said charge donor layer adjacent said undoped portion comprised of a dopant sheet of n-type dopant having a concentration of dopant atoms confined to a few atomic layer thicknesses of the second charge donor layer and a third portion of said second charge donor layer disposed adjacent said dopant sheet being an undoped region of said first Group III-V material.</div> </div>
    </div>
    </div> <div class="claim-dependent"> <div num="9" class="claim">
      <div class="claim-text">9. The transistor, as recited in claim 8, wherein said first charge donor layer has a first portion adjacent said channel being of an undoped first Group III-V material, an intermediate portion of said charge donor layer adjacent said undoped portion comprised of a dopant sheet of n-type dopant having a concentration of dopant atoms confined to a few atomic layer thicknesses of the first charge donor layer, and a third portion of said first charge donor layer being a relatively lightly doped region of said first charge donor layer with said third portion corresponding to the first charge screen layer.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="10" class="claim">
      <div class="claim-text">10. The transistor, as recited in claim 7, wherein said second charge screen layer is comprised of doped third Group III-V material disposed adjacent the gate electrode and source and drain electrodes of the high electron mobility transistor and having a dopant concentration in the range of about 1Ã10<sup>17</sup> to 5Ã10<sup>17</sup> atoms/cc.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="11" class="claim">
      <div class="claim-text">11. The transistor, as recited in claim 10, wherein said first charge screen layer has a first recess having a first width disposed therethrough and a second recess aligned over the first recess having a second, substantially larger width than that of the first recess and disposed through a portion of the thickness of the second charge screen layer.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="12" class="claim">
      <div class="claim-text">12. The transistor, as recited in claim 11, further comprising a pair of spaced contact regions comprised of said third Group III-V material having a dopant concentration greater than about 1Ã10<sup>18</sup> atoms per square centimeter disposed between said corresponding pair of source and drain electrodes and said charge screen layer.</div>
    </div>
    </div> <div class="claim"> <div num="13" class="claim">
      <div class="claim-text">13. A high electron mobility transistor comprises:<div class="claim-text">a semi-insulating substrate;</div> <div class="claim-text">a channel layer comprised of a first Group III-V material disposed over said semi-insulating substrate;</div> <div class="claim-text">a charge donor layer disposed over said channel layer and comprised of a second Group III-V material having a bandgap higher than that of the corresponding bandgap of the material of the channel layer, a first region of said second Group III-V material being undoped, a second region of said charge donor layer having a dopant confined to a few angstroms thickness of said charge donor layer and having a dopant concentration generally in the range of about 2.0Ã10<sup>12</sup> to 5Ã10<sup>12</sup> atoms per square centimeter, and a third region comprised of a relatively lightly doped portion of said second Group III-V material;</div> <div class="claim-text">a charge screen layer comprised of a lightly doped N-type region of a first Group III-V material disposed over said third region of said charge donor layer;</div> <div class="claim-text">a pair of spaced contact regions comprised of said first Group III-V material having a dopant concentration greater than about 1Ã10<sup>18</sup> atoms per cubic centimeter disposed over said charge screen layer;</div> <div class="claim-text">a gate electrode disposed in Schottky barrier contact with said third region of said charge donor layer; and</div> <div class="claim-text">a pair of source and drain electrodes disposed in ohmic contact with said spaced contact regions.</div> </div>
    </div>
    </div> <div class="claim-dependent"> <div num="14" class="claim">
      <div class="claim-text">14. The transistor, as recited in claim 13, wherein said third region of said charge donor layer and a selective portion of said charge screen layer has a first aperture and wherein said charge screen layer and spaced contact regions have therein a second relatively wide aperture compared to that of the first aperture and said second aperture disposed in alignment over the first aperture and said gate is disposed in said first aperture.</div>
    </div>
    </div> <div class="claim"> <div num="15" class="claim">
      <div class="claim-text">15. A high electron mobility transistor comprising:<div class="claim-text">a substrate;</div> <div class="claim-text">a channel layer comprised of a first Group III-V material disposed over said substrate;</div> <div class="claim-text">a charge donor layer disposed over said channel layer comprised of:<div class="claim-text">a first region of undoped second Group III-V material having a bandgap higher than the corresponding bandgap of the material of the channel layer;</div> <div class="claim-text">a second region of said charge donor layer having a dopant confined to a few angstroms thickness of said charge donor layer and having a dopant concentration in the range of about Ã10<sup>12</sup> to 5Ã10<sup>12</sup> atoms per square centimeter; and</div> <div class="claim-text">a third region comprised of a relatively lightly doped portion of said second Group III-V material compared to the dopant concentration of said second region;</div> </div> <div class="claim-text">a charge screen layer comprised of a third Group III-V material disposed over said third region of said charge donor layer with said charge screen layer having a portion of lightly doped n-type material;</div> <div class="claim-text">a gate electrode disposed in Schottky barrier contact with said third region of said charge donor layer in a region of said charge donor layer underlying the portion of said charge screen layer which is lightly doped n-type; and</div> <div class="claim-text">a pair of source and drain electrodes disposed in ohmic contact over said charge screen layer.</div> </div>
    </div>
    </div> <div class="claim-dependent"> <div num="16" class="claim">
      <div class="claim-text">16. The structure, as recited in claim 15, wherein said charge donor layer is comprised of aluminum gallium arsenide and said channel layer is comprised of gallium arsenide.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="17" class="claim">
      <div class="claim-text">17. The structure, as recited in claim 15, wherein said first material is indium gallium arsenide, said second material is aluminum gallium arsenide, and said third material is gallium arsenide.</div>
    </div>
  </div> </div></div></div><div class="patent-section patent-description-section"><div class="patent-section-header"><span class="patent-section-title">Description</span></div><div class="patent-text"><div mxw-id="PDES66220096" lang="EN" load-source="patent-office" class="description">
    <heading>BACKGROUND OF THE INVENTION</heading> <p>This invention relates generally to field effect transistors and, more particularly, to high electron mobility field effect transistors.</p>
    <p>As is known in the art, there are several types of active devices used at microwave and millimeter wave frequencies to provide amplification of radio frequency signals. In general, one of the more common semiconductor devices used at these frequencies are field effect transistors, in particularly metal semiconductor field effect transistors (MESFETs) and high electron mobility transistors (HEMTs). Each of these transistors are provided from Group III-V materials such as gallium arsenide. What distinguishes a HEMT from a MESFET is that in a HEMT charge is transferred from a doped charge donor layer to an undoped channel layer whereas in a MESFET the charge layer and the channel layer are the same layer. Due to the presence of an undoped channel layer in a HEMT, charge transport properties of the undoped channel layer are better than those of the doped channel layer of a MESFET type structure. Accordingly, HEMTs provide higher frequency operation than MESFETs.</p>
    <p>In a HEMT, the charge donor layer is generally a wide bandgap material, such as aluminum gallium arsenide whereas the channel layer is a lower bandgap material, such as gallium arsenide or indium gallium arsenide. It is to be noted that bandgap refers to the potential gap between valance and conduction bands of the semiconductor materials.</p>
    <p>In general, there are two types of HEMT structures. One type is simply referred to as a HEMT, whereas the other type is referred to as a pseudomorphic HEMT. The difference between the HEMT and the pseudomorphic HEMT is that in the pseudomorphic HEMT one or more of the layers incorporated into the HEMT structure is comprised of a material having a lattice constant which differs significantly from the lattice constants of the other materials of the device. Thus, due to resulting lattice constant mismatch, the crystal structure of the material providing the channel layer is strained.</p>
    <p>In a HEMT structure, charge is transferred from the donor layer to an undoped channel layer. For Group III-V materials, a doped charge donor layer is comprised of a wide bandgap material, such as gallium aluminum arsenide, whereas the channel layer is typically comprised of a material having better electron transport properties. Typically, a lower bandgap material, such as gallium arsenide is used. In a pseudomorphic HEMT, the undoped gallium arsenide channel layer is replaced by a channel layer comprised of a lower bandgap material, such as indium gallium arsenide. In either event, however, each of the HEMT and pseudomorphic HEMT structures are used to provide amplification of high frequency microwave and millimeter wave signals.</p>
    <p>For low noise and high frequency applications of high electron mobility transistors, it is important to have a narrow recess disposed through the contact layers of the device and over the charge donor layer. That is, the recess opening is preferably only slightly longer than the gate length of the gate electrode disposed within the recess. This arrangement has provided HEMTs and pseudomorphic HEMTs that have relatively high frequency operating characteristics and relatively low noise figures. For power applications in MESFETs, it is generally known that a recessed opening larger than the gate is necessary to provide the MESFET having relatively high gate to drain breakdown voltage characteristics.</p>
    <p>Returning to a HEMT, on the etched gallium aluminum arsenide surface which is generally the upper surface in most HEMT structures, there exists a large number of surface states. Such surface states also exist on the GaAs surface. Some authors have estimated the surface states to be as many as 10<sup>14</sup> cm<sup>-2</sup>. These states most likely arise from gallium and aluminum oxides. It has been suggested that these states once occupied, increase the gate to drain breakdown voltage characteristic by capturing electrons and thus decreasing the electric field concentrated at the gate metal edge on the drain side of the transistor.</p>
    <p>The breakdown voltage characteristics of high electron mobility transistors has limited their use to relatively low power, low noise applications. This follows since the output impedance of a HEMT is generally related to the drain bias level. Low breakdown voltage characteristics limits the operating drain voltage of a HEMT. For a given DC power level, it is general advantageous to bias a HEMT for high power applications at relatively high drain voltages and low drain current rather than vice versa. Biased at high drain voltage provides a higher output impedance for the HEMT and therefore a more easy impedance match to a 50 ohm system characteristic impedance which is generally encountered in most applications. In particular, this match is more easily made over broad ranges of operating frequencies. Further, to provide high levels of RF voltage gain from such a device it is generally necessary to operate the device at a relatively high drain voltage DC bias. However, as indicated above, although it would be desirable to bias HEMTs at higher breakdown voltage, such is generally not possible since the HEMTs have relatively low breakdown voltage characteristics.</p>
    <p>Therefore, high electron mobility transistors are used in relatively low power, low noise, applications, because the known high electron mobility transistors generally have relatively low gate to drain reverse breakdown voltage characteristics. This situation is undesirable since the high frequency characteristics of HEMTs and the relatively high gain of HEMTs in comparison to MESFETs, would otherwise be useful for higher power applications.</p>
    <heading>SUMMARY OF THE INVENTION</heading> <p>In accordance with the present invention, a high electron mobility transistor includes a charge donor layer comprised of a first Group III-V material and a channel layer disposed adjacent to said charge donor layer and comprised of a second Group III-V material having a bandgap energy lower than the bandgap energy of said first Group III-V material. The high electron mobility transistor further includes a pair of ohmic contacts disposed over a first one of said charge donor and channel layers and a Schottky barrier contact disposed on a second one of said charge donor and channel layers. The high electron mobility transistor further includes means for shielding or screening the channel layer from surface charges present in the region between the gate and drain electrodes of the high electron mobility transistor. With such an arrangement, by providing a shield to screen the channel layer from surface charge, the parasitic effects associated with surface charges in the gate to drain region of the transistor are reduced thereby permitting higher breakdown voltage characteristics from the high electron mobility transistor without degrading the RF performance characteristics of the HEMT.</p>
    <p>We believe that breakdown voltage limitations in high electron mobility transistors are at least partially related to surface states or excess surface charge present in the charge donor layer or channel layer of the transistor. These surface states are the same surface states generally believed to alleviate the high electric field between the gate metal edge and the charge donor layer on the drain side of the device. Electrons can spatially tunnel from the metal gates to the nearby surface states in the semiconductor layers, such as the charged donor layer. However, as the gate to drain voltage increases, those surface states which are spatially removed from the gate electrode also become ionized. These trapped electrons thus provide a depletion region which is generally commensurate with the density of the surface states. The re-emission of these trapped charges requires a finite transit time which is generally much greater than the transit time of charge response under the gate electrode. Thus, the depletion region is essentially static relative to the input RF signal and as the RF signal increases in frequency the effects become more pronounced. Thus, the presence of the surface charges provide, in essence, a parasitic gate. The parasitic gate electrode thus acts as a slow gate which does not respond to high frequency signals as does the regular gate electrode of the HEMT. Accordingly, the presence of this gate electrode reduces the overall efficiency of the transistor. Further, we have also observed that the RF characteristics of a transistor can vary dramatically with quiescent bias voltages if surface states are present. The greater the drain gate voltage the more surface states are filled and the greater the large signal degradation that is provided.</p>
    <p>In accordance with a further aspect of the present invention, the high electron mobility transistor further includes the charge donor layer comprised of the high bandgap Group III-V material with said charge donor layer having a sheet of dopant disposed substantially close to the interface provided by the charge donor layer and the channel layer. The dopant sheet has a concentration of dopant atoms confined to a few atomic layer thicknesses of the layer of material. With this particular arrangement, by providing the dopant sheet, the dopant has been removed from the vicinity of the gate electrode which results in a reduction of avalanche breakdown effects between the gate and drain regions of the high electron mobility transistor.</p>
    <p>In accordance with a further aspect of the present invention, the shielding means is a pair of charge screen layers comprised of relatively lightly doped materials disposed between the gate electrode and source and drain electrodes of the high electron mobility transistor. With such an arrangement, by providing charge screen layers disposed between gate and source and drain electrodes, each of the charge screen layers supply positive space charge that compensate for the negative surface states present in the active layer.</p>
    <p>In accordance with a still further aspect of the present invention, the high electron mobility transistor further includes a pair of charge screen layers disposed over the first one of active and charge donor layers of the high electron mobility transistor. The pair of screen layers are patterned to provide a double recessed channel. A first charge screen layer disposed adjacent to the charge donor layer is etched to provide a recess having a first length between source and drain electrodes, whereas a second charge screen layer disposed over the first aforementioned charge screen layer, as well as, a portion of the aforementioned first charge screen layer are etched to provide a second, substantially longer length between source and drain electrodes. The gate electrode is provided in the first aforementioned recess in Schottky barrier contact with the charge donor layer. With this particular arrangement, by providing a double recessed structure, the structure reduces the effect of surface states between the gate electrode and the active layer of the high electron mobility transistor by further removing such regions having such states from the immediate vicinity of the gate. This arrangement thus provides HEMTs having relatively high gate-drain breakdown voltage characteristics. Further, however, the presence of the lightly doped charge screen layers permits the above device to exhibit good breakdown voltage levels at relatively high frequencies.</p>
    <heading>BRIEF DESCRIPTION OF THE DRAWINGS</heading> <p>The foregoing features of this invention, as well as the invention itself, may be more fully understood from the following detailed description of the drawings, in which:</p>
    <p>FIGS. 1A-1E are a series of cross-sectional views showing the steps in fabricating a high electron mobility transistor in accordance with the one aspect of the present invention, and</p>
    <p>FIG. 2 is a cross-sectional view showing a high electron mobility transistor in accordance with a further aspect of the present invention.</p>
    <heading>DESCRIPTION OF THE PREFERRED EMBODIMENTS</heading> <p>Referring now to FIG. 1A, a substrate 12, here comprised of semi-insulating gallium arsenide or other suitable semiconductor material is shown having a plurality of layers disposed thereon. In particular, disposed over substrate 12 is a first layer 14, comprised of a superlattice buffer layer comprised of alternating layer pairs (not shown) of gallium arsenide and aluminum gallium arsenide, each one of said layers having a typical thickness of 50-100 â« disposed to provide a superlattice as is known in the art. Disposed over superlattice 14 is a undoped layer 16 of, here, gallium arsenide. Disposed over layer 16 is a back layer 18 comprised of aluminum gallium arsenide which provides a large bandgap material on the back or bottom surface of a channel layer 20, as will be described shortly. Back layer 18 has a pair of regions 18a, 18b. Region 18a is a first region or spacer layer region of generally undoped wide bandgap material such as Al<sub>x</sub> Ga<sub>l-x</sub> As where X is typically between 0.1 and 0.3, whereas region 18b is a second region of undoped, wide bandgap material here also AlGaAs. Such regions 18a, 18b have disposed therebetween a region of high dopant concentration 19, here commonly referred to as an n type dopant spike and which is preferably described as a substantially two-dimensional layer or sheet of dopant material having a dopant concentration in the typical range of 0.3Ã10<sup>12</sup> to 5Ã10<sup>12</sup> a/cm<sup>2</sup> with the range of 0.3Ã10<sup>12</sup> to 1.5Ã10<sup>12</sup> being preferred. Further, the dopant layer 19 is confined to several angstroms of thickness of composite layer 18 thus to provide a sheet having a thickness of a few atomic layers. Dopant layer 19 is spaced some 30-50 â« by region 18a from the interface or heterojunction between region 18a and a layer 20 which provides the channel layer for the device to be fabricated. The channel layer 20 is comprised of a lower bandgap material, such as gallium arsenide or indium gallium arsenide or other suitable materials as is known. Layer 20 is undoped and provides a region of low impurity concentration and thus provides a region where carrier mobilities are relatively high.</p>
    <p>Disposed over channel layer 20 is a second wide bandgap material layer 22, having an undoped spacer region 22a having a typical thickness of 30 â« to 50 â« and a lightly doped screening region 22b which are separated by an n type dopant spike region 21, having a sheet doping concentration of typically 2Ã10<sup>12</sup> to 5Ã10<sup>12</sup> a/cm<sup>2</sup> and provides the charge donor region for the channel layer 20. Region 22b is lightly doped having a dopant concentration in the range of 1Ã10<sup>17</sup> to 5Ã10<sup>17</sup> a/cm<sup>3</sup> typically and a thickness typically of 200 â« to 400 â« and provides a first charge screen layer, as will be further described. Disposed over region 22b is a second charge screen layer 24 here comprised of a medium bandgap material such as gallium arsenide (GaAs) having a dopant concentration of 1Ã10<sup>17</sup> to 5Ã10<sup>17</sup> a/cm<sup>3</sup>. Layer 24 has a thickness typically in the range of 300 â« to 400 â«. Of course, for both layers 22 and 24 other thicknesses could be used. Disposed over layer 24 is a contact layer 26 comprised of a relatively highly doped layer (i.e. having a dopant concentration generally greater than 1Ã10<sup>18</sup> a/cm<sup>3</sup> or greater) of a Group III-V material such as gallium arsenide which is used to provide ohmic contact to source and drain electrodes, as will be described below.</p>
    <p>Referring now to FIG. 1B, layer 26 has disposed thereover a patterned photoresist layer 42 which defines regions for source and drain contacts. Layer 42 is patterned to provide regions or apertures 42a, 42b, as shown, and a layer of metal is introduced into apertures 42a, 42b and over portions of photoresist 42. Thereafter, the photoresist layer 42 is removed leaving behind electrodes 28a, 28b in the regions of apertures 42a, 42b, as shown. Such electrodes provide ohmic source and drain contacts to layer 26. Preferably the electrodes 28a, 28b are alloyed with layer 26 using techniques conventionally known to provide low resistivity ohmic type contacts to layer 26 and layers there below including underlying portion of the channel layer 20.</p>
    <p>Referring now to FIG. 1C, photoresist layer 42 (FIG. 1B) having been removed leaves behind source and drain contacts 28a, 28b, respectively as shown. A second photoresist layer 44 is deposited over and is patterned to provide an aperture 44a which, here, is patterned to provide a relatively wide aperture between source and drain contacts 28a, 28b, as shown. The structure 10 is brought in to contact with an etchant which will suitably etch away exposed portions of layer 26, as well as, the selective portion of underlying layer 24, as shown. This provides a first recess through layers 26 and 24, as shown, for eventual formation of a gate electrode as will be described in conjunction with FIG. 1E. A suitable etchant for layers 26 and 24 is a dilute solution of ammonia hydroxide and hydrogen peroxide which is held in contact with said layers for a selected period of time.</p>
    <p>Referring now to FIG. 1D, photoresist layer 44 (FIG. 1C) is removed and is replaced with a third photoresist layer 46 which is likewise patterned to, here, provide an aperture 46a in photoresist layer 46 generally disposed within the recess portion 25' of the layers 24 and 26. Aperture 46a exposes a selective underlying portion of layer 24. An etchant such as a dilute solution of ammonia hydroxide and hydrogen peroxide is brought into contact with the exposed portion of layer 24 to form a recess 23 within the aforementioned recess portion 25'. Here recess 23 is provided through layer 24 and through a selected portion of layer 22. This mask is also used to deposit a Schottky barrier metal (not shown) to provide a gate electrode in Schottky barrier contact with layer 22 as generally shown in FIG. 1E.</p>
    <p>The structure 10 shown in FIG. 1E includes a pair of charge donor layers 18, 22, disposed over and under channel layer 20. This is a so-called high breakdown high electron mobility transistor structure. Further, the structure described in conjunction with FIG. 1E includes a pair of charge screening layers 22b, 24 disposed between the contact layer 26 and the dopant spike or charge donor region 21. Here region 22b differs from the conventional charge donor layer of a typical high electron mobility transistor since it has a generally low dopant concentration except for the dopant spike region 21 disposed substantially adjacent the heterojunction provided between layers 20 and 22. The heterojunction is formed in said layers by disposing the spacer region of the wide bandgap material, such as aluminum gallium arsenide characteristic of spacer region 22a with the lower bandgap material, such as gallium arsenide or indium gallium arsenide used for layer 20.</p>
    <p>With this arrangement of the layer 22, a substantial portion of the charge is removed from the vicinity of the gate electrode 30 which is accomplished by the relatively low dopant concentration throughout most of the layer 22 except for the dopant spike regions 21.</p>
    <p>The presence of the double wide recessed gate electrode in the pair of charge screen regions or layers 22b, 24 serves to further reduce the influence of surface states or a resulting surface inversion layer which exists on the surface of the semiconductor regions disposed between the gate electrode 30 and drain electrode 28b from providing parasitic gate effects in the channel layer 20. Furthermore, the lightly doped charge screen layers 22b and 24 further reduces the effect of surface states between the gate electrode and the channel layer 20. With each of the aforementioned arrangements therefore since the parasitic effects between the gate electrode and the channel layer are reduced, the resulting high electron mobility transistor can be operated at substantially higher drain bias voltage than conventionally known HEMTs.</p>
    <p>As also shown in conjunction with FIG. 1E, a ground plane conductor 11 is disposed over an opposing surface of substrate 12, as is conventionally provided.</p>
    <p>Referring now to FIG. 2, a high electron mobility transistor 50 having a single charge donor layer and having the structure as otherwise generally described in conjunction with FIG. 1 is shown. Here the transistor is fabricated using similar approaches generally described above. Thus, here the transistor 50 includes a substrate 52 having a ground plane 51 disposed over the first surface thereof and a buffer layer 54, here a superlattice type buffer layer, disposed over a second surface of substrate 52. Disposed over the superlattice buffer layer 54 is a channel layer 56 comprised of a relatively low or narrow bandgap material such as gallium arsenide or indium gallium arsenide. Disposed over channel layer 56 is a charge donor layer 58 comprised of a dopant spike region 59 having the general characteristics as discussed above in conjunction with FIG. 1E for regions 19 and 21. That is, dopant region 59 is generally characterized as a sheet or two-dimensional layer of dopant material having a dopant concentration of 2Ã10<sup>12</sup> to 5Ã10<sup>12</sup> a/cm<sup>2</sup>. Dopant region 59 is spaced from channel layer 56 by a spacer layer 58a (30 â« to 50 â« in thickness) of undoped wide bandgap material such as gallium aluminum arsenide. The remainder of layer 58, here region 58b (i.e. typically 200 â« to 400 â«), is, again, lightly doped gallium aluminum arsenide. Disposed over region 58b of layer 58 is a layer 64 comprised of lightly doped N-type gallium arsenide as for layer 24. Disposed over layer 64 is a relatively heavy doped layer of N-type gallium arsenide to provide a contact with source and drain electrodes as shown. Gate electrode 70 is disposed in a double recessed portion of layers 66 and 64, as also shown, and as generally described above in conjunction with FIG. 1E. The structure shown in FIG. 2 is a high electron mobility transistor having a single charge donor layer. The presence of the double wide recess, the dopant spike region 59, and the pair of charge screen regions or layers 58b and 64 provide individually and collectively improvements in breakdown voltage characteristics as generally described for the structure shown in FIG. 1E.</p>
    <p>Such structures could alternatively be used with so-called inverted high electron mobility transistors which have a charge donor layer under rather than over the channel layer as generally described above.</p>
    <p>Having described preferred embodiments of the invention, it will now become apparent to one of skill in the art that other embodiments incorporating their concepts may be used. It is felt, therefore, that these embodiments should not be limited to disclosed embodiments, but rather should be limited only by the spirit and scope of the appended claims.</p>
    </div></div></div><div class="patent-section patent-tabular-section"><a id="backward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Cited Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4600932">US4600932</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 12, 1984</td><td class="patent-data-table-td patent-date-value">Jul 15, 1986</td><td class="patent-data-table-td ">Gte Laboratories Incorporated</td><td class="patent-data-table-td ">Enhanced mobility buried channel transistor structure</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4652896">US4652896</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 27, 1985</td><td class="patent-data-table-td patent-date-value">Mar 24, 1987</td><td class="patent-data-table-td ">The United States Of America As Represented By The Secretary Of The Air Force</td><td class="patent-data-table-td ">Modulation doped GaAs/AlGaAs field effect transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4821093">US4821093</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 29, 1988</td><td class="patent-data-table-td patent-date-value">Apr 11, 1989</td><td class="patent-data-table-td ">The United States Of America As Represented By The Secretary Of The Army</td><td class="patent-data-table-td ">Dual channel high electron mobility field effect transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4916498">US4916498</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 29, 1988</td><td class="patent-data-table-td patent-date-value">Apr 10, 1990</td><td class="patent-data-table-td ">Trw Inc.</td><td class="patent-data-table-td ">High electron mobility power transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5008717">US5008717</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 3, 1989</td><td class="patent-data-table-td patent-date-value">Apr 16, 1991</td><td class="patent-data-table-td ">At&amp;T Bell Laboratories</td><td class="patent-data-table-td ">Semiconductor device including cascaded modulation-doped quantum well heterostructures</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=VN0zBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DH0194674A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNF-pJLnl9qMLjqfw44liT628X2xmQ">JPH0194674A</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=VN0zBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DH01128473A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNE8e1DnYZPv-YmzGQYAt5QXiiSy_A">JPH01128473A</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=VN0zBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DH01199475A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNFHQ38qqcJhgR5-qU2ck-i5Di5fjg">JPH01199475A</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=VN0zBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DS594085A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNGHwKC_O-PbKlzGOP56cEZXSuca9A">JPS594085A</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=VN0zBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DS59119768A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNGWcURYOIzZ8wdlXJ9OmJmshDi1hg">JPS59119768A</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=VN0zBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DS63318165A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNEXfLBHL-tDEoSZUZh1ImUAyBd5ZA">JPS63318165A</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="npl-citations"></a><div class="patent-section-header"><span class="patent-section-title">Non-Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th colspan="3"class="patent-data-table-th">Reference</th></tr></thead><tr><td class="patent-data-table-td ">1</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">IEEE Electron Device Letters, vol. 10, No. 10, Oct. 1989, "<a href='http://scholar.google.com/scholar?q="A+0.25-%CE%BCm+Gate-Length+Pseudomorphic+HFET+with+32-mW+Output+Power+at+94+GHz"'>A 0.25-Î¼m Gate-Length Pseudomorphic HFET with 32-mW Output Power at 94 GHz</a>", by Smith et al., pp. 437-439.</td></tr><tr><td class="patent-data-table-td ">2</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">IEEE Electron Device Letters, vol. 10, No. 10, Oct. 1989, A 0.25 m Gate Length Pseudomorphic HFET with 32 mW Output Power at 94 GHz , by Smith et al., pp. 437 439.</td></tr><tr><td class="patent-data-table-td ">3</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">IEEE Electron Device Letters, vol. 11, No. 1, Jan. 1990, "<a href='http://scholar.google.com/scholar?q="W-Band+Low-Noise+In+AlAs%2FInGaAs+Lattice-Matched+HEMT%27s"'>W-Band Low-Noise In AlAs/InGaAs Lattice-Matched HEMT's</a>", by Chao et al., pp. 59-62.</td></tr><tr><td class="patent-data-table-td ">4</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">IEEE Electron Device Letters, vol. 11, No. 1, Jan. 1990, W Band Low Noise In AlAs/InGaAs Lattice Matched HEMT s , by Chao et al., pp. 59 62.</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="forward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Referenced by</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Citing Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5250822">US5250822</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 25, 1992</td><td class="patent-data-table-td patent-date-value">Oct 5, 1993</td><td class="patent-data-table-td ">Mitsubishi Denki Kabushiki Kaisha</td><td class="patent-data-table-td ">Field effect transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5304825">US5304825</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 20, 1992</td><td class="patent-data-table-td patent-date-value">Apr 19, 1994</td><td class="patent-data-table-td ">Motorola, Inc.</td><td class="patent-data-table-td ">Linear heterojunction field effect transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5343057">US5343057</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 2, 1992</td><td class="patent-data-table-td patent-date-value">Aug 30, 1994</td><td class="patent-data-table-td ">France Telecom Establissement Autonome De Droit Public</td><td class="patent-data-table-td ">Stacks; mobile electric charge donor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5408111">US5408111</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 26, 1993</td><td class="patent-data-table-td patent-date-value">Apr 18, 1995</td><td class="patent-data-table-td ">Sumitomo Electric Industries, Ltd.</td><td class="patent-data-table-td ">Field-effect transistor having a double pulse-doped structure</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5521403">US5521403</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 6, 1995</td><td class="patent-data-table-td patent-date-value">May 28, 1996</td><td class="patent-data-table-td ">Nippondenso Co., Ltd.</td><td class="patent-data-table-td ">Field-effect transistor having a graded contact layer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5641977">US5641977</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 28, 1995</td><td class="patent-data-table-td patent-date-value">Jun 24, 1997</td><td class="patent-data-table-td ">Nec Corporation</td><td class="patent-data-table-td ">Compound semiconductor field effect transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5668387">US5668387</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 26, 1995</td><td class="patent-data-table-td patent-date-value">Sep 16, 1997</td><td class="patent-data-table-td ">Trw Inc.</td><td class="patent-data-table-td ">Relaxed channel high electron mobility transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5888860">US5888860</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 17, 1996</td><td class="patent-data-table-td patent-date-value">Mar 30, 1999</td><td class="patent-data-table-td ">Mitsubishi Denki Kabushiki Kaisha</td><td class="patent-data-table-td ">Method of making field effect transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5900653">US5900653</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 15, 1997</td><td class="patent-data-table-td patent-date-value">May 4, 1999</td><td class="patent-data-table-td ">Honda Giken Kogyo Kabushiki Kaisha</td><td class="patent-data-table-td ">High electron mobility transistor having thin, low resistance schottky contact layer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6147370">US6147370</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 19, 1997</td><td class="patent-data-table-td patent-date-value">Nov 14, 2000</td><td class="patent-data-table-td ">Nec Corporation</td><td class="patent-data-table-td ">Field effect transistor with first and second drain electrodes</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6242293">US6242293</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 18, 1998</td><td class="patent-data-table-td patent-date-value">Jun 5, 2001</td><td class="patent-data-table-td ">The Whitaker Corporation</td><td class="patent-data-table-td ">Process for fabricating double recess pseudomorphic high electron mobility transistor structures</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6271547">US6271547</a></td><td class="patent-data-table-td patent-date-value">Aug 6, 1999</td><td class="patent-data-table-td patent-date-value">Aug 7, 2001</td><td class="patent-data-table-td ">Raytheon Company</td><td class="patent-data-table-td ">Double recessed transistor with resistive layer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6274893">US6274893</a></td><td class="patent-data-table-td patent-date-value">Jun 11, 1999</td><td class="patent-data-table-td patent-date-value">Aug 14, 2001</td><td class="patent-data-table-td ">Fujitsu Quantum Devices Limited</td><td class="patent-data-table-td ">Compound semiconductor device and method of manufacturing the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6307221">US6307221</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 18, 1998</td><td class="patent-data-table-td patent-date-value">Oct 23, 2001</td><td class="patent-data-table-td ">The Whitaker Corporation</td><td class="patent-data-table-td ">InxGa1-xP etch stop layer for double recess pseudomorphic high electron mobility transistor structures</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6395588">US6395588</a></td><td class="patent-data-table-td patent-date-value">Jun 15, 2001</td><td class="patent-data-table-td patent-date-value">May 28, 2002</td><td class="patent-data-table-td ">Fujitsu Quantum Devices Limited</td><td class="patent-data-table-td ">Forming channel in semiconductor substrate; carrier supplying layers; gallium-arsenide layer; silicon nitride layer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6573129">US6573129</a></td><td class="patent-data-table-td patent-date-value">May 31, 2001</td><td class="patent-data-table-td patent-date-value">Jun 3, 2003</td><td class="patent-data-table-td ">Raytheon Company</td><td class="patent-data-table-td ">Gate electrode formation in double-recessed transistor by two-step etching</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6620662">US6620662</a></td><td class="patent-data-table-td patent-date-value">Apr 17, 2001</td><td class="patent-data-table-td patent-date-value">Sep 16, 2003</td><td class="patent-data-table-td ">Raytheon Company</td><td class="patent-data-table-td ">Double recessed transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6703638">US6703638</a></td><td class="patent-data-table-td patent-date-value">May 21, 2001</td><td class="patent-data-table-td patent-date-value">Mar 9, 2004</td><td class="patent-data-table-td ">Tyco Electronics Corporation</td><td class="patent-data-table-td ">Enhancement and depletion-mode phemt device having two ingap etch-stop layers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6797994">US6797994</a></td><td class="patent-data-table-td patent-date-value">Feb 14, 2000</td><td class="patent-data-table-td patent-date-value">Sep 28, 2004</td><td class="patent-data-table-td ">Raytheon Company</td><td class="patent-data-table-td ">Double recessed transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6838325">US6838325</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 24, 2002</td><td class="patent-data-table-td patent-date-value">Jan 4, 2005</td><td class="patent-data-table-td ">Raytheon Company</td><td class="patent-data-table-td ">Method of forming a self-aligned, selectively etched, double recess high electron mobility transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6878586">US6878586</a></td><td class="patent-data-table-td patent-date-value">Jun 11, 2003</td><td class="patent-data-table-td patent-date-value">Apr 12, 2005</td><td class="patent-data-table-td ">Renesas Technology Corp.</td><td class="patent-data-table-td ">Semiconductor memory device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7432142">US7432142</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 20, 2004</td><td class="patent-data-table-td patent-date-value">Oct 7, 2008</td><td class="patent-data-table-td ">Cree, Inc.</td><td class="patent-data-table-td ">Methods of fabricating nitride-based transistors having regrown ohmic contact regions</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7550785">US7550785</a></td><td class="patent-data-table-td patent-date-value">Dec 2, 2005</td><td class="patent-data-table-td patent-date-value">Jun 23, 2009</td><td class="patent-data-table-td ">Skyworks Solutions, Inc.</td><td class="patent-data-table-td ">PHEMT structure having recessed ohmic contact and method for fabricating same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7842972">US7842972</a></td><td class="patent-data-table-td patent-date-value">Dec 1, 2005</td><td class="patent-data-table-td patent-date-value">Nov 30, 2010</td><td class="patent-data-table-td ">Retro Reflective Optics, Llc</td><td class="patent-data-table-td ">Low-temperature-grown (LTG) insulated-gate PHEMT device and method</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8268707">US8268707</a></td><td class="patent-data-table-td patent-date-value">Jun 17, 2010</td><td class="patent-data-table-td patent-date-value">Sep 18, 2012</td><td class="patent-data-table-td ">Raytheon Company</td><td class="patent-data-table-td ">Gallium nitride for liquid crystal electrodes</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8698200">US8698200</a></td><td class="patent-data-table-td patent-date-value">Aug 10, 2012</td><td class="patent-data-table-td patent-date-value">Apr 15, 2014</td><td class="patent-data-table-td ">Raytheon Company</td><td class="patent-data-table-td ">Gallium nitride for liquid crystal electrodes</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/WO2001011695A1?cl=en">WO2001011695A1</a></td><td class="patent-data-table-td patent-date-value">Aug 7, 2000</td><td class="patent-data-table-td patent-date-value">Feb 15, 2001</td><td class="patent-data-table-td ">Raytheon Co</td><td class="patent-data-table-td ">Double recessed transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/WO2006083383A2?cl=en">WO2006083383A2</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 1, 2005</td><td class="patent-data-table-td patent-date-value">Aug 10, 2006</td><td class="patent-data-table-td ">Robert Actis</td><td class="patent-data-table-td ">Low temperature grown insulated gate phemt device</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="classifications"></a><div class="patent-section-header"><span class="patent-section-title">Classifications</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th"> </th><th class="patent-data-table-th"> </th></tr></thead><tr><td class="patent-data-table-td ">U.S. Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=VN0zBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257S194000">257/194</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=VN0zBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257S284000">257/284</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=VN0zBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE29041">257/E29.041</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=VN0zBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE29249">257/E29.249</a></span></td></tr><tr><td class="patent-data-table-td ">International Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=VN0zBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0021338000">H01L21/338</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=VN0zBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0029812000">H01L29/812</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=VN0zBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0029778000">H01L29/778</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=VN0zBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0029080000">H01L29/08</a></span></td></tr><tr><td class="patent-data-table-td ">Cooperative Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=VN0zBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L29/7783">H01L29/7783</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=VN0zBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L29/0891">H01L29/0891</a></span></td></tr><tr><td class="patent-data-table-td ">European Classification</td><td class="patent-data-table-td "><span class="nested-value">H01L29/08E3</span>, <span class="nested-value">H01L29/778C2</span></td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="legal-events"></a><div class="patent-section-header"><span class="patent-section-title">Legal Events</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Date</th><th class="patent-data-table-th">Code</th><th class="patent-data-table-th">Event</th><th class="patent-data-table-th">Description</th></tr></thead><tr><td class="patent-data-table-td patent-date-value">Aug 17, 2010</td><td class="patent-data-table-td ">B1</td><td class="patent-data-table-td ">Reexamination certificate first reexamination</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">CLAIMS 1-7 ARE DETERMINED TO BE PATENTABLE AS AMENDED. CLAIMS 8-12, DEPENDENT ON AN AMENDED CLAIM, ARE DETERMINED TO BE PATENTABLE. NEW CLAIMS 18-22 ARE ADDED AND DETERMINED TO BE PATENTABLE. CLAIMS 13-17 WERE NOT REEXAMINED.</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Mar 31, 2009</td><td class="patent-data-table-td ">RR</td><td class="patent-data-table-td ">Request for reexamination filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20090213</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Apr 22, 2008</td><td class="patent-data-table-td ">CC</td><td class="patent-data-table-td ">Certificate of correction</td><td class="patent-data-table-td "></td></tr><tr><td class="patent-data-table-td patent-date-value">Jan 21, 2004</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">12</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Feb 17, 2000</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">8</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Dec 21, 1995</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">4</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">May 9, 1991</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">RAYTHEON COMPANY</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNORS:HUANG, JOHN C.;JACKSON, GORDON S.;REEL/FRAME:005708/0865</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">19910509</span></div></td></tr></table><div class="patent-section-footer"></div></div><div class="modal-dialog" id="patent-images-lightbox"><div class="patent-lightbox-controls"><div class="patent-lightbox-rotate-controls"><div class="patent-lightbox-rotation-text">Rotate</div><div class="rotate-icon rotate-ccw-icon"></div><div class="rotate-icon rotate-cw-icon"></div></div><div class="patent-lightbox-index-counter"></div><a class="patent-lightbox-fullsize-link" target="_blank">Original Image</a><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_right.png" alt="Next page"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_left.png" alt="Previous page"width="21" height="21" /></div></div><div class="modal-dialog-content"><div class="patent-lightbox-image-holder"><div class="patent-lightbox-placeholder"></div></div></div></div><script>_OC_initPatentsAtb({image_not_available_html: " Image not available"});</script></div></div></div></td></tr></table><script>(function() {var href = window.location.href;if (href.indexOf('?') !== -1) {var parameters = href.split('?')[1].split('&');for (var i = 0; i < parameters.length; i++) {var param = parameters[i].split('=');if (param[0] == 'focus') {var elem = document.getElementById(param[1]);if (elem) {elem.focus();}}}}})();</script><script>_OC_addFlags({LockSrc:"/books/javascript/lock_8a2b04e7bf975d5171d8e4c0b6365c7a.js", Host:"http://www.google.com/", IsBooksRentalEnabled:1, IsWebstoreDisplayCaseEnabled:1, IsObfuscationEnabled:1, IsBrowsingHistoryEnabled:1, IsWebReaderSvgEnabled:0, IsGeoLayerEnabled:1, IsImageModeNotesEnabled:1, IsCopyMenuItemEnabled:1, IsGiftingEnabled:0, IsWebReaderUniversalPaginatorEnabled:0, IsOfflineBubbleEnabled:1, IsReaderEnabledForPlayRequests:1, IsFutureOnSaleVolumesEnabled:1, IsOfflineRestrictedCopyEnabled:1, IsBooksUnifiedLeftNavEnabled:1, IsRestrictedCopyEnabled:1, IsZipitFolderCollectionEnabled:1, IsEndOfSampleRecommendationsEnabled:1, IsRatingsOnBookcardsEnabled:1, IsAdsDisabled:0, IsIframePageDisplayEnabled:0, IsEmbeddedMediaEnabled:1, IsImageModeAnnotationsEnabled:1, IsMyLibraryGooglePlusEnabled:1, IsImagePageProviderEnabled:0, IsBookcardListPriceSmall:0, IsInternalUser:0, IsBooksShareButtonEnabled:0, IsPreOrdersEnabled:0, IsDisabledRandomBookshelves:0, WebstoreDisplayCasePosition:3});_OC_Run({"enable_p13n":false,"add_vol_to_collection_base_url":"http://www.google.com/patents?op=add\u0026sig=ACfU3U1HC39-_1tGpe0ktMuoLB3yMDfD3g\u0026id=VN0zBAABERAJ","remove_vol_from_collection_base_url":"http://www.google.com/patents?op=remove\u0026sig=ACfU3U14N4iGLCKl0XDyGNH0rxJ3SD8kGg\u0026id=VN0zBAABERAJ","logged_in":false,"p13n_save_user_settings_url":"http://www.google.com/patents?op=edit_user_settings\u0026sig=ACfU3U3NavOMW6yfChMkxTPiuP2Sm1cGHg","is_cobrand":false,"sign_in_url":"https://www.google.com/accounts/Login?service=\u0026continue=http://www.google.com/patents%3Fhl%3Den\u0026hl=en","is_play_enabled":true}, {"volume_id":"","is_ebook":true,"volumeresult":{"has_flowing_text":false,"has_scanned_text":true,"can_download_pdf":false,"can_download_epub":false,"is_pdf_drm_enabled":false,"is_epub_drm_enabled":false,"download_pdf_url":"http://www.google.com/patents/download/Good_breakdown_voltage_levels_at_relativ.pdf?id=VN0zBAABERAJ\u0026output=pdf\u0026sig=ACfU3U3Z9qauHKo0Bt-W3ZhwjG7iC0jI1g"},"sample_url":"http://www.google.com/patents/reader?id=VN0zBAABERAJ\u0026printsec=frontcover\u0026output=reader\u0026source=gbs_atb_hover","is_browsable":true,"is_public_domain":true}, {});</script><div id="footer_table" style="font-size:83%;text-align:center;position:relative;top:20px;height:4.5em;margin-top:2em"><div style="margin-bottom:8px"><a href=http://www.google.com/><nobr>Google&nbsp;Home</nobr></a> - <a href=//www.google.com/patents/sitemap/><nobr>Sitemap</nobr></a> - <a href=http://www.google.com/googlebooks/uspto.html><nobr>USPTO Bulk Downloads</nobr></a> - <a href=/intl/en/privacy/><nobr>Privacy Policy</nobr></a> - <a href=/intl/en/policies/terms/><nobr>Terms of Service</nobr></a> - <a href=https://support.google.com/faqs/answer/2539193?hl=en><nobr>About Google Patents</nobr></a> - <a href="http://www.google.com/tools/feedback/intl/en/error.html" onclick="try{_OC_startFeedback({productId: '72792',locale: 'en'});return false;}catch(e){}"><nobr>Send Feedback</nobr></a></div><span>Data provided by IFI CLAIMS Patent Services</span><br><span >&copy;2012 Google</span></div> <script type="text/javascript">var gaJsHost = (("https:" == document.location.protocol) ? "https://ssl." : "http://www.");document.write(unescape("%3Cscript src='" + gaJsHost + "google-analytics.com/ga.js' type='text/javascript'%3E%3C/script%3E"));</script><script type="text/javascript">var pageTracker = _gat._getTracker("UA-27188110-1");pageTracker._setCookiePath("/patents/");pageTracker._trackPageview();</script> </body></html>