--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml Temporizador.twx Temporizador.ncd -o Temporizador.twr
Temporizador.pcf -ucf Temporizador.ucf

Design file:              Temporizador.ncd
Physical constraint file: Temporizador.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "CLK_50MHZ_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1872 paths analyzed, 150 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.285ns.
--------------------------------------------------------------------------------

Paths for end point mc/fd/counter_25 (SLICE_X10Y38.SR), 49 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.715ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mc/fd/counter_4 (FF)
  Destination:          mc/fd/counter_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.230ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.145 - 0.165)
  Source Clock:         CLK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mc/fd/counter_4 to mc/fd/counter_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y32.DQ      Tcko                  0.391   mc/fd/counter<4>
                                                       mc/fd/counter_4
    SLICE_X8Y34.A3       net (fanout=2)        0.840   mc/fd/counter<4>
    SLICE_X8Y34.COUT     Topcya                0.409   mc/fd/Mcompar_PWR_7_o_counter[26]_LessThan_2_o_cy<3>
                                                       mc/fd/Mcompar_PWR_7_o_counter[26]_LessThan_2_o_lutdi
                                                       mc/fd/Mcompar_PWR_7_o_counter[26]_LessThan_2_o_cy<3>
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   mc/fd/Mcompar_PWR_7_o_counter[26]_LessThan_2_o_cy<3>
    SLICE_X8Y35.CMUX     Tcinc                 0.279   mc/fd/PWR_7_o_counter[26]_LessThan_2_o
                                                       mc/fd/Mcompar_PWR_7_o_counter[26]_LessThan_2_o_cy<5>_inv1_cy
    SLICE_X10Y38.SR      net (fanout=2)        0.866   mc/fd/PWR_7_o_counter[26]_LessThan_2_o
    SLICE_X10Y38.CLK     Tsrck                 0.442   mc/fd/counter<26>
                                                       mc/fd/counter_25
    -------------------------------------------------  ---------------------------
    Total                                      3.230ns (1.521ns logic, 1.709ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.722ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mc/fd/counter_2 (FF)
  Destination:          mc/fd/counter_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.223ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.145 - 0.165)
  Source Clock:         CLK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mc/fd/counter_2 to mc/fd/counter_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y32.BQ      Tcko                  0.391   mc/fd/counter<4>
                                                       mc/fd/counter_2
    SLICE_X8Y34.A1       net (fanout=2)        0.833   mc/fd/counter<2>
    SLICE_X8Y34.COUT     Topcya                0.409   mc/fd/Mcompar_PWR_7_o_counter[26]_LessThan_2_o_cy<3>
                                                       mc/fd/Mcompar_PWR_7_o_counter[26]_LessThan_2_o_lutdi
                                                       mc/fd/Mcompar_PWR_7_o_counter[26]_LessThan_2_o_cy<3>
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   mc/fd/Mcompar_PWR_7_o_counter[26]_LessThan_2_o_cy<3>
    SLICE_X8Y35.CMUX     Tcinc                 0.279   mc/fd/PWR_7_o_counter[26]_LessThan_2_o
                                                       mc/fd/Mcompar_PWR_7_o_counter[26]_LessThan_2_o_cy<5>_inv1_cy
    SLICE_X10Y38.SR      net (fanout=2)        0.866   mc/fd/PWR_7_o_counter[26]_LessThan_2_o
    SLICE_X10Y38.CLK     Tsrck                 0.442   mc/fd/counter<26>
                                                       mc/fd/counter_25
    -------------------------------------------------  ---------------------------
    Total                                      3.223ns (1.521ns logic, 1.702ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.729ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mc/fd/counter_4 (FF)
  Destination:          mc/fd/counter_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.216ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.145 - 0.165)
  Source Clock:         CLK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mc/fd/counter_4 to mc/fd/counter_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y32.DQ      Tcko                  0.391   mc/fd/counter<4>
                                                       mc/fd/counter_4
    SLICE_X8Y34.A3       net (fanout=2)        0.840   mc/fd/counter<4>
    SLICE_X8Y34.COUT     Topcya                0.395   mc/fd/Mcompar_PWR_7_o_counter[26]_LessThan_2_o_cy<3>
                                                       mc/fd/Mcompar_PWR_7_o_counter[26]_LessThan_2_o_lut<0>
                                                       mc/fd/Mcompar_PWR_7_o_counter[26]_LessThan_2_o_cy<3>
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   mc/fd/Mcompar_PWR_7_o_counter[26]_LessThan_2_o_cy<3>
    SLICE_X8Y35.CMUX     Tcinc                 0.279   mc/fd/PWR_7_o_counter[26]_LessThan_2_o
                                                       mc/fd/Mcompar_PWR_7_o_counter[26]_LessThan_2_o_cy<5>_inv1_cy
    SLICE_X10Y38.SR      net (fanout=2)        0.866   mc/fd/PWR_7_o_counter[26]_LessThan_2_o
    SLICE_X10Y38.CLK     Tsrck                 0.442   mc/fd/counter<26>
                                                       mc/fd/counter_25
    -------------------------------------------------  ---------------------------
    Total                                      3.216ns (1.507ns logic, 1.709ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------

Paths for end point mc/fd/counter_26 (SLICE_X10Y38.SR), 49 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.726ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mc/fd/counter_4 (FF)
  Destination:          mc/fd/counter_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.219ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.145 - 0.165)
  Source Clock:         CLK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mc/fd/counter_4 to mc/fd/counter_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y32.DQ      Tcko                  0.391   mc/fd/counter<4>
                                                       mc/fd/counter_4
    SLICE_X8Y34.A3       net (fanout=2)        0.840   mc/fd/counter<4>
    SLICE_X8Y34.COUT     Topcya                0.409   mc/fd/Mcompar_PWR_7_o_counter[26]_LessThan_2_o_cy<3>
                                                       mc/fd/Mcompar_PWR_7_o_counter[26]_LessThan_2_o_lutdi
                                                       mc/fd/Mcompar_PWR_7_o_counter[26]_LessThan_2_o_cy<3>
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   mc/fd/Mcompar_PWR_7_o_counter[26]_LessThan_2_o_cy<3>
    SLICE_X8Y35.CMUX     Tcinc                 0.279   mc/fd/PWR_7_o_counter[26]_LessThan_2_o
                                                       mc/fd/Mcompar_PWR_7_o_counter[26]_LessThan_2_o_cy<5>_inv1_cy
    SLICE_X10Y38.SR      net (fanout=2)        0.866   mc/fd/PWR_7_o_counter[26]_LessThan_2_o
    SLICE_X10Y38.CLK     Tsrck                 0.431   mc/fd/counter<26>
                                                       mc/fd/counter_26
    -------------------------------------------------  ---------------------------
    Total                                      3.219ns (1.510ns logic, 1.709ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.733ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mc/fd/counter_2 (FF)
  Destination:          mc/fd/counter_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.212ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.145 - 0.165)
  Source Clock:         CLK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mc/fd/counter_2 to mc/fd/counter_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y32.BQ      Tcko                  0.391   mc/fd/counter<4>
                                                       mc/fd/counter_2
    SLICE_X8Y34.A1       net (fanout=2)        0.833   mc/fd/counter<2>
    SLICE_X8Y34.COUT     Topcya                0.409   mc/fd/Mcompar_PWR_7_o_counter[26]_LessThan_2_o_cy<3>
                                                       mc/fd/Mcompar_PWR_7_o_counter[26]_LessThan_2_o_lutdi
                                                       mc/fd/Mcompar_PWR_7_o_counter[26]_LessThan_2_o_cy<3>
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   mc/fd/Mcompar_PWR_7_o_counter[26]_LessThan_2_o_cy<3>
    SLICE_X8Y35.CMUX     Tcinc                 0.279   mc/fd/PWR_7_o_counter[26]_LessThan_2_o
                                                       mc/fd/Mcompar_PWR_7_o_counter[26]_LessThan_2_o_cy<5>_inv1_cy
    SLICE_X10Y38.SR      net (fanout=2)        0.866   mc/fd/PWR_7_o_counter[26]_LessThan_2_o
    SLICE_X10Y38.CLK     Tsrck                 0.431   mc/fd/counter<26>
                                                       mc/fd/counter_26
    -------------------------------------------------  ---------------------------
    Total                                      3.212ns (1.510ns logic, 1.702ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.740ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mc/fd/counter_4 (FF)
  Destination:          mc/fd/counter_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.205ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.145 - 0.165)
  Source Clock:         CLK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mc/fd/counter_4 to mc/fd/counter_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y32.DQ      Tcko                  0.391   mc/fd/counter<4>
                                                       mc/fd/counter_4
    SLICE_X8Y34.A3       net (fanout=2)        0.840   mc/fd/counter<4>
    SLICE_X8Y34.COUT     Topcya                0.395   mc/fd/Mcompar_PWR_7_o_counter[26]_LessThan_2_o_cy<3>
                                                       mc/fd/Mcompar_PWR_7_o_counter[26]_LessThan_2_o_lut<0>
                                                       mc/fd/Mcompar_PWR_7_o_counter[26]_LessThan_2_o_cy<3>
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   mc/fd/Mcompar_PWR_7_o_counter[26]_LessThan_2_o_cy<3>
    SLICE_X8Y35.CMUX     Tcinc                 0.279   mc/fd/PWR_7_o_counter[26]_LessThan_2_o
                                                       mc/fd/Mcompar_PWR_7_o_counter[26]_LessThan_2_o_cy<5>_inv1_cy
    SLICE_X10Y38.SR      net (fanout=2)        0.866   mc/fd/PWR_7_o_counter[26]_LessThan_2_o
    SLICE_X10Y38.CLK     Tsrck                 0.431   mc/fd/counter<26>
                                                       mc/fd/counter_26
    -------------------------------------------------  ---------------------------
    Total                                      3.205ns (1.496ns logic, 1.709ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------

Paths for end point mc/fd/counter_24 (SLICE_X10Y38.SR), 49 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.732ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mc/fd/counter_4 (FF)
  Destination:          mc/fd/counter_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.213ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.145 - 0.165)
  Source Clock:         CLK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mc/fd/counter_4 to mc/fd/counter_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y32.DQ      Tcko                  0.391   mc/fd/counter<4>
                                                       mc/fd/counter_4
    SLICE_X8Y34.A3       net (fanout=2)        0.840   mc/fd/counter<4>
    SLICE_X8Y34.COUT     Topcya                0.409   mc/fd/Mcompar_PWR_7_o_counter[26]_LessThan_2_o_cy<3>
                                                       mc/fd/Mcompar_PWR_7_o_counter[26]_LessThan_2_o_lutdi
                                                       mc/fd/Mcompar_PWR_7_o_counter[26]_LessThan_2_o_cy<3>
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   mc/fd/Mcompar_PWR_7_o_counter[26]_LessThan_2_o_cy<3>
    SLICE_X8Y35.CMUX     Tcinc                 0.279   mc/fd/PWR_7_o_counter[26]_LessThan_2_o
                                                       mc/fd/Mcompar_PWR_7_o_counter[26]_LessThan_2_o_cy<5>_inv1_cy
    SLICE_X10Y38.SR      net (fanout=2)        0.866   mc/fd/PWR_7_o_counter[26]_LessThan_2_o
    SLICE_X10Y38.CLK     Tsrck                 0.425   mc/fd/counter<26>
                                                       mc/fd/counter_24
    -------------------------------------------------  ---------------------------
    Total                                      3.213ns (1.504ns logic, 1.709ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.739ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mc/fd/counter_2 (FF)
  Destination:          mc/fd/counter_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.206ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.145 - 0.165)
  Source Clock:         CLK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mc/fd/counter_2 to mc/fd/counter_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y32.BQ      Tcko                  0.391   mc/fd/counter<4>
                                                       mc/fd/counter_2
    SLICE_X8Y34.A1       net (fanout=2)        0.833   mc/fd/counter<2>
    SLICE_X8Y34.COUT     Topcya                0.409   mc/fd/Mcompar_PWR_7_o_counter[26]_LessThan_2_o_cy<3>
                                                       mc/fd/Mcompar_PWR_7_o_counter[26]_LessThan_2_o_lutdi
                                                       mc/fd/Mcompar_PWR_7_o_counter[26]_LessThan_2_o_cy<3>
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   mc/fd/Mcompar_PWR_7_o_counter[26]_LessThan_2_o_cy<3>
    SLICE_X8Y35.CMUX     Tcinc                 0.279   mc/fd/PWR_7_o_counter[26]_LessThan_2_o
                                                       mc/fd/Mcompar_PWR_7_o_counter[26]_LessThan_2_o_cy<5>_inv1_cy
    SLICE_X10Y38.SR      net (fanout=2)        0.866   mc/fd/PWR_7_o_counter[26]_LessThan_2_o
    SLICE_X10Y38.CLK     Tsrck                 0.425   mc/fd/counter<26>
                                                       mc/fd/counter_24
    -------------------------------------------------  ---------------------------
    Total                                      3.206ns (1.504ns logic, 1.702ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mc/fd/counter_4 (FF)
  Destination:          mc/fd/counter_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.199ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.145 - 0.165)
  Source Clock:         CLK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mc/fd/counter_4 to mc/fd/counter_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y32.DQ      Tcko                  0.391   mc/fd/counter<4>
                                                       mc/fd/counter_4
    SLICE_X8Y34.A3       net (fanout=2)        0.840   mc/fd/counter<4>
    SLICE_X8Y34.COUT     Topcya                0.395   mc/fd/Mcompar_PWR_7_o_counter[26]_LessThan_2_o_cy<3>
                                                       mc/fd/Mcompar_PWR_7_o_counter[26]_LessThan_2_o_lut<0>
                                                       mc/fd/Mcompar_PWR_7_o_counter[26]_LessThan_2_o_cy<3>
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   mc/fd/Mcompar_PWR_7_o_counter[26]_LessThan_2_o_cy<3>
    SLICE_X8Y35.CMUX     Tcinc                 0.279   mc/fd/PWR_7_o_counter[26]_LessThan_2_o
                                                       mc/fd/Mcompar_PWR_7_o_counter[26]_LessThan_2_o_cy<5>_inv1_cy
    SLICE_X10Y38.SR      net (fanout=2)        0.866   mc/fd/PWR_7_o_counter[26]_LessThan_2_o
    SLICE_X10Y38.CLK     Tsrck                 0.425   mc/fd/counter<26>
                                                       mc/fd/counter_24
    -------------------------------------------------  ---------------------------
    Total                                      3.199ns (1.490ns logic, 1.709ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLK_50MHZ_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------

Paths for end point clk (SLICE_X14Y32.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.469ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk (FF)
  Destination:          clk (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.469ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_50MHZ_BUFGP rising at 20.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clk to clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y32.DQ      Tcko                  0.234   clk
                                                       clk
    SLICE_X14Y32.D6      net (fanout=4)        0.038   clk
    SLICE_X14Y32.CLK     Tah         (-Th)    -0.197   clk
                                                       clk_rstpot1_INV_0
                                                       clk
    -------------------------------------------------  ---------------------------
    Total                                      0.469ns (0.431ns logic, 0.038ns route)
                                                       (91.9% logic, 8.1% route)

--------------------------------------------------------------------------------

Paths for end point tsm/state_FSM_FFd3 (SLICE_X14Y42.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.538ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tsm/state_FSM_FFd3 (FF)
  Destination:          tsm/state_FSM_FFd3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.538ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_50MHZ_BUFGP rising at 20.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: tsm/state_FSM_FFd3 to tsm/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y42.BQ      Tcko                  0.234   tsm/state_FSM_FFd3
                                                       tsm/state_FSM_FFd3
    SLICE_X14Y42.B5      net (fanout=24)       0.107   tsm/state_FSM_FFd3
    SLICE_X14Y42.CLK     Tah         (-Th)    -0.197   tsm/state_FSM_FFd3
                                                       tsm/state_FSM_FFd3-In
                                                       tsm/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      0.538ns (0.431ns logic, 0.107ns route)
                                                       (80.1% logic, 19.9% route)

--------------------------------------------------------------------------------

Paths for end point mc/fd/counter_25 (SLICE_X10Y38.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.543ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mc/fd/counter_25 (FF)
  Destination:          mc/fd/counter_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.543ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_50MHZ_BUFGP rising at 20.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mc/fd/counter_25 to mc/fd/counter_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y38.BQ      Tcko                  0.234   mc/fd/counter<26>
                                                       mc/fd/counter_25
    SLICE_X10Y38.B5      net (fanout=3)        0.072   mc/fd/counter<25>
    SLICE_X10Y38.CLK     Tah         (-Th)    -0.237   mc/fd/counter<26>
                                                       mc/fd/counter<25>_rt
                                                       mc/fd/Mcount_counter_xor<26>
                                                       mc/fd/counter_25
    -------------------------------------------------  ---------------------------
    Total                                      0.543ns (0.471ns logic, 0.072ns route)
                                                       (86.7% logic, 13.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_50MHZ_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: CLK_50MHZ_BUFGP/BUFG/I0
  Logical resource: CLK_50MHZ_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: CLK_50MHZ_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: mc/fd/counter<20>/CLK
  Logical resource: mc/fd/counter_17/CK
  Location pin: SLICE_X8Y36.CLK
  Clock network: CLK_50MHZ_BUFGP
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: mc/fd/counter<20>/CLK
  Logical resource: mc/fd/counter_18/CK
  Location pin: SLICE_X8Y36.CLK
  Clock network: CLK_50MHZ_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK_50MHZ
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_50MHZ      |    3.285|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1872 paths, 0 nets, and 252 connections

Design statistics:
   Minimum period:   3.285ns{1}   (Maximum frequency: 304.414MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Sep 10 15:16:30 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 244 MB



