#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu Mar 12 16:59:25 2020
# Process ID: 32536
# Current directory: /home/adomingues/gaph/orca-mpsoc/vivado
# Command line: vivado
# Log file: /home/adomingues/gaph/orca-mpsoc/vivado/vivado.log
# Journal file: /home/adomingues/gaph/orca-mpsoc/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
create_project orca-mpsoc-standard /home/adomingues/gaph/orca-mpsoc/vivado/orca-mpsoc-standard -part xc7vx485tffg1761-2
set_property board_part xilinx.com:vc707:part0:1.3 [current_project]
set_property target_language VHDL [current_project]
set_property simulator_language VHDL [current_project]
add_files -scan_for_includes /home/adomingues/gaph/orca-mpsoc/rtl
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  /home/adomingues/gaph/orca-mpsoc/rtl/orca-tile-comm.vhd]
remove_files /home/adomingues/gaph/orca-mpsoc/rtl/storage/single-port-fifo-orca/single_port_fifo_orca.vhd
remove_files /home/adomingues/gaph/orca-mpsoc/rtl/orca-top.vhd
remove_files /home/adomingues/gaph/orca-mpsoc/rtl/orca-tile-comm.vhd
synth_design -rtl -name rtl_1
close_design
set_property is_enabled false [get_files  /home/adomingues/gaph/orca-mpsoc/rtl/processors/hfriscv-2018/cpu.vhd]
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  /home/adomingues/gaph/orca-mpsoc/rtl/processors/hfriscv-2018/datapath.vhd]
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  /home/adomingues/gaph/orca-mpsoc/rtl/processors/hfriscv-2018/control.vhd]
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  /home/adomingues/gaph/orca-mpsoc/rtl/processors/hfriscv-2018/reg_bank.vhd]
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  /home/adomingues/gaph/orca-mpsoc/rtl/processors/hfriscv-2018/alu.vhd]
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  /home/adomingues/gaph/orca-mpsoc/rtl/processors/hfriscv-2018/bshift.vhd]
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  /home/adomingues/gaph/orca-mpsoc/rtl/processors/hfriscv-2018/int_control.vhd]
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  /home/adomingues/gaph/orca-mpsoc/rtl/storage/dual-port-fifo/fifo.vhd]
set_property is_enabled false [get_files  /home/adomingues/gaph/orca-mpsoc/rtl/storage/single-port-ram-intel/single_port_ram.sv]
set_property is_enabled false [get_files  /home/adomingues/gaph/orca-mpsoc/rtl/storage/single-port-ram-orca/ram.vhd]
set_property is_enabled false [get_files  /home/adomingues/gaph/orca-mpsoc/rtl/storage/dual-port-ram/mp-ram.vhd]
remove_files {/home/adomingues/gaph/orca-mpsoc/rtl/storage/single-port-ram-intel/single_port_ram.sv /home/adomingues/gaph/orca-mpsoc/rtl/processors/hfriscv-2018/alu.vhd /home/adomingues/gaph/orca-mpsoc/rtl/processors/hfriscv-2018/bshift.vhd /home/adomingues/gaph/orca-mpsoc/rtl/processors/hfriscv-2018/control.vhd /home/adomingues/gaph/orca-mpsoc/rtl/processors/hfriscv-2018/cpu.vhd /home/adomingues/gaph/orca-mpsoc/rtl/processors/hfriscv-2018/datapath.vhd /home/adomingues/gaph/orca-mpsoc/rtl/storage/dual-port-fifo/fifo.vhd /home/adomingues/gaph/orca-mpsoc/rtl/processors/hfriscv-2018/int_control.vhd /home/adomingues/gaph/orca-mpsoc/rtl/storage/dual-port-ram/mp-ram.vhd /home/adomingues/gaph/orca-mpsoc/rtl/storage/single-port-ram-orca/ram.vhd /home/adomingues/gaph/orca-mpsoc/rtl/processors/hfriscv-2018/reg_bank.vhd}
synth_design -rtl -name rtl_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
refresh_design
update_compile_order -fileset sources_1
refresh_design
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
refresh_design
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
refresh_design
update_compile_order -fileset sources_1
refresh_design
refresh_design
refresh_design
close_design
