# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

set axilite_register_dict [dict create]
# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 98 \
    name ctx_RoundKey_0 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename ctx_RoundKey_0 \
    op interface \
    ports { ctx_RoundKey_0_address0 { O 4 vector } ctx_RoundKey_0_ce0 { O 1 bit } ctx_RoundKey_0_we0 { O 1 bit } ctx_RoundKey_0_d0 { O 8 vector } ctx_RoundKey_0_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ctx_RoundKey_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 99 \
    name ctx_RoundKey_1 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename ctx_RoundKey_1 \
    op interface \
    ports { ctx_RoundKey_1_address0 { O 4 vector } ctx_RoundKey_1_ce0 { O 1 bit } ctx_RoundKey_1_we0 { O 1 bit } ctx_RoundKey_1_d0 { O 8 vector } ctx_RoundKey_1_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ctx_RoundKey_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 100 \
    name ctx_RoundKey_2 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename ctx_RoundKey_2 \
    op interface \
    ports { ctx_RoundKey_2_address0 { O 4 vector } ctx_RoundKey_2_ce0 { O 1 bit } ctx_RoundKey_2_we0 { O 1 bit } ctx_RoundKey_2_d0 { O 8 vector } ctx_RoundKey_2_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ctx_RoundKey_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 101 \
    name ctx_RoundKey_3 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename ctx_RoundKey_3 \
    op interface \
    ports { ctx_RoundKey_3_address0 { O 4 vector } ctx_RoundKey_3_ce0 { O 1 bit } ctx_RoundKey_3_we0 { O 1 bit } ctx_RoundKey_3_d0 { O 8 vector } ctx_RoundKey_3_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ctx_RoundKey_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 102 \
    name ctx_RoundKey_4 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename ctx_RoundKey_4 \
    op interface \
    ports { ctx_RoundKey_4_address0 { O 4 vector } ctx_RoundKey_4_ce0 { O 1 bit } ctx_RoundKey_4_we0 { O 1 bit } ctx_RoundKey_4_d0 { O 8 vector } ctx_RoundKey_4_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ctx_RoundKey_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 103 \
    name ctx_RoundKey_5 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename ctx_RoundKey_5 \
    op interface \
    ports { ctx_RoundKey_5_address0 { O 4 vector } ctx_RoundKey_5_ce0 { O 1 bit } ctx_RoundKey_5_we0 { O 1 bit } ctx_RoundKey_5_d0 { O 8 vector } ctx_RoundKey_5_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ctx_RoundKey_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 104 \
    name ctx_RoundKey_6 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename ctx_RoundKey_6 \
    op interface \
    ports { ctx_RoundKey_6_address0 { O 4 vector } ctx_RoundKey_6_ce0 { O 1 bit } ctx_RoundKey_6_we0 { O 1 bit } ctx_RoundKey_6_d0 { O 8 vector } ctx_RoundKey_6_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ctx_RoundKey_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 105 \
    name ctx_RoundKey_7 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename ctx_RoundKey_7 \
    op interface \
    ports { ctx_RoundKey_7_address0 { O 4 vector } ctx_RoundKey_7_ce0 { O 1 bit } ctx_RoundKey_7_we0 { O 1 bit } ctx_RoundKey_7_d0 { O 8 vector } ctx_RoundKey_7_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ctx_RoundKey_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 106 \
    name ctx_RoundKey_8 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename ctx_RoundKey_8 \
    op interface \
    ports { ctx_RoundKey_8_address0 { O 4 vector } ctx_RoundKey_8_ce0 { O 1 bit } ctx_RoundKey_8_we0 { O 1 bit } ctx_RoundKey_8_d0 { O 8 vector } ctx_RoundKey_8_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ctx_RoundKey_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 107 \
    name ctx_RoundKey_9 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename ctx_RoundKey_9 \
    op interface \
    ports { ctx_RoundKey_9_address0 { O 4 vector } ctx_RoundKey_9_ce0 { O 1 bit } ctx_RoundKey_9_we0 { O 1 bit } ctx_RoundKey_9_d0 { O 8 vector } ctx_RoundKey_9_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ctx_RoundKey_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 108 \
    name ctx_RoundKey_10 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename ctx_RoundKey_10 \
    op interface \
    ports { ctx_RoundKey_10_address0 { O 4 vector } ctx_RoundKey_10_ce0 { O 1 bit } ctx_RoundKey_10_we0 { O 1 bit } ctx_RoundKey_10_d0 { O 8 vector } ctx_RoundKey_10_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ctx_RoundKey_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 109 \
    name ctx_RoundKey_11 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename ctx_RoundKey_11 \
    op interface \
    ports { ctx_RoundKey_11_address0 { O 4 vector } ctx_RoundKey_11_ce0 { O 1 bit } ctx_RoundKey_11_we0 { O 1 bit } ctx_RoundKey_11_d0 { O 8 vector } ctx_RoundKey_11_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ctx_RoundKey_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 110 \
    name ctx_RoundKey_12 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename ctx_RoundKey_12 \
    op interface \
    ports { ctx_RoundKey_12_address0 { O 4 vector } ctx_RoundKey_12_ce0 { O 1 bit } ctx_RoundKey_12_we0 { O 1 bit } ctx_RoundKey_12_d0 { O 8 vector } ctx_RoundKey_12_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ctx_RoundKey_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 111 \
    name ctx_RoundKey_13 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename ctx_RoundKey_13 \
    op interface \
    ports { ctx_RoundKey_13_address0 { O 4 vector } ctx_RoundKey_13_ce0 { O 1 bit } ctx_RoundKey_13_we0 { O 1 bit } ctx_RoundKey_13_d0 { O 8 vector } ctx_RoundKey_13_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ctx_RoundKey_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 112 \
    name ctx_RoundKey_14 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename ctx_RoundKey_14 \
    op interface \
    ports { ctx_RoundKey_14_address0 { O 4 vector } ctx_RoundKey_14_ce0 { O 1 bit } ctx_RoundKey_14_we0 { O 1 bit } ctx_RoundKey_14_d0 { O 8 vector } ctx_RoundKey_14_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ctx_RoundKey_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 113 \
    name ctx_RoundKey_15 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename ctx_RoundKey_15 \
    op interface \
    ports { ctx_RoundKey_15_address0 { O 4 vector } ctx_RoundKey_15_ce0 { O 1 bit } ctx_RoundKey_15_we0 { O 1 bit } ctx_RoundKey_15_d0 { O 8 vector } ctx_RoundKey_15_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ctx_RoundKey_15'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 114 \
    name key_0 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_0 \
    op interface \
    ports { key_0 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 115 \
    name key_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_1 \
    op interface \
    ports { key_1 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 116 \
    name key_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_2 \
    op interface \
    ports { key_2 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 117 \
    name key_3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_3 \
    op interface \
    ports { key_3 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 118 \
    name key_4 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_4 \
    op interface \
    ports { key_4 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 119 \
    name key_5 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_5 \
    op interface \
    ports { key_5 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 120 \
    name key_6 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_6 \
    op interface \
    ports { key_6 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 121 \
    name key_7 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_7 \
    op interface \
    ports { key_7 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 122 \
    name key_8 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_8 \
    op interface \
    ports { key_8 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 123 \
    name key_9 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_9 \
    op interface \
    ports { key_9 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 124 \
    name key_10 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_10 \
    op interface \
    ports { key_10 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 125 \
    name key_11 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_11 \
    op interface \
    ports { key_11 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 126 \
    name key_12 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_12 \
    op interface \
    ports { key_12 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 127 \
    name key_13 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_13 \
    op interface \
    ports { key_13 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 128 \
    name key_14 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_14 \
    op interface \
    ports { key_14 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 129 \
    name key_15 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_15 \
    op interface \
    ports { key_15 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 130 \
    name in_0_0 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_in_0_0 \
    op interface \
    ports { in_0_0_i { I 8 vector } in_0_0_o { O 8 vector } in_0_0_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 131 \
    name in_0_1 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_in_0_1 \
    op interface \
    ports { in_0_1_i { I 8 vector } in_0_1_o { O 8 vector } in_0_1_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 132 \
    name in_0_2 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_in_0_2 \
    op interface \
    ports { in_0_2_i { I 8 vector } in_0_2_o { O 8 vector } in_0_2_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 133 \
    name in_0_3 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_in_0_3 \
    op interface \
    ports { in_0_3_i { I 8 vector } in_0_3_o { O 8 vector } in_0_3_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 134 \
    name in_1_0 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_in_1_0 \
    op interface \
    ports { in_1_0_i { I 8 vector } in_1_0_o { O 8 vector } in_1_0_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 135 \
    name in_1_1 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_in_1_1 \
    op interface \
    ports { in_1_1_i { I 8 vector } in_1_1_o { O 8 vector } in_1_1_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 136 \
    name in_1_2 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_in_1_2 \
    op interface \
    ports { in_1_2_i { I 8 vector } in_1_2_o { O 8 vector } in_1_2_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 137 \
    name in_1_3 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_in_1_3 \
    op interface \
    ports { in_1_3_i { I 8 vector } in_1_3_o { O 8 vector } in_1_3_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 138 \
    name in_2_0 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_in_2_0 \
    op interface \
    ports { in_2_0_i { I 8 vector } in_2_0_o { O 8 vector } in_2_0_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 139 \
    name in_2_1 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_in_2_1 \
    op interface \
    ports { in_2_1_i { I 8 vector } in_2_1_o { O 8 vector } in_2_1_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 140 \
    name in_2_2 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_in_2_2 \
    op interface \
    ports { in_2_2_i { I 8 vector } in_2_2_o { O 8 vector } in_2_2_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 141 \
    name in_2_3 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_in_2_3 \
    op interface \
    ports { in_2_3_i { I 8 vector } in_2_3_o { O 8 vector } in_2_3_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 142 \
    name in_3_0 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_in_3_0 \
    op interface \
    ports { in_3_0_i { I 8 vector } in_3_0_o { O 8 vector } in_3_0_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 143 \
    name in_3_1 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_in_3_1 \
    op interface \
    ports { in_3_1_i { I 8 vector } in_3_1_o { O 8 vector } in_3_1_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 144 \
    name in_3_2 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_in_3_2 \
    op interface \
    ports { in_3_2_i { I 8 vector } in_3_2_o { O 8 vector } in_3_2_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 145 \
    name in_3_3 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_in_3_3 \
    op interface \
    ports { in_3_3_i { I 8 vector } in_3_3_o { O 8 vector } in_3_3_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


