#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Mon Apr 06 13:05:43 2015
# Process ID: 4944
# Log file: C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.runs/aurora_8b10b_1_synth_1/aurora_8b10b_1.vds
# Journal file: C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.runs/aurora_8b10b_1_synth_1\vivado.jou
#-----------------------------------------------------------
source aurora_8b10b_1.tcl
# set_param gui.test TreeTableDev
# debug::add_scope template.lib 1
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7vx690tffg1761-2
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property webtalk.parent_dir C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.cache/wt [current_project]
# set_property parent.project_path C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language Verilog [current_project]
# set_property board_part xilinx.com:vc709:part0:1.0 [current_project]
# read_ip C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2014.4/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'aurora_8b10b_1' generated file not found 'c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'aurora_8b10b_1' generated file not found 'c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'aurora_8b10b_1' generated file not found 'c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'aurora_8b10b_1' generated file not found 'c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1_funcsim.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'aurora_8b10b_1' generated file not found 'c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1_funcsim.vhdl'. Please regenerate to continue.
# set_property used_in_implementation false [get_files -all c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1.dcp]
# set_property is_locked true [get_files C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1.xci]
# catch { write_hwdef -file aurora_8b10b_1.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top aurora_8b10b_1 -part xc7vx690tffg1761-2 -mode out_of_context
Command: synth_design -top aurora_8b10b_1 -part xc7vx690tffg1761-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
WARNING: [Synth 8-2507] parameter declaration becomes local in aurora_8b10b_1_GT_WRAPPER with formal parameter declaration list [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/gt/aurora_8b10b_1_transceiver_wrapper.v:215]
WARNING: [Synth 8-2507] parameter declaration becomes local in aurora_8b10b_1_GT_WRAPPER with formal parameter declaration list [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/gt/aurora_8b10b_1_transceiver_wrapper.v:217]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 274.629 ; gain = 112.613
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'aurora_8b10b_1' [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1.v:54]
INFO: [Synth 8-638] synthesizing module 'aurora_8b10b_1_core' [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1_core.v:62]
	Parameter SIM_GTRESET_SPEEDUP bound to: FALSE - type: string 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'aurora_8b10b_1_RESET_LOGIC' [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/src/aurora_8b10b_1_reset_logic.v:62]
INFO: [Synth 8-638] synthesizing module 'aurora_8b10b_1_cdc_sync' [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/src/aurora_8b10b_1_cdc_sync.v:104]
	Parameter c_cdc_type bound to: 2'b01 
	Parameter c_flop_input bound to: 1'b0 
	Parameter c_reset_state bound to: 1'b0 
	Parameter c_single_bit bound to: 1'b1 
	Parameter c_vector_width bound to: 6'b000010 
	Parameter c_mtbf_stages bound to: 3'b011 
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = true [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/src/aurora_8b10b_1_cdc_sync.v:129]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = true [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/src/aurora_8b10b_1_cdc_sync.v:130]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = true [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/src/aurora_8b10b_1_cdc_sync.v:131]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = true [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/src/aurora_8b10b_1_cdc_sync.v:132]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = true [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/src/aurora_8b10b_1_cdc_sync.v:133]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = true [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/src/aurora_8b10b_1_cdc_sync.v:134]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = true [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/src/aurora_8b10b_1_cdc_sync.v:135]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = true [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/src/aurora_8b10b_1_cdc_sync.v:138]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = true [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/src/aurora_8b10b_1_cdc_sync.v:139]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = true [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/src/aurora_8b10b_1_cdc_sync.v:140]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = true [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/src/aurora_8b10b_1_cdc_sync.v:141]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = true [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/src/aurora_8b10b_1_cdc_sync.v:142]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = true [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/src/aurora_8b10b_1_cdc_sync.v:143]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = true [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/src/aurora_8b10b_1_cdc_sync.v:150]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = true [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/src/aurora_8b10b_1_cdc_sync.v:151]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = true [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/src/aurora_8b10b_1_cdc_sync.v:152]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = true [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/src/aurora_8b10b_1_cdc_sync.v:153]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = true [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/src/aurora_8b10b_1_cdc_sync.v:154]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = true [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/src/aurora_8b10b_1_cdc_sync.v:155]
INFO: [Synth 8-256] done synthesizing module 'aurora_8b10b_1_cdc_sync' (1#1) [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/src/aurora_8b10b_1_cdc_sync.v:104]
INFO: [Synth 8-256] done synthesizing module 'aurora_8b10b_1_RESET_LOGIC' (2#1) [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/src/aurora_8b10b_1_reset_logic.v:62]
INFO: [Synth 8-638] synthesizing module 'aurora_8b10b_1_AURORA_LANE' [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/src/aurora_8b10b_1_aurora_lane.v:65]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'aurora_8b10b_1_LANE_INIT_SM' [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/src/aurora_8b10b_1_lane_init_sm.v:62]
INFO: [Synth 8-638] synthesizing module 'FDR' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3001]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDR' (3#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3001]
INFO: [Synth 8-256] done synthesizing module 'aurora_8b10b_1_LANE_INIT_SM' (4#1) [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/src/aurora_8b10b_1_lane_init_sm.v:62]
INFO: [Synth 8-638] synthesizing module 'aurora_8b10b_1_CHBOND_COUNT_DEC' [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/src/aurora_8b10b_1_chbond_count_dec.v:62]
	Parameter CHANNEL_BOND_LOAD_CODE bound to: 6'b100111 
INFO: [Synth 8-256] done synthesizing module 'aurora_8b10b_1_CHBOND_COUNT_DEC' (5#1) [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/src/aurora_8b10b_1_chbond_count_dec.v:62]
INFO: [Synth 8-638] synthesizing module 'aurora_8b10b_1_SYM_GEN' [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/src/aurora_8b10b_1_sym_gen.v:77]
INFO: [Synth 8-256] done synthesizing module 'aurora_8b10b_1_SYM_GEN' (6#1) [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/src/aurora_8b10b_1_sym_gen.v:77]
INFO: [Synth 8-638] synthesizing module 'aurora_8b10b_1_SYM_DEC' [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/src/aurora_8b10b_1_sym_dec.v:64]
	Parameter K_CHAR_0 bound to: 4'b1011 
	Parameter K_CHAR_1 bound to: 4'b1100 
	Parameter SP_DATA_0 bound to: 4'b0100 
	Parameter SP_DATA_1 bound to: 4'b1010 
	Parameter SPA_DATA_0 bound to: 4'b0010 
	Parameter SPA_DATA_1 bound to: 4'b1100 
	Parameter SP_NEG_DATA_0 bound to: 4'b1011 
	Parameter SP_NEG_DATA_1 bound to: 4'b0101 
	Parameter SPA_NEG_DATA_0 bound to: 4'b1101 
	Parameter SPA_NEG_DATA_1 bound to: 4'b0011 
	Parameter PAD_0 bound to: 4'b1001 
	Parameter PAD_1 bound to: 4'b1100 
	Parameter SCP_0 bound to: 4'b0101 
	Parameter SCP_1 bound to: 4'b1100 
	Parameter SCP_2 bound to: 4'b1111 
	Parameter SCP_3 bound to: 4'b1011 
	Parameter ECP_0 bound to: 4'b1111 
	Parameter ECP_1 bound to: 4'b1101 
	Parameter ECP_2 bound to: 4'b1111 
	Parameter ECP_3 bound to: 4'b1110 
	Parameter A_CHAR_0 bound to: 4'b0111 
	Parameter A_CHAR_1 bound to: 4'b1100 
	Parameter VER_DATA_0 bound to: 4'b1110 
	Parameter VER_DATA_1 bound to: 4'b1000 
	Parameter CC_CHAR_0 bound to: 4'b1111 
	Parameter CC_CHAR_1 bound to: 4'b0111 
INFO: [Synth 8-256] done synthesizing module 'aurora_8b10b_1_SYM_DEC' (7#1) [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/src/aurora_8b10b_1_sym_dec.v:64]
INFO: [Synth 8-638] synthesizing module 'aurora_8b10b_1_ERR_DETECT' [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/src/aurora_8b10b_1_err_detect.v:65]
	Parameter ENABLE_SOFT_ERR_MONITOR bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/src/aurora_8b10b_1_err_detect.v:205]
INFO: [Synth 8-256] done synthesizing module 'aurora_8b10b_1_ERR_DETECT' (8#1) [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/src/aurora_8b10b_1_err_detect.v:65]
INFO: [Synth 8-638] synthesizing module 'aurora_8b10b_1_hotplug' [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/src/aurora_8b10b_1_hotplug.v:53]
	Parameter ENABLE_HOTPLUG bound to: 1 - type: integer 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
INFO: [Synth 8-3936] Found unconnected internal register 'link_reset_r_reg' and it is trimmed from '2' to '1' bits. [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/src/aurora_8b10b_1_hotplug.v:185]
INFO: [Synth 8-256] done synthesizing module 'aurora_8b10b_1_hotplug' (9#1) [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/src/aurora_8b10b_1_hotplug.v:53]
INFO: [Synth 8-256] done synthesizing module 'aurora_8b10b_1_AURORA_LANE' (10#1) [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/src/aurora_8b10b_1_aurora_lane.v:65]
INFO: [Synth 8-638] synthesizing module 'aurora_8b10b_1_GT_WRAPPER' [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/gt/aurora_8b10b_1_transceiver_wrapper.v:57]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter SIM_GTRESET_SPEEDUP bound to: FALSE - type: string 
	Parameter STABLE_CLOCK_PERIOD bound to: 20 - type: integer 
	Parameter RX_CDRLOCK_TIME bound to: 8000.000000 - type: float 
INFO: [Synth 8-638] synthesizing module 'aurora_8b10b_1_tx_startup_fsm' [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/gt/aurora_8b10b_1_tx_startup_fsm.v:76]
	Parameter GT_TYPE bound to: GTH - type: string 
	Parameter STABLE_CLOCK_PERIOD bound to: 20 - type: integer 
	Parameter RETRY_COUNTER_BITWIDTH bound to: 8 - type: integer 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter TX_QPLL_USED bound to: FALSE - type: string 
	Parameter RX_QPLL_USED bound to: FALSE - type: string 
	Parameter PHASE_ALIGNMENT_MANUAL bound to: FALSE - type: string 
	Parameter INIT bound to: 4'b0000 
	Parameter ASSERT_ALL_RESETS bound to: 4'b0001 
	Parameter WAIT_FOR_PLL_LOCK bound to: 4'b0010 
	Parameter RELEASE_PLL_RESET bound to: 4'b0011 
	Parameter WAIT_FOR_TXOUTCLK bound to: 4'b0100 
	Parameter RELEASE_MMCM_RESET bound to: 4'b0101 
	Parameter WAIT_FOR_TXUSRCLK bound to: 4'b0110 
	Parameter WAIT_RESET_DONE bound to: 4'b0111 
	Parameter DO_PHASE_ALIGNMENT bound to: 4'b1000 
	Parameter RESET_FSM_DONE bound to: 4'b1001 
	Parameter MMCM_LOCK_CNT_MAX bound to: 1024 - type: integer 
	Parameter STARTUP_DELAY bound to: 500 - type: integer 
	Parameter WAIT_CYCLES bound to: 25 - type: integer 
	Parameter WAIT_MAX bound to: 35 - type: integer 
	Parameter WAIT_TIMEOUT_2ms bound to: 100000 - type: integer 
	Parameter WAIT_TLOCK_MAX bound to: 5000 - type: integer 
	Parameter WAIT_TIMEOUT_500us bound to: 25000 - type: integer 
	Parameter WAIT_1us_CYCLES bound to: 50 - type: integer 
	Parameter WAIT_1us bound to: 60 - type: integer 
	Parameter WAIT_TIME_MAX bound to: 500 - type: integer 
	Parameter PORT_WIDTH bound to: 17 - type: integer 
	Parameter MAX_RETRIES bound to: 255 - type: integer 
	Parameter MAX_WAIT_BYPASS bound to: 25344 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'aurora_8b10b_1_tx_startup_fsm' (11#1) [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/gt/aurora_8b10b_1_tx_startup_fsm.v:76]
INFO: [Synth 8-638] synthesizing module 'aurora_8b10b_1_rx_startup_fsm' [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/gt/aurora_8b10b_1_rx_startup_fsm.v:75]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter GT_TYPE bound to: GTH - type: string 
	Parameter EQ_MODE bound to: DFE - type: string 
	Parameter STABLE_CLOCK_PERIOD bound to: 20 - type: integer 
	Parameter RETRY_COUNTER_BITWIDTH bound to: 8 - type: integer 
	Parameter TX_QPLL_USED bound to: FALSE - type: string 
	Parameter RX_QPLL_USED bound to: FALSE - type: string 
	Parameter PHASE_ALIGNMENT_MANUAL bound to: FALSE - type: string 
	Parameter INIT bound to: 4'b0000 
	Parameter ASSERT_ALL_RESETS bound to: 4'b0001 
	Parameter WAIT_FOR_PLL_LOCK bound to: 4'b0010 
	Parameter RELEASE_PLL_RESET bound to: 4'b0011 
	Parameter VERIFY_RECCLK_STABLE bound to: 4'b0100 
	Parameter RELEASE_MMCM_RESET bound to: 4'b0101 
	Parameter WAIT_FOR_RXUSRCLK bound to: 4'b0110 
	Parameter WAIT_RESET_DONE bound to: 4'b0111 
	Parameter DO_PHASE_ALIGNMENT bound to: 4'b1000 
	Parameter MONITOR_DATA_VALID bound to: 4'b1001 
	Parameter FSM_DONE bound to: 4'b1010 
	Parameter MMCM_LOCK_CNT_MAX bound to: 1024 - type: integer 
	Parameter STARTUP_DELAY bound to: 500 - type: integer 
	Parameter WAIT_CYCLES bound to: 25 - type: integer 
	Parameter WAIT_MAX bound to: 35 - type: integer 
	Parameter WAIT_TIMEOUT_2ms bound to: 150000 - type: integer 
	Parameter WAIT_TLOCK_MAX bound to: 5000 - type: integer 
	Parameter WAIT_TIMEOUT_500us bound to: 25000 - type: integer 
	Parameter WAIT_TIMEOUT_1us bound to: 50 - type: integer 
	Parameter WAIT_TIMEOUT_100us bound to: 5000 - type: integer 
	Parameter WAIT_TIME_MAX bound to: 500 - type: integer 
	Parameter PORT_WIDTH bound to: 18 - type: integer 
	Parameter MAX_RETRIES bound to: 255 - type: integer 
	Parameter MAX_WAIT_BYPASS bound to: 5000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'aurora_8b10b_1_rx_startup_fsm' (12#1) [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/gt/aurora_8b10b_1_rx_startup_fsm.v:75]
INFO: [Synth 8-638] synthesizing module 'aurora_8b10b_1_multi_gt' [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/gt/aurora_8b10b_1_multi_gt.v:55]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter WRAPPER_SIM_GTRESET_SPEEDUP bound to: FALSE - type: string 
INFO: [Synth 8-638] synthesizing module 'aurora_8b10b_1_gt' [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/gt/aurora_8b10b_1_gt.v:55]
	Parameter GT_SIM_GTRESET_SPEEDUP bound to: FALSE - type: string 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter TXSYNC_OVRD_IN bound to: 1'b0 
	Parameter TXSYNC_MULTILANE_IN bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'GTHE2_CHANNEL' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3860]
	Parameter ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
	Parameter ALIGN_MCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_PCOMMA_DET bound to: TRUE - type: string 
	Parameter CBCC_DATA_SOURCE_SEL bound to: DECODED - type: string 
	Parameter CHAN_BOND_KEEP_ALIGN bound to: FALSE - type: string 
	Parameter CHAN_BOND_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CLK_CORRECT_USE bound to: TRUE - type: string 
	Parameter CLK_COR_KEEP_IDLE bound to: FALSE - type: string 
	Parameter CLK_COR_PRECEDENCE bound to: TRUE - type: string 
	Parameter CLK_COR_SEQ_2_USE bound to: FALSE - type: string 
	Parameter DEC_MCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_PCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_VALID_COMMA_ONLY bound to: FALSE - type: string 
	Parameter ES_ERRDET_EN bound to: FALSE - type: string 
	Parameter ES_EYE_SCAN_EN bound to: TRUE - type: string 
	Parameter FTS_LANE_DESKEW_EN bound to: FALSE - type: string 
	Parameter PCS_PCIE_EN bound to: FALSE - type: string 
	Parameter RXBUF_ADDR_MODE bound to: FULL - type: string 
	Parameter RXBUF_EN bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_EIDLE bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_THRESH_OVRD bound to: FALSE - type: string 
	Parameter RXGEARBOX_EN bound to: FALSE - type: string 
	Parameter RXOOB_CLK_CFG bound to: PMA - type: string 
	Parameter RXSLIDE_MODE bound to: OFF - type: string 
	Parameter RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
	Parameter RX_DISPERR_SEQ_MATCH bound to: TRUE - type: string 
	Parameter RX_XCLK_SEL bound to: RXREC - type: string 
	Parameter SATA_CPLL_CFG bound to: VCO_3000MHZ - type: string 
	Parameter SHOW_REALIGN_COMMA bound to: TRUE - type: string 
	Parameter SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
	Parameter SIM_RESET_SPEEDUP bound to: FALSE - type: string 
	Parameter SIM_TX_EIDLE_DRIVE_LEVEL bound to: X - type: string 
	Parameter SIM_VERSION bound to: 2.0 - type: string 
	Parameter TXBUF_EN bound to: TRUE - type: string 
	Parameter TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter TXGEARBOX_EN bound to: FALSE - type: string 
	Parameter TXPI_PPMCLK_SEL bound to: TXUSRCLK2 - type: string 
	Parameter TX_DRIVE_MODE bound to: DIRECT - type: string 
	Parameter TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
	Parameter TX_XCLK_SEL bound to: TXOUT - type: string 
	Parameter ACJTAG_DEBUG_MODE bound to: 1'b0 
	Parameter ACJTAG_MODE bound to: 1'b0 
	Parameter ACJTAG_RESET bound to: 1'b0 
	Parameter A_RXOSCALRESET bound to: 1'b0 
	Parameter ES_CLK_PHASE_SEL bound to: 1'b0 
	Parameter IS_CLKRSVD0_INVERTED bound to: 1'b0 
	Parameter IS_CLKRSVD1_INVERTED bound to: 1'b0 
	Parameter IS_CPLLLOCKDETCLK_INVERTED bound to: 1'b0 
	Parameter IS_DMONITORCLK_INVERTED bound to: 1'b0 
	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
	Parameter IS_GTGREFCLK_INVERTED bound to: 1'b0 
	Parameter IS_RXUSRCLK2_INVERTED bound to: 1'b0 
	Parameter IS_RXUSRCLK_INVERTED bound to: 1'b0 
	Parameter IS_SIGVALIDCLK_INVERTED bound to: 1'b0 
	Parameter IS_TXPHDLYTSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_TXUSRCLK2_INVERTED bound to: 1'b0 
	Parameter IS_TXUSRCLK_INVERTED bound to: 1'b0 
	Parameter LOOPBACK_CFG bound to: 1'b0 
	Parameter RESET_POWERSAVE_DISABLE bound to: 1'b0 
	Parameter RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCDR_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXPI_CFG4 bound to: 1'b1 
	Parameter RXPI_CFG5 bound to: 1'b1 
	Parameter RXPRBS_ERR_LOOPBACK bound to: 1'b0 
	Parameter RXSYNC_MULTILANE bound to: 1'b0 
	Parameter RXSYNC_OVRD bound to: 1'b0 
	Parameter RXSYNC_SKIP_DA bound to: 1'b0 
	Parameter RX_CLKMUX_PD bound to: 1'b1 
	Parameter RX_DFELPM_CFG1 bound to: 1'b0 
	Parameter RX_DFELPM_KLKH_AGC_STUP_EN bound to: 1'b1 
	Parameter RX_DFE_AGC_OVRDEN bound to: 1'b1 
	Parameter RX_DFE_KL_LPM_KH_OVRDEN bound to: 1'b1 
	Parameter RX_DFE_KL_LPM_KL_OVRDEN bound to: 1'b1 
	Parameter RX_DFE_LPM_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter TXOOB_CFG bound to: 1'b0 
	Parameter TXPI_CFG3 bound to: 1'b0 
	Parameter TXPI_CFG4 bound to: 1'b0 
	Parameter TXPI_GREY_SEL bound to: 1'b0 
	Parameter TXPI_INVSTROBE_SEL bound to: 1'b0 
	Parameter TXSYNC_MULTILANE bound to: 1'b0 
	Parameter TXSYNC_OVRD bound to: 1'b0 
	Parameter TXSYNC_SKIP_DA bound to: 1'b0 
	Parameter TX_CLKMUX_PD bound to: 1'b1 
	Parameter TX_MAINCURSOR_SEL bound to: 1'b0 
	Parameter TX_QPI_STATUS_EN bound to: 1'b0 
	Parameter UCODEER_CLR bound to: 1'b0 
	Parameter USE_PCS_CLK_PHASE_SEL bound to: 1'b0 
	Parameter RX_DFE_H4_CFG bound to: 11'b00011100000 
	Parameter RX_DFE_H5_CFG bound to: 11'b00011100000 
	Parameter RX_DFE_H6_CFG bound to: 11'b00000100000 
	Parameter RX_DFE_H7_CFG bound to: 11'b00000100000 
	Parameter ES_HORZ_OFFSET bound to: 12'b000000000000 
	Parameter PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
	Parameter RX_DFE_H2_CFG bound to: 12'b000000000000 
	Parameter RX_DFE_H3_CFG bound to: 12'b000001000000 
	Parameter RX_OS_CFG bound to: 13'b0000010000000 
	Parameter RXLPM_HF_CFG bound to: 14'b00001000000000 
	Parameter RX_DEBUG_CFG bound to: 14'b00000000000000 
	Parameter TX_RXDETECT_CFG bound to: 14'b01100000110010 
	Parameter PMA_RSV4 bound to: 15'b000000000001000 
	Parameter TERM_RCAL_CFG bound to: 15'b100001000010000 
	Parameter CPLL_LOCK_CFG bound to: 16'b0000000111101000 
	Parameter RXDLY_CFG bound to: 16'b0000000000011111 
	Parameter RXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter RX_DFE_LPM_CFG bound to: 16'b0000000010000000 
	Parameter TXDLY_CFG bound to: 16'b0000000000011111 
	Parameter TXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter TXPH_CFG bound to: 16'b0000011110000000 
	Parameter RX_DFE_UT_CFG bound to: 17'b00011100000000000 
	Parameter RX_DFE_VP_CFG bound to: 17'b00011101010100011 
	Parameter TX_RXDETECT_PRECHARGE_TIME bound to: 17'b10101010111001100 
	Parameter RXLPM_LF_CFG bound to: 18'b001001000000000000 
	Parameter ADAPT_CFG0 bound to: 20'b00000000110000010000 
	Parameter OUTREFCLK_SEL_INV bound to: 2'b11 
	Parameter PMA_RSV3 bound to: 2'b00 
	Parameter RXPI_CFG0 bound to: 2'b00 
	Parameter RXPI_CFG1 bound to: 2'b00 
	Parameter RXPI_CFG2 bound to: 2'b00 
	Parameter RXPI_CFG3 bound to: 2'b11 
	Parameter RX_CM_SEL bound to: 2'b11 
	Parameter RX_DFE_AGC_CFG0 bound to: 2'b00 
	Parameter RX_DFE_KL_LPM_KH_CFG0 bound to: 2'b01 
	Parameter RX_DFE_KL_LPM_KL_CFG0 bound to: 2'b10 
	Parameter TXPI_CFG0 bound to: 2'b00 
	Parameter TXPI_CFG1 bound to: 2'b00 
	Parameter TXPI_CFG2 bound to: 2'b00 
	Parameter RX_DFE_GAIN_CFG bound to: 23'b00000000010000011000000 
	Parameter CPLL_INIT_CFG bound to: 24'b000000000000000000011110 
	Parameter DMONITOR_CFG bound to: 24'b000000000000101000000000 
	Parameter RXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter RXPH_CFG bound to: 24'b110000000000000000000010 
	Parameter RX_BIAS_CFG bound to: 24'b000011000000000000010000 
	Parameter TXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter CPLL_CFG bound to: 29'b00000101111000000011111011100 
	Parameter GEARBOX_MODE bound to: 3'b000 
	Parameter RXPI_CFG6 bound to: 3'b001 
	Parameter RX_DFE_AGC_CFG1 bound to: 3'b100 
	Parameter RX_DFE_KL_LPM_KH_CFG1 bound to: 3'b010 
	Parameter RX_DFE_KL_LPM_KL_CFG1 bound to: 3'b010 
	Parameter SATA_BURST_VAL bound to: 3'b100 
	Parameter SATA_EIDLE_VAL bound to: 3'b100 
	Parameter SIM_CPLLREFCLK_SEL bound to: 3'b001 
	Parameter TERM_RCAL_OVRD bound to: 3'b000 
	Parameter TXPI_CFG5 bound to: 3'b100 
	Parameter TXPI_SYNFREQ_PPM bound to: 3'b000 
	Parameter TX_EIDLE_ASSERT_DELAY bound to: 3'b110 
	Parameter TX_EIDLE_DEASSERT_DELAY bound to: 3'b100 
	Parameter TX_RXDETECT_REF bound to: 3'b100 
	Parameter PMA_RSV bound to: 128 - type: integer 
	Parameter PMA_RSV2 bound to: 469762058 - type: integer 
	Parameter TST_RSV bound to: 0 - type: integer 
	Parameter RX_DFE_KL_CFG bound to: 33'b001000001000000000000001100010000 
	Parameter CHAN_BOND_SEQ_1_ENABLE bound to: 4'b0001 
	Parameter CHAN_BOND_SEQ_2_ENABLE bound to: 4'b0000 
	Parameter CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_CFG bound to: 4'b1111 
	Parameter PMA_RSV5 bound to: 4'b0000 
	Parameter RXBUF_EIDLE_HI_CNT bound to: 4'b1000 
	Parameter RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
	Parameter RX_CM_TRIM bound to: 4'b1010 
	Parameter RX_DFELPM_CFG0 bound to: 4'b0110 
	Parameter RX_DFE_AGC_CFG2 bound to: 4'b0000 
	Parameter RX_DFE_KL_LPM_KH_CFG2 bound to: 4'b0010 
	Parameter RX_DFE_KL_LPM_KL_CFG2 bound to: 4'b0010 
	Parameter SATA_BURST_SEQ_LEN bound to: 4'b0101 
	Parameter CFOK_CFG bound to: 42'b100100100000000000000001000000111010000000 
	Parameter PCS_RSVD_ATTR bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter ES_PRESCALE bound to: 5'b00000 
	Parameter RXBUFRESET_TIME bound to: 5'b00001 
	Parameter RXCDRFREQRESET_TIME bound to: 5'b00001 
	Parameter RXCDRPHRESET_TIME bound to: 5'b00001 
	Parameter RXISCANRESET_TIME bound to: 5'b00001 
	Parameter RXOSCALRESET_TIME bound to: 5'b00011 
	Parameter RXOSCALRESET_TIMEOUT bound to: 5'b00000 
	Parameter RXPCSRESET_TIME bound to: 5'b00001 
	Parameter RXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter RXPMARESET_TIME bound to: 5'b00011 
	Parameter TXPCSRESET_TIME bound to: 5'b00001 
	Parameter TXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter TXPMARESET_TIME bound to: 5'b00001 
	Parameter RX_DFE_ST_CFG bound to: 54'b000000111000010000000000000000000011000000000000111111 
	Parameter CFOK_CFG2 bound to: 6'b100000 
	Parameter CFOK_CFG3 bound to: 6'b100000 
	Parameter ES_CONTROL bound to: 6'b000000 
	Parameter RXCDR_LOCK_CFG bound to: 6'b010101 
	Parameter RX_BUFFER_CFG bound to: 6'b000000 
	Parameter RX_DDI_SEL bound to: 6'b000000 
	Parameter TX_DEEMPH0 bound to: 6'b000000 
	Parameter TX_DEEMPH1 bound to: 6'b000000 
	Parameter RXDFELPMRESET_TIME bound to: 7'b0001111 
	Parameter RXOOB_CFG bound to: 7'b0000110 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1001110 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1001001 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1000101 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1000000 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000110 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000100 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000000 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter ES_QUALIFIER bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_QUAL_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_SDATA_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter PD_TRANS_TIME_NONE_P2 bound to: 8'b00011001 
	Parameter PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
	Parameter TRANS_TIME_RATE bound to: 8'b00001110 
	Parameter TXPI_PPM_CFG bound to: 8'b00000000 
	Parameter RXCDR_CFG bound to: 83'b00000000000001000000000011111111110001000000000000011000010000010000000000000011000 
	Parameter ES_VERT_OFFSET bound to: 9'b000000000 
	Parameter RXDLY_LCFG bound to: 9'b000110000 
	Parameter TXDLY_LCFG bound to: 9'b000110000 
	Parameter ALIGN_COMMA_ENABLE bound to: 10'b1111111111 
	Parameter ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
	Parameter ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
	Parameter CHAN_BOND_SEQ_1_1 bound to: 10'b0101111100 
	Parameter CHAN_BOND_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_1 bound to: 10'b0111110111 
	Parameter CLK_COR_SEQ_1_2 bound to: 10'b0111110111 
	Parameter CLK_COR_SEQ_1_3 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_1_4 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_2_1 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_2_2 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_2_3 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_2_4 bound to: 10'b0100000000 
	Parameter ES_PMA_CFG bound to: 10'b0000000000 
	Parameter ALIGN_COMMA_WORD bound to: 2 - type: integer 
	Parameter CHAN_BOND_MAX_SKEW bound to: 7 - type: integer 
	Parameter CHAN_BOND_SEQ_LEN bound to: 1 - type: integer 
	Parameter CLK_COR_MAX_LAT bound to: 17 - type: integer 
	Parameter CLK_COR_MIN_LAT bound to: 12 - type: integer 
	Parameter CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
	Parameter CLK_COR_SEQ_LEN bound to: 2 - type: integer 
	Parameter CPLL_FBDIV bound to: 5 - type: integer 
	Parameter CPLL_FBDIV_45 bound to: 5 - type: integer 
	Parameter CPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter RXBUF_THRESH_OVFLW bound to: 61 - type: integer 
	Parameter RXBUF_THRESH_UNDFLW bound to: 4 - type: integer 
	Parameter RXOUT_DIV bound to: 1 - type: integer 
	Parameter RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
	Parameter RX_CLK25_DIV bound to: 5 - type: integer 
	Parameter RX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter RX_INT_DATAWIDTH bound to: 0 - type: integer 
	Parameter RX_SIG_VALID_DLY bound to: 10 - type: integer 
	Parameter SAS_MAX_COM bound to: 64 - type: integer 
	Parameter SAS_MIN_COM bound to: 36 - type: integer 
	Parameter SATA_MAX_BURST bound to: 8 - type: integer 
	Parameter SATA_MAX_INIT bound to: 21 - type: integer 
	Parameter SATA_MAX_WAKE bound to: 7 - type: integer 
	Parameter SATA_MIN_BURST bound to: 4 - type: integer 
	Parameter SATA_MIN_INIT bound to: 12 - type: integer 
	Parameter SATA_MIN_WAKE bound to: 4 - type: integer 
	Parameter TXOUT_DIV bound to: 1 - type: integer 
	Parameter TX_CLK25_DIV bound to: 5 - type: integer 
	Parameter TX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter TX_INT_DATAWIDTH bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'GTHE2_CHANNEL' (13#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3860]
INFO: [Synth 8-638] synthesizing module 'FD' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:2773]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FD' (14#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:2773]
INFO: [Synth 8-256] done synthesizing module 'aurora_8b10b_1_gt' (15#1) [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/gt/aurora_8b10b_1_gt.v:55]
INFO: [Synth 8-256] done synthesizing module 'aurora_8b10b_1_multi_gt' (16#1) [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/gt/aurora_8b10b_1_multi_gt.v:55]
INFO: [Synth 8-256] done synthesizing module 'aurora_8b10b_1_GT_WRAPPER' (17#1) [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/gt/aurora_8b10b_1_transceiver_wrapper.v:57]
INFO: [Synth 8-638] synthesizing module 'aurora_8b10b_1_GLOBAL_LOGIC' [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/src/aurora_8b10b_1_global_logic.v:62]
INFO: [Synth 8-638] synthesizing module 'aurora_8b10b_1_CHANNEL_INIT_SM' [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/src/aurora_8b10b_1_channel_init_sm.v:79]
	Parameter WATCHDOG_TIMEOUT bound to: 14 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FD__parameterized0' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:2773]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'FD__parameterized0' (17#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:2773]
INFO: [Synth 8-256] done synthesizing module 'aurora_8b10b_1_CHANNEL_INIT_SM' (18#1) [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/src/aurora_8b10b_1_channel_init_sm.v:79]
INFO: [Synth 8-638] synthesizing module 'aurora_8b10b_1_IDLE_AND_VER_GEN' [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/src/aurora_8b10b_1_idle_and_ver_gen.v:65]
INFO: [Synth 8-638] synthesizing module 'FDR__parameterized0' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3001]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDR__parameterized0' (18#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3001]
INFO: [Synth 8-638] synthesizing module 'SRL16' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34504]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'SRL16' (19#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34504]
INFO: [Synth 8-256] done synthesizing module 'aurora_8b10b_1_IDLE_AND_VER_GEN' (20#1) [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/src/aurora_8b10b_1_idle_and_ver_gen.v:65]
INFO: [Synth 8-638] synthesizing module 'aurora_8b10b_1_CHANNEL_ERR_DETECT' [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/src/aurora_8b10b_1_channel_err_detect.v:65]
INFO: [Synth 8-256] done synthesizing module 'aurora_8b10b_1_CHANNEL_ERR_DETECT' (21#1) [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/src/aurora_8b10b_1_channel_err_detect.v:65]
INFO: [Synth 8-256] done synthesizing module 'aurora_8b10b_1_GLOBAL_LOGIC' (22#1) [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/src/aurora_8b10b_1_global_logic.v:62]
INFO: [Synth 8-638] synthesizing module 'aurora_8b10b_1_AXI_TO_LL' [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/src/aurora_8b10b_1_axi_to_ll.v:62]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter STRB_WIDTH bound to: 2 - type: integer 
	Parameter BC bound to: 2 - type: integer 
	Parameter USE_4_NFC bound to: 0 - type: integer 
	Parameter REM_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'aurora_8b10b_1_AXI_TO_LL' (23#1) [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/src/aurora_8b10b_1_axi_to_ll.v:62]
INFO: [Synth 8-638] synthesizing module 'aurora_8b10b_1_TX_LL' [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/src/aurora_8b10b_1_tx_ll.v:63]
INFO: [Synth 8-638] synthesizing module 'aurora_8b10b_1_TX_LL_DATAPATH' [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/src/aurora_8b10b_1_tx_ll_datapath.v:62]
INFO: [Synth 8-226] default block is never used [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/src/aurora_8b10b_1_tx_ll_datapath.v:184]
INFO: [Synth 8-226] default block is never used [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/src/aurora_8b10b_1_tx_ll_datapath.v:219]
INFO: [Synth 8-256] done synthesizing module 'aurora_8b10b_1_TX_LL_DATAPATH' (24#1) [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/src/aurora_8b10b_1_tx_ll_datapath.v:62]
INFO: [Synth 8-638] synthesizing module 'aurora_8b10b_1_TX_LL_CONTROL' [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/src/aurora_8b10b_1_tx_ll_control.v:63]
INFO: [Synth 8-256] done synthesizing module 'aurora_8b10b_1_TX_LL_CONTROL' (25#1) [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/src/aurora_8b10b_1_tx_ll_control.v:63]
INFO: [Synth 8-256] done synthesizing module 'aurora_8b10b_1_TX_LL' (26#1) [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/src/aurora_8b10b_1_tx_ll.v:63]
INFO: [Synth 8-638] synthesizing module 'aurora_8b10b_1_LL_TO_AXI' [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/src/aurora_8b10b_1_ll_to_axi.v:62]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter STRB_WIDTH bound to: 2 - type: integer 
	Parameter USE_UFC_REM bound to: 0 - type: integer 
	Parameter BC bound to: 2 - type: integer 
	Parameter REM_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'aurora_8b10b_1_LL_TO_AXI' (27#1) [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/src/aurora_8b10b_1_ll_to_axi.v:62]
INFO: [Synth 8-638] synthesizing module 'aurora_8b10b_1_RX_LL' [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/src/aurora_8b10b_1_rx_ll.v:64]
INFO: [Synth 8-638] synthesizing module 'aurora_8b10b_1_RX_LL_PDU_DATAPATH' [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/src/aurora_8b10b_1_rx_ll_pdu_datapath.v:63]
INFO: [Synth 8-256] done synthesizing module 'aurora_8b10b_1_RX_LL_PDU_DATAPATH' (28#1) [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/src/aurora_8b10b_1_rx_ll_pdu_datapath.v:63]
INFO: [Synth 8-256] done synthesizing module 'aurora_8b10b_1_RX_LL' (29#1) [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/src/aurora_8b10b_1_rx_ll.v:64]
INFO: [Synth 8-256] done synthesizing module 'aurora_8b10b_1_core' (30#1) [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1_core.v:62]
INFO: [Synth 8-256] done synthesizing module 'aurora_8b10b_1' (31#1) [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1.v:54]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 301.691 ; gain = 139.676
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin ll_to_axi_pdu_i:AXI4_S_IP_TREADY to constant 0 [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1_core.v:652]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 301.691 ; gain = 139.676
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from D:/Xilinx/Vivado/2014.4/data\parts/xilinx/virtex7/virtex7/xc7vx690t/ClockRegion.xml
Loading clock buffers from D:/Xilinx/Vivado/2014.4/data\parts/xilinx/virtex7/virtex7/xc7vx690t/ClockBuffers.xml
Loading clock placement rules from D:/Xilinx/Vivado/2014.4/data/parts/xilinx/virtex7/ClockPlacerRules.xml
Loading package pin functions from D:/Xilinx/Vivado/2014.4/data\parts/xilinx/virtex7/PinFunctions.xml...
Loading package from D:/Xilinx/Vivado/2014.4/data\parts/xilinx/virtex7/virtex7/xc7vx690t/ffg1761/Package.xml
Loading io standards from D:/Xilinx/Vivado/2014.4/data\./parts/xilinx/virtex7/IOStandards.xml
Loading device configuration modes from D:/Xilinx/Vivado/2014.4/data\parts/xilinx/virtex7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1_ooc.xdc]
Finished Parsing XDC File [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1_ooc.xdc]
Parsing XDC File [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1_clocks.xdc]
Finished Parsing XDC File [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1_clocks.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 27 instances were transformed.
  FD => FDRE: 21 instances
  FDR => FDRE: 4 instances
  SRL16 => SRL16E: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 801.449 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 801.449 ; gain = 639.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1761-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 801.449 ; gain = 639.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 801.449 ; gain = 639.434
---------------------------------------------------------------------------------
ROM "left_aligned_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-802] inferred FSM for state register 'tx_state_reg' in module 'aurora_8b10b_1_tx_startup_fsm'
ROM "init_wait_count" won't be mapped to RAM because it is too sparse.
ROM "init_wait_done" won't be mapped to RAM because it is too sparse.
ROM "time_out_counter" won't be mapped to RAM because it is too sparse.
ROM "time_out_2ms" won't be mapped to RAM because it is too sparse.
ROM "time_tlock_max" won't be mapped to RAM because it is too sparse.
ROM "time_out_500us" won't be mapped to RAM because it is too sparse.
ROM "wait_bypass_count" won't be mapped to RAM because it is too sparse.
ROM "time_out_wait_bypass" won't be mapped to RAM because it is too sparse.
ROM "TXUSERRDY" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "gttxreset_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "MMCM_RESET" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "tx_fsm_reset_done_int" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "CPLL_RESET" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reset_time_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "run_phase_alignment_int" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "tx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "tx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "tx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "tx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
INFO: [Synth 8-4471] merging register 'CPLL_RESET_reg' into 'QPLL_RESET_reg' [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/gt/aurora_8b10b_1_rx_startup_fsm.v:737]
INFO: [Synth 8-4471] merging register 'RXLPMLFHOLD_reg' into 'QPLL_RESET_reg' [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/gt/aurora_8b10b_1_rx_startup_fsm.v:748]
INFO: [Synth 8-4471] merging register 'RXLPMHFHOLD_reg' into 'QPLL_RESET_reg' [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/gt/aurora_8b10b_1_rx_startup_fsm.v:749]
INFO: [Synth 8-4471] merging register 'recclk_mon_count_reset_reg' into 'adapt_count_reset_reg' [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/gt/aurora_8b10b_1_rx_startup_fsm.v:744]
INFO: [Synth 8-4471] merging register 'RXDFELFHOLD_reg' into 'RXDFEAGCHOLD_reg' [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/gt/aurora_8b10b_1_rx_startup_fsm.v:747]
INFO: [Synth 8-802] inferred FSM for state register 'rx_state_reg' in module 'aurora_8b10b_1_rx_startup_fsm'
ROM "adapt_count" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "time_out_adapt" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "init_wait_count" won't be mapped to RAM because it is too sparse.
ROM "init_wait_done" won't be mapped to RAM because it is too sparse.
ROM "time_out_counter" won't be mapped to RAM because it is too sparse.
ROM "time_out_2ms" won't be mapped to RAM because it is too sparse.
ROM "time_out_1us" won't be mapped to RAM because it is too sparse.
ROM "time_out_100us" won't be mapped to RAM because it is too sparse.
ROM "wait_bypass_count" won't be mapped to RAM because it is too sparse.
ROM "time_out_wait_bypass" won't be mapped to RAM because it is too sparse.
ROM "retry_counter_int" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "gtrxreset_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "mmcm_reset_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "run_phase_alignment_int" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "rx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "rx_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "rx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "rx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "rx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "rx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "rx_cdrlocked" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "rx_cdrlock_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "LL_OP_REM" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
INFO: [Synth 8-3354] encoded FSM with state register 'tx_state_reg' using encoding 'sequential' in module 'aurora_8b10b_1_tx_startup_fsm'
INFO: [Synth 8-3354] encoded FSM with state register 'rx_state_reg' using encoding 'sequential' in module 'aurora_8b10b_1_rx_startup_fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 801.449 ; gain = 639.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	              128 Bit    Registers := 1     
	               96 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 12    
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 12    
	                4 Bit    Registers := 13    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 15    
	                1 Bit    Registers := 324   
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  10 Input      8 Bit        Muxes := 1     
	  11 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	  10 Input      4 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	  17 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	  26 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 18    
	  11 Input      1 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 43    
	   3 Input      1 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module aurora_8b10b_1 
Detailed RTL Component Info : 
Module aurora_8b10b_1_cdc_sync 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module aurora_8b10b_1_RESET_LOGIC 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module aurora_8b10b_1_LANE_INIT_SM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 15    
Module aurora_8b10b_1_CHBOND_COUNT_DEC 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module aurora_8b10b_1_SYM_GEN 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 9     
+---Muxes : 
	  10 Input      8 Bit        Muxes := 1     
	  11 Input      8 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
Module aurora_8b10b_1_SYM_DEC 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 10    
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module aurora_8b10b_1_ERR_DETECT 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	  26 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module aurora_8b10b_1_hotplug 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module aurora_8b10b_1_AURORA_LANE 
Detailed RTL Component Info : 
Module aurora_8b10b_1_tx_startup_fsm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	  10 Input      1 Bit        Muxes := 17    
Module aurora_8b10b_1_rx_startup_fsm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 25    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	  17 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	  11 Input      1 Bit        Muxes := 19    
Module aurora_8b10b_1_gt 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	               96 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module aurora_8b10b_1_multi_gt 
Detailed RTL Component Info : 
Module aurora_8b10b_1_GT_WRAPPER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module aurora_8b10b_1_CHANNEL_INIT_SM 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 10    
Module aurora_8b10b_1_IDLE_AND_VER_GEN 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module aurora_8b10b_1_CHANNEL_ERR_DETECT 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module aurora_8b10b_1_GLOBAL_LOGIC 
Detailed RTL Component Info : 
Module aurora_8b10b_1_AXI_TO_LL 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module aurora_8b10b_1_TX_LL_DATAPATH 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module aurora_8b10b_1_TX_LL_CONTROL 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 13    
Module aurora_8b10b_1_TX_LL 
Detailed RTL Component Info : 
Module aurora_8b10b_1_LL_TO_AXI 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module aurora_8b10b_1_RX_LL_PDU_DATAPATH 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module aurora_8b10b_1_RX_LL 
Detailed RTL Component Info : 
Module aurora_8b10b_1_core 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 801.449 ; gain = 639.434
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'inst/gt_wrapper_i/gt_txresetfsm_i/txresetdone_s3_reg' into 'inst/gt_wrapper_i/gt_txresetfsm_i/sync_TXRESETDONE_cdc_sync/s_level_out_d4_reg' [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/gt/aurora_8b10b_1_tx_startup_fsm.v:423]
INFO: [Synth 8-4471] merging register 'inst/gt_wrapper_i/gt_txresetfsm_i/time_out_wait_bypass_s3_reg' into 'inst/gt_wrapper_i/gt_txresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_level_out_d4_reg' [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/gt/aurora_8b10b_1_tx_startup_fsm.v:422]
INFO: [Synth 8-4471] merging register 'inst/gt_wrapper_i/gt_txresetfsm_i/tx_fsm_reset_done_int_s3_reg' into 'inst/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d4_reg' [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/gt/aurora_8b10b_1_tx_startup_fsm.v:311]
INFO: [Synth 8-4471] merging register 'inst/gt_wrapper_i/gt_txresetfsm_i/run_phase_alignment_int_s3_reg' into 'inst/gt_wrapper_i/gt_txresetfsm_i/sync_run_phase_alignment_int_cdc_sync/s_level_out_d4_reg' [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/gt/aurora_8b10b_1_tx_startup_fsm.v:310]
INFO: [Synth 8-4471] merging register 'inst/gt_wrapper_i/gt_rxresetfsm_i/rxresetdone_s3_reg' into 'inst/gt_wrapper_i/gt_rxresetfsm_i/sync_RXRESETDONE_cdc_sync/s_level_out_d4_reg' [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/gt/aurora_8b10b_1_rx_startup_fsm.v:670]
INFO: [Synth 8-4471] merging register 'inst/gt_wrapper_i/gt_rxresetfsm_i/time_out_wait_bypass_s3_reg' into 'inst/gt_wrapper_i/gt_rxresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_level_out_d4_reg' [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/gt/aurora_8b10b_1_rx_startup_fsm.v:668]
INFO: [Synth 8-4471] merging register 'inst/gt_wrapper_i/gt_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg' into 'inst/gt_wrapper_i/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int_cdc_sync/s_level_out_d4_reg' [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/gt/aurora_8b10b_1_rx_startup_fsm.v:535]
INFO: [Synth 8-4471] merging register 'inst/gt_wrapper_i/gt_rxresetfsm_i/run_phase_alignment_int_s3_reg' into 'inst/gt_wrapper_i/gt_rxresetfsm_i/sync_run_phase_alignment_int_cdc_sync/s_level_out_d4_reg' [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/gt/aurora_8b10b_1_rx_startup_fsm.v:533]
INFO: [Synth 8-4471] merging register 'inst/gt_wrapper_i/gtrxreset_r1_reg' into 'inst/gt_wrapper_i/gtrxreset_cdc_sync/s_level_out_d4_reg' [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/gt/aurora_8b10b_1_transceiver_wrapper.v:330]
INFO: [Synth 8-4471] merging register 'inst/gt_wrapper_i/link_reset_r_reg' into 'inst/core_reset_logic_i/link_reset_comb_r_reg' [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/gt/aurora_8b10b_1_transceiver_wrapper.v:338]
ROM "inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count" won't be mapped to RAM because it is too sparse.
ROM "inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_done" won't be mapped to RAM because it is too sparse.
ROM "inst/gt_wrapper_i/gt_txresetfsm_i/time_out_counter" won't be mapped to RAM because it is too sparse.
ROM "inst/gt_wrapper_i/gt_txresetfsm_i/time_out_2ms" won't be mapped to RAM because it is too sparse.
ROM "inst/gt_wrapper_i/gt_txresetfsm_i/time_tlock_max" won't be mapped to RAM because it is too sparse.
ROM "inst/gt_wrapper_i/gt_txresetfsm_i/time_out_500us" won't be mapped to RAM because it is too sparse.
ROM "inst/gt_wrapper_i/gt_txresetfsm_i/wait_bypass_count" won't be mapped to RAM because it is too sparse.
ROM "inst/gt_wrapper_i/gt_txresetfsm_i/time_out_wait_bypass" won't be mapped to RAM because it is too sparse.
ROM "inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count" won't be mapped to RAM because it is too sparse.
ROM "inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_done" won't be mapped to RAM because it is too sparse.
ROM "inst/gt_wrapper_i/gt_rxresetfsm_i/time_out_counter" won't be mapped to RAM because it is too sparse.
ROM "inst/gt_wrapper_i/gt_rxresetfsm_i/time_out_2ms" won't be mapped to RAM because it is too sparse.
ROM "inst/gt_wrapper_i/gt_rxresetfsm_i/time_out_100us" won't be mapped to RAM because it is too sparse.
ROM "inst/gt_wrapper_i/gt_rxresetfsm_i/time_out_1us" won't be mapped to RAM because it is too sparse.
ROM "inst/gt_wrapper_i/gt_rxresetfsm_i/adapt_count" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "inst/gt_wrapper_i/gt_rxresetfsm_i/time_out_adapt" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "inst/gt_wrapper_i/gt_rxresetfsm_i/wait_bypass_count" won't be mapped to RAM because it is too sparse.
ROM "inst/gt_wrapper_i/gt_rxresetfsm_i/time_out_wait_bypass" won't be mapped to RAM because it is too sparse.
ROM "inst/gt_wrapper_i/rx_cdrlock_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "inst/gt_wrapper_i/rx_cdrlocked" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
WARNING: [Synth 8-3917] design aurora_8b10b_1 has port m_axi_rx_tkeep[0] driven by constant 1
WARNING: [Synth 8-3917] design aurora_8b10b_1 has port gt0_qpllreset_out driven by constant 0
WARNING: [Synth 8-3331] design aurora_8b10b_1 has unconnected port warn_cc
WARNING: [Synth 8-3331] design aurora_8b10b_1 has unconnected port gt0_qplllock_in
WARNING: [Synth 8-3331] design aurora_8b10b_1 has unconnected port gt0_qpllrefclklost_in
WARNING: [Synth 8-3331] design aurora_8b10b_1 has unconnected port pll_not_locked
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 801.449 ; gain = 639.434
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 801.449 ; gain = 639.434

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/gt_wrapper_i/gt_rxresetfsm_i/recclk_mon_restart_count_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/gt_wrapper_i/gt_rxresetfsm_i/recclk_mon_restart_count_reg[1] )
WARNING: [Synth 8-3332] Sequential element (\inst/aurora_lane_0_i/sym_dec_i/got_a_d_r_reg[0] ) is unused and will be removed from module aurora_8b10b_1.
WARNING: [Synth 8-3332] Sequential element (\inst/aurora_lane_0_i/sym_dec_i/got_a_d_r_reg[2] ) is unused and will be removed from module aurora_8b10b_1.
WARNING: [Synth 8-3332] Sequential element (\inst/gt_wrapper_i/gt_rxresetfsm_i/recclk_mon_restart_count_reg[1] ) is unused and will be removed from module aurora_8b10b_1.
WARNING: [Synth 8-3332] Sequential element (\inst/gt_wrapper_i/gt_rxresetfsm_i/recclk_mon_restart_count_reg[0] ) is unused and will be removed from module aurora_8b10b_1.
WARNING: [Synth 8-3332] Sequential element (\inst/aurora_lane_0_i/sym_dec_i/rx_cc_r_reg[0] ) is unused and will be removed from module aurora_8b10b_1.
WARNING: [Synth 8-3332] Sequential element (\inst/aurora_lane_0_i/sym_dec_i/rx_cc_r_reg[2] ) is unused and will be removed from module aurora_8b10b_1.
WARNING: [Synth 8-3332] Sequential element (\inst/aurora_lane_0_i/lane_init_sm_i/counter2_r_reg[0] ) is unused and will be removed from module aurora_8b10b_1.
WARNING: [Synth 8-3332] Sequential element (\inst/aurora_lane_0_i/sym_dec_i/prev_beat_spa_d_r_reg[1] ) is unused and will be removed from module aurora_8b10b_1.
WARNING: [Synth 8-3332] Sequential element (\inst/aurora_lane_0_i/sym_dec_i/got_a_d_r_reg[1] ) is unused and will be removed from module aurora_8b10b_1.
WARNING: [Synth 8-3332] Sequential element (\inst/aurora_lane_0_i/sym_dec_i/rx_spa_d_r_reg[1] ) is unused and will be removed from module aurora_8b10b_1.
WARNING: [Synth 8-3332] Sequential element (\inst/aurora_lane_0_i/sym_dec_i/prev_beat_sp_d_r_reg[0] ) is unused and will be removed from module aurora_8b10b_1.
WARNING: [Synth 8-3332] Sequential element (\inst/aurora_lane_0_i/sym_dec_i/prev_beat_spa_d_r_reg[0] ) is unused and will be removed from module aurora_8b10b_1.
WARNING: [Synth 8-3332] Sequential element (\inst/aurora_lane_0_i/sym_dec_i/prev_beat_spa_d_r_reg[2] ) is unused and will be removed from module aurora_8b10b_1.
WARNING: [Synth 8-3332] Sequential element (\inst/aurora_lane_0_i/sym_dec_i/prev_beat_spa_d_r_reg[3] ) is unused and will be removed from module aurora_8b10b_1.
WARNING: [Synth 8-3332] Sequential element (\inst/aurora_lane_0_i/sym_dec_i/got_a_d_r_reg[3] ) is unused and will be removed from module aurora_8b10b_1.
WARNING: [Synth 8-3332] Sequential element (\inst/aurora_lane_0_i/sym_dec_i/rx_spa_d_r_reg[3] ) is unused and will be removed from module aurora_8b10b_1.
WARNING: [Synth 8-3332] Sequential element (\inst/aurora_lane_0_i/sym_dec_i/prev_beat_sp_d_r_reg[1] ) is unused and will be removed from module aurora_8b10b_1.
WARNING: [Synth 8-3332] Sequential element (\inst/aurora_lane_0_i/sym_dec_i/prev_beat_sp_d_r_reg[2] ) is unused and will be removed from module aurora_8b10b_1.
WARNING: [Synth 8-3332] Sequential element (\inst/aurora_lane_0_i/sym_dec_i/prev_beat_sp_d_r_reg[3] ) is unused and will be removed from module aurora_8b10b_1.
WARNING: [Synth 8-3332] Sequential element (\inst/aurora_lane_0_i/sym_dec_i/prev_beat_v_d_r_reg[1] ) is unused and will be removed from module aurora_8b10b_1.
WARNING: [Synth 8-3332] Sequential element (\inst/aurora_lane_0_i/sym_dec_i/prev_beat_v_d_r_reg[2] ) is unused and will be removed from module aurora_8b10b_1.
WARNING: [Synth 8-3332] Sequential element (\inst/aurora_lane_0_i/sym_dec_i/prev_beat_v_d_r_reg[3] ) is unused and will be removed from module aurora_8b10b_1.
WARNING: [Synth 8-3332] Sequential element (\inst/aurora_lane_0_i/sym_dec_i/rx_scp_d_r_reg[2] ) is unused and will be removed from module aurora_8b10b_1.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 801.449 ; gain = 639.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 801.449 ; gain = 639.434
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 801.449 ; gain = 639.434

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 801.449 ; gain = 639.434
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 801.449 ; gain = 639.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 801.449 ; gain = 639.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:00:56 . Memory (MB): peak = 801.449 ; gain = 639.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop inst/aurora_lane_0_i/lane_init_sm_i/ENABLE_ERR_DETECT_reg is being inverted and renamed to inst/aurora_lane_0_i/lane_init_sm_i/ENABLE_ERR_DETECT_reg_inv.
INFO: [Synth 8-5365] Flop inst/rx_ll_i/rx_ll_pdu_datapath_i/RX_SRC_RDY_N_reg is being inverted and renamed to inst/rx_ll_i/rx_ll_pdu_datapath_i/RX_SRC_RDY_N_reg_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:00:56 . Memory (MB): peak = 801.449 ; gain = 639.434
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:49 ; elapsed = 00:00:56 . Memory (MB): peak = 801.449 ; gain = 639.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:49 ; elapsed = 00:00:57 . Memory (MB): peak = 801.449 ; gain = 639.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register:
+---------------+------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name    | RTL Name                                                                                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------+------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|aurora_8b10b_1 | inst/gt_wrapper_i/rxfsm_rxresetdone_r_reg                                                | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|aurora_8b10b_1 | inst/aurora_lane_0_i/lane_init_sm_i/counter4_r_reg[15]                                   | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|aurora_8b10b_1 | inst/aurora_lane_0_i/lane_init_sm_i/counter3_r_reg[3]                                    | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|aurora_8b10b_1 | inst/aurora_lane_0_i/lane_init_sm_i/counter5_r_reg[15]                                   | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|aurora_8b10b_1 | inst/aurora_lane_0_i/lane_init_sm_i/counter2_r_reg[15]                                   | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|aurora_8b10b_1 | inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/cpllpd_wait_reg[95]     | 96     | 1     | NO           | NO                 | YES               | 0      | 3       | 
|aurora_8b10b_1 | inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/cpllreset_wait_reg[127] | 128    | 1     | NO           | NO                 | YES               | 0      | 4       | 
|aurora_8b10b_1 | inst/gt_wrapper_i/txfsm_txresetdone_r_reg                                                | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|aurora_8b10b_1 | inst/global_logic_i/channel_init_sm_i/v_count_r_reg[31]                                  | 32     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|aurora_8b10b_1 | inst/global_logic_i/channel_init_sm_i/rxver_count_r_reg[2]                               | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|aurora_8b10b_1 | inst/global_logic_i/channel_init_sm_i/txver_count_r_reg[7]                               | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|aurora_8b10b_1 | inst/global_logic_i/channel_init_sm_i/verify_watchdog_r_reg[15]                          | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|aurora_8b10b_1 | inst/global_logic_i/idle_and_ver_gen_i/lfsr_shift_register_r_reg[3]                      | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|aurora_8b10b_1 | inst/global_logic_i/channel_err_detect_i/CHANNEL_SOFT_ERR_reg                            | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+---------------+------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |CARRY4        |    54|
|2     |GTHE2_CHANNEL |     1|
|3     |LUT1          |   703|
|4     |LUT2          |    46|
|5     |LUT3          |    95|
|6     |LUT4          |    67|
|7     |LUT5          |    61|
|8     |LUT6          |   134|
|9     |MUXF7         |     5|
|10    |SRL16         |     2|
|11    |SRL16E        |    11|
|12    |SRLC32E       |     8|
|13    |FD            |    21|
|14    |FDCE          |    24|
|15    |FDR           |     4|
|16    |FDRE          |   729|
|17    |FDSE          |    32|
+------+--------------+------+

Report Instance Areas: 
+------+----------------------------------------------+----------------------------------+------+
|      |Instance                                      |Module                            |Cells |
+------+----------------------------------------------+----------------------------------+------+
|1     |top                                           |                                  |  1997|
|2     |  inst                                        |aurora_8b10b_1_core               |  1997|
|3     |    aurora_lane_0_i                           |aurora_8b10b_1_AURORA_LANE        |   413|
|4     |      aurora_8b10b_1_hotplug_i                |aurora_8b10b_1_hotplug            |   102|
|5     |        rx_cc_cdc_sync                        |aurora_8b10b_1_cdc_sync_23        |    25|
|6     |      err_detect_i                            |aurora_8b10b_1_ERR_DETECT         |    16|
|7     |      lane_init_sm_i                          |aurora_8b10b_1_LANE_INIT_SM       |    66|
|8     |      sym_dec_i                               |aurora_8b10b_1_SYM_DEC            |   139|
|9     |      sym_gen_i                               |aurora_8b10b_1_SYM_GEN            |    90|
|10    |    axi_to_ll_pdu_i                           |aurora_8b10b_1_AXI_TO_LL          |     3|
|11    |    core_reset_logic_i                        |aurora_8b10b_1_RESET_LOGIC        |    86|
|12    |      link_reset_cdc_sync                     |aurora_8b10b_1_cdc_sync_20        |    26|
|13    |      tx_lock_cdc_sync                        |aurora_8b10b_1_cdc_sync_21        |    25|
|14    |      tx_resetdone_cdc_sync                   |aurora_8b10b_1_cdc_sync_22        |    26|
|15    |    global_logic_i                            |aurora_8b10b_1_GLOBAL_LOGIC       |   115|
|16    |      channel_err_detect_i                    |aurora_8b10b_1_CHANNEL_ERR_DETECT |     8|
|17    |      channel_init_sm_i                       |aurora_8b10b_1_CHANNEL_INIT_SM    |    75|
|18    |      idle_and_ver_gen_i                      |aurora_8b10b_1_IDLE_AND_VER_GEN   |    32|
|19    |    gt_wrapper_i                              |aurora_8b10b_1_GT_WRAPPER         |  1224|
|20    |      aurora_8b10b_1_multi_gt_i               |aurora_8b10b_1_multi_gt           |    51|
|21    |        gt0_aurora_8b10b_1_i                  |aurora_8b10b_1_gt                 |    51|
|22    |      gt_rxresetfsm_i                         |aurora_8b10b_1_rx_startup_fsm     |   620|
|23    |        gtrxreset_cdc_sync                    |aurora_8b10b_1_cdc_sync_8         |    25|
|24    |        rxpmaresetdone_rx_cdc_sync            |aurora_8b10b_1_cdc_sync_9         |    26|
|25    |        sync2_pmaresetdone_cdc_sync           |aurora_8b10b_1_cdc_sync_10        |    25|
|26    |        sync2_txpmaresetdone_cdc_sync         |aurora_8b10b_1_cdc_sync_11        |    25|
|27    |        sync_RXRESETDONE_cdc_sync             |aurora_8b10b_1_cdc_sync_12        |    32|
|28    |        sync_cplllock_cdc_sync                |aurora_8b10b_1_cdc_sync_13        |    26|
|29    |        sync_data_valid_cdc_sync              |aurora_8b10b_1_cdc_sync_14        |    38|
|30    |        sync_mmcm_lock_reclocked_cdc_sync     |aurora_8b10b_1_cdc_sync_15        |    28|
|31    |        sync_qplllock_cdc_sync                |aurora_8b10b_1_cdc_sync_16        |    26|
|32    |        sync_run_phase_alignment_int_cdc_sync |aurora_8b10b_1_cdc_sync_17        |    26|
|33    |        sync_rx_fsm_reset_done_int_cdc_sync   |aurora_8b10b_1_cdc_sync_18        |    27|
|34    |        sync_time_out_wait_bypass_cdc_sync    |aurora_8b10b_1_cdc_sync_19        |    25|
|35    |      gt_txresetfsm_i                         |aurora_8b10b_1_tx_startup_fsm     |   402|
|36    |        sync_TXRESETDONE_cdc_sync             |aurora_8b10b_1_cdc_sync_1         |    26|
|37    |        sync_cplllock_cdc_sync                |aurora_8b10b_1_cdc_sync_2         |    31|
|38    |        sync_mmcm_lock_reclocked_cdc_sync     |aurora_8b10b_1_cdc_sync_3         |    28|
|39    |        sync_qplllock_cdc_sync                |aurora_8b10b_1_cdc_sync_4         |    26|
|40    |        sync_run_phase_alignment_int_cdc_sync |aurora_8b10b_1_cdc_sync_5         |    26|
|41    |        sync_time_out_wait_bypass_cdc_sync    |aurora_8b10b_1_cdc_sync_6         |    26|
|42    |        sync_tx_fsm_reset_done_int_cdc_sync   |aurora_8b10b_1_cdc_sync_7         |    28|
|43    |      gtrxreset_cdc_sync                      |aurora_8b10b_1_cdc_sync_0         |    25|
|44    |    hpcnt_reset_cdc_sync                      |aurora_8b10b_1_cdc_sync           |    25|
|45    |    rx_ll_i                                   |aurora_8b10b_1_RX_LL              |    44|
|46    |      rx_ll_pdu_datapath_i                    |aurora_8b10b_1_RX_LL_PDU_DATAPATH |    44|
|47    |    tx_ll_i                                   |aurora_8b10b_1_TX_LL              |    87|
|48    |      tx_ll_control_i                         |aurora_8b10b_1_TX_LL_CONTROL      |    29|
|49    |      tx_ll_datapath_i                        |aurora_8b10b_1_TX_LL_DATAPATH     |    58|
+------+----------------------------------------------+----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:49 ; elapsed = 00:00:57 . Memory (MB): peak = 801.449 ; gain = 639.434
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 29 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:39 . Memory (MB): peak = 801.449 ; gain = 77.758
Synthesis Optimization Complete : Time (s): cpu = 00:00:49 ; elapsed = 00:00:57 . Memory (MB): peak = 801.449 ; gain = 639.434
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 81 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1_ooc.xdc]
Finished Parsing XDC File [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1_ooc.xdc]
Parsing XDC File [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1_clocks.xdc]
Finished Parsing XDC File [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1_clocks.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 27 instances were transformed.
  FD => FDRE: 21 instances
  FDR => FDRE: 4 instances
  SRL16 => SRL16E: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
124 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:57 . Memory (MB): peak = 801.449 ; gain = 577.516
# rename_ref -prefix_all aurora_8b10b_1_
INFO: [Coretcl 2-1174] Renamed 48 cell refs.
# write_checkpoint -noxdef aurora_8b10b_1.dcp
# catch { report_utilization -file aurora_8b10b_1_utilization_synth.rpt -pb aurora_8b10b_1_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.199 . Memory (MB): peak = 801.449 ; gain = 0.000
# if { [catch {
#   file copy -force C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.runs/aurora_8b10b_1_synth_1/aurora_8b10b_1.dcp C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1.dcp
# } _RESULT ] } { 
#   error "ERROR: Unable to successfully create or copy the sub-design checkpoint file."
# }
# if { [catch {
#   write_verilog -force -mode synth_stub C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1_stub.v
# } _RESULT ] } { 
#   puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT"
# }
# if { [catch {
#   write_vhdl -force -mode synth_stub C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1_stub.vhdl
# } _RESULT ] } { 
#   puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT"
# }
# if { [catch {
#   write_verilog -force -mode funcsim C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1_funcsim.v
# } _RESULT ] } { 
#   puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT"
# }
# if { [catch {
#   write_vhdl -force -mode funcsim C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1_funcsim.vhdl
# } _RESULT ] } { 
#   puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT"
# }
INFO: [Common 17-206] Exiting Vivado at Mon Apr 06 13:06:45 2015...
