
*** Running vivado
    with args -log design_1_GrayScale_Accel_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_GrayScale_Accel_1_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_GrayScale_Accel_1_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/silvio/Pynq/Ultra96/grayscale-accel/ip_repo/GrayScale_Accel_2.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/silvio/Pynq/Ultra96/grayscale-accel/Vivado Project/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1388.055 ; gain = 0.000 ; free physical = 1892 ; free virtual = 13532
Command: synth_design -top design_1_GrayScale_Accel_1_0 -part xczu3eg-sbva484-1-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22567 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1396.055 ; gain = 7.871 ; free physical = 1923 ; free virtual = 13583
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_GrayScale_Accel_1_0' [/home/silvio/Pynq/Ultra96/grayscale-accel/Vivado Project/GrayScale.srcs/sources_1/bd/design_1/ip/design_1_GrayScale_Accel_1_0/synth/design_1_GrayScale_Accel_1_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'GrayScale_Accel_v2_0' [/home/silvio/Pynq/Ultra96/grayscale-accel/Vivado Project/GrayScale.srcs/sources_1/bd/design_1/ipshared/8fdc/hdl/GrayScale_Accel_v2_0.v:4]
	Parameter C_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_AXIS_ADDR_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_fifo_v1_0' [/home/silvio/Pynq/Ultra96/grayscale-accel/Vivado Project/GrayScale.srcs/sources_1/bd/design_1/ipshared/8fdc/src/axis_fifo_v1_0.sv:43]
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'wr_addr_reg_reg' and it is trimmed from '13' to '12' bits. [/home/silvio/Pynq/Ultra96/grayscale-accel/Vivado Project/GrayScale.srcs/sources_1/bd/design_1/ipshared/8fdc/src/axis_fifo_v1_0.sv:172]
WARNING: [Synth 8-3936] Found unconnected internal register 'rd_addr_reg_reg' and it is trimmed from '13' to '12' bits. [/home/silvio/Pynq/Ultra96/grayscale-accel/Vivado Project/GrayScale.srcs/sources_1/bd/design_1/ipshared/8fdc/src/axis_fifo_v1_0.sv:235]
WARNING: [Synth 8-3848] Net m00_axis_tstrb in module/entity axis_fifo_v1_0 does not have driver. [/home/silvio/Pynq/Ultra96/grayscale-accel/Vivado Project/GrayScale.srcs/sources_1/bd/design_1/ipshared/8fdc/src/axis_fifo_v1_0.sv:66]
INFO: [Synth 8-6155] done synthesizing module 'axis_fifo_v1_0' (1#1) [/home/silvio/Pynq/Ultra96/grayscale-accel/Vivado Project/GrayScale.srcs/sources_1/bd/design_1/ipshared/8fdc/src/axis_fifo_v1_0.sv:43]
INFO: [Synth 8-155] case statement is not full and has no default [/home/silvio/Pynq/Ultra96/grayscale-accel/Vivado Project/GrayScale.srcs/sources_1/bd/design_1/ipshared/8fdc/hdl/GrayScale_Accel_v2_0.v:243]
INFO: [Synth 8-6155] done synthesizing module 'GrayScale_Accel_v2_0' (2#1) [/home/silvio/Pynq/Ultra96/grayscale-accel/Vivado Project/GrayScale.srcs/sources_1/bd/design_1/ipshared/8fdc/hdl/GrayScale_Accel_v2_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_GrayScale_Accel_1_0' (3#1) [/home/silvio/Pynq/Ultra96/grayscale-accel/Vivado Project/GrayScale.srcs/sources_1/bd/design_1/ip/design_1_GrayScale_Accel_1_0/synth/design_1_GrayScale_Accel_1_0.v:56]
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port m00_axis_tstrb[2]
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port m00_axis_tstrb[1]
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port m00_axis_tstrb[0]
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port s00_axis_tstrb[2]
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port s00_axis_tstrb[1]
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port s00_axis_tstrb[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1443.805 ; gain = 55.621 ; free physical = 1931 ; free virtual = 13593
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1443.805 ; gain = 55.621 ; free physical = 1831 ; free virtual = 13493
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1443.805 ; gain = 55.621 ; free physical = 1831 ; free virtual = 13493
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2318.699 ; gain = 0.000 ; free physical = 553 ; free virtual = 12350
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2318.699 ; gain = 0.000 ; free physical = 553 ; free virtual = 12350
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2318.699 ; gain = 0.000 ; free physical = 542 ; free virtual = 12339
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:29 . Memory (MB): peak = 2318.699 ; gain = 930.516 ; free physical = 440 ; free virtual = 12214
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:29 . Memory (MB): peak = 2318.699 ; gain = 930.516 ; free physical = 432 ; free virtual = 12206
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:29 . Memory (MB): peak = 2318.699 ; gain = 930.516 ; free physical = 432 ; free virtual = 12206
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'm00_data_reg_reg' and it is trimmed from '26' to '25' bits. [/home/silvio/Pynq/Ultra96/grayscale-accel/Vivado Project/GrayScale.srcs/sources_1/bd/design_1/ipshared/8fdc/src/axis_fifo_v1_0.sv:118]
WARNING: [Synth 8-3936] Found unconnected internal register 'mem_read_data_reg_reg' and it is trimmed from '26' to '25' bits. [/home/silvio/Pynq/Ultra96/grayscale-accel/Vivado Project/GrayScale.srcs/sources_1/bd/design_1/ipshared/8fdc/src/axis_fifo_v1_0.sv:238]
INFO: [Synth 8-5544] ROM "mst_exec_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "count" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM mem_reg
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:29 . Memory (MB): peak = 2318.699 ; gain = 930.516 ; free physical = 414 ; free virtual = 12189
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 4     
+---XORs : 
	   2 Input     13 Bit         XORs := 4     
+---Registers : 
	               25 Bit    Registers := 4     
	               24 Bit    Registers := 1     
	               13 Bit    Registers := 16    
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 20    
+---RAMs : 
	             104K Bit         RAMs := 2     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 16    
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axis_fifo_v1_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 2     
+---XORs : 
	   2 Input     13 Bit         XORs := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               13 Bit    Registers := 8     
	                1 Bit    Registers := 8     
+---RAMs : 
	             104K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 8     
Module GrayScale_Accel_v2_0 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'inst/GrayScale_Accel_v1_0_S00_AXIS_inst/s00_rst_sync1_reg_reg' into 'inst/GrayScale_Accel_v1_0_S00_AXIS_inst/m00_rst_sync1_reg_reg' [/home/silvio/Pynq/Ultra96/grayscale-accel/Vivado Project/GrayScale.srcs/sources_1/bd/design_1/ipshared/8fdc/src/axis_fifo_v1_0.sv:123]
INFO: [Synth 8-4471] merging register 'inst/GrayScale_Accel_v1_0_S00_AXIS_inst/m00_rst_sync2_reg_reg' into 'inst/GrayScale_Accel_v1_0_S00_AXIS_inst/s00_rst_sync2_reg_reg' [/home/silvio/Pynq/Ultra96/grayscale-accel/Vivado Project/GrayScale.srcs/sources_1/bd/design_1/ipshared/8fdc/src/axis_fifo_v1_0.sv:136]
INFO: [Synth 8-4471] merging register 'inst/GrayScale_Accel_v1_0_S00_AXIS_inst/s00_rst_sync3_reg_reg' into 'inst/GrayScale_Accel_v1_0_S00_AXIS_inst/m00_rst_sync3_reg_reg' [/home/silvio/Pynq/Ultra96/grayscale-accel/Vivado Project/GrayScale.srcs/sources_1/bd/design_1/ipshared/8fdc/src/axis_fifo_v1_0.sv:113]
INFO: [Synth 8-4471] merging register 'inst/GrayScale_Accel_v1_0_M00_AXIS_inst/s00_rst_sync1_reg_reg' into 'inst/GrayScale_Accel_v1_0_M00_AXIS_inst/m00_rst_sync1_reg_reg' [/home/silvio/Pynq/Ultra96/grayscale-accel/Vivado Project/GrayScale.srcs/sources_1/bd/design_1/ipshared/8fdc/src/axis_fifo_v1_0.sv:123]
INFO: [Synth 8-4471] merging register 'inst/GrayScale_Accel_v1_0_M00_AXIS_inst/m00_rst_sync2_reg_reg' into 'inst/GrayScale_Accel_v1_0_M00_AXIS_inst/s00_rst_sync2_reg_reg' [/home/silvio/Pynq/Ultra96/grayscale-accel/Vivado Project/GrayScale.srcs/sources_1/bd/design_1/ipshared/8fdc/src/axis_fifo_v1_0.sv:136]
INFO: [Synth 8-4471] merging register 'inst/GrayScale_Accel_v1_0_M00_AXIS_inst/s00_rst_sync3_reg_reg' into 'inst/GrayScale_Accel_v1_0_M00_AXIS_inst/m00_rst_sync3_reg_reg' [/home/silvio/Pynq/Ultra96/grayscale-accel/Vivado Project/GrayScale.srcs/sources_1/bd/design_1/ipshared/8fdc/src/axis_fifo_v1_0.sv:113]
DSP Report: Generating DSP inst/ConvertB, operation Mode is: A''*(B:0x72).
DSP Report: register inst/GrayScale_Accel_v1_0_S00_AXIS_inst/m00_data_reg_reg is absorbed into DSP inst/ConvertB.
DSP Report: register inst/B_reg is absorbed into DSP inst/ConvertB.
DSP Report: operator inst/ConvertB is absorbed into DSP inst/ConvertB.
DSP Report: Generating DSP inst/S0, operation Mode is: PCIN+(A:0x12b)*B''.
DSP Report: register B is absorbed into DSP inst/S0.
DSP Report: register inst/R_reg is absorbed into DSP inst/S0.
DSP Report: operator inst/S0 is absorbed into DSP inst/S0.
DSP Report: operator inst/ConvertR is absorbed into DSP inst/S0.
DSP Report: Generating DSP inst/S0, operation Mode is: PCIN+(A:0x24b)*B''.
DSP Report: register B is absorbed into DSP inst/S0.
DSP Report: register inst/G_reg is absorbed into DSP inst/S0.
DSP Report: operator inst/S0 is absorbed into DSP inst/S0.
DSP Report: operator inst/ConvertG is absorbed into DSP inst/S0.
WARNING: [Synth 8-3331] design design_1_GrayScale_Accel_1_0 has unconnected port m00_axis_tstrb[2]
WARNING: [Synth 8-3331] design design_1_GrayScale_Accel_1_0 has unconnected port m00_axis_tstrb[1]
WARNING: [Synth 8-3331] design design_1_GrayScale_Accel_1_0 has unconnected port m00_axis_tstrb[0]
WARNING: [Synth 8-3331] design design_1_GrayScale_Accel_1_0 has unconnected port s00_axis_tstrb[2]
WARNING: [Synth 8-3331] design design_1_GrayScale_Accel_1_0 has unconnected port s00_axis_tstrb[1]
WARNING: [Synth 8-3331] design design_1_GrayScale_Accel_1_0 has unconnected port s00_axis_tstrb[0]
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM inst/GrayScale_Accel_v1_0_S00_AXIS_inst/mem_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM inst/GrayScale_Accel_v1_0_M00_AXIS_inst/mem_reg
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/count_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/count_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/s_s00_axis_tdata_reg[16]' (FDE) to 'inst/s_s00_axis_tdata_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/s_s00_axis_tdata_reg[17]' (FDE) to 'inst/s_s00_axis_tdata_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/s_s00_axis_tdata_reg[0]' (FDE) to 'inst/s_s00_axis_tdata_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/s_s00_axis_tdata_reg[1]' (FDE) to 'inst/s_s00_axis_tdata_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/s_s00_axis_tdata_reg[2]' (FDE) to 'inst/s_s00_axis_tdata_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/s_s00_axis_tdata_reg[3]' (FDE) to 'inst/s_s00_axis_tdata_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/s_s00_axis_tdata_reg[4]' (FDE) to 'inst/s_s00_axis_tdata_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/s_s00_axis_tdata_reg[5]' (FDE) to 'inst/s_s00_axis_tdata_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/s_s00_axis_tdata_reg[6]' (FDE) to 'inst/s_s00_axis_tdata_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/s_s00_axis_tdata_reg[7]' (FDE) to 'inst/s_s00_axis_tdata_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/s_s00_axis_tdata_reg[10]' (FDE) to 'inst/s_s00_axis_tdata_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/s_s00_axis_tdata_reg[11]' (FDE) to 'inst/s_s00_axis_tdata_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/s_s00_axis_tdata_reg[12]' (FDE) to 'inst/s_s00_axis_tdata_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/s_s00_axis_tdata_reg[13]' (FDE) to 'inst/s_s00_axis_tdata_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/s_s00_axis_tdata_reg[14]' (FDE) to 'inst/s_s00_axis_tdata_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/s_s00_axis_tdata_reg[15]' (FDE) to 'inst/s_s00_axis_tdata_reg[23]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:36 . Memory (MB): peak = 2318.699 ; gain = 930.516 ; free physical = 362 ; free virtual = 12142
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name     | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|axis_fifo_v1_0: | mem_reg    | 4 K x 25(NO_CHANGE)    | W |   | 4 K x 25(WRITE_FIRST)  |   | R | Port A and B     | 0      | 3      | 2               | 
|axis_fifo_v1_0: | mem_reg    | 4 K x 25(NO_CHANGE)    | W |   | 4 K x 25(WRITE_FIRST)  |   | R | Port A and B     | 0      | 3      | 2               | 
+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+-----------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|design_1_GrayScale_Accel_1_0 | A''*(B:0x72)       | 8      | 7      | -      | -      | 15     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_GrayScale_Accel_1_0 | PCIN+(A:0x12b)*B'' | 9      | 8      | -      | -      | 18     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_GrayScale_Accel_1_0 | PCIN+(A:0x24b)*B'' | 10     | 8      | -      | -      | 18     | 0    | 2    | -    | -    | -     | 0    | 0    | 
+-----------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance insti_0/inst/GrayScale_Accel_v1_0_S00_AXIS_inst/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_0/inst/GrayScale_Accel_v1_0_S00_AXIS_inst/mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:01:17 . Memory (MB): peak = 2600.551 ; gain = 1212.367 ; free physical = 155 ; free virtual = 10920
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:01:17 . Memory (MB): peak = 2601.551 ; gain = 1213.367 ; free physical = 153 ; free virtual = 10918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name     | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|axis_fifo_v1_0: | mem_reg    | 4 K x 25(NO_CHANGE)    | W |   | 4 K x 25(WRITE_FIRST)  |   | R | Port A and B     | 0      | 3      | 2               | 
|axis_fifo_v1_0: | mem_reg    | 4 K x 25(NO_CHANGE)    | W |   | 4 K x 25(WRITE_FIRST)  |   | R | Port A and B     | 0      | 3      | 2               | 
+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/GrayScale_Accel_v1_0_S00_AXIS_inst/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/GrayScale_Accel_v1_0_S00_AXIS_inst/mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:01:17 . Memory (MB): peak = 2623.590 ; gain = 1235.406 ; free physical = 149 ; free virtual = 10914
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:01:17 . Memory (MB): peak = 2623.590 ; gain = 1235.406 ; free physical = 147 ; free virtual = 10913
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:01:17 . Memory (MB): peak = 2623.590 ; gain = 1235.406 ; free physical = 147 ; free virtual = 10913
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:01:17 . Memory (MB): peak = 2623.590 ; gain = 1235.406 ; free physical = 147 ; free virtual = 10913
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:01:17 . Memory (MB): peak = 2623.590 ; gain = 1235.406 ; free physical = 147 ; free virtual = 10913
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:01:17 . Memory (MB): peak = 2623.590 ; gain = 1235.406 ; free physical = 147 ; free virtual = 10914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:01:17 . Memory (MB): peak = 2623.590 ; gain = 1235.406 ; free physical = 147 ; free virtual = 10914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |    10|
|2     |DSP_ALU         |     3|
|3     |DSP_A_B_DATA    |     1|
|4     |DSP_A_B_DATA_1  |     2|
|5     |DSP_C_DATA      |     3|
|6     |DSP_MULTIPLIER  |     3|
|7     |DSP_M_DATA      |     3|
|8     |DSP_OUTPUT      |     3|
|9     |DSP_PREADD      |     3|
|10    |DSP_PREADD_DATA |     3|
|11    |LUT1            |    18|
|12    |LUT2            |    55|
|13    |LUT3            |    84|
|14    |LUT4            |    55|
|15    |LUT5            |    58|
|16    |LUT6            |    94|
|17    |RAMB36E2        |     2|
|18    |RAMB36E2_1      |     1|
|19    |RAMB36E2_2      |     1|
|20    |RAMB36E2_3      |     1|
|21    |RAMB36E2_4      |     1|
|22    |FDRE            |   275|
|23    |FDSE            |     6|
+------+----------------+------+

Report Instance Areas: 
+------+---------------------------------------+-----------------------+------+
|      |Instance                               |Module                 |Cells |
+------+---------------------------------------+-----------------------+------+
|1     |top                                    |                       |   685|
|2     |  inst                                 |GrayScale_Accel_v2_0   |   685|
|3     |    ConvertB                           |\inst/ConvertB_funnel  |     8|
|4     |    S0                                 |\inst/S0_funnel        |     8|
|5     |    S0__0                              |\inst/S0_funnel__2     |     8|
|6     |    GrayScale_Accel_v1_0_M00_AXIS_inst |axis_fifo_v1_0         |   259|
|7     |    GrayScale_Accel_v1_0_S00_AXIS_inst |axis_fifo_v1_0_0       |   260|
+------+---------------------------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:01:17 . Memory (MB): peak = 2623.590 ; gain = 1235.406 ; free physical = 152 ; free virtual = 10918
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:57 . Memory (MB): peak = 2623.590 ; gain = 360.512 ; free physical = 227 ; free virtual = 10994
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:01:18 . Memory (MB): peak = 2623.598 ; gain = 1235.406 ; free physical = 249 ; free virtual = 11016
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/GrayScale_Accel_v1_0_M00_AXIS_inst/mem_reg_bram_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/GrayScale_Accel_v1_0_M00_AXIS_inst/mem_reg_bram_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/GrayScale_Accel_v1_0_M00_AXIS_inst/mem_reg_bram_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/GrayScale_Accel_v1_0_S00_AXIS_inst/mem_reg_bram_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/GrayScale_Accel_v1_0_S00_AXIS_inst/mem_reg_bram_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/GrayScale_Accel_v1_0_S00_AXIS_inst/mem_reg_bram_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2632.590 ; gain = 0.000 ; free physical = 143 ; free virtual = 10882
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
62 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:01:21 . Memory (MB): peak = 2632.590 ; gain = 1244.535 ; free physical = 260 ; free virtual = 11001
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2632.590 ; gain = 0.000 ; free physical = 260 ; free virtual = 11001
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/silvio/Pynq/Ultra96/grayscale-accel/Vivado Project/GrayScale.runs/design_1_GrayScale_Accel_1_0_synth_1/design_1_GrayScale_Accel_1_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_GrayScale_Accel_1_0, cache-ID = 8c582fadcef00a63
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2656.602 ; gain = 0.000 ; free physical = 253 ; free virtual = 11006
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/silvio/Pynq/Ultra96/grayscale-accel/Vivado Project/GrayScale.runs/design_1_GrayScale_Accel_1_0_synth_1/design_1_GrayScale_Accel_1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_GrayScale_Accel_1_0_utilization_synth.rpt -pb design_1_GrayScale_Accel_1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May 26 21:51:56 2020...
