|SCOMP_System
HEX0[0] <= segments[0].DB_MAX_OUTPUT_PORT_TYPE
HEX0[1] <= segments[1].DB_MAX_OUTPUT_PORT_TYPE
HEX0[2] <= segments[2].DB_MAX_OUTPUT_PORT_TYPE
HEX0[3] <= segments[3].DB_MAX_OUTPUT_PORT_TYPE
HEX0[4] <= segments[4].DB_MAX_OUTPUT_PORT_TYPE
HEX0[5] <= segments[5].DB_MAX_OUTPUT_PORT_TYPE
HEX0[6] <= segments[6].DB_MAX_OUTPUT_PORT_TYPE
clock_50 => PLL_main:inst1.refclk
KEY0 => inst2.IN0
SW[0] => DIG_IN:inst7.EXT_WIRES[0]
SW[1] => DIG_IN:inst7.EXT_WIRES[1]
SW[2] => DIG_IN:inst7.EXT_WIRES[2]
SW[3] => DIG_IN:inst7.EXT_WIRES[3]
SW[4] => DIG_IN:inst7.EXT_WIRES[4]
SW[5] => DIG_IN:inst7.EXT_WIRES[5]
SW[6] => DIG_IN:inst7.EXT_WIRES[6]
SW[7] => DIG_IN:inst7.EXT_WIRES[7]
SW[8] => DIG_IN:inst7.EXT_WIRES[8]
SW[9] => DIG_IN:inst7.EXT_WIRES[9]
HEX1[0] <= segments[7].DB_MAX_OUTPUT_PORT_TYPE
HEX1[1] <= segments[8].DB_MAX_OUTPUT_PORT_TYPE
HEX1[2] <= segments[9].DB_MAX_OUTPUT_PORT_TYPE
HEX1[3] <= segments[10].DB_MAX_OUTPUT_PORT_TYPE
HEX1[4] <= segments[11].DB_MAX_OUTPUT_PORT_TYPE
HEX1[5] <= segments[12].DB_MAX_OUTPUT_PORT_TYPE
HEX1[6] <= segments[13].DB_MAX_OUTPUT_PORT_TYPE
HEX2[0] <= segments[14].DB_MAX_OUTPUT_PORT_TYPE
HEX2[1] <= segments[15].DB_MAX_OUTPUT_PORT_TYPE
HEX2[2] <= segments[16].DB_MAX_OUTPUT_PORT_TYPE
HEX2[3] <= segments[17].DB_MAX_OUTPUT_PORT_TYPE
HEX2[4] <= segments[18].DB_MAX_OUTPUT_PORT_TYPE
HEX2[5] <= segments[19].DB_MAX_OUTPUT_PORT_TYPE
HEX2[6] <= segments[20].DB_MAX_OUTPUT_PORT_TYPE
HEX3[0] <= segments[21].DB_MAX_OUTPUT_PORT_TYPE
HEX3[1] <= segments[22].DB_MAX_OUTPUT_PORT_TYPE
HEX3[2] <= segments[23].DB_MAX_OUTPUT_PORT_TYPE
HEX3[3] <= segments[24].DB_MAX_OUTPUT_PORT_TYPE
HEX3[4] <= segments[25].DB_MAX_OUTPUT_PORT_TYPE
HEX3[5] <= segments[26].DB_MAX_OUTPUT_PORT_TYPE
HEX3[6] <= segments[27].DB_MAX_OUTPUT_PORT_TYPE
HEX4[0] <= segments[28].DB_MAX_OUTPUT_PORT_TYPE
HEX4[1] <= segments[29].DB_MAX_OUTPUT_PORT_TYPE
HEX4[2] <= segments[30].DB_MAX_OUTPUT_PORT_TYPE
HEX4[3] <= segments[31].DB_MAX_OUTPUT_PORT_TYPE
HEX4[4] <= segments[32].DB_MAX_OUTPUT_PORT_TYPE
HEX4[5] <= segments[33].DB_MAX_OUTPUT_PORT_TYPE
HEX4[6] <= segments[34].DB_MAX_OUTPUT_PORT_TYPE
HEX5[0] <= segments[35].DB_MAX_OUTPUT_PORT_TYPE
HEX5[1] <= segments[36].DB_MAX_OUTPUT_PORT_TYPE
HEX5[2] <= segments[37].DB_MAX_OUTPUT_PORT_TYPE
HEX5[3] <= segments[38].DB_MAX_OUTPUT_PORT_TYPE
HEX5[4] <= segments[39].DB_MAX_OUTPUT_PORT_TYPE
HEX5[5] <= segments[40].DB_MAX_OUTPUT_PORT_TYPE
HEX5[6] <= segments[41].DB_MAX_OUTPUT_PORT_TYPE
LEDR[0] <= LED[0].DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] <= LED[1].DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] <= LED[2].DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] <= LED[3].DB_MAX_OUTPUT_PORT_TYPE
LEDR[4] <= LED[4].DB_MAX_OUTPUT_PORT_TYPE
LEDR[5] <= LED[5].DB_MAX_OUTPUT_PORT_TYPE
LEDR[6] <= LED[6].DB_MAX_OUTPUT_PORT_TYPE
LEDR[7] <= LED[7].DB_MAX_OUTPUT_PORT_TYPE
LEDR[8] <= LED[8].DB_MAX_OUTPUT_PORT_TYPE
LEDR[9] <= LED[9].DB_MAX_OUTPUT_PORT_TYPE


|SCOMP_System|HEX_DISP_6:inst10
segments[0] <= SEG_DISP:inst7.segments[0]
segments[1] <= SEG_DISP:inst7.segments[1]
segments[2] <= SEG_DISP:inst7.segments[2]
segments[3] <= SEG_DISP:inst7.segments[3]
segments[4] <= SEG_DISP:inst7.segments[4]
segments[5] <= SEG_DISP:inst7.segments[5]
segments[6] <= SEG_DISP:inst7.segments[6]
segments[7] <= SEG_DISP:inst8.segments[0]
segments[8] <= SEG_DISP:inst8.segments[1]
segments[9] <= SEG_DISP:inst8.segments[2]
segments[10] <= SEG_DISP:inst8.segments[3]
segments[11] <= SEG_DISP:inst8.segments[4]
segments[12] <= SEG_DISP:inst8.segments[5]
segments[13] <= SEG_DISP:inst8.segments[6]
segments[14] <= SEG_DISP:inst12.segments[0]
segments[15] <= SEG_DISP:inst12.segments[1]
segments[16] <= SEG_DISP:inst12.segments[2]
segments[17] <= SEG_DISP:inst12.segments[3]
segments[18] <= SEG_DISP:inst12.segments[4]
segments[19] <= SEG_DISP:inst12.segments[5]
segments[20] <= SEG_DISP:inst12.segments[6]
segments[21] <= SEG_DISP:inst13.segments[0]
segments[22] <= SEG_DISP:inst13.segments[1]
segments[23] <= SEG_DISP:inst13.segments[2]
segments[24] <= SEG_DISP:inst13.segments[3]
segments[25] <= SEG_DISP:inst13.segments[4]
segments[26] <= SEG_DISP:inst13.segments[5]
segments[27] <= SEG_DISP:inst13.segments[6]
segments[28] <= SEG_DISP:inst14.segments[0]
segments[29] <= SEG_DISP:inst14.segments[1]
segments[30] <= SEG_DISP:inst14.segments[2]
segments[31] <= SEG_DISP:inst14.segments[3]
segments[32] <= SEG_DISP:inst14.segments[4]
segments[33] <= SEG_DISP:inst14.segments[5]
segments[34] <= SEG_DISP:inst14.segments[6]
segments[35] <= SEG_DISP:inst15.segments[0]
segments[36] <= SEG_DISP:inst15.segments[1]
segments[37] <= SEG_DISP:inst15.segments[2]
segments[38] <= SEG_DISP:inst15.segments[3]
segments[39] <= SEG_DISP:inst15.segments[4]
segments[40] <= SEG_DISP:inst15.segments[5]
segments[41] <= SEG_DISP:inst15.segments[6]
IO_WRITE => PARSE_DISP_DATA_IN:inst21.IO_WRITE
IO_ADDR[0] => PARSE_DISP_DATA_IN:inst21.IO_ADDR[0]
IO_ADDR[1] => PARSE_DISP_DATA_IN:inst21.IO_ADDR[1]
IO_ADDR[2] => PARSE_DISP_DATA_IN:inst21.IO_ADDR[2]
IO_ADDR[3] => PARSE_DISP_DATA_IN:inst21.IO_ADDR[3]
IO_ADDR[4] => PARSE_DISP_DATA_IN:inst21.IO_ADDR[4]
IO_ADDR[5] => PARSE_DISP_DATA_IN:inst21.IO_ADDR[5]
IO_ADDR[6] => PARSE_DISP_DATA_IN:inst21.IO_ADDR[6]
IO_ADDR[7] => PARSE_DISP_DATA_IN:inst21.IO_ADDR[7]
IO_ADDR[8] => PARSE_DISP_DATA_IN:inst21.IO_ADDR[8]
IO_ADDR[9] => PARSE_DISP_DATA_IN:inst21.IO_ADDR[9]
IO_ADDR[10] => PARSE_DISP_DATA_IN:inst21.IO_ADDR[10]
IO_DATA[0] => PARSE_DISP_DATA_IN:inst21.IO_DATA[0]
IO_DATA[1] => PARSE_DISP_DATA_IN:inst21.IO_DATA[1]
IO_DATA[2] => PARSE_DISP_DATA_IN:inst21.IO_DATA[2]
IO_DATA[3] => PARSE_DISP_DATA_IN:inst21.IO_DATA[3]
IO_DATA[4] => PARSE_DISP_DATA_IN:inst21.IO_DATA[4]
IO_DATA[5] => PARSE_DISP_DATA_IN:inst21.IO_DATA[5]
IO_DATA[6] => PARSE_DISP_DATA_IN:inst21.IO_DATA[6]
IO_DATA[7] => PARSE_DISP_DATA_IN:inst21.IO_DATA[7]
IO_DATA[8] => PARSE_DISP_DATA_IN:inst21.IO_DATA[8]
IO_DATA[9] => PARSE_DISP_DATA_IN:inst21.IO_DATA[9]
IO_DATA[10] => PARSE_DISP_DATA_IN:inst21.IO_DATA[10]
IO_DATA[11] => PARSE_DISP_DATA_IN:inst21.IO_DATA[11]
IO_DATA[12] => PARSE_DISP_DATA_IN:inst21.IO_DATA[12]
IO_DATA[13] => PARSE_DISP_DATA_IN:inst21.IO_DATA[13]
IO_DATA[14] => PARSE_DISP_DATA_IN:inst21.IO_DATA[14]
IO_DATA[15] => PARSE_DISP_DATA_IN:inst21.IO_DATA[15]
resetn => SEG_DISP:inst7.resetn
resetn => SEG_DISP:inst8.resetn
resetn => SEG_DISP:inst13.resetn
resetn => SEG_DISP:inst14.resetn
resetn => SEG_DISP:inst15.resetn
resetn => SEG_DISP:inst12.resetn
HEX0[6] => SEG_EDIT:inst1.segments_in[0]
HEX0[5] => SEG_EDIT:inst1.segments_in[1]
HEX0[4] => SEG_EDIT:inst1.segments_in[2]
HEX0[3] => SEG_EDIT:inst1.segments_in[3]
HEX0[2] => SEG_EDIT:inst1.segments_in[4]
HEX0[1] => SEG_EDIT:inst1.segments_in[5]
HEX0[0] => SEG_EDIT:inst1.segments_in[6]
HEX1[6] => SEG_EDIT:inst1.segments_in[7]
HEX1[5] => SEG_EDIT:inst1.segments_in[8]
HEX1[4] => SEG_EDIT:inst1.segments_in[9]
HEX1[3] => SEG_EDIT:inst1.segments_in[10]
HEX1[2] => SEG_EDIT:inst1.segments_in[11]
HEX1[1] => SEG_EDIT:inst1.segments_in[12]
HEX1[0] => SEG_EDIT:inst1.segments_in[13]
HEX2[6] => SEG_EDIT:inst1.segments_in[14]
HEX2[5] => SEG_EDIT:inst1.segments_in[15]
HEX2[4] => SEG_EDIT:inst1.segments_in[16]
HEX2[3] => SEG_EDIT:inst1.segments_in[17]
HEX2[2] => SEG_EDIT:inst1.segments_in[18]
HEX2[1] => SEG_EDIT:inst1.segments_in[19]
HEX2[0] => SEG_EDIT:inst1.segments_in[20]
HEX3[6] => SEG_EDIT:inst1.segments_in[21]
HEX3[5] => SEG_EDIT:inst1.segments_in[22]
HEX3[4] => SEG_EDIT:inst1.segments_in[23]
HEX3[3] => SEG_EDIT:inst1.segments_in[24]
HEX3[2] => SEG_EDIT:inst1.segments_in[25]
HEX3[1] => SEG_EDIT:inst1.segments_in[26]
HEX3[0] => SEG_EDIT:inst1.segments_in[27]
HEX4[6] => SEG_EDIT:inst1.segments_in[28]
HEX4[5] => SEG_EDIT:inst1.segments_in[29]
HEX4[4] => SEG_EDIT:inst1.segments_in[30]
HEX4[3] => SEG_EDIT:inst1.segments_in[31]
HEX4[2] => SEG_EDIT:inst1.segments_in[32]
HEX4[1] => SEG_EDIT:inst1.segments_in[33]
HEX4[0] => SEG_EDIT:inst1.segments_in[34]
HEX5[6] => SEG_EDIT:inst1.segments_in[35]
HEX5[5] => SEG_EDIT:inst1.segments_in[36]
HEX5[4] => SEG_EDIT:inst1.segments_in[37]
HEX5[3] => SEG_EDIT:inst1.segments_in[38]
HEX5[2] => SEG_EDIT:inst1.segments_in[39]
HEX5[1] => SEG_EDIT:inst1.segments_in[40]
HEX5[0] => SEG_EDIT:inst1.segments_in[41]


|SCOMP_System|HEX_DISP_6:inst10|SEG_DISP:inst7
seg_val[0] => seg_d.DATAA
seg_val[0] => latched_seg[0].DATAIN
seg_val[1] => seg_d.DATAA
seg_val[1] => latched_seg[1].DATAIN
seg_val[2] => seg_d.DATAA
seg_val[2] => latched_seg[2].DATAIN
seg_val[3] => seg_d.DATAA
seg_val[3] => latched_seg[3].DATAIN
seg_val[4] => seg_d.DATAA
seg_val[4] => latched_seg[4].DATAIN
seg_val[5] => seg_d.DATAA
seg_val[5] => latched_seg[5].DATAIN
seg_val[6] => seg_d.DATAA
seg_val[6] => latched_seg[6].DATAIN
cs => latched_seg[0].CLK
cs => latched_seg[1].CLK
cs => latched_seg[2].CLK
cs => latched_seg[3].CLK
cs => latched_seg[4].CLK
cs => latched_seg[5].CLK
cs => latched_seg[6].CLK
free => seg_d.OUTPUTSELECT
free => seg_d.OUTPUTSELECT
free => seg_d.OUTPUTSELECT
free => seg_d.OUTPUTSELECT
free => seg_d.OUTPUTSELECT
free => seg_d.OUTPUTSELECT
free => seg_d.OUTPUTSELECT
resetn => latched_seg[0].ACLR
resetn => latched_seg[1].ACLR
resetn => latched_seg[2].ACLR
resetn => latched_seg[3].ACLR
resetn => latched_seg[4].ACLR
resetn => latched_seg[5].ACLR
resetn => latched_seg[6].ACLR
segments[0] <= seg_d.DB_MAX_OUTPUT_PORT_TYPE
segments[1] <= seg_d.DB_MAX_OUTPUT_PORT_TYPE
segments[2] <= seg_d.DB_MAX_OUTPUT_PORT_TYPE
segments[3] <= seg_d.DB_MAX_OUTPUT_PORT_TYPE
segments[4] <= seg_d.DB_MAX_OUTPUT_PORT_TYPE
segments[5] <= seg_d.DB_MAX_OUTPUT_PORT_TYPE
segments[6] <= seg_d.DB_MAX_OUTPUT_PORT_TYPE


|SCOMP_System|HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst21
IO_WRITE => grp0_we_s.DATAB
IO_WRITE => grp1_we_s.DATAB
IO_ADDR[0] => Equal1.IN9
IO_ADDR[0] => Equal2.IN10
IO_ADDR[1] => Equal1.IN8
IO_ADDR[1] => Equal2.IN8
IO_ADDR[2] => Equal1.IN10
IO_ADDR[2] => Equal2.IN9
IO_ADDR[3] => Equal1.IN7
IO_ADDR[3] => Equal2.IN7
IO_ADDR[4] => Equal1.IN6
IO_ADDR[4] => Equal2.IN6
IO_ADDR[5] => Equal1.IN5
IO_ADDR[5] => Equal2.IN5
IO_ADDR[6] => Equal1.IN4
IO_ADDR[6] => Equal2.IN4
IO_ADDR[7] => Equal1.IN3
IO_ADDR[7] => Equal2.IN3
IO_ADDR[8] => Equal1.IN2
IO_ADDR[8] => Equal2.IN2
IO_ADDR[9] => Equal1.IN1
IO_ADDR[9] => Equal2.IN1
IO_ADDR[10] => Equal1.IN0
IO_ADDR[10] => Equal2.IN0
IO_DATA[0] => GRP0_VALUE.DATAB
IO_DATA[0] => GRP1_VALUE.DATAB
IO_DATA[1] => GRP0_VALUE.DATAB
IO_DATA[1] => GRP1_VALUE.DATAB
IO_DATA[2] => GRP0_VALUE.DATAB
IO_DATA[2] => GRP1_VALUE.DATAB
IO_DATA[3] => GRP0_VALUE.DATAB
IO_DATA[3] => GRP1_VALUE.DATAB
IO_DATA[4] => GRP0_VALUE.DATAB
IO_DATA[4] => GRP1_VALUE.DATAB
IO_DATA[5] => GRP0_VALUE.DATAB
IO_DATA[5] => GRP1_VALUE.DATAB
IO_DATA[6] => GRP0_VALUE.DATAB
IO_DATA[6] => GRP1_VALUE.DATAB
IO_DATA[6] => FC_SEG.DATAB
IO_DATA[7] => GRP0_VALUE.DATAB
IO_DATA[7] => GRP1_VALUE.DATAB
IO_DATA[7] => FC_SEG.DATAB
IO_DATA[8] => GRP0_VALUE.DATAB
IO_DATA[8] => GRP1_VALUE.DATAB
IO_DATA[8] => FC_SEG.DATAB
IO_DATA[9] => GRP0_VALUE.DATAB
IO_DATA[9] => GRP1_VALUE.DATAB
IO_DATA[9] => FC_DISP.DATAB
IO_DATA[10] => GRP0_VALUE.DATAB
IO_DATA[10] => GRP1_VALUE.DATAB
IO_DATA[10] => FC_DISP.DATAB
IO_DATA[11] => GRP0_VALUE.DATAB
IO_DATA[11] => GRP1_VALUE.DATAB
IO_DATA[11] => FC_DISP.DATAB
IO_DATA[12] => GRP0_VALUE.DATAB
IO_DATA[12] => GRP1_VALUE.DATAB
IO_DATA[12] => FC_ENABLE.DATAB
IO_DATA[13] => grp1_we_s.IN1
IO_DATA[14] => MODE[0].DATAIN
IO_DATA[14] => Equal0.IN1
IO_DATA[15] => MODE[1].DATAIN
IO_DATA[15] => Equal0.IN0
MODE[0] <= IO_DATA[14].DB_MAX_OUTPUT_PORT_TYPE
MODE[1] <= IO_DATA[15].DB_MAX_OUTPUT_PORT_TYPE
FC_ENABLE <= FC_ENABLE.DB_MAX_OUTPUT_PORT_TYPE
FC_DISP[0] <= FC_DISP.DB_MAX_OUTPUT_PORT_TYPE
FC_DISP[1] <= FC_DISP.DB_MAX_OUTPUT_PORT_TYPE
FC_DISP[2] <= FC_DISP.DB_MAX_OUTPUT_PORT_TYPE
FC_SEG[0] <= FC_SEG.DB_MAX_OUTPUT_PORT_TYPE
FC_SEG[1] <= FC_SEG.DB_MAX_OUTPUT_PORT_TYPE
FC_SEG[2] <= FC_SEG.DB_MAX_OUTPUT_PORT_TYPE
GRP0_VALUE[0] <= GRP0_VALUE.DB_MAX_OUTPUT_PORT_TYPE
GRP0_VALUE[1] <= GRP0_VALUE.DB_MAX_OUTPUT_PORT_TYPE
GRP0_VALUE[2] <= GRP0_VALUE.DB_MAX_OUTPUT_PORT_TYPE
GRP0_VALUE[3] <= GRP0_VALUE.DB_MAX_OUTPUT_PORT_TYPE
GRP0_VALUE[4] <= GRP0_VALUE.DB_MAX_OUTPUT_PORT_TYPE
GRP0_VALUE[5] <= GRP0_VALUE.DB_MAX_OUTPUT_PORT_TYPE
GRP0_VALUE[6] <= GRP0_VALUE.DB_MAX_OUTPUT_PORT_TYPE
GRP0_VALUE[7] <= GRP0_VALUE.DB_MAX_OUTPUT_PORT_TYPE
GRP0_VALUE[8] <= GRP0_VALUE.DB_MAX_OUTPUT_PORT_TYPE
GRP0_VALUE[9] <= GRP0_VALUE.DB_MAX_OUTPUT_PORT_TYPE
GRP0_VALUE[10] <= GRP0_VALUE.DB_MAX_OUTPUT_PORT_TYPE
GRP0_VALUE[11] <= GRP0_VALUE.DB_MAX_OUTPUT_PORT_TYPE
GRP0_VALUE[12] <= GRP0_VALUE.DB_MAX_OUTPUT_PORT_TYPE
GRP0_WRITE <= grp0_we_s.DB_MAX_OUTPUT_PORT_TYPE
GRP1_VALUE[0] <= GRP1_VALUE.DB_MAX_OUTPUT_PORT_TYPE
GRP1_VALUE[1] <= GRP1_VALUE.DB_MAX_OUTPUT_PORT_TYPE
GRP1_VALUE[2] <= GRP1_VALUE.DB_MAX_OUTPUT_PORT_TYPE
GRP1_VALUE[3] <= GRP1_VALUE.DB_MAX_OUTPUT_PORT_TYPE
GRP1_VALUE[4] <= GRP1_VALUE.DB_MAX_OUTPUT_PORT_TYPE
GRP1_VALUE[5] <= GRP1_VALUE.DB_MAX_OUTPUT_PORT_TYPE
GRP1_VALUE[6] <= GRP1_VALUE.DB_MAX_OUTPUT_PORT_TYPE
GRP1_VALUE[7] <= GRP1_VALUE.DB_MAX_OUTPUT_PORT_TYPE
GRP1_VALUE[8] <= GRP1_VALUE.DB_MAX_OUTPUT_PORT_TYPE
GRP1_VALUE[9] <= GRP1_VALUE.DB_MAX_OUTPUT_PORT_TYPE
GRP1_VALUE[10] <= GRP1_VALUE.DB_MAX_OUTPUT_PORT_TYPE
GRP1_VALUE[11] <= GRP1_VALUE.DB_MAX_OUTPUT_PORT_TYPE
GRP1_VALUE[12] <= GRP1_VALUE.DB_MAX_OUTPUT_PORT_TYPE
GRP1_WRITE <= grp1_we_s.DB_MAX_OUTPUT_PORT_TYPE


|SCOMP_System|HEX_DISP_6:inst10|SEG_DISP:inst8
seg_val[0] => seg_d.DATAA
seg_val[0] => latched_seg[0].DATAIN
seg_val[1] => seg_d.DATAA
seg_val[1] => latched_seg[1].DATAIN
seg_val[2] => seg_d.DATAA
seg_val[2] => latched_seg[2].DATAIN
seg_val[3] => seg_d.DATAA
seg_val[3] => latched_seg[3].DATAIN
seg_val[4] => seg_d.DATAA
seg_val[4] => latched_seg[4].DATAIN
seg_val[5] => seg_d.DATAA
seg_val[5] => latched_seg[5].DATAIN
seg_val[6] => seg_d.DATAA
seg_val[6] => latched_seg[6].DATAIN
cs => latched_seg[0].CLK
cs => latched_seg[1].CLK
cs => latched_seg[2].CLK
cs => latched_seg[3].CLK
cs => latched_seg[4].CLK
cs => latched_seg[5].CLK
cs => latched_seg[6].CLK
free => seg_d.OUTPUTSELECT
free => seg_d.OUTPUTSELECT
free => seg_d.OUTPUTSELECT
free => seg_d.OUTPUTSELECT
free => seg_d.OUTPUTSELECT
free => seg_d.OUTPUTSELECT
free => seg_d.OUTPUTSELECT
resetn => latched_seg[0].ACLR
resetn => latched_seg[1].ACLR
resetn => latched_seg[2].ACLR
resetn => latched_seg[3].ACLR
resetn => latched_seg[4].ACLR
resetn => latched_seg[5].ACLR
resetn => latched_seg[6].ACLR
segments[0] <= seg_d.DB_MAX_OUTPUT_PORT_TYPE
segments[1] <= seg_d.DB_MAX_OUTPUT_PORT_TYPE
segments[2] <= seg_d.DB_MAX_OUTPUT_PORT_TYPE
segments[3] <= seg_d.DB_MAX_OUTPUT_PORT_TYPE
segments[4] <= seg_d.DB_MAX_OUTPUT_PORT_TYPE
segments[5] <= seg_d.DB_MAX_OUTPUT_PORT_TYPE
segments[6] <= seg_d.DB_MAX_OUTPUT_PORT_TYPE


|SCOMP_System|HEX_DISP_6:inst10|SEG_DISP:inst13
seg_val[0] => seg_d.DATAA
seg_val[0] => latched_seg[0].DATAIN
seg_val[1] => seg_d.DATAA
seg_val[1] => latched_seg[1].DATAIN
seg_val[2] => seg_d.DATAA
seg_val[2] => latched_seg[2].DATAIN
seg_val[3] => seg_d.DATAA
seg_val[3] => latched_seg[3].DATAIN
seg_val[4] => seg_d.DATAA
seg_val[4] => latched_seg[4].DATAIN
seg_val[5] => seg_d.DATAA
seg_val[5] => latched_seg[5].DATAIN
seg_val[6] => seg_d.DATAA
seg_val[6] => latched_seg[6].DATAIN
cs => latched_seg[0].CLK
cs => latched_seg[1].CLK
cs => latched_seg[2].CLK
cs => latched_seg[3].CLK
cs => latched_seg[4].CLK
cs => latched_seg[5].CLK
cs => latched_seg[6].CLK
free => seg_d.OUTPUTSELECT
free => seg_d.OUTPUTSELECT
free => seg_d.OUTPUTSELECT
free => seg_d.OUTPUTSELECT
free => seg_d.OUTPUTSELECT
free => seg_d.OUTPUTSELECT
free => seg_d.OUTPUTSELECT
resetn => latched_seg[0].ACLR
resetn => latched_seg[1].ACLR
resetn => latched_seg[2].ACLR
resetn => latched_seg[3].ACLR
resetn => latched_seg[4].ACLR
resetn => latched_seg[5].ACLR
resetn => latched_seg[6].ACLR
segments[0] <= seg_d.DB_MAX_OUTPUT_PORT_TYPE
segments[1] <= seg_d.DB_MAX_OUTPUT_PORT_TYPE
segments[2] <= seg_d.DB_MAX_OUTPUT_PORT_TYPE
segments[3] <= seg_d.DB_MAX_OUTPUT_PORT_TYPE
segments[4] <= seg_d.DB_MAX_OUTPUT_PORT_TYPE
segments[5] <= seg_d.DB_MAX_OUTPUT_PORT_TYPE
segments[6] <= seg_d.DB_MAX_OUTPUT_PORT_TYPE


|SCOMP_System|HEX_DISP_6:inst10|SEG_DISP:inst14
seg_val[0] => seg_d.DATAA
seg_val[0] => latched_seg[0].DATAIN
seg_val[1] => seg_d.DATAA
seg_val[1] => latched_seg[1].DATAIN
seg_val[2] => seg_d.DATAA
seg_val[2] => latched_seg[2].DATAIN
seg_val[3] => seg_d.DATAA
seg_val[3] => latched_seg[3].DATAIN
seg_val[4] => seg_d.DATAA
seg_val[4] => latched_seg[4].DATAIN
seg_val[5] => seg_d.DATAA
seg_val[5] => latched_seg[5].DATAIN
seg_val[6] => seg_d.DATAA
seg_val[6] => latched_seg[6].DATAIN
cs => latched_seg[0].CLK
cs => latched_seg[1].CLK
cs => latched_seg[2].CLK
cs => latched_seg[3].CLK
cs => latched_seg[4].CLK
cs => latched_seg[5].CLK
cs => latched_seg[6].CLK
free => seg_d.OUTPUTSELECT
free => seg_d.OUTPUTSELECT
free => seg_d.OUTPUTSELECT
free => seg_d.OUTPUTSELECT
free => seg_d.OUTPUTSELECT
free => seg_d.OUTPUTSELECT
free => seg_d.OUTPUTSELECT
resetn => latched_seg[0].ACLR
resetn => latched_seg[1].ACLR
resetn => latched_seg[2].ACLR
resetn => latched_seg[3].ACLR
resetn => latched_seg[4].ACLR
resetn => latched_seg[5].ACLR
resetn => latched_seg[6].ACLR
segments[0] <= seg_d.DB_MAX_OUTPUT_PORT_TYPE
segments[1] <= seg_d.DB_MAX_OUTPUT_PORT_TYPE
segments[2] <= seg_d.DB_MAX_OUTPUT_PORT_TYPE
segments[3] <= seg_d.DB_MAX_OUTPUT_PORT_TYPE
segments[4] <= seg_d.DB_MAX_OUTPUT_PORT_TYPE
segments[5] <= seg_d.DB_MAX_OUTPUT_PORT_TYPE
segments[6] <= seg_d.DB_MAX_OUTPUT_PORT_TYPE


|SCOMP_System|HEX_DISP_6:inst10|SEG_DISP:inst15
seg_val[0] => seg_d.DATAA
seg_val[0] => latched_seg[0].DATAIN
seg_val[1] => seg_d.DATAA
seg_val[1] => latched_seg[1].DATAIN
seg_val[2] => seg_d.DATAA
seg_val[2] => latched_seg[2].DATAIN
seg_val[3] => seg_d.DATAA
seg_val[3] => latched_seg[3].DATAIN
seg_val[4] => seg_d.DATAA
seg_val[4] => latched_seg[4].DATAIN
seg_val[5] => seg_d.DATAA
seg_val[5] => latched_seg[5].DATAIN
seg_val[6] => seg_d.DATAA
seg_val[6] => latched_seg[6].DATAIN
cs => latched_seg[0].CLK
cs => latched_seg[1].CLK
cs => latched_seg[2].CLK
cs => latched_seg[3].CLK
cs => latched_seg[4].CLK
cs => latched_seg[5].CLK
cs => latched_seg[6].CLK
free => seg_d.OUTPUTSELECT
free => seg_d.OUTPUTSELECT
free => seg_d.OUTPUTSELECT
free => seg_d.OUTPUTSELECT
free => seg_d.OUTPUTSELECT
free => seg_d.OUTPUTSELECT
free => seg_d.OUTPUTSELECT
resetn => latched_seg[0].ACLR
resetn => latched_seg[1].ACLR
resetn => latched_seg[2].ACLR
resetn => latched_seg[3].ACLR
resetn => latched_seg[4].ACLR
resetn => latched_seg[5].ACLR
resetn => latched_seg[6].ACLR
segments[0] <= seg_d.DB_MAX_OUTPUT_PORT_TYPE
segments[1] <= seg_d.DB_MAX_OUTPUT_PORT_TYPE
segments[2] <= seg_d.DB_MAX_OUTPUT_PORT_TYPE
segments[3] <= seg_d.DB_MAX_OUTPUT_PORT_TYPE
segments[4] <= seg_d.DB_MAX_OUTPUT_PORT_TYPE
segments[5] <= seg_d.DB_MAX_OUTPUT_PORT_TYPE
segments[6] <= seg_d.DB_MAX_OUTPUT_PORT_TYPE


|SCOMP_System|HEX_DISP_6:inst10|SEG_DISP:inst12
seg_val[0] => seg_d.DATAA
seg_val[0] => latched_seg[0].DATAIN
seg_val[1] => seg_d.DATAA
seg_val[1] => latched_seg[1].DATAIN
seg_val[2] => seg_d.DATAA
seg_val[2] => latched_seg[2].DATAIN
seg_val[3] => seg_d.DATAA
seg_val[3] => latched_seg[3].DATAIN
seg_val[4] => seg_d.DATAA
seg_val[4] => latched_seg[4].DATAIN
seg_val[5] => seg_d.DATAA
seg_val[5] => latched_seg[5].DATAIN
seg_val[6] => seg_d.DATAA
seg_val[6] => latched_seg[6].DATAIN
cs => latched_seg[0].CLK
cs => latched_seg[1].CLK
cs => latched_seg[2].CLK
cs => latched_seg[3].CLK
cs => latched_seg[4].CLK
cs => latched_seg[5].CLK
cs => latched_seg[6].CLK
free => seg_d.OUTPUTSELECT
free => seg_d.OUTPUTSELECT
free => seg_d.OUTPUTSELECT
free => seg_d.OUTPUTSELECT
free => seg_d.OUTPUTSELECT
free => seg_d.OUTPUTSELECT
free => seg_d.OUTPUTSELECT
resetn => latched_seg[0].ACLR
resetn => latched_seg[1].ACLR
resetn => latched_seg[2].ACLR
resetn => latched_seg[3].ACLR
resetn => latched_seg[4].ACLR
resetn => latched_seg[5].ACLR
resetn => latched_seg[6].ACLR
segments[0] <= seg_d.DB_MAX_OUTPUT_PORT_TYPE
segments[1] <= seg_d.DB_MAX_OUTPUT_PORT_TYPE
segments[2] <= seg_d.DB_MAX_OUTPUT_PORT_TYPE
segments[3] <= seg_d.DB_MAX_OUTPUT_PORT_TYPE
segments[4] <= seg_d.DB_MAX_OUTPUT_PORT_TYPE
segments[5] <= seg_d.DB_MAX_OUTPUT_PORT_TYPE
segments[6] <= seg_d.DB_MAX_OUTPUT_PORT_TYPE


|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1
MODE[0] => ~NO_FANOUT~
MODE[1] => ~NO_FANOUT~
DLT => HEX0.OUTPUTSELECT
DLT => HEX0.OUTPUTSELECT
DLT => HEX0.OUTPUTSELECT
DLT => HEX0.OUTPUTSELECT
DLT => HEX0.OUTPUTSELECT
DLT => HEX0.OUTPUTSELECT
DLT => HEX0.OUTPUTSELECT
DLT => HEX1.OUTPUTSELECT
DLT => HEX1.OUTPUTSELECT
DLT => HEX1.OUTPUTSELECT
DLT => HEX1.OUTPUTSELECT
DLT => HEX1.OUTPUTSELECT
DLT => HEX1.OUTPUTSELECT
DLT => HEX1.OUTPUTSELECT
DLT => HEX2.OUTPUTSELECT
DLT => HEX2.OUTPUTSELECT
DLT => HEX2.OUTPUTSELECT
DLT => HEX2.OUTPUTSELECT
DLT => HEX2.OUTPUTSELECT
DLT => HEX2.OUTPUTSELECT
DLT => HEX2.OUTPUTSELECT
DLT => HEX3.OUTPUTSELECT
DLT => HEX3.OUTPUTSELECT
DLT => HEX3.OUTPUTSELECT
DLT => HEX3.OUTPUTSELECT
DLT => HEX3.OUTPUTSELECT
DLT => HEX3.OUTPUTSELECT
DLT => HEX3.OUTPUTSELECT
DLT => HEX4.OUTPUTSELECT
DLT => HEX4.OUTPUTSELECT
DLT => HEX4.OUTPUTSELECT
DLT => HEX4.OUTPUTSELECT
DLT => HEX4.OUTPUTSELECT
DLT => HEX4.OUTPUTSELECT
DLT => HEX4.OUTPUTSELECT
DLT => mask.OUTPUTSELECT
DLT => mask.OUTPUTSELECT
DLT => mask.OUTPUTSELECT
DLT => mask.OUTPUTSELECT
DLT => mask.OUTPUTSELECT
DLT => mask.OUTPUTSELECT
DLT => mask.OUTPUTSELECT
DLT => HEX5.OUTPUTSELECT
DLT => HEX5.OUTPUTSELECT
DLT => HEX5.OUTPUTSELECT
DLT => HEX5.OUTPUTSELECT
DLT => HEX5.OUTPUTSELECT
DLT => HEX5.OUTPUTSELECT
DLT => HEX5.OUTPUTSELECT
EDIT_DISP[0] => Mux3.IN10
EDIT_DISP[0] => Mux4.IN10
EDIT_DISP[0] => Mux5.IN10
EDIT_DISP[0] => Mux6.IN10
EDIT_DISP[0] => Mux7.IN10
EDIT_DISP[0] => Mux8.IN10
EDIT_DISP[0] => Mux9.IN10
EDIT_DISP[0] => Mux10.IN4
EDIT_DISP[0] => Mux11.IN4
EDIT_DISP[0] => Mux12.IN4
EDIT_DISP[0] => Mux13.IN4
EDIT_DISP[0] => Mux14.IN4
EDIT_DISP[0] => Mux15.IN4
EDIT_DISP[0] => Mux16.IN4
EDIT_DISP[0] => Mux17.IN4
EDIT_DISP[0] => Mux18.IN4
EDIT_DISP[0] => Mux19.IN4
EDIT_DISP[0] => Mux20.IN4
EDIT_DISP[0] => Mux21.IN4
EDIT_DISP[0] => Mux22.IN4
EDIT_DISP[0] => Mux23.IN4
EDIT_DISP[0] => Mux24.IN4
EDIT_DISP[0] => Mux25.IN4
EDIT_DISP[0] => Mux26.IN4
EDIT_DISP[0] => Mux27.IN4
EDIT_DISP[0] => Mux28.IN4
EDIT_DISP[0] => Mux29.IN4
EDIT_DISP[0] => Mux30.IN4
EDIT_DISP[0] => Mux31.IN4
EDIT_DISP[0] => Mux32.IN4
EDIT_DISP[0] => Mux33.IN4
EDIT_DISP[0] => Mux34.IN4
EDIT_DISP[0] => Mux35.IN4
EDIT_DISP[0] => Mux36.IN4
EDIT_DISP[0] => Mux37.IN4
EDIT_DISP[0] => Mux38.IN4
EDIT_DISP[0] => Mux39.IN4
EDIT_DISP[0] => Mux40.IN4
EDIT_DISP[0] => Mux41.IN4
EDIT_DISP[0] => Mux42.IN4
EDIT_DISP[0] => Mux43.IN4
EDIT_DISP[0] => Mux44.IN4
EDIT_DISP[0] => Mux45.IN4
EDIT_DISP[0] => Mux46.IN4
EDIT_DISP[0] => Mux47.IN4
EDIT_DISP[0] => Mux48.IN4
EDIT_DISP[0] => Mux49.IN4
EDIT_DISP[0] => Mux50.IN4
EDIT_DISP[0] => Mux51.IN4
EDIT_DISP[0] => Mux56.IN5
EDIT_DISP[0] => Mux55.IN5
EDIT_DISP[0] => Mux54.IN5
EDIT_DISP[0] => Mux53.IN5
EDIT_DISP[0] => Mux52.IN5
EDIT_DISP[0] => Mux2.IN5
EDIT_DISP[0] => Mux1.IN10
EDIT_DISP[0] => Mux0.IN5
EDIT_DISP[0] => Mux57.IN5
EDIT_DISP[0] => Mux58.IN5
EDIT_DISP[0] => Mux59.IN5
EDIT_DISP[0] => Mux60.IN5
EDIT_DISP[0] => Mux61.IN5
EDIT_DISP[0] => Mux62.IN5
EDIT_DISP[0] => Mux63.IN5
EDIT_DISP[0] => Mux64.IN5
EDIT_DISP[0] => Mux65.IN5
EDIT_DISP[0] => Mux66.IN5
EDIT_DISP[0] => Mux67.IN5
EDIT_DISP[0] => Mux68.IN5
EDIT_DISP[0] => Mux69.IN5
EDIT_DISP[0] => Mux70.IN5
EDIT_DISP[0] => Mux71.IN5
EDIT_DISP[0] => Mux72.IN5
EDIT_DISP[0] => Mux73.IN5
EDIT_DISP[0] => Mux74.IN5
EDIT_DISP[0] => Mux75.IN5
EDIT_DISP[0] => Mux76.IN5
EDIT_DISP[0] => Mux77.IN5
EDIT_DISP[0] => Mux78.IN5
EDIT_DISP[0] => Mux79.IN5
EDIT_DISP[0] => Mux80.IN5
EDIT_DISP[0] => Mux81.IN5
EDIT_DISP[0] => Mux82.IN5
EDIT_DISP[0] => Mux83.IN5
EDIT_DISP[0] => Mux84.IN5
EDIT_DISP[0] => Mux85.IN5
EDIT_DISP[0] => Mux86.IN5
EDIT_DISP[0] => Mux87.IN5
EDIT_DISP[0] => Mux88.IN5
EDIT_DISP[0] => Mux89.IN5
EDIT_DISP[0] => Mux90.IN5
EDIT_DISP[0] => Mux91.IN5
EDIT_DISP[1] => Mux3.IN9
EDIT_DISP[1] => Mux4.IN9
EDIT_DISP[1] => Mux5.IN9
EDIT_DISP[1] => Mux6.IN9
EDIT_DISP[1] => Mux7.IN9
EDIT_DISP[1] => Mux8.IN9
EDIT_DISP[1] => Mux9.IN9
EDIT_DISP[1] => Mux10.IN3
EDIT_DISP[1] => Mux11.IN3
EDIT_DISP[1] => Mux12.IN3
EDIT_DISP[1] => Mux13.IN3
EDIT_DISP[1] => Mux14.IN3
EDIT_DISP[1] => Mux15.IN3
EDIT_DISP[1] => Mux16.IN3
EDIT_DISP[1] => Mux17.IN3
EDIT_DISP[1] => Mux18.IN3
EDIT_DISP[1] => Mux19.IN3
EDIT_DISP[1] => Mux20.IN3
EDIT_DISP[1] => Mux21.IN3
EDIT_DISP[1] => Mux22.IN3
EDIT_DISP[1] => Mux23.IN3
EDIT_DISP[1] => Mux24.IN3
EDIT_DISP[1] => Mux25.IN3
EDIT_DISP[1] => Mux26.IN3
EDIT_DISP[1] => Mux27.IN3
EDIT_DISP[1] => Mux28.IN3
EDIT_DISP[1] => Mux29.IN3
EDIT_DISP[1] => Mux30.IN3
EDIT_DISP[1] => Mux31.IN3
EDIT_DISP[1] => Mux32.IN3
EDIT_DISP[1] => Mux33.IN3
EDIT_DISP[1] => Mux34.IN3
EDIT_DISP[1] => Mux35.IN3
EDIT_DISP[1] => Mux36.IN3
EDIT_DISP[1] => Mux37.IN3
EDIT_DISP[1] => Mux38.IN3
EDIT_DISP[1] => Mux39.IN3
EDIT_DISP[1] => Mux40.IN3
EDIT_DISP[1] => Mux41.IN3
EDIT_DISP[1] => Mux42.IN3
EDIT_DISP[1] => Mux43.IN3
EDIT_DISP[1] => Mux44.IN3
EDIT_DISP[1] => Mux45.IN3
EDIT_DISP[1] => Mux46.IN3
EDIT_DISP[1] => Mux47.IN3
EDIT_DISP[1] => Mux48.IN3
EDIT_DISP[1] => Mux49.IN3
EDIT_DISP[1] => Mux50.IN3
EDIT_DISP[1] => Mux51.IN3
EDIT_DISP[1] => Mux56.IN4
EDIT_DISP[1] => Mux55.IN4
EDIT_DISP[1] => Mux54.IN4
EDIT_DISP[1] => Mux53.IN4
EDIT_DISP[1] => Mux52.IN4
EDIT_DISP[1] => Mux2.IN4
EDIT_DISP[1] => Mux1.IN9
EDIT_DISP[1] => Mux0.IN4
EDIT_DISP[1] => Mux57.IN4
EDIT_DISP[1] => Mux58.IN4
EDIT_DISP[1] => Mux59.IN4
EDIT_DISP[1] => Mux60.IN4
EDIT_DISP[1] => Mux61.IN4
EDIT_DISP[1] => Mux62.IN4
EDIT_DISP[1] => Mux63.IN4
EDIT_DISP[1] => Mux64.IN4
EDIT_DISP[1] => Mux65.IN4
EDIT_DISP[1] => Mux66.IN4
EDIT_DISP[1] => Mux67.IN4
EDIT_DISP[1] => Mux68.IN4
EDIT_DISP[1] => Mux69.IN4
EDIT_DISP[1] => Mux70.IN4
EDIT_DISP[1] => Mux71.IN4
EDIT_DISP[1] => Mux72.IN4
EDIT_DISP[1] => Mux73.IN4
EDIT_DISP[1] => Mux74.IN4
EDIT_DISP[1] => Mux75.IN4
EDIT_DISP[1] => Mux76.IN4
EDIT_DISP[1] => Mux77.IN4
EDIT_DISP[1] => Mux78.IN4
EDIT_DISP[1] => Mux79.IN4
EDIT_DISP[1] => Mux80.IN4
EDIT_DISP[1] => Mux81.IN4
EDIT_DISP[1] => Mux82.IN4
EDIT_DISP[1] => Mux83.IN4
EDIT_DISP[1] => Mux84.IN4
EDIT_DISP[1] => Mux85.IN4
EDIT_DISP[1] => Mux86.IN4
EDIT_DISP[1] => Mux87.IN4
EDIT_DISP[1] => Mux88.IN4
EDIT_DISP[1] => Mux89.IN4
EDIT_DISP[1] => Mux90.IN4
EDIT_DISP[1] => Mux91.IN4
EDIT_DISP[2] => Mux3.IN8
EDIT_DISP[2] => Mux4.IN8
EDIT_DISP[2] => Mux5.IN8
EDIT_DISP[2] => Mux6.IN8
EDIT_DISP[2] => Mux7.IN8
EDIT_DISP[2] => Mux8.IN8
EDIT_DISP[2] => Mux9.IN8
EDIT_DISP[2] => Mux10.IN2
EDIT_DISP[2] => Mux11.IN2
EDIT_DISP[2] => Mux12.IN2
EDIT_DISP[2] => Mux13.IN2
EDIT_DISP[2] => Mux14.IN2
EDIT_DISP[2] => Mux15.IN2
EDIT_DISP[2] => Mux16.IN2
EDIT_DISP[2] => Mux17.IN2
EDIT_DISP[2] => Mux18.IN2
EDIT_DISP[2] => Mux19.IN2
EDIT_DISP[2] => Mux20.IN2
EDIT_DISP[2] => Mux21.IN2
EDIT_DISP[2] => Mux22.IN2
EDIT_DISP[2] => Mux23.IN2
EDIT_DISP[2] => Mux24.IN2
EDIT_DISP[2] => Mux25.IN2
EDIT_DISP[2] => Mux26.IN2
EDIT_DISP[2] => Mux27.IN2
EDIT_DISP[2] => Mux28.IN2
EDIT_DISP[2] => Mux29.IN2
EDIT_DISP[2] => Mux30.IN2
EDIT_DISP[2] => Mux31.IN2
EDIT_DISP[2] => Mux32.IN2
EDIT_DISP[2] => Mux33.IN2
EDIT_DISP[2] => Mux34.IN2
EDIT_DISP[2] => Mux35.IN2
EDIT_DISP[2] => Mux36.IN2
EDIT_DISP[2] => Mux37.IN2
EDIT_DISP[2] => Mux38.IN2
EDIT_DISP[2] => Mux39.IN2
EDIT_DISP[2] => Mux40.IN2
EDIT_DISP[2] => Mux41.IN2
EDIT_DISP[2] => Mux42.IN2
EDIT_DISP[2] => Mux43.IN2
EDIT_DISP[2] => Mux44.IN2
EDIT_DISP[2] => Mux45.IN2
EDIT_DISP[2] => Mux46.IN2
EDIT_DISP[2] => Mux47.IN2
EDIT_DISP[2] => Mux48.IN2
EDIT_DISP[2] => Mux49.IN2
EDIT_DISP[2] => Mux50.IN2
EDIT_DISP[2] => Mux51.IN2
EDIT_DISP[2] => Mux56.IN3
EDIT_DISP[2] => Mux55.IN3
EDIT_DISP[2] => Mux54.IN3
EDIT_DISP[2] => Mux53.IN3
EDIT_DISP[2] => Mux52.IN3
EDIT_DISP[2] => Mux2.IN3
EDIT_DISP[2] => Mux1.IN8
EDIT_DISP[2] => Mux0.IN3
EDIT_DISP[2] => Mux57.IN3
EDIT_DISP[2] => Mux58.IN3
EDIT_DISP[2] => Mux59.IN3
EDIT_DISP[2] => Mux60.IN3
EDIT_DISP[2] => Mux61.IN3
EDIT_DISP[2] => Mux62.IN3
EDIT_DISP[2] => Mux63.IN3
EDIT_DISP[2] => Mux64.IN3
EDIT_DISP[2] => Mux65.IN3
EDIT_DISP[2] => Mux66.IN3
EDIT_DISP[2] => Mux67.IN3
EDIT_DISP[2] => Mux68.IN3
EDIT_DISP[2] => Mux69.IN3
EDIT_DISP[2] => Mux70.IN3
EDIT_DISP[2] => Mux71.IN3
EDIT_DISP[2] => Mux72.IN3
EDIT_DISP[2] => Mux73.IN3
EDIT_DISP[2] => Mux74.IN3
EDIT_DISP[2] => Mux75.IN3
EDIT_DISP[2] => Mux76.IN3
EDIT_DISP[2] => Mux77.IN3
EDIT_DISP[2] => Mux78.IN3
EDIT_DISP[2] => Mux79.IN3
EDIT_DISP[2] => Mux80.IN3
EDIT_DISP[2] => Mux81.IN3
EDIT_DISP[2] => Mux82.IN3
EDIT_DISP[2] => Mux83.IN3
EDIT_DISP[2] => Mux84.IN3
EDIT_DISP[2] => Mux85.IN3
EDIT_DISP[2] => Mux86.IN3
EDIT_DISP[2] => Mux87.IN3
EDIT_DISP[2] => Mux88.IN3
EDIT_DISP[2] => Mux89.IN3
EDIT_DISP[2] => Mux90.IN3
EDIT_DISP[2] => Mux91.IN3
EDIT_SEG[0] => Equal0.IN5
EDIT_SEG[0] => Equal1.IN5
EDIT_SEG[0] => Equal2.IN5
EDIT_SEG[0] => Equal3.IN5
EDIT_SEG[0] => Equal4.IN5
EDIT_SEG[0] => Equal5.IN5
EDIT_SEG[0] => Equal6.IN5
EDIT_SEG[1] => Equal0.IN4
EDIT_SEG[1] => Equal1.IN4
EDIT_SEG[1] => Equal2.IN4
EDIT_SEG[1] => Equal3.IN4
EDIT_SEG[1] => Equal4.IN4
EDIT_SEG[1] => Equal5.IN4
EDIT_SEG[1] => Equal6.IN4
EDIT_SEG[2] => Equal0.IN3
EDIT_SEG[2] => Equal1.IN3
EDIT_SEG[2] => Equal2.IN3
EDIT_SEG[2] => Equal3.IN3
EDIT_SEG[2] => Equal4.IN3
EDIT_SEG[2] => Equal5.IN3
EDIT_SEG[2] => Equal6.IN3
segments_in[0] => HEX0.IN0
segments_in[0] => HEX0.IN0
segments_in[0] => Mux56.IN6
segments_in[0] => Mux56.IN7
segments_in[0] => Mux56.IN8
segments_in[0] => Mux56.IN9
segments_in[0] => Mux56.IN10
segments_in[1] => HEX0.IN0
segments_in[1] => HEX0.IN0
segments_in[1] => Mux55.IN6
segments_in[1] => Mux55.IN7
segments_in[1] => Mux55.IN8
segments_in[1] => Mux55.IN9
segments_in[1] => Mux55.IN10
segments_in[2] => HEX0.IN0
segments_in[2] => HEX0.IN0
segments_in[2] => Mux54.IN6
segments_in[2] => Mux54.IN7
segments_in[2] => Mux54.IN8
segments_in[2] => Mux54.IN9
segments_in[2] => Mux54.IN10
segments_in[3] => HEX0.IN0
segments_in[3] => HEX0.IN0
segments_in[3] => Mux53.IN6
segments_in[3] => Mux53.IN7
segments_in[3] => Mux53.IN8
segments_in[3] => Mux53.IN9
segments_in[3] => Mux53.IN10
segments_in[4] => HEX0.IN0
segments_in[4] => HEX0.IN0
segments_in[4] => Mux52.IN6
segments_in[4] => Mux52.IN7
segments_in[4] => Mux52.IN8
segments_in[4] => Mux52.IN9
segments_in[4] => Mux52.IN10
segments_in[5] => HEX0.IN0
segments_in[5] => HEX0.IN0
segments_in[5] => Mux2.IN6
segments_in[5] => Mux2.IN7
segments_in[5] => Mux2.IN8
segments_in[5] => Mux2.IN9
segments_in[5] => Mux2.IN10
segments_in[6] => HEX0.IN0
segments_in[6] => HEX0.IN0
segments_in[6] => Mux0.IN6
segments_in[6] => Mux0.IN7
segments_in[6] => Mux0.IN8
segments_in[6] => Mux0.IN9
segments_in[6] => Mux0.IN10
segments_in[7] => HEX1.IN0
segments_in[7] => HEX1.IN0
segments_in[7] => Mux85.IN6
segments_in[7] => Mux85.IN7
segments_in[7] => Mux85.IN8
segments_in[7] => Mux85.IN9
segments_in[7] => Mux85.IN10
segments_in[8] => HEX1.IN0
segments_in[8] => HEX1.IN0
segments_in[8] => Mux86.IN6
segments_in[8] => Mux86.IN7
segments_in[8] => Mux86.IN8
segments_in[8] => Mux86.IN9
segments_in[8] => Mux86.IN10
segments_in[9] => HEX1.IN0
segments_in[9] => HEX1.IN0
segments_in[9] => Mux87.IN6
segments_in[9] => Mux87.IN7
segments_in[9] => Mux87.IN8
segments_in[9] => Mux87.IN9
segments_in[9] => Mux87.IN10
segments_in[10] => HEX1.IN0
segments_in[10] => HEX1.IN0
segments_in[10] => Mux88.IN6
segments_in[10] => Mux88.IN7
segments_in[10] => Mux88.IN8
segments_in[10] => Mux88.IN9
segments_in[10] => Mux88.IN10
segments_in[11] => HEX1.IN0
segments_in[11] => HEX1.IN0
segments_in[11] => Mux89.IN6
segments_in[11] => Mux89.IN7
segments_in[11] => Mux89.IN8
segments_in[11] => Mux89.IN9
segments_in[11] => Mux89.IN10
segments_in[12] => HEX1.IN0
segments_in[12] => HEX1.IN0
segments_in[12] => Mux90.IN6
segments_in[12] => Mux90.IN7
segments_in[12] => Mux90.IN8
segments_in[12] => Mux90.IN9
segments_in[12] => Mux90.IN10
segments_in[13] => HEX1.IN0
segments_in[13] => HEX1.IN0
segments_in[13] => Mux91.IN6
segments_in[13] => Mux91.IN7
segments_in[13] => Mux91.IN8
segments_in[13] => Mux91.IN9
segments_in[13] => Mux91.IN10
segments_in[14] => HEX2.IN0
segments_in[14] => HEX2.IN0
segments_in[14] => Mux78.IN6
segments_in[14] => Mux78.IN7
segments_in[14] => Mux78.IN8
segments_in[14] => Mux78.IN9
segments_in[14] => Mux78.IN10
segments_in[15] => HEX2.IN0
segments_in[15] => HEX2.IN0
segments_in[15] => Mux79.IN6
segments_in[15] => Mux79.IN7
segments_in[15] => Mux79.IN8
segments_in[15] => Mux79.IN9
segments_in[15] => Mux79.IN10
segments_in[16] => HEX2.IN0
segments_in[16] => HEX2.IN0
segments_in[16] => Mux80.IN6
segments_in[16] => Mux80.IN7
segments_in[16] => Mux80.IN8
segments_in[16] => Mux80.IN9
segments_in[16] => Mux80.IN10
segments_in[17] => HEX2.IN0
segments_in[17] => HEX2.IN0
segments_in[17] => Mux81.IN6
segments_in[17] => Mux81.IN7
segments_in[17] => Mux81.IN8
segments_in[17] => Mux81.IN9
segments_in[17] => Mux81.IN10
segments_in[18] => HEX2.IN0
segments_in[18] => HEX2.IN0
segments_in[18] => Mux82.IN6
segments_in[18] => Mux82.IN7
segments_in[18] => Mux82.IN8
segments_in[18] => Mux82.IN9
segments_in[18] => Mux82.IN10
segments_in[19] => HEX2.IN0
segments_in[19] => HEX2.IN0
segments_in[19] => Mux83.IN6
segments_in[19] => Mux83.IN7
segments_in[19] => Mux83.IN8
segments_in[19] => Mux83.IN9
segments_in[19] => Mux83.IN10
segments_in[20] => HEX2.IN0
segments_in[20] => HEX2.IN0
segments_in[20] => Mux84.IN6
segments_in[20] => Mux84.IN7
segments_in[20] => Mux84.IN8
segments_in[20] => Mux84.IN9
segments_in[20] => Mux84.IN10
segments_in[21] => HEX3.IN0
segments_in[21] => HEX3.IN0
segments_in[21] => Mux71.IN6
segments_in[21] => Mux71.IN7
segments_in[21] => Mux71.IN8
segments_in[21] => Mux71.IN9
segments_in[21] => Mux71.IN10
segments_in[22] => HEX3.IN0
segments_in[22] => HEX3.IN0
segments_in[22] => Mux72.IN6
segments_in[22] => Mux72.IN7
segments_in[22] => Mux72.IN8
segments_in[22] => Mux72.IN9
segments_in[22] => Mux72.IN10
segments_in[23] => HEX3.IN0
segments_in[23] => HEX3.IN0
segments_in[23] => Mux73.IN6
segments_in[23] => Mux73.IN7
segments_in[23] => Mux73.IN8
segments_in[23] => Mux73.IN9
segments_in[23] => Mux73.IN10
segments_in[24] => HEX3.IN0
segments_in[24] => HEX3.IN0
segments_in[24] => Mux74.IN6
segments_in[24] => Mux74.IN7
segments_in[24] => Mux74.IN8
segments_in[24] => Mux74.IN9
segments_in[24] => Mux74.IN10
segments_in[25] => HEX3.IN0
segments_in[25] => HEX3.IN0
segments_in[25] => Mux75.IN6
segments_in[25] => Mux75.IN7
segments_in[25] => Mux75.IN8
segments_in[25] => Mux75.IN9
segments_in[25] => Mux75.IN10
segments_in[26] => HEX3.IN0
segments_in[26] => HEX3.IN0
segments_in[26] => Mux76.IN6
segments_in[26] => Mux76.IN7
segments_in[26] => Mux76.IN8
segments_in[26] => Mux76.IN9
segments_in[26] => Mux76.IN10
segments_in[27] => HEX3.IN0
segments_in[27] => HEX3.IN0
segments_in[27] => Mux77.IN6
segments_in[27] => Mux77.IN7
segments_in[27] => Mux77.IN8
segments_in[27] => Mux77.IN9
segments_in[27] => Mux77.IN10
segments_in[28] => HEX4.IN0
segments_in[28] => HEX4.IN0
segments_in[28] => Mux64.IN6
segments_in[28] => Mux64.IN7
segments_in[28] => Mux64.IN8
segments_in[28] => Mux64.IN9
segments_in[28] => Mux64.IN10
segments_in[29] => HEX4.IN0
segments_in[29] => HEX4.IN0
segments_in[29] => Mux65.IN6
segments_in[29] => Mux65.IN7
segments_in[29] => Mux65.IN8
segments_in[29] => Mux65.IN9
segments_in[29] => Mux65.IN10
segments_in[30] => HEX4.IN0
segments_in[30] => HEX4.IN0
segments_in[30] => Mux66.IN6
segments_in[30] => Mux66.IN7
segments_in[30] => Mux66.IN8
segments_in[30] => Mux66.IN9
segments_in[30] => Mux66.IN10
segments_in[31] => HEX4.IN0
segments_in[31] => HEX4.IN0
segments_in[31] => Mux67.IN6
segments_in[31] => Mux67.IN7
segments_in[31] => Mux67.IN8
segments_in[31] => Mux67.IN9
segments_in[31] => Mux67.IN10
segments_in[32] => HEX4.IN0
segments_in[32] => HEX4.IN0
segments_in[32] => Mux68.IN6
segments_in[32] => Mux68.IN7
segments_in[32] => Mux68.IN8
segments_in[32] => Mux68.IN9
segments_in[32] => Mux68.IN10
segments_in[33] => HEX4.IN0
segments_in[33] => HEX4.IN0
segments_in[33] => Mux69.IN6
segments_in[33] => Mux69.IN7
segments_in[33] => Mux69.IN8
segments_in[33] => Mux69.IN9
segments_in[33] => Mux69.IN10
segments_in[34] => HEX4.IN0
segments_in[34] => HEX4.IN0
segments_in[34] => Mux70.IN6
segments_in[34] => Mux70.IN7
segments_in[34] => Mux70.IN8
segments_in[34] => Mux70.IN9
segments_in[34] => Mux70.IN10
segments_in[35] => HEX5.IN0
segments_in[35] => HEX5.IN0
segments_in[35] => Mux57.IN6
segments_in[35] => Mux57.IN7
segments_in[35] => Mux57.IN8
segments_in[35] => Mux57.IN9
segments_in[35] => Mux57.IN10
segments_in[36] => HEX5.IN0
segments_in[36] => HEX5.IN0
segments_in[36] => Mux58.IN6
segments_in[36] => Mux58.IN7
segments_in[36] => Mux58.IN8
segments_in[36] => Mux58.IN9
segments_in[36] => Mux58.IN10
segments_in[37] => HEX5.IN0
segments_in[37] => HEX5.IN0
segments_in[37] => Mux59.IN6
segments_in[37] => Mux59.IN7
segments_in[37] => Mux59.IN8
segments_in[37] => Mux59.IN9
segments_in[37] => Mux59.IN10
segments_in[38] => HEX5.IN0
segments_in[38] => HEX5.IN0
segments_in[38] => Mux60.IN6
segments_in[38] => Mux60.IN7
segments_in[38] => Mux60.IN8
segments_in[38] => Mux60.IN9
segments_in[38] => Mux60.IN10
segments_in[39] => HEX5.IN0
segments_in[39] => HEX5.IN0
segments_in[39] => Mux61.IN6
segments_in[39] => Mux61.IN7
segments_in[39] => Mux61.IN8
segments_in[39] => Mux61.IN9
segments_in[39] => Mux61.IN10
segments_in[40] => HEX5.IN0
segments_in[40] => HEX5.IN0
segments_in[40] => Mux62.IN6
segments_in[40] => Mux62.IN7
segments_in[40] => Mux62.IN8
segments_in[40] => Mux62.IN9
segments_in[40] => Mux62.IN10
segments_in[41] => HEX5.IN0
segments_in[41] => HEX5.IN0
segments_in[41] => Mux63.IN6
segments_in[41] => Mux63.IN7
segments_in[41] => Mux63.IN8
segments_in[41] => Mux63.IN9
segments_in[41] => Mux63.IN10
segments_out[0] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
segments_out[1] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
segments_out[2] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
segments_out[3] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
segments_out[4] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
segments_out[5] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
segments_out[6] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
segments_out[7] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
segments_out[8] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
segments_out[9] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
segments_out[10] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
segments_out[11] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
segments_out[12] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
segments_out[13] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
segments_out[14] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
segments_out[15] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
segments_out[16] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
segments_out[17] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
segments_out[18] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
segments_out[19] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
segments_out[20] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
segments_out[21] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
segments_out[22] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
segments_out[23] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
segments_out[24] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
segments_out[25] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
segments_out[26] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
segments_out[27] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
segments_out[28] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
segments_out[29] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
segments_out[30] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
segments_out[31] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
segments_out[32] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
segments_out[33] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
segments_out[34] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
segments_out[35] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
segments_out[36] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
segments_out[37] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
segments_out[38] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
segments_out[39] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
segments_out[40] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
segments_out[41] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE


|SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18
GRP0_VALUE[0] => ~NO_FANOUT~
GRP0_VALUE[1] => ~NO_FANOUT~
GRP0_VALUE[2] => ~NO_FANOUT~
GRP0_VALUE[3] => ~NO_FANOUT~
GRP0_VALUE[4] => ~NO_FANOUT~
GRP0_VALUE[5] => ~NO_FANOUT~
GRP0_VALUE[6] => ~NO_FANOUT~
GRP0_VALUE[7] => ~NO_FANOUT~
GRP0_VALUE[8] => ~NO_FANOUT~
GRP0_VALUE[9] => ~NO_FANOUT~
GRP0_VALUE[10] => ~NO_FANOUT~
GRP0_VALUE[11] => ~NO_FANOUT~
GRP0_VALUE[12] => ~NO_FANOUT~
GRP1_VALUE[0] => ~NO_FANOUT~
GRP1_VALUE[1] => ~NO_FANOUT~
GRP1_VALUE[2] => ~NO_FANOUT~
GRP1_VALUE[3] => ~NO_FANOUT~
GRP1_VALUE[4] => ~NO_FANOUT~
GRP1_VALUE[5] => ~NO_FANOUT~
GRP1_VALUE[6] => ~NO_FANOUT~
GRP1_VALUE[7] => ~NO_FANOUT~
GRP1_VALUE[8] => ~NO_FANOUT~
GRP1_VALUE[9] => ~NO_FANOUT~
GRP1_VALUE[10] => ~NO_FANOUT~
GRP1_VALUE[11] => ~NO_FANOUT~
GRP1_VALUE[12] => ~NO_FANOUT~
GRP0_ENABLE => ~NO_FANOUT~
GRP1_ENABLE => ~NO_FANOUT~
MODE[0] => ~NO_FANOUT~
MODE[1] => ~NO_FANOUT~
SEGMENTS_42[0] <= <VCC>
SEGMENTS_42[1] <= <VCC>
SEGMENTS_42[2] <= <VCC>
SEGMENTS_42[3] <= <VCC>
SEGMENTS_42[4] <= <VCC>
SEGMENTS_42[5] <= <VCC>
SEGMENTS_42[6] <= <VCC>
SEGMENTS_42[7] <= <VCC>
SEGMENTS_42[8] <= <VCC>
SEGMENTS_42[9] <= <VCC>
SEGMENTS_42[10] <= <VCC>
SEGMENTS_42[11] <= <VCC>
SEGMENTS_42[12] <= <VCC>
SEGMENTS_42[13] <= <VCC>
SEGMENTS_42[14] <= <VCC>
SEGMENTS_42[15] <= <VCC>
SEGMENTS_42[16] <= <VCC>
SEGMENTS_42[17] <= <VCC>
SEGMENTS_42[18] <= <VCC>
SEGMENTS_42[19] <= <VCC>
SEGMENTS_42[20] <= <VCC>
SEGMENTS_42[21] <= <VCC>
SEGMENTS_42[22] <= <VCC>
SEGMENTS_42[23] <= <VCC>
SEGMENTS_42[24] <= <VCC>
SEGMENTS_42[25] <= <VCC>
SEGMENTS_42[26] <= <VCC>
SEGMENTS_42[27] <= <VCC>
SEGMENTS_42[28] <= <VCC>
SEGMENTS_42[29] <= <VCC>
SEGMENTS_42[30] <= <VCC>
SEGMENTS_42[31] <= <VCC>
SEGMENTS_42[32] <= <VCC>
SEGMENTS_42[33] <= <VCC>
SEGMENTS_42[34] <= <VCC>
SEGMENTS_42[35] <= <VCC>
SEGMENTS_42[36] <= <VCC>
SEGMENTS_42[37] <= <VCC>
SEGMENTS_42[38] <= <VCC>
SEGMENTS_42[39] <= <VCC>
SEGMENTS_42[40] <= <VCC>
SEGMENTS_42[41] <= <VCC>


|SCOMP_System|PLL_main:inst1
refclk => PLL_main_0002:pll_main_inst.refclk
rst => PLL_main_0002:pll_main_inst.rst
outclk_0 <= PLL_main_0002:pll_main_inst.outclk_0
locked <= PLL_main_0002:pll_main_inst.locked


|SCOMP_System|PLL_main:inst1|PLL_main_0002:pll_main_inst
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= altera_pll:altera_pll_i.outclk
locked <= altera_pll:altera_pll_i.locked


|SCOMP_System|PLL_main:inst1|PLL_main_0002:pll_main_inst|altera_pll:altera_pll_i
refclk => general[0].gpll.I_REFCLK
refclk1 => ~NO_FANOUT~
fbclk => ~NO_FANOUT~
rst => general[0].gpll.I_RST
phase_en => ~NO_FANOUT~
updn => ~NO_FANOUT~
num_phase_shifts[0] => ~NO_FANOUT~
num_phase_shifts[1] => ~NO_FANOUT~
num_phase_shifts[2] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
cntsel[0] => ~NO_FANOUT~
cntsel[1] => ~NO_FANOUT~
cntsel[2] => ~NO_FANOUT~
cntsel[3] => ~NO_FANOUT~
cntsel[4] => ~NO_FANOUT~
reconfig_to_pll[0] => ~NO_FANOUT~
reconfig_to_pll[1] => ~NO_FANOUT~
reconfig_to_pll[2] => ~NO_FANOUT~
reconfig_to_pll[3] => ~NO_FANOUT~
reconfig_to_pll[4] => ~NO_FANOUT~
reconfig_to_pll[5] => ~NO_FANOUT~
reconfig_to_pll[6] => ~NO_FANOUT~
reconfig_to_pll[7] => ~NO_FANOUT~
reconfig_to_pll[8] => ~NO_FANOUT~
reconfig_to_pll[9] => ~NO_FANOUT~
reconfig_to_pll[10] => ~NO_FANOUT~
reconfig_to_pll[11] => ~NO_FANOUT~
reconfig_to_pll[12] => ~NO_FANOUT~
reconfig_to_pll[13] => ~NO_FANOUT~
reconfig_to_pll[14] => ~NO_FANOUT~
reconfig_to_pll[15] => ~NO_FANOUT~
reconfig_to_pll[16] => ~NO_FANOUT~
reconfig_to_pll[17] => ~NO_FANOUT~
reconfig_to_pll[18] => ~NO_FANOUT~
reconfig_to_pll[19] => ~NO_FANOUT~
reconfig_to_pll[20] => ~NO_FANOUT~
reconfig_to_pll[21] => ~NO_FANOUT~
reconfig_to_pll[22] => ~NO_FANOUT~
reconfig_to_pll[23] => ~NO_FANOUT~
reconfig_to_pll[24] => ~NO_FANOUT~
reconfig_to_pll[25] => ~NO_FANOUT~
reconfig_to_pll[26] => ~NO_FANOUT~
reconfig_to_pll[27] => ~NO_FANOUT~
reconfig_to_pll[28] => ~NO_FANOUT~
reconfig_to_pll[29] => ~NO_FANOUT~
reconfig_to_pll[30] => ~NO_FANOUT~
reconfig_to_pll[31] => ~NO_FANOUT~
reconfig_to_pll[32] => ~NO_FANOUT~
reconfig_to_pll[33] => ~NO_FANOUT~
reconfig_to_pll[34] => ~NO_FANOUT~
reconfig_to_pll[35] => ~NO_FANOUT~
reconfig_to_pll[36] => ~NO_FANOUT~
reconfig_to_pll[37] => ~NO_FANOUT~
reconfig_to_pll[38] => ~NO_FANOUT~
reconfig_to_pll[39] => ~NO_FANOUT~
reconfig_to_pll[40] => ~NO_FANOUT~
reconfig_to_pll[41] => ~NO_FANOUT~
reconfig_to_pll[42] => ~NO_FANOUT~
reconfig_to_pll[43] => ~NO_FANOUT~
reconfig_to_pll[44] => ~NO_FANOUT~
reconfig_to_pll[45] => ~NO_FANOUT~
reconfig_to_pll[46] => ~NO_FANOUT~
reconfig_to_pll[47] => ~NO_FANOUT~
reconfig_to_pll[48] => ~NO_FANOUT~
reconfig_to_pll[49] => ~NO_FANOUT~
reconfig_to_pll[50] => ~NO_FANOUT~
reconfig_to_pll[51] => ~NO_FANOUT~
reconfig_to_pll[52] => ~NO_FANOUT~
reconfig_to_pll[53] => ~NO_FANOUT~
reconfig_to_pll[54] => ~NO_FANOUT~
reconfig_to_pll[55] => ~NO_FANOUT~
reconfig_to_pll[56] => ~NO_FANOUT~
reconfig_to_pll[57] => ~NO_FANOUT~
reconfig_to_pll[58] => ~NO_FANOUT~
reconfig_to_pll[59] => ~NO_FANOUT~
reconfig_to_pll[60] => ~NO_FANOUT~
reconfig_to_pll[61] => ~NO_FANOUT~
reconfig_to_pll[62] => ~NO_FANOUT~
reconfig_to_pll[63] => ~NO_FANOUT~
extswitch => ~NO_FANOUT~
adjpllin => ~NO_FANOUT~
cclk => ~NO_FANOUT~
outclk[0] <= general[0].gpll.O_OUTCLK
fboutclk <= general[0].gpll.O_FBOUTCLK
locked <= general[0].gpll.LOCKED
phase_done <= <GND>
reconfig_from_pll[0] <= <GND>
reconfig_from_pll[1] <= <GND>
reconfig_from_pll[2] <= <GND>
reconfig_from_pll[3] <= <GND>
reconfig_from_pll[4] <= <GND>
reconfig_from_pll[5] <= <GND>
reconfig_from_pll[6] <= <GND>
reconfig_from_pll[7] <= <GND>
reconfig_from_pll[8] <= <GND>
reconfig_from_pll[9] <= <GND>
reconfig_from_pll[10] <= <GND>
reconfig_from_pll[11] <= <GND>
reconfig_from_pll[12] <= <GND>
reconfig_from_pll[13] <= <GND>
reconfig_from_pll[14] <= <GND>
reconfig_from_pll[15] <= <GND>
reconfig_from_pll[16] <= <GND>
reconfig_from_pll[17] <= <GND>
reconfig_from_pll[18] <= <GND>
reconfig_from_pll[19] <= <GND>
reconfig_from_pll[20] <= <GND>
reconfig_from_pll[21] <= <GND>
reconfig_from_pll[22] <= <GND>
reconfig_from_pll[23] <= <GND>
reconfig_from_pll[24] <= <GND>
reconfig_from_pll[25] <= <GND>
reconfig_from_pll[26] <= <GND>
reconfig_from_pll[27] <= <GND>
reconfig_from_pll[28] <= <GND>
reconfig_from_pll[29] <= <GND>
reconfig_from_pll[30] <= <GND>
reconfig_from_pll[31] <= <GND>
reconfig_from_pll[32] <= <GND>
reconfig_from_pll[33] <= <GND>
reconfig_from_pll[34] <= <GND>
reconfig_from_pll[35] <= <GND>
reconfig_from_pll[36] <= <GND>
reconfig_from_pll[37] <= <GND>
reconfig_from_pll[38] <= <GND>
reconfig_from_pll[39] <= <GND>
reconfig_from_pll[40] <= <GND>
reconfig_from_pll[41] <= <GND>
reconfig_from_pll[42] <= <GND>
reconfig_from_pll[43] <= <GND>
reconfig_from_pll[44] <= <GND>
reconfig_from_pll[45] <= <GND>
reconfig_from_pll[46] <= <GND>
reconfig_from_pll[47] <= <GND>
reconfig_from_pll[48] <= <GND>
reconfig_from_pll[49] <= <GND>
reconfig_from_pll[50] <= <GND>
reconfig_from_pll[51] <= <GND>
reconfig_from_pll[52] <= <GND>
reconfig_from_pll[53] <= <GND>
reconfig_from_pll[54] <= <GND>
reconfig_from_pll[55] <= <GND>
reconfig_from_pll[56] <= <GND>
reconfig_from_pll[57] <= <GND>
reconfig_from_pll[58] <= <GND>
reconfig_from_pll[59] <= <GND>
reconfig_from_pll[60] <= <GND>
reconfig_from_pll[61] <= <GND>
reconfig_from_pll[62] <= <GND>
reconfig_from_pll[63] <= <GND>
activeclk <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
phout[0] <= <GND>
phout[1] <= <GND>
phout[2] <= <GND>
phout[3] <= <GND>
phout[4] <= <GND>
phout[5] <= <GND>
phout[6] <= <GND>
phout[7] <= <GND>
lvds_clk[0] <= <GND>
lvds_clk[1] <= <GND>
loaden[0] <= <GND>
loaden[1] <= <GND>
extclk_out[0] <= <GND>
extclk_out[1] <= <GND>
cascade_out[0] <= <GND>
zdbfbclk <> <GND>


|SCOMP_System|SCOMP:inst
clock => altsyncram:altsyncram_component.clock0
clock => IO_WRITE~reg0.CLK
clock => IO_READ~reg0.CLK
clock => PC_stack[10][0].CLK
clock => PC_stack[10][1].CLK
clock => PC_stack[10][2].CLK
clock => PC_stack[10][3].CLK
clock => PC_stack[10][4].CLK
clock => PC_stack[10][5].CLK
clock => PC_stack[10][6].CLK
clock => PC_stack[10][7].CLK
clock => PC_stack[10][8].CLK
clock => PC_stack[10][9].CLK
clock => PC_stack[10][10].CLK
clock => PC_stack[9][0].CLK
clock => PC_stack[9][1].CLK
clock => PC_stack[9][2].CLK
clock => PC_stack[9][3].CLK
clock => PC_stack[9][4].CLK
clock => PC_stack[9][5].CLK
clock => PC_stack[9][6].CLK
clock => PC_stack[9][7].CLK
clock => PC_stack[9][8].CLK
clock => PC_stack[9][9].CLK
clock => PC_stack[9][10].CLK
clock => PC_stack[8][0].CLK
clock => PC_stack[8][1].CLK
clock => PC_stack[8][2].CLK
clock => PC_stack[8][3].CLK
clock => PC_stack[8][4].CLK
clock => PC_stack[8][5].CLK
clock => PC_stack[8][6].CLK
clock => PC_stack[8][7].CLK
clock => PC_stack[8][8].CLK
clock => PC_stack[8][9].CLK
clock => PC_stack[8][10].CLK
clock => PC_stack[7][0].CLK
clock => PC_stack[7][1].CLK
clock => PC_stack[7][2].CLK
clock => PC_stack[7][3].CLK
clock => PC_stack[7][4].CLK
clock => PC_stack[7][5].CLK
clock => PC_stack[7][6].CLK
clock => PC_stack[7][7].CLK
clock => PC_stack[7][8].CLK
clock => PC_stack[7][9].CLK
clock => PC_stack[7][10].CLK
clock => PC_stack[6][0].CLK
clock => PC_stack[6][1].CLK
clock => PC_stack[6][2].CLK
clock => PC_stack[6][3].CLK
clock => PC_stack[6][4].CLK
clock => PC_stack[6][5].CLK
clock => PC_stack[6][6].CLK
clock => PC_stack[6][7].CLK
clock => PC_stack[6][8].CLK
clock => PC_stack[6][9].CLK
clock => PC_stack[6][10].CLK
clock => PC_stack[5][0].CLK
clock => PC_stack[5][1].CLK
clock => PC_stack[5][2].CLK
clock => PC_stack[5][3].CLK
clock => PC_stack[5][4].CLK
clock => PC_stack[5][5].CLK
clock => PC_stack[5][6].CLK
clock => PC_stack[5][7].CLK
clock => PC_stack[5][8].CLK
clock => PC_stack[5][9].CLK
clock => PC_stack[5][10].CLK
clock => PC_stack[4][0].CLK
clock => PC_stack[4][1].CLK
clock => PC_stack[4][2].CLK
clock => PC_stack[4][3].CLK
clock => PC_stack[4][4].CLK
clock => PC_stack[4][5].CLK
clock => PC_stack[4][6].CLK
clock => PC_stack[4][7].CLK
clock => PC_stack[4][8].CLK
clock => PC_stack[4][9].CLK
clock => PC_stack[4][10].CLK
clock => PC_stack[3][0].CLK
clock => PC_stack[3][1].CLK
clock => PC_stack[3][2].CLK
clock => PC_stack[3][3].CLK
clock => PC_stack[3][4].CLK
clock => PC_stack[3][5].CLK
clock => PC_stack[3][6].CLK
clock => PC_stack[3][7].CLK
clock => PC_stack[3][8].CLK
clock => PC_stack[3][9].CLK
clock => PC_stack[3][10].CLK
clock => PC_stack[2][0].CLK
clock => PC_stack[2][1].CLK
clock => PC_stack[2][2].CLK
clock => PC_stack[2][3].CLK
clock => PC_stack[2][4].CLK
clock => PC_stack[2][5].CLK
clock => PC_stack[2][6].CLK
clock => PC_stack[2][7].CLK
clock => PC_stack[2][8].CLK
clock => PC_stack[2][9].CLK
clock => PC_stack[2][10].CLK
clock => PC_stack[1][0].CLK
clock => PC_stack[1][1].CLK
clock => PC_stack[1][2].CLK
clock => PC_stack[1][3].CLK
clock => PC_stack[1][4].CLK
clock => PC_stack[1][5].CLK
clock => PC_stack[1][6].CLK
clock => PC_stack[1][7].CLK
clock => PC_stack[1][8].CLK
clock => PC_stack[1][9].CLK
clock => PC_stack[1][10].CLK
clock => PC_stack[0][0].CLK
clock => PC_stack[0][1].CLK
clock => PC_stack[0][2].CLK
clock => PC_stack[0][3].CLK
clock => PC_stack[0][4].CLK
clock => PC_stack[0][5].CLK
clock => PC_stack[0][6].CLK
clock => PC_stack[0][7].CLK
clock => PC_stack[0][8].CLK
clock => PC_stack[0][9].CLK
clock => PC_stack[0][10].CLK
clock => IR[0].CLK
clock => IR[1].CLK
clock => IR[2].CLK
clock => IR[3].CLK
clock => IR[4].CLK
clock => IR[5].CLK
clock => IR[6].CLK
clock => IR[7].CLK
clock => IR[8].CLK
clock => IR[9].CLK
clock => IR[10].CLK
clock => IR[11].CLK
clock => IR[12].CLK
clock => IR[13].CLK
clock => IR[14].CLK
clock => IR[15].CLK
clock => io_drive_en.CLK
clock => AC[0].CLK
clock => AC[1].CLK
clock => AC[2].CLK
clock => AC[3].CLK
clock => AC[4].CLK
clock => AC[5].CLK
clock => AC[6].CLK
clock => AC[7].CLK
clock => AC[8].CLK
clock => AC[9].CLK
clock => AC[10].CLK
clock => AC[11].CLK
clock => AC[12].CLK
clock => AC[13].CLK
clock => AC[14].CLK
clock => AC[15].CLK
clock => PC[0].CLK
clock => PC[1].CLK
clock => PC[2].CLK
clock => PC[3].CLK
clock => PC[4].CLK
clock => PC[5].CLK
clock => PC[6].CLK
clock => PC[7].CLK
clock => PC[8].CLK
clock => PC[9].CLK
clock => PC[10].CLK
clock => MW.CLK
clock => state~1.DATAIN
resetn => state~3.DATAIN
resetn => IO_WRITE~reg0.ENA
resetn => MW.ENA
resetn => PC[10].ENA
resetn => PC[9].ENA
resetn => PC[8].ENA
resetn => PC[7].ENA
resetn => PC[6].ENA
resetn => PC[5].ENA
resetn => PC[4].ENA
resetn => PC[3].ENA
resetn => PC[2].ENA
resetn => PC[1].ENA
resetn => PC[0].ENA
resetn => AC[15].ENA
resetn => AC[14].ENA
resetn => AC[13].ENA
resetn => AC[12].ENA
resetn => AC[11].ENA
resetn => AC[10].ENA
resetn => AC[9].ENA
resetn => AC[8].ENA
resetn => AC[7].ENA
resetn => AC[6].ENA
resetn => AC[5].ENA
resetn => AC[4].ENA
resetn => AC[3].ENA
resetn => AC[2].ENA
resetn => AC[1].ENA
resetn => AC[0].ENA
resetn => io_drive_en.ENA
resetn => IR[15].ENA
resetn => IR[14].ENA
resetn => IR[13].ENA
resetn => IR[12].ENA
resetn => IR[11].ENA
resetn => IR[10].ENA
resetn => IR[9].ENA
resetn => IR[8].ENA
resetn => IR[7].ENA
resetn => IR[6].ENA
resetn => IR[5].ENA
resetn => IR[4].ENA
resetn => IR[3].ENA
resetn => IR[2].ENA
resetn => IR[1].ENA
resetn => IR[0].ENA
resetn => PC_stack[0][10].ENA
resetn => PC_stack[0][9].ENA
resetn => PC_stack[0][8].ENA
resetn => PC_stack[0][7].ENA
resetn => PC_stack[0][6].ENA
resetn => PC_stack[0][5].ENA
resetn => PC_stack[0][4].ENA
resetn => PC_stack[0][3].ENA
resetn => PC_stack[0][2].ENA
resetn => PC_stack[0][1].ENA
resetn => PC_stack[0][0].ENA
resetn => PC_stack[1][10].ENA
resetn => PC_stack[1][9].ENA
resetn => PC_stack[1][8].ENA
resetn => PC_stack[1][7].ENA
resetn => PC_stack[1][6].ENA
resetn => PC_stack[1][5].ENA
resetn => PC_stack[1][4].ENA
resetn => PC_stack[1][3].ENA
resetn => PC_stack[1][2].ENA
resetn => PC_stack[1][1].ENA
resetn => PC_stack[1][0].ENA
resetn => PC_stack[2][10].ENA
resetn => PC_stack[2][9].ENA
resetn => PC_stack[2][8].ENA
resetn => PC_stack[2][7].ENA
resetn => PC_stack[2][6].ENA
resetn => PC_stack[2][5].ENA
resetn => PC_stack[2][4].ENA
resetn => PC_stack[2][3].ENA
resetn => PC_stack[2][2].ENA
resetn => PC_stack[2][1].ENA
resetn => PC_stack[2][0].ENA
resetn => PC_stack[3][10].ENA
resetn => PC_stack[3][9].ENA
resetn => PC_stack[3][8].ENA
resetn => PC_stack[3][7].ENA
resetn => PC_stack[3][6].ENA
resetn => PC_stack[3][5].ENA
resetn => PC_stack[3][4].ENA
resetn => PC_stack[3][3].ENA
resetn => PC_stack[3][2].ENA
resetn => PC_stack[3][1].ENA
resetn => PC_stack[3][0].ENA
resetn => PC_stack[4][10].ENA
resetn => PC_stack[4][9].ENA
resetn => PC_stack[4][8].ENA
resetn => PC_stack[4][7].ENA
resetn => PC_stack[4][6].ENA
resetn => PC_stack[4][5].ENA
resetn => PC_stack[4][4].ENA
resetn => PC_stack[4][3].ENA
resetn => PC_stack[4][2].ENA
resetn => PC_stack[4][1].ENA
resetn => PC_stack[4][0].ENA
resetn => PC_stack[5][10].ENA
resetn => PC_stack[5][9].ENA
resetn => PC_stack[5][8].ENA
resetn => PC_stack[5][7].ENA
resetn => PC_stack[5][6].ENA
resetn => PC_stack[5][5].ENA
resetn => PC_stack[5][4].ENA
resetn => PC_stack[5][3].ENA
resetn => PC_stack[5][2].ENA
resetn => PC_stack[5][1].ENA
resetn => PC_stack[5][0].ENA
resetn => PC_stack[6][10].ENA
resetn => PC_stack[6][9].ENA
resetn => PC_stack[6][8].ENA
resetn => PC_stack[6][7].ENA
resetn => PC_stack[6][6].ENA
resetn => PC_stack[6][5].ENA
resetn => PC_stack[6][4].ENA
resetn => PC_stack[6][3].ENA
resetn => PC_stack[6][2].ENA
resetn => PC_stack[6][1].ENA
resetn => PC_stack[6][0].ENA
resetn => PC_stack[7][10].ENA
resetn => PC_stack[7][9].ENA
resetn => PC_stack[7][8].ENA
resetn => PC_stack[7][7].ENA
resetn => PC_stack[7][6].ENA
resetn => PC_stack[7][5].ENA
resetn => PC_stack[7][4].ENA
resetn => PC_stack[7][3].ENA
resetn => PC_stack[7][2].ENA
resetn => PC_stack[7][1].ENA
resetn => PC_stack[7][0].ENA
resetn => PC_stack[8][10].ENA
resetn => PC_stack[8][9].ENA
resetn => PC_stack[8][8].ENA
resetn => PC_stack[8][7].ENA
resetn => PC_stack[8][6].ENA
resetn => PC_stack[8][5].ENA
resetn => PC_stack[8][4].ENA
resetn => PC_stack[8][3].ENA
resetn => PC_stack[8][2].ENA
resetn => PC_stack[8][1].ENA
resetn => PC_stack[8][0].ENA
resetn => PC_stack[9][10].ENA
resetn => PC_stack[9][9].ENA
resetn => PC_stack[9][8].ENA
resetn => PC_stack[9][7].ENA
resetn => PC_stack[9][6].ENA
resetn => PC_stack[9][5].ENA
resetn => PC_stack[9][4].ENA
resetn => PC_stack[9][3].ENA
resetn => PC_stack[9][2].ENA
resetn => PC_stack[9][1].ENA
resetn => PC_stack[9][0].ENA
resetn => PC_stack[10][10].ENA
resetn => PC_stack[10][9].ENA
resetn => PC_stack[10][8].ENA
resetn => PC_stack[10][7].ENA
resetn => PC_stack[10][6].ENA
resetn => PC_stack[10][5].ENA
resetn => PC_stack[10][4].ENA
resetn => PC_stack[10][3].ENA
resetn => PC_stack[10][2].ENA
resetn => PC_stack[10][1].ENA
resetn => PC_stack[10][0].ENA
resetn => IO_READ~reg0.ENA
IO_READ <= IO_READ~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_WRITE <= IO_WRITE~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_ADDR[0] <= IR[0].DB_MAX_OUTPUT_PORT_TYPE
IO_ADDR[1] <= IR[1].DB_MAX_OUTPUT_PORT_TYPE
IO_ADDR[2] <= IR[2].DB_MAX_OUTPUT_PORT_TYPE
IO_ADDR[3] <= IR[3].DB_MAX_OUTPUT_PORT_TYPE
IO_ADDR[4] <= IR[4].DB_MAX_OUTPUT_PORT_TYPE
IO_ADDR[5] <= IR[5].DB_MAX_OUTPUT_PORT_TYPE
IO_ADDR[6] <= IR[6].DB_MAX_OUTPUT_PORT_TYPE
IO_ADDR[7] <= IR[7].DB_MAX_OUTPUT_PORT_TYPE
IO_ADDR[8] <= IR[8].DB_MAX_OUTPUT_PORT_TYPE
IO_ADDR[9] <= IR[9].DB_MAX_OUTPUT_PORT_TYPE
IO_ADDR[10] <= IR[10].DB_MAX_OUTPUT_PORT_TYPE
IO_DATA[0] <> LPM_BUSTRI:io_bus.TRIDATA[0]
IO_DATA[1] <> LPM_BUSTRI:io_bus.TRIDATA[1]
IO_DATA[2] <> LPM_BUSTRI:io_bus.TRIDATA[2]
IO_DATA[3] <> LPM_BUSTRI:io_bus.TRIDATA[3]
IO_DATA[4] <> LPM_BUSTRI:io_bus.TRIDATA[4]
IO_DATA[5] <> LPM_BUSTRI:io_bus.TRIDATA[5]
IO_DATA[6] <> LPM_BUSTRI:io_bus.TRIDATA[6]
IO_DATA[7] <> LPM_BUSTRI:io_bus.TRIDATA[7]
IO_DATA[8] <> LPM_BUSTRI:io_bus.TRIDATA[8]
IO_DATA[9] <> LPM_BUSTRI:io_bus.TRIDATA[9]
IO_DATA[10] <> LPM_BUSTRI:io_bus.TRIDATA[10]
IO_DATA[11] <> LPM_BUSTRI:io_bus.TRIDATA[11]
IO_DATA[12] <> LPM_BUSTRI:io_bus.TRIDATA[12]
IO_DATA[13] <> LPM_BUSTRI:io_bus.TRIDATA[13]
IO_DATA[14] <> LPM_BUSTRI:io_bus.TRIDATA[14]
IO_DATA[15] <> LPM_BUSTRI:io_bus.TRIDATA[15]
dbg_FETCH <= dbg_FETCH.DB_MAX_OUTPUT_PORT_TYPE
dbg_AC[0] <= AC[0].DB_MAX_OUTPUT_PORT_TYPE
dbg_AC[1] <= AC[1].DB_MAX_OUTPUT_PORT_TYPE
dbg_AC[2] <= AC[2].DB_MAX_OUTPUT_PORT_TYPE
dbg_AC[3] <= AC[3].DB_MAX_OUTPUT_PORT_TYPE
dbg_AC[4] <= AC[4].DB_MAX_OUTPUT_PORT_TYPE
dbg_AC[5] <= AC[5].DB_MAX_OUTPUT_PORT_TYPE
dbg_AC[6] <= AC[6].DB_MAX_OUTPUT_PORT_TYPE
dbg_AC[7] <= AC[7].DB_MAX_OUTPUT_PORT_TYPE
dbg_AC[8] <= AC[8].DB_MAX_OUTPUT_PORT_TYPE
dbg_AC[9] <= AC[9].DB_MAX_OUTPUT_PORT_TYPE
dbg_AC[10] <= AC[10].DB_MAX_OUTPUT_PORT_TYPE
dbg_AC[11] <= AC[11].DB_MAX_OUTPUT_PORT_TYPE
dbg_AC[12] <= AC[12].DB_MAX_OUTPUT_PORT_TYPE
dbg_AC[13] <= AC[13].DB_MAX_OUTPUT_PORT_TYPE
dbg_AC[14] <= AC[14].DB_MAX_OUTPUT_PORT_TYPE
dbg_AC[15] <= AC[15].DB_MAX_OUTPUT_PORT_TYPE
dbg_PC[0] <= PC[0].DB_MAX_OUTPUT_PORT_TYPE
dbg_PC[1] <= PC[1].DB_MAX_OUTPUT_PORT_TYPE
dbg_PC[2] <= PC[2].DB_MAX_OUTPUT_PORT_TYPE
dbg_PC[3] <= PC[3].DB_MAX_OUTPUT_PORT_TYPE
dbg_PC[4] <= PC[4].DB_MAX_OUTPUT_PORT_TYPE
dbg_PC[5] <= PC[5].DB_MAX_OUTPUT_PORT_TYPE
dbg_PC[6] <= PC[6].DB_MAX_OUTPUT_PORT_TYPE
dbg_PC[7] <= PC[7].DB_MAX_OUTPUT_PORT_TYPE
dbg_PC[8] <= PC[8].DB_MAX_OUTPUT_PORT_TYPE
dbg_PC[9] <= PC[9].DB_MAX_OUTPUT_PORT_TYPE
dbg_PC[10] <= PC[10].DB_MAX_OUTPUT_PORT_TYPE
dbg_NMA[0] <= next_mem_addr[0].DB_MAX_OUTPUT_PORT_TYPE
dbg_NMA[1] <= next_mem_addr[1].DB_MAX_OUTPUT_PORT_TYPE
dbg_NMA[2] <= next_mem_addr[2].DB_MAX_OUTPUT_PORT_TYPE
dbg_NMA[3] <= next_mem_addr[3].DB_MAX_OUTPUT_PORT_TYPE
dbg_NMA[4] <= next_mem_addr[4].DB_MAX_OUTPUT_PORT_TYPE
dbg_NMA[5] <= next_mem_addr[5].DB_MAX_OUTPUT_PORT_TYPE
dbg_NMA[6] <= next_mem_addr[6].DB_MAX_OUTPUT_PORT_TYPE
dbg_NMA[7] <= next_mem_addr[7].DB_MAX_OUTPUT_PORT_TYPE
dbg_NMA[8] <= next_mem_addr[8].DB_MAX_OUTPUT_PORT_TYPE
dbg_NMA[9] <= next_mem_addr[9].DB_MAX_OUTPUT_PORT_TYPE
dbg_NMA[10] <= next_mem_addr[10].DB_MAX_OUTPUT_PORT_TYPE
dbg_MD[0] <= altsyncram:altsyncram_component.q_a[0]
dbg_MD[1] <= altsyncram:altsyncram_component.q_a[1]
dbg_MD[2] <= altsyncram:altsyncram_component.q_a[2]
dbg_MD[3] <= altsyncram:altsyncram_component.q_a[3]
dbg_MD[4] <= altsyncram:altsyncram_component.q_a[4]
dbg_MD[5] <= altsyncram:altsyncram_component.q_a[5]
dbg_MD[6] <= altsyncram:altsyncram_component.q_a[6]
dbg_MD[7] <= altsyncram:altsyncram_component.q_a[7]
dbg_MD[8] <= altsyncram:altsyncram_component.q_a[8]
dbg_MD[9] <= altsyncram:altsyncram_component.q_a[9]
dbg_MD[10] <= altsyncram:altsyncram_component.q_a[10]
dbg_MD[11] <= altsyncram:altsyncram_component.q_a[11]
dbg_MD[12] <= altsyncram:altsyncram_component.q_a[12]
dbg_MD[13] <= altsyncram:altsyncram_component.q_a[13]
dbg_MD[14] <= altsyncram:altsyncram_component.q_a[14]
dbg_MD[15] <= altsyncram:altsyncram_component.q_a[15]
dbg_IR[0] <= IR[0].DB_MAX_OUTPUT_PORT_TYPE
dbg_IR[1] <= IR[1].DB_MAX_OUTPUT_PORT_TYPE
dbg_IR[2] <= IR[2].DB_MAX_OUTPUT_PORT_TYPE
dbg_IR[3] <= IR[3].DB_MAX_OUTPUT_PORT_TYPE
dbg_IR[4] <= IR[4].DB_MAX_OUTPUT_PORT_TYPE
dbg_IR[5] <= IR[5].DB_MAX_OUTPUT_PORT_TYPE
dbg_IR[6] <= IR[6].DB_MAX_OUTPUT_PORT_TYPE
dbg_IR[7] <= IR[7].DB_MAX_OUTPUT_PORT_TYPE
dbg_IR[8] <= IR[8].DB_MAX_OUTPUT_PORT_TYPE
dbg_IR[9] <= IR[9].DB_MAX_OUTPUT_PORT_TYPE
dbg_IR[10] <= IR[10].DB_MAX_OUTPUT_PORT_TYPE
dbg_IR[11] <= IR[11].DB_MAX_OUTPUT_PORT_TYPE
dbg_IR[12] <= IR[12].DB_MAX_OUTPUT_PORT_TYPE
dbg_IR[13] <= IR[13].DB_MAX_OUTPUT_PORT_TYPE
dbg_IR[14] <= IR[14].DB_MAX_OUTPUT_PORT_TYPE
dbg_IR[15] <= IR[15].DB_MAX_OUTPUT_PORT_TYPE


|SCOMP_System|SCOMP:inst|altsyncram:altsyncram_component
wren_a => altsyncram_pf24:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_pf24:auto_generated.data_a[0]
data_a[1] => altsyncram_pf24:auto_generated.data_a[1]
data_a[2] => altsyncram_pf24:auto_generated.data_a[2]
data_a[3] => altsyncram_pf24:auto_generated.data_a[3]
data_a[4] => altsyncram_pf24:auto_generated.data_a[4]
data_a[5] => altsyncram_pf24:auto_generated.data_a[5]
data_a[6] => altsyncram_pf24:auto_generated.data_a[6]
data_a[7] => altsyncram_pf24:auto_generated.data_a[7]
data_a[8] => altsyncram_pf24:auto_generated.data_a[8]
data_a[9] => altsyncram_pf24:auto_generated.data_a[9]
data_a[10] => altsyncram_pf24:auto_generated.data_a[10]
data_a[11] => altsyncram_pf24:auto_generated.data_a[11]
data_a[12] => altsyncram_pf24:auto_generated.data_a[12]
data_a[13] => altsyncram_pf24:auto_generated.data_a[13]
data_a[14] => altsyncram_pf24:auto_generated.data_a[14]
data_a[15] => altsyncram_pf24:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_pf24:auto_generated.address_a[0]
address_a[1] => altsyncram_pf24:auto_generated.address_a[1]
address_a[2] => altsyncram_pf24:auto_generated.address_a[2]
address_a[3] => altsyncram_pf24:auto_generated.address_a[3]
address_a[4] => altsyncram_pf24:auto_generated.address_a[4]
address_a[5] => altsyncram_pf24:auto_generated.address_a[5]
address_a[6] => altsyncram_pf24:auto_generated.address_a[6]
address_a[7] => altsyncram_pf24:auto_generated.address_a[7]
address_a[8] => altsyncram_pf24:auto_generated.address_a[8]
address_a[9] => altsyncram_pf24:auto_generated.address_a[9]
address_a[10] => altsyncram_pf24:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_pf24:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_pf24:auto_generated.q_a[0]
q_a[1] <= altsyncram_pf24:auto_generated.q_a[1]
q_a[2] <= altsyncram_pf24:auto_generated.q_a[2]
q_a[3] <= altsyncram_pf24:auto_generated.q_a[3]
q_a[4] <= altsyncram_pf24:auto_generated.q_a[4]
q_a[5] <= altsyncram_pf24:auto_generated.q_a[5]
q_a[6] <= altsyncram_pf24:auto_generated.q_a[6]
q_a[7] <= altsyncram_pf24:auto_generated.q_a[7]
q_a[8] <= altsyncram_pf24:auto_generated.q_a[8]
q_a[9] <= altsyncram_pf24:auto_generated.q_a[9]
q_a[10] <= altsyncram_pf24:auto_generated.q_a[10]
q_a[11] <= altsyncram_pf24:auto_generated.q_a[11]
q_a[12] <= altsyncram_pf24:auto_generated.q_a[12]
q_a[13] <= altsyncram_pf24:auto_generated.q_a[13]
q_a[14] <= altsyncram_pf24:auto_generated.q_a[14]
q_a[15] <= altsyncram_pf24:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|SCOMP_System|SCOMP:inst|altsyncram:altsyncram_component|altsyncram_pf24:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|SCOMP_System|SCOMP:inst|LPM_CLSHIFT:shifter
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
clock => ~NO_FANOUT~
data[0] => inz[0].IN0
data[0] => _.IN1
data[0] => sbit[1][0].IN1
data[1] => inz[1].IN0
data[1] => _.IN1
data[1] => _.IN1
data[1] => sbit[1][1].IN1
data[2] => inz[2].IN0
data[2] => _.IN1
data[2] => _.IN1
data[2] => sbit[1][2].IN1
data[3] => inz[3].IN0
data[3] => _.IN1
data[3] => _.IN1
data[3] => sbit[1][3].IN1
data[4] => inz[4].IN0
data[4] => _.IN1
data[4] => _.IN1
data[4] => sbit[1][4].IN1
data[5] => inz[5].IN0
data[5] => _.IN1
data[5] => _.IN1
data[5] => sbit[1][5].IN1
data[6] => inz[6].IN0
data[6] => _.IN1
data[6] => _.IN1
data[6] => sbit[1][6].IN1
data[7] => inz[7].IN0
data[7] => _.IN1
data[7] => _.IN1
data[7] => sbit[1][7].IN1
data[8] => inz[8].IN0
data[8] => _.IN1
data[8] => _.IN1
data[8] => sbit[1][8].IN1
data[9] => inz[9].IN0
data[9] => _.IN1
data[9] => _.IN1
data[9] => sbit[1][9].IN1
data[10] => inz[10].IN0
data[10] => _.IN1
data[10] => _.IN1
data[10] => sbit[1][10].IN1
data[11] => inz[11].IN0
data[11] => _.IN1
data[11] => _.IN1
data[11] => sbit[1][11].IN1
data[12] => inz[12].IN0
data[12] => _.IN1
data[12] => _.IN1
data[12] => sbit[1][12].IN1
data[13] => inz[13].IN0
data[13] => _.IN1
data[13] => _.IN1
data[13] => sbit[1][13].IN1
data[14] => inz[14].IN0
data[14] => _.IN1
data[14] => _.IN1
data[14] => sbit[1][14].IN1
data[15] => _.IN1
data[15] => _.IN1
data[15] => _.IN1
data[15] => _.IN1
data[15] => _.IN1
data[15] => _.IN1
data[15] => _.IN1
data[15] => _.IN1
data[15] => _.IN1
data[15] => _.IN1
data[15] => _.IN1
data[15] => _.IN1
data[15] => _.IN1
data[15] => _.IN1
data[15] => _.IN1
data[15] => _.IN1
data[15] => inz[14].IN1
data[15] => inz[13].IN1
data[15] => inz[12].IN1
data[15] => inz[11].IN1
data[15] => inz[10].IN1
data[15] => inz[9].IN1
data[15] => inz[8].IN1
data[15] => inz[7].IN1
data[15] => inz[6].IN1
data[15] => inz[5].IN1
data[15] => inz[4].IN1
data[15] => inz[3].IN1
data[15] => inz[2].IN1
data[15] => inz[1].IN1
data[15] => inz[0].IN1
data[15] => uf[15].IN1
data[15] => uf[14].IN1
data[15] => uf[13].IN1
data[15] => uf[12].IN1
data[15] => uf[11].IN1
data[15] => uf[10].IN1
data[15] => uf[9].IN1
data[15] => uf[8].IN1
data[15] => uf[7].IN1
data[15] => uf[6].IN1
data[15] => uf[5].IN1
data[15] => uf[4].IN1
data[15] => uf[3].IN1
data[15] => uf[2].IN1
data[15] => uf[1].IN1
data[15] => uf[0].IN1
data[15] => _.IN1
data[15] => sbit[1][15].IN1
data[15] => _.IN0
data[15] => _.IN1
data[15] => _.IN1
data[15] => _.IN1
data[15] => _.IN1
data[15] => _.IN1
data[15] => _.IN1
data[15] => _.IN1
data[15] => _.IN1
data[15] => _.IN1
data[15] => _.IN1
data[15] => _.IN1
data[15] => _.IN1
data[15] => _.IN1
data[15] => _.IN1
data[15] => _.IN1
distance[0] => _.IN0
distance[0] => _.IN0
distance[0] => _.IN0
distance[0] => ov[1].IN0
distance[1] => _.IN0
distance[1] => _.IN0
distance[1] => _.IN0
distance[1] => ov[2].IN0
distance[1] => ov[3].IN0
distance[2] => _.IN0
distance[2] => _.IN0
distance[2] => _.IN0
distance[2] => ov[4].IN0
distance[2] => ov[5].IN0
distance[2] => ov[6].IN0
distance[2] => ov[7].IN0
distance[3] => _.IN0
distance[3] => _.IN0
distance[3] => _.IN0
distance[3] => ov[8].IN0
distance[3] => ov[9].IN0
distance[3] => ov[10].IN0
distance[3] => ov[11].IN0
distance[3] => ov[12].IN0
distance[3] => ov[13].IN0
distance[3] => ov[14].IN0
distance[3] => ov[15].IN0
direction => _.IN0
direction => _.IN1
direction => _.IN0
direction => _.IN1
direction => _.IN0
direction => _.IN1
direction => _.IN0
direction => _.IN1
direction => _.IN0
direction => _.IN0
result[0] <= sbit[4][0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sbit[4][1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sbit[4][2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sbit[4][3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sbit[4][4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sbit[4][5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sbit[4][6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sbit[4][7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sbit[4][8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sbit[4][9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sbit[4][10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sbit[4][11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sbit[4][12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sbit[4][13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sbit[4][14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sbit[4][15].DB_MAX_OUTPUT_PORT_TYPE
underflow <= underflow.DB_MAX_OUTPUT_PORT_TYPE
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE


|SCOMP_System|SCOMP:inst|LPM_BUSTRI:io_bus
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15].DB_MAX_OUTPUT_PORT_TYPE


|SCOMP_System|TIMER:inst4
CLOCK => COUNT[0].CLK
CLOCK => COUNT[1].CLK
CLOCK => COUNT[2].CLK
CLOCK => COUNT[3].CLK
CLOCK => COUNT[4].CLK
CLOCK => COUNT[5].CLK
CLOCK => COUNT[6].CLK
CLOCK => COUNT[7].CLK
CLOCK => COUNT[8].CLK
CLOCK => COUNT[9].CLK
CLOCK => COUNT[10].CLK
CLOCK => COUNT[11].CLK
CLOCK => COUNT[12].CLK
CLOCK => COUNT[13].CLK
CLOCK => COUNT[14].CLK
CLOCK => COUNT[15].CLK
RESETN => process_0.IN1
IO_ADDR[0] => Equal0.IN21
IO_ADDR[0] => Equal1.IN21
IO_ADDR[1] => Equal0.IN20
IO_ADDR[1] => Equal1.IN20
IO_ADDR[2] => Equal0.IN19
IO_ADDR[2] => Equal1.IN19
IO_ADDR[3] => Equal0.IN18
IO_ADDR[3] => Equal1.IN18
IO_ADDR[4] => Equal0.IN17
IO_ADDR[4] => Equal1.IN17
IO_ADDR[5] => Equal0.IN16
IO_ADDR[5] => Equal1.IN16
IO_ADDR[6] => Equal0.IN15
IO_ADDR[6] => Equal1.IN15
IO_ADDR[7] => Equal0.IN14
IO_ADDR[7] => Equal1.IN14
IO_ADDR[8] => Equal0.IN13
IO_ADDR[8] => Equal1.IN13
IO_ADDR[9] => Equal0.IN12
IO_ADDR[9] => Equal1.IN12
IO_ADDR[10] => Equal0.IN11
IO_ADDR[10] => Equal1.IN11
IO_READ => IO_EN.IN1
IO_WRITE => process_0.IN1
IO_DATA[0] <> LPM_BUSTRI:IO_BUS.TRIDATA[0]
IO_DATA[1] <> LPM_BUSTRI:IO_BUS.TRIDATA[1]
IO_DATA[2] <> LPM_BUSTRI:IO_BUS.TRIDATA[2]
IO_DATA[3] <> LPM_BUSTRI:IO_BUS.TRIDATA[3]
IO_DATA[4] <> LPM_BUSTRI:IO_BUS.TRIDATA[4]
IO_DATA[5] <> LPM_BUSTRI:IO_BUS.TRIDATA[5]
IO_DATA[6] <> LPM_BUSTRI:IO_BUS.TRIDATA[6]
IO_DATA[7] <> LPM_BUSTRI:IO_BUS.TRIDATA[7]
IO_DATA[8] <> LPM_BUSTRI:IO_BUS.TRIDATA[8]
IO_DATA[9] <> LPM_BUSTRI:IO_BUS.TRIDATA[9]
IO_DATA[10] <> LPM_BUSTRI:IO_BUS.TRIDATA[10]
IO_DATA[11] <> LPM_BUSTRI:IO_BUS.TRIDATA[11]
IO_DATA[12] <> LPM_BUSTRI:IO_BUS.TRIDATA[12]
IO_DATA[13] <> LPM_BUSTRI:IO_BUS.TRIDATA[13]
IO_DATA[14] <> LPM_BUSTRI:IO_BUS.TRIDATA[14]
IO_DATA[15] <> LPM_BUSTRI:IO_BUS.TRIDATA[15]


|SCOMP_System|TIMER:inst4|LPM_BUSTRI:IO_BUS
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15].DB_MAX_OUTPUT_PORT_TYPE


|SCOMP_System|clk_div:inst5
clock_10MHz => clock_4Hz_int.CLK
clock_10MHz => count_4Hz[0].CLK
clock_10MHz => count_4Hz[1].CLK
clock_10MHz => count_4Hz[2].CLK
clock_10MHz => count_4Hz[3].CLK
clock_10MHz => count_4Hz[4].CLK
clock_10MHz => count_4Hz[5].CLK
clock_10MHz => count_4Hz[6].CLK
clock_10MHz => count_4Hz[7].CLK
clock_10MHz => count_4Hz[8].CLK
clock_10MHz => count_4Hz[9].CLK
clock_10MHz => count_4Hz[10].CLK
clock_10MHz => count_4Hz[11].CLK
clock_10MHz => count_4Hz[12].CLK
clock_10MHz => count_4Hz[13].CLK
clock_10MHz => count_4Hz[14].CLK
clock_10MHz => count_4Hz[15].CLK
clock_10MHz => count_4Hz[16].CLK
clock_10MHz => count_4Hz[17].CLK
clock_10MHz => count_4Hz[18].CLK
clock_10MHz => count_4Hz[19].CLK
clock_10MHz => count_4Hz[20].CLK
clock_10MHz => clock_10Hz_int.CLK
clock_10MHz => count_10Hz[0].CLK
clock_10MHz => count_10Hz[1].CLK
clock_10MHz => count_10Hz[2].CLK
clock_10MHz => count_10Hz[3].CLK
clock_10MHz => count_10Hz[4].CLK
clock_10MHz => count_10Hz[5].CLK
clock_10MHz => count_10Hz[6].CLK
clock_10MHz => count_10Hz[7].CLK
clock_10MHz => count_10Hz[8].CLK
clock_10MHz => count_10Hz[9].CLK
clock_10MHz => count_10Hz[10].CLK
clock_10MHz => count_10Hz[11].CLK
clock_10MHz => count_10Hz[12].CLK
clock_10MHz => count_10Hz[13].CLK
clock_10MHz => count_10Hz[14].CLK
clock_10MHz => count_10Hz[15].CLK
clock_10MHz => count_10Hz[16].CLK
clock_10MHz => count_10Hz[17].CLK
clock_10MHz => count_10Hz[18].CLK
clock_10MHz => clock_32Hz_int.CLK
clock_10MHz => count_32Hz[0].CLK
clock_10MHz => count_32Hz[1].CLK
clock_10MHz => count_32Hz[2].CLK
clock_10MHz => count_32Hz[3].CLK
clock_10MHz => count_32Hz[4].CLK
clock_10MHz => count_32Hz[5].CLK
clock_10MHz => count_32Hz[6].CLK
clock_10MHz => count_32Hz[7].CLK
clock_10MHz => count_32Hz[8].CLK
clock_10MHz => count_32Hz[9].CLK
clock_10MHz => count_32Hz[10].CLK
clock_10MHz => count_32Hz[11].CLK
clock_10MHz => count_32Hz[12].CLK
clock_10MHz => count_32Hz[13].CLK
clock_10MHz => count_32Hz[14].CLK
clock_10MHz => count_32Hz[15].CLK
clock_10MHz => count_32Hz[16].CLK
clock_10MHz => count_32Hz[17].CLK
clock_10MHz => clock_100Hz_int.CLK
clock_10MHz => count_100Hz[0].CLK
clock_10MHz => count_100Hz[1].CLK
clock_10MHz => count_100Hz[2].CLK
clock_10MHz => count_100Hz[3].CLK
clock_10MHz => count_100Hz[4].CLK
clock_10MHz => count_100Hz[5].CLK
clock_10MHz => count_100Hz[6].CLK
clock_10MHz => count_100Hz[7].CLK
clock_10MHz => count_100Hz[8].CLK
clock_10MHz => count_100Hz[9].CLK
clock_10MHz => count_100Hz[10].CLK
clock_10MHz => count_100Hz[11].CLK
clock_10MHz => count_100Hz[12].CLK
clock_10MHz => count_100Hz[13].CLK
clock_10MHz => count_100Hz[14].CLK
clock_10MHz => count_100Hz[15].CLK
clock_10MHz => clock_10kHz_int.CLK
clock_10MHz => count_10kHz[0].CLK
clock_10MHz => count_10kHz[1].CLK
clock_10MHz => count_10kHz[2].CLK
clock_10MHz => count_10kHz[3].CLK
clock_10MHz => count_10kHz[4].CLK
clock_10MHz => count_10kHz[5].CLK
clock_10MHz => count_10kHz[6].CLK
clock_10MHz => count_10kHz[7].CLK
clock_10MHz => count_10kHz[8].CLK
clock_10MHz => clock_100kHz_int.CLK
clock_10MHz => count_100kHz[0].CLK
clock_10MHz => count_100kHz[1].CLK
clock_10MHz => count_100kHz[2].CLK
clock_10MHz => count_100kHz[3].CLK
clock_10MHz => count_100kHz[4].CLK
clock_10MHz => count_100kHz[5].CLK
clock_10MHz => clock_4Hz~reg0.CLK
clock_10MHz => clock_10Hz~reg0.CLK
clock_10MHz => clock_32Hz~reg0.CLK
clock_10MHz => clock_100Hz~reg0.CLK
clock_10MHz => clock_10kHz~reg0.CLK
clock_10MHz => clock_100kHz~reg0.CLK
clock_100kHz <= clock_100kHz~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_10kHz <= clock_10kHz~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_100Hz <= clock_100Hz~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_32Hz <= clock_32Hz~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_10Hz <= clock_10Hz~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_4Hz <= clock_4Hz~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SCOMP_System|DIG_IN:inst7
IO_ADDR[0] => Equal0.IN10
IO_ADDR[1] => Equal0.IN9
IO_ADDR[2] => Equal0.IN8
IO_ADDR[3] => Equal0.IN7
IO_ADDR[4] => Equal0.IN6
IO_ADDR[5] => Equal0.IN5
IO_ADDR[6] => Equal0.IN4
IO_ADDR[7] => Equal0.IN3
IO_ADDR[8] => Equal0.IN2
IO_ADDR[9] => Equal0.IN1
IO_ADDR[10] => Equal0.IN0
IO_READ => CHIP_SELECT.IN1
EXT_WIRES[0] => IO_DATA[0].DATAIN
EXT_WIRES[1] => IO_DATA[1].DATAIN
EXT_WIRES[2] => IO_DATA[2].DATAIN
EXT_WIRES[3] => IO_DATA[3].DATAIN
EXT_WIRES[4] => IO_DATA[4].DATAIN
EXT_WIRES[5] => IO_DATA[5].DATAIN
EXT_WIRES[6] => IO_DATA[6].DATAIN
EXT_WIRES[7] => IO_DATA[7].DATAIN
EXT_WIRES[8] => IO_DATA[8].DATAIN
EXT_WIRES[9] => IO_DATA[9].DATAIN
EXT_WIRES[10] => IO_DATA[10].DATAIN
EXT_WIRES[11] => IO_DATA[11].DATAIN
EXT_WIRES[12] => IO_DATA[12].DATAIN
EXT_WIRES[13] => IO_DATA[13].DATAIN
EXT_WIRES[14] => IO_DATA[14].DATAIN
EXT_WIRES[15] => IO_DATA[15].DATAIN
IO_DATA[0] <> IO_DATA[0]
IO_DATA[1] <> IO_DATA[1]
IO_DATA[2] <> IO_DATA[2]
IO_DATA[3] <> IO_DATA[3]
IO_DATA[4] <> IO_DATA[4]
IO_DATA[5] <> IO_DATA[5]
IO_DATA[6] <> IO_DATA[6]
IO_DATA[7] <> IO_DATA[7]
IO_DATA[8] <> IO_DATA[8]
IO_DATA[9] <> IO_DATA[9]
IO_DATA[10] <> IO_DATA[10]
IO_DATA[11] <> IO_DATA[11]
IO_DATA[12] <> IO_DATA[12]
IO_DATA[13] <> IO_DATA[13]
IO_DATA[14] <> IO_DATA[14]
IO_DATA[15] <> IO_DATA[15]


|SCOMP_System|DIG_OUT:inst6
RESETN => EXT_WIRES[0]~reg0.ACLR
RESETN => EXT_WIRES[1]~reg0.ACLR
RESETN => EXT_WIRES[2]~reg0.ACLR
RESETN => EXT_WIRES[3]~reg0.ACLR
RESETN => EXT_WIRES[4]~reg0.ACLR
RESETN => EXT_WIRES[5]~reg0.ACLR
RESETN => EXT_WIRES[6]~reg0.ACLR
RESETN => EXT_WIRES[7]~reg0.ACLR
RESETN => EXT_WIRES[8]~reg0.ACLR
RESETN => EXT_WIRES[9]~reg0.ACLR
RESETN => EXT_WIRES[10]~reg0.ACLR
RESETN => EXT_WIRES[11]~reg0.ACLR
RESETN => EXT_WIRES[12]~reg0.ACLR
RESETN => EXT_WIRES[13]~reg0.ACLR
RESETN => EXT_WIRES[14]~reg0.ACLR
RESETN => EXT_WIRES[15]~reg0.ACLR
IO_ADDR[0] => Equal0.IN21
IO_ADDR[1] => Equal0.IN20
IO_ADDR[2] => Equal0.IN19
IO_ADDR[3] => Equal0.IN18
IO_ADDR[4] => Equal0.IN17
IO_ADDR[5] => Equal0.IN16
IO_ADDR[6] => Equal0.IN15
IO_ADDR[7] => Equal0.IN14
IO_ADDR[8] => Equal0.IN13
IO_ADDR[9] => Equal0.IN12
IO_ADDR[10] => Equal0.IN11
IO_WRITE => CHIP_SELECT.IN1
IO_DATA[0] => EXT_WIRES[0]~reg0.DATAIN
IO_DATA[1] => EXT_WIRES[1]~reg0.DATAIN
IO_DATA[2] => EXT_WIRES[2]~reg0.DATAIN
IO_DATA[3] => EXT_WIRES[3]~reg0.DATAIN
IO_DATA[4] => EXT_WIRES[4]~reg0.DATAIN
IO_DATA[5] => EXT_WIRES[5]~reg0.DATAIN
IO_DATA[6] => EXT_WIRES[6]~reg0.DATAIN
IO_DATA[7] => EXT_WIRES[7]~reg0.DATAIN
IO_DATA[8] => EXT_WIRES[8]~reg0.DATAIN
IO_DATA[9] => EXT_WIRES[9]~reg0.DATAIN
IO_DATA[10] => EXT_WIRES[10]~reg0.DATAIN
IO_DATA[11] => EXT_WIRES[11]~reg0.DATAIN
IO_DATA[12] => EXT_WIRES[12]~reg0.DATAIN
IO_DATA[13] => EXT_WIRES[13]~reg0.DATAIN
IO_DATA[14] => EXT_WIRES[14]~reg0.DATAIN
IO_DATA[15] => EXT_WIRES[15]~reg0.DATAIN
EXT_WIRES[0] <= EXT_WIRES[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXT_WIRES[1] <= EXT_WIRES[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXT_WIRES[2] <= EXT_WIRES[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXT_WIRES[3] <= EXT_WIRES[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXT_WIRES[4] <= EXT_WIRES[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXT_WIRES[5] <= EXT_WIRES[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXT_WIRES[6] <= EXT_WIRES[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXT_WIRES[7] <= EXT_WIRES[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXT_WIRES[8] <= EXT_WIRES[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXT_WIRES[9] <= EXT_WIRES[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXT_WIRES[10] <= EXT_WIRES[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXT_WIRES[11] <= EXT_WIRES[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXT_WIRES[12] <= EXT_WIRES[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXT_WIRES[13] <= EXT_WIRES[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXT_WIRES[14] <= EXT_WIRES[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXT_WIRES[15] <= EXT_WIRES[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


