// Seed: 803741280
module module_0 (
    input  tri0  id_0,
    input  uwire id_1,
    input  tri0  id_2,
    output wor   id_3,
    output tri0  id_4
);
  assign id_3 = -id_2;
  assign id_4.id_0 = (1);
  assign id_4 = id_1 == id_2 >> 1;
  tranif0 (1, id_4);
  wire id_6;
endmodule
module module_1 (
    output wor id_0,
    output logic id_1,
    output wor id_2,
    input uwire id_3,
    output wor id_4,
    output supply1 id_5,
    output supply1 id_6,
    input tri id_7
);
  initial begin : LABEL_0
    id_1 <= 1;
  end
  `define pp_9 (  pp_10  )  0
  wire id_11;
  id_12(
      id_4, id_3
  );
  assign id_4 = id_7;
  wire id_13;
  supply1 id_14;
  assign id_14 = 1'b0 > `pp_9;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_7,
      id_6,
      id_4
  );
  assign modCall_1.type_7 = 0;
  wire id_15;
endmodule
