{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712581943581 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712581943582 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr  8 21:12:23 2024 " "Processing started: Mon Apr  8 21:12:23 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712581943582 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712581943582 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu -c alu " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu -c alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712581943582 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712581943755 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712581943755 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y Y arith.v(7) " "Verilog HDL Declaration information at arith.v(7): object \"y\" differs only in case from object \"Y\" in the same scope" {  } { { "/home/serein/Desktop/mit-os/ETH/ddca/lab5/arith.v" "" { Text "/home/serein/Desktop/mit-os/ETH/ddca/lab5/arith.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712581951492 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alu.v 12 12 " "Using design file alu.v, which is not specified as a design file for the current project, but contains definitions for 12 design units and 12 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 arith " "Found entity 1: arith" {  } { { "/home/serein/Desktop/mit-os/ETH/ddca/lab5/arith.v" "" { Text "/home/serein/Desktop/mit-os/ETH/ddca/lab5/arith.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712581951494 ""} { "Info" "ISGN_ENTITY_NAME" "2 fulladder16 " "Found entity 2: fulladder16" {  } { { "/home/serein/Desktop/mit-os/ETH/ddca/lab5/arith.v" "" { Text "/home/serein/Desktop/mit-os/ETH/ddca/lab5/arith.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712581951494 ""} { "Info" "ISGN_ENTITY_NAME" "3 fulladder4 " "Found entity 3: fulladder4" {  } { { "/home/serein/Desktop/mit-os/ETH/ddca/lab5/arith.v" "" { Text "/home/serein/Desktop/mit-os/ETH/ddca/lab5/arith.v" 115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712581951494 ""} { "Info" "ISGN_ENTITY_NAME" "4 CLA " "Found entity 4: CLA" {  } { { "/home/serein/Desktop/mit-os/ETH/ddca/lab5/arith.v" "" { Text "/home/serein/Desktop/mit-os/ETH/ddca/lab5/arith.v" 177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712581951494 ""} { "Info" "ISGN_ENTITY_NAME" "5 fulladder " "Found entity 5: fulladder" {  } { { "/home/serein/Desktop/mit-os/ETH/ddca/lab5/arith.v" "" { Text "/home/serein/Desktop/mit-os/ETH/ddca/lab5/arith.v" 192 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712581951494 ""} { "Info" "ISGN_ENTITY_NAME" "6 cmp " "Found entity 6: cmp" {  } { { "/home/serein/Desktop/mit-os/ETH/ddca/lab5/cmp.v" "" { Text "/home/serein/Desktop/mit-os/ETH/ddca/lab5/cmp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712581951494 ""} { "Info" "ISGN_ENTITY_NAME" "7 shift " "Found entity 7: shift" {  } { { "/home/serein/Desktop/mit-os/ETH/ddca/lab5/shift.v" "" { Text "/home/serein/Desktop/mit-os/ETH/ddca/lab5/shift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712581951494 ""} { "Info" "ISGN_ENTITY_NAME" "8 MuxKeyInternal " "Found entity 8: MuxKeyInternal" {  } { { "/home/serein/Desktop/mit-os/ETH/ddca/lab5/Mux.v" "" { Text "/home/serein/Desktop/mit-os/ETH/ddca/lab5/Mux.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712581951494 ""} { "Info" "ISGN_ENTITY_NAME" "9 MuxKey " "Found entity 9: MuxKey" {  } { { "/home/serein/Desktop/mit-os/ETH/ddca/lab5/Mux.v" "" { Text "/home/serein/Desktop/mit-os/ETH/ddca/lab5/Mux.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712581951494 ""} { "Info" "ISGN_ENTITY_NAME" "10 MuxKeyWithDefault " "Found entity 10: MuxKeyWithDefault" {  } { { "/home/serein/Desktop/mit-os/ETH/ddca/lab5/Mux.v" "" { Text "/home/serein/Desktop/mit-os/ETH/ddca/lab5/Mux.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712581951494 ""} { "Info" "ISGN_ENTITY_NAME" "11 alu " "Found entity 11: alu" {  } { { "alu.v" "" { Text "/home/serein/Desktop/mit-os/ETH/ddca/lab5/alu.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712581951494 ""} { "Info" "ISGN_ENTITY_NAME" "12 bool " "Found entity 12: bool" {  } { { "alu.v" "" { Text "/home/serein/Desktop/mit-os/ETH/ddca/lab5/alu.v" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712581951494 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1712581951494 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1712581951496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arith arith:arith_module " "Elaborating entity \"arith\" for hierarchy \"arith:arith_module\"" {  } { { "alu.v" "arith_module" { Text "/home/serein/Desktop/mit-os/ETH/ddca/lab5/alu.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712581951507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder16 arith:arith_module\|fulladder16:adder16_1 " "Elaborating entity \"fulladder16\" for hierarchy \"arith:arith_module\|fulladder16:adder16_1\"" {  } { { "/home/serein/Desktop/mit-os/ETH/ddca/lab5/arith.v" "adder16_1" { Text "/home/serein/Desktop/mit-os/ETH/ddca/lab5/arith.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712581951512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder4 arith:arith_module\|fulladder16:adder16_1\|fulladder4:adder4_1 " "Elaborating entity \"fulladder4\" for hierarchy \"arith:arith_module\|fulladder16:adder16_1\|fulladder4:adder4_1\"" {  } { { "/home/serein/Desktop/mit-os/ETH/ddca/lab5/arith.v" "adder4_1" { Text "/home/serein/Desktop/mit-os/ETH/ddca/lab5/arith.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712581951515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder arith:arith_module\|fulladder16:adder16_1\|fulladder4:adder4_1\|fulladder:adder_1 " "Elaborating entity \"fulladder\" for hierarchy \"arith:arith_module\|fulladder16:adder16_1\|fulladder4:adder4_1\|fulladder:adder_1\"" {  } { { "/home/serein/Desktop/mit-os/ETH/ddca/lab5/arith.v" "adder_1" { Text "/home/serein/Desktop/mit-os/ETH/ddca/lab5/arith.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712581951518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA arith:arith_module\|fulladder16:adder16_1\|fulladder4:adder4_1\|CLA:carry_in " "Elaborating entity \"CLA\" for hierarchy \"arith:arith_module\|fulladder16:adder16_1\|fulladder4:adder4_1\|CLA:carry_in\"" {  } { { "/home/serein/Desktop/mit-os/ETH/ddca/lab5/arith.v" "carry_in" { Text "/home/serein/Desktop/mit-os/ETH/ddca/lab5/arith.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712581951522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmp cmp:cmp_module " "Elaborating entity \"cmp\" for hierarchy \"cmp:cmp_module\"" {  } { { "alu.v" "cmp_module" { Text "/home/serein/Desktop/mit-os/ETH/ddca/lab5/alu.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712581951540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift shift:shift_module " "Elaborating entity \"shift\" for hierarchy \"shift:shift_module\"" {  } { { "alu.v" "shift_module" { Text "/home/serein/Desktop/mit-os/ETH/ddca/lab5/alu.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712581951543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bool bool:bool_module " "Elaborating entity \"bool\" for hierarchy \"bool:bool_module\"" {  } { { "alu.v" "bool_module" { Text "/home/serein/Desktop/mit-os/ETH/ddca/lab5/alu.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712581951555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxKey bool:bool_module\|MuxKey:bool\[0\].mux " "Elaborating entity \"MuxKey\" for hierarchy \"bool:bool_module\|MuxKey:bool\[0\].mux\"" {  } { { "alu.v" "bool\[0\].mux" { Text "/home/serein/Desktop/mit-os/ETH/ddca/lab5/alu.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712581951565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxKeyInternal bool:bool_module\|MuxKey:bool\[0\].mux\|MuxKeyInternal:i0 " "Elaborating entity \"MuxKeyInternal\" for hierarchy \"bool:bool_module\|MuxKey:bool\[0\].mux\|MuxKeyInternal:i0\"" {  } { { "/home/serein/Desktop/mit-os/ETH/ddca/lab5/Mux.v" "i0" { Text "/home/serein/Desktop/mit-os/ETH/ddca/lab5/Mux.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712581951569 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1712581952459 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1712581953129 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/serein/Desktop/mit-os/ETH/ddca/lab5/output_files/alu.map.smsg " "Generated suppressed messages file /home/serein/Desktop/mit-os/ETH/ddca/lab5/output_files/alu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712581954036 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1712581954172 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712581954172 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "816 " "Implemented 816 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "68 " "Implemented 68 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1712581954329 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1712581954329 ""} { "Info" "ICUT_CUT_TM_LCELLS" "715 " "Implemented 715 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1712581954329 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1712581954329 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "411 " "Peak virtual memory: 411 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712581954344 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr  8 21:12:34 2024 " "Processing ended: Mon Apr  8 21:12:34 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712581954344 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712581954344 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712581954344 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712581954344 ""}
