
*** Running vivado
    with args -log system_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace


****** Vivado v2017.1 (64-bit)
  **** SW Build 1815422 on Thu Mar 16 18:59:26 MDT 2017
  **** IP Build 1815198 on Thu Mar 16 20:51:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script 'C:/Users/jamesm/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/zcu106_ipi/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.1/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'system_HDMI_CTL_0' generated file not found 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_HDMI_CTL_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_HDMI_TX_SRC_0' generated file not found 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_HDMI_TX_SRC_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_PMOD_IN_0' generated file not found 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_PMOD_IN_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_PMOD_OUT_0' generated file not found 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_PMOD_OUT_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_axi_bram_ctrl_0_0' generated file not found 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_axi_bram_ctrl_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_axi_bram_ctrl_0_bram_0' generated file not found 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_axi_bram_ctrl_0_bram_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_clk_wiz_0_0' generated file not found 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_CLK_125_0' generated file not found 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_CLK_125_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_CLK_74_25_0' generated file not found 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_CLK_74_25_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_FMC_HPC0_CLK0_M2C_0' generated file not found 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_FMC_HPC0_CLK0_M2C_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_FMC_HPC0_CLK1_M2C_0' generated file not found 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_FMC_HPC0_CLK1_M2C_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_FMC_HPC0_GBTCLK0_M2C_0' generated file not found 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_FMC_HPC0_GBTCLK0_M2C_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_FMC_HPC0_GBTCLK1_M2C_0' generated file not found 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_FMC_HPC0_GBTCLK1_M2C_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_FMC_HPC1_CLK0_M2C_0' generated file not found 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_FMC_HPC1_CLK0_M2C_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_FMC_HPC1_GBTCLK0_M2C_0' generated file not found 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_FMC_HPC1_GBTCLK0_M2C_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_HDMI_RX_CLK_0' generated file not found 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_HDMI_RX_CLK_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_HDMI_SI5324_OUT_0' generated file not found 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_HDMI_SI5324_OUT_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_SFP_SI5328_OUT_0' generated file not found 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_SFP_SI5328_OUT_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_USER_MGT_SI570_CLOCK1_0' generated file not found 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_USER_MGT_SI570_CLOCK1_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_USER_MGT_SI570_CLOCK2_0' generated file not found 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_USER_MGT_SI570_CLOCK2_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_USER_SMA_MGT_CLOCK_0' generated file not found 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_USER_SMA_MGT_CLOCK_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_diff_freq_counter_0_0' generated file not found 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_diff_freq_counter_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_diff_freq_counter_2_0' generated file not found 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_diff_freq_counter_2_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_diff_freq_counter_3_0' generated file not found 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_diff_freq_counter_3_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_diff_freq_counter_4_0' generated file not found 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_diff_freq_counter_4_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_diff_freq_counter_5_0' generated file not found 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_diff_freq_counter_5_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_gt_freq_counter_0_0' generated file not found 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_gt_freq_counter_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_gt_freq_counter_1_0' generated file not found 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_gt_freq_counter_1_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_gt_freq_counter_2_0' generated file not found 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_gt_freq_counter_2_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_gt_freq_counter_3_0' generated file not found 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_gt_freq_counter_3_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_gt_freq_counter_5_0' generated file not found 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_gt_freq_counter_5_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_gt_freq_counter_6_0' generated file not found 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_gt_freq_counter_6_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_gt_freq_counter_7_0' generated file not found 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_gt_freq_counter_7_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_gt_freq_counter_8_0' generated file not found 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_gt_freq_counter_8_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_gt_freq_counter_9_0' generated file not found 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_gt_freq_counter_9_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_ddr4_0_0' generated file not found 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_ddr4_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_dip_switches_8bits_0' generated file not found 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_dip_switches_8bits_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_iic0_pl_0' generated file not found 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_iic0_pl_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_iic1_pl_0' generated file not found 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_iic1_pl_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_led_8bits_0' generated file not found 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_led_8bits_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_microblaze_0_xlconcat_0' generated file not found 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_microblaze_0_xlconcat_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_push_buttons_5bits_0' generated file not found 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_push_buttons_5bits_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_system_management_wiz_0_0' generated file not found 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_system_management_wiz_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_uart2_pl_0' generated file not found 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_uart2_pl_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_xbar_1' generated file not found 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_xbar_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_axi_smc_0' generated file not found 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_axi_smc_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_rst_ps8_0_99M_0' generated file not found 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_rst_ps8_0_99M_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_rst_ddr4_0_266M_0' generated file not found 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_rst_ddr4_0_266M_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_auto_ds_0' generated file not found 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_auto_ds_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_auto_pc_0' generated file not found 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_auto_pc_0/stats.txt'. Please regenerate to continue.
add_files: Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 817.316 ; gain = 382.363
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_HDMI_CTL_0/system_HDMI_CTL_0.dcp' for cell 'system_i/HDMI_CTL'
INFO: [Project 1-454] Reading design checkpoint 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_HDMI_TX_SRC_0/system_HDMI_TX_SRC_0.dcp' for cell 'system_i/HDMI_TX_SRC'
INFO: [Project 1-454] Reading design checkpoint 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_PMOD_IN_0/system_PMOD_IN_0.dcp' for cell 'system_i/PMOD_IN'
INFO: [Project 1-454] Reading design checkpoint 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_PMOD_OUT_0/system_PMOD_OUT_0.dcp' for cell 'system_i/PMOD_OUT'
INFO: [Project 1-454] Reading design checkpoint 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_axi_bram_ctrl_0_0/system_axi_bram_ctrl_0_0.dcp' for cell 'system_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_axi_bram_ctrl_0_bram_0/system_axi_bram_ctrl_0_bram_0.dcp' for cell 'system_i/axi_bram_ctrl_0_bram'
INFO: [Project 1-454] Reading design checkpoint 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_axi_smc_0/system_axi_smc_0.dcp' for cell 'system_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.dcp' for cell 'system_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_ddr4_0_0/system_ddr4_0_0.dcp' for cell 'system_i/ddr4_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_dip_switches_8bits_0/system_dip_switches_8bits_0.dcp' for cell 'system_i/dip_switches_8bits'
INFO: [Project 1-454] Reading design checkpoint 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_iic0_pl_0/system_iic0_pl_0.dcp' for cell 'system_i/iic0_pl'
INFO: [Project 1-454] Reading design checkpoint 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_iic1_pl_0/system_iic1_pl_0.dcp' for cell 'system_i/iic1_pl'
INFO: [Project 1-454] Reading design checkpoint 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_ila_0_0/system_ila_0_0.dcp' for cell 'system_i/ila_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_led_8bits_0/system_led_8bits_0.dcp' for cell 'system_i/led_8bits'
INFO: [Project 1-454] Reading design checkpoint 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_microblaze_0_xlconcat_0/system_microblaze_0_xlconcat_0.dcp' for cell 'system_i/microblaze_0_xlconcat'
INFO: [Project 1-454] Reading design checkpoint 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_push_buttons_5bits_0/system_push_buttons_5bits_0.dcp' for cell 'system_i/push_buttons_5bits'
INFO: [Project 1-454] Reading design checkpoint 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_rst_ddr4_0_266M_0/system_rst_ddr4_0_266M_0.dcp' for cell 'system_i/rst_ddr4_0_266M'
INFO: [Project 1-454] Reading design checkpoint 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_rst_ps8_0_99M_0/system_rst_ps8_0_99M_0.dcp' for cell 'system_i/rst_ps8_0_99M'
INFO: [Project 1-454] Reading design checkpoint 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_system_management_wiz_0_0/system_system_management_wiz_0_0.dcp' for cell 'system_i/system_management_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_uart2_pl_0/system_uart2_pl_0.dcp' for cell 'system_i/uart2_pl'
INFO: [Project 1-454] Reading design checkpoint 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_zynq_ultra_ps_e_0_0/system_zynq_ultra_ps_e_0_0.dcp' for cell 'system_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_CLK_125_0/system_CLK_125_0.dcp' for cell 'system_i/clock_counter/CLK_125'
INFO: [Project 1-454] Reading design checkpoint 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_CLK_74_25_0/system_CLK_74_25_0.dcp' for cell 'system_i/clock_counter/CLK_74_25'
INFO: [Project 1-454] Reading design checkpoint 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_FMC_HPC0_CLK0_M2C_0/system_FMC_HPC0_CLK0_M2C_0.dcp' for cell 'system_i/clock_counter/FMC_HPC0_CLK0_M2C'
INFO: [Project 1-454] Reading design checkpoint 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_FMC_HPC0_CLK1_M2C_0/system_FMC_HPC0_CLK1_M2C_0.dcp' for cell 'system_i/clock_counter/FMC_HPC0_CLK1_M2C'
INFO: [Project 1-454] Reading design checkpoint 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_FMC_HPC0_GBTCLK0_M2C_0/system_FMC_HPC0_GBTCLK0_M2C_0.dcp' for cell 'system_i/clock_counter/FMC_HPC0_GBTCLK0_M2C'
INFO: [Project 1-454] Reading design checkpoint 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_FMC_HPC0_GBTCLK1_M2C_0/system_FMC_HPC0_GBTCLK1_M2C_0.dcp' for cell 'system_i/clock_counter/FMC_HPC0_GBTCLK1_M2C'
INFO: [Project 1-454] Reading design checkpoint 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_FMC_HPC1_CLK0_M2C_0/system_FMC_HPC1_CLK0_M2C_0.dcp' for cell 'system_i/clock_counter/FMC_HPC1_CLK0_M2C'
INFO: [Project 1-454] Reading design checkpoint 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_FMC_HPC1_GBTCLK0_M2C_0/system_FMC_HPC1_GBTCLK0_M2C_0.dcp' for cell 'system_i/clock_counter/FMC_HPC1_GBTCLK0_M2C'
INFO: [Project 1-454] Reading design checkpoint 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_HDMI_RX_CLK_0/system_HDMI_RX_CLK_0.dcp' for cell 'system_i/clock_counter/HDMI_RX_CLK'
INFO: [Project 1-454] Reading design checkpoint 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_HDMI_SI5324_OUT_0/system_HDMI_SI5324_OUT_0.dcp' for cell 'system_i/clock_counter/HDMI_SI5324_OUT'
INFO: [Project 1-454] Reading design checkpoint 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_SFP_SI5328_OUT_0/system_SFP_SI5328_OUT_0.dcp' for cell 'system_i/clock_counter/SFP_SI5328_OUT'
INFO: [Project 1-454] Reading design checkpoint 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_USER_MGT_SI570_CLOCK1_0/system_USER_MGT_SI570_CLOCK1_0.dcp' for cell 'system_i/clock_counter/USER_MGT_SI570_CLOCK1'
INFO: [Project 1-454] Reading design checkpoint 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_USER_MGT_SI570_CLOCK2_0/system_USER_MGT_SI570_CLOCK2_0.dcp' for cell 'system_i/clock_counter/USER_MGT_SI570_CLOCK2'
INFO: [Project 1-454] Reading design checkpoint 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_USER_SMA_MGT_CLOCK_0/system_USER_SMA_MGT_CLOCK_0.dcp' for cell 'system_i/clock_counter/USER_SMA_MGT_CLOCK'
INFO: [Project 1-454] Reading design checkpoint 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_diff_freq_counter_0_0/system_diff_freq_counter_0_0.dcp' for cell 'system_i/clock_counter/diff_freq_counter_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_diff_freq_counter_2_0/system_diff_freq_counter_2_0.dcp' for cell 'system_i/clock_counter/diff_freq_counter_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_diff_freq_counter_3_0/system_diff_freq_counter_3_0.dcp' for cell 'system_i/clock_counter/diff_freq_counter_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_diff_freq_counter_4_0/system_diff_freq_counter_4_0.dcp' for cell 'system_i/clock_counter/diff_freq_counter_4'
INFO: [Project 1-454] Reading design checkpoint 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_diff_freq_counter_5_0/system_diff_freq_counter_5_0.dcp' for cell 'system_i/clock_counter/diff_freq_counter_5'
INFO: [Project 1-454] Reading design checkpoint 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_gt_freq_counter_0_0/system_gt_freq_counter_0_0.dcp' for cell 'system_i/clock_counter/gt_freq_counter_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_gt_freq_counter_1_0/system_gt_freq_counter_1_0.dcp' for cell 'system_i/clock_counter/gt_freq_counter_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_gt_freq_counter_2_0/system_gt_freq_counter_2_0.dcp' for cell 'system_i/clock_counter/gt_freq_counter_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_gt_freq_counter_3_0/system_gt_freq_counter_3_0.dcp' for cell 'system_i/clock_counter/gt_freq_counter_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_gt_freq_counter_5_0/system_gt_freq_counter_5_0.dcp' for cell 'system_i/clock_counter/gt_freq_counter_5'
INFO: [Project 1-454] Reading design checkpoint 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_gt_freq_counter_6_0/system_gt_freq_counter_6_0.dcp' for cell 'system_i/clock_counter/gt_freq_counter_6'
INFO: [Project 1-454] Reading design checkpoint 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_gt_freq_counter_7_0/system_gt_freq_counter_7_0.dcp' for cell 'system_i/clock_counter/gt_freq_counter_7'
INFO: [Project 1-454] Reading design checkpoint 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_gt_freq_counter_8_0/system_gt_freq_counter_8_0.dcp' for cell 'system_i/clock_counter/gt_freq_counter_8'
INFO: [Project 1-454] Reading design checkpoint 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_gt_freq_counter_9_0/system_gt_freq_counter_9_0.dcp' for cell 'system_i/clock_counter/gt_freq_counter_9'
INFO: [Project 1-454] Reading design checkpoint 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_xbar_1/system_xbar_1.dcp' for cell 'system_i/clock_counter/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.dcp' for cell 'system_i/ps8_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_auto_ds_0/system_auto_ds_0.dcp' for cell 'system_i/ps8_0_axi_periph/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp' for cell 'system_i/ps8_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 1759 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-i-es2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. system_i/clk_wiz_0/inst/clkin1_ibuf 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/clk_wiz_0/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/zcu106_ipi/zcu106_ipi.runs/impl_1/.Xil/Vivado-15664-XCOJAMESM22/dcp19/system_clk_wiz_0_0.edf:293]
Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_HDMI_CTL_0/system_HDMI_CTL_0_board.xdc] for cell 'system_i/HDMI_CTL/U0'
Finished Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_HDMI_CTL_0/system_HDMI_CTL_0_board.xdc] for cell 'system_i/HDMI_CTL/U0'
Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_HDMI_TX_SRC_0/system_HDMI_TX_SRC_0_board.xdc] for cell 'system_i/HDMI_TX_SRC/U0'
Finished Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_HDMI_TX_SRC_0/system_HDMI_TX_SRC_0_board.xdc] for cell 'system_i/HDMI_TX_SRC/U0'
Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_PMOD_IN_0/system_PMOD_IN_0_board.xdc] for cell 'system_i/PMOD_IN/U0'
Finished Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_PMOD_IN_0/system_PMOD_IN_0_board.xdc] for cell 'system_i/PMOD_IN/U0'
Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_PMOD_IN_0/system_PMOD_IN_0.xdc] for cell 'system_i/PMOD_IN/U0'
Finished Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_PMOD_IN_0/system_PMOD_IN_0.xdc] for cell 'system_i/PMOD_IN/U0'
Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_PMOD_OUT_0/system_PMOD_OUT_0_board.xdc] for cell 'system_i/PMOD_OUT/U0'
Finished Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_PMOD_OUT_0/system_PMOD_OUT_0_board.xdc] for cell 'system_i/PMOD_OUT/U0'
Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_PMOD_OUT_0/system_PMOD_OUT_0.xdc] for cell 'system_i/PMOD_OUT/U0'
Finished Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_PMOD_OUT_0/system_PMOD_OUT_0.xdc] for cell 'system_i/PMOD_OUT/U0'
Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'system_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'system_i/clk_wiz_0/inst'
Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'system_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 2795.148 ; gain = 677.391
Finished Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'system_i/clk_wiz_0/inst'
Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_CLK_125_0/system_CLK_125_0_board.xdc] for cell 'system_i/clock_counter/CLK_125/U0'
Finished Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_CLK_125_0/system_CLK_125_0_board.xdc] for cell 'system_i/clock_counter/CLK_125/U0'
Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_CLK_125_0/system_CLK_125_0.xdc] for cell 'system_i/clock_counter/CLK_125/U0'
Finished Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_CLK_125_0/system_CLK_125_0.xdc] for cell 'system_i/clock_counter/CLK_125/U0'
Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_CLK_74_25_0/system_CLK_74_25_0_board.xdc] for cell 'system_i/clock_counter/CLK_74_25/U0'
Finished Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_CLK_74_25_0/system_CLK_74_25_0_board.xdc] for cell 'system_i/clock_counter/CLK_74_25/U0'
Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_CLK_74_25_0/system_CLK_74_25_0.xdc] for cell 'system_i/clock_counter/CLK_74_25/U0'
Finished Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_CLK_74_25_0/system_CLK_74_25_0.xdc] for cell 'system_i/clock_counter/CLK_74_25/U0'
Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_FMC_HPC0_CLK0_M2C_0/system_FMC_HPC0_CLK0_M2C_0_board.xdc] for cell 'system_i/clock_counter/FMC_HPC0_CLK0_M2C/U0'
Finished Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_FMC_HPC0_CLK0_M2C_0/system_FMC_HPC0_CLK0_M2C_0_board.xdc] for cell 'system_i/clock_counter/FMC_HPC0_CLK0_M2C/U0'
Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_FMC_HPC0_CLK0_M2C_0/system_FMC_HPC0_CLK0_M2C_0.xdc] for cell 'system_i/clock_counter/FMC_HPC0_CLK0_M2C/U0'
Finished Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_FMC_HPC0_CLK0_M2C_0/system_FMC_HPC0_CLK0_M2C_0.xdc] for cell 'system_i/clock_counter/FMC_HPC0_CLK0_M2C/U0'
Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_FMC_HPC0_CLK1_M2C_0/system_FMC_HPC0_CLK1_M2C_0_board.xdc] for cell 'system_i/clock_counter/FMC_HPC0_CLK1_M2C/U0'
Finished Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_FMC_HPC0_CLK1_M2C_0/system_FMC_HPC0_CLK1_M2C_0_board.xdc] for cell 'system_i/clock_counter/FMC_HPC0_CLK1_M2C/U0'
Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_FMC_HPC0_CLK1_M2C_0/system_FMC_HPC0_CLK1_M2C_0.xdc] for cell 'system_i/clock_counter/FMC_HPC0_CLK1_M2C/U0'
Finished Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_FMC_HPC0_CLK1_M2C_0/system_FMC_HPC0_CLK1_M2C_0.xdc] for cell 'system_i/clock_counter/FMC_HPC0_CLK1_M2C/U0'
Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_FMC_HPC0_GBTCLK0_M2C_0/system_FMC_HPC0_GBTCLK0_M2C_0_board.xdc] for cell 'system_i/clock_counter/FMC_HPC0_GBTCLK0_M2C/U0'
Finished Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_FMC_HPC0_GBTCLK0_M2C_0/system_FMC_HPC0_GBTCLK0_M2C_0_board.xdc] for cell 'system_i/clock_counter/FMC_HPC0_GBTCLK0_M2C/U0'
Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_FMC_HPC0_GBTCLK0_M2C_0/system_FMC_HPC0_GBTCLK0_M2C_0.xdc] for cell 'system_i/clock_counter/FMC_HPC0_GBTCLK0_M2C/U0'
Finished Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_FMC_HPC0_GBTCLK0_M2C_0/system_FMC_HPC0_GBTCLK0_M2C_0.xdc] for cell 'system_i/clock_counter/FMC_HPC0_GBTCLK0_M2C/U0'
Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_FMC_HPC0_GBTCLK1_M2C_0/system_FMC_HPC0_GBTCLK1_M2C_0_board.xdc] for cell 'system_i/clock_counter/FMC_HPC0_GBTCLK1_M2C/U0'
Finished Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_FMC_HPC0_GBTCLK1_M2C_0/system_FMC_HPC0_GBTCLK1_M2C_0_board.xdc] for cell 'system_i/clock_counter/FMC_HPC0_GBTCLK1_M2C/U0'
Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_FMC_HPC0_GBTCLK1_M2C_0/system_FMC_HPC0_GBTCLK1_M2C_0.xdc] for cell 'system_i/clock_counter/FMC_HPC0_GBTCLK1_M2C/U0'
Finished Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_FMC_HPC0_GBTCLK1_M2C_0/system_FMC_HPC0_GBTCLK1_M2C_0.xdc] for cell 'system_i/clock_counter/FMC_HPC0_GBTCLK1_M2C/U0'
Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_FMC_HPC1_CLK0_M2C_0/system_FMC_HPC1_CLK0_M2C_0_board.xdc] for cell 'system_i/clock_counter/FMC_HPC1_CLK0_M2C/U0'
Finished Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_FMC_HPC1_CLK0_M2C_0/system_FMC_HPC1_CLK0_M2C_0_board.xdc] for cell 'system_i/clock_counter/FMC_HPC1_CLK0_M2C/U0'
Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_FMC_HPC1_CLK0_M2C_0/system_FMC_HPC1_CLK0_M2C_0.xdc] for cell 'system_i/clock_counter/FMC_HPC1_CLK0_M2C/U0'
Finished Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_FMC_HPC1_CLK0_M2C_0/system_FMC_HPC1_CLK0_M2C_0.xdc] for cell 'system_i/clock_counter/FMC_HPC1_CLK0_M2C/U0'
Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_FMC_HPC1_GBTCLK0_M2C_0/system_FMC_HPC1_GBTCLK0_M2C_0_board.xdc] for cell 'system_i/clock_counter/FMC_HPC1_GBTCLK0_M2C/U0'
Finished Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_FMC_HPC1_GBTCLK0_M2C_0/system_FMC_HPC1_GBTCLK0_M2C_0_board.xdc] for cell 'system_i/clock_counter/FMC_HPC1_GBTCLK0_M2C/U0'
Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_FMC_HPC1_GBTCLK0_M2C_0/system_FMC_HPC1_GBTCLK0_M2C_0.xdc] for cell 'system_i/clock_counter/FMC_HPC1_GBTCLK0_M2C/U0'
Finished Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_FMC_HPC1_GBTCLK0_M2C_0/system_FMC_HPC1_GBTCLK0_M2C_0.xdc] for cell 'system_i/clock_counter/FMC_HPC1_GBTCLK0_M2C/U0'
Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_HDMI_RX_CLK_0/system_HDMI_RX_CLK_0_board.xdc] for cell 'system_i/clock_counter/HDMI_RX_CLK/U0'
Finished Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_HDMI_RX_CLK_0/system_HDMI_RX_CLK_0_board.xdc] for cell 'system_i/clock_counter/HDMI_RX_CLK/U0'
Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_HDMI_RX_CLK_0/system_HDMI_RX_CLK_0.xdc] for cell 'system_i/clock_counter/HDMI_RX_CLK/U0'
Finished Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_HDMI_RX_CLK_0/system_HDMI_RX_CLK_0.xdc] for cell 'system_i/clock_counter/HDMI_RX_CLK/U0'
Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_HDMI_SI5324_OUT_0/system_HDMI_SI5324_OUT_0_board.xdc] for cell 'system_i/clock_counter/HDMI_SI5324_OUT/U0'
Finished Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_HDMI_SI5324_OUT_0/system_HDMI_SI5324_OUT_0_board.xdc] for cell 'system_i/clock_counter/HDMI_SI5324_OUT/U0'
Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_HDMI_SI5324_OUT_0/system_HDMI_SI5324_OUT_0.xdc] for cell 'system_i/clock_counter/HDMI_SI5324_OUT/U0'
Finished Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_HDMI_SI5324_OUT_0/system_HDMI_SI5324_OUT_0.xdc] for cell 'system_i/clock_counter/HDMI_SI5324_OUT/U0'
Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_SFP_SI5328_OUT_0/system_SFP_SI5328_OUT_0_board.xdc] for cell 'system_i/clock_counter/SFP_SI5328_OUT/U0'
Finished Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_SFP_SI5328_OUT_0/system_SFP_SI5328_OUT_0_board.xdc] for cell 'system_i/clock_counter/SFP_SI5328_OUT/U0'
Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_SFP_SI5328_OUT_0/system_SFP_SI5328_OUT_0.xdc] for cell 'system_i/clock_counter/SFP_SI5328_OUT/U0'
Finished Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_SFP_SI5328_OUT_0/system_SFP_SI5328_OUT_0.xdc] for cell 'system_i/clock_counter/SFP_SI5328_OUT/U0'
Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_USER_MGT_SI570_CLOCK1_0/system_USER_MGT_SI570_CLOCK1_0_board.xdc] for cell 'system_i/clock_counter/USER_MGT_SI570_CLOCK1/U0'
Finished Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_USER_MGT_SI570_CLOCK1_0/system_USER_MGT_SI570_CLOCK1_0_board.xdc] for cell 'system_i/clock_counter/USER_MGT_SI570_CLOCK1/U0'
Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_USER_MGT_SI570_CLOCK1_0/system_USER_MGT_SI570_CLOCK1_0.xdc] for cell 'system_i/clock_counter/USER_MGT_SI570_CLOCK1/U0'
Finished Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_USER_MGT_SI570_CLOCK1_0/system_USER_MGT_SI570_CLOCK1_0.xdc] for cell 'system_i/clock_counter/USER_MGT_SI570_CLOCK1/U0'
Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_USER_MGT_SI570_CLOCK2_0/system_USER_MGT_SI570_CLOCK2_0_board.xdc] for cell 'system_i/clock_counter/USER_MGT_SI570_CLOCK2/U0'
Finished Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_USER_MGT_SI570_CLOCK2_0/system_USER_MGT_SI570_CLOCK2_0_board.xdc] for cell 'system_i/clock_counter/USER_MGT_SI570_CLOCK2/U0'
Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_USER_MGT_SI570_CLOCK2_0/system_USER_MGT_SI570_CLOCK2_0.xdc] for cell 'system_i/clock_counter/USER_MGT_SI570_CLOCK2/U0'
Finished Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_USER_MGT_SI570_CLOCK2_0/system_USER_MGT_SI570_CLOCK2_0.xdc] for cell 'system_i/clock_counter/USER_MGT_SI570_CLOCK2/U0'
Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_USER_SMA_MGT_CLOCK_0/system_USER_SMA_MGT_CLOCK_0_board.xdc] for cell 'system_i/clock_counter/USER_SMA_MGT_CLOCK/U0'
Finished Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_USER_SMA_MGT_CLOCK_0/system_USER_SMA_MGT_CLOCK_0_board.xdc] for cell 'system_i/clock_counter/USER_SMA_MGT_CLOCK/U0'
Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_USER_SMA_MGT_CLOCK_0/system_USER_SMA_MGT_CLOCK_0.xdc] for cell 'system_i/clock_counter/USER_SMA_MGT_CLOCK/U0'
Finished Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_USER_SMA_MGT_CLOCK_0/system_USER_SMA_MGT_CLOCK_0.xdc] for cell 'system_i/clock_counter/USER_SMA_MGT_CLOCK/U0'
Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_ddr4_0_0/bd_0/ip/ip_0/bd_031c_microblaze_I_0.xdc] for cell 'system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Finished Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_ddr4_0_0/bd_0/ip/ip_0/bd_031c_microblaze_I_0.xdc] for cell 'system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_ddr4_0_0/bd_0/ip/ip_1/bd_031c_rst_0_0_board.xdc] for cell 'system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_ddr4_0_0/bd_0/ip/ip_1/bd_031c_rst_0_0_board.xdc] for cell 'system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_ddr4_0_0/bd_0/ip/ip_1/bd_031c_rst_0_0.xdc] for cell 'system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_ddr4_0_0/bd_0/ip/ip_1/bd_031c_rst_0_0.xdc] for cell 'system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_ddr4_0_0/bd_0/ip/ip_2/bd_031c_ilmb_0.xdc] for cell 'system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Finished Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_ddr4_0_0/bd_0/ip/ip_2/bd_031c_ilmb_0.xdc] for cell 'system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_ddr4_0_0/bd_0/ip/ip_3/bd_031c_dlmb_0.xdc] for cell 'system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Finished Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_ddr4_0_0/bd_0/ip/ip_3/bd_031c_dlmb_0.xdc] for cell 'system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_ddr4_0_0/bd_0/ip/ip_10/bd_031c_iomodule_0_0_board.xdc] for cell 'system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Finished Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_ddr4_0_0/bd_0/ip/ip_10/bd_031c_iomodule_0_0_board.xdc] for cell 'system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_ddr4_0_0/ip_0/system_ddr4_0_0_microblaze_mcs_board.xdc] for cell 'system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst'
Finished Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_ddr4_0_0/ip_0/system_ddr4_0_0_microblaze_mcs_board.xdc] for cell 'system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst'
Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_ddr4_0_0/system_ddr4_0_0_board.xdc] for cell 'system_i/ddr4_0/inst'
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PIN', because the property does not exist for objects of type 'pin'. [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_ddr4_0_0/system_ddr4_0_0_board.xdc:227]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
Finished Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_ddr4_0_0/system_ddr4_0_0_board.xdc] for cell 'system_i/ddr4_0/inst'
Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_ddr4_0_0/par/system_ddr4_0_0.xdc] for cell 'system_i/ddr4_0/inst'
Finished Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_ddr4_0_0/par/system_ddr4_0_0.xdc] for cell 'system_i/ddr4_0/inst'
Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_dip_switches_8bits_0/system_dip_switches_8bits_0_board.xdc] for cell 'system_i/dip_switches_8bits/U0'
Finished Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_dip_switches_8bits_0/system_dip_switches_8bits_0_board.xdc] for cell 'system_i/dip_switches_8bits/U0'
Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_dip_switches_8bits_0/system_dip_switches_8bits_0.xdc] for cell 'system_i/dip_switches_8bits/U0'
Finished Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_dip_switches_8bits_0/system_dip_switches_8bits_0.xdc] for cell 'system_i/dip_switches_8bits/U0'
Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_iic0_pl_0/system_iic0_pl_0_board.xdc] for cell 'system_i/iic0_pl/U0'
Finished Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_iic0_pl_0/system_iic0_pl_0_board.xdc] for cell 'system_i/iic0_pl/U0'
Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_iic1_pl_0/system_iic1_pl_0_board.xdc] for cell 'system_i/iic1_pl/U0'
Finished Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_iic1_pl_0/system_iic1_pl_0_board.xdc] for cell 'system_i/iic1_pl/U0'
Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'system_i/ila_0/inst'
Finished Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'system_i/ila_0/inst'
Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_led_8bits_0/system_led_8bits_0_board.xdc] for cell 'system_i/led_8bits/U0'
Finished Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_led_8bits_0/system_led_8bits_0_board.xdc] for cell 'system_i/led_8bits/U0'
Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_led_8bits_0/system_led_8bits_0.xdc] for cell 'system_i/led_8bits/U0'
Finished Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_led_8bits_0/system_led_8bits_0.xdc] for cell 'system_i/led_8bits/U0'
Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_push_buttons_5bits_0/system_push_buttons_5bits_0_board.xdc] for cell 'system_i/push_buttons_5bits/U0'
Finished Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_push_buttons_5bits_0/system_push_buttons_5bits_0_board.xdc] for cell 'system_i/push_buttons_5bits/U0'
Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_push_buttons_5bits_0/system_push_buttons_5bits_0.xdc] for cell 'system_i/push_buttons_5bits/U0'
Finished Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_push_buttons_5bits_0/system_push_buttons_5bits_0.xdc] for cell 'system_i/push_buttons_5bits/U0'
Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_system_management_wiz_0_0/system_system_management_wiz_0_0.xdc] for cell 'system_i/system_management_wiz_0/inst'
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port i2c_sclk can not be placed on PACKAGE_PIN AC18 because the PACKAGE_PIN is occupied by port ddr4_rtl_dq[34] [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_system_management_wiz_0_0/system_system_management_wiz_0_0.xdc:55]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port i2c_sda can not be placed on PACKAGE_PIN AA19 because the PACKAGE_PIN is occupied by port ddr4_rtl_dq[38] [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_system_management_wiz_0_0/system_system_management_wiz_0_0.xdc:56]
Finished Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_system_management_wiz_0_0/system_system_management_wiz_0_0.xdc] for cell 'system_i/system_management_wiz_0/inst'
Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_uart2_pl_0/system_uart2_pl_0_board.xdc] for cell 'system_i/uart2_pl/U0'
Finished Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_uart2_pl_0/system_uart2_pl_0_board.xdc] for cell 'system_i/uart2_pl/U0'
Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_uart2_pl_0/system_uart2_pl_0.xdc] for cell 'system_i/uart2_pl/U0'
Finished Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_uart2_pl_0/system_uart2_pl_0.xdc] for cell 'system_i/uart2_pl/U0'
Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_zynq_ultra_ps_e_0_0/system_zynq_ultra_ps_e_0_0.xdc] for cell 'system_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_zynq_ultra_ps_e_0_0/system_zynq_ultra_ps_e_0_0.xdc] for cell 'system_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_1/bd_44e3_psr0_0_board.xdc] for cell 'system_i/axi_smc/inst/clk_map/psr0/U0'
Finished Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_1/bd_44e3_psr0_0_board.xdc] for cell 'system_i/axi_smc/inst/clk_map/psr0/U0'
Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_1/bd_44e3_psr0_0.xdc] for cell 'system_i/axi_smc/inst/clk_map/psr0/U0'
Finished Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_1/bd_44e3_psr0_0.xdc] for cell 'system_i/axi_smc/inst/clk_map/psr0/U0'
Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_2/bd_44e3_psr_aclk_0_board.xdc] for cell 'system_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_2/bd_44e3_psr_aclk_0_board.xdc] for cell 'system_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_2/bd_44e3_psr_aclk_0.xdc] for cell 'system_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_2/bd_44e3_psr_aclk_0.xdc] for cell 'system_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_3/bd_44e3_psr_aclk1_0_board.xdc] for cell 'system_i/axi_smc/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_3/bd_44e3_psr_aclk1_0_board.xdc] for cell 'system_i/axi_smc/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_3/bd_44e3_psr_aclk1_0.xdc] for cell 'system_i/axi_smc/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_3/bd_44e3_psr_aclk1_0.xdc] for cell 'system_i/axi_smc/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_rst_ps8_0_99M_0/system_rst_ps8_0_99M_0_board.xdc] for cell 'system_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_rst_ps8_0_99M_0/system_rst_ps8_0_99M_0_board.xdc] for cell 'system_i/rst_ps8_0_99M/U0'
Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_rst_ps8_0_99M_0/system_rst_ps8_0_99M_0.xdc] for cell 'system_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_rst_ps8_0_99M_0/system_rst_ps8_0_99M_0.xdc] for cell 'system_i/rst_ps8_0_99M/U0'
Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_rst_ddr4_0_266M_0/system_rst_ddr4_0_266M_0_board.xdc] for cell 'system_i/rst_ddr4_0_266M/U0'
Finished Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_rst_ddr4_0_266M_0/system_rst_ddr4_0_266M_0_board.xdc] for cell 'system_i/rst_ddr4_0_266M/U0'
Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_rst_ddr4_0_266M_0/system_rst_ddr4_0_266M_0.xdc] for cell 'system_i/rst_ddr4_0_266M/U0'
Finished Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_rst_ddr4_0_266M_0/system_rst_ddr4_0_266M_0.xdc] for cell 'system_i/rst_ddr4_0_266M/U0'
Parsing XDC File [C:/zcu106_ipi/zcu106_ipi.srcs/constrs_1/new/system.xdc]
WARNING: [Vivado 12-584] No ports matched 'sdi_iic_scl_io'. [C:/zcu106_ipi/zcu106_ipi.srcs/constrs_1/new/system.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/zcu106_ipi/zcu106_ipi.srcs/constrs_1/new/system.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sdi_iic_scl_io'. [C:/zcu106_ipi/zcu106_ipi.srcs/constrs_1/new/system.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/zcu106_ipi/zcu106_ipi.srcs/constrs_1/new/system.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/zcu106_ipi/zcu106_ipi.srcs/constrs_1/new/system.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_axi_smc_0/system_axi_smc_0.dcp'
Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_26/bd_44e3_m01arn_0/bd_44e3_m01arn_0_clocks.xdc] for cell 'system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst'
Finished Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_26/bd_44e3_m01arn_0/bd_44e3_m01arn_0_clocks.xdc] for cell 'system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst'
Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_27/bd_44e3_m01rn_0/bd_44e3_m01rn_0_clocks.xdc] for cell 'system_i/axi_smc/inst/m01_nodes/m01_r_node/inst'
Finished Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_27/bd_44e3_m01rn_0/bd_44e3_m01rn_0_clocks.xdc] for cell 'system_i/axi_smc/inst/m01_nodes/m01_r_node/inst'
Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_28/bd_44e3_m01awn_0/bd_44e3_m01awn_0_clocks.xdc] for cell 'system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst'
Finished Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_28/bd_44e3_m01awn_0/bd_44e3_m01awn_0_clocks.xdc] for cell 'system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst'
Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_29/bd_44e3_m01wn_0/bd_44e3_m01wn_0_clocks.xdc] for cell 'system_i/axi_smc/inst/m01_nodes/m01_w_node/inst'
Finished Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_29/bd_44e3_m01wn_0/bd_44e3_m01wn_0_clocks.xdc] for cell 'system_i/axi_smc/inst/m01_nodes/m01_w_node/inst'
Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_30/bd_44e3_m01bn_0/bd_44e3_m01bn_0_clocks.xdc] for cell 'system_i/axi_smc/inst/m01_nodes/m01_b_node/inst'
Finished Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_30/bd_44e3_m01bn_0/bd_44e3_m01bn_0_clocks.xdc] for cell 'system_i/axi_smc/inst/m01_nodes/m01_b_node/inst'
Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_auto_ds_0/system_auto_ds_0_clocks.xdc] for cell 'system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_auto_ds_0/system_auto_ds_0_clocks.xdc] for cell 'system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: system_i/clock_counter/gt_freq_counter_0/inst/BUFG_GT_inst_DIFF_MGTE4_CLK1
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: system_i/clock_counter/gt_freq_counter_1/inst/BUFG_GT_inst_DIFF_MGTE4_CLK1
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: system_i/clock_counter/gt_freq_counter_2/inst/BUFG_GT_inst_DIFF_MGTE4_CLK1
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: system_i/clock_counter/gt_freq_counter_3/inst/BUFG_GT_inst_DIFF_MGTE4_CLK1
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: system_i/clock_counter/gt_freq_counter_5/inst/BUFG_GT_inst_DIFF_MGTE4_CLK1
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: system_i/clock_counter/gt_freq_counter_6/inst/BUFG_GT_inst_DIFF_MGTE4_CLK1
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: system_i/clock_counter/gt_freq_counter_7/inst/BUFG_GT_inst_DIFF_MGTE4_CLK1
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: system_i/clock_counter/gt_freq_counter_8/inst/BUFG_GT_inst_DIFF_MGTE4_CLK1
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: system_i/clock_counter/gt_freq_counter_9/inst/BUFG_GT_inst_DIFF_MGTE4_CLK1
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: system_i/clock_counter/gt_freq_counter_0/inst/BUFG_GT_SYNC
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: system_i/clock_counter/gt_freq_counter_1/inst/BUFG_GT_SYNC
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: system_i/clock_counter/gt_freq_counter_2/inst/BUFG_GT_SYNC
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: system_i/clock_counter/gt_freq_counter_3/inst/BUFG_GT_SYNC
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: system_i/clock_counter/gt_freq_counter_5/inst/BUFG_GT_SYNC
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: system_i/clock_counter/gt_freq_counter_6/inst/BUFG_GT_SYNC
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: system_i/clock_counter/gt_freq_counter_7/inst/BUFG_GT_SYNC
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: system_i/clock_counter/gt_freq_counter_8/inst/BUFG_GT_SYNC
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: system_i/clock_counter/gt_freq_counter_9/inst/BUFG_GT_SYNC
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell system_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell system_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Generating merged BMM file for the design top 'system_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/zcu106_ipi/zcu106_ipi.srcs/sources_1/bd/system/ip/system_ddr4_0_0/sw/calibration_0/Debug/calibration_ddr.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1448 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 680 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 3 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 22 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 6 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 10 instances
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT, OBUFT): 8 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 72 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 63 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF, OBUF): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 204 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 358 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 5 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 16 instances

link_design: Time (s): cpu = 00:02:46 ; elapsed = 00:02:57 . Memory (MB): peak = 2815.266 ; gain = 1997.949
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev-ffvc1156-es2'
WARNING: [Common 17-348] Failed to get the license for feature 'Implementation' and/or device 'xczu7ev-ffvc1156-es2'. Explanation: The license server does not support feature zynquplus. The feature has expired (on the server), or has not yet started, or the version is greater than the highest supported version.
Resolution: Check the status of your licenses in the Vivado License Manager. For debug help search Xilinx Support for "Licensing FAQ". 
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev-es2'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev-es2'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2815.266 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize MIG Cores
get_clocks: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2815.266 ; gain = 0.000
read_xdc: Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 2815.266 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.415 . Memory (MB): peak = 2906.941 ; gain = 0.000
Phase 1 Generate And Synthesize MIG Cores | Checksum: d3242bc7

Time (s): cpu = 00:00:52 ; elapsed = 00:03:00 . Memory (MB): peak = 2906.941 ; gain = 91.676

Phase 2 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-318] Generating core instance : dbg_hub
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "df61d9e253d202d2".
get_clocks: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2906.941 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.540 . Memory (MB): peak = 2906.941 ; gain = 0.000
Phase 2 Generate And Synthesize Debug Cores | Checksum: 1541a12f9

Time (s): cpu = 00:01:20 ; elapsed = 00:04:55 . Memory (MB): peak = 2906.941 ; gain = 91.676

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 79 inverter(s) to 2620 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: a8e78e91

Time (s): cpu = 00:01:35 ; elapsed = 00:05:09 . Memory (MB): peak = 2906.941 ; gain = 91.676
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1035 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 11 load pin(s).
Phase 4 Constant propagation | Checksum: b9b1a1b5

Time (s): cpu = 00:01:45 ; elapsed = 00:05:19 . Memory (MB): peak = 2906.941 ; gain = 91.676
INFO: [Opt 31-389] Phase Constant propagation created 408 cells and removed 3213 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1433c0834

Time (s): cpu = 00:02:04 ; elapsed = 00:05:38 . Memory (MB): peak = 2906.941 ; gain = 91.676
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 3544 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: c4d5ce63

Time (s): cpu = 00:02:20 ; elapsed = 00:05:54 . Memory (MB): peak = 2906.941 ; gain = 91.676
INFO: [Opt 31-389] Phase BUFG optimization created 1 cells and removed 2 cells

Phase 7 Shift Register Optimization
Phase 7 Shift Register Optimization | Checksum: c4d5ce63

Time (s): cpu = 00:02:20 ; elapsed = 00:05:55 . Memory (MB): peak = 2906.941 ; gain = 91.676
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.407 . Memory (MB): peak = 2906.941 ; gain = 0.000
Ending Logic Optimization Task | Checksum: c4d5ce63

Time (s): cpu = 00:02:22 ; elapsed = 00:05:56 . Memory (MB): peak = 2906.941 ; gain = 91.676

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Power 33-23] Power model is not available for xiphy_riu_or
INFO: [Power 33-23] Power model is not available for genVref.u_hpio_vref
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 10 BRAM(s) out of a total of 36 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 10 newly gated: 0 Total Ports: 72
Ending PowerOpt Patch Enables Task | Checksum: 5d55944c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.706 . Memory (MB): peak = 3457.566 ; gain = 0.000
Ending Power Optimization Task | Checksum: 5d55944c

Time (s): cpu = 00:01:17 ; elapsed = 00:01:09 . Memory (MB): peak = 3457.566 ; gain = 550.625
INFO: [Common 17-83] Releasing license: Implementation
121 Infos, 59 Warnings, 5 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:04:10 ; elapsed = 00:07:37 . Memory (MB): peak = 3457.566 ; gain = 642.301
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.480 . Memory (MB): peak = 3457.566 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/zcu106_ipi/zcu106_ipi.runs/impl_1/system_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 3457.566 ; gain = 0.000
Command: report_drc -file system_wrapper_drc_opted.rpt
INFO: [Coretcl 2-168] The results of DRC are in file C:/zcu106_ipi/zcu106_ipi.runs/impl_1/system_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3457.566 ; gain = 0.000
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev-ffvc1156-es2'
WARNING: [Common 17-348] Failed to get the license for feature 'Implementation' and/or device 'xczu7ev-ffvc1156-es2'. Explanation: The license server does not support feature zynquplus. The feature has expired (on the server), or has not yet started, or the version is greater than the highest supported version.
Resolution: Check the status of your licenses in the Vivado License Manager. For debug help search Xilinx Support for "Licensing FAQ". 
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev-es2'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev-es2'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
ERROR: [DRC BIVC-1] Bank IO standard Vcc: Conflicting Vcc voltages in bank 67. For example, the following two ports in this bank have conflicting VCCOs:  
CLK_74_25_clk_p (DIFF_HSTL_I_DCI_18, requiring VCCO=1.800) and dip_switches_8bits_tri_i[0] (LVCMOS12, requiring VCCO=1.200)
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 1 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado_Tcl 4-23] Error(s) found during DRC. Placer not run.
INFO: [Common 17-83] Releasing license: Implementation
131 Infos, 60 Warnings, 5 Critical Warnings and 2 Errors encountered.
place_design failed
place_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 3457.566 ; gain = 0.000
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
ERROR: [Common 17-39] 'place_design' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Mon Mar 20 11:47:47 2017...
