#
#MFLOP array has following meaning by index:
#   0 : Out-of-cache, L1 blocked
#   1 : Out-of-cache, L2 blocked
#   2 : Out-of-cache, no blocking
#   3 : Problem preloaded to L2, no blocking
#   4 : Problem preloaded to L1, no blocking
#
#
#Each kernel context has multiple kernels:
#   All kernels with rankR > 0 have restrictions, and are only
#   used when certain conditions are met.  The last kernel in
#   the context series has rankR=0, and can be called for any valid input
#
# ------------------------------------------------------------------------
# Following 1 GER1 kernels are optimized for out-of-cache operands
# ------------------------------------------------------------------------
ID=900002 ROUT='dr1_sse.c' AUTH='R. Clint Whaley' KNAME='ATL_dgerk__900002' \
   rankR=0 CacheElts=22528 SSE=3 alignA=0 alignY=16 alignX=16 minM=8 minN=2  \
   NU=2 MU=8 LDAMUL=0 PFTUNABLE=1 ALIGNX2A=0 ADDCFLAGS=0 FNU=1 INCYISONE=1  \
   X87=0  \
   MFLOP=1.479456e+03,-4.228724e+03  ASM=GAS_x8664 \
     CFLAGS='-x assembler-with-cpp -DPFIA=prefetcht0 -DPFIX=prefetchnta -DPFIY=prefetcht2 -DPFADIST=1344 -DPFYDIST=256' \
     COMP='gcc'
# ------------------------------------------------------------------------
# Following 2 GER1 kernels are optimized for operands preloaded to the L2 cache
# ------------------------------------------------------------------------
ID=900009 ROUT='dr1_sse.c' AUTH='R. Clint Whaley' KNAME='ATL_dgerk__900009' \
   rankR=1 CacheElts=22528 SSE=3 alignA=16 alignY=16 alignX=16 minM=8 minN=6  \
   NU=6 MU=8 LDAMUL=16 PFTUNABLE=1 ALIGNX2A=0 ADDCFLAGS=0 FNU=1 INCYISONE=1  \
   X87=0  \
   MFLOP=-2.783688e+03,-3.606862e+03,0.000000e+00,9.338794e+02,-1.195883e+04 \
     ASM=GAS_x8664  CFLAGS='-x assembler-with-cpp -DPFADIST=320'  COMP='gcc'
ID=900008 ROUT='dr1_sse.c' AUTH='R. Clint Whaley' KNAME='ATL_dgerk__900008' \
   rankR=0 CacheElts=22528 SSE=3 alignA=0 alignY=16 alignX=16 minM=8 minN=6  \
   NU=6 MU=8 LDAMUL=0 PFTUNABLE=1 ALIGNX2A=0 ADDCFLAGS=0 FNU=1 INCYISONE=1  \
   X87=0  \
   MFLOP=0.000000e+00,0.000000e+00,0.000000e+00,1.516009e+03,-9.653167e+03 \
     ASM=GAS_x8664 \
     CFLAGS='-x assembler-with-cpp -DPFIA=prefetchnta -DPFIX=prefetchnta -DPFIY=prefetcht1 -DPFXDIST=1792 -DPFYDIST=192' \
     COMP='gcc'
# ------------------------------------------------------------------------
# Following 4 GER1 kernels are optimized for operands preloaded to the L1 cache
# ------------------------------------------------------------------------
ID=6 ROUT='ATL_dgerk_4x8_sse.c' AUTH='R. Clint Whaley' KNAME='ATL_dgerk__6' \
   rankR=3 CacheElts=3768 SSE=3 alignA=0 alignY=0 alignX=0 minM=0 minN=0  \
   NU=4 MU=8 LDAMUL=16 PFTUNABLE=0 ALIGNX2A=1 ADDCFLAGS=0 FNU=0 INCYISONE=0  \
   X87=0  \
   MFLOP=-3.162767e+03,-3.934462e+03,0.000000e+00,0.000000e+00,8.527894e+03
ID=900006 ROUT='dr1_sse.c' AUTH='R. Clint Whaley' KNAME='ATL_dgerk__900006' \
   rankR=2 CacheElts=3768 SSE=3 alignA=16 alignY=16 alignX=16 minM=8 minN=8  \
   NU=8 MU=8 LDAMUL=16 PFTUNABLE=1 ALIGNX2A=0 ADDCFLAGS=0 FNU=1 INCYISONE=1  \
   X87=0  \
   MFLOP=-2.752671e+03,-3.522264e+03,0.000000e+00,0.000000e+00,9.359302e+02 \
     ASM=GAS_x8664 \
     CFLAGS='-x assembler-with-cpp -DPFIX=prefetcht1 -DPFIY=prefetcht2 -DPFADIST=0 -DPFYDIST=256' \
     COMP='gcc'
ID=900009 ROUT='dr1_sse.c' AUTH='R. Clint Whaley' KNAME='ATL_dgerk__900009' \
   rankR=1 CacheElts=3768 SSE=3 alignA=16 alignY=16 alignX=16 minM=8 minN=6  \
   NU=6 MU=8 LDAMUL=16 PFTUNABLE=1 ALIGNX2A=0 ADDCFLAGS=0 FNU=1 INCYISONE=1  \
   X87=0  \
   MFLOP=-2.783688e+03,-3.606862e+03,0.000000e+00,-9.715598e+03,9.401506e+02 \
     ASM=GAS_x8664  CFLAGS='-x assembler-with-cpp'  COMP='gcc'
ID=900005 ROUT='dr1_sse.c' AUTH='R. Clint Whaley' KNAME='ATL_dgerk__900005' \
   rankR=0 CacheElts=3768 SSE=3 alignA=0 alignY=16 alignX=16 minM=8 minN=8  \
   NU=8 MU=8 LDAMUL=0 PFTUNABLE=1 ALIGNX2A=0 ADDCFLAGS=0 FNU=1 INCYISONE=1  \
   X87=0  \
   MFLOP=0.000000e+00,0.000000e+00,0.000000e+00,0.000000e+00,1.507138e+03 \
     ASM=GAS_x8664 \
     CFLAGS='-x assembler-with-cpp -DPFIA=prefetchnta -DPFIX=prefetcht0 -DPFADIST=0 -DPFXDIST=384 -DPFYDIST=256' \
     COMP='gcc'
# ------------------------------------------------------------------------
# Following 1 GER1 kernels are optimized for operands out-of-cache, but blocked
# for L1 reuse.  These are used in low-rank update
# ------------------------------------------------------------------------
ID=900002 ROUT='dr1_sse.c' AUTH='R. Clint Whaley' KNAME='ATL_dgerk__900002' \
   rankR=0 CacheElts=3768 SSE=3 alignA=0 alignY=16 alignX=16 minM=8 minN=2  \
   NU=2 MU=8 LDAMUL=0 PFTUNABLE=1 ALIGNX2A=0 ADDCFLAGS=0 FNU=1 INCYISONE=1  \
   X87=0  \
   MFLOP=1.402281e+03,-4.193743e+03  ASM=GAS_x8664 \
     CFLAGS='-x assembler-with-cpp -DPFIY=prefetcht1 -DPFADIST=128 -DPFXDIST=192 -DPFYDIST=128' \
     COMP='gcc'
