# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../axi_dma_0_ex.ip_user_files/ipstatic/hdl/src/verilog" --include "../../../../axi_dma_0_ex.srcs/sources_1/ip/clk_wiz_0" \
"../../../../axi_dma_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/sim/axi_traffic_gen_0.v" \
"../../../../axi_dma_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../../axi_dma_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
