Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Feb  3 17:49:49 2021
| Host         : noodle-box running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file us_arm_control_wrapper_timing_summary_routed.rpt -pb us_arm_control_wrapper_timing_summary_routed.pb -rpx us_arm_control_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : us_arm_control_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 17 register/latch pins with no clock driven by root clock pin: us_sensor_i/FSM_sequential_state_ff_reg[0]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: us_sensor_i/FSM_sequential_state_ff_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 17 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.227        0.000                      0                  257        0.228        0.000                      0                  257        4.500        0.000                       0                   258  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.227        0.000                      0                  257        0.228        0.000                      0                  257        4.500        0.000                       0                   258  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.227ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.227ns  (required time - arrival time)
  Source:                 arm_controller_i/rotate_arm_i/delay_ff_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[61]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.744ns  (logic 4.026ns (59.694%)  route 2.718ns (40.306%))
  Logic Levels:           19  (CARRY4=17 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.369ns = ( 15.369 - 10.000 ) 
    Source Clock Delay      (SCD):    5.848ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.774     5.848    arm_controller_i/rotate_arm_i/clk_IBUF_BUFG
    SLICE_X92Y82         FDCE                                         r  arm_controller_i/rotate_arm_i/delay_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y82         FDCE (Prop_fdce_C_Q)         0.518     6.366 f  arm_controller_i/rotate_arm_i/delay_ff_reg[0]/Q
                         net (fo=8, routed)           0.842     7.207    arm_controller_i/rotate_arm_i/delay_ff_reg_n_0_[0]
    SLICE_X93Y82         LUT2 (Prop_lut2_I0_O)        0.124     7.331 r  arm_controller_i/rotate_arm_i/delay_nxt1_carry_i_6/O
                         net (fo=1, routed)           0.000     7.331    arm_controller_i/rotate_arm_i/delay_nxt1_carry_i_6_n_0
    SLICE_X93Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.863 r  arm_controller_i/rotate_arm_i/delay_nxt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.863    arm_controller_i/rotate_arm_i/delay_nxt1_carry_n_0
    SLICE_X93Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.020 r  arm_controller_i/rotate_arm_i/delay_nxt1_carry__0/CO[1]
                         net (fo=76, routed)          1.868     9.888    arm_controller_i/rotate_arm_i/delay_nxt1_carry__0_n_2
    SLICE_X99Y74         LUT3 (Prop_lut3_I1_O)        0.329    10.217 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.217    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0_i_3_n_0
    SLICE_X99Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.767 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0/CO[3]
                         net (fo=1, routed)           0.009    10.776    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0_n_0
    SLICE_X99Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.890 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.890    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__1_n_0
    SLICE_X99Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.004 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.004    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__2_n_0
    SLICE_X99Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.118 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.118    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__3_n_0
    SLICE_X99Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.232 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.232    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__4_n_0
    SLICE_X99Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.346 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.346    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__5_n_0
    SLICE_X99Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.460 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    11.460    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__6_n_0
    SLICE_X99Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.574 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    11.574    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__7_n_0
    SLICE_X99Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.688 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    11.688    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__8_n_0
    SLICE_X99Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.802 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    11.802    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__9_n_0
    SLICE_X99Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.916 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    11.916    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__10_n_0
    SLICE_X99Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.030 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    12.030    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__11_n_0
    SLICE_X99Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.144 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    12.144    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__12_n_0
    SLICE_X99Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.258 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__13/CO[3]
                         net (fo=1, routed)           0.000    12.258    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__13_n_0
    SLICE_X99Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.592 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__14/O[1]
                         net (fo=1, routed)           0.000    12.592    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__14_n_6
    SLICE_X99Y88         FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.605    15.369    arm_controller_i/rotate_arm_i/clk_IBUF_BUFG
    SLICE_X99Y88         FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[61]/C
                         clock pessimism              0.423    15.793    
                         clock uncertainty           -0.035    15.757    
    SLICE_X99Y88         FDCE (Setup_fdce_C_D)        0.062    15.819    arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[61]
  -------------------------------------------------------------------
                         required time                         15.819    
                         arrival time                         -12.592    
  -------------------------------------------------------------------
                         slack                                  3.227    

Slack (MET) :             3.248ns  (required time - arrival time)
  Source:                 arm_controller_i/rotate_arm_i/delay_ff_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.723ns  (logic 4.005ns (59.568%)  route 2.718ns (40.432%))
  Logic Levels:           19  (CARRY4=17 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.369ns = ( 15.369 - 10.000 ) 
    Source Clock Delay      (SCD):    5.848ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.774     5.848    arm_controller_i/rotate_arm_i/clk_IBUF_BUFG
    SLICE_X92Y82         FDCE                                         r  arm_controller_i/rotate_arm_i/delay_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y82         FDCE (Prop_fdce_C_Q)         0.518     6.366 f  arm_controller_i/rotate_arm_i/delay_ff_reg[0]/Q
                         net (fo=8, routed)           0.842     7.207    arm_controller_i/rotate_arm_i/delay_ff_reg_n_0_[0]
    SLICE_X93Y82         LUT2 (Prop_lut2_I0_O)        0.124     7.331 r  arm_controller_i/rotate_arm_i/delay_nxt1_carry_i_6/O
                         net (fo=1, routed)           0.000     7.331    arm_controller_i/rotate_arm_i/delay_nxt1_carry_i_6_n_0
    SLICE_X93Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.863 r  arm_controller_i/rotate_arm_i/delay_nxt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.863    arm_controller_i/rotate_arm_i/delay_nxt1_carry_n_0
    SLICE_X93Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.020 r  arm_controller_i/rotate_arm_i/delay_nxt1_carry__0/CO[1]
                         net (fo=76, routed)          1.868     9.888    arm_controller_i/rotate_arm_i/delay_nxt1_carry__0_n_2
    SLICE_X99Y74         LUT3 (Prop_lut3_I1_O)        0.329    10.217 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.217    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0_i_3_n_0
    SLICE_X99Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.767 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0/CO[3]
                         net (fo=1, routed)           0.009    10.776    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0_n_0
    SLICE_X99Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.890 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.890    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__1_n_0
    SLICE_X99Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.004 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.004    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__2_n_0
    SLICE_X99Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.118 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.118    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__3_n_0
    SLICE_X99Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.232 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.232    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__4_n_0
    SLICE_X99Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.346 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.346    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__5_n_0
    SLICE_X99Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.460 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    11.460    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__6_n_0
    SLICE_X99Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.574 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    11.574    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__7_n_0
    SLICE_X99Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.688 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    11.688    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__8_n_0
    SLICE_X99Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.802 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    11.802    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__9_n_0
    SLICE_X99Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.916 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    11.916    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__10_n_0
    SLICE_X99Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.030 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    12.030    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__11_n_0
    SLICE_X99Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.144 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    12.144    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__12_n_0
    SLICE_X99Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.258 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__13/CO[3]
                         net (fo=1, routed)           0.000    12.258    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__13_n_0
    SLICE_X99Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.571 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__14/O[3]
                         net (fo=1, routed)           0.000    12.571    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__14_n_4
    SLICE_X99Y88         FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.605    15.369    arm_controller_i/rotate_arm_i/clk_IBUF_BUFG
    SLICE_X99Y88         FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[63]/C
                         clock pessimism              0.423    15.793    
                         clock uncertainty           -0.035    15.757    
    SLICE_X99Y88         FDCE (Setup_fdce_C_D)        0.062    15.819    arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[63]
  -------------------------------------------------------------------
                         required time                         15.819    
                         arrival time                         -12.571    
  -------------------------------------------------------------------
                         slack                                  3.248    

Slack (MET) :             3.322ns  (required time - arrival time)
  Source:                 arm_controller_i/rotate_arm_i/delay_ff_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[62]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.649ns  (logic 3.931ns (59.118%)  route 2.718ns (40.882%))
  Logic Levels:           19  (CARRY4=17 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.369ns = ( 15.369 - 10.000 ) 
    Source Clock Delay      (SCD):    5.848ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.774     5.848    arm_controller_i/rotate_arm_i/clk_IBUF_BUFG
    SLICE_X92Y82         FDCE                                         r  arm_controller_i/rotate_arm_i/delay_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y82         FDCE (Prop_fdce_C_Q)         0.518     6.366 f  arm_controller_i/rotate_arm_i/delay_ff_reg[0]/Q
                         net (fo=8, routed)           0.842     7.207    arm_controller_i/rotate_arm_i/delay_ff_reg_n_0_[0]
    SLICE_X93Y82         LUT2 (Prop_lut2_I0_O)        0.124     7.331 r  arm_controller_i/rotate_arm_i/delay_nxt1_carry_i_6/O
                         net (fo=1, routed)           0.000     7.331    arm_controller_i/rotate_arm_i/delay_nxt1_carry_i_6_n_0
    SLICE_X93Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.863 r  arm_controller_i/rotate_arm_i/delay_nxt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.863    arm_controller_i/rotate_arm_i/delay_nxt1_carry_n_0
    SLICE_X93Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.020 r  arm_controller_i/rotate_arm_i/delay_nxt1_carry__0/CO[1]
                         net (fo=76, routed)          1.868     9.888    arm_controller_i/rotate_arm_i/delay_nxt1_carry__0_n_2
    SLICE_X99Y74         LUT3 (Prop_lut3_I1_O)        0.329    10.217 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.217    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0_i_3_n_0
    SLICE_X99Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.767 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0/CO[3]
                         net (fo=1, routed)           0.009    10.776    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0_n_0
    SLICE_X99Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.890 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.890    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__1_n_0
    SLICE_X99Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.004 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.004    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__2_n_0
    SLICE_X99Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.118 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.118    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__3_n_0
    SLICE_X99Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.232 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.232    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__4_n_0
    SLICE_X99Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.346 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.346    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__5_n_0
    SLICE_X99Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.460 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    11.460    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__6_n_0
    SLICE_X99Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.574 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    11.574    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__7_n_0
    SLICE_X99Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.688 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    11.688    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__8_n_0
    SLICE_X99Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.802 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    11.802    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__9_n_0
    SLICE_X99Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.916 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    11.916    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__10_n_0
    SLICE_X99Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.030 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    12.030    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__11_n_0
    SLICE_X99Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.144 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    12.144    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__12_n_0
    SLICE_X99Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.258 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__13/CO[3]
                         net (fo=1, routed)           0.000    12.258    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__13_n_0
    SLICE_X99Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.497 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__14/O[2]
                         net (fo=1, routed)           0.000    12.497    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__14_n_5
    SLICE_X99Y88         FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.605    15.369    arm_controller_i/rotate_arm_i/clk_IBUF_BUFG
    SLICE_X99Y88         FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[62]/C
                         clock pessimism              0.423    15.793    
                         clock uncertainty           -0.035    15.757    
    SLICE_X99Y88         FDCE (Setup_fdce_C_D)        0.062    15.819    arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[62]
  -------------------------------------------------------------------
                         required time                         15.819    
                         arrival time                         -12.497    
  -------------------------------------------------------------------
                         slack                                  3.322    

Slack (MET) :             3.338ns  (required time - arrival time)
  Source:                 arm_controller_i/rotate_arm_i/delay_ff_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[60]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.633ns  (logic 3.915ns (59.019%)  route 2.718ns (40.981%))
  Logic Levels:           19  (CARRY4=17 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.369ns = ( 15.369 - 10.000 ) 
    Source Clock Delay      (SCD):    5.848ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.774     5.848    arm_controller_i/rotate_arm_i/clk_IBUF_BUFG
    SLICE_X92Y82         FDCE                                         r  arm_controller_i/rotate_arm_i/delay_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y82         FDCE (Prop_fdce_C_Q)         0.518     6.366 f  arm_controller_i/rotate_arm_i/delay_ff_reg[0]/Q
                         net (fo=8, routed)           0.842     7.207    arm_controller_i/rotate_arm_i/delay_ff_reg_n_0_[0]
    SLICE_X93Y82         LUT2 (Prop_lut2_I0_O)        0.124     7.331 r  arm_controller_i/rotate_arm_i/delay_nxt1_carry_i_6/O
                         net (fo=1, routed)           0.000     7.331    arm_controller_i/rotate_arm_i/delay_nxt1_carry_i_6_n_0
    SLICE_X93Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.863 r  arm_controller_i/rotate_arm_i/delay_nxt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.863    arm_controller_i/rotate_arm_i/delay_nxt1_carry_n_0
    SLICE_X93Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.020 r  arm_controller_i/rotate_arm_i/delay_nxt1_carry__0/CO[1]
                         net (fo=76, routed)          1.868     9.888    arm_controller_i/rotate_arm_i/delay_nxt1_carry__0_n_2
    SLICE_X99Y74         LUT3 (Prop_lut3_I1_O)        0.329    10.217 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.217    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0_i_3_n_0
    SLICE_X99Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.767 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0/CO[3]
                         net (fo=1, routed)           0.009    10.776    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0_n_0
    SLICE_X99Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.890 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.890    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__1_n_0
    SLICE_X99Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.004 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.004    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__2_n_0
    SLICE_X99Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.118 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.118    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__3_n_0
    SLICE_X99Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.232 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.232    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__4_n_0
    SLICE_X99Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.346 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.346    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__5_n_0
    SLICE_X99Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.460 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    11.460    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__6_n_0
    SLICE_X99Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.574 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    11.574    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__7_n_0
    SLICE_X99Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.688 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    11.688    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__8_n_0
    SLICE_X99Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.802 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    11.802    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__9_n_0
    SLICE_X99Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.916 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    11.916    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__10_n_0
    SLICE_X99Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.030 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    12.030    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__11_n_0
    SLICE_X99Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.144 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    12.144    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__12_n_0
    SLICE_X99Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.258 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__13/CO[3]
                         net (fo=1, routed)           0.000    12.258    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__13_n_0
    SLICE_X99Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.481 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__14/O[0]
                         net (fo=1, routed)           0.000    12.481    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__14_n_7
    SLICE_X99Y88         FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.605    15.369    arm_controller_i/rotate_arm_i/clk_IBUF_BUFG
    SLICE_X99Y88         FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[60]/C
                         clock pessimism              0.423    15.793    
                         clock uncertainty           -0.035    15.757    
    SLICE_X99Y88         FDCE (Setup_fdce_C_D)        0.062    15.819    arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[60]
  -------------------------------------------------------------------
                         required time                         15.819    
                         arrival time                         -12.481    
  -------------------------------------------------------------------
                         slack                                  3.338    

Slack (MET) :             3.340ns  (required time - arrival time)
  Source:                 arm_controller_i/rotate_arm_i/delay_ff_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[57]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.630ns  (logic 3.912ns (59.001%)  route 2.718ns (40.999%))
  Logic Levels:           18  (CARRY4=16 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.368ns = ( 15.368 - 10.000 ) 
    Source Clock Delay      (SCD):    5.848ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.774     5.848    arm_controller_i/rotate_arm_i/clk_IBUF_BUFG
    SLICE_X92Y82         FDCE                                         r  arm_controller_i/rotate_arm_i/delay_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y82         FDCE (Prop_fdce_C_Q)         0.518     6.366 f  arm_controller_i/rotate_arm_i/delay_ff_reg[0]/Q
                         net (fo=8, routed)           0.842     7.207    arm_controller_i/rotate_arm_i/delay_ff_reg_n_0_[0]
    SLICE_X93Y82         LUT2 (Prop_lut2_I0_O)        0.124     7.331 r  arm_controller_i/rotate_arm_i/delay_nxt1_carry_i_6/O
                         net (fo=1, routed)           0.000     7.331    arm_controller_i/rotate_arm_i/delay_nxt1_carry_i_6_n_0
    SLICE_X93Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.863 r  arm_controller_i/rotate_arm_i/delay_nxt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.863    arm_controller_i/rotate_arm_i/delay_nxt1_carry_n_0
    SLICE_X93Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.020 r  arm_controller_i/rotate_arm_i/delay_nxt1_carry__0/CO[1]
                         net (fo=76, routed)          1.868     9.888    arm_controller_i/rotate_arm_i/delay_nxt1_carry__0_n_2
    SLICE_X99Y74         LUT3 (Prop_lut3_I1_O)        0.329    10.217 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.217    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0_i_3_n_0
    SLICE_X99Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.767 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0/CO[3]
                         net (fo=1, routed)           0.009    10.776    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0_n_0
    SLICE_X99Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.890 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.890    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__1_n_0
    SLICE_X99Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.004 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.004    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__2_n_0
    SLICE_X99Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.118 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.118    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__3_n_0
    SLICE_X99Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.232 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.232    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__4_n_0
    SLICE_X99Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.346 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.346    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__5_n_0
    SLICE_X99Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.460 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    11.460    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__6_n_0
    SLICE_X99Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.574 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    11.574    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__7_n_0
    SLICE_X99Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.688 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    11.688    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__8_n_0
    SLICE_X99Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.802 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    11.802    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__9_n_0
    SLICE_X99Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.916 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    11.916    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__10_n_0
    SLICE_X99Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.030 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    12.030    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__11_n_0
    SLICE_X99Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.144 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    12.144    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__12_n_0
    SLICE_X99Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.478 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__13/O[1]
                         net (fo=1, routed)           0.000    12.478    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__13_n_6
    SLICE_X99Y87         FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.604    15.368    arm_controller_i/rotate_arm_i/clk_IBUF_BUFG
    SLICE_X99Y87         FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[57]/C
                         clock pessimism              0.423    15.792    
                         clock uncertainty           -0.035    15.756    
    SLICE_X99Y87         FDCE (Setup_fdce_C_D)        0.062    15.818    arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[57]
  -------------------------------------------------------------------
                         required time                         15.818    
                         arrival time                         -12.478    
  -------------------------------------------------------------------
                         slack                                  3.340    

Slack (MET) :             3.361ns  (required time - arrival time)
  Source:                 arm_controller_i/rotate_arm_i/delay_ff_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[59]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.609ns  (logic 3.891ns (58.871%)  route 2.718ns (41.129%))
  Logic Levels:           18  (CARRY4=16 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.368ns = ( 15.368 - 10.000 ) 
    Source Clock Delay      (SCD):    5.848ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.774     5.848    arm_controller_i/rotate_arm_i/clk_IBUF_BUFG
    SLICE_X92Y82         FDCE                                         r  arm_controller_i/rotate_arm_i/delay_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y82         FDCE (Prop_fdce_C_Q)         0.518     6.366 f  arm_controller_i/rotate_arm_i/delay_ff_reg[0]/Q
                         net (fo=8, routed)           0.842     7.207    arm_controller_i/rotate_arm_i/delay_ff_reg_n_0_[0]
    SLICE_X93Y82         LUT2 (Prop_lut2_I0_O)        0.124     7.331 r  arm_controller_i/rotate_arm_i/delay_nxt1_carry_i_6/O
                         net (fo=1, routed)           0.000     7.331    arm_controller_i/rotate_arm_i/delay_nxt1_carry_i_6_n_0
    SLICE_X93Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.863 r  arm_controller_i/rotate_arm_i/delay_nxt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.863    arm_controller_i/rotate_arm_i/delay_nxt1_carry_n_0
    SLICE_X93Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.020 r  arm_controller_i/rotate_arm_i/delay_nxt1_carry__0/CO[1]
                         net (fo=76, routed)          1.868     9.888    arm_controller_i/rotate_arm_i/delay_nxt1_carry__0_n_2
    SLICE_X99Y74         LUT3 (Prop_lut3_I1_O)        0.329    10.217 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.217    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0_i_3_n_0
    SLICE_X99Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.767 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0/CO[3]
                         net (fo=1, routed)           0.009    10.776    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0_n_0
    SLICE_X99Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.890 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.890    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__1_n_0
    SLICE_X99Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.004 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.004    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__2_n_0
    SLICE_X99Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.118 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.118    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__3_n_0
    SLICE_X99Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.232 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.232    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__4_n_0
    SLICE_X99Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.346 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.346    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__5_n_0
    SLICE_X99Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.460 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    11.460    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__6_n_0
    SLICE_X99Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.574 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    11.574    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__7_n_0
    SLICE_X99Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.688 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    11.688    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__8_n_0
    SLICE_X99Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.802 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    11.802    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__9_n_0
    SLICE_X99Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.916 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    11.916    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__10_n_0
    SLICE_X99Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.030 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    12.030    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__11_n_0
    SLICE_X99Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.144 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    12.144    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__12_n_0
    SLICE_X99Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.457 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__13/O[3]
                         net (fo=1, routed)           0.000    12.457    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__13_n_4
    SLICE_X99Y87         FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.604    15.368    arm_controller_i/rotate_arm_i/clk_IBUF_BUFG
    SLICE_X99Y87         FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[59]/C
                         clock pessimism              0.423    15.792    
                         clock uncertainty           -0.035    15.756    
    SLICE_X99Y87         FDCE (Setup_fdce_C_D)        0.062    15.818    arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[59]
  -------------------------------------------------------------------
                         required time                         15.818    
                         arrival time                         -12.457    
  -------------------------------------------------------------------
                         slack                                  3.361    

Slack (MET) :             3.435ns  (required time - arrival time)
  Source:                 arm_controller_i/rotate_arm_i/delay_ff_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[58]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.535ns  (logic 3.817ns (58.405%)  route 2.718ns (41.595%))
  Logic Levels:           18  (CARRY4=16 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.368ns = ( 15.368 - 10.000 ) 
    Source Clock Delay      (SCD):    5.848ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.774     5.848    arm_controller_i/rotate_arm_i/clk_IBUF_BUFG
    SLICE_X92Y82         FDCE                                         r  arm_controller_i/rotate_arm_i/delay_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y82         FDCE (Prop_fdce_C_Q)         0.518     6.366 f  arm_controller_i/rotate_arm_i/delay_ff_reg[0]/Q
                         net (fo=8, routed)           0.842     7.207    arm_controller_i/rotate_arm_i/delay_ff_reg_n_0_[0]
    SLICE_X93Y82         LUT2 (Prop_lut2_I0_O)        0.124     7.331 r  arm_controller_i/rotate_arm_i/delay_nxt1_carry_i_6/O
                         net (fo=1, routed)           0.000     7.331    arm_controller_i/rotate_arm_i/delay_nxt1_carry_i_6_n_0
    SLICE_X93Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.863 r  arm_controller_i/rotate_arm_i/delay_nxt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.863    arm_controller_i/rotate_arm_i/delay_nxt1_carry_n_0
    SLICE_X93Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.020 r  arm_controller_i/rotate_arm_i/delay_nxt1_carry__0/CO[1]
                         net (fo=76, routed)          1.868     9.888    arm_controller_i/rotate_arm_i/delay_nxt1_carry__0_n_2
    SLICE_X99Y74         LUT3 (Prop_lut3_I1_O)        0.329    10.217 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.217    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0_i_3_n_0
    SLICE_X99Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.767 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0/CO[3]
                         net (fo=1, routed)           0.009    10.776    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0_n_0
    SLICE_X99Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.890 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.890    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__1_n_0
    SLICE_X99Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.004 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.004    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__2_n_0
    SLICE_X99Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.118 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.118    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__3_n_0
    SLICE_X99Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.232 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.232    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__4_n_0
    SLICE_X99Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.346 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.346    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__5_n_0
    SLICE_X99Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.460 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    11.460    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__6_n_0
    SLICE_X99Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.574 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    11.574    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__7_n_0
    SLICE_X99Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.688 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    11.688    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__8_n_0
    SLICE_X99Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.802 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    11.802    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__9_n_0
    SLICE_X99Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.916 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    11.916    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__10_n_0
    SLICE_X99Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.030 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    12.030    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__11_n_0
    SLICE_X99Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.144 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    12.144    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__12_n_0
    SLICE_X99Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.383 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__13/O[2]
                         net (fo=1, routed)           0.000    12.383    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__13_n_5
    SLICE_X99Y87         FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.604    15.368    arm_controller_i/rotate_arm_i/clk_IBUF_BUFG
    SLICE_X99Y87         FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[58]/C
                         clock pessimism              0.423    15.792    
                         clock uncertainty           -0.035    15.756    
    SLICE_X99Y87         FDCE (Setup_fdce_C_D)        0.062    15.818    arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[58]
  -------------------------------------------------------------------
                         required time                         15.818    
                         arrival time                         -12.383    
  -------------------------------------------------------------------
                         slack                                  3.435    

Slack (MET) :             3.451ns  (required time - arrival time)
  Source:                 arm_controller_i/rotate_arm_i/delay_ff_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[56]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.519ns  (logic 3.801ns (58.303%)  route 2.718ns (41.697%))
  Logic Levels:           18  (CARRY4=16 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.368ns = ( 15.368 - 10.000 ) 
    Source Clock Delay      (SCD):    5.848ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.774     5.848    arm_controller_i/rotate_arm_i/clk_IBUF_BUFG
    SLICE_X92Y82         FDCE                                         r  arm_controller_i/rotate_arm_i/delay_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y82         FDCE (Prop_fdce_C_Q)         0.518     6.366 f  arm_controller_i/rotate_arm_i/delay_ff_reg[0]/Q
                         net (fo=8, routed)           0.842     7.207    arm_controller_i/rotate_arm_i/delay_ff_reg_n_0_[0]
    SLICE_X93Y82         LUT2 (Prop_lut2_I0_O)        0.124     7.331 r  arm_controller_i/rotate_arm_i/delay_nxt1_carry_i_6/O
                         net (fo=1, routed)           0.000     7.331    arm_controller_i/rotate_arm_i/delay_nxt1_carry_i_6_n_0
    SLICE_X93Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.863 r  arm_controller_i/rotate_arm_i/delay_nxt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.863    arm_controller_i/rotate_arm_i/delay_nxt1_carry_n_0
    SLICE_X93Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.020 r  arm_controller_i/rotate_arm_i/delay_nxt1_carry__0/CO[1]
                         net (fo=76, routed)          1.868     9.888    arm_controller_i/rotate_arm_i/delay_nxt1_carry__0_n_2
    SLICE_X99Y74         LUT3 (Prop_lut3_I1_O)        0.329    10.217 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.217    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0_i_3_n_0
    SLICE_X99Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.767 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0/CO[3]
                         net (fo=1, routed)           0.009    10.776    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0_n_0
    SLICE_X99Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.890 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.890    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__1_n_0
    SLICE_X99Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.004 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.004    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__2_n_0
    SLICE_X99Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.118 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.118    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__3_n_0
    SLICE_X99Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.232 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.232    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__4_n_0
    SLICE_X99Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.346 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.346    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__5_n_0
    SLICE_X99Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.460 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    11.460    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__6_n_0
    SLICE_X99Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.574 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    11.574    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__7_n_0
    SLICE_X99Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.688 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    11.688    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__8_n_0
    SLICE_X99Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.802 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    11.802    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__9_n_0
    SLICE_X99Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.916 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    11.916    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__10_n_0
    SLICE_X99Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.030 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    12.030    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__11_n_0
    SLICE_X99Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.144 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    12.144    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__12_n_0
    SLICE_X99Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.367 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__13/O[0]
                         net (fo=1, routed)           0.000    12.367    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__13_n_7
    SLICE_X99Y87         FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.604    15.368    arm_controller_i/rotate_arm_i/clk_IBUF_BUFG
    SLICE_X99Y87         FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[56]/C
                         clock pessimism              0.423    15.792    
                         clock uncertainty           -0.035    15.756    
    SLICE_X99Y87         FDCE (Setup_fdce_C_D)        0.062    15.818    arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[56]
  -------------------------------------------------------------------
                         required time                         15.818    
                         arrival time                         -12.367    
  -------------------------------------------------------------------
                         slack                                  3.451    

Slack (MET) :             3.453ns  (required time - arrival time)
  Source:                 arm_controller_i/rotate_arm_i/delay_ff_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[53]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.516ns  (logic 3.798ns (58.284%)  route 2.718ns (41.716%))
  Logic Levels:           17  (CARRY4=15 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.367ns = ( 15.367 - 10.000 ) 
    Source Clock Delay      (SCD):    5.848ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.774     5.848    arm_controller_i/rotate_arm_i/clk_IBUF_BUFG
    SLICE_X92Y82         FDCE                                         r  arm_controller_i/rotate_arm_i/delay_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y82         FDCE (Prop_fdce_C_Q)         0.518     6.366 f  arm_controller_i/rotate_arm_i/delay_ff_reg[0]/Q
                         net (fo=8, routed)           0.842     7.207    arm_controller_i/rotate_arm_i/delay_ff_reg_n_0_[0]
    SLICE_X93Y82         LUT2 (Prop_lut2_I0_O)        0.124     7.331 r  arm_controller_i/rotate_arm_i/delay_nxt1_carry_i_6/O
                         net (fo=1, routed)           0.000     7.331    arm_controller_i/rotate_arm_i/delay_nxt1_carry_i_6_n_0
    SLICE_X93Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.863 r  arm_controller_i/rotate_arm_i/delay_nxt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.863    arm_controller_i/rotate_arm_i/delay_nxt1_carry_n_0
    SLICE_X93Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.020 r  arm_controller_i/rotate_arm_i/delay_nxt1_carry__0/CO[1]
                         net (fo=76, routed)          1.868     9.888    arm_controller_i/rotate_arm_i/delay_nxt1_carry__0_n_2
    SLICE_X99Y74         LUT3 (Prop_lut3_I1_O)        0.329    10.217 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.217    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0_i_3_n_0
    SLICE_X99Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.767 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0/CO[3]
                         net (fo=1, routed)           0.009    10.776    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0_n_0
    SLICE_X99Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.890 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.890    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__1_n_0
    SLICE_X99Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.004 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.004    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__2_n_0
    SLICE_X99Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.118 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.118    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__3_n_0
    SLICE_X99Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.232 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.232    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__4_n_0
    SLICE_X99Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.346 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.346    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__5_n_0
    SLICE_X99Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.460 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    11.460    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__6_n_0
    SLICE_X99Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.574 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    11.574    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__7_n_0
    SLICE_X99Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.688 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    11.688    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__8_n_0
    SLICE_X99Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.802 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    11.802    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__9_n_0
    SLICE_X99Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.916 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    11.916    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__10_n_0
    SLICE_X99Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.030 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    12.030    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__11_n_0
    SLICE_X99Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.364 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__12/O[1]
                         net (fo=1, routed)           0.000    12.364    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__12_n_6
    SLICE_X99Y86         FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.603    15.367    arm_controller_i/rotate_arm_i/clk_IBUF_BUFG
    SLICE_X99Y86         FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[53]/C
                         clock pessimism              0.423    15.791    
                         clock uncertainty           -0.035    15.755    
    SLICE_X99Y86         FDCE (Setup_fdce_C_D)        0.062    15.817    arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[53]
  -------------------------------------------------------------------
                         required time                         15.817    
                         arrival time                         -12.364    
  -------------------------------------------------------------------
                         slack                                  3.453    

Slack (MET) :             3.474ns  (required time - arrival time)
  Source:                 arm_controller_i/rotate_arm_i/delay_ff_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[55]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.495ns  (logic 3.777ns (58.149%)  route 2.718ns (41.851%))
  Logic Levels:           17  (CARRY4=15 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.367ns = ( 15.367 - 10.000 ) 
    Source Clock Delay      (SCD):    5.848ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.774     5.848    arm_controller_i/rotate_arm_i/clk_IBUF_BUFG
    SLICE_X92Y82         FDCE                                         r  arm_controller_i/rotate_arm_i/delay_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y82         FDCE (Prop_fdce_C_Q)         0.518     6.366 f  arm_controller_i/rotate_arm_i/delay_ff_reg[0]/Q
                         net (fo=8, routed)           0.842     7.207    arm_controller_i/rotate_arm_i/delay_ff_reg_n_0_[0]
    SLICE_X93Y82         LUT2 (Prop_lut2_I0_O)        0.124     7.331 r  arm_controller_i/rotate_arm_i/delay_nxt1_carry_i_6/O
                         net (fo=1, routed)           0.000     7.331    arm_controller_i/rotate_arm_i/delay_nxt1_carry_i_6_n_0
    SLICE_X93Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.863 r  arm_controller_i/rotate_arm_i/delay_nxt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.863    arm_controller_i/rotate_arm_i/delay_nxt1_carry_n_0
    SLICE_X93Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.020 r  arm_controller_i/rotate_arm_i/delay_nxt1_carry__0/CO[1]
                         net (fo=76, routed)          1.868     9.888    arm_controller_i/rotate_arm_i/delay_nxt1_carry__0_n_2
    SLICE_X99Y74         LUT3 (Prop_lut3_I1_O)        0.329    10.217 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.217    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0_i_3_n_0
    SLICE_X99Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.767 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0/CO[3]
                         net (fo=1, routed)           0.009    10.776    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0_n_0
    SLICE_X99Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.890 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.890    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__1_n_0
    SLICE_X99Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.004 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.004    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__2_n_0
    SLICE_X99Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.118 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.118    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__3_n_0
    SLICE_X99Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.232 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.232    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__4_n_0
    SLICE_X99Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.346 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.346    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__5_n_0
    SLICE_X99Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.460 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    11.460    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__6_n_0
    SLICE_X99Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.574 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    11.574    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__7_n_0
    SLICE_X99Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.688 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    11.688    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__8_n_0
    SLICE_X99Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.802 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    11.802    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__9_n_0
    SLICE_X99Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.916 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    11.916    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__10_n_0
    SLICE_X99Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.030 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    12.030    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__11_n_0
    SLICE_X99Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.343 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__12/O[3]
                         net (fo=1, routed)           0.000    12.343    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__12_n_4
    SLICE_X99Y86         FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.603    15.367    arm_controller_i/rotate_arm_i/clk_IBUF_BUFG
    SLICE_X99Y86         FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[55]/C
                         clock pessimism              0.423    15.791    
                         clock uncertainty           -0.035    15.755    
    SLICE_X99Y86         FDCE (Setup_fdce_C_D)        0.062    15.817    arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[55]
  -------------------------------------------------------------------
                         required time                         15.817    
                         arrival time                         -12.343    
  -------------------------------------------------------------------
                         slack                                  3.474    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[60]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[61]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.265ns (79.557%)  route 0.068ns (20.443%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.606     1.692    arm_controller_i/rotate_arm_i/clk_IBUF_BUFG
    SLICE_X99Y88         FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y88         FDCE (Prop_fdce_C_Q)         0.141     1.833 r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[60]/Q
                         net (fo=7, routed)           0.068     1.901    arm_controller_i/rotate_arm_i/pwm_hightime[60]
    SLICE_X99Y88         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     2.025 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__14/O[1]
                         net (fo=1, routed)           0.000     2.025    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__14_n_6
    SLICE_X99Y88         FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.876     2.218    arm_controller_i/rotate_arm_i/clk_IBUF_BUFG
    SLICE_X99Y88         FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[61]/C
                         clock pessimism             -0.526     1.692    
    SLICE_X99Y88         FDCE (Hold_fdce_C_D)         0.105     1.797    arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[61]
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[50]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[51]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.268ns (79.754%)  route 0.068ns (20.246%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    1.690ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.604     1.690    arm_controller_i/rotate_arm_i/clk_IBUF_BUFG
    SLICE_X99Y85         FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y85         FDCE (Prop_fdce_C_Q)         0.141     1.831 r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[50]/Q
                         net (fo=7, routed)           0.068     1.899    arm_controller_i/rotate_arm_i/pwm_hightime[50]
    SLICE_X99Y85         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     2.026 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__11/O[3]
                         net (fo=1, routed)           0.000     2.026    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__11_n_4
    SLICE_X99Y85         FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.873     2.215    arm_controller_i/rotate_arm_i/clk_IBUF_BUFG
    SLICE_X99Y85         FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[51]/C
                         clock pessimism             -0.525     1.690    
    SLICE_X99Y85         FDCE (Hold_fdce_C_D)         0.105     1.795    arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[51]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[54]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[55]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.268ns (79.739%)  route 0.068ns (20.261%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    1.690ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.604     1.690    arm_controller_i/rotate_arm_i/clk_IBUF_BUFG
    SLICE_X99Y86         FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y86         FDCE (Prop_fdce_C_Q)         0.141     1.831 r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[54]/Q
                         net (fo=7, routed)           0.068     1.899    arm_controller_i/rotate_arm_i/pwm_hightime[54]
    SLICE_X99Y86         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     2.026 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__12/O[3]
                         net (fo=1, routed)           0.000     2.026    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__12_n_4
    SLICE_X99Y86         FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.873     2.215    arm_controller_i/rotate_arm_i/clk_IBUF_BUFG
    SLICE_X99Y86         FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[55]/C
                         clock pessimism             -0.525     1.690    
    SLICE_X99Y86         FDCE (Hold_fdce_C_D)         0.105     1.795    arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[55]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 arm_controller_i/rotate_arm_i/delay_ff_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arm_controller_i/rotate_arm_i/delay_ff_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.209ns (58.862%)  route 0.146ns (41.138%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.210ns
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.600     1.686    arm_controller_i/rotate_arm_i/clk_IBUF_BUFG
    SLICE_X92Y82         FDCE                                         r  arm_controller_i/rotate_arm_i/delay_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y82         FDCE (Prop_fdce_C_Q)         0.164     1.850 r  arm_controller_i/rotate_arm_i/delay_ff_reg[7]/Q
                         net (fo=6, routed)           0.146     1.996    arm_controller_i/rotate_arm_i/delay_ff_reg_n_0_[7]
    SLICE_X92Y82         LUT6 (Prop_lut6_I5_O)        0.045     2.041 r  arm_controller_i/rotate_arm_i/delay_ff[9]_i_1__0/O
                         net (fo=1, routed)           0.000     2.041    arm_controller_i/rotate_arm_i/delay_ff[9]_i_1__0_n_0
    SLICE_X92Y82         FDCE                                         r  arm_controller_i/rotate_arm_i/delay_ff_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.868     2.210    arm_controller_i/rotate_arm_i/clk_IBUF_BUFG
    SLICE_X92Y82         FDCE                                         r  arm_controller_i/rotate_arm_i/delay_ff_reg[9]/C
                         clock pessimism             -0.524     1.686    
    SLICE_X92Y82         FDCE (Hold_fdce_C_D)         0.121     1.807    arm_controller_i/rotate_arm_i/delay_ff_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 arm_controller_i/rotate_arm_i/delay_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arm_controller_i/rotate_arm_i/delay_ff_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.209ns (60.854%)  route 0.134ns (39.146%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.599     1.685    arm_controller_i/rotate_arm_i/clk_IBUF_BUFG
    SLICE_X92Y81         FDCE                                         r  arm_controller_i/rotate_arm_i/delay_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y81         FDCE (Prop_fdce_C_Q)         0.164     1.849 r  arm_controller_i/rotate_arm_i/delay_ff_reg[2]/Q
                         net (fo=6, routed)           0.134     1.984    arm_controller_i/rotate_arm_i/delay_ff_reg_n_0_[2]
    SLICE_X93Y81         LUT6 (Prop_lut6_I5_O)        0.045     2.029 r  arm_controller_i/rotate_arm_i/delay_ff[4]_i_1__0/O
                         net (fo=1, routed)           0.000     2.029    arm_controller_i/rotate_arm_i/delay_ff[4]_i_1__0_n_0
    SLICE_X93Y81         FDCE                                         r  arm_controller_i/rotate_arm_i/delay_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.867     2.209    arm_controller_i/rotate_arm_i/clk_IBUF_BUFG
    SLICE_X93Y81         FDCE                                         r  arm_controller_i/rotate_arm_i/delay_ff_reg[4]/C
                         clock pessimism             -0.511     1.698    
    SLICE_X93Y81         FDCE (Hold_fdce_C_D)         0.092     1.790    arm_controller_i/rotate_arm_i/delay_ff_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[48]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[49]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    1.690ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.604     1.690    arm_controller_i/rotate_arm_i/clk_IBUF_BUFG
    SLICE_X99Y85         FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y85         FDCE (Prop_fdce_C_Q)         0.141     1.831 r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[48]/Q
                         net (fo=7, routed)           0.079     1.910    arm_controller_i/rotate_arm_i/pwm_hightime[48]
    SLICE_X99Y85         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     2.034 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__11/O[1]
                         net (fo=1, routed)           0.000     2.034    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__11_n_6
    SLICE_X99Y85         FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.873     2.215    arm_controller_i/rotate_arm_i/clk_IBUF_BUFG
    SLICE_X99Y85         FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[49]/C
                         clock pessimism             -0.525     1.690    
    SLICE_X99Y85         FDCE (Hold_fdce_C_D)         0.105     1.795    arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[49]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.595     1.681    arm_controller_i/rotate_arm_i/clk_IBUF_BUFG
    SLICE_X99Y74         FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y74         FDCE (Prop_fdce_C_Q)         0.141     1.822 r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[4]/Q
                         net (fo=8, routed)           0.079     1.901    arm_controller_i/rotate_arm_i/pwm_hightime[4]
    SLICE_X99Y74         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     2.025 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0/O[1]
                         net (fo=1, routed)           0.000     2.025    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0_n_6
    SLICE_X99Y74         FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.862     2.204    arm_controller_i/rotate_arm_i/clk_IBUF_BUFG
    SLICE_X99Y74         FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[5]/C
                         clock pessimism             -0.523     1.681    
    SLICE_X99Y74         FDCE (Hold_fdce_C_D)         0.105     1.786    arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[44]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[45]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.214ns
    Source Clock Delay      (SCD):    1.690ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.604     1.690    arm_controller_i/rotate_arm_i/clk_IBUF_BUFG
    SLICE_X99Y84         FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y84         FDCE (Prop_fdce_C_Q)         0.141     1.831 r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[44]/Q
                         net (fo=7, routed)           0.079     1.910    arm_controller_i/rotate_arm_i/pwm_hightime[44]
    SLICE_X99Y84         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     2.034 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__10/O[1]
                         net (fo=1, routed)           0.000     2.034    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__10_n_6
    SLICE_X99Y84         FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.872     2.214    arm_controller_i/rotate_arm_i/clk_IBUF_BUFG
    SLICE_X99Y84         FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[45]/C
                         clock pessimism             -0.524     1.690    
    SLICE_X99Y84         FDCE (Hold_fdce_C_D)         0.105     1.795    arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[45]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.598     1.684    arm_controller_i/rotate_arm_i/clk_IBUF_BUFG
    SLICE_X99Y77         FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y77         FDCE (Prop_fdce_C_Q)         0.141     1.825 r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[16]/Q
                         net (fo=7, routed)           0.079     1.904    arm_controller_i/rotate_arm_i/pwm_hightime[16]
    SLICE_X99Y77         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     2.028 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__3/O[1]
                         net (fo=1, routed)           0.000     2.028    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__3_n_6
    SLICE_X99Y77         FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.865     2.207    arm_controller_i/rotate_arm_i/clk_IBUF_BUFG
    SLICE_X99Y77         FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[17]/C
                         clock pessimism             -0.523     1.684    
    SLICE_X99Y77         FDCE (Hold_fdce_C_D)         0.105     1.789    arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.596     1.682    arm_controller_i/rotate_arm_i/clk_IBUF_BUFG
    SLICE_X99Y73         FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y73         FDCE (Prop_fdce_C_Q)         0.141     1.823 r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[0]/Q
                         net (fo=6, routed)           0.079     1.902    arm_controller_i/rotate_arm_i/pwm_hightime[0]
    SLICE_X99Y73         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     2.026 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry/O[1]
                         net (fo=1, routed)           0.000     2.026    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry_n_6
    SLICE_X99Y73         FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.863     2.205    arm_controller_i/rotate_arm_i/clk_IBUF_BUFG
    SLICE_X99Y73         FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[1]/C
                         clock pessimism             -0.523     1.682    
    SLICE_X99Y73         FDCE (Hold_fdce_C_D)         0.105     1.787    arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X94Y81    arm_controller_i/counter_i/counter_out_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X94Y81    arm_controller_i/counter_i/counter_out_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X94Y81    arm_controller_i/counter_i/counter_out_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X94Y77    arm_controller_i/counter_i/counter_out_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X94Y81    arm_controller_i/counter_i/counter_out_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X94Y82    arm_controller_i/counter_i/counter_out_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X94Y82    arm_controller_i/counter_i/counter_out_reg[22]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X94Y82    arm_controller_i/counter_i/counter_out_reg[23]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X94Y82    arm_controller_i/counter_i/counter_out_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X96Y88    arm_controller_i/counter_i/counter_out_reg[45]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X94Y88    arm_controller_i/counter_i/counter_out_reg[46]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X96Y88    arm_controller_i/counter_i/counter_out_reg[47]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X94Y88    arm_controller_i/counter_i/counter_out_reg[48]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X96Y91    arm_controller_i/counter_i/counter_out_reg[57]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X94Y91    arm_controller_i/counter_i/counter_out_reg[58]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X94Y91    arm_controller_i/counter_i/counter_out_reg[59]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X94Y91    arm_controller_i/counter_i/counter_out_reg[60]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X98Y85    arm_controller_i/pwm_out_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X111Y85   us_sensor_i/delay_ff_reg[24]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X94Y81    arm_controller_i/counter_i/counter_out_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X94Y81    arm_controller_i/counter_i/counter_out_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X94Y81    arm_controller_i/counter_i/counter_out_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X94Y77    arm_controller_i/counter_i/counter_out_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X94Y77    arm_controller_i/counter_i/counter_out_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X94Y81    arm_controller_i/counter_i/counter_out_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X94Y82    arm_controller_i/counter_i/counter_out_reg[21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X94Y82    arm_controller_i/counter_i/counter_out_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X94Y82    arm_controller_i/counter_i/counter_out_reg[22]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X94Y82    arm_controller_i/counter_i/counter_out_reg[22]/C



