{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1678651724132 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678651724148 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 12 17:08:43 2023 " "Processing started: Sun Mar 12 17:08:43 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678651724148 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678651724148 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab01 -c lab01 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab01 -c lab01" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678651724148 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1678651731772 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1678651731772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador_4bits.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file somador_4bits.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador_4bits-arch " "Found design unit 1: somador_4bits-arch" {  } { { "somador_4bits.vhdl" "" { Text "C:/user/cefet/eeb31/labs/lab01/somador_4bits.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678651806230 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador_4bits " "Found entity 1: somador_4bits" {  } { { "somador_4bits.vhdl" "" { Text "C:/user/cefet/eeb31/labs/lab01/somador_4bits.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678651806230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678651806230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador_1bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file somador_1bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador_1bit-arch " "Found design unit 1: somador_1bit-arch" {  } { { "somador_1bit.vhdl" "" { Text "C:/user/cefet/eeb31/labs/lab01/somador_1bit.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678651806258 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador_1bit " "Found entity 1: somador_1bit" {  } { { "somador_1bit.vhdl" "" { Text "C:/user/cefet/eeb31/labs/lab01/somador_1bit.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678651806258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678651806258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out1_to_hex_wire.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file out1_to_hex_wire.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 out1_to_hex_wire-arch " "Found design unit 1: out1_to_hex_wire-arch" {  } { { "out1_to_hex_wire.vhdl" "" { Text "C:/user/cefet/eeb31/labs/lab01/out1_to_hex_wire.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678651806282 ""} { "Info" "ISGN_ENTITY_NAME" "1 out1_to_hex_wire " "Found entity 1: out1_to_hex_wire" {  } { { "out1_to_hex_wire.vhdl" "" { Text "C:/user/cefet/eeb31/labs/lab01/out1_to_hex_wire.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678651806282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678651806282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab01.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file lab01.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab01-arch " "Found design unit 1: lab01-arch" {  } { { "lab01.vhdl" "" { Text "C:/user/cefet/eeb31/labs/lab01/lab01.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678651806318 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab01 " "Found entity 1: lab01" {  } { { "lab01.vhdl" "" { Text "C:/user/cefet/eeb31/labs/lab01/lab01.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678651806318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678651806318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inversor_controlado4.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file inversor_controlado4.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inversor_controlado4-arch " "Found design unit 1: inversor_controlado4-arch" {  } { { "inversor_controlado4.vhdl" "" { Text "C:/user/cefet/eeb31/labs/lab01/inversor_controlado4.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678651806354 ""} { "Info" "ISGN_ENTITY_NAME" "1 inversor_controlado4 " "Found entity 1: inversor_controlado4" {  } { { "inversor_controlado4.vhdl" "" { Text "C:/user/cefet/eeb31/labs/lab01/inversor_controlado4.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678651806354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678651806354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inversor_controlado.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file inversor_controlado.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inversor_controlado-arch " "Found design unit 1: inversor_controlado-arch" {  } { { "inversor_controlado.vhdl" "" { Text "C:/user/cefet/eeb31/labs/lab01/inversor_controlado.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678651806382 ""} { "Info" "ISGN_ENTITY_NAME" "1 inversor_controlado " "Found entity 1: inversor_controlado" {  } { { "inversor_controlado.vhdl" "" { Text "C:/user/cefet/eeb31/labs/lab01/inversor_controlado.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678651806382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678651806382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_to_seven.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file hex_to_seven.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex_to_seven-arch " "Found design unit 1: hex_to_seven-arch" {  } { { "hex_to_seven.vhdl" "" { Text "C:/user/cefet/eeb31/labs/lab01/hex_to_seven.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678651806410 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex_to_seven " "Found entity 1: hex_to_seven" {  } { { "hex_to_seven.vhdl" "" { Text "C:/user/cefet/eeb31/labs/lab01/hex_to_seven.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678651806410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678651806410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eeb31.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file eeb31.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eeb31 " "Found design unit 1: eeb31" {  } { { "eeb31.vhdl" "" { Text "C:/user/cefet/eeb31/labs/lab01/eeb31.vhdl" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678651806462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678651806462 ""}
{ "Error" "EVRFX_VHDL_FORMAL_NOT_DECLARED" "output0 lab01.vhdl(77) " "VHDL Association List error at lab01.vhdl(77): formal \"output0\" does not exist" {  } { { "lab01.vhdl" "" { Text "C:/user/cefet/eeb31/labs/lab01/lab01.vhdl" 77 0 0 } }  } 0 10349 "VHDL Association List error at %2!s!: formal \"%1!s!\" does not exist" 0 0 "Analysis & Synthesis" 0 -1 1678651806478 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4761 " "Peak virtual memory: 4761 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678651806954 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Mar 12 17:10:06 2023 " "Processing ended: Sun Mar 12 17:10:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678651806954 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:01:23 " "Elapsed time: 00:01:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678651806954 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:16 " "Total CPU time (on all processors): 00:01:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678651806954 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1678651806954 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1678651807902 ""}
