Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue May 18 00:32:44 2021
| Host         : GAO-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Board_control_sets_placed.rpt
| Design       : Board
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    32 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              17 |            6 |
| No           | No                    | Yes                    |              14 |            8 |
| No           | Yes                   | No                     |              32 |            7 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              41 |           12 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+------------------------------------------------------------------------------+------------------+------------------+----------------+--------------+
|    Clock Signal   |                                 Enable Signal                                | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------+------------------------------------------------------------------------------+------------------+------------------+----------------+--------------+
| ~swb_IBUF_BUFG[1] |                                                                              |                  |                1 |              1 |         1.00 |
|  swb_IBUF_BUFG[6] |                                                                              |                  |                1 |              2 |         2.00 |
| ~clk_IBUF_BUFG    |                                                                              |                  |                1 |              3 |         3.00 |
|  swb_IBUF_BUFG[1] | top_CPU_Instance/Inst_Mod_Instance/Inst_Reg_Instance/FSM_onehot_ST_reg[3]    | swb_IBUF[2]      |                2 |              3 |         1.50 |
| ~swb_IBUF_BUFG[1] | top_CPU_Instance/led_OBUF[6]                                                 | swb_IBUF[2]      |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG    |                                                                              |                  |                3 |             11 |         3.67 |
|  swb_IBUF_BUFG[1] |                                                                              | swb_IBUF[2]      |                8 |             14 |         1.75 |
| ~swb_IBUF_BUFG[1] | top_CPU_Instance/Inst_Mod_Instance/Inst_Reg_Instance/IR_complete[31]_i_1_n_0 | swb_IBUF[2]      |                8 |             32 |         4.00 |
|  swb_IBUF_BUFG[6] |                                                                              | data[32]_i_1_n_0 |                7 |             32 |         4.57 |
+-------------------+------------------------------------------------------------------------------+------------------+------------------+----------------+--------------+


