OpenROAD 0a584d123190322b0725d5440c2c486d91d3afd8 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Reading ODB at '/openlane/designs/control/runs/RUN_2023.11.01_13.00.05/results/cts/CONTROL.odb'…
define_corners Typical
read_liberty -corner Typical /openlane/designs/control/src/sky130_fd_sc_hd__typical.lib
[WARNING STA-0163] /openlane/designs/control/src/sky130_fd_sc_hd__typical.lib line 23, default_fanout_load is 0.0.
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
Reading design constraints file at '/openlane/scripts/base.sdc'…
[INFO]: Setting output delay to: 1.0
[INFO]: Setting input delay to: 1.0
[INFO]: Setting load to: 0.033442
[INFO]: Setting clock uncertainty to: 0.25
[INFO]: Setting clock transition to: 0.15
[INFO]: Setting timing derate to: 5.0 %
[INFO]: Setting RC values...
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= Typical Corner ===================================

Startpoint: _46_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _46_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _46_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.10    0.37    0.37 ^ _46_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         net18 (net)
                  0.10    0.00    0.37 ^ _37_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.01    0.09    0.17    0.54 ^ _37_/X (sky130_fd_sc_hd__mux2_1)
                                         _17_ (net)
                  0.09    0.00    0.54 ^ _38_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.06    0.10    0.63 ^ _38_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _00_ (net)
                  0.06    0.00    0.63 ^ _46_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.63   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _46_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.63   data arrival time
-----------------------------------------------------------------------------
                                  0.40   slack (MET)


Startpoint: _48_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _48_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _48_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.02    0.15    0.40    0.40 ^ _48_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         net20 (net)
                  0.15    0.00    0.40 ^ _44_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.01    0.08    0.17    0.56 ^ _44_/X (sky130_fd_sc_hd__mux2_1)
                                         _22_ (net)
                  0.08    0.00    0.57 ^ _45_/A (sky130_fd_sc_hd__buf_1)
     1    0.01    0.10    0.12    0.69 ^ _45_/X (sky130_fd_sc_hd__buf_1)
                                         _02_ (net)
                  0.10    0.00    0.69 ^ _48_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.69   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _48_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.03    0.22   library hold time
                                  0.22   data required time
-----------------------------------------------------------------------------
                                  0.22   data required time
                                 -0.69   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)


Startpoint: _47_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _47_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _47_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.02    0.16    0.40    0.40 ^ _47_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         net19 (net)
                  0.16    0.00    0.40 ^ _41_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.01    0.09    0.18    0.58 ^ _41_/X (sky130_fd_sc_hd__mux2_1)
                                         _20_ (net)
                  0.09    0.00    0.59 ^ _42_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.02    0.18    0.19    0.78 ^ _42_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         _01_ (net)
                  0.18    0.00    0.78 ^ _47_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.78   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _47_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.05    0.20   library hold time
                                  0.20   data required time
-----------------------------------------------------------------------------
                                  0.20   data required time
                                 -0.78   data arrival time
-----------------------------------------------------------------------------
                                  0.57   slack (MET)


Startpoint: _46_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: alu_control[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _46_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.06    0.34    0.34 v _46_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         net18 (net)
                  0.06    0.00    0.34 v output18/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.18    0.51 v output18/X (sky130_fd_sc_hd__buf_2)
                                         alu_control[0] (net)
                  0.09    0.00    0.51 v alu_control[0] (out)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -1.00   -0.75   output external delay
                                 -0.75   data required time
-----------------------------------------------------------------------------
                                 -0.75   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  1.26   slack (MET)


Startpoint: _48_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: alu_control[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _48_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.08    0.35    0.35 v _48_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         net20 (net)
                  0.08    0.00    0.36 v output20/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.18    0.54 v output20/X (sky130_fd_sc_hd__buf_2)
                                         alu_control[2] (net)
                  0.09    0.00    0.54 v alu_control[2] (out)
                                  0.54   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -1.00   -0.75   output external delay
                                 -0.75   data required time
-----------------------------------------------------------------------------
                                 -0.75   data required time
                                 -0.54   data arrival time
-----------------------------------------------------------------------------
                                  1.29   slack (MET)


Startpoint: _47_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: alu_control[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _47_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.02    0.08    0.36    0.36 v _47_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         net19 (net)
                  0.08    0.00    0.36 v output19/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.19    0.55 v output19/X (sky130_fd_sc_hd__buf_2)
                                         alu_control[1] (net)
                  0.09    0.00    0.55 v alu_control[1] (out)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -1.00   -0.75   output external delay
                                 -0.75   data required time
-----------------------------------------------------------------------------
                                 -0.75   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  1.30   slack (MET)



worst slack corner Typical: 0.4024
min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= Typical Corner ===================================

Startpoint: funct7[3] (input port clocked by clk)
Endpoint: _47_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          1.00    1.00 v input external delay
     1    0.00    0.02    0.01    1.01 v funct7[3] (in)
                                         funct7[3] (net)
                  0.02    0.00    1.01 v input7/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.01    0.04    0.09    1.10 v input7/X (sky130_fd_sc_hd__clkbuf_1)
                                         net7 (net)
                  0.04    0.00    1.10 v _27_/A (sky130_fd_sc_hd__or4_1)
     1    0.00    0.10    0.56    1.66 v _27_/X (sky130_fd_sc_hd__or4_1)
                                         _07_ (net)
                  0.10    0.00    1.66 v _28_/C (sky130_fd_sc_hd__nor3_1)
     1    0.01    0.26    0.25    1.91 ^ _28_/Y (sky130_fd_sc_hd__nor3_1)
                                         _08_ (net)
                  0.26    0.00    1.91 ^ _36_/A1 (sky130_fd_sc_hd__o311a_2)
     3    0.02    0.11    0.29    2.20 ^ _36_/X (sky130_fd_sc_hd__o311a_2)
                                         _16_ (net)
                  0.11    0.00    2.21 ^ _41_/S (sky130_fd_sc_hd__mux2_1)
     1    0.01    0.08    0.39    2.59 v _41_/X (sky130_fd_sc_hd__mux2_1)
                                         _20_ (net)
                  0.08    0.00    2.59 v _42_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.02    0.09    0.21    2.80 v _42_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         _01_ (net)
                  0.09    0.00    2.81 v _47_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.81   data arrival time

                  0.15    5.00    5.00   clock clk (rise edge)
                          0.00    5.00   clock network delay (ideal)
                         -0.25    4.75   clock uncertainty
                          0.00    4.75   clock reconvergence pessimism
                                  4.75 ^ _47_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.11    4.64   library setup time
                                  4.64   data required time
-----------------------------------------------------------------------------
                                  4.64   data required time
                                 -2.81   data arrival time
-----------------------------------------------------------------------------
                                  1.84   slack (MET)


Startpoint: funct7[3] (input port clocked by clk)
Endpoint: _48_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          1.00    1.00 v input external delay
     1    0.00    0.02    0.01    1.01 v funct7[3] (in)
                                         funct7[3] (net)
                  0.02    0.00    1.01 v input7/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.01    0.04    0.09    1.10 v input7/X (sky130_fd_sc_hd__clkbuf_1)
                                         net7 (net)
                  0.04    0.00    1.10 v _27_/A (sky130_fd_sc_hd__or4_1)
     1    0.00    0.10    0.56    1.66 v _27_/X (sky130_fd_sc_hd__or4_1)
                                         _07_ (net)
                  0.10    0.00    1.66 v _28_/C (sky130_fd_sc_hd__nor3_1)
     1    0.01    0.26    0.25    1.91 ^ _28_/Y (sky130_fd_sc_hd__nor3_1)
                                         _08_ (net)
                  0.26    0.00    1.91 ^ _36_/A1 (sky130_fd_sc_hd__o311a_2)
     3    0.02    0.11    0.29    2.20 ^ _36_/X (sky130_fd_sc_hd__o311a_2)
                                         _16_ (net)
                  0.11    0.00    2.20 ^ _44_/S (sky130_fd_sc_hd__mux2_1)
     1    0.01    0.08    0.37    2.58 v _44_/X (sky130_fd_sc_hd__mux2_1)
                                         _22_ (net)
                  0.08    0.00    2.58 v _45_/A (sky130_fd_sc_hd__buf_1)
     1    0.01    0.05    0.13    2.71 v _45_/X (sky130_fd_sc_hd__buf_1)
                                         _02_ (net)
                  0.05    0.00    2.71 v _48_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.71   data arrival time

                  0.15    5.00    5.00   clock clk (rise edge)
                          0.00    5.00   clock network delay (ideal)
                         -0.25    4.75   clock uncertainty
                          0.00    4.75   clock reconvergence pessimism
                                  4.75 ^ _48_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.09    4.66   library setup time
                                  4.66   data required time
-----------------------------------------------------------------------------
                                  4.66   data required time
                                 -2.71   data arrival time
-----------------------------------------------------------------------------
                                  1.95   slack (MET)


Startpoint: funct7[3] (input port clocked by clk)
Endpoint: _46_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          1.00    1.00 v input external delay
     1    0.00    0.02    0.01    1.01 v funct7[3] (in)
                                         funct7[3] (net)
                  0.02    0.00    1.01 v input7/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.01    0.04    0.09    1.10 v input7/X (sky130_fd_sc_hd__clkbuf_1)
                                         net7 (net)
                  0.04    0.00    1.10 v _27_/A (sky130_fd_sc_hd__or4_1)
     1    0.00    0.10    0.56    1.66 v _27_/X (sky130_fd_sc_hd__or4_1)
                                         _07_ (net)
                  0.10    0.00    1.66 v _28_/C (sky130_fd_sc_hd__nor3_1)
     1    0.01    0.26    0.25    1.91 ^ _28_/Y (sky130_fd_sc_hd__nor3_1)
                                         _08_ (net)
                  0.26    0.00    1.91 ^ _36_/A1 (sky130_fd_sc_hd__o311a_2)
     3    0.02    0.11    0.29    2.20 ^ _36_/X (sky130_fd_sc_hd__o311a_2)
                                         _16_ (net)
                  0.11    0.00    2.20 ^ _37_/S (sky130_fd_sc_hd__mux2_1)
     1    0.01    0.09    0.39    2.59 v _37_/X (sky130_fd_sc_hd__mux2_1)
                                         _17_ (net)
                  0.09    0.00    2.60 v _38_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.12    2.71 v _38_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _00_ (net)
                  0.03    0.00    2.71 v _46_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.71   data arrival time

                  0.15    5.00    5.00   clock clk (rise edge)
                          0.00    5.00   clock network delay (ideal)
                         -0.25    4.75   clock uncertainty
                          0.00    4.75   clock reconvergence pessimism
                                  4.75 ^ _46_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    4.67   library setup time
                                  4.67   data required time
-----------------------------------------------------------------------------
                                  4.67   data required time
                                 -2.71   data arrival time
-----------------------------------------------------------------------------
                                  1.96   slack (MET)


Startpoint: _47_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: alu_control[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _47_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.02    0.16    0.45    0.45 ^ _47_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         net19 (net)
                  0.16    0.00    0.45 ^ output19/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.25    0.70 ^ output19/X (sky130_fd_sc_hd__buf_2)
                                         alu_control[1] (net)
                  0.17    0.00    0.70 ^ alu_control[1] (out)
                                  0.70   data arrival time

                  0.15    5.00    5.00   clock clk (rise edge)
                          0.00    5.00   clock network delay (ideal)
                         -0.25    4.75   clock uncertainty
                          0.00    4.75   clock reconvergence pessimism
                         -1.00    3.75   output external delay
                                  3.75   data required time
-----------------------------------------------------------------------------
                                  3.75   data required time
                                 -0.70   data arrival time
-----------------------------------------------------------------------------
                                  3.05   slack (MET)


Startpoint: _48_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: alu_control[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _48_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.02    0.15    0.44    0.44 ^ _48_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         net20 (net)
                  0.15    0.00    0.44 ^ output20/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.24    0.68 ^ output20/X (sky130_fd_sc_hd__buf_2)
                                         alu_control[2] (net)
                  0.17    0.00    0.68 ^ alu_control[2] (out)
                                  0.68   data arrival time

                  0.15    5.00    5.00   clock clk (rise edge)
                          0.00    5.00   clock network delay (ideal)
                         -0.25    4.75   clock uncertainty
                          0.00    4.75   clock reconvergence pessimism
                         -1.00    3.75   output external delay
                                  3.75   data required time
-----------------------------------------------------------------------------
                                  3.75   data required time
                                 -0.68   data arrival time
-----------------------------------------------------------------------------
                                  3.07   slack (MET)


Startpoint: _46_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: alu_control[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _46_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.10    0.40    0.40 ^ _46_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         net18 (net)
                  0.10    0.00    0.40 ^ output18/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.23    0.63 ^ output18/X (sky130_fd_sc_hd__buf_2)
                                         alu_control[0] (net)
                  0.17    0.00    0.63 ^ alu_control[0] (out)
                                  0.63   data arrival time

                  0.15    5.00    5.00   clock clk (rise edge)
                          0.00    5.00   clock network delay (ideal)
                         -0.25    4.75   clock uncertainty
                          0.00    4.75   clock reconvergence pessimism
                         -1.00    3.75   output external delay
                                  3.75   data required time
-----------------------------------------------------------------------------
                                  3.75   data required time
                                 -0.63   data arrival time
-----------------------------------------------------------------------------
                                  3.12   slack (MET)



worst slack corner Typical: 1.8365
max_report_end
checks_report

===========================================================================
report_checks -unconstrained
===========================================================================
======================= Typical Corner ===================================

Startpoint: funct7[3] (input port clocked by clk)
Endpoint: _47_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          1.00    1.00 v input external delay
     1    0.00    0.02    0.01    1.01 v funct7[3] (in)
                                         funct7[3] (net)
                  0.02    0.00    1.01 v input7/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.01    0.04    0.09    1.10 v input7/X (sky130_fd_sc_hd__clkbuf_1)
                                         net7 (net)
                  0.04    0.00    1.10 v _27_/A (sky130_fd_sc_hd__or4_1)
     1    0.00    0.10    0.56    1.66 v _27_/X (sky130_fd_sc_hd__or4_1)
                                         _07_ (net)
                  0.10    0.00    1.66 v _28_/C (sky130_fd_sc_hd__nor3_1)
     1    0.01    0.26    0.25    1.91 ^ _28_/Y (sky130_fd_sc_hd__nor3_1)
                                         _08_ (net)
                  0.26    0.00    1.91 ^ _36_/A1 (sky130_fd_sc_hd__o311a_2)
     3    0.02    0.11    0.29    2.20 ^ _36_/X (sky130_fd_sc_hd__o311a_2)
                                         _16_ (net)
                  0.11    0.00    2.21 ^ _41_/S (sky130_fd_sc_hd__mux2_1)
     1    0.01    0.08    0.39    2.59 v _41_/X (sky130_fd_sc_hd__mux2_1)
                                         _20_ (net)
                  0.08    0.00    2.59 v _42_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.02    0.09    0.21    2.80 v _42_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         _01_ (net)
                  0.09    0.00    2.81 v _47_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.81   data arrival time

                  0.15    5.00    5.00   clock clk (rise edge)
                          0.00    5.00   clock network delay (ideal)
                         -0.25    4.75   clock uncertainty
                          0.00    4.75   clock reconvergence pessimism
                                  4.75 ^ _47_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.11    4.64   library setup time
                                  4.64   data required time
-----------------------------------------------------------------------------
                                  4.64   data required time
                                 -2.81   data arrival time
-----------------------------------------------------------------------------
                                  1.84   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= Typical Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= Typical Corner ===================================


max slew violations count Typical: 0
max fanout violations count Typical: 0
max cap violations count Typical: 0

===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 70 unannotated drivers.
 clk
 funct3[0]
 funct3[1]
 funct3[2]
 funct7[0]
 funct7[1]
 funct7[2]
 funct7[3]
 funct7[4]
 funct7[5]
 funct7[6]
 opcode[0]
 opcode[1]
 opcode[2]
 opcode[3]
 opcode[4]
 opcode[5]
 opcode[6]
 CONTROL_21/HI
 CONTROL_21/LO
 CONTROL_22/HI
 CONTROL_22/LO
 _23_/X
 _24_/X
 _25_/Y
 _26_/Y
 _27_/X
 _28_/Y
 _29_/Y
 _30_/Y
 _31_/X
 _32_/X
 _33_/X
 _35_/X
 _36_/X
 _37_/X
 _38_/X
 _39_/X
 _40_/Y
 _41_/X
 _42_/X
 _43_/X
 _44_/X
 _45_/X
 _46_/Q
 _47_/Q
 _48_/Q
 clkbuf_0_clk/X
 clkbuf_1_0__f_clk/X
 clkbuf_1_1__f_clk/X
 input1/X
 input10/X
 input11/X
 input12/X
 input13/X
 input14/X
 input15/X
 input16/X
 input17/X
 input2/X
 input3/X
 input4/X
 input5/X
 input6/X
 input7/X
 input8/X
 input9/X
 output18/X
 output19/X
 output20/X
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 2 unconstrained endpoints.
  alu_control[3]
  regwrite_control
checks_report_end
power_report

===========================================================================
 report_power
============================================================================
======================= Typical Corner ===================================

Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.54e-05   1.46e-06   2.53e-11   2.68e-05  16.1%
Combinational          1.10e-04   3.04e-05   4.40e-10   1.40e-04  83.9%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.35e-04   3.19e-05   4.65e-10   1.67e-04 100.0%
                          80.9%      19.1%       0.0%

power_report_end
skew_report

===========================================================================
report_clock_skew
============================================================================
Clock clk
Latency      CRPR       Skew
_46_/CLK ^
   0.30
_46_/CLK ^
   0.27      0.00       0.03

skew_report_end
summary_report

===========================================================================
report_tns
============================================================================
tns 0.00

===========================================================================
report_wns
============================================================================
wns 0.00

===========================================================================
report_worst_slack -max (Setup)
============================================================================
worst slack 1.84

===========================================================================
report_worst_slack -min (Hold)
============================================================================
worst slack 0.40
summary_report_end
area_report

===========================================================================
report_design_area
============================================================================
Design area 631 u^2 5% utilization.
area_report_end
[WARNING] Did not save OpenROAD database!
Writing SDF to '/openlane/designs/control/runs/RUN_2023.11.01_13.00.05/results/signoff/CONTROL.sdf'…
Writing timing model to '/openlane/designs/control/runs/RUN_2023.11.01_13.00.05/results/signoff/CONTROL.lib'…
