// Seed: 577718268
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_16;
  supply1 id_17 = (1);
  assign id_15 = 1 & id_10 & 1;
  wire id_18;
  wire id_19;
  wire id_20;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output wor id_0,
    output tri id_1
    , id_3, id_4
);
  uwire id_5;
  wire  id_6;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_3,
      id_4,
      id_3,
      id_4,
      id_5,
      id_5,
      id_3,
      id_6,
      id_6,
      id_4,
      id_3,
      id_4,
      id_4
  );
  tranif0 (id_4, (1 + id_5), id_4, 1);
endmodule
