V3 146
FL C:/EDK91/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/address_decoder.vhd 2007/02/09.16:41:35 J.33
EN plb_ipif_v2_01_a/address_decoder 1214555542 \
      FL C:/EDK91/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/address_decoder.vhd \
      PB ieee/std_logic_1164 1173395717 PB ieee/std_logic_arith 1173395718 \
      PB ieee/STD_LOGIC_UNSIGNED 1173395719 LB unisim LB proc_common_v1_00_b \
      PB proc_common_v1_00_b/proc_common_pkg 1214555466 \
      EN proc_common_v1_00_b/pselect 1214555469 EN proc_common_v1_00_b/or_gate 1214555471 \
      LB ipif_common_v1_00_e PB ipif_common_v1_00_e/ipif_pkg 1214555486
AR plb_ipif_v2_01_a/address_decoder/IMP 1214555543 \
      FL C:/EDK91/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/address_decoder.vhd \
      EN plb_ipif_v2_01_a/address_decoder 1214555542 CP pselect CP integer \
      CP std_logic_vector CP or_gate CP std_logic
FL C:/EDK91/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/addr_reg_cntr_brst.vhd 2007/02/09.16:41:19 J.33
EN plb_ipif_v2_01_a/addr_reg_cntr_brst 1214555546 \
      FL C:/EDK91/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/addr_reg_cntr_brst.vhd \
      PB ieee/std_logic_1164 1173395717 PB ieee/std_logic_arith 1173395718 \
      LB proc_common_v1_00_b PB proc_common_v1_00_b/proc_common_pkg 1214555466
AR plb_ipif_v2_01_a/addr_reg_cntr_brst/implementation 1214555547 \
      FL C:/EDK91/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/addr_reg_cntr_brst.vhd \
      EN plb_ipif_v2_01_a/addr_reg_cntr_brst 1214555546 CP integer \
      CP std_logic_vector CP unsigned CP std_logic
FL C:/EDK91/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/determinate_timer.vhd 2007/02/09.16:41:36 J.33
EN plb_ipif_v2_01_a/determinate_timer 1214555544 \
      FL C:/EDK91/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/determinate_timer.vhd \
      PB ieee/std_logic_1164 1173395717 PH ieee/NUMERIC_STD 1173395723 \
      PB ieee/std_logic_arith 1173395718 PB ieee/STD_LOGIC_UNSIGNED 1173395719 \
      LB proc_common_v1_00_b PB proc_common_v1_00_b/proc_common_pkg 1214555466 \
      LB ipif_common_v1_00_e PB ipif_common_v1_00_e/ipif_pkg 1214555486 LB unisim \
      PH unisim/VCOMPONENTS 1173822169 LB plb_ipif_v2_01_a \
      EN plb_ipif_v2_01_a/pf_counter_top 1214555517
AR plb_ipif_v2_01_a/determinate_timer/implementation 1214555545 \
      FL C:/EDK91/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/determinate_timer.vhd \
      EN plb_ipif_v2_01_a/determinate_timer 1214555544 \
      CP plb_ipif_v2_01_a/pf_counter_top
FL C:/EDK91/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/ipif_control_rd.vhd 2007/02/09.16:41:10 J.33
EN plb_ipif_v2_01_a/ipif_control_rd 1214555538 \
      FL C:/EDK91/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/ipif_control_rd.vhd \
      PB ieee/std_logic_1164 1173395717 PB ieee/std_logic_arith 1173395718
AR plb_ipif_v2_01_a/ipif_control_rd/implementation 1214555539 \
      FL C:/EDK91/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/ipif_control_rd.vhd \
      EN plb_ipif_v2_01_a/ipif_control_rd 1214555538 CP std_logic_vector \
      CP integer
FL C:/EDK91/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/ipif_control_wr_dre.vhd 2007/02/09.16:41:08 J.33
EN plb_ipif_v2_01_a/ipif_control_wr_dre 1214555530 \
      FL C:/EDK91/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/ipif_control_wr_dre.vhd \
      PB ieee/std_logic_1164 1173395717 PB ieee/std_logic_arith 1173395718 \
      LB proc_common_v1_00_b PB proc_common_v1_00_b/proc_common_pkg 1214555466 \
      LB dre_v1_00_a
AR plb_ipif_v2_01_a/ipif_control_wr_dre/implementation 1214555531 \
      FL C:/EDK91/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/ipif_control_wr_dre.vhd \
      EN plb_ipif_v2_01_a/ipif_control_wr_dre 1214555530 CP integer CP std_logic \
      CP std_logic_vector CP in CP out CP dre_64_top
FL C:/EDK91/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/ipif_reset.vhd 2007/02/09.16:41:35 J.33
EN plb_ipif_v2_01_a/ipif_reset 1214555550 \
      FL C:/EDK91/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/ipif_reset.vhd \
      PB ieee/std_logic_1164 1173395717 PB ieee/std_logic_arith 1173395718
AR plb_ipif_v2_01_a/ipif_reset/implementation 1214555551 \
      FL C:/EDK91/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/ipif_reset.vhd \
      EN plb_ipif_v2_01_a/ipif_reset 1214555550 CP std_logic_vector CP std_logic
FL C:/EDK91/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd 2007/02/09.16:41:04 J.33
EN plb_ipif_v2_01_a/master_attachment 1214555560 \
      FL C:/EDK91/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd \
      LB unisim PB ieee/std_logic_1164 1173395717 PB ieee/STD_LOGIC_UNSIGNED 1173395719 \
      PB ieee/std_logic_arith 1173395718 PB ieee/std_logic_misc 1173395718 \
      LB proc_common_v1_00_b EN proc_common_v1_00_b/srl_fifo2 1214555477 \
      PB proc_common_v1_00_b/proc_common_pkg 1214555466
AR plb_ipif_v2_01_a/master_attachment/implementation 1214555561 \
      FL C:/EDK91/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd \
      EN plb_ipif_v2_01_a/master_attachment 1214555560 CP FDRE CP FDRSE \
      CP std_logic_vector CP srl_fifo2
FL C:/EDK91/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_adder.vhd 2007/02/09.16:41:46 J.33
EN plb_ipif_v2_01_a/pf_adder 1214555519 \
      FL C:/EDK91/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_adder.vhd \
      PB ieee/std_logic_1164 1173395717 LB unisim
AR plb_ipif_v2_01_a/pf_adder/implementation 1214555520 \
      FL C:/EDK91/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_adder.vhd \
      EN plb_ipif_v2_01_a/pf_adder 1214555519 CP pf_adder_bit
FL C:/EDK91/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_adder_bit.vhd 2007/02/09.16:41:42 J.33
EN plb_ipif_v2_01_a/pf_adder_bit 1214555487 \
      FL C:/EDK91/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_adder_bit.vhd \
      PB ieee/std_logic_1164 1173395717 LB unisim LB proc_common_v1_00_b \
      EN proc_common_v1_00_b/inferred_lut4 1214555481
AR plb_ipif_v2_01_a/pf_adder_bit/implementation 1214555488 \
      FL C:/EDK91/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_adder_bit.vhd \
      EN plb_ipif_v2_01_a/pf_adder_bit 1214555487 CP inferred_lut4 CP MUXCY \
      CP XORCY CP FDRE
FL C:/EDK91/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_counter.vhd 2007/02/09.16:41:47 J.33
EN plb_ipif_v2_01_a/pf_counter 1214555489 \
      FL C:/EDK91/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_counter.vhd \
      PB ieee/std_logic_1164 1173395717 LB unisim PH unisim/VCOMPONENTS 1173822169 \
      LB plb_ipif_v2_01_a EN plb_ipif_v2_01_a/pf_counter_bit 1214555483
AR plb_ipif_v2_01_a/pf_counter/implementation 1214555490 \
      FL C:/EDK91/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_counter.vhd \
      EN plb_ipif_v2_01_a/pf_counter 1214555489 \
      CP plb_ipif_v2_01_a/pf_counter_bit CP FDRE
FL C:/EDK91/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_counter_bit.vhd 2007/02/09.16:41:45 J.33
EN plb_ipif_v2_01_a/pf_counter_bit 1214555483 \
      FL C:/EDK91/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_counter_bit.vhd \
      PB ieee/std_logic_1164 1173395717 LB unisim LB proc_common_v1_00_b \
      EN proc_common_v1_00_b/inferred_lut4 1214555481
AR plb_ipif_v2_01_a/pf_counter_bit/implementation 1214555484 \
      FL C:/EDK91/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_counter_bit.vhd \
      EN plb_ipif_v2_01_a/pf_counter_bit 1214555483 CP inferred_lut4 CP MUXCY \
      CP XORCY CP FDRE
FL C:/EDK91/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_counter_top.vhd 2007/02/09.16:41:49 J.33
EN plb_ipif_v2_01_a/pf_counter_top 1214555517 \
      FL C:/EDK91/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_counter_top.vhd \
      PB ieee/std_logic_1164 1173395717 LB unisim PH unisim/VCOMPONENTS 1173822169 \
      LB plb_ipif_v2_01_a EN plb_ipif_v2_01_a/pf_counter 1214555489
AR plb_ipif_v2_01_a/pf_counter_top/implementation 1214555518 \
      FL C:/EDK91/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_counter_top.vhd \
      EN plb_ipif_v2_01_a/pf_counter_top 1214555517 \
      CP plb_ipif_v2_01_a/pf_counter
FL C:/EDK91/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_dly1_mux.vhd 2007/02/09.16:41:46 J.33
EN plb_ipif_v2_01_a/pf_dly1_mux 1214555521 \
      FL C:/EDK91/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_dly1_mux.vhd \
      PB ieee/std_logic_1164 1173395717 LB unisim LB proc_common_v1_00_b \
      EN proc_common_v1_00_b/inferred_lut4 1214555481
AR plb_ipif_v2_01_a/pf_dly1_mux/implementation 1214555522 \
      FL C:/EDK91/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_dly1_mux.vhd \
      EN plb_ipif_v2_01_a/pf_dly1_mux 1214555521 CP inferred_lut4 CP FDRE
FL C:/EDK91/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_dpram_select.vhd 2007/02/09.16:41:06 J.33
EN plb_ipif_v2_01_a/pf_dpram_select 1214555534 \
      FL C:/EDK91/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_dpram_select.vhd \
      PB ieee/std_logic_1164 1173395717 PH ieee/NUMERIC_STD 1173395723 LB unisim
AR plb_ipif_v2_01_a/pf_dpram_select/implementation 1214555535 \
      FL C:/EDK91/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_dpram_select.vhd \
      EN plb_ipif_v2_01_a/pf_dpram_select 1214555534 CP in CP out CP integer \
      CP dbus_slice_array CP pdbus_slice_array CP std_logic_vector CP std_logic \
      CP RAMB16_S36_S36 CP RAMB16_S18_S18 CP RAMB16_S9_S9 CP RAMB16_S4_S4 \
      CP RAMB16_S2_S2 CP RAMB16_S1_S1 CP RAMB4_S1_S1 CP RAMB4_S2_S2 CP RAMB4_S4_S4 \
      CP RAMB4_S8_S8 CP RAMB4_S16_S16
FL C:/EDK91/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_occ_counter.vhd 2007/02/09.16:41:45 J.33
EN plb_ipif_v2_01_a/pf_occ_counter 1214555491 \
      FL C:/EDK91/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_occ_counter.vhd \
      PB ieee/std_logic_1164 1173395717 LB unisim PH unisim/VCOMPONENTS 1173822169 \
      LB plb_ipif_v2_01_a EN plb_ipif_v2_01_a/pf_counter_bit 1214555483
AR plb_ipif_v2_01_a/pf_occ_counter/implementation 1214555492 \
      FL C:/EDK91/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_occ_counter.vhd \
      EN plb_ipif_v2_01_a/pf_occ_counter 1214555491 CP MUXCY \
      CP plb_ipif_v2_01_a/pf_counter_bit
FL C:/EDK91/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_occ_counter_top.vhd 2007/02/09.16:41:37 J.33
EN plb_ipif_v2_01_a/pf_occ_counter_top 1214555515 \
      FL C:/EDK91/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_occ_counter_top.vhd \
      PB ieee/std_logic_1164 1173395717 LB unisim PH unisim/VCOMPONENTS 1173822169 \
      LB plb_ipif_v2_01_a EN plb_ipif_v2_01_a/pf_occ_counter 1214555491
AR plb_ipif_v2_01_a/pf_occ_counter_top/implementation 1214555516 \
      FL C:/EDK91/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_occ_counter_top.vhd \
      EN plb_ipif_v2_01_a/pf_occ_counter_top 1214555515 \
      CP plb_ipif_v2_01_a/pf_occ_counter
FL C:/EDK91/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/plb_dma_sg.vhd 2007/02/09.16:41:19 J.33
EN plb_ipif_v2_01_a/plb_dma_sg 1214555558 \
      FL C:/EDK91/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/plb_dma_sg.vhd \
      PB ieee/std_logic_1164 1173395717 PB ieee/std_logic_arith 1173395718 \
      PB ieee/STD_LOGIC_UNSIGNED 1173395719 PH ieee/NUMERIC_STD 1173395723 \
      LB ipif_common_v1_00_e PB ipif_common_v1_00_e/ipif_pkg 1214555486 \
      PB ipif_common_v1_00_e/dma_sg_pkg 1214555504 \
      PH ipif_common_v1_00_e/dma_sg_cmp 1214555502 LB unisim
AR plb_ipif_v2_01_a/plb_dma_sg/implementation 1214555559 \
      FL C:/EDK91/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/plb_dma_sg.vhd \
      EN plb_ipif_v2_01_a/plb_dma_sg 1214555558 CP dma_sg
FL C:/EDK91/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/plb_ipif.vhd 2007/02/09.16:41:04 J.33
EN plb_ipif_v2_01_a/plb_ipif 1214555562 \
      FL C:/EDK91/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/plb_ipif.vhd \
      PB ieee/std_logic_1164 1173395717 PB ieee/STD_LOGIC_UNSIGNED 1173395719 \
      PB ieee/std_logic_arith 1173395718 LB proc_common_v1_00_b \
      PB proc_common_v1_00_b/proc_common_pkg 1214555466 \
      PB proc_common_v1_00_b/family 1214555480 LB ipif_common_v1_00_e \
      PB ipif_common_v1_00_e/ipif_pkg 1214555486 LB plb_ipif_v2_01_a
AR plb_ipif_v2_01_a/plb_ipif/implementation 1214555563 \
      FL C:/EDK91/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/plb_ipif.vhd \
      EN plb_ipif_v2_01_a/plb_ipif 1214555562 CP or_gate \
      CP plb_slave_attach_dtime_dma CP ipif_steer CP integer CP std_logic_vector \
      CP BOOLEAN CP in CP out CP ipif_reset CP INTEGER_ARRAY_TYPE \
      CP interrupt_control CP plb_sesr_sear CP std_logic CP rdpfifo_top \
      CP wrpfifo_top CP SLV64_ARRAY_TYPE CP plb_dma_sg CP arb_states_type \
      CP master_attachment
FL C:/EDK91/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/plb_sesr_sear.vhd 2007/02/09.16:41:32 J.33
EN plb_ipif_v2_01_a/plb_sesr_sear 1214555552 \
      FL C:/EDK91/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/plb_sesr_sear.vhd \
      PB ieee/std_logic_1164 1173395717 PB ieee/std_logic_arith 1173395718
AR plb_ipif_v2_01_a/plb_sesr_sear/implementation 1214555553 \
      FL C:/EDK91/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/plb_sesr_sear.vhd \
      EN plb_ipif_v2_01_a/plb_sesr_sear 1214555552 CP std_logic CP BOOLEAN \
      CP std_logic_vector
FL C:/EDK91/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/plb_slave_attach_dtime_dma.vhd 2007/02/09.16:41:04 J.33
EN plb_ipif_v2_01_a/plb_slave_attach_dtime_dma 1214555548 \
      FL C:/EDK91/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/plb_slave_attach_dtime_dma.vhd \
      PB ieee/std_logic_1164 1173395717 PB ieee/STD_LOGIC_UNSIGNED 1173395719 \
      PB ieee/std_logic_arith 1173395718 LB proc_common_v1_00_b \
      PB proc_common_v1_00_b/proc_common_pkg 1214555466 \
      EN proc_common_v1_00_b/pselect 1214555469 EN proc_common_v1_00_b/or_gate 1214555471 \
      EN proc_common_v1_00_b/srl_fifo2 1214555477 LB ipif_common_v1_00_e \
      PB ipif_common_v1_00_e/ipif_pkg 1214555486 LB plb_ipif_v2_01_a
AR plb_ipif_v2_01_a/plb_slave_attach_dtime_dma/implementation 1214555549 \
      FL C:/EDK91/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/plb_slave_attach_dtime_dma.vhd \
      EN plb_ipif_v2_01_a/plb_slave_attach_dtime_dma 1214555548 CP integer \
      CP PLB_ADDR_CNTRL_STATES CP PLB_WRDATA_CNTRL_STATES \
      CP PLB_RDDATA_CNTRL_STATES CP IPIF_WR_CNTRL_STATES CP BOOLEAN CP std_logic \
      CP std_logic_vector CP address_decoder CP srl_fifo2 CP determinate_timer \
      CP addr_reg_cntr_brst CP PLB_DATA_CNTRL_STATES
FL C:/EDK91/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/rdpfifo_dp_cntl.vhd 2007/02/09.16:41:06 J.33
EN plb_ipif_v2_01_a/rdpfifo_dp_cntl 1214555540 \
      FL C:/EDK91/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/rdpfifo_dp_cntl.vhd \
      PB ieee/std_logic_1164 1173395717 PB ieee/std_logic_arith 1173395718 \
      PB ieee/STD_LOGIC_UNSIGNED 1173395719 LB unisim PH unisim/VCOMPONENTS 1173822169 \
      LB plb_ipif_v2_01_a EN plb_ipif_v2_01_a/pf_counter_top 1214555517 \
      EN plb_ipif_v2_01_a/pf_occ_counter_top 1214555515 \
      EN plb_ipif_v2_01_a/pf_adder 1214555519
AR plb_ipif_v2_01_a/rdpfifo_dp_cntl/implementation 1214555541 \
      FL C:/EDK91/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/rdpfifo_dp_cntl.vhd \
      EN plb_ipif_v2_01_a/rdpfifo_dp_cntl 1214555540 CP std_logic \
      CP transition_state_type CP std_logic_vector \
      CP plb_ipif_v2_01_a/pf_occ_counter_top CP plb_ipif_v2_01_a/pf_counter_top \
      CP BOOLEAN CP plb_ipif_v2_01_a/pf_adder
FL C:/EDK91/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/rdpfifo_top.vhd 2007/02/09.16:41:37 J.33
EN plb_ipif_v2_01_a/rdpfifo_top 1214555554 \
      FL C:/EDK91/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/rdpfifo_top.vhd \
      PB ieee/std_logic_1164 1173395717 PB ieee/std_logic_arith 1173395718 \
      LB unisim PH unisim/VCOMPONENTS 1173822169 LB plb_ipif_v2_01_a \
      EN plb_ipif_v2_01_a/ipif_control_rd 1214555538 \
      EN plb_ipif_v2_01_a/rdpfifo_dp_cntl 1214555540 \
      EN plb_ipif_v2_01_a/pf_dpram_select 1214555534 \
      EN plb_ipif_v2_01_a/srl16_fifo 1214555536
AR plb_ipif_v2_01_a/rdpfifo_top/implementation 1214555555 \
      FL C:/EDK91/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/rdpfifo_top.vhd \
      EN plb_ipif_v2_01_a/rdpfifo_top 1214555554 \
      CP plb_ipif_v2_01_a/ipif_control_rd CP plb_ipif_v2_01_a/rdpfifo_dp_cntl \
      CP plb_ipif_v2_01_a/pf_dpram_select CP plb_ipif_v2_01_a/srl16_fifo
FL C:/EDK91/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/srl16_fifo.vhd 2007/02/09.16:41:37 J.33
EN plb_ipif_v2_01_a/srl16_fifo 1214555536 \
      FL C:/EDK91/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/srl16_fifo.vhd \
      LB unisim PH unisim/VCOMPONENTS 1173822169 LB plb_ipif_v2_01_a \
      EN plb_ipif_v2_01_a/pf_occ_counter_top 1214555515 \
      EN plb_ipif_v2_01_a/pf_counter_top 1214555517 EN plb_ipif_v2_01_a/pf_adder 1214555519 \
      PB ieee/std_logic_1164 1173395717 PB ieee/std_logic_arith 1173395718 \
      PB ieee/STD_LOGIC_UNSIGNED 1173395719
AR plb_ipif_v2_01_a/srl16_fifo/implementation 1214555537 \
      FL C:/EDK91/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/srl16_fifo.vhd \
      EN plb_ipif_v2_01_a/srl16_fifo 1214555536 \
      CP plb_ipif_v2_01_a/pf_occ_counter_top CP plb_ipif_v2_01_a/pf_counter_top \
      CP SRL16E CP BOOLEAN CP integer CP std_logic_vector \
      CP plb_ipif_v2_01_a/pf_adder
FL C:/EDK91/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/wrpfifo_dp_cntl.vhd 2007/02/09.16:41:09 J.33
EN plb_ipif_v2_01_a/wrpfifo_dp_cntl 1214555532 \
      FL C:/EDK91/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/wrpfifo_dp_cntl.vhd \
      PB ieee/std_logic_1164 1173395717 PB ieee/std_logic_arith 1173395718 \
      PB ieee/STD_LOGIC_UNSIGNED 1173395719 LB unisim PH unisim/VCOMPONENTS 1173822169 \
      LB plb_ipif_v2_01_a EN plb_ipif_v2_01_a/pf_counter_top 1214555517 \
      EN plb_ipif_v2_01_a/pf_occ_counter_top 1214555515 \
      EN plb_ipif_v2_01_a/pf_adder 1214555519 EN plb_ipif_v2_01_a/pf_dly1_mux 1214555521
AR plb_ipif_v2_01_a/wrpfifo_dp_cntl/implementation 1214555533 \
      FL C:/EDK91/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/wrpfifo_dp_cntl.vhd \
      EN plb_ipif_v2_01_a/wrpfifo_dp_cntl 1214555532 CP std_logic \
      CP transition_state_type CP std_logic_vector CP plb_ipif_v2_01_a/pf_dly1_mux \
      CP plb_ipif_v2_01_a/pf_occ_counter_top CP plb_ipif_v2_01_a/pf_counter_top \
      CP BOOLEAN CP plb_ipif_v2_01_a/pf_adder
FL C:/EDK91/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/wrpfifo_top.vhd 2007/02/09.16:41:21 J.33
EN plb_ipif_v2_01_a/wrpfifo_top 1214555556 \
      FL C:/EDK91/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/wrpfifo_top.vhd \
      PB ieee/std_logic_1164 1173395717 PB ieee/std_logic_arith 1173395718 \
      LB dre_v1_00_a LB unisim PH unisim/VCOMPONENTS 1173822169 LB plb_ipif_v2_01_a \
      EN plb_ipif_v2_01_a/ipif_control_wr_dre 1214555530 \
      EN plb_ipif_v2_01_a/wrpfifo_dp_cntl 1214555532 \
      EN plb_ipif_v2_01_a/pf_dpram_select 1214555534 \
      EN plb_ipif_v2_01_a/srl16_fifo 1214555536
AR plb_ipif_v2_01_a/wrpfifo_top/implementation 1214555557 \
      FL C:/EDK91/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/wrpfifo_top.vhd \
      EN plb_ipif_v2_01_a/wrpfifo_top 1214555556 \
      CP plb_ipif_v2_01_a/ipif_control_wr_dre CP plb_ipif_v2_01_a/wrpfifo_dp_cntl \
      CP plb_ipif_v2_01_a/pf_dpram_select CP plb_ipif_v2_01_a/srl16_fifo
