Analysis & Elaboration report for au
Tue Nov 27 04:25:31 2012
Quartus II Version 11.0 Build 157 04/27/2011 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration Settings
  5. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                 ;
+------------------------------------+-------------------------------------------+
; Analysis & Elaboration Status      ; Failed - Tue Nov 27 04:25:31 2012         ;
; Quartus II Version                 ; 11.0 Build 157 04/27/2011 SJ Full Version ;
; Revision Name                      ; au                                        ;
; Top-level Entity Name              ; au                                        ;
; Family                             ; Cyclone IV GX                             ;
; Total logic elements               ; N/A until Partition Merge                 ;
;     Total combinational functions  ; N/A until Partition Merge                 ;
;     Dedicated logic registers      ; N/A until Partition Merge                 ;
; Total registers                    ; N/A until Partition Merge                 ;
; Total pins                         ; N/A until Partition Merge                 ;
; Total virtual pins                 ; N/A until Partition Merge                 ;
; Total memory bits                  ; N/A until Partition Merge                 ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                 ;
; Total GXB Receiver Channel PCS     ; N/A until Partition Merge                 ;
; Total GXB Receiver Channel PMA     ; N/A until Partition Merge                 ;
; Total GXB Transmitter Channel PCS  ; N/A until Partition Merge                 ;
; Total GXB Transmitter Channel PMA  ; N/A until Partition Merge                 ;
; Total PLLs                         ; N/A until Partition Merge                 ;
+------------------------------------+-------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; au                 ; au                 ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Elaboration
    Info: Version 11.0 Build 157 04/27/2011 SJ Full Version
    Info: Processing started: Tue Nov 27 04:25:29 2012
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab5 -c au --analysis_and_elaboration
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Found 1 design units, including 0 entities, in source file src/plm6_x.vhd
    Info: Found design unit 1: PLM_6-PLM6_X
Info: Found 1 design units, including 0 entities, in source file src/plm6_mux.vhd
    Info: Found design unit 1: PLM_6-PLM6_MUX
Info: Found 1 design units, including 0 entities, in source file src/plm6_ci_plus_1.vhd
    Info: Found design unit 1: PLM_6-PLM6_Ci_plus_1
Info: Found 1 design units, including 0 entities, in source file src/plm6_c.vhd
    Info: Found design unit 1: PLM_6_2-PLM6_C
Info: Found 1 design units, including 0 entities, in source file src/plm5_y.vhd
    Info: Found design unit 1: PLM_5-PLM5_Y
Info: Found 1 design units, including 0 entities, in source file src/plm4_dc7.vhd
    Info: Found design unit 1: PLM_4-PLM4_DC7
Info: Found 1 design units, including 0 entities, in source file src/plm4_dc6.vhd
    Info: Found design unit 1: PLM_4-PLM4_DC6
Info: Found 1 design units, including 0 entities, in source file src/plm4_dc5.vhd
    Info: Found design unit 1: PLM_4-PLM4_DC5
Info: Found 1 design units, including 0 entities, in source file src/plm4_dc4.vhd
    Info: Found design unit 1: PLM_4-PLM4_DC4
Info: Found 1 design units, including 0 entities, in source file src/plm4_dc3.vhd
    Info: Found design unit 1: PLM_4-PLM4_DC3
Info: Found 1 design units, including 0 entities, in source file src/plm4_dc2.vhd
    Info: Found design unit 1: PLM_4-PLM4_DC2
Info: Found 1 design units, including 0 entities, in source file src/plm4_dc1.vhd
    Info: Found design unit 1: PLM_4-PLM4_DC1
Info: Found 1 design units, including 0 entities, in source file src/plm4_dc0.vhd
    Info: Found design unit 1: PLM_4-PLM4_DC0
Info: Found 1 design units, including 0 entities, in source file src/plm4_ci.vhd
    Info: Found design unit 1: PLM_4-PLM4_Ci
Info: Found 1 design units, including 0 entities, in source file src/plm4_c0.vhd
    Info: Found design unit 1: PLM_4-PLM4_C0
Info: Found 1 design units, including 0 entities, in source file src/plm3_xor3.vhd
    Info: Found design unit 1: PLM_3-PLM3_xor3
Info: Found 1 design units, including 0 entities, in source file src/plm3_mux.vhd
    Info: Found design unit 1: PLM_3-PLM3_MUX
Info: Found 1 design units, including 1 entities, in source file src/plm_6_2.vhd
    Info: Found entity 1: PLM_6_2
Info: Found 1 design units, including 1 entities, in source file src/plm_6.vhd
    Info: Found entity 1: PLM_6
Info: Found 1 design units, including 1 entities, in source file src/plm_5.vhd
    Info: Found entity 1: PLM_5
Info: Found 1 design units, including 1 entities, in source file src/plm_4.vhd
    Info: Found entity 1: PLM_4
Info: Found 1 design units, including 1 entities, in source file src/plm_3.vhd
    Info: Found entity 1: PLM_3
Info: Found 1 design units, including 1 entities, in source file src/or64_sc.vhd
    Info: Found entity 1: OR64_SC
Info: Found 1 design units, including 0 entities, in source file src/or64_beh.vhd
    Info: Found design unit 1: OR64_SC-OR64_BEH
Info: Found 1 design units, including 1 entities, in source file src/or8_sc.vhd
    Info: Found entity 1: OR8_SC
Info: Found 1 design units, including 0 entities, in source file src/or8_beh.vhd
    Info: Found design unit 1: OR8_SC-OR8_BEH
Info: Found 2 design units, including 1 entities, in source file src/mux8.vhd
    Info: Found design unit 1: MUX8-Behavioral
    Info: Found entity 1: MUX8
Info: Found 1 design units, including 0 entities, in source file src/lsm64_lsm.vhd
    Info: Found design unit 1: LSM64-LSM64_LSM
Info: Found 1 design units, including 1 entities, in source file src/lsm64.vhd
    Info: Found entity 1: LSM64
Info: Found 1 design units, including 0 entities, in source file src/lsm4_lsm.vhd
    Info: Found design unit 1: LSM4-LSM4_LSM
Info: Found 1 design units, including 1 entities, in source file src/lsm4.vhd
    Info: Found entity 1: LSM4
Info: Found 2 design units, including 1 entities, in source file src/fm.vhd
    Info: Found design unit 1: FM-FM_BEH
    Info: Found entity 1: FM
Info: Found 2 design units, including 1 entities, in source file src/fdre.vhd
    Info: Found design unit 1: FDRE-FDRE_BEH
    Info: Found entity 1: FDRE
Info: Found 1 design units, including 1 entities, in source file src/au.bdf
    Info: Found entity 1: au
Info: Found 2 design units, including 1 entities, in source file src/shu1.vhd
    Info: Found design unit 1: shu1-Behavior
    Info: Found entity 1: shu1
Info: Found 2 design units, including 1 entities, in source file src/shu.vhd
    Info: Found design unit 1: shu-Behavior
    Info: Found entity 1: shu
Info: Found 2 design units, including 1 entities, in source file src/rg.vhd
    Info: Found design unit 1: rg-Behavior
    Info: Found entity 1: rg
Info: Found 2 design units, including 1 entities, in source file src/mux15.vhd
    Info: Found design unit 1: mux15-Behavior
    Info: Found entity 1: mux15
Info: Elaborating entity "au" for the top level hierarchy
Warning: Converted elements in bus name "D" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning: Converted element name(s) from "D[14..0]" to "D14..0"
Warning: Converted elements in bus name "D0" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning: Converted element name(s) from "D0[14..0]" to "D014..0"
Error: Width mismatch in port "P[63..0]" of instance "inst3" and type LSM64 -- source is ""PP""
Error: Width mismatch in D[14..0] -- source is ""D[63..0]" (ID LSM64:inst3)"
Error: Can't elaborate top-level user hierarchy
Error: Quartus II Analysis & Elaboration was unsuccessful. 3 errors, 4 warnings
    Error: Peak virtual memory: 464 megabytes
    Error: Processing ended: Tue Nov 27 04:25:31 2012
    Error: Elapsed time: 00:00:02
    Error: Total CPU time (on all processors): 00:00:02


