CTS 0001 TritonCTS.cpp:184          Running TritonCTS with user-specified clock roots: {}
CTS 0002 TritonCTS.cpp:188          User did not specify clock roots.
CTS 0003 TritonCTS.cpp:280         [TritonCTS Metrics] Total number of Clock Roots: {}.
CTS 0004 TritonCTS.cpp:281         [TritonCTS Metrics] Total number of Buffers Inserted: {}.
CTS 0005 TritonCTS.cpp:282         [TritonCTS Metrics] Total number of Clock Subnets: {}.
CTS 0006 TritonCTS.cpp:283         [TritonCTS Metrics] Total number of Sinks: {}.
CTS 0007 TritonCTS.cpp:380          found
CTS 0008 TritonCTS.cpp:393          TritonCTS found {} clock nets.
CTS 0009 TritonCTS.cpp:418         {}"
CTS 0010 TritonCTS.cpp:447          has {} sinks
CTS 0011 TritonCTS.cpp:469          Number of user-input clocks: {}.
CTS 0012 TritonCTS.cpp:615             Minimum number of buffers in the clock path: {}.
CTS 0013 TritonCTS.cpp:616             Maximum number of buffers in the clock path: {}.
CTS 0014 TritonCTS.cpp:619             {} clock nets were removed/fixed.
CTS 0015 TritonCTS.cpp:622             Created {} clock nets.
CTS 0016 TritonCTS.cpp:626         {}
CTS 0017 TritonCTS.cpp:627             Max level of the clock tree: {}.
CTS 0018 TritonCTS.cpp:719             Created {} clock buffers.
CTS 0019 HTreeBuilder.cpp:129       Tot. number of sinks after clustering: {}
CTS 0020 HTreeBuilder.cpp:138       Wire segment unit: {}  dbu ({} um)
CTS 0021 HTreeBuilder.cpp:143       Distance between buffers: {} units ({} um)
CTS 0022 HTreeBuilder.cpp:147       Branch Length for Vertex Buffer: {} units ({} um)
CTS 0023 HTreeBuilder.cpp:160       Original sink region: [({}, {}), ({}, {})]
CTS 0024 HTreeBuilder.cpp:167       Normalized sink region: [({}, {}), ({}, {})]
CTS 0025 HTreeBuilder.cpp:169          Width:  {}
CTS 0026 HTreeBuilder.cpp:170          Height: {}
CTS 0027 HTreeBuilder.cpp:175       Generating H-Tree topology for net {}
CTS 0028 HTreeBuilder.cpp:176          Tot. number of sinks: {}
CTS 0029 HTreeBuilder.cpp:178          Sinks will be clustered in groups of {} and a maximum diameter of {} um
CTS 0030 HTreeBuilder.cpp:181          Number of static layers: {}
CTS 0031 HTreeBuilder.cpp:204       Stop criterion found. Min length of sink region is ({})
CTS 0032 HTreeBuilder.cpp:213       Stop criterion found. Max number of sinks is ({})
CTS 0033 HTreeBuilder.cpp:231       done.
CTS 0034 HTreeBuilder.cpp:284          Segment length (rounded): {}
CTS 0035 HTreeBuilder.cpp:779       Number of sinks covered: {}
CTS 0036 PostCtsOpt.cpp:63          Avg. source sink dist: {} dbu.
CTS 0037 PostCtsOpt.cpp:90          Num outlier sinks: {}
CTS 0038 TechChar.cpp:1285         Number of created patterns = {}.
CTS 0039 TechChar.cpp:1298         Number of created patterns = {}.
CTS 0040 TritonCTS.cpp:385         A net was not found in the design. Skipping...
CTS 0041 TritonCTS.cpp:436          has {} sinks. Skipping...
CTS 0042 TritonCTS.cpp:441          has 0 sinks. Disconnected net or
CTS 0043 TechChar.cpp:114          {} wires are pure wire and no slew degration.

CTS 0044 TechChar.cpp:198          {} wires are pure wire and no slew degration.

CTS 0045 TechChar.cpp:461          Creating fake entries in the LUT.
CTS 0046 TechChar.cpp:119              Num wire segments: {}
CTS 0047 TechChar.cpp:121              Num keys in characterization LUT: {}
CTS 0048 TechChar.cpp:124              Actual min input cap: {}
CTS 0049 TechChar.cpp:203              Num wire segments: {}
CTS 0050 TechChar.cpp:205              Num keys in characterization LUT: {}
CTS 0051 TechChar.cpp:207              Actual min input cap: {}
CTS 0052 tritoncts.tcl:60          Missing argument -sqr_cap and/or -sqr_res
CTS 0053 tritoncts.tcl:155         Missing argument -sol_list
CTS 0054 tritoncts.tcl:164         Missing argument -lut_file
CTS 0055 tritoncts.tcl:177         Missing argument -buf_list or -lut_file / -sol_list
CTS 0056 tritoncts.tcl:190         Error when finding -clk_nets in DB!
CTS 0057 tritoncts.tcl:212         Missing argument -root_buf
CTS 0058 SinkClustering.cpp:121    Invalid parameters in {}
CTS 0059 TechChar.cpp:392          Could not open characterization file.
CTS 0060 TechChar.cpp:424           Could not open characterization file.
CTS 0061 TechChar.cpp:134          Could not find LUT file.
CTS 0062 TechChar.cpp:140          Problem reading the LUT file.
CTS 0063 TechChar.cpp:146          Problem reading the LUT file.
CTS 0064 TechChar.cpp:149          Problem reading the LUT file.
CTS 0065 TechChar.cpp:240          Normalized values in the LUT should be in the range [1, 
CTS 0066 TechChar.cpp:277          Could not find sol_list file.
CTS 0067 TechChar.cpp:296          Number of buffers does not match on solution.

CTS 0068 TechChar.cpp:502          Network not found. Check your lef/def/verilog file.
CTS 0069 TechChar.cpp:506          Database not found. Check your lef/def/verilog file.
CTS 0070 TechChar.cpp:510          Chip not found. Check your lef/def/verilog file.
CTS 0071 TechChar.cpp:514          Block not found. Check your lef/def/verilog file.
CTS 0072 TechChar.cpp:519          Network not found. Check your lef/def/verilog file.
CTS 0073 TechChar.cpp:541          Buffer not found. Check your -buf_list input.
CTS 0074 TechChar.cpp:547          Buffer not found. Check your -buf_list input.
CTS 0075 TechChar.cpp:603          Error generating the wirelengths to test. Check your -wire_unit 
CTS 0076 TechChar.cpp:617          No Liberty cell found for %s.
CTS 0077 TechChar.cpp:626          Liberty Library does not have Max Slew or Max Cap values.
CTS 0078 TechChar.cpp:653          Error generating the wirelengths to test. 
CTS 0079 HTreeBuilder.cpp:96       Sink not found.
CTS 0080 HTreeBuilder.cpp:771      Sink not found.
CTS 0081 TritonCTS.cpp:167          is not in the loaded DB.
CTS 0082 TritonCTS.cpp:201         No valid clock nets in the design.
CTS 0083 TritonCTS.cpp:390         No clock nets have been found.
