# üìö **MYLOGIC TECHNOLOGY LIBRARIES**

## üéØ **T·ªîNG QUAN**

Th∆∞ vi·ªán c√¥ng ngh·ªá (Technology Libraries) cho MyLogic EDA Tool, t√≠ch h·ª£p t·ª´ **YosysHQ/yosys**.

**Source**: https://github.com/YosysHQ/yosys/tree/main/techlibs

---

## üìÅ **C·∫§U TR√öC TH∆Ø M·ª§C**

### **NEW ORGANIZED STRUCTURE** ‚ú®

```
techlibs/
‚îú‚îÄ‚îÄ asic/              ‚Üê ASIC Technology Libraries
‚îÇ   ‚îú‚îÄ‚îÄ README.md
‚îÇ   ‚îî‚îÄ‚îÄ standard_cells.lib
‚îÇ
‚îî‚îÄ‚îÄ fpga/              ‚Üê FPGA Technology Libraries  
    ‚îú‚îÄ‚îÄ README.md
    ‚îú‚îÄ‚îÄ common/        (Technology-independent)
    ‚îú‚îÄ‚îÄ xilinx/        (Xilinx FPGAs)
    ‚îú‚îÄ‚îÄ intel/         (Intel/Altera FPGAs)
    ‚îú‚îÄ‚îÄ ice40/         (Lattice iCE40)
    ‚îú‚îÄ‚îÄ lattice/       (Lattice ECP5/MachXO)
    ‚îú‚îÄ‚îÄ gowin/         (Gowin FPGAs)
    ‚îî‚îÄ‚îÄ anlogic/       (Anlogic FPGAs)
```

---

## üî≤ **ASIC LIBRARIES**

### **`asic/standard_cells.lib` - MyLogic Custom Library**
- **M√¥ t·∫£**: Standard cell library in Liberty format
- **Cells**: INV, NAND2, AND2, OR2, XOR2, NAND3, AOI21, DFF (8 cells)
- **Features**: Timing characterization, power analysis, capacitance modeling
- **·ª®ng d·ª•ng**: ASIC synthesis, static timing analysis, academic purposes
- **Documentation**: `asic/README.md`

---

## üî∑ **FPGA LIBRARIES**

### **1. `fpga/common/` - Common Cells (25 files)**
- **M√¥ t·∫£**: Th∆∞ vi·ªán simulation cells c∆° b·∫£n
- **Files quan tr·ªçng**:
  - `simcells.v` - Basic simulation primitives
  - `simlib.v` - Simulation library
  - `techmap.v` - Technology mapping rules
- **·ª®ng d·ª•ng**: Technology-independent synthesis, simulation

### **2. `fpga/xilinx/` - Xilinx FPGA (46 files)**
- **M√¥ t·∫£**: Th∆∞ vi·ªán cho Xilinx FPGAs (7-series, UltraScale, UltraScale+)
- **Chips h·ªó tr·ª£**:
  - Artix-7, Kintex-7, Virtex-7
  - Zynq-7000
  - UltraScale, UltraScale+
- **Files quan tr·ªçng**:
  - `cells_sim.v` - Xilinx primitives simulation
  - `cells_xtra.v` - Additional cells
  - `arith_map.v` - Arithmetic mapping
  - `dsp_map.v` - DSP48 mapping
- **·ª®ng d·ª•ng**: Xilinx FPGA synthesis, mapping LUTs/FFs/DSPs

### **3. `fpga/intel/` - Intel/Altera FPGA (20 files)**
- **M√¥ t·∫£**: Th∆∞ vi·ªán cho Intel (Altera) FPGAs
- **Chips h·ªó tr·ª£**:
  - Cyclone IV, V, 10
  - Stratix IV, V, 10
  - Arria II, V, 10
  - MAX 10
- **Files quan tr·ªçng**:
  - `common/` - Common Intel primitives
  - `cyclone10/` - Cyclone 10 specific
  - `max10/` - MAX 10 specific
- **·ª®ng d·ª•ng**: Intel FPGA synthesis

### **4. `fpga/ice40/` - Lattice iCE40 (30 files)**
- **M√¥ t·∫£**: Th∆∞ vi·ªán cho Lattice iCE40 FPGAs (open-source friendly)
- **Chips h·ªó tr·ª£**:
  - iCE40 LP, HX, UP5K
  - iCE40 UltraPlus
- **Files quan tr·ªçng**:
  - `cells_sim.v` - iCE40 simulation primitives
  - `cells_map.v` - Technology mapping
  - `brams.txt` - Block RAM configuration
  - `lutrams.txt` - LUT RAM configuration
- **·ª®ng d·ª•ng**: Open-source FPGA development, ice storm toolchain

### **5. `fpga/lattice/` - Lattice ECP5 & MachXO (43 files)**
- **M√¥ t·∫£**: Th∆∞ vi·ªán cho Lattice ECP5 v√† MachXO FPGAs
- **Chips h·ªó tr·ª£**:
  - ECP5, ECP5-5G
  - MachXO2, MachXO3
- **Files quan tr·ªçng**:
  - `ecp5/` - ECP5 primitives
  - `machxo2/` - MachXO2 primitives
- **·ª®ng d·ª•ng**: Lattice FPGA synthesis

### **6. `fpga/gowin/` - Gowin FPGA (15 files)**
- **M√¥ t·∫£**: Th∆∞ vi·ªán cho Gowin FPGAs (Chinese vendor)
- **Chips h·ªó tr·ª£**:
  - GW1N, GW2A series
  - GW1NR, GW1NS
- **Files quan tr·ªçng**:
  - `cells_sim.v` - Gowin primitives
  - `cells_map.v` - Technology mapping
- **·ª®ng d·ª•ng**: Gowin FPGA synthesis

### **7. `fpga/anlogic/` - Anlogic FPGA (12 files)**
- **M√¥ t·∫£**: Th∆∞ vi·ªán cho Anlogic FPGAs (Chinese vendor)
- **Chips h·ªó tr·ª£**:
  - EG4, Eagle series
- **Files quan tr·ªçng**:
  - `cells_sim.v` - Anlogic primitives
  - `arith_map.v` - Arithmetic mapping
- **·ª®ng d·ª•ng**: Anlogic FPGA synthesis


---

## üöÄ **USAGE EXAMPLES**

### **Example 1: Technology Mapping v·ªõi Xilinx**

```python
from core.technology_mapping.technology_mapping import TechnologyMapper, TechnologyLibrary

# Load Xilinx techlib
library = TechnologyLibrary("xilinx_7series")
# Parse cells_sim.v ƒë·ªÉ t·∫°o library
# ...

# Perform technology mapping
mapper = TechnologyMapper(library)
results = mapper.perform_technology_mapping("area_optimal")
```

### **Example 2: Simulation v·ªõi Common Cells**

```python
# Use simcells.v for technology-independent simulation
# MyLogic simulation engine c√≥ th·ªÉ reference common cells
```

### **Example 3: FPGA Synthesis Flow**

```bash
# Yosys script example:
read_verilog design.v
synth_xilinx -top top_module
abc -lut 6
write_blif output.blif
```

---

## üìä **STATISTICS**

| Vendor | Files | Description |
|--------|-------|-------------|
| **common** | 25 | Technology-independent cells |
| **xilinx** | 58 | Xilinx FPGA primitives |
| **intel** | 20 | Intel/Altera FPGA primitives |
| **ice40** | 30 | Lattice iCE40 primitives |
| **lattice** | 43 | Lattice ECP5/MachXO primitives |
| **gowin** | 15 | Gowin FPGA primitives |
| **anlogic** | 12 | Anlogic FPGA primitives |
| **TOTAL** | **203** | **7 vendors** |

---

## üîß **INTEGRATION STATUS**

### ‚úÖ **Integrated (C√≥ s·∫µn)**
- [x] Common cells (simcells.v, simlib.v)
- [x] Xilinx 7-series, UltraScale
- [x] Intel Cyclone/Stratix/Arria
- [x] Lattice iCE40 (open-source)
- [x] Lattice ECP5/MachXO
- [x] Gowin FPGA
- [x] Anlogic FPGA

### üîÑ **To Be Integrated (C√≥ th·ªÉ th√™m)**
- [ ] Achronix FPGAs
- [ ] Efinix FPGAs
- [ ] GateMate FPGAs
- [ ] QuickLogic FPGAs
- [ ] Microchip FPGAs
- [ ] NanoXplore FPGAs

---

## üìö **FILE FORMATS**

### **1. Verilog (.v)**
- Simulation primitives
- Technology mapping rules
- Primitive instantiation templates

### **2. Liberty (.lib)**
- Timing characterization
- Power analysis
- Cell descriptions

### **3. Text Files (.txt)**
- Configuration tables (BRAM, LUTRAM)
- Routing resources
- Device parameters

### **4. Makefiles**
- Build scripts
- Library compilation

---

## üéì **LEARNING RESOURCES**

### **Yosys Documentation**
- https://yosyshq.net/yosys/documentation.html
- https://github.com/YosysHQ/yosys

### **FPGA Vendor Documentation**
- **Xilinx**: https://www.xilinx.com/support/documentation.html
- **Intel**: https://www.intel.com/content/www/us/en/products/programmable.html
- **Lattice**: https://www.latticesemi.com/en/Support/Documentation

### **Open-Source FPGA Tools**
- **Project IceStorm**: http://www.clifford.at/icestorm/
- **nextpnr**: https://github.com/YosysHQ/nextpnr
- **Symbiflow**: https://symbiflow.github.io/

---

## üîó **REFERENCES**

1. **YosysHQ/yosys** - https://github.com/YosysHQ/yosys
2. **ABC Tool** - https://github.com/berkeley-abc/abc
3. **VLSI CAD Textbooks** - Logic synthesis and technology mapping
4. **Industry Standards** - Liberty, Verilog, EDIF

---

## üìù **VERSION HISTORY**

- **v1.0** (2025-10-30)
  - T√≠ch h·ª£p 7 vendors t·ª´ Yosys
  - 203 files techlibs
  - Custom standard_cells.lib

---

## üë®‚Äçüíª **AUTHORS & CONTRIBUTORS**

- **MyLogic Team** - Integration and customization
- **YosysHQ** - Original techlibs source
- **Open-source FPGA community** - Cell libraries

---

**üìÖ Last Updated**: 2025-10-30  
**üì¶ Source**: YosysHQ/yosys (main branch)  
**üìÑ License**: ISC License (from Yosys)

