library ieee;
use ieee.std_logic_1164.all;

entity mux2x1_8 is
    port(i0 : in BIT_VECTOR(7 downto 0);
	 i1 : in BIT_VECTOR(7 downto 0);
	 s : in bit;
	 d : out BIT_VECTOR(7 downto 0)
	 );
end mux2x1_8;    
architecture hardware of mux2x1_8 is
begin
	 d <= i0 when s = '0' else i1;
end architecture hardware;