# 16bit_bcd-adder-with-Bist

here  i have made the BCD adder with the builtin self test.

1.used ca(cellular automata) as the test pattern generator

2.dff is a D flip flop.

3.ORA is output response analyser, which is a MISR


simulation result in hdlbits.
![image](https://github.com/Shubhansh25/16bit_bcd-adder-with-Bist/assets/139395881/06279c58-db37-499f-adc0-ac275329ccc9)
hdlbits link
https://hdlbits.01xz.net/wiki/Iverilog?load=DCQgPU
