// Seed: 682059912
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    output id_1,
    output logic id_2
);
  logic id_4;
  logic id_5;
  logic id_6;
  logic id_7;
  assign id_0 = 1 ? 1 : 1;
  type_0 id_8 (
      .id_0(1),
      .id_1(1),
      .id_2(id_6),
      .id_3(1),
      .id_4(1),
      .id_5(1),
      .id_6(1),
      .id_7()
  );
  logic id_9 = id_4;
  assign id_2 = 1 ? id_3 : 1'b0;
  assign id_6 = 1'd0;
endmodule
