{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1684210554252 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684210554260 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 15 21:15:54 2023 " "Processing started: Mon May 15 21:15:54 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684210554260 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684210554260 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684210554260 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Analysis & Synthesis" 0 -1 1684210554529 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1684210554529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "normal_light.sv 1 1 " "Found 1 design units, including 1 entities, in source file normal_light.sv" { { "Info" "ISGN_ENTITY_NAME" "1 normal_light " "Found entity 1: normal_light" {  } { { "normal_light.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab7b/normal_light.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684210561324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684210561324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "end_light_right.sv 1 1 " "Found 1 design units, including 1 entities, in source file end_light_right.sv" { { "Info" "ISGN_ENTITY_NAME" "1 end_light_right " "Found entity 1: end_light_right" {  } { { "end_light_right.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab7b/end_light_right.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684210561326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684210561326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "end_light_left.sv 1 1 " "Found 1 design units, including 1 entities, in source file end_light_left.sv" { { "Info" "ISGN_ENTITY_NAME" "1 end_light_left " "Found entity 1: end_light_left" {  } { { "end_light_left.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab7b/end_light_left.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684210561327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684210561327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_pair.sv 1 1 " "Found 1 design units, including 1 entities, in source file dff_pair.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dff_pair " "Found entity 1: dff_pair" {  } { { "dff_pair.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab7b/dff_pair.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684210561328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684210561328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button_fsm.sv 2 2 " "Found 2 design units, including 2 entities, in source file button_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 button_fsm " "Found entity 1: button_fsm" {  } { { "button_fsm.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab7b/button_fsm.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684210561329 ""} { "Info" "ISGN_ENTITY_NAME" "2 button_fsm_testbench " "Found entity 2: button_fsm_testbench" {  } { { "button_fsm.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab7b/button_fsm.sv" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684210561329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684210561329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_single.sv 1 1 " "Found 1 design units, including 1 entities, in source file dff_single.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dff_single " "Found entity 1: dff_single" {  } { { "dff_single.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab7b/dff_single.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684210561330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684210561330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "center_light.sv 2 2 " "Found 2 design units, including 2 entities, in source file center_light.sv" { { "Info" "ISGN_ENTITY_NAME" "1 center_light " "Found entity 1: center_light" {  } { { "center_light.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab7b/center_light.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684210561331 ""} { "Info" "ISGN_ENTITY_NAME" "2 center_light_testbench " "Found entity 2: center_light_testbench" {  } { { "center_light.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab7b/center_light.sv" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684210561331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684210561331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab7b/DE1_SoC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684210561332 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SOC_testbench " "Found entity 2: DE1_SOC_testbench" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab7b/DE1_SoC.sv" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684210561332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684210561332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "score_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file score_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 score_counter " "Found entity 1: score_counter" {  } { { "score_counter.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab7b/score_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684210561333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684210561333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr_10.sv 2 2 " "Found 2 design units, including 2 entities, in source file lfsr_10.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr_10 " "Found entity 1: lfsr_10" {  } { { "lfsr_10.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab7b/lfsr_10.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684210561335 ""} { "Info" "ISGN_ENTITY_NAME" "2 lfsr_10_testbench " "Found entity 2: lfsr_10_testbench" {  } { { "lfsr_10.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab7b/lfsr_10.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684210561335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684210561335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator_10.sv 2 2 " "Found 2 design units, including 2 entities, in source file comparator_10.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator_10 " "Found entity 1: comparator_10" {  } { { "comparator_10.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab7b/comparator_10.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684210561336 ""} { "Info" "ISGN_ENTITY_NAME" "2 comparator_10_testbench " "Found entity 2: comparator_10_testbench" {  } { { "comparator_10.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab7b/comparator_10.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684210561336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684210561336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cyberplayer.sv 2 2 " "Found 2 design units, including 2 entities, in source file cyberplayer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cyberplayer " "Found entity 1: cyberplayer" {  } { { "cyberplayer.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab7b/cyberplayer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684210561337 ""} { "Info" "ISGN_ENTITY_NAME" "2 cyberplayer_testbench " "Found entity 2: cyberplayer_testbench" {  } { { "cyberplayer.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab7b/cyberplayer.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684210561337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684210561337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab7b/clock_divider.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684210561338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684210561338 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tap DE1_SoC.sv(30) " "Verilog HDL Implicit Net warning at DE1_SoC.sv(30): created implicit net for \"tap\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab7b/DE1_SoC.sv" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684210561338 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX0 DE1_SoC.sv(83) " "Verilog HDL Implicit Net warning at DE1_SoC.sv(83): created implicit net for \"HEX0\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab7b/DE1_SoC.sv" 83 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684210561338 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "lvl_greater cyberplayer.sv(23) " "Verilog HDL Implicit Net warning at cyberplayer.sv(23): created implicit net for \"lvl_greater\"" {  } { { "cyberplayer.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab7b/cyberplayer.sv" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684210561338 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC " "Elaborating entity \"DE1_SoC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1684210561360 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[0\] DE1_SoC.sv(4) " "Output port \"LEDR\[0\]\" at DE1_SoC.sv(4) has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab7b/DE1_SoC.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Analysis & Synthesis" 0 -1 1684210561362 "|DE1_SoC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:cdiv " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:cdiv\"" {  } { { "DE1_SoC.sv" "cdiv" { Text "C:/Users/Anna/Documents/ee-271/lab7b/DE1_SoC.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684210561368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_pair dff_pair:dff_pairL " "Elaborating entity \"dff_pair\" for hierarchy \"dff_pair:dff_pairL\"" {  } { { "DE1_SoC.sv" "dff_pairL" { Text "C:/Users/Anna/Documents/ee-271/lab7b/DE1_SoC.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684210561369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_single dff_pair:dff_pairL\|dff_single:dff1 " "Elaborating entity \"dff_single\" for hierarchy \"dff_pair:dff_pairL\|dff_single:dff1\"" {  } { { "dff_pair.sv" "dff1" { Text "C:/Users/Anna/Documents/ee-271/lab7b/dff_pair.sv" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684210561370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_fsm button_fsm:btnL " "Elaborating entity \"button_fsm\" for hierarchy \"button_fsm:btnL\"" {  } { { "DE1_SoC.sv" "btnL" { Text "C:/Users/Anna/Documents/ee-271/lab7b/DE1_SoC.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684210561371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cyberplayer cyberplayer:cp " "Elaborating entity \"cyberplayer\" for hierarchy \"cyberplayer:cp\"" {  } { { "DE1_SoC.sv" "cp" { Text "C:/Users/Anna/Documents/ee-271/lab7b/DE1_SoC.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684210561372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr_10 cyberplayer:cp\|lfsr_10:l10 " "Elaborating entity \"lfsr_10\" for hierarchy \"cyberplayer:cp\|lfsr_10:l10\"" {  } { { "cyberplayer.sv" "l10" { Text "C:/Users/Anna/Documents/ee-271/lab7b/cyberplayer.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684210561373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator_10 cyberplayer:cp\|comparator_10:c10 " "Elaborating entity \"comparator_10\" for hierarchy \"cyberplayer:cp\|comparator_10:c10\"" {  } { { "cyberplayer.sv" "c10" { Text "C:/Users/Anna/Documents/ee-271/lab7b/cyberplayer.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684210561374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "end_light_right end_light_right:elr " "Elaborating entity \"end_light_right\" for hierarchy \"end_light_right:elr\"" {  } { { "DE1_SoC.sv" "elr" { Text "C:/Users/Anna/Documents/ee-271/lab7b/DE1_SoC.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684210561375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "normal_light normal_light:nl2 " "Elaborating entity \"normal_light\" for hierarchy \"normal_light:nl2\"" {  } { { "DE1_SoC.sv" "nl2" { Text "C:/Users/Anna/Documents/ee-271/lab7b/DE1_SoC.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684210561376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "center_light center_light:cl " "Elaborating entity \"center_light\" for hierarchy \"center_light:cl\"" {  } { { "DE1_SoC.sv" "cl" { Text "C:/Users/Anna/Documents/ee-271/lab7b/DE1_SoC.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684210561377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "end_light_left end_light_left:ell " "Elaborating entity \"end_light_left\" for hierarchy \"end_light_left:ell\"" {  } { { "DE1_SoC.sv" "ell" { Text "C:/Users/Anna/Documents/ee-271/lab7b/DE1_SoC.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684210561379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score_counter score_counter:sc1 " "Elaborating entity \"score_counter\" for hierarchy \"score_counter:sc1\"" {  } { { "DE1_SoC.sv" "sc1" { Text "C:/Users/Anna/Documents/ee-271/lab7b/DE1_SoC.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684210561380 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 score_counter.sv(63) " "Verilog HDL assignment warning at score_counter.sv(63): truncated value with size 32 to match size of target (3)" {  } { { "score_counter.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab7b/score_counter.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684210561380 "|DE1_SoC|score_counter:sc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 score_counter.sv(68) " "Verilog HDL assignment warning at score_counter.sv(68): truncated value with size 32 to match size of target (3)" {  } { { "score_counter.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab7b/score_counter.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684210561381 "|DE1_SoC|score_counter:sc1"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab7b/DE1_SoC.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684210561846 "|DE1_SoC|LEDR[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 1 0 "Analysis & Synthesis" 0 -1 1684210561846 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1684210561901 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1684210562039 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Anna/Documents/ee-271/lab7b/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/Anna/Documents/ee-271/lab7b/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684210562065 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1684210562168 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684210562168 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab7b/DE1_SoC.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684210562207 "|DE1_SoC|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab7b/DE1_SoC.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684210562207 "|DE1_SoC|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab7b/DE1_SoC.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684210562207 "|DE1_SoC|KEY[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 1 0 "Analysis & Synthesis" 0 -1 1684210562207 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "199 " "Implemented 199 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1684210562208 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1684210562208 ""} { "Info" "ICUT_CUT_TM_LCELLS" "160 " "Implemented 160 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1684210562208 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1684210562208 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4889 " "Peak virtual memory: 4889 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684210562223 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 15 21:16:02 2023 " "Processing ended: Mon May 15 21:16:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684210562223 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684210562223 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684210562223 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1684210562223 ""}
