/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire [3:0] _09_;
  wire [2:0] _10_;
  wire [14:0] _11_;
  wire [26:0] _12_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_53z;
  wire celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_61z;
  wire celloutsig_0_63z;
  wire celloutsig_0_6z;
  wire celloutsig_0_76z;
  wire celloutsig_0_77z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~((in_data[7] | in_data[80]) & in_data[2]);
  assign celloutsig_0_30z = ~((celloutsig_0_24z | celloutsig_0_19z) & celloutsig_0_19z);
  assign celloutsig_0_32z = ~((celloutsig_0_30z | celloutsig_0_28z) & celloutsig_0_13z);
  assign celloutsig_0_3z = ~((in_data[54] | celloutsig_0_1z) & in_data[19]);
  assign celloutsig_0_40z = ~((celloutsig_0_23z | celloutsig_0_30z) & celloutsig_0_23z);
  assign celloutsig_0_42z = ~((_01_ | celloutsig_0_40z) & celloutsig_0_32z);
  assign celloutsig_0_53z = ~((celloutsig_0_19z | celloutsig_0_48z) & celloutsig_0_36z);
  assign celloutsig_0_61z = ~((celloutsig_0_31z | _03_) & celloutsig_0_20z);
  assign celloutsig_0_6z = ~((celloutsig_0_2z | celloutsig_0_5z) & celloutsig_0_1z);
  assign celloutsig_0_76z = ~((celloutsig_0_21z | celloutsig_0_61z) & celloutsig_0_40z);
  assign celloutsig_1_0z = ~((in_data[152] | in_data[156]) & in_data[132]);
  assign celloutsig_1_4z = ~((celloutsig_1_0z | celloutsig_1_0z) & in_data[142]);
  assign celloutsig_1_5z = ~((_04_ | celloutsig_1_4z) & in_data[128]);
  assign celloutsig_1_15z = ~((_04_ | _05_) & in_data[161]);
  assign celloutsig_1_17z = ~((celloutsig_1_16z | celloutsig_1_4z) & celloutsig_1_15z);
  assign celloutsig_0_9z = ~((celloutsig_0_2z | celloutsig_0_6z) & celloutsig_0_0z);
  assign celloutsig_0_11z = ~((in_data[48] | celloutsig_0_8z) & celloutsig_0_5z);
  assign celloutsig_0_13z = ~((celloutsig_0_9z | celloutsig_0_9z) & _06_);
  assign celloutsig_0_16z = ~((celloutsig_0_0z | _07_) & celloutsig_0_1z);
  reg [2:0] _32_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _32_ <= 3'h0;
    else _32_ <= { celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_1z };
  assign { _10_[2:1], _08_ } = _32_;
  reg [3:0] _33_;
  always_ff @(posedge clkin_data[64], negedge clkin_data[96])
    if (!clkin_data[96]) _33_ <= 4'h0;
    else _33_ <= in_data[118:115];
  assign { _09_[3], _04_, _05_, _09_[0] } = _33_;
  reg [14:0] _34_;
  always_ff @(negedge clkin_data[32], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _34_ <= 15'h0000;
    else _34_ <= { _10_[2:1], _08_, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_9z };
  assign { _11_[14], _01_, _06_, _11_[11:3], _03_, _02_, _11_[0] } = _34_;
  reg [26:0] _35_;
  always_ff @(posedge clkin_data[32], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _35_ <= 27'h0000000;
    else _35_ <= { in_data[70:62], celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_6z, _10_[2:1], _08_, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_12z };
  assign { _07_, _12_[25:9], _00_, _12_[7:0] } = _35_;
  assign celloutsig_0_4z = celloutsig_0_2z & ~(celloutsig_0_1z);
  assign celloutsig_0_48z = celloutsig_0_2z & ~(celloutsig_0_8z);
  assign celloutsig_0_60z = celloutsig_0_13z & ~(celloutsig_0_20z);
  assign celloutsig_1_1z = celloutsig_1_0z & ~(celloutsig_1_0z);
  assign celloutsig_1_11z = celloutsig_1_0z & ~(celloutsig_1_6z);
  assign celloutsig_1_16z = in_data[190] & ~(celloutsig_1_3z);
  assign celloutsig_1_18z = celloutsig_1_17z & ~(celloutsig_1_16z);
  assign celloutsig_1_19z = celloutsig_1_11z & ~(_04_);
  assign celloutsig_0_12z = celloutsig_0_9z & ~(celloutsig_0_2z);
  assign celloutsig_0_1z = in_data[53] & ~(in_data[65]);
  assign celloutsig_0_19z = _11_[10] & ~(celloutsig_0_13z);
  assign celloutsig_0_22z = celloutsig_0_2z & ~(_11_[3]);
  assign celloutsig_0_2z = celloutsig_0_1z & ~(in_data[44]);
  assign celloutsig_0_24z = _12_[6] & ~(celloutsig_0_16z);
  assign celloutsig_0_27z = _11_[9] & ~(celloutsig_0_19z);
  assign celloutsig_0_28z = celloutsig_0_6z & ~(celloutsig_0_26z);
  assign celloutsig_0_31z = ^ { celloutsig_0_23z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_17z };
  assign celloutsig_0_36z = ^ { _12_[2:0], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_30z };
  assign celloutsig_0_54z = ^ { celloutsig_0_6z, celloutsig_0_24z, celloutsig_0_11z, celloutsig_0_22z, celloutsig_0_9z, _10_[2:1], _08_, celloutsig_0_27z, celloutsig_0_5z, celloutsig_0_30z, celloutsig_0_2z, celloutsig_0_40z };
  assign celloutsig_0_5z = ^ { in_data[75:69], celloutsig_0_4z };
  assign celloutsig_0_55z = ^ { celloutsig_0_42z, celloutsig_0_6z, celloutsig_0_53z, celloutsig_0_21z, celloutsig_0_32z, celloutsig_0_22z, celloutsig_0_36z, celloutsig_0_54z };
  assign celloutsig_0_63z = ^ { _12_[24:21], celloutsig_0_55z, celloutsig_0_55z };
  assign celloutsig_0_77z = ^ { celloutsig_0_63z, celloutsig_0_20z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_60z, celloutsig_0_22z, celloutsig_0_19z, celloutsig_0_55z };
  assign celloutsig_1_3z = ^ { celloutsig_1_0z, _09_[3], _04_, _05_, _09_[0] };
  assign celloutsig_1_6z = ^ { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_0_8z = ^ { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_0_17z = ^ { celloutsig_0_6z, _10_[2:1], _08_, celloutsig_0_2z };
  assign celloutsig_0_18z = ^ { _07_, _12_[25:11] };
  assign celloutsig_0_20z = ^ { _11_[4:3], _03_, _02_ };
  assign celloutsig_0_21z = ^ { celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_23z = ^ { _10_[2], celloutsig_0_11z, celloutsig_0_17z, celloutsig_0_20z, celloutsig_0_3z, celloutsig_0_18z };
  assign celloutsig_0_26z = ^ { in_data[89:88], celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_16z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_20z };
  assign _09_[2:1] = { _04_, _05_ };
  assign _10_[0] = _08_;
  assign { _11_[13:12], _11_[2:1] } = { _01_, _06_, _03_, _02_ };
  assign { _12_[26], _12_[8] } = { _07_, _00_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_76z, celloutsig_0_77z };
endmodule
