//
// Generated by NVIDIA NVVM Compiler
// Compiler built on Thu Aug  1 04:07:31 2013 (1375322851)
// Driver 325.15
//

.version 3.0
.target sm_30, texmode_independent
.address_size 32

.const .align 4 .b8 __GPU_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.entry Convolve(
	.param .u32 .ptr .global .align 16 Convolve_param_0,
	.param .u32 .ptr .global .align 16 Convolve_param_1,
	.param .u32 Convolve_param_2,
	.param .u32 Convolve_param_3,
	.param .u32 .ptr .const .align 4 Convolve_param_4,
	.param .u32 Convolve_param_5,
	.param .u32 Convolve_param_6,
	.param .u32 Convolve_param_7,
	.param .u32 Convolve_param_8,
	.param .u32 .ptr .shared .align 16 Convolve_param_9,
	.param .u32 .ptr .shared .align 4 Convolve_param_10
)
{
	.reg .f32 	%f<179>;
	.reg .pred 	%p<21>;
	.reg .s32 	%r<186>;


	ld.param.u32 	%r6, [Convolve_param_5];
	ld.param.u32 	%r7, [Convolve_param_6];
	// inline asm
	mov.u32 	%r66, %envreg0;
	// inline asm
	// inline asm
	mov.u32 	%r67, %ctaid.x;
	// inline asm
	add.s32 	%r79, %r67, %r66;
	// inline asm
	mov.u32 	%r68, %envreg1;
	// inline asm
	// inline asm
	mov.u32 	%r69, %ctaid.y;
	// inline asm
	add.s32 	%r80, %r69, %r68;
	// inline asm
	mov.u32 	%r70, %ntid.x;
	// inline asm
	mul.lo.s32 	%r12, %r70, %r79;
	// inline asm
	mov.u32 	%r71, %ntid.y;
	// inline asm
	mul.lo.s32 	%r13, %r71, %r80;
	add.s32 	%r81, %r6, -1;
	shr.u32 	%r82, %r81, 1;
	add.s32 	%r83, %r7, -1;
	shr.u32 	%r84, %r83, 1;
	sub.s32 	%r137, %r12, %r82;
	sub.s32 	%r138, %r13, %r84;
	// inline asm
	mov.u32 	%r72, %ntid.x;
	// inline asm
	add.s32 	%r15, %r81, %r72;
	// inline asm
	mov.u32 	%r73, %ntid.y;
	// inline asm
	add.s32 	%r85, %r83, %r73;
	// inline asm
	mov.u32 	%r74, %tid.y;
	// inline asm
	// inline asm
	mov.u32 	%r75, %ntid.x;
	// inline asm
	// inline asm
	mov.u32 	%r76, %tid.x;
	// inline asm
	mad.lo.s32 	%r172, %r75, %r74, %r76;
	mul.lo.s32 	%r17, %r85, %r15;
	// inline asm
	mov.u32 	%r77, %ntid.x;
	// inline asm
	// inline asm
	mov.u32 	%r78, %ntid.y;
	// inline asm
	mul.lo.s32 	%r18, %r78, %r77;
	setp.ge.s32 	%p4, %r172, %r17;
	@%p4 bra 	BB0_3;

	ld.param.u32 	%r149, [Convolve_param_2];
	add.s32 	%r19, %r149, -1;
	ld.param.u32 	%r151, [Convolve_param_3];
	add.s32 	%r20, %r151, -1;
	mov.u32 	%r173, %r172;

BB0_2:
	rem.s32 	%r98, %r173, %r15;
	mov.u32 	%r94, 0;
	div.s32 	%r99, %r173, %r15;
	add.s32 	%r135, %r137, %r98;
	add.s32 	%r136, %r138, %r99;
	// inline asm
	max.s32 	%r86, %r135, %r94;
	// inline asm
	// inline asm
	min.s32 	%r89, %r86, %r19;
	// inline asm
	// inline asm
	max.s32 	%r92, %r136, %r94;
	// inline asm
	// inline asm
	min.s32 	%r95, %r92, %r20;
	// inline asm
	ld.param.u32 	%r148, [Convolve_param_2];
	mad.lo.s32 	%r100, %r95, %r148, %r89;
	shl.b32 	%r101, %r100, 4;
	ld.param.u32 	%r144, [Convolve_param_0];
	add.s32 	%r102, %r144, %r101;
	shl.b32 	%r103, %r173, 4;
	ld.param.u32 	%r167, [Convolve_param_9];
	add.s32 	%r104, %r167, %r103;
	ld.global.v4.f32 	{%f164, %f165, %f166, %f167}, [%r102];
	st.shared.v4.f32 	[%r104], {%f164, %f165, %f166, %f167};
	add.s32 	%r173, %r173, %r18;
	setp.lt.s32 	%p5, %r173, %r17;
	@%p5 bra 	BB0_2;

BB0_3:
	ld.param.u32 	%r157, [Convolve_param_5];
	ld.param.u32 	%r161, [Convolve_param_6];
	mul.lo.s32 	%r23, %r161, %r157;
	setp.ge.u32 	%p6, %r172, %r23;
	@%p6 bra 	BB0_5;

BB0_4:
	shl.b32 	%r105, %r172, 2;
	ld.param.u32 	%r170, [Convolve_param_10];
	add.s32 	%r106, %r170, %r105;
	ld.param.u32 	%r152, [Convolve_param_4];
	add.s32 	%r107, %r152, %r105;
	ld.const.f32 	%f13, [%r107];
	st.shared.f32 	[%r106], %f13;
	add.s32 	%r172, %r172, %r18;
	setp.lt.u32 	%p7, %r172, %r23;
	@%p7 bra 	BB0_4;

BB0_5:
	bar.sync 	0;
	// inline asm
	mov.u32 	%r108, %tid.x;
	// inline asm
	add.s32 	%r26, %r108, %r12;
	// inline asm
	mov.u32 	%r109, %tid.y;
	// inline asm
	add.s32 	%r27, %r109, %r13;
	ld.param.u32 	%r147, [Convolve_param_2];
	setp.lt.u32 	%p8, %r26, %r147;
	ld.param.u32 	%r150, [Convolve_param_3];
	setp.lt.u32 	%p9, %r27, %r150;
	and.pred  	%p10, %p8, %p9;
	@%p10 bra 	BB0_7;

	ret;

BB0_7:
	ld.param.u32 	%r164, [Convolve_param_8];
	and.b32  	%r111, %r164, 8;
	setp.eq.s32 	%p11, %r111, 0;
	ld.param.u32 	%r162, [Convolve_param_7];
	setp.eq.s32 	%p12, %r162, 0;
	or.pred  	%p13, %p11, %p12;
	// inline asm
	mov.u32 	%r110, %tid.y;
	// inline asm
	ld.param.u32 	%r160, [Convolve_param_6];
	setp.eq.s32 	%p1, %r160, 0;
	@%p13 bra 	BB0_20;

	@%p1 bra 	BB0_15;

	ld.param.u32 	%r153, [Convolve_param_5];
	setp.eq.s32 	%p2, %r153, 0;
	mov.u32 	%r176, 0;
	add.s32 	%r114, %r72, %r153;
	add.s32 	%r29, %r114, -1;
	mul.lo.s32 	%r174, %r110, %r29;
	mov.f32 	%f168, 0f00000000;
	mov.f32 	%f175, %f168;
	mov.f32 	%f176, %f168;
	mov.f32 	%f177, %f168;
	mov.f32 	%f178, %f168;
	mov.u32 	%r175, %r176;

BB0_10:
	// inline asm
	mov.u32 	%r115, %tid.x;
	// inline asm
	@%p2 bra 	BB0_14;

	add.s32 	%r117, %r115, %r174;
	shl.b32 	%r118, %r117, 4;
	ld.param.u32 	%r166, [Convolve_param_9];
	add.s32 	%r178, %r166, %r118;
	shl.b32 	%r119, %r176, 2;
	ld.param.u32 	%r169, [Convolve_param_10];
	add.s32 	%r177, %r169, %r119;
	mov.u32 	%r179, 0;

BB0_12:
	ld.shared.v4.f32 	{%f156, %f157, %f158, %f159}, [%r178];
	mov.f32 	%f16, 0f477FFF00;
	sub.f32 	%f17, %f16, %f159;
	mul.f32 	%f18, %f17, 0f377BA882;
	ld.shared.f32 	%f19, [%r177];
	mul.f32 	%f20, %f18, %f19;
	fma.rn.f32 	%f23, %f20, %f156, %f175;
	fma.rn.f32 	%f26, %f20, %f157, %f176;
	fma.rn.f32 	%f29, %f20, %f158, %f177;
	fma.rn.f32 	%f31, %f19, %f159, %f178;
	mov.f32 	%f175, %f23;
	mov.f32 	%f176, %f26;
	mov.f32 	%f177, %f29;
	mov.f32 	%f178, %f31;
	fma.rn.f32 	%f168, %f18, %f19, %f168;
	add.s32 	%r178, %r178, 16;
	add.s32 	%r177, %r177, 4;
	add.s32 	%r179, %r179, 1;
	ld.param.u32 	%r156, [Convolve_param_5];
	setp.lt.u32 	%p14, %r179, %r156;
	@%p14 bra 	BB0_12;

	add.s32 	%r176, %r176, %r179;

BB0_14:
	add.s32 	%r175, %r175, 1;
	ld.param.u32 	%r159, [Convolve_param_6];
	setp.lt.u32 	%p15, %r175, %r159;
	add.s32 	%r174, %r174, %r29;
	@%p15 bra 	BB0_10;
	bra.uni 	BB0_16;

BB0_15:
	mov.f32 	%f168, 0f00000000;
	mov.f32 	%f175, %f168;
	mov.f32 	%f176, %f168;
	mov.f32 	%f177, %f168;
	mov.f32 	%f178, %f168;

BB0_16:
	setp.lt.f32 	%p16, %f168, 0f00000000;
	selp.f32 	%f6, 0fBF800000, 0f3F800000, %p16;
	mul.f32 	%f33, %f6, %f168;
	setp.ltu.f32 	%p17, %f33, 0f00000000;
	@%p17 bra 	BB0_18;

	rcp.approx.f32 	%f169, %f168;
	bra.uni 	BB0_19;

BB0_18:
	mul.f32 	%f169, %f6, 0f7F800000;

BB0_19:
	mul.f32 	%f128, %f169, %f175;
	mul.f32 	%f129, %f169, %f176;
	mul.f32 	%f130, %f169, %f177;
	mov.f32 	%f171, %f128;
	mov.f32 	%f172, %f129;
	mov.f32 	%f173, %f130;
	mov.f32 	%f174, %f178;
	bra.uni 	BB0_28;

BB0_20:
	@%p1 bra 	BB0_27;

	ld.param.u32 	%r154, [Convolve_param_5];
	setp.eq.s32 	%p3, %r154, 0;
	mov.u32 	%r182, 0;
	add.s32 	%r122, %r72, %r154;
	add.s32 	%r47, %r122, -1;
	mul.lo.s32 	%r180, %r110, %r47;
	mov.f32 	%f37, 0f00000000;
	mov.f32 	%f171, %f37;
	mov.f32 	%f172, %f37;
	mov.f32 	%f173, %f37;
	mov.f32 	%f174, %f37;
	mov.u32 	%r181, %r182;

BB0_22:
	// inline asm
	mov.u32 	%r123, %tid.x;
	// inline asm
	@%p3 bra 	BB0_26;

	add.s32 	%r125, %r123, %r180;
	shl.b32 	%r126, %r125, 4;
	ld.param.u32 	%r165, [Convolve_param_9];
	add.s32 	%r184, %r165, %r126;
	shl.b32 	%r127, %r182, 2;
	ld.param.u32 	%r168, [Convolve_param_10];
	add.s32 	%r183, %r168, %r127;
	mov.u32 	%r185, 0;

BB0_24:
	ld.shared.v4.f32 	{%f108, %f109, %f110, %f111}, [%r184];
	ld.shared.f32 	%f39, [%r183];
	fma.rn.f32 	%f41, %f39, %f108, %f171;
	fma.rn.f32 	%f44, %f39, %f109, %f172;
	fma.rn.f32 	%f47, %f39, %f110, %f173;
	fma.rn.f32 	%f50, %f39, %f111, %f174;
	mov.f32 	%f171, %f41;
	mov.f32 	%f172, %f44;
	mov.f32 	%f173, %f47;
	mov.f32 	%f174, %f50;
	add.s32 	%r184, %r184, 16;
	add.s32 	%r183, %r183, 4;
	add.s32 	%r185, %r185, 1;
	ld.param.u32 	%r155, [Convolve_param_5];
	setp.lt.u32 	%p18, %r185, %r155;
	@%p18 bra 	BB0_24;

	add.s32 	%r182, %r182, %r185;

BB0_26:
	add.s32 	%r181, %r181, 1;
	ld.param.u32 	%r158, [Convolve_param_6];
	setp.lt.u32 	%p19, %r181, %r158;
	add.s32 	%r180, %r180, %r47;
	@%p19 bra 	BB0_22;
	bra.uni 	BB0_28;

BB0_27:
	mov.f32 	%f51, 0f00000000;
	mov.f32 	%f171, %f51;
	mov.f32 	%f172, %f51;
	mov.f32 	%f173, %f51;
	mov.f32 	%f174, %f51;

BB0_28:
	mov.f32 	%f53, 0f00000000;
	max.f32 	%f54, %f171, %f53;
	mov.f32 	%f55, 0f477FFF00;
	min.f32 	%f56, %f54, %f55;
	add.f32 	%f57, %f56, 0f3F000000;
	max.f32 	%f59, %f172, %f53;
	min.f32 	%f60, %f59, %f55;
	add.f32 	%f61, %f60, 0f3F000000;
	max.f32 	%f63, %f173, %f53;
	min.f32 	%f64, %f63, %f55;
	add.f32 	%f65, %f64, 0f3F000000;
	ld.param.u32 	%r146, [Convolve_param_2];
	mad.lo.s32 	%r65, %r27, %r146, %r26;
	ld.param.u32 	%r163, [Convolve_param_8];
	and.b32  	%r128, %r163, 8;
	setp.eq.s32 	%p20, %r128, 0;
	@%p20 bra 	BB0_30;

	max.f32 	%f69, %f174, %f53;
	min.f32 	%f71, %f69, %f55;
	add.f32 	%f170, %f71, 0f3F000000;
	bra.uni 	BB0_31;

BB0_30:
	shl.b32 	%r129, %r65, 4;
	ld.param.u32 	%r143, [Convolve_param_0];
	add.s32 	%r130, %r143, %r129;
	ld.global.f32 	%f170, [%r130+12];

BB0_31:
	shl.b32 	%r131, %r65, 4;
	ld.param.u32 	%r145, [Convolve_param_1];
	add.s32 	%r132, %r145, %r131;
	st.global.v4.f32 	[%r132], {%f57, %f61, %f65, %f170};
	ret;
}

.entry FunctionImage(
	.param .u32 .ptr .global .align 16 FunctionImage_param_0,
	.param .u32 FunctionImage_param_1,
	.param .u32 FunctionImage_param_2,
	.param .u32 FunctionImage_param_3,
	.param .u32 .ptr .const .align 4 FunctionImage_param_4
)
{
	.local .align 4 .b8 	__local_depot1[112];
	.reg .b32 	%SP;
	.reg .f32 	%f<898>;
	.reg .pred 	%p<120>;
	.reg .s32 	%r<641>;


	mov.u32 	%SP, __local_depot1;
	ld.param.u32 	%r171, [FunctionImage_param_0];
	ld.param.u32 	%r1, [FunctionImage_param_2];
	// inline asm
	mov.u32 	%r161, %envreg3;
	// inline asm
	// inline asm
	mov.u32 	%r162, %ntid.x;
	// inline asm
	// inline asm
	mov.u32 	%r163, %ctaid.x;
	// inline asm
	// inline asm
	mov.u32 	%r164, %tid.x;
	// inline asm
	// inline asm
	mov.u32 	%r165, %envreg4;
	// inline asm
	// inline asm
	mov.u32 	%r166, %ntid.y;
	// inline asm
	// inline asm
	mov.u32 	%r167, %ctaid.y;
	// inline asm
	// inline asm
	mov.u32 	%r168, %tid.y;
	// inline asm
	add.s32 	%r172, %r168, %r165;
	mad.lo.s32 	%r173, %r167, %r166, %r172;
	// inline asm
	mov.u32 	%r169, %envreg6;
	// inline asm
	// inline asm
	mov.u32 	%r170, %ntid.x;
	// inline asm
	mul.lo.s32 	%r174, %r173, %r169;
	mad.lo.s32 	%r175, %r163, %r162, %r161;
	add.s32 	%r176, %r175, %r164;
	mad.lo.s32 	%r177, %r174, %r170, %r176;
	shl.b32 	%r178, %r177, 4;
	add.s32 	%r4, %r171, %r178;
	ld.global.v4.f32 	{%f585, %f586, %f587, %f588}, [%r4];
	setp.gt.s32 	%p5, %r1, 2;
	@%p5 bra 	BB1_5;

	ld.param.u32 	%r565, [FunctionImage_param_2];
	setp.eq.s32 	%p8, %r565, 1;
	@%p8 bra 	BB1_154;

	ld.param.u32 	%r564, [FunctionImage_param_2];
	setp.eq.s32 	%p9, %r564, 2;
	@%p9 bra 	BB1_3;
	bra.uni 	BB1_158;

BB1_3:
	ld.param.u32 	%r573, [FunctionImage_param_3];
	setp.eq.s32 	%p30, %r573, 0;
	@%p30 bra 	BB1_59;

	ld.param.u32 	%r586, [FunctionImage_param_4];
	ld.const.f32 	%f336, [%r586];
	mul.f32 	%f874, %f336, 0f377BA882;
	bra.uni 	BB1_60;

BB1_5:
	ld.param.u32 	%r567, [FunctionImage_param_2];
	setp.eq.s32 	%p6, %r567, 3;
	@%p6 bra 	BB1_28;

	ld.param.u32 	%r566, [FunctionImage_param_2];
	setp.ne.s32 	%p7, %r566, 4;
	@%p7 bra 	BB1_158;

	ld.param.u32 	%r581, [FunctionImage_param_3];
	setp.eq.s32 	%p10, %r581, 0;
	@%p10 bra 	BB1_9;

	ld.param.u32 	%r594, [FunctionImage_param_4];
	ld.const.f32 	%f853, [%r594];
	bra.uni 	BB1_10;

BB1_9:
	mov.f32 	%f853, 0f3F800000;

BB1_10:
	ld.param.u32 	%r580, [FunctionImage_param_3];
	setp.gt.u32 	%p11, %r580, 1;
	@%p11 bra 	BB1_12;

	mov.f32 	%f854, 0f3F000000;
	bra.uni 	BB1_13;

BB1_12:
	ld.param.u32 	%r593, [FunctionImage_param_4];
	ld.const.f32 	%f854, [%r593+4];

BB1_13:
	ld.param.u32 	%r579, [FunctionImage_param_3];
	setp.gt.u32 	%p12, %r579, 2;
	@%p12 bra 	BB1_15;

	mov.f32 	%f855, 0f3F800000;
	bra.uni 	BB1_16;

BB1_15:
	ld.param.u32 	%r592, [FunctionImage_param_4];
	ld.const.f32 	%f855, [%r592+8];

BB1_16:
	ld.param.u32 	%r578, [FunctionImage_param_3];
	setp.gt.u32 	%p13, %r578, 3;
	@%p13 bra 	BB1_18;

	mov.f32 	%f856, 0f3F000000;
	bra.uni 	BB1_19;

BB1_18:
	ld.param.u32 	%r591, [FunctionImage_param_4];
	ld.const.f32 	%f856, [%r591+12];

BB1_19:
	mul.f32 	%f110, %f853, 0f40490FDC;
	mov.f32 	%f117, 0f377BA882;
	neg.f32 	%f837, %f854;
	fma.rn.f32 	%f841, %f585, %f117, %f837;
	fma.rn.f32 	%f842, %f586, %f117, %f837;
	fma.rn.f32 	%f843, %f587, %f117, %f837;
	fma.rn.f32 	%f844, %f588, %f117, %f837;
	mul.f32 	%f801, %f110, %f841;
	mul.f32 	%f802, %f110, %f842;
	mul.f32 	%f803, %f110, %f843;
	mul.f32 	%f804, %f110, %f844;
	div.full.f32 	%f118, %f855, 0f40490FDC;
	// inline asm
	abs.f32 	%f108, %f801;
	// inline asm
	setp.gt.f32 	%p1, %f108, 0f3F800000;
	mov.f32 	%f857, %f108;
	@%p1 bra 	BB1_20;
	bra.uni 	BB1_21;

BB1_20:
	rcp.approx.f32 	%f857, %f108;

BB1_21:
	mul.rn.f32 	%f124, %f857, %f857;
	mov.f32 	%f125, 0fBF52C7EA;
	mul.rn.f32 	%f126, %f124, %f125;
	add.f32 	%f127, %f126, 0fC0B59883;
	mul.rn.f32 	%f128, %f127, %f124;
	add.f32 	%f129, %f128, 0fC0D21907;
	mul.rn.f32 	%f130, %f129, %f124;
	mul.rn.f32 	%f131, %f130, %f857;
	add.f32 	%f132, %f124, 0f41355DC0;
	mul.rn.f32 	%f133, %f132, %f124;
	add.f32 	%f134, %f133, 0f41E6BD60;
	mul.rn.f32 	%f135, %f134, %f124;
	add.f32 	%f136, %f135, 0f419D92C8;
	rcp.approx.f32 	%f137, %f136;
	mul.rn.f32 	%f138, %f131, %f137;
	add.f32 	%f139, %f138, %f857;
	mov.f32 	%f140, 0f3FC90FDB;
	sub.f32 	%f141, %f140, %f139;
	selp.f32 	%f142, %f141, %f139, %p1;
	mov.b32 	 %r179, %f801;
	and.b32  	%r180, %r179, -2147483648;
	mov.b32 	 %r181, %f142;
	and.b32  	%r182, %r181, 2147483647;
	or.b32  	%r183, %r182, %r180;
	mov.b32 	 %f143, %r183;
	// inline asm
	abs.f32 	%f122, %f802;
	// inline asm
	setp.gt.f32 	%p2, %f122, 0f3F800000;
	mov.f32 	%f858, %f122;
	@%p2 bra 	BB1_22;
	bra.uni 	BB1_23;

BB1_22:
	rcp.approx.f32 	%f858, %f122;

BB1_23:
	mul.rn.f32 	%f149, %f858, %f858;
	mul.rn.f32 	%f151, %f149, %f125;
	add.f32 	%f152, %f151, 0fC0B59883;
	mul.rn.f32 	%f153, %f152, %f149;
	add.f32 	%f154, %f153, 0fC0D21907;
	mul.rn.f32 	%f155, %f154, %f149;
	mul.rn.f32 	%f156, %f155, %f858;
	add.f32 	%f157, %f149, 0f41355DC0;
	mul.rn.f32 	%f158, %f157, %f149;
	add.f32 	%f159, %f158, 0f41E6BD60;
	mul.rn.f32 	%f160, %f159, %f149;
	add.f32 	%f161, %f160, 0f419D92C8;
	rcp.approx.f32 	%f162, %f161;
	mul.rn.f32 	%f163, %f156, %f162;
	add.f32 	%f164, %f163, %f858;
	sub.f32 	%f166, %f140, %f164;
	selp.f32 	%f167, %f166, %f164, %p2;
	mov.b32 	 %r184, %f802;
	and.b32  	%r185, %r184, -2147483648;
	mov.b32 	 %r186, %f167;
	and.b32  	%r187, %r186, 2147483647;
	or.b32  	%r188, %r187, %r185;
	mov.b32 	 %f168, %r188;
	// inline asm
	abs.f32 	%f147, %f803;
	// inline asm
	setp.gt.f32 	%p3, %f147, 0f3F800000;
	mov.f32 	%f859, %f147;
	@%p3 bra 	BB1_24;
	bra.uni 	BB1_25;

BB1_24:
	rcp.approx.f32 	%f859, %f147;

BB1_25:
	mul.rn.f32 	%f171, %f859, %f859;
	mul.rn.f32 	%f173, %f171, %f125;
	add.f32 	%f174, %f173, 0fC0B59883;
	mul.rn.f32 	%f175, %f174, %f171;
	add.f32 	%f176, %f175, 0fC0D21907;
	mul.rn.f32 	%f177, %f176, %f171;
	mul.rn.f32 	%f178, %f177, %f859;
	add.f32 	%f179, %f171, 0f41355DC0;
	mul.rn.f32 	%f180, %f179, %f171;
	add.f32 	%f181, %f180, 0f41E6BD60;
	mul.rn.f32 	%f182, %f181, %f171;
	add.f32 	%f183, %f182, 0f419D92C8;
	rcp.approx.f32 	%f184, %f183;
	mul.rn.f32 	%f185, %f178, %f184;
	add.f32 	%f186, %f185, %f859;
	sub.f32 	%f188, %f140, %f186;
	selp.f32 	%f189, %f188, %f186, %p3;
	mov.b32 	 %r189, %f803;
	and.b32  	%r190, %r189, -2147483648;
	mov.b32 	 %r191, %f189;
	and.b32  	%r192, %r191, 2147483647;
	or.b32  	%r193, %r192, %r190;
	mov.b32 	 %f190, %r193;
	// inline asm
	abs.f32 	%f169, %f804;
	// inline asm
	setp.gt.f32 	%p4, %f169, 0f3F800000;
	mov.f32 	%f860, %f169;
	@%p4 bra 	BB1_26;
	bra.uni 	BB1_27;

BB1_26:
	rcp.approx.f32 	%f860, %f169;

BB1_27:
	mul.rn.f32 	%f191, %f860, %f860;
	mul.rn.f32 	%f193, %f191, %f125;
	add.f32 	%f194, %f193, 0fC0B59883;
	mul.rn.f32 	%f195, %f194, %f191;
	add.f32 	%f196, %f195, 0fC0D21907;
	mul.rn.f32 	%f197, %f196, %f191;
	mul.rn.f32 	%f198, %f197, %f860;
	add.f32 	%f199, %f191, 0f41355DC0;
	mul.rn.f32 	%f200, %f199, %f191;
	add.f32 	%f201, %f200, 0f41E6BD60;
	mul.rn.f32 	%f202, %f201, %f191;
	add.f32 	%f203, %f202, 0f419D92C8;
	rcp.approx.f32 	%f204, %f203;
	mul.rn.f32 	%f205, %f198, %f204;
	add.f32 	%f206, %f205, %f860;
	sub.f32 	%f208, %f140, %f206;
	selp.f32 	%f209, %f208, %f206, %p4;
	mov.b32 	 %r194, %f804;
	and.b32  	%r195, %r194, -2147483648;
	mov.b32 	 %r196, %f209;
	and.b32  	%r197, %r196, 2147483647;
	or.b32  	%r198, %r197, %r195;
	mov.b32 	 %f210, %r198;
	fma.rn.f32 	%f785, %f118, %f143, %f856;
	fma.rn.f32 	%f786, %f118, %f168, %f856;
	fma.rn.f32 	%f787, %f118, %f190, %f856;
	fma.rn.f32 	%f788, %f118, %f210, %f856;
	mov.f32 	%f214, 0f477FFF00;
	mul.f32 	%f890, %f785, %f214;
	mul.f32 	%f891, %f786, %f214;
	mul.f32 	%f892, %f787, %f214;
	mul.f32 	%f893, %f788, %f214;
	bra.uni 	BB1_159;

BB1_28:
	ld.param.u32 	%r577, [FunctionImage_param_3];
	setp.eq.s32 	%p14, %r577, 0;
	@%p14 bra 	BB1_30;

	ld.param.u32 	%r590, [FunctionImage_param_4];
	ld.const.f32 	%f861, [%r590];
	bra.uni 	BB1_31;

BB1_30:
	mov.f32 	%f861, 0f3F800000;

BB1_31:
	ld.param.u32 	%r576, [FunctionImage_param_3];
	setp.gt.u32 	%p15, %r576, 1;
	@%p15 bra 	BB1_33;

	mov.f32 	%f862, 0f3F000000;
	bra.uni 	BB1_34;

BB1_33:
	ld.param.u32 	%r589, [FunctionImage_param_4];
	ld.const.f32 	%f862, [%r589+4];

BB1_34:
	ld.param.u32 	%r575, [FunctionImage_param_3];
	setp.gt.u32 	%p16, %r575, 2;
	@%p16 bra 	BB1_36;

	mov.f32 	%f863, 0f3F800000;
	bra.uni 	BB1_37;

BB1_36:
	ld.param.u32 	%r588, [FunctionImage_param_4];
	ld.const.f32 	%f863, [%r588+8];

BB1_37:
	ld.param.u32 	%r574, [FunctionImage_param_3];
	setp.gt.u32 	%p17, %r574, 3;
	@%p17 bra 	BB1_39;

	mov.f32 	%f864, 0f3F000000;
	bra.uni 	BB1_40;

BB1_39:
	ld.param.u32 	%r587, [FunctionImage_param_4];
	ld.const.f32 	%f864, [%r587+12];

BB1_40:
	mov.f32 	%f235, 0f40000000;
	div.full.f32 	%f236, %f235, %f861;
	mov.f32 	%f243, 0f377BA882;
	neg.f32 	%f725, %f862;
	fma.rn.f32 	%f729, %f585, %f243, %f725;
	fma.rn.f32 	%f730, %f586, %f243, %f725;
	fma.rn.f32 	%f731, %f587, %f243, %f725;
	fma.rn.f32 	%f732, %f588, %f243, %f725;
	mul.f32 	%f733, %f236, %f729;
	mul.f32 	%f734, %f236, %f730;
	mul.f32 	%f735, %f236, %f731;
	mul.f32 	%f736, %f236, %f732;
	div.full.f32 	%f244, %f863, 0f40490FDC;
	// inline asm
	abs.f32 	%f219, %f733;
	// inline asm
	mov.f32 	%f248, 0f3F800000;
	sub.f32 	%f249, %f248, %f219;
	mov.f32 	%f250, 0f3F000000;
	mul.rn.f32 	%f222, %f250, %f249;
	// inline asm
	sqrt.approx.f32 	%f221, %f222;
	// inline asm
	setp.gt.f32 	%p18, %f219, 0f3F133333;
	selp.f32 	%f251, %f221, %f219, %p18;
	mul.rn.f32 	%f252, %f251, %f251;
	mov.f32 	%f253, 0fBF004C2C;
	mul.rn.f32 	%f254, %f253, %f252;
	add.f32 	%f255, %f254, 0f3F6A4AA5;
	mul.rn.f32 	%f256, %f255, %f252;
	mul.rn.f32 	%f257, %f256, %f251;
	add.f32 	%f258, %f252, 0fC0AF5123;
	mul.rn.f32 	%f259, %f258, %f252;
	add.f32 	%f260, %f259, 0f40AFB829;
	rcp.approx.f32 	%f261, %f260;
	mul.rn.f32 	%f262, %f257, %f261;
	add.f32 	%f263, %f262, %f251;
	mov.f32 	%f264, 0fC0000000;
	mul.rn.f32 	%f265, %f264, %f263;
	add.f32 	%f266, %f265, 0f3FC90FDB;
	selp.f32 	%f267, %f266, %f263, %p18;
	mov.b32 	 %r199, %f733;
	and.b32  	%r200, %r199, -2147483648;
	mov.b32 	 %r201, %f267;
	and.b32  	%r202, %r201, 2147483647;
	or.b32  	%r203, %r202, %r200;
	mov.b32 	 %f268, %r203;
	// inline asm
	abs.f32 	%f223, %f734;
	// inline asm
	sub.f32 	%f269, %f248, %f223;
	mul.rn.f32 	%f226, %f250, %f269;
	// inline asm
	sqrt.approx.f32 	%f225, %f226;
	// inline asm
	setp.gt.f32 	%p19, %f223, 0f3F133333;
	selp.f32 	%f270, %f225, %f223, %p19;
	mul.rn.f32 	%f271, %f270, %f270;
	mul.rn.f32 	%f272, %f253, %f271;
	add.f32 	%f273, %f272, 0f3F6A4AA5;
	mul.rn.f32 	%f274, %f273, %f271;
	mul.rn.f32 	%f275, %f274, %f270;
	add.f32 	%f276, %f271, 0fC0AF5123;
	mul.rn.f32 	%f277, %f276, %f271;
	add.f32 	%f278, %f277, 0f40AFB829;
	rcp.approx.f32 	%f279, %f278;
	mul.rn.f32 	%f280, %f275, %f279;
	add.f32 	%f281, %f280, %f270;
	mul.rn.f32 	%f282, %f264, %f281;
	add.f32 	%f283, %f282, 0f3FC90FDB;
	selp.f32 	%f284, %f283, %f281, %p19;
	mov.b32 	 %r204, %f734;
	and.b32  	%r205, %r204, -2147483648;
	mov.b32 	 %r206, %f284;
	and.b32  	%r207, %r206, 2147483647;
	or.b32  	%r208, %r207, %r205;
	mov.b32 	 %f285, %r208;
	// inline asm
	abs.f32 	%f227, %f735;
	// inline asm
	sub.f32 	%f286, %f248, %f227;
	mul.rn.f32 	%f230, %f250, %f286;
	// inline asm
	sqrt.approx.f32 	%f229, %f230;
	// inline asm
	setp.gt.f32 	%p20, %f227, 0f3F133333;
	selp.f32 	%f287, %f229, %f227, %p20;
	mul.rn.f32 	%f288, %f287, %f287;
	mul.rn.f32 	%f289, %f253, %f288;
	add.f32 	%f290, %f289, 0f3F6A4AA5;
	mul.rn.f32 	%f291, %f290, %f288;
	mul.rn.f32 	%f292, %f291, %f287;
	add.f32 	%f293, %f288, 0fC0AF5123;
	mul.rn.f32 	%f294, %f293, %f288;
	add.f32 	%f295, %f294, 0f40AFB829;
	rcp.approx.f32 	%f296, %f295;
	mul.rn.f32 	%f297, %f292, %f296;
	add.f32 	%f298, %f297, %f287;
	mul.rn.f32 	%f299, %f264, %f298;
	add.f32 	%f300, %f299, 0f3FC90FDB;
	selp.f32 	%f301, %f300, %f298, %p20;
	mov.b32 	 %r209, %f735;
	and.b32  	%r210, %r209, -2147483648;
	mov.b32 	 %r211, %f301;
	and.b32  	%r212, %r211, 2147483647;
	or.b32  	%r213, %r212, %r210;
	mov.b32 	 %f302, %r213;
	// inline asm
	abs.f32 	%f231, %f736;
	// inline asm
	sub.f32 	%f303, %f248, %f231;
	mul.rn.f32 	%f234, %f250, %f303;
	// inline asm
	sqrt.approx.f32 	%f233, %f234;
	// inline asm
	setp.gt.f32 	%p21, %f231, 0f3F133333;
	selp.f32 	%f304, %f233, %f231, %p21;
	mul.rn.f32 	%f305, %f304, %f304;
	mul.rn.f32 	%f306, %f253, %f305;
	add.f32 	%f307, %f306, 0f3F6A4AA5;
	mul.rn.f32 	%f308, %f307, %f305;
	mul.rn.f32 	%f309, %f308, %f304;
	add.f32 	%f310, %f305, 0fC0AF5123;
	mul.rn.f32 	%f311, %f310, %f305;
	add.f32 	%f312, %f311, 0f40AFB829;
	rcp.approx.f32 	%f313, %f312;
	mul.rn.f32 	%f314, %f309, %f313;
	add.f32 	%f315, %f314, %f304;
	mul.rn.f32 	%f316, %f264, %f315;
	add.f32 	%f317, %f316, 0f3FC90FDB;
	selp.f32 	%f318, %f317, %f315, %p21;
	mov.b32 	 %r214, %f736;
	and.b32  	%r215, %r214, -2147483648;
	mov.b32 	 %r216, %f318;
	and.b32  	%r217, %r216, 2147483647;
	or.b32  	%r218, %r217, %r215;
	mov.b32 	 %f319, %r218;
	fma.rn.f32 	%f689, %f244, %f268, %f864;
	fma.rn.f32 	%f690, %f244, %f285, %f864;
	fma.rn.f32 	%f691, %f244, %f302, %f864;
	fma.rn.f32 	%f692, %f244, %f319, %f864;
	mov.f32 	%f872, %f689;
	setp.gtu.f32 	%p22, %f689, 0fBF800000;
	@%p22 bra 	BB1_42;

	div.full.f32 	%f323, %f863, 0fC0000000;
	add.f32 	%f872, %f864, %f323;

BB1_42:
	mov.f32 	%f871, %f872;
	setp.ltu.f32 	%p23, %f871, 0f3F800000;
	@%p23 bra 	BB1_44;

	div.full.f32 	%f324, %f863, 0f40000000;
	add.f32 	%f871, %f864, %f324;

BB1_44:
	mov.f32 	%f37, %f871;
	mov.f32 	%f865, %f690;
	setp.gtu.f32 	%p24, %f690, 0fBF800000;
	@%p24 bra 	BB1_46;

	div.full.f32 	%f328, %f863, 0fC0000000;
	add.f32 	%f865, %f864, %f328;

BB1_46:
	setp.ltu.f32 	%p25, %f865, 0f3F800000;
	@%p25 bra 	BB1_48;

	div.full.f32 	%f329, %f863, 0f40000000;
	add.f32 	%f865, %f864, %f329;

BB1_48:
	setp.gtu.f32 	%p26, %f691, 0fBF800000;
	@%p26 bra 	BB1_50;

	div.full.f32 	%f331, %f863, 0fC0000000;
	add.f32 	%f870, %f864, %f331;
	bra.uni 	BB1_51;

BB1_50:
	mov.f32 	%f870, %f37;

BB1_51:
	setp.ltu.f32 	%p27, %f870, 0f3F800000;
	@%p27 bra 	BB1_53;

	div.full.f32 	%f332, %f863, 0f40000000;
	add.f32 	%f45, %f864, %f332;
	mov.f32 	%f869, %f45;
	bra.uni 	BB1_54;

BB1_53:
	mov.f32 	%f869, %f37;

BB1_54:
	mov.f32 	%f46, %f869;
	mov.f32 	%f873, %f692;
	setp.gtu.f32 	%p28, %f692, 0fBF800000;
	@%p28 bra 	BB1_56;

	div.full.f32 	%f333, %f863, 0fC0000000;
	add.f32 	%f873, %f864, %f333;

BB1_56:
	setp.ltu.f32 	%p29, %f873, 0f3F800000;
	@%p29 bra 	BB1_58;

	div.full.f32 	%f334, %f863, 0f40000000;
	add.f32 	%f873, %f864, %f334;

BB1_58:
	mov.f32 	%f335, 0f477FFF00;
	mul.f32 	%f890, %f37, %f335;
	mul.f32 	%f891, %f865, %f335;
	mul.f32 	%f892, %f46, %f335;
	mul.f32 	%f893, %f873, %f335;
	bra.uni 	BB1_159;

BB1_59:
	mov.f32 	%f874, 0f377BA882;

BB1_60:
	ld.param.u32 	%r572, [FunctionImage_param_3];
	setp.gt.u32 	%p31, %r572, 1;
	@%p31 bra 	BB1_62;

	mov.f32 	%f875, 0f00000000;
	bra.uni 	BB1_63;

BB1_62:
	ld.param.u32 	%r585, [FunctionImage_param_4];
	ld.const.f32 	%f875, [%r585+4];

BB1_63:
	ld.param.u32 	%r571, [FunctionImage_param_3];
	setp.gt.u32 	%p32, %r571, 2;
	@%p32 bra 	BB1_65;

	mov.f32 	%f876, 0f3F000000;
	bra.uni 	BB1_66;

BB1_65:
	ld.param.u32 	%r584, [FunctionImage_param_4];
	ld.const.f32 	%f876, [%r584+8];

BB1_66:
	ld.param.u32 	%r570, [FunctionImage_param_3];
	setp.gt.u32 	%p33, %r570, 3;
	@%p33 bra 	BB1_68;

	mov.f32 	%f877, 0f3F000000;
	bra.uni 	BB1_69;

BB1_68:
	ld.param.u32 	%r583, [FunctionImage_param_4];
	ld.const.f32 	%f877, [%r583+12];

BB1_69:
	div.full.f32 	%f347, %f875, 0f43B40000;
	fma.rn.f32 	%f665, %f874, %f585, %f347;
	fma.rn.f32 	%f666, %f874, %f586, %f347;
	fma.rn.f32 	%f667, %f874, %f587, %f347;
	fma.rn.f32 	%f668, %f874, %f588, %f347;
	mov.f32 	%f351, 0f40C90FDC;
	mul.f32 	%f625, %f665, %f351;
	mul.f32 	%f626, %f666, %f351;
	mul.f32 	%f627, %f667, %f351;
	mul.f32 	%f628, %f668, %f351;
	setp.eq.f32 	%p34, %f625, 0f7F800000;
	@%p34 bra 	BB1_89;

	setp.eq.f32 	%p35, %f625, 0fFF800000;
	setp.eq.f32 	%p36, %f625, 0f00000000;
	or.pred  	%p37, %p35, %p36;
	@%p37 bra 	BB1_89;

	// inline asm
	abs.f32 	%f352, %f625;
	// inline asm
	setp.gt.f32 	%p38, %f352, 0f473BA700;
	@%p38 bra 	BB1_73;

	mov.f32 	%f356, 0f3F22F983;
	mul.rn.f32 	%f355, %f625, %f356;
	// inline asm
	cvt.rni.f32.f32 	%f354, %f355;
	// inline asm
	cvt.rzi.s32.f32 	%r605, %f354;
	cvt.rn.f32.s32 	%f357, %r605;
	mov.f32 	%f358, 0f3FC90000;
	mul.rn.f32 	%f359, %f357, %f358;
	sub.f32 	%f360, %f625, %f359;
	mov.f32 	%f361, 0f39FD8000;
	mul.rn.f32 	%f362, %f357, %f361;
	sub.f32 	%f363, %f360, %f362;
	mov.f32 	%f364, 0f34A88000;
	mul.rn.f32 	%f365, %f357, %f364;
	sub.f32 	%f366, %f363, %f365;
	mov.f32 	%f367, 0f2E85A309;
	mul.rn.f32 	%f368, %f357, %f367;
	sub.f32 	%f878, %f366, %f368;
	bra.uni 	BB1_85;

BB1_73:
	mov.b32 	 %r6, %f625;
	and.b32  	%r597, %r6, -2147483648;
	shr.u32 	%r8, %r6, 23;
	and.b32  	%r237, %r8, 255;
	add.s32 	%r238, %r237, -128;
	shl.b32 	%r239, %r6, 8;
	or.b32  	%r236, %r239, -2147483648;
	shr.u32 	%r240, %r238, 5;
	mov.u32 	%r241, 4;
	sub.s32 	%r242, %r241, %r240;
	ld.const.u32 	%r220, [__GPU_i2opi_f];
	mul.lo.s32 	%r243, %r220, %r236;
	// inline asm
	mul.hi.u32 	%r219, %r220, %r236;
	// inline asm
	add.u32 	%r244, %SP, 84;
	st.local.u32 	[%SP+84], %r243;
	ld.const.u32 	%r223, [__GPU_i2opi_f+4];
	mul.lo.s32 	%r245, %r223, %r236;
	// inline asm
	mul.hi.u32 	%r222, %r223, %r236;
	// inline asm
	mad.lo.s32 	%r246, %r223, %r236, %r219;
	st.local.u32 	[%SP+88], %r246;
	setp.lt.u32 	%p39, %r246, %r245;
	selp.u32 	%r247, 1, 0, %p39;
	add.s32 	%r248, %r247, %r222;
	ld.const.u32 	%r226, [__GPU_i2opi_f+8];
	mul.lo.s32 	%r249, %r226, %r236;
	// inline asm
	mul.hi.u32 	%r225, %r226, %r236;
	// inline asm
	mad.lo.s32 	%r250, %r226, %r236, %r248;
	st.local.u32 	[%SP+92], %r250;
	setp.lt.u32 	%p40, %r250, %r249;
	selp.u32 	%r251, 1, 0, %p40;
	add.s32 	%r252, %r251, %r225;
	ld.const.u32 	%r229, [__GPU_i2opi_f+12];
	mul.lo.s32 	%r253, %r229, %r236;
	// inline asm
	mul.hi.u32 	%r228, %r229, %r236;
	// inline asm
	mad.lo.s32 	%r254, %r229, %r236, %r252;
	st.local.u32 	[%SP+96], %r254;
	setp.lt.u32 	%p41, %r254, %r253;
	selp.u32 	%r255, 1, 0, %p41;
	add.s32 	%r256, %r255, %r228;
	ld.const.u32 	%r232, [__GPU_i2opi_f+16];
	mul.lo.s32 	%r257, %r232, %r236;
	// inline asm
	mul.hi.u32 	%r231, %r232, %r236;
	// inline asm
	mad.lo.s32 	%r258, %r232, %r236, %r256;
	st.local.u32 	[%SP+100], %r258;
	setp.lt.u32 	%p42, %r258, %r257;
	selp.u32 	%r259, 1, 0, %p42;
	add.s32 	%r260, %r259, %r231;
	ld.const.u32 	%r235, [__GPU_i2opi_f+20];
	mul.lo.s32 	%r261, %r235, %r236;
	// inline asm
	mul.hi.u32 	%r234, %r235, %r236;
	// inline asm
	mad.lo.s32 	%r262, %r235, %r236, %r260;
	st.local.u32 	[%SP+104], %r262;
	setp.lt.u32 	%p43, %r262, %r261;
	selp.u32 	%r263, 1, 0, %p43;
	add.s32 	%r264, %r263, %r234;
	st.local.u32 	[%SP+108], %r264;
	and.b32  	%r9, %r8, 31;
	shl.b32 	%r265, %r242, 2;
	add.s32 	%r266, %r265, %r244;
	add.s32 	%r10, %r266, -16;
	ld.local.u32 	%r595, [%r266+8];
	ld.local.u32 	%r596, [%r266+4];
	setp.eq.s32 	%p44, %r9, 0;
	@%p44 bra 	BB1_75;

	shl.b32 	%r267, %r595, %r9;
	neg.s32 	%r268, %r8;
	and.b32  	%r269, %r268, 31;
	shr.u32 	%r270, %r596, %r269;
	or.b32  	%r595, %r270, %r267;
	ld.local.u32 	%r271, [%r10+16];
	shr.u32 	%r272, %r271, %r269;
	shl.b32 	%r273, %r596, %r9;
	or.b32  	%r596, %r272, %r273;

BB1_75:
	shr.u32 	%r274, %r596, 30;
	shl.b32 	%r275, %r595, 2;
	or.b32  	%r601, %r274, %r275;
	shl.b32 	%r18, %r596, 2;
	setp.ne.s32 	%p45, %r18, 0;
	selp.u32 	%r276, 1, 0, %p45;
	add.s32 	%r277, %r276, %r601;
	setp.gt.u32 	%p46, %r277, -2147483648;
	selp.u32 	%r278, 1, 0, %p46;
	shr.u32 	%r279, %r595, 30;
	add.s32 	%r280, %r278, %r279;
	neg.s32 	%r281, %r280;
	setp.lt.s32 	%p47, %r6, 0;
	selp.b32 	%r605, %r281, %r280, %p47;
	@%p46 bra 	BB1_77;

	mov.u32 	%r600, %r18;
	bra.uni 	BB1_78;

BB1_77:
	not.b32 	%r282, %r601;
	neg.s32 	%r20, %r18;
	setp.eq.s32 	%p48, %r18, 0;
	selp.u32 	%r283, 1, 0, %p48;
	add.s32 	%r601, %r283, %r282;
	xor.b32  	%r597, %r597, -2147483648;
	mov.u32 	%r600, %r20;

BB1_78:
	mov.u32 	%r599, %r600;
	setp.gt.s32 	%p49, %r601, 0;
	@%p49 bra 	BB1_80;

	mov.u32 	%r604, 0;
	bra.uni 	BB1_82;

BB1_80:
	mov.u32 	%r604, 0;

BB1_81:
	shr.u32 	%r286, %r599, 31;
	shl.b32 	%r287, %r601, 1;
	or.b32  	%r601, %r286, %r287;
	shl.b32 	%r599, %r599, 1;
	add.s32 	%r604, %r604, -1;
	setp.gt.s32 	%p50, %r601, 0;
	@%p50 bra 	BB1_81;

BB1_82:
	mul.lo.s32 	%r603, %r601, -921707870;
	mov.u32 	%r290, -921707870;
	// inline asm
	mul.hi.u32 	%r288, %r601, %r290;
	// inline asm
	setp.gt.s32 	%p51, %r288, 0;
	mov.u32 	%r602, %r288;
	@%p51 bra 	BB1_83;
	bra.uni 	BB1_84;

BB1_83:
	shl.b32 	%r291, %r288, 1;
	shr.u32 	%r292, %r603, 31;
	or.b32  	%r602, %r291, %r292;
	mul.lo.s32 	%r603, %r601, -1843415740;
	add.s32 	%r604, %r604, -1;

BB1_84:
	setp.ne.s32 	%p52, %r603, 0;
	selp.u32 	%r293, 1, 0, %p52;
	add.s32 	%r294, %r293, %r602;
	shr.u32 	%r295, %r294, 8;
	shr.u32 	%r296, %r294, 7;
	and.b32  	%r297, %r296, 1;
	shl.b32 	%r298, %r604, 23;
	add.s32 	%r299, %r298, %r295;
	add.s32 	%r300, %r299, %r297;
	add.s32 	%r301, %r300, 1056964608;
	or.b32  	%r302, %r301, %r597;
	mov.b32 	 %f878, %r302;

BB1_85:
	and.b32  	%r303, %r605, 1;
	setp.eq.s32 	%p53, %r303, 0;
	mul.rn.f32 	%f64, %f878, %f878;
	@%p53 bra 	BB1_87;

	mov.f32 	%f369, 0f37CCF5CE;
	mul.rn.f32 	%f370, %f369, %f64;
	add.f32 	%f371, %f370, 0fBAB6061A;
	mul.rn.f32 	%f372, %f371, %f64;
	add.f32 	%f373, %f372, 0f3D2AAAA5;
	mul.rn.f32 	%f374, %f373, %f64;
	add.f32 	%f375, %f374, 0fBF000000;
	mul.rn.f32 	%f376, %f375, %f64;
	add.f32 	%f879, %f376, 0f3F800000;
	bra.uni 	BB1_88;

BB1_87:
	mov.f32 	%f377, 0fB94CA1F9;
	mul.rn.f32 	%f378, %f377, %f64;
	add.f32 	%f379, %f378, 0f3C08839E;
	mul.rn.f32 	%f380, %f379, %f64;
	add.f32 	%f381, %f380, 0fBE2AAAA3;
	mul.rn.f32 	%f382, %f381, %f64;
	mul.rn.f32 	%f383, %f382, %f878;
	add.f32 	%f879, %f383, %f878;

BB1_88:
	and.b32  	%r304, %r605, 2;
	setp.eq.s32 	%p54, %r304, 0;
	neg.f32 	%f384, %f879;
	selp.f32 	%f880, %f879, %f384, %p54;
	bra.uni 	BB1_90;

BB1_89:
	mov.f32 	%f385, 0f00000000;
	mul.rn.f32 	%f880, %f625, %f385;

BB1_90:
	setp.eq.f32 	%p55, %f626, 0f7F800000;
	@%p55 bra 	BB1_110;

	setp.eq.f32 	%p56, %f626, 0fFF800000;
	setp.eq.f32 	%p57, %f626, 0f00000000;
	or.pred  	%p58, %p56, %p57;
	@%p58 bra 	BB1_110;

	// inline asm
	abs.f32 	%f389, %f626;
	// inline asm
	setp.gt.f32 	%p59, %f389, 0f473BA700;
	@%p59 bra 	BB1_94;

	mov.f32 	%f393, 0f3F22F983;
	mul.rn.f32 	%f392, %f626, %f393;
	// inline asm
	cvt.rni.f32.f32 	%f391, %f392;
	// inline asm
	cvt.rzi.s32.f32 	%r616, %f391;
	cvt.rn.f32.s32 	%f394, %r616;
	mov.f32 	%f395, 0f3FC90000;
	mul.rn.f32 	%f396, %f394, %f395;
	sub.f32 	%f397, %f626, %f396;
	mov.f32 	%f398, 0f39FD8000;
	mul.rn.f32 	%f399, %f394, %f398;
	sub.f32 	%f400, %f397, %f399;
	mov.f32 	%f401, 0f34A88000;
	mul.rn.f32 	%f402, %f394, %f401;
	sub.f32 	%f403, %f400, %f402;
	mov.f32 	%f404, 0f2E85A309;
	mul.rn.f32 	%f405, %f394, %f404;
	sub.f32 	%f881, %f403, %f405;
	bra.uni 	BB1_106;

BB1_94:
	mov.b32 	 %r44, %f626;
	and.b32  	%r608, %r44, -2147483648;
	shr.u32 	%r46, %r44, 23;
	and.b32  	%r323, %r46, 255;
	add.s32 	%r324, %r323, -128;
	shl.b32 	%r325, %r44, 8;
	or.b32  	%r322, %r325, -2147483648;
	shr.u32 	%r326, %r324, 5;
	mov.u32 	%r327, 4;
	sub.s32 	%r328, %r327, %r326;
	ld.const.u32 	%r306, [__GPU_i2opi_f];
	mul.lo.s32 	%r329, %r306, %r322;
	// inline asm
	mul.hi.u32 	%r305, %r306, %r322;
	// inline asm
	add.u32 	%r330, %SP, 56;
	st.local.u32 	[%SP+56], %r329;
	ld.const.u32 	%r309, [__GPU_i2opi_f+4];
	mul.lo.s32 	%r331, %r309, %r322;
	// inline asm
	mul.hi.u32 	%r308, %r309, %r322;
	// inline asm
	mad.lo.s32 	%r332, %r309, %r322, %r305;
	st.local.u32 	[%SP+60], %r332;
	setp.lt.u32 	%p60, %r332, %r331;
	selp.u32 	%r333, 1, 0, %p60;
	add.s32 	%r334, %r333, %r308;
	ld.const.u32 	%r312, [__GPU_i2opi_f+8];
	mul.lo.s32 	%r335, %r312, %r322;
	// inline asm
	mul.hi.u32 	%r311, %r312, %r322;
	// inline asm
	mad.lo.s32 	%r336, %r312, %r322, %r334;
	st.local.u32 	[%SP+64], %r336;
	setp.lt.u32 	%p61, %r336, %r335;
	selp.u32 	%r337, 1, 0, %p61;
	add.s32 	%r338, %r337, %r311;
	ld.const.u32 	%r315, [__GPU_i2opi_f+12];
	mul.lo.s32 	%r339, %r315, %r322;
	// inline asm
	mul.hi.u32 	%r314, %r315, %r322;
	// inline asm
	mad.lo.s32 	%r340, %r315, %r322, %r338;
	st.local.u32 	[%SP+68], %r340;
	setp.lt.u32 	%p62, %r340, %r339;
	selp.u32 	%r341, 1, 0, %p62;
	add.s32 	%r342, %r341, %r314;
	ld.const.u32 	%r318, [__GPU_i2opi_f+16];
	mul.lo.s32 	%r343, %r318, %r322;
	// inline asm
	mul.hi.u32 	%r317, %r318, %r322;
	// inline asm
	mad.lo.s32 	%r344, %r318, %r322, %r342;
	st.local.u32 	[%SP+72], %r344;
	setp.lt.u32 	%p63, %r344, %r343;
	selp.u32 	%r345, 1, 0, %p63;
	add.s32 	%r346, %r345, %r317;
	ld.const.u32 	%r321, [__GPU_i2opi_f+20];
	mul.lo.s32 	%r347, %r321, %r322;
	// inline asm
	mul.hi.u32 	%r320, %r321, %r322;
	// inline asm
	mad.lo.s32 	%r348, %r321, %r322, %r346;
	st.local.u32 	[%SP+76], %r348;
	setp.lt.u32 	%p64, %r348, %r347;
	selp.u32 	%r349, 1, 0, %p64;
	add.s32 	%r350, %r349, %r320;
	st.local.u32 	[%SP+80], %r350;
	and.b32  	%r47, %r46, 31;
	shl.b32 	%r351, %r328, 2;
	add.s32 	%r352, %r351, %r330;
	add.s32 	%r48, %r352, -16;
	ld.local.u32 	%r606, [%r352+8];
	ld.local.u32 	%r607, [%r352+4];
	setp.eq.s32 	%p65, %r47, 0;
	@%p65 bra 	BB1_96;

	shl.b32 	%r353, %r606, %r47;
	neg.s32 	%r354, %r46;
	and.b32  	%r355, %r354, 31;
	shr.u32 	%r356, %r607, %r355;
	or.b32  	%r606, %r356, %r353;
	ld.local.u32 	%r357, [%r48+16];
	shr.u32 	%r358, %r357, %r355;
	shl.b32 	%r359, %r607, %r47;
	or.b32  	%r607, %r358, %r359;

BB1_96:
	shr.u32 	%r360, %r607, 30;
	shl.b32 	%r361, %r606, 2;
	or.b32  	%r612, %r360, %r361;
	shl.b32 	%r56, %r607, 2;
	setp.ne.s32 	%p66, %r56, 0;
	selp.u32 	%r362, 1, 0, %p66;
	add.s32 	%r363, %r362, %r612;
	setp.gt.u32 	%p67, %r363, -2147483648;
	selp.u32 	%r364, 1, 0, %p67;
	shr.u32 	%r365, %r606, 30;
	add.s32 	%r366, %r364, %r365;
	neg.s32 	%r367, %r366;
	setp.lt.s32 	%p68, %r44, 0;
	selp.b32 	%r616, %r367, %r366, %p68;
	@%p67 bra 	BB1_98;

	mov.u32 	%r611, %r56;
	bra.uni 	BB1_99;

BB1_98:
	not.b32 	%r368, %r612;
	neg.s32 	%r58, %r56;
	setp.eq.s32 	%p69, %r56, 0;
	selp.u32 	%r369, 1, 0, %p69;
	add.s32 	%r612, %r369, %r368;
	xor.b32  	%r608, %r608, -2147483648;
	mov.u32 	%r611, %r58;

BB1_99:
	mov.u32 	%r610, %r611;
	setp.gt.s32 	%p70, %r612, 0;
	@%p70 bra 	BB1_101;

	mov.u32 	%r615, 0;
	bra.uni 	BB1_103;

BB1_101:
	mov.u32 	%r615, 0;

BB1_102:
	shr.u32 	%r372, %r610, 31;
	shl.b32 	%r373, %r612, 1;
	or.b32  	%r612, %r372, %r373;
	shl.b32 	%r610, %r610, 1;
	add.s32 	%r615, %r615, -1;
	setp.gt.s32 	%p71, %r612, 0;
	@%p71 bra 	BB1_102;

BB1_103:
	mul.lo.s32 	%r614, %r612, -921707870;
	mov.u32 	%r376, -921707870;
	// inline asm
	mul.hi.u32 	%r374, %r612, %r376;
	// inline asm
	setp.gt.s32 	%p72, %r374, 0;
	mov.u32 	%r613, %r374;
	@%p72 bra 	BB1_104;
	bra.uni 	BB1_105;

BB1_104:
	shl.b32 	%r377, %r374, 1;
	shr.u32 	%r378, %r614, 31;
	or.b32  	%r613, %r377, %r378;
	mul.lo.s32 	%r614, %r612, -1843415740;
	add.s32 	%r615, %r615, -1;

BB1_105:
	setp.ne.s32 	%p73, %r614, 0;
	selp.u32 	%r379, 1, 0, %p73;
	add.s32 	%r380, %r379, %r613;
	shr.u32 	%r381, %r380, 8;
	shr.u32 	%r382, %r380, 7;
	and.b32  	%r383, %r382, 1;
	shl.b32 	%r384, %r615, 23;
	add.s32 	%r385, %r384, %r381;
	add.s32 	%r386, %r385, %r383;
	add.s32 	%r387, %r386, 1056964608;
	or.b32  	%r388, %r387, %r608;
	mov.b32 	 %f881, %r388;

BB1_106:
	and.b32  	%r389, %r616, 1;
	setp.eq.s32 	%p74, %r389, 0;
	mul.rn.f32 	%f75, %f881, %f881;
	@%p74 bra 	BB1_108;

	mov.f32 	%f406, 0f37CCF5CE;
	mul.rn.f32 	%f407, %f406, %f75;
	add.f32 	%f408, %f407, 0fBAB6061A;
	mul.rn.f32 	%f409, %f408, %f75;
	add.f32 	%f410, %f409, 0f3D2AAAA5;
	mul.rn.f32 	%f411, %f410, %f75;
	add.f32 	%f412, %f411, 0fBF000000;
	mul.rn.f32 	%f413, %f412, %f75;
	add.f32 	%f882, %f413, 0f3F800000;
	bra.uni 	BB1_109;

BB1_108:
	mov.f32 	%f414, 0fB94CA1F9;
	mul.rn.f32 	%f415, %f414, %f75;
	add.f32 	%f416, %f415, 0f3C08839E;
	mul.rn.f32 	%f417, %f416, %f75;
	add.f32 	%f418, %f417, 0fBE2AAAA3;
	mul.rn.f32 	%f419, %f418, %f75;
	mul.rn.f32 	%f420, %f419, %f881;
	add.f32 	%f882, %f420, %f881;

BB1_109:
	and.b32  	%r390, %r616, 2;
	setp.eq.s32 	%p75, %r390, 0;
	neg.f32 	%f421, %f882;
	selp.f32 	%f883, %f882, %f421, %p75;
	bra.uni 	BB1_111;

BB1_110:
	mov.f32 	%f422, 0f00000000;
	mul.rn.f32 	%f883, %f626, %f422;

BB1_111:
	setp.eq.f32 	%p76, %f627, 0f7F800000;
	@%p76 bra 	BB1_131;

	setp.eq.f32 	%p77, %f627, 0fFF800000;
	setp.eq.f32 	%p78, %f627, 0f00000000;
	or.pred  	%p79, %p77, %p78;
	@%p79 bra 	BB1_131;

	// inline asm
	abs.f32 	%f423, %f627;
	// inline asm
	setp.gt.f32 	%p80, %f423, 0f473BA700;
	@%p80 bra 	BB1_115;

	mov.f32 	%f427, 0f3F22F983;
	mul.rn.f32 	%f426, %f627, %f427;
	// inline asm
	cvt.rni.f32.f32 	%f425, %f426;
	// inline asm
	cvt.rzi.s32.f32 	%r627, %f425;
	cvt.rn.f32.s32 	%f428, %r627;
	mov.f32 	%f429, 0f3FC90000;
	mul.rn.f32 	%f430, %f428, %f429;
	sub.f32 	%f431, %f627, %f430;
	mov.f32 	%f432, 0f39FD8000;
	mul.rn.f32 	%f433, %f428, %f432;
	sub.f32 	%f434, %f431, %f433;
	mov.f32 	%f435, 0f34A88000;
	mul.rn.f32 	%f436, %f428, %f435;
	sub.f32 	%f437, %f434, %f436;
	mov.f32 	%f438, 0f2E85A309;
	mul.rn.f32 	%f439, %f428, %f438;
	sub.f32 	%f884, %f437, %f439;
	bra.uni 	BB1_127;

BB1_115:
	mov.b32 	 %r82, %f627;
	and.b32  	%r619, %r82, -2147483648;
	shr.u32 	%r84, %r82, 23;
	and.b32  	%r409, %r84, 255;
	add.s32 	%r410, %r409, -128;
	shl.b32 	%r411, %r82, 8;
	or.b32  	%r408, %r411, -2147483648;
	shr.u32 	%r412, %r410, 5;
	mov.u32 	%r413, 4;
	sub.s32 	%r414, %r413, %r412;
	ld.const.u32 	%r392, [__GPU_i2opi_f];
	mul.lo.s32 	%r415, %r392, %r408;
	// inline asm
	mul.hi.u32 	%r391, %r392, %r408;
	// inline asm
	add.u32 	%r416, %SP, 28;
	st.local.u32 	[%SP+28], %r415;
	ld.const.u32 	%r395, [__GPU_i2opi_f+4];
	mul.lo.s32 	%r417, %r395, %r408;
	// inline asm
	mul.hi.u32 	%r394, %r395, %r408;
	// inline asm
	mad.lo.s32 	%r418, %r395, %r408, %r391;
	st.local.u32 	[%SP+32], %r418;
	setp.lt.u32 	%p81, %r418, %r417;
	selp.u32 	%r419, 1, 0, %p81;
	add.s32 	%r420, %r419, %r394;
	ld.const.u32 	%r398, [__GPU_i2opi_f+8];
	mul.lo.s32 	%r421, %r398, %r408;
	// inline asm
	mul.hi.u32 	%r397, %r398, %r408;
	// inline asm
	mad.lo.s32 	%r422, %r398, %r408, %r420;
	st.local.u32 	[%SP+36], %r422;
	setp.lt.u32 	%p82, %r422, %r421;
	selp.u32 	%r423, 1, 0, %p82;
	add.s32 	%r424, %r423, %r397;
	ld.const.u32 	%r401, [__GPU_i2opi_f+12];
	mul.lo.s32 	%r425, %r401, %r408;
	// inline asm
	mul.hi.u32 	%r400, %r401, %r408;
	// inline asm
	mad.lo.s32 	%r426, %r401, %r408, %r424;
	st.local.u32 	[%SP+40], %r426;
	setp.lt.u32 	%p83, %r426, %r425;
	selp.u32 	%r427, 1, 0, %p83;
	add.s32 	%r428, %r427, %r400;
	ld.const.u32 	%r404, [__GPU_i2opi_f+16];
	mul.lo.s32 	%r429, %r404, %r408;
	// inline asm
	mul.hi.u32 	%r403, %r404, %r408;
	// inline asm
	mad.lo.s32 	%r430, %r404, %r408, %r428;
	st.local.u32 	[%SP+44], %r430;
	setp.lt.u32 	%p84, %r430, %r429;
	selp.u32 	%r431, 1, 0, %p84;
	add.s32 	%r432, %r431, %r403;
	ld.const.u32 	%r407, [__GPU_i2opi_f+20];
	mul.lo.s32 	%r433, %r407, %r408;
	// inline asm
	mul.hi.u32 	%r406, %r407, %r408;
	// inline asm
	mad.lo.s32 	%r434, %r407, %r408, %r432;
	st.local.u32 	[%SP+48], %r434;
	setp.lt.u32 	%p85, %r434, %r433;
	selp.u32 	%r435, 1, 0, %p85;
	add.s32 	%r436, %r435, %r406;
	st.local.u32 	[%SP+52], %r436;
	and.b32  	%r85, %r84, 31;
	shl.b32 	%r437, %r414, 2;
	add.s32 	%r438, %r437, %r416;
	add.s32 	%r86, %r438, -16;
	ld.local.u32 	%r617, [%r438+8];
	ld.local.u32 	%r618, [%r438+4];
	setp.eq.s32 	%p86, %r85, 0;
	@%p86 bra 	BB1_117;

	shl.b32 	%r439, %r617, %r85;
	neg.s32 	%r440, %r84;
	and.b32  	%r441, %r440, 31;
	shr.u32 	%r442, %r618, %r441;
	or.b32  	%r617, %r442, %r439;
	ld.local.u32 	%r443, [%r86+16];
	shr.u32 	%r444, %r443, %r441;
	shl.b32 	%r445, %r618, %r85;
	or.b32  	%r618, %r444, %r445;

BB1_117:
	shr.u32 	%r446, %r618, 30;
	shl.b32 	%r447, %r617, 2;
	or.b32  	%r623, %r446, %r447;
	shl.b32 	%r94, %r618, 2;
	setp.ne.s32 	%p87, %r94, 0;
	selp.u32 	%r448, 1, 0, %p87;
	add.s32 	%r449, %r448, %r623;
	setp.gt.u32 	%p88, %r449, -2147483648;
	selp.u32 	%r450, 1, 0, %p88;
	shr.u32 	%r451, %r617, 30;
	add.s32 	%r452, %r450, %r451;
	neg.s32 	%r453, %r452;
	setp.lt.s32 	%p89, %r82, 0;
	selp.b32 	%r627, %r453, %r452, %p89;
	@%p88 bra 	BB1_119;

	mov.u32 	%r622, %r94;
	bra.uni 	BB1_120;

BB1_119:
	not.b32 	%r454, %r623;
	neg.s32 	%r96, %r94;
	setp.eq.s32 	%p90, %r94, 0;
	selp.u32 	%r455, 1, 0, %p90;
	add.s32 	%r623, %r455, %r454;
	xor.b32  	%r619, %r619, -2147483648;
	mov.u32 	%r622, %r96;

BB1_120:
	mov.u32 	%r621, %r622;
	setp.gt.s32 	%p91, %r623, 0;
	@%p91 bra 	BB1_122;

	mov.u32 	%r626, 0;
	bra.uni 	BB1_124;

BB1_122:
	mov.u32 	%r626, 0;

BB1_123:
	shr.u32 	%r458, %r621, 31;
	shl.b32 	%r459, %r623, 1;
	or.b32  	%r623, %r458, %r459;
	shl.b32 	%r621, %r621, 1;
	add.s32 	%r626, %r626, -1;
	setp.gt.s32 	%p92, %r623, 0;
	@%p92 bra 	BB1_123;

BB1_124:
	mul.lo.s32 	%r625, %r623, -921707870;
	mov.u32 	%r462, -921707870;
	// inline asm
	mul.hi.u32 	%r460, %r623, %r462;
	// inline asm
	setp.gt.s32 	%p93, %r460, 0;
	mov.u32 	%r624, %r460;
	@%p93 bra 	BB1_125;
	bra.uni 	BB1_126;

BB1_125:
	shl.b32 	%r463, %r460, 1;
	shr.u32 	%r464, %r625, 31;
	or.b32  	%r624, %r463, %r464;
	mul.lo.s32 	%r625, %r623, -1843415740;
	add.s32 	%r626, %r626, -1;

BB1_126:
	setp.ne.s32 	%p94, %r625, 0;
	selp.u32 	%r465, 1, 0, %p94;
	add.s32 	%r466, %r465, %r624;
	shr.u32 	%r467, %r466, 8;
	shr.u32 	%r468, %r466, 7;
	and.b32  	%r469, %r468, 1;
	shl.b32 	%r470, %r626, 23;
	add.s32 	%r471, %r470, %r467;
	add.s32 	%r472, %r471, %r469;
	add.s32 	%r473, %r472, 1056964608;
	or.b32  	%r474, %r473, %r619;
	mov.b32 	 %f884, %r474;

BB1_127:
	and.b32  	%r475, %r627, 1;
	setp.eq.s32 	%p95, %r475, 0;
	mul.rn.f32 	%f86, %f884, %f884;
	@%p95 bra 	BB1_129;

	mov.f32 	%f440, 0f37CCF5CE;
	mul.rn.f32 	%f441, %f440, %f86;
	add.f32 	%f442, %f441, 0fBAB6061A;
	mul.rn.f32 	%f443, %f442, %f86;
	add.f32 	%f444, %f443, 0f3D2AAAA5;
	mul.rn.f32 	%f445, %f444, %f86;
	add.f32 	%f446, %f445, 0fBF000000;
	mul.rn.f32 	%f447, %f446, %f86;
	add.f32 	%f885, %f447, 0f3F800000;
	bra.uni 	BB1_130;

BB1_129:
	mov.f32 	%f448, 0fB94CA1F9;
	mul.rn.f32 	%f449, %f448, %f86;
	add.f32 	%f450, %f449, 0f3C08839E;
	mul.rn.f32 	%f451, %f450, %f86;
	add.f32 	%f452, %f451, 0fBE2AAAA3;
	mul.rn.f32 	%f453, %f452, %f86;
	mul.rn.f32 	%f454, %f453, %f884;
	add.f32 	%f885, %f454, %f884;

BB1_130:
	and.b32  	%r476, %r627, 2;
	setp.eq.s32 	%p96, %r476, 0;
	neg.f32 	%f455, %f885;
	selp.f32 	%f886, %f885, %f455, %p96;
	bra.uni 	BB1_132;

BB1_131:
	mov.f32 	%f456, 0f00000000;
	mul.rn.f32 	%f886, %f627, %f456;

BB1_132:
	setp.eq.f32 	%p97, %f628, 0f7F800000;
	@%p97 bra 	BB1_152;

	setp.eq.f32 	%p98, %f628, 0fFF800000;
	setp.eq.f32 	%p99, %f628, 0f00000000;
	or.pred  	%p100, %p98, %p99;
	@%p100 bra 	BB1_152;

	// inline asm
	abs.f32 	%f457, %f628;
	// inline asm
	setp.gt.f32 	%p101, %f457, 0f473BA700;
	@%p101 bra 	BB1_136;

	mov.f32 	%f461, 0f3F22F983;
	mul.rn.f32 	%f460, %f628, %f461;
	// inline asm
	cvt.rni.f32.f32 	%f459, %f460;
	// inline asm
	cvt.rzi.s32.f32 	%r638, %f459;
	cvt.rn.f32.s32 	%f462, %r638;
	mov.f32 	%f463, 0f3FC90000;
	mul.rn.f32 	%f464, %f462, %f463;
	sub.f32 	%f465, %f628, %f464;
	mov.f32 	%f466, 0f39FD8000;
	mul.rn.f32 	%f467, %f462, %f466;
	sub.f32 	%f468, %f465, %f467;
	mov.f32 	%f469, 0f34A88000;
	mul.rn.f32 	%f470, %f462, %f469;
	sub.f32 	%f471, %f468, %f470;
	mov.f32 	%f472, 0f2E85A309;
	mul.rn.f32 	%f473, %f462, %f472;
	sub.f32 	%f887, %f471, %f473;
	bra.uni 	BB1_148;

BB1_136:
	mov.b32 	 %r120, %f628;
	and.b32  	%r630, %r120, -2147483648;
	shr.u32 	%r122, %r120, 23;
	and.b32  	%r495, %r122, 255;
	add.s32 	%r496, %r495, -128;
	shl.b32 	%r497, %r120, 8;
	or.b32  	%r494, %r497, -2147483648;
	shr.u32 	%r498, %r496, 5;
	mov.u32 	%r499, 4;
	sub.s32 	%r500, %r499, %r498;
	ld.const.u32 	%r478, [__GPU_i2opi_f];
	mul.lo.s32 	%r501, %r478, %r494;
	// inline asm
	mul.hi.u32 	%r477, %r478, %r494;
	// inline asm
	add.u32 	%r502, %SP, 0;
	st.local.u32 	[%SP+0], %r501;
	ld.const.u32 	%r481, [__GPU_i2opi_f+4];
	mul.lo.s32 	%r503, %r481, %r494;
	// inline asm
	mul.hi.u32 	%r480, %r481, %r494;
	// inline asm
	mad.lo.s32 	%r504, %r481, %r494, %r477;
	st.local.u32 	[%SP+4], %r504;
	setp.lt.u32 	%p102, %r504, %r503;
	selp.u32 	%r505, 1, 0, %p102;
	add.s32 	%r506, %r505, %r480;
	ld.const.u32 	%r484, [__GPU_i2opi_f+8];
	mul.lo.s32 	%r507, %r484, %r494;
	// inline asm
	mul.hi.u32 	%r483, %r484, %r494;
	// inline asm
	mad.lo.s32 	%r508, %r484, %r494, %r506;
	st.local.u32 	[%SP+8], %r508;
	setp.lt.u32 	%p103, %r508, %r507;
	selp.u32 	%r509, 1, 0, %p103;
	add.s32 	%r510, %r509, %r483;
	ld.const.u32 	%r487, [__GPU_i2opi_f+12];
	mul.lo.s32 	%r511, %r487, %r494;
	// inline asm
	mul.hi.u32 	%r486, %r487, %r494;
	// inline asm
	mad.lo.s32 	%r512, %r487, %r494, %r510;
	st.local.u32 	[%SP+12], %r512;
	setp.lt.u32 	%p104, %r512, %r511;
	selp.u32 	%r513, 1, 0, %p104;
	add.s32 	%r514, %r513, %r486;
	ld.const.u32 	%r490, [__GPU_i2opi_f+16];
	mul.lo.s32 	%r515, %r490, %r494;
	// inline asm
	mul.hi.u32 	%r489, %r490, %r494;
	// inline asm
	mad.lo.s32 	%r516, %r490, %r494, %r514;
	st.local.u32 	[%SP+16], %r516;
	setp.lt.u32 	%p105, %r516, %r515;
	selp.u32 	%r517, 1, 0, %p105;
	add.s32 	%r518, %r517, %r489;
	ld.const.u32 	%r493, [__GPU_i2opi_f+20];
	mul.lo.s32 	%r519, %r493, %r494;
	// inline asm
	mul.hi.u32 	%r492, %r493, %r494;
	// inline asm
	mad.lo.s32 	%r520, %r493, %r494, %r518;
	st.local.u32 	[%SP+20], %r520;
	setp.lt.u32 	%p106, %r520, %r519;
	selp.u32 	%r521, 1, 0, %p106;
	add.s32 	%r522, %r521, %r492;
	st.local.u32 	[%SP+24], %r522;
	and.b32  	%r123, %r122, 31;
	shl.b32 	%r523, %r500, 2;
	add.s32 	%r524, %r523, %r502;
	add.s32 	%r124, %r524, -16;
	ld.local.u32 	%r628, [%r524+8];
	ld.local.u32 	%r629, [%r524+4];
	setp.eq.s32 	%p107, %r123, 0;
	@%p107 bra 	BB1_138;

	shl.b32 	%r525, %r628, %r123;
	neg.s32 	%r526, %r122;
	and.b32  	%r527, %r526, 31;
	shr.u32 	%r528, %r629, %r527;
	or.b32  	%r628, %r528, %r525;
	ld.local.u32 	%r529, [%r124+16];
	shr.u32 	%r530, %r529, %r527;
	shl.b32 	%r531, %r629, %r123;
	or.b32  	%r629, %r530, %r531;

BB1_138:
	shr.u32 	%r532, %r629, 30;
	shl.b32 	%r533, %r628, 2;
	or.b32  	%r634, %r532, %r533;
	shl.b32 	%r132, %r629, 2;
	setp.ne.s32 	%p108, %r132, 0;
	selp.u32 	%r534, 1, 0, %p108;
	add.s32 	%r535, %r534, %r634;
	setp.gt.u32 	%p109, %r535, -2147483648;
	selp.u32 	%r536, 1, 0, %p109;
	shr.u32 	%r537, %r628, 30;
	add.s32 	%r538, %r536, %r537;
	neg.s32 	%r539, %r538;
	setp.lt.s32 	%p110, %r120, 0;
	selp.b32 	%r638, %r539, %r538, %p110;
	@%p109 bra 	BB1_140;

	mov.u32 	%r633, %r132;
	bra.uni 	BB1_141;

BB1_140:
	not.b32 	%r540, %r634;
	neg.s32 	%r134, %r132;
	setp.eq.s32 	%p111, %r132, 0;
	selp.u32 	%r541, 1, 0, %p111;
	add.s32 	%r634, %r541, %r540;
	xor.b32  	%r630, %r630, -2147483648;
	mov.u32 	%r633, %r134;

BB1_141:
	mov.u32 	%r632, %r633;
	setp.gt.s32 	%p112, %r634, 0;
	@%p112 bra 	BB1_143;

	mov.u32 	%r637, 0;
	bra.uni 	BB1_145;

BB1_143:
	mov.u32 	%r637, 0;

BB1_144:
	shr.u32 	%r544, %r632, 31;
	shl.b32 	%r545, %r634, 1;
	or.b32  	%r634, %r544, %r545;
	shl.b32 	%r632, %r632, 1;
	add.s32 	%r637, %r637, -1;
	setp.gt.s32 	%p113, %r634, 0;
	@%p113 bra 	BB1_144;

BB1_145:
	mul.lo.s32 	%r636, %r634, -921707870;
	mov.u32 	%r548, -921707870;
	// inline asm
	mul.hi.u32 	%r546, %r634, %r548;
	// inline asm
	setp.gt.s32 	%p114, %r546, 0;
	mov.u32 	%r635, %r546;
	@%p114 bra 	BB1_146;
	bra.uni 	BB1_147;

BB1_146:
	shl.b32 	%r549, %r546, 1;
	shr.u32 	%r550, %r636, 31;
	or.b32  	%r635, %r549, %r550;
	mul.lo.s32 	%r636, %r634, -1843415740;
	add.s32 	%r637, %r637, -1;

BB1_147:
	setp.ne.s32 	%p115, %r636, 0;
	selp.u32 	%r551, 1, 0, %p115;
	add.s32 	%r552, %r551, %r635;
	shr.u32 	%r553, %r552, 8;
	shr.u32 	%r554, %r552, 7;
	and.b32  	%r555, %r554, 1;
	shl.b32 	%r556, %r637, 23;
	add.s32 	%r557, %r556, %r553;
	add.s32 	%r558, %r557, %r555;
	add.s32 	%r559, %r558, 1056964608;
	or.b32  	%r560, %r559, %r630;
	mov.b32 	 %f887, %r560;

BB1_148:
	and.b32  	%r561, %r638, 1;
	setp.eq.s32 	%p116, %r561, 0;
	mul.rn.f32 	%f97, %f887, %f887;
	@%p116 bra 	BB1_150;

	mov.f32 	%f474, 0f37CCF5CE;
	mul.rn.f32 	%f475, %f474, %f97;
	add.f32 	%f476, %f475, 0fBAB6061A;
	mul.rn.f32 	%f477, %f476, %f97;
	add.f32 	%f478, %f477, 0f3D2AAAA5;
	mul.rn.f32 	%f479, %f478, %f97;
	add.f32 	%f480, %f479, 0fBF000000;
	mul.rn.f32 	%f481, %f480, %f97;
	add.f32 	%f888, %f481, 0f3F800000;
	bra.uni 	BB1_151;

BB1_150:
	mov.f32 	%f482, 0fB94CA1F9;
	mul.rn.f32 	%f483, %f482, %f97;
	add.f32 	%f484, %f483, 0f3C08839E;
	mul.rn.f32 	%f485, %f484, %f97;
	add.f32 	%f486, %f485, 0fBE2AAAA3;
	mul.rn.f32 	%f487, %f486, %f97;
	mul.rn.f32 	%f488, %f487, %f887;
	add.f32 	%f888, %f488, %f887;

BB1_151:
	and.b32  	%r562, %r638, 2;
	setp.eq.s32 	%p117, %r562, 0;
	neg.f32 	%f489, %f888;
	selp.f32 	%f889, %f888, %f489, %p117;
	bra.uni 	BB1_153;

BB1_152:
	mov.f32 	%f490, 0f00000000;
	mul.rn.f32 	%f889, %f628, %f490;

BB1_153:
	fma.rn.f32 	%f609, %f876, %f880, %f877;
	fma.rn.f32 	%f610, %f876, %f883, %f877;
	fma.rn.f32 	%f611, %f876, %f886, %f877;
	fma.rn.f32 	%f612, %f876, %f889, %f877;
	mov.f32 	%f494, 0f477FFF00;
	mul.f32 	%f890, %f609, %f494;
	mul.f32 	%f891, %f610, %f494;
	mul.f32 	%f892, %f611, %f494;
	mul.f32 	%f893, %f612, %f494;
	bra.uni 	BB1_159;

BB1_154:
	ld.param.u32 	%r569, [FunctionImage_param_3];
	setp.eq.s32 	%p118, %r569, 0;
	@%p118 bra 	BB1_158;

	mov.f32 	%f495, 0f00000000;
	mov.f32 	%f894, %f495;
	mov.f32 	%f895, %f495;
	mov.f32 	%f896, %f495;
	mov.f32 	%f897, %f495;
	mov.u32 	%r640, 0;
	ld.param.u32 	%r639, [FunctionImage_param_4];

BB1_156:
	mov.f32 	%f496, 0f377BA882;
	mul.f32 	%f569, %f894, %f496;
	mul.f32 	%f570, %f895, %f496;
	mul.f32 	%f571, %f896, %f496;
	mul.f32 	%f572, %f897, %f496;
	ld.const.f32 	%f497, [%r639];
	fma.rn.f32 	%f894, %f569, %f585, %f497;
	fma.rn.f32 	%f895, %f570, %f586, %f497;
	fma.rn.f32 	%f896, %f571, %f587, %f497;
	fma.rn.f32 	%f897, %f572, %f588, %f497;
	add.s32 	%r639, %r639, 4;
	add.s32 	%r640, %r640, 1;
	ld.param.u32 	%r568, [FunctionImage_param_3];
	setp.lt.u32 	%p119, %r640, %r568;
	@%p119 bra 	BB1_156;

	mov.f32 	%f501, 0f477FFF00;
	mul.f32 	%f890, %f894, %f501;
	mul.f32 	%f891, %f895, %f501;
	mul.f32 	%f892, %f896, %f501;
	mul.f32 	%f893, %f897, %f501;
	bra.uni 	BB1_159;

BB1_158:
	mov.f32 	%f502, 0f00000000;
	mov.f32 	%f890, %f502;
	mov.f32 	%f891, %f502;
	mov.f32 	%f892, %f502;
	mov.f32 	%f893, %f502;

BB1_159:
	mov.f32 	%f504, 0f00000000;
	max.f32 	%f505, %f890, %f504;
	mov.f32 	%f506, 0f477FFF00;
	min.f32 	%f507, %f505, %f506;
	add.f32 	%f508, %f507, 0f3F000000;
	max.f32 	%f510, %f891, %f504;
	min.f32 	%f511, %f510, %f506;
	add.f32 	%f512, %f511, 0f3F000000;
	max.f32 	%f514, %f892, %f504;
	min.f32 	%f515, %f514, %f506;
	add.f32 	%f516, %f515, 0f3F000000;
	max.f32 	%f518, %f893, %f504;
	min.f32 	%f519, %f518, %f506;
	add.f32 	%f520, %f519, 0f3F000000;
	st.global.v4.f32 	[%r4], {%f508, %f512, %f516, %f520};
	ret;
}

.entry Equalize(
	.param .u32 .ptr .global .align 16 Equalize_param_0,
	.param .u32 Equalize_param_1,
	.param .u32 .ptr .global .align 16 Equalize_param_2,
	.param .align 16 .b8 Equalize_param_3[16],
	.param .align 16 .b8 Equalize_param_4[16]
)
{
	.reg .f32 	%f<47>;
	.reg .pred 	%p<7>;
	.reg .s32 	%r<49>;
	.reg .s16 	%rc<3>;


	ld.param.u32 	%r21, [Equalize_param_0];
	ld.param.v4.f32 	{%f43, %f44, %f45, %f46}, [Equalize_param_4];
	ld.param.v4.f32 	{%f39, %f40, %f41, %f42}, [Equalize_param_3];
	// inline asm
	mov.u32 	%r11, %envreg3;
	// inline asm
	// inline asm
	mov.u32 	%r12, %ntid.x;
	// inline asm
	// inline asm
	mov.u32 	%r13, %ctaid.x;
	// inline asm
	// inline asm
	mov.u32 	%r14, %tid.x;
	// inline asm
	// inline asm
	mov.u32 	%r15, %envreg4;
	// inline asm
	// inline asm
	mov.u32 	%r16, %ntid.y;
	// inline asm
	// inline asm
	mov.u32 	%r17, %ctaid.y;
	// inline asm
	// inline asm
	mov.u32 	%r18, %tid.y;
	// inline asm
	add.s32 	%r22, %r18, %r15;
	mad.lo.s32 	%r23, %r17, %r16, %r22;
	// inline asm
	mov.u32 	%r19, %envreg6;
	// inline asm
	// inline asm
	mov.u32 	%r20, %ntid.x;
	// inline asm
	mul.lo.s32 	%r24, %r23, %r19;
	mad.lo.s32 	%r25, %r13, %r12, %r11;
	add.s32 	%r26, %r25, %r14;
	mad.lo.s32 	%r27, %r24, %r20, %r26;
	shl.b32 	%r28, %r27, 4;
	add.s32 	%r2, %r21, %r28;
	ld.global.v4.f32 	{%f35, %f36, %f37, %f38}, [%r2];
	ld.param.u8 	%rc1, [Equalize_param_1+1];
	and.b16  	%rc2, %rc1, 1;
	{
	.reg .s16 	%temp1;
	.reg .s16 	%temp2;
	cvt.s16.s8 	%temp1, %rc2;
	mov.b16 	%temp2, 0;
	cvt.s16.s8 	%temp2, %temp2;
	setp.eq.s16 	%p1, %temp1, %temp2;
	}
	@%p1 bra 	BB2_15;

	setp.eq.f32 	%p2, %f41, %f45;
	@%p2 bra 	BB2_15;

	setp.ltu.f32 	%p3, %f37, 0f477FFF00;
	@%p3 bra 	BB2_4;

	mov.u32 	%r45, 65535;
	bra.uni 	BB2_5;

BB2_4:
	cvt.rzi.u32.f32 	%r45, %f37;

BB2_5:
	shl.b32 	%r30, %r45, 4;
	ld.param.u32 	%r44, [Equalize_param_2];
	add.s32 	%r31, %r44, %r30;
	ld.global.v4.f32 	{%f23, %f24, %f25, %f26}, [%r31];
	setp.ltu.f32 	%p4, %f36, 0f477FFF00;
	@%p4 bra 	BB2_7;

	mov.u32 	%r46, 65535;
	bra.uni 	BB2_8;

BB2_7:
	cvt.rzi.u32.f32 	%r46, %f36;

BB2_8:
	shl.b32 	%r33, %r46, 4;
	ld.param.u32 	%r43, [Equalize_param_2];
	add.s32 	%r34, %r43, %r33;
	ld.global.v4.f32 	{%f15, %f16, %f17, %f18}, [%r34];
	setp.ltu.f32 	%p5, %f35, 0f477FFF00;
	@%p5 bra 	BB2_10;

	mov.u32 	%r47, 65535;
	bra.uni 	BB2_11;

BB2_10:
	cvt.rzi.u32.f32 	%r47, %f35;

BB2_11:
	shl.b32 	%r36, %r47, 4;
	ld.param.u32 	%r42, [Equalize_param_2];
	add.s32 	%r37, %r42, %r36;
	ld.global.v4.f32 	{%f11, %f12, %f13, %f14}, [%r37];
	setp.ltu.f32 	%p6, %f38, 0f477FFF00;
	@%p6 bra 	BB2_13;

	mov.u32 	%r48, 65535;
	bra.uni 	BB2_14;

BB2_13:
	cvt.rzi.u32.f32 	%r48, %f38;

BB2_14:
	shl.b32 	%r39, %r48, 4;
	ld.param.u32 	%r41, [Equalize_param_2];
	add.s32 	%r40, %r41, %r39;
	ld.global.v4.f32 	{%f27, %f28, %f29, %f30}, [%r40];
	st.global.v4.f32 	[%r2], {%f13, %f17, %f25, %f29};

BB2_15:
	ret;
}

.entry Histogram(
	.param .u32 .ptr .global .align 16 Histogram_param_0,
	.param .u32 Histogram_param_1,
	.param .u32 Histogram_param_2,
	.param .u32 .ptr .global .align 16 Histogram_param_3
)
{
	.reg .f32 	%f<17>;
	.reg .pred 	%p<4>;
	.reg .s32 	%r<33>;
	.reg .s16 	%rc<3>;


	// inline asm
	mov.u32 	%r7, %envreg3;
	// inline asm
	// inline asm
	mov.u32 	%r8, %ntid.x;
	// inline asm
	// inline asm
	mov.u32 	%r9, %ctaid.x;
	// inline asm
	// inline asm
	mov.u32 	%r10, %tid.x;
	// inline asm
	// inline asm
	mov.u32 	%r11, %envreg4;
	// inline asm
	// inline asm
	mov.u32 	%r12, %ntid.y;
	// inline asm
	// inline asm
	mov.u32 	%r13, %ctaid.y;
	// inline asm
	// inline asm
	mov.u32 	%r14, %tid.y;
	// inline asm
	add.s32 	%r17, %r14, %r11;
	mad.lo.s32 	%r18, %r13, %r12, %r17;
	// inline asm
	mov.u32 	%r15, %envreg6;
	// inline asm
	// inline asm
	mov.u32 	%r16, %ntid.x;
	// inline asm
	mul.lo.s32 	%r19, %r18, %r15;
	add.s32 	%r20, %r10, %r7;
	mad.lo.s32 	%r21, %r9, %r8, %r20;
	mad.lo.s32 	%r4, %r19, %r16, %r21;
	ld.param.u8 	%rc1, [Histogram_param_1+1];
	and.b16  	%rc2, %rc1, 1;
	{
	.reg .s16 	%temp1;
	.reg .s16 	%temp2;
	cvt.s16.s8 	%temp1, %rc2;
	mov.b16 	%temp2, 0;
	cvt.s16.s8 	%temp2, %temp2;
	setp.eq.s16 	%p1, %temp1, %temp2;
	}
	@%p1 bra 	BB3_5;

	shl.b32 	%r22, %r4, 4;
	ld.param.u32 	%r29, [Histogram_param_0];
	add.s32 	%r23, %r29, %r22;
	ld.global.v4.f32 	{%f13, %f14, %f15, %f16}, [%r23];
	mul.f32 	%f5, %f14, 0f3F371498;
	fma.rn.f32 	%f6, %f15, 0f3E59C27F, %f5;
	fma.rn.f32 	%f7, %f13, 0f3D93D641, %f6;
	ld.param.u32 	%r30, [Histogram_param_2];
	setp.eq.s32 	%p2, %r30, 0;
	selp.f32 	%f8, %f7, 0f00000000, %p2;
	mov.f32 	%f9, 0f00000000;
	max.f32 	%f10, %f8, %f9;
	mov.f32 	%f11, 0f477FFF00;
	min.f32 	%f12, %f10, %f11;
	add.f32 	%f1, %f12, 0f3F000000;
	setp.ltu.f32 	%p3, %f1, 0f477FFF00;
	@%p3 bra 	BB3_3;

	mov.u32 	%r32, 65535;
	bra.uni 	BB3_4;

BB3_3:
	cvt.rzi.u32.f32 	%r32, %f1;

BB3_4:
	shl.b32 	%r25, %r32, 4;
	ld.param.u32 	%r31, [Histogram_param_3];
	add.s32 	%r26, %r31, %r25;
	add.s32 	%r27, %r26, 8;
	atom.global.add.u32 	%r28, [%r27], 1;

BB3_5:
	ret;
}

.entry BlurRow(
	.param .u32 .ptr .global .align 16 BlurRow_param_0,
	.param .u32 .ptr .global .align 16 BlurRow_param_1,
	.param .u32 BlurRow_param_2,
	.param .u32 .ptr .const .align 4 BlurRow_param_3,
	.param .u32 BlurRow_param_4,
	.param .u32 BlurRow_param_5,
	.param .u32 BlurRow_param_6,
	.param .u32 .ptr .shared .align 16 BlurRow_param_7
)
{
	.reg .f32 	%f<273>;
	.reg .pred 	%p<8>;
	.reg .s32 	%r<133>;


	ld.param.u32 	%r4, [BlurRow_param_4];
	// inline asm
	mov.u32 	%r28, %envreg3;
	// inline asm
	// inline asm
	mov.u32 	%r29, %ntid.x;
	// inline asm
	// inline asm
	mov.u32 	%r30, %ctaid.x;
	// inline asm
	mul.lo.s32 	%r8, %r30, %r29;
	// inline asm
	mov.u32 	%r31, %tid.x;
	// inline asm
	// inline asm
	mov.u32 	%r32, %envreg4;
	// inline asm
	// inline asm
	mov.u32 	%r33, %ntid.y;
	// inline asm
	// inline asm
	mov.u32 	%r34, %ctaid.y;
	// inline asm
	// inline asm
	mov.u32 	%r35, %tid.y;
	// inline asm
	add.s32 	%r44, %r35, %r32;
	mad.lo.s32 	%r10, %r34, %r33, %r44;
	add.s32 	%r45, %r4, -1;
	shr.u32 	%r11, %r45, 1;
	// inline asm
	mov.u32 	%r36, %ntid.x;
	// inline asm
	add.s32 	%r12, %r36, %r4;
	// inline asm
	mov.u32 	%r37, %ntid.x;
	// inline asm
	// inline asm
	mov.u32 	%r38, %envreg0;
	// inline asm
	// inline asm
	mov.u32 	%r39, %ctaid.x;
	// inline asm
	add.s32 	%r46, %r39, %r38;
	mul.lo.s32 	%r13, %r46, %r37;
	// inline asm
	mov.u32 	%r43, %tid.x;
	// inline asm
	setp.ge.u32 	%p1, %r43, %r12;
	mov.u32 	%r126, %r43;
	@%p1 bra 	BB4_3;

	ld.param.u32 	%r122, [BlurRow_param_5];
	mul.lo.s32 	%r15, %r10, %r122;
	sub.s32 	%r16, %r13, %r11;
	add.s32 	%r17, %r122, -1;

BB4_2:
	add.s32 	%r48, %r16, %r126;
	mov.u32 	%r49, 0;
	// inline asm
	max.s32 	%r47, %r48, %r49;
	// inline asm
	// inline asm
	min.s32 	%r50, %r47, %r17;
	// inline asm
	add.s32 	%r54, %r50, %r15;
	shl.b32 	%r55, %r54, 4;
	ld.param.u32 	%r112, [BlurRow_param_0];
	add.s32 	%r56, %r112, %r55;
	shl.b32 	%r57, %r126, 4;
	ld.param.u32 	%r125, [BlurRow_param_7];
	add.s32 	%r58, %r125, %r57;
	ld.global.v4.f32 	{%f265, %f266, %f267, %f268}, [%r56];
	st.shared.v4.f32 	[%r58], {%f265, %f266, %f267, %f268};
	// inline asm
	mov.u32 	%r53, %ntid.x;
	// inline asm
	add.s32 	%r126, %r53, %r126;
	setp.lt.u32 	%p2, %r126, %r12;
	@%p2 bra 	BB4_2;

BB4_3:
	bar.sync 	0;
	// inline asm
	mov.u32 	%r59, %envreg3;
	// inline asm
	// inline asm
	mov.u32 	%r60, %ntid.x;
	// inline asm
	// inline asm
	mov.u32 	%r61, %ctaid.x;
	// inline asm
	// inline asm
	mov.u32 	%r62, %tid.x;
	// inline asm
	add.s32 	%r63, %r62, %r59;
	mad.lo.s32 	%r64, %r61, %r60, %r63;
	ld.param.u32 	%r121, [BlurRow_param_5];
	setp.lt.u32 	%p3, %r64, %r121;
	@%p3 bra 	BB4_5;

	ret;

BB4_5:
	ld.param.u32 	%r119, [BlurRow_param_4];
	setp.gt.u32 	%p4, %r119, 8;
	@%p4 bra 	BB4_7;

	mov.f32 	%f1, 0f00000000;
	mov.f32 	%f269, %f1;
	mov.f32 	%f270, %f1;
	mov.f32 	%f271, %f1;
	mov.f32 	%f272, %f1;
	mov.u32 	%r131, 0;
	bra.uni 	BB4_10;

BB4_7:
	mov.f32 	%f2, 0f00000000;
	mov.f32 	%f269, %f2;
	mov.f32 	%f270, %f2;
	mov.f32 	%f271, %f2;
	mov.f32 	%f272, %f2;
	mov.u32 	%r132, 0;

BB4_8:
	mov.u32 	%r20, %r132;
	shl.b32 	%r75, %r20, 2;
	ld.param.u32 	%r115, [BlurRow_param_3];
	add.s32 	%r76, %r115, %r75;
	ld.const.f32 	%f3, [%r76];
	// inline asm
	mov.u32 	%r67, %tid.x;
	// inline asm
	add.s32 	%r77, %r67, %r20;
	shl.b32 	%r78, %r77, 4;
	ld.param.u32 	%r124, [BlurRow_param_7];
	add.s32 	%r79, %r124, %r78;
	ld.shared.v4.f32 	{%f121, %f122, %f123, %f124}, [%r79];
	fma.rn.f32 	%f125, %f3, %f121, %f269;
	fma.rn.f32 	%f126, %f3, %f122, %f270;
	fma.rn.f32 	%f127, %f3, %f123, %f271;
	fma.rn.f32 	%f128, %f3, %f124, %f272;
	ld.const.f32 	%f7, [%r76+4];
	// inline asm
	mov.u32 	%r68, %tid.x;
	// inline asm
	add.s32 	%r80, %r20, %r68;
	shl.b32 	%r81, %r80, 4;
	add.s32 	%r82, %r81, %r124;
	ld.shared.v4.f32 	{%f141, %f142, %f143, %f144}, [%r82+16];
	fma.rn.f32 	%f145, %f7, %f141, %f125;
	fma.rn.f32 	%f146, %f7, %f142, %f126;
	fma.rn.f32 	%f147, %f7, %f143, %f127;
	fma.rn.f32 	%f148, %f7, %f144, %f128;
	ld.const.f32 	%f11, [%r76+8];
	// inline asm
	mov.u32 	%r69, %tid.x;
	// inline asm
	add.s32 	%r83, %r20, %r69;
	shl.b32 	%r84, %r83, 4;
	add.s32 	%r85, %r84, %r124;
	ld.shared.v4.f32 	{%f161, %f162, %f163, %f164}, [%r85+32];
	fma.rn.f32 	%f165, %f11, %f161, %f145;
	fma.rn.f32 	%f166, %f11, %f162, %f146;
	fma.rn.f32 	%f167, %f11, %f163, %f147;
	fma.rn.f32 	%f168, %f11, %f164, %f148;
	ld.const.f32 	%f15, [%r76+12];
	// inline asm
	mov.u32 	%r70, %tid.x;
	// inline asm
	add.s32 	%r86, %r20, %r70;
	shl.b32 	%r87, %r86, 4;
	add.s32 	%r88, %r87, %r124;
	ld.shared.v4.f32 	{%f181, %f182, %f183, %f184}, [%r88+48];
	fma.rn.f32 	%f185, %f15, %f181, %f165;
	fma.rn.f32 	%f186, %f15, %f182, %f166;
	fma.rn.f32 	%f187, %f15, %f183, %f167;
	fma.rn.f32 	%f188, %f15, %f184, %f168;
	ld.const.f32 	%f19, [%r76+16];
	// inline asm
	mov.u32 	%r71, %tid.x;
	// inline asm
	add.s32 	%r89, %r20, %r71;
	shl.b32 	%r90, %r89, 4;
	add.s32 	%r91, %r90, %r124;
	ld.shared.v4.f32 	{%f201, %f202, %f203, %f204}, [%r91+64];
	fma.rn.f32 	%f205, %f19, %f201, %f185;
	fma.rn.f32 	%f206, %f19, %f202, %f186;
	fma.rn.f32 	%f207, %f19, %f203, %f187;
	fma.rn.f32 	%f208, %f19, %f204, %f188;
	ld.const.f32 	%f23, [%r76+20];
	// inline asm
	mov.u32 	%r72, %tid.x;
	// inline asm
	add.s32 	%r92, %r20, %r72;
	shl.b32 	%r93, %r92, 4;
	add.s32 	%r94, %r93, %r124;
	ld.shared.v4.f32 	{%f221, %f222, %f223, %f224}, [%r94+80];
	fma.rn.f32 	%f225, %f23, %f221, %f205;
	fma.rn.f32 	%f226, %f23, %f222, %f206;
	fma.rn.f32 	%f227, %f23, %f223, %f207;
	fma.rn.f32 	%f228, %f23, %f224, %f208;
	ld.const.f32 	%f27, [%r76+24];
	// inline asm
	mov.u32 	%r73, %tid.x;
	// inline asm
	add.s32 	%r95, %r20, %r73;
	shl.b32 	%r96, %r95, 4;
	add.s32 	%r97, %r96, %r124;
	ld.shared.v4.f32 	{%f241, %f242, %f243, %f244}, [%r97+96];
	fma.rn.f32 	%f245, %f27, %f241, %f225;
	fma.rn.f32 	%f246, %f27, %f242, %f226;
	fma.rn.f32 	%f247, %f27, %f243, %f227;
	fma.rn.f32 	%f248, %f27, %f244, %f228;
	ld.const.f32 	%f31, [%r76+28];
	// inline asm
	mov.u32 	%r74, %tid.x;
	// inline asm
	add.s32 	%r98, %r20, %r74;
	shl.b32 	%r99, %r98, 4;
	add.s32 	%r100, %r99, %r124;
	ld.shared.v4.f32 	{%f261, %f262, %f263, %f264}, [%r100+112];
	fma.rn.f32 	%f269, %f31, %f261, %f245;
	fma.rn.f32 	%f270, %f31, %f262, %f246;
	fma.rn.f32 	%f271, %f31, %f263, %f247;
	fma.rn.f32 	%f272, %f31, %f264, %f248;
	add.s32 	%r21, %r20, 8;
	add.s32 	%r101, %r20, 16;
	ld.param.u32 	%r118, [BlurRow_param_4];
	setp.lt.u32 	%p5, %r101, %r118;
	mov.u32 	%r132, %r21;
	@%p5 bra 	BB4_8;

	mov.u32 	%r131, %r21;

BB4_10:
	mov.u32 	%r130, %r131;
	ld.param.u32 	%r117, [BlurRow_param_4];
	setp.lt.u32 	%p6, %r130, %r117;
	@%p6 bra 	BB4_11;
	bra.uni 	BB4_13;

BB4_11:
	shl.b32 	%r102, %r130, 2;
	ld.param.u32 	%r114, [BlurRow_param_3];
	add.s32 	%r127, %r114, %r102;

BB4_12:
	ld.const.f32 	%f35, [%r127];
	// inline asm
	mov.u32 	%r103, %tid.x;
	// inline asm
	add.s32 	%r104, %r103, %r130;
	shl.b32 	%r105, %r104, 4;
	ld.param.u32 	%r123, [BlurRow_param_7];
	add.s32 	%r106, %r123, %r105;
	ld.shared.v4.f32 	{%f89, %f90, %f91, %f92}, [%r106];
	fma.rn.f32 	%f269, %f35, %f89, %f269;
	fma.rn.f32 	%f270, %f35, %f90, %f270;
	fma.rn.f32 	%f271, %f35, %f91, %f271;
	fma.rn.f32 	%f272, %f35, %f92, %f272;
	add.s32 	%r127, %r127, 4;
	add.s32 	%r130, %r130, 1;
	ld.param.u32 	%r116, [BlurRow_param_4];
	setp.lt.u32 	%p7, %r130, %r116;
	@%p7 bra 	BB4_12;

BB4_13:
	mov.f32 	%f40, 0f00000000;
	max.f32 	%f41, %f269, %f40;
	mov.f32 	%f42, 0f477FFF00;
	min.f32 	%f43, %f41, %f42;
	add.f32 	%f44, %f43, 0f3F000000;
	max.f32 	%f46, %f270, %f40;
	min.f32 	%f47, %f46, %f42;
	add.f32 	%f48, %f47, 0f3F000000;
	max.f32 	%f50, %f271, %f40;
	min.f32 	%f51, %f50, %f42;
	add.f32 	%f52, %f51, 0f3F000000;
	max.f32 	%f54, %f272, %f40;
	min.f32 	%f55, %f54, %f42;
	add.f32 	%f56, %f55, 0f3F000000;
	add.s32 	%r107, %r31, %r28;
	add.s32 	%r108, %r107, %r8;
	ld.param.u32 	%r120, [BlurRow_param_5];
	mad.lo.s32 	%r109, %r10, %r120, %r108;
	shl.b32 	%r110, %r109, 4;
	ld.param.u32 	%r113, [BlurRow_param_1];
	add.s32 	%r111, %r113, %r110;
	st.global.v4.f32 	[%r111], {%f44, %f48, %f52, %f56};
	ret;
}

.entry BlurColumn(
	.param .u32 .ptr .global .align 16 BlurColumn_param_0,
	.param .u32 .ptr .global .align 16 BlurColumn_param_1,
	.param .u32 BlurColumn_param_2,
	.param .u32 .ptr .const .align 4 BlurColumn_param_3,
	.param .u32 BlurColumn_param_4,
	.param .u32 BlurColumn_param_5,
	.param .u32 BlurColumn_param_6,
	.param .u32 .ptr .shared .align 16 BlurColumn_param_7
)
{
	.reg .f32 	%f<273>;
	.reg .pred 	%p<8>;
	.reg .s32 	%r<136>;


	ld.param.u32 	%r4, [BlurColumn_param_4];
	// inline asm
	mov.u32 	%r29, %envreg3;
	// inline asm
	// inline asm
	mov.u32 	%r30, %ntid.x;
	// inline asm
	// inline asm
	mov.u32 	%r31, %ctaid.x;
	// inline asm
	mul.lo.s32 	%r9, %r31, %r30;
	// inline asm
	mov.u32 	%r32, %tid.x;
	// inline asm
	// inline asm
	mov.u32 	%r33, %envreg4;
	// inline asm
	// inline asm
	mov.u32 	%r34, %ntid.y;
	// inline asm
	// inline asm
	mov.u32 	%r35, %ctaid.y;
	// inline asm
	// inline asm
	mov.u32 	%r36, %tid.y;
	// inline asm
	add.s32 	%r45, %r36, %r33;
	mad.lo.s32 	%r11, %r35, %r34, %r45;
	add.s32 	%r46, %r4, -1;
	shr.u32 	%r12, %r46, 1;
	// inline asm
	mov.u32 	%r37, %ntid.y;
	// inline asm
	add.s32 	%r13, %r37, %r4;
	// inline asm
	mov.u32 	%r38, %ntid.x;
	// inline asm
	// inline asm
	mov.u32 	%r39, %envreg0;
	// inline asm
	// inline asm
	mov.u32 	%r40, %ctaid.x;
	// inline asm
	add.s32 	%r47, %r40, %r39;
	mul.lo.s32 	%r14, %r47, %r38;
	// inline asm
	mov.u32 	%r41, %ntid.y;
	// inline asm
	// inline asm
	mov.u32 	%r42, %envreg1;
	// inline asm
	// inline asm
	mov.u32 	%r43, %ctaid.y;
	// inline asm
	add.s32 	%r48, %r43, %r42;
	mul.lo.s32 	%r15, %r48, %r41;
	// inline asm
	mov.u32 	%r44, %tid.y;
	// inline asm
	setp.ge.u32 	%p1, %r44, %r13;
	mov.u32 	%r129, %r44;
	@%p1 bra 	BB5_3;

	sub.s32 	%r17, %r15, %r12;
	ld.param.u32 	%r125, [BlurColumn_param_6];
	add.s32 	%r18, %r125, -1;

BB5_2:
	add.s32 	%r50, %r17, %r129;
	mov.u32 	%r51, 0;
	// inline asm
	max.s32 	%r49, %r50, %r51;
	// inline asm
	// inline asm
	min.s32 	%r52, %r49, %r18;
	// inline asm
	ld.param.u32 	%r123, [BlurColumn_param_5];
	mad.lo.s32 	%r56, %r52, %r123, %r14;
	shl.b32 	%r57, %r56, 4;
	ld.param.u32 	%r114, [BlurColumn_param_0];
	add.s32 	%r58, %r114, %r57;
	shl.b32 	%r59, %r129, 4;
	ld.param.u32 	%r128, [BlurColumn_param_7];
	add.s32 	%r60, %r128, %r59;
	ld.global.v4.f32 	{%f265, %f266, %f267, %f268}, [%r58];
	st.shared.v4.f32 	[%r60], {%f265, %f266, %f267, %f268};
	// inline asm
	mov.u32 	%r55, %ntid.y;
	// inline asm
	add.s32 	%r129, %r55, %r129;
	setp.lt.u32 	%p2, %r129, %r13;
	@%p2 bra 	BB5_2;

BB5_3:
	bar.sync 	0;
	// inline asm
	mov.u32 	%r61, %envreg4;
	// inline asm
	// inline asm
	mov.u32 	%r62, %ntid.y;
	// inline asm
	// inline asm
	mov.u32 	%r63, %ctaid.y;
	// inline asm
	// inline asm
	mov.u32 	%r64, %tid.y;
	// inline asm
	add.s32 	%r65, %r64, %r61;
	mad.lo.s32 	%r66, %r63, %r62, %r65;
	ld.param.u32 	%r124, [BlurColumn_param_6];
	setp.lt.u32 	%p3, %r66, %r124;
	@%p3 bra 	BB5_5;

	ret;

BB5_5:
	ld.param.u32 	%r121, [BlurColumn_param_4];
	setp.gt.u32 	%p4, %r121, 8;
	@%p4 bra 	BB5_7;

	mov.f32 	%f1, 0f00000000;
	mov.f32 	%f269, %f1;
	mov.f32 	%f270, %f1;
	mov.f32 	%f271, %f1;
	mov.f32 	%f272, %f1;
	mov.u32 	%r134, 0;
	bra.uni 	BB5_10;

BB5_7:
	mov.f32 	%f2, 0f00000000;
	mov.f32 	%f269, %f2;
	mov.f32 	%f270, %f2;
	mov.f32 	%f271, %f2;
	mov.f32 	%f272, %f2;
	mov.u32 	%r135, 0;

BB5_8:
	mov.u32 	%r21, %r135;
	shl.b32 	%r77, %r21, 2;
	ld.param.u32 	%r117, [BlurColumn_param_3];
	add.s32 	%r78, %r117, %r77;
	ld.const.f32 	%f3, [%r78];
	// inline asm
	mov.u32 	%r69, %tid.y;
	// inline asm
	add.s32 	%r79, %r69, %r21;
	shl.b32 	%r80, %r79, 4;
	ld.param.u32 	%r127, [BlurColumn_param_7];
	add.s32 	%r81, %r127, %r80;
	ld.shared.v4.f32 	{%f121, %f122, %f123, %f124}, [%r81];
	fma.rn.f32 	%f125, %f3, %f121, %f269;
	fma.rn.f32 	%f126, %f3, %f122, %f270;
	fma.rn.f32 	%f127, %f3, %f123, %f271;
	fma.rn.f32 	%f128, %f3, %f124, %f272;
	ld.const.f32 	%f7, [%r78+4];
	// inline asm
	mov.u32 	%r70, %tid.y;
	// inline asm
	add.s32 	%r82, %r21, %r70;
	shl.b32 	%r83, %r82, 4;
	add.s32 	%r84, %r83, %r127;
	ld.shared.v4.f32 	{%f141, %f142, %f143, %f144}, [%r84+16];
	fma.rn.f32 	%f145, %f7, %f141, %f125;
	fma.rn.f32 	%f146, %f7, %f142, %f126;
	fma.rn.f32 	%f147, %f7, %f143, %f127;
	fma.rn.f32 	%f148, %f7, %f144, %f128;
	ld.const.f32 	%f11, [%r78+8];
	// inline asm
	mov.u32 	%r71, %tid.y;
	// inline asm
	add.s32 	%r85, %r21, %r71;
	shl.b32 	%r86, %r85, 4;
	add.s32 	%r87, %r86, %r127;
	ld.shared.v4.f32 	{%f161, %f162, %f163, %f164}, [%r87+32];
	fma.rn.f32 	%f165, %f11, %f161, %f145;
	fma.rn.f32 	%f166, %f11, %f162, %f146;
	fma.rn.f32 	%f167, %f11, %f163, %f147;
	fma.rn.f32 	%f168, %f11, %f164, %f148;
	ld.const.f32 	%f15, [%r78+12];
	// inline asm
	mov.u32 	%r72, %tid.y;
	// inline asm
	add.s32 	%r88, %r21, %r72;
	shl.b32 	%r89, %r88, 4;
	add.s32 	%r90, %r89, %r127;
	ld.shared.v4.f32 	{%f181, %f182, %f183, %f184}, [%r90+48];
	fma.rn.f32 	%f185, %f15, %f181, %f165;
	fma.rn.f32 	%f186, %f15, %f182, %f166;
	fma.rn.f32 	%f187, %f15, %f183, %f167;
	fma.rn.f32 	%f188, %f15, %f184, %f168;
	ld.const.f32 	%f19, [%r78+16];
	// inline asm
	mov.u32 	%r73, %tid.y;
	// inline asm
	add.s32 	%r91, %r21, %r73;
	shl.b32 	%r92, %r91, 4;
	add.s32 	%r93, %r92, %r127;
	ld.shared.v4.f32 	{%f201, %f202, %f203, %f204}, [%r93+64];
	fma.rn.f32 	%f205, %f19, %f201, %f185;
	fma.rn.f32 	%f206, %f19, %f202, %f186;
	fma.rn.f32 	%f207, %f19, %f203, %f187;
	fma.rn.f32 	%f208, %f19, %f204, %f188;
	ld.const.f32 	%f23, [%r78+20];
	// inline asm
	mov.u32 	%r74, %tid.y;
	// inline asm
	add.s32 	%r94, %r21, %r74;
	shl.b32 	%r95, %r94, 4;
	add.s32 	%r96, %r95, %r127;
	ld.shared.v4.f32 	{%f221, %f222, %f223, %f224}, [%r96+80];
	fma.rn.f32 	%f225, %f23, %f221, %f205;
	fma.rn.f32 	%f226, %f23, %f222, %f206;
	fma.rn.f32 	%f227, %f23, %f223, %f207;
	fma.rn.f32 	%f228, %f23, %f224, %f208;
	ld.const.f32 	%f27, [%r78+24];
	// inline asm
	mov.u32 	%r75, %tid.y;
	// inline asm
	add.s32 	%r97, %r21, %r75;
	shl.b32 	%r98, %r97, 4;
	add.s32 	%r99, %r98, %r127;
	ld.shared.v4.f32 	{%f241, %f242, %f243, %f244}, [%r99+96];
	fma.rn.f32 	%f245, %f27, %f241, %f225;
	fma.rn.f32 	%f246, %f27, %f242, %f226;
	fma.rn.f32 	%f247, %f27, %f243, %f227;
	fma.rn.f32 	%f248, %f27, %f244, %f228;
	ld.const.f32 	%f31, [%r78+28];
	// inline asm
	mov.u32 	%r76, %tid.y;
	// inline asm
	add.s32 	%r100, %r21, %r76;
	shl.b32 	%r101, %r100, 4;
	add.s32 	%r102, %r101, %r127;
	ld.shared.v4.f32 	{%f261, %f262, %f263, %f264}, [%r102+112];
	fma.rn.f32 	%f269, %f31, %f261, %f245;
	fma.rn.f32 	%f270, %f31, %f262, %f246;
	fma.rn.f32 	%f271, %f31, %f263, %f247;
	fma.rn.f32 	%f272, %f31, %f264, %f248;
	add.s32 	%r22, %r21, 8;
	add.s32 	%r103, %r21, 16;
	ld.param.u32 	%r120, [BlurColumn_param_4];
	setp.lt.u32 	%p5, %r103, %r120;
	mov.u32 	%r135, %r22;
	@%p5 bra 	BB5_8;

	mov.u32 	%r134, %r22;

BB5_10:
	mov.u32 	%r133, %r134;
	ld.param.u32 	%r119, [BlurColumn_param_4];
	setp.lt.u32 	%p6, %r133, %r119;
	@%p6 bra 	BB5_11;
	bra.uni 	BB5_13;

BB5_11:
	shl.b32 	%r104, %r133, 2;
	ld.param.u32 	%r116, [BlurColumn_param_3];
	add.s32 	%r130, %r116, %r104;

BB5_12:
	ld.const.f32 	%f35, [%r130];
	// inline asm
	mov.u32 	%r105, %tid.y;
	// inline asm
	add.s32 	%r106, %r105, %r133;
	shl.b32 	%r107, %r106, 4;
	ld.param.u32 	%r126, [BlurColumn_param_7];
	add.s32 	%r108, %r126, %r107;
	ld.shared.v4.f32 	{%f89, %f90, %f91, %f92}, [%r108];
	fma.rn.f32 	%f269, %f35, %f89, %f269;
	fma.rn.f32 	%f270, %f35, %f90, %f270;
	fma.rn.f32 	%f271, %f35, %f91, %f271;
	fma.rn.f32 	%f272, %f35, %f92, %f272;
	add.s32 	%r130, %r130, 4;
	add.s32 	%r133, %r133, 1;
	ld.param.u32 	%r118, [BlurColumn_param_4];
	setp.lt.u32 	%p7, %r133, %r118;
	@%p7 bra 	BB5_12;

BB5_13:
	mov.f32 	%f40, 0f00000000;
	max.f32 	%f41, %f269, %f40;
	mov.f32 	%f42, 0f477FFF00;
	min.f32 	%f43, %f41, %f42;
	add.f32 	%f44, %f43, 0f3F000000;
	max.f32 	%f46, %f270, %f40;
	min.f32 	%f47, %f46, %f42;
	add.f32 	%f48, %f47, 0f3F000000;
	max.f32 	%f50, %f271, %f40;
	min.f32 	%f51, %f50, %f42;
	add.f32 	%f52, %f51, 0f3F000000;
	max.f32 	%f54, %f272, %f40;
	min.f32 	%f55, %f54, %f42;
	add.f32 	%f56, %f55, 0f3F000000;
	add.s32 	%r109, %r32, %r29;
	add.s32 	%r110, %r109, %r9;
	ld.param.u32 	%r122, [BlurColumn_param_5];
	mad.lo.s32 	%r111, %r11, %r122, %r110;
	shl.b32 	%r112, %r111, 4;
	ld.param.u32 	%r115, [BlurColumn_param_1];
	add.s32 	%r113, %r115, %r112;
	st.global.v4.f32 	[%r113], {%f44, %f48, %f52, %f56};
	ret;
}

.entry UnsharpMaskBlurColumn(
	.param .u32 .ptr .global .align 16 UnsharpMaskBlurColumn_param_0,
	.param .u32 .ptr .global .align 16 UnsharpMaskBlurColumn_param_1,
	.param .u32 .ptr .global .align 16 UnsharpMaskBlurColumn_param_2,
	.param .u32 UnsharpMaskBlurColumn_param_3,
	.param .u32 UnsharpMaskBlurColumn_param_4,
	.param .u32 .ptr .shared .align 16 UnsharpMaskBlurColumn_param_5,
	.param .u32 .ptr .shared .align 4 UnsharpMaskBlurColumn_param_6,
	.param .u32 UnsharpMaskBlurColumn_param_7,
	.param .u32 .ptr .global .align 4 UnsharpMaskBlurColumn_param_8,
	.param .u32 UnsharpMaskBlurColumn_param_9,
	.param .f32 UnsharpMaskBlurColumn_param_10,
	.param .f32 UnsharpMaskBlurColumn_param_11
)
{
	.reg .f32 	%f<369>;
	.reg .pred 	%p<27>;
	.reg .s32 	%r<175>;


	ld.param.u32 	%r5, [UnsharpMaskBlurColumn_param_4];
	ld.param.u32 	%r9, [UnsharpMaskBlurColumn_param_9];
	add.s32 	%r51, %r9, -1;
	shr.u32 	%r52, %r51, 1;
	// inline asm
	mov.u32 	%r43, %envreg0;
	// inline asm
	// inline asm
	mov.u32 	%r44, %ctaid.x;
	// inline asm
	add.s32 	%r10, %r44, %r43;
	// inline asm
	mov.u32 	%r45, %envreg1;
	// inline asm
	// inline asm
	mov.u32 	%r46, %ctaid.y;
	// inline asm
	add.s32 	%r53, %r46, %r45;
	// inline asm
	mov.u32 	%r47, %ntid.y;
	// inline asm
	mul.lo.s32 	%r54, %r53, %r47;
	sub.s32 	%r11, %r54, %r52;
	// inline asm
	mov.u32 	%r48, %envreg1;
	// inline asm
	// inline asm
	mov.u32 	%r49, %ctaid.y;
	// inline asm
	add.s32 	%r55, %r48, %r49;
	add.s32 	%r56, %r55, 1;
	// inline asm
	mov.u32 	%r50, %ntid.y;
	// inline asm
	mad.lo.s32 	%r57, %r56, %r50, %r52;
	setp.gt.s32 	%p1, %r11, -1;
	setp.lt.u32 	%p2, %r57, %r5;
	and.pred  	%p3, %p1, %p2;
	sub.s32 	%r12, %r57, %r11;
	@%p3 bra 	BB6_4;

	// inline asm
	mov.u32 	%r58, %tid.y;
	// inline asm
	setp.ge.s32 	%p4, %r58, %r12;
	mov.u32 	%r162, %r58;
	@%p4 bra 	BB6_7;

	ld.param.u32 	%r147, [UnsharpMaskBlurColumn_param_4];
	add.s32 	%r14, %r147, -1;

BB6_3:
	add.s32 	%r60, %r162, %r11;
	mov.u32 	%r61, 0;
	// inline asm
	max.s32 	%r59, %r60, %r61;
	// inline asm
	// inline asm
	min.s32 	%r62, %r59, %r14;
	// inline asm
	ld.param.u32 	%r145, [UnsharpMaskBlurColumn_param_3];
	mad.lo.s32 	%r66, %r62, %r145, %r10;
	shl.b32 	%r67, %r66, 4;
	ld.param.u32 	%r141, [UnsharpMaskBlurColumn_param_1];
	add.s32 	%r68, %r141, %r67;
	shl.b32 	%r69, %r162, 4;
	ld.param.u32 	%r151, [UnsharpMaskBlurColumn_param_5];
	add.s32 	%r70, %r151, %r69;
	ld.global.v4.f32 	{%f355, %f356, %f357, %f358}, [%r68];
	st.shared.v4.f32 	[%r70], {%f355, %f356, %f357, %f358};
	// inline asm
	mov.u32 	%r65, %ntid.y;
	// inline asm
	add.s32 	%r162, %r65, %r162;
	setp.lt.s32 	%p5, %r162, %r12;
	@%p5 bra 	BB6_3;
	bra.uni 	BB6_7;

BB6_4:
	// inline asm
	mov.u32 	%r71, %ntid.x;
	// inline asm
	// inline asm
	mov.u32 	%r72, %tid.x;
	// inline asm
	setp.ge.u32 	%p6, %r72, %r12;
	mov.u32 	%r163, %r72;
	@%p6 bra 	BB6_6;

BB6_5:
	add.s32 	%r73, %r163, %r11;
	ld.param.u32 	%r144, [UnsharpMaskBlurColumn_param_3];
	mad.lo.s32 	%r74, %r73, %r144, %r10;
	shl.b32 	%r75, %r74, 4;
	ld.param.u32 	%r140, [UnsharpMaskBlurColumn_param_1];
	add.s32 	%r76, %r140, %r75;
	shl.b32 	%r77, %r163, 4;
	ld.param.u32 	%r150, [UnsharpMaskBlurColumn_param_5];
	add.s32 	%r78, %r150, %r77;
	ld.global.v4.f32 	{%f351, %f352, %f353, %f354}, [%r76];
	st.shared.v4.f32 	[%r78], {%f351, %f352, %f353, %f354};
	add.s32 	%r163, %r163, %r71;
	setp.lt.u32 	%p7, %r163, %r12;
	@%p7 bra 	BB6_5;

BB6_6:
	membar.gl;

BB6_7:
	bar.sync 	0;
	// inline asm
	mov.u32 	%r79, %ntid.x;
	// inline asm
	// inline asm
	mov.u32 	%r80, %tid.x;
	// inline asm
	ld.param.u32 	%r161, [UnsharpMaskBlurColumn_param_9];
	setp.ge.u32 	%p8, %r80, %r161;
	mov.u32 	%r164, %r80;
	@%p8 bra 	BB6_9;

BB6_8:
	shl.b32 	%r81, %r164, 2;
	ld.param.u32 	%r154, [UnsharpMaskBlurColumn_param_6];
	add.s32 	%r82, %r154, %r81;
	ld.param.u32 	%r155, [UnsharpMaskBlurColumn_param_8];
	add.s32 	%r83, %r155, %r81;
	ld.global.f32 	%f20, [%r83];
	st.shared.f32 	[%r82], %f20;
	add.s32 	%r164, %r164, %r79;
	ld.param.u32 	%r160, [UnsharpMaskBlurColumn_param_9];
	setp.lt.u32 	%p9, %r164, %r160;
	@%p9 bra 	BB6_8;

BB6_9:
	membar.gl;
	bar.sync 	0;
	// inline asm
	mov.u32 	%r84, %envreg4;
	// inline asm
	// inline asm
	mov.u32 	%r85, %ntid.y;
	// inline asm
	// inline asm
	mov.u32 	%r86, %ctaid.y;
	// inline asm
	// inline asm
	mov.u32 	%r87, %tid.y;
	// inline asm
	add.s32 	%r88, %r87, %r84;
	mad.lo.s32 	%r25, %r86, %r85, %r88;
	ld.param.u32 	%r146, [UnsharpMaskBlurColumn_param_4];
	setp.lt.u32 	%p10, %r25, %r146;
	@%p10 bra 	BB6_11;

	ret;

BB6_11:
	ld.param.u32 	%r159, [UnsharpMaskBlurColumn_param_9];
	setp.gt.u32 	%p11, %r159, 8;
	@%p11 bra 	BB6_13;

	mov.f32 	%f21, 0f00000000;
	mov.f32 	%f365, %f21;
	mov.f32 	%f366, %f21;
	mov.f32 	%f367, %f21;
	mov.f32 	%f368, %f21;
	mov.u32 	%r169, 0;
	bra.uni 	BB6_16;

BB6_13:
	mov.f32 	%f22, 0f00000000;
	mov.f32 	%f365, %f22;
	mov.f32 	%f366, %f22;
	mov.f32 	%f367, %f22;
	mov.f32 	%f368, %f22;
	mov.u32 	%r170, 0;

BB6_14:
	mov.u32 	%r26, %r170;
	shl.b32 	%r99, %r26, 2;
	ld.param.u32 	%r153, [UnsharpMaskBlurColumn_param_6];
	add.s32 	%r100, %r153, %r99;
	ld.shared.f32 	%f23, [%r100];
	// inline asm
	mov.u32 	%r91, %tid.y;
	// inline asm
	add.s32 	%r101, %r91, %r26;
	shl.b32 	%r102, %r101, 4;
	ld.param.u32 	%r149, [UnsharpMaskBlurColumn_param_5];
	add.s32 	%r103, %r149, %r102;
	ld.shared.v4.f32 	{%f207, %f208, %f209, %f210}, [%r103];
	fma.rn.f32 	%f211, %f23, %f207, %f365;
	fma.rn.f32 	%f212, %f23, %f208, %f366;
	fma.rn.f32 	%f213, %f23, %f209, %f367;
	fma.rn.f32 	%f214, %f23, %f210, %f368;
	ld.shared.f32 	%f27, [%r100+4];
	// inline asm
	mov.u32 	%r92, %tid.y;
	// inline asm
	add.s32 	%r104, %r26, %r92;
	shl.b32 	%r105, %r104, 4;
	add.s32 	%r106, %r105, %r149;
	ld.shared.v4.f32 	{%f227, %f228, %f229, %f230}, [%r106+16];
	fma.rn.f32 	%f231, %f27, %f227, %f211;
	fma.rn.f32 	%f232, %f27, %f228, %f212;
	fma.rn.f32 	%f233, %f27, %f229, %f213;
	fma.rn.f32 	%f234, %f27, %f230, %f214;
	ld.shared.f32 	%f31, [%r100+8];
	// inline asm
	mov.u32 	%r93, %tid.y;
	// inline asm
	add.s32 	%r107, %r26, %r93;
	shl.b32 	%r108, %r107, 4;
	add.s32 	%r109, %r108, %r149;
	ld.shared.v4.f32 	{%f247, %f248, %f249, %f250}, [%r109+32];
	fma.rn.f32 	%f251, %f31, %f247, %f231;
	fma.rn.f32 	%f252, %f31, %f248, %f232;
	fma.rn.f32 	%f253, %f31, %f249, %f233;
	fma.rn.f32 	%f254, %f31, %f250, %f234;
	ld.shared.f32 	%f35, [%r100+12];
	// inline asm
	mov.u32 	%r94, %tid.y;
	// inline asm
	add.s32 	%r110, %r26, %r94;
	shl.b32 	%r111, %r110, 4;
	add.s32 	%r112, %r111, %r149;
	ld.shared.v4.f32 	{%f267, %f268, %f269, %f270}, [%r112+48];
	fma.rn.f32 	%f271, %f35, %f267, %f251;
	fma.rn.f32 	%f272, %f35, %f268, %f252;
	fma.rn.f32 	%f273, %f35, %f269, %f253;
	fma.rn.f32 	%f274, %f35, %f270, %f254;
	ld.shared.f32 	%f39, [%r100+16];
	// inline asm
	mov.u32 	%r95, %tid.y;
	// inline asm
	add.s32 	%r113, %r26, %r95;
	shl.b32 	%r114, %r113, 4;
	add.s32 	%r115, %r114, %r149;
	ld.shared.v4.f32 	{%f287, %f288, %f289, %f290}, [%r115+64];
	fma.rn.f32 	%f291, %f39, %f287, %f271;
	fma.rn.f32 	%f292, %f39, %f288, %f272;
	fma.rn.f32 	%f293, %f39, %f289, %f273;
	fma.rn.f32 	%f294, %f39, %f290, %f274;
	ld.shared.f32 	%f43, [%r100+20];
	// inline asm
	mov.u32 	%r96, %tid.y;
	// inline asm
	add.s32 	%r116, %r26, %r96;
	shl.b32 	%r117, %r116, 4;
	add.s32 	%r118, %r117, %r149;
	ld.shared.v4.f32 	{%f307, %f308, %f309, %f310}, [%r118+80];
	fma.rn.f32 	%f311, %f43, %f307, %f291;
	fma.rn.f32 	%f312, %f43, %f308, %f292;
	fma.rn.f32 	%f313, %f43, %f309, %f293;
	fma.rn.f32 	%f314, %f43, %f310, %f294;
	ld.shared.f32 	%f47, [%r100+24];
	// inline asm
	mov.u32 	%r97, %tid.y;
	// inline asm
	add.s32 	%r119, %r26, %r97;
	shl.b32 	%r120, %r119, 4;
	add.s32 	%r121, %r120, %r149;
	ld.shared.v4.f32 	{%f327, %f328, %f329, %f330}, [%r121+96];
	fma.rn.f32 	%f331, %f47, %f327, %f311;
	fma.rn.f32 	%f332, %f47, %f328, %f312;
	fma.rn.f32 	%f333, %f47, %f329, %f313;
	fma.rn.f32 	%f334, %f47, %f330, %f314;
	ld.shared.f32 	%f51, [%r100+28];
	// inline asm
	mov.u32 	%r98, %tid.y;
	// inline asm
	add.s32 	%r122, %r26, %r98;
	shl.b32 	%r123, %r122, 4;
	add.s32 	%r124, %r123, %r149;
	ld.shared.v4.f32 	{%f347, %f348, %f349, %f350}, [%r124+112];
	fma.rn.f32 	%f365, %f51, %f347, %f331;
	fma.rn.f32 	%f366, %f51, %f348, %f332;
	fma.rn.f32 	%f367, %f51, %f349, %f333;
	fma.rn.f32 	%f368, %f51, %f350, %f334;
	add.s32 	%r27, %r26, 8;
	add.s32 	%r125, %r26, 16;
	ld.param.u32 	%r158, [UnsharpMaskBlurColumn_param_9];
	setp.lt.u32 	%p12, %r125, %r158;
	mov.u32 	%r170, %r27;
	@%p12 bra 	BB6_14;

	mov.u32 	%r169, %r27;

BB6_16:
	mov.u32 	%r168, %r169;
	ld.param.u32 	%r157, [UnsharpMaskBlurColumn_param_9];
	setp.lt.u32 	%p13, %r168, %r157;
	@%p13 bra 	BB6_17;
	bra.uni 	BB6_19;

BB6_17:
	shl.b32 	%r126, %r168, 2;
	ld.param.u32 	%r152, [UnsharpMaskBlurColumn_param_6];
	add.s32 	%r165, %r152, %r126;

BB6_18:
	ld.shared.f32 	%f55, [%r165];
	// inline asm
	mov.u32 	%r127, %tid.y;
	// inline asm
	add.s32 	%r128, %r127, %r168;
	shl.b32 	%r129, %r128, 4;
	ld.param.u32 	%r148, [UnsharpMaskBlurColumn_param_5];
	add.s32 	%r130, %r148, %r129;
	ld.shared.v4.f32 	{%f175, %f176, %f177, %f178}, [%r130];
	fma.rn.f32 	%f365, %f55, %f175, %f365;
	fma.rn.f32 	%f366, %f55, %f176, %f366;
	fma.rn.f32 	%f367, %f55, %f177, %f367;
	fma.rn.f32 	%f368, %f55, %f178, %f368;
	add.s32 	%r165, %r165, 4;
	add.s32 	%r168, %r168, 1;
	ld.param.u32 	%r156, [UnsharpMaskBlurColumn_param_9];
	setp.lt.u32 	%p14, %r168, %r156;
	@%p14 bra 	BB6_18;

BB6_19:
	mov.f32 	%f76, 0f00000000;
	max.f32 	%f77, %f365, %f76;
	mov.f32 	%f78, 0f477FFF00;
	min.f32 	%f79, %f77, %f78;
	add.f32 	%f60, %f79, 0f3F000000;
	max.f32 	%f81, %f366, %f76;
	min.f32 	%f82, %f81, %f78;
	add.f32 	%f62, %f82, 0f3F000000;
	max.f32 	%f84, %f367, %f76;
	min.f32 	%f85, %f84, %f78;
	add.f32 	%f64, %f85, 0f3F000000;
	max.f32 	%f87, %f368, %f76;
	min.f32 	%f88, %f87, %f78;
	add.f32 	%f66, %f88, 0f3F000000;
	// inline asm
	cvt.rmi.f32.f32 	%f59, %f60;
	// inline asm
	// inline asm
	cvt.rmi.f32.f32 	%f61, %f62;
	// inline asm
	// inline asm
	cvt.rmi.f32.f32 	%f63, %f64;
	// inline asm
	// inline asm
	cvt.rmi.f32.f32 	%f65, %f66;
	// inline asm
	ld.param.u32 	%r143, [UnsharpMaskBlurColumn_param_3];
	mad.lo.s32 	%r34, %r25, %r143, %r10;
	shl.b32 	%r131, %r34, 4;
	ld.param.u32 	%r139, [UnsharpMaskBlurColumn_param_0];
	add.s32 	%r132, %r139, %r131;
	ld.global.v4.f32 	{%f115, %f116, %f117, %f118}, [%r132];
	sub.f32 	%f131, %f115, %f59;
	sub.f32 	%f132, %f116, %f61;
	sub.f32 	%f133, %f117, %f63;
	sub.f32 	%f134, %f118, %f65;
	mov.f32 	%f89, 0f40000000;
	mul.f32 	%f155, %f131, %f89;
	mul.f32 	%f156, %f132, %f89;
	mul.f32 	%f157, %f133, %f89;
	mul.f32 	%f158, %f134, %f89;
	// inline asm
	abs.f32 	%f67, %f155;
	// inline asm
	// inline asm
	abs.f32 	%f69, %f156;
	// inline asm
	// inline asm
	abs.f32 	%f71, %f157;
	// inline asm
	// inline asm
	abs.f32 	%f73, %f158;
	// inline asm
	ld.param.f32 	%f360, [UnsharpMaskBlurColumn_param_11];
	mul.f32 	%f7, %f360, 0f477FFF00;
	setp.nan.f32 	%p15, %f67, %f7;
	@%p15 bra 	BB6_21;

	setp.lt.f32 	%p16, %f67, %f7;
	selp.b32 	%r171, -1, 0, %p16;
	bra.uni 	BB6_22;

BB6_21:
	mov.u32 	%r171, 0;

BB6_22:
	setp.nan.f32 	%p17, %f69, %f7;
	@%p17 bra 	BB6_24;

	setp.lt.f32 	%p18, %f69, %f7;
	selp.b32 	%r172, -1, 0, %p18;
	bra.uni 	BB6_25;

BB6_24:
	mov.u32 	%r172, 0;

BB6_25:
	setp.nan.f32 	%p19, %f71, %f7;
	@%p19 bra 	BB6_27;

	setp.lt.f32 	%p20, %f71, %f7;
	selp.b32 	%r173, -1, 0, %p20;
	bra.uni 	BB6_28;

BB6_27:
	mov.u32 	%r173, 0;

BB6_28:
	setp.nan.f32 	%p21, %f73, %f7;
	@%p21 bra 	BB6_30;

	setp.lt.f32 	%p22, %f73, %f7;
	selp.b32 	%r174, -1, 0, %p22;
	bra.uni 	BB6_31;

BB6_30:
	mov.u32 	%r174, 0;

BB6_31:
	ld.param.f32 	%f359, [UnsharpMaskBlurColumn_param_10];
	fma.rn.f32 	%f111, %f131, %f359, %f115;
	fma.rn.f32 	%f112, %f132, %f359, %f116;
	fma.rn.f32 	%f113, %f133, %f359, %f117;
	fma.rn.f32 	%f114, %f134, %f359, %f118;
	setp.gt.s32 	%p23, %r171, -1;
	@%p23 bra 	BB6_33;

	mov.f32 	%f361, %f115;
	bra.uni 	BB6_34;

BB6_33:
	mov.f32 	%f361, %f111;

BB6_34:
	setp.gt.s32 	%p24, %r172, -1;
	@%p24 bra 	BB6_36;

	mov.f32 	%f362, %f116;
	bra.uni 	BB6_37;

BB6_36:
	mov.f32 	%f362, %f112;

BB6_37:
	setp.gt.s32 	%p25, %r173, -1;
	@%p25 bra 	BB6_39;

	mov.f32 	%f363, %f117;
	bra.uni 	BB6_40;

BB6_39:
	mov.f32 	%f363, %f113;

BB6_40:
	setp.gt.s32 	%p26, %r174, -1;
	@%p26 bra 	BB6_42;

	mov.f32 	%f364, %f118;
	bra.uni 	BB6_43;

BB6_42:
	mov.f32 	%f364, %f114;

BB6_43:
	max.f32 	%f94, %f361, %f76;
	min.f32 	%f96, %f94, %f78;
	add.f32 	%f97, %f96, 0f3F000000;
	max.f32 	%f98, %f362, %f76;
	min.f32 	%f99, %f98, %f78;
	add.f32 	%f100, %f99, 0f3F000000;
	max.f32 	%f101, %f363, %f76;
	min.f32 	%f102, %f101, %f78;
	add.f32 	%f103, %f102, 0f3F000000;
	max.f32 	%f104, %f364, %f76;
	min.f32 	%f105, %f104, %f78;
	add.f32 	%f106, %f105, 0f3F000000;
	ld.param.u32 	%r142, [UnsharpMaskBlurColumn_param_2];
	add.s32 	%r138, %r142, %r131;
	st.global.v4.f32 	[%r138], {%f97, %f100, %f103, %f106};
	ret;
}

.entry HullPass1(
	.param .u32 .ptr .global .align 16 HullPass1_param_0,
	.param .u32 .ptr .global .align 16 HullPass1_param_1,
	.param .u32 HullPass1_param_2,
	.param .u32 HullPass1_param_3,
	.param .align 8 .b8 HullPass1_param_4[8],
	.param .u32 HullPass1_param_5,
	.param .u32 HullPass1_param_6
)
{
	.reg .f32 	%f<107>;
	.reg .pred 	%p<14>;
	.reg .s32 	%r<62>;


	ld.param.u32 	%r1, [HullPass1_param_0];
	ld.param.u32 	%r3, [HullPass1_param_2];
	ld.param.u32 	%r36, [HullPass1_param_3];
	ld.param.v2.u32 	{%r55, %r56}, [HullPass1_param_4];
	// inline asm
	mov.u32 	%r16, %envreg3;
	// inline asm
	// inline asm
	mov.u32 	%r17, %ntid.x;
	// inline asm
	// inline asm
	mov.u32 	%r18, %ctaid.x;
	// inline asm
	// inline asm
	mov.u32 	%r19, %tid.x;
	// inline asm
	add.s32 	%r37, %r19, %r16;
	mad.lo.s32 	%r38, %r18, %r17, %r37;
	// inline asm
	mov.u32 	%r20, %envreg4;
	// inline asm
	// inline asm
	mov.u32 	%r21, %ntid.y;
	// inline asm
	// inline asm
	mov.u32 	%r22, %ctaid.y;
	// inline asm
	// inline asm
	mov.u32 	%r23, %tid.y;
	// inline asm
	add.s32 	%r39, %r23, %r20;
	mad.lo.s32 	%r40, %r22, %r21, %r39;
	mad.lo.s32 	%r6, %r40, %r3, %r38;
	shl.b32 	%r41, %r6, 4;
	add.s32 	%r42, %r1, %r41;
	ld.global.v4.f32 	{%f75, %f76, %f77, %f78}, [%r42];
	add.s32 	%r31, %r40, %r56;
	mov.u32 	%r32, 0;
	add.s32 	%r25, %r38, %r55;
	// inline asm
	max.s32 	%r24, %r25, %r32;
	// inline asm
	add.s32 	%r29, %r3, -1;
	// inline asm
	min.s32 	%r27, %r24, %r29;
	// inline asm
	// inline asm
	max.s32 	%r30, %r31, %r32;
	// inline asm
	add.s32 	%r35, %r36, -1;
	// inline asm
	min.s32 	%r33, %r30, %r35;
	// inline asm
	setp.eq.s32 	%p1, %r27, %r25;
	setp.eq.s32 	%p2, %r33, %r31;
	and.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB7_2;

	mov.f32 	%f17, 0f00000000;
	mov.f32 	%f103, %f17;
	mov.f32 	%f104, %f17;
	mov.f32 	%f105, %f17;
	mov.f32 	%f106, %f17;
	bra.uni 	BB7_3;

BB7_2:
	ld.param.u32 	%r59, [HullPass1_param_2];
	mad.lo.s32 	%r45, %r33, %r59, %r27;
	shl.b32 	%r46, %r45, 4;
	ld.param.u32 	%r57, [HullPass1_param_0];
	add.s32 	%r47, %r57, %r46;
	ld.global.v4.f32 	{%f103, %f104, %f105, %f106}, [%r47];

BB7_3:
	cvt.rzi.s32.f32 	%r48, %f75;
	cvt.rzi.s32.f32 	%r9, %f76;
	cvt.rzi.s32.f32 	%r10, %f77;
	cvt.rzi.s32.f32 	%r11, %f78;
	cvt.rzi.s32.f32 	%r49, %f103;
	cvt.rzi.s32.f32 	%r12, %f104;
	cvt.rzi.s32.f32 	%r13, %f105;
	cvt.rzi.s32.f32 	%r14, %f106;
	mov.f32 	%f26, 0f43808000;
	mul.f32 	%f1, %f26, 0f40000000;
	mul.f32 	%f2, %f26, 0f3F800000;
	cvt.rn.f32.s32 	%f3, %r49;
	cvt.rn.f32.s32 	%f4, %r48;
	ld.param.u32 	%r60, [HullPass1_param_5];
	setp.gt.s32 	%p4, %r60, 0;
	@%p4 bra 	BB7_5;

	sub.f32 	%f27, %f4, %f1;
	setp.gtu.f32 	%p5, %f3, %f27;
	sub.f32 	%f28, %f4, %f2;
	selp.f32 	%f98, %f4, %f28, %p5;
	cvt.rn.f32.s32 	%f29, %r9;
	sub.f32 	%f30, %f29, %f1;
	cvt.rn.f32.s32 	%f31, %r12;
	setp.gtu.f32 	%p6, %f31, %f30;
	sub.f32 	%f32, %f29, %f2;
	selp.f32 	%f97, %f29, %f32, %p6;
	cvt.rn.f32.s32 	%f33, %r10;
	sub.f32 	%f34, %f33, %f1;
	cvt.rn.f32.s32 	%f35, %r13;
	setp.gtu.f32 	%p7, %f35, %f34;
	sub.f32 	%f36, %f33, %f2;
	selp.f32 	%f96, %f33, %f36, %p7;
	cvt.rn.f32.s32 	%f37, %r11;
	sub.f32 	%f38, %f37, %f1;
	cvt.rn.f32.s32 	%f39, %r14;
	setp.gtu.f32 	%p8, %f39, %f38;
	sub.f32 	%f40, %f37, %f2;
	selp.f32 	%f95, %f37, %f40, %p8;
	bra.uni 	BB7_6;

BB7_5:
	add.f32 	%f41, %f4, %f1;
	setp.ltu.f32 	%p9, %f3, %f41;
	add.f32 	%f42, %f4, %f2;
	selp.f32 	%f98, %f4, %f42, %p9;
	cvt.rn.f32.s32 	%f43, %r9;
	add.f32 	%f44, %f43, %f1;
	cvt.rn.f32.s32 	%f45, %r12;
	setp.ltu.f32 	%p10, %f45, %f44;
	add.f32 	%f46, %f43, %f2;
	selp.f32 	%f97, %f43, %f46, %p10;
	cvt.rn.f32.s32 	%f47, %r10;
	add.f32 	%f48, %f47, %f1;
	cvt.rn.f32.s32 	%f49, %r13;
	setp.ltu.f32 	%p11, %f49, %f48;
	add.f32 	%f50, %f47, %f2;
	selp.f32 	%f96, %f47, %f50, %p11;
	cvt.rn.f32.s32 	%f51, %r11;
	add.f32 	%f52, %f51, %f1;
	cvt.rn.f32.s32 	%f53, %r14;
	setp.ltu.f32 	%p12, %f53, %f52;
	add.f32 	%f54, %f51, %f2;
	selp.f32 	%f95, %f51, %f54, %p12;

BB7_6:
	cvt.rzi.s32.f32 	%r15, %f95;
	cvt.rzi.s32.f32 	%r50, %f98;
	cvt.rn.f32.s32 	%f55, %r50;
	cvt.rzi.s32.f32 	%r51, %f97;
	cvt.rn.f32.s32 	%f56, %r51;
	cvt.rzi.s32.f32 	%r52, %f96;
	cvt.rn.f32.s32 	%f57, %r52;
	mov.f32 	%f99, %f55;
	mov.f32 	%f100, %f56;
	mov.f32 	%f101, %f57;
	mov.f32 	%f102, %f78;
	ld.param.u32 	%r61, [HullPass1_param_6];
	setp.eq.s32 	%p13, %r61, 0;
	@%p13 bra 	BB7_8;

	cvt.rn.f32.s32 	%f58, %r15;
	mov.f32 	%f99, %f55;
	mov.f32 	%f100, %f56;
	mov.f32 	%f101, %f57;
	mov.f32 	%f102, %f58;

BB7_8:
	ld.param.u32 	%r58, [HullPass1_param_1];
	add.s32 	%r54, %r58, %r41;
	st.global.v4.f32 	[%r54], {%f99, %f100, %f101, %f102};
	ret;
}

.entry HullPass2(
	.param .u32 .ptr .global .align 16 HullPass2_param_0,
	.param .u32 .ptr .global .align 16 HullPass2_param_1,
	.param .u32 HullPass2_param_2,
	.param .u32 HullPass2_param_3,
	.param .align 8 .b8 HullPass2_param_4[8],
	.param .u32 HullPass2_param_5,
	.param .u32 HullPass2_param_6
)
{
	.reg .f32 	%f<128>;
	.reg .pred 	%p<33>;
	.reg .s32 	%r<103>;


	ld.param.u32 	%r1, [HullPass2_param_0];
	ld.param.u32 	%r3, [HullPass2_param_2];
	ld.param.u32 	%r49, [HullPass2_param_3];
	ld.param.v2.u32 	{%r94, %r95}, [HullPass2_param_4];
	// inline asm
	mov.u32 	%r29, %envreg3;
	// inline asm
	// inline asm
	mov.u32 	%r30, %ntid.x;
	// inline asm
	// inline asm
	mov.u32 	%r31, %ctaid.x;
	// inline asm
	// inline asm
	mov.u32 	%r32, %tid.x;
	// inline asm
	add.s32 	%r50, %r32, %r29;
	mad.lo.s32 	%r6, %r31, %r30, %r50;
	// inline asm
	mov.u32 	%r33, %envreg4;
	// inline asm
	// inline asm
	mov.u32 	%r34, %ntid.y;
	// inline asm
	// inline asm
	mov.u32 	%r35, %ctaid.y;
	// inline asm
	// inline asm
	mov.u32 	%r36, %tid.y;
	// inline asm
	add.s32 	%r51, %r36, %r33;
	mad.lo.s32 	%r7, %r35, %r34, %r51;
	mad.lo.s32 	%r8, %r7, %r3, %r6;
	shl.b32 	%r52, %r8, 4;
	add.s32 	%r53, %r1, %r52;
	ld.global.v4.f32 	{%f80, %f81, %f82, %f83}, [%r53];
	add.s32 	%r44, %r7, %r95;
	mov.u32 	%r45, 0;
	add.s32 	%r38, %r6, %r94;
	// inline asm
	max.s32 	%r37, %r38, %r45;
	// inline asm
	add.s32 	%r42, %r3, -1;
	// inline asm
	min.s32 	%r40, %r37, %r42;
	// inline asm
	// inline asm
	max.s32 	%r43, %r44, %r45;
	// inline asm
	add.s32 	%r48, %r49, -1;
	// inline asm
	min.s32 	%r46, %r43, %r48;
	// inline asm
	setp.eq.s32 	%p1, %r40, %r38;
	setp.eq.s32 	%p2, %r46, %r44;
	and.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB8_2;

	mov.f32 	%f17, 0f00000000;
	mov.f32 	%f124, %f17;
	mov.f32 	%f125, %f17;
	mov.f32 	%f126, %f17;
	mov.f32 	%f127, %f17;
	bra.uni 	BB8_3;

BB8_2:
	ld.param.u32 	%r99, [HullPass2_param_2];
	mad.lo.s32 	%r54, %r46, %r99, %r40;
	shl.b32 	%r55, %r54, 4;
	ld.param.u32 	%r97, [HullPass2_param_0];
	add.s32 	%r56, %r97, %r55;
	ld.global.v4.f32 	{%f124, %f125, %f126, %f127}, [%r56];

BB8_3:
	sub.s32 	%r58, %r6, %r94;
	// inline asm
	max.s32 	%r57, %r58, %r45;
	// inline asm
	// inline asm
	min.s32 	%r60, %r57, %r42;
	// inline asm
	sub.s32 	%r64, %r7, %r95;
	// inline asm
	max.s32 	%r63, %r64, %r45;
	// inline asm
	// inline asm
	min.s32 	%r66, %r63, %r48;
	// inline asm
	setp.eq.s32 	%p4, %r60, %r58;
	setp.eq.s32 	%p5, %r66, %r64;
	and.pred  	%p6, %p4, %p5;
	@%p6 bra 	BB8_5;

	mov.f32 	%f18, 0f00000000;
	mov.f32 	%f120, %f18;
	mov.f32 	%f121, %f18;
	mov.f32 	%f122, %f18;
	mov.f32 	%f123, %f18;
	bra.uni 	BB8_6;

BB8_5:
	ld.param.u32 	%r100, [HullPass2_param_2];
	mad.lo.s32 	%r69, %r66, %r100, %r60;
	shl.b32 	%r70, %r69, 4;
	ld.param.u32 	%r96, [HullPass2_param_0];
	add.s32 	%r71, %r96, %r70;
	ld.global.v4.f32 	{%f120, %f121, %f122, %f123}, [%r71];

BB8_6:
	cvt.rzi.s32.f32 	%r17, %f80;
	cvt.rzi.s32.f32 	%r18, %f81;
	cvt.rzi.s32.f32 	%r19, %f82;
	cvt.rzi.s32.f32 	%r20, %f83;
	cvt.rzi.s32.f32 	%r21, %f124;
	cvt.rzi.s32.f32 	%r22, %f125;
	cvt.rzi.s32.f32 	%r23, %f126;
	cvt.rzi.s32.f32 	%r24, %f127;
	cvt.rzi.s32.f32 	%r72, %f120;
	cvt.rzi.s32.f32 	%r25, %f121;
	cvt.rzi.s32.f32 	%r26, %f122;
	cvt.rzi.s32.f32 	%r27, %f123;
	mov.f32 	%f31, 0f43808000;
	mul.f32 	%f1, %f31, 0f40000000;
	mul.f32 	%f2, %f31, 0f3F800000;
	cvt.rn.f32.s32 	%f3, %r72;
	cvt.rn.f32.s32 	%f4, %r17;
	ld.param.u32 	%r101, [HullPass2_param_5];
	setp.gt.s32 	%p7, %r101, 0;
	@%p7 bra 	BB8_8;

	sub.f32 	%f32, %f4, %f1;
	setp.gt.f32 	%p8, %f3, %f32;
	selp.u32 	%r73, 1, 0, %p8;
	setp.ge.s32 	%p9, %r21, %r17;
	selp.b32 	%r74, -1, 0, %p9;
	setp.eq.s32 	%p10, %r73, %r74;
	sub.f32 	%f33, %f4, %f2;
	selp.f32 	%f115, %f33, %f4, %p10;
	cvt.rn.f32.s32 	%f34, %r18;
	sub.f32 	%f35, %f34, %f1;
	cvt.rn.f32.s32 	%f36, %r25;
	setp.gt.f32 	%p11, %f36, %f35;
	selp.u32 	%r75, 1, 0, %p11;
	setp.ge.s32 	%p12, %r22, %r18;
	selp.b32 	%r76, -1, 0, %p12;
	setp.eq.s32 	%p13, %r75, %r76;
	sub.f32 	%f37, %f34, %f2;
	selp.f32 	%f114, %f37, %f34, %p13;
	cvt.rn.f32.s32 	%f38, %r19;
	sub.f32 	%f39, %f38, %f1;
	cvt.rn.f32.s32 	%f40, %r26;
	setp.gt.f32 	%p14, %f40, %f39;
	selp.u32 	%r77, 1, 0, %p14;
	setp.ge.s32 	%p15, %r23, %r19;
	selp.b32 	%r78, -1, 0, %p15;
	setp.eq.s32 	%p16, %r77, %r78;
	sub.f32 	%f41, %f38, %f2;
	selp.f32 	%f113, %f41, %f38, %p16;
	cvt.rn.f32.s32 	%f42, %r20;
	sub.f32 	%f43, %f42, %f1;
	cvt.rn.f32.s32 	%f44, %r27;
	setp.gt.f32 	%p17, %f44, %f43;
	selp.u32 	%r79, 1, 0, %p17;
	setp.ge.s32 	%p18, %r24, %r20;
	selp.b32 	%r80, -1, 0, %p18;
	setp.eq.s32 	%p19, %r79, %r80;
	sub.f32 	%f45, %f42, %f2;
	selp.f32 	%f112, %f45, %f42, %p19;
	bra.uni 	BB8_9;

BB8_8:
	add.f32 	%f46, %f4, %f1;
	setp.lt.f32 	%p20, %f3, %f46;
	selp.u32 	%r81, 1, 0, %p20;
	setp.le.s32 	%p21, %r21, %r17;
	selp.b32 	%r82, -1, 0, %p21;
	setp.eq.s32 	%p22, %r81, %r82;
	add.f32 	%f47, %f4, %f2;
	selp.f32 	%f115, %f47, %f4, %p22;
	cvt.rn.f32.s32 	%f48, %r18;
	add.f32 	%f49, %f48, %f1;
	cvt.rn.f32.s32 	%f50, %r25;
	setp.lt.f32 	%p23, %f50, %f49;
	selp.u32 	%r83, 1, 0, %p23;
	setp.le.s32 	%p24, %r22, %r18;
	selp.b32 	%r84, -1, 0, %p24;
	setp.eq.s32 	%p25, %r83, %r84;
	add.f32 	%f51, %f48, %f2;
	selp.f32 	%f114, %f51, %f48, %p25;
	cvt.rn.f32.s32 	%f52, %r19;
	add.f32 	%f53, %f52, %f1;
	cvt.rn.f32.s32 	%f54, %r26;
	setp.lt.f32 	%p26, %f54, %f53;
	selp.u32 	%r85, 1, 0, %p26;
	setp.le.s32 	%p27, %r23, %r19;
	selp.b32 	%r86, -1, 0, %p27;
	setp.eq.s32 	%p28, %r85, %r86;
	add.f32 	%f55, %f52, %f2;
	selp.f32 	%f113, %f55, %f52, %p28;
	cvt.rn.f32.s32 	%f56, %r20;
	add.f32 	%f57, %f56, %f1;
	cvt.rn.f32.s32 	%f58, %r27;
	setp.lt.f32 	%p29, %f58, %f57;
	selp.u32 	%r87, 1, 0, %p29;
	setp.le.s32 	%p30, %r24, %r20;
	selp.b32 	%r88, -1, 0, %p30;
	setp.eq.s32 	%p31, %r87, %r88;
	add.f32 	%f59, %f56, %f2;
	selp.f32 	%f112, %f59, %f56, %p31;

BB8_9:
	cvt.rzi.s32.f32 	%r28, %f112;
	cvt.rzi.s32.f32 	%r89, %f115;
	cvt.rn.f32.s32 	%f60, %r89;
	cvt.rzi.s32.f32 	%r90, %f114;
	cvt.rn.f32.s32 	%f61, %r90;
	cvt.rzi.s32.f32 	%r91, %f113;
	cvt.rn.f32.s32 	%f62, %r91;
	mov.f32 	%f116, %f60;
	mov.f32 	%f117, %f61;
	mov.f32 	%f118, %f62;
	mov.f32 	%f119, %f83;
	ld.param.u32 	%r102, [HullPass2_param_6];
	setp.eq.s32 	%p32, %r102, 0;
	@%p32 bra 	BB8_11;

	cvt.rn.f32.s32 	%f63, %r28;
	mov.f32 	%f116, %f60;
	mov.f32 	%f117, %f61;
	mov.f32 	%f118, %f62;
	mov.f32 	%f119, %f63;

BB8_11:
	ld.param.u32 	%r98, [HullPass2_param_1];
	add.s32 	%r93, %r98, %r52;
	st.global.v4.f32 	[%r93], {%f116, %f117, %f118, %f119};
	ret;
}

.entry RadialBlur(
	.param .u32 .ptr .global .align 16 RadialBlur_param_0,
	.param .u32 .ptr .global .align 16 RadialBlur_param_1,
	.param .align 16 .b8 RadialBlur_param_2[16],
	.param .u32 RadialBlur_param_3,
	.param .u32 RadialBlur_param_4,
	.param .align 8 .b8 RadialBlur_param_5[8],
	.param .u32 .ptr .const .align 4 RadialBlur_param_6,
	.param .u32 .ptr .const .align 4 RadialBlur_param_7,
	.param .u32 RadialBlur_param_8
)
{
	.reg .f32 	%f<232>;
	.reg .pred 	%p<28>;
	.reg .s32 	%r<98>;


	ld.param.v2.f32 	{%f196, %f197}, [RadialBlur_param_5];
	ld.param.v4.f32 	{%f228, %f229, %f230, %f231}, [RadialBlur_param_2];
	// inline asm
	mov.u32 	%r22, %envreg3;
	// inline asm
	// inline asm
	mov.u32 	%r23, %ntid.x;
	// inline asm
	// inline asm
	mov.u32 	%r24, %ctaid.x;
	// inline asm
	// inline asm
	mov.u32 	%r25, %tid.x;
	// inline asm
	add.s32 	%r34, %r25, %r22;
	mad.lo.s32 	%r8, %r24, %r23, %r34;
	// inline asm
	mov.u32 	%r26, %envreg4;
	// inline asm
	// inline asm
	mov.u32 	%r27, %ntid.y;
	// inline asm
	// inline asm
	mov.u32 	%r28, %ctaid.y;
	// inline asm
	// inline asm
	mov.u32 	%r29, %tid.y;
	// inline asm
	add.s32 	%r35, %r29, %r26;
	mad.lo.s32 	%r9, %r28, %r27, %r35;
	// inline asm
	mov.u32 	%r30, %envreg6;
	// inline asm
	// inline asm
	mov.u32 	%r31, %ntid.x;
	// inline asm
	mul.lo.s32 	%r10, %r31, %r30;
	// inline asm
	mov.u32 	%r32, %envreg7;
	// inline asm
	// inline asm
	mov.u32 	%r33, %ntid.y;
	// inline asm
	mul.lo.s32 	%r11, %r33, %r32;
	cvt.rn.f32.s32 	%f48, %r8;
	sub.f32 	%f43, %f48, %f196;
	cvt.rn.f32.s32 	%f49, %r9;
	sub.f32 	%f45, %f49, %f197;
	// inline asm
	abs.f32 	%f42, %f43;
	// inline asm
	// inline asm
	abs.f32 	%f44, %f45;
	// inline asm
	setp.gt.f32 	%p2, %f42, %f44;
	selp.f32 	%f5, %f44, %f42, %p2;
	selp.f32 	%f47, %f42, %f44, %p2;
	// inline asm
	abs.f32 	%f46, %f47;
	// inline asm
	setp.gt.f32 	%p3, %f46, 0f7E800000;
	mov.f32 	%f214, %f47;
	@%p3 bra 	BB9_2;

	mov.f32 	%f215, %f5;
	bra.uni 	BB9_3;

BB9_2:
	mov.f32 	%f50, 0f3E800000;
	mul.rn.f32 	%f7, %f5, %f50;
	mul.rn.f32 	%f214, %f47, %f50;
	mov.f32 	%f215, %f7;

BB9_3:
	mov.f32 	%f10, %f215;
	// inline asm
	div.approx.f32 	%f51, %f10, %f214;
	// inline asm
	mul.rn.f32 	%f62, %f51, %f51;
	add.f32 	%f55, %f62, 0f3F800000;
	// inline asm
	sqrt.approx.f32 	%f54, %f55;
	// inline asm
	mul.rn.f32 	%f63, %f47, %f54;
	add.f32 	%f64, %f47, %f5;
	setp.eq.f32 	%p4, %f47, 0f00000000;
	selp.f32 	%f65, %f64, %f63, %p4;
	setp.eq.f32 	%p5, %f47, 0f7F800000;
	setp.eq.f32 	%p6, %f5, 0f7F800000;
	or.pred  	%p7, %p5, %p6;
	selp.f32 	%f11, 0f7F800000, %f65, %p7;
	// inline asm
	abs.f32 	%f56, %f196;
	// inline asm
	// inline asm
	abs.f32 	%f58, %f197;
	// inline asm
	setp.gt.f32 	%p8, %f56, %f58;
	selp.f32 	%f12, %f58, %f56, %p8;
	selp.f32 	%f61, %f56, %f58, %p8;
	// inline asm
	abs.f32 	%f60, %f61;
	// inline asm
	setp.gt.f32 	%p9, %f60, 0f7E800000;
	mov.f32 	%f216, %f61;
	@%p9 bra 	BB9_5;

	mov.f32 	%f217, %f12;
	bra.uni 	BB9_6;

BB9_5:
	mov.f32 	%f66, 0f3E800000;
	mul.rn.f32 	%f14, %f12, %f66;
	mul.rn.f32 	%f216, %f61, %f66;
	mov.f32 	%f217, %f14;

BB9_6:
	mov.f32 	%f17, %f217;
	// inline asm
	div.approx.f32 	%f67, %f17, %f216;
	// inline asm
	mul.rn.f32 	%f72, %f67, %f67;
	add.f32 	%f71, %f72, 0f3F800000;
	// inline asm
	sqrt.approx.f32 	%f70, %f71;
	// inline asm
	mul.rn.f32 	%f73, %f61, %f70;
	add.f32 	%f74, %f61, %f12;
	setp.eq.f32 	%p10, %f61, 0f00000000;
	selp.f32 	%f75, %f74, %f73, %p10;
	setp.eq.f32 	%p11, %f61, 0f7F800000;
	setp.eq.f32 	%p12, %f12, 0f7F800000;
	or.pred  	%p13, %p11, %p12;
	selp.f32 	%f18, 0f7F800000, %f75, %p13;
	setp.gt.f32 	%p14, %f11, 0f00000000;
	@%p14 bra 	BB9_8;

	mov.u32 	%r95, 1;
	bra.uni 	BB9_9;

BB9_8:
	div.full.f32 	%f76, %f18, %f11;
	cvt.rzi.u32.f32 	%r37, %f76;
	setp.eq.s32 	%p15, %r37, 0;
	selp.b32 	%r38, 1, %r37, %p15;
	ld.param.u32 	%r94, [RadialBlur_param_8];
	setp.lt.u32 	%p16, %r38, %r94;
	add.s32 	%r39, %r94, -1;
	selp.b32 	%r95, %r38, %r39, %p16;

BB9_9:
	ld.param.u32 	%r85, [RadialBlur_param_3];
	and.b32  	%r40, %r85, 8;
	setp.eq.s32 	%p17, %r40, 0;
	ld.param.u32 	%r86, [RadialBlur_param_4];
	setp.eq.s32 	%p18, %r86, 0;
	or.pred  	%p19, %p17, %p18;
	ld.param.u32 	%r93, [RadialBlur_param_8];
	setp.eq.s32 	%p1, %r93, 0;
	@%p19 bra 	BB9_21;

	@%p1 bra 	BB9_13;

	add.s32 	%r14, %r10, -1;
	add.s32 	%r15, %r11, -1;
	mov.f32 	%f219, 0f00000000;
	mov.f32 	%f218, %f219;
	mov.u32 	%r41, 0;
	mov.u32 	%r96, %r41;

BB9_12:
	mov.u32 	%r16, %r96;
	shl.b32 	%r54, %r16, 2;
	ld.param.u32 	%r88, [RadialBlur_param_6];
	add.s32 	%r55, %r88, %r54;
	ld.const.f32 	%f79, [%r55];
	fma.rn.f32 	%f80, %f43, %f79, %f196;
	ld.param.u32 	%r90, [RadialBlur_param_7];
	add.s32 	%r56, %r90, %r54;
	ld.const.f32 	%f81, [%r56];
	neg.f32 	%f82, %f45;
	fma.rn.f32 	%f83, %f82, %f81, %f80;
	add.f32 	%f84, %f83, 0f3F000000;
	cvt.rzi.s32.f32 	%r43, %f84;
	// inline asm
	max.s32 	%r42, %r43, %r41;
	// inline asm
	// inline asm
	min.s32 	%r45, %r42, %r14;
	// inline asm
	fma.rn.f32 	%f85, %f43, %f81, %f197;
	fma.rn.f32 	%f86, %f45, %f79, %f85;
	add.f32 	%f87, %f86, 0f3F000000;
	cvt.rzi.s32.f32 	%r49, %f87;
	// inline asm
	max.s32 	%r48, %r49, %r41;
	// inline asm
	// inline asm
	min.s32 	%r51, %r48, %r15;
	// inline asm
	mad.lo.s32 	%r57, %r51, %r10, %r45;
	shl.b32 	%r58, %r57, 4;
	ld.param.u32 	%r83, [RadialBlur_param_0];
	add.s32 	%r59, %r83, %r58;
	ld.global.v4.f32 	{%f210, %f211, %f212, %f213}, [%r59];
	mov.f32 	%f89, 0f477FFF00;
	sub.f32 	%f90, %f89, %f213;
	mul.f32 	%f91, %f90, 0f377BA882;
	fma.rn.f32 	%f94, %f91, %f210, %f228;
	fma.rn.f32 	%f97, %f91, %f211, %f229;
	fma.rn.f32 	%f100, %f91, %f212, %f230;
	add.f32 	%f102, %f231, %f213;
	mov.f32 	%f228, %f94;
	mov.f32 	%f229, %f97;
	mov.f32 	%f230, %f100;
	mov.f32 	%f231, %f102;
	fma.rn.f32 	%f218, %f90, 0f377BA882, %f218;
	add.f32 	%f219, %f219, 0f3F800000;
	add.s32 	%r17, %r16, %r95;
	ld.param.u32 	%r92, [RadialBlur_param_8];
	setp.lt.u32 	%p20, %r17, %r92;
	mov.u32 	%r96, %r17;
	@%p20 bra 	BB9_12;
	bra.uni 	BB9_14;

BB9_13:
	mov.f32 	%f219, 0f00000000;
	mov.f32 	%f218, %f219;

BB9_14:
	setp.lt.f32 	%p21, %f218, 0f00000000;
	selp.f32 	%f26, 0fBF800000, 0f3F800000, %p21;
	mul.f32 	%f105, %f26, %f218;
	setp.ltu.f32 	%p22, %f105, 0f00000000;
	@%p22 bra 	BB9_16;

	rcp.approx.f32 	%f220, %f218;
	bra.uni 	BB9_17;

BB9_16:
	mul.f32 	%f220, %f26, 0f7F800000;

BB9_17:
	setp.lt.f32 	%p23, %f219, 0f00000000;
	selp.f32 	%f30, 0fBF800000, 0f3F800000, %p23;
	mul.f32 	%f106, %f30, %f219;
	setp.ltu.f32 	%p24, %f106, 0f00000000;
	@%p24 bra 	BB9_19;

	rcp.approx.f32 	%f221, %f219;
	bra.uni 	BB9_20;

BB9_19:
	mul.f32 	%f221, %f30, 0f7F800000;

BB9_20:
	mul.f32 	%f108, %f220, %f228;
	mul.f32 	%f110, %f220, %f229;
	mul.f32 	%f112, %f220, %f230;
	mul.f32 	%f114, %f221, %f231;
	mov.f32 	%f224, %f108;
	mov.f32 	%f225, %f110;
	mov.f32 	%f226, %f112;
	mov.f32 	%f227, %f114;
	bra.uni 	BB9_29;

BB9_21:
	@%p1 bra 	BB9_24;

	add.s32 	%r18, %r10, -1;
	add.s32 	%r19, %r11, -1;
	mov.f32 	%f222, 0f00000000;
	mov.u32 	%r60, 0;
	mov.u32 	%r97, %r60;

BB9_23:
	mov.u32 	%r20, %r97;
	shl.b32 	%r73, %r20, 2;
	ld.param.u32 	%r87, [RadialBlur_param_6];
	add.s32 	%r74, %r87, %r73;
	ld.const.f32 	%f116, [%r74];
	fma.rn.f32 	%f117, %f43, %f116, %f196;
	ld.param.u32 	%r89, [RadialBlur_param_7];
	add.s32 	%r75, %r89, %r73;
	ld.const.f32 	%f118, [%r75];
	neg.f32 	%f119, %f45;
	fma.rn.f32 	%f120, %f119, %f118, %f117;
	add.f32 	%f121, %f120, 0f3F000000;
	cvt.rzi.s32.f32 	%r62, %f121;
	// inline asm
	max.s32 	%r61, %r62, %r60;
	// inline asm
	// inline asm
	min.s32 	%r64, %r61, %r18;
	// inline asm
	fma.rn.f32 	%f122, %f43, %f118, %f197;
	fma.rn.f32 	%f123, %f45, %f116, %f122;
	add.f32 	%f124, %f123, 0f3F000000;
	cvt.rzi.s32.f32 	%r68, %f124;
	// inline asm
	max.s32 	%r67, %r68, %r60;
	// inline asm
	// inline asm
	min.s32 	%r70, %r67, %r19;
	// inline asm
	mad.lo.s32 	%r76, %r70, %r10, %r64;
	shl.b32 	%r77, %r76, 4;
	ld.param.u32 	%r82, [RadialBlur_param_0];
	add.s32 	%r78, %r82, %r77;
	ld.global.v4.f32 	{%f192, %f193, %f194, %f195}, [%r78];
	add.f32 	%f228, %f228, %f192;
	add.f32 	%f229, %f229, %f193;
	add.f32 	%f230, %f230, %f194;
	add.f32 	%f231, %f231, %f195;
	add.f32 	%f222, %f222, 0f3F800000;
	add.s32 	%r21, %r20, %r95;
	ld.param.u32 	%r91, [RadialBlur_param_8];
	setp.lt.u32 	%p25, %r21, %r91;
	mov.u32 	%r97, %r21;
	@%p25 bra 	BB9_23;
	bra.uni 	BB9_25;

BB9_24:
	mov.f32 	%f222, 0f00000000;

BB9_25:
	setp.lt.f32 	%p26, %f222, 0f00000000;
	selp.f32 	%f38, 0fBF800000, 0f3F800000, %p26;
	mul.f32 	%f126, %f38, %f222;
	setp.ltu.f32 	%p27, %f126, 0f00000000;
	@%p27 bra 	BB9_27;

	rcp.approx.f32 	%f223, %f222;
	bra.uni 	BB9_28;

BB9_27:
	mul.f32 	%f223, %f38, 0f7F800000;

BB9_28:
	mul.f32 	%f224, %f228, %f223;
	mul.f32 	%f225, %f229, %f223;
	mul.f32 	%f226, %f230, %f223;
	mul.f32 	%f227, %f231, %f223;

BB9_29:
	mov.f32 	%f131, 0f00000000;
	max.f32 	%f132, %f224, %f131;
	mov.f32 	%f133, 0f477FFF00;
	min.f32 	%f134, %f132, %f133;
	add.f32 	%f135, %f134, 0f3F000000;
	max.f32 	%f137, %f225, %f131;
	min.f32 	%f138, %f137, %f133;
	add.f32 	%f139, %f138, 0f3F000000;
	max.f32 	%f141, %f226, %f131;
	min.f32 	%f142, %f141, %f133;
	add.f32 	%f143, %f142, 0f3F000000;
	max.f32 	%f145, %f227, %f131;
	min.f32 	%f146, %f145, %f133;
	add.f32 	%f147, %f146, 0f3F000000;
	mad.lo.s32 	%r79, %r10, %r9, %r8;
	shl.b32 	%r80, %r79, 4;
	ld.param.u32 	%r84, [RadialBlur_param_1];
	add.s32 	%r81, %r84, %r80;
	st.global.v4.f32 	[%r81], {%f135, %f139, %f143, %f147};
	ret;
}

.entry Contrast(
	.param .u32 .ptr .global .align 16 Contrast_param_0,
	.param .u32 Contrast_param_1
)
{
	.reg .f32 	%f<183>;
	.reg .pred 	%p<26>;
	.reg .s32 	%r<29>;


	ld.param.u32 	%r14, [Contrast_param_0];
	ld.param.u32 	%r15, [Contrast_param_1];
	setp.eq.s32 	%p2, %r15, 0;
	selp.f32 	%f1, 0fBF800000, 0f3F800000, %p2;
	// inline asm
	mov.u32 	%r4, %envreg3;
	// inline asm
	// inline asm
	mov.u32 	%r5, %ntid.x;
	// inline asm
	// inline asm
	mov.u32 	%r6, %ctaid.x;
	// inline asm
	// inline asm
	mov.u32 	%r7, %tid.x;
	// inline asm
	// inline asm
	mov.u32 	%r8, %envreg4;
	// inline asm
	// inline asm
	mov.u32 	%r9, %ntid.y;
	// inline asm
	// inline asm
	mov.u32 	%r10, %ctaid.y;
	// inline asm
	// inline asm
	mov.u32 	%r11, %tid.y;
	// inline asm
	add.s32 	%r16, %r11, %r8;
	mad.lo.s32 	%r17, %r10, %r9, %r16;
	// inline asm
	mov.u32 	%r12, %envreg6;
	// inline asm
	// inline asm
	mov.u32 	%r13, %ntid.x;
	// inline asm
	mul.lo.s32 	%r18, %r17, %r12;
	mad.lo.s32 	%r19, %r6, %r5, %r4;
	add.s32 	%r20, %r19, %r7;
	mad.lo.s32 	%r21, %r18, %r13, %r20;
	shl.b32 	%r22, %r21, 4;
	add.s32 	%r1, %r14, %r22;
	ld.global.v4.f32 	{%f139, %f140, %f141, %f142}, [%r1];
	min.f32 	%f37, %f139, %f140;
	min.f32 	%f5, %f37, %f141;
	max.f32 	%f38, %f139, %f140;
	max.f32 	%f6, %f38, %f141;
	setp.neu.f32 	%p3, %f6, 0f00000000;
	@%p3 bra 	BB10_2;

	mov.f32 	%f39, 0f00000000;
	mov.f32 	%f180, %f39;
	mov.f32 	%f181, %f39;
	mov.f32 	%f182, %f39;
	mov.f32 	%f158, %f40;
	bra.uni 	BB10_9;

BB10_2:
	sub.f32 	%f7, %f6, %f5;
	div.full.f32 	%f41, %f7, %f6;
	mov.f32 	%f167, 0f00000000;
	mul.f32 	%f43, %f6, 0f377BA882;
	mov.f32 	%f180, %f167;
	mov.f32 	%f181, %f41;
	mov.f32 	%f182, %f43;
	mov.f32 	%f162, %f44;
	setp.neu.f32 	%p4, %f7, 0f00000000;
	@%p4 bra 	BB10_3;
	bra.uni 	BB10_9;

BB10_3:
	setp.eq.f32 	%p1, %f139, %f6;
	@%p1 bra 	BB10_5;

	setp.eq.f32 	%p5, %f140, %f6;
	selp.f32 	%f167, 0f40000000, 0f40800000, %p5;

BB10_5:
	@%p1 bra 	BB10_7;

	setp.eq.f32 	%p6, %f140, %f6;
	sub.f32 	%f46, %f139, %f140;
	sub.f32 	%f47, %f141, %f139;
	selp.f32 	%f168, %f47, %f46, %p6;
	bra.uni 	BB10_8;

BB10_7:
	sub.f32 	%f168, %f140, %f141;

BB10_8:
	div.full.f32 	%f48, %f168, %f7;
	add.f32 	%f49, %f167, %f48;
	div.full.f32 	%f50, %f49, 0f40C00000;
	setp.lt.f32 	%p7, %f50, 0f00000000;
	selp.f32 	%f51, 0f00000000, 0f3F800000, %p7;
	add.f32 	%f52, %f50, %f51;
	mov.f32 	%f180, %f52;
	mov.f32 	%f181, %f41;
	mov.f32 	%f182, %f43;
	mov.f32 	%f166, %f44;

BB10_9:
	mul.f32 	%f13, %f1, 0f3F000000;
	add.f32 	%f15, %f182, 0fBF000000;
	setp.eq.f32 	%p8, %f15, 0f7F800000;
	@%p8 bra 	BB10_15;

	setp.eq.f32 	%p9, %f15, 0fFF800000;
	setp.eq.f32 	%p10, %f15, 0f00000000;
	or.pred  	%p11, %p9, %p10;
	@%p11 bra 	BB10_15;

	mov.f32 	%f57, 0f40000000;
	mul.rn.f32 	%f54, %f57, %f15;
	// inline asm
	cvt.rni.f32.f32 	%f53, %f54;
	// inline asm
	cvt.rzi.s32.f32 	%r23, %f53;
	neg.f32 	%f58, %f53;
	mov.f32 	%f59, 0f3F000000;
	mul.rn.f32 	%f60, %f58, %f59;
	add.f32 	%f61, %f60, %f15;
	mov.f32 	%f62, 0f40490FDB;
	mul.rn.f32 	%f63, %f61, %f62;
	// inline asm
	abs.f32 	%f55, %f15;
	// inline asm
	setp.gt.f32 	%p12, %f55, 0f4B800000;
	selp.f32 	%f16, 0f00000000, %f63, %p12;
	selp.b32 	%r2, 0, %r23, %p12;
	and.b32  	%r24, %r2, 1;
	setp.eq.s32 	%p13, %r24, 0;
	mul.rn.f32 	%f17, %f16, %f16;
	@%p13 bra 	BB10_13;

	mov.f32 	%f64, 0f37CCF5CE;
	mul.rn.f32 	%f65, %f64, %f17;
	add.f32 	%f66, %f65, 0fBAB6061A;
	mul.rn.f32 	%f67, %f66, %f17;
	add.f32 	%f68, %f67, 0f3D2AAAA5;
	mul.rn.f32 	%f69, %f68, %f17;
	add.f32 	%f70, %f69, 0fBF000000;
	mul.rn.f32 	%f71, %f70, %f17;
	add.f32 	%f169, %f71, 0f3F800000;
	bra.uni 	BB10_14;

BB10_13:
	mov.f32 	%f72, 0fB94CA1F9;
	mul.rn.f32 	%f73, %f72, %f17;
	add.f32 	%f74, %f73, 0f3C08839E;
	mul.rn.f32 	%f75, %f74, %f17;
	add.f32 	%f76, %f75, 0fBE2AAAA3;
	mul.rn.f32 	%f77, %f76, %f17;
	mul.rn.f32 	%f78, %f77, %f16;
	add.f32 	%f169, %f78, %f16;

BB10_14:
	and.b32  	%r25, %r2, 2;
	setp.eq.s32 	%p14, %r25, 0;
	neg.f32 	%f79, %f169;
	selp.f32 	%f170, %f169, %f79, %p14;
	bra.uni 	BB10_16;

BB10_15:
	mov.f32 	%f80, 0f00000000;
	mul.rn.f32 	%f170, %f15, %f80;

BB10_16:
	add.f32 	%f81, %f170, 0f3F800000;
	mov.f32 	%f82, 0f3F000000;
	neg.f32 	%f83, %f182;
	fma.rn.f32 	%f84, %f81, %f82, %f83;
	fma.rn.f32 	%f85, %f13, %f84, %f182;
	mov.f32 	%f86, 0f00000000;
	cvt.sat.f32.f32 	%f24, %f85; 
	setp.eq.f32 	%p15, %f181, 0f00000000;
	mul.f32 	%f87, %f24, 0f477FFF00;
	mov.f32 	%f88, 0f477FFF00;
	max.f32 	%f89, %f87, %f86;
	min.f32 	%f90, %f89, %f88;
	add.f32 	%f27, %f90, 0f3F000000;
	@%p15 bra 	BB10_35;

	// inline asm
	cvt.rmi.f32.f32 	%f91, %f180;
	// inline asm
	sub.f32 	%f95, %f180, %f91;
	mul.f32 	%f94, %f95, 0f40C00000;
	mov.f32 	%f96, 0f40C00000;
	// inline asm
	cvt.rmi.f32.f32 	%f93, %f94;
	// inline asm
	neg.f32 	%f97, %f93;
	fma.rn.f32 	%f98, %f95, %f96, %f97;
	mov.f32 	%f99, 0f3F800000;
	sub.f32 	%f100, %f99, %f181;
	mul.f32 	%f101, %f24, %f100;
	neg.f32 	%f102, %f181;
	fma.rn.f32 	%f103, %f102, %f98, %f99;
	mul.f32 	%f104, %f24, %f103;
	sub.f32 	%f105, %f99, %f98;
	fma.rn.f32 	%f106, %f102, %f105, %f99;
	mul.f32 	%f107, %f24, %f106;
	mul.f32 	%f108, %f107, 0f477FFF00;
	max.f32 	%f111, %f108, %f86;
	min.f32 	%f112, %f111, %f88;
	add.f32 	%f28, %f112, 0f3F000000;
	mul.f32 	%f113, %f101, 0f477FFF00;
	max.f32 	%f114, %f113, %f86;
	min.f32 	%f115, %f114, %f88;
	add.f32 	%f29, %f115, 0f3F000000;
	mul.f32 	%f116, %f104, 0f477FFF00;
	max.f32 	%f117, %f116, %f86;
	min.f32 	%f118, %f117, %f88;
	add.f32 	%f30, %f118, 0f3F000000;
	cvt.rzi.s32.f32 	%r3, %f94;
	setp.eq.s32 	%p16, %r3, 1;
	@%p16 bra 	BB10_21;

	add.s32 	%r26, %r3, -2;
	setp.gt.u32 	%p17, %r26, 1;
	@%p17 bra 	BB10_20;

	mov.f32 	%f176, %f29;
	bra.uni 	BB10_22;

BB10_20:
	setp.eq.s32 	%p18, %r3, 4;
	selp.f32 	%f176, %f28, %f27, %p18;
	bra.uni 	BB10_22;

BB10_21:
	mov.f32 	%f176, %f30;

BB10_22:
	add.s32 	%r27, %r3, -1;
	setp.gt.u32 	%p19, %r27, 1;
	@%p19 bra 	BB10_24;

	mov.f32 	%f173, %f27;
	mov.f32 	%f175, %f173;
	bra.uni 	BB10_29;

BB10_24:
	setp.eq.s32 	%p20, %r3, 3;
	@%p20 bra 	BB10_28;

	setp.eq.s32 	%p21, %r3, 4;
	@%p21 bra 	BB10_27;

	setp.eq.s32 	%p22, %r3, 5;
	selp.f32 	%f33, %f29, %f28, %p22;
	mov.f32 	%f175, %f33;
	bra.uni 	BB10_29;

BB10_27:
	mov.f32 	%f175, %f29;
	bra.uni 	BB10_29;

BB10_28:
	mov.f32 	%f175, %f30;

BB10_29:
	mov.f32 	%f34, %f175;
	setp.eq.s32 	%p23, %r3, 2;
	@%p23 bra 	BB10_33;

	add.s32 	%r28, %r3, -3;
	setp.gt.u32 	%p24, %r28, 1;
	@%p24 bra 	BB10_32;

	mov.f32 	%f174, %f27;
	bra.uni 	BB10_34;

BB10_32:
	setp.eq.s32 	%p25, %r3, 5;
	selp.f32 	%f174, %f30, %f29, %p25;
	bra.uni 	BB10_34;

BB10_33:
	mov.f32 	%f174, %f28;

BB10_34:
	mov.f32 	%f177, %f176;
	mov.f32 	%f178, %f34;
	mov.f32 	%f179, %f174;
	mov.f32 	%f130, %f121;
	bra.uni 	BB10_36;

BB10_35:
	mov.f32 	%f177, %f27;
	mov.f32 	%f178, %f27;
	mov.f32 	%f179, %f27;
	mov.f32 	%f134, %f122;

BB10_36:
	st.global.v4.f32 	[%r1], {%f177, %f178, %f179, %f142};
	ret;
}

.entry ResizeHorizontalFilter(
	.param .u32 .ptr .global .align 16 ResizeHorizontalFilter_param_0,
	.param .u32 ResizeHorizontalFilter_param_1,
	.param .u32 ResizeHorizontalFilter_param_2,
	.param .u32 ResizeHorizontalFilter_param_3,
	.param .f32 ResizeHorizontalFilter_param_4,
	.param .u32 .ptr .global .align 16 ResizeHorizontalFilter_param_5,
	.param .u32 ResizeHorizontalFilter_param_6,
	.param .u32 ResizeHorizontalFilter_param_7,
	.param .u32 ResizeHorizontalFilter_param_8,
	.param .u32 ResizeHorizontalFilter_param_9,
	.param .u32 .ptr .global .align 4 ResizeHorizontalFilter_param_10,
	.param .f32 ResizeHorizontalFilter_param_11,
	.param .f32 ResizeHorizontalFilter_param_12,
	.param .f32 ResizeHorizontalFilter_param_13,
	.param .f32 ResizeHorizontalFilter_param_14,
	.param .u32 .ptr .shared .align 16 ResizeHorizontalFilter_param_15,
	.param .u32 ResizeHorizontalFilter_param_16,
	.param .u32 ResizeHorizontalFilter_param_17,
	.param .u32 ResizeHorizontalFilter_param_18,
	.param .u32 .ptr .shared .align 16 ResizeHorizontalFilter_param_19,
	.param .u32 .ptr .shared .align 4 ResizeHorizontalFilter_param_20,
	.param .u32 .ptr .shared .align 4 ResizeHorizontalFilter_param_21
)
.reqntid 256, 1, 1
{
	.local .align 4 .b8 	__local_depot11[336];
	.reg .b32 	%SP;
	.reg .f32 	%f<1130>;
	.reg .pred 	%p<360>;
	.reg .s32 	%r<1847>;


	mov.u32 	%SP, __local_depot11;
	ld.param.f32 	%f1, [ResizeHorizontalFilter_param_4];
	ld.param.u32 	%r5, [ResizeHorizontalFilter_param_6];
	ld.param.f32 	%f232, [ResizeHorizontalFilter_param_12];
	ld.param.u32 	%r535, [ResizeHorizontalFilter_param_17];
	// inline asm
	mov.u32 	%r530, %envreg0;
	// inline asm
	// inline asm
	mov.u32 	%r531, %ctaid.x;
	// inline asm
	add.s32 	%r536, %r531, %r530;
	mul.lo.s32 	%r15, %r536, %r535;
	mad.lo.s32 	%r533, %r536, %r535, %r535;
	// inline asm
	min.u32 	%r532, %r533, %r5;
	// inline asm
	rcp.approx.f32 	%f233, %f1;
	mov.f32 	%f234, 0f3F800000;
	add.f32 	%f235, %f233, 0f00000000;
	max.f32 	%f5, %f235, %f234;
	mul.f32 	%f236, %f5, %f232;
	mov.f32 	%f237, 0f3F000000;
	max.f32 	%f6, %f236, %f237;
	setp.lt.f32 	%p8, %f5, 0f00000000;
	selp.f32 	%f7, 0fBF800000, 0f3F800000, %p8;
	mul.f32 	%f238, %f7, %f5;
	setp.ltu.f32 	%p9, %f238, 0f00000000;
	@%p9 bra 	BB11_2;

	rcp.approx.f32 	%f1052, %f5;
	bra.uni 	BB11_3;

BB11_2:
	mul.f32 	%f1052, %f7, 0f7F800000;

BB11_3:
	cvt.rn.f32.u32 	%f239, %r15;
	add.f32 	%f240, %f239, 0f3F000000;
	ld.param.f32 	%f1044, [ResizeHorizontalFilter_param_4];
	div.full.f32 	%f241, %f240, %f1044;
	add.f32 	%f242, %f241, 0f00000000;
	sub.f32 	%f243, %f242, %f6;
	add.f32 	%f244, %f243, 0f3F000000;
	cvt.rzi.s32.f32 	%r538, %f244;
	mov.u32 	%r539, 0;
	// inline asm
	max.s32 	%r537, %r538, %r539;
	// inline asm
	ld.param.u32 	%r1701, [ResizeHorizontalFilter_param_16];
	add.s32 	%r541, %r537, %r1701;
	ld.param.u32 	%r1643, [ResizeHorizontalFilter_param_1];
	// inline asm
	min.s32 	%r540, %r541, %r1643;
	// inline asm
	// inline asm
	mov.u32 	%r543, %envreg4;
	// inline asm
	// inline asm
	mov.u32 	%r544, %ntid.y;
	// inline asm
	// inline asm
	mov.u32 	%r545, %ctaid.y;
	// inline asm
	// inline asm
	mov.u32 	%r546, %tid.y;
	// inline asm
	add.s32 	%r549, %r546, %r543;
	mad.lo.s32 	%r18, %r545, %r544, %r549;
	mul.lo.s32 	%r19, %r18, %r1643;
	sub.s32 	%r20, %r540, %r537;
	// inline asm
	mov.u32 	%r547, %ntid.x;
	// inline asm
	// inline asm
	mov.u32 	%r548, %tid.x;
	// inline asm
	setp.ge.u32 	%p10, %r548, %r20;
	mov.u32 	%r1710, %r548;
	@%p10 bra 	BB11_6;

	add.s32 	%r23, %r19, %r537;

BB11_5:
	add.s32 	%r550, %r23, %r1710;
	shl.b32 	%r551, %r550, 4;
	ld.param.u32 	%r1642, [ResizeHorizontalFilter_param_0];
	add.s32 	%r552, %r1642, %r551;
	shl.b32 	%r553, %r1710, 4;
	ld.param.u32 	%r1700, [ResizeHorizontalFilter_param_15];
	add.s32 	%r554, %r1700, %r553;
	ld.global.v4.f32 	{%f1039, %f1040, %f1041, %f1042}, [%r552];
	st.shared.v4.f32 	[%r554], {%f1039, %f1040, %f1041, %f1042};
	add.s32 	%r1710, %r1710, %r547;
	setp.lt.u32 	%p11, %r1710, %r20;
	@%p11 bra 	BB11_5;

BB11_6:
	membar.gl;
	bar.sync 	0;
	ld.param.u32 	%r1702, [ResizeHorizontalFilter_param_18];
	add.s32 	%r555, %r1702, %r532;
	add.s32 	%r556, %r555, -1;
	sub.s32 	%r557, %r556, %r15;
	div.u32 	%r26, %r557, %r1702;
	setp.eq.s32 	%p12, %r26, 0;
	@%p12 bra 	BB11_401;

	ld.param.u32 	%r1650, [ResizeHorizontalFilter_param_6];
	mul.lo.s32 	%r27, %r18, %r1650;
	ld.param.u32 	%r1644, [ResizeHorizontalFilter_param_1];
	cvt.rn.f32.u32 	%f11, %r1644;
	mov.f32 	%f12, 0f7F800000;
	mov.f32 	%f13, 0fFF800000;
	mov.f32 	%f14, 0f7FFFFFFF;
	mov.u32 	%r1711, 0;

BB11_8:
	ld.param.u32 	%r1703, [ResizeHorizontalFilter_param_18];
	mad.lo.s32 	%r29, %r1711, %r1703, %r15;
	add.s32 	%r560, %r29, %r1703;
	// inline asm
	min.u32 	%r559, %r560, %r532;
	// inline asm
	sub.s32 	%r30, %r559, %r29;
	// inline asm
	mov.u32 	%r562, %tid.x;
	// inline asm
	// inline asm
	mov.u32 	%r563, %ntid.x;
	// inline asm
	div.u32 	%r32, %r563, %r30;
	// inline asm
	mov.u32 	%r564, %ntid.x;
	// inline asm
	div.u32 	%r565, %r564, %r30;
	div.u32 	%r566, %r562, %r565;
	setp.lt.u32 	%p13, %r566, %r30;
	selp.b32 	%r33, %r566, -1, %p13;
	setp.eq.s32 	%p1, %r33, -1;
	@%p1 bra 	BB11_372;

	add.s32 	%r567, %r33, %r29;
	cvt.rn.f32.s32 	%f245, %r567;
	add.f32 	%f246, %f245, 0f3F000000;
	ld.param.f32 	%f1043, [ResizeHorizontalFilter_param_4];
	div.full.f32 	%f247, %f246, %f1043;
	add.f32 	%f15, %f247, 0f00000000;
	mov.f32 	%f1112, 0f00000000;
	sub.f32 	%f249, %f15, %f6;
	add.f32 	%f250, %f249, 0f3F000000;
	max.f32 	%f251, %f250, %f1112;
	cvt.rzi.u32.f32 	%r34, %f251;
	add.f32 	%f252, %f15, %f6;
	add.f32 	%f253, %f252, 0f3F000000;
	min.f32 	%f254, %f253, %f11;
	cvt.rzi.u32.f32 	%r568, %f254;
	sub.s32 	%r35, %r568, %r34;
	div.u32 	%r569, %r35, %r32;
	mul.lo.s32 	%r570, %r569, %r32;
	setp.ne.s32 	%p14, %r570, %r35;
	selp.u32 	%r571, 1, 0, %p14;
	add.s32 	%r36, %r571, %r569;
	rem.u32 	%r572, %r562, %r32;
	mul.lo.s32 	%r1778, %r36, %r572;
	setp.ge.u32 	%p15, %r1778, %r35;
	@%p15 bra 	BB11_372;

	add.s32 	%r574, %r1778, %r36;
	// inline asm
	min.u32 	%r573, %r574, %r35;
	// inline asm
	sub.s32 	%r576, %r34, %r537;
	add.s32 	%r1779, %r576, %r1778;
	setp.lt.u32 	%p2, %r1778, %r573;
	ld.param.u32 	%r1648, [ResizeHorizontalFilter_param_3];
	setp.eq.s32 	%p16, %r1648, 0;
	@%p16 bra 	BB11_191;

	@!%p2 bra 	BB11_372;

	mov.f32 	%f1126, %f1112;
	mov.f32 	%f1127, %f1112;
	mov.f32 	%f1128, %f1112;
	mov.f32 	%f1129, %f1112;
	mov.f32 	%f1113, %f1112;

BB11_13:
	shl.b32 	%r577, %r1779, 4;
	ld.param.u32 	%r1699, [ResizeHorizontalFilter_param_15];
	add.s32 	%r578, %r1699, %r577;
	ld.shared.v4.f32 	{%f1027, %f1028, %f1029, %f1030}, [%r578];
	add.s32 	%r579, %r1778, %r34;
	cvt.rn.f32.u32 	%f259, %r579;
	sub.f32 	%f260, %f259, %f15;
	add.f32 	%f261, %f260, 0f3F000000;
	mul.f32 	%f262, %f1052, %f261;
	ld.param.f32 	%f1051, [ResizeHorizontalFilter_param_14];
	div.full.f32 	%f258, %f262, %f1051;
	// inline asm
	abs.f32 	%f257, %f258;
	// inline asm
	ld.param.u32 	%r1689, [ResizeHorizontalFilter_param_9];
	setp.eq.s32 	%p17, %r1689, 0;
	ld.param.f32 	%f1049, [ResizeHorizontalFilter_param_13];
	setp.lt.f32 	%p18, %f1049, 0f00000000;
	or.pred  	%p19, %p18, %p17;
	@%p19 bra 	BB11_101;

	ld.param.f32 	%f1045, [ResizeHorizontalFilter_param_11];
	mul.f32 	%f19, %f257, %f1045;
	ld.param.u32 	%r1688, [ResizeHorizontalFilter_param_9];
	setp.gt.s32 	%p20, %r1688, 2;
	@%p20 bra 	BB11_21;

	ld.param.u32 	%r1682, [ResizeHorizontalFilter_param_9];
	setp.eq.s32 	%p26, %r1682, 0;
	@%p26 bra 	BB11_101;

	ld.param.u32 	%r1681, [ResizeHorizontalFilter_param_9];
	setp.eq.s32 	%p27, %r1681, 1;
	@%p27 bra 	BB11_89;

	ld.param.u32 	%r1680, [ResizeHorizontalFilter_param_9];
	setp.eq.s32 	%p28, %r1680, 2;
	@%p28 bra 	BB11_18;
	bra.uni 	BB11_100;

BB11_18:
	setp.lt.f32 	%p90, %f19, 0f3F800000;
	@%p90 bra 	BB11_90;

	setp.geu.f32 	%p91, %f19, 0f40000000;
	@%p91 bra 	BB11_100;

	ld.param.u32 	%r1697, [ResizeHorizontalFilter_param_10];
	ld.global.f32 	%f365, [%r1697+24];
	ld.global.f32 	%f366, [%r1697+20];
	fma.rn.f32 	%f367, %f19, %f365, %f366;
	ld.global.f32 	%f368, [%r1697+16];
	fma.rn.f32 	%f369, %f19, %f367, %f368;
	ld.global.f32 	%f370, [%r1697+12];
	fma.rn.f32 	%f1061, %f19, %f369, %f370;
	bra.uni 	BB11_102;

BB11_21:
	ld.param.u32 	%r1687, [ResizeHorizontalFilter_param_9];
	setp.gt.s32 	%p21, %r1687, 4;
	@%p21 bra 	BB11_27;

	ld.param.u32 	%r1684, [ResizeHorizontalFilter_param_9];
	setp.eq.s32 	%p24, %r1684, 3;
	@%p24 bra 	BB11_68;

	ld.param.u32 	%r1683, [ResizeHorizontalFilter_param_9];
	setp.eq.s32 	%p25, %r1683, 4;
	@%p25 bra 	BB11_24;
	bra.uni 	BB11_100;

BB11_24:
	mul.f32 	%f31, %f19, 0f40490FDC;
	setp.eq.f32 	%p49, %f31, %f12;
	setp.eq.f32 	%p50, %f31, %f13;
	or.pred  	%p51, %p49, %p50;
	@%p51 bra 	BB11_66;

	// inline asm
	abs.f32 	%f297, %f31;
	// inline asm
	setp.gt.f32 	%p52, %f297, 0f473BA700;
	@%p52 bra 	BB11_50;

	mov.f32 	%f301, 0f3F22F983;
	mul.rn.f32 	%f300, %f31, %f301;
	// inline asm
	cvt.rni.f32.f32 	%f299, %f300;
	// inline asm
	cvt.rzi.s32.f32 	%r1733, %f299;
	cvt.rn.f32.s32 	%f302, %r1733;
	mov.f32 	%f303, 0f3FC90000;
	mul.rn.f32 	%f304, %f302, %f303;
	sub.f32 	%f305, %f31, %f304;
	mov.f32 	%f306, 0f39FD8000;
	mul.rn.f32 	%f307, %f302, %f306;
	sub.f32 	%f308, %f305, %f307;
	mov.f32 	%f309, 0f34A88000;
	mul.rn.f32 	%f310, %f302, %f309;
	sub.f32 	%f311, %f308, %f310;
	mov.f32 	%f312, 0f2E85A309;
	mul.rn.f32 	%f313, %f302, %f312;
	sub.f32 	%f1055, %f311, %f313;
	bra.uni 	BB11_62;

BB11_27:
	ld.param.u32 	%r1686, [ResizeHorizontalFilter_param_9];
	add.s32 	%r580, %r1686, -9;
	setp.lt.u32 	%p22, %r580, 2;
	@%p22 bra 	BB11_91;

	ld.param.u32 	%r1685, [ResizeHorizontalFilter_param_9];
	setp.ne.s32 	%p23, %r1685, 5;
	@%p23 bra 	BB11_100;

	mul.f32 	%f20, %f19, 0f40490FDC;
	setp.eq.f32 	%p29, %f20, %f12;
	setp.eq.f32 	%p30, %f20, %f13;
	or.pred  	%p31, %p29, %p30;
	@%p31 bra 	BB11_48;

	// inline asm
	abs.f32 	%f263, %f20;
	// inline asm
	setp.gt.f32 	%p32, %f263, 0f473BA700;
	@%p32 bra 	BB11_32;

	mov.f32 	%f267, 0f3F22F983;
	mul.rn.f32 	%f266, %f20, %f267;
	// inline asm
	cvt.rni.f32.f32 	%f265, %f266;
	// inline asm
	cvt.rzi.s32.f32 	%r1722, %f265;
	cvt.rn.f32.s32 	%f268, %r1722;
	mov.f32 	%f269, 0f3FC90000;
	mul.rn.f32 	%f270, %f268, %f269;
	sub.f32 	%f271, %f20, %f270;
	mov.f32 	%f272, 0f39FD8000;
	mul.rn.f32 	%f273, %f268, %f272;
	sub.f32 	%f274, %f271, %f273;
	mov.f32 	%f275, 0f34A88000;
	mul.rn.f32 	%f276, %f268, %f275;
	sub.f32 	%f277, %f274, %f276;
	mov.f32 	%f278, 0f2E85A309;
	mul.rn.f32 	%f279, %f268, %f278;
	sub.f32 	%f1053, %f277, %f279;
	bra.uni 	BB11_44;

BB11_32:
	add.u32 	%r599, %SP, 168;
	mov.b32 	 %r43, %f20;
	and.b32  	%r1714, %r43, -2147483648;
	shr.u32 	%r45, %r43, 23;
	and.b32  	%r600, %r45, 255;
	add.s32 	%r601, %r600, -128;
	shl.b32 	%r602, %r43, 8;
	or.b32  	%r598, %r602, -2147483648;
	shr.u32 	%r603, %r601, 5;
	mov.u32 	%r604, 4;
	sub.s32 	%r605, %r604, %r603;
	ld.const.u32 	%r582, [__GPU_i2opi_f];
	mul.lo.s32 	%r606, %r582, %r598;
	// inline asm
	mul.hi.u32 	%r581, %r582, %r598;
	// inline asm
	st.local.u32 	[%SP+168], %r606;
	ld.const.u32 	%r585, [__GPU_i2opi_f+4];
	mul.lo.s32 	%r607, %r585, %r598;
	// inline asm
	mul.hi.u32 	%r584, %r585, %r598;
	// inline asm
	mad.lo.s32 	%r608, %r585, %r598, %r581;
	st.local.u32 	[%SP+172], %r608;
	setp.lt.u32 	%p33, %r608, %r607;
	selp.u32 	%r609, 1, 0, %p33;
	add.s32 	%r610, %r609, %r584;
	ld.const.u32 	%r588, [__GPU_i2opi_f+8];
	mul.lo.s32 	%r611, %r588, %r598;
	// inline asm
	mul.hi.u32 	%r587, %r588, %r598;
	// inline asm
	mad.lo.s32 	%r612, %r588, %r598, %r610;
	st.local.u32 	[%SP+176], %r612;
	setp.lt.u32 	%p34, %r612, %r611;
	selp.u32 	%r613, 1, 0, %p34;
	add.s32 	%r614, %r613, %r587;
	ld.const.u32 	%r591, [__GPU_i2opi_f+12];
	mul.lo.s32 	%r615, %r591, %r598;
	// inline asm
	mul.hi.u32 	%r590, %r591, %r598;
	// inline asm
	mad.lo.s32 	%r616, %r591, %r598, %r614;
	st.local.u32 	[%SP+180], %r616;
	setp.lt.u32 	%p35, %r616, %r615;
	selp.u32 	%r617, 1, 0, %p35;
	add.s32 	%r618, %r617, %r590;
	ld.const.u32 	%r594, [__GPU_i2opi_f+16];
	mul.lo.s32 	%r619, %r594, %r598;
	// inline asm
	mul.hi.u32 	%r593, %r594, %r598;
	// inline asm
	mad.lo.s32 	%r620, %r594, %r598, %r618;
	st.local.u32 	[%SP+184], %r620;
	setp.lt.u32 	%p36, %r620, %r619;
	selp.u32 	%r621, 1, 0, %p36;
	add.s32 	%r622, %r621, %r593;
	ld.const.u32 	%r597, [__GPU_i2opi_f+20];
	mul.lo.s32 	%r623, %r597, %r598;
	// inline asm
	mul.hi.u32 	%r596, %r597, %r598;
	// inline asm
	mad.lo.s32 	%r624, %r597, %r598, %r622;
	st.local.u32 	[%SP+188], %r624;
	setp.lt.u32 	%p37, %r624, %r623;
	selp.u32 	%r625, 1, 0, %p37;
	add.s32 	%r626, %r625, %r596;
	st.local.u32 	[%SP+192], %r626;
	and.b32  	%r46, %r45, 31;
	shl.b32 	%r627, %r605, 2;
	add.s32 	%r628, %r627, %r599;
	add.s32 	%r47, %r628, -16;
	ld.local.u32 	%r1712, [%r628+8];
	ld.local.u32 	%r1713, [%r628+4];
	setp.eq.s32 	%p38, %r46, 0;
	@%p38 bra 	BB11_34;

	shl.b32 	%r629, %r1712, %r46;
	neg.s32 	%r630, %r45;
	and.b32  	%r631, %r630, 31;
	shr.u32 	%r632, %r1713, %r631;
	or.b32  	%r1712, %r632, %r629;
	ld.local.u32 	%r633, [%r47+16];
	shr.u32 	%r634, %r633, %r631;
	shl.b32 	%r635, %r1713, %r46;
	or.b32  	%r1713, %r634, %r635;

BB11_34:
	shr.u32 	%r636, %r1713, 30;
	shl.b32 	%r637, %r1712, 2;
	or.b32  	%r1718, %r636, %r637;
	shl.b32 	%r55, %r1713, 2;
	setp.ne.s32 	%p39, %r55, 0;
	selp.u32 	%r638, 1, 0, %p39;
	add.s32 	%r639, %r638, %r1718;
	setp.gt.u32 	%p40, %r639, -2147483648;
	selp.u32 	%r640, 1, 0, %p40;
	shr.u32 	%r641, %r1712, 30;
	add.s32 	%r642, %r640, %r641;
	neg.s32 	%r643, %r642;
	setp.lt.s32 	%p41, %r43, 0;
	selp.b32 	%r1722, %r643, %r642, %p41;
	@%p40 bra 	BB11_36;

	mov.u32 	%r1717, %r55;
	bra.uni 	BB11_37;

BB11_36:
	not.b32 	%r644, %r1718;
	neg.s32 	%r57, %r55;
	setp.eq.s32 	%p42, %r55, 0;
	selp.u32 	%r645, 1, 0, %p42;
	add.s32 	%r1718, %r645, %r644;
	xor.b32  	%r1714, %r1714, -2147483648;
	mov.u32 	%r1717, %r57;

BB11_37:
	mov.u32 	%r1716, %r1717;
	setp.gt.s32 	%p43, %r1718, 0;
	@%p43 bra 	BB11_39;

	mov.u32 	%r1721, 0;
	bra.uni 	BB11_41;

BB11_39:
	mov.u32 	%r1721, 0;

BB11_40:
	shr.u32 	%r648, %r1716, 31;
	shl.b32 	%r649, %r1718, 1;
	or.b32  	%r1718, %r648, %r649;
	shl.b32 	%r1716, %r1716, 1;
	add.s32 	%r1721, %r1721, -1;
	setp.gt.s32 	%p44, %r1718, 0;
	@%p44 bra 	BB11_40;

BB11_41:
	mul.lo.s32 	%r1720, %r1718, -921707870;
	mov.u32 	%r652, -921707870;
	// inline asm
	mul.hi.u32 	%r650, %r1718, %r652;
	// inline asm
	setp.gt.s32 	%p45, %r650, 0;
	mov.u32 	%r1719, %r650;
	@%p45 bra 	BB11_42;
	bra.uni 	BB11_43;

BB11_42:
	shl.b32 	%r653, %r650, 1;
	shr.u32 	%r654, %r1720, 31;
	or.b32  	%r1719, %r653, %r654;
	mul.lo.s32 	%r1720, %r1718, -1843415740;
	add.s32 	%r1721, %r1721, -1;

BB11_43:
	setp.ne.s32 	%p46, %r1720, 0;
	selp.u32 	%r655, 1, 0, %p46;
	add.s32 	%r656, %r655, %r1719;
	shr.u32 	%r657, %r656, 8;
	shr.u32 	%r658, %r656, 7;
	and.b32  	%r659, %r658, 1;
	shl.b32 	%r660, %r1721, 23;
	add.s32 	%r661, %r660, %r657;
	add.s32 	%r662, %r661, %r659;
	add.s32 	%r663, %r662, 1056964608;
	or.b32  	%r664, %r663, %r1714;
	mov.b32 	 %f1053, %r664;

BB11_44:
	add.s32 	%r80, %r1722, 1;
	and.b32  	%r665, %r80, 1;
	setp.eq.s32 	%p47, %r665, 0;
	mul.rn.f32 	%f24, %f1053, %f1053;
	@%p47 bra 	BB11_46;

	mov.f32 	%f280, 0f37CCF5CE;
	mul.rn.f32 	%f281, %f280, %f24;
	add.f32 	%f282, %f281, 0fBAB6061A;
	mul.rn.f32 	%f283, %f282, %f24;
	add.f32 	%f284, %f283, 0f3D2AAAA5;
	mul.rn.f32 	%f285, %f284, %f24;
	add.f32 	%f286, %f285, 0fBF000000;
	mul.rn.f32 	%f287, %f286, %f24;
	add.f32 	%f1054, %f287, 0f3F800000;
	bra.uni 	BB11_47;

BB11_46:
	mov.f32 	%f288, 0fB94CA1F9;
	mul.rn.f32 	%f289, %f288, %f24;
	add.f32 	%f290, %f289, 0f3C08839E;
	mul.rn.f32 	%f291, %f290, %f24;
	add.f32 	%f292, %f291, 0fBE2AAAA3;
	mul.rn.f32 	%f293, %f292, %f24;
	mul.rn.f32 	%f294, %f293, %f1053;
	add.f32 	%f1054, %f294, %f1053;

BB11_47:
	and.b32  	%r666, %r80, 2;
	setp.eq.s32 	%p48, %r666, 0;
	neg.f32 	%f295, %f1054;
	selp.f32 	%f1108, %f1054, %f295, %p48;
	bra.uni 	BB11_49;

BB11_48:
	mov.f32 	%f1108, %f14;

BB11_49:
	fma.rn.f32 	%f296, %f1108, 0f3E23D70A, 0f3F000000;
	fma.rn.f32 	%f1061, %f1108, %f296, 0f3EAE147B;
	bra.uni 	BB11_102;

BB11_50:
	add.u32 	%r685, %SP, 196;
	mov.b32 	 %r82, %f31;
	and.b32  	%r1725, %r82, -2147483648;
	shr.u32 	%r84, %r82, 23;
	and.b32  	%r686, %r84, 255;
	add.s32 	%r687, %r686, -128;
	shl.b32 	%r688, %r82, 8;
	or.b32  	%r684, %r688, -2147483648;
	shr.u32 	%r689, %r687, 5;
	mov.u32 	%r690, 4;
	sub.s32 	%r691, %r690, %r689;
	ld.const.u32 	%r668, [__GPU_i2opi_f];
	mul.lo.s32 	%r692, %r668, %r684;
	// inline asm
	mul.hi.u32 	%r667, %r668, %r684;
	// inline asm
	st.local.u32 	[%SP+196], %r692;
	ld.const.u32 	%r671, [__GPU_i2opi_f+4];
	mul.lo.s32 	%r693, %r671, %r684;
	// inline asm
	mul.hi.u32 	%r670, %r671, %r684;
	// inline asm
	mad.lo.s32 	%r694, %r671, %r684, %r667;
	st.local.u32 	[%SP+200], %r694;
	setp.lt.u32 	%p53, %r694, %r693;
	selp.u32 	%r695, 1, 0, %p53;
	add.s32 	%r696, %r695, %r670;
	ld.const.u32 	%r674, [__GPU_i2opi_f+8];
	mul.lo.s32 	%r697, %r674, %r684;
	// inline asm
	mul.hi.u32 	%r673, %r674, %r684;
	// inline asm
	mad.lo.s32 	%r698, %r674, %r684, %r696;
	st.local.u32 	[%SP+204], %r698;
	setp.lt.u32 	%p54, %r698, %r697;
	selp.u32 	%r699, 1, 0, %p54;
	add.s32 	%r700, %r699, %r673;
	ld.const.u32 	%r677, [__GPU_i2opi_f+12];
	mul.lo.s32 	%r701, %r677, %r684;
	// inline asm
	mul.hi.u32 	%r676, %r677, %r684;
	// inline asm
	mad.lo.s32 	%r702, %r677, %r684, %r700;
	st.local.u32 	[%SP+208], %r702;
	setp.lt.u32 	%p55, %r702, %r701;
	selp.u32 	%r703, 1, 0, %p55;
	add.s32 	%r704, %r703, %r676;
	ld.const.u32 	%r680, [__GPU_i2opi_f+16];
	mul.lo.s32 	%r705, %r680, %r684;
	// inline asm
	mul.hi.u32 	%r679, %r680, %r684;
	// inline asm
	mad.lo.s32 	%r706, %r680, %r684, %r704;
	st.local.u32 	[%SP+212], %r706;
	setp.lt.u32 	%p56, %r706, %r705;
	selp.u32 	%r707, 1, 0, %p56;
	add.s32 	%r708, %r707, %r679;
	ld.const.u32 	%r683, [__GPU_i2opi_f+20];
	mul.lo.s32 	%r709, %r683, %r684;
	// inline asm
	mul.hi.u32 	%r682, %r683, %r684;
	// inline asm
	mad.lo.s32 	%r710, %r683, %r684, %r708;
	st.local.u32 	[%SP+216], %r710;
	setp.lt.u32 	%p57, %r710, %r709;
	selp.u32 	%r711, 1, 0, %p57;
	add.s32 	%r712, %r711, %r682;
	st.local.u32 	[%SP+220], %r712;
	and.b32  	%r85, %r84, 31;
	shl.b32 	%r713, %r691, 2;
	add.s32 	%r714, %r713, %r685;
	add.s32 	%r86, %r714, -16;
	ld.local.u32 	%r1723, [%r714+8];
	ld.local.u32 	%r1724, [%r714+4];
	setp.eq.s32 	%p58, %r85, 0;
	@%p58 bra 	BB11_52;

	shl.b32 	%r715, %r1723, %r85;
	neg.s32 	%r716, %r84;
	and.b32  	%r717, %r716, 31;
	shr.u32 	%r718, %r1724, %r717;
	or.b32  	%r1723, %r718, %r715;
	ld.local.u32 	%r719, [%r86+16];
	shr.u32 	%r720, %r719, %r717;
	shl.b32 	%r721, %r1724, %r85;
	or.b32  	%r1724, %r720, %r721;

BB11_52:
	shr.u32 	%r722, %r1724, 30;
	shl.b32 	%r723, %r1723, 2;
	or.b32  	%r1729, %r722, %r723;
	shl.b32 	%r94, %r1724, 2;
	setp.ne.s32 	%p59, %r94, 0;
	selp.u32 	%r724, 1, 0, %p59;
	add.s32 	%r725, %r724, %r1729;
	setp.gt.u32 	%p60, %r725, -2147483648;
	selp.u32 	%r726, 1, 0, %p60;
	shr.u32 	%r727, %r1723, 30;
	add.s32 	%r728, %r726, %r727;
	neg.s32 	%r729, %r728;
	setp.lt.s32 	%p61, %r82, 0;
	selp.b32 	%r1733, %r729, %r728, %p61;
	@%p60 bra 	BB11_54;

	mov.u32 	%r1728, %r94;
	bra.uni 	BB11_55;

BB11_54:
	not.b32 	%r730, %r1729;
	neg.s32 	%r96, %r94;
	setp.eq.s32 	%p62, %r94, 0;
	selp.u32 	%r731, 1, 0, %p62;
	add.s32 	%r1729, %r731, %r730;
	xor.b32  	%r1725, %r1725, -2147483648;
	mov.u32 	%r1728, %r96;

BB11_55:
	mov.u32 	%r1727, %r1728;
	setp.gt.s32 	%p63, %r1729, 0;
	@%p63 bra 	BB11_57;

	mov.u32 	%r1732, 0;
	bra.uni 	BB11_59;

BB11_57:
	mov.u32 	%r1732, 0;

BB11_58:
	shr.u32 	%r734, %r1727, 31;
	shl.b32 	%r735, %r1729, 1;
	or.b32  	%r1729, %r734, %r735;
	shl.b32 	%r1727, %r1727, 1;
	add.s32 	%r1732, %r1732, -1;
	setp.gt.s32 	%p64, %r1729, 0;
	@%p64 bra 	BB11_58;

BB11_59:
	mul.lo.s32 	%r1731, %r1729, -921707870;
	mov.u32 	%r738, -921707870;
	// inline asm
	mul.hi.u32 	%r736, %r1729, %r738;
	// inline asm
	setp.gt.s32 	%p65, %r736, 0;
	mov.u32 	%r1730, %r736;
	@%p65 bra 	BB11_60;
	bra.uni 	BB11_61;

BB11_60:
	shl.b32 	%r739, %r736, 1;
	shr.u32 	%r740, %r1731, 31;
	or.b32  	%r1730, %r739, %r740;
	mul.lo.s32 	%r1731, %r1729, -1843415740;
	add.s32 	%r1732, %r1732, -1;

BB11_61:
	setp.ne.s32 	%p66, %r1731, 0;
	selp.u32 	%r741, 1, 0, %p66;
	add.s32 	%r742, %r741, %r1730;
	shr.u32 	%r743, %r742, 8;
	shr.u32 	%r744, %r742, 7;
	and.b32  	%r745, %r744, 1;
	shl.b32 	%r746, %r1732, 23;
	add.s32 	%r747, %r746, %r743;
	add.s32 	%r748, %r747, %r745;
	add.s32 	%r749, %r748, 1056964608;
	or.b32  	%r750, %r749, %r1725;
	mov.b32 	 %f1055, %r750;

BB11_62:
	add.s32 	%r119, %r1733, 1;
	and.b32  	%r751, %r119, 1;
	setp.eq.s32 	%p67, %r751, 0;
	mul.rn.f32 	%f35, %f1055, %f1055;
	@%p67 bra 	BB11_64;

	mov.f32 	%f314, 0f37CCF5CE;
	mul.rn.f32 	%f315, %f314, %f35;
	add.f32 	%f316, %f315, 0fBAB6061A;
	mul.rn.f32 	%f317, %f316, %f35;
	add.f32 	%f318, %f317, 0f3D2AAAA5;
	mul.rn.f32 	%f319, %f318, %f35;
	add.f32 	%f320, %f319, 0fBF000000;
	mul.rn.f32 	%f321, %f320, %f35;
	add.f32 	%f1056, %f321, 0f3F800000;
	bra.uni 	BB11_65;

BB11_64:
	mov.f32 	%f322, 0fB94CA1F9;
	mul.rn.f32 	%f323, %f322, %f35;
	add.f32 	%f324, %f323, 0f3C08839E;
	mul.rn.f32 	%f325, %f324, %f35;
	add.f32 	%f326, %f325, 0fBE2AAAA3;
	mul.rn.f32 	%f327, %f326, %f35;
	mul.rn.f32 	%f328, %f327, %f1055;
	add.f32 	%f1056, %f328, %f1055;

BB11_65:
	and.b32  	%r752, %r119, 2;
	setp.eq.s32 	%p68, %r752, 0;
	neg.f32 	%f329, %f1056;
	selp.f32 	%f1107, %f1056, %f329, %p68;
	bra.uni 	BB11_67;

BB11_66:
	mov.f32 	%f1107, %f14;

BB11_67:
	fma.rn.f32 	%f1061, %f1107, 0f3EEB851F, 0f3F0A3D71;
	bra.uni 	BB11_102;

BB11_68:
	mul.f32 	%f42, %f19, 0f40490FDC;
	setp.eq.f32 	%p69, %f42, %f12;
	setp.eq.f32 	%p70, %f42, %f13;
	or.pred  	%p71, %p69, %p70;
	@%p71 bra 	BB11_87;

	// inline asm
	abs.f32 	%f330, %f42;
	// inline asm
	setp.gt.f32 	%p72, %f330, 0f473BA700;
	@%p72 bra 	BB11_71;

	mov.f32 	%f334, 0f3F22F983;
	mul.rn.f32 	%f333, %f42, %f334;
	// inline asm
	cvt.rni.f32.f32 	%f332, %f333;
	// inline asm
	cvt.rzi.s32.f32 	%r1744, %f332;
	cvt.rn.f32.s32 	%f335, %r1744;
	mov.f32 	%f336, 0f3FC90000;
	mul.rn.f32 	%f337, %f335, %f336;
	sub.f32 	%f338, %f42, %f337;
	mov.f32 	%f339, 0f39FD8000;
	mul.rn.f32 	%f340, %f335, %f339;
	sub.f32 	%f341, %f338, %f340;
	mov.f32 	%f342, 0f34A88000;
	mul.rn.f32 	%f343, %f335, %f342;
	sub.f32 	%f344, %f341, %f343;
	mov.f32 	%f345, 0f2E85A309;
	mul.rn.f32 	%f346, %f335, %f345;
	sub.f32 	%f1057, %f344, %f346;
	bra.uni 	BB11_83;

BB11_71:
	add.u32 	%r771, %SP, 224;
	mov.b32 	 %r121, %f42;
	and.b32  	%r1736, %r121, -2147483648;
	shr.u32 	%r123, %r121, 23;
	and.b32  	%r772, %r123, 255;
	add.s32 	%r773, %r772, -128;
	shl.b32 	%r774, %r121, 8;
	or.b32  	%r770, %r774, -2147483648;
	shr.u32 	%r775, %r773, 5;
	mov.u32 	%r776, 4;
	sub.s32 	%r777, %r776, %r775;
	ld.const.u32 	%r754, [__GPU_i2opi_f];
	mul.lo.s32 	%r778, %r754, %r770;
	// inline asm
	mul.hi.u32 	%r753, %r754, %r770;
	// inline asm
	st.local.u32 	[%SP+224], %r778;
	ld.const.u32 	%r757, [__GPU_i2opi_f+4];
	mul.lo.s32 	%r779, %r757, %r770;
	// inline asm
	mul.hi.u32 	%r756, %r757, %r770;
	// inline asm
	mad.lo.s32 	%r780, %r757, %r770, %r753;
	st.local.u32 	[%SP+228], %r780;
	setp.lt.u32 	%p73, %r780, %r779;
	selp.u32 	%r781, 1, 0, %p73;
	add.s32 	%r782, %r781, %r756;
	ld.const.u32 	%r760, [__GPU_i2opi_f+8];
	mul.lo.s32 	%r783, %r760, %r770;
	// inline asm
	mul.hi.u32 	%r759, %r760, %r770;
	// inline asm
	mad.lo.s32 	%r784, %r760, %r770, %r782;
	st.local.u32 	[%SP+232], %r784;
	setp.lt.u32 	%p74, %r784, %r783;
	selp.u32 	%r785, 1, 0, %p74;
	add.s32 	%r786, %r785, %r759;
	ld.const.u32 	%r763, [__GPU_i2opi_f+12];
	mul.lo.s32 	%r787, %r763, %r770;
	// inline asm
	mul.hi.u32 	%r762, %r763, %r770;
	// inline asm
	mad.lo.s32 	%r788, %r763, %r770, %r786;
	st.local.u32 	[%SP+236], %r788;
	setp.lt.u32 	%p75, %r788, %r787;
	selp.u32 	%r789, 1, 0, %p75;
	add.s32 	%r790, %r789, %r762;
	ld.const.u32 	%r766, [__GPU_i2opi_f+16];
	mul.lo.s32 	%r791, %r766, %r770;
	// inline asm
	mul.hi.u32 	%r765, %r766, %r770;
	// inline asm
	mad.lo.s32 	%r792, %r766, %r770, %r790;
	st.local.u32 	[%SP+240], %r792;
	setp.lt.u32 	%p76, %r792, %r791;
	selp.u32 	%r793, 1, 0, %p76;
	add.s32 	%r794, %r793, %r765;
	ld.const.u32 	%r769, [__GPU_i2opi_f+20];
	mul.lo.s32 	%r795, %r769, %r770;
	// inline asm
	mul.hi.u32 	%r768, %r769, %r770;
	// inline asm
	mad.lo.s32 	%r796, %r769, %r770, %r794;
	st.local.u32 	[%SP+244], %r796;
	setp.lt.u32 	%p77, %r796, %r795;
	selp.u32 	%r797, 1, 0, %p77;
	add.s32 	%r798, %r797, %r768;
	st.local.u32 	[%SP+248], %r798;
	and.b32  	%r124, %r123, 31;
	shl.b32 	%r799, %r777, 2;
	add.s32 	%r800, %r799, %r771;
	add.s32 	%r125, %r800, -16;
	ld.local.u32 	%r1734, [%r800+8];
	ld.local.u32 	%r1735, [%r800+4];
	setp.eq.s32 	%p78, %r124, 0;
	@%p78 bra 	BB11_73;

	shl.b32 	%r801, %r1734, %r124;
	neg.s32 	%r802, %r123;
	and.b32  	%r803, %r802, 31;
	shr.u32 	%r804, %r1735, %r803;
	or.b32  	%r1734, %r804, %r801;
	ld.local.u32 	%r805, [%r125+16];
	shr.u32 	%r806, %r805, %r803;
	shl.b32 	%r807, %r1735, %r124;
	or.b32  	%r1735, %r806, %r807;

BB11_73:
	shr.u32 	%r808, %r1735, 30;
	shl.b32 	%r809, %r1734, 2;
	or.b32  	%r1740, %r808, %r809;
	shl.b32 	%r133, %r1735, 2;
	setp.ne.s32 	%p79, %r133, 0;
	selp.u32 	%r810, 1, 0, %p79;
	add.s32 	%r811, %r810, %r1740;
	setp.gt.u32 	%p80, %r811, -2147483648;
	selp.u32 	%r812, 1, 0, %p80;
	shr.u32 	%r813, %r1734, 30;
	add.s32 	%r814, %r812, %r813;
	neg.s32 	%r815, %r814;
	setp.lt.s32 	%p81, %r121, 0;
	selp.b32 	%r1744, %r815, %r814, %p81;
	@%p80 bra 	BB11_75;

	mov.u32 	%r1739, %r133;
	bra.uni 	BB11_76;

BB11_75:
	not.b32 	%r816, %r1740;
	neg.s32 	%r135, %r133;
	setp.eq.s32 	%p82, %r133, 0;
	selp.u32 	%r817, 1, 0, %p82;
	add.s32 	%r1740, %r817, %r816;
	xor.b32  	%r1736, %r1736, -2147483648;
	mov.u32 	%r1739, %r135;

BB11_76:
	mov.u32 	%r1738, %r1739;
	setp.gt.s32 	%p83, %r1740, 0;
	@%p83 bra 	BB11_78;

	mov.u32 	%r1743, 0;
	bra.uni 	BB11_80;

BB11_78:
	mov.u32 	%r1743, 0;

BB11_79:
	shr.u32 	%r820, %r1738, 31;
	shl.b32 	%r821, %r1740, 1;
	or.b32  	%r1740, %r820, %r821;
	shl.b32 	%r1738, %r1738, 1;
	add.s32 	%r1743, %r1743, -1;
	setp.gt.s32 	%p84, %r1740, 0;
	@%p84 bra 	BB11_79;

BB11_80:
	mul.lo.s32 	%r1742, %r1740, -921707870;
	mov.u32 	%r824, -921707870;
	// inline asm
	mul.hi.u32 	%r822, %r1740, %r824;
	// inline asm
	setp.gt.s32 	%p85, %r822, 0;
	mov.u32 	%r1741, %r822;
	@%p85 bra 	BB11_81;
	bra.uni 	BB11_82;

BB11_81:
	shl.b32 	%r825, %r822, 1;
	shr.u32 	%r826, %r1742, 31;
	or.b32  	%r1741, %r825, %r826;
	mul.lo.s32 	%r1742, %r1740, -1843415740;
	add.s32 	%r1743, %r1743, -1;

BB11_82:
	setp.ne.s32 	%p86, %r1742, 0;
	selp.u32 	%r827, 1, 0, %p86;
	add.s32 	%r828, %r827, %r1741;
	shr.u32 	%r829, %r828, 8;
	shr.u32 	%r830, %r828, 7;
	and.b32  	%r831, %r830, 1;
	shl.b32 	%r832, %r1743, 23;
	add.s32 	%r833, %r832, %r829;
	add.s32 	%r834, %r833, %r831;
	add.s32 	%r835, %r834, 1056964608;
	or.b32  	%r836, %r835, %r1736;
	mov.b32 	 %f1057, %r836;

BB11_83:
	add.s32 	%r158, %r1744, 1;
	and.b32  	%r837, %r158, 1;
	setp.eq.s32 	%p87, %r837, 0;
	mul.rn.f32 	%f46, %f1057, %f1057;
	@%p87 bra 	BB11_85;

	mov.f32 	%f347, 0f37CCF5CE;
	mul.rn.f32 	%f348, %f347, %f46;
	add.f32 	%f349, %f348, 0fBAB6061A;
	mul.rn.f32 	%f350, %f349, %f46;
	add.f32 	%f351, %f350, 0f3D2AAAA5;
	mul.rn.f32 	%f352, %f351, %f46;
	add.f32 	%f353, %f352, 0fBF000000;
	mul.rn.f32 	%f354, %f353, %f46;
	add.f32 	%f1058, %f354, 0f3F800000;
	bra.uni 	BB11_86;

BB11_85:
	mov.f32 	%f355, 0fB94CA1F9;
	mul.rn.f32 	%f356, %f355, %f46;
	add.f32 	%f357, %f356, 0f3C08839E;
	mul.rn.f32 	%f358, %f357, %f46;
	add.f32 	%f359, %f358, 0fBE2AAAA3;
	mul.rn.f32 	%f360, %f359, %f46;
	mul.rn.f32 	%f361, %f360, %f1057;
	add.f32 	%f1058, %f361, %f1057;

BB11_86:
	and.b32  	%r838, %r158, 2;
	setp.eq.s32 	%p88, %r838, 0;
	neg.f32 	%f362, %f1058;
	selp.f32 	%f1106, %f1058, %f362, %p88;
	bra.uni 	BB11_88;

BB11_87:
	mov.f32 	%f1106, %f14;

BB11_88:
	fma.rn.f32 	%f1061, %f1106, 0f3F000000, 0f3F000000;
	bra.uni 	BB11_102;

BB11_89:
	setp.lt.f32 	%p89, %f19, 0f3F800000;
	sub.f32 	%f364, %f234, %f19;
	selp.f32 	%f1061, %f364, 0f00000000, %p89;
	bra.uni 	BB11_102;

BB11_90:
	ld.param.u32 	%r1696, [ResizeHorizontalFilter_param_10];
	ld.global.f32 	%f371, [%r1696];
	ld.global.f32 	%f372, [%r1696+8];
	ld.global.f32 	%f373, [%r1696+4];
	fma.rn.f32 	%f374, %f19, %f372, %f373;
	mul.f32 	%f375, %f19, %f374;
	fma.rn.f32 	%f1061, %f19, %f375, %f371;
	bra.uni 	BB11_102;

BB11_91:
	setp.eq.f32 	%p92, %f19, 0f00000000;
	@%p92 bra 	BB11_101;

	mul.f32 	%f56, %f19, 0f40490FDC;
	setp.eq.f32 	%p93, %f19, %f12;
	@%p93 bra 	BB11_98;

	setp.eq.f32 	%p94, %f19, %f13;
	or.pred  	%p96, %p94, %p92;
	@%p96 bra 	BB11_98;

	mov.f32 	%f380, 0f40000000;
	mul.rn.f32 	%f377, %f380, %f19;
	// inline asm
	cvt.rni.f32.f32 	%f376, %f377;
	// inline asm
	cvt.rzi.s32.f32 	%r839, %f376;
	neg.f32 	%f381, %f376;
	mul.rn.f32 	%f383, %f381, %f237;
	add.f32 	%f384, %f383, %f19;
	mov.f32 	%f385, 0f40490FDB;
	mul.rn.f32 	%f386, %f384, %f385;
	// inline asm
	abs.f32 	%f378, %f19;
	// inline asm
	setp.gt.f32 	%p97, %f378, 0f4B800000;
	selp.f32 	%f57, 0f00000000, %f386, %p97;
	selp.b32 	%r159, 0, %r839, %p97;
	and.b32  	%r840, %r159, 1;
	setp.eq.s32 	%p98, %r840, 0;
	mul.rn.f32 	%f58, %f57, %f57;
	@%p98 bra 	BB11_96;

	mov.f32 	%f387, 0f37CCF5CE;
	mul.rn.f32 	%f388, %f387, %f58;
	add.f32 	%f389, %f388, 0fBAB6061A;
	mul.rn.f32 	%f390, %f389, %f58;
	add.f32 	%f391, %f390, 0f3D2AAAA5;
	mul.rn.f32 	%f392, %f391, %f58;
	add.f32 	%f393, %f392, 0fBF000000;
	mul.rn.f32 	%f394, %f393, %f58;
	add.f32 	%f1059, %f394, 0f3F800000;
	bra.uni 	BB11_97;

BB11_96:
	mov.f32 	%f395, 0fB94CA1F9;
	mul.rn.f32 	%f396, %f395, %f58;
	add.f32 	%f397, %f396, 0f3C08839E;
	mul.rn.f32 	%f398, %f397, %f58;
	add.f32 	%f399, %f398, 0fBE2AAAA3;
	mul.rn.f32 	%f400, %f399, %f58;
	mul.rn.f32 	%f401, %f400, %f57;
	add.f32 	%f1059, %f401, %f57;

BB11_97:
	and.b32  	%r841, %r159, 2;
	setp.eq.s32 	%p99, %r841, 0;
	neg.f32 	%f402, %f1059;
	selp.f32 	%f1060, %f1059, %f402, %p99;
	bra.uni 	BB11_99;

BB11_98:
	mov.f32 	%f403, 0f00000000;
	mul.rn.f32 	%f1060, %f19, %f403;

BB11_99:
	div.full.f32 	%f1061, %f1060, %f56;
	bra.uni 	BB11_102;

BB11_100:
	mov.f32 	%f1061, 0f00000000;
	bra.uni 	BB11_102;

BB11_101:
	mov.f32 	%f1061, 0f3F800000;

BB11_102:
	ld.param.u32 	%r1668, [ResizeHorizontalFilter_param_8];
	setp.gt.s32 	%p100, %r1668, 2;
	@%p100 bra 	BB11_109;

	ld.param.u32 	%r1662, [ResizeHorizontalFilter_param_8];
	setp.eq.s32 	%p106, %r1662, 0;
	@%p106 bra 	BB11_180;

	ld.param.u32 	%r1661, [ResizeHorizontalFilter_param_8];
	setp.eq.s32 	%p107, %r1661, 1;
	@%p107 bra 	BB11_177;

	ld.param.u32 	%r1660, [ResizeHorizontalFilter_param_8];
	setp.eq.s32 	%p108, %r1660, 2;
	@%p108 bra 	BB11_106;
	bra.uni 	BB11_189;

BB11_106:
	setp.lt.f32 	%p170, %f257, 0f3F800000;
	@%p170 bra 	BB11_178;

	setp.geu.f32 	%p171, %f257, 0f40000000;
	@%p171 bra 	BB11_189;

	ld.param.u32 	%r1695, [ResizeHorizontalFilter_param_10];
	ld.global.f32 	%f508, [%r1695+24];
	ld.global.f32 	%f509, [%r1695+20];
	fma.rn.f32 	%f510, %f257, %f508, %f509;
	ld.global.f32 	%f511, [%r1695+16];
	fma.rn.f32 	%f512, %f257, %f510, %f511;
	ld.global.f32 	%f513, [%r1695+12];
	fma.rn.f32 	%f101, %f257, %f512, %f513;
	mov.f32 	%f1070, %f101;
	bra.uni 	BB11_190;

BB11_109:
	ld.param.u32 	%r1667, [ResizeHorizontalFilter_param_8];
	setp.gt.s32 	%p101, %r1667, 4;
	@%p101 bra 	BB11_115;

	ld.param.u32 	%r1664, [ResizeHorizontalFilter_param_8];
	setp.eq.s32 	%p104, %r1664, 3;
	@%p104 bra 	BB11_156;

	ld.param.u32 	%r1663, [ResizeHorizontalFilter_param_8];
	setp.eq.s32 	%p105, %r1663, 4;
	@%p105 bra 	BB11_112;
	bra.uni 	BB11_189;

BB11_112:
	mul.f32 	%f78, %f257, 0f40490FDC;
	setp.eq.f32 	%p129, %f78, %f12;
	setp.eq.f32 	%p130, %f78, %f13;
	or.pred  	%p131, %p129, %p130;
	@%p131 bra 	BB11_154;

	// inline asm
	abs.f32 	%f440, %f78;
	// inline asm
	setp.gt.f32 	%p132, %f440, 0f473BA700;
	@%p132 bra 	BB11_138;

	mov.f32 	%f444, 0f3F22F983;
	mul.rn.f32 	%f443, %f78, %f444;
	// inline asm
	cvt.rni.f32.f32 	%f442, %f443;
	// inline asm
	cvt.rzi.s32.f32 	%r1766, %f442;
	cvt.rn.f32.s32 	%f445, %r1766;
	mov.f32 	%f446, 0f3FC90000;
	mul.rn.f32 	%f447, %f445, %f446;
	sub.f32 	%f448, %f78, %f447;
	mov.f32 	%f449, 0f39FD8000;
	mul.rn.f32 	%f450, %f445, %f449;
	sub.f32 	%f451, %f448, %f450;
	mov.f32 	%f452, 0f34A88000;
	mul.rn.f32 	%f453, %f445, %f452;
	sub.f32 	%f454, %f451, %f453;
	mov.f32 	%f455, 0f2E85A309;
	mul.rn.f32 	%f456, %f445, %f455;
	sub.f32 	%f1064, %f454, %f456;
	bra.uni 	BB11_150;

BB11_115:
	ld.param.u32 	%r1666, [ResizeHorizontalFilter_param_8];
	add.s32 	%r842, %r1666, -9;
	setp.lt.u32 	%p102, %r842, 2;
	@%p102 bra 	BB11_179;

	ld.param.u32 	%r1665, [ResizeHorizontalFilter_param_8];
	setp.ne.s32 	%p103, %r1665, 5;
	@%p103 bra 	BB11_189;

	mul.f32 	%f67, %f257, 0f40490FDC;
	setp.eq.f32 	%p109, %f67, %f12;
	setp.eq.f32 	%p110, %f67, %f13;
	or.pred  	%p111, %p109, %p110;
	@%p111 bra 	BB11_136;

	// inline asm
	abs.f32 	%f406, %f67;
	// inline asm
	setp.gt.f32 	%p112, %f406, 0f473BA700;
	@%p112 bra 	BB11_120;

	mov.f32 	%f410, 0f3F22F983;
	mul.rn.f32 	%f409, %f67, %f410;
	// inline asm
	cvt.rni.f32.f32 	%f408, %f409;
	// inline asm
	cvt.rzi.s32.f32 	%r1755, %f408;
	cvt.rn.f32.s32 	%f411, %r1755;
	mov.f32 	%f412, 0f3FC90000;
	mul.rn.f32 	%f413, %f411, %f412;
	sub.f32 	%f414, %f67, %f413;
	mov.f32 	%f415, 0f39FD8000;
	mul.rn.f32 	%f416, %f411, %f415;
	sub.f32 	%f417, %f414, %f416;
	mov.f32 	%f418, 0f34A88000;
	mul.rn.f32 	%f419, %f411, %f418;
	sub.f32 	%f420, %f417, %f419;
	mov.f32 	%f421, 0f2E85A309;
	mul.rn.f32 	%f422, %f411, %f421;
	sub.f32 	%f1062, %f420, %f422;
	bra.uni 	BB11_132;

BB11_120:
	add.u32 	%r861, %SP, 0;
	mov.b32 	 %r161, %f67;
	and.b32  	%r1747, %r161, -2147483648;
	shr.u32 	%r163, %r161, 23;
	and.b32  	%r862, %r163, 255;
	add.s32 	%r863, %r862, -128;
	shl.b32 	%r864, %r161, 8;
	or.b32  	%r860, %r864, -2147483648;
	shr.u32 	%r865, %r863, 5;
	mov.u32 	%r866, 4;
	sub.s32 	%r867, %r866, %r865;
	ld.const.u32 	%r844, [__GPU_i2opi_f];
	mul.lo.s32 	%r868, %r844, %r860;
	// inline asm
	mul.hi.u32 	%r843, %r844, %r860;
	// inline asm
	st.local.u32 	[%SP+0], %r868;
	ld.const.u32 	%r847, [__GPU_i2opi_f+4];
	mul.lo.s32 	%r869, %r847, %r860;
	// inline asm
	mul.hi.u32 	%r846, %r847, %r860;
	// inline asm
	mad.lo.s32 	%r870, %r847, %r860, %r843;
	st.local.u32 	[%SP+4], %r870;
	setp.lt.u32 	%p113, %r870, %r869;
	selp.u32 	%r871, 1, 0, %p113;
	add.s32 	%r872, %r871, %r846;
	ld.const.u32 	%r850, [__GPU_i2opi_f+8];
	mul.lo.s32 	%r873, %r850, %r860;
	// inline asm
	mul.hi.u32 	%r849, %r850, %r860;
	// inline asm
	mad.lo.s32 	%r874, %r850, %r860, %r872;
	st.local.u32 	[%SP+8], %r874;
	setp.lt.u32 	%p114, %r874, %r873;
	selp.u32 	%r875, 1, 0, %p114;
	add.s32 	%r876, %r875, %r849;
	ld.const.u32 	%r853, [__GPU_i2opi_f+12];
	mul.lo.s32 	%r877, %r853, %r860;
	// inline asm
	mul.hi.u32 	%r852, %r853, %r860;
	// inline asm
	mad.lo.s32 	%r878, %r853, %r860, %r876;
	st.local.u32 	[%SP+12], %r878;
	setp.lt.u32 	%p115, %r878, %r877;
	selp.u32 	%r879, 1, 0, %p115;
	add.s32 	%r880, %r879, %r852;
	ld.const.u32 	%r856, [__GPU_i2opi_f+16];
	mul.lo.s32 	%r881, %r856, %r860;
	// inline asm
	mul.hi.u32 	%r855, %r856, %r860;
	// inline asm
	mad.lo.s32 	%r882, %r856, %r860, %r880;
	st.local.u32 	[%SP+16], %r882;
	setp.lt.u32 	%p116, %r882, %r881;
	selp.u32 	%r883, 1, 0, %p116;
	add.s32 	%r884, %r883, %r855;
	ld.const.u32 	%r859, [__GPU_i2opi_f+20];
	mul.lo.s32 	%r885, %r859, %r860;
	// inline asm
	mul.hi.u32 	%r858, %r859, %r860;
	// inline asm
	mad.lo.s32 	%r886, %r859, %r860, %r884;
	st.local.u32 	[%SP+20], %r886;
	setp.lt.u32 	%p117, %r886, %r885;
	selp.u32 	%r887, 1, 0, %p117;
	add.s32 	%r888, %r887, %r858;
	st.local.u32 	[%SP+24], %r888;
	and.b32  	%r164, %r163, 31;
	shl.b32 	%r889, %r867, 2;
	add.s32 	%r890, %r889, %r861;
	add.s32 	%r165, %r890, -16;
	ld.local.u32 	%r1745, [%r890+8];
	ld.local.u32 	%r1746, [%r890+4];
	setp.eq.s32 	%p118, %r164, 0;
	@%p118 bra 	BB11_122;

	shl.b32 	%r891, %r1745, %r164;
	neg.s32 	%r892, %r163;
	and.b32  	%r893, %r892, 31;
	shr.u32 	%r894, %r1746, %r893;
	or.b32  	%r1745, %r894, %r891;
	ld.local.u32 	%r895, [%r165+16];
	shr.u32 	%r896, %r895, %r893;
	shl.b32 	%r897, %r1746, %r164;
	or.b32  	%r1746, %r896, %r897;

BB11_122:
	shr.u32 	%r898, %r1746, 30;
	shl.b32 	%r899, %r1745, 2;
	or.b32  	%r1751, %r898, %r899;
	shl.b32 	%r173, %r1746, 2;
	setp.ne.s32 	%p119, %r173, 0;
	selp.u32 	%r900, 1, 0, %p119;
	add.s32 	%r901, %r900, %r1751;
	setp.gt.u32 	%p120, %r901, -2147483648;
	selp.u32 	%r902, 1, 0, %p120;
	shr.u32 	%r903, %r1745, 30;
	add.s32 	%r904, %r902, %r903;
	neg.s32 	%r905, %r904;
	setp.lt.s32 	%p121, %r161, 0;
	selp.b32 	%r1755, %r905, %r904, %p121;
	@%p120 bra 	BB11_124;

	mov.u32 	%r1750, %r173;
	bra.uni 	BB11_125;

BB11_124:
	not.b32 	%r906, %r1751;
	neg.s32 	%r175, %r173;
	setp.eq.s32 	%p122, %r173, 0;
	selp.u32 	%r907, 1, 0, %p122;
	add.s32 	%r1751, %r907, %r906;
	xor.b32  	%r1747, %r1747, -2147483648;
	mov.u32 	%r1750, %r175;

BB11_125:
	mov.u32 	%r1749, %r1750;
	setp.gt.s32 	%p123, %r1751, 0;
	@%p123 bra 	BB11_127;

	mov.u32 	%r1754, 0;
	bra.uni 	BB11_129;

BB11_127:
	mov.u32 	%r1754, 0;

BB11_128:
	shr.u32 	%r910, %r1749, 31;
	shl.b32 	%r911, %r1751, 1;
	or.b32  	%r1751, %r910, %r911;
	shl.b32 	%r1749, %r1749, 1;
	add.s32 	%r1754, %r1754, -1;
	setp.gt.s32 	%p124, %r1751, 0;
	@%p124 bra 	BB11_128;

BB11_129:
	mul.lo.s32 	%r1753, %r1751, -921707870;
	mov.u32 	%r914, -921707870;
	// inline asm
	mul.hi.u32 	%r912, %r1751, %r914;
	// inline asm
	setp.gt.s32 	%p125, %r912, 0;
	mov.u32 	%r1752, %r912;
	@%p125 bra 	BB11_130;
	bra.uni 	BB11_131;

BB11_130:
	shl.b32 	%r915, %r912, 1;
	shr.u32 	%r916, %r1753, 31;
	or.b32  	%r1752, %r915, %r916;
	mul.lo.s32 	%r1753, %r1751, -1843415740;
	add.s32 	%r1754, %r1754, -1;

BB11_131:
	setp.ne.s32 	%p126, %r1753, 0;
	selp.u32 	%r917, 1, 0, %p126;
	add.s32 	%r918, %r917, %r1752;
	shr.u32 	%r919, %r918, 8;
	shr.u32 	%r920, %r918, 7;
	and.b32  	%r921, %r920, 1;
	shl.b32 	%r922, %r1754, 23;
	add.s32 	%r923, %r922, %r919;
	add.s32 	%r924, %r923, %r921;
	add.s32 	%r925, %r924, 1056964608;
	or.b32  	%r926, %r925, %r1747;
	mov.b32 	 %f1062, %r926;

BB11_132:
	add.s32 	%r198, %r1755, 1;
	and.b32  	%r927, %r198, 1;
	setp.eq.s32 	%p127, %r927, 0;
	mul.rn.f32 	%f71, %f1062, %f1062;
	@%p127 bra 	BB11_134;

	mov.f32 	%f423, 0f37CCF5CE;
	mul.rn.f32 	%f424, %f423, %f71;
	add.f32 	%f425, %f424, 0fBAB6061A;
	mul.rn.f32 	%f426, %f425, %f71;
	add.f32 	%f427, %f426, 0f3D2AAAA5;
	mul.rn.f32 	%f428, %f427, %f71;
	add.f32 	%f429, %f428, 0fBF000000;
	mul.rn.f32 	%f430, %f429, %f71;
	add.f32 	%f1063, %f430, 0f3F800000;
	bra.uni 	BB11_135;

BB11_134:
	mov.f32 	%f431, 0fB94CA1F9;
	mul.rn.f32 	%f432, %f431, %f71;
	add.f32 	%f433, %f432, 0f3C08839E;
	mul.rn.f32 	%f434, %f433, %f71;
	add.f32 	%f435, %f434, 0fBE2AAAA3;
	mul.rn.f32 	%f436, %f435, %f71;
	mul.rn.f32 	%f437, %f436, %f1062;
	add.f32 	%f1063, %f437, %f1062;

BB11_135:
	and.b32  	%r928, %r198, 2;
	setp.eq.s32 	%p128, %r928, 0;
	neg.f32 	%f438, %f1063;
	selp.f32 	%f1105, %f1063, %f438, %p128;
	bra.uni 	BB11_137;

BB11_136:
	mov.f32 	%f1105, %f14;

BB11_137:
	fma.rn.f32 	%f439, %f1105, 0f3E23D70A, 0f3F000000;
	fma.rn.f32 	%f77, %f1105, %f439, 0f3EAE147B;
	mov.f32 	%f1070, %f77;
	bra.uni 	BB11_190;

BB11_138:
	add.u32 	%r947, %SP, 28;
	mov.b32 	 %r200, %f78;
	and.b32  	%r1758, %r200, -2147483648;
	shr.u32 	%r202, %r200, 23;
	and.b32  	%r948, %r202, 255;
	add.s32 	%r949, %r948, -128;
	shl.b32 	%r950, %r200, 8;
	or.b32  	%r946, %r950, -2147483648;
	shr.u32 	%r951, %r949, 5;
	mov.u32 	%r952, 4;
	sub.s32 	%r953, %r952, %r951;
	ld.const.u32 	%r930, [__GPU_i2opi_f];
	mul.lo.s32 	%r954, %r930, %r946;
	// inline asm
	mul.hi.u32 	%r929, %r930, %r946;
	// inline asm
	st.local.u32 	[%SP+28], %r954;
	ld.const.u32 	%r933, [__GPU_i2opi_f+4];
	mul.lo.s32 	%r955, %r933, %r946;
	// inline asm
	mul.hi.u32 	%r932, %r933, %r946;
	// inline asm
	mad.lo.s32 	%r956, %r933, %r946, %r929;
	st.local.u32 	[%SP+32], %r956;
	setp.lt.u32 	%p133, %r956, %r955;
	selp.u32 	%r957, 1, 0, %p133;
	add.s32 	%r958, %r957, %r932;
	ld.const.u32 	%r936, [__GPU_i2opi_f+8];
	mul.lo.s32 	%r959, %r936, %r946;
	// inline asm
	mul.hi.u32 	%r935, %r936, %r946;
	// inline asm
	mad.lo.s32 	%r960, %r936, %r946, %r958;
	st.local.u32 	[%SP+36], %r960;
	setp.lt.u32 	%p134, %r960, %r959;
	selp.u32 	%r961, 1, 0, %p134;
	add.s32 	%r962, %r961, %r935;
	ld.const.u32 	%r939, [__GPU_i2opi_f+12];
	mul.lo.s32 	%r963, %r939, %r946;
	// inline asm
	mul.hi.u32 	%r938, %r939, %r946;
	// inline asm
	mad.lo.s32 	%r964, %r939, %r946, %r962;
	st.local.u32 	[%SP+40], %r964;
	setp.lt.u32 	%p135, %r964, %r963;
	selp.u32 	%r965, 1, 0, %p135;
	add.s32 	%r966, %r965, %r938;
	ld.const.u32 	%r942, [__GPU_i2opi_f+16];
	mul.lo.s32 	%r967, %r942, %r946;
	// inline asm
	mul.hi.u32 	%r941, %r942, %r946;
	// inline asm
	mad.lo.s32 	%r968, %r942, %r946, %r966;
	st.local.u32 	[%SP+44], %r968;
	setp.lt.u32 	%p136, %r968, %r967;
	selp.u32 	%r969, 1, 0, %p136;
	add.s32 	%r970, %r969, %r941;
	ld.const.u32 	%r945, [__GPU_i2opi_f+20];
	mul.lo.s32 	%r971, %r945, %r946;
	// inline asm
	mul.hi.u32 	%r944, %r945, %r946;
	// inline asm
	mad.lo.s32 	%r972, %r945, %r946, %r970;
	st.local.u32 	[%SP+48], %r972;
	setp.lt.u32 	%p137, %r972, %r971;
	selp.u32 	%r973, 1, 0, %p137;
	add.s32 	%r974, %r973, %r944;
	st.local.u32 	[%SP+52], %r974;
	and.b32  	%r203, %r202, 31;
	shl.b32 	%r975, %r953, 2;
	add.s32 	%r976, %r975, %r947;
	add.s32 	%r204, %r976, -16;
	ld.local.u32 	%r1756, [%r976+8];
	ld.local.u32 	%r1757, [%r976+4];
	setp.eq.s32 	%p138, %r203, 0;
	@%p138 bra 	BB11_140;

	shl.b32 	%r977, %r1756, %r203;
	neg.s32 	%r978, %r202;
	and.b32  	%r979, %r978, 31;
	shr.u32 	%r980, %r1757, %r979;
	or.b32  	%r1756, %r980, %r977;
	ld.local.u32 	%r981, [%r204+16];
	shr.u32 	%r982, %r981, %r979;
	shl.b32 	%r983, %r1757, %r203;
	or.b32  	%r1757, %r982, %r983;

BB11_140:
	shr.u32 	%r984, %r1757, 30;
	shl.b32 	%r985, %r1756, 2;
	or.b32  	%r1762, %r984, %r985;
	shl.b32 	%r212, %r1757, 2;
	setp.ne.s32 	%p139, %r212, 0;
	selp.u32 	%r986, 1, 0, %p139;
	add.s32 	%r987, %r986, %r1762;
	setp.gt.u32 	%p140, %r987, -2147483648;
	selp.u32 	%r988, 1, 0, %p140;
	shr.u32 	%r989, %r1756, 30;
	add.s32 	%r990, %r988, %r989;
	neg.s32 	%r991, %r990;
	setp.lt.s32 	%p141, %r200, 0;
	selp.b32 	%r1766, %r991, %r990, %p141;
	@%p140 bra 	BB11_142;

	mov.u32 	%r1761, %r212;
	bra.uni 	BB11_143;

BB11_142:
	not.b32 	%r992, %r1762;
	neg.s32 	%r214, %r212;
	setp.eq.s32 	%p142, %r212, 0;
	selp.u32 	%r993, 1, 0, %p142;
	add.s32 	%r1762, %r993, %r992;
	xor.b32  	%r1758, %r1758, -2147483648;
	mov.u32 	%r1761, %r214;

BB11_143:
	mov.u32 	%r1760, %r1761;
	setp.gt.s32 	%p143, %r1762, 0;
	@%p143 bra 	BB11_145;

	mov.u32 	%r1765, 0;
	bra.uni 	BB11_147;

BB11_145:
	mov.u32 	%r1765, 0;

BB11_146:
	shr.u32 	%r996, %r1760, 31;
	shl.b32 	%r997, %r1762, 1;
	or.b32  	%r1762, %r996, %r997;
	shl.b32 	%r1760, %r1760, 1;
	add.s32 	%r1765, %r1765, -1;
	setp.gt.s32 	%p144, %r1762, 0;
	@%p144 bra 	BB11_146;

BB11_147:
	mul.lo.s32 	%r1764, %r1762, -921707870;
	mov.u32 	%r1000, -921707870;
	// inline asm
	mul.hi.u32 	%r998, %r1762, %r1000;
	// inline asm
	setp.gt.s32 	%p145, %r998, 0;
	mov.u32 	%r1763, %r998;
	@%p145 bra 	BB11_148;
	bra.uni 	BB11_149;

BB11_148:
	shl.b32 	%r1001, %r998, 1;
	shr.u32 	%r1002, %r1764, 31;
	or.b32  	%r1763, %r1001, %r1002;
	mul.lo.s32 	%r1764, %r1762, -1843415740;
	add.s32 	%r1765, %r1765, -1;

BB11_149:
	setp.ne.s32 	%p146, %r1764, 0;
	selp.u32 	%r1003, 1, 0, %p146;
	add.s32 	%r1004, %r1003, %r1763;
	shr.u32 	%r1005, %r1004, 8;
	shr.u32 	%r1006, %r1004, 7;
	and.b32  	%r1007, %r1006, 1;
	shl.b32 	%r1008, %r1765, 23;
	add.s32 	%r1009, %r1008, %r1005;
	add.s32 	%r1010, %r1009, %r1007;
	add.s32 	%r1011, %r1010, 1056964608;
	or.b32  	%r1012, %r1011, %r1758;
	mov.b32 	 %f1064, %r1012;

BB11_150:
	add.s32 	%r237, %r1766, 1;
	and.b32  	%r1013, %r237, 1;
	setp.eq.s32 	%p147, %r1013, 0;
	mul.rn.f32 	%f82, %f1064, %f1064;
	@%p147 bra 	BB11_152;

	mov.f32 	%f457, 0f37CCF5CE;
	mul.rn.f32 	%f458, %f457, %f82;
	add.f32 	%f459, %f458, 0fBAB6061A;
	mul.rn.f32 	%f460, %f459, %f82;
	add.f32 	%f461, %f460, 0f3D2AAAA5;
	mul.rn.f32 	%f462, %f461, %f82;
	add.f32 	%f463, %f462, 0fBF000000;
	mul.rn.f32 	%f464, %f463, %f82;
	add.f32 	%f1065, %f464, 0f3F800000;
	bra.uni 	BB11_153;

BB11_152:
	mov.f32 	%f465, 0fB94CA1F9;
	mul.rn.f32 	%f466, %f465, %f82;
	add.f32 	%f467, %f466, 0f3C08839E;
	mul.rn.f32 	%f468, %f467, %f82;
	add.f32 	%f469, %f468, 0fBE2AAAA3;
	mul.rn.f32 	%f470, %f469, %f82;
	mul.rn.f32 	%f471, %f470, %f1064;
	add.f32 	%f1065, %f471, %f1064;

BB11_153:
	and.b32  	%r1014, %r237, 2;
	setp.eq.s32 	%p148, %r1014, 0;
	neg.f32 	%f472, %f1065;
	selp.f32 	%f1104, %f1065, %f472, %p148;
	bra.uni 	BB11_155;

BB11_154:
	mov.f32 	%f1104, %f14;

BB11_155:
	fma.rn.f32 	%f88, %f1104, 0f3EEB851F, 0f3F0A3D71;
	mov.f32 	%f1070, %f88;
	bra.uni 	BB11_190;

BB11_156:
	mul.f32 	%f89, %f257, 0f40490FDC;
	setp.eq.f32 	%p149, %f89, %f12;
	setp.eq.f32 	%p150, %f89, %f13;
	or.pred  	%p151, %p149, %p150;
	@%p151 bra 	BB11_175;

	// inline asm
	abs.f32 	%f473, %f89;
	// inline asm
	setp.gt.f32 	%p152, %f473, 0f473BA700;
	@%p152 bra 	BB11_159;

	mov.f32 	%f477, 0f3F22F983;
	mul.rn.f32 	%f476, %f89, %f477;
	// inline asm
	cvt.rni.f32.f32 	%f475, %f476;
	// inline asm
	cvt.rzi.s32.f32 	%r1777, %f475;
	cvt.rn.f32.s32 	%f478, %r1777;
	mov.f32 	%f479, 0f3FC90000;
	mul.rn.f32 	%f480, %f478, %f479;
	sub.f32 	%f481, %f89, %f480;
	mov.f32 	%f482, 0f39FD8000;
	mul.rn.f32 	%f483, %f478, %f482;
	sub.f32 	%f484, %f481, %f483;
	mov.f32 	%f485, 0f34A88000;
	mul.rn.f32 	%f486, %f478, %f485;
	sub.f32 	%f487, %f484, %f486;
	mov.f32 	%f488, 0f2E85A309;
	mul.rn.f32 	%f489, %f478, %f488;
	sub.f32 	%f1066, %f487, %f489;
	bra.uni 	BB11_171;

BB11_159:
	add.u32 	%r1033, %SP, 56;
	mov.b32 	 %r239, %f89;
	and.b32  	%r1769, %r239, -2147483648;
	shr.u32 	%r241, %r239, 23;
	and.b32  	%r1034, %r241, 255;
	add.s32 	%r1035, %r1034, -128;
	shl.b32 	%r1036, %r239, 8;
	or.b32  	%r1032, %r1036, -2147483648;
	shr.u32 	%r1037, %r1035, 5;
	mov.u32 	%r1038, 4;
	sub.s32 	%r1039, %r1038, %r1037;
	ld.const.u32 	%r1016, [__GPU_i2opi_f];
	mul.lo.s32 	%r1040, %r1016, %r1032;
	// inline asm
	mul.hi.u32 	%r1015, %r1016, %r1032;
	// inline asm
	st.local.u32 	[%SP+56], %r1040;
	ld.const.u32 	%r1019, [__GPU_i2opi_f+4];
	mul.lo.s32 	%r1041, %r1019, %r1032;
	// inline asm
	mul.hi.u32 	%r1018, %r1019, %r1032;
	// inline asm
	mad.lo.s32 	%r1042, %r1019, %r1032, %r1015;
	st.local.u32 	[%SP+60], %r1042;
	setp.lt.u32 	%p153, %r1042, %r1041;
	selp.u32 	%r1043, 1, 0, %p153;
	add.s32 	%r1044, %r1043, %r1018;
	ld.const.u32 	%r1022, [__GPU_i2opi_f+8];
	mul.lo.s32 	%r1045, %r1022, %r1032;
	// inline asm
	mul.hi.u32 	%r1021, %r1022, %r1032;
	// inline asm
	mad.lo.s32 	%r1046, %r1022, %r1032, %r1044;
	st.local.u32 	[%SP+64], %r1046;
	setp.lt.u32 	%p154, %r1046, %r1045;
	selp.u32 	%r1047, 1, 0, %p154;
	add.s32 	%r1048, %r1047, %r1021;
	ld.const.u32 	%r1025, [__GPU_i2opi_f+12];
	mul.lo.s32 	%r1049, %r1025, %r1032;
	// inline asm
	mul.hi.u32 	%r1024, %r1025, %r1032;
	// inline asm
	mad.lo.s32 	%r1050, %r1025, %r1032, %r1048;
	st.local.u32 	[%SP+68], %r1050;
	setp.lt.u32 	%p155, %r1050, %r1049;
	selp.u32 	%r1051, 1, 0, %p155;
	add.s32 	%r1052, %r1051, %r1024;
	ld.const.u32 	%r1028, [__GPU_i2opi_f+16];
	mul.lo.s32 	%r1053, %r1028, %r1032;
	// inline asm
	mul.hi.u32 	%r1027, %r1028, %r1032;
	// inline asm
	mad.lo.s32 	%r1054, %r1028, %r1032, %r1052;
	st.local.u32 	[%SP+72], %r1054;
	setp.lt.u32 	%p156, %r1054, %r1053;
	selp.u32 	%r1055, 1, 0, %p156;
	add.s32 	%r1056, %r1055, %r1027;
	ld.const.u32 	%r1031, [__GPU_i2opi_f+20];
	mul.lo.s32 	%r1057, %r1031, %r1032;
	// inline asm
	mul.hi.u32 	%r1030, %r1031, %r1032;
	// inline asm
	mad.lo.s32 	%r1058, %r1031, %r1032, %r1056;
	st.local.u32 	[%SP+76], %r1058;
	setp.lt.u32 	%p157, %r1058, %r1057;
	selp.u32 	%r1059, 1, 0, %p157;
	add.s32 	%r1060, %r1059, %r1030;
	st.local.u32 	[%SP+80], %r1060;
	and.b32  	%r242, %r241, 31;
	shl.b32 	%r1061, %r1039, 2;
	add.s32 	%r1062, %r1061, %r1033;
	add.s32 	%r243, %r1062, -16;
	ld.local.u32 	%r1767, [%r1062+8];
	ld.local.u32 	%r1768, [%r1062+4];
	setp.eq.s32 	%p158, %r242, 0;
	@%p158 bra 	BB11_161;

	shl.b32 	%r1063, %r1767, %r242;
	neg.s32 	%r1064, %r241;
	and.b32  	%r1065, %r1064, 31;
	shr.u32 	%r1066, %r1768, %r1065;
	or.b32  	%r1767, %r1066, %r1063;
	ld.local.u32 	%r1067, [%r243+16];
	shr.u32 	%r1068, %r1067, %r1065;
	shl.b32 	%r1069, %r1768, %r242;
	or.b32  	%r1768, %r1068, %r1069;

BB11_161:
	shr.u32 	%r1070, %r1768, 30;
	shl.b32 	%r1071, %r1767, 2;
	or.b32  	%r1773, %r1070, %r1071;
	shl.b32 	%r251, %r1768, 2;
	setp.ne.s32 	%p159, %r251, 0;
	selp.u32 	%r1072, 1, 0, %p159;
	add.s32 	%r1073, %r1072, %r1773;
	setp.gt.u32 	%p160, %r1073, -2147483648;
	selp.u32 	%r1074, 1, 0, %p160;
	shr.u32 	%r1075, %r1767, 30;
	add.s32 	%r1076, %r1074, %r1075;
	neg.s32 	%r1077, %r1076;
	setp.lt.s32 	%p161, %r239, 0;
	selp.b32 	%r1777, %r1077, %r1076, %p161;
	@%p160 bra 	BB11_163;

	mov.u32 	%r1772, %r251;
	bra.uni 	BB11_164;

BB11_163:
	not.b32 	%r1078, %r1773;
	neg.s32 	%r253, %r251;
	setp.eq.s32 	%p162, %r251, 0;
	selp.u32 	%r1079, 1, 0, %p162;
	add.s32 	%r1773, %r1079, %r1078;
	xor.b32  	%r1769, %r1769, -2147483648;
	mov.u32 	%r1772, %r253;

BB11_164:
	mov.u32 	%r1771, %r1772;
	setp.gt.s32 	%p163, %r1773, 0;
	@%p163 bra 	BB11_166;

	mov.u32 	%r1776, 0;
	bra.uni 	BB11_168;

BB11_166:
	mov.u32 	%r1776, 0;

BB11_167:
	shr.u32 	%r1082, %r1771, 31;
	shl.b32 	%r1083, %r1773, 1;
	or.b32  	%r1773, %r1082, %r1083;
	shl.b32 	%r1771, %r1771, 1;
	add.s32 	%r1776, %r1776, -1;
	setp.gt.s32 	%p164, %r1773, 0;
	@%p164 bra 	BB11_167;

BB11_168:
	mul.lo.s32 	%r1775, %r1773, -921707870;
	mov.u32 	%r1086, -921707870;
	// inline asm
	mul.hi.u32 	%r1084, %r1773, %r1086;
	// inline asm
	setp.gt.s32 	%p165, %r1084, 0;
	mov.u32 	%r1774, %r1084;
	@%p165 bra 	BB11_169;
	bra.uni 	BB11_170;

BB11_169:
	shl.b32 	%r1087, %r1084, 1;
	shr.u32 	%r1088, %r1775, 31;
	or.b32  	%r1774, %r1087, %r1088;
	mul.lo.s32 	%r1775, %r1773, -1843415740;
	add.s32 	%r1776, %r1776, -1;

BB11_170:
	setp.ne.s32 	%p166, %r1775, 0;
	selp.u32 	%r1089, 1, 0, %p166;
	add.s32 	%r1090, %r1089, %r1774;
	shr.u32 	%r1091, %r1090, 8;
	shr.u32 	%r1092, %r1090, 7;
	and.b32  	%r1093, %r1092, 1;
	shl.b32 	%r1094, %r1776, 23;
	add.s32 	%r1095, %r1094, %r1091;
	add.s32 	%r1096, %r1095, %r1093;
	add.s32 	%r1097, %r1096, 1056964608;
	or.b32  	%r1098, %r1097, %r1769;
	mov.b32 	 %f1066, %r1098;

BB11_171:
	add.s32 	%r276, %r1777, 1;
	and.b32  	%r1099, %r276, 1;
	setp.eq.s32 	%p167, %r1099, 0;
	mul.rn.f32 	%f93, %f1066, %f1066;
	@%p167 bra 	BB11_173;

	mov.f32 	%f490, 0f37CCF5CE;
	mul.rn.f32 	%f491, %f490, %f93;
	add.f32 	%f492, %f491, 0fBAB6061A;
	mul.rn.f32 	%f493, %f492, %f93;
	add.f32 	%f494, %f493, 0f3D2AAAA5;
	mul.rn.f32 	%f495, %f494, %f93;
	add.f32 	%f496, %f495, 0fBF000000;
	mul.rn.f32 	%f497, %f496, %f93;
	add.f32 	%f1067, %f497, 0f3F800000;
	bra.uni 	BB11_174;

BB11_173:
	mov.f32 	%f498, 0fB94CA1F9;
	mul.rn.f32 	%f499, %f498, %f93;
	add.f32 	%f500, %f499, 0f3C08839E;
	mul.rn.f32 	%f501, %f500, %f93;
	add.f32 	%f502, %f501, 0fBE2AAAA3;
	mul.rn.f32 	%f503, %f502, %f93;
	mul.rn.f32 	%f504, %f503, %f1066;
	add.f32 	%f1067, %f504, %f1066;

BB11_174:
	and.b32  	%r1100, %r276, 2;
	setp.eq.s32 	%p168, %r1100, 0;
	neg.f32 	%f505, %f1067;
	selp.f32 	%f1103, %f1067, %f505, %p168;
	bra.uni 	BB11_176;

BB11_175:
	mov.f32 	%f1103, %f14;

BB11_176:
	fma.rn.f32 	%f99, %f1103, 0f3F000000, 0f3F000000;
	mov.f32 	%f1070, %f99;
	bra.uni 	BB11_190;

BB11_177:
	setp.lt.f32 	%p169, %f257, 0f3F800000;
	mov.f32 	%f506, 0f3F800000;
	sub.f32 	%f507, %f506, %f257;
	selp.f32 	%f100, %f507, 0f00000000, %p169;
	mov.f32 	%f1070, %f100;
	bra.uni 	BB11_190;

BB11_178:
	ld.param.u32 	%r1694, [ResizeHorizontalFilter_param_10];
	ld.global.f32 	%f514, [%r1694];
	ld.global.f32 	%f515, [%r1694+8];
	ld.global.f32 	%f516, [%r1694+4];
	fma.rn.f32 	%f517, %f257, %f515, %f516;
	mul.f32 	%f518, %f257, %f517;
	fma.rn.f32 	%f102, %f257, %f518, %f514;
	mov.f32 	%f1070, %f102;
	bra.uni 	BB11_190;

BB11_179:
	setp.neu.f32 	%p172, %f257, 0f00000000;
	@%p172 bra 	BB11_181;

BB11_180:
	mov.f32 	%f1070, %f234;
	bra.uni 	BB11_190;

BB11_181:
	mul.f32 	%f103, %f257, 0f40490FDC;
	setp.eq.f32 	%p173, %f257, %f12;
	@%p173 bra 	BB11_187;

	setp.eq.f32 	%p174, %f257, %f13;
	setp.eq.f32 	%p175, %f257, 0f00000000;
	or.pred  	%p176, %p174, %p175;
	@%p176 bra 	BB11_187;

	mov.f32 	%f524, 0f40000000;
	mul.rn.f32 	%f521, %f524, %f257;
	// inline asm
	cvt.rni.f32.f32 	%f520, %f521;
	// inline asm
	cvt.rzi.s32.f32 	%r1101, %f520;
	neg.f32 	%f525, %f520;
	mul.rn.f32 	%f527, %f525, %f237;
	add.f32 	%f528, %f527, %f257;
	mov.f32 	%f529, 0f40490FDB;
	mul.rn.f32 	%f530, %f528, %f529;
	// inline asm
	abs.f32 	%f522, %f257;
	// inline asm
	setp.gt.f32 	%p177, %f522, 0f4B800000;
	selp.f32 	%f104, 0f00000000, %f530, %p177;
	selp.b32 	%r277, 0, %r1101, %p177;
	and.b32  	%r1102, %r277, 1;
	setp.eq.s32 	%p178, %r1102, 0;
	mul.rn.f32 	%f105, %f104, %f104;
	@%p178 bra 	BB11_185;

	mov.f32 	%f531, 0f37CCF5CE;
	mul.rn.f32 	%f532, %f531, %f105;
	add.f32 	%f533, %f532, 0fBAB6061A;
	mul.rn.f32 	%f534, %f533, %f105;
	add.f32 	%f535, %f534, 0f3D2AAAA5;
	mul.rn.f32 	%f536, %f535, %f105;
	add.f32 	%f537, %f536, 0fBF000000;
	mul.rn.f32 	%f538, %f537, %f105;
	add.f32 	%f1068, %f538, 0f3F800000;
	bra.uni 	BB11_186;

BB11_185:
	mov.f32 	%f539, 0fB94CA1F9;
	mul.rn.f32 	%f540, %f539, %f105;
	add.f32 	%f541, %f540, 0f3C08839E;
	mul.rn.f32 	%f542, %f541, %f105;
	add.f32 	%f543, %f542, 0fBE2AAAA3;
	mul.rn.f32 	%f544, %f543, %f105;
	mul.rn.f32 	%f545, %f544, %f104;
	add.f32 	%f1068, %f545, %f104;

BB11_186:
	and.b32  	%r1103, %r277, 2;
	setp.eq.s32 	%p179, %r1103, 0;
	neg.f32 	%f546, %f1068;
	selp.f32 	%f1069, %f1068, %f546, %p179;
	bra.uni 	BB11_188;

BB11_187:
	mov.f32 	%f547, 0f00000000;
	mul.rn.f32 	%f1069, %f257, %f547;

BB11_188:
	div.full.f32 	%f112, %f1069, %f103;
	mov.f32 	%f1070, %f112;
	bra.uni 	BB11_190;

BB11_189:
	mov.f32 	%f548, 0f00000000;
	mov.f32 	%f1070, %f548;

BB11_190:
	mov.f32 	%f113, %f1070;
	mul.f32 	%f549, %f1061, %f113;
	mul.f32 	%f550, %f549, 0f377BA882;
	mov.f32 	%f552, 0f477FFF00;
	sub.f32 	%f553, %f552, %f1030;
	mul.f32 	%f554, %f550, %f553;
	fma.rn.f32 	%f557, %f554, %f1027, %f1126;
	fma.rn.f32 	%f560, %f554, %f1028, %f1127;
	fma.rn.f32 	%f563, %f554, %f1029, %f1128;
	fma.rn.f32 	%f565, %f549, %f1030, %f1129;
	mov.f32 	%f1126, %f557;
	mov.f32 	%f1127, %f560;
	mov.f32 	%f1128, %f563;
	mov.f32 	%f1129, %f565;
	fma.rn.f32 	%f1112, %f1061, %f113, %f1112;
	fma.rn.f32 	%f1113, %f550, %f553, %f1113;
	add.s32 	%r1779, %r1779, 1;
	add.s32 	%r1778, %r1778, 1;
	setp.lt.u32 	%p180, %r1778, %r573;
	@%p180 bra 	BB11_13;
	bra.uni 	BB11_373;

BB11_191:
	@!%p2 bra 	BB11_372;

	ld.param.f32 	%f1047, [ResizeHorizontalFilter_param_13];
	setp.lt.f32 	%p181, %f1047, 0f00000000;
	mov.f32 	%f1112, 0f00000000;
	ld.param.u32 	%r1678, [ResizeHorizontalFilter_param_9];
	setp.eq.s32 	%p182, %r1678, 0;
	or.pred  	%p5, %p181, %p182;
	mov.f32 	%f1126, %f1112;
	mov.f32 	%f1127, %f1112;
	mov.f32 	%f1128, %f1112;
	mov.f32 	%f1129, %f1112;

BB11_193:
	shl.b32 	%r1104, %r1779, 4;
	ld.param.u32 	%r1698, [ResizeHorizontalFilter_param_15];
	add.s32 	%r1105, %r1698, %r1104;
	ld.shared.v4.f32 	{%f1015, %f1016, %f1017, %f1018}, [%r1105];
	add.s32 	%r1106, %r1778, %r34;
	cvt.rn.f32.u32 	%f569, %r1106;
	sub.f32 	%f570, %f569, %f15;
	add.f32 	%f571, %f570, 0f3F000000;
	mul.f32 	%f572, %f1052, %f571;
	ld.param.f32 	%f1050, [ResizeHorizontalFilter_param_14];
	div.full.f32 	%f568, %f572, %f1050;
	// inline asm
	abs.f32 	%f567, %f568;
	// inline asm
	@%p5 bra 	BB11_281;

	ld.param.f32 	%f1046, [ResizeHorizontalFilter_param_11];
	mul.f32 	%f118, %f567, %f1046;
	ld.param.u32 	%r1677, [ResizeHorizontalFilter_param_9];
	setp.gt.s32 	%p183, %r1677, 2;
	@%p183 bra 	BB11_201;

	ld.param.u32 	%r1671, [ResizeHorizontalFilter_param_9];
	setp.eq.s32 	%p189, %r1671, 0;
	@%p189 bra 	BB11_281;

	ld.param.u32 	%r1670, [ResizeHorizontalFilter_param_9];
	setp.eq.s32 	%p190, %r1670, 1;
	@%p190 bra 	BB11_269;

	ld.param.u32 	%r1669, [ResizeHorizontalFilter_param_9];
	setp.eq.s32 	%p191, %r1669, 2;
	@%p191 bra 	BB11_198;
	bra.uni 	BB11_280;

BB11_198:
	setp.lt.f32 	%p253, %f118, 0f3F800000;
	@%p253 bra 	BB11_270;

	setp.geu.f32 	%p254, %f118, 0f40000000;
	@%p254 bra 	BB11_280;

	ld.param.u32 	%r1693, [ResizeHorizontalFilter_param_10];
	ld.global.f32 	%f675, [%r1693+24];
	ld.global.f32 	%f676, [%r1693+20];
	fma.rn.f32 	%f677, %f118, %f675, %f676;
	ld.global.f32 	%f678, [%r1693+16];
	fma.rn.f32 	%f679, %f118, %f677, %f678;
	ld.global.f32 	%f680, [%r1693+12];
	fma.rn.f32 	%f1079, %f118, %f679, %f680;
	bra.uni 	BB11_282;

BB11_201:
	ld.param.u32 	%r1676, [ResizeHorizontalFilter_param_9];
	setp.gt.s32 	%p184, %r1676, 4;
	@%p184 bra 	BB11_207;

	ld.param.u32 	%r1673, [ResizeHorizontalFilter_param_9];
	setp.eq.s32 	%p187, %r1673, 3;
	@%p187 bra 	BB11_248;

	ld.param.u32 	%r1672, [ResizeHorizontalFilter_param_9];
	setp.eq.s32 	%p188, %r1672, 4;
	@%p188 bra 	BB11_204;
	bra.uni 	BB11_280;

BB11_204:
	mul.f32 	%f130, %f118, 0f40490FDC;
	setp.eq.f32 	%p212, %f130, %f12;
	setp.eq.f32 	%p213, %f130, %f13;
	or.pred  	%p214, %p212, %p213;
	@%p214 bra 	BB11_246;

	// inline asm
	abs.f32 	%f607, %f130;
	// inline asm
	setp.gt.f32 	%p215, %f607, 0f473BA700;
	@%p215 bra 	BB11_230;

	mov.f32 	%f611, 0f3F22F983;
	mul.rn.f32 	%f610, %f130, %f611;
	// inline asm
	cvt.rni.f32.f32 	%f609, %f610;
	// inline asm
	cvt.rzi.s32.f32 	%r1801, %f609;
	cvt.rn.f32.s32 	%f612, %r1801;
	mov.f32 	%f613, 0f3FC90000;
	mul.rn.f32 	%f614, %f612, %f613;
	sub.f32 	%f615, %f130, %f614;
	mov.f32 	%f616, 0f39FD8000;
	mul.rn.f32 	%f617, %f612, %f616;
	sub.f32 	%f618, %f615, %f617;
	mov.f32 	%f619, 0f34A88000;
	mul.rn.f32 	%f620, %f612, %f619;
	sub.f32 	%f621, %f618, %f620;
	mov.f32 	%f622, 0f2E85A309;
	mul.rn.f32 	%f623, %f612, %f622;
	sub.f32 	%f1073, %f621, %f623;
	bra.uni 	BB11_242;

BB11_207:
	ld.param.u32 	%r1675, [ResizeHorizontalFilter_param_9];
	add.s32 	%r1107, %r1675, -9;
	setp.lt.u32 	%p185, %r1107, 2;
	@%p185 bra 	BB11_271;

	ld.param.u32 	%r1674, [ResizeHorizontalFilter_param_9];
	setp.ne.s32 	%p186, %r1674, 5;
	@%p186 bra 	BB11_280;

	mul.f32 	%f119, %f118, 0f40490FDC;
	setp.eq.f32 	%p192, %f119, %f12;
	setp.eq.f32 	%p193, %f119, %f13;
	or.pred  	%p194, %p192, %p193;
	@%p194 bra 	BB11_228;

	// inline asm
	abs.f32 	%f573, %f119;
	// inline asm
	setp.gt.f32 	%p195, %f573, 0f473BA700;
	@%p195 bra 	BB11_212;

	mov.f32 	%f577, 0f3F22F983;
	mul.rn.f32 	%f576, %f119, %f577;
	// inline asm
	cvt.rni.f32.f32 	%f575, %f576;
	// inline asm
	cvt.rzi.s32.f32 	%r1790, %f575;
	cvt.rn.f32.s32 	%f578, %r1790;
	mov.f32 	%f579, 0f3FC90000;
	mul.rn.f32 	%f580, %f578, %f579;
	sub.f32 	%f581, %f119, %f580;
	mov.f32 	%f582, 0f39FD8000;
	mul.rn.f32 	%f583, %f578, %f582;
	sub.f32 	%f584, %f581, %f583;
	mov.f32 	%f585, 0f34A88000;
	mul.rn.f32 	%f586, %f578, %f585;
	sub.f32 	%f587, %f584, %f586;
	mov.f32 	%f588, 0f2E85A309;
	mul.rn.f32 	%f589, %f578, %f588;
	sub.f32 	%f1071, %f587, %f589;
	bra.uni 	BB11_224;

BB11_212:
	add.u32 	%r1126, %SP, 252;
	mov.b32 	 %r283, %f119;
	and.b32  	%r1782, %r283, -2147483648;
	shr.u32 	%r285, %r283, 23;
	and.b32  	%r1127, %r285, 255;
	add.s32 	%r1128, %r1127, -128;
	shl.b32 	%r1129, %r283, 8;
	or.b32  	%r1125, %r1129, -2147483648;
	shr.u32 	%r1130, %r1128, 5;
	mov.u32 	%r1131, 4;
	sub.s32 	%r1132, %r1131, %r1130;
	ld.const.u32 	%r1109, [__GPU_i2opi_f];
	mul.lo.s32 	%r1133, %r1109, %r1125;
	// inline asm
	mul.hi.u32 	%r1108, %r1109, %r1125;
	// inline asm
	st.local.u32 	[%SP+252], %r1133;
	ld.const.u32 	%r1112, [__GPU_i2opi_f+4];
	mul.lo.s32 	%r1134, %r1112, %r1125;
	// inline asm
	mul.hi.u32 	%r1111, %r1112, %r1125;
	// inline asm
	mad.lo.s32 	%r1135, %r1112, %r1125, %r1108;
	st.local.u32 	[%SP+256], %r1135;
	setp.lt.u32 	%p196, %r1135, %r1134;
	selp.u32 	%r1136, 1, 0, %p196;
	add.s32 	%r1137, %r1136, %r1111;
	ld.const.u32 	%r1115, [__GPU_i2opi_f+8];
	mul.lo.s32 	%r1138, %r1115, %r1125;
	// inline asm
	mul.hi.u32 	%r1114, %r1115, %r1125;
	// inline asm
	mad.lo.s32 	%r1139, %r1115, %r1125, %r1137;
	st.local.u32 	[%SP+260], %r1139;
	setp.lt.u32 	%p197, %r1139, %r1138;
	selp.u32 	%r1140, 1, 0, %p197;
	add.s32 	%r1141, %r1140, %r1114;
	ld.const.u32 	%r1118, [__GPU_i2opi_f+12];
	mul.lo.s32 	%r1142, %r1118, %r1125;
	// inline asm
	mul.hi.u32 	%r1117, %r1118, %r1125;
	// inline asm
	mad.lo.s32 	%r1143, %r1118, %r1125, %r1141;
	st.local.u32 	[%SP+264], %r1143;
	setp.lt.u32 	%p198, %r1143, %r1142;
	selp.u32 	%r1144, 1, 0, %p198;
	add.s32 	%r1145, %r1144, %r1117;
	ld.const.u32 	%r1121, [__GPU_i2opi_f+16];
	mul.lo.s32 	%r1146, %r1121, %r1125;
	// inline asm
	mul.hi.u32 	%r1120, %r1121, %r1125;
	// inline asm
	mad.lo.s32 	%r1147, %r1121, %r1125, %r1145;
	st.local.u32 	[%SP+268], %r1147;
	setp.lt.u32 	%p199, %r1147, %r1146;
	selp.u32 	%r1148, 1, 0, %p199;
	add.s32 	%r1149, %r1148, %r1120;
	ld.const.u32 	%r1124, [__GPU_i2opi_f+20];
	mul.lo.s32 	%r1150, %r1124, %r1125;
	// inline asm
	mul.hi.u32 	%r1123, %r1124, %r1125;
	// inline asm
	mad.lo.s32 	%r1151, %r1124, %r1125, %r1149;
	st.local.u32 	[%SP+272], %r1151;
	setp.lt.u32 	%p200, %r1151, %r1150;
	selp.u32 	%r1152, 1, 0, %p200;
	add.s32 	%r1153, %r1152, %r1123;
	st.local.u32 	[%SP+276], %r1153;
	and.b32  	%r286, %r285, 31;
	shl.b32 	%r1154, %r1132, 2;
	add.s32 	%r1155, %r1154, %r1126;
	add.s32 	%r287, %r1155, -16;
	ld.local.u32 	%r1780, [%r1155+8];
	ld.local.u32 	%r1781, [%r1155+4];
	setp.eq.s32 	%p201, %r286, 0;
	@%p201 bra 	BB11_214;

	shl.b32 	%r1156, %r1780, %r286;
	neg.s32 	%r1157, %r285;
	and.b32  	%r1158, %r1157, 31;
	shr.u32 	%r1159, %r1781, %r1158;
	or.b32  	%r1780, %r1159, %r1156;
	ld.local.u32 	%r1160, [%r287+16];
	shr.u32 	%r1161, %r1160, %r1158;
	shl.b32 	%r1162, %r1781, %r286;
	or.b32  	%r1781, %r1161, %r1162;

BB11_214:
	shr.u32 	%r1163, %r1781, 30;
	shl.b32 	%r1164, %r1780, 2;
	or.b32  	%r1786, %r1163, %r1164;
	shl.b32 	%r295, %r1781, 2;
	setp.ne.s32 	%p202, %r295, 0;
	selp.u32 	%r1165, 1, 0, %p202;
	add.s32 	%r1166, %r1165, %r1786;
	setp.gt.u32 	%p203, %r1166, -2147483648;
	selp.u32 	%r1167, 1, 0, %p203;
	shr.u32 	%r1168, %r1780, 30;
	add.s32 	%r1169, %r1167, %r1168;
	neg.s32 	%r1170, %r1169;
	setp.lt.s32 	%p204, %r283, 0;
	selp.b32 	%r1790, %r1170, %r1169, %p204;
	@%p203 bra 	BB11_216;

	mov.u32 	%r1785, %r295;
	bra.uni 	BB11_217;

BB11_216:
	not.b32 	%r1171, %r1786;
	neg.s32 	%r297, %r295;
	setp.eq.s32 	%p205, %r295, 0;
	selp.u32 	%r1172, 1, 0, %p205;
	add.s32 	%r1786, %r1172, %r1171;
	xor.b32  	%r1782, %r1782, -2147483648;
	mov.u32 	%r1785, %r297;

BB11_217:
	mov.u32 	%r1784, %r1785;
	setp.gt.s32 	%p206, %r1786, 0;
	@%p206 bra 	BB11_219;

	mov.u32 	%r1789, 0;
	bra.uni 	BB11_221;

BB11_219:
	mov.u32 	%r1789, 0;

BB11_220:
	shr.u32 	%r1175, %r1784, 31;
	shl.b32 	%r1176, %r1786, 1;
	or.b32  	%r1786, %r1175, %r1176;
	shl.b32 	%r1784, %r1784, 1;
	add.s32 	%r1789, %r1789, -1;
	setp.gt.s32 	%p207, %r1786, 0;
	@%p207 bra 	BB11_220;

BB11_221:
	mul.lo.s32 	%r1788, %r1786, -921707870;
	mov.u32 	%r1179, -921707870;
	// inline asm
	mul.hi.u32 	%r1177, %r1786, %r1179;
	// inline asm
	setp.gt.s32 	%p208, %r1177, 0;
	mov.u32 	%r1787, %r1177;
	@%p208 bra 	BB11_222;
	bra.uni 	BB11_223;

BB11_222:
	shl.b32 	%r1180, %r1177, 1;
	shr.u32 	%r1181, %r1788, 31;
	or.b32  	%r1787, %r1180, %r1181;
	mul.lo.s32 	%r1788, %r1786, -1843415740;
	add.s32 	%r1789, %r1789, -1;

BB11_223:
	setp.ne.s32 	%p209, %r1788, 0;
	selp.u32 	%r1182, 1, 0, %p209;
	add.s32 	%r1183, %r1182, %r1787;
	shr.u32 	%r1184, %r1183, 8;
	shr.u32 	%r1185, %r1183, 7;
	and.b32  	%r1186, %r1185, 1;
	shl.b32 	%r1187, %r1789, 23;
	add.s32 	%r1188, %r1187, %r1184;
	add.s32 	%r1189, %r1188, %r1186;
	add.s32 	%r1190, %r1189, 1056964608;
	or.b32  	%r1191, %r1190, %r1782;
	mov.b32 	 %f1071, %r1191;

BB11_224:
	add.s32 	%r320, %r1790, 1;
	and.b32  	%r1192, %r320, 1;
	setp.eq.s32 	%p210, %r1192, 0;
	mul.rn.f32 	%f123, %f1071, %f1071;
	@%p210 bra 	BB11_226;

	mov.f32 	%f590, 0f37CCF5CE;
	mul.rn.f32 	%f591, %f590, %f123;
	add.f32 	%f592, %f591, 0fBAB6061A;
	mul.rn.f32 	%f593, %f592, %f123;
	add.f32 	%f594, %f593, 0f3D2AAAA5;
	mul.rn.f32 	%f595, %f594, %f123;
	add.f32 	%f596, %f595, 0fBF000000;
	mul.rn.f32 	%f597, %f596, %f123;
	add.f32 	%f1072, %f597, 0f3F800000;
	bra.uni 	BB11_227;

BB11_226:
	mov.f32 	%f598, 0fB94CA1F9;
	mul.rn.f32 	%f599, %f598, %f123;
	add.f32 	%f600, %f599, 0f3C08839E;
	mul.rn.f32 	%f601, %f600, %f123;
	add.f32 	%f602, %f601, 0fBE2AAAA3;
	mul.rn.f32 	%f603, %f602, %f123;
	mul.rn.f32 	%f604, %f603, %f1071;
	add.f32 	%f1072, %f604, %f1071;

BB11_227:
	and.b32  	%r1193, %r320, 2;
	setp.eq.s32 	%p211, %r1193, 0;
	neg.f32 	%f605, %f1072;
	selp.f32 	%f1102, %f1072, %f605, %p211;
	bra.uni 	BB11_229;

BB11_228:
	mov.f32 	%f1102, %f14;

BB11_229:
	fma.rn.f32 	%f606, %f1102, 0f3E23D70A, 0f3F000000;
	fma.rn.f32 	%f1079, %f1102, %f606, 0f3EAE147B;
	bra.uni 	BB11_282;

BB11_230:
	add.u32 	%r1212, %SP, 280;
	mov.b32 	 %r322, %f130;
	and.b32  	%r1793, %r322, -2147483648;
	shr.u32 	%r324, %r322, 23;
	and.b32  	%r1213, %r324, 255;
	add.s32 	%r1214, %r1213, -128;
	shl.b32 	%r1215, %r322, 8;
	or.b32  	%r1211, %r1215, -2147483648;
	shr.u32 	%r1216, %r1214, 5;
	mov.u32 	%r1217, 4;
	sub.s32 	%r1218, %r1217, %r1216;
	ld.const.u32 	%r1195, [__GPU_i2opi_f];
	mul.lo.s32 	%r1219, %r1195, %r1211;
	// inline asm
	mul.hi.u32 	%r1194, %r1195, %r1211;
	// inline asm
	st.local.u32 	[%SP+280], %r1219;
	ld.const.u32 	%r1198, [__GPU_i2opi_f+4];
	mul.lo.s32 	%r1220, %r1198, %r1211;
	// inline asm
	mul.hi.u32 	%r1197, %r1198, %r1211;
	// inline asm
	mad.lo.s32 	%r1221, %r1198, %r1211, %r1194;
	st.local.u32 	[%SP+284], %r1221;
	setp.lt.u32 	%p216, %r1221, %r1220;
	selp.u32 	%r1222, 1, 0, %p216;
	add.s32 	%r1223, %r1222, %r1197;
	ld.const.u32 	%r1201, [__GPU_i2opi_f+8];
	mul.lo.s32 	%r1224, %r1201, %r1211;
	// inline asm
	mul.hi.u32 	%r1200, %r1201, %r1211;
	// inline asm
	mad.lo.s32 	%r1225, %r1201, %r1211, %r1223;
	st.local.u32 	[%SP+288], %r1225;
	setp.lt.u32 	%p217, %r1225, %r1224;
	selp.u32 	%r1226, 1, 0, %p217;
	add.s32 	%r1227, %r1226, %r1200;
	ld.const.u32 	%r1204, [__GPU_i2opi_f+12];
	mul.lo.s32 	%r1228, %r1204, %r1211;
	// inline asm
	mul.hi.u32 	%r1203, %r1204, %r1211;
	// inline asm
	mad.lo.s32 	%r1229, %r1204, %r1211, %r1227;
	st.local.u32 	[%SP+292], %r1229;
	setp.lt.u32 	%p218, %r1229, %r1228;
	selp.u32 	%r1230, 1, 0, %p218;
	add.s32 	%r1231, %r1230, %r1203;
	ld.const.u32 	%r1207, [__GPU_i2opi_f+16];
	mul.lo.s32 	%r1232, %r1207, %r1211;
	// inline asm
	mul.hi.u32 	%r1206, %r1207, %r1211;
	// inline asm
	mad.lo.s32 	%r1233, %r1207, %r1211, %r1231;
	st.local.u32 	[%SP+296], %r1233;
	setp.lt.u32 	%p219, %r1233, %r1232;
	selp.u32 	%r1234, 1, 0, %p219;
	add.s32 	%r1235, %r1234, %r1206;
	ld.const.u32 	%r1210, [__GPU_i2opi_f+20];
	mul.lo.s32 	%r1236, %r1210, %r1211;
	// inline asm
	mul.hi.u32 	%r1209, %r1210, %r1211;
	// inline asm
	mad.lo.s32 	%r1237, %r1210, %r1211, %r1235;
	st.local.u32 	[%SP+300], %r1237;
	setp.lt.u32 	%p220, %r1237, %r1236;
	selp.u32 	%r1238, 1, 0, %p220;
	add.s32 	%r1239, %r1238, %r1209;
	st.local.u32 	[%SP+304], %r1239;
	and.b32  	%r325, %r324, 31;
	shl.b32 	%r1240, %r1218, 2;
	add.s32 	%r1241, %r1240, %r1212;
	add.s32 	%r326, %r1241, -16;
	ld.local.u32 	%r1791, [%r1241+8];
	ld.local.u32 	%r1792, [%r1241+4];
	setp.eq.s32 	%p221, %r325, 0;
	@%p221 bra 	BB11_232;

	shl.b32 	%r1242, %r1791, %r325;
	neg.s32 	%r1243, %r324;
	and.b32  	%r1244, %r1243, 31;
	shr.u32 	%r1245, %r1792, %r1244;
	or.b32  	%r1791, %r1245, %r1242;
	ld.local.u32 	%r1246, [%r326+16];
	shr.u32 	%r1247, %r1246, %r1244;
	shl.b32 	%r1248, %r1792, %r325;
	or.b32  	%r1792, %r1247, %r1248;

BB11_232:
	shr.u32 	%r1249, %r1792, 30;
	shl.b32 	%r1250, %r1791, 2;
	or.b32  	%r1797, %r1249, %r1250;
	shl.b32 	%r334, %r1792, 2;
	setp.ne.s32 	%p222, %r334, 0;
	selp.u32 	%r1251, 1, 0, %p222;
	add.s32 	%r1252, %r1251, %r1797;
	setp.gt.u32 	%p223, %r1252, -2147483648;
	selp.u32 	%r1253, 1, 0, %p223;
	shr.u32 	%r1254, %r1791, 30;
	add.s32 	%r1255, %r1253, %r1254;
	neg.s32 	%r1256, %r1255;
	setp.lt.s32 	%p224, %r322, 0;
	selp.b32 	%r1801, %r1256, %r1255, %p224;
	@%p223 bra 	BB11_234;

	mov.u32 	%r1796, %r334;
	bra.uni 	BB11_235;

BB11_234:
	not.b32 	%r1257, %r1797;
	neg.s32 	%r336, %r334;
	setp.eq.s32 	%p225, %r334, 0;
	selp.u32 	%r1258, 1, 0, %p225;
	add.s32 	%r1797, %r1258, %r1257;
	xor.b32  	%r1793, %r1793, -2147483648;
	mov.u32 	%r1796, %r336;

BB11_235:
	mov.u32 	%r1795, %r1796;
	setp.gt.s32 	%p226, %r1797, 0;
	@%p226 bra 	BB11_237;

	mov.u32 	%r1800, 0;
	bra.uni 	BB11_239;

BB11_237:
	mov.u32 	%r1800, 0;

BB11_238:
	shr.u32 	%r1261, %r1795, 31;
	shl.b32 	%r1262, %r1797, 1;
	or.b32  	%r1797, %r1261, %r1262;
	shl.b32 	%r1795, %r1795, 1;
	add.s32 	%r1800, %r1800, -1;
	setp.gt.s32 	%p227, %r1797, 0;
	@%p227 bra 	BB11_238;

BB11_239:
	mul.lo.s32 	%r1799, %r1797, -921707870;
	mov.u32 	%r1265, -921707870;
	// inline asm
	mul.hi.u32 	%r1263, %r1797, %r1265;
	// inline asm
	setp.gt.s32 	%p228, %r1263, 0;
	mov.u32 	%r1798, %r1263;
	@%p228 bra 	BB11_240;
	bra.uni 	BB11_241;

BB11_240:
	shl.b32 	%r1266, %r1263, 1;
	shr.u32 	%r1267, %r1799, 31;
	or.b32  	%r1798, %r1266, %r1267;
	mul.lo.s32 	%r1799, %r1797, -1843415740;
	add.s32 	%r1800, %r1800, -1;

BB11_241:
	setp.ne.s32 	%p229, %r1799, 0;
	selp.u32 	%r1268, 1, 0, %p229;
	add.s32 	%r1269, %r1268, %r1798;
	shr.u32 	%r1270, %r1269, 8;
	shr.u32 	%r1271, %r1269, 7;
	and.b32  	%r1272, %r1271, 1;
	shl.b32 	%r1273, %r1800, 23;
	add.s32 	%r1274, %r1273, %r1270;
	add.s32 	%r1275, %r1274, %r1272;
	add.s32 	%r1276, %r1275, 1056964608;
	or.b32  	%r1277, %r1276, %r1793;
	mov.b32 	 %f1073, %r1277;

BB11_242:
	add.s32 	%r359, %r1801, 1;
	and.b32  	%r1278, %r359, 1;
	setp.eq.s32 	%p230, %r1278, 0;
	mul.rn.f32 	%f134, %f1073, %f1073;
	@%p230 bra 	BB11_244;

	mov.f32 	%f624, 0f37CCF5CE;
	mul.rn.f32 	%f625, %f624, %f134;
	add.f32 	%f626, %f625, 0fBAB6061A;
	mul.rn.f32 	%f627, %f626, %f134;
	add.f32 	%f628, %f627, 0f3D2AAAA5;
	mul.rn.f32 	%f629, %f628, %f134;
	add.f32 	%f630, %f629, 0fBF000000;
	mul.rn.f32 	%f631, %f630, %f134;
	add.f32 	%f1074, %f631, 0f3F800000;
	bra.uni 	BB11_245;

BB11_244:
	mov.f32 	%f632, 0fB94CA1F9;
	mul.rn.f32 	%f633, %f632, %f134;
	add.f32 	%f634, %f633, 0f3C08839E;
	mul.rn.f32 	%f635, %f634, %f134;
	add.f32 	%f636, %f635, 0fBE2AAAA3;
	mul.rn.f32 	%f637, %f636, %f134;
	mul.rn.f32 	%f638, %f637, %f1073;
	add.f32 	%f1074, %f638, %f1073;

BB11_245:
	and.b32  	%r1279, %r359, 2;
	setp.eq.s32 	%p231, %r1279, 0;
	neg.f32 	%f639, %f1074;
	selp.f32 	%f1101, %f1074, %f639, %p231;
	bra.uni 	BB11_247;

BB11_246:
	mov.f32 	%f1101, %f14;

BB11_247:
	fma.rn.f32 	%f1079, %f1101, 0f3EEB851F, 0f3F0A3D71;
	bra.uni 	BB11_282;

BB11_248:
	mul.f32 	%f141, %f118, 0f40490FDC;
	setp.eq.f32 	%p232, %f141, %f12;
	setp.eq.f32 	%p233, %f141, %f13;
	or.pred  	%p234, %p232, %p233;
	@%p234 bra 	BB11_267;

	// inline asm
	abs.f32 	%f640, %f141;
	// inline asm
	setp.gt.f32 	%p235, %f640, 0f473BA700;
	@%p235 bra 	BB11_251;

	mov.f32 	%f644, 0f3F22F983;
	mul.rn.f32 	%f643, %f141, %f644;
	// inline asm
	cvt.rni.f32.f32 	%f642, %f643;
	// inline asm
	cvt.rzi.s32.f32 	%r1812, %f642;
	cvt.rn.f32.s32 	%f645, %r1812;
	mov.f32 	%f646, 0f3FC90000;
	mul.rn.f32 	%f647, %f645, %f646;
	sub.f32 	%f648, %f141, %f647;
	mov.f32 	%f649, 0f39FD8000;
	mul.rn.f32 	%f650, %f645, %f649;
	sub.f32 	%f651, %f648, %f650;
	mov.f32 	%f652, 0f34A88000;
	mul.rn.f32 	%f653, %f645, %f652;
	sub.f32 	%f654, %f651, %f653;
	mov.f32 	%f655, 0f2E85A309;
	mul.rn.f32 	%f656, %f645, %f655;
	sub.f32 	%f1075, %f654, %f656;
	bra.uni 	BB11_263;

BB11_251:
	add.u32 	%r1298, %SP, 308;
	mov.b32 	 %r361, %f141;
	and.b32  	%r1804, %r361, -2147483648;
	shr.u32 	%r363, %r361, 23;
	and.b32  	%r1299, %r363, 255;
	add.s32 	%r1300, %r1299, -128;
	shl.b32 	%r1301, %r361, 8;
	or.b32  	%r1297, %r1301, -2147483648;
	shr.u32 	%r1302, %r1300, 5;
	mov.u32 	%r1303, 4;
	sub.s32 	%r1304, %r1303, %r1302;
	ld.const.u32 	%r1281, [__GPU_i2opi_f];
	mul.lo.s32 	%r1305, %r1281, %r1297;
	// inline asm
	mul.hi.u32 	%r1280, %r1281, %r1297;
	// inline asm
	st.local.u32 	[%SP+308], %r1305;
	ld.const.u32 	%r1284, [__GPU_i2opi_f+4];
	mul.lo.s32 	%r1306, %r1284, %r1297;
	// inline asm
	mul.hi.u32 	%r1283, %r1284, %r1297;
	// inline asm
	mad.lo.s32 	%r1307, %r1284, %r1297, %r1280;
	st.local.u32 	[%SP+312], %r1307;
	setp.lt.u32 	%p236, %r1307, %r1306;
	selp.u32 	%r1308, 1, 0, %p236;
	add.s32 	%r1309, %r1308, %r1283;
	ld.const.u32 	%r1287, [__GPU_i2opi_f+8];
	mul.lo.s32 	%r1310, %r1287, %r1297;
	// inline asm
	mul.hi.u32 	%r1286, %r1287, %r1297;
	// inline asm
	mad.lo.s32 	%r1311, %r1287, %r1297, %r1309;
	st.local.u32 	[%SP+316], %r1311;
	setp.lt.u32 	%p237, %r1311, %r1310;
	selp.u32 	%r1312, 1, 0, %p237;
	add.s32 	%r1313, %r1312, %r1286;
	ld.const.u32 	%r1290, [__GPU_i2opi_f+12];
	mul.lo.s32 	%r1314, %r1290, %r1297;
	// inline asm
	mul.hi.u32 	%r1289, %r1290, %r1297;
	// inline asm
	mad.lo.s32 	%r1315, %r1290, %r1297, %r1313;
	st.local.u32 	[%SP+320], %r1315;
	setp.lt.u32 	%p238, %r1315, %r1314;
	selp.u32 	%r1316, 1, 0, %p238;
	add.s32 	%r1317, %r1316, %r1289;
	ld.const.u32 	%r1293, [__GPU_i2opi_f+16];
	mul.lo.s32 	%r1318, %r1293, %r1297;
	// inline asm
	mul.hi.u32 	%r1292, %r1293, %r1297;
	// inline asm
	mad.lo.s32 	%r1319, %r1293, %r1297, %r1317;
	st.local.u32 	[%SP+324], %r1319;
	setp.lt.u32 	%p239, %r1319, %r1318;
	selp.u32 	%r1320, 1, 0, %p239;
	add.s32 	%r1321, %r1320, %r1292;
	ld.const.u32 	%r1296, [__GPU_i2opi_f+20];
	mul.lo.s32 	%r1322, %r1296, %r1297;
	// inline asm
	mul.hi.u32 	%r1295, %r1296, %r1297;
	// inline asm
	mad.lo.s32 	%r1323, %r1296, %r1297, %r1321;
	st.local.u32 	[%SP+328], %r1323;
	setp.lt.u32 	%p240, %r1323, %r1322;
	selp.u32 	%r1324, 1, 0, %p240;
	add.s32 	%r1325, %r1324, %r1295;
	st.local.u32 	[%SP+332], %r1325;
	and.b32  	%r364, %r363, 31;
	shl.b32 	%r1326, %r1304, 2;
	add.s32 	%r1327, %r1326, %r1298;
	add.s32 	%r365, %r1327, -16;
	ld.local.u32 	%r1802, [%r1327+8];
	ld.local.u32 	%r1803, [%r1327+4];
	setp.eq.s32 	%p241, %r364, 0;
	@%p241 bra 	BB11_253;

	shl.b32 	%r1328, %r1802, %r364;
	neg.s32 	%r1329, %r363;
	and.b32  	%r1330, %r1329, 31;
	shr.u32 	%r1331, %r1803, %r1330;
	or.b32  	%r1802, %r1331, %r1328;
	ld.local.u32 	%r1332, [%r365+16];
	shr.u32 	%r1333, %r1332, %r1330;
	shl.b32 	%r1334, %r1803, %r364;
	or.b32  	%r1803, %r1333, %r1334;

BB11_253:
	shr.u32 	%r1335, %r1803, 30;
	shl.b32 	%r1336, %r1802, 2;
	or.b32  	%r1808, %r1335, %r1336;
	shl.b32 	%r373, %r1803, 2;
	setp.ne.s32 	%p242, %r373, 0;
	selp.u32 	%r1337, 1, 0, %p242;
	add.s32 	%r1338, %r1337, %r1808;
	setp.gt.u32 	%p243, %r1338, -2147483648;
	selp.u32 	%r1339, 1, 0, %p243;
	shr.u32 	%r1340, %r1802, 30;
	add.s32 	%r1341, %r1339, %r1340;
	neg.s32 	%r1342, %r1341;
	setp.lt.s32 	%p244, %r361, 0;
	selp.b32 	%r1812, %r1342, %r1341, %p244;
	@%p243 bra 	BB11_255;

	mov.u32 	%r1807, %r373;
	bra.uni 	BB11_256;

BB11_255:
	not.b32 	%r1343, %r1808;
	neg.s32 	%r375, %r373;
	setp.eq.s32 	%p245, %r373, 0;
	selp.u32 	%r1344, 1, 0, %p245;
	add.s32 	%r1808, %r1344, %r1343;
	xor.b32  	%r1804, %r1804, -2147483648;
	mov.u32 	%r1807, %r375;

BB11_256:
	mov.u32 	%r1806, %r1807;
	setp.gt.s32 	%p246, %r1808, 0;
	@%p246 bra 	BB11_258;

	mov.u32 	%r1811, 0;
	bra.uni 	BB11_260;

BB11_258:
	mov.u32 	%r1811, 0;

BB11_259:
	shr.u32 	%r1347, %r1806, 31;
	shl.b32 	%r1348, %r1808, 1;
	or.b32  	%r1808, %r1347, %r1348;
	shl.b32 	%r1806, %r1806, 1;
	add.s32 	%r1811, %r1811, -1;
	setp.gt.s32 	%p247, %r1808, 0;
	@%p247 bra 	BB11_259;

BB11_260:
	mul.lo.s32 	%r1810, %r1808, -921707870;
	mov.u32 	%r1351, -921707870;
	// inline asm
	mul.hi.u32 	%r1349, %r1808, %r1351;
	// inline asm
	setp.gt.s32 	%p248, %r1349, 0;
	mov.u32 	%r1809, %r1349;
	@%p248 bra 	BB11_261;
	bra.uni 	BB11_262;

BB11_261:
	shl.b32 	%r1352, %r1349, 1;
	shr.u32 	%r1353, %r1810, 31;
	or.b32  	%r1809, %r1352, %r1353;
	mul.lo.s32 	%r1810, %r1808, -1843415740;
	add.s32 	%r1811, %r1811, -1;

BB11_262:
	setp.ne.s32 	%p249, %r1810, 0;
	selp.u32 	%r1354, 1, 0, %p249;
	add.s32 	%r1355, %r1354, %r1809;
	shr.u32 	%r1356, %r1355, 8;
	shr.u32 	%r1357, %r1355, 7;
	and.b32  	%r1358, %r1357, 1;
	shl.b32 	%r1359, %r1811, 23;
	add.s32 	%r1360, %r1359, %r1356;
	add.s32 	%r1361, %r1360, %r1358;
	add.s32 	%r1362, %r1361, 1056964608;
	or.b32  	%r1363, %r1362, %r1804;
	mov.b32 	 %f1075, %r1363;

BB11_263:
	add.s32 	%r398, %r1812, 1;
	and.b32  	%r1364, %r398, 1;
	setp.eq.s32 	%p250, %r1364, 0;
	mul.rn.f32 	%f145, %f1075, %f1075;
	@%p250 bra 	BB11_265;

	mov.f32 	%f657, 0f37CCF5CE;
	mul.rn.f32 	%f658, %f657, %f145;
	add.f32 	%f659, %f658, 0fBAB6061A;
	mul.rn.f32 	%f660, %f659, %f145;
	add.f32 	%f661, %f660, 0f3D2AAAA5;
	mul.rn.f32 	%f662, %f661, %f145;
	add.f32 	%f663, %f662, 0fBF000000;
	mul.rn.f32 	%f664, %f663, %f145;
	add.f32 	%f1076, %f664, 0f3F800000;
	bra.uni 	BB11_266;

BB11_265:
	mov.f32 	%f665, 0fB94CA1F9;
	mul.rn.f32 	%f666, %f665, %f145;
	add.f32 	%f667, %f666, 0f3C08839E;
	mul.rn.f32 	%f668, %f667, %f145;
	add.f32 	%f669, %f668, 0fBE2AAAA3;
	mul.rn.f32 	%f670, %f669, %f145;
	mul.rn.f32 	%f671, %f670, %f1075;
	add.f32 	%f1076, %f671, %f1075;

BB11_266:
	and.b32  	%r1365, %r398, 2;
	setp.eq.s32 	%p251, %r1365, 0;
	neg.f32 	%f672, %f1076;
	selp.f32 	%f1100, %f1076, %f672, %p251;
	bra.uni 	BB11_268;

BB11_267:
	mov.f32 	%f1100, %f14;

BB11_268:
	fma.rn.f32 	%f1079, %f1100, 0f3F000000, 0f3F000000;
	bra.uni 	BB11_282;

BB11_269:
	setp.lt.f32 	%p252, %f118, 0f3F800000;
	mov.f32 	%f673, 0f3F800000;
	sub.f32 	%f674, %f673, %f118;
	selp.f32 	%f1079, %f674, 0f00000000, %p252;
	bra.uni 	BB11_282;

BB11_270:
	ld.param.u32 	%r1692, [ResizeHorizontalFilter_param_10];
	ld.global.f32 	%f681, [%r1692];
	ld.global.f32 	%f682, [%r1692+8];
	ld.global.f32 	%f683, [%r1692+4];
	fma.rn.f32 	%f684, %f118, %f682, %f683;
	mul.f32 	%f685, %f118, %f684;
	fma.rn.f32 	%f1079, %f118, %f685, %f681;
	bra.uni 	BB11_282;

BB11_271:
	setp.eq.f32 	%p255, %f118, 0f00000000;
	@%p255 bra 	BB11_281;

	mul.f32 	%f155, %f118, 0f40490FDC;
	setp.eq.f32 	%p256, %f118, %f12;
	@%p256 bra 	BB11_278;

	setp.eq.f32 	%p257, %f118, %f13;
	or.pred  	%p259, %p257, %p255;
	@%p259 bra 	BB11_278;

	mov.f32 	%f690, 0f40000000;
	mul.rn.f32 	%f687, %f690, %f118;
	// inline asm
	cvt.rni.f32.f32 	%f686, %f687;
	// inline asm
	cvt.rzi.s32.f32 	%r1366, %f686;
	neg.f32 	%f691, %f686;
	mul.rn.f32 	%f693, %f691, %f237;
	add.f32 	%f694, %f693, %f118;
	mov.f32 	%f695, 0f40490FDB;
	mul.rn.f32 	%f696, %f694, %f695;
	// inline asm
	abs.f32 	%f688, %f118;
	// inline asm
	setp.gt.f32 	%p260, %f688, 0f4B800000;
	selp.f32 	%f156, 0f00000000, %f696, %p260;
	selp.b32 	%r399, 0, %r1366, %p260;
	and.b32  	%r1367, %r399, 1;
	setp.eq.s32 	%p261, %r1367, 0;
	mul.rn.f32 	%f157, %f156, %f156;
	@%p261 bra 	BB11_276;

	mov.f32 	%f697, 0f37CCF5CE;
	mul.rn.f32 	%f698, %f697, %f157;
	add.f32 	%f699, %f698, 0fBAB6061A;
	mul.rn.f32 	%f700, %f699, %f157;
	add.f32 	%f701, %f700, 0f3D2AAAA5;
	mul.rn.f32 	%f702, %f701, %f157;
	add.f32 	%f703, %f702, 0fBF000000;
	mul.rn.f32 	%f704, %f703, %f157;
	add.f32 	%f1077, %f704, 0f3F800000;
	bra.uni 	BB11_277;

BB11_276:
	mov.f32 	%f705, 0fB94CA1F9;
	mul.rn.f32 	%f706, %f705, %f157;
	add.f32 	%f707, %f706, 0f3C08839E;
	mul.rn.f32 	%f708, %f707, %f157;
	add.f32 	%f709, %f708, 0fBE2AAAA3;
	mul.rn.f32 	%f710, %f709, %f157;
	mul.rn.f32 	%f711, %f710, %f156;
	add.f32 	%f1077, %f711, %f156;

BB11_277:
	and.b32  	%r1368, %r399, 2;
	setp.eq.s32 	%p262, %r1368, 0;
	neg.f32 	%f712, %f1077;
	selp.f32 	%f1078, %f1077, %f712, %p262;
	bra.uni 	BB11_279;

BB11_278:
	mov.f32 	%f713, 0f00000000;
	mul.rn.f32 	%f1078, %f118, %f713;

BB11_279:
	div.full.f32 	%f1079, %f1078, %f155;
	bra.uni 	BB11_282;

BB11_280:
	mov.f32 	%f1079, 0f00000000;
	bra.uni 	BB11_282;

BB11_281:
	mov.f32 	%f1079, 0f3F800000;

BB11_282:
	ld.param.u32 	%r1659, [ResizeHorizontalFilter_param_8];
	setp.gt.s32 	%p263, %r1659, 2;
	@%p263 bra 	BB11_289;

	ld.param.u32 	%r1653, [ResizeHorizontalFilter_param_8];
	setp.eq.s32 	%p269, %r1653, 0;
	@%p269 bra 	BB11_360;

	ld.param.u32 	%r1652, [ResizeHorizontalFilter_param_8];
	setp.eq.s32 	%p270, %r1652, 1;
	@%p270 bra 	BB11_357;

	ld.param.u32 	%r1651, [ResizeHorizontalFilter_param_8];
	setp.eq.s32 	%p271, %r1651, 2;
	@%p271 bra 	BB11_286;
	bra.uni 	BB11_369;

BB11_286:
	setp.lt.f32 	%p333, %f567, 0f3F800000;
	@%p333 bra 	BB11_358;

	setp.geu.f32 	%p334, %f567, 0f40000000;
	@%p334 bra 	BB11_369;

	ld.param.u32 	%r1691, [ResizeHorizontalFilter_param_10];
	ld.global.f32 	%f818, [%r1691+24];
	ld.global.f32 	%f819, [%r1691+20];
	fma.rn.f32 	%f820, %f567, %f818, %f819;
	ld.global.f32 	%f821, [%r1691+16];
	fma.rn.f32 	%f822, %f567, %f820, %f821;
	ld.global.f32 	%f823, [%r1691+12];
	fma.rn.f32 	%f1111, %f567, %f822, %f823;
	bra.uni 	BB11_370;

BB11_289:
	ld.param.u32 	%r1658, [ResizeHorizontalFilter_param_8];
	setp.gt.s32 	%p264, %r1658, 4;
	@%p264 bra 	BB11_295;

	ld.param.u32 	%r1655, [ResizeHorizontalFilter_param_8];
	setp.eq.s32 	%p267, %r1655, 3;
	@%p267 bra 	BB11_336;

	ld.param.u32 	%r1654, [ResizeHorizontalFilter_param_8];
	setp.eq.s32 	%p268, %r1654, 4;
	@%p268 bra 	BB11_292;
	bra.uni 	BB11_369;

BB11_292:
	mul.f32 	%f177, %f567, 0f40490FDC;
	setp.eq.f32 	%p292, %f177, %f12;
	setp.eq.f32 	%p293, %f177, %f13;
	or.pred  	%p294, %p292, %p293;
	@%p294 bra 	BB11_334;

	// inline asm
	abs.f32 	%f750, %f177;
	// inline asm
	setp.gt.f32 	%p295, %f750, 0f473BA700;
	@%p295 bra 	BB11_318;

	mov.f32 	%f754, 0f3F22F983;
	mul.rn.f32 	%f753, %f177, %f754;
	// inline asm
	cvt.rni.f32.f32 	%f752, %f753;
	// inline asm
	cvt.rzi.s32.f32 	%r1834, %f752;
	cvt.rn.f32.s32 	%f755, %r1834;
	mov.f32 	%f756, 0f3FC90000;
	mul.rn.f32 	%f757, %f755, %f756;
	sub.f32 	%f758, %f177, %f757;
	mov.f32 	%f759, 0f39FD8000;
	mul.rn.f32 	%f760, %f755, %f759;
	sub.f32 	%f761, %f758, %f760;
	mov.f32 	%f762, 0f34A88000;
	mul.rn.f32 	%f763, %f755, %f762;
	sub.f32 	%f764, %f761, %f763;
	mov.f32 	%f765, 0f2E85A309;
	mul.rn.f32 	%f766, %f755, %f765;
	sub.f32 	%f1082, %f764, %f766;
	bra.uni 	BB11_330;

BB11_295:
	ld.param.u32 	%r1657, [ResizeHorizontalFilter_param_8];
	add.s32 	%r1369, %r1657, -9;
	setp.lt.u32 	%p265, %r1369, 2;
	@%p265 bra 	BB11_359;

	ld.param.u32 	%r1656, [ResizeHorizontalFilter_param_8];
	setp.ne.s32 	%p266, %r1656, 5;
	@%p266 bra 	BB11_369;

	mul.f32 	%f166, %f567, 0f40490FDC;
	setp.eq.f32 	%p272, %f166, %f12;
	setp.eq.f32 	%p273, %f166, %f13;
	or.pred  	%p274, %p272, %p273;
	@%p274 bra 	BB11_316;

	// inline asm
	abs.f32 	%f716, %f166;
	// inline asm
	setp.gt.f32 	%p275, %f716, 0f473BA700;
	@%p275 bra 	BB11_300;

	mov.f32 	%f720, 0f3F22F983;
	mul.rn.f32 	%f719, %f166, %f720;
	// inline asm
	cvt.rni.f32.f32 	%f718, %f719;
	// inline asm
	cvt.rzi.s32.f32 	%r1823, %f718;
	cvt.rn.f32.s32 	%f721, %r1823;
	mov.f32 	%f722, 0f3FC90000;
	mul.rn.f32 	%f723, %f721, %f722;
	sub.f32 	%f724, %f166, %f723;
	mov.f32 	%f725, 0f39FD8000;
	mul.rn.f32 	%f726, %f721, %f725;
	sub.f32 	%f727, %f724, %f726;
	mov.f32 	%f728, 0f34A88000;
	mul.rn.f32 	%f729, %f721, %f728;
	sub.f32 	%f730, %f727, %f729;
	mov.f32 	%f731, 0f2E85A309;
	mul.rn.f32 	%f732, %f721, %f731;
	sub.f32 	%f1080, %f730, %f732;
	bra.uni 	BB11_312;

BB11_300:
	add.u32 	%r1388, %SP, 84;
	mov.b32 	 %r401, %f166;
	and.b32  	%r1815, %r401, -2147483648;
	shr.u32 	%r403, %r401, 23;
	and.b32  	%r1389, %r403, 255;
	add.s32 	%r1390, %r1389, -128;
	shl.b32 	%r1391, %r401, 8;
	or.b32  	%r1387, %r1391, -2147483648;
	shr.u32 	%r1392, %r1390, 5;
	mov.u32 	%r1393, 4;
	sub.s32 	%r1394, %r1393, %r1392;
	ld.const.u32 	%r1371, [__GPU_i2opi_f];
	mul.lo.s32 	%r1395, %r1371, %r1387;
	// inline asm
	mul.hi.u32 	%r1370, %r1371, %r1387;
	// inline asm
	st.local.u32 	[%SP+84], %r1395;
	ld.const.u32 	%r1374, [__GPU_i2opi_f+4];
	mul.lo.s32 	%r1396, %r1374, %r1387;
	// inline asm
	mul.hi.u32 	%r1373, %r1374, %r1387;
	// inline asm
	mad.lo.s32 	%r1397, %r1374, %r1387, %r1370;
	st.local.u32 	[%SP+88], %r1397;
	setp.lt.u32 	%p276, %r1397, %r1396;
	selp.u32 	%r1398, 1, 0, %p276;
	add.s32 	%r1399, %r1398, %r1373;
	ld.const.u32 	%r1377, [__GPU_i2opi_f+8];
	mul.lo.s32 	%r1400, %r1377, %r1387;
	// inline asm
	mul.hi.u32 	%r1376, %r1377, %r1387;
	// inline asm
	mad.lo.s32 	%r1401, %r1377, %r1387, %r1399;
	st.local.u32 	[%SP+92], %r1401;
	setp.lt.u32 	%p277, %r1401, %r1400;
	selp.u32 	%r1402, 1, 0, %p277;
	add.s32 	%r1403, %r1402, %r1376;
	ld.const.u32 	%r1380, [__GPU_i2opi_f+12];
	mul.lo.s32 	%r1404, %r1380, %r1387;
	// inline asm
	mul.hi.u32 	%r1379, %r1380, %r1387;
	// inline asm
	mad.lo.s32 	%r1405, %r1380, %r1387, %r1403;
	st.local.u32 	[%SP+96], %r1405;
	setp.lt.u32 	%p278, %r1405, %r1404;
	selp.u32 	%r1406, 1, 0, %p278;
	add.s32 	%r1407, %r1406, %r1379;
	ld.const.u32 	%r1383, [__GPU_i2opi_f+16];
	mul.lo.s32 	%r1408, %r1383, %r1387;
	// inline asm
	mul.hi.u32 	%r1382, %r1383, %r1387;
	// inline asm
	mad.lo.s32 	%r1409, %r1383, %r1387, %r1407;
	st.local.u32 	[%SP+100], %r1409;
	setp.lt.u32 	%p279, %r1409, %r1408;
	selp.u32 	%r1410, 1, 0, %p279;
	add.s32 	%r1411, %r1410, %r1382;
	ld.const.u32 	%r1386, [__GPU_i2opi_f+20];
	mul.lo.s32 	%r1412, %r1386, %r1387;
	// inline asm
	mul.hi.u32 	%r1385, %r1386, %r1387;
	// inline asm
	mad.lo.s32 	%r1413, %r1386, %r1387, %r1411;
	st.local.u32 	[%SP+104], %r1413;
	setp.lt.u32 	%p280, %r1413, %r1412;
	selp.u32 	%r1414, 1, 0, %p280;
	add.s32 	%r1415, %r1414, %r1385;
	st.local.u32 	[%SP+108], %r1415;
	and.b32  	%r404, %r403, 31;
	shl.b32 	%r1416, %r1394, 2;
	add.s32 	%r1417, %r1416, %r1388;
	add.s32 	%r405, %r1417, -16;
	ld.local.u32 	%r1813, [%r1417+8];
	ld.local.u32 	%r1814, [%r1417+4];
	setp.eq.s32 	%p281, %r404, 0;
	@%p281 bra 	BB11_302;

	shl.b32 	%r1418, %r1813, %r404;
	neg.s32 	%r1419, %r403;
	and.b32  	%r1420, %r1419, 31;
	shr.u32 	%r1421, %r1814, %r1420;
	or.b32  	%r1813, %r1421, %r1418;
	ld.local.u32 	%r1422, [%r405+16];
	shr.u32 	%r1423, %r1422, %r1420;
	shl.b32 	%r1424, %r1814, %r404;
	or.b32  	%r1814, %r1423, %r1424;

BB11_302:
	shr.u32 	%r1425, %r1814, 30;
	shl.b32 	%r1426, %r1813, 2;
	or.b32  	%r1819, %r1425, %r1426;
	shl.b32 	%r413, %r1814, 2;
	setp.ne.s32 	%p282, %r413, 0;
	selp.u32 	%r1427, 1, 0, %p282;
	add.s32 	%r1428, %r1427, %r1819;
	setp.gt.u32 	%p283, %r1428, -2147483648;
	selp.u32 	%r1429, 1, 0, %p283;
	shr.u32 	%r1430, %r1813, 30;
	add.s32 	%r1431, %r1429, %r1430;
	neg.s32 	%r1432, %r1431;
	setp.lt.s32 	%p284, %r401, 0;
	selp.b32 	%r1823, %r1432, %r1431, %p284;
	@%p283 bra 	BB11_304;

	mov.u32 	%r1818, %r413;
	bra.uni 	BB11_305;

BB11_304:
	not.b32 	%r1433, %r1819;
	neg.s32 	%r415, %r413;
	setp.eq.s32 	%p285, %r413, 0;
	selp.u32 	%r1434, 1, 0, %p285;
	add.s32 	%r1819, %r1434, %r1433;
	xor.b32  	%r1815, %r1815, -2147483648;
	mov.u32 	%r1818, %r415;

BB11_305:
	mov.u32 	%r1817, %r1818;
	setp.gt.s32 	%p286, %r1819, 0;
	@%p286 bra 	BB11_307;

	mov.u32 	%r1822, 0;
	bra.uni 	BB11_309;

BB11_307:
	mov.u32 	%r1822, 0;

BB11_308:
	shr.u32 	%r1437, %r1817, 31;
	shl.b32 	%r1438, %r1819, 1;
	or.b32  	%r1819, %r1437, %r1438;
	shl.b32 	%r1817, %r1817, 1;
	add.s32 	%r1822, %r1822, -1;
	setp.gt.s32 	%p287, %r1819, 0;
	@%p287 bra 	BB11_308;

BB11_309:
	mul.lo.s32 	%r1821, %r1819, -921707870;
	mov.u32 	%r1441, -921707870;
	// inline asm
	mul.hi.u32 	%r1439, %r1819, %r1441;
	// inline asm
	setp.gt.s32 	%p288, %r1439, 0;
	mov.u32 	%r1820, %r1439;
	@%p288 bra 	BB11_310;
	bra.uni 	BB11_311;

BB11_310:
	shl.b32 	%r1442, %r1439, 1;
	shr.u32 	%r1443, %r1821, 31;
	or.b32  	%r1820, %r1442, %r1443;
	mul.lo.s32 	%r1821, %r1819, -1843415740;
	add.s32 	%r1822, %r1822, -1;

BB11_311:
	setp.ne.s32 	%p289, %r1821, 0;
	selp.u32 	%r1444, 1, 0, %p289;
	add.s32 	%r1445, %r1444, %r1820;
	shr.u32 	%r1446, %r1445, 8;
	shr.u32 	%r1447, %r1445, 7;
	and.b32  	%r1448, %r1447, 1;
	shl.b32 	%r1449, %r1822, 23;
	add.s32 	%r1450, %r1449, %r1446;
	add.s32 	%r1451, %r1450, %r1448;
	add.s32 	%r1452, %r1451, 1056964608;
	or.b32  	%r1453, %r1452, %r1815;
	mov.b32 	 %f1080, %r1453;

BB11_312:
	add.s32 	%r438, %r1823, 1;
	and.b32  	%r1454, %r438, 1;
	setp.eq.s32 	%p290, %r1454, 0;
	mul.rn.f32 	%f170, %f1080, %f1080;
	@%p290 bra 	BB11_314;

	mov.f32 	%f733, 0f37CCF5CE;
	mul.rn.f32 	%f734, %f733, %f170;
	add.f32 	%f735, %f734, 0fBAB6061A;
	mul.rn.f32 	%f736, %f735, %f170;
	add.f32 	%f737, %f736, 0f3D2AAAA5;
	mul.rn.f32 	%f738, %f737, %f170;
	add.f32 	%f739, %f738, 0fBF000000;
	mul.rn.f32 	%f740, %f739, %f170;
	add.f32 	%f1081, %f740, 0f3F800000;
	bra.uni 	BB11_315;

BB11_314:
	mov.f32 	%f741, 0fB94CA1F9;
	mul.rn.f32 	%f742, %f741, %f170;
	add.f32 	%f743, %f742, 0f3C08839E;
	mul.rn.f32 	%f744, %f743, %f170;
	add.f32 	%f745, %f744, 0fBE2AAAA3;
	mul.rn.f32 	%f746, %f745, %f170;
	mul.rn.f32 	%f747, %f746, %f1080;
	add.f32 	%f1081, %f747, %f1080;

BB11_315:
	and.b32  	%r1455, %r438, 2;
	setp.eq.s32 	%p291, %r1455, 0;
	neg.f32 	%f748, %f1081;
	selp.f32 	%f1099, %f1081, %f748, %p291;
	bra.uni 	BB11_317;

BB11_316:
	mov.f32 	%f1099, %f14;

BB11_317:
	fma.rn.f32 	%f749, %f1099, 0f3E23D70A, 0f3F000000;
	fma.rn.f32 	%f1111, %f1099, %f749, 0f3EAE147B;
	bra.uni 	BB11_370;

BB11_318:
	add.u32 	%r1474, %SP, 112;
	mov.b32 	 %r440, %f177;
	and.b32  	%r1826, %r440, -2147483648;
	shr.u32 	%r442, %r440, 23;
	and.b32  	%r1475, %r442, 255;
	add.s32 	%r1476, %r1475, -128;
	shl.b32 	%r1477, %r440, 8;
	or.b32  	%r1473, %r1477, -2147483648;
	shr.u32 	%r1478, %r1476, 5;
	mov.u32 	%r1479, 4;
	sub.s32 	%r1480, %r1479, %r1478;
	ld.const.u32 	%r1457, [__GPU_i2opi_f];
	mul.lo.s32 	%r1481, %r1457, %r1473;
	// inline asm
	mul.hi.u32 	%r1456, %r1457, %r1473;
	// inline asm
	st.local.u32 	[%SP+112], %r1481;
	ld.const.u32 	%r1460, [__GPU_i2opi_f+4];
	mul.lo.s32 	%r1482, %r1460, %r1473;
	// inline asm
	mul.hi.u32 	%r1459, %r1460, %r1473;
	// inline asm
	mad.lo.s32 	%r1483, %r1460, %r1473, %r1456;
	st.local.u32 	[%SP+116], %r1483;
	setp.lt.u32 	%p296, %r1483, %r1482;
	selp.u32 	%r1484, 1, 0, %p296;
	add.s32 	%r1485, %r1484, %r1459;
	ld.const.u32 	%r1463, [__GPU_i2opi_f+8];
	mul.lo.s32 	%r1486, %r1463, %r1473;
	// inline asm
	mul.hi.u32 	%r1462, %r1463, %r1473;
	// inline asm
	mad.lo.s32 	%r1487, %r1463, %r1473, %r1485;
	st.local.u32 	[%SP+120], %r1487;
	setp.lt.u32 	%p297, %r1487, %r1486;
	selp.u32 	%r1488, 1, 0, %p297;
	add.s32 	%r1489, %r1488, %r1462;
	ld.const.u32 	%r1466, [__GPU_i2opi_f+12];
	mul.lo.s32 	%r1490, %r1466, %r1473;
	// inline asm
	mul.hi.u32 	%r1465, %r1466, %r1473;
	// inline asm
	mad.lo.s32 	%r1491, %r1466, %r1473, %r1489;
	st.local.u32 	[%SP+124], %r1491;
	setp.lt.u32 	%p298, %r1491, %r1490;
	selp.u32 	%r1492, 1, 0, %p298;
	add.s32 	%r1493, %r1492, %r1465;
	ld.const.u32 	%r1469, [__GPU_i2opi_f+16];
	mul.lo.s32 	%r1494, %r1469, %r1473;
	// inline asm
	mul.hi.u32 	%r1468, %r1469, %r1473;
	// inline asm
	mad.lo.s32 	%r1495, %r1469, %r1473, %r1493;
	st.local.u32 	[%SP+128], %r1495;
	setp.lt.u32 	%p299, %r1495, %r1494;
	selp.u32 	%r1496, 1, 0, %p299;
	add.s32 	%r1497, %r1496, %r1468;
	ld.const.u32 	%r1472, [__GPU_i2opi_f+20];
	mul.lo.s32 	%r1498, %r1472, %r1473;
	// inline asm
	mul.hi.u32 	%r1471, %r1472, %r1473;
	// inline asm
	mad.lo.s32 	%r1499, %r1472, %r1473, %r1497;
	st.local.u32 	[%SP+132], %r1499;
	setp.lt.u32 	%p300, %r1499, %r1498;
	selp.u32 	%r1500, 1, 0, %p300;
	add.s32 	%r1501, %r1500, %r1471;
	st.local.u32 	[%SP+136], %r1501;
	and.b32  	%r443, %r442, 31;
	shl.b32 	%r1502, %r1480, 2;
	add.s32 	%r1503, %r1502, %r1474;
	add.s32 	%r444, %r1503, -16;
	ld.local.u32 	%r1824, [%r1503+8];
	ld.local.u32 	%r1825, [%r1503+4];
	setp.eq.s32 	%p301, %r443, 0;
	@%p301 bra 	BB11_320;

	shl.b32 	%r1504, %r1824, %r443;
	neg.s32 	%r1505, %r442;
	and.b32  	%r1506, %r1505, 31;
	shr.u32 	%r1507, %r1825, %r1506;
	or.b32  	%r1824, %r1507, %r1504;
	ld.local.u32 	%r1508, [%r444+16];
	shr.u32 	%r1509, %r1508, %r1506;
	shl.b32 	%r1510, %r1825, %r443;
	or.b32  	%r1825, %r1509, %r1510;

BB11_320:
	shr.u32 	%r1511, %r1825, 30;
	shl.b32 	%r1512, %r1824, 2;
	or.b32  	%r1830, %r1511, %r1512;
	shl.b32 	%r452, %r1825, 2;
	setp.ne.s32 	%p302, %r452, 0;
	selp.u32 	%r1513, 1, 0, %p302;
	add.s32 	%r1514, %r1513, %r1830;
	setp.gt.u32 	%p303, %r1514, -2147483648;
	selp.u32 	%r1515, 1, 0, %p303;
	shr.u32 	%r1516, %r1824, 30;
	add.s32 	%r1517, %r1515, %r1516;
	neg.s32 	%r1518, %r1517;
	setp.lt.s32 	%p304, %r440, 0;
	selp.b32 	%r1834, %r1518, %r1517, %p304;
	@%p303 bra 	BB11_322;

	mov.u32 	%r1829, %r452;
	bra.uni 	BB11_323;

BB11_322:
	not.b32 	%r1519, %r1830;
	neg.s32 	%r454, %r452;
	setp.eq.s32 	%p305, %r452, 0;
	selp.u32 	%r1520, 1, 0, %p305;
	add.s32 	%r1830, %r1520, %r1519;
	xor.b32  	%r1826, %r1826, -2147483648;
	mov.u32 	%r1829, %r454;

BB11_323:
	mov.u32 	%r1828, %r1829;
	setp.gt.s32 	%p306, %r1830, 0;
	@%p306 bra 	BB11_325;

	mov.u32 	%r1833, 0;
	bra.uni 	BB11_327;

BB11_325:
	mov.u32 	%r1833, 0;

BB11_326:
	shr.u32 	%r1523, %r1828, 31;
	shl.b32 	%r1524, %r1830, 1;
	or.b32  	%r1830, %r1523, %r1524;
	shl.b32 	%r1828, %r1828, 1;
	add.s32 	%r1833, %r1833, -1;
	setp.gt.s32 	%p307, %r1830, 0;
	@%p307 bra 	BB11_326;

BB11_327:
	mul.lo.s32 	%r1832, %r1830, -921707870;
	mov.u32 	%r1527, -921707870;
	// inline asm
	mul.hi.u32 	%r1525, %r1830, %r1527;
	// inline asm
	setp.gt.s32 	%p308, %r1525, 0;
	mov.u32 	%r1831, %r1525;
	@%p308 bra 	BB11_328;
	bra.uni 	BB11_329;

BB11_328:
	shl.b32 	%r1528, %r1525, 1;
	shr.u32 	%r1529, %r1832, 31;
	or.b32  	%r1831, %r1528, %r1529;
	mul.lo.s32 	%r1832, %r1830, -1843415740;
	add.s32 	%r1833, %r1833, -1;

BB11_329:
	setp.ne.s32 	%p309, %r1832, 0;
	selp.u32 	%r1530, 1, 0, %p309;
	add.s32 	%r1531, %r1530, %r1831;
	shr.u32 	%r1532, %r1531, 8;
	shr.u32 	%r1533, %r1531, 7;
	and.b32  	%r1534, %r1533, 1;
	shl.b32 	%r1535, %r1833, 23;
	add.s32 	%r1536, %r1535, %r1532;
	add.s32 	%r1537, %r1536, %r1534;
	add.s32 	%r1538, %r1537, 1056964608;
	or.b32  	%r1539, %r1538, %r1826;
	mov.b32 	 %f1082, %r1539;

BB11_330:
	add.s32 	%r477, %r1834, 1;
	and.b32  	%r1540, %r477, 1;
	setp.eq.s32 	%p310, %r1540, 0;
	mul.rn.f32 	%f181, %f1082, %f1082;
	@%p310 bra 	BB11_332;

	mov.f32 	%f767, 0f37CCF5CE;
	mul.rn.f32 	%f768, %f767, %f181;
	add.f32 	%f769, %f768, 0fBAB6061A;
	mul.rn.f32 	%f770, %f769, %f181;
	add.f32 	%f771, %f770, 0f3D2AAAA5;
	mul.rn.f32 	%f772, %f771, %f181;
	add.f32 	%f773, %f772, 0fBF000000;
	mul.rn.f32 	%f774, %f773, %f181;
	add.f32 	%f1083, %f774, 0f3F800000;
	bra.uni 	BB11_333;

BB11_332:
	mov.f32 	%f775, 0fB94CA1F9;
	mul.rn.f32 	%f776, %f775, %f181;
	add.f32 	%f777, %f776, 0f3C08839E;
	mul.rn.f32 	%f778, %f777, %f181;
	add.f32 	%f779, %f778, 0fBE2AAAA3;
	mul.rn.f32 	%f780, %f779, %f181;
	mul.rn.f32 	%f781, %f780, %f1082;
	add.f32 	%f1083, %f781, %f1082;

BB11_333:
	and.b32  	%r1541, %r477, 2;
	setp.eq.s32 	%p311, %r1541, 0;
	neg.f32 	%f782, %f1083;
	selp.f32 	%f1098, %f1083, %f782, %p311;
	bra.uni 	BB11_335;

BB11_334:
	mov.f32 	%f1098, %f14;

BB11_335:
	fma.rn.f32 	%f1111, %f1098, 0f3EEB851F, 0f3F0A3D71;
	bra.uni 	BB11_370;

BB11_336:
	mul.f32 	%f188, %f567, 0f40490FDC;
	setp.eq.f32 	%p312, %f188, %f12;
	setp.eq.f32 	%p313, %f188, %f13;
	or.pred  	%p314, %p312, %p313;
	@%p314 bra 	BB11_355;

	// inline asm
	abs.f32 	%f783, %f188;
	// inline asm
	setp.gt.f32 	%p315, %f783, 0f473BA700;
	@%p315 bra 	BB11_339;

	mov.f32 	%f787, 0f3F22F983;
	mul.rn.f32 	%f786, %f188, %f787;
	// inline asm
	cvt.rni.f32.f32 	%f785, %f786;
	// inline asm
	cvt.rzi.s32.f32 	%r1845, %f785;
	cvt.rn.f32.s32 	%f788, %r1845;
	mov.f32 	%f789, 0f3FC90000;
	mul.rn.f32 	%f790, %f788, %f789;
	sub.f32 	%f791, %f188, %f790;
	mov.f32 	%f792, 0f39FD8000;
	mul.rn.f32 	%f793, %f788, %f792;
	sub.f32 	%f794, %f791, %f793;
	mov.f32 	%f795, 0f34A88000;
	mul.rn.f32 	%f796, %f788, %f795;
	sub.f32 	%f797, %f794, %f796;
	mov.f32 	%f798, 0f2E85A309;
	mul.rn.f32 	%f799, %f788, %f798;
	sub.f32 	%f1084, %f797, %f799;
	bra.uni 	BB11_351;

BB11_339:
	add.u32 	%r1560, %SP, 140;
	mov.b32 	 %r479, %f188;
	and.b32  	%r1837, %r479, -2147483648;
	shr.u32 	%r481, %r479, 23;
	and.b32  	%r1561, %r481, 255;
	add.s32 	%r1562, %r1561, -128;
	shl.b32 	%r1563, %r479, 8;
	or.b32  	%r1559, %r1563, -2147483648;
	shr.u32 	%r1564, %r1562, 5;
	mov.u32 	%r1565, 4;
	sub.s32 	%r1566, %r1565, %r1564;
	ld.const.u32 	%r1543, [__GPU_i2opi_f];
	mul.lo.s32 	%r1567, %r1543, %r1559;
	// inline asm
	mul.hi.u32 	%r1542, %r1543, %r1559;
	// inline asm
	st.local.u32 	[%SP+140], %r1567;
	ld.const.u32 	%r1546, [__GPU_i2opi_f+4];
	mul.lo.s32 	%r1568, %r1546, %r1559;
	// inline asm
	mul.hi.u32 	%r1545, %r1546, %r1559;
	// inline asm
	mad.lo.s32 	%r1569, %r1546, %r1559, %r1542;
	st.local.u32 	[%SP+144], %r1569;
	setp.lt.u32 	%p316, %r1569, %r1568;
	selp.u32 	%r1570, 1, 0, %p316;
	add.s32 	%r1571, %r1570, %r1545;
	ld.const.u32 	%r1549, [__GPU_i2opi_f+8];
	mul.lo.s32 	%r1572, %r1549, %r1559;
	// inline asm
	mul.hi.u32 	%r1548, %r1549, %r1559;
	// inline asm
	mad.lo.s32 	%r1573, %r1549, %r1559, %r1571;
	st.local.u32 	[%SP+148], %r1573;
	setp.lt.u32 	%p317, %r1573, %r1572;
	selp.u32 	%r1574, 1, 0, %p317;
	add.s32 	%r1575, %r1574, %r1548;
	ld.const.u32 	%r1552, [__GPU_i2opi_f+12];
	mul.lo.s32 	%r1576, %r1552, %r1559;
	// inline asm
	mul.hi.u32 	%r1551, %r1552, %r1559;
	// inline asm
	mad.lo.s32 	%r1577, %r1552, %r1559, %r1575;
	st.local.u32 	[%SP+152], %r1577;
	setp.lt.u32 	%p318, %r1577, %r1576;
	selp.u32 	%r1578, 1, 0, %p318;
	add.s32 	%r1579, %r1578, %r1551;
	ld.const.u32 	%r1555, [__GPU_i2opi_f+16];
	mul.lo.s32 	%r1580, %r1555, %r1559;
	// inline asm
	mul.hi.u32 	%r1554, %r1555, %r1559;
	// inline asm
	mad.lo.s32 	%r1581, %r1555, %r1559, %r1579;
	st.local.u32 	[%SP+156], %r1581;
	setp.lt.u32 	%p319, %r1581, %r1580;
	selp.u32 	%r1582, 1, 0, %p319;
	add.s32 	%r1583, %r1582, %r1554;
	ld.const.u32 	%r1558, [__GPU_i2opi_f+20];
	mul.lo.s32 	%r1584, %r1558, %r1559;
	// inline asm
	mul.hi.u32 	%r1557, %r1558, %r1559;
	// inline asm
	mad.lo.s32 	%r1585, %r1558, %r1559, %r1583;
	st.local.u32 	[%SP+160], %r1585;
	setp.lt.u32 	%p320, %r1585, %r1584;
	selp.u32 	%r1586, 1, 0, %p320;
	add.s32 	%r1587, %r1586, %r1557;
	st.local.u32 	[%SP+164], %r1587;
	and.b32  	%r482, %r481, 31;
	shl.b32 	%r1588, %r1566, 2;
	add.s32 	%r1589, %r1588, %r1560;
	add.s32 	%r483, %r1589, -16;
	ld.local.u32 	%r1835, [%r1589+8];
	ld.local.u32 	%r1836, [%r1589+4];
	setp.eq.s32 	%p321, %r482, 0;
	@%p321 bra 	BB11_341;

	shl.b32 	%r1590, %r1835, %r482;
	neg.s32 	%r1591, %r481;
	and.b32  	%r1592, %r1591, 31;
	shr.u32 	%r1593, %r1836, %r1592;
	or.b32  	%r1835, %r1593, %r1590;
	ld.local.u32 	%r1594, [%r483+16];
	shr.u32 	%r1595, %r1594, %r1592;
	shl.b32 	%r1596, %r1836, %r482;
	or.b32  	%r1836, %r1595, %r1596;

BB11_341:
	shr.u32 	%r1597, %r1836, 30;
	shl.b32 	%r1598, %r1835, 2;
	or.b32  	%r1841, %r1597, %r1598;
	shl.b32 	%r491, %r1836, 2;
	setp.ne.s32 	%p322, %r491, 0;
	selp.u32 	%r1599, 1, 0, %p322;
	add.s32 	%r1600, %r1599, %r1841;
	setp.gt.u32 	%p323, %r1600, -2147483648;
	selp.u32 	%r1601, 1, 0, %p323;
	shr.u32 	%r1602, %r1835, 30;
	add.s32 	%r1603, %r1601, %r1602;
	neg.s32 	%r1604, %r1603;
	setp.lt.s32 	%p324, %r479, 0;
	selp.b32 	%r1845, %r1604, %r1603, %p324;
	@%p323 bra 	BB11_343;

	mov.u32 	%r1840, %r491;
	bra.uni 	BB11_344;

BB11_343:
	not.b32 	%r1605, %r1841;
	neg.s32 	%r493, %r491;
	setp.eq.s32 	%p325, %r491, 0;
	selp.u32 	%r1606, 1, 0, %p325;
	add.s32 	%r1841, %r1606, %r1605;
	xor.b32  	%r1837, %r1837, -2147483648;
	mov.u32 	%r1840, %r493;

BB11_344:
	mov.u32 	%r1839, %r1840;
	setp.gt.s32 	%p326, %r1841, 0;
	@%p326 bra 	BB11_346;

	mov.u32 	%r1844, 0;
	bra.uni 	BB11_348;

BB11_346:
	mov.u32 	%r1844, 0;

BB11_347:
	shr.u32 	%r1609, %r1839, 31;
	shl.b32 	%r1610, %r1841, 1;
	or.b32  	%r1841, %r1609, %r1610;
	shl.b32 	%r1839, %r1839, 1;
	add.s32 	%r1844, %r1844, -1;
	setp.gt.s32 	%p327, %r1841, 0;
	@%p327 bra 	BB11_347;

BB11_348:
	mul.lo.s32 	%r1843, %r1841, -921707870;
	mov.u32 	%r1613, -921707870;
	// inline asm
	mul.hi.u32 	%r1611, %r1841, %r1613;
	// inline asm
	setp.gt.s32 	%p328, %r1611, 0;
	mov.u32 	%r1842, %r1611;
	@%p328 bra 	BB11_349;
	bra.uni 	BB11_350;

BB11_349:
	shl.b32 	%r1614, %r1611, 1;
	shr.u32 	%r1615, %r1843, 31;
	or.b32  	%r1842, %r1614, %r1615;
	mul.lo.s32 	%r1843, %r1841, -1843415740;
	add.s32 	%r1844, %r1844, -1;

BB11_350:
	setp.ne.s32 	%p329, %r1843, 0;
	selp.u32 	%r1616, 1, 0, %p329;
	add.s32 	%r1617, %r1616, %r1842;
	shr.u32 	%r1618, %r1617, 8;
	shr.u32 	%r1619, %r1617, 7;
	and.b32  	%r1620, %r1619, 1;
	shl.b32 	%r1621, %r1844, 23;
	add.s32 	%r1622, %r1621, %r1618;
	add.s32 	%r1623, %r1622, %r1620;
	add.s32 	%r1624, %r1623, 1056964608;
	or.b32  	%r1625, %r1624, %r1837;
	mov.b32 	 %f1084, %r1625;

BB11_351:
	add.s32 	%r516, %r1845, 1;
	and.b32  	%r1626, %r516, 1;
	setp.eq.s32 	%p330, %r1626, 0;
	mul.rn.f32 	%f192, %f1084, %f1084;
	@%p330 bra 	BB11_353;

	mov.f32 	%f800, 0f37CCF5CE;
	mul.rn.f32 	%f801, %f800, %f192;
	add.f32 	%f802, %f801, 0fBAB6061A;
	mul.rn.f32 	%f803, %f802, %f192;
	add.f32 	%f804, %f803, 0f3D2AAAA5;
	mul.rn.f32 	%f805, %f804, %f192;
	add.f32 	%f806, %f805, 0fBF000000;
	mul.rn.f32 	%f807, %f806, %f192;
	add.f32 	%f1085, %f807, 0f3F800000;
	bra.uni 	BB11_354;

BB11_353:
	mov.f32 	%f808, 0fB94CA1F9;
	mul.rn.f32 	%f809, %f808, %f192;
	add.f32 	%f810, %f809, 0f3C08839E;
	mul.rn.f32 	%f811, %f810, %f192;
	add.f32 	%f812, %f811, 0fBE2AAAA3;
	mul.rn.f32 	%f813, %f812, %f192;
	mul.rn.f32 	%f814, %f813, %f1084;
	add.f32 	%f1085, %f814, %f1084;

BB11_354:
	and.b32  	%r1627, %r516, 2;
	setp.eq.s32 	%p331, %r1627, 0;
	neg.f32 	%f815, %f1085;
	selp.f32 	%f196, %f1085, %f815, %p331;
	mov.f32 	%f1097, %f196;
	bra.uni 	BB11_356;

BB11_355:
	mov.f32 	%f1097, %f14;

BB11_356:
	mov.f32 	%f197, %f1097;
	fma.rn.f32 	%f1111, %f197, 0f3F000000, 0f3F000000;
	bra.uni 	BB11_370;

BB11_357:
	setp.lt.f32 	%p332, %f567, 0f3F800000;
	mov.f32 	%f816, 0f3F800000;
	sub.f32 	%f817, %f816, %f567;
	selp.f32 	%f1111, %f817, 0f00000000, %p332;
	bra.uni 	BB11_370;

BB11_358:
	ld.param.u32 	%r1690, [ResizeHorizontalFilter_param_10];
	ld.global.f32 	%f824, [%r1690];
	ld.global.f32 	%f825, [%r1690+8];
	ld.global.f32 	%f826, [%r1690+4];
	fma.rn.f32 	%f827, %f567, %f825, %f826;
	mul.f32 	%f828, %f567, %f827;
	fma.rn.f32 	%f1111, %f567, %f828, %f824;
	bra.uni 	BB11_370;

BB11_359:
	setp.neu.f32 	%p335, %f567, 0f00000000;
	@%p335 bra 	BB11_361;

BB11_360:
	mov.f32 	%f1111, 0f3F800000;
	bra.uni 	BB11_370;

BB11_361:
	mul.f32 	%f202, %f567, 0f40490FDC;
	setp.eq.f32 	%p336, %f567, %f12;
	@%p336 bra 	BB11_367;

	setp.eq.f32 	%p337, %f567, %f13;
	setp.eq.f32 	%p338, %f567, 0f00000000;
	or.pred  	%p339, %p337, %p338;
	@%p339 bra 	BB11_367;

	mov.f32 	%f834, 0f40000000;
	mul.rn.f32 	%f831, %f834, %f567;
	// inline asm
	cvt.rni.f32.f32 	%f830, %f831;
	// inline asm
	cvt.rzi.s32.f32 	%r1628, %f830;
	neg.f32 	%f835, %f830;
	mul.rn.f32 	%f837, %f835, %f237;
	add.f32 	%f838, %f837, %f567;
	mov.f32 	%f839, 0f40490FDB;
	mul.rn.f32 	%f840, %f838, %f839;
	// inline asm
	abs.f32 	%f832, %f567;
	// inline asm
	setp.gt.f32 	%p340, %f832, 0f4B800000;
	selp.f32 	%f203, 0f00000000, %f840, %p340;
	selp.b32 	%r517, 0, %r1628, %p340;
	and.b32  	%r1629, %r517, 1;
	setp.eq.s32 	%p341, %r1629, 0;
	mul.rn.f32 	%f204, %f203, %f203;
	@%p341 bra 	BB11_365;

	mov.f32 	%f841, 0f37CCF5CE;
	mul.rn.f32 	%f842, %f841, %f204;
	add.f32 	%f843, %f842, 0fBAB6061A;
	mul.rn.f32 	%f844, %f843, %f204;
	add.f32 	%f845, %f844, 0f3D2AAAA5;
	mul.rn.f32 	%f846, %f845, %f204;
	add.f32 	%f847, %f846, 0fBF000000;
	mul.rn.f32 	%f848, %f847, %f204;
	add.f32 	%f1109, %f848, 0f3F800000;
	bra.uni 	BB11_366;

BB11_365:
	mov.f32 	%f849, 0fB94CA1F9;
	mul.rn.f32 	%f850, %f849, %f204;
	add.f32 	%f851, %f850, 0f3C08839E;
	mul.rn.f32 	%f852, %f851, %f204;
	add.f32 	%f853, %f852, 0fBE2AAAA3;
	mul.rn.f32 	%f854, %f853, %f204;
	mul.rn.f32 	%f855, %f854, %f203;
	add.f32 	%f1109, %f855, %f203;

BB11_366:
	and.b32  	%r1630, %r517, 2;
	setp.eq.s32 	%p342, %r1630, 0;
	neg.f32 	%f856, %f1109;
	selp.f32 	%f1110, %f1109, %f856, %p342;
	bra.uni 	BB11_368;

BB11_367:
	mov.f32 	%f857, 0f00000000;
	mul.rn.f32 	%f1110, %f567, %f857;

BB11_368:
	div.full.f32 	%f1111, %f1110, %f202;
	bra.uni 	BB11_370;

BB11_369:
	mov.f32 	%f1111, 0f00000000;

BB11_370:
	mul.f32 	%f859, %f1079, %f1111;
	fma.rn.f32 	%f1126, %f859, %f1015, %f1126;
	fma.rn.f32 	%f1127, %f859, %f1016, %f1127;
	fma.rn.f32 	%f1128, %f859, %f1017, %f1128;
	fma.rn.f32 	%f1129, %f859, %f1018, %f1129;
	fma.rn.f32 	%f1112, %f1079, %f1111, %f1112;
	add.s32 	%r1779, %r1779, 1;
	add.s32 	%r1778, %r1778, 1;
	setp.lt.u32 	%p343, %r1778, %r573;
	@%p343 bra 	BB11_193;

	mov.f32 	%f1113, 0f00000000;
	bra.uni 	BB11_373;

BB11_372:
	mov.f32 	%f1113, 0f00000000;
	mov.f32 	%f1126, %f1113;
	mov.f32 	%f1127, %f1113;
	mov.f32 	%f1128, %f1113;
	mov.f32 	%f1129, %f1113;
	mov.f32 	%f1112, %f1113;

BB11_373:
	shl.b32 	%r1631, %r562, 4;
	ld.param.u32 	%r1705, [ResizeHorizontalFilter_param_19];
	add.s32 	%r520, %r1705, %r1631;
	shl.b32 	%r1632, %r562, 2;
	ld.param.u32 	%r1707, [ResizeHorizontalFilter_param_20];
	add.s32 	%r521, %r1707, %r1632;
	ld.param.u32 	%r1709, [ResizeHorizontalFilter_param_21];
	add.s32 	%r522, %r1709, %r1632;
	setp.lt.u32 	%p6, %r562, %r30;
	setp.ge.u32 	%p344, %r562, %r30;
	@%p344 bra 	BB11_376;

	mov.f32 	%f866, 0f00000000;
	st.shared.v4.f32 	[%r520], {%f866, %f866, %f866, %f866};
	mov.u32 	%r1633, 0;
	st.shared.u32 	[%r521], %r1633;
	ld.param.u32 	%r1647, [ResizeHorizontalFilter_param_3];
	setp.eq.s32 	%p345, %r1647, 0;
	@%p345 bra 	BB11_376;

	st.shared.u32 	[%r522], %r1633;

BB11_376:
	bar.sync 	0;
	setp.eq.s32 	%p346, %r32, 0;
	@%p346 bra 	BB11_383;

	shl.b32 	%r1636, %r33, 4;
	ld.param.u32 	%r1704, [ResizeHorizontalFilter_param_19];
	add.s32 	%r523, %r1704, %r1636;
	shl.b32 	%r1637, %r33, 2;
	ld.param.u32 	%r1706, [ResizeHorizontalFilter_param_20];
	add.s32 	%r524, %r1706, %r1637;
	ld.param.u32 	%r1708, [ResizeHorizontalFilter_param_21];
	add.s32 	%r525, %r1708, %r1637;
	mov.u32 	%r1846, 0;

BB11_378:
	@%p1 bra 	BB11_382;

	rem.u32 	%r1638, %r562, %r32;
	setp.ne.s32 	%p347, %r1846, %r1638;
	@%p347 bra 	BB11_382;

	ld.shared.v4.f32 	{%f975, %f976, %f977, %f978}, [%r523];
	add.f32 	%f979, %f975, %f1126;
	add.f32 	%f980, %f976, %f1127;
	add.f32 	%f981, %f977, %f1128;
	add.f32 	%f982, %f978, %f1129;
	st.shared.v4.f32 	[%r523], {%f979, %f980, %f981, %f982};
	ld.shared.f32 	%f867, [%r524];
	add.f32 	%f868, %f867, %f1112;
	st.shared.f32 	[%r524], %f868;
	ld.param.u32 	%r1646, [ResizeHorizontalFilter_param_3];
	setp.eq.s32 	%p348, %r1646, 0;
	@%p348 bra 	BB11_382;

	ld.shared.f32 	%f869, [%r525];
	add.f32 	%f870, %f869, %f1113;
	st.shared.f32 	[%r525], %f870;

BB11_382:
	bar.sync 	0;
	add.s32 	%r1846, %r1846, 1;
	setp.lt.u32 	%p349, %r1846, %r32;
	@%p349 bra 	BB11_378;

BB11_383:
	@!%p6 bra 	BB11_400;

	ld.shared.f32 	%f216, [%r521];
	setp.neu.f32 	%p350, %f216, 0f00000000;
	setp.neu.f32 	%p351, %f216, 0f3F800000;
	and.pred  	%p7, %p350, %p351;
	add.s32 	%r1639, %r29, %r27;
	add.s32 	%r1640, %r1639, %r562;
	shl.b32 	%r1641, %r1640, 4;
	ld.param.u32 	%r1649, [ResizeHorizontalFilter_param_5];
	add.s32 	%r528, %r1649, %r1641;
	ld.param.u32 	%r1645, [ResizeHorizontalFilter_param_3];
	setp.eq.s32 	%p352, %r1645, 0;
	@%p352 bra 	BB11_394;

	ld.shared.f32 	%f1115, [%r522];
	ld.shared.v4.f32 	{%f1122, %f1123, %f1124, %f1125}, [%r520];
	@%p7 bra 	BB11_386;
	bra.uni 	BB11_390;

BB11_386:
	setp.lt.f32 	%p353, %f216, 0f00000000;
	selp.f32 	%f218, 0fBF800000, 0f3F800000, %p353;
	mul.f32 	%f871, %f218, %f216;
	setp.ltu.f32 	%p354, %f871, 0f00000000;
	@%p354 bra 	BB11_388;

	rcp.approx.f32 	%f1114, %f216;
	bra.uni 	BB11_389;

BB11_388:
	mul.f32 	%f1114, %f218, 0f7F800000;

BB11_389:
	mul.f32 	%f1122, %f1122, %f1114;
	mul.f32 	%f1123, %f1123, %f1114;
	mul.f32 	%f1124, %f1124, %f1114;
	mul.f32 	%f1125, %f1125, %f1114;
	mul.f32 	%f1115, %f1115, %f1114;

BB11_390:
	setp.lt.f32 	%p355, %f1115, 0f00000000;
	selp.f32 	%f224, 0fBF800000, 0f3F800000, %p355;
	mul.f32 	%f875, %f224, %f1115;
	setp.ltu.f32 	%p356, %f875, 0f00000000;
	@%p356 bra 	BB11_392;

	rcp.approx.f32 	%f1116, %f1115;
	bra.uni 	BB11_393;

BB11_392:
	mul.f32 	%f1116, %f224, 0f7F800000;

BB11_393:
	mul.f32 	%f877, %f1116, %f1122;
	mov.f32 	%f878, 0f00000000;
	max.f32 	%f879, %f877, %f878;
	mov.f32 	%f880, 0f477FFF00;
	min.f32 	%f881, %f879, %f880;
	add.f32 	%f882, %f881, 0f3F000000;
	mul.f32 	%f884, %f1116, %f1123;
	max.f32 	%f885, %f884, %f878;
	min.f32 	%f886, %f885, %f880;
	add.f32 	%f887, %f886, 0f3F000000;
	mul.f32 	%f889, %f1116, %f1124;
	max.f32 	%f890, %f889, %f878;
	min.f32 	%f891, %f890, %f880;
	add.f32 	%f892, %f891, 0f3F000000;
	max.f32 	%f894, %f1125, %f878;
	min.f32 	%f895, %f894, %f880;
	add.f32 	%f896, %f895, 0f3F000000;
	st.global.v4.f32 	[%r528], {%f882, %f887, %f892, %f896};
	bra.uni 	BB11_400;

BB11_394:
	ld.shared.v4.f32 	{%f1118, %f1119, %f1120, %f1121}, [%r520];
	@%p7 bra 	BB11_395;
	bra.uni 	BB11_399;

BB11_395:
	setp.lt.f32 	%p357, %f216, 0f00000000;
	selp.f32 	%f228, 0fBF800000, 0f3F800000, %p357;
	mul.f32 	%f897, %f228, %f216;
	setp.ltu.f32 	%p358, %f897, 0f00000000;
	@%p358 bra 	BB11_397;

	rcp.approx.f32 	%f1117, %f216;
	bra.uni 	BB11_398;

BB11_397:
	mul.f32 	%f1117, %f228, 0f7F800000;

BB11_398:
	mul.f32 	%f1118, %f1118, %f1117;
	mul.f32 	%f1119, %f1119, %f1117;
	mul.f32 	%f1120, %f1120, %f1117;
	mul.f32 	%f1121, %f1121, %f1117;

BB11_399:
	mov.f32 	%f902, 0f00000000;
	max.f32 	%f903, %f1118, %f902;
	mov.f32 	%f904, 0f477FFF00;
	min.f32 	%f905, %f903, %f904;
	add.f32 	%f906, %f905, 0f3F000000;
	max.f32 	%f908, %f1119, %f902;
	min.f32 	%f909, %f908, %f904;
	add.f32 	%f910, %f909, 0f3F000000;
	max.f32 	%f912, %f1120, %f902;
	min.f32 	%f913, %f912, %f904;
	add.f32 	%f914, %f913, 0f3F000000;
	max.f32 	%f916, %f1121, %f902;
	min.f32 	%f917, %f916, %f904;
	add.f32 	%f918, %f917, 0f3F000000;
	st.global.v4.f32 	[%r528], {%f906, %f910, %f914, %f918};

BB11_400:
	add.s32 	%r1711, %r1711, 1;
	setp.lt.u32 	%p359, %r1711, %r26;
	@%p359 bra 	BB11_8;

BB11_401:
	ret;
}

.entry ResizeHorizontalFilterSinc(
	.param .u32 .ptr .global .align 16 ResizeHorizontalFilterSinc_param_0,
	.param .u32 ResizeHorizontalFilterSinc_param_1,
	.param .u32 ResizeHorizontalFilterSinc_param_2,
	.param .u32 ResizeHorizontalFilterSinc_param_3,
	.param .f32 ResizeHorizontalFilterSinc_param_4,
	.param .u32 .ptr .global .align 16 ResizeHorizontalFilterSinc_param_5,
	.param .u32 ResizeHorizontalFilterSinc_param_6,
	.param .u32 ResizeHorizontalFilterSinc_param_7,
	.param .u32 ResizeHorizontalFilterSinc_param_8,
	.param .u32 ResizeHorizontalFilterSinc_param_9,
	.param .u32 .ptr .global .align 4 ResizeHorizontalFilterSinc_param_10,
	.param .f32 ResizeHorizontalFilterSinc_param_11,
	.param .f32 ResizeHorizontalFilterSinc_param_12,
	.param .f32 ResizeHorizontalFilterSinc_param_13,
	.param .f32 ResizeHorizontalFilterSinc_param_14,
	.param .u32 .ptr .shared .align 16 ResizeHorizontalFilterSinc_param_15,
	.param .u32 ResizeHorizontalFilterSinc_param_16,
	.param .u32 ResizeHorizontalFilterSinc_param_17,
	.param .u32 ResizeHorizontalFilterSinc_param_18,
	.param .u32 .ptr .shared .align 16 ResizeHorizontalFilterSinc_param_19,
	.param .u32 .ptr .shared .align 4 ResizeHorizontalFilterSinc_param_20,
	.param .u32 .ptr .shared .align 4 ResizeHorizontalFilterSinc_param_21
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<479>;
	.reg .pred 	%p<66>;
	.reg .s32 	%r<189>;


	ld.param.f32 	%f1, [ResizeHorizontalFilterSinc_param_4];
	ld.param.u32 	%r5, [ResizeHorizontalFilterSinc_param_6];
	ld.param.f32 	%f85, [ResizeHorizontalFilterSinc_param_12];
	ld.param.u32 	%r8, [ResizeHorizontalFilterSinc_param_17];
	// inline asm
	mov.u32 	%r71, %envreg0;
	// inline asm
	// inline asm
	mov.u32 	%r72, %ctaid.x;
	// inline asm
	add.s32 	%r76, %r72, %r71;
	mul.lo.s32 	%r15, %r76, %r8;
	mad.lo.s32 	%r74, %r76, %r8, %r8;
	// inline asm
	min.u32 	%r73, %r74, %r5;
	// inline asm
	rcp.approx.f32 	%f86, %f1;
	mov.f32 	%f87, 0f3F800000;
	add.f32 	%f88, %f86, 0f00000000;
	max.f32 	%f5, %f88, %f87;
	mul.f32 	%f89, %f5, %f85;
	mov.f32 	%f90, 0f3F000000;
	max.f32 	%f6, %f89, %f90;
	setp.lt.f32 	%p7, %f5, 0f00000000;
	selp.f32 	%f7, 0fBF800000, 0f3F800000, %p7;
	mul.f32 	%f91, %f7, %f5;
	setp.ltu.f32 	%p8, %f91, 0f00000000;
	@%p8 bra 	BB12_2;

	rcp.approx.f32 	%f448, %f5;
	bra.uni 	BB12_3;

BB12_2:
	mul.f32 	%f448, %f7, 0f7F800000;

BB12_3:
	cvt.rn.f32.u32 	%f92, %r15;
	add.f32 	%f93, %f92, 0f3F000000;
	ld.param.f32 	%f441, [ResizeHorizontalFilterSinc_param_4];
	div.full.f32 	%f94, %f93, %f441;
	add.f32 	%f95, %f94, 0f00000000;
	sub.f32 	%f96, %f95, %f6;
	add.f32 	%f97, %f96, 0f3F000000;
	cvt.rzi.s32.f32 	%r78, %f97;
	mov.u32 	%r79, 0;
	// inline asm
	max.s32 	%r77, %r78, %r79;
	// inline asm
	ld.param.u32 	%r171, [ResizeHorizontalFilterSinc_param_16];
	add.s32 	%r81, %r77, %r171;
	ld.param.u32 	%r160, [ResizeHorizontalFilterSinc_param_1];
	// inline asm
	min.s32 	%r80, %r81, %r160;
	// inline asm
	// inline asm
	mov.u32 	%r83, %envreg4;
	// inline asm
	// inline asm
	mov.u32 	%r84, %ntid.y;
	// inline asm
	// inline asm
	mov.u32 	%r85, %ctaid.y;
	// inline asm
	// inline asm
	mov.u32 	%r86, %tid.y;
	// inline asm
	add.s32 	%r89, %r86, %r83;
	mad.lo.s32 	%r18, %r85, %r84, %r89;
	mul.lo.s32 	%r19, %r18, %r160;
	sub.s32 	%r20, %r80, %r77;
	// inline asm
	mov.u32 	%r87, %ntid.x;
	// inline asm
	// inline asm
	mov.u32 	%r88, %tid.x;
	// inline asm
	setp.ge.u32 	%p9, %r88, %r20;
	mov.u32 	%r182, %r88;
	@%p9 bra 	BB12_6;

	add.s32 	%r23, %r19, %r77;

BB12_5:
	add.s32 	%r90, %r23, %r182;
	shl.b32 	%r91, %r90, 4;
	ld.param.u32 	%r159, [ResizeHorizontalFilterSinc_param_0];
	add.s32 	%r92, %r159, %r91;
	shl.b32 	%r93, %r182, 4;
	ld.param.u32 	%r170, [ResizeHorizontalFilterSinc_param_15];
	add.s32 	%r94, %r170, %r93;
	ld.global.v4.f32 	{%f436, %f437, %f438, %f439}, [%r92];
	st.shared.v4.f32 	[%r94], {%f436, %f437, %f438, %f439};
	add.s32 	%r182, %r182, %r87;
	setp.lt.u32 	%p10, %r182, %r20;
	@%p10 bra 	BB12_5;

BB12_6:
	membar.gl;
	bar.sync 	0;
	ld.param.u32 	%r173, [ResizeHorizontalFilterSinc_param_18];
	add.s32 	%r95, %r173, %r73;
	add.s32 	%r96, %r95, -1;
	sub.s32 	%r97, %r96, %r15;
	div.u32 	%r26, %r97, %r173;
	setp.eq.s32 	%p11, %r26, 0;
	@%p11 bra 	BB12_89;

	ld.param.u32 	%r167, [ResizeHorizontalFilterSinc_param_6];
	mul.lo.s32 	%r27, %r18, %r167;
	ld.param.u32 	%r161, [ResizeHorizontalFilterSinc_param_1];
	cvt.rn.f32.u32 	%f11, %r161;
	neg.s32 	%r28, %r77;
	mov.u32 	%r184, 0;
	ld.param.u32 	%r172, [ResizeHorizontalFilterSinc_param_17];
	mul.lo.s32 	%r100, %r172, %r76;
	neg.s32 	%r183, %r100;

BB12_8:
	ld.param.u32 	%r175, [ResizeHorizontalFilterSinc_param_18];
	mad.lo.s32 	%r32, %r184, %r175, %r15;
	add.s32 	%r102, %r32, %r175;
	// inline asm
	min.u32 	%r101, %r102, %r73;
	// inline asm
	sub.s32 	%r34, %r101, %r32;
	// inline asm
	mov.u32 	%r104, %tid.x;
	// inline asm
	// inline asm
	mov.u32 	%r105, %ntid.x;
	// inline asm
	div.u32 	%r37, %r105, %r34;
	// inline asm
	mov.u32 	%r106, %ntid.x;
	// inline asm
	div.u32 	%r107, %r106, %r34;
	div.u32 	%r108, %r104, %r107;
	setp.lt.u32 	%p12, %r108, %r34;
	selp.b32 	%r38, %r108, -1, %p12;
	setp.eq.s32 	%p1, %r38, -1;
	@%p1 bra 	BB12_60;

	add.s32 	%r109, %r38, %r32;
	cvt.rn.f32.s32 	%f98, %r109;
	add.f32 	%f99, %f98, 0f3F000000;
	ld.param.f32 	%f440, [ResizeHorizontalFilterSinc_param_4];
	div.full.f32 	%f100, %f99, %f440;
	add.f32 	%f12, %f100, 0f00000000;
	mov.f32 	%f461, 0f00000000;
	sub.f32 	%f102, %f12, %f6;
	add.f32 	%f103, %f102, 0f3F000000;
	max.f32 	%f104, %f103, %f461;
	cvt.rzi.u32.f32 	%r39, %f104;
	add.f32 	%f105, %f12, %f6;
	add.f32 	%f106, %f105, 0f3F000000;
	min.f32 	%f107, %f106, %f11;
	cvt.rzi.u32.f32 	%r40, %f107;
	sub.s32 	%r41, %r40, %r39;
	div.u32 	%r110, %r41, %r37;
	mul.lo.s32 	%r111, %r110, %r37;
	setp.ne.s32 	%p2, %r111, %r41;
	selp.u32 	%r112, 1, 0, %p2;
	add.s32 	%r42, %r112, %r110;
	rem.u32 	%r43, %r104, %r37;
	mul.lo.s32 	%r187, %r42, %r43;
	setp.ge.u32 	%p13, %r187, %r41;
	@%p13 bra 	BB12_60;

	add.s32 	%r114, %r187, %r42;
	// inline asm
	min.u32 	%r113, %r114, %r41;
	// inline asm
	setp.lt.u32 	%p3, %r187, %r113;
	ld.param.u32 	%r165, [ResizeHorizontalFilterSinc_param_3];
	setp.eq.s32 	%p14, %r165, 0;
	@%p14 bra 	BB12_35;

	@!%p3 bra 	BB12_60;

	add.s32 	%r116, %r28, %r39;
	add.s32 	%r117, %r101, %r183;
	div.u32 	%r118, %r105, %r117;
	div.u32 	%r120, %r41, %r118;
	add.s32 	%r122, %r120, %r112;
	mad.lo.s32 	%r123, %r43, %r122, %r116;
	shl.b32 	%r124, %r123, 4;
	ld.param.u32 	%r169, [ResizeHorizontalFilterSinc_param_15];
	add.s32 	%r185, %r169, %r124;
	mov.f32 	%f475, %f461;
	mov.f32 	%f476, %f461;
	mov.f32 	%f477, %f461;
	mov.f32 	%f478, %f461;
	mov.f32 	%f462, %f461;

BB12_13:
	ld.shared.v4.f32 	{%f424, %f425, %f426, %f427}, [%r185];
	add.s32 	%r125, %r39, %r187;
	cvt.rn.f32.u32 	%f112, %r125;
	sub.f32 	%f113, %f112, %f12;
	add.f32 	%f114, %f113, 0f3F000000;
	mul.f32 	%f115, %f448, %f114;
	ld.param.f32 	%f447, [ResizeHorizontalFilterSinc_param_14];
	div.full.f32 	%f111, %f115, %f447;
	// inline asm
	abs.f32 	%f110, %f111;
	// inline asm
	ld.param.f32 	%f445, [ResizeHorizontalFilterSinc_param_13];
	setp.lt.f32 	%p15, %f445, 0f00000000;
	@%p15 bra 	BB12_23;

	ld.param.f32 	%f442, [ResizeHorizontalFilterSinc_param_11];
	mul.f32 	%f16, %f110, %f442;
	setp.eq.f32 	%p16, %f16, 0f00000000;
	@%p16 bra 	BB12_23;

	mul.f32 	%f17, %f16, 0f40490FDC;
	setp.eq.f32 	%p17, %f16, 0f7F800000;
	@%p17 bra 	BB12_21;

	setp.eq.f32 	%p18, %f16, 0fFF800000;
	or.pred  	%p20, %p18, %p16;
	@%p20 bra 	BB12_21;

	mov.f32 	%f120, 0f40000000;
	mul.rn.f32 	%f117, %f120, %f16;
	// inline asm
	cvt.rni.f32.f32 	%f116, %f117;
	// inline asm
	cvt.rzi.s32.f32 	%r126, %f116;
	neg.f32 	%f121, %f116;
	mul.rn.f32 	%f123, %f121, %f90;
	add.f32 	%f124, %f123, %f16;
	mov.f32 	%f125, 0f40490FDB;
	mul.rn.f32 	%f126, %f124, %f125;
	// inline asm
	abs.f32 	%f118, %f16;
	// inline asm
	setp.gt.f32 	%p21, %f118, 0f4B800000;
	selp.f32 	%f18, 0f00000000, %f126, %p21;
	selp.b32 	%r49, 0, %r126, %p21;
	and.b32  	%r127, %r49, 1;
	setp.eq.s32 	%p22, %r127, 0;
	mul.rn.f32 	%f19, %f18, %f18;
	@%p22 bra 	BB12_19;

	mov.f32 	%f127, 0f37CCF5CE;
	mul.rn.f32 	%f128, %f127, %f19;
	add.f32 	%f129, %f128, 0fBAB6061A;
	mul.rn.f32 	%f130, %f129, %f19;
	add.f32 	%f131, %f130, 0f3D2AAAA5;
	mul.rn.f32 	%f132, %f131, %f19;
	add.f32 	%f133, %f132, 0fBF000000;
	mul.rn.f32 	%f134, %f133, %f19;
	add.f32 	%f449, %f134, 0f3F800000;
	bra.uni 	BB12_20;

BB12_19:
	mov.f32 	%f135, 0fB94CA1F9;
	mul.rn.f32 	%f136, %f135, %f19;
	add.f32 	%f137, %f136, 0f3C08839E;
	mul.rn.f32 	%f138, %f137, %f19;
	add.f32 	%f139, %f138, 0fBE2AAAA3;
	mul.rn.f32 	%f140, %f139, %f19;
	mul.rn.f32 	%f141, %f140, %f18;
	add.f32 	%f449, %f141, %f18;

BB12_20:
	and.b32  	%r128, %r49, 2;
	setp.eq.s32 	%p23, %r128, 0;
	neg.f32 	%f142, %f449;
	selp.f32 	%f450, %f449, %f142, %p23;
	bra.uni 	BB12_22;

BB12_21:
	mov.f32 	%f143, 0f00000000;
	mul.rn.f32 	%f450, %f16, %f143;

BB12_22:
	div.full.f32 	%f451, %f450, %f17;
	bra.uni 	BB12_24;

BB12_23:
	mov.f32 	%f451, 0f3F800000;

BB12_24:
	setp.neu.f32 	%p24, %f110, 0f00000000;
	@%p24 bra 	BB12_26;

	mov.f32 	%f454, %f87;
	bra.uni 	BB12_34;

BB12_26:
	mul.f32 	%f28, %f110, 0f40490FDC;
	setp.eq.f32 	%p25, %f110, 0f7F800000;
	@%p25 bra 	BB12_32;

	setp.eq.f32 	%p26, %f110, 0fFF800000;
	setp.eq.f32 	%p27, %f110, 0f00000000;
	or.pred  	%p28, %p26, %p27;
	@%p28 bra 	BB12_32;

	mov.f32 	%f150, 0f40000000;
	mul.rn.f32 	%f147, %f150, %f110;
	// inline asm
	cvt.rni.f32.f32 	%f146, %f147;
	// inline asm
	cvt.rzi.s32.f32 	%r129, %f146;
	neg.f32 	%f151, %f146;
	mul.rn.f32 	%f153, %f151, %f90;
	add.f32 	%f154, %f153, %f110;
	mov.f32 	%f155, 0f40490FDB;
	mul.rn.f32 	%f156, %f154, %f155;
	// inline asm
	abs.f32 	%f148, %f110;
	// inline asm
	setp.gt.f32 	%p29, %f148, 0f4B800000;
	selp.f32 	%f29, 0f00000000, %f156, %p29;
	selp.b32 	%r50, 0, %r129, %p29;
	and.b32  	%r130, %r50, 1;
	setp.eq.s32 	%p30, %r130, 0;
	mul.rn.f32 	%f30, %f29, %f29;
	@%p30 bra 	BB12_30;

	mov.f32 	%f157, 0f37CCF5CE;
	mul.rn.f32 	%f158, %f157, %f30;
	add.f32 	%f159, %f158, 0fBAB6061A;
	mul.rn.f32 	%f160, %f159, %f30;
	add.f32 	%f161, %f160, 0f3D2AAAA5;
	mul.rn.f32 	%f162, %f161, %f30;
	add.f32 	%f163, %f162, 0fBF000000;
	mul.rn.f32 	%f164, %f163, %f30;
	add.f32 	%f452, %f164, 0f3F800000;
	bra.uni 	BB12_31;

BB12_30:
	mov.f32 	%f165, 0fB94CA1F9;
	mul.rn.f32 	%f166, %f165, %f30;
	add.f32 	%f167, %f166, 0f3C08839E;
	mul.rn.f32 	%f168, %f167, %f30;
	add.f32 	%f169, %f168, 0fBE2AAAA3;
	mul.rn.f32 	%f170, %f169, %f30;
	mul.rn.f32 	%f171, %f170, %f29;
	add.f32 	%f452, %f171, %f29;

BB12_31:
	and.b32  	%r131, %r50, 2;
	setp.eq.s32 	%p31, %r131, 0;
	neg.f32 	%f172, %f452;
	selp.f32 	%f453, %f452, %f172, %p31;
	bra.uni 	BB12_33;

BB12_32:
	mov.f32 	%f173, 0f00000000;
	mul.rn.f32 	%f453, %f110, %f173;

BB12_33:
	div.full.f32 	%f37, %f453, %f28;
	mov.f32 	%f454, %f37;

BB12_34:
	mov.f32 	%f38, %f454;
	mul.f32 	%f174, %f451, %f38;
	mul.f32 	%f175, %f174, 0f377BA882;
	mov.f32 	%f177, 0f477FFF00;
	sub.f32 	%f178, %f177, %f427;
	mul.f32 	%f179, %f175, %f178;
	fma.rn.f32 	%f182, %f179, %f424, %f475;
	fma.rn.f32 	%f185, %f179, %f425, %f476;
	fma.rn.f32 	%f188, %f179, %f426, %f477;
	fma.rn.f32 	%f190, %f174, %f427, %f478;
	mov.f32 	%f475, %f182;
	mov.f32 	%f476, %f185;
	mov.f32 	%f477, %f188;
	mov.f32 	%f478, %f190;
	fma.rn.f32 	%f461, %f451, %f38, %f461;
	fma.rn.f32 	%f462, %f175, %f178, %f462;
	add.s32 	%r185, %r185, 16;
	add.s32 	%r187, %r187, 1;
	setp.lt.u32 	%p32, %r187, %r113;
	@%p32 bra 	BB12_13;
	bra.uni 	BB12_61;

BB12_35:
	@!%p3 bra 	BB12_60;

	add.s32 	%r132, %r28, %r39;
	add.s32 	%r133, %r101, %r183;
	div.u32 	%r134, %r105, %r133;
	div.u32 	%r136, %r41, %r134;
	add.s32 	%r138, %r136, %r112;
	mad.lo.s32 	%r139, %r43, %r138, %r132;
	shl.b32 	%r140, %r139, 4;
	ld.param.u32 	%r168, [ResizeHorizontalFilterSinc_param_15];
	add.s32 	%r186, %r168, %r140;
	ld.param.f32 	%f444, [ResizeHorizontalFilterSinc_param_13];
	setp.lt.f32 	%p4, %f444, 0f00000000;
	mov.f32 	%f461, 0f00000000;
	mov.f32 	%f475, %f461;
	mov.f32 	%f476, %f461;
	mov.f32 	%f477, %f461;
	mov.f32 	%f478, %f461;

BB12_37:
	ld.shared.v4.f32 	{%f412, %f413, %f414, %f415}, [%r186];
	add.s32 	%r141, %r39, %r187;
	cvt.rn.f32.u32 	%f194, %r141;
	sub.f32 	%f195, %f194, %f12;
	add.f32 	%f196, %f195, 0f3F000000;
	mul.f32 	%f197, %f448, %f196;
	ld.param.f32 	%f446, [ResizeHorizontalFilterSinc_param_14];
	div.full.f32 	%f193, %f197, %f446;
	// inline asm
	abs.f32 	%f192, %f193;
	// inline asm
	@%p4 bra 	BB12_47;

	ld.param.f32 	%f443, [ResizeHorizontalFilterSinc_param_11];
	mul.f32 	%f43, %f192, %f443;
	setp.eq.f32 	%p33, %f43, 0f00000000;
	@%p33 bra 	BB12_47;

	mul.f32 	%f44, %f43, 0f40490FDC;
	setp.eq.f32 	%p34, %f43, 0f7F800000;
	@%p34 bra 	BB12_45;

	setp.eq.f32 	%p35, %f43, 0fFF800000;
	or.pred  	%p37, %p35, %p33;
	@%p37 bra 	BB12_45;

	mov.f32 	%f202, 0f40000000;
	mul.rn.f32 	%f199, %f202, %f43;
	// inline asm
	cvt.rni.f32.f32 	%f198, %f199;
	// inline asm
	cvt.rzi.s32.f32 	%r142, %f198;
	neg.f32 	%f203, %f198;
	mul.rn.f32 	%f205, %f203, %f90;
	add.f32 	%f206, %f205, %f43;
	mov.f32 	%f207, 0f40490FDB;
	mul.rn.f32 	%f208, %f206, %f207;
	// inline asm
	abs.f32 	%f200, %f43;
	// inline asm
	setp.gt.f32 	%p38, %f200, 0f4B800000;
	selp.f32 	%f45, 0f00000000, %f208, %p38;
	selp.b32 	%r56, 0, %r142, %p38;
	and.b32  	%r143, %r56, 1;
	setp.eq.s32 	%p39, %r143, 0;
	mul.rn.f32 	%f46, %f45, %f45;
	@%p39 bra 	BB12_43;

	mov.f32 	%f209, 0f37CCF5CE;
	mul.rn.f32 	%f210, %f209, %f46;
	add.f32 	%f211, %f210, 0fBAB6061A;
	mul.rn.f32 	%f212, %f211, %f46;
	add.f32 	%f213, %f212, 0f3D2AAAA5;
	mul.rn.f32 	%f214, %f213, %f46;
	add.f32 	%f215, %f214, 0fBF000000;
	mul.rn.f32 	%f216, %f215, %f46;
	add.f32 	%f455, %f216, 0f3F800000;
	bra.uni 	BB12_44;

BB12_43:
	mov.f32 	%f217, 0fB94CA1F9;
	mul.rn.f32 	%f218, %f217, %f46;
	add.f32 	%f219, %f218, 0f3C08839E;
	mul.rn.f32 	%f220, %f219, %f46;
	add.f32 	%f221, %f220, 0fBE2AAAA3;
	mul.rn.f32 	%f222, %f221, %f46;
	mul.rn.f32 	%f223, %f222, %f45;
	add.f32 	%f455, %f223, %f45;

BB12_44:
	and.b32  	%r144, %r56, 2;
	setp.eq.s32 	%p40, %r144, 0;
	neg.f32 	%f224, %f455;
	selp.f32 	%f456, %f455, %f224, %p40;
	bra.uni 	BB12_46;

BB12_45:
	mov.f32 	%f225, 0f00000000;
	mul.rn.f32 	%f456, %f43, %f225;

BB12_46:
	div.full.f32 	%f457, %f456, %f44;
	bra.uni 	BB12_48;

BB12_47:
	mov.f32 	%f457, 0f3F800000;

BB12_48:
	setp.neu.f32 	%p41, %f192, 0f00000000;
	@%p41 bra 	BB12_50;

	mov.f32 	%f460, 0f3F800000;
	bra.uni 	BB12_58;

BB12_50:
	mul.f32 	%f55, %f192, 0f40490FDC;
	setp.eq.f32 	%p42, %f192, 0f7F800000;
	@%p42 bra 	BB12_56;

	setp.eq.f32 	%p43, %f192, 0fFF800000;
	setp.eq.f32 	%p44, %f192, 0f00000000;
	or.pred  	%p45, %p43, %p44;
	@%p45 bra 	BB12_56;

	mov.f32 	%f232, 0f40000000;
	mul.rn.f32 	%f229, %f232, %f192;
	// inline asm
	cvt.rni.f32.f32 	%f228, %f229;
	// inline asm
	cvt.rzi.s32.f32 	%r145, %f228;
	neg.f32 	%f233, %f228;
	mul.rn.f32 	%f235, %f233, %f90;
	add.f32 	%f236, %f235, %f192;
	mov.f32 	%f237, 0f40490FDB;
	mul.rn.f32 	%f238, %f236, %f237;
	// inline asm
	abs.f32 	%f230, %f192;
	// inline asm
	setp.gt.f32 	%p46, %f230, 0f4B800000;
	selp.f32 	%f56, 0f00000000, %f238, %p46;
	selp.b32 	%r57, 0, %r145, %p46;
	and.b32  	%r146, %r57, 1;
	setp.eq.s32 	%p47, %r146, 0;
	mul.rn.f32 	%f57, %f56, %f56;
	@%p47 bra 	BB12_54;

	mov.f32 	%f239, 0f37CCF5CE;
	mul.rn.f32 	%f240, %f239, %f57;
	add.f32 	%f241, %f240, 0fBAB6061A;
	mul.rn.f32 	%f242, %f241, %f57;
	add.f32 	%f243, %f242, 0f3D2AAAA5;
	mul.rn.f32 	%f244, %f243, %f57;
	add.f32 	%f245, %f244, 0fBF000000;
	mul.rn.f32 	%f246, %f245, %f57;
	add.f32 	%f458, %f246, 0f3F800000;
	bra.uni 	BB12_55;

BB12_54:
	mov.f32 	%f247, 0fB94CA1F9;
	mul.rn.f32 	%f248, %f247, %f57;
	add.f32 	%f249, %f248, 0f3C08839E;
	mul.rn.f32 	%f250, %f249, %f57;
	add.f32 	%f251, %f250, 0fBE2AAAA3;
	mul.rn.f32 	%f252, %f251, %f57;
	mul.rn.f32 	%f253, %f252, %f56;
	add.f32 	%f458, %f253, %f56;

BB12_55:
	and.b32  	%r147, %r57, 2;
	setp.eq.s32 	%p48, %r147, 0;
	neg.f32 	%f254, %f458;
	selp.f32 	%f459, %f458, %f254, %p48;
	bra.uni 	BB12_57;

BB12_56:
	mov.f32 	%f255, 0f00000000;
	mul.rn.f32 	%f459, %f192, %f255;

BB12_57:
	div.full.f32 	%f460, %f459, %f55;

BB12_58:
	mul.f32 	%f256, %f457, %f460;
	fma.rn.f32 	%f475, %f256, %f412, %f475;
	fma.rn.f32 	%f476, %f256, %f413, %f476;
	fma.rn.f32 	%f477, %f256, %f414, %f477;
	fma.rn.f32 	%f478, %f256, %f415, %f478;
	fma.rn.f32 	%f461, %f457, %f460, %f461;
	add.s32 	%r186, %r186, 16;
	add.s32 	%r187, %r187, 1;
	setp.lt.u32 	%p49, %r187, %r113;
	@%p49 bra 	BB12_37;

	mov.f32 	%f462, 0f00000000;
	bra.uni 	BB12_61;

BB12_60:
	mov.f32 	%f462, 0f00000000;
	mov.f32 	%f475, %f462;
	mov.f32 	%f476, %f462;
	mov.f32 	%f477, %f462;
	mov.f32 	%f478, %f462;
	mov.f32 	%f461, %f462;

BB12_61:
	shl.b32 	%r148, %r104, 4;
	ld.param.u32 	%r177, [ResizeHorizontalFilterSinc_param_19];
	add.s32 	%r60, %r177, %r148;
	shl.b32 	%r149, %r104, 2;
	ld.param.u32 	%r179, [ResizeHorizontalFilterSinc_param_20];
	add.s32 	%r61, %r179, %r149;
	ld.param.u32 	%r181, [ResizeHorizontalFilterSinc_param_21];
	add.s32 	%r62, %r181, %r149;
	setp.lt.u32 	%p5, %r104, %r34;
	setp.ge.u32 	%p50, %r104, %r34;
	@%p50 bra 	BB12_64;

	mov.f32 	%f263, 0f00000000;
	st.shared.v4.f32 	[%r60], {%f263, %f263, %f263, %f263};
	mov.u32 	%r150, 0;
	st.shared.u32 	[%r61], %r150;
	ld.param.u32 	%r164, [ResizeHorizontalFilterSinc_param_3];
	setp.eq.s32 	%p51, %r164, 0;
	@%p51 bra 	BB12_64;

	st.shared.u32 	[%r62], %r150;

BB12_64:
	bar.sync 	0;
	setp.eq.s32 	%p52, %r37, 0;
	@%p52 bra 	BB12_71;

	shl.b32 	%r153, %r38, 4;
	ld.param.u32 	%r176, [ResizeHorizontalFilterSinc_param_19];
	add.s32 	%r63, %r176, %r153;
	shl.b32 	%r154, %r38, 2;
	ld.param.u32 	%r178, [ResizeHorizontalFilterSinc_param_20];
	add.s32 	%r64, %r178, %r154;
	ld.param.u32 	%r180, [ResizeHorizontalFilterSinc_param_21];
	add.s32 	%r65, %r180, %r154;
	mov.u32 	%r188, 0;

BB12_66:
	@%p1 bra 	BB12_70;

	rem.u32 	%r155, %r104, %r37;
	setp.ne.s32 	%p53, %r188, %r155;
	@%p53 bra 	BB12_70;

	ld.shared.v4.f32 	{%f372, %f373, %f374, %f375}, [%r63];
	add.f32 	%f376, %f372, %f475;
	add.f32 	%f377, %f373, %f476;
	add.f32 	%f378, %f374, %f477;
	add.f32 	%f379, %f375, %f478;
	st.shared.v4.f32 	[%r63], {%f376, %f377, %f378, %f379};
	ld.shared.f32 	%f264, [%r64];
	add.f32 	%f265, %f264, %f461;
	st.shared.f32 	[%r64], %f265;
	ld.param.u32 	%r163, [ResizeHorizontalFilterSinc_param_3];
	setp.eq.s32 	%p54, %r163, 0;
	@%p54 bra 	BB12_70;

	ld.shared.f32 	%f266, [%r65];
	add.f32 	%f267, %f266, %f462;
	st.shared.f32 	[%r65], %f267;

BB12_70:
	bar.sync 	0;
	add.s32 	%r188, %r188, 1;
	setp.lt.u32 	%p55, %r188, %r37;
	@%p55 bra 	BB12_66;

BB12_71:
	@!%p5 bra 	BB12_88;

	ld.shared.f32 	%f69, [%r61];
	setp.neu.f32 	%p56, %f69, 0f00000000;
	setp.neu.f32 	%p57, %f69, 0f3F800000;
	and.pred  	%p6, %p56, %p57;
	add.s32 	%r156, %r32, %r27;
	add.s32 	%r157, %r156, %r104;
	shl.b32 	%r158, %r157, 4;
	ld.param.u32 	%r166, [ResizeHorizontalFilterSinc_param_5];
	add.s32 	%r68, %r166, %r158;
	ld.param.u32 	%r162, [ResizeHorizontalFilterSinc_param_3];
	setp.eq.s32 	%p58, %r162, 0;
	@%p58 bra 	BB12_82;

	ld.shared.f32 	%f464, [%r62];
	ld.shared.v4.f32 	{%f471, %f472, %f473, %f474}, [%r60];
	@%p6 bra 	BB12_74;
	bra.uni 	BB12_78;

BB12_74:
	setp.lt.f32 	%p59, %f69, 0f00000000;
	selp.f32 	%f71, 0fBF800000, 0f3F800000, %p59;
	mul.f32 	%f268, %f71, %f69;
	setp.ltu.f32 	%p60, %f268, 0f00000000;
	@%p60 bra 	BB12_76;

	rcp.approx.f32 	%f463, %f69;
	bra.uni 	BB12_77;

BB12_76:
	mul.f32 	%f463, %f71, 0f7F800000;

BB12_77:
	mul.f32 	%f471, %f471, %f463;
	mul.f32 	%f472, %f472, %f463;
	mul.f32 	%f473, %f473, %f463;
	mul.f32 	%f474, %f474, %f463;
	mul.f32 	%f464, %f464, %f463;

BB12_78:
	setp.lt.f32 	%p61, %f464, 0f00000000;
	selp.f32 	%f77, 0fBF800000, 0f3F800000, %p61;
	mul.f32 	%f272, %f77, %f464;
	setp.ltu.f32 	%p62, %f272, 0f00000000;
	@%p62 bra 	BB12_80;

	rcp.approx.f32 	%f465, %f464;
	bra.uni 	BB12_81;

BB12_80:
	mul.f32 	%f465, %f77, 0f7F800000;

BB12_81:
	mul.f32 	%f274, %f465, %f471;
	mov.f32 	%f275, 0f00000000;
	max.f32 	%f276, %f274, %f275;
	mov.f32 	%f277, 0f477FFF00;
	min.f32 	%f278, %f276, %f277;
	add.f32 	%f279, %f278, 0f3F000000;
	mul.f32 	%f281, %f465, %f472;
	max.f32 	%f282, %f281, %f275;
	min.f32 	%f283, %f282, %f277;
	add.f32 	%f284, %f283, 0f3F000000;
	mul.f32 	%f286, %f465, %f473;
	max.f32 	%f287, %f286, %f275;
	min.f32 	%f288, %f287, %f277;
	add.f32 	%f289, %f288, 0f3F000000;
	max.f32 	%f291, %f474, %f275;
	min.f32 	%f292, %f291, %f277;
	add.f32 	%f293, %f292, 0f3F000000;
	st.global.v4.f32 	[%r68], {%f279, %f284, %f289, %f293};
	bra.uni 	BB12_88;

BB12_82:
	ld.shared.v4.f32 	{%f467, %f468, %f469, %f470}, [%r60];
	@%p6 bra 	BB12_83;
	bra.uni 	BB12_87;

BB12_83:
	setp.lt.f32 	%p63, %f69, 0f00000000;
	selp.f32 	%f81, 0fBF800000, 0f3F800000, %p63;
	mul.f32 	%f294, %f81, %f69;
	setp.ltu.f32 	%p64, %f294, 0f00000000;
	@%p64 bra 	BB12_85;

	rcp.approx.f32 	%f466, %f69;
	bra.uni 	BB12_86;

BB12_85:
	mul.f32 	%f466, %f81, 0f7F800000;

BB12_86:
	mul.f32 	%f467, %f467, %f466;
	mul.f32 	%f468, %f468, %f466;
	mul.f32 	%f469, %f469, %f466;
	mul.f32 	%f470, %f470, %f466;

BB12_87:
	mov.f32 	%f299, 0f00000000;
	max.f32 	%f300, %f467, %f299;
	mov.f32 	%f301, 0f477FFF00;
	min.f32 	%f302, %f300, %f301;
	add.f32 	%f303, %f302, 0f3F000000;
	max.f32 	%f305, %f468, %f299;
	min.f32 	%f306, %f305, %f301;
	add.f32 	%f307, %f306, 0f3F000000;
	max.f32 	%f309, %f469, %f299;
	min.f32 	%f310, %f309, %f301;
	add.f32 	%f311, %f310, 0f3F000000;
	max.f32 	%f313, %f470, %f299;
	min.f32 	%f314, %f313, %f301;
	add.f32 	%f315, %f314, 0f3F000000;
	st.global.v4.f32 	[%r68], {%f303, %f307, %f311, %f315};

BB12_88:
	add.s32 	%r184, %r184, 1;
	setp.lt.u32 	%p65, %r184, %r26;
	ld.param.u32 	%r174, [ResizeHorizontalFilterSinc_param_18];
	sub.s32 	%r183, %r183, %r174;
	@%p65 bra 	BB12_8;

BB12_89:
	ret;
}

.entry ResizeVerticalFilter(
	.param .u32 .ptr .global .align 16 ResizeVerticalFilter_param_0,
	.param .u32 ResizeVerticalFilter_param_1,
	.param .u32 ResizeVerticalFilter_param_2,
	.param .u32 ResizeVerticalFilter_param_3,
	.param .f32 ResizeVerticalFilter_param_4,
	.param .u32 .ptr .global .align 16 ResizeVerticalFilter_param_5,
	.param .u32 ResizeVerticalFilter_param_6,
	.param .u32 ResizeVerticalFilter_param_7,
	.param .u32 ResizeVerticalFilter_param_8,
	.param .u32 ResizeVerticalFilter_param_9,
	.param .u32 .ptr .global .align 4 ResizeVerticalFilter_param_10,
	.param .f32 ResizeVerticalFilter_param_11,
	.param .f32 ResizeVerticalFilter_param_12,
	.param .f32 ResizeVerticalFilter_param_13,
	.param .f32 ResizeVerticalFilter_param_14,
	.param .u32 .ptr .shared .align 16 ResizeVerticalFilter_param_15,
	.param .u32 ResizeVerticalFilter_param_16,
	.param .u32 ResizeVerticalFilter_param_17,
	.param .u32 ResizeVerticalFilter_param_18,
	.param .u32 .ptr .shared .align 16 ResizeVerticalFilter_param_19,
	.param .u32 .ptr .shared .align 4 ResizeVerticalFilter_param_20,
	.param .u32 .ptr .shared .align 4 ResizeVerticalFilter_param_21
)
.reqntid 1, 256, 1
{
	.local .align 4 .b8 	__local_depot13[336];
	.reg .b32 	%SP;
	.reg .f32 	%f<1130>;
	.reg .pred 	%p<360>;
	.reg .s32 	%r<1847>;


	mov.u32 	%SP, __local_depot13;
	ld.param.f32 	%f1, [ResizeVerticalFilter_param_4];
	ld.param.u32 	%r532, [ResizeVerticalFilter_param_7];
	ld.param.f32 	%f232, [ResizeVerticalFilter_param_12];
	ld.param.u32 	%r533, [ResizeVerticalFilter_param_17];
	// inline asm
	mov.u32 	%r528, %envreg1;
	// inline asm
	// inline asm
	mov.u32 	%r529, %ctaid.y;
	// inline asm
	add.s32 	%r534, %r529, %r528;
	mul.lo.s32 	%r16, %r534, %r533;
	mad.lo.s32 	%r531, %r534, %r533, %r533;
	// inline asm
	min.u32 	%r530, %r531, %r532;
	// inline asm
	rcp.approx.f32 	%f233, %f1;
	mov.f32 	%f234, 0f3F800000;
	add.f32 	%f235, %f233, 0f00000000;
	max.f32 	%f5, %f235, %f234;
	mul.f32 	%f236, %f5, %f232;
	mov.f32 	%f237, 0f3F000000;
	max.f32 	%f6, %f236, %f237;
	setp.lt.f32 	%p8, %f5, 0f00000000;
	selp.f32 	%f7, 0fBF800000, 0f3F800000, %p8;
	mul.f32 	%f238, %f7, %f5;
	setp.ltu.f32 	%p9, %f238, 0f00000000;
	@%p9 bra 	BB13_2;

	rcp.approx.f32 	%f1052, %f5;
	bra.uni 	BB13_3;

BB13_2:
	mul.f32 	%f1052, %f7, 0f7F800000;

BB13_3:
	cvt.rn.f32.u32 	%f239, %r16;
	add.f32 	%f240, %f239, 0f3F000000;
	ld.param.f32 	%f1044, [ResizeVerticalFilter_param_4];
	div.full.f32 	%f241, %f240, %f1044;
	add.f32 	%f242, %f241, 0f00000000;
	sub.f32 	%f243, %f242, %f6;
	add.f32 	%f244, %f243, 0f3F000000;
	cvt.rzi.s32.f32 	%r536, %f244;
	mov.u32 	%r537, 0;
	// inline asm
	max.s32 	%r535, %r536, %r537;
	// inline asm
	ld.param.u32 	%r1701, [ResizeVerticalFilter_param_16];
	add.s32 	%r539, %r535, %r1701;
	ld.param.u32 	%r1643, [ResizeVerticalFilter_param_2];
	// inline asm
	min.s32 	%r538, %r539, %r1643;
	// inline asm
	// inline asm
	mov.u32 	%r541, %envreg3;
	// inline asm
	// inline asm
	mov.u32 	%r542, %ntid.x;
	// inline asm
	// inline asm
	mov.u32 	%r543, %ctaid.x;
	// inline asm
	// inline asm
	mov.u32 	%r544, %tid.x;
	// inline asm
	add.s32 	%r547, %r544, %r541;
	mad.lo.s32 	%r19, %r543, %r542, %r547;
	sub.s32 	%r20, %r538, %r535;
	// inline asm
	mov.u32 	%r545, %ntid.x;
	// inline asm
	// inline asm
	mov.u32 	%r546, %tid.x;
	// inline asm
	setp.ge.u32 	%p10, %r546, %r20;
	mov.u32 	%r1710, %r546;
	@%p10 bra 	BB13_5;

BB13_4:
	add.s32 	%r548, %r1710, %r535;
	ld.param.u32 	%r1642, [ResizeVerticalFilter_param_1];
	mad.lo.s32 	%r549, %r548, %r1642, %r19;
	shl.b32 	%r550, %r549, 4;
	ld.param.u32 	%r1641, [ResizeVerticalFilter_param_0];
	add.s32 	%r551, %r1641, %r550;
	shl.b32 	%r552, %r1710, 4;
	ld.param.u32 	%r1700, [ResizeVerticalFilter_param_15];
	add.s32 	%r553, %r1700, %r552;
	ld.global.v4.f32 	{%f1039, %f1040, %f1041, %f1042}, [%r551];
	st.shared.v4.f32 	[%r553], {%f1039, %f1040, %f1041, %f1042};
	add.s32 	%r1710, %r1710, %r545;
	setp.lt.u32 	%p11, %r1710, %r20;
	@%p11 bra 	BB13_4;

BB13_5:
	membar.gl;
	bar.sync 	0;
	ld.param.u32 	%r1702, [ResizeVerticalFilter_param_18];
	add.s32 	%r554, %r1702, %r530;
	add.s32 	%r555, %r554, -1;
	sub.s32 	%r556, %r555, %r16;
	div.u32 	%r25, %r556, %r1702;
	setp.eq.s32 	%p12, %r25, 0;
	@%p12 bra 	BB13_400;

	ld.param.u32 	%r1644, [ResizeVerticalFilter_param_2];
	cvt.rn.f32.u32 	%f11, %r1644;
	mov.f32 	%f12, 0f7F800000;
	mov.f32 	%f13, 0fFF800000;
	mov.f32 	%f14, 0f7FFFFFFF;
	mov.u32 	%r1711, 0;

BB13_7:
	ld.param.u32 	%r1703, [ResizeVerticalFilter_param_18];
	mad.lo.s32 	%r27, %r1711, %r1703, %r16;
	add.s32 	%r559, %r27, %r1703;
	// inline asm
	min.u32 	%r558, %r559, %r530;
	// inline asm
	sub.s32 	%r28, %r558, %r27;
	// inline asm
	mov.u32 	%r561, %tid.y;
	// inline asm
	// inline asm
	mov.u32 	%r562, %ntid.y;
	// inline asm
	div.u32 	%r30, %r562, %r28;
	// inline asm
	mov.u32 	%r563, %ntid.y;
	// inline asm
	div.u32 	%r564, %r563, %r28;
	div.u32 	%r565, %r561, %r564;
	setp.lt.u32 	%p13, %r565, %r28;
	selp.b32 	%r31, %r565, -1, %p13;
	setp.eq.s32 	%p1, %r31, -1;
	@%p1 bra 	BB13_371;

	add.s32 	%r566, %r31, %r27;
	cvt.rn.f32.s32 	%f245, %r566;
	add.f32 	%f246, %f245, 0f3F000000;
	ld.param.f32 	%f1043, [ResizeVerticalFilter_param_4];
	div.full.f32 	%f247, %f246, %f1043;
	add.f32 	%f15, %f247, 0f00000000;
	mov.f32 	%f1112, 0f00000000;
	sub.f32 	%f249, %f15, %f6;
	add.f32 	%f250, %f249, 0f3F000000;
	max.f32 	%f251, %f250, %f1112;
	cvt.rzi.u32.f32 	%r32, %f251;
	add.f32 	%f252, %f15, %f6;
	add.f32 	%f253, %f252, 0f3F000000;
	min.f32 	%f254, %f253, %f11;
	cvt.rzi.u32.f32 	%r567, %f254;
	sub.s32 	%r33, %r567, %r32;
	div.u32 	%r568, %r33, %r30;
	mul.lo.s32 	%r569, %r568, %r30;
	setp.ne.s32 	%p14, %r569, %r33;
	selp.u32 	%r570, 1, 0, %p14;
	add.s32 	%r34, %r570, %r568;
	rem.u32 	%r571, %r561, %r30;
	mul.lo.s32 	%r1778, %r34, %r571;
	setp.ge.u32 	%p15, %r1778, %r33;
	@%p15 bra 	BB13_371;

	add.s32 	%r573, %r1778, %r34;
	// inline asm
	min.u32 	%r572, %r573, %r33;
	// inline asm
	sub.s32 	%r575, %r32, %r535;
	add.s32 	%r1779, %r575, %r1778;
	setp.lt.u32 	%p2, %r1778, %r572;
	ld.param.u32 	%r1648, [ResizeVerticalFilter_param_3];
	setp.eq.s32 	%p16, %r1648, 0;
	@%p16 bra 	BB13_190;

	@!%p2 bra 	BB13_371;

	mov.f32 	%f1126, %f1112;
	mov.f32 	%f1127, %f1112;
	mov.f32 	%f1128, %f1112;
	mov.f32 	%f1129, %f1112;
	mov.f32 	%f1113, %f1112;

BB13_12:
	shl.b32 	%r576, %r1779, 4;
	ld.param.u32 	%r1699, [ResizeVerticalFilter_param_15];
	add.s32 	%r577, %r1699, %r576;
	ld.shared.v4.f32 	{%f1027, %f1028, %f1029, %f1030}, [%r577];
	add.s32 	%r578, %r1778, %r32;
	cvt.rn.f32.u32 	%f259, %r578;
	sub.f32 	%f260, %f259, %f15;
	add.f32 	%f261, %f260, 0f3F000000;
	mul.f32 	%f262, %f1052, %f261;
	ld.param.f32 	%f1051, [ResizeVerticalFilter_param_14];
	div.full.f32 	%f258, %f262, %f1051;
	// inline asm
	abs.f32 	%f257, %f258;
	// inline asm
	ld.param.u32 	%r1689, [ResizeVerticalFilter_param_9];
	setp.eq.s32 	%p17, %r1689, 0;
	ld.param.f32 	%f1049, [ResizeVerticalFilter_param_13];
	setp.lt.f32 	%p18, %f1049, 0f00000000;
	or.pred  	%p19, %p18, %p17;
	@%p19 bra 	BB13_100;

	ld.param.f32 	%f1045, [ResizeVerticalFilter_param_11];
	mul.f32 	%f19, %f257, %f1045;
	ld.param.u32 	%r1688, [ResizeVerticalFilter_param_9];
	setp.gt.s32 	%p20, %r1688, 2;
	@%p20 bra 	BB13_20;

	ld.param.u32 	%r1682, [ResizeVerticalFilter_param_9];
	setp.eq.s32 	%p26, %r1682, 0;
	@%p26 bra 	BB13_100;

	ld.param.u32 	%r1681, [ResizeVerticalFilter_param_9];
	setp.eq.s32 	%p27, %r1681, 1;
	@%p27 bra 	BB13_88;

	ld.param.u32 	%r1680, [ResizeVerticalFilter_param_9];
	setp.eq.s32 	%p28, %r1680, 2;
	@%p28 bra 	BB13_17;
	bra.uni 	BB13_99;

BB13_17:
	setp.lt.f32 	%p90, %f19, 0f3F800000;
	@%p90 bra 	BB13_89;

	setp.geu.f32 	%p91, %f19, 0f40000000;
	@%p91 bra 	BB13_99;

	ld.param.u32 	%r1697, [ResizeVerticalFilter_param_10];
	ld.global.f32 	%f365, [%r1697+24];
	ld.global.f32 	%f366, [%r1697+20];
	fma.rn.f32 	%f367, %f19, %f365, %f366;
	ld.global.f32 	%f368, [%r1697+16];
	fma.rn.f32 	%f369, %f19, %f367, %f368;
	ld.global.f32 	%f370, [%r1697+12];
	fma.rn.f32 	%f1061, %f19, %f369, %f370;
	bra.uni 	BB13_101;

BB13_20:
	ld.param.u32 	%r1687, [ResizeVerticalFilter_param_9];
	setp.gt.s32 	%p21, %r1687, 4;
	@%p21 bra 	BB13_26;

	ld.param.u32 	%r1684, [ResizeVerticalFilter_param_9];
	setp.eq.s32 	%p24, %r1684, 3;
	@%p24 bra 	BB13_67;

	ld.param.u32 	%r1683, [ResizeVerticalFilter_param_9];
	setp.eq.s32 	%p25, %r1683, 4;
	@%p25 bra 	BB13_23;
	bra.uni 	BB13_99;

BB13_23:
	mul.f32 	%f31, %f19, 0f40490FDC;
	setp.eq.f32 	%p49, %f31, %f12;
	setp.eq.f32 	%p50, %f31, %f13;
	or.pred  	%p51, %p49, %p50;
	@%p51 bra 	BB13_65;

	// inline asm
	abs.f32 	%f297, %f31;
	// inline asm
	setp.gt.f32 	%p52, %f297, 0f473BA700;
	@%p52 bra 	BB13_49;

	mov.f32 	%f301, 0f3F22F983;
	mul.rn.f32 	%f300, %f31, %f301;
	// inline asm
	cvt.rni.f32.f32 	%f299, %f300;
	// inline asm
	cvt.rzi.s32.f32 	%r1733, %f299;
	cvt.rn.f32.s32 	%f302, %r1733;
	mov.f32 	%f303, 0f3FC90000;
	mul.rn.f32 	%f304, %f302, %f303;
	sub.f32 	%f305, %f31, %f304;
	mov.f32 	%f306, 0f39FD8000;
	mul.rn.f32 	%f307, %f302, %f306;
	sub.f32 	%f308, %f305, %f307;
	mov.f32 	%f309, 0f34A88000;
	mul.rn.f32 	%f310, %f302, %f309;
	sub.f32 	%f311, %f308, %f310;
	mov.f32 	%f312, 0f2E85A309;
	mul.rn.f32 	%f313, %f302, %f312;
	sub.f32 	%f1055, %f311, %f313;
	bra.uni 	BB13_61;

BB13_26:
	ld.param.u32 	%r1686, [ResizeVerticalFilter_param_9];
	add.s32 	%r579, %r1686, -9;
	setp.lt.u32 	%p22, %r579, 2;
	@%p22 bra 	BB13_90;

	ld.param.u32 	%r1685, [ResizeVerticalFilter_param_9];
	setp.ne.s32 	%p23, %r1685, 5;
	@%p23 bra 	BB13_99;

	mul.f32 	%f20, %f19, 0f40490FDC;
	setp.eq.f32 	%p29, %f20, %f12;
	setp.eq.f32 	%p30, %f20, %f13;
	or.pred  	%p31, %p29, %p30;
	@%p31 bra 	BB13_47;

	// inline asm
	abs.f32 	%f263, %f20;
	// inline asm
	setp.gt.f32 	%p32, %f263, 0f473BA700;
	@%p32 bra 	BB13_31;

	mov.f32 	%f267, 0f3F22F983;
	mul.rn.f32 	%f266, %f20, %f267;
	// inline asm
	cvt.rni.f32.f32 	%f265, %f266;
	// inline asm
	cvt.rzi.s32.f32 	%r1722, %f265;
	cvt.rn.f32.s32 	%f268, %r1722;
	mov.f32 	%f269, 0f3FC90000;
	mul.rn.f32 	%f270, %f268, %f269;
	sub.f32 	%f271, %f20, %f270;
	mov.f32 	%f272, 0f39FD8000;
	mul.rn.f32 	%f273, %f268, %f272;
	sub.f32 	%f274, %f271, %f273;
	mov.f32 	%f275, 0f34A88000;
	mul.rn.f32 	%f276, %f268, %f275;
	sub.f32 	%f277, %f274, %f276;
	mov.f32 	%f278, 0f2E85A309;
	mul.rn.f32 	%f279, %f268, %f278;
	sub.f32 	%f1053, %f277, %f279;
	bra.uni 	BB13_43;

BB13_31:
	add.u32 	%r598, %SP, 168;
	mov.b32 	 %r41, %f20;
	and.b32  	%r1714, %r41, -2147483648;
	shr.u32 	%r43, %r41, 23;
	and.b32  	%r599, %r43, 255;
	add.s32 	%r600, %r599, -128;
	shl.b32 	%r601, %r41, 8;
	or.b32  	%r597, %r601, -2147483648;
	shr.u32 	%r602, %r600, 5;
	mov.u32 	%r603, 4;
	sub.s32 	%r604, %r603, %r602;
	ld.const.u32 	%r581, [__GPU_i2opi_f];
	mul.lo.s32 	%r605, %r581, %r597;
	// inline asm
	mul.hi.u32 	%r580, %r581, %r597;
	// inline asm
	st.local.u32 	[%SP+168], %r605;
	ld.const.u32 	%r584, [__GPU_i2opi_f+4];
	mul.lo.s32 	%r606, %r584, %r597;
	// inline asm
	mul.hi.u32 	%r583, %r584, %r597;
	// inline asm
	mad.lo.s32 	%r607, %r584, %r597, %r580;
	st.local.u32 	[%SP+172], %r607;
	setp.lt.u32 	%p33, %r607, %r606;
	selp.u32 	%r608, 1, 0, %p33;
	add.s32 	%r609, %r608, %r583;
	ld.const.u32 	%r587, [__GPU_i2opi_f+8];
	mul.lo.s32 	%r610, %r587, %r597;
	// inline asm
	mul.hi.u32 	%r586, %r587, %r597;
	// inline asm
	mad.lo.s32 	%r611, %r587, %r597, %r609;
	st.local.u32 	[%SP+176], %r611;
	setp.lt.u32 	%p34, %r611, %r610;
	selp.u32 	%r612, 1, 0, %p34;
	add.s32 	%r613, %r612, %r586;
	ld.const.u32 	%r590, [__GPU_i2opi_f+12];
	mul.lo.s32 	%r614, %r590, %r597;
	// inline asm
	mul.hi.u32 	%r589, %r590, %r597;
	// inline asm
	mad.lo.s32 	%r615, %r590, %r597, %r613;
	st.local.u32 	[%SP+180], %r615;
	setp.lt.u32 	%p35, %r615, %r614;
	selp.u32 	%r616, 1, 0, %p35;
	add.s32 	%r617, %r616, %r589;
	ld.const.u32 	%r593, [__GPU_i2opi_f+16];
	mul.lo.s32 	%r618, %r593, %r597;
	// inline asm
	mul.hi.u32 	%r592, %r593, %r597;
	// inline asm
	mad.lo.s32 	%r619, %r593, %r597, %r617;
	st.local.u32 	[%SP+184], %r619;
	setp.lt.u32 	%p36, %r619, %r618;
	selp.u32 	%r620, 1, 0, %p36;
	add.s32 	%r621, %r620, %r592;
	ld.const.u32 	%r596, [__GPU_i2opi_f+20];
	mul.lo.s32 	%r622, %r596, %r597;
	// inline asm
	mul.hi.u32 	%r595, %r596, %r597;
	// inline asm
	mad.lo.s32 	%r623, %r596, %r597, %r621;
	st.local.u32 	[%SP+188], %r623;
	setp.lt.u32 	%p37, %r623, %r622;
	selp.u32 	%r624, 1, 0, %p37;
	add.s32 	%r625, %r624, %r595;
	st.local.u32 	[%SP+192], %r625;
	and.b32  	%r44, %r43, 31;
	shl.b32 	%r626, %r604, 2;
	add.s32 	%r627, %r626, %r598;
	add.s32 	%r45, %r627, -16;
	ld.local.u32 	%r1712, [%r627+8];
	ld.local.u32 	%r1713, [%r627+4];
	setp.eq.s32 	%p38, %r44, 0;
	@%p38 bra 	BB13_33;

	shl.b32 	%r628, %r1712, %r44;
	neg.s32 	%r629, %r43;
	and.b32  	%r630, %r629, 31;
	shr.u32 	%r631, %r1713, %r630;
	or.b32  	%r1712, %r631, %r628;
	ld.local.u32 	%r632, [%r45+16];
	shr.u32 	%r633, %r632, %r630;
	shl.b32 	%r634, %r1713, %r44;
	or.b32  	%r1713, %r633, %r634;

BB13_33:
	shr.u32 	%r635, %r1713, 30;
	shl.b32 	%r636, %r1712, 2;
	or.b32  	%r1718, %r635, %r636;
	shl.b32 	%r53, %r1713, 2;
	setp.ne.s32 	%p39, %r53, 0;
	selp.u32 	%r637, 1, 0, %p39;
	add.s32 	%r638, %r637, %r1718;
	setp.gt.u32 	%p40, %r638, -2147483648;
	selp.u32 	%r639, 1, 0, %p40;
	shr.u32 	%r640, %r1712, 30;
	add.s32 	%r641, %r639, %r640;
	neg.s32 	%r642, %r641;
	setp.lt.s32 	%p41, %r41, 0;
	selp.b32 	%r1722, %r642, %r641, %p41;
	@%p40 bra 	BB13_35;

	mov.u32 	%r1717, %r53;
	bra.uni 	BB13_36;

BB13_35:
	not.b32 	%r643, %r1718;
	neg.s32 	%r55, %r53;
	setp.eq.s32 	%p42, %r53, 0;
	selp.u32 	%r644, 1, 0, %p42;
	add.s32 	%r1718, %r644, %r643;
	xor.b32  	%r1714, %r1714, -2147483648;
	mov.u32 	%r1717, %r55;

BB13_36:
	mov.u32 	%r1716, %r1717;
	setp.gt.s32 	%p43, %r1718, 0;
	@%p43 bra 	BB13_38;

	mov.u32 	%r1721, 0;
	bra.uni 	BB13_40;

BB13_38:
	mov.u32 	%r1721, 0;

BB13_39:
	shr.u32 	%r647, %r1716, 31;
	shl.b32 	%r648, %r1718, 1;
	or.b32  	%r1718, %r647, %r648;
	shl.b32 	%r1716, %r1716, 1;
	add.s32 	%r1721, %r1721, -1;
	setp.gt.s32 	%p44, %r1718, 0;
	@%p44 bra 	BB13_39;

BB13_40:
	mul.lo.s32 	%r1720, %r1718, -921707870;
	mov.u32 	%r651, -921707870;
	// inline asm
	mul.hi.u32 	%r649, %r1718, %r651;
	// inline asm
	setp.gt.s32 	%p45, %r649, 0;
	mov.u32 	%r1719, %r649;
	@%p45 bra 	BB13_41;
	bra.uni 	BB13_42;

BB13_41:
	shl.b32 	%r652, %r649, 1;
	shr.u32 	%r653, %r1720, 31;
	or.b32  	%r1719, %r652, %r653;
	mul.lo.s32 	%r1720, %r1718, -1843415740;
	add.s32 	%r1721, %r1721, -1;

BB13_42:
	setp.ne.s32 	%p46, %r1720, 0;
	selp.u32 	%r654, 1, 0, %p46;
	add.s32 	%r655, %r654, %r1719;
	shr.u32 	%r656, %r655, 8;
	shr.u32 	%r657, %r655, 7;
	and.b32  	%r658, %r657, 1;
	shl.b32 	%r659, %r1721, 23;
	add.s32 	%r660, %r659, %r656;
	add.s32 	%r661, %r660, %r658;
	add.s32 	%r662, %r661, 1056964608;
	or.b32  	%r663, %r662, %r1714;
	mov.b32 	 %f1053, %r663;

BB13_43:
	add.s32 	%r78, %r1722, 1;
	and.b32  	%r664, %r78, 1;
	setp.eq.s32 	%p47, %r664, 0;
	mul.rn.f32 	%f24, %f1053, %f1053;
	@%p47 bra 	BB13_45;

	mov.f32 	%f280, 0f37CCF5CE;
	mul.rn.f32 	%f281, %f280, %f24;
	add.f32 	%f282, %f281, 0fBAB6061A;
	mul.rn.f32 	%f283, %f282, %f24;
	add.f32 	%f284, %f283, 0f3D2AAAA5;
	mul.rn.f32 	%f285, %f284, %f24;
	add.f32 	%f286, %f285, 0fBF000000;
	mul.rn.f32 	%f287, %f286, %f24;
	add.f32 	%f1054, %f287, 0f3F800000;
	bra.uni 	BB13_46;

BB13_45:
	mov.f32 	%f288, 0fB94CA1F9;
	mul.rn.f32 	%f289, %f288, %f24;
	add.f32 	%f290, %f289, 0f3C08839E;
	mul.rn.f32 	%f291, %f290, %f24;
	add.f32 	%f292, %f291, 0fBE2AAAA3;
	mul.rn.f32 	%f293, %f292, %f24;
	mul.rn.f32 	%f294, %f293, %f1053;
	add.f32 	%f1054, %f294, %f1053;

BB13_46:
	and.b32  	%r665, %r78, 2;
	setp.eq.s32 	%p48, %r665, 0;
	neg.f32 	%f295, %f1054;
	selp.f32 	%f1108, %f1054, %f295, %p48;
	bra.uni 	BB13_48;

BB13_47:
	mov.f32 	%f1108, %f14;

BB13_48:
	fma.rn.f32 	%f296, %f1108, 0f3E23D70A, 0f3F000000;
	fma.rn.f32 	%f1061, %f1108, %f296, 0f3EAE147B;
	bra.uni 	BB13_101;

BB13_49:
	add.u32 	%r684, %SP, 196;
	mov.b32 	 %r80, %f31;
	and.b32  	%r1725, %r80, -2147483648;
	shr.u32 	%r82, %r80, 23;
	and.b32  	%r685, %r82, 255;
	add.s32 	%r686, %r685, -128;
	shl.b32 	%r687, %r80, 8;
	or.b32  	%r683, %r687, -2147483648;
	shr.u32 	%r688, %r686, 5;
	mov.u32 	%r689, 4;
	sub.s32 	%r690, %r689, %r688;
	ld.const.u32 	%r667, [__GPU_i2opi_f];
	mul.lo.s32 	%r691, %r667, %r683;
	// inline asm
	mul.hi.u32 	%r666, %r667, %r683;
	// inline asm
	st.local.u32 	[%SP+196], %r691;
	ld.const.u32 	%r670, [__GPU_i2opi_f+4];
	mul.lo.s32 	%r692, %r670, %r683;
	// inline asm
	mul.hi.u32 	%r669, %r670, %r683;
	// inline asm
	mad.lo.s32 	%r693, %r670, %r683, %r666;
	st.local.u32 	[%SP+200], %r693;
	setp.lt.u32 	%p53, %r693, %r692;
	selp.u32 	%r694, 1, 0, %p53;
	add.s32 	%r695, %r694, %r669;
	ld.const.u32 	%r673, [__GPU_i2opi_f+8];
	mul.lo.s32 	%r696, %r673, %r683;
	// inline asm
	mul.hi.u32 	%r672, %r673, %r683;
	// inline asm
	mad.lo.s32 	%r697, %r673, %r683, %r695;
	st.local.u32 	[%SP+204], %r697;
	setp.lt.u32 	%p54, %r697, %r696;
	selp.u32 	%r698, 1, 0, %p54;
	add.s32 	%r699, %r698, %r672;
	ld.const.u32 	%r676, [__GPU_i2opi_f+12];
	mul.lo.s32 	%r700, %r676, %r683;
	// inline asm
	mul.hi.u32 	%r675, %r676, %r683;
	// inline asm
	mad.lo.s32 	%r701, %r676, %r683, %r699;
	st.local.u32 	[%SP+208], %r701;
	setp.lt.u32 	%p55, %r701, %r700;
	selp.u32 	%r702, 1, 0, %p55;
	add.s32 	%r703, %r702, %r675;
	ld.const.u32 	%r679, [__GPU_i2opi_f+16];
	mul.lo.s32 	%r704, %r679, %r683;
	// inline asm
	mul.hi.u32 	%r678, %r679, %r683;
	// inline asm
	mad.lo.s32 	%r705, %r679, %r683, %r703;
	st.local.u32 	[%SP+212], %r705;
	setp.lt.u32 	%p56, %r705, %r704;
	selp.u32 	%r706, 1, 0, %p56;
	add.s32 	%r707, %r706, %r678;
	ld.const.u32 	%r682, [__GPU_i2opi_f+20];
	mul.lo.s32 	%r708, %r682, %r683;
	// inline asm
	mul.hi.u32 	%r681, %r682, %r683;
	// inline asm
	mad.lo.s32 	%r709, %r682, %r683, %r707;
	st.local.u32 	[%SP+216], %r709;
	setp.lt.u32 	%p57, %r709, %r708;
	selp.u32 	%r710, 1, 0, %p57;
	add.s32 	%r711, %r710, %r681;
	st.local.u32 	[%SP+220], %r711;
	and.b32  	%r83, %r82, 31;
	shl.b32 	%r712, %r690, 2;
	add.s32 	%r713, %r712, %r684;
	add.s32 	%r84, %r713, -16;
	ld.local.u32 	%r1723, [%r713+8];
	ld.local.u32 	%r1724, [%r713+4];
	setp.eq.s32 	%p58, %r83, 0;
	@%p58 bra 	BB13_51;

	shl.b32 	%r714, %r1723, %r83;
	neg.s32 	%r715, %r82;
	and.b32  	%r716, %r715, 31;
	shr.u32 	%r717, %r1724, %r716;
	or.b32  	%r1723, %r717, %r714;
	ld.local.u32 	%r718, [%r84+16];
	shr.u32 	%r719, %r718, %r716;
	shl.b32 	%r720, %r1724, %r83;
	or.b32  	%r1724, %r719, %r720;

BB13_51:
	shr.u32 	%r721, %r1724, 30;
	shl.b32 	%r722, %r1723, 2;
	or.b32  	%r1729, %r721, %r722;
	shl.b32 	%r92, %r1724, 2;
	setp.ne.s32 	%p59, %r92, 0;
	selp.u32 	%r723, 1, 0, %p59;
	add.s32 	%r724, %r723, %r1729;
	setp.gt.u32 	%p60, %r724, -2147483648;
	selp.u32 	%r725, 1, 0, %p60;
	shr.u32 	%r726, %r1723, 30;
	add.s32 	%r727, %r725, %r726;
	neg.s32 	%r728, %r727;
	setp.lt.s32 	%p61, %r80, 0;
	selp.b32 	%r1733, %r728, %r727, %p61;
	@%p60 bra 	BB13_53;

	mov.u32 	%r1728, %r92;
	bra.uni 	BB13_54;

BB13_53:
	not.b32 	%r729, %r1729;
	neg.s32 	%r94, %r92;
	setp.eq.s32 	%p62, %r92, 0;
	selp.u32 	%r730, 1, 0, %p62;
	add.s32 	%r1729, %r730, %r729;
	xor.b32  	%r1725, %r1725, -2147483648;
	mov.u32 	%r1728, %r94;

BB13_54:
	mov.u32 	%r1727, %r1728;
	setp.gt.s32 	%p63, %r1729, 0;
	@%p63 bra 	BB13_56;

	mov.u32 	%r1732, 0;
	bra.uni 	BB13_58;

BB13_56:
	mov.u32 	%r1732, 0;

BB13_57:
	shr.u32 	%r733, %r1727, 31;
	shl.b32 	%r734, %r1729, 1;
	or.b32  	%r1729, %r733, %r734;
	shl.b32 	%r1727, %r1727, 1;
	add.s32 	%r1732, %r1732, -1;
	setp.gt.s32 	%p64, %r1729, 0;
	@%p64 bra 	BB13_57;

BB13_58:
	mul.lo.s32 	%r1731, %r1729, -921707870;
	mov.u32 	%r737, -921707870;
	// inline asm
	mul.hi.u32 	%r735, %r1729, %r737;
	// inline asm
	setp.gt.s32 	%p65, %r735, 0;
	mov.u32 	%r1730, %r735;
	@%p65 bra 	BB13_59;
	bra.uni 	BB13_60;

BB13_59:
	shl.b32 	%r738, %r735, 1;
	shr.u32 	%r739, %r1731, 31;
	or.b32  	%r1730, %r738, %r739;
	mul.lo.s32 	%r1731, %r1729, -1843415740;
	add.s32 	%r1732, %r1732, -1;

BB13_60:
	setp.ne.s32 	%p66, %r1731, 0;
	selp.u32 	%r740, 1, 0, %p66;
	add.s32 	%r741, %r740, %r1730;
	shr.u32 	%r742, %r741, 8;
	shr.u32 	%r743, %r741, 7;
	and.b32  	%r744, %r743, 1;
	shl.b32 	%r745, %r1732, 23;
	add.s32 	%r746, %r745, %r742;
	add.s32 	%r747, %r746, %r744;
	add.s32 	%r748, %r747, 1056964608;
	or.b32  	%r749, %r748, %r1725;
	mov.b32 	 %f1055, %r749;

BB13_61:
	add.s32 	%r117, %r1733, 1;
	and.b32  	%r750, %r117, 1;
	setp.eq.s32 	%p67, %r750, 0;
	mul.rn.f32 	%f35, %f1055, %f1055;
	@%p67 bra 	BB13_63;

	mov.f32 	%f314, 0f37CCF5CE;
	mul.rn.f32 	%f315, %f314, %f35;
	add.f32 	%f316, %f315, 0fBAB6061A;
	mul.rn.f32 	%f317, %f316, %f35;
	add.f32 	%f318, %f317, 0f3D2AAAA5;
	mul.rn.f32 	%f319, %f318, %f35;
	add.f32 	%f320, %f319, 0fBF000000;
	mul.rn.f32 	%f321, %f320, %f35;
	add.f32 	%f1056, %f321, 0f3F800000;
	bra.uni 	BB13_64;

BB13_63:
	mov.f32 	%f322, 0fB94CA1F9;
	mul.rn.f32 	%f323, %f322, %f35;
	add.f32 	%f324, %f323, 0f3C08839E;
	mul.rn.f32 	%f325, %f324, %f35;
	add.f32 	%f326, %f325, 0fBE2AAAA3;
	mul.rn.f32 	%f327, %f326, %f35;
	mul.rn.f32 	%f328, %f327, %f1055;
	add.f32 	%f1056, %f328, %f1055;

BB13_64:
	and.b32  	%r751, %r117, 2;
	setp.eq.s32 	%p68, %r751, 0;
	neg.f32 	%f329, %f1056;
	selp.f32 	%f1107, %f1056, %f329, %p68;
	bra.uni 	BB13_66;

BB13_65:
	mov.f32 	%f1107, %f14;

BB13_66:
	fma.rn.f32 	%f1061, %f1107, 0f3EEB851F, 0f3F0A3D71;
	bra.uni 	BB13_101;

BB13_67:
	mul.f32 	%f42, %f19, 0f40490FDC;
	setp.eq.f32 	%p69, %f42, %f12;
	setp.eq.f32 	%p70, %f42, %f13;
	or.pred  	%p71, %p69, %p70;
	@%p71 bra 	BB13_86;

	// inline asm
	abs.f32 	%f330, %f42;
	// inline asm
	setp.gt.f32 	%p72, %f330, 0f473BA700;
	@%p72 bra 	BB13_70;

	mov.f32 	%f334, 0f3F22F983;
	mul.rn.f32 	%f333, %f42, %f334;
	// inline asm
	cvt.rni.f32.f32 	%f332, %f333;
	// inline asm
	cvt.rzi.s32.f32 	%r1744, %f332;
	cvt.rn.f32.s32 	%f335, %r1744;
	mov.f32 	%f336, 0f3FC90000;
	mul.rn.f32 	%f337, %f335, %f336;
	sub.f32 	%f338, %f42, %f337;
	mov.f32 	%f339, 0f39FD8000;
	mul.rn.f32 	%f340, %f335, %f339;
	sub.f32 	%f341, %f338, %f340;
	mov.f32 	%f342, 0f34A88000;
	mul.rn.f32 	%f343, %f335, %f342;
	sub.f32 	%f344, %f341, %f343;
	mov.f32 	%f345, 0f2E85A309;
	mul.rn.f32 	%f346, %f335, %f345;
	sub.f32 	%f1057, %f344, %f346;
	bra.uni 	BB13_82;

BB13_70:
	add.u32 	%r770, %SP, 224;
	mov.b32 	 %r119, %f42;
	and.b32  	%r1736, %r119, -2147483648;
	shr.u32 	%r121, %r119, 23;
	and.b32  	%r771, %r121, 255;
	add.s32 	%r772, %r771, -128;
	shl.b32 	%r773, %r119, 8;
	or.b32  	%r769, %r773, -2147483648;
	shr.u32 	%r774, %r772, 5;
	mov.u32 	%r775, 4;
	sub.s32 	%r776, %r775, %r774;
	ld.const.u32 	%r753, [__GPU_i2opi_f];
	mul.lo.s32 	%r777, %r753, %r769;
	// inline asm
	mul.hi.u32 	%r752, %r753, %r769;
	// inline asm
	st.local.u32 	[%SP+224], %r777;
	ld.const.u32 	%r756, [__GPU_i2opi_f+4];
	mul.lo.s32 	%r778, %r756, %r769;
	// inline asm
	mul.hi.u32 	%r755, %r756, %r769;
	// inline asm
	mad.lo.s32 	%r779, %r756, %r769, %r752;
	st.local.u32 	[%SP+228], %r779;
	setp.lt.u32 	%p73, %r779, %r778;
	selp.u32 	%r780, 1, 0, %p73;
	add.s32 	%r781, %r780, %r755;
	ld.const.u32 	%r759, [__GPU_i2opi_f+8];
	mul.lo.s32 	%r782, %r759, %r769;
	// inline asm
	mul.hi.u32 	%r758, %r759, %r769;
	// inline asm
	mad.lo.s32 	%r783, %r759, %r769, %r781;
	st.local.u32 	[%SP+232], %r783;
	setp.lt.u32 	%p74, %r783, %r782;
	selp.u32 	%r784, 1, 0, %p74;
	add.s32 	%r785, %r784, %r758;
	ld.const.u32 	%r762, [__GPU_i2opi_f+12];
	mul.lo.s32 	%r786, %r762, %r769;
	// inline asm
	mul.hi.u32 	%r761, %r762, %r769;
	// inline asm
	mad.lo.s32 	%r787, %r762, %r769, %r785;
	st.local.u32 	[%SP+236], %r787;
	setp.lt.u32 	%p75, %r787, %r786;
	selp.u32 	%r788, 1, 0, %p75;
	add.s32 	%r789, %r788, %r761;
	ld.const.u32 	%r765, [__GPU_i2opi_f+16];
	mul.lo.s32 	%r790, %r765, %r769;
	// inline asm
	mul.hi.u32 	%r764, %r765, %r769;
	// inline asm
	mad.lo.s32 	%r791, %r765, %r769, %r789;
	st.local.u32 	[%SP+240], %r791;
	setp.lt.u32 	%p76, %r791, %r790;
	selp.u32 	%r792, 1, 0, %p76;
	add.s32 	%r793, %r792, %r764;
	ld.const.u32 	%r768, [__GPU_i2opi_f+20];
	mul.lo.s32 	%r794, %r768, %r769;
	// inline asm
	mul.hi.u32 	%r767, %r768, %r769;
	// inline asm
	mad.lo.s32 	%r795, %r768, %r769, %r793;
	st.local.u32 	[%SP+244], %r795;
	setp.lt.u32 	%p77, %r795, %r794;
	selp.u32 	%r796, 1, 0, %p77;
	add.s32 	%r797, %r796, %r767;
	st.local.u32 	[%SP+248], %r797;
	and.b32  	%r122, %r121, 31;
	shl.b32 	%r798, %r776, 2;
	add.s32 	%r799, %r798, %r770;
	add.s32 	%r123, %r799, -16;
	ld.local.u32 	%r1734, [%r799+8];
	ld.local.u32 	%r1735, [%r799+4];
	setp.eq.s32 	%p78, %r122, 0;
	@%p78 bra 	BB13_72;

	shl.b32 	%r800, %r1734, %r122;
	neg.s32 	%r801, %r121;
	and.b32  	%r802, %r801, 31;
	shr.u32 	%r803, %r1735, %r802;
	or.b32  	%r1734, %r803, %r800;
	ld.local.u32 	%r804, [%r123+16];
	shr.u32 	%r805, %r804, %r802;
	shl.b32 	%r806, %r1735, %r122;
	or.b32  	%r1735, %r805, %r806;

BB13_72:
	shr.u32 	%r807, %r1735, 30;
	shl.b32 	%r808, %r1734, 2;
	or.b32  	%r1740, %r807, %r808;
	shl.b32 	%r131, %r1735, 2;
	setp.ne.s32 	%p79, %r131, 0;
	selp.u32 	%r809, 1, 0, %p79;
	add.s32 	%r810, %r809, %r1740;
	setp.gt.u32 	%p80, %r810, -2147483648;
	selp.u32 	%r811, 1, 0, %p80;
	shr.u32 	%r812, %r1734, 30;
	add.s32 	%r813, %r811, %r812;
	neg.s32 	%r814, %r813;
	setp.lt.s32 	%p81, %r119, 0;
	selp.b32 	%r1744, %r814, %r813, %p81;
	@%p80 bra 	BB13_74;

	mov.u32 	%r1739, %r131;
	bra.uni 	BB13_75;

BB13_74:
	not.b32 	%r815, %r1740;
	neg.s32 	%r133, %r131;
	setp.eq.s32 	%p82, %r131, 0;
	selp.u32 	%r816, 1, 0, %p82;
	add.s32 	%r1740, %r816, %r815;
	xor.b32  	%r1736, %r1736, -2147483648;
	mov.u32 	%r1739, %r133;

BB13_75:
	mov.u32 	%r1738, %r1739;
	setp.gt.s32 	%p83, %r1740, 0;
	@%p83 bra 	BB13_77;

	mov.u32 	%r1743, 0;
	bra.uni 	BB13_79;

BB13_77:
	mov.u32 	%r1743, 0;

BB13_78:
	shr.u32 	%r819, %r1738, 31;
	shl.b32 	%r820, %r1740, 1;
	or.b32  	%r1740, %r819, %r820;
	shl.b32 	%r1738, %r1738, 1;
	add.s32 	%r1743, %r1743, -1;
	setp.gt.s32 	%p84, %r1740, 0;
	@%p84 bra 	BB13_78;

BB13_79:
	mul.lo.s32 	%r1742, %r1740, -921707870;
	mov.u32 	%r823, -921707870;
	// inline asm
	mul.hi.u32 	%r821, %r1740, %r823;
	// inline asm
	setp.gt.s32 	%p85, %r821, 0;
	mov.u32 	%r1741, %r821;
	@%p85 bra 	BB13_80;
	bra.uni 	BB13_81;

BB13_80:
	shl.b32 	%r824, %r821, 1;
	shr.u32 	%r825, %r1742, 31;
	or.b32  	%r1741, %r824, %r825;
	mul.lo.s32 	%r1742, %r1740, -1843415740;
	add.s32 	%r1743, %r1743, -1;

BB13_81:
	setp.ne.s32 	%p86, %r1742, 0;
	selp.u32 	%r826, 1, 0, %p86;
	add.s32 	%r827, %r826, %r1741;
	shr.u32 	%r828, %r827, 8;
	shr.u32 	%r829, %r827, 7;
	and.b32  	%r830, %r829, 1;
	shl.b32 	%r831, %r1743, 23;
	add.s32 	%r832, %r831, %r828;
	add.s32 	%r833, %r832, %r830;
	add.s32 	%r834, %r833, 1056964608;
	or.b32  	%r835, %r834, %r1736;
	mov.b32 	 %f1057, %r835;

BB13_82:
	add.s32 	%r156, %r1744, 1;
	and.b32  	%r836, %r156, 1;
	setp.eq.s32 	%p87, %r836, 0;
	mul.rn.f32 	%f46, %f1057, %f1057;
	@%p87 bra 	BB13_84;

	mov.f32 	%f347, 0f37CCF5CE;
	mul.rn.f32 	%f348, %f347, %f46;
	add.f32 	%f349, %f348, 0fBAB6061A;
	mul.rn.f32 	%f350, %f349, %f46;
	add.f32 	%f351, %f350, 0f3D2AAAA5;
	mul.rn.f32 	%f352, %f351, %f46;
	add.f32 	%f353, %f352, 0fBF000000;
	mul.rn.f32 	%f354, %f353, %f46;
	add.f32 	%f1058, %f354, 0f3F800000;
	bra.uni 	BB13_85;

BB13_84:
	mov.f32 	%f355, 0fB94CA1F9;
	mul.rn.f32 	%f356, %f355, %f46;
	add.f32 	%f357, %f356, 0f3C08839E;
	mul.rn.f32 	%f358, %f357, %f46;
	add.f32 	%f359, %f358, 0fBE2AAAA3;
	mul.rn.f32 	%f360, %f359, %f46;
	mul.rn.f32 	%f361, %f360, %f1057;
	add.f32 	%f1058, %f361, %f1057;

BB13_85:
	and.b32  	%r837, %r156, 2;
	setp.eq.s32 	%p88, %r837, 0;
	neg.f32 	%f362, %f1058;
	selp.f32 	%f1106, %f1058, %f362, %p88;
	bra.uni 	BB13_87;

BB13_86:
	mov.f32 	%f1106, %f14;

BB13_87:
	fma.rn.f32 	%f1061, %f1106, 0f3F000000, 0f3F000000;
	bra.uni 	BB13_101;

BB13_88:
	setp.lt.f32 	%p89, %f19, 0f3F800000;
	sub.f32 	%f364, %f234, %f19;
	selp.f32 	%f1061, %f364, 0f00000000, %p89;
	bra.uni 	BB13_101;

BB13_89:
	ld.param.u32 	%r1696, [ResizeVerticalFilter_param_10];
	ld.global.f32 	%f371, [%r1696];
	ld.global.f32 	%f372, [%r1696+8];
	ld.global.f32 	%f373, [%r1696+4];
	fma.rn.f32 	%f374, %f19, %f372, %f373;
	mul.f32 	%f375, %f19, %f374;
	fma.rn.f32 	%f1061, %f19, %f375, %f371;
	bra.uni 	BB13_101;

BB13_90:
	setp.eq.f32 	%p92, %f19, 0f00000000;
	@%p92 bra 	BB13_100;

	mul.f32 	%f56, %f19, 0f40490FDC;
	setp.eq.f32 	%p93, %f19, %f12;
	@%p93 bra 	BB13_97;

	setp.eq.f32 	%p94, %f19, %f13;
	or.pred  	%p96, %p94, %p92;
	@%p96 bra 	BB13_97;

	mov.f32 	%f380, 0f40000000;
	mul.rn.f32 	%f377, %f380, %f19;
	// inline asm
	cvt.rni.f32.f32 	%f376, %f377;
	// inline asm
	cvt.rzi.s32.f32 	%r838, %f376;
	neg.f32 	%f381, %f376;
	mul.rn.f32 	%f383, %f381, %f237;
	add.f32 	%f384, %f383, %f19;
	mov.f32 	%f385, 0f40490FDB;
	mul.rn.f32 	%f386, %f384, %f385;
	// inline asm
	abs.f32 	%f378, %f19;
	// inline asm
	setp.gt.f32 	%p97, %f378, 0f4B800000;
	selp.f32 	%f57, 0f00000000, %f386, %p97;
	selp.b32 	%r157, 0, %r838, %p97;
	and.b32  	%r839, %r157, 1;
	setp.eq.s32 	%p98, %r839, 0;
	mul.rn.f32 	%f58, %f57, %f57;
	@%p98 bra 	BB13_95;

	mov.f32 	%f387, 0f37CCF5CE;
	mul.rn.f32 	%f388, %f387, %f58;
	add.f32 	%f389, %f388, 0fBAB6061A;
	mul.rn.f32 	%f390, %f389, %f58;
	add.f32 	%f391, %f390, 0f3D2AAAA5;
	mul.rn.f32 	%f392, %f391, %f58;
	add.f32 	%f393, %f392, 0fBF000000;
	mul.rn.f32 	%f394, %f393, %f58;
	add.f32 	%f1059, %f394, 0f3F800000;
	bra.uni 	BB13_96;

BB13_95:
	mov.f32 	%f395, 0fB94CA1F9;
	mul.rn.f32 	%f396, %f395, %f58;
	add.f32 	%f397, %f396, 0f3C08839E;
	mul.rn.f32 	%f398, %f397, %f58;
	add.f32 	%f399, %f398, 0fBE2AAAA3;
	mul.rn.f32 	%f400, %f399, %f58;
	mul.rn.f32 	%f401, %f400, %f57;
	add.f32 	%f1059, %f401, %f57;

BB13_96:
	and.b32  	%r840, %r157, 2;
	setp.eq.s32 	%p99, %r840, 0;
	neg.f32 	%f402, %f1059;
	selp.f32 	%f1060, %f1059, %f402, %p99;
	bra.uni 	BB13_98;

BB13_97:
	mov.f32 	%f403, 0f00000000;
	mul.rn.f32 	%f1060, %f19, %f403;

BB13_98:
	div.full.f32 	%f1061, %f1060, %f56;
	bra.uni 	BB13_101;

BB13_99:
	mov.f32 	%f1061, 0f00000000;
	bra.uni 	BB13_101;

BB13_100:
	mov.f32 	%f1061, 0f3F800000;

BB13_101:
	ld.param.u32 	%r1668, [ResizeVerticalFilter_param_8];
	setp.gt.s32 	%p100, %r1668, 2;
	@%p100 bra 	BB13_108;

	ld.param.u32 	%r1662, [ResizeVerticalFilter_param_8];
	setp.eq.s32 	%p106, %r1662, 0;
	@%p106 bra 	BB13_179;

	ld.param.u32 	%r1661, [ResizeVerticalFilter_param_8];
	setp.eq.s32 	%p107, %r1661, 1;
	@%p107 bra 	BB13_176;

	ld.param.u32 	%r1660, [ResizeVerticalFilter_param_8];
	setp.eq.s32 	%p108, %r1660, 2;
	@%p108 bra 	BB13_105;
	bra.uni 	BB13_188;

BB13_105:
	setp.lt.f32 	%p170, %f257, 0f3F800000;
	@%p170 bra 	BB13_177;

	setp.geu.f32 	%p171, %f257, 0f40000000;
	@%p171 bra 	BB13_188;

	ld.param.u32 	%r1695, [ResizeVerticalFilter_param_10];
	ld.global.f32 	%f508, [%r1695+24];
	ld.global.f32 	%f509, [%r1695+20];
	fma.rn.f32 	%f510, %f257, %f508, %f509;
	ld.global.f32 	%f511, [%r1695+16];
	fma.rn.f32 	%f512, %f257, %f510, %f511;
	ld.global.f32 	%f513, [%r1695+12];
	fma.rn.f32 	%f101, %f257, %f512, %f513;
	mov.f32 	%f1070, %f101;
	bra.uni 	BB13_189;

BB13_108:
	ld.param.u32 	%r1667, [ResizeVerticalFilter_param_8];
	setp.gt.s32 	%p101, %r1667, 4;
	@%p101 bra 	BB13_114;

	ld.param.u32 	%r1664, [ResizeVerticalFilter_param_8];
	setp.eq.s32 	%p104, %r1664, 3;
	@%p104 bra 	BB13_155;

	ld.param.u32 	%r1663, [ResizeVerticalFilter_param_8];
	setp.eq.s32 	%p105, %r1663, 4;
	@%p105 bra 	BB13_111;
	bra.uni 	BB13_188;

BB13_111:
	mul.f32 	%f78, %f257, 0f40490FDC;
	setp.eq.f32 	%p129, %f78, %f12;
	setp.eq.f32 	%p130, %f78, %f13;
	or.pred  	%p131, %p129, %p130;
	@%p131 bra 	BB13_153;

	// inline asm
	abs.f32 	%f440, %f78;
	// inline asm
	setp.gt.f32 	%p132, %f440, 0f473BA700;
	@%p132 bra 	BB13_137;

	mov.f32 	%f444, 0f3F22F983;
	mul.rn.f32 	%f443, %f78, %f444;
	// inline asm
	cvt.rni.f32.f32 	%f442, %f443;
	// inline asm
	cvt.rzi.s32.f32 	%r1766, %f442;
	cvt.rn.f32.s32 	%f445, %r1766;
	mov.f32 	%f446, 0f3FC90000;
	mul.rn.f32 	%f447, %f445, %f446;
	sub.f32 	%f448, %f78, %f447;
	mov.f32 	%f449, 0f39FD8000;
	mul.rn.f32 	%f450, %f445, %f449;
	sub.f32 	%f451, %f448, %f450;
	mov.f32 	%f452, 0f34A88000;
	mul.rn.f32 	%f453, %f445, %f452;
	sub.f32 	%f454, %f451, %f453;
	mov.f32 	%f455, 0f2E85A309;
	mul.rn.f32 	%f456, %f445, %f455;
	sub.f32 	%f1064, %f454, %f456;
	bra.uni 	BB13_149;

BB13_114:
	ld.param.u32 	%r1666, [ResizeVerticalFilter_param_8];
	add.s32 	%r841, %r1666, -9;
	setp.lt.u32 	%p102, %r841, 2;
	@%p102 bra 	BB13_178;

	ld.param.u32 	%r1665, [ResizeVerticalFilter_param_8];
	setp.ne.s32 	%p103, %r1665, 5;
	@%p103 bra 	BB13_188;

	mul.f32 	%f67, %f257, 0f40490FDC;
	setp.eq.f32 	%p109, %f67, %f12;
	setp.eq.f32 	%p110, %f67, %f13;
	or.pred  	%p111, %p109, %p110;
	@%p111 bra 	BB13_135;

	// inline asm
	abs.f32 	%f406, %f67;
	// inline asm
	setp.gt.f32 	%p112, %f406, 0f473BA700;
	@%p112 bra 	BB13_119;

	mov.f32 	%f410, 0f3F22F983;
	mul.rn.f32 	%f409, %f67, %f410;
	// inline asm
	cvt.rni.f32.f32 	%f408, %f409;
	// inline asm
	cvt.rzi.s32.f32 	%r1755, %f408;
	cvt.rn.f32.s32 	%f411, %r1755;
	mov.f32 	%f412, 0f3FC90000;
	mul.rn.f32 	%f413, %f411, %f412;
	sub.f32 	%f414, %f67, %f413;
	mov.f32 	%f415, 0f39FD8000;
	mul.rn.f32 	%f416, %f411, %f415;
	sub.f32 	%f417, %f414, %f416;
	mov.f32 	%f418, 0f34A88000;
	mul.rn.f32 	%f419, %f411, %f418;
	sub.f32 	%f420, %f417, %f419;
	mov.f32 	%f421, 0f2E85A309;
	mul.rn.f32 	%f422, %f411, %f421;
	sub.f32 	%f1062, %f420, %f422;
	bra.uni 	BB13_131;

BB13_119:
	add.u32 	%r860, %SP, 0;
	mov.b32 	 %r159, %f67;
	and.b32  	%r1747, %r159, -2147483648;
	shr.u32 	%r161, %r159, 23;
	and.b32  	%r861, %r161, 255;
	add.s32 	%r862, %r861, -128;
	shl.b32 	%r863, %r159, 8;
	or.b32  	%r859, %r863, -2147483648;
	shr.u32 	%r864, %r862, 5;
	mov.u32 	%r865, 4;
	sub.s32 	%r866, %r865, %r864;
	ld.const.u32 	%r843, [__GPU_i2opi_f];
	mul.lo.s32 	%r867, %r843, %r859;
	// inline asm
	mul.hi.u32 	%r842, %r843, %r859;
	// inline asm
	st.local.u32 	[%SP+0], %r867;
	ld.const.u32 	%r846, [__GPU_i2opi_f+4];
	mul.lo.s32 	%r868, %r846, %r859;
	// inline asm
	mul.hi.u32 	%r845, %r846, %r859;
	// inline asm
	mad.lo.s32 	%r869, %r846, %r859, %r842;
	st.local.u32 	[%SP+4], %r869;
	setp.lt.u32 	%p113, %r869, %r868;
	selp.u32 	%r870, 1, 0, %p113;
	add.s32 	%r871, %r870, %r845;
	ld.const.u32 	%r849, [__GPU_i2opi_f+8];
	mul.lo.s32 	%r872, %r849, %r859;
	// inline asm
	mul.hi.u32 	%r848, %r849, %r859;
	// inline asm
	mad.lo.s32 	%r873, %r849, %r859, %r871;
	st.local.u32 	[%SP+8], %r873;
	setp.lt.u32 	%p114, %r873, %r872;
	selp.u32 	%r874, 1, 0, %p114;
	add.s32 	%r875, %r874, %r848;
	ld.const.u32 	%r852, [__GPU_i2opi_f+12];
	mul.lo.s32 	%r876, %r852, %r859;
	// inline asm
	mul.hi.u32 	%r851, %r852, %r859;
	// inline asm
	mad.lo.s32 	%r877, %r852, %r859, %r875;
	st.local.u32 	[%SP+12], %r877;
	setp.lt.u32 	%p115, %r877, %r876;
	selp.u32 	%r878, 1, 0, %p115;
	add.s32 	%r879, %r878, %r851;
	ld.const.u32 	%r855, [__GPU_i2opi_f+16];
	mul.lo.s32 	%r880, %r855, %r859;
	// inline asm
	mul.hi.u32 	%r854, %r855, %r859;
	// inline asm
	mad.lo.s32 	%r881, %r855, %r859, %r879;
	st.local.u32 	[%SP+16], %r881;
	setp.lt.u32 	%p116, %r881, %r880;
	selp.u32 	%r882, 1, 0, %p116;
	add.s32 	%r883, %r882, %r854;
	ld.const.u32 	%r858, [__GPU_i2opi_f+20];
	mul.lo.s32 	%r884, %r858, %r859;
	// inline asm
	mul.hi.u32 	%r857, %r858, %r859;
	// inline asm
	mad.lo.s32 	%r885, %r858, %r859, %r883;
	st.local.u32 	[%SP+20], %r885;
	setp.lt.u32 	%p117, %r885, %r884;
	selp.u32 	%r886, 1, 0, %p117;
	add.s32 	%r887, %r886, %r857;
	st.local.u32 	[%SP+24], %r887;
	and.b32  	%r162, %r161, 31;
	shl.b32 	%r888, %r866, 2;
	add.s32 	%r889, %r888, %r860;
	add.s32 	%r163, %r889, -16;
	ld.local.u32 	%r1745, [%r889+8];
	ld.local.u32 	%r1746, [%r889+4];
	setp.eq.s32 	%p118, %r162, 0;
	@%p118 bra 	BB13_121;

	shl.b32 	%r890, %r1745, %r162;
	neg.s32 	%r891, %r161;
	and.b32  	%r892, %r891, 31;
	shr.u32 	%r893, %r1746, %r892;
	or.b32  	%r1745, %r893, %r890;
	ld.local.u32 	%r894, [%r163+16];
	shr.u32 	%r895, %r894, %r892;
	shl.b32 	%r896, %r1746, %r162;
	or.b32  	%r1746, %r895, %r896;

BB13_121:
	shr.u32 	%r897, %r1746, 30;
	shl.b32 	%r898, %r1745, 2;
	or.b32  	%r1751, %r897, %r898;
	shl.b32 	%r171, %r1746, 2;
	setp.ne.s32 	%p119, %r171, 0;
	selp.u32 	%r899, 1, 0, %p119;
	add.s32 	%r900, %r899, %r1751;
	setp.gt.u32 	%p120, %r900, -2147483648;
	selp.u32 	%r901, 1, 0, %p120;
	shr.u32 	%r902, %r1745, 30;
	add.s32 	%r903, %r901, %r902;
	neg.s32 	%r904, %r903;
	setp.lt.s32 	%p121, %r159, 0;
	selp.b32 	%r1755, %r904, %r903, %p121;
	@%p120 bra 	BB13_123;

	mov.u32 	%r1750, %r171;
	bra.uni 	BB13_124;

BB13_123:
	not.b32 	%r905, %r1751;
	neg.s32 	%r173, %r171;
	setp.eq.s32 	%p122, %r171, 0;
	selp.u32 	%r906, 1, 0, %p122;
	add.s32 	%r1751, %r906, %r905;
	xor.b32  	%r1747, %r1747, -2147483648;
	mov.u32 	%r1750, %r173;

BB13_124:
	mov.u32 	%r1749, %r1750;
	setp.gt.s32 	%p123, %r1751, 0;
	@%p123 bra 	BB13_126;

	mov.u32 	%r1754, 0;
	bra.uni 	BB13_128;

BB13_126:
	mov.u32 	%r1754, 0;

BB13_127:
	shr.u32 	%r909, %r1749, 31;
	shl.b32 	%r910, %r1751, 1;
	or.b32  	%r1751, %r909, %r910;
	shl.b32 	%r1749, %r1749, 1;
	add.s32 	%r1754, %r1754, -1;
	setp.gt.s32 	%p124, %r1751, 0;
	@%p124 bra 	BB13_127;

BB13_128:
	mul.lo.s32 	%r1753, %r1751, -921707870;
	mov.u32 	%r913, -921707870;
	// inline asm
	mul.hi.u32 	%r911, %r1751, %r913;
	// inline asm
	setp.gt.s32 	%p125, %r911, 0;
	mov.u32 	%r1752, %r911;
	@%p125 bra 	BB13_129;
	bra.uni 	BB13_130;

BB13_129:
	shl.b32 	%r914, %r911, 1;
	shr.u32 	%r915, %r1753, 31;
	or.b32  	%r1752, %r914, %r915;
	mul.lo.s32 	%r1753, %r1751, -1843415740;
	add.s32 	%r1754, %r1754, -1;

BB13_130:
	setp.ne.s32 	%p126, %r1753, 0;
	selp.u32 	%r916, 1, 0, %p126;
	add.s32 	%r917, %r916, %r1752;
	shr.u32 	%r918, %r917, 8;
	shr.u32 	%r919, %r917, 7;
	and.b32  	%r920, %r919, 1;
	shl.b32 	%r921, %r1754, 23;
	add.s32 	%r922, %r921, %r918;
	add.s32 	%r923, %r922, %r920;
	add.s32 	%r924, %r923, 1056964608;
	or.b32  	%r925, %r924, %r1747;
	mov.b32 	 %f1062, %r925;

BB13_131:
	add.s32 	%r196, %r1755, 1;
	and.b32  	%r926, %r196, 1;
	setp.eq.s32 	%p127, %r926, 0;
	mul.rn.f32 	%f71, %f1062, %f1062;
	@%p127 bra 	BB13_133;

	mov.f32 	%f423, 0f37CCF5CE;
	mul.rn.f32 	%f424, %f423, %f71;
	add.f32 	%f425, %f424, 0fBAB6061A;
	mul.rn.f32 	%f426, %f425, %f71;
	add.f32 	%f427, %f426, 0f3D2AAAA5;
	mul.rn.f32 	%f428, %f427, %f71;
	add.f32 	%f429, %f428, 0fBF000000;
	mul.rn.f32 	%f430, %f429, %f71;
	add.f32 	%f1063, %f430, 0f3F800000;
	bra.uni 	BB13_134;

BB13_133:
	mov.f32 	%f431, 0fB94CA1F9;
	mul.rn.f32 	%f432, %f431, %f71;
	add.f32 	%f433, %f432, 0f3C08839E;
	mul.rn.f32 	%f434, %f433, %f71;
	add.f32 	%f435, %f434, 0fBE2AAAA3;
	mul.rn.f32 	%f436, %f435, %f71;
	mul.rn.f32 	%f437, %f436, %f1062;
	add.f32 	%f1063, %f437, %f1062;

BB13_134:
	and.b32  	%r927, %r196, 2;
	setp.eq.s32 	%p128, %r927, 0;
	neg.f32 	%f438, %f1063;
	selp.f32 	%f1105, %f1063, %f438, %p128;
	bra.uni 	BB13_136;

BB13_135:
	mov.f32 	%f1105, %f14;

BB13_136:
	fma.rn.f32 	%f439, %f1105, 0f3E23D70A, 0f3F000000;
	fma.rn.f32 	%f77, %f1105, %f439, 0f3EAE147B;
	mov.f32 	%f1070, %f77;
	bra.uni 	BB13_189;

BB13_137:
	add.u32 	%r946, %SP, 28;
	mov.b32 	 %r198, %f78;
	and.b32  	%r1758, %r198, -2147483648;
	shr.u32 	%r200, %r198, 23;
	and.b32  	%r947, %r200, 255;
	add.s32 	%r948, %r947, -128;
	shl.b32 	%r949, %r198, 8;
	or.b32  	%r945, %r949, -2147483648;
	shr.u32 	%r950, %r948, 5;
	mov.u32 	%r951, 4;
	sub.s32 	%r952, %r951, %r950;
	ld.const.u32 	%r929, [__GPU_i2opi_f];
	mul.lo.s32 	%r953, %r929, %r945;
	// inline asm
	mul.hi.u32 	%r928, %r929, %r945;
	// inline asm
	st.local.u32 	[%SP+28], %r953;
	ld.const.u32 	%r932, [__GPU_i2opi_f+4];
	mul.lo.s32 	%r954, %r932, %r945;
	// inline asm
	mul.hi.u32 	%r931, %r932, %r945;
	// inline asm
	mad.lo.s32 	%r955, %r932, %r945, %r928;
	st.local.u32 	[%SP+32], %r955;
	setp.lt.u32 	%p133, %r955, %r954;
	selp.u32 	%r956, 1, 0, %p133;
	add.s32 	%r957, %r956, %r931;
	ld.const.u32 	%r935, [__GPU_i2opi_f+8];
	mul.lo.s32 	%r958, %r935, %r945;
	// inline asm
	mul.hi.u32 	%r934, %r935, %r945;
	// inline asm
	mad.lo.s32 	%r959, %r935, %r945, %r957;
	st.local.u32 	[%SP+36], %r959;
	setp.lt.u32 	%p134, %r959, %r958;
	selp.u32 	%r960, 1, 0, %p134;
	add.s32 	%r961, %r960, %r934;
	ld.const.u32 	%r938, [__GPU_i2opi_f+12];
	mul.lo.s32 	%r962, %r938, %r945;
	// inline asm
	mul.hi.u32 	%r937, %r938, %r945;
	// inline asm
	mad.lo.s32 	%r963, %r938, %r945, %r961;
	st.local.u32 	[%SP+40], %r963;
	setp.lt.u32 	%p135, %r963, %r962;
	selp.u32 	%r964, 1, 0, %p135;
	add.s32 	%r965, %r964, %r937;
	ld.const.u32 	%r941, [__GPU_i2opi_f+16];
	mul.lo.s32 	%r966, %r941, %r945;
	// inline asm
	mul.hi.u32 	%r940, %r941, %r945;
	// inline asm
	mad.lo.s32 	%r967, %r941, %r945, %r965;
	st.local.u32 	[%SP+44], %r967;
	setp.lt.u32 	%p136, %r967, %r966;
	selp.u32 	%r968, 1, 0, %p136;
	add.s32 	%r969, %r968, %r940;
	ld.const.u32 	%r944, [__GPU_i2opi_f+20];
	mul.lo.s32 	%r970, %r944, %r945;
	// inline asm
	mul.hi.u32 	%r943, %r944, %r945;
	// inline asm
	mad.lo.s32 	%r971, %r944, %r945, %r969;
	st.local.u32 	[%SP+48], %r971;
	setp.lt.u32 	%p137, %r971, %r970;
	selp.u32 	%r972, 1, 0, %p137;
	add.s32 	%r973, %r972, %r943;
	st.local.u32 	[%SP+52], %r973;
	and.b32  	%r201, %r200, 31;
	shl.b32 	%r974, %r952, 2;
	add.s32 	%r975, %r974, %r946;
	add.s32 	%r202, %r975, -16;
	ld.local.u32 	%r1756, [%r975+8];
	ld.local.u32 	%r1757, [%r975+4];
	setp.eq.s32 	%p138, %r201, 0;
	@%p138 bra 	BB13_139;

	shl.b32 	%r976, %r1756, %r201;
	neg.s32 	%r977, %r200;
	and.b32  	%r978, %r977, 31;
	shr.u32 	%r979, %r1757, %r978;
	or.b32  	%r1756, %r979, %r976;
	ld.local.u32 	%r980, [%r202+16];
	shr.u32 	%r981, %r980, %r978;
	shl.b32 	%r982, %r1757, %r201;
	or.b32  	%r1757, %r981, %r982;

BB13_139:
	shr.u32 	%r983, %r1757, 30;
	shl.b32 	%r984, %r1756, 2;
	or.b32  	%r1762, %r983, %r984;
	shl.b32 	%r210, %r1757, 2;
	setp.ne.s32 	%p139, %r210, 0;
	selp.u32 	%r985, 1, 0, %p139;
	add.s32 	%r986, %r985, %r1762;
	setp.gt.u32 	%p140, %r986, -2147483648;
	selp.u32 	%r987, 1, 0, %p140;
	shr.u32 	%r988, %r1756, 30;
	add.s32 	%r989, %r987, %r988;
	neg.s32 	%r990, %r989;
	setp.lt.s32 	%p141, %r198, 0;
	selp.b32 	%r1766, %r990, %r989, %p141;
	@%p140 bra 	BB13_141;

	mov.u32 	%r1761, %r210;
	bra.uni 	BB13_142;

BB13_141:
	not.b32 	%r991, %r1762;
	neg.s32 	%r212, %r210;
	setp.eq.s32 	%p142, %r210, 0;
	selp.u32 	%r992, 1, 0, %p142;
	add.s32 	%r1762, %r992, %r991;
	xor.b32  	%r1758, %r1758, -2147483648;
	mov.u32 	%r1761, %r212;

BB13_142:
	mov.u32 	%r1760, %r1761;
	setp.gt.s32 	%p143, %r1762, 0;
	@%p143 bra 	BB13_144;

	mov.u32 	%r1765, 0;
	bra.uni 	BB13_146;

BB13_144:
	mov.u32 	%r1765, 0;

BB13_145:
	shr.u32 	%r995, %r1760, 31;
	shl.b32 	%r996, %r1762, 1;
	or.b32  	%r1762, %r995, %r996;
	shl.b32 	%r1760, %r1760, 1;
	add.s32 	%r1765, %r1765, -1;
	setp.gt.s32 	%p144, %r1762, 0;
	@%p144 bra 	BB13_145;

BB13_146:
	mul.lo.s32 	%r1764, %r1762, -921707870;
	mov.u32 	%r999, -921707870;
	// inline asm
	mul.hi.u32 	%r997, %r1762, %r999;
	// inline asm
	setp.gt.s32 	%p145, %r997, 0;
	mov.u32 	%r1763, %r997;
	@%p145 bra 	BB13_147;
	bra.uni 	BB13_148;

BB13_147:
	shl.b32 	%r1000, %r997, 1;
	shr.u32 	%r1001, %r1764, 31;
	or.b32  	%r1763, %r1000, %r1001;
	mul.lo.s32 	%r1764, %r1762, -1843415740;
	add.s32 	%r1765, %r1765, -1;

BB13_148:
	setp.ne.s32 	%p146, %r1764, 0;
	selp.u32 	%r1002, 1, 0, %p146;
	add.s32 	%r1003, %r1002, %r1763;
	shr.u32 	%r1004, %r1003, 8;
	shr.u32 	%r1005, %r1003, 7;
	and.b32  	%r1006, %r1005, 1;
	shl.b32 	%r1007, %r1765, 23;
	add.s32 	%r1008, %r1007, %r1004;
	add.s32 	%r1009, %r1008, %r1006;
	add.s32 	%r1010, %r1009, 1056964608;
	or.b32  	%r1011, %r1010, %r1758;
	mov.b32 	 %f1064, %r1011;

BB13_149:
	add.s32 	%r235, %r1766, 1;
	and.b32  	%r1012, %r235, 1;
	setp.eq.s32 	%p147, %r1012, 0;
	mul.rn.f32 	%f82, %f1064, %f1064;
	@%p147 bra 	BB13_151;

	mov.f32 	%f457, 0f37CCF5CE;
	mul.rn.f32 	%f458, %f457, %f82;
	add.f32 	%f459, %f458, 0fBAB6061A;
	mul.rn.f32 	%f460, %f459, %f82;
	add.f32 	%f461, %f460, 0f3D2AAAA5;
	mul.rn.f32 	%f462, %f461, %f82;
	add.f32 	%f463, %f462, 0fBF000000;
	mul.rn.f32 	%f464, %f463, %f82;
	add.f32 	%f1065, %f464, 0f3F800000;
	bra.uni 	BB13_152;

BB13_151:
	mov.f32 	%f465, 0fB94CA1F9;
	mul.rn.f32 	%f466, %f465, %f82;
	add.f32 	%f467, %f466, 0f3C08839E;
	mul.rn.f32 	%f468, %f467, %f82;
	add.f32 	%f469, %f468, 0fBE2AAAA3;
	mul.rn.f32 	%f470, %f469, %f82;
	mul.rn.f32 	%f471, %f470, %f1064;
	add.f32 	%f1065, %f471, %f1064;

BB13_152:
	and.b32  	%r1013, %r235, 2;
	setp.eq.s32 	%p148, %r1013, 0;
	neg.f32 	%f472, %f1065;
	selp.f32 	%f1104, %f1065, %f472, %p148;
	bra.uni 	BB13_154;

BB13_153:
	mov.f32 	%f1104, %f14;

BB13_154:
	fma.rn.f32 	%f88, %f1104, 0f3EEB851F, 0f3F0A3D71;
	mov.f32 	%f1070, %f88;
	bra.uni 	BB13_189;

BB13_155:
	mul.f32 	%f89, %f257, 0f40490FDC;
	setp.eq.f32 	%p149, %f89, %f12;
	setp.eq.f32 	%p150, %f89, %f13;
	or.pred  	%p151, %p149, %p150;
	@%p151 bra 	BB13_174;

	// inline asm
	abs.f32 	%f473, %f89;
	// inline asm
	setp.gt.f32 	%p152, %f473, 0f473BA700;
	@%p152 bra 	BB13_158;

	mov.f32 	%f477, 0f3F22F983;
	mul.rn.f32 	%f476, %f89, %f477;
	// inline asm
	cvt.rni.f32.f32 	%f475, %f476;
	// inline asm
	cvt.rzi.s32.f32 	%r1777, %f475;
	cvt.rn.f32.s32 	%f478, %r1777;
	mov.f32 	%f479, 0f3FC90000;
	mul.rn.f32 	%f480, %f478, %f479;
	sub.f32 	%f481, %f89, %f480;
	mov.f32 	%f482, 0f39FD8000;
	mul.rn.f32 	%f483, %f478, %f482;
	sub.f32 	%f484, %f481, %f483;
	mov.f32 	%f485, 0f34A88000;
	mul.rn.f32 	%f486, %f478, %f485;
	sub.f32 	%f487, %f484, %f486;
	mov.f32 	%f488, 0f2E85A309;
	mul.rn.f32 	%f489, %f478, %f488;
	sub.f32 	%f1066, %f487, %f489;
	bra.uni 	BB13_170;

BB13_158:
	add.u32 	%r1032, %SP, 56;
	mov.b32 	 %r237, %f89;
	and.b32  	%r1769, %r237, -2147483648;
	shr.u32 	%r239, %r237, 23;
	and.b32  	%r1033, %r239, 255;
	add.s32 	%r1034, %r1033, -128;
	shl.b32 	%r1035, %r237, 8;
	or.b32  	%r1031, %r1035, -2147483648;
	shr.u32 	%r1036, %r1034, 5;
	mov.u32 	%r1037, 4;
	sub.s32 	%r1038, %r1037, %r1036;
	ld.const.u32 	%r1015, [__GPU_i2opi_f];
	mul.lo.s32 	%r1039, %r1015, %r1031;
	// inline asm
	mul.hi.u32 	%r1014, %r1015, %r1031;
	// inline asm
	st.local.u32 	[%SP+56], %r1039;
	ld.const.u32 	%r1018, [__GPU_i2opi_f+4];
	mul.lo.s32 	%r1040, %r1018, %r1031;
	// inline asm
	mul.hi.u32 	%r1017, %r1018, %r1031;
	// inline asm
	mad.lo.s32 	%r1041, %r1018, %r1031, %r1014;
	st.local.u32 	[%SP+60], %r1041;
	setp.lt.u32 	%p153, %r1041, %r1040;
	selp.u32 	%r1042, 1, 0, %p153;
	add.s32 	%r1043, %r1042, %r1017;
	ld.const.u32 	%r1021, [__GPU_i2opi_f+8];
	mul.lo.s32 	%r1044, %r1021, %r1031;
	// inline asm
	mul.hi.u32 	%r1020, %r1021, %r1031;
	// inline asm
	mad.lo.s32 	%r1045, %r1021, %r1031, %r1043;
	st.local.u32 	[%SP+64], %r1045;
	setp.lt.u32 	%p154, %r1045, %r1044;
	selp.u32 	%r1046, 1, 0, %p154;
	add.s32 	%r1047, %r1046, %r1020;
	ld.const.u32 	%r1024, [__GPU_i2opi_f+12];
	mul.lo.s32 	%r1048, %r1024, %r1031;
	// inline asm
	mul.hi.u32 	%r1023, %r1024, %r1031;
	// inline asm
	mad.lo.s32 	%r1049, %r1024, %r1031, %r1047;
	st.local.u32 	[%SP+68], %r1049;
	setp.lt.u32 	%p155, %r1049, %r1048;
	selp.u32 	%r1050, 1, 0, %p155;
	add.s32 	%r1051, %r1050, %r1023;
	ld.const.u32 	%r1027, [__GPU_i2opi_f+16];
	mul.lo.s32 	%r1052, %r1027, %r1031;
	// inline asm
	mul.hi.u32 	%r1026, %r1027, %r1031;
	// inline asm
	mad.lo.s32 	%r1053, %r1027, %r1031, %r1051;
	st.local.u32 	[%SP+72], %r1053;
	setp.lt.u32 	%p156, %r1053, %r1052;
	selp.u32 	%r1054, 1, 0, %p156;
	add.s32 	%r1055, %r1054, %r1026;
	ld.const.u32 	%r1030, [__GPU_i2opi_f+20];
	mul.lo.s32 	%r1056, %r1030, %r1031;
	// inline asm
	mul.hi.u32 	%r1029, %r1030, %r1031;
	// inline asm
	mad.lo.s32 	%r1057, %r1030, %r1031, %r1055;
	st.local.u32 	[%SP+76], %r1057;
	setp.lt.u32 	%p157, %r1057, %r1056;
	selp.u32 	%r1058, 1, 0, %p157;
	add.s32 	%r1059, %r1058, %r1029;
	st.local.u32 	[%SP+80], %r1059;
	and.b32  	%r240, %r239, 31;
	shl.b32 	%r1060, %r1038, 2;
	add.s32 	%r1061, %r1060, %r1032;
	add.s32 	%r241, %r1061, -16;
	ld.local.u32 	%r1767, [%r1061+8];
	ld.local.u32 	%r1768, [%r1061+4];
	setp.eq.s32 	%p158, %r240, 0;
	@%p158 bra 	BB13_160;

	shl.b32 	%r1062, %r1767, %r240;
	neg.s32 	%r1063, %r239;
	and.b32  	%r1064, %r1063, 31;
	shr.u32 	%r1065, %r1768, %r1064;
	or.b32  	%r1767, %r1065, %r1062;
	ld.local.u32 	%r1066, [%r241+16];
	shr.u32 	%r1067, %r1066, %r1064;
	shl.b32 	%r1068, %r1768, %r240;
	or.b32  	%r1768, %r1067, %r1068;

BB13_160:
	shr.u32 	%r1069, %r1768, 30;
	shl.b32 	%r1070, %r1767, 2;
	or.b32  	%r1773, %r1069, %r1070;
	shl.b32 	%r249, %r1768, 2;
	setp.ne.s32 	%p159, %r249, 0;
	selp.u32 	%r1071, 1, 0, %p159;
	add.s32 	%r1072, %r1071, %r1773;
	setp.gt.u32 	%p160, %r1072, -2147483648;
	selp.u32 	%r1073, 1, 0, %p160;
	shr.u32 	%r1074, %r1767, 30;
	add.s32 	%r1075, %r1073, %r1074;
	neg.s32 	%r1076, %r1075;
	setp.lt.s32 	%p161, %r237, 0;
	selp.b32 	%r1777, %r1076, %r1075, %p161;
	@%p160 bra 	BB13_162;

	mov.u32 	%r1772, %r249;
	bra.uni 	BB13_163;

BB13_162:
	not.b32 	%r1077, %r1773;
	neg.s32 	%r251, %r249;
	setp.eq.s32 	%p162, %r249, 0;
	selp.u32 	%r1078, 1, 0, %p162;
	add.s32 	%r1773, %r1078, %r1077;
	xor.b32  	%r1769, %r1769, -2147483648;
	mov.u32 	%r1772, %r251;

BB13_163:
	mov.u32 	%r1771, %r1772;
	setp.gt.s32 	%p163, %r1773, 0;
	@%p163 bra 	BB13_165;

	mov.u32 	%r1776, 0;
	bra.uni 	BB13_167;

BB13_165:
	mov.u32 	%r1776, 0;

BB13_166:
	shr.u32 	%r1081, %r1771, 31;
	shl.b32 	%r1082, %r1773, 1;
	or.b32  	%r1773, %r1081, %r1082;
	shl.b32 	%r1771, %r1771, 1;
	add.s32 	%r1776, %r1776, -1;
	setp.gt.s32 	%p164, %r1773, 0;
	@%p164 bra 	BB13_166;

BB13_167:
	mul.lo.s32 	%r1775, %r1773, -921707870;
	mov.u32 	%r1085, -921707870;
	// inline asm
	mul.hi.u32 	%r1083, %r1773, %r1085;
	// inline asm
	setp.gt.s32 	%p165, %r1083, 0;
	mov.u32 	%r1774, %r1083;
	@%p165 bra 	BB13_168;
	bra.uni 	BB13_169;

BB13_168:
	shl.b32 	%r1086, %r1083, 1;
	shr.u32 	%r1087, %r1775, 31;
	or.b32  	%r1774, %r1086, %r1087;
	mul.lo.s32 	%r1775, %r1773, -1843415740;
	add.s32 	%r1776, %r1776, -1;

BB13_169:
	setp.ne.s32 	%p166, %r1775, 0;
	selp.u32 	%r1088, 1, 0, %p166;
	add.s32 	%r1089, %r1088, %r1774;
	shr.u32 	%r1090, %r1089, 8;
	shr.u32 	%r1091, %r1089, 7;
	and.b32  	%r1092, %r1091, 1;
	shl.b32 	%r1093, %r1776, 23;
	add.s32 	%r1094, %r1093, %r1090;
	add.s32 	%r1095, %r1094, %r1092;
	add.s32 	%r1096, %r1095, 1056964608;
	or.b32  	%r1097, %r1096, %r1769;
	mov.b32 	 %f1066, %r1097;

BB13_170:
	add.s32 	%r274, %r1777, 1;
	and.b32  	%r1098, %r274, 1;
	setp.eq.s32 	%p167, %r1098, 0;
	mul.rn.f32 	%f93, %f1066, %f1066;
	@%p167 bra 	BB13_172;

	mov.f32 	%f490, 0f37CCF5CE;
	mul.rn.f32 	%f491, %f490, %f93;
	add.f32 	%f492, %f491, 0fBAB6061A;
	mul.rn.f32 	%f493, %f492, %f93;
	add.f32 	%f494, %f493, 0f3D2AAAA5;
	mul.rn.f32 	%f495, %f494, %f93;
	add.f32 	%f496, %f495, 0fBF000000;
	mul.rn.f32 	%f497, %f496, %f93;
	add.f32 	%f1067, %f497, 0f3F800000;
	bra.uni 	BB13_173;

BB13_172:
	mov.f32 	%f498, 0fB94CA1F9;
	mul.rn.f32 	%f499, %f498, %f93;
	add.f32 	%f500, %f499, 0f3C08839E;
	mul.rn.f32 	%f501, %f500, %f93;
	add.f32 	%f502, %f501, 0fBE2AAAA3;
	mul.rn.f32 	%f503, %f502, %f93;
	mul.rn.f32 	%f504, %f503, %f1066;
	add.f32 	%f1067, %f504, %f1066;

BB13_173:
	and.b32  	%r1099, %r274, 2;
	setp.eq.s32 	%p168, %r1099, 0;
	neg.f32 	%f505, %f1067;
	selp.f32 	%f1103, %f1067, %f505, %p168;
	bra.uni 	BB13_175;

BB13_174:
	mov.f32 	%f1103, %f14;

BB13_175:
	fma.rn.f32 	%f99, %f1103, 0f3F000000, 0f3F000000;
	mov.f32 	%f1070, %f99;
	bra.uni 	BB13_189;

BB13_176:
	setp.lt.f32 	%p169, %f257, 0f3F800000;
	mov.f32 	%f506, 0f3F800000;
	sub.f32 	%f507, %f506, %f257;
	selp.f32 	%f100, %f507, 0f00000000, %p169;
	mov.f32 	%f1070, %f100;
	bra.uni 	BB13_189;

BB13_177:
	ld.param.u32 	%r1694, [ResizeVerticalFilter_param_10];
	ld.global.f32 	%f514, [%r1694];
	ld.global.f32 	%f515, [%r1694+8];
	ld.global.f32 	%f516, [%r1694+4];
	fma.rn.f32 	%f517, %f257, %f515, %f516;
	mul.f32 	%f518, %f257, %f517;
	fma.rn.f32 	%f102, %f257, %f518, %f514;
	mov.f32 	%f1070, %f102;
	bra.uni 	BB13_189;

BB13_178:
	setp.neu.f32 	%p172, %f257, 0f00000000;
	@%p172 bra 	BB13_180;

BB13_179:
	mov.f32 	%f1070, %f234;
	bra.uni 	BB13_189;

BB13_180:
	mul.f32 	%f103, %f257, 0f40490FDC;
	setp.eq.f32 	%p173, %f257, %f12;
	@%p173 bra 	BB13_186;

	setp.eq.f32 	%p174, %f257, %f13;
	setp.eq.f32 	%p175, %f257, 0f00000000;
	or.pred  	%p176, %p174, %p175;
	@%p176 bra 	BB13_186;

	mov.f32 	%f524, 0f40000000;
	mul.rn.f32 	%f521, %f524, %f257;
	// inline asm
	cvt.rni.f32.f32 	%f520, %f521;
	// inline asm
	cvt.rzi.s32.f32 	%r1100, %f520;
	neg.f32 	%f525, %f520;
	mul.rn.f32 	%f527, %f525, %f237;
	add.f32 	%f528, %f527, %f257;
	mov.f32 	%f529, 0f40490FDB;
	mul.rn.f32 	%f530, %f528, %f529;
	// inline asm
	abs.f32 	%f522, %f257;
	// inline asm
	setp.gt.f32 	%p177, %f522, 0f4B800000;
	selp.f32 	%f104, 0f00000000, %f530, %p177;
	selp.b32 	%r275, 0, %r1100, %p177;
	and.b32  	%r1101, %r275, 1;
	setp.eq.s32 	%p178, %r1101, 0;
	mul.rn.f32 	%f105, %f104, %f104;
	@%p178 bra 	BB13_184;

	mov.f32 	%f531, 0f37CCF5CE;
	mul.rn.f32 	%f532, %f531, %f105;
	add.f32 	%f533, %f532, 0fBAB6061A;
	mul.rn.f32 	%f534, %f533, %f105;
	add.f32 	%f535, %f534, 0f3D2AAAA5;
	mul.rn.f32 	%f536, %f535, %f105;
	add.f32 	%f537, %f536, 0fBF000000;
	mul.rn.f32 	%f538, %f537, %f105;
	add.f32 	%f1068, %f538, 0f3F800000;
	bra.uni 	BB13_185;

BB13_184:
	mov.f32 	%f539, 0fB94CA1F9;
	mul.rn.f32 	%f540, %f539, %f105;
	add.f32 	%f541, %f540, 0f3C08839E;
	mul.rn.f32 	%f542, %f541, %f105;
	add.f32 	%f543, %f542, 0fBE2AAAA3;
	mul.rn.f32 	%f544, %f543, %f105;
	mul.rn.f32 	%f545, %f544, %f104;
	add.f32 	%f1068, %f545, %f104;

BB13_185:
	and.b32  	%r1102, %r275, 2;
	setp.eq.s32 	%p179, %r1102, 0;
	neg.f32 	%f546, %f1068;
	selp.f32 	%f1069, %f1068, %f546, %p179;
	bra.uni 	BB13_187;

BB13_186:
	mov.f32 	%f547, 0f00000000;
	mul.rn.f32 	%f1069, %f257, %f547;

BB13_187:
	div.full.f32 	%f112, %f1069, %f103;
	mov.f32 	%f1070, %f112;
	bra.uni 	BB13_189;

BB13_188:
	mov.f32 	%f548, 0f00000000;
	mov.f32 	%f1070, %f548;

BB13_189:
	mov.f32 	%f113, %f1070;
	mul.f32 	%f549, %f1061, %f113;
	mul.f32 	%f550, %f549, 0f377BA882;
	mov.f32 	%f552, 0f477FFF00;
	sub.f32 	%f553, %f552, %f1030;
	mul.f32 	%f554, %f550, %f553;
	fma.rn.f32 	%f557, %f554, %f1027, %f1126;
	fma.rn.f32 	%f560, %f554, %f1028, %f1127;
	fma.rn.f32 	%f563, %f554, %f1029, %f1128;
	fma.rn.f32 	%f565, %f549, %f1030, %f1129;
	mov.f32 	%f1126, %f557;
	mov.f32 	%f1127, %f560;
	mov.f32 	%f1128, %f563;
	mov.f32 	%f1129, %f565;
	fma.rn.f32 	%f1112, %f1061, %f113, %f1112;
	fma.rn.f32 	%f1113, %f550, %f553, %f1113;
	add.s32 	%r1779, %r1779, 1;
	add.s32 	%r1778, %r1778, 1;
	setp.lt.u32 	%p180, %r1778, %r572;
	@%p180 bra 	BB13_12;
	bra.uni 	BB13_372;

BB13_190:
	@!%p2 bra 	BB13_371;

	ld.param.f32 	%f1047, [ResizeVerticalFilter_param_13];
	setp.lt.f32 	%p181, %f1047, 0f00000000;
	mov.f32 	%f1112, 0f00000000;
	ld.param.u32 	%r1678, [ResizeVerticalFilter_param_9];
	setp.eq.s32 	%p182, %r1678, 0;
	or.pred  	%p5, %p181, %p182;
	mov.f32 	%f1126, %f1112;
	mov.f32 	%f1127, %f1112;
	mov.f32 	%f1128, %f1112;
	mov.f32 	%f1129, %f1112;

BB13_192:
	shl.b32 	%r1103, %r1779, 4;
	ld.param.u32 	%r1698, [ResizeVerticalFilter_param_15];
	add.s32 	%r1104, %r1698, %r1103;
	ld.shared.v4.f32 	{%f1015, %f1016, %f1017, %f1018}, [%r1104];
	add.s32 	%r1105, %r1778, %r32;
	cvt.rn.f32.u32 	%f569, %r1105;
	sub.f32 	%f570, %f569, %f15;
	add.f32 	%f571, %f570, 0f3F000000;
	mul.f32 	%f572, %f1052, %f571;
	ld.param.f32 	%f1050, [ResizeVerticalFilter_param_14];
	div.full.f32 	%f568, %f572, %f1050;
	// inline asm
	abs.f32 	%f567, %f568;
	// inline asm
	@%p5 bra 	BB13_280;

	ld.param.f32 	%f1046, [ResizeVerticalFilter_param_11];
	mul.f32 	%f118, %f567, %f1046;
	ld.param.u32 	%r1677, [ResizeVerticalFilter_param_9];
	setp.gt.s32 	%p183, %r1677, 2;
	@%p183 bra 	BB13_200;

	ld.param.u32 	%r1671, [ResizeVerticalFilter_param_9];
	setp.eq.s32 	%p189, %r1671, 0;
	@%p189 bra 	BB13_280;

	ld.param.u32 	%r1670, [ResizeVerticalFilter_param_9];
	setp.eq.s32 	%p190, %r1670, 1;
	@%p190 bra 	BB13_268;

	ld.param.u32 	%r1669, [ResizeVerticalFilter_param_9];
	setp.eq.s32 	%p191, %r1669, 2;
	@%p191 bra 	BB13_197;
	bra.uni 	BB13_279;

BB13_197:
	setp.lt.f32 	%p253, %f118, 0f3F800000;
	@%p253 bra 	BB13_269;

	setp.geu.f32 	%p254, %f118, 0f40000000;
	@%p254 bra 	BB13_279;

	ld.param.u32 	%r1693, [ResizeVerticalFilter_param_10];
	ld.global.f32 	%f675, [%r1693+24];
	ld.global.f32 	%f676, [%r1693+20];
	fma.rn.f32 	%f677, %f118, %f675, %f676;
	ld.global.f32 	%f678, [%r1693+16];
	fma.rn.f32 	%f679, %f118, %f677, %f678;
	ld.global.f32 	%f680, [%r1693+12];
	fma.rn.f32 	%f1079, %f118, %f679, %f680;
	bra.uni 	BB13_281;

BB13_200:
	ld.param.u32 	%r1676, [ResizeVerticalFilter_param_9];
	setp.gt.s32 	%p184, %r1676, 4;
	@%p184 bra 	BB13_206;

	ld.param.u32 	%r1673, [ResizeVerticalFilter_param_9];
	setp.eq.s32 	%p187, %r1673, 3;
	@%p187 bra 	BB13_247;

	ld.param.u32 	%r1672, [ResizeVerticalFilter_param_9];
	setp.eq.s32 	%p188, %r1672, 4;
	@%p188 bra 	BB13_203;
	bra.uni 	BB13_279;

BB13_203:
	mul.f32 	%f130, %f118, 0f40490FDC;
	setp.eq.f32 	%p212, %f130, %f12;
	setp.eq.f32 	%p213, %f130, %f13;
	or.pred  	%p214, %p212, %p213;
	@%p214 bra 	BB13_245;

	// inline asm
	abs.f32 	%f607, %f130;
	// inline asm
	setp.gt.f32 	%p215, %f607, 0f473BA700;
	@%p215 bra 	BB13_229;

	mov.f32 	%f611, 0f3F22F983;
	mul.rn.f32 	%f610, %f130, %f611;
	// inline asm
	cvt.rni.f32.f32 	%f609, %f610;
	// inline asm
	cvt.rzi.s32.f32 	%r1801, %f609;
	cvt.rn.f32.s32 	%f612, %r1801;
	mov.f32 	%f613, 0f3FC90000;
	mul.rn.f32 	%f614, %f612, %f613;
	sub.f32 	%f615, %f130, %f614;
	mov.f32 	%f616, 0f39FD8000;
	mul.rn.f32 	%f617, %f612, %f616;
	sub.f32 	%f618, %f615, %f617;
	mov.f32 	%f619, 0f34A88000;
	mul.rn.f32 	%f620, %f612, %f619;
	sub.f32 	%f621, %f618, %f620;
	mov.f32 	%f622, 0f2E85A309;
	mul.rn.f32 	%f623, %f612, %f622;
	sub.f32 	%f1073, %f621, %f623;
	bra.uni 	BB13_241;

BB13_206:
	ld.param.u32 	%r1675, [ResizeVerticalFilter_param_9];
	add.s32 	%r1106, %r1675, -9;
	setp.lt.u32 	%p185, %r1106, 2;
	@%p185 bra 	BB13_270;

	ld.param.u32 	%r1674, [ResizeVerticalFilter_param_9];
	setp.ne.s32 	%p186, %r1674, 5;
	@%p186 bra 	BB13_279;

	mul.f32 	%f119, %f118, 0f40490FDC;
	setp.eq.f32 	%p192, %f119, %f12;
	setp.eq.f32 	%p193, %f119, %f13;
	or.pred  	%p194, %p192, %p193;
	@%p194 bra 	BB13_227;

	// inline asm
	abs.f32 	%f573, %f119;
	// inline asm
	setp.gt.f32 	%p195, %f573, 0f473BA700;
	@%p195 bra 	BB13_211;

	mov.f32 	%f577, 0f3F22F983;
	mul.rn.f32 	%f576, %f119, %f577;
	// inline asm
	cvt.rni.f32.f32 	%f575, %f576;
	// inline asm
	cvt.rzi.s32.f32 	%r1790, %f575;
	cvt.rn.f32.s32 	%f578, %r1790;
	mov.f32 	%f579, 0f3FC90000;
	mul.rn.f32 	%f580, %f578, %f579;
	sub.f32 	%f581, %f119, %f580;
	mov.f32 	%f582, 0f39FD8000;
	mul.rn.f32 	%f583, %f578, %f582;
	sub.f32 	%f584, %f581, %f583;
	mov.f32 	%f585, 0f34A88000;
	mul.rn.f32 	%f586, %f578, %f585;
	sub.f32 	%f587, %f584, %f586;
	mov.f32 	%f588, 0f2E85A309;
	mul.rn.f32 	%f589, %f578, %f588;
	sub.f32 	%f1071, %f587, %f589;
	bra.uni 	BB13_223;

BB13_211:
	add.u32 	%r1125, %SP, 252;
	mov.b32 	 %r281, %f119;
	and.b32  	%r1782, %r281, -2147483648;
	shr.u32 	%r283, %r281, 23;
	and.b32  	%r1126, %r283, 255;
	add.s32 	%r1127, %r1126, -128;
	shl.b32 	%r1128, %r281, 8;
	or.b32  	%r1124, %r1128, -2147483648;
	shr.u32 	%r1129, %r1127, 5;
	mov.u32 	%r1130, 4;
	sub.s32 	%r1131, %r1130, %r1129;
	ld.const.u32 	%r1108, [__GPU_i2opi_f];
	mul.lo.s32 	%r1132, %r1108, %r1124;
	// inline asm
	mul.hi.u32 	%r1107, %r1108, %r1124;
	// inline asm
	st.local.u32 	[%SP+252], %r1132;
	ld.const.u32 	%r1111, [__GPU_i2opi_f+4];
	mul.lo.s32 	%r1133, %r1111, %r1124;
	// inline asm
	mul.hi.u32 	%r1110, %r1111, %r1124;
	// inline asm
	mad.lo.s32 	%r1134, %r1111, %r1124, %r1107;
	st.local.u32 	[%SP+256], %r1134;
	setp.lt.u32 	%p196, %r1134, %r1133;
	selp.u32 	%r1135, 1, 0, %p196;
	add.s32 	%r1136, %r1135, %r1110;
	ld.const.u32 	%r1114, [__GPU_i2opi_f+8];
	mul.lo.s32 	%r1137, %r1114, %r1124;
	// inline asm
	mul.hi.u32 	%r1113, %r1114, %r1124;
	// inline asm
	mad.lo.s32 	%r1138, %r1114, %r1124, %r1136;
	st.local.u32 	[%SP+260], %r1138;
	setp.lt.u32 	%p197, %r1138, %r1137;
	selp.u32 	%r1139, 1, 0, %p197;
	add.s32 	%r1140, %r1139, %r1113;
	ld.const.u32 	%r1117, [__GPU_i2opi_f+12];
	mul.lo.s32 	%r1141, %r1117, %r1124;
	// inline asm
	mul.hi.u32 	%r1116, %r1117, %r1124;
	// inline asm
	mad.lo.s32 	%r1142, %r1117, %r1124, %r1140;
	st.local.u32 	[%SP+264], %r1142;
	setp.lt.u32 	%p198, %r1142, %r1141;
	selp.u32 	%r1143, 1, 0, %p198;
	add.s32 	%r1144, %r1143, %r1116;
	ld.const.u32 	%r1120, [__GPU_i2opi_f+16];
	mul.lo.s32 	%r1145, %r1120, %r1124;
	// inline asm
	mul.hi.u32 	%r1119, %r1120, %r1124;
	// inline asm
	mad.lo.s32 	%r1146, %r1120, %r1124, %r1144;
	st.local.u32 	[%SP+268], %r1146;
	setp.lt.u32 	%p199, %r1146, %r1145;
	selp.u32 	%r1147, 1, 0, %p199;
	add.s32 	%r1148, %r1147, %r1119;
	ld.const.u32 	%r1123, [__GPU_i2opi_f+20];
	mul.lo.s32 	%r1149, %r1123, %r1124;
	// inline asm
	mul.hi.u32 	%r1122, %r1123, %r1124;
	// inline asm
	mad.lo.s32 	%r1150, %r1123, %r1124, %r1148;
	st.local.u32 	[%SP+272], %r1150;
	setp.lt.u32 	%p200, %r1150, %r1149;
	selp.u32 	%r1151, 1, 0, %p200;
	add.s32 	%r1152, %r1151, %r1122;
	st.local.u32 	[%SP+276], %r1152;
	and.b32  	%r284, %r283, 31;
	shl.b32 	%r1153, %r1131, 2;
	add.s32 	%r1154, %r1153, %r1125;
	add.s32 	%r285, %r1154, -16;
	ld.local.u32 	%r1780, [%r1154+8];
	ld.local.u32 	%r1781, [%r1154+4];
	setp.eq.s32 	%p201, %r284, 0;
	@%p201 bra 	BB13_213;

	shl.b32 	%r1155, %r1780, %r284;
	neg.s32 	%r1156, %r283;
	and.b32  	%r1157, %r1156, 31;
	shr.u32 	%r1158, %r1781, %r1157;
	or.b32  	%r1780, %r1158, %r1155;
	ld.local.u32 	%r1159, [%r285+16];
	shr.u32 	%r1160, %r1159, %r1157;
	shl.b32 	%r1161, %r1781, %r284;
	or.b32  	%r1781, %r1160, %r1161;

BB13_213:
	shr.u32 	%r1162, %r1781, 30;
	shl.b32 	%r1163, %r1780, 2;
	or.b32  	%r1786, %r1162, %r1163;
	shl.b32 	%r293, %r1781, 2;
	setp.ne.s32 	%p202, %r293, 0;
	selp.u32 	%r1164, 1, 0, %p202;
	add.s32 	%r1165, %r1164, %r1786;
	setp.gt.u32 	%p203, %r1165, -2147483648;
	selp.u32 	%r1166, 1, 0, %p203;
	shr.u32 	%r1167, %r1780, 30;
	add.s32 	%r1168, %r1166, %r1167;
	neg.s32 	%r1169, %r1168;
	setp.lt.s32 	%p204, %r281, 0;
	selp.b32 	%r1790, %r1169, %r1168, %p204;
	@%p203 bra 	BB13_215;

	mov.u32 	%r1785, %r293;
	bra.uni 	BB13_216;

BB13_215:
	not.b32 	%r1170, %r1786;
	neg.s32 	%r295, %r293;
	setp.eq.s32 	%p205, %r293, 0;
	selp.u32 	%r1171, 1, 0, %p205;
	add.s32 	%r1786, %r1171, %r1170;
	xor.b32  	%r1782, %r1782, -2147483648;
	mov.u32 	%r1785, %r295;

BB13_216:
	mov.u32 	%r1784, %r1785;
	setp.gt.s32 	%p206, %r1786, 0;
	@%p206 bra 	BB13_218;

	mov.u32 	%r1789, 0;
	bra.uni 	BB13_220;

BB13_218:
	mov.u32 	%r1789, 0;

BB13_219:
	shr.u32 	%r1174, %r1784, 31;
	shl.b32 	%r1175, %r1786, 1;
	or.b32  	%r1786, %r1174, %r1175;
	shl.b32 	%r1784, %r1784, 1;
	add.s32 	%r1789, %r1789, -1;
	setp.gt.s32 	%p207, %r1786, 0;
	@%p207 bra 	BB13_219;

BB13_220:
	mul.lo.s32 	%r1788, %r1786, -921707870;
	mov.u32 	%r1178, -921707870;
	// inline asm
	mul.hi.u32 	%r1176, %r1786, %r1178;
	// inline asm
	setp.gt.s32 	%p208, %r1176, 0;
	mov.u32 	%r1787, %r1176;
	@%p208 bra 	BB13_221;
	bra.uni 	BB13_222;

BB13_221:
	shl.b32 	%r1179, %r1176, 1;
	shr.u32 	%r1180, %r1788, 31;
	or.b32  	%r1787, %r1179, %r1180;
	mul.lo.s32 	%r1788, %r1786, -1843415740;
	add.s32 	%r1789, %r1789, -1;

BB13_222:
	setp.ne.s32 	%p209, %r1788, 0;
	selp.u32 	%r1181, 1, 0, %p209;
	add.s32 	%r1182, %r1181, %r1787;
	shr.u32 	%r1183, %r1182, 8;
	shr.u32 	%r1184, %r1182, 7;
	and.b32  	%r1185, %r1184, 1;
	shl.b32 	%r1186, %r1789, 23;
	add.s32 	%r1187, %r1186, %r1183;
	add.s32 	%r1188, %r1187, %r1185;
	add.s32 	%r1189, %r1188, 1056964608;
	or.b32  	%r1190, %r1189, %r1782;
	mov.b32 	 %f1071, %r1190;

BB13_223:
	add.s32 	%r318, %r1790, 1;
	and.b32  	%r1191, %r318, 1;
	setp.eq.s32 	%p210, %r1191, 0;
	mul.rn.f32 	%f123, %f1071, %f1071;
	@%p210 bra 	BB13_225;

	mov.f32 	%f590, 0f37CCF5CE;
	mul.rn.f32 	%f591, %f590, %f123;
	add.f32 	%f592, %f591, 0fBAB6061A;
	mul.rn.f32 	%f593, %f592, %f123;
	add.f32 	%f594, %f593, 0f3D2AAAA5;
	mul.rn.f32 	%f595, %f594, %f123;
	add.f32 	%f596, %f595, 0fBF000000;
	mul.rn.f32 	%f597, %f596, %f123;
	add.f32 	%f1072, %f597, 0f3F800000;
	bra.uni 	BB13_226;

BB13_225:
	mov.f32 	%f598, 0fB94CA1F9;
	mul.rn.f32 	%f599, %f598, %f123;
	add.f32 	%f600, %f599, 0f3C08839E;
	mul.rn.f32 	%f601, %f600, %f123;
	add.f32 	%f602, %f601, 0fBE2AAAA3;
	mul.rn.f32 	%f603, %f602, %f123;
	mul.rn.f32 	%f604, %f603, %f1071;
	add.f32 	%f1072, %f604, %f1071;

BB13_226:
	and.b32  	%r1192, %r318, 2;
	setp.eq.s32 	%p211, %r1192, 0;
	neg.f32 	%f605, %f1072;
	selp.f32 	%f1102, %f1072, %f605, %p211;
	bra.uni 	BB13_228;

BB13_227:
	mov.f32 	%f1102, %f14;

BB13_228:
	fma.rn.f32 	%f606, %f1102, 0f3E23D70A, 0f3F000000;
	fma.rn.f32 	%f1079, %f1102, %f606, 0f3EAE147B;
	bra.uni 	BB13_281;

BB13_229:
	add.u32 	%r1211, %SP, 280;
	mov.b32 	 %r320, %f130;
	and.b32  	%r1793, %r320, -2147483648;
	shr.u32 	%r322, %r320, 23;
	and.b32  	%r1212, %r322, 255;
	add.s32 	%r1213, %r1212, -128;
	shl.b32 	%r1214, %r320, 8;
	or.b32  	%r1210, %r1214, -2147483648;
	shr.u32 	%r1215, %r1213, 5;
	mov.u32 	%r1216, 4;
	sub.s32 	%r1217, %r1216, %r1215;
	ld.const.u32 	%r1194, [__GPU_i2opi_f];
	mul.lo.s32 	%r1218, %r1194, %r1210;
	// inline asm
	mul.hi.u32 	%r1193, %r1194, %r1210;
	// inline asm
	st.local.u32 	[%SP+280], %r1218;
	ld.const.u32 	%r1197, [__GPU_i2opi_f+4];
	mul.lo.s32 	%r1219, %r1197, %r1210;
	// inline asm
	mul.hi.u32 	%r1196, %r1197, %r1210;
	// inline asm
	mad.lo.s32 	%r1220, %r1197, %r1210, %r1193;
	st.local.u32 	[%SP+284], %r1220;
	setp.lt.u32 	%p216, %r1220, %r1219;
	selp.u32 	%r1221, 1, 0, %p216;
	add.s32 	%r1222, %r1221, %r1196;
	ld.const.u32 	%r1200, [__GPU_i2opi_f+8];
	mul.lo.s32 	%r1223, %r1200, %r1210;
	// inline asm
	mul.hi.u32 	%r1199, %r1200, %r1210;
	// inline asm
	mad.lo.s32 	%r1224, %r1200, %r1210, %r1222;
	st.local.u32 	[%SP+288], %r1224;
	setp.lt.u32 	%p217, %r1224, %r1223;
	selp.u32 	%r1225, 1, 0, %p217;
	add.s32 	%r1226, %r1225, %r1199;
	ld.const.u32 	%r1203, [__GPU_i2opi_f+12];
	mul.lo.s32 	%r1227, %r1203, %r1210;
	// inline asm
	mul.hi.u32 	%r1202, %r1203, %r1210;
	// inline asm
	mad.lo.s32 	%r1228, %r1203, %r1210, %r1226;
	st.local.u32 	[%SP+292], %r1228;
	setp.lt.u32 	%p218, %r1228, %r1227;
	selp.u32 	%r1229, 1, 0, %p218;
	add.s32 	%r1230, %r1229, %r1202;
	ld.const.u32 	%r1206, [__GPU_i2opi_f+16];
	mul.lo.s32 	%r1231, %r1206, %r1210;
	// inline asm
	mul.hi.u32 	%r1205, %r1206, %r1210;
	// inline asm
	mad.lo.s32 	%r1232, %r1206, %r1210, %r1230;
	st.local.u32 	[%SP+296], %r1232;
	setp.lt.u32 	%p219, %r1232, %r1231;
	selp.u32 	%r1233, 1, 0, %p219;
	add.s32 	%r1234, %r1233, %r1205;
	ld.const.u32 	%r1209, [__GPU_i2opi_f+20];
	mul.lo.s32 	%r1235, %r1209, %r1210;
	// inline asm
	mul.hi.u32 	%r1208, %r1209, %r1210;
	// inline asm
	mad.lo.s32 	%r1236, %r1209, %r1210, %r1234;
	st.local.u32 	[%SP+300], %r1236;
	setp.lt.u32 	%p220, %r1236, %r1235;
	selp.u32 	%r1237, 1, 0, %p220;
	add.s32 	%r1238, %r1237, %r1208;
	st.local.u32 	[%SP+304], %r1238;
	and.b32  	%r323, %r322, 31;
	shl.b32 	%r1239, %r1217, 2;
	add.s32 	%r1240, %r1239, %r1211;
	add.s32 	%r324, %r1240, -16;
	ld.local.u32 	%r1791, [%r1240+8];
	ld.local.u32 	%r1792, [%r1240+4];
	setp.eq.s32 	%p221, %r323, 0;
	@%p221 bra 	BB13_231;

	shl.b32 	%r1241, %r1791, %r323;
	neg.s32 	%r1242, %r322;
	and.b32  	%r1243, %r1242, 31;
	shr.u32 	%r1244, %r1792, %r1243;
	or.b32  	%r1791, %r1244, %r1241;
	ld.local.u32 	%r1245, [%r324+16];
	shr.u32 	%r1246, %r1245, %r1243;
	shl.b32 	%r1247, %r1792, %r323;
	or.b32  	%r1792, %r1246, %r1247;

BB13_231:
	shr.u32 	%r1248, %r1792, 30;
	shl.b32 	%r1249, %r1791, 2;
	or.b32  	%r1797, %r1248, %r1249;
	shl.b32 	%r332, %r1792, 2;
	setp.ne.s32 	%p222, %r332, 0;
	selp.u32 	%r1250, 1, 0, %p222;
	add.s32 	%r1251, %r1250, %r1797;
	setp.gt.u32 	%p223, %r1251, -2147483648;
	selp.u32 	%r1252, 1, 0, %p223;
	shr.u32 	%r1253, %r1791, 30;
	add.s32 	%r1254, %r1252, %r1253;
	neg.s32 	%r1255, %r1254;
	setp.lt.s32 	%p224, %r320, 0;
	selp.b32 	%r1801, %r1255, %r1254, %p224;
	@%p223 bra 	BB13_233;

	mov.u32 	%r1796, %r332;
	bra.uni 	BB13_234;

BB13_233:
	not.b32 	%r1256, %r1797;
	neg.s32 	%r334, %r332;
	setp.eq.s32 	%p225, %r332, 0;
	selp.u32 	%r1257, 1, 0, %p225;
	add.s32 	%r1797, %r1257, %r1256;
	xor.b32  	%r1793, %r1793, -2147483648;
	mov.u32 	%r1796, %r334;

BB13_234:
	mov.u32 	%r1795, %r1796;
	setp.gt.s32 	%p226, %r1797, 0;
	@%p226 bra 	BB13_236;

	mov.u32 	%r1800, 0;
	bra.uni 	BB13_238;

BB13_236:
	mov.u32 	%r1800, 0;

BB13_237:
	shr.u32 	%r1260, %r1795, 31;
	shl.b32 	%r1261, %r1797, 1;
	or.b32  	%r1797, %r1260, %r1261;
	shl.b32 	%r1795, %r1795, 1;
	add.s32 	%r1800, %r1800, -1;
	setp.gt.s32 	%p227, %r1797, 0;
	@%p227 bra 	BB13_237;

BB13_238:
	mul.lo.s32 	%r1799, %r1797, -921707870;
	mov.u32 	%r1264, -921707870;
	// inline asm
	mul.hi.u32 	%r1262, %r1797, %r1264;
	// inline asm
	setp.gt.s32 	%p228, %r1262, 0;
	mov.u32 	%r1798, %r1262;
	@%p228 bra 	BB13_239;
	bra.uni 	BB13_240;

BB13_239:
	shl.b32 	%r1265, %r1262, 1;
	shr.u32 	%r1266, %r1799, 31;
	or.b32  	%r1798, %r1265, %r1266;
	mul.lo.s32 	%r1799, %r1797, -1843415740;
	add.s32 	%r1800, %r1800, -1;

BB13_240:
	setp.ne.s32 	%p229, %r1799, 0;
	selp.u32 	%r1267, 1, 0, %p229;
	add.s32 	%r1268, %r1267, %r1798;
	shr.u32 	%r1269, %r1268, 8;
	shr.u32 	%r1270, %r1268, 7;
	and.b32  	%r1271, %r1270, 1;
	shl.b32 	%r1272, %r1800, 23;
	add.s32 	%r1273, %r1272, %r1269;
	add.s32 	%r1274, %r1273, %r1271;
	add.s32 	%r1275, %r1274, 1056964608;
	or.b32  	%r1276, %r1275, %r1793;
	mov.b32 	 %f1073, %r1276;

BB13_241:
	add.s32 	%r357, %r1801, 1;
	and.b32  	%r1277, %r357, 1;
	setp.eq.s32 	%p230, %r1277, 0;
	mul.rn.f32 	%f134, %f1073, %f1073;
	@%p230 bra 	BB13_243;

	mov.f32 	%f624, 0f37CCF5CE;
	mul.rn.f32 	%f625, %f624, %f134;
	add.f32 	%f626, %f625, 0fBAB6061A;
	mul.rn.f32 	%f627, %f626, %f134;
	add.f32 	%f628, %f627, 0f3D2AAAA5;
	mul.rn.f32 	%f629, %f628, %f134;
	add.f32 	%f630, %f629, 0fBF000000;
	mul.rn.f32 	%f631, %f630, %f134;
	add.f32 	%f1074, %f631, 0f3F800000;
	bra.uni 	BB13_244;

BB13_243:
	mov.f32 	%f632, 0fB94CA1F9;
	mul.rn.f32 	%f633, %f632, %f134;
	add.f32 	%f634, %f633, 0f3C08839E;
	mul.rn.f32 	%f635, %f634, %f134;
	add.f32 	%f636, %f635, 0fBE2AAAA3;
	mul.rn.f32 	%f637, %f636, %f134;
	mul.rn.f32 	%f638, %f637, %f1073;
	add.f32 	%f1074, %f638, %f1073;

BB13_244:
	and.b32  	%r1278, %r357, 2;
	setp.eq.s32 	%p231, %r1278, 0;
	neg.f32 	%f639, %f1074;
	selp.f32 	%f1101, %f1074, %f639, %p231;
	bra.uni 	BB13_246;

BB13_245:
	mov.f32 	%f1101, %f14;

BB13_246:
	fma.rn.f32 	%f1079, %f1101, 0f3EEB851F, 0f3F0A3D71;
	bra.uni 	BB13_281;

BB13_247:
	mul.f32 	%f141, %f118, 0f40490FDC;
	setp.eq.f32 	%p232, %f141, %f12;
	setp.eq.f32 	%p233, %f141, %f13;
	or.pred  	%p234, %p232, %p233;
	@%p234 bra 	BB13_266;

	// inline asm
	abs.f32 	%f640, %f141;
	// inline asm
	setp.gt.f32 	%p235, %f640, 0f473BA700;
	@%p235 bra 	BB13_250;

	mov.f32 	%f644, 0f3F22F983;
	mul.rn.f32 	%f643, %f141, %f644;
	// inline asm
	cvt.rni.f32.f32 	%f642, %f643;
	// inline asm
	cvt.rzi.s32.f32 	%r1812, %f642;
	cvt.rn.f32.s32 	%f645, %r1812;
	mov.f32 	%f646, 0f3FC90000;
	mul.rn.f32 	%f647, %f645, %f646;
	sub.f32 	%f648, %f141, %f647;
	mov.f32 	%f649, 0f39FD8000;
	mul.rn.f32 	%f650, %f645, %f649;
	sub.f32 	%f651, %f648, %f650;
	mov.f32 	%f652, 0f34A88000;
	mul.rn.f32 	%f653, %f645, %f652;
	sub.f32 	%f654, %f651, %f653;
	mov.f32 	%f655, 0f2E85A309;
	mul.rn.f32 	%f656, %f645, %f655;
	sub.f32 	%f1075, %f654, %f656;
	bra.uni 	BB13_262;

BB13_250:
	add.u32 	%r1297, %SP, 308;
	mov.b32 	 %r359, %f141;
	and.b32  	%r1804, %r359, -2147483648;
	shr.u32 	%r361, %r359, 23;
	and.b32  	%r1298, %r361, 255;
	add.s32 	%r1299, %r1298, -128;
	shl.b32 	%r1300, %r359, 8;
	or.b32  	%r1296, %r1300, -2147483648;
	shr.u32 	%r1301, %r1299, 5;
	mov.u32 	%r1302, 4;
	sub.s32 	%r1303, %r1302, %r1301;
	ld.const.u32 	%r1280, [__GPU_i2opi_f];
	mul.lo.s32 	%r1304, %r1280, %r1296;
	// inline asm
	mul.hi.u32 	%r1279, %r1280, %r1296;
	// inline asm
	st.local.u32 	[%SP+308], %r1304;
	ld.const.u32 	%r1283, [__GPU_i2opi_f+4];
	mul.lo.s32 	%r1305, %r1283, %r1296;
	// inline asm
	mul.hi.u32 	%r1282, %r1283, %r1296;
	// inline asm
	mad.lo.s32 	%r1306, %r1283, %r1296, %r1279;
	st.local.u32 	[%SP+312], %r1306;
	setp.lt.u32 	%p236, %r1306, %r1305;
	selp.u32 	%r1307, 1, 0, %p236;
	add.s32 	%r1308, %r1307, %r1282;
	ld.const.u32 	%r1286, [__GPU_i2opi_f+8];
	mul.lo.s32 	%r1309, %r1286, %r1296;
	// inline asm
	mul.hi.u32 	%r1285, %r1286, %r1296;
	// inline asm
	mad.lo.s32 	%r1310, %r1286, %r1296, %r1308;
	st.local.u32 	[%SP+316], %r1310;
	setp.lt.u32 	%p237, %r1310, %r1309;
	selp.u32 	%r1311, 1, 0, %p237;
	add.s32 	%r1312, %r1311, %r1285;
	ld.const.u32 	%r1289, [__GPU_i2opi_f+12];
	mul.lo.s32 	%r1313, %r1289, %r1296;
	// inline asm
	mul.hi.u32 	%r1288, %r1289, %r1296;
	// inline asm
	mad.lo.s32 	%r1314, %r1289, %r1296, %r1312;
	st.local.u32 	[%SP+320], %r1314;
	setp.lt.u32 	%p238, %r1314, %r1313;
	selp.u32 	%r1315, 1, 0, %p238;
	add.s32 	%r1316, %r1315, %r1288;
	ld.const.u32 	%r1292, [__GPU_i2opi_f+16];
	mul.lo.s32 	%r1317, %r1292, %r1296;
	// inline asm
	mul.hi.u32 	%r1291, %r1292, %r1296;
	// inline asm
	mad.lo.s32 	%r1318, %r1292, %r1296, %r1316;
	st.local.u32 	[%SP+324], %r1318;
	setp.lt.u32 	%p239, %r1318, %r1317;
	selp.u32 	%r1319, 1, 0, %p239;
	add.s32 	%r1320, %r1319, %r1291;
	ld.const.u32 	%r1295, [__GPU_i2opi_f+20];
	mul.lo.s32 	%r1321, %r1295, %r1296;
	// inline asm
	mul.hi.u32 	%r1294, %r1295, %r1296;
	// inline asm
	mad.lo.s32 	%r1322, %r1295, %r1296, %r1320;
	st.local.u32 	[%SP+328], %r1322;
	setp.lt.u32 	%p240, %r1322, %r1321;
	selp.u32 	%r1323, 1, 0, %p240;
	add.s32 	%r1324, %r1323, %r1294;
	st.local.u32 	[%SP+332], %r1324;
	and.b32  	%r362, %r361, 31;
	shl.b32 	%r1325, %r1303, 2;
	add.s32 	%r1326, %r1325, %r1297;
	add.s32 	%r363, %r1326, -16;
	ld.local.u32 	%r1802, [%r1326+8];
	ld.local.u32 	%r1803, [%r1326+4];
	setp.eq.s32 	%p241, %r362, 0;
	@%p241 bra 	BB13_252;

	shl.b32 	%r1327, %r1802, %r362;
	neg.s32 	%r1328, %r361;
	and.b32  	%r1329, %r1328, 31;
	shr.u32 	%r1330, %r1803, %r1329;
	or.b32  	%r1802, %r1330, %r1327;
	ld.local.u32 	%r1331, [%r363+16];
	shr.u32 	%r1332, %r1331, %r1329;
	shl.b32 	%r1333, %r1803, %r362;
	or.b32  	%r1803, %r1332, %r1333;

BB13_252:
	shr.u32 	%r1334, %r1803, 30;
	shl.b32 	%r1335, %r1802, 2;
	or.b32  	%r1808, %r1334, %r1335;
	shl.b32 	%r371, %r1803, 2;
	setp.ne.s32 	%p242, %r371, 0;
	selp.u32 	%r1336, 1, 0, %p242;
	add.s32 	%r1337, %r1336, %r1808;
	setp.gt.u32 	%p243, %r1337, -2147483648;
	selp.u32 	%r1338, 1, 0, %p243;
	shr.u32 	%r1339, %r1802, 30;
	add.s32 	%r1340, %r1338, %r1339;
	neg.s32 	%r1341, %r1340;
	setp.lt.s32 	%p244, %r359, 0;
	selp.b32 	%r1812, %r1341, %r1340, %p244;
	@%p243 bra 	BB13_254;

	mov.u32 	%r1807, %r371;
	bra.uni 	BB13_255;

BB13_254:
	not.b32 	%r1342, %r1808;
	neg.s32 	%r373, %r371;
	setp.eq.s32 	%p245, %r371, 0;
	selp.u32 	%r1343, 1, 0, %p245;
	add.s32 	%r1808, %r1343, %r1342;
	xor.b32  	%r1804, %r1804, -2147483648;
	mov.u32 	%r1807, %r373;

BB13_255:
	mov.u32 	%r1806, %r1807;
	setp.gt.s32 	%p246, %r1808, 0;
	@%p246 bra 	BB13_257;

	mov.u32 	%r1811, 0;
	bra.uni 	BB13_259;

BB13_257:
	mov.u32 	%r1811, 0;

BB13_258:
	shr.u32 	%r1346, %r1806, 31;
	shl.b32 	%r1347, %r1808, 1;
	or.b32  	%r1808, %r1346, %r1347;
	shl.b32 	%r1806, %r1806, 1;
	add.s32 	%r1811, %r1811, -1;
	setp.gt.s32 	%p247, %r1808, 0;
	@%p247 bra 	BB13_258;

BB13_259:
	mul.lo.s32 	%r1810, %r1808, -921707870;
	mov.u32 	%r1350, -921707870;
	// inline asm
	mul.hi.u32 	%r1348, %r1808, %r1350;
	// inline asm
	setp.gt.s32 	%p248, %r1348, 0;
	mov.u32 	%r1809, %r1348;
	@%p248 bra 	BB13_260;
	bra.uni 	BB13_261;

BB13_260:
	shl.b32 	%r1351, %r1348, 1;
	shr.u32 	%r1352, %r1810, 31;
	or.b32  	%r1809, %r1351, %r1352;
	mul.lo.s32 	%r1810, %r1808, -1843415740;
	add.s32 	%r1811, %r1811, -1;

BB13_261:
	setp.ne.s32 	%p249, %r1810, 0;
	selp.u32 	%r1353, 1, 0, %p249;
	add.s32 	%r1354, %r1353, %r1809;
	shr.u32 	%r1355, %r1354, 8;
	shr.u32 	%r1356, %r1354, 7;
	and.b32  	%r1357, %r1356, 1;
	shl.b32 	%r1358, %r1811, 23;
	add.s32 	%r1359, %r1358, %r1355;
	add.s32 	%r1360, %r1359, %r1357;
	add.s32 	%r1361, %r1360, 1056964608;
	or.b32  	%r1362, %r1361, %r1804;
	mov.b32 	 %f1075, %r1362;

BB13_262:
	add.s32 	%r396, %r1812, 1;
	and.b32  	%r1363, %r396, 1;
	setp.eq.s32 	%p250, %r1363, 0;
	mul.rn.f32 	%f145, %f1075, %f1075;
	@%p250 bra 	BB13_264;

	mov.f32 	%f657, 0f37CCF5CE;
	mul.rn.f32 	%f658, %f657, %f145;
	add.f32 	%f659, %f658, 0fBAB6061A;
	mul.rn.f32 	%f660, %f659, %f145;
	add.f32 	%f661, %f660, 0f3D2AAAA5;
	mul.rn.f32 	%f662, %f661, %f145;
	add.f32 	%f663, %f662, 0fBF000000;
	mul.rn.f32 	%f664, %f663, %f145;
	add.f32 	%f1076, %f664, 0f3F800000;
	bra.uni 	BB13_265;

BB13_264:
	mov.f32 	%f665, 0fB94CA1F9;
	mul.rn.f32 	%f666, %f665, %f145;
	add.f32 	%f667, %f666, 0f3C08839E;
	mul.rn.f32 	%f668, %f667, %f145;
	add.f32 	%f669, %f668, 0fBE2AAAA3;
	mul.rn.f32 	%f670, %f669, %f145;
	mul.rn.f32 	%f671, %f670, %f1075;
	add.f32 	%f1076, %f671, %f1075;

BB13_265:
	and.b32  	%r1364, %r396, 2;
	setp.eq.s32 	%p251, %r1364, 0;
	neg.f32 	%f672, %f1076;
	selp.f32 	%f1100, %f1076, %f672, %p251;
	bra.uni 	BB13_267;

BB13_266:
	mov.f32 	%f1100, %f14;

BB13_267:
	fma.rn.f32 	%f1079, %f1100, 0f3F000000, 0f3F000000;
	bra.uni 	BB13_281;

BB13_268:
	setp.lt.f32 	%p252, %f118, 0f3F800000;
	mov.f32 	%f673, 0f3F800000;
	sub.f32 	%f674, %f673, %f118;
	selp.f32 	%f1079, %f674, 0f00000000, %p252;
	bra.uni 	BB13_281;

BB13_269:
	ld.param.u32 	%r1692, [ResizeVerticalFilter_param_10];
	ld.global.f32 	%f681, [%r1692];
	ld.global.f32 	%f682, [%r1692+8];
	ld.global.f32 	%f683, [%r1692+4];
	fma.rn.f32 	%f684, %f118, %f682, %f683;
	mul.f32 	%f685, %f118, %f684;
	fma.rn.f32 	%f1079, %f118, %f685, %f681;
	bra.uni 	BB13_281;

BB13_270:
	setp.eq.f32 	%p255, %f118, 0f00000000;
	@%p255 bra 	BB13_280;

	mul.f32 	%f155, %f118, 0f40490FDC;
	setp.eq.f32 	%p256, %f118, %f12;
	@%p256 bra 	BB13_277;

	setp.eq.f32 	%p257, %f118, %f13;
	or.pred  	%p259, %p257, %p255;
	@%p259 bra 	BB13_277;

	mov.f32 	%f690, 0f40000000;
	mul.rn.f32 	%f687, %f690, %f118;
	// inline asm
	cvt.rni.f32.f32 	%f686, %f687;
	// inline asm
	cvt.rzi.s32.f32 	%r1365, %f686;
	neg.f32 	%f691, %f686;
	mul.rn.f32 	%f693, %f691, %f237;
	add.f32 	%f694, %f693, %f118;
	mov.f32 	%f695, 0f40490FDB;
	mul.rn.f32 	%f696, %f694, %f695;
	// inline asm
	abs.f32 	%f688, %f118;
	// inline asm
	setp.gt.f32 	%p260, %f688, 0f4B800000;
	selp.f32 	%f156, 0f00000000, %f696, %p260;
	selp.b32 	%r397, 0, %r1365, %p260;
	and.b32  	%r1366, %r397, 1;
	setp.eq.s32 	%p261, %r1366, 0;
	mul.rn.f32 	%f157, %f156, %f156;
	@%p261 bra 	BB13_275;

	mov.f32 	%f697, 0f37CCF5CE;
	mul.rn.f32 	%f698, %f697, %f157;
	add.f32 	%f699, %f698, 0fBAB6061A;
	mul.rn.f32 	%f700, %f699, %f157;
	add.f32 	%f701, %f700, 0f3D2AAAA5;
	mul.rn.f32 	%f702, %f701, %f157;
	add.f32 	%f703, %f702, 0fBF000000;
	mul.rn.f32 	%f704, %f703, %f157;
	add.f32 	%f1077, %f704, 0f3F800000;
	bra.uni 	BB13_276;

BB13_275:
	mov.f32 	%f705, 0fB94CA1F9;
	mul.rn.f32 	%f706, %f705, %f157;
	add.f32 	%f707, %f706, 0f3C08839E;
	mul.rn.f32 	%f708, %f707, %f157;
	add.f32 	%f709, %f708, 0fBE2AAAA3;
	mul.rn.f32 	%f710, %f709, %f157;
	mul.rn.f32 	%f711, %f710, %f156;
	add.f32 	%f1077, %f711, %f156;

BB13_276:
	and.b32  	%r1367, %r397, 2;
	setp.eq.s32 	%p262, %r1367, 0;
	neg.f32 	%f712, %f1077;
	selp.f32 	%f1078, %f1077, %f712, %p262;
	bra.uni 	BB13_278;

BB13_277:
	mov.f32 	%f713, 0f00000000;
	mul.rn.f32 	%f1078, %f118, %f713;

BB13_278:
	div.full.f32 	%f1079, %f1078, %f155;
	bra.uni 	BB13_281;

BB13_279:
	mov.f32 	%f1079, 0f00000000;
	bra.uni 	BB13_281;

BB13_280:
	mov.f32 	%f1079, 0f3F800000;

BB13_281:
	ld.param.u32 	%r1659, [ResizeVerticalFilter_param_8];
	setp.gt.s32 	%p263, %r1659, 2;
	@%p263 bra 	BB13_288;

	ld.param.u32 	%r1653, [ResizeVerticalFilter_param_8];
	setp.eq.s32 	%p269, %r1653, 0;
	@%p269 bra 	BB13_359;

	ld.param.u32 	%r1652, [ResizeVerticalFilter_param_8];
	setp.eq.s32 	%p270, %r1652, 1;
	@%p270 bra 	BB13_356;

	ld.param.u32 	%r1651, [ResizeVerticalFilter_param_8];
	setp.eq.s32 	%p271, %r1651, 2;
	@%p271 bra 	BB13_285;
	bra.uni 	BB13_368;

BB13_285:
	setp.lt.f32 	%p333, %f567, 0f3F800000;
	@%p333 bra 	BB13_357;

	setp.geu.f32 	%p334, %f567, 0f40000000;
	@%p334 bra 	BB13_368;

	ld.param.u32 	%r1691, [ResizeVerticalFilter_param_10];
	ld.global.f32 	%f818, [%r1691+24];
	ld.global.f32 	%f819, [%r1691+20];
	fma.rn.f32 	%f820, %f567, %f818, %f819;
	ld.global.f32 	%f821, [%r1691+16];
	fma.rn.f32 	%f822, %f567, %f820, %f821;
	ld.global.f32 	%f823, [%r1691+12];
	fma.rn.f32 	%f1111, %f567, %f822, %f823;
	bra.uni 	BB13_369;

BB13_288:
	ld.param.u32 	%r1658, [ResizeVerticalFilter_param_8];
	setp.gt.s32 	%p264, %r1658, 4;
	@%p264 bra 	BB13_294;

	ld.param.u32 	%r1655, [ResizeVerticalFilter_param_8];
	setp.eq.s32 	%p267, %r1655, 3;
	@%p267 bra 	BB13_335;

	ld.param.u32 	%r1654, [ResizeVerticalFilter_param_8];
	setp.eq.s32 	%p268, %r1654, 4;
	@%p268 bra 	BB13_291;
	bra.uni 	BB13_368;

BB13_291:
	mul.f32 	%f177, %f567, 0f40490FDC;
	setp.eq.f32 	%p292, %f177, %f12;
	setp.eq.f32 	%p293, %f177, %f13;
	or.pred  	%p294, %p292, %p293;
	@%p294 bra 	BB13_333;

	// inline asm
	abs.f32 	%f750, %f177;
	// inline asm
	setp.gt.f32 	%p295, %f750, 0f473BA700;
	@%p295 bra 	BB13_317;

	mov.f32 	%f754, 0f3F22F983;
	mul.rn.f32 	%f753, %f177, %f754;
	// inline asm
	cvt.rni.f32.f32 	%f752, %f753;
	// inline asm
	cvt.rzi.s32.f32 	%r1834, %f752;
	cvt.rn.f32.s32 	%f755, %r1834;
	mov.f32 	%f756, 0f3FC90000;
	mul.rn.f32 	%f757, %f755, %f756;
	sub.f32 	%f758, %f177, %f757;
	mov.f32 	%f759, 0f39FD8000;
	mul.rn.f32 	%f760, %f755, %f759;
	sub.f32 	%f761, %f758, %f760;
	mov.f32 	%f762, 0f34A88000;
	mul.rn.f32 	%f763, %f755, %f762;
	sub.f32 	%f764, %f761, %f763;
	mov.f32 	%f765, 0f2E85A309;
	mul.rn.f32 	%f766, %f755, %f765;
	sub.f32 	%f1082, %f764, %f766;
	bra.uni 	BB13_329;

BB13_294:
	ld.param.u32 	%r1657, [ResizeVerticalFilter_param_8];
	add.s32 	%r1368, %r1657, -9;
	setp.lt.u32 	%p265, %r1368, 2;
	@%p265 bra 	BB13_358;

	ld.param.u32 	%r1656, [ResizeVerticalFilter_param_8];
	setp.ne.s32 	%p266, %r1656, 5;
	@%p266 bra 	BB13_368;

	mul.f32 	%f166, %f567, 0f40490FDC;
	setp.eq.f32 	%p272, %f166, %f12;
	setp.eq.f32 	%p273, %f166, %f13;
	or.pred  	%p274, %p272, %p273;
	@%p274 bra 	BB13_315;

	// inline asm
	abs.f32 	%f716, %f166;
	// inline asm
	setp.gt.f32 	%p275, %f716, 0f473BA700;
	@%p275 bra 	BB13_299;

	mov.f32 	%f720, 0f3F22F983;
	mul.rn.f32 	%f719, %f166, %f720;
	// inline asm
	cvt.rni.f32.f32 	%f718, %f719;
	// inline asm
	cvt.rzi.s32.f32 	%r1823, %f718;
	cvt.rn.f32.s32 	%f721, %r1823;
	mov.f32 	%f722, 0f3FC90000;
	mul.rn.f32 	%f723, %f721, %f722;
	sub.f32 	%f724, %f166, %f723;
	mov.f32 	%f725, 0f39FD8000;
	mul.rn.f32 	%f726, %f721, %f725;
	sub.f32 	%f727, %f724, %f726;
	mov.f32 	%f728, 0f34A88000;
	mul.rn.f32 	%f729, %f721, %f728;
	sub.f32 	%f730, %f727, %f729;
	mov.f32 	%f731, 0f2E85A309;
	mul.rn.f32 	%f732, %f721, %f731;
	sub.f32 	%f1080, %f730, %f732;
	bra.uni 	BB13_311;

BB13_299:
	add.u32 	%r1387, %SP, 84;
	mov.b32 	 %r399, %f166;
	and.b32  	%r1815, %r399, -2147483648;
	shr.u32 	%r401, %r399, 23;
	and.b32  	%r1388, %r401, 255;
	add.s32 	%r1389, %r1388, -128;
	shl.b32 	%r1390, %r399, 8;
	or.b32  	%r1386, %r1390, -2147483648;
	shr.u32 	%r1391, %r1389, 5;
	mov.u32 	%r1392, 4;
	sub.s32 	%r1393, %r1392, %r1391;
	ld.const.u32 	%r1370, [__GPU_i2opi_f];
	mul.lo.s32 	%r1394, %r1370, %r1386;
	// inline asm
	mul.hi.u32 	%r1369, %r1370, %r1386;
	// inline asm
	st.local.u32 	[%SP+84], %r1394;
	ld.const.u32 	%r1373, [__GPU_i2opi_f+4];
	mul.lo.s32 	%r1395, %r1373, %r1386;
	// inline asm
	mul.hi.u32 	%r1372, %r1373, %r1386;
	// inline asm
	mad.lo.s32 	%r1396, %r1373, %r1386, %r1369;
	st.local.u32 	[%SP+88], %r1396;
	setp.lt.u32 	%p276, %r1396, %r1395;
	selp.u32 	%r1397, 1, 0, %p276;
	add.s32 	%r1398, %r1397, %r1372;
	ld.const.u32 	%r1376, [__GPU_i2opi_f+8];
	mul.lo.s32 	%r1399, %r1376, %r1386;
	// inline asm
	mul.hi.u32 	%r1375, %r1376, %r1386;
	// inline asm
	mad.lo.s32 	%r1400, %r1376, %r1386, %r1398;
	st.local.u32 	[%SP+92], %r1400;
	setp.lt.u32 	%p277, %r1400, %r1399;
	selp.u32 	%r1401, 1, 0, %p277;
	add.s32 	%r1402, %r1401, %r1375;
	ld.const.u32 	%r1379, [__GPU_i2opi_f+12];
	mul.lo.s32 	%r1403, %r1379, %r1386;
	// inline asm
	mul.hi.u32 	%r1378, %r1379, %r1386;
	// inline asm
	mad.lo.s32 	%r1404, %r1379, %r1386, %r1402;
	st.local.u32 	[%SP+96], %r1404;
	setp.lt.u32 	%p278, %r1404, %r1403;
	selp.u32 	%r1405, 1, 0, %p278;
	add.s32 	%r1406, %r1405, %r1378;
	ld.const.u32 	%r1382, [__GPU_i2opi_f+16];
	mul.lo.s32 	%r1407, %r1382, %r1386;
	// inline asm
	mul.hi.u32 	%r1381, %r1382, %r1386;
	// inline asm
	mad.lo.s32 	%r1408, %r1382, %r1386, %r1406;
	st.local.u32 	[%SP+100], %r1408;
	setp.lt.u32 	%p279, %r1408, %r1407;
	selp.u32 	%r1409, 1, 0, %p279;
	add.s32 	%r1410, %r1409, %r1381;
	ld.const.u32 	%r1385, [__GPU_i2opi_f+20];
	mul.lo.s32 	%r1411, %r1385, %r1386;
	// inline asm
	mul.hi.u32 	%r1384, %r1385, %r1386;
	// inline asm
	mad.lo.s32 	%r1412, %r1385, %r1386, %r1410;
	st.local.u32 	[%SP+104], %r1412;
	setp.lt.u32 	%p280, %r1412, %r1411;
	selp.u32 	%r1413, 1, 0, %p280;
	add.s32 	%r1414, %r1413, %r1384;
	st.local.u32 	[%SP+108], %r1414;
	and.b32  	%r402, %r401, 31;
	shl.b32 	%r1415, %r1393, 2;
	add.s32 	%r1416, %r1415, %r1387;
	add.s32 	%r403, %r1416, -16;
	ld.local.u32 	%r1813, [%r1416+8];
	ld.local.u32 	%r1814, [%r1416+4];
	setp.eq.s32 	%p281, %r402, 0;
	@%p281 bra 	BB13_301;

	shl.b32 	%r1417, %r1813, %r402;
	neg.s32 	%r1418, %r401;
	and.b32  	%r1419, %r1418, 31;
	shr.u32 	%r1420, %r1814, %r1419;
	or.b32  	%r1813, %r1420, %r1417;
	ld.local.u32 	%r1421, [%r403+16];
	shr.u32 	%r1422, %r1421, %r1419;
	shl.b32 	%r1423, %r1814, %r402;
	or.b32  	%r1814, %r1422, %r1423;

BB13_301:
	shr.u32 	%r1424, %r1814, 30;
	shl.b32 	%r1425, %r1813, 2;
	or.b32  	%r1819, %r1424, %r1425;
	shl.b32 	%r411, %r1814, 2;
	setp.ne.s32 	%p282, %r411, 0;
	selp.u32 	%r1426, 1, 0, %p282;
	add.s32 	%r1427, %r1426, %r1819;
	setp.gt.u32 	%p283, %r1427, -2147483648;
	selp.u32 	%r1428, 1, 0, %p283;
	shr.u32 	%r1429, %r1813, 30;
	add.s32 	%r1430, %r1428, %r1429;
	neg.s32 	%r1431, %r1430;
	setp.lt.s32 	%p284, %r399, 0;
	selp.b32 	%r1823, %r1431, %r1430, %p284;
	@%p283 bra 	BB13_303;

	mov.u32 	%r1818, %r411;
	bra.uni 	BB13_304;

BB13_303:
	not.b32 	%r1432, %r1819;
	neg.s32 	%r413, %r411;
	setp.eq.s32 	%p285, %r411, 0;
	selp.u32 	%r1433, 1, 0, %p285;
	add.s32 	%r1819, %r1433, %r1432;
	xor.b32  	%r1815, %r1815, -2147483648;
	mov.u32 	%r1818, %r413;

BB13_304:
	mov.u32 	%r1817, %r1818;
	setp.gt.s32 	%p286, %r1819, 0;
	@%p286 bra 	BB13_306;

	mov.u32 	%r1822, 0;
	bra.uni 	BB13_308;

BB13_306:
	mov.u32 	%r1822, 0;

BB13_307:
	shr.u32 	%r1436, %r1817, 31;
	shl.b32 	%r1437, %r1819, 1;
	or.b32  	%r1819, %r1436, %r1437;
	shl.b32 	%r1817, %r1817, 1;
	add.s32 	%r1822, %r1822, -1;
	setp.gt.s32 	%p287, %r1819, 0;
	@%p287 bra 	BB13_307;

BB13_308:
	mul.lo.s32 	%r1821, %r1819, -921707870;
	mov.u32 	%r1440, -921707870;
	// inline asm
	mul.hi.u32 	%r1438, %r1819, %r1440;
	// inline asm
	setp.gt.s32 	%p288, %r1438, 0;
	mov.u32 	%r1820, %r1438;
	@%p288 bra 	BB13_309;
	bra.uni 	BB13_310;

BB13_309:
	shl.b32 	%r1441, %r1438, 1;
	shr.u32 	%r1442, %r1821, 31;
	or.b32  	%r1820, %r1441, %r1442;
	mul.lo.s32 	%r1821, %r1819, -1843415740;
	add.s32 	%r1822, %r1822, -1;

BB13_310:
	setp.ne.s32 	%p289, %r1821, 0;
	selp.u32 	%r1443, 1, 0, %p289;
	add.s32 	%r1444, %r1443, %r1820;
	shr.u32 	%r1445, %r1444, 8;
	shr.u32 	%r1446, %r1444, 7;
	and.b32  	%r1447, %r1446, 1;
	shl.b32 	%r1448, %r1822, 23;
	add.s32 	%r1449, %r1448, %r1445;
	add.s32 	%r1450, %r1449, %r1447;
	add.s32 	%r1451, %r1450, 1056964608;
	or.b32  	%r1452, %r1451, %r1815;
	mov.b32 	 %f1080, %r1452;

BB13_311:
	add.s32 	%r436, %r1823, 1;
	and.b32  	%r1453, %r436, 1;
	setp.eq.s32 	%p290, %r1453, 0;
	mul.rn.f32 	%f170, %f1080, %f1080;
	@%p290 bra 	BB13_313;

	mov.f32 	%f733, 0f37CCF5CE;
	mul.rn.f32 	%f734, %f733, %f170;
	add.f32 	%f735, %f734, 0fBAB6061A;
	mul.rn.f32 	%f736, %f735, %f170;
	add.f32 	%f737, %f736, 0f3D2AAAA5;
	mul.rn.f32 	%f738, %f737, %f170;
	add.f32 	%f739, %f738, 0fBF000000;
	mul.rn.f32 	%f740, %f739, %f170;
	add.f32 	%f1081, %f740, 0f3F800000;
	bra.uni 	BB13_314;

BB13_313:
	mov.f32 	%f741, 0fB94CA1F9;
	mul.rn.f32 	%f742, %f741, %f170;
	add.f32 	%f743, %f742, 0f3C08839E;
	mul.rn.f32 	%f744, %f743, %f170;
	add.f32 	%f745, %f744, 0fBE2AAAA3;
	mul.rn.f32 	%f746, %f745, %f170;
	mul.rn.f32 	%f747, %f746, %f1080;
	add.f32 	%f1081, %f747, %f1080;

BB13_314:
	and.b32  	%r1454, %r436, 2;
	setp.eq.s32 	%p291, %r1454, 0;
	neg.f32 	%f748, %f1081;
	selp.f32 	%f1099, %f1081, %f748, %p291;
	bra.uni 	BB13_316;

BB13_315:
	mov.f32 	%f1099, %f14;

BB13_316:
	fma.rn.f32 	%f749, %f1099, 0f3E23D70A, 0f3F000000;
	fma.rn.f32 	%f1111, %f1099, %f749, 0f3EAE147B;
	bra.uni 	BB13_369;

BB13_317:
	add.u32 	%r1473, %SP, 112;
	mov.b32 	 %r438, %f177;
	and.b32  	%r1826, %r438, -2147483648;
	shr.u32 	%r440, %r438, 23;
	and.b32  	%r1474, %r440, 255;
	add.s32 	%r1475, %r1474, -128;
	shl.b32 	%r1476, %r438, 8;
	or.b32  	%r1472, %r1476, -2147483648;
	shr.u32 	%r1477, %r1475, 5;
	mov.u32 	%r1478, 4;
	sub.s32 	%r1479, %r1478, %r1477;
	ld.const.u32 	%r1456, [__GPU_i2opi_f];
	mul.lo.s32 	%r1480, %r1456, %r1472;
	// inline asm
	mul.hi.u32 	%r1455, %r1456, %r1472;
	// inline asm
	st.local.u32 	[%SP+112], %r1480;
	ld.const.u32 	%r1459, [__GPU_i2opi_f+4];
	mul.lo.s32 	%r1481, %r1459, %r1472;
	// inline asm
	mul.hi.u32 	%r1458, %r1459, %r1472;
	// inline asm
	mad.lo.s32 	%r1482, %r1459, %r1472, %r1455;
	st.local.u32 	[%SP+116], %r1482;
	setp.lt.u32 	%p296, %r1482, %r1481;
	selp.u32 	%r1483, 1, 0, %p296;
	add.s32 	%r1484, %r1483, %r1458;
	ld.const.u32 	%r1462, [__GPU_i2opi_f+8];
	mul.lo.s32 	%r1485, %r1462, %r1472;
	// inline asm
	mul.hi.u32 	%r1461, %r1462, %r1472;
	// inline asm
	mad.lo.s32 	%r1486, %r1462, %r1472, %r1484;
	st.local.u32 	[%SP+120], %r1486;
	setp.lt.u32 	%p297, %r1486, %r1485;
	selp.u32 	%r1487, 1, 0, %p297;
	add.s32 	%r1488, %r1487, %r1461;
	ld.const.u32 	%r1465, [__GPU_i2opi_f+12];
	mul.lo.s32 	%r1489, %r1465, %r1472;
	// inline asm
	mul.hi.u32 	%r1464, %r1465, %r1472;
	// inline asm
	mad.lo.s32 	%r1490, %r1465, %r1472, %r1488;
	st.local.u32 	[%SP+124], %r1490;
	setp.lt.u32 	%p298, %r1490, %r1489;
	selp.u32 	%r1491, 1, 0, %p298;
	add.s32 	%r1492, %r1491, %r1464;
	ld.const.u32 	%r1468, [__GPU_i2opi_f+16];
	mul.lo.s32 	%r1493, %r1468, %r1472;
	// inline asm
	mul.hi.u32 	%r1467, %r1468, %r1472;
	// inline asm
	mad.lo.s32 	%r1494, %r1468, %r1472, %r1492;
	st.local.u32 	[%SP+128], %r1494;
	setp.lt.u32 	%p299, %r1494, %r1493;
	selp.u32 	%r1495, 1, 0, %p299;
	add.s32 	%r1496, %r1495, %r1467;
	ld.const.u32 	%r1471, [__GPU_i2opi_f+20];
	mul.lo.s32 	%r1497, %r1471, %r1472;
	// inline asm
	mul.hi.u32 	%r1470, %r1471, %r1472;
	// inline asm
	mad.lo.s32 	%r1498, %r1471, %r1472, %r1496;
	st.local.u32 	[%SP+132], %r1498;
	setp.lt.u32 	%p300, %r1498, %r1497;
	selp.u32 	%r1499, 1, 0, %p300;
	add.s32 	%r1500, %r1499, %r1470;
	st.local.u32 	[%SP+136], %r1500;
	and.b32  	%r441, %r440, 31;
	shl.b32 	%r1501, %r1479, 2;
	add.s32 	%r1502, %r1501, %r1473;
	add.s32 	%r442, %r1502, -16;
	ld.local.u32 	%r1824, [%r1502+8];
	ld.local.u32 	%r1825, [%r1502+4];
	setp.eq.s32 	%p301, %r441, 0;
	@%p301 bra 	BB13_319;

	shl.b32 	%r1503, %r1824, %r441;
	neg.s32 	%r1504, %r440;
	and.b32  	%r1505, %r1504, 31;
	shr.u32 	%r1506, %r1825, %r1505;
	or.b32  	%r1824, %r1506, %r1503;
	ld.local.u32 	%r1507, [%r442+16];
	shr.u32 	%r1508, %r1507, %r1505;
	shl.b32 	%r1509, %r1825, %r441;
	or.b32  	%r1825, %r1508, %r1509;

BB13_319:
	shr.u32 	%r1510, %r1825, 30;
	shl.b32 	%r1511, %r1824, 2;
	or.b32  	%r1830, %r1510, %r1511;
	shl.b32 	%r450, %r1825, 2;
	setp.ne.s32 	%p302, %r450, 0;
	selp.u32 	%r1512, 1, 0, %p302;
	add.s32 	%r1513, %r1512, %r1830;
	setp.gt.u32 	%p303, %r1513, -2147483648;
	selp.u32 	%r1514, 1, 0, %p303;
	shr.u32 	%r1515, %r1824, 30;
	add.s32 	%r1516, %r1514, %r1515;
	neg.s32 	%r1517, %r1516;
	setp.lt.s32 	%p304, %r438, 0;
	selp.b32 	%r1834, %r1517, %r1516, %p304;
	@%p303 bra 	BB13_321;

	mov.u32 	%r1829, %r450;
	bra.uni 	BB13_322;

BB13_321:
	not.b32 	%r1518, %r1830;
	neg.s32 	%r452, %r450;
	setp.eq.s32 	%p305, %r450, 0;
	selp.u32 	%r1519, 1, 0, %p305;
	add.s32 	%r1830, %r1519, %r1518;
	xor.b32  	%r1826, %r1826, -2147483648;
	mov.u32 	%r1829, %r452;

BB13_322:
	mov.u32 	%r1828, %r1829;
	setp.gt.s32 	%p306, %r1830, 0;
	@%p306 bra 	BB13_324;

	mov.u32 	%r1833, 0;
	bra.uni 	BB13_326;

BB13_324:
	mov.u32 	%r1833, 0;

BB13_325:
	shr.u32 	%r1522, %r1828, 31;
	shl.b32 	%r1523, %r1830, 1;
	or.b32  	%r1830, %r1522, %r1523;
	shl.b32 	%r1828, %r1828, 1;
	add.s32 	%r1833, %r1833, -1;
	setp.gt.s32 	%p307, %r1830, 0;
	@%p307 bra 	BB13_325;

BB13_326:
	mul.lo.s32 	%r1832, %r1830, -921707870;
	mov.u32 	%r1526, -921707870;
	// inline asm
	mul.hi.u32 	%r1524, %r1830, %r1526;
	// inline asm
	setp.gt.s32 	%p308, %r1524, 0;
	mov.u32 	%r1831, %r1524;
	@%p308 bra 	BB13_327;
	bra.uni 	BB13_328;

BB13_327:
	shl.b32 	%r1527, %r1524, 1;
	shr.u32 	%r1528, %r1832, 31;
	or.b32  	%r1831, %r1527, %r1528;
	mul.lo.s32 	%r1832, %r1830, -1843415740;
	add.s32 	%r1833, %r1833, -1;

BB13_328:
	setp.ne.s32 	%p309, %r1832, 0;
	selp.u32 	%r1529, 1, 0, %p309;
	add.s32 	%r1530, %r1529, %r1831;
	shr.u32 	%r1531, %r1530, 8;
	shr.u32 	%r1532, %r1530, 7;
	and.b32  	%r1533, %r1532, 1;
	shl.b32 	%r1534, %r1833, 23;
	add.s32 	%r1535, %r1534, %r1531;
	add.s32 	%r1536, %r1535, %r1533;
	add.s32 	%r1537, %r1536, 1056964608;
	or.b32  	%r1538, %r1537, %r1826;
	mov.b32 	 %f1082, %r1538;

BB13_329:
	add.s32 	%r475, %r1834, 1;
	and.b32  	%r1539, %r475, 1;
	setp.eq.s32 	%p310, %r1539, 0;
	mul.rn.f32 	%f181, %f1082, %f1082;
	@%p310 bra 	BB13_331;

	mov.f32 	%f767, 0f37CCF5CE;
	mul.rn.f32 	%f768, %f767, %f181;
	add.f32 	%f769, %f768, 0fBAB6061A;
	mul.rn.f32 	%f770, %f769, %f181;
	add.f32 	%f771, %f770, 0f3D2AAAA5;
	mul.rn.f32 	%f772, %f771, %f181;
	add.f32 	%f773, %f772, 0fBF000000;
	mul.rn.f32 	%f774, %f773, %f181;
	add.f32 	%f1083, %f774, 0f3F800000;
	bra.uni 	BB13_332;

BB13_331:
	mov.f32 	%f775, 0fB94CA1F9;
	mul.rn.f32 	%f776, %f775, %f181;
	add.f32 	%f777, %f776, 0f3C08839E;
	mul.rn.f32 	%f778, %f777, %f181;
	add.f32 	%f779, %f778, 0fBE2AAAA3;
	mul.rn.f32 	%f780, %f779, %f181;
	mul.rn.f32 	%f781, %f780, %f1082;
	add.f32 	%f1083, %f781, %f1082;

BB13_332:
	and.b32  	%r1540, %r475, 2;
	setp.eq.s32 	%p311, %r1540, 0;
	neg.f32 	%f782, %f1083;
	selp.f32 	%f1098, %f1083, %f782, %p311;
	bra.uni 	BB13_334;

BB13_333:
	mov.f32 	%f1098, %f14;

BB13_334:
	fma.rn.f32 	%f1111, %f1098, 0f3EEB851F, 0f3F0A3D71;
	bra.uni 	BB13_369;

BB13_335:
	mul.f32 	%f188, %f567, 0f40490FDC;
	setp.eq.f32 	%p312, %f188, %f12;
	setp.eq.f32 	%p313, %f188, %f13;
	or.pred  	%p314, %p312, %p313;
	@%p314 bra 	BB13_354;

	// inline asm
	abs.f32 	%f783, %f188;
	// inline asm
	setp.gt.f32 	%p315, %f783, 0f473BA700;
	@%p315 bra 	BB13_338;

	mov.f32 	%f787, 0f3F22F983;
	mul.rn.f32 	%f786, %f188, %f787;
	// inline asm
	cvt.rni.f32.f32 	%f785, %f786;
	// inline asm
	cvt.rzi.s32.f32 	%r1845, %f785;
	cvt.rn.f32.s32 	%f788, %r1845;
	mov.f32 	%f789, 0f3FC90000;
	mul.rn.f32 	%f790, %f788, %f789;
	sub.f32 	%f791, %f188, %f790;
	mov.f32 	%f792, 0f39FD8000;
	mul.rn.f32 	%f793, %f788, %f792;
	sub.f32 	%f794, %f791, %f793;
	mov.f32 	%f795, 0f34A88000;
	mul.rn.f32 	%f796, %f788, %f795;
	sub.f32 	%f797, %f794, %f796;
	mov.f32 	%f798, 0f2E85A309;
	mul.rn.f32 	%f799, %f788, %f798;
	sub.f32 	%f1084, %f797, %f799;
	bra.uni 	BB13_350;

BB13_338:
	add.u32 	%r1559, %SP, 140;
	mov.b32 	 %r477, %f188;
	and.b32  	%r1837, %r477, -2147483648;
	shr.u32 	%r479, %r477, 23;
	and.b32  	%r1560, %r479, 255;
	add.s32 	%r1561, %r1560, -128;
	shl.b32 	%r1562, %r477, 8;
	or.b32  	%r1558, %r1562, -2147483648;
	shr.u32 	%r1563, %r1561, 5;
	mov.u32 	%r1564, 4;
	sub.s32 	%r1565, %r1564, %r1563;
	ld.const.u32 	%r1542, [__GPU_i2opi_f];
	mul.lo.s32 	%r1566, %r1542, %r1558;
	// inline asm
	mul.hi.u32 	%r1541, %r1542, %r1558;
	// inline asm
	st.local.u32 	[%SP+140], %r1566;
	ld.const.u32 	%r1545, [__GPU_i2opi_f+4];
	mul.lo.s32 	%r1567, %r1545, %r1558;
	// inline asm
	mul.hi.u32 	%r1544, %r1545, %r1558;
	// inline asm
	mad.lo.s32 	%r1568, %r1545, %r1558, %r1541;
	st.local.u32 	[%SP+144], %r1568;
	setp.lt.u32 	%p316, %r1568, %r1567;
	selp.u32 	%r1569, 1, 0, %p316;
	add.s32 	%r1570, %r1569, %r1544;
	ld.const.u32 	%r1548, [__GPU_i2opi_f+8];
	mul.lo.s32 	%r1571, %r1548, %r1558;
	// inline asm
	mul.hi.u32 	%r1547, %r1548, %r1558;
	// inline asm
	mad.lo.s32 	%r1572, %r1548, %r1558, %r1570;
	st.local.u32 	[%SP+148], %r1572;
	setp.lt.u32 	%p317, %r1572, %r1571;
	selp.u32 	%r1573, 1, 0, %p317;
	add.s32 	%r1574, %r1573, %r1547;
	ld.const.u32 	%r1551, [__GPU_i2opi_f+12];
	mul.lo.s32 	%r1575, %r1551, %r1558;
	// inline asm
	mul.hi.u32 	%r1550, %r1551, %r1558;
	// inline asm
	mad.lo.s32 	%r1576, %r1551, %r1558, %r1574;
	st.local.u32 	[%SP+152], %r1576;
	setp.lt.u32 	%p318, %r1576, %r1575;
	selp.u32 	%r1577, 1, 0, %p318;
	add.s32 	%r1578, %r1577, %r1550;
	ld.const.u32 	%r1554, [__GPU_i2opi_f+16];
	mul.lo.s32 	%r1579, %r1554, %r1558;
	// inline asm
	mul.hi.u32 	%r1553, %r1554, %r1558;
	// inline asm
	mad.lo.s32 	%r1580, %r1554, %r1558, %r1578;
	st.local.u32 	[%SP+156], %r1580;
	setp.lt.u32 	%p319, %r1580, %r1579;
	selp.u32 	%r1581, 1, 0, %p319;
	add.s32 	%r1582, %r1581, %r1553;
	ld.const.u32 	%r1557, [__GPU_i2opi_f+20];
	mul.lo.s32 	%r1583, %r1557, %r1558;
	// inline asm
	mul.hi.u32 	%r1556, %r1557, %r1558;
	// inline asm
	mad.lo.s32 	%r1584, %r1557, %r1558, %r1582;
	st.local.u32 	[%SP+160], %r1584;
	setp.lt.u32 	%p320, %r1584, %r1583;
	selp.u32 	%r1585, 1, 0, %p320;
	add.s32 	%r1586, %r1585, %r1556;
	st.local.u32 	[%SP+164], %r1586;
	and.b32  	%r480, %r479, 31;
	shl.b32 	%r1587, %r1565, 2;
	add.s32 	%r1588, %r1587, %r1559;
	add.s32 	%r481, %r1588, -16;
	ld.local.u32 	%r1835, [%r1588+8];
	ld.local.u32 	%r1836, [%r1588+4];
	setp.eq.s32 	%p321, %r480, 0;
	@%p321 bra 	BB13_340;

	shl.b32 	%r1589, %r1835, %r480;
	neg.s32 	%r1590, %r479;
	and.b32  	%r1591, %r1590, 31;
	shr.u32 	%r1592, %r1836, %r1591;
	or.b32  	%r1835, %r1592, %r1589;
	ld.local.u32 	%r1593, [%r481+16];
	shr.u32 	%r1594, %r1593, %r1591;
	shl.b32 	%r1595, %r1836, %r480;
	or.b32  	%r1836, %r1594, %r1595;

BB13_340:
	shr.u32 	%r1596, %r1836, 30;
	shl.b32 	%r1597, %r1835, 2;
	or.b32  	%r1841, %r1596, %r1597;
	shl.b32 	%r489, %r1836, 2;
	setp.ne.s32 	%p322, %r489, 0;
	selp.u32 	%r1598, 1, 0, %p322;
	add.s32 	%r1599, %r1598, %r1841;
	setp.gt.u32 	%p323, %r1599, -2147483648;
	selp.u32 	%r1600, 1, 0, %p323;
	shr.u32 	%r1601, %r1835, 30;
	add.s32 	%r1602, %r1600, %r1601;
	neg.s32 	%r1603, %r1602;
	setp.lt.s32 	%p324, %r477, 0;
	selp.b32 	%r1845, %r1603, %r1602, %p324;
	@%p323 bra 	BB13_342;

	mov.u32 	%r1840, %r489;
	bra.uni 	BB13_343;

BB13_342:
	not.b32 	%r1604, %r1841;
	neg.s32 	%r491, %r489;
	setp.eq.s32 	%p325, %r489, 0;
	selp.u32 	%r1605, 1, 0, %p325;
	add.s32 	%r1841, %r1605, %r1604;
	xor.b32  	%r1837, %r1837, -2147483648;
	mov.u32 	%r1840, %r491;

BB13_343:
	mov.u32 	%r1839, %r1840;
	setp.gt.s32 	%p326, %r1841, 0;
	@%p326 bra 	BB13_345;

	mov.u32 	%r1844, 0;
	bra.uni 	BB13_347;

BB13_345:
	mov.u32 	%r1844, 0;

BB13_346:
	shr.u32 	%r1608, %r1839, 31;
	shl.b32 	%r1609, %r1841, 1;
	or.b32  	%r1841, %r1608, %r1609;
	shl.b32 	%r1839, %r1839, 1;
	add.s32 	%r1844, %r1844, -1;
	setp.gt.s32 	%p327, %r1841, 0;
	@%p327 bra 	BB13_346;

BB13_347:
	mul.lo.s32 	%r1843, %r1841, -921707870;
	mov.u32 	%r1612, -921707870;
	// inline asm
	mul.hi.u32 	%r1610, %r1841, %r1612;
	// inline asm
	setp.gt.s32 	%p328, %r1610, 0;
	mov.u32 	%r1842, %r1610;
	@%p328 bra 	BB13_348;
	bra.uni 	BB13_349;

BB13_348:
	shl.b32 	%r1613, %r1610, 1;
	shr.u32 	%r1614, %r1843, 31;
	or.b32  	%r1842, %r1613, %r1614;
	mul.lo.s32 	%r1843, %r1841, -1843415740;
	add.s32 	%r1844, %r1844, -1;

BB13_349:
	setp.ne.s32 	%p329, %r1843, 0;
	selp.u32 	%r1615, 1, 0, %p329;
	add.s32 	%r1616, %r1615, %r1842;
	shr.u32 	%r1617, %r1616, 8;
	shr.u32 	%r1618, %r1616, 7;
	and.b32  	%r1619, %r1618, 1;
	shl.b32 	%r1620, %r1844, 23;
	add.s32 	%r1621, %r1620, %r1617;
	add.s32 	%r1622, %r1621, %r1619;
	add.s32 	%r1623, %r1622, 1056964608;
	or.b32  	%r1624, %r1623, %r1837;
	mov.b32 	 %f1084, %r1624;

BB13_350:
	add.s32 	%r514, %r1845, 1;
	and.b32  	%r1625, %r514, 1;
	setp.eq.s32 	%p330, %r1625, 0;
	mul.rn.f32 	%f192, %f1084, %f1084;
	@%p330 bra 	BB13_352;

	mov.f32 	%f800, 0f37CCF5CE;
	mul.rn.f32 	%f801, %f800, %f192;
	add.f32 	%f802, %f801, 0fBAB6061A;
	mul.rn.f32 	%f803, %f802, %f192;
	add.f32 	%f804, %f803, 0f3D2AAAA5;
	mul.rn.f32 	%f805, %f804, %f192;
	add.f32 	%f806, %f805, 0fBF000000;
	mul.rn.f32 	%f807, %f806, %f192;
	add.f32 	%f1085, %f807, 0f3F800000;
	bra.uni 	BB13_353;

BB13_352:
	mov.f32 	%f808, 0fB94CA1F9;
	mul.rn.f32 	%f809, %f808, %f192;
	add.f32 	%f810, %f809, 0f3C08839E;
	mul.rn.f32 	%f811, %f810, %f192;
	add.f32 	%f812, %f811, 0fBE2AAAA3;
	mul.rn.f32 	%f813, %f812, %f192;
	mul.rn.f32 	%f814, %f813, %f1084;
	add.f32 	%f1085, %f814, %f1084;

BB13_353:
	and.b32  	%r1626, %r514, 2;
	setp.eq.s32 	%p331, %r1626, 0;
	neg.f32 	%f815, %f1085;
	selp.f32 	%f196, %f1085, %f815, %p331;
	mov.f32 	%f1097, %f196;
	bra.uni 	BB13_355;

BB13_354:
	mov.f32 	%f1097, %f14;

BB13_355:
	mov.f32 	%f197, %f1097;
	fma.rn.f32 	%f1111, %f197, 0f3F000000, 0f3F000000;
	bra.uni 	BB13_369;

BB13_356:
	setp.lt.f32 	%p332, %f567, 0f3F800000;
	mov.f32 	%f816, 0f3F800000;
	sub.f32 	%f817, %f816, %f567;
	selp.f32 	%f1111, %f817, 0f00000000, %p332;
	bra.uni 	BB13_369;

BB13_357:
	ld.param.u32 	%r1690, [ResizeVerticalFilter_param_10];
	ld.global.f32 	%f824, [%r1690];
	ld.global.f32 	%f825, [%r1690+8];
	ld.global.f32 	%f826, [%r1690+4];
	fma.rn.f32 	%f827, %f567, %f825, %f826;
	mul.f32 	%f828, %f567, %f827;
	fma.rn.f32 	%f1111, %f567, %f828, %f824;
	bra.uni 	BB13_369;

BB13_358:
	setp.neu.f32 	%p335, %f567, 0f00000000;
	@%p335 bra 	BB13_360;

BB13_359:
	mov.f32 	%f1111, 0f3F800000;
	bra.uni 	BB13_369;

BB13_360:
	mul.f32 	%f202, %f567, 0f40490FDC;
	setp.eq.f32 	%p336, %f567, %f12;
	@%p336 bra 	BB13_366;

	setp.eq.f32 	%p337, %f567, %f13;
	setp.eq.f32 	%p338, %f567, 0f00000000;
	or.pred  	%p339, %p337, %p338;
	@%p339 bra 	BB13_366;

	mov.f32 	%f834, 0f40000000;
	mul.rn.f32 	%f831, %f834, %f567;
	// inline asm
	cvt.rni.f32.f32 	%f830, %f831;
	// inline asm
	cvt.rzi.s32.f32 	%r1627, %f830;
	neg.f32 	%f835, %f830;
	mul.rn.f32 	%f837, %f835, %f237;
	add.f32 	%f838, %f837, %f567;
	mov.f32 	%f839, 0f40490FDB;
	mul.rn.f32 	%f840, %f838, %f839;
	// inline asm
	abs.f32 	%f832, %f567;
	// inline asm
	setp.gt.f32 	%p340, %f832, 0f4B800000;
	selp.f32 	%f203, 0f00000000, %f840, %p340;
	selp.b32 	%r515, 0, %r1627, %p340;
	and.b32  	%r1628, %r515, 1;
	setp.eq.s32 	%p341, %r1628, 0;
	mul.rn.f32 	%f204, %f203, %f203;
	@%p341 bra 	BB13_364;

	mov.f32 	%f841, 0f37CCF5CE;
	mul.rn.f32 	%f842, %f841, %f204;
	add.f32 	%f843, %f842, 0fBAB6061A;
	mul.rn.f32 	%f844, %f843, %f204;
	add.f32 	%f845, %f844, 0f3D2AAAA5;
	mul.rn.f32 	%f846, %f845, %f204;
	add.f32 	%f847, %f846, 0fBF000000;
	mul.rn.f32 	%f848, %f847, %f204;
	add.f32 	%f1109, %f848, 0f3F800000;
	bra.uni 	BB13_365;

BB13_364:
	mov.f32 	%f849, 0fB94CA1F9;
	mul.rn.f32 	%f850, %f849, %f204;
	add.f32 	%f851, %f850, 0f3C08839E;
	mul.rn.f32 	%f852, %f851, %f204;
	add.f32 	%f853, %f852, 0fBE2AAAA3;
	mul.rn.f32 	%f854, %f853, %f204;
	mul.rn.f32 	%f855, %f854, %f203;
	add.f32 	%f1109, %f855, %f203;

BB13_365:
	and.b32  	%r1629, %r515, 2;
	setp.eq.s32 	%p342, %r1629, 0;
	neg.f32 	%f856, %f1109;
	selp.f32 	%f1110, %f1109, %f856, %p342;
	bra.uni 	BB13_367;

BB13_366:
	mov.f32 	%f857, 0f00000000;
	mul.rn.f32 	%f1110, %f567, %f857;

BB13_367:
	div.full.f32 	%f1111, %f1110, %f202;
	bra.uni 	BB13_369;

BB13_368:
	mov.f32 	%f1111, 0f00000000;

BB13_369:
	mul.f32 	%f859, %f1079, %f1111;
	fma.rn.f32 	%f1126, %f859, %f1015, %f1126;
	fma.rn.f32 	%f1127, %f859, %f1016, %f1127;
	fma.rn.f32 	%f1128, %f859, %f1017, %f1128;
	fma.rn.f32 	%f1129, %f859, %f1018, %f1129;
	fma.rn.f32 	%f1112, %f1079, %f1111, %f1112;
	add.s32 	%r1779, %r1779, 1;
	add.s32 	%r1778, %r1778, 1;
	setp.lt.u32 	%p343, %r1778, %r572;
	@%p343 bra 	BB13_192;

	mov.f32 	%f1113, 0f00000000;
	bra.uni 	BB13_372;

BB13_371:
	mov.f32 	%f1113, 0f00000000;
	mov.f32 	%f1126, %f1113;
	mov.f32 	%f1127, %f1113;
	mov.f32 	%f1128, %f1113;
	mov.f32 	%f1129, %f1113;
	mov.f32 	%f1112, %f1113;

BB13_372:
	shl.b32 	%r1630, %r561, 4;
	ld.param.u32 	%r1705, [ResizeVerticalFilter_param_19];
	add.s32 	%r518, %r1705, %r1630;
	shl.b32 	%r1631, %r561, 2;
	ld.param.u32 	%r1707, [ResizeVerticalFilter_param_20];
	add.s32 	%r519, %r1707, %r1631;
	ld.param.u32 	%r1709, [ResizeVerticalFilter_param_21];
	add.s32 	%r520, %r1709, %r1631;
	setp.lt.u32 	%p6, %r561, %r28;
	setp.ge.u32 	%p344, %r561, %r28;
	@%p344 bra 	BB13_375;

	mov.f32 	%f866, 0f00000000;
	st.shared.v4.f32 	[%r518], {%f866, %f866, %f866, %f866};
	mov.u32 	%r1632, 0;
	st.shared.u32 	[%r519], %r1632;
	ld.param.u32 	%r1647, [ResizeVerticalFilter_param_3];
	setp.eq.s32 	%p345, %r1647, 0;
	@%p345 bra 	BB13_375;

	st.shared.u32 	[%r520], %r1632;

BB13_375:
	bar.sync 	0;
	setp.eq.s32 	%p346, %r30, 0;
	@%p346 bra 	BB13_382;

	shl.b32 	%r1635, %r31, 4;
	ld.param.u32 	%r1704, [ResizeVerticalFilter_param_19];
	add.s32 	%r521, %r1704, %r1635;
	shl.b32 	%r1636, %r31, 2;
	ld.param.u32 	%r1706, [ResizeVerticalFilter_param_20];
	add.s32 	%r522, %r1706, %r1636;
	ld.param.u32 	%r1708, [ResizeVerticalFilter_param_21];
	add.s32 	%r523, %r1708, %r1636;
	mov.u32 	%r1846, 0;

BB13_377:
	@%p1 bra 	BB13_381;

	rem.u32 	%r1637, %r561, %r30;
	setp.ne.s32 	%p347, %r1846, %r1637;
	@%p347 bra 	BB13_381;

	ld.shared.v4.f32 	{%f975, %f976, %f977, %f978}, [%r521];
	add.f32 	%f979, %f975, %f1126;
	add.f32 	%f980, %f976, %f1127;
	add.f32 	%f981, %f977, %f1128;
	add.f32 	%f982, %f978, %f1129;
	st.shared.v4.f32 	[%r521], {%f979, %f980, %f981, %f982};
	ld.shared.f32 	%f867, [%r522];
	add.f32 	%f868, %f867, %f1112;
	st.shared.f32 	[%r522], %f868;
	ld.param.u32 	%r1646, [ResizeVerticalFilter_param_3];
	setp.eq.s32 	%p348, %r1646, 0;
	@%p348 bra 	BB13_381;

	ld.shared.f32 	%f869, [%r523];
	add.f32 	%f870, %f869, %f1113;
	st.shared.f32 	[%r523], %f870;

BB13_381:
	bar.sync 	0;
	add.s32 	%r1846, %r1846, 1;
	setp.lt.u32 	%p349, %r1846, %r30;
	@%p349 bra 	BB13_377;

BB13_382:
	@!%p6 bra 	BB13_399;

	ld.shared.f32 	%f216, [%r519];
	setp.neu.f32 	%p350, %f216, 0f00000000;
	setp.neu.f32 	%p351, %f216, 0f3F800000;
	and.pred  	%p7, %p350, %p351;
	add.s32 	%r1638, %r561, %r27;
	ld.param.u32 	%r1650, [ResizeVerticalFilter_param_6];
	mad.lo.s32 	%r1639, %r1638, %r1650, %r19;
	shl.b32 	%r1640, %r1639, 4;
	ld.param.u32 	%r1649, [ResizeVerticalFilter_param_5];
	add.s32 	%r526, %r1649, %r1640;
	ld.param.u32 	%r1645, [ResizeVerticalFilter_param_3];
	setp.eq.s32 	%p352, %r1645, 0;
	@%p352 bra 	BB13_393;

	ld.shared.f32 	%f1115, [%r520];
	ld.shared.v4.f32 	{%f1122, %f1123, %f1124, %f1125}, [%r518];
	@%p7 bra 	BB13_385;
	bra.uni 	BB13_389;

BB13_385:
	setp.lt.f32 	%p353, %f216, 0f00000000;
	selp.f32 	%f218, 0fBF800000, 0f3F800000, %p353;
	mul.f32 	%f871, %f218, %f216;
	setp.ltu.f32 	%p354, %f871, 0f00000000;
	@%p354 bra 	BB13_387;

	rcp.approx.f32 	%f1114, %f216;
	bra.uni 	BB13_388;

BB13_387:
	mul.f32 	%f1114, %f218, 0f7F800000;

BB13_388:
	mul.f32 	%f1122, %f1122, %f1114;
	mul.f32 	%f1123, %f1123, %f1114;
	mul.f32 	%f1124, %f1124, %f1114;
	mul.f32 	%f1125, %f1125, %f1114;
	mul.f32 	%f1115, %f1115, %f1114;

BB13_389:
	setp.lt.f32 	%p355, %f1115, 0f00000000;
	selp.f32 	%f224, 0fBF800000, 0f3F800000, %p355;
	mul.f32 	%f875, %f224, %f1115;
	setp.ltu.f32 	%p356, %f875, 0f00000000;
	@%p356 bra 	BB13_391;

	rcp.approx.f32 	%f1116, %f1115;
	bra.uni 	BB13_392;

BB13_391:
	mul.f32 	%f1116, %f224, 0f7F800000;

BB13_392:
	mul.f32 	%f877, %f1116, %f1122;
	mov.f32 	%f878, 0f00000000;
	max.f32 	%f879, %f877, %f878;
	mov.f32 	%f880, 0f477FFF00;
	min.f32 	%f881, %f879, %f880;
	add.f32 	%f882, %f881, 0f3F000000;
	mul.f32 	%f884, %f1116, %f1123;
	max.f32 	%f885, %f884, %f878;
	min.f32 	%f886, %f885, %f880;
	add.f32 	%f887, %f886, 0f3F000000;
	mul.f32 	%f889, %f1116, %f1124;
	max.f32 	%f890, %f889, %f878;
	min.f32 	%f891, %f890, %f880;
	add.f32 	%f892, %f891, 0f3F000000;
	max.f32 	%f894, %f1125, %f878;
	min.f32 	%f895, %f894, %f880;
	add.f32 	%f896, %f895, 0f3F000000;
	st.global.v4.f32 	[%r526], {%f882, %f887, %f892, %f896};
	bra.uni 	BB13_399;

BB13_393:
	ld.shared.v4.f32 	{%f1118, %f1119, %f1120, %f1121}, [%r518];
	@%p7 bra 	BB13_394;
	bra.uni 	BB13_398;

BB13_394:
	setp.lt.f32 	%p357, %f216, 0f00000000;
	selp.f32 	%f228, 0fBF800000, 0f3F800000, %p357;
	mul.f32 	%f897, %f228, %f216;
	setp.ltu.f32 	%p358, %f897, 0f00000000;
	@%p358 bra 	BB13_396;

	rcp.approx.f32 	%f1117, %f216;
	bra.uni 	BB13_397;

BB13_396:
	mul.f32 	%f1117, %f228, 0f7F800000;

BB13_397:
	mul.f32 	%f1118, %f1118, %f1117;
	mul.f32 	%f1119, %f1119, %f1117;
	mul.f32 	%f1120, %f1120, %f1117;
	mul.f32 	%f1121, %f1121, %f1117;

BB13_398:
	mov.f32 	%f902, 0f00000000;
	max.f32 	%f903, %f1118, %f902;
	mov.f32 	%f904, 0f477FFF00;
	min.f32 	%f905, %f903, %f904;
	add.f32 	%f906, %f905, 0f3F000000;
	max.f32 	%f908, %f1119, %f902;
	min.f32 	%f909, %f908, %f904;
	add.f32 	%f910, %f909, 0f3F000000;
	max.f32 	%f912, %f1120, %f902;
	min.f32 	%f913, %f912, %f904;
	add.f32 	%f914, %f913, 0f3F000000;
	max.f32 	%f916, %f1121, %f902;
	min.f32 	%f917, %f916, %f904;
	add.f32 	%f918, %f917, 0f3F000000;
	st.global.v4.f32 	[%r526], {%f906, %f910, %f914, %f918};

BB13_399:
	add.s32 	%r1711, %r1711, 1;
	setp.lt.u32 	%p359, %r1711, %r25;
	@%p359 bra 	BB13_7;

BB13_400:
	ret;
}

.entry ResizeVerticalFilterSinc(
	.param .u32 .ptr .global .align 16 ResizeVerticalFilterSinc_param_0,
	.param .u32 ResizeVerticalFilterSinc_param_1,
	.param .u32 ResizeVerticalFilterSinc_param_2,
	.param .u32 ResizeVerticalFilterSinc_param_3,
	.param .f32 ResizeVerticalFilterSinc_param_4,
	.param .u32 .ptr .global .align 16 ResizeVerticalFilterSinc_param_5,
	.param .u32 ResizeVerticalFilterSinc_param_6,
	.param .u32 ResizeVerticalFilterSinc_param_7,
	.param .u32 ResizeVerticalFilterSinc_param_8,
	.param .u32 ResizeVerticalFilterSinc_param_9,
	.param .u32 .ptr .global .align 4 ResizeVerticalFilterSinc_param_10,
	.param .f32 ResizeVerticalFilterSinc_param_11,
	.param .f32 ResizeVerticalFilterSinc_param_12,
	.param .f32 ResizeVerticalFilterSinc_param_13,
	.param .f32 ResizeVerticalFilterSinc_param_14,
	.param .u32 .ptr .shared .align 16 ResizeVerticalFilterSinc_param_15,
	.param .u32 ResizeVerticalFilterSinc_param_16,
	.param .u32 ResizeVerticalFilterSinc_param_17,
	.param .u32 ResizeVerticalFilterSinc_param_18,
	.param .u32 .ptr .shared .align 16 ResizeVerticalFilterSinc_param_19,
	.param .u32 .ptr .shared .align 4 ResizeVerticalFilterSinc_param_20,
	.param .u32 .ptr .shared .align 4 ResizeVerticalFilterSinc_param_21
)
.reqntid 1, 256, 1
{
	.reg .f32 	%f<479>;
	.reg .pred 	%p<66>;
	.reg .s32 	%r<189>;


	ld.param.f32 	%f1, [ResizeVerticalFilterSinc_param_4];
	ld.param.u32 	%r73, [ResizeVerticalFilterSinc_param_7];
	ld.param.f32 	%f85, [ResizeVerticalFilterSinc_param_12];
	ld.param.u32 	%r9, [ResizeVerticalFilterSinc_param_17];
	// inline asm
	mov.u32 	%r69, %envreg1;
	// inline asm
	// inline asm
	mov.u32 	%r70, %ctaid.y;
	// inline asm
	add.s32 	%r74, %r70, %r69;
	mul.lo.s32 	%r16, %r74, %r9;
	mad.lo.s32 	%r72, %r74, %r9, %r9;
	// inline asm
	min.u32 	%r71, %r72, %r73;
	// inline asm
	rcp.approx.f32 	%f86, %f1;
	mov.f32 	%f87, 0f3F800000;
	add.f32 	%f88, %f86, 0f00000000;
	max.f32 	%f5, %f88, %f87;
	mul.f32 	%f89, %f5, %f85;
	mov.f32 	%f90, 0f3F000000;
	max.f32 	%f6, %f89, %f90;
	setp.lt.f32 	%p7, %f5, 0f00000000;
	selp.f32 	%f7, 0fBF800000, 0f3F800000, %p7;
	mul.f32 	%f91, %f7, %f5;
	setp.ltu.f32 	%p8, %f91, 0f00000000;
	@%p8 bra 	BB14_2;

	rcp.approx.f32 	%f448, %f5;
	bra.uni 	BB14_3;

BB14_2:
	mul.f32 	%f448, %f7, 0f7F800000;

BB14_3:
	cvt.rn.f32.u32 	%f92, %r16;
	add.f32 	%f93, %f92, 0f3F000000;
	ld.param.f32 	%f441, [ResizeVerticalFilterSinc_param_4];
	div.full.f32 	%f94, %f93, %f441;
	add.f32 	%f95, %f94, 0f00000000;
	sub.f32 	%f96, %f95, %f6;
	add.f32 	%f97, %f96, 0f3F000000;
	cvt.rzi.s32.f32 	%r76, %f97;
	mov.u32 	%r77, 0;
	// inline asm
	max.s32 	%r75, %r76, %r77;
	// inline asm
	ld.param.u32 	%r171, [ResizeVerticalFilterSinc_param_16];
	add.s32 	%r79, %r75, %r171;
	ld.param.u32 	%r160, [ResizeVerticalFilterSinc_param_2];
	// inline asm
	min.s32 	%r78, %r79, %r160;
	// inline asm
	// inline asm
	mov.u32 	%r81, %envreg3;
	// inline asm
	// inline asm
	mov.u32 	%r82, %ntid.x;
	// inline asm
	// inline asm
	mov.u32 	%r83, %ctaid.x;
	// inline asm
	// inline asm
	mov.u32 	%r84, %tid.x;
	// inline asm
	add.s32 	%r87, %r84, %r81;
	mad.lo.s32 	%r19, %r83, %r82, %r87;
	sub.s32 	%r20, %r78, %r75;
	// inline asm
	mov.u32 	%r85, %ntid.x;
	// inline asm
	// inline asm
	mov.u32 	%r86, %tid.x;
	// inline asm
	setp.ge.u32 	%p9, %r86, %r20;
	mov.u32 	%r182, %r86;
	@%p9 bra 	BB14_5;

BB14_4:
	add.s32 	%r88, %r182, %r75;
	ld.param.u32 	%r159, [ResizeVerticalFilterSinc_param_1];
	mad.lo.s32 	%r89, %r88, %r159, %r19;
	shl.b32 	%r90, %r89, 4;
	ld.param.u32 	%r158, [ResizeVerticalFilterSinc_param_0];
	add.s32 	%r91, %r158, %r90;
	shl.b32 	%r92, %r182, 4;
	ld.param.u32 	%r170, [ResizeVerticalFilterSinc_param_15];
	add.s32 	%r93, %r170, %r92;
	ld.global.v4.f32 	{%f436, %f437, %f438, %f439}, [%r91];
	st.shared.v4.f32 	[%r93], {%f436, %f437, %f438, %f439};
	add.s32 	%r182, %r182, %r85;
	setp.lt.u32 	%p10, %r182, %r20;
	@%p10 bra 	BB14_4;

BB14_5:
	membar.gl;
	bar.sync 	0;
	ld.param.u32 	%r173, [ResizeVerticalFilterSinc_param_18];
	add.s32 	%r94, %r173, %r71;
	add.s32 	%r95, %r94, -1;
	sub.s32 	%r96, %r95, %r16;
	div.u32 	%r25, %r96, %r173;
	setp.eq.s32 	%p11, %r25, 0;
	@%p11 bra 	BB14_88;

	ld.param.u32 	%r161, [ResizeVerticalFilterSinc_param_2];
	cvt.rn.f32.u32 	%f11, %r161;
	neg.s32 	%r26, %r75;
	mov.u32 	%r184, 0;
	ld.param.u32 	%r172, [ResizeVerticalFilterSinc_param_17];
	mul.lo.s32 	%r99, %r172, %r74;
	neg.s32 	%r183, %r99;

BB14_7:
	ld.param.u32 	%r175, [ResizeVerticalFilterSinc_param_18];
	mad.lo.s32 	%r30, %r184, %r175, %r16;
	add.s32 	%r101, %r30, %r175;
	// inline asm
	min.u32 	%r100, %r101, %r71;
	// inline asm
	sub.s32 	%r32, %r100, %r30;
	// inline asm
	mov.u32 	%r103, %tid.y;
	// inline asm
	// inline asm
	mov.u32 	%r104, %ntid.y;
	// inline asm
	div.u32 	%r35, %r104, %r32;
	// inline asm
	mov.u32 	%r105, %ntid.y;
	// inline asm
	div.u32 	%r106, %r105, %r32;
	div.u32 	%r107, %r103, %r106;
	setp.lt.u32 	%p12, %r107, %r32;
	selp.b32 	%r36, %r107, -1, %p12;
	setp.eq.s32 	%p1, %r36, -1;
	@%p1 bra 	BB14_59;

	add.s32 	%r108, %r36, %r30;
	cvt.rn.f32.s32 	%f98, %r108;
	add.f32 	%f99, %f98, 0f3F000000;
	ld.param.f32 	%f440, [ResizeVerticalFilterSinc_param_4];
	div.full.f32 	%f100, %f99, %f440;
	add.f32 	%f12, %f100, 0f00000000;
	mov.f32 	%f461, 0f00000000;
	sub.f32 	%f102, %f12, %f6;
	add.f32 	%f103, %f102, 0f3F000000;
	max.f32 	%f104, %f103, %f461;
	cvt.rzi.u32.f32 	%r37, %f104;
	add.f32 	%f105, %f12, %f6;
	add.f32 	%f106, %f105, 0f3F000000;
	min.f32 	%f107, %f106, %f11;
	cvt.rzi.u32.f32 	%r38, %f107;
	sub.s32 	%r39, %r38, %r37;
	div.u32 	%r109, %r39, %r35;
	mul.lo.s32 	%r110, %r109, %r35;
	setp.ne.s32 	%p2, %r110, %r39;
	selp.u32 	%r111, 1, 0, %p2;
	add.s32 	%r40, %r111, %r109;
	rem.u32 	%r41, %r103, %r35;
	mul.lo.s32 	%r187, %r40, %r41;
	setp.ge.u32 	%p13, %r187, %r39;
	@%p13 bra 	BB14_59;

	add.s32 	%r113, %r187, %r40;
	// inline asm
	min.u32 	%r112, %r113, %r39;
	// inline asm
	setp.lt.u32 	%p3, %r187, %r112;
	ld.param.u32 	%r165, [ResizeVerticalFilterSinc_param_3];
	setp.eq.s32 	%p14, %r165, 0;
	@%p14 bra 	BB14_34;

	@!%p3 bra 	BB14_59;

	add.s32 	%r115, %r26, %r37;
	add.s32 	%r116, %r100, %r183;
	div.u32 	%r117, %r104, %r116;
	div.u32 	%r119, %r39, %r117;
	add.s32 	%r121, %r119, %r111;
	mad.lo.s32 	%r122, %r41, %r121, %r115;
	shl.b32 	%r123, %r122, 4;
	ld.param.u32 	%r169, [ResizeVerticalFilterSinc_param_15];
	add.s32 	%r185, %r169, %r123;
	mov.f32 	%f475, %f461;
	mov.f32 	%f476, %f461;
	mov.f32 	%f477, %f461;
	mov.f32 	%f478, %f461;
	mov.f32 	%f462, %f461;

BB14_12:
	ld.shared.v4.f32 	{%f424, %f425, %f426, %f427}, [%r185];
	add.s32 	%r124, %r37, %r187;
	cvt.rn.f32.u32 	%f112, %r124;
	sub.f32 	%f113, %f112, %f12;
	add.f32 	%f114, %f113, 0f3F000000;
	mul.f32 	%f115, %f448, %f114;
	ld.param.f32 	%f447, [ResizeVerticalFilterSinc_param_14];
	div.full.f32 	%f111, %f115, %f447;
	// inline asm
	abs.f32 	%f110, %f111;
	// inline asm
	ld.param.f32 	%f445, [ResizeVerticalFilterSinc_param_13];
	setp.lt.f32 	%p15, %f445, 0f00000000;
	@%p15 bra 	BB14_22;

	ld.param.f32 	%f442, [ResizeVerticalFilterSinc_param_11];
	mul.f32 	%f16, %f110, %f442;
	setp.eq.f32 	%p16, %f16, 0f00000000;
	@%p16 bra 	BB14_22;

	mul.f32 	%f17, %f16, 0f40490FDC;
	setp.eq.f32 	%p17, %f16, 0f7F800000;
	@%p17 bra 	BB14_20;

	setp.eq.f32 	%p18, %f16, 0fFF800000;
	or.pred  	%p20, %p18, %p16;
	@%p20 bra 	BB14_20;

	mov.f32 	%f120, 0f40000000;
	mul.rn.f32 	%f117, %f120, %f16;
	// inline asm
	cvt.rni.f32.f32 	%f116, %f117;
	// inline asm
	cvt.rzi.s32.f32 	%r125, %f116;
	neg.f32 	%f121, %f116;
	mul.rn.f32 	%f123, %f121, %f90;
	add.f32 	%f124, %f123, %f16;
	mov.f32 	%f125, 0f40490FDB;
	mul.rn.f32 	%f126, %f124, %f125;
	// inline asm
	abs.f32 	%f118, %f16;
	// inline asm
	setp.gt.f32 	%p21, %f118, 0f4B800000;
	selp.f32 	%f18, 0f00000000, %f126, %p21;
	selp.b32 	%r47, 0, %r125, %p21;
	and.b32  	%r126, %r47, 1;
	setp.eq.s32 	%p22, %r126, 0;
	mul.rn.f32 	%f19, %f18, %f18;
	@%p22 bra 	BB14_18;

	mov.f32 	%f127, 0f37CCF5CE;
	mul.rn.f32 	%f128, %f127, %f19;
	add.f32 	%f129, %f128, 0fBAB6061A;
	mul.rn.f32 	%f130, %f129, %f19;
	add.f32 	%f131, %f130, 0f3D2AAAA5;
	mul.rn.f32 	%f132, %f131, %f19;
	add.f32 	%f133, %f132, 0fBF000000;
	mul.rn.f32 	%f134, %f133, %f19;
	add.f32 	%f449, %f134, 0f3F800000;
	bra.uni 	BB14_19;

BB14_18:
	mov.f32 	%f135, 0fB94CA1F9;
	mul.rn.f32 	%f136, %f135, %f19;
	add.f32 	%f137, %f136, 0f3C08839E;
	mul.rn.f32 	%f138, %f137, %f19;
	add.f32 	%f139, %f138, 0fBE2AAAA3;
	mul.rn.f32 	%f140, %f139, %f19;
	mul.rn.f32 	%f141, %f140, %f18;
	add.f32 	%f449, %f141, %f18;

BB14_19:
	and.b32  	%r127, %r47, 2;
	setp.eq.s32 	%p23, %r127, 0;
	neg.f32 	%f142, %f449;
	selp.f32 	%f450, %f449, %f142, %p23;
	bra.uni 	BB14_21;

BB14_20:
	mov.f32 	%f143, 0f00000000;
	mul.rn.f32 	%f450, %f16, %f143;

BB14_21:
	div.full.f32 	%f451, %f450, %f17;
	bra.uni 	BB14_23;

BB14_22:
	mov.f32 	%f451, 0f3F800000;

BB14_23:
	setp.neu.f32 	%p24, %f110, 0f00000000;
	@%p24 bra 	BB14_25;

	mov.f32 	%f454, %f87;
	bra.uni 	BB14_33;

BB14_25:
	mul.f32 	%f28, %f110, 0f40490FDC;
	setp.eq.f32 	%p25, %f110, 0f7F800000;
	@%p25 bra 	BB14_31;

	setp.eq.f32 	%p26, %f110, 0fFF800000;
	setp.eq.f32 	%p27, %f110, 0f00000000;
	or.pred  	%p28, %p26, %p27;
	@%p28 bra 	BB14_31;

	mov.f32 	%f150, 0f40000000;
	mul.rn.f32 	%f147, %f150, %f110;
	// inline asm
	cvt.rni.f32.f32 	%f146, %f147;
	// inline asm
	cvt.rzi.s32.f32 	%r128, %f146;
	neg.f32 	%f151, %f146;
	mul.rn.f32 	%f153, %f151, %f90;
	add.f32 	%f154, %f153, %f110;
	mov.f32 	%f155, 0f40490FDB;
	mul.rn.f32 	%f156, %f154, %f155;
	// inline asm
	abs.f32 	%f148, %f110;
	// inline asm
	setp.gt.f32 	%p29, %f148, 0f4B800000;
	selp.f32 	%f29, 0f00000000, %f156, %p29;
	selp.b32 	%r48, 0, %r128, %p29;
	and.b32  	%r129, %r48, 1;
	setp.eq.s32 	%p30, %r129, 0;
	mul.rn.f32 	%f30, %f29, %f29;
	@%p30 bra 	BB14_29;

	mov.f32 	%f157, 0f37CCF5CE;
	mul.rn.f32 	%f158, %f157, %f30;
	add.f32 	%f159, %f158, 0fBAB6061A;
	mul.rn.f32 	%f160, %f159, %f30;
	add.f32 	%f161, %f160, 0f3D2AAAA5;
	mul.rn.f32 	%f162, %f161, %f30;
	add.f32 	%f163, %f162, 0fBF000000;
	mul.rn.f32 	%f164, %f163, %f30;
	add.f32 	%f452, %f164, 0f3F800000;
	bra.uni 	BB14_30;

BB14_29:
	mov.f32 	%f165, 0fB94CA1F9;
	mul.rn.f32 	%f166, %f165, %f30;
	add.f32 	%f167, %f166, 0f3C08839E;
	mul.rn.f32 	%f168, %f167, %f30;
	add.f32 	%f169, %f168, 0fBE2AAAA3;
	mul.rn.f32 	%f170, %f169, %f30;
	mul.rn.f32 	%f171, %f170, %f29;
	add.f32 	%f452, %f171, %f29;

BB14_30:
	and.b32  	%r130, %r48, 2;
	setp.eq.s32 	%p31, %r130, 0;
	neg.f32 	%f172, %f452;
	selp.f32 	%f453, %f452, %f172, %p31;
	bra.uni 	BB14_32;

BB14_31:
	mov.f32 	%f173, 0f00000000;
	mul.rn.f32 	%f453, %f110, %f173;

BB14_32:
	div.full.f32 	%f37, %f453, %f28;
	mov.f32 	%f454, %f37;

BB14_33:
	mov.f32 	%f38, %f454;
	mul.f32 	%f174, %f451, %f38;
	mul.f32 	%f175, %f174, 0f377BA882;
	mov.f32 	%f177, 0f477FFF00;
	sub.f32 	%f178, %f177, %f427;
	mul.f32 	%f179, %f175, %f178;
	fma.rn.f32 	%f182, %f179, %f424, %f475;
	fma.rn.f32 	%f185, %f179, %f425, %f476;
	fma.rn.f32 	%f188, %f179, %f426, %f477;
	fma.rn.f32 	%f190, %f174, %f427, %f478;
	mov.f32 	%f475, %f182;
	mov.f32 	%f476, %f185;
	mov.f32 	%f477, %f188;
	mov.f32 	%f478, %f190;
	fma.rn.f32 	%f461, %f451, %f38, %f461;
	fma.rn.f32 	%f462, %f175, %f178, %f462;
	add.s32 	%r185, %r185, 16;
	add.s32 	%r187, %r187, 1;
	setp.lt.u32 	%p32, %r187, %r112;
	@%p32 bra 	BB14_12;
	bra.uni 	BB14_60;

BB14_34:
	@!%p3 bra 	BB14_59;

	add.s32 	%r131, %r26, %r37;
	add.s32 	%r132, %r100, %r183;
	div.u32 	%r133, %r104, %r132;
	div.u32 	%r135, %r39, %r133;
	add.s32 	%r137, %r135, %r111;
	mad.lo.s32 	%r138, %r41, %r137, %r131;
	shl.b32 	%r139, %r138, 4;
	ld.param.u32 	%r168, [ResizeVerticalFilterSinc_param_15];
	add.s32 	%r186, %r168, %r139;
	ld.param.f32 	%f444, [ResizeVerticalFilterSinc_param_13];
	setp.lt.f32 	%p4, %f444, 0f00000000;
	mov.f32 	%f461, 0f00000000;
	mov.f32 	%f475, %f461;
	mov.f32 	%f476, %f461;
	mov.f32 	%f477, %f461;
	mov.f32 	%f478, %f461;

BB14_36:
	ld.shared.v4.f32 	{%f412, %f413, %f414, %f415}, [%r186];
	add.s32 	%r140, %r37, %r187;
	cvt.rn.f32.u32 	%f194, %r140;
	sub.f32 	%f195, %f194, %f12;
	add.f32 	%f196, %f195, 0f3F000000;
	mul.f32 	%f197, %f448, %f196;
	ld.param.f32 	%f446, [ResizeVerticalFilterSinc_param_14];
	div.full.f32 	%f193, %f197, %f446;
	// inline asm
	abs.f32 	%f192, %f193;
	// inline asm
	@%p4 bra 	BB14_46;

	ld.param.f32 	%f443, [ResizeVerticalFilterSinc_param_11];
	mul.f32 	%f43, %f192, %f443;
	setp.eq.f32 	%p33, %f43, 0f00000000;
	@%p33 bra 	BB14_46;

	mul.f32 	%f44, %f43, 0f40490FDC;
	setp.eq.f32 	%p34, %f43, 0f7F800000;
	@%p34 bra 	BB14_44;

	setp.eq.f32 	%p35, %f43, 0fFF800000;
	or.pred  	%p37, %p35, %p33;
	@%p37 bra 	BB14_44;

	mov.f32 	%f202, 0f40000000;
	mul.rn.f32 	%f199, %f202, %f43;
	// inline asm
	cvt.rni.f32.f32 	%f198, %f199;
	// inline asm
	cvt.rzi.s32.f32 	%r141, %f198;
	neg.f32 	%f203, %f198;
	mul.rn.f32 	%f205, %f203, %f90;
	add.f32 	%f206, %f205, %f43;
	mov.f32 	%f207, 0f40490FDB;
	mul.rn.f32 	%f208, %f206, %f207;
	// inline asm
	abs.f32 	%f200, %f43;
	// inline asm
	setp.gt.f32 	%p38, %f200, 0f4B800000;
	selp.f32 	%f45, 0f00000000, %f208, %p38;
	selp.b32 	%r54, 0, %r141, %p38;
	and.b32  	%r142, %r54, 1;
	setp.eq.s32 	%p39, %r142, 0;
	mul.rn.f32 	%f46, %f45, %f45;
	@%p39 bra 	BB14_42;

	mov.f32 	%f209, 0f37CCF5CE;
	mul.rn.f32 	%f210, %f209, %f46;
	add.f32 	%f211, %f210, 0fBAB6061A;
	mul.rn.f32 	%f212, %f211, %f46;
	add.f32 	%f213, %f212, 0f3D2AAAA5;
	mul.rn.f32 	%f214, %f213, %f46;
	add.f32 	%f215, %f214, 0fBF000000;
	mul.rn.f32 	%f216, %f215, %f46;
	add.f32 	%f455, %f216, 0f3F800000;
	bra.uni 	BB14_43;

BB14_42:
	mov.f32 	%f217, 0fB94CA1F9;
	mul.rn.f32 	%f218, %f217, %f46;
	add.f32 	%f219, %f218, 0f3C08839E;
	mul.rn.f32 	%f220, %f219, %f46;
	add.f32 	%f221, %f220, 0fBE2AAAA3;
	mul.rn.f32 	%f222, %f221, %f46;
	mul.rn.f32 	%f223, %f222, %f45;
	add.f32 	%f455, %f223, %f45;

BB14_43:
	and.b32  	%r143, %r54, 2;
	setp.eq.s32 	%p40, %r143, 0;
	neg.f32 	%f224, %f455;
	selp.f32 	%f456, %f455, %f224, %p40;
	bra.uni 	BB14_45;

BB14_44:
	mov.f32 	%f225, 0f00000000;
	mul.rn.f32 	%f456, %f43, %f225;

BB14_45:
	div.full.f32 	%f457, %f456, %f44;
	bra.uni 	BB14_47;

BB14_46:
	mov.f32 	%f457, 0f3F800000;

BB14_47:
	setp.neu.f32 	%p41, %f192, 0f00000000;
	@%p41 bra 	BB14_49;

	mov.f32 	%f460, 0f3F800000;
	bra.uni 	BB14_57;

BB14_49:
	mul.f32 	%f55, %f192, 0f40490FDC;
	setp.eq.f32 	%p42, %f192, 0f7F800000;
	@%p42 bra 	BB14_55;

	setp.eq.f32 	%p43, %f192, 0fFF800000;
	setp.eq.f32 	%p44, %f192, 0f00000000;
	or.pred  	%p45, %p43, %p44;
	@%p45 bra 	BB14_55;

	mov.f32 	%f232, 0f40000000;
	mul.rn.f32 	%f229, %f232, %f192;
	// inline asm
	cvt.rni.f32.f32 	%f228, %f229;
	// inline asm
	cvt.rzi.s32.f32 	%r144, %f228;
	neg.f32 	%f233, %f228;
	mul.rn.f32 	%f235, %f233, %f90;
	add.f32 	%f236, %f235, %f192;
	mov.f32 	%f237, 0f40490FDB;
	mul.rn.f32 	%f238, %f236, %f237;
	// inline asm
	abs.f32 	%f230, %f192;
	// inline asm
	setp.gt.f32 	%p46, %f230, 0f4B800000;
	selp.f32 	%f56, 0f00000000, %f238, %p46;
	selp.b32 	%r55, 0, %r144, %p46;
	and.b32  	%r145, %r55, 1;
	setp.eq.s32 	%p47, %r145, 0;
	mul.rn.f32 	%f57, %f56, %f56;
	@%p47 bra 	BB14_53;

	mov.f32 	%f239, 0f37CCF5CE;
	mul.rn.f32 	%f240, %f239, %f57;
	add.f32 	%f241, %f240, 0fBAB6061A;
	mul.rn.f32 	%f242, %f241, %f57;
	add.f32 	%f243, %f242, 0f3D2AAAA5;
	mul.rn.f32 	%f244, %f243, %f57;
	add.f32 	%f245, %f244, 0fBF000000;
	mul.rn.f32 	%f246, %f245, %f57;
	add.f32 	%f458, %f246, 0f3F800000;
	bra.uni 	BB14_54;

BB14_53:
	mov.f32 	%f247, 0fB94CA1F9;
	mul.rn.f32 	%f248, %f247, %f57;
	add.f32 	%f249, %f248, 0f3C08839E;
	mul.rn.f32 	%f250, %f249, %f57;
	add.f32 	%f251, %f250, 0fBE2AAAA3;
	mul.rn.f32 	%f252, %f251, %f57;
	mul.rn.f32 	%f253, %f252, %f56;
	add.f32 	%f458, %f253, %f56;

BB14_54:
	and.b32  	%r146, %r55, 2;
	setp.eq.s32 	%p48, %r146, 0;
	neg.f32 	%f254, %f458;
	selp.f32 	%f459, %f458, %f254, %p48;
	bra.uni 	BB14_56;

BB14_55:
	mov.f32 	%f255, 0f00000000;
	mul.rn.f32 	%f459, %f192, %f255;

BB14_56:
	div.full.f32 	%f460, %f459, %f55;

BB14_57:
	mul.f32 	%f256, %f457, %f460;
	fma.rn.f32 	%f475, %f256, %f412, %f475;
	fma.rn.f32 	%f476, %f256, %f413, %f476;
	fma.rn.f32 	%f477, %f256, %f414, %f477;
	fma.rn.f32 	%f478, %f256, %f415, %f478;
	fma.rn.f32 	%f461, %f457, %f460, %f461;
	add.s32 	%r186, %r186, 16;
	add.s32 	%r187, %r187, 1;
	setp.lt.u32 	%p49, %r187, %r112;
	@%p49 bra 	BB14_36;

	mov.f32 	%f462, 0f00000000;
	bra.uni 	BB14_60;

BB14_59:
	mov.f32 	%f462, 0f00000000;
	mov.f32 	%f475, %f462;
	mov.f32 	%f476, %f462;
	mov.f32 	%f477, %f462;
	mov.f32 	%f478, %f462;
	mov.f32 	%f461, %f462;

BB14_60:
	shl.b32 	%r147, %r103, 4;
	ld.param.u32 	%r177, [ResizeVerticalFilterSinc_param_19];
	add.s32 	%r58, %r177, %r147;
	shl.b32 	%r148, %r103, 2;
	ld.param.u32 	%r179, [ResizeVerticalFilterSinc_param_20];
	add.s32 	%r59, %r179, %r148;
	ld.param.u32 	%r181, [ResizeVerticalFilterSinc_param_21];
	add.s32 	%r60, %r181, %r148;
	setp.lt.u32 	%p5, %r103, %r32;
	setp.ge.u32 	%p50, %r103, %r32;
	@%p50 bra 	BB14_63;

	mov.f32 	%f263, 0f00000000;
	st.shared.v4.f32 	[%r58], {%f263, %f263, %f263, %f263};
	mov.u32 	%r149, 0;
	st.shared.u32 	[%r59], %r149;
	ld.param.u32 	%r164, [ResizeVerticalFilterSinc_param_3];
	setp.eq.s32 	%p51, %r164, 0;
	@%p51 bra 	BB14_63;

	st.shared.u32 	[%r60], %r149;

BB14_63:
	bar.sync 	0;
	setp.eq.s32 	%p52, %r35, 0;
	@%p52 bra 	BB14_70;

	shl.b32 	%r152, %r36, 4;
	ld.param.u32 	%r176, [ResizeVerticalFilterSinc_param_19];
	add.s32 	%r61, %r176, %r152;
	shl.b32 	%r153, %r36, 2;
	ld.param.u32 	%r178, [ResizeVerticalFilterSinc_param_20];
	add.s32 	%r62, %r178, %r153;
	ld.param.u32 	%r180, [ResizeVerticalFilterSinc_param_21];
	add.s32 	%r63, %r180, %r153;
	mov.u32 	%r188, 0;

BB14_65:
	@%p1 bra 	BB14_69;

	rem.u32 	%r154, %r103, %r35;
	setp.ne.s32 	%p53, %r188, %r154;
	@%p53 bra 	BB14_69;

	ld.shared.v4.f32 	{%f372, %f373, %f374, %f375}, [%r61];
	add.f32 	%f376, %f372, %f475;
	add.f32 	%f377, %f373, %f476;
	add.f32 	%f378, %f374, %f477;
	add.f32 	%f379, %f375, %f478;
	st.shared.v4.f32 	[%r61], {%f376, %f377, %f378, %f379};
	ld.shared.f32 	%f264, [%r62];
	add.f32 	%f265, %f264, %f461;
	st.shared.f32 	[%r62], %f265;
	ld.param.u32 	%r163, [ResizeVerticalFilterSinc_param_3];
	setp.eq.s32 	%p54, %r163, 0;
	@%p54 bra 	BB14_69;

	ld.shared.f32 	%f266, [%r63];
	add.f32 	%f267, %f266, %f462;
	st.shared.f32 	[%r63], %f267;

BB14_69:
	bar.sync 	0;
	add.s32 	%r188, %r188, 1;
	setp.lt.u32 	%p55, %r188, %r35;
	@%p55 bra 	BB14_65;

BB14_70:
	@!%p5 bra 	BB14_87;

	ld.shared.f32 	%f69, [%r59];
	setp.neu.f32 	%p56, %f69, 0f00000000;
	setp.neu.f32 	%p57, %f69, 0f3F800000;
	and.pred  	%p6, %p56, %p57;
	add.s32 	%r155, %r103, %r30;
	ld.param.u32 	%r167, [ResizeVerticalFilterSinc_param_6];
	mad.lo.s32 	%r156, %r155, %r167, %r19;
	shl.b32 	%r157, %r156, 4;
	ld.param.u32 	%r166, [ResizeVerticalFilterSinc_param_5];
	add.s32 	%r66, %r166, %r157;
	ld.param.u32 	%r162, [ResizeVerticalFilterSinc_param_3];
	setp.eq.s32 	%p58, %r162, 0;
	@%p58 bra 	BB14_81;

	ld.shared.f32 	%f464, [%r60];
	ld.shared.v4.f32 	{%f471, %f472, %f473, %f474}, [%r58];
	@%p6 bra 	BB14_73;
	bra.uni 	BB14_77;

BB14_73:
	setp.lt.f32 	%p59, %f69, 0f00000000;
	selp.f32 	%f71, 0fBF800000, 0f3F800000, %p59;
	mul.f32 	%f268, %f71, %f69;
	setp.ltu.f32 	%p60, %f268, 0f00000000;
	@%p60 bra 	BB14_75;

	rcp.approx.f32 	%f463, %f69;
	bra.uni 	BB14_76;

BB14_75:
	mul.f32 	%f463, %f71, 0f7F800000;

BB14_76:
	mul.f32 	%f471, %f471, %f463;
	mul.f32 	%f472, %f472, %f463;
	mul.f32 	%f473, %f473, %f463;
	mul.f32 	%f474, %f474, %f463;
	mul.f32 	%f464, %f464, %f463;

BB14_77:
	setp.lt.f32 	%p61, %f464, 0f00000000;
	selp.f32 	%f77, 0fBF800000, 0f3F800000, %p61;
	mul.f32 	%f272, %f77, %f464;
	setp.ltu.f32 	%p62, %f272, 0f00000000;
	@%p62 bra 	BB14_79;

	rcp.approx.f32 	%f465, %f464;
	bra.uni 	BB14_80;

BB14_79:
	mul.f32 	%f465, %f77, 0f7F800000;

BB14_80:
	mul.f32 	%f274, %f465, %f471;
	mov.f32 	%f275, 0f00000000;
	max.f32 	%f276, %f274, %f275;
	mov.f32 	%f277, 0f477FFF00;
	min.f32 	%f278, %f276, %f277;
	add.f32 	%f279, %f278, 0f3F000000;
	mul.f32 	%f281, %f465, %f472;
	max.f32 	%f282, %f281, %f275;
	min.f32 	%f283, %f282, %f277;
	add.f32 	%f284, %f283, 0f3F000000;
	mul.f32 	%f286, %f465, %f473;
	max.f32 	%f287, %f286, %f275;
	min.f32 	%f288, %f287, %f277;
	add.f32 	%f289, %f288, 0f3F000000;
	max.f32 	%f291, %f474, %f275;
	min.f32 	%f292, %f291, %f277;
	add.f32 	%f293, %f292, 0f3F000000;
	st.global.v4.f32 	[%r66], {%f279, %f284, %f289, %f293};
	bra.uni 	BB14_87;

BB14_81:
	ld.shared.v4.f32 	{%f467, %f468, %f469, %f470}, [%r58];
	@%p6 bra 	BB14_82;
	bra.uni 	BB14_86;

BB14_82:
	setp.lt.f32 	%p63, %f69, 0f00000000;
	selp.f32 	%f81, 0fBF800000, 0f3F800000, %p63;
	mul.f32 	%f294, %f81, %f69;
	setp.ltu.f32 	%p64, %f294, 0f00000000;
	@%p64 bra 	BB14_84;

	rcp.approx.f32 	%f466, %f69;
	bra.uni 	BB14_85;

BB14_84:
	mul.f32 	%f466, %f81, 0f7F800000;

BB14_85:
	mul.f32 	%f467, %f467, %f466;
	mul.f32 	%f468, %f468, %f466;
	mul.f32 	%f469, %f469, %f466;
	mul.f32 	%f470, %f470, %f466;

BB14_86:
	mov.f32 	%f299, 0f00000000;
	max.f32 	%f300, %f467, %f299;
	mov.f32 	%f301, 0f477FFF00;
	min.f32 	%f302, %f300, %f301;
	add.f32 	%f303, %f302, 0f3F000000;
	max.f32 	%f305, %f468, %f299;
	min.f32 	%f306, %f305, %f301;
	add.f32 	%f307, %f306, 0f3F000000;
	max.f32 	%f309, %f469, %f299;
	min.f32 	%f310, %f309, %f301;
	add.f32 	%f311, %f310, 0f3F000000;
	max.f32 	%f313, %f470, %f299;
	min.f32 	%f314, %f313, %f301;
	add.f32 	%f315, %f314, 0f3F000000;
	st.global.v4.f32 	[%r66], {%f303, %f307, %f311, %f315};

BB14_87:
	add.s32 	%r184, %r184, 1;
	setp.lt.u32 	%p65, %r184, %r25;
	ld.param.u32 	%r174, [ResizeVerticalFilterSinc_param_18];
	sub.s32 	%r183, %r183, %r174;
	@%p65 bra 	BB14_7;

BB14_88:
	ret;
}


