{
	"finish__design__instance__count__class:buffer": 5,
	"finish__design__instance__area__class:buffer": 197.568,
	"finish__design__instance__count__class:clock_buffer": 5,
	"finish__design__instance__area__class:clock_buffer": 197.568,
	"finish__design__instance__count__class:timing_repair_buffer": 38,
	"finish__design__instance__area__class:timing_repair_buffer": 1707.55,
	"finish__design__instance__count__class:inverter": 44,
	"finish__design__instance__area__class:inverter": 745.114,
	"finish__design__instance__count__class:clock_inverter": 2,
	"finish__design__instance__area__class:clock_inverter": 45.1584,
	"finish__design__instance__count__class:sequential_cell": 49,
	"finish__design__instance__area__class:sequential_cell": 4702.12,
	"finish__design__instance__count__class:multi_input_combinational_cell": 153,
	"finish__design__instance__area__class:multi_input_combinational_cell": 6683.44,
	"finish__design__instance__count": 296,
	"finish__design__instance__area": 14278.5,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 6.15701,
	"finish__clock__skew__setup": 0.0117777,
	"finish__clock__skew__hold": 0.0117777,
	"finish__timing__drv__max_slew_limit": 0.774695,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.913621,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.0334172,
	"finish__power__switching__total": 0.0154391,
	"finish__power__leakage__total": 1.22646e-07,
	"finish__power__total": 0.0488564,
	"finish__design__io": 38,
	"finish__design__die__area": 30949.6,
	"finish__design__core__area": 28873.2,
	"finish__design__instance__count": 379,
	"finish__design__instance__area": 14747,
	"finish__design__instance__count__stdcell": 379,
	"finish__design__instance__area__stdcell": 14747,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.510753,
	"finish__design__instance__utilization__stdcell": 0.510753,
	"finish__design__rows": 33,
	"finish__design__rows:GF018hv5v_green_sc9": 33,
	"finish__design__sites": 10230,
	"finish__design__sites:GF018hv5v_green_sc9": 10230,
	"finish__flow__warnings__count": 9,
	"finish__flow__errors__count": 0
}