# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:21:43 on Apr 23,2025
# vlog -sv ../RTL/fully_connected_1.sv ../RTL/fully_connected_2.sv ../RTL/fully_connected_output.sv ../RTL/neural_network_top.sv ../RTL/neuron.sv ../RTL/neuron2.sv 
# -- Compiling module fully_connected_1
# ** Warning: ../RTL/fully_connected_1.sv(4): (vlog-13314) Defaulting port 'input_vector' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../RTL/fully_connected_1.sv(5): (vlog-13314) Defaulting port 'weights' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../RTL/fully_connected_1.sv(6): (vlog-13314) Defaulting port 'biases' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module fully_connected_2
# ** Warning: ../RTL/fully_connected_2.sv(4): (vlog-13314) Defaulting port 'input_vector' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../RTL/fully_connected_2.sv(5): (vlog-13314) Defaulting port 'weights' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../RTL/fully_connected_2.sv(6): (vlog-13314) Defaulting port 'biases' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module fully_connected_output
# ** Warning: ../RTL/fully_connected_output.sv(4): (vlog-13314) Defaulting port 'input_vector' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../RTL/fully_connected_output.sv(5): (vlog-13314) Defaulting port 'weights' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../RTL/fully_connected_output.sv(6): (vlog-13314) Defaulting port 'biases' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module neural_network_top
# ** Warning: ../RTL/neural_network_top.sv(5): (vlog-13314) Defaulting port 'input_image' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../RTL/neural_network_top.sv(6): (vlog-13314) Defaulting port 'fc1_weights' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../RTL/neural_network_top.sv(7): (vlog-13314) Defaulting port 'fc2_weights' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../RTL/neural_network_top.sv(8): (vlog-13314) Defaulting port 'fc3_weights' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../RTL/neural_network_top.sv(9): (vlog-13314) Defaulting port 'fc1_biases' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../RTL/neural_network_top.sv(10): (vlog-13314) Defaulting port 'fc2_biases' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../RTL/neural_network_top.sv(11): (vlog-13314) Defaulting port 'fc3_biases' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module neuron
# ** Warning: ../RTL/neuron.sv(7): (vlog-13314) Defaulting port 'inputs' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../RTL/neuron.sv(8): (vlog-13314) Defaulting port 'weights' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module neuron2
# ** Warning: ../RTL/neuron2.sv(7): (vlog-13314) Defaulting port 'inputs' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../RTL/neuron2.sv(8): (vlog-13314) Defaulting port 'weights' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	neural_network_top
# End time: 18:21:43 on Apr 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:21:43 on Apr 23,2025
# vlog -sv neural_network_tb.sv 
# -- Compiling module neural_network_tb
# 
# Top level modules:
# 	neural_network_tb
# End time: 18:21:43 on Apr 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.neural_network_tb 
# Start time: 18:21:44 on Apr 23,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 win64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.neural_network_tb(fast)
# Loading work.neural_network_top(fast)
# Loading work.fully_connected_1(fast)
# Loading work.neuron(fast)
# Loading work.fully_connected_2(fast)
# Loading work.neuron(fast__1)
# Loading work.fully_connected_output(fast)
# Loading work.neuron2(fast)
# Neuron 0:  -1993
# Neuron 1:    -78
# Neuron 2:   -831
# Neuron 3:    976
# Neuron 4:  -1108
# Neuron 5:  -1202
# Neuron 6:  -7727
# Neuron 7:   4269
# Neuron 8:  -1238
# Neuron 9:    442
# ** Note: $stop    : neural_network_tb.sv(71)
#    Time: 8325 ns  Iteration: 0  Instance: /neural_network_tb
# Break in Module neural_network_tb at neural_network_tb.sv line 71
# Stopped at neural_network_tb.sv line 71
# End time: 18:21:44 on Apr 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
