#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Oct  1 09:02:27 2024
# Process ID: 32164
# Current directory: D:/WISNU/FPGA/TDC
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22228 D:\WISNU\FPGA\TDC\TDC.xpr
# Log file: D:/WISNU/FPGA/TDC/vivado.log
# Journal file: D:/WISNU/FPGA/TDC\vivado.jou
# Running On: EE-49, OS: Windows, CPU Frequency: 1797 MHz, CPU Physical cores: 16, Host memory: 16473 MB
#-----------------------------------------------------------
start_gui
open_project D:/WISNU/FPGA/TDC/TDC.xpr
update_compile_order -fileset sources_1
synth_design -top delay_line_tdc -part xc7a35tcpg236-1 -lint 
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
get_net_delays
synth_design -rtl -rtl_skip_mlo -name rtl_1
get_net_delays
get_net_delays start
get_net_delays -help
