/* SPDX-License-Identifier: GPL-2.0-only */

#include <linux/bitfield.h>
#include <linux/iopoll.h>
#include <linux/kernel.h>
#include <linux/module.h>
#include <linux/notifier.h>
#include <linux/nvmem-consumer.h>
#include <linux/of_device.h>
#include <linux/pm_domain.h>
#include <linux/pm_opp.h>
#include <linux/pm_runtime.h>
#include <linux/regulator/consumer.h>

#define REG_APM_DLY_CNT			0xac
#define APM_SEL_SWITCH_DLY_MASK		GENMASK(7, 0)
#define APM_RESUME_CLK_DLY_MASK		GENMASK(15, 8)
#define APM_HALT_CLK_DLY_MASK		GENMASK(23, 16)
#define APM_POST_HALT_DLY_MASK		GENMASK(31, 24)

#define REG_APM_MODE			0xa8
#define APM_MODE_MASK			GENMASK(1, 0)
#define APM_MODE_MX			0
#define APM_MODE_APCC			2

#define REG_APM_STS			0xb0
#define APM_STS_MASK			GENMASK(4, 0)
#define APM_STS_MX			1
#define APM_STS_APCC			3

#define VREG_STEP_UV			10000
#define NUM_FUSE_REVS			8
#define NUM_SPEED_BINS			8
#define CPR_REF_POINTS			4
#define PD_COUNT			2

#define to_cpr_pd(gpd) container_of(gpd, struct cpr_pd, pd)

static const char *cpr_pd_names[PD_COUNT] = {
	"cpr_pd0",
	"cpr_pd1",
};

struct cpr_pd_info {
	u8 efuse_offsets[CPR_REF_POINTS];
	u8 efuse_shifts[CPR_REF_POINTS];
	u16 ref_pstates[CPR_REF_POINTS];
	u16 ref_mvolts[CPR_REF_POINTS];
	u16 ref_mv_adj_bins_mask;
	s16 ref_mv_adj_by_rev[NUM_FUSE_REVS][CPR_REF_POINTS];
	s16 max_pstate_adj_by_rev[NUM_FUSE_REVS];
};

struct cpr_info {
	u32 apm_threshold_uv;
	const struct cpr_pd_info *pds[PD_COUNT];
};

static const struct cpr_pd_info msm8953_pd_info = {
	.efuse_offsets = { 71, 71, 71, 71 },
	.efuse_shifts = { 24, 18, 12, 6 },
	/* Revision 0 and 7 use 2208MHz for last reference point */
	.max_pstate_adj_by_rev = {
		[0] = 22080 - 20160,
		[7] = 22080 - 20160,
	},
	.ref_pstates  = { 6528, 10368, 16896, 20160 },
	.ref_mvolts = { 645, 720, 865, 1065 },
	/* Closed-loop voltage adjustement for speed bins 0, 2, 6, 7
	 * with fusing revisions of 1-3 */
	.ref_mv_adj_bins_mask = BIT(0) | BIT(2) | BIT(6) | BIT(7),
	.ref_mv_adj_by_rev = {
		[1] = { 10, -15,   0, 25 },
		[2] = { 10, -15,   0, 25 },
		[3] = { -5, -30, -15, 10 },
	},
};

static const struct cpr_info msm8953_info = {
	.apm_threshold_uv = 850000,
	.pds = {
		&msm8953_pd_info,
		&msm8953_pd_info,
	},
};

static const struct cpr_pd_info sdm632_pwr_pd_info = {
	.efuse_offsets = { 74, 71, 74, 74 },
	.efuse_shifts = { 18, 24, 6, 0 },
	.ref_pstates = { 6144, 10368, 13632, 18048 },
	.ref_mvolts = { 635, 790, 865, 1065 },
};

static const struct cpr_pd_info sdm632_perf_pd_info = {
	.efuse_offsets =  { 74, 71, 71, 71 },
	.efuse_shifts = { 18, 18, 12, 6 },
	.ref_pstates = { 6336, 10944, 14016, 20160 },
	.ref_mvolts = { 645, 790, 865, 1065 },
	/* Closed-loop voltage adjustement for speed bins 0, 2, 6
	 * with fusing revisions of 0-2 */
	.ref_mv_adj_bins_mask = BIT(0) | BIT(2) | BIT(6),
	.ref_mv_adj_by_rev = {
		[0] = { 30, 0, 0, 0 },
		[1] = { 30, 0, 0, 0 },
		[2] = { -30, 0, 0, 0 },
	},
};

static const struct cpr_info sdm632_info = {
	.apm_threshold_uv = 875000,
	.pds = {
		&sdm632_pwr_pd_info,
		&sdm632_perf_pd_info,
	},
};

static const struct of_device_id soc_match_table[] = {
	{ .compatible = "qcom,msm8953", .data = &msm8953_info },
	{ .compatible = "qcom,sdm450", .data = &msm8953_info },
	{ .compatible = "qcom,sdm632", .data = &sdm632_info },
	{},
};

struct cpr_pd {
	struct generic_pm_domain pd;
	struct regulator *vreg;
	u32 pstates[CPR_REF_POINTS];
	u32 uV[CPR_REF_POINTS];
	u32 duV_in_pstateunit[CPR_REF_POINTS-1];
};

struct cpr_drv {
	struct device *dev;
	const struct cpr_info *info;

	/* Array Power Mux IOMEM */
	void __iomem	*apm;
	struct notifier_block vreg_nb;

	struct generic_pm_domain *pds[PD_COUNT];
	struct genpd_onecell_data cell_data;
	
	u32 max_uv;
};

static int cpr_vreg_notifier(struct notifier_block *nb,
		unsigned long action, void *data)
{
	struct cpr_drv *drv = container_of(nb, struct cpr_drv, vreg_nb);
	u32 mode, nmode, sts, nsts;
	unsigned long voltage;
	int ret;

	mode = nmode = FIELD_GET(APM_MODE_MASK, readl_relaxed(drv->apm));

	switch (action) {
	case REGULATOR_EVENT_PRE_VOLTAGE_CHANGE:
		voltage = ((struct pre_voltage_change_data*) data)->min_uV;
		if (mode != APM_MODE_MX &&
		    voltage < drv->info->apm_threshold_uv)
			nmode = APM_MODE_MX, nsts = APM_STS_MX;
		break;
	case REGULATOR_EVENT_VOLTAGE_CHANGE:
		voltage = (unsigned long) data;
		if (mode != APM_MODE_APCC &&
		    voltage >= drv->info->apm_threshold_uv)
			nmode = APM_MODE_APCC, nsts = APM_STS_APCC;
		break;
	default:
		break;
	}

	if (mode == nmode)
		return NOTIFY_OK;

	writel_relaxed(FIELD_PREP(APM_MODE_MASK, mode),
			drv->apm + REG_APM_MODE);

	ret = readl_relaxed_poll_timeout_atomic(drv->apm + REG_APM_STS, sts,
			FIELD_GET(APM_STS_MASK, sts) == nsts, 1, 500);
	if (!ret)
		return NOTIFY_OK;

	dev_err(drv->dev, "failed to switch APM: %d", ret);
	return NOTIFY_BAD;
}

static int cpr_pd_set_pstate(struct generic_pm_domain *domain,
				     unsigned int state)
{
	struct cpr_drv *drv = dev_get_drvdata(domain->dev.parent);
	struct cpr_pd *cpd = to_cpr_pd(domain);
	int i, ret;
	u32 new_uv;

	for (i = 0; i < (PD_COUNT - 1); i ++)
		if (state == clamp(state, cpd->pstates[i], cpd->pstates[i + 1]))
			break;

	if (i >= PD_COUNT)
		return -ERANGE;

	state -= cpd->pstates[i];
	new_uv = cpd->uV[i] + cpd->duV_in_pstateunit[i] * state;
	new_uv = clamp(new_uv, cpd->uV[i], cpd->uV[i + 1]);
	new_uv = roundup(new_uv, VREG_STEP_UV);

	dev_info(&cpd->pd.dev, "setting CPU voltage %u\n", new_uv);

	ret = regulator_set_voltage(cpd->vreg, new_uv, drv->max_uv);
	if (ret)
		dev_err(&cpd->pd.dev,
				"failed to change AP voltage (%d uV): %d\n",
				new_uv, ret);

	return 0;
}

static unsigned int cpr_pd_opp_to_pstate(struct generic_pm_domain *genpd,
					      struct dev_pm_opp *opp)
{
	return dev_pm_opp_get_level(opp);
}

static int cpr_pd_attach_dev(struct generic_pm_domain *domain,
			     struct device *dev)
{
	pm_runtime_disable(dev);
	return 0;
}

static void cpr_remove_domain(void *data)
{
	pm_genpd_remove((struct generic_pm_domain *) data);
}

static struct generic_pm_domain* cpr_init_domain(struct device *dev,
		const struct cpr_pd_info *info,
		unsigned int index)
{
	struct cpr_drv *drv = dev_get_drvdata(dev);
	struct nvmem_device *nvmem;
	u8 speed_bin, fusing_rev;
	struct cpr_pd *cpd;
	int ret, i;

	cpd = devm_kzalloc(dev, sizeof(*cpd), GFP_KERNEL);
	if (!cpd)
		return ERR_PTR(-ENOMEM);

	cpd->pd.name = cpr_pd_names[index];
	cpd->pd.flags = GENPD_FLAG_RPM_ALWAYS_ON;
	cpd->pd.attach_dev = cpr_pd_attach_dev;
	cpd->pd.opp_to_performance_state = cpr_pd_opp_to_pstate;
	cpd->pd.set_performance_state = cpr_pd_set_pstate;

	ret = pm_genpd_init(&cpd->pd, NULL, false);
	if (ret)
		return ERR_PTR(ret);

	ret = devm_add_action_or_reset(dev, cpr_remove_domain, &cpd->pd);
	if (ret) {
		cpr_remove_domain(&cpd->pd);
		return ERR_PTR(ret);
	}

	cpd->pd.dev.parent = dev;
	cpd->pd.dev.of_node = dev->of_node;
	cpd->vreg = devm_regulator_get(dev, "vdd-apc");
	if (IS_ERR(cpd->vreg))
		return ERR_PTR(PTR_ERR(cpd->vreg));

	if (!index) {
		ret = devm_regulator_register_notifier(cpd->vreg, &drv->vreg_nb);
		if (ret)
			return ERR_PTR(ret);
	}

	ret = nvmem_cell_read_u8(dev, "fusing_rev", &fusing_rev);
	ret = ret ?: nvmem_cell_read_u8(dev, "speed_bin", &speed_bin);
	if (ret)
		return ERR_PTR(dev_err_probe(dev, ret,
				"failed to read speed bin and fusing revision\n"));

	nvmem = devm_nvmem_device_get(dev, NULL);
	if (IS_ERR(nvmem))
		return ERR_PTR(PTR_ERR(nvmem));

	dev_info(dev, "Fuse corners for speed bin %d, fusing rev %d\n",
		 speed_bin, fusing_rev);
	dev_info(dev, "Freq (KHz) Vadj (uV)\n");
	for (i = 0; i < CPR_REF_POINTS; i ++) {
		u64 efuse_val;
		u32 freq;
		int vadj;

		ret = nvmem_device_read(nvmem,
				sizeof(efuse_val) * info->efuse_offsets[i],
				sizeof(efuse_val), &efuse_val);
		if (ret < 0)
			return ERR_PTR(dev_err_probe(dev, ret,
						"Failed to read nvmem\n"));

		/* decode reference voltage offset */
		efuse_val >>= info->efuse_shifts[i];
		vadj -= (efuse_val & 0x1f) * 10;
		if (efuse_val & 0x20)
			vadj = -vadj;

		freq = info->ref_pstates[i];
		vadj += info->ref_mvolts[i];

		if (i == (CPR_REF_POINTS - 1))
			freq += info->max_pstate_adj_by_rev[fusing_rev];

		if (info->ref_mv_adj_bins_mask & BIT(speed_bin))
			vadj += info->ref_mv_adj_by_rev[fusing_rev][i];
		vadj *= 1000;

		drv->max_uv = max(drv->max_uv, (u32) vadj);
		
		if (i && vadj < cpd->uV[i - 1])
			vadj = cpd->uV[i - 1];
		if (i) {
			u32 delta = (vadj - cpd->uV[i - 1]);
			delta /= (freq - cpd->pstates[i - 1]);
			cpd->duV_in_pstateunit[i - 1] = delta;
		}

		cpd->pstates[i] = freq;
		cpd->uV[i] = vadj;

		dev_info(dev, "%10u %8u\n", freq * 100, vadj);
	}

	devm_nvmem_device_put(dev, nvmem);

	return &cpd->pd;
}

static int cpr_probe(struct platform_device *pdev)
{

	const struct of_device_id *match;
	struct device *dev = &pdev->dev;
	const struct cpr_info *info;
	struct device_node *np;
	struct cpr_drv *drv;
	u32 regval;
	int i;

	np = of_find_node_by_path("/");
	if (!np)
		return -ENOENT;

	match = of_match_node(soc_match_table, np);
	of_node_put(np);
	if (!match)
		return dev_err_probe(dev, -EINVAL,
				"couldn't match SoC compatible\n");
	drv = devm_kzalloc(dev, sizeof(*drv), GFP_KERNEL);
	if (!drv)
		return -ENOMEM;

	dev_set_drvdata(dev, drv);

	drv->dev = dev;
	drv->info = info = match->data;
	drv->vreg_nb.notifier_call = cpr_vreg_notifier;
	drv->cell_data.domains = drv->pds;
	drv->cell_data.num_domains = PD_COUNT;
	drv->apm = devm_platform_ioremap_resource_byname(pdev, "apm");
	if (IS_ERR_OR_NULL(drv->apm))
		return dev_err_probe(dev, PTR_ERR(drv->apm) ?: -ENODATA,
				"cound not map APM memory\n");

	regval = readl_relaxed(drv->apm + REG_APM_DLY_CNT);
	regval &= ~APM_POST_HALT_DLY_MASK & ~APM_HALT_CLK_DLY_MASK &
		  ~APM_RESUME_CLK_DLY_MASK & ~APM_SEL_SWITCH_DLY_MASK;
	regval |= FIELD_PREP(APM_POST_HALT_DLY_MASK, 0x02) |
		  FIELD_PREP(APM_HALT_CLK_DLY_MASK, 0x11) |
		  FIELD_PREP(APM_RESUME_CLK_DLY_MASK, 0x10) |
		  FIELD_PREP(APM_SEL_SWITCH_DLY_MASK, 0x01);
	writel_relaxed(regval, drv->apm + REG_APM_DLY_CNT);

	for (i = 0; i < PD_COUNT; i ++) { 
		if (i && info->pds[i] == info->pds[i - 1])
			drv->pds[i] = drv->pds[i - 1];
		else
			drv->pds[i] = cpr_init_domain(dev, info->pds[i], i);

		if(IS_ERR(drv->pds[i]))
			return PTR_ERR(drv->pds[i]);
	}

	return of_genpd_add_provider_onecell(dev->of_node, &drv->cell_data);
}

static int cpr_remove(struct platform_device *pdev)
{
	of_genpd_del_provider(pdev->dev.of_node);
	return 0;
}

static const struct of_device_id cpr_match_table[] = {
	{ .compatible = "qcom,msm8953-cpr4pd" },
	{ }
};
MODULE_DEVICE_TABLE(of, cpr_match_table);

static struct platform_driver cpr_driver = {
	.probe		= cpr_probe,
	.remove		= cpr_remove,
	.driver		= {
		.name	= "qcom-cpr4pd",
		.of_match_table = cpr_match_table,
	},
};
module_platform_driver(cpr_driver);

MODULE_DESCRIPTION("Core Power Reduction (CPR) v4 driver for MSM8953");
MODULE_LICENSE("GPL v2");
