// Seed: 612288942
module module_0 (
    output wire id_0,
    input supply1 id_1,
    input tri0 id_2,
    output tri0 id_3,
    input tri0 id_4,
    output tri id_5,
    input supply0 id_6,
    output supply1 id_7,
    input supply0 id_8,
    input supply0 id_9,
    input wor id_10,
    input wor id_11,
    input wire id_12,
    output supply0 id_13,
    input tri0 id_14,
    input wire id_15,
    output tri id_16,
    output wor id_17,
    input wor id_18,
    input supply1 id_19
);
  assign id_16 = 1;
  assign id_13 = 1'b0;
  wire id_21, id_22, id_23, id_24;
  assign module_1.id_1 = 0;
  assign id_16 = 1 == id_19;
endmodule
module module_1 (
    output wor   id_0,
    input  tri0  id_1,
    output uwire id_2
);
  assign id_2 = 'b0;
  assign id_0 = id_1 < -1;
  assign id_0 = 1;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_2,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_2,
      id_1,
      id_1,
      id_0,
      id_2,
      id_1,
      id_1
  );
  assign id_0 = -1 == id_1;
endmodule
