//=======================================================
//  This code is generated by Terasic System Builder
//=======================================================

module Project1_top(

	//////////// CLOCK //////////
	input 		          		ADC_CLK_10,
	input 		          		MAX10_CLK1_50,
	input 		          		MAX10_CLK2_50,

	//////////// SEG7 //////////
	output		     [7:0]		HEX0,
	output		     [7:0]		HEX1,
	output		     [7:0]		HEX2,
	output		     [7:0]		HEX3,
	output		     [7:0]		HEX4,
	output		     [7:0]		HEX5,

	//////////// KEY //////////

	input 		     [1:0]		KEY,

	//////////// LED //////////
	output		     [9:0]		LEDR,

	//////////// SW //////////
	input 		     [9:0]		SW
);



//=======================================================
//  REG/WIRE declarations
//=======================================================
	wire [7:0] s;
	wire [3:0] COMP_TEST;



//=======================================================
//  Structural coding
//=======================================================
	
	EQUAL testComp(Sw[7:4],SW[3:0],COMP_TEST[0],0);
	SevenSeg testC(COMP_TEST[0],HEX5[6:0]);
	
	GREATER testComp(Sw[7:4],SW[3:0],COMP_TEST[1],0);
	SevenSeg testC(COMP_TEST[1],HEX5[6:0]);
	
	LESS testComp(Sw[7:4],SW[3:0],COMP_TEST[2],0);
	SevenSeg testC(COMP_TEST[2],HEX5[6:0]);
	
	MAX testComp(Sw[7:4],SW[3:0],COMP_TEST[3],0);
	SevenSeg testC(COMP_TEST[3],HEX5[6:0]);

endmodule
