<!DOCTYPE html>
<html>
<head>
  <meta charset="utf-8"/>
  <style>
    table.head, table.foot { width: 100%; }
    td.head-rtitle, td.foot-os { text-align: right; }
    td.head-vol { text-align: center; }
    div.Pp { margin: 1ex 0ex; }
  </style>
  <title>ASIMUT(1)</title>
</head>
<body>
<table class="head">
  <tr>
    <td class="head-ltitle">ASIMUT(1)</td>
    <td class="head-vol">cao-vlsi reference manual</td>
    <td class="head-rtitle">ASIMUT(1)</td>
  </tr>
</table>
<div class="manual-text">
<h1 class="Sh" title="Sh" id="NAME"><a class="selflink" href="#NAME">NAME</a></h1>
<b>asimut</b> - A simulation tool for hardware descriptions
<div style="height: 1.00em;">&#x00A0;</div>
<div style="height: 1.00em;">&#x00A0;</div>
See the file man1/alc_origin.1.
<div style="height: 1.00em;">&#x00A0;</div>
<h1 class="Sh" title="Sh" id="SYNOPSIS"><a class="selflink" href="#SYNOPSIS">SYNOPSIS</a></h1>
asimut <i>[options] [root_file] [pattern_file] [result_file]</i>
<div style="height: 1.00em;">&#x00A0;</div>
<h1 class="Sh" title="Sh" id="DESCRIPTION"><a class="selflink" href="#DESCRIPTION">DESCRIPTION</a></h1>
<b>asimut</b> is a logical simulation tool for hardware descriptions. It
  compiles and loads a complete hardware description written in VHDL (Very high
  speed integrated circuits Hardware Description Language). The hardware
  description may be structural (a hierarchy of instances) or behavioural. Only
  a subset of VHDL is supported. Descriptions that do not match this subset
  cause a syntax error during compilation. See <b>vhdl(5)</b> for detailed
  information about the supported subset of VHDL.
<div style="height: 1.00em;">&#x00A0;</div>
<div class="Pp"></div>
Once a hardware description is loaded, <b>asimut</b> looks for a simulation
  pattern description file. This file is to be written in <b>pat</b> format. The
  file is compiled, loaded and linked with the hardware description. Then, the
  simulation is started. When patterns are processed, a result file in
  <b>pat</b> format is produced.
<div style="height: 1.00em;">&#x00A0;</div>
<div class="Pp"></div>
If a save action has been requested in the pattern description file (see <b>pat
  (5)</b>), <b>asimut</b> creates also a save file representing the state of the
  description at the end of the simulation of the last pattern. The save file is
  named <i>root_file</i>.sav, where <i>root_file</i> is the name of the
  description.
<div style="height: 1.00em;">&#x00A0;</div>
<div class="Pp"></div>
The save file can be used in a later simulation sequence to initialize the state
  of the (same) hardware description before the simulation begins. Using this
  mechanism, a large sequence of patterns can be breaked onto several small
  sequences, each one initializing the hardware description with the save file
  resulted from the previous sequence.
<div style="height: 1.00em;">&#x00A0;</div>
<div class="Pp"></div>
<b>asimut</b> reads several parameters from the environment variables :
<div style="height: 1.00em;">&#x00A0;</div>
<dl class="Bl-tag">
  <dt class="It-tag"><i>MBK_CATA_LIB</i></dt>
  <dd class="It-tag">list of directories containing description and pattern
      files (using $PATH syntax). The default path is the current directory (see
      mbk(1)).</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><i>MBK_WORK_LIB</i></dt>
  <dd class="It-tag">specifies the current working directory. The working
      directory idicates the place where all output files are written.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><i>MBK_CATAL_NAME</i></dt>
  <dd class="It-tag">Indicates the file where the behavioral description files
      are listed. This file is used to leaf cells of a structural
      description.(see mbk(1))</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><i>MBK_IN_LO</i></dt>
  <dd class="It-tag">file extension for structural entity. (see mbk(1))</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><i>VH_BEHSFX</i></dt>
  <dd class="It-tag">list of file extensions for behavioural entities (using
      $PATH syntax). The default file extension is <b>vbe</b>.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><i>VH_PATSFX</i></dt>
  <dd class="It-tag">list of file extensions for pattern description entities
      (using $PATH syntax). The default file extension is <b>pat</b>.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><i>VH_DLYSFX</i></dt>
  <dd class="It-tag">list of file extensions for delays description entities
      (using $PATH syntax). The default file extension is <b>dly</b>.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><i>VH_MAXERR</i></dt>
  <dd class="It-tag">maximum number of errors allowed during simulation phase.
      If the number of errors occured during simulation reaches VH_MAXERR,
      <b>asimut</b> stops the simulation at the end of processing the current
      pattern. Patterns following the current pattern remain unprocessed and are
      reproduced in the result file. The default value of <i>VH_MAXERR</i> is
      10.
    <div style="height: 1.00em;">&#x00A0;</div>
  </dd>
</dl>
<div class="Pp"></div>
<i>root_file</i> is the name of the description.
<div style="height: 1.00em;">&#x00A0;</div>
<div class="Pp"></div>
By default <b>asimut</b> looks for a structural description. It uses the
  <i>MBK_IN_LO</i> environment variables to identify both the format and the
  extension of structural description files. To load structural VHDL files
  <i>MBK_IN_LO</i> must be set to <b>vst</b>.
<div style="height: 1.00em;">&#x00A0;</div>
<div class="Pp"></div>
To load a pure behavioural description <b>-b</b> option must be specified. In
  such a case <b>asimut</b> loads a data flow VHDL description file. The
  <i>VH_BEHSFX</i> environment variable gives the extensions to be used.
<div style="height: 1.00em;">&#x00A0;</div>
<div class="Pp"></div>
<i>pattern_file</i> is the entity name of the pattern description. The file
  containing this entity must be named <i>pattern_file.ext</i> , where
  <i>ext</i> is one of the extension specified in <i>VH_PATSFX</i>.
<div style="height: 1.00em;">&#x00A0;</div>
<div class="Pp"></div>
<i>result_file</i> is the result file produced by <b>asimut</b>. The result file
  is a pattern description file with the extension specified by
  <i>VH_PATSFX</i>.
<div style="height: 1.00em;">&#x00A0;</div>
<h1 class="Sh" title="Sh" id="OPTIONS"><a class="selflink" href="#OPTIONS">OPTIONS</a></h1>
<dl class="Bl-tag">
  <dt class="It-tag"><i>-b</i></dt>
  <dd class="It-tag">consider the <i>root_file</i> description as a behavioural
      description</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><i>-backdelay [min, max, typ] delay_file</i></dt>
  <dd class="It-tag">use file <i>delay_file.ext</i> for delays backannotation,
      where <i>ext</i> is one of the extension specified in
    <i>VH_DLYSFX</i>.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><i>-bdd</i></dt>
  <dd class="It-tag">use BDDs (Binary Decision Diagram) to represent
      expressions. Using this option makes the simulation be two times faster
      but increases memory requirement</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><i>-c</i></dt>
  <dd class="It-tag">run only the compilation stage</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><i>-core core_file</i></dt>
  <dd class="It-tag">at the first error encountered, dump the state of the
      circuit in both an ascii file (suffixed .cor) and a binary save file
      (suffixed .sav) which can be used as initialization file in a further
      session. If the <i>-nores</i> option is specified a pattern file is also
      produced.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><i>-dbg[sbpldc]</i></dt>
  <dd class="It-tag">call the debugger (developper usage)</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><i>-defaultdelay (-dd)</i></dt>
  <dd class="It-tag">only null delays (no after clause in the VHDL file) are
      changed if backannotated delays or fixed delays are specified.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><i>-fixeddelay value (-fd value)</i></dt>
  <dd class="It-tag">all delays of the description are fixed to
    <i>value</i>.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><i>-h</i></dt>
  <dd class="It-tag">display this help file</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><i>-i value</i></dt>
  <dd class="It-tag">initialize all signals of the description with
      <i>value</i>. <i>Value</i> can be 0 or 1</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><i>-i save_file</i></dt>
  <dd class="It-tag">read a save file and use it to initialize the state of the
      description before processing the first pattern (the file name cannot be 1
      nor 0)</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><i>-inspect instance_name</i></dt>
  <dd class="It-tag">produce a pattern file corresponding to the interface of
      the instance identified by <i>instance-name</i></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><i>-l n</i></dt>
  <dd class="It-tag">print at most <i>n</i> characters for pattern labels. The
      default value for <i>n</i> is 15.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><i>-nores</i></dt>
  <dd class="It-tag">do not generate result file</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><i>-p n</i></dt>
  <dd class="It-tag">load at most <i>n</i> patterns from input pattern file each
      time. Using this feature reduces memory allocation when a great number of
      patterns are to be simulated. In addition after the <i>n</i> patterns have
      been processed, the simulation result is printed in the result pattern
      file. The default value for <i>n</i> is 0 which makes the whole pattern
      file be loaded.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><i>-t</i></dt>
  <dd class="It-tag">trace signals when making BDDs (developper usage).</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><i>-transport</i></dt>
  <dd class="It-tag">use transport delay model (default is inertial).</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><i>-zerodelay (-zd)</i></dt>
  <dd class="It-tag">all the delays of the VHDL description are supposed to be
      null delays.
    <div style="height: 1.00em;">&#x00A0;</div>
  </dd>
</dl>
<h1 class="Sh" title="Sh" id="EXAMPLE"><a class="selflink" href="#EXAMPLE">EXAMPLE</a></h1>
asimut -b -i init_add adder_32 adder_patterns res_add
<div class="Pp"></div>
simulates a behavioural description held in the file named 'adder_32.vbe using
  the pattern file `adder_patterns.pat'. The simulation results is written into
  'res_add.pat' and the description is initialized with the values contained in
  'init_add.sav'.
<div style="height: 1.00em;">&#x00A0;</div>
<h1 class="Sh" title="Sh" id="DIAGNOSTICS"><a class="selflink" href="#DIAGNOSTICS">DIAGNOSTICS</a></h1>
Register initializations in the pattern file allows changing the value of a
  register into a known value. However, using this feature to initialize a
  register before executing the first pattern is not recommended. Registers
  value (defined by the initialization statement) may be overwritten since
  description has not a coherent state before the first pattern.
<div style="height: 1.00em;">&#x00A0;</div>
<h1 class="Sh" title="Sh" id="SEE_ALSO"><a class="selflink" href="#SEE_ALSO">SEE
  ALSO</a></h1>
vhdl(5), pat(5), genpat(1), mbk(1)
<div style="height: 1.00em;">&#x00A0;</div>
<div style="height: 1.00em;">&#x00A0;</div>
<div style="height: 1.00em;">&#x00A0;</div>
See the file man1/alc_bug_report.1.
<div style="height: 1.00em;">&#x00A0;</div>
<div style="height: 1.00em;">&#x00A0;</div>
</div>
<table class="foot">
  <tr>
    <td class="foot-date">October 1, 1997</td>
    <td class="foot-os">ASIM/LIP6</td>
  </tr>
</table>
</body>
</html>
