// Seed: 1864554706
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  inout id_2;
  output id_1;
  logic id_3;
  initial begin
    id_3 = 1;
  end
  logic id_4;
  type_7(
      id_3, 1, 1
  );
endmodule
