Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Feb 14 03:03:26 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
|      Characteristics      |       WorstPath to Src       |                                                                                                                                               Path #1                                                                                                                                               |       WorstPath from Dst      |
+---------------------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
| Requirement               |                       25.000 |                                                                                                                                                                                                                                                                                              25.000 |                        25.000 |
| Path Delay                |                        0.562 |                                                                                                                                                                                                                                                                                              24.152 |                         0.542 |
| Logic Delay               | 0.480(86%)                   | 6.656(28%)                                                                                                                                                                                                                                                                                          | 0.473(88%)                    |
| Net Delay                 | 0.082(14%)                   | 17.496(72%)                                                                                                                                                                                                                                                                                         | 0.069(12%)                    |
| Clock Skew                |                       -0.064 |                                                                                                                                                                                                                                                                                              -0.068 |                        -0.087 |
| Slack                     |                       24.365 |                                                                                                                                                                                                                                                                                               0.689 |                        24.363 |
| Timing Exception          |                              |                                                                                                                                                                                                                                                                                                     |                               |
| Bounding Box Size         | 0% x 0%                      | 11% x 3%                                                                                                                                                                                                                                                                                            | 0% x 0%                       |
| Clock Region Distance     | (0, 0)                       | (0, 0)                                                                                                                                                                                                                                                                                              | (0, 0)                        |
| Cumulative Fanout         |                            1 |                                                                                                                                                                                                                                                                                                 789 |                             1 |
| Fixed Loc                 |                            0 |                                                                                                                                                                                                                                                                                                   0 |                             0 |
| Fixed Route               |                            0 |                                                                                                                                                                                                                                                                                                   0 |                             0 |
| Hold Fix Detour           |                            0 |                                                                                                                                                                                                                                                                                                   0 |                             0 |
| Combined LUT Pairs        |                            0 |                                                                                                                                                                                                                                                                                                   0 |                             0 |
| Clock Relationship        | Safely Timed                 | Safely Timed                                                                                                                                                                                                                                                                                        | Safely Timed                  |
| Logic Levels              |                            0 |                                                                                                                                                                                                                                                                                                  56 |                             0 |
| Routes                    |                            0 |                                                                                                                                                                                                                                                                                                  57 |                             0 |
| Logical Path              | SRL16E FDRE                  | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 SRL16E | SRL16E FDRE                   |
| Start Point Clock         | clk                          | clk                                                                                                                                                                                                                                                                                                 | clk                           |
| End Point Clock           | clk                          | clk                                                                                                                                                                                                                                                                                                 | clk                           |
| DSP Block                 | None                         | None                                                                                                                                                                                                                                                                                                | None                          |
| BRAM                      | None                         | None                                                                                                                                                                                                                                                                                                | None                          |
| IO Crossings              |                            0 |                                                                                                                                                                                                                                                                                                   0 |                             0 |
| SLR Crossings             |                            0 |                                                                                                                                                                                                                                                                                                   0 |                             0 |
| PBlocks                   |                            0 |                                                                                                                                                                                                                                                                                                   0 |                             0 |
| High Fanout               |                            1 |                                                                                                                                                                                                                                                                                                  49 |                             1 |
| Dont Touch                |                            0 |                                                                                                                                                                                                                                                                                                   0 |                             0 |
| Mark Debug                |                            0 |                                                                                                                                                                                                                                                                                                   0 |                             0 |
| Start Point Pin Primitive | SRL16E/CLK                   | FDRE/C                                                                                                                                                                                                                                                                                              | SRL16E/CLK                    |
| End Point Pin Primitive   | FDRE/D                       | SRL16E/D                                                                                                                                                                                                                                                                                            | FDRE/D                        |
| Start Point Pin           | sr_3_12.pt_0_sr_3_0.pt_1/CLK | sr_3_12.pt_0_DOUT[0]/C                                                                                                                                                                                                                                                                              | sr_3_15.roi_2_sr_3_0.pt_1/CLK |
| End Point Pin             | sr_3_12.pt_0_DOUT[0]/D       | sr_3_15.roi_2_sr_3_0.pt_1/D                                                                                                                                                                                                                                                                         | sr_3_15.roi_2_DOUT[0]/D       |
+---------------------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
|      Characteristics      |       WorstPath to Src       |                                                                                                                                               Path #2                                                                                                                                               |       WorstPath from Dst      |
+---------------------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
| Requirement               |                       25.000 |                                                                                                                                                                                                                                                                                              25.000 |                        25.000 |
| Path Delay                |                        0.562 |                                                                                                                                                                                                                                                                                              24.120 |                         0.565 |
| Logic Delay               | 0.480(86%)                   | 6.640(28%)                                                                                                                                                                                                                                                                                          | 0.488(87%)                    |
| Net Delay                 | 0.082(14%)                   | 17.480(72%)                                                                                                                                                                                                                                                                                         | 0.077(13%)                    |
| Clock Skew                |                       -0.064 |                                                                                                                                                                                                                                                                                              -0.061 |                        -0.074 |
| Slack                     |                       24.365 |                                                                                                                                                                                                                                                                                               0.736 |                        24.352 |
| Timing Exception          |                              |                                                                                                                                                                                                                                                                                                     |                               |
| Bounding Box Size         | 0% x 0%                      | 11% x 3%                                                                                                                                                                                                                                                                                            | 0% x 0%                       |
| Clock Region Distance     | (0, 0)                       | (0, 0)                                                                                                                                                                                                                                                                                              | (0, 0)                        |
| Cumulative Fanout         |                            1 |                                                                                                                                                                                                                                                                                                 789 |                             1 |
| Fixed Loc                 |                            0 |                                                                                                                                                                                                                                                                                                   0 |                             0 |
| Fixed Route               |                            0 |                                                                                                                                                                                                                                                                                                   0 |                             0 |
| Hold Fix Detour           |                            0 |                                                                                                                                                                                                                                                                                                   0 |                             0 |
| Combined LUT Pairs        |                            0 |                                                                                                                                                                                                                                                                                                   0 |                             0 |
| Clock Relationship        | Safely Timed                 | Safely Timed                                                                                                                                                                                                                                                                                        | Safely Timed                  |
| Logic Levels              |                            0 |                                                                                                                                                                                                                                                                                                  56 |                             0 |
| Routes                    |                            0 |                                                                                                                                                                                                                                                                                                  57 |                             0 |
| Logical Path              | SRL16E FDRE                  | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 SRL16E | SRL16E FDRE                   |
| Start Point Clock         | clk                          | clk                                                                                                                                                                                                                                                                                                 | clk                           |
| End Point Clock           | clk                          | clk                                                                                                                                                                                                                                                                                                 | clk                           |
| DSP Block                 | None                         | None                                                                                                                                                                                                                                                                                                | None                          |
| BRAM                      | None                         | None                                                                                                                                                                                                                                                                                                | None                          |
| IO Crossings              |                            0 |                                                                                                                                                                                                                                                                                                   0 |                             0 |
| SLR Crossings             |                            0 |                                                                                                                                                                                                                                                                                                   0 |                             0 |
| PBlocks                   |                            0 |                                                                                                                                                                                                                                                                                                   0 |                             0 |
| High Fanout               |                            1 |                                                                                                                                                                                                                                                                                                  49 |                             1 |
| Dont Touch                |                            0 |                                                                                                                                                                                                                                                                                                   0 |                             0 |
| Mark Debug                |                            0 |                                                                                                                                                                                                                                                                                                   0 |                             0 |
| Start Point Pin Primitive | SRL16E/CLK                   | FDRE/C                                                                                                                                                                                                                                                                                              | SRL16E/CLK                    |
| End Point Pin Primitive   | FDRE/D                       | SRL16E/D                                                                                                                                                                                                                                                                                            | FDRE/D                        |
| Start Point Pin           | sr_3_12.pt_0_sr_3_0.pt_1/CLK | sr_3_12.pt_0_DOUT[0]/C                                                                                                                                                                                                                                                                              | sr_3_15.roi_6_sr_3_0.pt_1/CLK |
| End Point Pin             | sr_3_12.pt_0_DOUT[0]/D       | sr_3_15.roi_6_sr_3_0.pt_1/D                                                                                                                                                                                                                                                                         | sr_3_15.roi_6_DOUT[0]/D       |
+---------------------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
|      Characteristics      |       WorstPath to Src       |                                                                                                                                               Path #3                                                                                                                                               |     WorstPath from Dst     |
+---------------------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
| Requirement               |                       25.000 |                                                                                                                                                                                                                                                                                              25.000 |                     25.000 |
| Path Delay                |                        0.562 |                                                                                                                                                                                                                                                                                              24.099 |                      0.562 |
| Logic Delay               | 0.480(86%)                   | 6.699(28%)                                                                                                                                                                                                                                                                                          | 0.480(86%)                 |
| Net Delay                 | 0.082(14%)                   | 17.400(72%)                                                                                                                                                                                                                                                                                         | 0.082(14%)                 |
| Clock Skew                |                       -0.064 |                                                                                                                                                                                                                                                                                              -0.081 |                     -0.064 |
| Slack                     |                       24.365 |                                                                                                                                                                                                                                                                                               0.737 |                     24.365 |
| Timing Exception          |                              |                                                                                                                                                                                                                                                                                                     |                            |
| Bounding Box Size         | 0% x 0%                      | 11% x 2%                                                                                                                                                                                                                                                                                            | 0% x 0%                    |
| Clock Region Distance     | (0, 0)                       | (0, 0)                                                                                                                                                                                                                                                                                              | (0, 0)                     |
| Cumulative Fanout         |                            1 |                                                                                                                                                                                                                                                                                                 789 |                          1 |
| Fixed Loc                 |                            0 |                                                                                                                                                                                                                                                                                                   0 |                          0 |
| Fixed Route               |                            0 |                                                                                                                                                                                                                                                                                                   0 |                          0 |
| Hold Fix Detour           |                            0 |                                                                                                                                                                                                                                                                                                   0 |                          0 |
| Combined LUT Pairs        |                            0 |                                                                                                                                                                                                                                                                                                   0 |                          0 |
| Clock Relationship        | Safely Timed                 | Safely Timed                                                                                                                                                                                                                                                                                        | Safely Timed               |
| Logic Levels              |                            0 |                                                                                                                                                                                                                                                                                                  56 |                          0 |
| Routes                    |                            0 |                                                                                                                                                                                                                                                                                                  57 |                          0 |
| Logical Path              | SRL16E FDRE                  | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 SRL16E | SRL16E FDRE                |
| Start Point Clock         | clk                          | clk                                                                                                                                                                                                                                                                                                 | clk                        |
| End Point Clock           | clk                          | clk                                                                                                                                                                                                                                                                                                 | clk                        |
| DSP Block                 | None                         | None                                                                                                                                                                                                                                                                                                | None                       |
| BRAM                      | None                         | None                                                                                                                                                                                                                                                                                                | None                       |
| IO Crossings              |                            0 |                                                                                                                                                                                                                                                                                                   0 |                          0 |
| SLR Crossings             |                            0 |                                                                                                                                                                                                                                                                                                   0 |                          0 |
| PBlocks                   |                            0 |                                                                                                                                                                                                                                                                                                   0 |                          0 |
| High Fanout               |                            1 |                                                                                                                                                                                                                                                                                                  49 |                          1 |
| Dont Touch                |                            0 |                                                                                                                                                                                                                                                                                                   0 |                          0 |
| Mark Debug                |                            0 |                                                                                                                                                                                                                                                                                                   0 |                          0 |
| Start Point Pin Primitive | SRL16E/CLK                   | FDRE/C                                                                                                                                                                                                                                                                                              | SRL16E/CLK                 |
| End Point Pin Primitive   | FDRE/D                       | SRL16E/D                                                                                                                                                                                                                                                                                            | FDRE/D                     |
| Start Point Pin           | sr_3_12.pt_0_sr_3_0.pt_1/CLK | sr_3_12.pt_0_DOUT[0]/C                                                                                                                                                                                                                                                                              | sr_3_15.pt_sr_3_0.pt_1/CLK |
| End Point Pin             | sr_3_12.pt_0_DOUT[0]/D       | sr_3_15.pt_sr_3_0.pt_1/D                                                                                                                                                                                                                                                                            | sr_3_15.pt_DOUT[0]/D       |
+---------------------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
|      Characteristics      |       WorstPath to Src       |                                                                                                                                               Path #4                                                                                                                                               |       WorstPath from Dst      |
+---------------------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
| Requirement               |                       25.000 |                                                                                                                                                                                                                                                                                              25.000 |                        25.000 |
| Path Delay                |                        0.562 |                                                                                                                                                                                                                                                                                              24.034 |                         0.565 |
| Logic Delay               | 0.480(86%)                   | 6.611(28%)                                                                                                                                                                                                                                                                                          | 0.488(87%)                    |
| Net Delay                 | 0.082(14%)                   | 17.423(72%)                                                                                                                                                                                                                                                                                         | 0.077(13%)                    |
| Clock Skew                |                       -0.064 |                                                                                                                                                                                                                                                                                              -0.067 |                        -0.074 |
| Slack                     |                       24.365 |                                                                                                                                                                                                                                                                                               0.816 |                        24.352 |
| Timing Exception          |                              |                                                                                                                                                                                                                                                                                                     |                               |
| Bounding Box Size         | 0% x 0%                      | 11% x 3%                                                                                                                                                                                                                                                                                            | 0% x 0%                       |
| Clock Region Distance     | (0, 0)                       | (0, 0)                                                                                                                                                                                                                                                                                              | (0, 0)                        |
| Cumulative Fanout         |                            1 |                                                                                                                                                                                                                                                                                                 789 |                             1 |
| Fixed Loc                 |                            0 |                                                                                                                                                                                                                                                                                                   0 |                             0 |
| Fixed Route               |                            0 |                                                                                                                                                                                                                                                                                                   0 |                             0 |
| Hold Fix Detour           |                            0 |                                                                                                                                                                                                                                                                                                   0 |                             0 |
| Combined LUT Pairs        |                            0 |                                                                                                                                                                                                                                                                                                   0 |                             0 |
| Clock Relationship        | Safely Timed                 | Safely Timed                                                                                                                                                                                                                                                                                        | Safely Timed                  |
| Logic Levels              |                            0 |                                                                                                                                                                                                                                                                                                  56 |                             0 |
| Routes                    |                            0 |                                                                                                                                                                                                                                                                                                  57 |                             0 |
| Logical Path              | SRL16E FDRE                  | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 SRL16E | SRL16E FDRE                   |
| Start Point Clock         | clk                          | clk                                                                                                                                                                                                                                                                                                 | clk                           |
| End Point Clock           | clk                          | clk                                                                                                                                                                                                                                                                                                 | clk                           |
| DSP Block                 | None                         | None                                                                                                                                                                                                                                                                                                | None                          |
| BRAM                      | None                         | None                                                                                                                                                                                                                                                                                                | None                          |
| IO Crossings              |                            0 |                                                                                                                                                                                                                                                                                                   0 |                             0 |
| SLR Crossings             |                            0 |                                                                                                                                                                                                                                                                                                   0 |                             0 |
| PBlocks                   |                            0 |                                                                                                                                                                                                                                                                                                   0 |                             0 |
| High Fanout               |                            1 |                                                                                                                                                                                                                                                                                                  49 |                             1 |
| Dont Touch                |                            0 |                                                                                                                                                                                                                                                                                                   0 |                             0 |
| Mark Debug                |                            0 |                                                                                                                                                                                                                                                                                                   0 |                             0 |
| Start Point Pin Primitive | SRL16E/CLK                   | FDRE/C                                                                                                                                                                                                                                                                                              | SRL16E/CLK                    |
| End Point Pin Primitive   | FDRE/D                       | SRL16E/D                                                                                                                                                                                                                                                                                            | FDRE/D                        |
| Start Point Pin           | sr_3_12.pt_0_sr_3_0.pt_1/CLK | sr_3_12.pt_0_DOUT[0]/C                                                                                                                                                                                                                                                                              | sr_3_15.roi_3_sr_3_0.pt_1/CLK |
| End Point Pin             | sr_3_12.pt_0_DOUT[0]/D       | sr_3_15.roi_3_sr_3_0.pt_1/D                                                                                                                                                                                                                                                                         | sr_3_15.roi_3_DOUT[0]/D       |
+---------------------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
|      Characteristics      |       WorstPath to Src       |                                                                                                                                               Path #5                                                                                                                                               |      WorstPath from Dst      |
+---------------------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
| Requirement               |                       25.000 |                                                                                                                                                                                                                                                                                              25.000 |                       25.000 |
| Path Delay                |                        0.562 |                                                                                                                                                                                                                                                                                              24.012 |                        0.558 |
| Logic Delay               | 0.480(86%)                   | 6.618(28%)                                                                                                                                                                                                                                                                                          | 0.488(88%)                   |
| Net Delay                 | 0.082(14%)                   | 17.394(72%)                                                                                                                                                                                                                                                                                         | 0.070(12%)                   |
| Clock Skew                |                       -0.064 |                                                                                                                                                                                                                                                                                              -0.081 |                       -0.064 |
| Slack                     |                       24.365 |                                                                                                                                                                                                                                                                                               0.823 |                       24.369 |
| Timing Exception          |                              |                                                                                                                                                                                                                                                                                                     |                              |
| Bounding Box Size         | 0% x 0%                      | 11% x 2%                                                                                                                                                                                                                                                                                            | 0% x 0%                      |
| Clock Region Distance     | (0, 0)                       | (0, 0)                                                                                                                                                                                                                                                                                              | (0, 0)                       |
| Cumulative Fanout         |                            1 |                                                                                                                                                                                                                                                                                                 789 |                            1 |
| Fixed Loc                 |                            0 |                                                                                                                                                                                                                                                                                                   0 |                            0 |
| Fixed Route               |                            0 |                                                                                                                                                                                                                                                                                                   0 |                            0 |
| Hold Fix Detour           |                            0 |                                                                                                                                                                                                                                                                                                   0 |                            0 |
| Combined LUT Pairs        |                            0 |                                                                                                                                                                                                                                                                                                   0 |                            0 |
| Clock Relationship        | Safely Timed                 | Safely Timed                                                                                                                                                                                                                                                                                        | Safely Timed                 |
| Logic Levels              |                            0 |                                                                                                                                                                                                                                                                                                  56 |                            0 |
| Routes                    |                            0 |                                                                                                                                                                                                                                                                                                  57 |                            0 |
| Logical Path              | SRL16E FDRE                  | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 SRL16E | SRL16E FDRE                  |
| Start Point Clock         | clk                          | clk                                                                                                                                                                                                                                                                                                 | clk                          |
| End Point Clock           | clk                          | clk                                                                                                                                                                                                                                                                                                 | clk                          |
| DSP Block                 | None                         | None                                                                                                                                                                                                                                                                                                | None                         |
| BRAM                      | None                         | None                                                                                                                                                                                                                                                                                                | None                         |
| IO Crossings              |                            0 |                                                                                                                                                                                                                                                                                                   0 |                            0 |
| SLR Crossings             |                            0 |                                                                                                                                                                                                                                                                                                   0 |                            0 |
| PBlocks                   |                            0 |                                                                                                                                                                                                                                                                                                   0 |                            0 |
| High Fanout               |                            1 |                                                                                                                                                                                                                                                                                                  49 |                            1 |
| Dont Touch                |                            0 |                                                                                                                                                                                                                                                                                                   0 |                            0 |
| Mark Debug                |                            0 |                                                                                                                                                                                                                                                                                                   0 |                            0 |
| Start Point Pin Primitive | SRL16E/CLK                   | FDRE/C                                                                                                                                                                                                                                                                                              | SRL16E/CLK                   |
| End Point Pin Primitive   | FDRE/D                       | SRL16E/D                                                                                                                                                                                                                                                                                            | FDRE/D                       |
| Start Point Pin           | sr_3_12.pt_0_sr_3_0.pt_1/CLK | sr_3_12.pt_0_DOUT[0]/C                                                                                                                                                                                                                                                                              | sr_3_15.pt_1_sr_3_0.pt_1/CLK |
| End Point Pin             | sr_3_12.pt_0_DOUT[0]/D       | sr_3_15.pt_1_sr_3_0.pt_1/D                                                                                                                                                                                                                                                                          | sr_3_15.pt_1_DOUT[0]/D       |
+---------------------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+
|      Characteristics      |       WorstPath to Src       |                                                                                                                                               Path #6                                                                                                                                               |       WorstPath from Dst       |
+---------------------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+
| Requirement               |                       25.000 |                                                                                                                                                                                                                                                                                              25.000 |                         25.000 |
| Path Delay                |                        0.562 |                                                                                                                                                                                                                                                                                              24.028 |                          0.562 |
| Logic Delay               | 0.480(86%)                   | 6.581(28%)                                                                                                                                                                                                                                                                                          | 0.480(86%)                     |
| Net Delay                 | 0.082(14%)                   | 17.447(72%)                                                                                                                                                                                                                                                                                         | 0.082(14%)                     |
| Clock Skew                |                       -0.064 |                                                                                                                                                                                                                                                                                              -0.061 |                         -0.074 |
| Slack                     |                       24.365 |                                                                                                                                                                                                                                                                                               0.828 |                         24.355 |
| Timing Exception          |                              |                                                                                                                                                                                                                                                                                                     |                                |
| Bounding Box Size         | 0% x 0%                      | 11% x 3%                                                                                                                                                                                                                                                                                            | 0% x 0%                        |
| Clock Region Distance     | (0, 0)                       | (0, 0)                                                                                                                                                                                                                                                                                              | (0, 0)                         |
| Cumulative Fanout         |                            1 |                                                                                                                                                                                                                                                                                                 789 |                              1 |
| Fixed Loc                 |                            0 |                                                                                                                                                                                                                                                                                                   0 |                              0 |
| Fixed Route               |                            0 |                                                                                                                                                                                                                                                                                                   0 |                              0 |
| Hold Fix Detour           |                            0 |                                                                                                                                                                                                                                                                                                   0 |                              0 |
| Combined LUT Pairs        |                            0 |                                                                                                                                                                                                                                                                                                   0 |                              0 |
| Clock Relationship        | Safely Timed                 | Safely Timed                                                                                                                                                                                                                                                                                        | Safely Timed                   |
| Logic Levels              |                            0 |                                                                                                                                                                                                                                                                                                  56 |                              0 |
| Routes                    |                            0 |                                                                                                                                                                                                                                                                                                  57 |                              0 |
| Logical Path              | SRL16E FDRE                  | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 SRL16E | SRL16E FDRE                    |
| Start Point Clock         | clk                          | clk                                                                                                                                                                                                                                                                                                 | clk                            |
| End Point Clock           | clk                          | clk                                                                                                                                                                                                                                                                                                 | clk                            |
| DSP Block                 | None                         | None                                                                                                                                                                                                                                                                                                | None                           |
| BRAM                      | None                         | None                                                                                                                                                                                                                                                                                                | None                           |
| IO Crossings              |                            0 |                                                                                                                                                                                                                                                                                                   0 |                              0 |
| SLR Crossings             |                            0 |                                                                                                                                                                                                                                                                                                   0 |                              0 |
| PBlocks                   |                            0 |                                                                                                                                                                                                                                                                                                   0 |                              0 |
| High Fanout               |                            1 |                                                                                                                                                                                                                                                                                                  49 |                              1 |
| Dont Touch                |                            0 |                                                                                                                                                                                                                                                                                                   0 |                              0 |
| Mark Debug                |                            0 |                                                                                                                                                                                                                                                                                                   0 |                              0 |
| Start Point Pin Primitive | SRL16E/CLK                   | FDRE/C                                                                                                                                                                                                                                                                                              | SRL16E/CLK                     |
| End Point Pin Primitive   | FDRE/D                       | SRL16E/D                                                                                                                                                                                                                                                                                            | FDRE/D                         |
| Start Point Pin           | sr_3_12.pt_0_sr_3_0.pt_1/CLK | sr_3_12.pt_0_DOUT[0]/C                                                                                                                                                                                                                                                                              | sr_3_15.sector_sr_3_0.pt_1/CLK |
| End Point Pin             | sr_3_12.pt_0_DOUT[0]/D       | sr_3_15.sector_sr_3_0.pt_1/D                                                                                                                                                                                                                                                                        | sr_3_15.sector_DOUT[0]/D       |
+---------------------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
|      Characteristics      |       WorstPath to Src       |                                                                                                                                                  Path #7                                                                                                                                                 |       WorstPath from Dst      |
+---------------------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
| Requirement               |                       25.000 |                                                                                                                                                                                                                                                                                                   25.000 |                        25.000 |
| Path Delay                |                        0.562 |                                                                                                                                                                                                                                                                                                   24.019 |                         0.561 |
| Logic Delay               | 0.480(86%)                   | 6.690(28%)                                                                                                                                                                                                                                                                                               | 0.483(87%)                    |
| Net Delay                 | 0.082(14%)                   | 17.329(72%)                                                                                                                                                                                                                                                                                              | 0.078(13%)                    |
| Clock Skew                |                       -0.064 |                                                                                                                                                                                                                                                                                                   -0.068 |                        -0.087 |
| Slack                     |                       24.365 |                                                                                                                                                                                                                                                                                                    0.828 |                        24.344 |
| Timing Exception          |                              |                                                                                                                                                                                                                                                                                                          |                               |
| Bounding Box Size         | 0% x 0%                      | 11% x 3%                                                                                                                                                                                                                                                                                                 | 0% x 0%                       |
| Clock Region Distance     | (0, 0)                       | (0, 0)                                                                                                                                                                                                                                                                                                   | (0, 0)                        |
| Cumulative Fanout         |                            1 |                                                                                                                                                                                                                                                                                                      791 |                             1 |
| Fixed Loc                 |                            0 |                                                                                                                                                                                                                                                                                                        0 |                             0 |
| Fixed Route               |                            0 |                                                                                                                                                                                                                                                                                                        0 |                             0 |
| Hold Fix Detour           |                            0 |                                                                                                                                                                                                                                                                                                        0 |                             0 |
| Combined LUT Pairs        |                            0 |                                                                                                                                                                                                                                                                                                        0 |                             0 |
| Clock Relationship        | Safely Timed                 | Safely Timed                                                                                                                                                                                                                                                                                             | Safely Timed                  |
| Logic Levels              |                            0 |                                                                                                                                                                                                                                                                                                       57 |                             0 |
| Routes                    |                            0 |                                                                                                                                                                                                                                                                                                       58 |                             0 |
| Logical Path              | SRL16E FDRE                  | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 SRL16E | SRL16E FDRE                   |
| Start Point Clock         | clk                          | clk                                                                                                                                                                                                                                                                                                      | clk                           |
| End Point Clock           | clk                          | clk                                                                                                                                                                                                                                                                                                      | clk                           |
| DSP Block                 | None                         | None                                                                                                                                                                                                                                                                                                     | None                          |
| BRAM                      | None                         | None                                                                                                                                                                                                                                                                                                     | None                          |
| IO Crossings              |                            0 |                                                                                                                                                                                                                                                                                                        0 |                             0 |
| SLR Crossings             |                            0 |                                                                                                                                                                                                                                                                                                        0 |                             0 |
| PBlocks                   |                            0 |                                                                                                                                                                                                                                                                                                        0 |                             0 |
| High Fanout               |                            1 |                                                                                                                                                                                                                                                                                                       49 |                             1 |
| Dont Touch                |                            0 |                                                                                                                                                                                                                                                                                                        0 |                             0 |
| Mark Debug                |                            0 |                                                                                                                                                                                                                                                                                                        0 |                             0 |
| Start Point Pin Primitive | SRL16E/CLK                   | FDRE/C                                                                                                                                                                                                                                                                                                   | SRL16E/CLK                    |
| End Point Pin Primitive   | FDRE/D                       | SRL16E/D                                                                                                                                                                                                                                                                                                 | FDRE/D                        |
| Start Point Pin           | sr_3_12.pt_0_sr_3_0.pt_1/CLK | sr_3_12.pt_0_DOUT[0]/C                                                                                                                                                                                                                                                                                   | sr_3_15.roi_0_sr_3_0.pt_1/CLK |
| End Point Pin             | sr_3_12.pt_0_DOUT[0]/D       | sr_3_15.roi_0_sr_3_0.pt_1/D                                                                                                                                                                                                                                                                              | sr_3_15.roi_0_DOUT[0]/D       |
+---------------------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+
|      Characteristics      |       WorstPath to Src       |                                                                                                                                                  Path #8                                                                                                                                                 |        WorstPath from Dst        |
+---------------------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+
| Requirement               |                       25.000 |                                                                                                                                                                                                                                                                                                   25.000 |                           25.000 |
| Path Delay                |                        0.562 |                                                                                                                                                                                                                                                                                                   24.004 |                            0.547 |
| Logic Delay               | 0.480(86%)                   | 6.619(28%)                                                                                                                                                                                                                                                                                               | 0.483(89%)                       |
| Net Delay                 | 0.082(14%)                   | 17.385(72%)                                                                                                                                                                                                                                                                                              | 0.064(11%)                       |
| Clock Skew                |                       -0.064 |                                                                                                                                                                                                                                                                                                   -0.074 |                           -0.074 |
| Slack                     |                       24.365 |                                                                                                                                                                                                                                                                                                    0.836 |                           24.370 |
| Timing Exception          |                              |                                                                                                                                                                                                                                                                                                          |                                  |
| Bounding Box Size         | 0% x 0%                      | 11% x 3%                                                                                                                                                                                                                                                                                                 | 0% x 0%                          |
| Clock Region Distance     | (0, 0)                       | (0, 0)                                                                                                                                                                                                                                                                                                   | (0, 0)                           |
| Cumulative Fanout         |                            1 |                                                                                                                                                                                                                                                                                                      791 |                                1 |
| Fixed Loc                 |                            0 |                                                                                                                                                                                                                                                                                                        0 |                                0 |
| Fixed Route               |                            0 |                                                                                                                                                                                                                                                                                                        0 |                                0 |
| Hold Fix Detour           |                            0 |                                                                                                                                                                                                                                                                                                        0 |                                0 |
| Combined LUT Pairs        |                            0 |                                                                                                                                                                                                                                                                                                        0 |                                0 |
| Clock Relationship        | Safely Timed                 | Safely Timed                                                                                                                                                                                                                                                                                             | Safely Timed                     |
| Logic Levels              |                            0 |                                                                                                                                                                                                                                                                                                       57 |                                0 |
| Routes                    |                            0 |                                                                                                                                                                                                                                                                                                       58 |                                0 |
| Logical Path              | SRL16E FDRE                  | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 SRL16E | SRL16E FDRE                      |
| Start Point Clock         | clk                          | clk                                                                                                                                                                                                                                                                                                      | clk                              |
| End Point Clock           | clk                          | clk                                                                                                                                                                                                                                                                                                      | clk                              |
| DSP Block                 | None                         | None                                                                                                                                                                                                                                                                                                     | None                             |
| BRAM                      | None                         | None                                                                                                                                                                                                                                                                                                     | None                             |
| IO Crossings              |                            0 |                                                                                                                                                                                                                                                                                                        0 |                                0 |
| SLR Crossings             |                            0 |                                                                                                                                                                                                                                                                                                        0 |                                0 |
| PBlocks                   |                            0 |                                                                                                                                                                                                                                                                                                        0 |                                0 |
| High Fanout               |                            1 |                                                                                                                                                                                                                                                                                                       49 |                                1 |
| Dont Touch                |                            0 |                                                                                                                                                                                                                                                                                                        0 |                                0 |
| Mark Debug                |                            0 |                                                                                                                                                                                                                                                                                                        0 |                                0 |
| Start Point Pin Primitive | SRL16E/CLK                   | FDRE/C                                                                                                                                                                                                                                                                                                   | SRL16E/CLK                       |
| End Point Pin Primitive   | FDRE/D                       | SRL16E/D                                                                                                                                                                                                                                                                                                 | FDRE/D                           |
| Start Point Pin           | sr_3_12.pt_0_sr_3_0.pt_1/CLK | sr_3_12.pt_0_DOUT[0]/C                                                                                                                                                                                                                                                                                   | sr_3_15.sector_1_sr_3_0.pt_1/CLK |
| End Point Pin             | sr_3_12.pt_0_DOUT[0]/D       | sr_3_15.sector_1_sr_3_0.pt_1/D                                                                                                                                                                                                                                                                           | sr_3_15.sector_1_DOUT[0]/D       |
+---------------------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+
|      Characteristics      |       WorstPath to Src       |                                                                                                                                                  Path #9                                                                                                                                                 |        WorstPath from Dst        |
+---------------------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+
| Requirement               |                       25.000 |                                                                                                                                                                                                                                                                                                   25.000 |                           25.000 |
| Path Delay                |                        0.562 |                                                                                                                                                                                                                                                                                                   23.951 |                            0.561 |
| Logic Delay               | 0.480(86%)                   | 6.640(28%)                                                                                                                                                                                                                                                                                               | 0.483(87%)                       |
| Net Delay                 | 0.082(14%)                   | 17.311(72%)                                                                                                                                                                                                                                                                                              | 0.078(13%)                       |
| Clock Skew                |                       -0.064 |                                                                                                                                                                                                                                                                                                   -0.074 |                           -0.074 |
| Slack                     |                       24.365 |                                                                                                                                                                                                                                                                                                    0.890 |                           24.356 |
| Timing Exception          |                              |                                                                                                                                                                                                                                                                                                          |                                  |
| Bounding Box Size         | 0% x 0%                      | 11% x 3%                                                                                                                                                                                                                                                                                                 | 0% x 0%                          |
| Clock Region Distance     | (0, 0)                       | (0, 0)                                                                                                                                                                                                                                                                                                   | (0, 0)                           |
| Cumulative Fanout         |                            1 |                                                                                                                                                                                                                                                                                                      791 |                                1 |
| Fixed Loc                 |                            0 |                                                                                                                                                                                                                                                                                                        0 |                                0 |
| Fixed Route               |                            0 |                                                                                                                                                                                                                                                                                                        0 |                                0 |
| Hold Fix Detour           |                            0 |                                                                                                                                                                                                                                                                                                        0 |                                0 |
| Combined LUT Pairs        |                            0 |                                                                                                                                                                                                                                                                                                        0 |                                0 |
| Clock Relationship        | Safely Timed                 | Safely Timed                                                                                                                                                                                                                                                                                             | Safely Timed                     |
| Logic Levels              |                            0 |                                                                                                                                                                                                                                                                                                       57 |                                0 |
| Routes                    |                            0 |                                                                                                                                                                                                                                                                                                       58 |                                0 |
| Logical Path              | SRL16E FDRE                  | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 SRL16E | SRL16E FDRE                      |
| Start Point Clock         | clk                          | clk                                                                                                                                                                                                                                                                                                      | clk                              |
| End Point Clock           | clk                          | clk                                                                                                                                                                                                                                                                                                      | clk                              |
| DSP Block                 | None                         | None                                                                                                                                                                                                                                                                                                     | None                             |
| BRAM                      | None                         | None                                                                                                                                                                                                                                                                                                     | None                             |
| IO Crossings              |                            0 |                                                                                                                                                                                                                                                                                                        0 |                                0 |
| SLR Crossings             |                            0 |                                                                                                                                                                                                                                                                                                        0 |                                0 |
| PBlocks                   |                            0 |                                                                                                                                                                                                                                                                                                        0 |                                0 |
| High Fanout               |                            1 |                                                                                                                                                                                                                                                                                                       49 |                                1 |
| Dont Touch                |                            0 |                                                                                                                                                                                                                                                                                                        0 |                                0 |
| Mark Debug                |                            0 |                                                                                                                                                                                                                                                                                                        0 |                                0 |
| Start Point Pin Primitive | SRL16E/CLK                   | FDRE/C                                                                                                                                                                                                                                                                                                   | SRL16E/CLK                       |
| End Point Pin Primitive   | FDRE/D                       | SRL16E/D                                                                                                                                                                                                                                                                                                 | FDRE/D                           |
| Start Point Pin           | sr_3_12.pt_0_sr_3_0.pt_1/CLK | sr_3_12.pt_0_DOUT[0]/C                                                                                                                                                                                                                                                                                   | sr_3_15.sector_2_sr_3_0.pt_1/CLK |
| End Point Pin             | sr_3_12.pt_0_DOUT[0]/D       | sr_3_15.sector_2_sr_3_0.pt_1/D                                                                                                                                                                                                                                                                           | sr_3_15.sector_2_DOUT[0]/D       |
+---------------------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+
|      Characteristics      |       WorstPath to Src       |                                                                                                                                               Path #10                                                                                                                                              |        WorstPath from Dst        |
+---------------------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+
| Requirement               |                       25.000 |                                                                                                                                                                                                                                                                                              25.000 |                           25.000 |
| Path Delay                |                        0.562 |                                                                                                                                                                                                                                                                                              23.995 |                            0.554 |
| Logic Delay               | 0.480(86%)                   | 6.606(28%)                                                                                                                                                                                                                                                                                          | 0.486(88%)                       |
| Net Delay                 | 0.082(14%)                   | 17.389(72%)                                                                                                                                                                                                                                                                                         | 0.068(12%)                       |
| Clock Skew                |                       -0.064 |                                                                                                                                                                                                                                                                                              -0.019 |                           -0.064 |
| Slack                     |                       24.365 |                                                                                                                                                                                                                                                                                               0.905 |                           24.373 |
| Timing Exception          |                              |                                                                                                                                                                                                                                                                                                     |                                  |
| Bounding Box Size         | 0% x 0%                      | 11% x 2%                                                                                                                                                                                                                                                                                            | 0% x 0%                          |
| Clock Region Distance     | (0, 0)                       | (0, 0)                                                                                                                                                                                                                                                                                              | (0, 0)                           |
| Cumulative Fanout         |                            1 |                                                                                                                                                                                                                                                                                                 789 |                                1 |
| Fixed Loc                 |                            0 |                                                                                                                                                                                                                                                                                                   0 |                                0 |
| Fixed Route               |                            0 |                                                                                                                                                                                                                                                                                                   0 |                                0 |
| Hold Fix Detour           |                            0 |                                                                                                                                                                                                                                                                                                   0 |                                0 |
| Combined LUT Pairs        |                            0 |                                                                                                                                                                                                                                                                                                   0 |                                0 |
| Clock Relationship        | Safely Timed                 | Safely Timed                                                                                                                                                                                                                                                                                        | Safely Timed                     |
| Logic Levels              |                            0 |                                                                                                                                                                                                                                                                                                  56 |                                0 |
| Routes                    |                            0 |                                                                                                                                                                                                                                                                                                  57 |                                0 |
| Logical Path              | SRL16E FDRE                  | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 SRL16E | SRL16E FDRE                      |
| Start Point Clock         | clk                          | clk                                                                                                                                                                                                                                                                                                 | clk                              |
| End Point Clock           | clk                          | clk                                                                                                                                                                                                                                                                                                 | clk                              |
| DSP Block                 | None                         | None                                                                                                                                                                                                                                                                                                | None                             |
| BRAM                      | None                         | None                                                                                                                                                                                                                                                                                                | None                             |
| IO Crossings              |                            0 |                                                                                                                                                                                                                                                                                                   0 |                                0 |
| SLR Crossings             |                            0 |                                                                                                                                                                                                                                                                                                   0 |                                0 |
| PBlocks                   |                            0 |                                                                                                                                                                                                                                                                                                   0 |                                0 |
| High Fanout               |                            1 |                                                                                                                                                                                                                                                                                                  49 |                                1 |
| Dont Touch                |                            0 |                                                                                                                                                                                                                                                                                                   0 |                                0 |
| Mark Debug                |                            0 |                                                                                                                                                                                                                                                                                                   0 |                                0 |
| Start Point Pin Primitive | SRL16E/CLK                   | FDRE/C                                                                                                                                                                                                                                                                                              | SRL16E/CLK                       |
| End Point Pin Primitive   | FDRE/D                       | SRL16E/D                                                                                                                                                                                                                                                                                            | FDRE/D                           |
| Start Point Pin           | sr_3_12.pt_0_sr_3_0.pt_1/CLK | sr_3_12.pt_0_DOUT[0]/C                                                                                                                                                                                                                                                                              | sr_3_15.sector_0_sr_3_0.pt_1/CLK |
| End Point Pin             | sr_3_12.pt_0_DOUT[0]/D       | sr_3_15.sector_0_sr_3_0.pt_1/D                                                                                                                                                                                                                                                                      | sr_3_15.sector_0_DOUT[0]/D       |
+---------------------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+---+---+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  0  | 5 | 7 | 8 | 9 | 10 | 11 | 13 | 14 | 16 | 17 | 19 | 20 | 22 | 23 | 25 | 26 | 27 | 29 | 30 | 31 | 32 | 33 | 34 | 36 | 37 | 39 | 40 | 42 | 43 | 45 | 46 | 47 | 50 | 52 | 53 | 56 | 57 |
+-----------------+-------------+-----+---+---+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| clk             | 25.000ns    | 744 | 4 | 4 | 8 | 1 | 11 |  4 | 10 |  6 | 13 |  3 |  8 |  8 |  2 |  4 | 10 |  8 |  9 |  7 |  8 |  1 |  2 | 10 |  3 | 10 |  6 | 13 |  2 |  6 | 10 |  1 | 14 |  2 | 16 |  1 | 15 | 10 |  6 |
+-----------------+-------------+-----+---+---+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+------------------+----------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+-----------+-------------+-------------+------------+-----+------+------+------+
|     Instance     |                          Module                          | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2   |    LUT3   |    LUT4   |     LUT5    |     LUT6    | Memory LUT | DSP | RAMB | MUXF | URAM |
+------------------+----------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+-----------+-------------+-------------+------------+-----+------+------+------+
| (top)            |                                                  wrapper | 0.35 |           3.10 |            9378 | 0(0.0%) | 224(4.8%) | 186(4.0%) | 197(4.2%) | 1871(39.9%) | 2211(47.2%) |        256 |   0 |    0 |    0 |    0 |
|  muon_sorter_1   | muon_sorter_I016_O016_D003_IORET-freq40retfan10000_rev_1 | 0.81 |           4.86 |            5109 | 0(0.0%) | 224(4.9%) | 186(4.0%) | 112(2.4%) | 1871(40.6%) | 2211(48.0%) |        256 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_o |                                    shift_reg_tap_256_4_0 | 0.00 |           1.00 |            3840 | 0(0.0%) |   0(0.0%) |   0(0.0%) |   0(0.0%) |     0(0.0%) |     0(0.0%) |          0 |   0 |    0 |    0 |    0 |
+------------------+----------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+-----------+-------------+-------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |       Congestion Window       |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                0 |       104% | (CLEM_X81Y589,CLEM_X81Y589)   | wrapper(100%) |            0% |          5.75 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                2 |       100% | (CLEL_R_X79Y586,CLEM_X81Y589) | wrapper(100%) |            0% |       5.39063 | 99%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                3 |       102% | (CLEM_X82Y577,CLEL_R_X85Y584) | wrapper(100%) |            0% |       4.94336 | 93%          | 0%         |  13% |   0% | NA   | NA   | NA  |    0% |  2% |
| West      |                0 |       117% | (CLEM_X75Y591,CLEM_X75Y591)   | wrapper(100%) |            0% |         5.375 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |       Congestion Window       |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                3 |           0.055% | (CLEM_X80Y576,CLEM_X85Y589)   | wrapper(100%) |            0% |       4.95373 | 92%          | 0%         |   9% |   0% | NA   | NA   | NA  |    0% |  3% |
| South     | Global |                2 |           0.012% | (CLEM_X80Y586,CLEM_X81Y589)   | wrapper(100%) |            0% |       5.41667 | 98%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      | Global |                2 |           0.034% | (CLEM_X80Y588,CLEM_X83Y591)   | wrapper(100%) |            0% |       5.38839 | 97%          | 0%         |   2% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      | Global |                1 |           0.006% | (CLEM_X85Y578,CLEM_X85Y579)   | wrapper(100%) |            0% |        5.3125 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     | Long   |                1 |           0.002% | (CLEM_X81Y579,CLEM_X82Y580)   | wrapper(100%) |            0% |        3.8125 | 70%          | 0%         |  20% |   0% | NA   | NA   | NA  |    0% | 18% |
| South     | Long   |                1 |           0.008% | (CLEM_X75Y581,CLEM_X76Y583)   | wrapper(100%) |            0% |         2.375 | 41%          | 0%         |  28% |   0% | NA   | NA   | NA  |    0% | 14% |
| West      | Long   |                0 |           0.002% | (CLEM_X85Y567,CLEM_X85Y567)   | wrapper(100%) |            0% |           4.5 | 75%          | 0%         |  31% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     | Short  |                4 |           0.132% | (CLEM_X76Y572,CLEM_X87Y595)   | wrapper(100%) |            0% |        4.3528 | 79%          | 0%         |  18% |   0% | NA   | 0%   | NA  |    0% |  5% |
| South     | Short  |                3 |           0.056% | (CLEM_X80Y584,CLEM_X83Y591)   | wrapper(100%) |            0% |       5.33036 | 97%          | 0%         |   1% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      | Short  |                4 |           0.145% | (CLEL_R_X72Y579,CLEM_X87Y594) | wrapper(100%) |            0% |       4.21517 | 78%          | 0%         |  11% |   0% | 0%   | 0%   | 0%  |    0% |  1% |
| West      | Short  |                3 |           0.103% | (CLEM_X80Y572,CLEM_X87Y583)   | wrapper(100%) |            0% |        4.3497 | 79%          | 0%         |  25% |   0% | NA   | NA   | NA  |    0% |  7% |
+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------+------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion | Congestion Window | Cell Names | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------+------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* No router congested regions found.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEL_R_X85Y584 | 520             | 327          | 37%                  | wrapper(100%) | Y                   |
| CLEL_R_X80Y588 | 501             | 323          | 35%                  | wrapper(100%) | Y                   |
| CLEM_X81Y588   | 502             | 323          | 34%                  | wrapper(100%) | Y                   |
| CLEL_R_X85Y585 | 520             | 326          | 34%                  | wrapper(100%) | Y                   |
| CLEL_R_X81Y585 | 504             | 326          | 34%                  | wrapper(100%) | Y                   |
| CLEM_X84Y580   | 513             | 331          | 34%                  | wrapper(100%) | Y                   |
| CLEL_R_X85Y586 | 520             | 325          | 34%                  | wrapper(100%) | Y                   |
| CLEL_R_X83Y579 | 512             | 332          | 34%                  | wrapper(100%) | Y                   |
| CLEL_R_X81Y584 | 504             | 327          | 33%                  | wrapper(100%) | Y                   |
| CLEM_X81Y586   | 502             | 325          | 33%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEM_X80Y574   | 499             | 337          | 34%                  | wrapper(100%) | Y                   |
| CLEM_X78Y588   | 490             | 323          | 31%                  | wrapper(100%) | Y                   |
| CLEL_R_X80Y588 | 501             | 323          | 31%                  | wrapper(100%) | Y                   |
| CLEM_X80Y588   | 499             | 323          | 31%                  | wrapper(100%) | Y                   |
| CLEM_X81Y574   | 502             | 337          | 31%                  | wrapper(100%) | Y                   |
| CLEL_R_X84Y575 | 515             | 336          | 31%                  | wrapper(100%) | Y                   |
| CLEL_R_X80Y574 | 501             | 337          | 31%                  | wrapper(100%) | Y                   |
| CLEL_R_X79Y588 | 496             | 323          | 30%                  | wrapper(100%) | Y                   |
| CLEL_R_X79Y586 | 496             | 325          | 30%                  | wrapper(100%) | Y                   |
| CLEM_X80Y587   | 499             | 324          | 30%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


