

================================================================
== Vitis HLS Report for 'CnnKernel_YourCode_Pipeline_set_bias_VITIS_LOOP_52_1'
================================================================
* Date:           Fri May 27 19:40:28 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        CnnKernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.001 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    12546|    12546|  50.184 us|  50.184 us|  12546|  12546|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                            |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |          Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- set_bias_VITIS_LOOP_52_1  |    12544|    12544|         2|          1|          1|  12544|       yes|
        +----------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%w = alloca i32 1"   --->   Operation 5 'alloca' 'w' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%h = alloca i32 1"   --->   Operation 6 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten60 = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.38ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten60"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 9 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %h"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 10 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %w"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten60_load = load i14 %indvar_flatten60" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:51]   --->   Operation 12 'load' 'indvar_flatten60_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.65ns)   --->   "%icmp_ln51 = icmp_eq  i14 %indvar_flatten60_load, i14 12544" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:51]   --->   Operation 14 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.76ns)   --->   "%add_ln51_1 = add i14 %indvar_flatten60_load, i14 1" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:51]   --->   Operation 15 'add' 'add_ln51_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %icmp_ln51, void %.split12, void %_ZN13ap_fixed_baseILi24ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi17ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.preheader.exitStub" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:51]   --->   Operation 16 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%w_load = load i7 %w" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:52]   --->   Operation 17 'load' 'w_load' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%h_load = load i7 %h" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:51]   --->   Operation 18 'load' 'h_load' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.70ns)   --->   "%add_ln51 = add i7 %h_load, i7 1" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:51]   --->   Operation 19 'add' 'add_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.59ns)   --->   "%icmp_ln52 = icmp_eq  i7 %w_load, i7 112" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:52]   --->   Operation 20 'icmp' 'icmp_ln52' <Predicate = (!icmp_ln51)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.30ns)   --->   "%select_ln51 = select i1 %icmp_ln52, i7 0, i7 %w_load" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:51]   --->   Operation 21 'select' 'select_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.30ns)   --->   "%select_ln51_1 = select i1 %icmp_ln52, i7 %add_ln51, i7 %h_load" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:51]   --->   Operation 22 'select' 'select_ln51_1' <Predicate = (!icmp_ln51)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.70ns)   --->   "%add_ln52 = add i7 %select_ln51, i7 1" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:52]   --->   Operation 23 'add' 'add_ln52' <Predicate = (!icmp_ln51)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.38ns)   --->   "%store_ln51 = store i14 %add_ln51_1, i14 %indvar_flatten60" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:51]   --->   Operation 24 'store' 'store_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.38>
ST_1 : Operation 25 [1/1] (0.38ns)   --->   "%store_ln51 = store i7 %select_ln51_1, i7 %h" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:51]   --->   Operation 25 'store' 'store_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.38>
ST_1 : Operation 26 [1/1] (0.38ns)   --->   "%store_ln52 = store i7 %add_ln52, i7 %w" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:52]   --->   Operation 26 'store' 'store_ln52' <Predicate = (!icmp_ln51)> <Delay = 0.38>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 41 'ret' 'ret_ln0' <Predicate = (icmp_ln51)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.96>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @set_bias_VITIS_LOOP_52_1_str"   --->   Operation 27 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 12544, i64 12544, i64 12544"   --->   Operation 28 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %select_ln51_1, i7 0" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:53]   --->   Operation 29 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %select_ln51_1, i4 0" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:53]   --->   Operation 30 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i11 %tmp_1" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:53]   --->   Operation 31 'zext' 'zext_ln53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln53 = sub i14 %tmp_s, i14 %zext_ln53" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:53]   --->   Operation 32 'sub' 'sub_ln53' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 33 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln53_1 = zext i7 %select_ln51" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:53]   --->   Operation 34 'zext' 'zext_ln53_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln53 = add i14 %sub_ln53, i14 %zext_ln53_1" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:53]   --->   Operation 35 'add' 'add_ln53' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln53_2 = zext i14 %add_ln53" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:53]   --->   Operation 36 'zext' 'zext_ln53_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%C_V_addr = getelementptr i17 %C_V, i64 0, i64 %zext_ln53_2" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:53]   --->   Operation 37 'getelementptr' 'C_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:52]   --->   Operation 38 'specloopname' 'specloopname_ln52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.24ns)   --->   "%store_ln53 = store i17 0, i14 %C_V_addr" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:53]   --->   Operation 39 'store' 'store_ln53' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 12544> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 40 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 2ns
The critical path consists of the following:
	'alloca' operation ('w') [2]  (0 ns)
	'load' operation ('w_load', /home/centos/CS133-lab4/lab4/cnn-krnl.cpp:52) on local variable 'w' [16]  (0 ns)
	'icmp' operation ('icmp_ln52', /home/centos/CS133-lab4/lab4/cnn-krnl.cpp:52) [21]  (0.6 ns)
	'select' operation ('select_ln51', /home/centos/CS133-lab4/lab4/cnn-krnl.cpp:51) [22]  (0.308 ns)
	'add' operation ('add_ln52', /home/centos/CS133-lab4/lab4/cnn-krnl.cpp:52) [35]  (0.706 ns)
	'store' operation ('store_ln52', /home/centos/CS133-lab4/lab4/cnn-krnl.cpp:52) of variable 'add_ln52', /home/centos/CS133-lab4/lab4/cnn-krnl.cpp:52 on local variable 'w' [38]  (0.387 ns)

 <State 2>: 1.96ns
The critical path consists of the following:
	'sub' operation ('sub_ln53', /home/centos/CS133-lab4/lab4/cnn-krnl.cpp:53) [27]  (0 ns)
	'add' operation ('add_ln53', /home/centos/CS133-lab4/lab4/cnn-krnl.cpp:53) [30]  (0.716 ns)
	'getelementptr' operation ('C_V_addr', /home/centos/CS133-lab4/lab4/cnn-krnl.cpp:53) [32]  (0 ns)
	'store' operation ('store_ln53', /home/centos/CS133-lab4/lab4/cnn-krnl.cpp:53) of constant 0 on array 'C_V' [34]  (1.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
