--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Download\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml cpu_checker.twx cpu_checker.ncd -o cpu_checker.twr
cpu_checker.pcf

Design file:              cpu_checker.ncd
Physical constraint file: cpu_checker.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
char<0>     |    3.191(R)|      SLOW  |    1.079(R)|      SLOW  |clk_BUFGP         |   0.000|
char<1>     |    3.699(R)|      SLOW  |    1.627(R)|      SLOW  |clk_BUFGP         |   0.000|
char<2>     |    4.131(R)|      SLOW  |    1.296(R)|      SLOW  |clk_BUFGP         |   0.000|
char<3>     |    3.414(R)|      SLOW  |    1.458(R)|      SLOW  |clk_BUFGP         |   0.000|
char<4>     |    3.513(R)|      SLOW  |    0.808(R)|      SLOW  |clk_BUFGP         |   0.000|
char<5>     |    3.951(R)|      SLOW  |    1.588(R)|      SLOW  |clk_BUFGP         |   0.000|
char<6>     |    3.773(R)|      SLOW  |    1.161(R)|      SLOW  |clk_BUFGP         |   0.000|
char<7>     |    3.666(R)|      SLOW  |    1.508(R)|      SLOW  |clk_BUFGP         |   0.000|
freq<1>     |    1.019(R)|      FAST  |    0.286(R)|      SLOW  |clk_BUFGP         |   0.000|
freq<2>     |    0.870(R)|      FAST  |    0.500(R)|      SLOW  |clk_BUFGP         |   0.000|
freq<3>     |    0.914(R)|      FAST  |    0.421(R)|      SLOW  |clk_BUFGP         |   0.000|
freq<4>     |    0.726(R)|      FAST  |    0.699(R)|      SLOW  |clk_BUFGP         |   0.000|
freq<5>     |    0.740(R)|      FAST  |    0.669(R)|      SLOW  |clk_BUFGP         |   0.000|
freq<6>     |    0.854(R)|      FAST  |    0.515(R)|      SLOW  |clk_BUFGP         |   0.000|
freq<7>     |    0.838(R)|      FAST  |    0.540(R)|      SLOW  |clk_BUFGP         |   0.000|
freq<8>     |    0.728(R)|      FAST  |    0.680(R)|      SLOW  |clk_BUFGP         |   0.000|
freq<9>     |    0.700(R)|      FAST  |    0.733(R)|      SLOW  |clk_BUFGP         |   0.000|
freq<10>    |    0.827(R)|      FAST  |    0.526(R)|      SLOW  |clk_BUFGP         |   0.000|
freq<11>    |    0.777(R)|      FAST  |    0.618(R)|      SLOW  |clk_BUFGP         |   0.000|
freq<12>    |    0.755(R)|      FAST  |    0.672(R)|      SLOW  |clk_BUFGP         |   0.000|
freq<13>    |    0.617(R)|      FAST  |    0.840(R)|      SLOW  |clk_BUFGP         |   0.000|
freq<14>    |    0.822(R)|      FAST  |    0.565(R)|      SLOW  |clk_BUFGP         |   0.000|
freq<15>    |    0.880(R)|      FAST  |    0.488(R)|      SLOW  |clk_BUFGP         |   0.000|
reset       |    0.445(R)|      FAST  |    1.852(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
--------------+-----------------+------------+-----------------+------------+------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------+-----------------+------------+-----------------+------------+------------------+--------+
error_code<0> |         7.894(R)|      SLOW  |         3.299(R)|      FAST  |clk_BUFGP         |   0.000|
error_code<1> |         7.992(R)|      SLOW  |         3.389(R)|      FAST  |clk_BUFGP         |   0.000|
format_type<0>|         7.872(R)|      SLOW  |         3.305(R)|      FAST  |clk_BUFGP         |   0.000|
format_type<1>|         7.890(R)|      SLOW  |         3.332(R)|      FAST  |clk_BUFGP         |   0.000|
--------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.165|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat Sep 19 10:22:46 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5004 MB



