                              1 ;--------------------------------------------------------
                              2 ; File Created by SDCC : free open source ISO C Compiler 
                              3 ; Version 4.2.14 #0 (Linux)
                              4 ;--------------------------------------------------------
                              5 	.module _fsadd
                              6 	.optsdcc -mmos6502
                              7 	
                              8 ;--------------------------------------------------------
                              9 ; Public variables in this module
                             10 ;--------------------------------------------------------
                             11 	.globl ___fsadd_PARM_2
                             12 	.globl ___fsadd_PARM_1
                             13 	.globl ___fsadd
                             14 ;--------------------------------------------------------
                             15 ; ZP ram data
                             16 ;--------------------------------------------------------
                             17 	.area ZP      (PAG)
                             18 ;--------------------------------------------------------
                             19 ; overlayable items in ram
                             20 ;--------------------------------------------------------
                             21 	.area	OSEG    (PAG, OVR)
   0000                      22 ___fsadd_sloc0_1_0:
   0000                      23 	.ds 4
   0004                      24 ___fsadd_sloc1_1_0:
   0004                      25 	.ds 4
   0008                      26 ___fsadd_sloc2_1_0:
   0008                      27 	.ds 4
   000C                      28 ___fsadd_sloc3_1_0:
   000C                      29 	.ds 4
                             30 ;--------------------------------------------------------
                             31 ; uninitialized external ram data
                             32 ;--------------------------------------------------------
                             33 	.area BSS
   0000                      34 ___fsadd_PARM_1:
   0000                      35 	.ds 4
   0004                      36 ___fsadd_PARM_2:
   0004                      37 	.ds 4
   0008                      38 ___fsadd_mant1_65536_21:
   0008                      39 	.ds 4
   000C                      40 ___fsadd_mant2_65536_21:
   000C                      41 	.ds 4
   0010                      42 ___fsadd_exp1_65536_21:
   0010                      43 	.ds 2
   0012                      44 ___fsadd_exp2_65536_21:
   0012                      45 	.ds 2
                             46 ;--------------------------------------------------------
                             47 ; absolute external ram data
                             48 ;--------------------------------------------------------
                             49 	.area DABS    (ABS)
                             50 ;--------------------------------------------------------
                             51 ; initialized external ram data
                             52 ;--------------------------------------------------------
                             53 	.area DATA
                             54 ;--------------------------------------------------------
                             55 ; global & static initialisations
                             56 ;--------------------------------------------------------
                             57 	.area _CODE
                             58 	.area GSINIT
                             59 	.area GSFINAL
                             60 	.area GSINIT
                             61 ;--------------------------------------------------------
                             62 ; Home
                             63 ;--------------------------------------------------------
                             64 	.area _CODE
                             65 	.area _CODE
                             66 ;--------------------------------------------------------
                             67 ; code
                             68 ;--------------------------------------------------------
                             69 	.area CODE
                             70 ;------------------------------------------------------------
                             71 ;Allocation info for local variables in function '__fsadd'
                             72 ;------------------------------------------------------------
                             73 ;a1                        Allocated with name '___fsadd_PARM_1'
                             74 ;a2                        Allocated with name '___fsadd_PARM_2'
                             75 ;mant1                     Allocated with name '___fsadd_mant1_65536_21'
                             76 ;mant2                     Allocated with name '___fsadd_mant2_65536_21'
                             77 ;pfl1                      Allocated to registers 
                             78 ;pfl2                      Allocated to registers 
                             79 ;exp1                      Allocated with name '___fsadd_exp1_65536_21'
                             80 ;exp2                      Allocated with name '___fsadd_exp2_65536_21'
                             81 ;expd                      Allocated to registers a x 
                             82 ;sign                      Allocated to registers x 
                             83 ;sloc0                     Allocated with name '___fsadd_sloc0_1_0'
                             84 ;sloc1                     Allocated with name '___fsadd_sloc1_1_0'
                             85 ;sloc2                     Allocated with name '___fsadd_sloc2_1_0'
                             86 ;sloc3                     Allocated with name '___fsadd_sloc3_1_0'
                             87 ;------------------------------------------------------------
                             88 ;	../_fsadd.c: 170: float __fsadd (float a1, float a2)
                             89 ;	-----------------------------------------
                             90 ;	 function __fsadd
                             91 ;	-----------------------------------------
                             92 ;	Register assignment is optimal.
                             93 ;	Stack space usage: 0 bytes.
   0000                      94 ___fsadd:
                             95 ;	../_fsadd.c: 178: pfl2 = (long _AUTOMEM *)&a2;
                             96 ;	../_fsadd.c: 179: exp2 = EXP (*pfl2);
   0000 ADr07r00      [ 4]   97 	lda	(___fsadd_PARM_2 + 3)
   0003 85*03         [ 3]   98 	sta	*(___fsadd_sloc0_1_0 + 3)
   0005 ADr06r00      [ 4]   99 	lda	(___fsadd_PARM_2 + 2)
   0008 85*02         [ 3]  100 	sta	*(___fsadd_sloc0_1_0 + 2)
   000A ADr05r00      [ 4]  101 	lda	(___fsadd_PARM_2 + 1)
   000D 85*01         [ 3]  102 	sta	*(___fsadd_sloc0_1_0 + 1)
   000F ADr04r00      [ 4]  103 	lda	___fsadd_PARM_2
   0012 85*00         [ 3]  104 	sta	*___fsadd_sloc0_1_0
   0014 85*04         [ 3]  105 	sta	*___fsadd_sloc1_1_0
   0016 A5*01         [ 3]  106 	lda	*(___fsadd_sloc0_1_0 + 1)
   0018 85*05         [ 3]  107 	sta	*(___fsadd_sloc1_1_0 + 1)
   001A A5*02         [ 3]  108 	lda	*(___fsadd_sloc0_1_0 + 2)
   001C 85*06         [ 3]  109 	sta	*(___fsadd_sloc1_1_0 + 2)
   001E A5*03         [ 3]  110 	lda	*(___fsadd_sloc0_1_0 + 3)
   0020 85*07         [ 3]  111 	sta	*(___fsadd_sloc1_1_0 + 3)
   0022 A5*06         [ 3]  112 	lda	*(___fsadd_sloc1_1_0 + 2)
   0024 A6*07         [ 3]  113 	ldx	*(___fsadd_sloc1_1_0 + 3)
   0026 86*00         [ 3]  114 	stx	*(__TEMP+0)
   0028 2A            [ 2]  115 	rol	a
   0029 26*00         [ 5]  116 	rol	*(__TEMP+0)
   002B A9 00         [ 2]  117 	lda	#0x00
   002D 2A            [ 2]  118 	rol	a
   002E AA            [ 2]  119 	tax
   002F A5*00         [ 3]  120 	lda	*(__TEMP+0)
   0031 85*08         [ 3]  121 	sta	*___fsadd_sloc2_1_0
   0033 86*09         [ 3]  122 	stx	*(___fsadd_sloc2_1_0 + 1)
   0035 A0 00         [ 2]  123 	ldy	#0x00
   0037 84*0A         [ 3]  124 	sty	*(___fsadd_sloc2_1_0 + 2)
   0039 84*0B         [ 3]  125 	sty	*(___fsadd_sloc2_1_0 + 3)
   003B A5*08         [ 3]  126 	lda	*___fsadd_sloc2_1_0
   003D A6*09         [ 3]  127 	ldx	*(___fsadd_sloc2_1_0 + 1)
   003F 8Dr12r00      [ 4]  128 	sta	___fsadd_exp2_65536_21
   0042 8Cr13r00      [ 4]  129 	sty	(___fsadd_exp2_65536_21 + 1)
                            130 ;	../_fsadd.c: 180: mant2 = MANT (*pfl2) << 4;
   0045 A5*00         [ 3]  131 	lda	*___fsadd_sloc0_1_0
   0047 85*08         [ 3]  132 	sta	*___fsadd_sloc2_1_0
   0049 A5*01         [ 3]  133 	lda	*(___fsadd_sloc0_1_0 + 1)
   004B 85*09         [ 3]  134 	sta	*(___fsadd_sloc2_1_0 + 1)
   004D A5*02         [ 3]  135 	lda	*(___fsadd_sloc0_1_0 + 2)
   004F 85*0A         [ 3]  136 	sta	*(___fsadd_sloc2_1_0 + 2)
   0051 84*0B         [ 3]  137 	sty	*(___fsadd_sloc2_1_0 + 3)
   0053 A5*0A         [ 3]  138 	lda	*(___fsadd_sloc2_1_0 + 2)
   0055 09 80         [ 2]  139 	ora	#0x80
   0057 85*0A         [ 3]  140 	sta	*(___fsadd_sloc2_1_0 + 2)
   0059 06*08         [ 5]  141 	asl	*___fsadd_sloc2_1_0
   005B 26*09         [ 5]  142 	rol	*(___fsadd_sloc2_1_0 + 1)
   005D 26*0A         [ 5]  143 	rol	*(___fsadd_sloc2_1_0 + 2)
   005F 26*0B         [ 5]  144 	rol	*(___fsadd_sloc2_1_0 + 3)
   0061 06*08         [ 5]  145 	asl	*___fsadd_sloc2_1_0
   0063 26*09         [ 5]  146 	rol	*(___fsadd_sloc2_1_0 + 1)
   0065 26*0A         [ 5]  147 	rol	*(___fsadd_sloc2_1_0 + 2)
   0067 26*0B         [ 5]  148 	rol	*(___fsadd_sloc2_1_0 + 3)
   0069 06*08         [ 5]  149 	asl	*___fsadd_sloc2_1_0
   006B 26*09         [ 5]  150 	rol	*(___fsadd_sloc2_1_0 + 1)
   006D 26*0A         [ 5]  151 	rol	*(___fsadd_sloc2_1_0 + 2)
   006F 26*0B         [ 5]  152 	rol	*(___fsadd_sloc2_1_0 + 3)
   0071 06*08         [ 5]  153 	asl	*___fsadd_sloc2_1_0
   0073 26*09         [ 5]  154 	rol	*(___fsadd_sloc2_1_0 + 1)
   0075 26*0A         [ 5]  155 	rol	*(___fsadd_sloc2_1_0 + 2)
   0077 26*0B         [ 5]  156 	rol	*(___fsadd_sloc2_1_0 + 3)
   0079 A5*08         [ 3]  157 	lda	*___fsadd_sloc2_1_0
   007B 8Dr0Cr00      [ 4]  158 	sta	___fsadd_mant2_65536_21
   007E A5*09         [ 3]  159 	lda	*(___fsadd_sloc2_1_0 + 1)
   0080 8Dr0Dr00      [ 4]  160 	sta	(___fsadd_mant2_65536_21 + 1)
   0083 A5*0A         [ 3]  161 	lda	*(___fsadd_sloc2_1_0 + 2)
   0085 8Dr0Er00      [ 4]  162 	sta	(___fsadd_mant2_65536_21 + 2)
   0088 A5*0B         [ 3]  163 	lda	*(___fsadd_sloc2_1_0 + 3)
   008A 8Dr0Fr00      [ 4]  164 	sta	(___fsadd_mant2_65536_21 + 3)
                            165 ;	../_fsadd.c: 181: if (SIGN (*pfl2))
   008D A5*07         [ 3]  166 	lda	*(___fsadd_sloc1_1_0 + 3)
   008F 2A            [ 2]  167 	rol	a
   0090 98            [ 2]  168 	tya
   0091 2A            [ 2]  169 	rol	a
   0092 85*04         [ 3]  170 	sta	*___fsadd_sloc1_1_0
   0094 84*05         [ 3]  171 	sty	*(___fsadd_sloc1_1_0 + 1)
   0096 84*06         [ 3]  172 	sty	*(___fsadd_sloc1_1_0 + 2)
   0098 84*07         [ 3]  173 	sty	*(___fsadd_sloc1_1_0 + 3)
   009A A9 01         [ 2]  174 	lda	#0x01
   009C 25*04         [ 3]  175 	and	*___fsadd_sloc1_1_0
   009E F0 19         [ 4]  176 	beq	00102$
                            177 ;	../_fsadd.c: 182: mant2 = -mant2;
   00A0 98            [ 2]  178 	tya
   00A1 38            [ 2]  179 	sec
   00A2 E5*08         [ 3]  180 	sbc	*___fsadd_sloc2_1_0
   00A4 8Dr0Cr00      [ 4]  181 	sta	___fsadd_mant2_65536_21
   00A7 98            [ 2]  182 	tya
   00A8 E5*09         [ 3]  183 	sbc	*(___fsadd_sloc2_1_0 + 1)
   00AA 8Dr0Dr00      [ 4]  184 	sta	(___fsadd_mant2_65536_21 + 1)
   00AD 98            [ 2]  185 	tya
   00AE E5*0A         [ 3]  186 	sbc	*(___fsadd_sloc2_1_0 + 2)
   00B0 8Dr0Er00      [ 4]  187 	sta	(___fsadd_mant2_65536_21 + 2)
   00B3 98            [ 2]  188 	tya
   00B4 E5*0B         [ 3]  189 	sbc	*(___fsadd_sloc2_1_0 + 3)
   00B6 8Dr0Fr00      [ 4]  190 	sta	(___fsadd_mant2_65536_21 + 3)
   00B9                     191 00102$:
                            192 ;	../_fsadd.c: 184: if (!*pfl2)
   00B9 A5*03         [ 3]  193 	lda	*(___fsadd_sloc0_1_0 + 3)
   00BB 05*02         [ 3]  194 	ora	*(___fsadd_sloc0_1_0 + 2)
   00BD 05*01         [ 3]  195 	ora	*(___fsadd_sloc0_1_0 + 1)
   00BF 05*00         [ 3]  196 	ora	*___fsadd_sloc0_1_0
   00C1 D0 11         [ 4]  197 	bne	00104$
                            198 ;	../_fsadd.c: 185: return (a1);
   00C3 ADr03r00      [ 4]  199 	lda	(___fsadd_PARM_1 + 3)
   00C6 85*00         [ 3]  200 	sta	*___SDCC_m6502_ret3
   00C8 ADr02r00      [ 4]  201 	lda	(___fsadd_PARM_1 + 2)
   00CB 85*00         [ 3]  202 	sta	*___SDCC_m6502_ret2
   00CD AEr01r00      [ 4]  203 	ldx	(___fsadd_PARM_1 + 1)
   00D0 ADr00r00      [ 4]  204 	lda	___fsadd_PARM_1
   00D3 60            [ 6]  205 	rts
   00D4                     206 00104$:
                            207 ;	../_fsadd.c: 187: pfl1 = (long _AUTOMEM *)&a1;
                            208 ;	../_fsadd.c: 188: exp1 = EXP (*pfl1);
   00D4 ADr03r00      [ 4]  209 	lda	(___fsadd_PARM_1 + 3)
   00D7 85*0B         [ 3]  210 	sta	*(___fsadd_sloc2_1_0 + 3)
   00D9 ADr02r00      [ 4]  211 	lda	(___fsadd_PARM_1 + 2)
   00DC 85*0A         [ 3]  212 	sta	*(___fsadd_sloc2_1_0 + 2)
   00DE ADr01r00      [ 4]  213 	lda	(___fsadd_PARM_1 + 1)
   00E1 85*09         [ 3]  214 	sta	*(___fsadd_sloc2_1_0 + 1)
   00E3 ADr00r00      [ 4]  215 	lda	___fsadd_PARM_1
   00E6 85*08         [ 3]  216 	sta	*___fsadd_sloc2_1_0
   00E8 85*04         [ 3]  217 	sta	*___fsadd_sloc1_1_0
   00EA A5*09         [ 3]  218 	lda	*(___fsadd_sloc2_1_0 + 1)
   00EC 85*05         [ 3]  219 	sta	*(___fsadd_sloc1_1_0 + 1)
   00EE A5*0A         [ 3]  220 	lda	*(___fsadd_sloc2_1_0 + 2)
   00F0 85*06         [ 3]  221 	sta	*(___fsadd_sloc1_1_0 + 2)
   00F2 A5*0B         [ 3]  222 	lda	*(___fsadd_sloc2_1_0 + 3)
   00F4 85*07         [ 3]  223 	sta	*(___fsadd_sloc1_1_0 + 3)
   00F6 A5*06         [ 3]  224 	lda	*(___fsadd_sloc1_1_0 + 2)
   00F8 A6*07         [ 3]  225 	ldx	*(___fsadd_sloc1_1_0 + 3)
   00FA 86*00         [ 3]  226 	stx	*(__TEMP+0)
   00FC 2A            [ 2]  227 	rol	a
   00FD 26*00         [ 5]  228 	rol	*(__TEMP+0)
   00FF A9 00         [ 2]  229 	lda	#0x00
   0101 2A            [ 2]  230 	rol	a
   0102 AA            [ 2]  231 	tax
   0103 A5*00         [ 3]  232 	lda	*(__TEMP+0)
   0105 85*00         [ 3]  233 	sta	*___fsadd_sloc0_1_0
   0107 86*01         [ 3]  234 	stx	*(___fsadd_sloc0_1_0 + 1)
   0109 A0 00         [ 2]  235 	ldy	#0x00
   010B 84*02         [ 3]  236 	sty	*(___fsadd_sloc0_1_0 + 2)
   010D 84*03         [ 3]  237 	sty	*(___fsadd_sloc0_1_0 + 3)
   010F A5*00         [ 3]  238 	lda	*___fsadd_sloc0_1_0
   0111 A6*01         [ 3]  239 	ldx	*(___fsadd_sloc0_1_0 + 1)
   0113 85*00         [ 3]  240 	sta	*___fsadd_sloc0_1_0
   0115 84*01         [ 3]  241 	sty	*(___fsadd_sloc0_1_0 + 1)
                            242 ;	../_fsadd.c: 189: mant1 = MANT (*pfl1) << 4;
   0117 A5*08         [ 3]  243 	lda	*___fsadd_sloc2_1_0
   0119 85*0C         [ 3]  244 	sta	*___fsadd_sloc3_1_0
   011B A5*09         [ 3]  245 	lda	*(___fsadd_sloc2_1_0 + 1)
   011D 85*0D         [ 3]  246 	sta	*(___fsadd_sloc3_1_0 + 1)
   011F A5*0A         [ 3]  247 	lda	*(___fsadd_sloc2_1_0 + 2)
   0121 85*0E         [ 3]  248 	sta	*(___fsadd_sloc3_1_0 + 2)
   0123 84*0F         [ 3]  249 	sty	*(___fsadd_sloc3_1_0 + 3)
   0125 A5*0E         [ 3]  250 	lda	*(___fsadd_sloc3_1_0 + 2)
   0127 09 80         [ 2]  251 	ora	#0x80
   0129 85*0E         [ 3]  252 	sta	*(___fsadd_sloc3_1_0 + 2)
   012B 06*0C         [ 5]  253 	asl	*___fsadd_sloc3_1_0
   012D 26*0D         [ 5]  254 	rol	*(___fsadd_sloc3_1_0 + 1)
   012F 26*0E         [ 5]  255 	rol	*(___fsadd_sloc3_1_0 + 2)
   0131 26*0F         [ 5]  256 	rol	*(___fsadd_sloc3_1_0 + 3)
   0133 06*0C         [ 5]  257 	asl	*___fsadd_sloc3_1_0
   0135 26*0D         [ 5]  258 	rol	*(___fsadd_sloc3_1_0 + 1)
   0137 26*0E         [ 5]  259 	rol	*(___fsadd_sloc3_1_0 + 2)
   0139 26*0F         [ 5]  260 	rol	*(___fsadd_sloc3_1_0 + 3)
   013B 06*0C         [ 5]  261 	asl	*___fsadd_sloc3_1_0
   013D 26*0D         [ 5]  262 	rol	*(___fsadd_sloc3_1_0 + 1)
   013F 26*0E         [ 5]  263 	rol	*(___fsadd_sloc3_1_0 + 2)
   0141 26*0F         [ 5]  264 	rol	*(___fsadd_sloc3_1_0 + 3)
   0143 06*0C         [ 5]  265 	asl	*___fsadd_sloc3_1_0
   0145 26*0D         [ 5]  266 	rol	*(___fsadd_sloc3_1_0 + 1)
   0147 26*0E         [ 5]  267 	rol	*(___fsadd_sloc3_1_0 + 2)
   0149 26*0F         [ 5]  268 	rol	*(___fsadd_sloc3_1_0 + 3)
   014B A5*0C         [ 3]  269 	lda	*___fsadd_sloc3_1_0
   014D 8Dr08r00      [ 4]  270 	sta	___fsadd_mant1_65536_21
   0150 A5*0D         [ 3]  271 	lda	*(___fsadd_sloc3_1_0 + 1)
   0152 8Dr09r00      [ 4]  272 	sta	(___fsadd_mant1_65536_21 + 1)
   0155 A5*0E         [ 3]  273 	lda	*(___fsadd_sloc3_1_0 + 2)
   0157 8Dr0Ar00      [ 4]  274 	sta	(___fsadd_mant1_65536_21 + 2)
   015A A5*0F         [ 3]  275 	lda	*(___fsadd_sloc3_1_0 + 3)
   015C 8Dr0Br00      [ 4]  276 	sta	(___fsadd_mant1_65536_21 + 3)
                            277 ;	../_fsadd.c: 190: if (SIGN(*pfl1))
   015F A5*07         [ 3]  278 	lda	*(___fsadd_sloc1_1_0 + 3)
   0161 2A            [ 2]  279 	rol	a
   0162 98            [ 2]  280 	tya
   0163 2A            [ 2]  281 	rol	a
   0164 85*04         [ 3]  282 	sta	*___fsadd_sloc1_1_0
   0166 84*05         [ 3]  283 	sty	*(___fsadd_sloc1_1_0 + 1)
   0168 84*06         [ 3]  284 	sty	*(___fsadd_sloc1_1_0 + 2)
   016A 84*07         [ 3]  285 	sty	*(___fsadd_sloc1_1_0 + 3)
   016C A9 01         [ 2]  286 	lda	#0x01
   016E 25*04         [ 3]  287 	and	*___fsadd_sloc1_1_0
   0170 F0 1F         [ 4]  288 	beq	00108$
                            289 ;	../_fsadd.c: 191: if (*pfl1 & 0x80000000)
   0172 A9 80         [ 2]  290 	lda	#0x80
   0174 25*0B         [ 3]  291 	and	*(___fsadd_sloc2_1_0 + 3)
   0176 F0 19         [ 4]  292 	beq	00108$
                            293 ;	../_fsadd.c: 192: mant1 = -mant1;
   0178 98            [ 2]  294 	tya
   0179 38            [ 2]  295 	sec
   017A E5*0C         [ 3]  296 	sbc	*___fsadd_sloc3_1_0
   017C 8Dr08r00      [ 4]  297 	sta	___fsadd_mant1_65536_21
   017F 98            [ 2]  298 	tya
   0180 E5*0D         [ 3]  299 	sbc	*(___fsadd_sloc3_1_0 + 1)
   0182 8Dr09r00      [ 4]  300 	sta	(___fsadd_mant1_65536_21 + 1)
   0185 98            [ 2]  301 	tya
   0186 E5*0E         [ 3]  302 	sbc	*(___fsadd_sloc3_1_0 + 2)
   0188 8Dr0Ar00      [ 4]  303 	sta	(___fsadd_mant1_65536_21 + 2)
   018B 98            [ 2]  304 	tya
   018C E5*0F         [ 3]  305 	sbc	*(___fsadd_sloc3_1_0 + 3)
   018E 8Dr0Br00      [ 4]  306 	sta	(___fsadd_mant1_65536_21 + 3)
   0191                     307 00108$:
                            308 ;	../_fsadd.c: 194: if (!*pfl1)
   0191 A5*0B         [ 3]  309 	lda	*(___fsadd_sloc2_1_0 + 3)
   0193 05*0A         [ 3]  310 	ora	*(___fsadd_sloc2_1_0 + 2)
   0195 05*09         [ 3]  311 	ora	*(___fsadd_sloc2_1_0 + 1)
   0197 05*08         [ 3]  312 	ora	*___fsadd_sloc2_1_0
   0199 D0 11         [ 4]  313 	bne	00110$
                            314 ;	../_fsadd.c: 195: return (a2);
   019B ADr07r00      [ 4]  315 	lda	(___fsadd_PARM_2 + 3)
   019E 85*00         [ 3]  316 	sta	*___SDCC_m6502_ret3
   01A0 ADr06r00      [ 4]  317 	lda	(___fsadd_PARM_2 + 2)
   01A3 85*00         [ 3]  318 	sta	*___SDCC_m6502_ret2
   01A5 AEr05r00      [ 4]  319 	ldx	(___fsadd_PARM_2 + 1)
   01A8 ADr04r00      [ 4]  320 	lda	___fsadd_PARM_2
   01AB 60            [ 6]  321 	rts
   01AC                     322 00110$:
                            323 ;	../_fsadd.c: 197: expd = exp1 - exp2;
   01AC A5*00         [ 3]  324 	lda	*___fsadd_sloc0_1_0
   01AE 38            [ 2]  325 	sec
   01AF EDr12r00      [ 4]  326 	sbc	___fsadd_exp2_65536_21
   01B2 85*0C         [ 3]  327 	sta	*___fsadd_sloc3_1_0
   01B4 A5*01         [ 3]  328 	lda	*(___fsadd_sloc0_1_0 + 1)
   01B6 EDr13r00      [ 4]  329 	sbc	(___fsadd_exp2_65536_21 + 1)
   01B9 85*0D         [ 3]  330 	sta	*(___fsadd_sloc3_1_0 + 1)
                            331 ;	../_fsadd.c: 198: if (expd > 25)
   01BB A9 19         [ 2]  332 	lda	#0x19
   01BD 38            [ 2]  333 	sec
   01BE E5*0C         [ 3]  334 	sbc	*___fsadd_sloc3_1_0
   01C0 A9 00         [ 2]  335 	lda	#0x00
   01C2 E5*0D         [ 3]  336 	sbc	*(___fsadd_sloc3_1_0 + 1)
   01C4 50 04         [ 4]  337 	bvc	00248$
   01C6 10 04         [ 4]  338 	bpl	00247$
   01C8 30 13         [ 4]  339 	bmi	00112$
   01CA                     340 00248$:
   01CA 10 11         [ 4]  341 	bpl	00112$
   01CC                     342 00247$:
                            343 ;	../_fsadd.c: 199: return (a1);
   01CC ADr03r00      [ 4]  344 	lda	(___fsadd_PARM_1 + 3)
   01CF 85*00         [ 3]  345 	sta	*___SDCC_m6502_ret3
   01D1 ADr02r00      [ 4]  346 	lda	(___fsadd_PARM_1 + 2)
   01D4 85*00         [ 3]  347 	sta	*___SDCC_m6502_ret2
   01D6 AEr01r00      [ 4]  348 	ldx	(___fsadd_PARM_1 + 1)
   01D9 ADr00r00      [ 4]  349 	lda	___fsadd_PARM_1
   01DC 60            [ 6]  350 	rts
   01DD                     351 00112$:
                            352 ;	../_fsadd.c: 200: if (expd < -25)
   01DD A5*0C         [ 3]  353 	lda	*___fsadd_sloc3_1_0
   01DF 38            [ 2]  354 	sec
   01E0 E9 E7         [ 2]  355 	sbc	#0xe7
   01E2 A5*0D         [ 3]  356 	lda	*(___fsadd_sloc3_1_0 + 1)
   01E4 E9 FF         [ 2]  357 	sbc	#0xff
   01E6 50 04         [ 4]  358 	bvc	00251$
   01E8 10 04         [ 4]  359 	bpl	00250$
   01EA 30 13         [ 4]  360 	bmi	00114$
   01EC                     361 00251$:
   01EC 10 11         [ 4]  362 	bpl	00114$
   01EE                     363 00250$:
                            364 ;	../_fsadd.c: 201: return (a2);
   01EE ADr07r00      [ 4]  365 	lda	(___fsadd_PARM_2 + 3)
   01F1 85*00         [ 3]  366 	sta	*___SDCC_m6502_ret3
   01F3 ADr06r00      [ 4]  367 	lda	(___fsadd_PARM_2 + 2)
   01F6 85*00         [ 3]  368 	sta	*___SDCC_m6502_ret2
   01F8 AEr05r00      [ 4]  369 	ldx	(___fsadd_PARM_2 + 1)
   01FB ADr04r00      [ 4]  370 	lda	___fsadd_PARM_2
   01FE 60            [ 6]  371 	rts
   01FF                     372 00114$:
                            373 ;	../_fsadd.c: 203: if (expd < 0)
   01FF A5*0D         [ 3]  374 	lda	*(___fsadd_sloc3_1_0 + 1)
   0201 38            [ 2]  375 	sec
   0202 E9 00         [ 2]  376 	sbc	#0x00
   0204 50 04         [ 4]  377 	bvc	00254$
   0206 10 04         [ 4]  378 	bpl	00253$
   0208 30 36         [ 4]  379 	bmi	00116$
   020A                     380 00254$:
   020A 10 34         [ 4]  381 	bpl	00116$
   020C                     382 00253$:
                            383 ;	../_fsadd.c: 205: expd = -expd;
   020C A9 00         [ 2]  384 	lda	#0x00
   020E 38            [ 2]  385 	sec
   020F E5*0C         [ 3]  386 	sbc	*___fsadd_sloc3_1_0
   0211 48            [ 3]  387 	pha
   0212 A9 00         [ 2]  388 	lda	#0x00
   0214 E5*0D         [ 3]  389 	sbc	*(___fsadd_sloc3_1_0 + 1)
   0216 AA            [ 2]  390 	tax
   0217 68            [ 4]  391 	pla
                            392 ;	../_fsadd.c: 206: exp1 += expd;
   0218 48            [ 3]  393 	pha
   0219 18            [ 2]  394 	clc
   021A 65*00         [ 3]  395 	adc	*___fsadd_sloc0_1_0
   021C 85*00         [ 3]  396 	sta	*___fsadd_sloc0_1_0
   021E 8A            [ 2]  397 	txa
   021F 65*01         [ 3]  398 	adc	*(___fsadd_sloc0_1_0 + 1)
   0221 85*01         [ 3]  399 	sta	*(___fsadd_sloc0_1_0 + 1)
   0223 68            [ 4]  400 	pla
                            401 ;	../_fsadd.c: 207: mant1 >>= expd;
   0224 A8            [ 2]  402 	tay
   0225 F0 33         [ 4]  403 	beq	00117$
   0227                     404 00256$:
   0227 48            [ 3]  405 	pha
   0228 ADr0Br00      [ 4]  406 	lda	(___fsadd_mant1_65536_21 + 3)
   022B C9 80         [ 2]  407 	cmp	#0x80
   022D 68            [ 4]  408 	pla
   022E 6Er0Br00      [ 6]  409 	ror	(___fsadd_mant1_65536_21 + 3)
   0231 6Er0Ar00      [ 6]  410 	ror	(___fsadd_mant1_65536_21 + 2)
   0234 6Er09r00      [ 6]  411 	ror	(___fsadd_mant1_65536_21 + 1)
   0237 6Er08r00      [ 6]  412 	ror	___fsadd_mant1_65536_21
   023A 88            [ 2]  413 	dey
   023B D0 EA         [ 4]  414 	bne	00256$
   023D 4Cr5Ar02      [ 3]  415 	jmp	00117$
   0240                     416 00116$:
                            417 ;	../_fsadd.c: 211: mant2 >>= expd;
   0240 A4*0C         [ 3]  418 	ldy	*___fsadd_sloc3_1_0
   0242 F0 16         [ 4]  419 	beq	00259$
   0244                     420 00258$:
   0244 48            [ 3]  421 	pha
   0245 ADr0Fr00      [ 4]  422 	lda	(___fsadd_mant2_65536_21 + 3)
   0248 C9 80         [ 2]  423 	cmp	#0x80
   024A 68            [ 4]  424 	pla
   024B 6Er0Fr00      [ 6]  425 	ror	(___fsadd_mant2_65536_21 + 3)
   024E 6Er0Er00      [ 6]  426 	ror	(___fsadd_mant2_65536_21 + 2)
   0251 6Er0Dr00      [ 6]  427 	ror	(___fsadd_mant2_65536_21 + 1)
   0254 6Er0Cr00      [ 6]  428 	ror	___fsadd_mant2_65536_21
   0257 88            [ 2]  429 	dey
   0258 D0 EA         [ 4]  430 	bne	00258$
   025A                     431 00259$:
   025A                     432 00117$:
                            433 ;	../_fsadd.c: 213: mant1 += mant2;
   025A ADr08r00      [ 4]  434 	lda	___fsadd_mant1_65536_21
   025D 18            [ 2]  435 	clc
   025E 6Dr0Cr00      [ 4]  436 	adc	___fsadd_mant2_65536_21
   0261 8Dr08r00      [ 4]  437 	sta	___fsadd_mant1_65536_21
   0264 ADr09r00      [ 4]  438 	lda	(___fsadd_mant1_65536_21 + 1)
   0267 6Dr0Dr00      [ 4]  439 	adc	(___fsadd_mant2_65536_21 + 1)
   026A 8Dr09r00      [ 4]  440 	sta	(___fsadd_mant1_65536_21 + 1)
   026D ADr0Ar00      [ 4]  441 	lda	(___fsadd_mant1_65536_21 + 2)
   0270 6Dr0Er00      [ 4]  442 	adc	(___fsadd_mant2_65536_21 + 2)
   0273 8Dr0Ar00      [ 4]  443 	sta	(___fsadd_mant1_65536_21 + 2)
   0276 ADr0Br00      [ 4]  444 	lda	(___fsadd_mant1_65536_21 + 3)
   0279 6Dr0Fr00      [ 4]  445 	adc	(___fsadd_mant2_65536_21 + 3)
   027C 8Dr0Br00      [ 4]  446 	sta	(___fsadd_mant1_65536_21 + 3)
                            447 ;	../_fsadd.c: 215: sign = false;
   027F A2 00         [ 2]  448 	ldx	#0x00
                            449 ;	../_fsadd.c: 217: if (mant1 < 0)
   0281 ADr0Br00      [ 4]  450 	lda	(___fsadd_mant1_65536_21 + 3)
   0284 38            [ 2]  451 	sec
   0285 E9 00         [ 2]  452 	sbc	#0x00
   0287 50 04         [ 4]  453 	bvc	00261$
   0289 10 04         [ 4]  454 	bpl	00260$
   028B 30 23         [ 4]  455 	bmi	00121$
   028D                     456 00261$:
   028D 10 21         [ 4]  457 	bpl	00121$
   028F                     458 00260$:
                            459 ;	../_fsadd.c: 219: mant1 = -mant1;
   028F 8A            [ 2]  460 	txa
   0290 38            [ 2]  461 	sec
   0291 EDr08r00      [ 4]  462 	sbc	___fsadd_mant1_65536_21
   0294 8Dr08r00      [ 4]  463 	sta	___fsadd_mant1_65536_21
   0297 8A            [ 2]  464 	txa
   0298 EDr09r00      [ 4]  465 	sbc	(___fsadd_mant1_65536_21 + 1)
   029B 8Dr09r00      [ 4]  466 	sta	(___fsadd_mant1_65536_21 + 1)
   029E 8A            [ 2]  467 	txa
   029F EDr0Ar00      [ 4]  468 	sbc	(___fsadd_mant1_65536_21 + 2)
   02A2 8Dr0Ar00      [ 4]  469 	sta	(___fsadd_mant1_65536_21 + 2)
   02A5 8A            [ 2]  470 	txa
   02A6 EDr0Br00      [ 4]  471 	sbc	(___fsadd_mant1_65536_21 + 3)
   02A9 8Dr0Br00      [ 4]  472 	sta	(___fsadd_mant1_65536_21 + 3)
                            473 ;	../_fsadd.c: 220: sign = true;
   02AC E8            [ 2]  474 	inx
   02AD 4CrC6r02      [ 3]  475 	jmp	00154$
   02B0                     476 00121$:
                            477 ;	../_fsadd.c: 222: else if (!mant1)
   02B0 ADr0Br00      [ 4]  478 	lda	(___fsadd_mant1_65536_21 + 3)
   02B3 0Dr0Ar00      [ 4]  479 	ora	(___fsadd_mant1_65536_21 + 2)
   02B6 0Dr09r00      [ 4]  480 	ora	(___fsadd_mant1_65536_21 + 1)
   02B9 0Dr08r00      [ 4]  481 	ora	___fsadd_mant1_65536_21
   02BC D0 08         [ 4]  482 	bne	00154$
                            483 ;	../_fsadd.c: 223: return (0);
   02BE A9 00         [ 2]  484 	lda	#0x00
   02C0 AA            [ 2]  485 	tax
   02C1 85*00         [ 3]  486 	sta	*___SDCC_m6502_ret2
   02C3 85*00         [ 3]  487 	sta	*___SDCC_m6502_ret3
   02C5 60            [ 6]  488 	rts
                            489 ;	../_fsadd.c: 226: while (mant1 < (HIDDEN<<4)) {
   02C6                     490 00154$:
   02C6 A5*00         [ 3]  491 	lda	*___fsadd_sloc0_1_0
   02C8 85*0C         [ 3]  492 	sta	*___fsadd_sloc3_1_0
   02CA A5*01         [ 3]  493 	lda	*(___fsadd_sloc0_1_0 + 1)
   02CC 85*0D         [ 3]  494 	sta	*(___fsadd_sloc3_1_0 + 1)
   02CE                     495 00123$:
   02CE ADr08r00      [ 4]  496 	lda	___fsadd_mant1_65536_21
   02D1 85*08         [ 3]  497 	sta	*___fsadd_sloc2_1_0
   02D3 ADr09r00      [ 4]  498 	lda	(___fsadd_mant1_65536_21 + 1)
   02D6 85*09         [ 3]  499 	sta	*(___fsadd_sloc2_1_0 + 1)
   02D8 ADr0Ar00      [ 4]  500 	lda	(___fsadd_mant1_65536_21 + 2)
   02DB 85*0A         [ 3]  501 	sta	*(___fsadd_sloc2_1_0 + 2)
   02DD ADr0Br00      [ 4]  502 	lda	(___fsadd_mant1_65536_21 + 3)
   02E0 85*0B         [ 3]  503 	sta	*(___fsadd_sloc2_1_0 + 3)
   02E2 38            [ 2]  504 	sec
   02E3 E9 08         [ 2]  505 	sbc	#0x08
   02E5 B0 1A         [ 4]  506 	bcs	00157$
                            507 ;	../_fsadd.c: 227: mant1 <<= 1;
   02E7 0Er08r00      [ 6]  508 	asl	___fsadd_mant1_65536_21
   02EA 2Er09r00      [ 6]  509 	rol	(___fsadd_mant1_65536_21 + 1)
   02ED 2Er0Ar00      [ 6]  510 	rol	(___fsadd_mant1_65536_21 + 2)
   02F0 2Er0Br00      [ 6]  511 	rol	(___fsadd_mant1_65536_21 + 3)
                            512 ;	../_fsadd.c: 228: exp1--;
   02F3 38            [ 2]  513 	sec 
   02F4 A5*0C         [ 3]  514 	lda	*___fsadd_sloc3_1_0
   02F6 E9 01         [ 2]  515 	sbc	#0x01
   02F8 85*0C         [ 3]  516 	sta	*___fsadd_sloc3_1_0
   02FA B0 D2         [ 4]  517 	bcs	00123$
   02FC C6*0D         [ 5]  518 	dec	*(___fsadd_sloc3_1_0 + 1)
   02FE 4CrCEr02      [ 3]  519 	jmp	00123$
                            520 ;	../_fsadd.c: 232: while (mant1 & 0xf0000000) {
   0301                     521 00157$:
   0301                     522 00128$:
   0301 A9 F0         [ 2]  523 	lda	#0xf0
   0303 2Dr0Br00      [ 4]  524 	and	(___fsadd_mant1_65536_21 + 3)
   0306 F0 3D         [ 4]  525 	beq	00163$
                            526 ;	../_fsadd.c: 233: if (mant1&1)
   0308 A9 01         [ 2]  527 	lda	#0x01
   030A 2Dr08r00      [ 4]  528 	and	___fsadd_mant1_65536_21
   030D F0 18         [ 4]  529 	beq	00127$
                            530 ;	../_fsadd.c: 234: mant1 += 2;
   030F ADr08r00      [ 4]  531 	lda	___fsadd_mant1_65536_21
   0312 18            [ 2]  532 	clc
   0313 69 02         [ 2]  533 	adc	#0x02
   0315 8Dr08r00      [ 4]  534 	sta	___fsadd_mant1_65536_21
   0318 90 0D         [ 4]  535 	bcc	00269$
   031A EEr09r00      [ 6]  536 	inc	(___fsadd_mant1_65536_21 + 1)
   031D D0 08         [ 4]  537 	bne	00269$
   031F EEr0Ar00      [ 6]  538 	inc	(___fsadd_mant1_65536_21 + 2)
   0322 D0 03         [ 4]  539 	bne	00269$
   0324 EEr0Br00      [ 6]  540 	inc	(___fsadd_mant1_65536_21 + 3)
   0327                     541 00269$:
   0327                     542 00127$:
                            543 ;	../_fsadd.c: 235: mant1 >>= 1;
   0327 ADr0Br00      [ 4]  544 	lda	(___fsadd_mant1_65536_21 + 3)
   032A C9 80         [ 2]  545 	cmp	#0x80
   032C 6A            [ 2]  546 	ror	a
   032D 8Dr0Br00      [ 4]  547 	sta	(___fsadd_mant1_65536_21 + 3)
   0330 6Er0Ar00      [ 6]  548 	ror	(___fsadd_mant1_65536_21 + 2)
   0333 6Er09r00      [ 6]  549 	ror	(___fsadd_mant1_65536_21 + 1)
   0336 6Er08r00      [ 6]  550 	ror	___fsadd_mant1_65536_21
   0339 ADr08r00      [ 4]  551 	lda	___fsadd_mant1_65536_21
                            552 ;	../_fsadd.c: 236: exp1++;
   033C E6*0C         [ 5]  553 	inc	*___fsadd_sloc3_1_0
   033E D0 C1         [ 4]  554 	bne	00128$
   0340 E6*0D         [ 5]  555 	inc	*(___fsadd_sloc3_1_0 + 1)
   0342 4Cr01r03      [ 3]  556 	jmp	00128$
   0345                     557 00163$:
   0345 A5*0C         [ 3]  558 	lda	*___fsadd_sloc3_1_0
   0347 8Dr10r00      [ 4]  559 	sta	___fsadd_exp1_65536_21
   034A A5*0D         [ 3]  560 	lda	*(___fsadd_sloc3_1_0 + 1)
   034C 8Dr11r00      [ 4]  561 	sta	(___fsadd_exp1_65536_21 + 1)
                            562 ;	../_fsadd.c: 240: mant1 &= ~(HIDDEN<<4);
   034F ADr0Br00      [ 4]  563 	lda	(___fsadd_mant1_65536_21 + 3)
   0352 29 F7         [ 2]  564 	and	#0xf7
   0354 8Dr0Br00      [ 4]  565 	sta	(___fsadd_mant1_65536_21 + 3)
                            566 ;	../_fsadd.c: 243: if (exp1 >= 0x100)
   0357 A5*0D         [ 3]  567 	lda	*(___fsadd_sloc3_1_0 + 1)
   0359 38            [ 2]  568 	sec
   035A E9 01         [ 2]  569 	sbc	#0x01
   035C 70 04         [ 4]  570 	bvs	00272$
   035E 10 04         [ 4]  571 	bpl	00271$
   0360 30 3B         [ 4]  572 	bmi	00135$
   0362                     573 00272$:
   0362 10 39         [ 4]  574 	bpl	00135$
   0364                     575 00271$:
                            576 ;	../_fsadd.c: 244: *pfl1 = (sign ? (SIGNBIT | __INFINITY) : __INFINITY);
   0364 E0 00         [ 2]  577 	cpx	#0x00
   0366 F0 11         [ 4]  578 	beq	00139$
   0368 A2 00         [ 2]  579 	ldx	#0x00
   036A 86*08         [ 3]  580 	stx	*___fsadd_sloc2_1_0
   036C 86*09         [ 3]  581 	stx	*(___fsadd_sloc2_1_0 + 1)
   036E A2 80         [ 2]  582 	ldx	#0x80
   0370 86*0A         [ 3]  583 	stx	*(___fsadd_sloc2_1_0 + 2)
   0372 A2 FF         [ 2]  584 	ldx	#0xff
   0374 86*0B         [ 3]  585 	stx	*(___fsadd_sloc2_1_0 + 3)
   0376 4Cr86r03      [ 3]  586 	jmp	00140$
   0379                     587 00139$:
   0379 A2 00         [ 2]  588 	ldx	#0x00
   037B 86*08         [ 3]  589 	stx	*___fsadd_sloc2_1_0
   037D 86*09         [ 3]  590 	stx	*(___fsadd_sloc2_1_0 + 1)
   037F A2 80         [ 2]  591 	ldx	#0x80
   0381 86*0A         [ 3]  592 	stx	*(___fsadd_sloc2_1_0 + 2)
   0383 CA            [ 2]  593 	dex
   0384 86*0B         [ 3]  594 	stx	*(___fsadd_sloc2_1_0 + 3)
   0386                     595 00140$:
   0386 A5*0B         [ 3]  596 	lda	*(___fsadd_sloc2_1_0 + 3)
   0388 8Dr03r00      [ 4]  597 	sta	(___fsadd_PARM_1 + 3)
   038B A5*0A         [ 3]  598 	lda	*(___fsadd_sloc2_1_0 + 2)
   038D 8Dr02r00      [ 4]  599 	sta	(___fsadd_PARM_1 + 2)
   0390 A5*09         [ 3]  600 	lda	*(___fsadd_sloc2_1_0 + 1)
   0392 8Dr01r00      [ 4]  601 	sta	(___fsadd_PARM_1 + 1)
   0395 A5*08         [ 3]  602 	lda	*___fsadd_sloc2_1_0
   0397 8Dr00r00      [ 4]  603 	sta	___fsadd_PARM_1
   039A 4Cr8Er04      [ 3]  604 	jmp	00136$
   039D                     605 00135$:
                            606 ;	../_fsadd.c: 245: else if (exp1 < 0)
   039D A5*0D         [ 3]  607 	lda	*(___fsadd_sloc3_1_0 + 1)
   039F 38            [ 2]  608 	sec
   03A0 E9 00         [ 2]  609 	sbc	#0x00
   03A2 50 04         [ 4]  610 	bvc	00276$
   03A4 10 04         [ 4]  611 	bpl	00275$
   03A6 30 13         [ 4]  612 	bmi	00132$
   03A8                     613 00276$:
   03A8 10 11         [ 4]  614 	bpl	00132$
   03AA                     615 00275$:
                            616 ;	../_fsadd.c: 246: *pfl1 = 0;
   03AA A2 00         [ 2]  617 	ldx	#0x00
   03AC 8Er03r00      [ 4]  618 	stx	(___fsadd_PARM_1 + 3)
   03AF 8Er02r00      [ 4]  619 	stx	(___fsadd_PARM_1 + 2)
   03B2 8Er01r00      [ 4]  620 	stx	(___fsadd_PARM_1 + 1)
   03B5 8Er00r00      [ 4]  621 	stx	___fsadd_PARM_1
   03B8 4Cr8Er04      [ 3]  622 	jmp	00136$
   03BB                     623 00132$:
                            624 ;	../_fsadd.c: 248: *pfl1 = PACK (sign ? SIGNBIT : 0 , exp1, mant1>>4);
   03BB E0 00         [ 2]  625 	cpx	#0x00
   03BD F0 0F         [ 4]  626 	beq	00141$
   03BF A2 00         [ 2]  627 	ldx	#0x00
   03C1 86*0C         [ 3]  628 	stx	*___fsadd_sloc3_1_0
   03C3 86*0D         [ 3]  629 	stx	*(___fsadd_sloc3_1_0 + 1)
   03C5 86*0E         [ 3]  630 	stx	*(___fsadd_sloc3_1_0 + 2)
   03C7 A2 80         [ 2]  631 	ldx	#0x80
   03C9 86*0F         [ 3]  632 	stx	*(___fsadd_sloc3_1_0 + 3)
   03CB 4CrD8r03      [ 3]  633 	jmp	00142$
   03CE                     634 00141$:
   03CE A2 00         [ 2]  635 	ldx	#0x00
   03D0 86*0C         [ 3]  636 	stx	*___fsadd_sloc3_1_0
   03D2 86*0D         [ 3]  637 	stx	*(___fsadd_sloc3_1_0 + 1)
   03D4 86*0E         [ 3]  638 	stx	*(___fsadd_sloc3_1_0 + 2)
   03D6 86*0F         [ 3]  639 	stx	*(___fsadd_sloc3_1_0 + 3)
   03D8                     640 00142$:
   03D8 ADr10r00      [ 4]  641 	lda	___fsadd_exp1_65536_21
   03DB 85*08         [ 3]  642 	sta	*___fsadd_sloc2_1_0
   03DD ADr11r00      [ 4]  643 	lda	(___fsadd_exp1_65536_21 + 1)
   03E0 85*09         [ 3]  644 	sta	*(___fsadd_sloc2_1_0 + 1)
   03E2 0A            [ 2]  645 	asl	a
   03E3 A9 00         [ 2]  646 	lda	#0x00
   03E5 69 FF         [ 2]  647 	adc	#0xff
   03E7 49 FF         [ 2]  648 	eor	#0xff
   03E9 85*0A         [ 3]  649 	sta	*(___fsadd_sloc2_1_0 + 2)
   03EB 85*0B         [ 3]  650 	sta	*(___fsadd_sloc2_1_0 + 3)
   03ED A5*08         [ 3]  651 	lda	*___fsadd_sloc2_1_0
   03EF A6*09         [ 3]  652 	ldx	*(___fsadd_sloc2_1_0 + 1)
   03F1 48            [ 3]  653 	pha
   03F2 8A            [ 2]  654 	txa
   03F3 4A            [ 2]  655 	lsr	a
   03F4 AA            [ 2]  656 	tax
   03F5 68            [ 4]  657 	pla
   03F6 6A            [ 2]  658 	ror	a
   03F7 AA            [ 2]  659 	tax
   03F8 A9 00         [ 2]  660 	lda	#0x00
   03FA 6A            [ 2]  661 	ror	a
   03FB 85*0A         [ 3]  662 	sta	*(___fsadd_sloc2_1_0 + 2)
   03FD 86*0B         [ 3]  663 	stx	*(___fsadd_sloc2_1_0 + 3)
   03FF A2 00         [ 2]  664 	ldx	#0x00
   0401 86*08         [ 3]  665 	stx	*___fsadd_sloc2_1_0
   0403 86*09         [ 3]  666 	stx	*(___fsadd_sloc2_1_0 + 1)
   0405 A5*0C         [ 3]  667 	lda	*___fsadd_sloc3_1_0
   0407 05*08         [ 3]  668 	ora	*___fsadd_sloc2_1_0
   0409 85*0C         [ 3]  669 	sta	*___fsadd_sloc3_1_0
   040B A5*0D         [ 3]  670 	lda	*(___fsadd_sloc3_1_0 + 1)
   040D 05*09         [ 3]  671 	ora	*(___fsadd_sloc2_1_0 + 1)
   040F 85*0D         [ 3]  672 	sta	*(___fsadd_sloc3_1_0 + 1)
   0411 A5*0E         [ 3]  673 	lda	*(___fsadd_sloc3_1_0 + 2)
   0413 05*0A         [ 3]  674 	ora	*(___fsadd_sloc2_1_0 + 2)
   0415 85*0E         [ 3]  675 	sta	*(___fsadd_sloc3_1_0 + 2)
   0417 A5*0F         [ 3]  676 	lda	*(___fsadd_sloc3_1_0 + 3)
   0419 05*0B         [ 3]  677 	ora	*(___fsadd_sloc2_1_0 + 3)
   041B 85*0F         [ 3]  678 	sta	*(___fsadd_sloc3_1_0 + 3)
   041D ADr08r00      [ 4]  679 	lda	___fsadd_mant1_65536_21
   0420 AEr09r00      [ 4]  680 	ldx	(___fsadd_mant1_65536_21 + 1)
   0423 86*00         [ 3]  681 	stx	*(__TEMP+0)
   0425 46*00         [ 5]  682 	lsr	*(__TEMP+0)
   0427 6A            [ 2]  683 	ror	a
   0428 46*00         [ 5]  684 	lsr	*(__TEMP+0)
   042A 6A            [ 2]  685 	ror	a
   042B 46*00         [ 5]  686 	lsr	*(__TEMP+0)
   042D 6A            [ 2]  687 	ror	a
   042E 46*00         [ 5]  688 	lsr	*(__TEMP+0)
   0430 6A            [ 2]  689 	ror	a
   0431 A6*00         [ 3]  690 	ldx	*(__TEMP+0)
   0433 85*08         [ 3]  691 	sta	*___fsadd_sloc2_1_0
   0435 86*09         [ 3]  692 	stx	*(___fsadd_sloc2_1_0 + 1)
   0437 ADr0Ar00      [ 4]  693 	lda	(___fsadd_mant1_65536_21 + 2)
   043A 0A            [ 2]  694 	asl	a
   043B 0A            [ 2]  695 	asl	a
   043C 0A            [ 2]  696 	asl	a
   043D 0A            [ 2]  697 	asl	a
   043E 05*09         [ 3]  698 	ora	*(___fsadd_sloc2_1_0 + 1)
   0440 85*09         [ 3]  699 	sta	*(___fsadd_sloc2_1_0 + 1)
   0442 ADr0Ar00      [ 4]  700 	lda	(___fsadd_mant1_65536_21 + 2)
   0445 AEr0Br00      [ 4]  701 	ldx	(___fsadd_mant1_65536_21 + 3)
   0448 86*00         [ 3]  702 	stx	*(__TEMP+0)
   044A E0 80         [ 2]  703 	cpx	#0x80
   044C 66*00         [ 5]  704 	ror	*(__TEMP+0)
   044E 6A            [ 2]  705 	ror	a
   044F E0 80         [ 2]  706 	cpx	#0x80
   0451 66*00         [ 5]  707 	ror	*(__TEMP+0)
   0453 6A            [ 2]  708 	ror	a
   0454 E0 80         [ 2]  709 	cpx	#0x80
   0456 66*00         [ 5]  710 	ror	*(__TEMP+0)
   0458 6A            [ 2]  711 	ror	a
   0459 E0 80         [ 2]  712 	cpx	#0x80
   045B 66*00         [ 5]  713 	ror	*(__TEMP+0)
   045D 6A            [ 2]  714 	ror	a
   045E A6*00         [ 3]  715 	ldx	*(__TEMP+0)
   0460 85*0A         [ 3]  716 	sta	*(___fsadd_sloc2_1_0 + 2)
   0462 86*0B         [ 3]  717 	stx	*(___fsadd_sloc2_1_0 + 3)
   0464 A5*0C         [ 3]  718 	lda	*___fsadd_sloc3_1_0
   0466 05*08         [ 3]  719 	ora	*___fsadd_sloc2_1_0
   0468 85*0C         [ 3]  720 	sta	*___fsadd_sloc3_1_0
   046A A5*0D         [ 3]  721 	lda	*(___fsadd_sloc3_1_0 + 1)
   046C 05*09         [ 3]  722 	ora	*(___fsadd_sloc2_1_0 + 1)
   046E 85*0D         [ 3]  723 	sta	*(___fsadd_sloc3_1_0 + 1)
   0470 A5*0E         [ 3]  724 	lda	*(___fsadd_sloc3_1_0 + 2)
   0472 05*0A         [ 3]  725 	ora	*(___fsadd_sloc2_1_0 + 2)
   0474 85*0E         [ 3]  726 	sta	*(___fsadd_sloc3_1_0 + 2)
   0476 A5*0F         [ 3]  727 	lda	*(___fsadd_sloc3_1_0 + 3)
   0478 05*0B         [ 3]  728 	ora	*(___fsadd_sloc2_1_0 + 3)
   047A 85*0F         [ 3]  729 	sta	*(___fsadd_sloc3_1_0 + 3)
   047C 8Dr03r00      [ 4]  730 	sta	(___fsadd_PARM_1 + 3)
   047F A5*0E         [ 3]  731 	lda	*(___fsadd_sloc3_1_0 + 2)
   0481 8Dr02r00      [ 4]  732 	sta	(___fsadd_PARM_1 + 2)
   0484 A5*0D         [ 3]  733 	lda	*(___fsadd_sloc3_1_0 + 1)
   0486 8Dr01r00      [ 4]  734 	sta	(___fsadd_PARM_1 + 1)
   0489 A5*0C         [ 3]  735 	lda	*___fsadd_sloc3_1_0
   048B 8Dr00r00      [ 4]  736 	sta	___fsadd_PARM_1
   048E                     737 00136$:
                            738 ;	../_fsadd.c: 249: return (a1);
   048E ADr03r00      [ 4]  739 	lda	(___fsadd_PARM_1 + 3)
   0491 85*00         [ 3]  740 	sta	*___SDCC_m6502_ret3
   0493 ADr02r00      [ 4]  741 	lda	(___fsadd_PARM_1 + 2)
   0496 85*00         [ 3]  742 	sta	*___SDCC_m6502_ret2
   0498 AEr01r00      [ 4]  743 	ldx	(___fsadd_PARM_1 + 1)
   049B ADr00r00      [ 4]  744 	lda	___fsadd_PARM_1
                            745 ;	../_fsadd.c: 250: }
   049E 60            [ 6]  746 	rts
                            747 	.area CODE
                            748 	.area RODATA
                            749 	.area XINIT
                            750 	.area CABS    (ABS)
