// Seed: 174002826
module module_0 (
    input  wand  id_0,
    input  uwire id_1,
    output tri0  id_2,
    output tri1  id_3
    , id_6,
    output wor   id_4
);
  localparam id_7 = 1;
endmodule
module module_1 (
    output logic id_0,
    input  uwire id_1,
    input  tri0  id_2,
    output wor   id_3
);
  always id_0 = -1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_3,
      id_3,
      id_3
  );
  assign modCall_1.id_3 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_4 = id_2;
  parameter id_9 = (-1'b0);
endmodule
module module_3 #(
    parameter id_1 = 32'd76,
    parameter id_3 = 32'd40
) (
    _id_1,
    id_2,
    _id_3
);
  output wire _id_3;
  inout wire id_2;
  input wire _id_1;
  logic [id_3 : ~  id_1] id_4;
  module_2 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
  wire id_5;
  initial begin : LABEL_0
    id_4 <= id_1;
  end
  integer id_6;
  ;
endmodule
