Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Thu Apr 14 14:37:23 2022
| Host         : ajit7 running 64-bit Ubuntu 16.04.7 LTS
| Command      : report_timing_summary -file timing.postsynth.rpt -nworst 4
| Design       : fpga_top
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.806     -587.257                    222                42016        0.014        0.000                      0                42016        1.100        0.000                       0                 13915  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_p                 {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_0  {0.000 6.250}        12.500          80.000          
  clkfbout_clk_wiz_0  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_p                                                                                                                                                                   1.100        0.000                       0                     1  
  clk_out1_clk_wiz_0       -2.806     -587.257                    222                42016        0.014        0.000                      0                42016        5.482        0.000                       0                 13911  
  clkfbout_clk_wiz_0                                                                                                                                                    3.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_p
  To Clock:  clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929                clocking/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000               clocking/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100                clocking/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100                clocking/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :          222  Failing Endpoints,  Worst Slack       -2.806ns,  Total Violation     -587.257ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.482ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.806ns  (required time - arrival time)
  Source:                 ahir_inst/convTransposeA_instance/x__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ahir_inst/convTransposeA_instance/x__10/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.098ns  (logic 12.121ns (85.979%)  route 1.977ns (14.021%))
  Logic Levels:           14  (CARRY4=8 DSP48E1=4 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.149ns = ( 10.351 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.657ns
    Clock Pessimism Removal (CPR):    -0.654ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.584     1.416    clocking/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.216    -3.800 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.466    -3.334    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.093    -3.241 r  clocking/inst/clkout1_buf/O
                         net (fo=13962, unplaced)     0.584    -2.657    ahir_inst/convTransposeA_instance/clk_out1
                         DSP48E1                                      r  ahir_inst/convTransposeA_instance/x__2/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     0.344 r  ahir_inst/convTransposeA_instance/x__2/PCOUT[47]
                         net (fo=1, unplaced)         0.050     0.394    ahir_inst/convTransposeA_instance/x__2_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     1.613 r  ahir_inst/convTransposeA_instance/x__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000     1.613    ahir_inst/convTransposeA_instance/x__3_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     2.690 f  ahir_inst/convTransposeA_instance/x__4/P[0]
                         net (fo=2, unplaced)         0.466     3.155    ahir_inst/convTransposeA_instance/x__4_n_105
                         LUT1 (Prop_lut1_I0_O)        0.043     3.198 r  ahir_inst/convTransposeA_instance/x__5_i_38/O
                         net (fo=1, unplaced)         0.000     3.198    ahir_inst/convTransposeA_instance/x__5_i_38_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.465 r  ahir_inst/convTransposeA_instance/x__5_i_5/CO[3]
                         net (fo=1, unplaced)         0.007     3.472    ahir_inst/convTransposeA_instance/x__5_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.525 r  ahir_inst/convTransposeA_instance/x__5_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     3.525    ahir_inst/convTransposeA_instance/x__5_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.578 r  ahir_inst/convTransposeA_instance/x__5_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.578    ahir_inst/convTransposeA_instance/x__5_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     3.751 r  ahir_inst/convTransposeA_instance/x__5_i_2/O[1]
                         net (fo=1, unplaced)         0.466     4.217    ahir_inst/convTransposeA_instance/x__5_i_2_n_6
                         DSP48E1 (Prop_dsp48e1_B[12]_P[1])
                                                      2.687     6.904 r  ahir_inst/convTransposeA_instance/x__5/P[1]
                         net (fo=1, unplaced)         0.466     7.370    ahir_inst/convTransposeA_instance/x__5_n_104
                         LUT2 (Prop_lut2_I1_O)        0.043     7.413 r  ahir_inst/convTransposeA_instance/x__9_i_26/O
                         net (fo=1, unplaced)         0.000     7.413    ahir_inst/convTransposeA_instance/x__9_i_26_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.680 r  ahir_inst/convTransposeA_instance/x__9_i_5/CO[3]
                         net (fo=1, unplaced)         0.007     7.687    ahir_inst/convTransposeA_instance/x__9_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.740 r  ahir_inst/convTransposeA_instance/x__9_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     7.740    ahir_inst/convTransposeA_instance/x__9_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.793 r  ahir_inst/convTransposeA_instance/x__9_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     7.793    ahir_inst/convTransposeA_instance/x__9_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     7.966 r  ahir_inst/convTransposeA_instance/x__9_i_2/O[1]
                         net (fo=1, unplaced)         0.466     8.431    ahir_inst/convTransposeA_instance/x__9_i_2_n_6
                         DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[0])
                                                      2.959    11.390 r  ahir_inst/convTransposeA_instance/x__9/PCOUT[0]
                         net (fo=1, unplaced)         0.050    11.440    ahir_inst/convTransposeA_instance/x__9_n_153
                         DSP48E1                                      r  ahir_inst/convTransposeA_instance/x__10/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.439    13.674    clocking/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287     9.387 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.442     9.829    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.083     9.912 r  clocking/inst/clkout1_buf/O
                         net (fo=13962, unplaced)     0.439    10.351    ahir_inst/convTransposeA_instance/clk_out1
                         DSP48E1                                      r  ahir_inst/convTransposeA_instance/x__10/CLK
                         clock pessimism             -0.654     9.698    
                         clock uncertainty           -0.069     9.629    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -0.995     8.634    ahir_inst/convTransposeA_instance/x__10
  -------------------------------------------------------------------
                         required time                          8.634    
                         arrival time                         -11.440    
  -------------------------------------------------------------------
                         slack                                 -2.806    

Slack (VIOLATED) :        -2.806ns  (required time - arrival time)
  Source:                 ahir_inst/convTransposeA_instance/x__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ahir_inst/convTransposeA_instance/x__10/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.098ns  (logic 12.121ns (85.979%)  route 1.977ns (14.021%))
  Logic Levels:           14  (CARRY4=8 DSP48E1=4 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.149ns = ( 10.351 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.657ns
    Clock Pessimism Removal (CPR):    -0.654ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.584     1.416    clocking/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.216    -3.800 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.466    -3.334    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.093    -3.241 r  clocking/inst/clkout1_buf/O
                         net (fo=13962, unplaced)     0.584    -2.657    ahir_inst/convTransposeA_instance/clk_out1
                         DSP48E1                                      r  ahir_inst/convTransposeA_instance/x__2/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     0.344 r  ahir_inst/convTransposeA_instance/x__2/PCOUT[47]
                         net (fo=1, unplaced)         0.050     0.394    ahir_inst/convTransposeA_instance/x__2_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     1.613 r  ahir_inst/convTransposeA_instance/x__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000     1.613    ahir_inst/convTransposeA_instance/x__3_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     2.690 f  ahir_inst/convTransposeA_instance/x__4/P[0]
                         net (fo=2, unplaced)         0.466     3.155    ahir_inst/convTransposeA_instance/x__4_n_105
                         LUT1 (Prop_lut1_I0_O)        0.043     3.198 r  ahir_inst/convTransposeA_instance/x__5_i_38/O
                         net (fo=1, unplaced)         0.000     3.198    ahir_inst/convTransposeA_instance/x__5_i_38_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.465 r  ahir_inst/convTransposeA_instance/x__5_i_5/CO[3]
                         net (fo=1, unplaced)         0.007     3.472    ahir_inst/convTransposeA_instance/x__5_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.525 r  ahir_inst/convTransposeA_instance/x__5_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     3.525    ahir_inst/convTransposeA_instance/x__5_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.578 r  ahir_inst/convTransposeA_instance/x__5_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.578    ahir_inst/convTransposeA_instance/x__5_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     3.751 r  ahir_inst/convTransposeA_instance/x__5_i_2/O[1]
                         net (fo=1, unplaced)         0.466     4.217    ahir_inst/convTransposeA_instance/x__5_i_2_n_6
                         DSP48E1 (Prop_dsp48e1_B[12]_P[1])
                                                      2.687     6.904 f  ahir_inst/convTransposeA_instance/x__5/P[1]
                         net (fo=1, unplaced)         0.466     7.370    ahir_inst/convTransposeA_instance/x__5_n_104
                         LUT2 (Prop_lut2_I1_O)        0.043     7.413 r  ahir_inst/convTransposeA_instance/x__9_i_26/O
                         net (fo=1, unplaced)         0.000     7.413    ahir_inst/convTransposeA_instance/x__9_i_26_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.680 r  ahir_inst/convTransposeA_instance/x__9_i_5/CO[3]
                         net (fo=1, unplaced)         0.007     7.687    ahir_inst/convTransposeA_instance/x__9_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.740 r  ahir_inst/convTransposeA_instance/x__9_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     7.740    ahir_inst/convTransposeA_instance/x__9_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.793 r  ahir_inst/convTransposeA_instance/x__9_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     7.793    ahir_inst/convTransposeA_instance/x__9_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     7.966 r  ahir_inst/convTransposeA_instance/x__9_i_2/O[1]
                         net (fo=1, unplaced)         0.466     8.431    ahir_inst/convTransposeA_instance/x__9_i_2_n_6
                         DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[0])
                                                      2.959    11.390 r  ahir_inst/convTransposeA_instance/x__9/PCOUT[0]
                         net (fo=1, unplaced)         0.050    11.440    ahir_inst/convTransposeA_instance/x__9_n_153
                         DSP48E1                                      r  ahir_inst/convTransposeA_instance/x__10/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.439    13.674    clocking/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287     9.387 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.442     9.829    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.083     9.912 r  clocking/inst/clkout1_buf/O
                         net (fo=13962, unplaced)     0.439    10.351    ahir_inst/convTransposeA_instance/clk_out1
                         DSP48E1                                      r  ahir_inst/convTransposeA_instance/x__10/CLK
                         clock pessimism             -0.654     9.698    
                         clock uncertainty           -0.069     9.629    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -0.995     8.634    ahir_inst/convTransposeA_instance/x__10
  -------------------------------------------------------------------
                         required time                          8.634    
                         arrival time                         -11.440    
  -------------------------------------------------------------------
                         slack                                 -2.806    

Slack (VIOLATED) :        -2.806ns  (required time - arrival time)
  Source:                 ahir_inst/convTransposeA_instance/x__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ahir_inst/convTransposeA_instance/x__10/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.098ns  (logic 12.121ns (85.979%)  route 1.977ns (14.021%))
  Logic Levels:           14  (CARRY4=8 DSP48E1=4 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.149ns = ( 10.351 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.657ns
    Clock Pessimism Removal (CPR):    -0.654ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.584     1.416    clocking/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.216    -3.800 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.466    -3.334    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.093    -3.241 r  clocking/inst/clkout1_buf/O
                         net (fo=13962, unplaced)     0.584    -2.657    ahir_inst/convTransposeA_instance/clk_out1
                         DSP48E1                                      r  ahir_inst/convTransposeA_instance/x__2/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     0.344 r  ahir_inst/convTransposeA_instance/x__2/PCOUT[47]
                         net (fo=1, unplaced)         0.050     0.394    ahir_inst/convTransposeA_instance/x__2_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     1.613 r  ahir_inst/convTransposeA_instance/x__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000     1.613    ahir_inst/convTransposeA_instance/x__3_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     2.690 f  ahir_inst/convTransposeA_instance/x__4/P[0]
                         net (fo=2, unplaced)         0.466     3.155    ahir_inst/convTransposeA_instance/x__4_n_105
                         LUT1 (Prop_lut1_I0_O)        0.043     3.198 r  ahir_inst/convTransposeA_instance/x__5_i_38/O
                         net (fo=1, unplaced)         0.000     3.198    ahir_inst/convTransposeA_instance/x__5_i_38_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.465 r  ahir_inst/convTransposeA_instance/x__5_i_5/CO[3]
                         net (fo=1, unplaced)         0.007     3.472    ahir_inst/convTransposeA_instance/x__5_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.525 r  ahir_inst/convTransposeA_instance/x__5_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     3.525    ahir_inst/convTransposeA_instance/x__5_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.578 r  ahir_inst/convTransposeA_instance/x__5_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.578    ahir_inst/convTransposeA_instance/x__5_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     3.751 r  ahir_inst/convTransposeA_instance/x__5_i_2/O[1]
                         net (fo=1, unplaced)         0.466     4.217    ahir_inst/convTransposeA_instance/x__5_i_2_n_6
                         DSP48E1 (Prop_dsp48e1_B[12]_P[1])
                                                      2.687     6.904 r  ahir_inst/convTransposeA_instance/x__5/P[1]
                         net (fo=1, unplaced)         0.466     7.370    ahir_inst/convTransposeA_instance/x__5_n_104
                         LUT2 (Prop_lut2_I1_O)        0.043     7.413 r  ahir_inst/convTransposeA_instance/x__9_i_26/O
                         net (fo=1, unplaced)         0.000     7.413    ahir_inst/convTransposeA_instance/x__9_i_26_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.680 r  ahir_inst/convTransposeA_instance/x__9_i_5/CO[3]
                         net (fo=1, unplaced)         0.007     7.687    ahir_inst/convTransposeA_instance/x__9_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.740 r  ahir_inst/convTransposeA_instance/x__9_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     7.740    ahir_inst/convTransposeA_instance/x__9_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.793 f  ahir_inst/convTransposeA_instance/x__9_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     7.793    ahir_inst/convTransposeA_instance/x__9_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     7.966 r  ahir_inst/convTransposeA_instance/x__9_i_2/O[1]
                         net (fo=1, unplaced)         0.466     8.431    ahir_inst/convTransposeA_instance/x__9_i_2_n_6
                         DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[0])
                                                      2.959    11.390 r  ahir_inst/convTransposeA_instance/x__9/PCOUT[0]
                         net (fo=1, unplaced)         0.050    11.440    ahir_inst/convTransposeA_instance/x__9_n_153
                         DSP48E1                                      r  ahir_inst/convTransposeA_instance/x__10/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.439    13.674    clocking/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287     9.387 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.442     9.829    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.083     9.912 r  clocking/inst/clkout1_buf/O
                         net (fo=13962, unplaced)     0.439    10.351    ahir_inst/convTransposeA_instance/clk_out1
                         DSP48E1                                      r  ahir_inst/convTransposeA_instance/x__10/CLK
                         clock pessimism             -0.654     9.698    
                         clock uncertainty           -0.069     9.629    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -0.995     8.634    ahir_inst/convTransposeA_instance/x__10
  -------------------------------------------------------------------
                         required time                          8.634    
                         arrival time                         -11.440    
  -------------------------------------------------------------------
                         slack                                 -2.806    

Slack (VIOLATED) :        -2.806ns  (required time - arrival time)
  Source:                 ahir_inst/convTransposeA_instance/x__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ahir_inst/convTransposeA_instance/x__10/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.098ns  (logic 12.121ns (85.979%)  route 1.977ns (14.021%))
  Logic Levels:           14  (CARRY4=8 DSP48E1=4 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.149ns = ( 10.351 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.657ns
    Clock Pessimism Removal (CPR):    -0.654ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.584     1.416    clocking/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.216    -3.800 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.466    -3.334    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.093    -3.241 r  clocking/inst/clkout1_buf/O
                         net (fo=13962, unplaced)     0.584    -2.657    ahir_inst/convTransposeA_instance/clk_out1
                         DSP48E1                                      r  ahir_inst/convTransposeA_instance/x__2/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     0.344 r  ahir_inst/convTransposeA_instance/x__2/PCOUT[47]
                         net (fo=1, unplaced)         0.050     0.394    ahir_inst/convTransposeA_instance/x__2_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     1.613 r  ahir_inst/convTransposeA_instance/x__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000     1.613    ahir_inst/convTransposeA_instance/x__3_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     2.690 f  ahir_inst/convTransposeA_instance/x__4/P[0]
                         net (fo=2, unplaced)         0.466     3.155    ahir_inst/convTransposeA_instance/x__4_n_105
                         LUT1 (Prop_lut1_I0_O)        0.043     3.198 r  ahir_inst/convTransposeA_instance/x__5_i_38/O
                         net (fo=1, unplaced)         0.000     3.198    ahir_inst/convTransposeA_instance/x__5_i_38_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.465 r  ahir_inst/convTransposeA_instance/x__5_i_5/CO[3]
                         net (fo=1, unplaced)         0.007     3.472    ahir_inst/convTransposeA_instance/x__5_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.525 r  ahir_inst/convTransposeA_instance/x__5_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     3.525    ahir_inst/convTransposeA_instance/x__5_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.578 r  ahir_inst/convTransposeA_instance/x__5_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.578    ahir_inst/convTransposeA_instance/x__5_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     3.751 r  ahir_inst/convTransposeA_instance/x__5_i_2/O[1]
                         net (fo=1, unplaced)         0.466     4.217    ahir_inst/convTransposeA_instance/x__5_i_2_n_6
                         DSP48E1 (Prop_dsp48e1_B[12]_P[1])
                                                      2.687     6.904 f  ahir_inst/convTransposeA_instance/x__5/P[1]
                         net (fo=1, unplaced)         0.466     7.370    ahir_inst/convTransposeA_instance/x__5_n_104
                         LUT2 (Prop_lut2_I1_O)        0.043     7.413 r  ahir_inst/convTransposeA_instance/x__9_i_26/O
                         net (fo=1, unplaced)         0.000     7.413    ahir_inst/convTransposeA_instance/x__9_i_26_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.680 r  ahir_inst/convTransposeA_instance/x__9_i_5/CO[3]
                         net (fo=1, unplaced)         0.007     7.687    ahir_inst/convTransposeA_instance/x__9_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.740 r  ahir_inst/convTransposeA_instance/x__9_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     7.740    ahir_inst/convTransposeA_instance/x__9_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.793 f  ahir_inst/convTransposeA_instance/x__9_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     7.793    ahir_inst/convTransposeA_instance/x__9_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     7.966 r  ahir_inst/convTransposeA_instance/x__9_i_2/O[1]
                         net (fo=1, unplaced)         0.466     8.431    ahir_inst/convTransposeA_instance/x__9_i_2_n_6
                         DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[0])
                                                      2.959    11.390 r  ahir_inst/convTransposeA_instance/x__9/PCOUT[0]
                         net (fo=1, unplaced)         0.050    11.440    ahir_inst/convTransposeA_instance/x__9_n_153
                         DSP48E1                                      r  ahir_inst/convTransposeA_instance/x__10/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.439    13.674    clocking/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287     9.387 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.442     9.829    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.083     9.912 r  clocking/inst/clkout1_buf/O
                         net (fo=13962, unplaced)     0.439    10.351    ahir_inst/convTransposeA_instance/clk_out1
                         DSP48E1                                      r  ahir_inst/convTransposeA_instance/x__10/CLK
                         clock pessimism             -0.654     9.698    
                         clock uncertainty           -0.069     9.629    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -0.995     8.634    ahir_inst/convTransposeA_instance/x__10
  -------------------------------------------------------------------
                         required time                          8.634    
                         arrival time                         -11.440    
  -------------------------------------------------------------------
                         slack                                 -2.806    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 uart_inst/uart_inst/baseInst/bg/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            uart_inst/uart_inst/baseInst/bg/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.162ns (70.302%)  route 0.068ns (29.698%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    -0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.114     0.481    clocking/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.786    -1.304 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.231    -1.074    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.048 r  clocking/inst/clkout1_buf/O
                         net (fo=13962, unplaced)     0.114    -0.934    uart_inst/uart_inst/baseInst/bg/clk_out1
                         FDRE                                         r  uart_inst/uart_inst/baseInst/bg/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100    -0.834 r  uart_inst/uart_inst/baseInst/bg/counter_reg[12]/Q
                         net (fo=4, unplaced)         0.068    -0.765    uart_inst/uart_inst/baseInst/bg/counter_reg_n_0_[12]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.062    -0.703 r  uart_inst/uart_inst/baseInst/bg/_inferred__1/i__carry__2/O[1]
                         net (fo=1, unplaced)         0.000    -0.703    uart_inst/uart_inst/baseInst/bg/counter[13]
                         FDRE                                         r  uart_inst/uart_inst/baseInst/bg/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.259     0.705    clocking/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.090    -1.385 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.243    -1.142    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.030    -1.112 r  clocking/inst/clkout1_buf/O
                         net (fo=13962, unplaced)     0.259    -0.853    uart_inst/uart_inst/baseInst/bg/clk_out1
                         FDRE                                         r  uart_inst/uart_inst/baseInst/bg/counter_reg[13]/C
                         clock pessimism              0.065    -0.789    
                         FDRE (Hold_fdre_C_D)         0.071    -0.718    uart_inst/uart_inst/baseInst/bg/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          0.718    
                         arrival time                          -0.703    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 uart_inst/uart_inst/baseInst/bg/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            uart_inst/uart_inst/baseInst/bg/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.162ns (70.302%)  route 0.068ns (29.698%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    -0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.114     0.481    clocking/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.786    -1.304 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.231    -1.074    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.048 r  clocking/inst/clkout1_buf/O
                         net (fo=13962, unplaced)     0.114    -0.934    uart_inst/uart_inst/baseInst/bg/clk_out1
                         FDRE                                         r  uart_inst/uart_inst/baseInst/bg/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100    -0.834 f  uart_inst/uart_inst/baseInst/bg/counter_reg[12]/Q
                         net (fo=4, unplaced)         0.068    -0.765    uart_inst/uart_inst/baseInst/bg/counter_reg_n_0_[12]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.062    -0.703 r  uart_inst/uart_inst/baseInst/bg/_inferred__1/i__carry__2/O[1]
                         net (fo=1, unplaced)         0.000    -0.703    uart_inst/uart_inst/baseInst/bg/counter[13]
                         FDRE                                         r  uart_inst/uart_inst/baseInst/bg/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.259     0.705    clocking/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.090    -1.385 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.243    -1.142    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.030    -1.112 r  clocking/inst/clkout1_buf/O
                         net (fo=13962, unplaced)     0.259    -0.853    uart_inst/uart_inst/baseInst/bg/clk_out1
                         FDRE                                         r  uart_inst/uart_inst/baseInst/bg/counter_reg[13]/C
                         clock pessimism              0.065    -0.789    
                         FDRE (Hold_fdre_C_D)         0.071    -0.718    uart_inst/uart_inst/baseInst/bg/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          0.718    
                         arrival time                          -0.703    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 uart_inst/uart_inst/baseInst/bg/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            uart_inst/uart_inst/baseInst/bg/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.162ns (70.302%)  route 0.068ns (29.698%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    -0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.114     0.481    clocking/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.786    -1.304 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.231    -1.074    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.048 r  clocking/inst/clkout1_buf/O
                         net (fo=13962, unplaced)     0.114    -0.934    uart_inst/uart_inst/baseInst/bg/clk_out1
                         FDRE                                         r  uart_inst/uart_inst/baseInst/bg/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100    -0.834 r  uart_inst/uart_inst/baseInst/bg/counter_reg[12]/Q
                         net (fo=4, unplaced)         0.068    -0.765    uart_inst/uart_inst/baseInst/bg/counter_reg_n_0_[12]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.062    -0.703 f  uart_inst/uart_inst/baseInst/bg/_inferred__1/i__carry__2/O[1]
                         net (fo=1, unplaced)         0.000    -0.703    uart_inst/uart_inst/baseInst/bg/counter[13]
                         FDRE                                         f  uart_inst/uart_inst/baseInst/bg/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.259     0.705    clocking/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.090    -1.385 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.243    -1.142    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.030    -1.112 r  clocking/inst/clkout1_buf/O
                         net (fo=13962, unplaced)     0.259    -0.853    uart_inst/uart_inst/baseInst/bg/clk_out1
                         FDRE                                         r  uart_inst/uart_inst/baseInst/bg/counter_reg[13]/C
                         clock pessimism              0.065    -0.789    
                         FDRE (Hold_fdre_C_D)         0.071    -0.718    uart_inst/uart_inst/baseInst/bg/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          0.718    
                         arrival time                          -0.703    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 uart_inst/uart_inst/baseInst/bg/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            uart_inst/uart_inst/baseInst/bg/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.162ns (70.302%)  route 0.068ns (29.698%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    -0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.114     0.481    clocking/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.786    -1.304 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.231    -1.074    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.048 r  clocking/inst/clkout1_buf/O
                         net (fo=13962, unplaced)     0.114    -0.934    uart_inst/uart_inst/baseInst/bg/clk_out1
                         FDRE                                         r  uart_inst/uart_inst/baseInst/bg/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100    -0.834 f  uart_inst/uart_inst/baseInst/bg/counter_reg[12]/Q
                         net (fo=4, unplaced)         0.068    -0.765    uart_inst/uart_inst/baseInst/bg/counter_reg_n_0_[12]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.062    -0.703 f  uart_inst/uart_inst/baseInst/bg/_inferred__1/i__carry__2/O[1]
                         net (fo=1, unplaced)         0.000    -0.703    uart_inst/uart_inst/baseInst/bg/counter[13]
                         FDRE                                         f  uart_inst/uart_inst/baseInst/bg/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.259     0.705    clocking/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.090    -1.385 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.243    -1.142    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.030    -1.112 r  clocking/inst/clkout1_buf/O
                         net (fo=13962, unplaced)     0.259    -0.853    uart_inst/uart_inst/baseInst/bg/clk_out1
                         FDRE                                         r  uart_inst/uart_inst/baseInst/bg/counter_reg[13]/C
                         clock pessimism              0.065    -0.789    
                         FDRE (Hold_fdre_C_D)         0.071    -0.718    uart_inst/uart_inst/baseInst/bg/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          0.718    
                         arrival time                          -0.703    
  -------------------------------------------------------------------
                         slack                                  0.014    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { clocking/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         12.500      10.661               ahir_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       12.500      200.860              clocking/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         6.250       5.482                ahir_inst/MemorySpace_memory_space_6/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         6.250       5.482                ahir_inst/MemorySpace_memory_space_6/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_0_1_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clocking/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I              n/a            1.409         5.000       3.592                clocking/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       5.000       95.000               clocking/inst/mmcm_adv_inst/CLKFBIN



