#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Dec 11 05:23:56 2024
# Process ID: 4744
# Current directory: /home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c
# Command line: vivado -mode batch -source build.tcl
# Log file: /home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/vivado.log
# Journal file: /home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/vivado.jou
# Running On        :eecs-digital-29
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04.1 LTS
# Processor Detail  :13th Gen Intel(R) Core(TM) i7-13700
# CPU Frequency     :800.283 MHz
# CPU Physical cores:16
# CPU Logical cores :24
# Host memory       :33325 MB
# Swap memory       :8589 MB
# Total Virtual     :41915 MB
# Available Virtual :40887 MB
#-----------------------------------------------------------
source build.tcl
# set_param general.maxThreads 4
# set partNum xc7s50csga324-1
# set outputDir obj
# file mkdir $outputDir
# set files [glob -nocomplain "$outputDir/*"]
# if {[llength $files] != 0} {
#     # clear folder contents
#     puts "deleting contents of $outputDir"
#     file delete -force {*}[glob -directory $outputDir *];
# } else {
#     puts "$outputDir is empty"
# }
obj is empty
# set sources_sv [ glob ./hdl/*.sv ]
# read_verilog -sv $sources_sv
# set sources_v [ glob -nocomplain ./hdl/*.v ]
# if {[llength $sources_v] > 0 } {
#     read_verilog $sources_v
# }
# read_xdc [ glob ./xdc/*.xdc ]
# set sources_mem [ glob -nocomplain ./data/*.mem ]
# if {[llength $sources_mem] > 0} {
#     read_mem $sources_mem
# }
# set_part $partNum
INFO: [Coretcl 2-1500] The part has been set to 'xc7s50csga324-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# set sources_ip [ glob -nocomplain -directory ./ip -tails * ]
# puts $sources_ip

# foreach ip_source $sources_ip {
#     if {[file isdirectory ./ip/$ip_source]} {
# 	read_ip ./ip/$ip_source/$ip_source.xci
#     }
# }
WARNING: [Coretcl 2-176] No IPs found
# generate_target all [get_ips]
WARNING: [Coretcl 2-176] No IPs found
# synth_ip [get_ips]
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
# synth_design -top top_level -part $partNum -verbose
Command: synth_design -top top_level -part xc7s50csga324-1 -verbose
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Device 21-9227] Part: xc7s50csga324-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4776
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2166.527 ; gain = 404.680 ; free physical = 27637 ; free virtual = 37593
---------------------------------------------------------------------------------
WARNING: [Synth 8-6901] identifier 'TOTAL_PIXELS' is used before its declaration [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/video_sig_gen.sv:15]
WARNING: [Synth 8-6901] identifier 'TOTAL_LINES' is used before its declaration [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/video_sig_gen.sv:16]
WARNING: [Synth 8-11067] parameter 'COMPRESSED__' declared inside package 'constants' shall be treated as localparam [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/constants.sv:24]
WARNING: [Synth 8-11067] parameter 'COMPRESSED_A' declared inside package 'constants' shall be treated as localparam [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/constants.sv:25]
WARNING: [Synth 8-11067] parameter 'COMPRESSED_B' declared inside package 'constants' shall be treated as localparam [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/constants.sv:26]
WARNING: [Synth 8-11067] parameter 'COMPRESSED_C' declared inside package 'constants' shall be treated as localparam [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/constants.sv:27]
WARNING: [Synth 8-11067] parameter 'COMPRESSED_D' declared inside package 'constants' shall be treated as localparam [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/constants.sv:28]
WARNING: [Synth 8-11067] parameter 'COMPRESSED_E' declared inside package 'constants' shall be treated as localparam [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/constants.sv:29]
WARNING: [Synth 8-11067] parameter 'COMPRESSED_G' declared inside package 'constants' shall be treated as localparam [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/constants.sv:30]
WARNING: [Synth 8-11067] parameter 'COMPRESSED_H' declared inside package 'constants' shall be treated as localparam [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/constants.sv:31]
WARNING: [Synth 8-11067] parameter 'COMPRESSED_I' declared inside package 'constants' shall be treated as localparam [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/constants.sv:32]
WARNING: [Synth 8-11067] parameter 'COMPRESSED_J' declared inside package 'constants' shall be treated as localparam [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/constants.sv:33]
WARNING: [Synth 8-11067] parameter 'COMPRESSED_L' declared inside package 'constants' shall be treated as localparam [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/constants.sv:34]
WARNING: [Synth 8-11067] parameter 'COMPRESSED_N' declared inside package 'constants' shall be treated as localparam [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/constants.sv:35]
WARNING: [Synth 8-11067] parameter 'COMPRESSED_O' declared inside package 'constants' shall be treated as localparam [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/constants.sv:36]
WARNING: [Synth 8-11067] parameter 'COMPRESSED_P' declared inside package 'constants' shall be treated as localparam [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/constants.sv:37]
WARNING: [Synth 8-11067] parameter 'COMPRESSED_Q' declared inside package 'constants' shall be treated as localparam [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/constants.sv:38]
WARNING: [Synth 8-11067] parameter 'COMPRESSED_R' declared inside package 'constants' shall be treated as localparam [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/constants.sv:39]
WARNING: [Synth 8-11067] parameter 'COMPRESSED_S' declared inside package 'constants' shall be treated as localparam [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/constants.sv:40]
WARNING: [Synth 8-11067] parameter 'COMPRESSED_T' declared inside package 'constants' shall be treated as localparam [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/constants.sv:41]
WARNING: [Synth 8-11067] parameter 'COMPRESSED_U' declared inside package 'constants' shall be treated as localparam [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/constants.sv:42]
WARNING: [Synth 8-11067] parameter 'COMPRESSED_W' declared inside package 'constants' shall be treated as localparam [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/constants.sv:43]
WARNING: [Synth 8-11067] parameter 'COMPRESSED_X' declared inside package 'constants' shall be treated as localparam [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/constants.sv:44]
WARNING: [Synth 8-11067] parameter 'OP_REG' declared inside package 'constants' shall be treated as localparam [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/constants.sv:47]
WARNING: [Synth 8-11067] parameter 'OP_IMM' declared inside package 'constants' shall be treated as localparam [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/constants.sv:48]
WARNING: [Synth 8-11067] parameter 'OP_LOAD' declared inside package 'constants' shall be treated as localparam [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/constants.sv:49]
WARNING: [Synth 8-11067] parameter 'OP_STORE' declared inside package 'constants' shall be treated as localparam [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/constants.sv:50]
WARNING: [Synth 8-11067] parameter 'OP_BRANCH' declared inside package 'constants' shall be treated as localparam [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/constants.sv:51]
WARNING: [Synth 8-11067] parameter 'OP_JAL' declared inside package 'constants' shall be treated as localparam [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/constants.sv:52]
WARNING: [Synth 8-11067] parameter 'OP_JALR' declared inside package 'constants' shall be treated as localparam [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/constants.sv:53]
WARNING: [Synth 8-11067] parameter 'OP_LUI' declared inside package 'constants' shall be treated as localparam [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/constants.sv:54]
WARNING: [Synth 8-11067] parameter 'OP_AUIPC' declared inside package 'constants' shall be treated as localparam [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/constants.sv:55]
WARNING: [Synth 8-11067] parameter 'F3_ADD_SUB' declared inside package 'constants' shall be treated as localparam [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/constants.sv:59]
WARNING: [Synth 8-11067] parameter 'F3_XOR' declared inside package 'constants' shall be treated as localparam [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/constants.sv:60]
WARNING: [Synth 8-11067] parameter 'F3_OR' declared inside package 'constants' shall be treated as localparam [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/constants.sv:61]
WARNING: [Synth 8-11067] parameter 'F3_AND' declared inside package 'constants' shall be treated as localparam [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/constants.sv:62]
WARNING: [Synth 8-11067] parameter 'F3_SLL' declared inside package 'constants' shall be treated as localparam [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/constants.sv:63]
WARNING: [Synth 8-11067] parameter 'F3_SRL_SRA' declared inside package 'constants' shall be treated as localparam [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/constants.sv:64]
WARNING: [Synth 8-11067] parameter 'F3_SLT' declared inside package 'constants' shall be treated as localparam [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/constants.sv:65]
WARNING: [Synth 8-11067] parameter 'F3_SLTU' declared inside package 'constants' shall be treated as localparam [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/constants.sv:66]
WARNING: [Synth 8-11067] parameter 'F3_LB' declared inside package 'constants' shall be treated as localparam [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/constants.sv:69]
WARNING: [Synth 8-11067] parameter 'F3_LH' declared inside package 'constants' shall be treated as localparam [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/constants.sv:70]
WARNING: [Synth 8-11067] parameter 'F3_LW' declared inside package 'constants' shall be treated as localparam [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/constants.sv:71]
WARNING: [Synth 8-11067] parameter 'F3_LBU' declared inside package 'constants' shall be treated as localparam [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/constants.sv:72]
WARNING: [Synth 8-11067] parameter 'F3_LHU' declared inside package 'constants' shall be treated as localparam [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/constants.sv:73]
WARNING: [Synth 8-11067] parameter 'F3_SB' declared inside package 'constants' shall be treated as localparam [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/constants.sv:76]
WARNING: [Synth 8-11067] parameter 'F3_SH' declared inside package 'constants' shall be treated as localparam [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/constants.sv:77]
WARNING: [Synth 8-11067] parameter 'F3_SW' declared inside package 'constants' shall be treated as localparam [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/constants.sv:78]
WARNING: [Synth 8-11067] parameter 'F3_BEQ' declared inside package 'constants' shall be treated as localparam [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/constants.sv:81]
WARNING: [Synth 8-11067] parameter 'F3_BNE' declared inside package 'constants' shall be treated as localparam [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/constants.sv:82]
WARNING: [Synth 8-11067] parameter 'F3_BLT' declared inside package 'constants' shall be treated as localparam [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/constants.sv:83]
WARNING: [Synth 8-11067] parameter 'F3_BGE' declared inside package 'constants' shall be treated as localparam [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/constants.sv:84]
WARNING: [Synth 8-11067] parameter 'F3_BLTU' declared inside package 'constants' shall be treated as localparam [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/constants.sv:85]
WARNING: [Synth 8-11067] parameter 'F3_BGEU' declared inside package 'constants' shall be treated as localparam [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/constants.sv:86]
WARNING: [Synth 8-11067] parameter 'F7_ADD' declared inside package 'constants' shall be treated as localparam [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/constants.sv:89]
WARNING: [Synth 8-11067] parameter 'F7_SUB' declared inside package 'constants' shall be treated as localparam [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/constants.sv:90]
WARNING: [Synth 8-11067] parameter 'F7_SRL' declared inside package 'constants' shall be treated as localparam [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/constants.sv:91]
WARNING: [Synth 8-11067] parameter 'F7_SRA' declared inside package 'constants' shall be treated as localparam [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/constants.sv:92]
WARNING: [Synth 8-11067] parameter 'F7_IMM' declared inside package 'constants' shall be treated as localparam [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/constants.sv:93]
WARNING: [Synth 8-9661] initial value of parameter 'REG_WIDTH' is omitted [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/instruction_interpreter.sv:86]
INFO: [Synth 8-11241] undeclared symbol 'pc', assumed default net type 'wire' [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/assembler.sv:130]
WARNING: [Synth 8-8895] 'pc' is already implicitly declared on line 130 [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/assembler.sv:144]
WARNING: [Synth 8-6901] identifier 'inst_error' is used before its declaration [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/assembler.sv:24]
WARNING: [Synth 8-6901] identifier 'imm_error' is used before its declaration [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/assembler.sv:24]
WARNING: [Synth 8-6901] identifier 'reg_error' is used before its declaration [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/assembler.sv:24]
WARNING: [Synth 8-6901] identifier 'label_error' is used before its declaration [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/assembler.sv:24]
WARNING: [Synth 8-6901] identifier 'new_instruction_buffer' is used before its declaration [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/assembler.sv:25]
WARNING: [Synth 8-6901] identifier 'label_done' is used before its declaration [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/assembler.sv:26]
WARNING: [Synth 8-6901] identifier 'opcode_buffer' is used before its declaration [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/assembler.sv:48]
WARNING: [Synth 8-6901] identifier 'next_pc' is used before its declaration [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/riscv_processor.sv:289]
WARNING: [Synth 8-6901] identifier 'branch_taken' is used before its declaration [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/riscv_processor.sv:310]
WARNING: [Synth 8-6901] identifier 'load_result' is used before its declaration [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/riscv_processor.sv:510]
WARNING: [Synth 8-6901] identifier 'mapping_state' is used before its declaration [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/label_controller.sv:33]
WARNING: [Synth 8-6901] identifier 'SKIP' is used before its declaration [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/label_controller.sv:33]
WARNING: [Synth 8-6901] identifier 'CLEAN' is used before its declaration [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/label_controller.sv:43]
WARNING: [Synth 8-6901] identifier 'MAX_COUNT' is used before its declaration [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/counters.sv:26]
CRITICAL WARNING: [Synth 8-9339] data object 'ss_c' is already declared [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/top_level.sv:270]
INFO: [Synth 8-6826] previous declaration of 'ss_c' is from here [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/top_level.sv:159]
CRITICAL WARNING: [Synth 8-11152] second declaration of 'ss_c' is ignored [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/top_level.sv:270]
INFO: [Synth 8-6157] synthesizing module 'top_level' [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/top_level.sv:13]
INFO: [Synth 8-6157] synthesizing module 'hdmi_clk_wiz_720p' [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/hdmi_clk_wiz_720p.v:69]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:73643]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:73643]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:82388]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 37.125000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:82388]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_clk_wiz_720p' (0#1) [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/hdmi_clk_wiz_720p.v:69]
INFO: [Synth 8-6157] synthesizing module 'video_sig_gen' [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/video_sig_gen.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'video_sig_gen' (0#1) [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/video_sig_gen.sv:1]
WARNING: [Synth 8-689] width (11) of port connection 'hcount_out' does not match port width (21) of module 'video_sig_gen' [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/top_level.sv:65]
INFO: [Synth 8-6157] synthesizing module 'ps2_keyboard_interface' [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/ps2_keyboard_interface.sv:1]
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/ps2_keyboard_interface.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'ps2_keyboard_interface' (0#1) [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/ps2_keyboard_interface.sv:1]
INFO: [Synth 8-6157] synthesizing module 'translate_keypress' [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/translate_keypress.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'translate_keypress' (0#1) [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/translate_keypress.sv:1]
INFO: [Synth 8-6157] synthesizing module 'riscv_processor' [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/riscv_processor.sv:9]
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram' [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
	Parameter RAM_WIDTH bound to: 32 - type: integer 
	Parameter RAM_DEPTH bound to: 64 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: (null) - type: string 
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram' (0#1) [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
WARNING: [Synth 8-689] width (32) of port connection 'addra' does not match port width (6) of module 'xilinx_true_dual_port_read_first_2_clock_ram' [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/riscv_processor.sv:189]
WARNING: [Synth 8-689] width (32) of port connection 'addrb' does not match port width (6) of module 'xilinx_true_dual_port_read_first_2_clock_ram' [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/riscv_processor.sv:199]
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_read_first_1_clock_ram' [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/xilinx_true_dual_port_read_first_1_clock_ram.v:10]
	Parameter RAM_WIDTH bound to: 32 - type: integer 
	Parameter RAM_DEPTH bound to: 1024 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: dataMem.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'dataMem.mem' is read successfully [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/xilinx_true_dual_port_read_first_1_clock_ram.v:41]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_read_first_1_clock_ram' (0#1) [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/xilinx_true_dual_port_read_first_1_clock_ram.v:10]
WARNING: [Synth 8-689] width (32) of port connection 'addra' does not match port width (10) of module 'xilinx_true_dual_port_read_first_1_clock_ram' [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/riscv_processor.sv:216]
WARNING: [Synth 8-689] width (32) of port connection 'addrb' does not match port width (10) of module 'xilinx_true_dual_port_read_first_1_clock_ram' [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/riscv_processor.sv:225]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/control_unit.sv:1]
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/control_unit.sv:25]
INFO: [Synth 8-226] default block is never used [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/control_unit.sv:75]
INFO: [Synth 8-226] default block is never used [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/control_unit.sv:90]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (0#1) [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/control_unit.sv:1]
INFO: [Synth 8-6157] synthesizing module 'ALU' [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/ALU.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/ALU.sv:1]
INFO: [Synth 8-6157] synthesizing module 'branch_unit' [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/branch_unit.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'branch_unit' (0#1) [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/branch_unit.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Mem_ctrl_unit' [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/mem_ctrl_unit.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'Mem_ctrl_unit' (0#1) [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/mem_ctrl_unit.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'riscv_processor' (0#1) [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/riscv_processor.sv:9]
WARNING: [Synth 8-689] width (6) of port connection 'instruction_write_address' does not match port width (32) of module 'riscv_processor' [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/top_level.sv:173]
INFO: [Synth 8-6157] synthesizing module 'terminal_controller' [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/terminal_controller.sv:10]
	Parameter SCREEN_WIDTH bound to: 64 - type: integer 
	Parameter SCREEN_HEIGHT bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'terminal_controller' (0#1) [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/terminal_controller.sv:10]
INFO: [Synth 8-6157] synthesizing module 'character_sprites' [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/character_sprites.sv:10]
	Parameter SIZE bound to: 16 - type: integer 
	Parameter HEIGHT bound to: 1024 - type: integer 
	Parameter SCREEN_WIDTH bound to: 64 - type: integer 
	Parameter SCREEN_HEIGHT bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first' [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/xilinx_single_port_ram_read_first.v:10]
	Parameter RAM_WIDTH bound to: 8 - type: integer 
	Parameter RAM_DEPTH bound to: 4096 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: bubbleSort.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'bubbleSort.mem' is read successfully [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/xilinx_single_port_ram_read_first.v:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first' (0#1) [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/xilinx_single_port_ram_read_first.v:10]
WARNING: [Synth 8-689] width (13) of port connection 'addra' does not match port width (12) of module 'xilinx_single_port_ram_read_first' [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/character_sprites.sv:148]
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first__parameterized0' [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/xilinx_single_port_ram_read_first.v:10]
	Parameter RAM_WIDTH bound to: 8 - type: integer 
	Parameter RAM_DEPTH bound to: 65536 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: image.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'image.mem' is read successfully [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/xilinx_single_port_ram_read_first.v:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first__parameterized0' (0#1) [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/xilinx_single_port_ram_read_first.v:10]
WARNING: [Synth 8-689] width (14) of port connection 'addra' does not match port width (16) of module 'xilinx_single_port_ram_read_first__parameterized0' [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/character_sprites.sv:165]
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first__parameterized1' [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/xilinx_single_port_ram_read_first.v:10]
	Parameter RAM_WIDTH bound to: 24 - type: integer 
	Parameter RAM_DEPTH bound to: 256 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: palette.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'palette.mem' is read successfully [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/xilinx_single_port_ram_read_first.v:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first__parameterized1' (0#1) [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/xilinx_single_port_ram_read_first.v:10]
INFO: [Synth 8-6155] done synthesizing module 'character_sprites' (0#1) [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/character_sprites.sv:10]
INFO: [Synth 8-6157] synthesizing module 'visualizer' [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/visualizer.sv:10]
	Parameter SIZE bound to: 16 - type: integer 
	Parameter HEIGHT bound to: 1024 - type: integer 
	Parameter SCREEN_WIDTH bound to: 64 - type: integer 
	Parameter SCREEN_HEIGHT bound to: 42 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram__parameterized0' [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
	Parameter RAM_WIDTH bound to: 32 - type: integer 
	Parameter RAM_DEPTH bound to: 42 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: dataMem.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'dataMem.mem' is read successfully [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v:51]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram__parameterized0' (0#1) [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/visualizer.sv:134]
WARNING: [Synth 8-689] width (14) of port connection 'addra' does not match port width (16) of module 'xilinx_single_port_ram_read_first__parameterized0' [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/visualizer.sv:146]
INFO: [Synth 8-6155] done synthesizing module 'visualizer' (0#1) [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/visualizer.sv:10]
WARNING: [Synth 8-689] width (32) of port connection 'tg_addr' does not match port width (6) of module 'visualizer' [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/top_level.sv:238]
INFO: [Synth 8-6157] synthesizing module 'seven_segment_controller' [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/seven_segment_controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'bto7s' [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/seven_segment_controller.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'bto7s' (0#1) [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/seven_segment_controller.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment_controller' (0#1) [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/seven_segment_controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'evt_counter' [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/counters.sv:4]
	Parameter MAX_COUNT bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'evt_counter' (0#1) [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/counters.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/top_level.sv:328]
INFO: [Synth 8-6157] synthesizing module 'assembler' [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/assembler.sv:5]
	Parameter CHAR_PER_LINE bound to: 64 - type: integer 
	Parameter NUMBER_LINES bound to: 64 - type: integer 
	Parameter NUM_LABELS bound to: 8 - type: integer 
	Parameter LABEL_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'instruction_interpreter' [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/instruction_interpreter.sv:12]
INFO: [Synth 8-6157] synthesizing module 'get_inst' [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/instruction_interpreter.sv:85]
	Parameter REG_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'get_inst' (0#1) [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/instruction_interpreter.sv:85]
INFO: [Synth 8-6157] synthesizing module 'compress_letters' [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/instruction_interpreter.sv:140]
INFO: [Synth 8-6155] done synthesizing module 'compress_letters' (0#1) [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/instruction_interpreter.sv:140]
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/instruction_interpreter.sv:70]
INFO: [Synth 8-6155] done synthesizing module 'instruction_interpreter' (0#1) [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/instruction_interpreter.sv:12]
INFO: [Synth 8-6157] synthesizing module 'register_interpreter' [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/register_interpreter.sv:10]
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/register_interpreter.sv:38]
INFO: [Synth 8-6155] done synthesizing module 'register_interpreter' (0#1) [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/register_interpreter.sv:10]
INFO: [Synth 8-6157] synthesizing module 'immediate_interpreter' [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/immediate_interpreter.sv:12]
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/immediate_interpreter.sv:48]
INFO: [Synth 8-6155] done synthesizing module 'immediate_interpreter' (0#1) [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/immediate_interpreter.sv:12]
INFO: [Synth 8-6157] synthesizing module 'label_controller' [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/label_controller.sv:6]
	Parameter NUMBER_LINES bound to: 64 - type: integer 
	Parameter NUMBER_LETTERS bound to: 6 - type: integer 
	Parameter NUM_LABELS bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'label_storage' [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/label_controller.sv:86]
	Parameter NUMBER_LINES bound to: 64 - type: integer 
	Parameter NUMBER_LETTERS bound to: 6 - type: integer 
	Parameter STORAGE_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'label_storage' (0#1) [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/label_controller.sv:86]
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/label_controller.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'label_controller' (0#1) [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/label_controller.sv:6]
INFO: [Synth 8-6157] synthesizing module 'pc_mapping' [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/counters.sv:40]
	Parameter NUMBER_LINES bound to: 64 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/counters.sv:63]
INFO: [Synth 8-6155] done synthesizing module 'pc_mapping' (0#1) [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/counters.sv:40]
INFO: [Synth 8-6157] synthesizing module 'pc_counter' [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/counters.sv:20]
	Parameter NUMBER_LINES bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pc_counter' (0#1) [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/counters.sv:20]
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/assembler.sv:172]
INFO: [Synth 8-6155] done synthesizing module 'assembler' (0#1) [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/assembler.sv:5]
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_read_first_1_clock_ram__parameterized0' [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/xilinx_true_dual_port_read_first_1_clock_ram.v:10]
	Parameter RAM_WIDTH bound to: 8 - type: integer 
	Parameter RAM_DEPTH bound to: 4096 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: bubbleSort.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'bubbleSort.mem' is read successfully [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/xilinx_true_dual_port_read_first_1_clock_ram.v:41]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_read_first_1_clock_ram__parameterized0' (0#1) [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/xilinx_true_dual_port_read_first_1_clock_ram.v:10]
INFO: [Synth 8-6157] synthesizing module 'tmds_encoder' [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/tmds_encoder.sv:4]
INFO: [Synth 8-6157] synthesizing module 'tm_choice' [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/tm_choice.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'tm_choice' (0#1) [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/tm_choice.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'tmds_encoder' (0#1) [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/tmds_encoder.sv:4]
INFO: [Synth 8-6157] synthesizing module 'tmds_serializer' [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/tmds_serializer.sv:4]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100709]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100709]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2__parameterized0' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100709]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100709]
INFO: [Synth 8-6155] done synthesizing module 'tmds_serializer' (0#1) [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/tmds_serializer.sv:4]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:96472]
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:96472]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (0#1) [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/top_level.sv:13]
WARNING: [Synth 8-6014] Unused sequential element key_down_reg was removed.  [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/ps2_keyboard_interface.sv:47]
WARNING: [Synth 8-6014] Unused sequential element data_reg was removed.  [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/ps2_keyboard_interface.sv:61]
WARNING: [Synth 8-3848] Net keypress in module/entity translate_keypress does not have driver. [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/translate_keypress.sv:2]
WARNING: [Synth 8-6014] Unused sequential element f2d_inst_reg was removed.  [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/riscv_processor.sv:323]
WARNING: [Synth 8-6014] Unused sequential element f2d_pc_reg was removed.  [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/riscv_processor.sv:335]
WARNING: [Synth 8-6014] Unused sequential element d2e_reg_reg[rs1] was removed.  [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/riscv_processor.sv:391]
WARNING: [Synth 8-6014] Unused sequential element d2e_reg_reg[rs2] was removed.  [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/riscv_processor.sv:391]
WARNING: [Synth 8-6014] Unused sequential element d2e_inst_reg was removed.  [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/riscv_processor.sv:392]
WARNING: [Synth 8-6014] Unused sequential element d2e_pc_reg was removed.  [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/riscv_processor.sv:421]
WARNING: [Synth 8-6014] Unused sequential element e2m_inst_reg was removed.  [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/riscv_processor.sv:464]
WARNING: [Synth 8-6014] Unused sequential element e2m_pc_reg was removed.  [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/riscv_processor.sv:485]
WARNING: [Synth 8-6014] Unused sequential element mem1_mem2_reg_reg[mem_data] was removed.  [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/riscv_processor.sv:504]
WARNING: [Synth 8-6014] Unused sequential element mem1_mem2_inst_reg was removed.  [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/riscv_processor.sv:522]
WARNING: [Synth 8-6014] Unused sequential element mem1_mem2_pc_reg was removed.  [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/riscv_processor.sv:523]
WARNING: [Synth 8-6014] Unused sequential element mem2_wb_reg_reg[mem_data] was removed.  [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/riscv_processor.sv:223]
WARNING: [Synth 8-6014] Unused sequential element mem2_wb_inst_reg was removed.  [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/riscv_processor.sv:533]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/visualizer.sv:57]
WARNING: [Synth 8-3848] Net enable_processor in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/hdl/top_level.sv:155]
WARNING: [Synth 8-3917] design top_level has port rgb0[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[0] driven by constant 0
WARNING: [Synth 8-7129] Port isUtype in module immediate_interpreter is either unconnected or has no load
WARNING: [Synth 8-7129] Port character[13] in module terminal_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port character[12] in module terminal_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port character[11] in module terminal_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port character[10] in module terminal_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port character[9] in module terminal_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port character[8] in module terminal_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port character[7] in module terminal_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port character[6] in module terminal_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module Mem_ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module Mem_ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[6] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[4] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[3] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[2] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[1] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[0] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[31] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[30] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[29] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[28] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[27] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[26] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[25] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[24] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[23] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[22] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[21] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[20] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[19] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[18] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[17] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[16] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[15] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[14] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[13] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[12] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[11] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[10] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[9] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[8] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[7] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[6] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[4] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[3] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[2] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[1] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[0] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_write_address[31] in module riscv_processor is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_write_address[30] in module riscv_processor is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_write_address[29] in module riscv_processor is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_write_address[28] in module riscv_processor is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_write_address[27] in module riscv_processor is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_write_address[26] in module riscv_processor is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_write_address[25] in module riscv_processor is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_write_address[24] in module riscv_processor is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_write_address[23] in module riscv_processor is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_write_address[22] in module riscv_processor is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_write_address[21] in module riscv_processor is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_write_address[20] in module riscv_processor is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_write_address[19] in module riscv_processor is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_write_address[18] in module riscv_processor is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_write_address[17] in module riscv_processor is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_write_address[16] in module riscv_processor is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_write_address[15] in module riscv_processor is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_write_address[14] in module riscv_processor is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_write_address[13] in module riscv_processor is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_write_address[12] in module riscv_processor is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_write_address[11] in module riscv_processor is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_write_address[10] in module riscv_processor is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_write_address[9] in module riscv_processor is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_write_address[8] in module riscv_processor is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_write_address[7] in module riscv_processor is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_write_address[6] in module riscv_processor is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[1] in module top_level is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2300.496 ; gain = 538.648 ; free physical = 27471 ; free virtual = 37429
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2318.309 ; gain = 556.461 ; free physical = 27471 ; free virtual = 37429
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2318.309 ; gain = 556.461 ; free physical = 27471 ; free virtual = 37429
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2324.246 ; gain = 0.000 ; free physical = 27471 ; free virtual = 37429
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/xdc/top_level.xdc]
Finished Parsing XDC File [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/xdc/top_level.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/xdc/top_level.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2431.047 ; gain = 0.000 ; free physical = 27463 ; free virtual = 37421
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2431.047 ; gain = 0.000 ; free physical = 27463 ; free virtual = 37421
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2431.047 ; gain = 669.199 ; free physical = 27455 ; free virtual = 37413
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2431.047 ; gain = 669.199 ; free physical = 27455 ; free virtual = 37413
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2431.047 ; gain = 669.199 ; free physical = 27455 ; free virtual = 37413
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ps2_keyboard_interface'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'instruction_interpreter'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'register_interpreter'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'immediate_interpreter'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'label_controller'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pc_mapping'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                              000
              PROCESSING |                               01 |                              001
                    DONE |                               10 |                              010
                  iSTATE |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ps2_keyboard_interface'
INFO: [Synth 8-3971] The signal "xilinx_true_dual_port_read_first_2_clock_ram:/BRAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "xilinx_true_dual_port_read_first_1_clock_ram:/BRAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "xilinx_true_dual_port_read_first_2_clock_ram__parameterized0:/BRAM_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 | 00000000000000000000000000000000
                    BUSY |                             0010 | 00000000000000000000000000000001
                 iSTATE0 |                             0100 | 00000000000000000000000000000010
                  iSTATE |                             1000 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'instruction_interpreter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                            00001 | 00000000000000000000000000000000
             FIRST_DIGIT |                            00010 | 00000000000000000000000000000001
            SECOND_DIGIT |                            00100 | 00000000000000000000000000000010
                 iSTATE0 |                            01000 | 00000000000000000000000000000100
                  iSTATE |                            10000 | 00000000000000000000000000000101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'register_interpreter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                            00001 | 00000000000000000000000000000000
               FIRST_NUM |                            00010 | 00000000000000000000000000000001
                    BUSY |                            00100 | 00000000000000000000000000000010
                 iSTATE0 |                            01000 | 00000000000000000000000000000011
                  iSTATE |                            10000 | 00000000000000000000000000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'immediate_interpreter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 | 00000000000000000000000000000000
                    BUSY |                               01 | 00000000000000000000000000000001
                 iSTATE0 |                               10 | 00000000000000000000000000000010
                  iSTATE |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'label_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                                0 | 00000000000000000000000000000000
                 WAITING |                                1 | 00000000000000000000000000000001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pc_mapping'
INFO: [Synth 8-3971] The signal "xilinx_true_dual_port_read_first_1_clock_ram__parameterized0:/BRAM_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2431.047 ; gain = 669.199 ; free physical = 27451 ; free virtual = 37411
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 7     
	   3 Input   32 Bit       Adders := 2     
	   3 Input   13 Bit       Adders := 4     
	   2 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 8     
	   2 Input    5 Bit       Adders := 1     
	   5 Input    5 Bit       Adders := 6     
	   4 Input    5 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 3     
	   8 Input    4 Bit       Adders := 9     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 39    
+---Registers : 
	               32 Bit    Registers := 70    
	               30 Bit    Registers := 8     
	               24 Bit    Registers := 4     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 8     
	               10 Bit    Registers := 8     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 34    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 12    
	                5 Bit    Registers := 22    
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 51    
+---RAMs : 
	             512K Bit	(65536 X 8 bit)          RAMs := 2     
	              32K Bit	(1024 X 32 bit)          RAMs := 1     
	              32K Bit	(4096 X 8 bit)          RAMs := 2     
	               6K Bit	(256 X 24 bit)          RAMs := 2     
	               2K Bit	(64 X 32 bit)          RAMs := 1     
	               1K Bit	(42 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 21    
	   4 Input   32 Bit        Muxes := 8     
	   8 Input   32 Bit        Muxes := 1     
	   3 Input   32 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 5     
	   2 Input   11 Bit        Muxes := 1     
	   4 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 9     
	   5 Input   10 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 25    
	   2 Input    7 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 16    
	   2 Input    5 Bit        Muxes := 10    
	   3 Input    5 Bit        Muxes := 10    
	   4 Input    5 Bit        Muxes := 1     
	   7 Input    5 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 2     
	   8 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 11    
	   5 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 10    
	   4 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 9     
	   9 Input    2 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 213   
	   4 Input    1 Bit        Muxes := 16    
	   3 Input    1 Bit        Muxes := 6     
	   8 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design top_level has port rgb0[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[0] driven by constant 0
WARNING: [Synth 8-7129] Port isUtype in module immediate_interpreter is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module Mem_ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module Mem_ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[6] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[4] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[3] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[2] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[1] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[0] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[31] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[30] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[29] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[28] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[27] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[26] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[25] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[24] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[23] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[22] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[21] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[20] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[19] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[18] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[17] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[16] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[15] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[14] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[13] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[12] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[11] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[10] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[9] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[8] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[7] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[6] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[4] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[3] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[2] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[1] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm[0] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_write_address[31] in module riscv_processor is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_write_address[30] in module riscv_processor is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_write_address[29] in module riscv_processor is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_write_address[28] in module riscv_processor is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_write_address[27] in module riscv_processor is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_write_address[26] in module riscv_processor is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_write_address[25] in module riscv_processor is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_write_address[24] in module riscv_processor is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_write_address[23] in module riscv_processor is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_write_address[22] in module riscv_processor is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_write_address[21] in module riscv_processor is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_write_address[20] in module riscv_processor is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_write_address[19] in module riscv_processor is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_write_address[18] in module riscv_processor is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_write_address[17] in module riscv_processor is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_write_address[16] in module riscv_processor is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_write_address[15] in module riscv_processor is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_write_address[14] in module riscv_processor is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_write_address[13] in module riscv_processor is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_write_address[12] in module riscv_processor is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_write_address[11] in module riscv_processor is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_write_address[10] in module riscv_processor is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_write_address[9] in module riscv_processor is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_write_address[8] in module riscv_processor is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_write_address[7] in module riscv_processor is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_write_address[6] in module riscv_processor is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-6014] Unused sequential element imem/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element dmem/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element mmo_visualizer/register_values/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element text_editor/BRAM_reg was removed. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 2431.047 ; gain = 669.199 ; free physical = 27425 ; free virtual = 37395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+--------------------+---------------------+---------------+----------------+
|Module Name         | RTL Object          | Depth x Width | Implemented As | 
+--------------------+---------------------+---------------+----------------+
|translate_keypress  | char                | 128x6         | LUT            | 
|terminal_controller | char2ascii          | 64x7          | LUT            | 
|character_sprites   | ascii2char          | 128x6         | LUT            | 
|terminal_controller | char2ascii          | 64x7          | LUT            | 
|character_sprites   | ascii2char          | 128x6         | LUT            | 
|top_level           | nolabel_line97/char | 128x6         | LUT            | 
+--------------------+---------------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+---------------------------------------------------+-----------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                        | RTL Object                              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------------------------+-----------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|pr                                                 | imem/BRAM_reg                           | 64 x 32(NO_CHANGE)     | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|pr                                                 | dmem/BRAM_reg                           | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|top_level                                          | draw_characters/terminal_grid/BRAM_reg  | 4 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 0      | 1      | 
|xilinx_single_port_ram_read_first__parameterized0: | BRAM_reg                                | 64 K x 8(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 16     | 
|xilinx_single_port_ram_read_first__parameterized1: | BRAM_reg                                | 256 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|top_level                                          | mmo_visualizer/register_values/BRAM_reg | 42 x 32(NO_CHANGE)     | W |   | 42 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized0: | BRAM_reg                                | 64 K x 8(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 16     | 
|xilinx_single_port_ram_read_first__parameterized1: | BRAM_reg                                | 256 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|top_level                                          | text_editor/BRAM_reg                    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
+---------------------------------------------------+-----------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 2431.047 ; gain = 669.199 ; free physical = 27428 ; free virtual = 37398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 2431.047 ; gain = 669.199 ; free physical = 27428 ; free virtual = 37399
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+---------------------------------------------------+-----------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                        | RTL Object                              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------------------------+-----------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|pr                                                 | imem/BRAM_reg                           | 64 x 32(NO_CHANGE)     | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|pr                                                 | dmem/BRAM_reg                           | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|top_level                                          | draw_characters/terminal_grid/BRAM_reg  | 4 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 0      | 1      | 
|xilinx_single_port_ram_read_first__parameterized0: | BRAM_reg                                | 64 K x 8(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 16     | 
|xilinx_single_port_ram_read_first__parameterized1: | BRAM_reg                                | 256 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|top_level                                          | mmo_visualizer/register_values/BRAM_reg | 42 x 32(NO_CHANGE)     | W |   | 42 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized0: | BRAM_reg                                | 64 K x 8(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 16     | 
|xilinx_single_port_ram_read_first__parameterized1: | BRAM_reg                                | 256 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|top_level                                          | text_editor/BRAM_reg                    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
+---------------------------------------------------+-----------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 2431.047 ; gain = 669.199 ; free physical = 27430 ; free virtual = 37400
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 2431.047 ; gain = 669.199 ; free physical = 27430 ; free virtual = 37401
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 2431.047 ; gain = 669.199 ; free physical = 27430 ; free virtual = 37401
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 2431.047 ; gain = 669.199 ; free physical = 27430 ; free virtual = 37401
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 2431.047 ; gain = 669.199 ; free physical = 27430 ; free virtual = 37401
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 2431.047 ; gain = 669.199 ; free physical = 27430 ; free virtual = 37401
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 2431.047 ; gain = 669.199 ; free physical = 27430 ; free virtual = 37401
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top_level   | draw_characters/in_sprite_reg[5] | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top_level   | mmo_visualizer/in_sprite_reg[5]  | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |CARRY4     |   175|
|3     |LUT1       |   103|
|4     |LUT2       |   348|
|5     |LUT3       |   213|
|6     |LUT4       |   373|
|7     |LUT5       |   580|
|8     |LUT6       |  1625|
|9     |MMCME2_ADV |     1|
|10    |MUXF7      |   290|
|11    |OSERDESE2  |     6|
|13    |RAMB18E1   |     4|
|16    |RAMB36E1   |    35|
|22    |SRL16E     |     2|
|23    |FDRE       |  2453|
|24    |FDSE       |     6|
|25    |IBUF       |    20|
|26    |OBUF       |    44|
|27    |OBUFDS     |     4|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 2431.047 ; gain = 669.199 ; free physical = 27430 ; free virtual = 37401
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 77 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 2431.047 ; gain = 556.461 ; free physical = 27430 ; free virtual = 37401
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 2431.055 ; gain = 669.199 ; free physical = 27430 ; free virtual = 37401
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2431.055 ; gain = 0.000 ; free physical = 27718 ; free virtual = 37689
INFO: [Netlist 29-17] Analyzing 509 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/xdc/top_level.xdc]
Finished Parsing XDC File [/home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/xdc/top_level.xdc]
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell BRAM_reg_i_1__1 driving pin mmo_visualizer/register_values/BRAM_reg/CLKBWRCLK of mmo_visualizer/register_values/BRAM_reg.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell BRAM_reg_i_1__1 driving pin pr/dmem/BRAM_reg/CLKARDCLK of pr/dmem/BRAM_reg.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell BRAM_reg_i_1__1 driving pin pr/dmem/BRAM_reg/CLKBWRCLK of pr/dmem/BRAM_reg.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell BRAM_reg_i_1__1 driving pin pr/imem/BRAM_reg/CLKARDCLK of pr/imem/BRAM_reg.
INFO: [Opt 31-138] Pushed 1 inverter(s) to 4 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2431.055 ; gain = 0.000 ; free physical = 27719 ; free virtual = 37690
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS: 4 instances

Synth Design complete | Checksum: 7ae0a0c7
INFO: [Common 17-83] Releasing license: Synthesis
142 Infos, 261 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:43 . Memory (MB): peak = 2431.055 ; gain = 1012.223 ; free physical = 27719 ; free virtual = 37690
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2183.460; main = 1891.980; forked = 443.868
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3464.547; main = 2431.051; forked = 1033.496
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
# report_utilization -file $outputDir/post_synth_util.rpt -hierarchical -hierarchical_depth 4
# report_timing -file $outputDir/post_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2486.844 ; gain = 52.828 ; free physical = 27689 ; free virtual = 37660

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1efcadb98

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2486.844 ; gain = 0.000 ; free physical = 27689 ; free virtual = 37660

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1efcadb98

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2714.844 ; gain = 0.000 ; free physical = 27438 ; free virtual = 37409

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1efcadb98

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2714.844 ; gain = 0.000 ; free physical = 27438 ; free virtual = 37409
Phase 1 Initialization | Checksum: 1efcadb98

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2714.844 ; gain = 0.000 ; free physical = 27438 ; free virtual = 37409

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1efcadb98

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2714.844 ; gain = 0.000 ; free physical = 27439 ; free virtual = 37409

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1efcadb98

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2714.844 ; gain = 0.000 ; free physical = 27439 ; free virtual = 37409
Phase 2 Timer Update And Timing Data Collection | Checksum: 1efcadb98

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2714.844 ; gain = 0.000 ; free physical = 27439 ; free virtual = 37409

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 2 inverters resulting in an inversion of 73 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1641 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 21bc99829

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2714.844 ; gain = 0.000 ; free physical = 27439 ; free virtual = 37409
Retarget | Checksum: 21bc99829
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 20 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1864e881f

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2714.844 ; gain = 0.000 ; free physical = 27439 ; free virtual = 37409
Constant propagation | Checksum: 1864e881f
INFO: [Opt 31-389] Phase Constant propagation created 2 cells and removed 4 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 23a9f1ebf

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2714.844 ; gain = 0.000 ; free physical = 27439 ; free virtual = 37409
Sweep | Checksum: 23a9f1ebf
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 5 cells

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG down_cycler_counter_reg[15]_BUFG_inst to drive 1647 load(s) on clock net down_cycler_counter_reg_BUFG[15]
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 6 BUFG optimization | Checksum: 191cb9345

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2714.844 ; gain = 0.000 ; free physical = 27439 ; free virtual = 37409
BUFG optimization | Checksum: 191cb9345
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 191cb9345

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2714.844 ; gain = 0.000 ; free physical = 27439 ; free virtual = 37410
Shift Register Optimization | Checksum: 191cb9345
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 191cb9345

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.3 . Memory (MB): peak = 2714.844 ; gain = 0.000 ; free physical = 27439 ; free virtual = 37410
Post Processing Netlist | Checksum: 191cb9345
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 14372cfa3

Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2714.844 ; gain = 0.000 ; free physical = 27439 ; free virtual = 37410

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2714.844 ; gain = 0.000 ; free physical = 27439 ; free virtual = 37410
Phase 9.2 Verifying Netlist Connectivity | Checksum: 14372cfa3

Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2714.844 ; gain = 0.000 ; free physical = 27439 ; free virtual = 37410
Phase 9 Finalization | Checksum: 14372cfa3

Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2714.844 ; gain = 0.000 ; free physical = 27439 ; free virtual = 37410
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              20  |                                              1  |
|  Constant propagation         |               2  |               4  |                                              0  |
|  Sweep                        |               0  |               5  |                                              0  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 14372cfa3

Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2714.844 ; gain = 0.000 ; free physical = 27439 ; free virtual = 37410

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 39 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 2 Total Ports: 78
Ending PowerOpt Patch Enables Task | Checksum: 1304dd22e

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2833.949 ; gain = 0.000 ; free physical = 27409 ; free virtual = 37380
Ending Power Optimization Task | Checksum: 1304dd22e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2833.949 ; gain = 119.105 ; free physical = 27409 ; free virtual = 37380

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1304dd22e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2833.949 ; gain = 0.000 ; free physical = 27409 ; free virtual = 37380

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2833.949 ; gain = 0.000 ; free physical = 27409 ; free virtual = 37380
Ending Netlist Obfuscation Task | Checksum: 1c7f636f7

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2833.949 ; gain = 0.000 ; free physical = 27409 ; free virtual = 37380
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2833.949 ; gain = 0.000 ; free physical = 27411 ; free virtual = 37381
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 12fed2827

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2833.949 ; gain = 0.000 ; free physical = 27411 ; free virtual = 37381
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2833.949 ; gain = 0.000 ; free physical = 27411 ; free virtual = 37381

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1819eb2f7

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2833.949 ; gain = 0.000 ; free physical = 27411 ; free virtual = 37381

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 27cbab351

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2833.949 ; gain = 0.000 ; free physical = 27411 ; free virtual = 37381

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 27cbab351

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2833.949 ; gain = 0.000 ; free physical = 27411 ; free virtual = 37381
Phase 1 Placer Initialization | Checksum: 27cbab351

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.8 . Memory (MB): peak = 2833.949 ; gain = 0.000 ; free physical = 27411 ; free virtual = 37381

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1890ff20c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2833.949 ; gain = 0.000 ; free physical = 27411 ; free virtual = 37381

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1d1897cc0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.9 . Memory (MB): peak = 2833.949 ; gain = 0.000 ; free physical = 27410 ; free virtual = 37381

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1d1897cc0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.9 . Memory (MB): peak = 2833.949 ; gain = 0.000 ; free physical = 27410 ; free virtual = 37381

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 253925b12

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2833.949 ; gain = 0.000 ; free physical = 27408 ; free virtual = 37378

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 130 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 34 nets or LUTs. Breaked 0 LUT, combined 34 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2833.949 ; gain = 0.000 ; free physical = 27408 ; free virtual = 37378

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             34  |                    34  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             34  |                    34  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 18e3df933

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2833.949 ; gain = 0.000 ; free physical = 27408 ; free virtual = 37378
Phase 2.4 Global Placement Core | Checksum: 207ee32db

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2833.949 ; gain = 0.000 ; free physical = 27408 ; free virtual = 37379
Phase 2 Global Placement | Checksum: 207ee32db

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2833.949 ; gain = 0.000 ; free physical = 27408 ; free virtual = 37379

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 27487a4fd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2833.949 ; gain = 0.000 ; free physical = 27412 ; free virtual = 37382

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2171c9d92

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2833.949 ; gain = 0.000 ; free physical = 27412 ; free virtual = 37382

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1bf96506e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2833.949 ; gain = 0.000 ; free physical = 27412 ; free virtual = 37382

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1545a3d30

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2833.949 ; gain = 0.000 ; free physical = 27412 ; free virtual = 37382

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 23cd30f83

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2833.949 ; gain = 0.000 ; free physical = 27412 ; free virtual = 37382

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 19c3a7e65

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2833.949 ; gain = 0.000 ; free physical = 27412 ; free virtual = 37382

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 18017ee80

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2833.949 ; gain = 0.000 ; free physical = 27412 ; free virtual = 37382
Phase 3 Detail Placement | Checksum: 18017ee80

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2833.949 ; gain = 0.000 ; free physical = 27412 ; free virtual = 37382

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 19adb1927

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.928 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 13a41e491

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2833.949 ; gain = 0.000 ; free physical = 27412 ; free virtual = 37382
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1bceaad83

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2833.949 ; gain = 0.000 ; free physical = 27412 ; free virtual = 37382
Phase 4.1.1.1 BUFG Insertion | Checksum: 19adb1927

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2833.949 ; gain = 0.000 ; free physical = 27412 ; free virtual = 37382

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.928. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 17be9f9ae

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2833.949 ; gain = 0.000 ; free physical = 27412 ; free virtual = 37382

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2833.949 ; gain = 0.000 ; free physical = 27412 ; free virtual = 37382
Phase 4.1 Post Commit Optimization | Checksum: 17be9f9ae

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2833.949 ; gain = 0.000 ; free physical = 27412 ; free virtual = 37382

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 17be9f9ae

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2833.949 ; gain = 0.000 ; free physical = 27412 ; free virtual = 37382

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 17be9f9ae

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2833.949 ; gain = 0.000 ; free physical = 27412 ; free virtual = 37382
Phase 4.3 Placer Reporting | Checksum: 17be9f9ae

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2833.949 ; gain = 0.000 ; free physical = 27412 ; free virtual = 37382

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2833.949 ; gain = 0.000 ; free physical = 27412 ; free virtual = 37382

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2833.949 ; gain = 0.000 ; free physical = 27412 ; free virtual = 37382
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 168fbf12a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2833.949 ; gain = 0.000 ; free physical = 27412 ; free virtual = 37382
Ending Placer Task | Checksum: 111f3962f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2833.949 ; gain = 0.000 ; free physical = 27412 ; free virtual = 37382
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2833.949 ; gain = 0.000 ; free physical = 27412 ; free virtual = 37382
# report_clock_utilization -file $outputDir/clock_util.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
# if {[get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -setup]] < 0} {
#  puts "Found setup timing violations => running physical optimization"
#  phys_opt_design
# }
# report_utilization -file $outputDir/post_place_util.rpt
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
# report_timing -file $outputDir/post_place_timing.rpt
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# route_design -directive Explore
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 4e111030 ConstDB: 0 ShapeSum: 195152c9 RouteDB: aa913336
Post Restoration Checksum: NetGraph: f367ffd | NumContArr: 45c69a50 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 1da4f0f87

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2833.949 ; gain = 0.000 ; free physical = 27396 ; free virtual = 37366

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1da4f0f87

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2833.949 ; gain = 0.000 ; free physical = 27396 ; free virtual = 37366

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1da4f0f87

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2833.949 ; gain = 0.000 ; free physical = 27396 ; free virtual = 37366
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1cf05f74b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2833.949 ; gain = 0.000 ; free physical = 27396 ; free virtual = 37366
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.035  | TNS=0.000  | WHS=-0.329 | THS=-24.329|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0.000130141 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5017
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5016
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 25d407546

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2833.949 ; gain = 0.000 ; free physical = 27397 ; free virtual = 37368

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 25d407546

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2833.949 ; gain = 0.000 ; free physical = 27397 ; free virtual = 37368

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2de8f4738

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2833.949 ; gain = 0.000 ; free physical = 27397 ; free virtual = 37368
Phase 4 Initial Routing | Checksum: 2de8f4738

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2833.949 ; gain = 0.000 ; free physical = 27397 ; free virtual = 37368

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 725
 Number of Nodes with overlaps = 62
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.089  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 256b8ec34

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 2833.949 ; gain = 0.000 ; free physical = 27398 ; free virtual = 37369
Phase 5 Rip-up And Reroute | Checksum: 256b8ec34

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 2833.949 ; gain = 0.000 ; free physical = 27398 ; free virtual = 37369

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2d6235b39

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 2833.949 ; gain = 0.000 ; free physical = 27398 ; free virtual = 37369
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.089  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 2d6235b39

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 2833.949 ; gain = 0.000 ; free physical = 27398 ; free virtual = 37369

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2d6235b39

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 2833.949 ; gain = 0.000 ; free physical = 27398 ; free virtual = 37369
Phase 6 Delay and Skew Optimization | Checksum: 2d6235b39

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 2833.949 ; gain = 0.000 ; free physical = 27398 ; free virtual = 37369

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.089  | TNS=0.000  | WHS=0.082  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2970220c1

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 2833.949 ; gain = 0.000 ; free physical = 27399 ; free virtual = 37370
Phase 7 Post Hold Fix | Checksum: 2970220c1

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 2833.949 ; gain = 0.000 ; free physical = 27399 ; free virtual = 37370

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.82141 %
  Global Horizontal Routing Utilization  = 2.41879 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 2970220c1

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 2833.949 ; gain = 0.000 ; free physical = 27399 ; free virtual = 37370

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2970220c1

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 2833.949 ; gain = 0.000 ; free physical = 27399 ; free virtual = 37370

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 27cb579f5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 2833.949 ; gain = 0.000 ; free physical = 27399 ; free virtual = 37370

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 27cb579f5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 2833.949 ; gain = 0.000 ; free physical = 27399 ; free virtual = 37370

Phase 12 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=2.092  | TNS=0.000  | WHS=0.083  | THS=0.000  |

Phase 12 Post Router Timing | Checksum: 201482ea1

Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 2833.949 ; gain = 0.000 ; free physical = 27400 ; free virtual = 37371
INFO: [Route 35-61] The design met the timing requirement.
Total Elapsed time in route_design: 13.27 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: a4b72188

Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 2833.949 ; gain = 0.000 ; free physical = 27400 ; free virtual = 37371
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: a4b72188

Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 2833.949 ; gain = 0.000 ; free physical = 27400 ; free virtual = 37371

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 2833.949 ; gain = 0.000 ; free physical = 27400 ; free virtual = 37371
# report_route_status -file $outputDir/post_route_status.rpt
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
# report_timing -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file obj/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file obj/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/fpga/worker_place/temp/976f5e3217fb4d70a912a20e77aabd5c/obj/post_imp_drc.rpt.
report_drc completed successfully
# write_bitstream -force $outputDir/final.bit
Command: write_bitstream -force obj/final.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC PDCN-137] enum_RAM_EXTENSION_A_not_NONE_connects_ADDRARDADDRL15_Tieoff: RAMB36E1 site RAMB36_X0Y0 has BlockRam (mmo_visualizer/character_image/BRAM_reg_0_2) with RAM_EXTENSION_A attribute set to LOWER and ADDRARADDRL15 pin tied to LOGIC 0 (GND). In this case only the Lower BRAM will be used.
WARNING: [DRC PDCN-137] enum_RAM_EXTENSION_A_not_NONE_connects_ADDRARDADDRL15_Tieoff: RAMB36E1 site RAMB36_X0Y1 has BlockRam (mmo_visualizer/character_image/BRAM_reg_1_2) with RAM_EXTENSION_A attribute set to UPPER and ADDRARADDRL15 pin tied to LOGIC 0 (GND). In this case only the Lower BRAM will be used.
WARNING: [DRC PDCN-137] enum_RAM_EXTENSION_A_not_NONE_connects_ADDRARDADDRL15_Tieoff: RAMB36E1 site RAMB36_X0Y10 has BlockRam (draw_characters/character_image/BRAM_reg_0_1) with RAM_EXTENSION_A attribute set to LOWER and ADDRARADDRL15 pin tied to LOGIC 0 (GND). In this case only the Lower BRAM will be used.
WARNING: [DRC PDCN-137] enum_RAM_EXTENSION_A_not_NONE_connects_ADDRARDADDRL15_Tieoff: RAMB36E1 site RAMB36_X0Y11 has BlockRam (draw_characters/character_image/BRAM_reg_1_1) with RAM_EXTENSION_A attribute set to UPPER and ADDRARADDRL15 pin tied to LOGIC 0 (GND). In this case only the Lower BRAM will be used.
WARNING: [DRC PDCN-137] enum_RAM_EXTENSION_A_not_NONE_connects_ADDRARDADDRL15_Tieoff: RAMB36E1 site RAMB36_X0Y12 has BlockRam (mmo_visualizer/character_image/BRAM_reg_0_0) with RAM_EXTENSION_A attribute set to LOWER and ADDRARADDRL15 pin tied to LOGIC 0 (GND). In this case only the Lower BRAM will be used.
WARNING: [DRC PDCN-137] enum_RAM_EXTENSION_A_not_NONE_connects_ADDRARDADDRL15_Tieoff: RAMB36E1 site RAMB36_X0Y13 has BlockRam (mmo_visualizer/character_image/BRAM_reg_1_0) with RAM_EXTENSION_A attribute set to UPPER and ADDRARADDRL15 pin tied to LOGIC 0 (GND). In this case only the Lower BRAM will be used.
WARNING: [DRC PDCN-137] enum_RAM_EXTENSION_A_not_NONE_connects_ADDRARDADDRL15_Tieoff: RAMB36E1 site RAMB36_X0Y14 has BlockRam (mmo_visualizer/character_image/BRAM_reg_0_4) with RAM_EXTENSION_A attribute set to LOWER and ADDRARADDRL15 pin tied to LOGIC 0 (GND). In this case only the Lower BRAM will be used.
WARNING: [DRC PDCN-137] enum_RAM_EXTENSION_A_not_NONE_connects_ADDRARDADDRL15_Tieoff: RAMB36E1 site RAMB36_X0Y15 has BlockRam (mmo_visualizer/character_image/BRAM_reg_1_4) with RAM_EXTENSION_A attribute set to UPPER and ADDRARADDRL15 pin tied to LOGIC 0 (GND). In this case only the Lower BRAM will be used.
WARNING: [DRC PDCN-137] enum_RAM_EXTENSION_A_not_NONE_connects_ADDRARDADDRL15_Tieoff: RAMB36E1 site RAMB36_X0Y3 has BlockRam (draw_characters/character_image/BRAM_reg_0_3) with RAM_EXTENSION_A attribute set to LOWER and ADDRARADDRL15 pin tied to LOGIC 0 (GND). In this case only the Lower BRAM will be used.
WARNING: [DRC PDCN-137] enum_RAM_EXTENSION_A_not_NONE_connects_ADDRARDADDRL15_Tieoff: RAMB36E1 site RAMB36_X0Y4 has BlockRam (draw_characters/character_image/BRAM_reg_1_3) with RAM_EXTENSION_A attribute set to UPPER and ADDRARADDRL15 pin tied to LOGIC 0 (GND). In this case only the Lower BRAM will be used.
WARNING: [DRC PDCN-137] enum_RAM_EXTENSION_A_not_NONE_connects_ADDRARDADDRL15_Tieoff: RAMB36E1 site RAMB36_X0Y6 has BlockRam (draw_characters/character_image/BRAM_reg_0_5) with RAM_EXTENSION_A attribute set to LOWER and ADDRARADDRL15 pin tied to LOGIC 0 (GND). In this case only the Lower BRAM will be used.
WARNING: [DRC PDCN-137] enum_RAM_EXTENSION_A_not_NONE_connects_ADDRARDADDRL15_Tieoff: RAMB36E1 site RAMB36_X0Y7 has BlockRam (draw_characters/character_image/BRAM_reg_1_5) with RAM_EXTENSION_A attribute set to UPPER and ADDRARADDRL15 pin tied to LOGIC 0 (GND). In this case only the Lower BRAM will be used.
WARNING: [DRC PDCN-137] enum_RAM_EXTENSION_A_not_NONE_connects_ADDRARDADDRL15_Tieoff: RAMB36E1 site RAMB36_X0Y8 has BlockRam (draw_characters/character_image/BRAM_reg_0_4) with RAM_EXTENSION_A attribute set to LOWER and ADDRARADDRL15 pin tied to LOGIC 0 (GND). In this case only the Lower BRAM will be used.
WARNING: [DRC PDCN-137] enum_RAM_EXTENSION_A_not_NONE_connects_ADDRARDADDRL15_Tieoff: RAMB36E1 site RAMB36_X0Y9 has BlockRam (draw_characters/character_image/BRAM_reg_1_4) with RAM_EXTENSION_A attribute set to UPPER and ADDRARADDRL15 pin tied to LOGIC 0 (GND). In this case only the Lower BRAM will be used.
WARNING: [DRC PDCN-137] enum_RAM_EXTENSION_A_not_NONE_connects_ADDRARDADDRL15_Tieoff: RAMB36E1 site RAMB36_X1Y10 has BlockRam (draw_characters/character_image/BRAM_reg_0_2) with RAM_EXTENSION_A attribute set to LOWER and ADDRARADDRL15 pin tied to LOGIC 0 (GND). In this case only the Lower BRAM will be used.
WARNING: [DRC PDCN-137] enum_RAM_EXTENSION_A_not_NONE_connects_ADDRARDADDRL15_Tieoff: RAMB36E1 site RAMB36_X1Y11 has BlockRam (draw_characters/character_image/BRAM_reg_1_2) with RAM_EXTENSION_A attribute set to UPPER and ADDRARADDRL15 pin tied to LOGIC 0 (GND). In this case only the Lower BRAM will be used.
WARNING: [DRC PDCN-137] enum_RAM_EXTENSION_A_not_NONE_connects_ADDRARDADDRL15_Tieoff: RAMB36E1 site RAMB36_X1Y4 has BlockRam (draw_characters/character_image/BRAM_reg_0_6) with RAM_EXTENSION_A attribute set to LOWER and ADDRARADDRL15 pin tied to LOGIC 0 (GND). In this case only the Lower BRAM will be used.
WARNING: [DRC PDCN-137] enum_RAM_EXTENSION_A_not_NONE_connects_ADDRARDADDRL15_Tieoff: RAMB36E1 site RAMB36_X1Y5 has BlockRam (draw_characters/character_image/BRAM_reg_1_6) with RAM_EXTENSION_A attribute set to UPPER and ADDRARADDRL15 pin tied to LOGIC 0 (GND). In this case only the Lower BRAM will be used.
WARNING: [DRC PDCN-137] enum_RAM_EXTENSION_A_not_NONE_connects_ADDRARDADDRL15_Tieoff: RAMB36E1 site RAMB36_X1Y6 has BlockRam (draw_characters/character_image/BRAM_reg_0_0) with RAM_EXTENSION_A attribute set to LOWER and ADDRARADDRL15 pin tied to LOGIC 0 (GND). In this case only the Lower BRAM will be used.
WARNING: [DRC PDCN-137] enum_RAM_EXTENSION_A_not_NONE_connects_ADDRARDADDRL15_Tieoff: RAMB36E1 site RAMB36_X1Y7 has BlockRam (draw_characters/character_image/BRAM_reg_1_0) with RAM_EXTENSION_A attribute set to UPPER and ADDRARADDRL15 pin tied to LOGIC 0 (GND). In this case only the Lower BRAM will be used.
WARNING: [DRC PDCN-137] enum_RAM_EXTENSION_A_not_NONE_connects_ADDRARDADDRL15_Tieoff: RAMB36E1 site RAMB36_X1Y8 has BlockRam (mmo_visualizer/character_image/BRAM_reg_0_6) with RAM_EXTENSION_A attribute set to LOWER and ADDRARADDRL15 pin tied to LOGIC 0 (GND). In this case only the Lower BRAM will be used.
WARNING: [DRC PDCN-137] enum_RAM_EXTENSION_A_not_NONE_connects_ADDRARDADDRL15_Tieoff: RAMB36E1 site RAMB36_X1Y9 has BlockRam (mmo_visualizer/character_image/BRAM_reg_1_6) with RAM_EXTENSION_A attribute set to UPPER and ADDRARADDRL15 pin tied to LOGIC 0 (GND). In this case only the Lower BRAM will be used.
WARNING: [DRC PDCN-137] enum_RAM_EXTENSION_A_not_NONE_connects_ADDRARDADDRL15_Tieoff: RAMB36E1 site RAMB36_X2Y0 has BlockRam (mmo_visualizer/character_image/BRAM_reg_0_5) with RAM_EXTENSION_A attribute set to LOWER and ADDRARADDRL15 pin tied to LOGIC 0 (GND). In this case only the Lower BRAM will be used.
WARNING: [DRC PDCN-137] enum_RAM_EXTENSION_A_not_NONE_connects_ADDRARDADDRL15_Tieoff: RAMB36E1 site RAMB36_X2Y1 has BlockRam (mmo_visualizer/character_image/BRAM_reg_1_5) with RAM_EXTENSION_A attribute set to UPPER and ADDRARADDRL15 pin tied to LOGIC 0 (GND). In this case only the Lower BRAM will be used.
WARNING: [DRC PDCN-137] enum_RAM_EXTENSION_A_not_NONE_connects_ADDRARDADDRL15_Tieoff: RAMB36E1 site RAMB36_X2Y2 has BlockRam (draw_characters/character_image/BRAM_reg_0_7) with RAM_EXTENSION_A attribute set to LOWER and ADDRARADDRL15 pin tied to LOGIC 0 (GND). In this case only the Lower BRAM will be used.
WARNING: [DRC PDCN-137] enum_RAM_EXTENSION_A_not_NONE_connects_ADDRARDADDRL15_Tieoff: RAMB36E1 site RAMB36_X2Y3 has BlockRam (draw_characters/character_image/BRAM_reg_1_7) with RAM_EXTENSION_A attribute set to UPPER and ADDRARADDRL15 pin tied to LOGIC 0 (GND). In this case only the Lower BRAM will be used.
WARNING: [DRC PDCN-137] enum_RAM_EXTENSION_A_not_NONE_connects_ADDRARDADDRL15_Tieoff: RAMB36E1 site RAMB36_X2Y4 has BlockRam (mmo_visualizer/character_image/BRAM_reg_0_3) with RAM_EXTENSION_A attribute set to LOWER and ADDRARADDRL15 pin tied to LOGIC 0 (GND). In this case only the Lower BRAM will be used.
WARNING: [DRC PDCN-137] enum_RAM_EXTENSION_A_not_NONE_connects_ADDRARDADDRL15_Tieoff: RAMB36E1 site RAMB36_X2Y5 has BlockRam (mmo_visualizer/character_image/BRAM_reg_1_3) with RAM_EXTENSION_A attribute set to UPPER and ADDRARADDRL15 pin tied to LOGIC 0 (GND). In this case only the Lower BRAM will be used.
WARNING: [DRC PDCN-137] enum_RAM_EXTENSION_A_not_NONE_connects_ADDRARDADDRL15_Tieoff: RAMB36E1 site RAMB36_X2Y6 has BlockRam (mmo_visualizer/character_image/BRAM_reg_0_1) with RAM_EXTENSION_A attribute set to LOWER and ADDRARADDRL15 pin tied to LOGIC 0 (GND). In this case only the Lower BRAM will be used.
WARNING: [DRC PDCN-137] enum_RAM_EXTENSION_A_not_NONE_connects_ADDRARDADDRL15_Tieoff: RAMB36E1 site RAMB36_X2Y7 has BlockRam (mmo_visualizer/character_image/BRAM_reg_1_1) with RAM_EXTENSION_A attribute set to UPPER and ADDRARADDRL15 pin tied to LOGIC 0 (GND). In this case only the Lower BRAM will be used.
WARNING: [DRC PDCN-137] enum_RAM_EXTENSION_A_not_NONE_connects_ADDRARDADDRL15_Tieoff: RAMB36E1 site RAMB36_X2Y8 has BlockRam (mmo_visualizer/character_image/BRAM_reg_0_7) with RAM_EXTENSION_A attribute set to LOWER and ADDRARADDRL15 pin tied to LOGIC 0 (GND). In this case only the Lower BRAM will be used.
WARNING: [DRC PDCN-137] enum_RAM_EXTENSION_A_not_NONE_connects_ADDRARDADDRL15_Tieoff: RAMB36E1 site RAMB36_X2Y9 has BlockRam (mmo_visualizer/character_image/BRAM_reg_1_7) with RAM_EXTENSION_A attribute set to UPPER and ADDRARADDRL15 pin tied to LOGIC 0 (GND). In this case only the Lower BRAM will be used.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 33 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 10628064 bits.
Writing bitstream obj/final.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 33 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 2934.973 ; gain = 101.023 ; free physical = 27252 ; free virtual = 37224
INFO: [Common 17-206] Exiting Vivado at Wed Dec 11 05:25:31 2024...
