<!doctype html><html lang=en dir=ltr><head><meta name=generator content="Hugo 0.74.3"><meta charset=utf-8><meta name=viewport content="width=device-width,initial-scale=1"><meta name=description content="tags RISCV Computer Architecture  Notes on RISC-V CPU HARD IP Cores enter SoC FPGAs presentation
 Frozen base ISA Consolidation in the semiconductor industry RISC-V is not owned by anyone Custom instruction extension to extend the virtuous cycle of semiconductor innovation  PolarFire SoC - RISC-V enabled innocation platform #   Mixed critically RTOS + Linux support Defence grade security Exceptional reliability Designed for low-power L2 memory subsystem  Can be made to be deterministic Not all L2 are deterministic"><meta name=theme-color content="#FFFFFF"><meta property="og:title" content="Notes on RISC-V CPU HARD IP Cores enter SoC FPGAs"><meta property="og:description" content="tags RISCV Computer Architecture  Notes on RISC-V CPU HARD IP Cores enter SoC FPGAs presentation
 Frozen base ISA Consolidation in the semiconductor industry RISC-V is not owned by anyone Custom instruction extension to extend the virtuous cycle of semiconductor innovation  PolarFire SoC - RISC-V enabled innocation platform #   Mixed critically RTOS + Linux support Defence grade security Exceptional reliability Designed for low-power L2 memory subsystem  Can be made to be deterministic Not all L2 are deterministic"><meta property="og:type" content="article"><meta property="og:url" content="https://seds.nl/notes/notes_on_risc_v_cpu_hard_ip_cores_enter_soc_fpgas/"><meta property="article:published_time" content="2020-11-16T22:49:00-03:00"><meta property="article:modified_time" content="2021-03-07T12:55:04-03:00"><title>Notes on RISC-V CPU HARD IP Cores enter SoC FPGAs | Ben Mezger</title><link rel=manifest href=/manifest.json><link rel=icon href=/favicon.png type=image/x-icon><link rel=stylesheet href=/book.min.037201287f0b967570867f506863d5ab8e16d169ba29c7ee698933de7f9c81a3.css integrity="sha256-A3IBKH8LlnVwhn9QaGPVq44W0Wm6KcfuaYkz3n+cgaM="><script defer src=/en.search.min.cf91878cb5e337b20b324aa4adec2a5d2b56451664789d9cc30b41b7a169d608.js integrity="sha256-z5GHjLXjN7ILMkqkrewqXStWRRZkeJ2cwwtBt6Fp1gg="></script><script defer src=/sw.min.74a8bb07f0bee86d6bb9a2750f073f14d93c7e4512f28860370cfd879e9719b4.js integrity="sha256-dKi7B/C+6G1ruaJ1Dwc/FNk8fkUS8ohgNwz9h56XGbQ="></script><script type=application/javascript>var doNotTrack=false;if(!doNotTrack){window.ga=window.ga||function(){(ga.q=ga.q||[]).push(arguments)};ga.l=+new Date;ga('create','UA-138318350-1','auto');ga('send','pageview');}</script><script async src=https://www.google-analytics.com/analytics.js></script><link type=text/css rel=stylesheet href=/assets/css/orgmode.css><link type=text/css rel=stylesheet href=/assets/css/custom.css></head><body dir=ltr><input type=checkbox class="hidden toggle" id=menu-control>
<input type=checkbox class="hidden toggle" id=toc-control><main class="container flex"><aside class=book-menu><div class=book-menu-content><nav><h2 class=book-brand><a href=/><span>Ben Mezger</span></a></h2><div class=book-search><input type=text id=book-search-input placeholder=Search aria-label=Search maxlength=64 data-hotkeys=s/><div class="book-search-spinner hidden"></div><ul id=book-search-results></ul></div><ul><li><a href=/books/>Books</a></li></ul><ul><li><a href=/posts>Blog</a></li><li><a href=/notes>Notes</a></li><li><strong>Social</strong><ul><li><a href=https://github.com/benmezger/>Github</a></li><li><a href=https://linkedin.com/in/benmezger>Linkedin</a></li><li><a href=https://twitter.com/sys%5Freboot>Twitter</a></li><li><a href=/index.xml>RSS</a></li></ul></li></ul></nav><script>(function(){var menu=document.querySelector("aside.book-menu nav");addEventListener("beforeunload",function(event){localStorage.setItem("menu.scrollTop",menu.scrollTop);});menu.scrollTop=localStorage.getItem("menu.scrollTop");})();</script></div></aside><div class=book-page><header class=book-header><div class="flex align-center justify-between"><label for=menu-control><img src=/svg/menu.svg class=book-icon alt=Menu></label>
<strong>Notes on RISC-V CPU HARD IP Cores enter SoC FPGAs</strong>
<label for=toc-control><img src=/svg/toc.svg class=book-icon alt="Table of Contents"></label></div><aside class="hidden clearfix"><nav id=TableOfContents><ul><li><ul><li><a href=#polarfire-soc-risc-v-enabled-innocation-platform>PolarFire SoC - RISC-V enabled innocation platform</a></li></ul></li></ul></nav></aside></header><article class=markdown><h1><a href=/notes/notes_on_risc_v_cpu_hard_ip_cores_enter_soc_fpgas/>Notes on RISC-V CPU HARD IP Cores enter SoC FPGAs</a></h1><h5>November 16, 2020</h5><div><a href=/tags/riscv/>riscv</a>,
<a href=/tags/computer/>computer</a>,
<a href=/tags/architecture/>architecture</a></div><p><dl><dt>tags</dt><dd><a href=/notes/riscv/>RISCV</a> <a href=/notes/computer-architecture/>Computer Architecture</a></dd></dl><p>Notes on <a href=https://ieeechicago.org/event/ieee-chicago-rockford-consultants-network-risc-v-cpu-hard-ip-cores-enter-soc-fpgas-virtual-meeting/>RISC-V CPU HARD IP Cores enter SoC FPGAs</a> presentation</p><ul><li>Frozen base ISA</li><li>Consolidation in the semiconductor industry</li><li>RISC-V is not owned by anyone</li><li>Custom instruction extension to extend the virtuous cycle of semiconductor
innovation</li></ul><h2 id=polarfire-soc-risc-v-enabled-innocation-platform>PolarFire SoC - RISC-V enabled innocation platform
<a class=anchor href=#polarfire-soc-risc-v-enabled-innocation-platform>#</a></h2><ul><li>Mixed critically RTOS + Linux support</li><li>Defence grade security</li><li>Exceptional reliability</li><li>Designed for low-power</li><li>L2 memory subsystem<ul><li>Can be made to be deterministic</li><li>Not all L2 are deterministic</li></ul></li></ul><figure><img src=/imgs/_20201117_093501Screen%20Shot%202020-11-16%20at%2023.12.38.png></figure></p><hr><div class=bl-section><h4>No notes link to this note</h4></div></article><footer class=book-footer><div class="flex flex-wrap justify-between"><div><a class="flex align-center" href=https://github.com/benmezger/blog/commit/03cd860dc470ccf9614a3d78c94920da83dcdbe6 title="Last modified by Ben Mezger | March 7, 2021" target=_blank rel=noopener><img src=/svg/calendar.svg class=book-icon alt=Calendar>
<span>March 7, 2021</span></a></div><div><a class="flex align-center" href=https://github.com/benmezger/blog/edit/main/content/notes/2020-11-17--01-49-09Z--notes_on_risc_v_cpu_hard_ip_cores_enter_soc_fpgas.md target=_blank rel=noopener><img src=/svg/edit.svg class=book-icon alt=Edit>
<span>Edit this page</span></a></div></div></footer><div class=book-comments><script src=https://utteranc.es/client.js repo=benmezger/blog label=comment issue-term=pathname theme=github-dark crossorigin=anonymous async></script></div><label for=menu-control class="hidden book-menu-overlay"></label></div><aside class=book-toc><div class=book-toc-content><nav id=TableOfContents><ul><li><ul><li><a href=#polarfire-soc-risc-v-enabled-innocation-platform>PolarFire SoC - RISC-V enabled innocation platform</a></li></ul></li></ul></nav></div></aside></main></body></html>