// Seed: 1821825356
module module_0;
  logic id_1;
  assign id_1 = id_1;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    output wor id_2,
    output supply0 id_3,
    input tri id_4,
    inout tri id_5,
    input supply1 id_6,
    input uwire id_7,
    input wor id_8,
    input uwire id_9,
    input uwire id_10,
    output tri id_11,
    input wand id_12,
    output wire id_13
);
  logic [1 : -1] id_15;
  ;
  wire [1 : 1] id_16;
  assign id_13 = -1;
  module_0 modCall_1 ();
endmodule
