# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Ethernet10.srcs/sources_1/new/Controleur_Ethernet.vhd" \
"../../../../Ethernet10.srcs/sim_1/new/Test_Emetteur.vhd" \

# Do not sort compile order
nosort
