Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Thu Mar 16 20:25:54 2017
| Host         : FilipePc running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.166        0.000                      0                  274        0.182        0.000                      0                  274        4.500        0.000                       0                   131  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.166        0.000                      0                  274        0.182        0.000                      0                  274        4.500        0.000                       0                   131  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.166ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.166ns  (required time - arrival time)
  Source:                 design_1_i/hamming_0/U0/idx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hamming_0/U0/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.839ns  (logic 2.992ns (43.750%)  route 3.847ns (56.250%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT5=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.712     5.315    design_1_i/hamming_0/U0/clk
    SLICE_X74Y86         FDRE                                         r  design_1_i/hamming_0/U0/idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y86         FDRE (Prop_fdre_C_Q)         0.518     5.833 r  design_1_i/hamming_0/U0/idx_reg[1]/Q
                         net (fo=195, routed)         1.317     7.150    design_1_i/hamming_0/U0/idx_reg[1]
    SLICE_X80Y84         LUT2 (Prop_lut2_I0_O)        0.124     7.274 r  design_1_i/hamming_0/U0/counter[0]_i_407/O
                         net (fo=1, routed)           0.000     7.274    design_1_i/hamming_0/U0/counter[0]_i_407_n_0
    SLICE_X80Y84         MUXF7 (Prop_muxf7_I1_O)      0.214     7.488 r  design_1_i/hamming_0/U0/counter_reg[0]_i_187/O
                         net (fo=1, routed)           0.000     7.488    design_1_i/hamming_0/U0/counter_reg[0]_i_187_n_0
    SLICE_X80Y84         MUXF8 (Prop_muxf8_I1_O)      0.088     7.576 r  design_1_i/hamming_0/U0/counter_reg[0]_i_77/O
                         net (fo=1, routed)           0.995     8.571    design_1_i/hamming_0/U0/counter_reg[0]_i_77_n_0
    SLICE_X80Y85         LUT6 (Prop_lut6_I1_O)        0.319     8.890 r  design_1_i/hamming_0/U0/counter[0]_i_27/O
                         net (fo=1, routed)           0.000     8.890    design_1_i/hamming_0/U0/counter[0]_i_27_n_0
    SLICE_X80Y85         MUXF7 (Prop_muxf7_I1_O)      0.214     9.104 r  design_1_i/hamming_0/U0/counter_reg[0]_i_13/O
                         net (fo=1, routed)           0.996    10.100    design_1_i/hamming_0/U0/counter_reg[0]_i_13_n_0
    SLICE_X76Y84         LUT6 (Prop_lut6_I1_O)        0.297    10.397 r  design_1_i/hamming_0/U0/counter[0]_i_7/O
                         net (fo=1, routed)           0.538    10.936    design_1_i/hamming_0/U0/counter[0]_i_7_n_0
    SLICE_X75Y87         LUT5 (Prop_lut5_I3_O)        0.124    11.060 r  design_1_i/hamming_0/U0/counter[0]_i_5/O
                         net (fo=1, routed)           0.000    11.060    design_1_i/hamming_0/U0/counter[0]_i_5_n_0
    SLICE_X75Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.592 r  design_1_i/hamming_0/U0/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.592    design_1_i/hamming_0/U0/counter_reg[0]_i_1_n_0
    SLICE_X75Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.706 r  design_1_i/hamming_0/U0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.706    design_1_i/hamming_0/U0/counter_reg[4]_i_1_n_0
    SLICE_X75Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.820 r  design_1_i/hamming_0/U0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.820    design_1_i/hamming_0/U0/counter_reg[8]_i_1_n_0
    SLICE_X75Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.154 r  design_1_i/hamming_0/U0/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.154    design_1_i/hamming_0/U0/counter_reg[12]_i_1_n_6
    SLICE_X75Y90         FDRE                                         r  design_1_i/hamming_0/U0/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.595    15.018    design_1_i/hamming_0/U0/clk
    SLICE_X75Y90         FDRE                                         r  design_1_i/hamming_0/U0/counter_reg[13]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X75Y90         FDRE (Setup_fdre_C_D)        0.062    15.319    design_1_i/hamming_0/U0/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                         -12.154    
  -------------------------------------------------------------------
                         slack                                  3.166    

Slack (MET) :             3.187ns  (required time - arrival time)
  Source:                 design_1_i/hamming_0/U0/idx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hamming_0/U0/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.818ns  (logic 2.971ns (43.577%)  route 3.847ns (56.423%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT5=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.712     5.315    design_1_i/hamming_0/U0/clk
    SLICE_X74Y86         FDRE                                         r  design_1_i/hamming_0/U0/idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y86         FDRE (Prop_fdre_C_Q)         0.518     5.833 r  design_1_i/hamming_0/U0/idx_reg[1]/Q
                         net (fo=195, routed)         1.317     7.150    design_1_i/hamming_0/U0/idx_reg[1]
    SLICE_X80Y84         LUT2 (Prop_lut2_I0_O)        0.124     7.274 r  design_1_i/hamming_0/U0/counter[0]_i_407/O
                         net (fo=1, routed)           0.000     7.274    design_1_i/hamming_0/U0/counter[0]_i_407_n_0
    SLICE_X80Y84         MUXF7 (Prop_muxf7_I1_O)      0.214     7.488 r  design_1_i/hamming_0/U0/counter_reg[0]_i_187/O
                         net (fo=1, routed)           0.000     7.488    design_1_i/hamming_0/U0/counter_reg[0]_i_187_n_0
    SLICE_X80Y84         MUXF8 (Prop_muxf8_I1_O)      0.088     7.576 r  design_1_i/hamming_0/U0/counter_reg[0]_i_77/O
                         net (fo=1, routed)           0.995     8.571    design_1_i/hamming_0/U0/counter_reg[0]_i_77_n_0
    SLICE_X80Y85         LUT6 (Prop_lut6_I1_O)        0.319     8.890 r  design_1_i/hamming_0/U0/counter[0]_i_27/O
                         net (fo=1, routed)           0.000     8.890    design_1_i/hamming_0/U0/counter[0]_i_27_n_0
    SLICE_X80Y85         MUXF7 (Prop_muxf7_I1_O)      0.214     9.104 r  design_1_i/hamming_0/U0/counter_reg[0]_i_13/O
                         net (fo=1, routed)           0.996    10.100    design_1_i/hamming_0/U0/counter_reg[0]_i_13_n_0
    SLICE_X76Y84         LUT6 (Prop_lut6_I1_O)        0.297    10.397 r  design_1_i/hamming_0/U0/counter[0]_i_7/O
                         net (fo=1, routed)           0.538    10.936    design_1_i/hamming_0/U0/counter[0]_i_7_n_0
    SLICE_X75Y87         LUT5 (Prop_lut5_I3_O)        0.124    11.060 r  design_1_i/hamming_0/U0/counter[0]_i_5/O
                         net (fo=1, routed)           0.000    11.060    design_1_i/hamming_0/U0/counter[0]_i_5_n_0
    SLICE_X75Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.592 r  design_1_i/hamming_0/U0/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.592    design_1_i/hamming_0/U0/counter_reg[0]_i_1_n_0
    SLICE_X75Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.706 r  design_1_i/hamming_0/U0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.706    design_1_i/hamming_0/U0/counter_reg[4]_i_1_n_0
    SLICE_X75Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.820 r  design_1_i/hamming_0/U0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.820    design_1_i/hamming_0/U0/counter_reg[8]_i_1_n_0
    SLICE_X75Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.133 r  design_1_i/hamming_0/U0/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.133    design_1_i/hamming_0/U0/counter_reg[12]_i_1_n_4
    SLICE_X75Y90         FDRE                                         r  design_1_i/hamming_0/U0/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.595    15.018    design_1_i/hamming_0/U0/clk
    SLICE_X75Y90         FDRE                                         r  design_1_i/hamming_0/U0/counter_reg[15]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X75Y90         FDRE (Setup_fdre_C_D)        0.062    15.319    design_1_i/hamming_0/U0/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                         -12.133    
  -------------------------------------------------------------------
                         slack                                  3.187    

Slack (MET) :             3.261ns  (required time - arrival time)
  Source:                 design_1_i/hamming_0/U0/idx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hamming_0/U0/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.744ns  (logic 2.897ns (42.958%)  route 3.847ns (57.042%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT5=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.712     5.315    design_1_i/hamming_0/U0/clk
    SLICE_X74Y86         FDRE                                         r  design_1_i/hamming_0/U0/idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y86         FDRE (Prop_fdre_C_Q)         0.518     5.833 r  design_1_i/hamming_0/U0/idx_reg[1]/Q
                         net (fo=195, routed)         1.317     7.150    design_1_i/hamming_0/U0/idx_reg[1]
    SLICE_X80Y84         LUT2 (Prop_lut2_I0_O)        0.124     7.274 r  design_1_i/hamming_0/U0/counter[0]_i_407/O
                         net (fo=1, routed)           0.000     7.274    design_1_i/hamming_0/U0/counter[0]_i_407_n_0
    SLICE_X80Y84         MUXF7 (Prop_muxf7_I1_O)      0.214     7.488 r  design_1_i/hamming_0/U0/counter_reg[0]_i_187/O
                         net (fo=1, routed)           0.000     7.488    design_1_i/hamming_0/U0/counter_reg[0]_i_187_n_0
    SLICE_X80Y84         MUXF8 (Prop_muxf8_I1_O)      0.088     7.576 r  design_1_i/hamming_0/U0/counter_reg[0]_i_77/O
                         net (fo=1, routed)           0.995     8.571    design_1_i/hamming_0/U0/counter_reg[0]_i_77_n_0
    SLICE_X80Y85         LUT6 (Prop_lut6_I1_O)        0.319     8.890 r  design_1_i/hamming_0/U0/counter[0]_i_27/O
                         net (fo=1, routed)           0.000     8.890    design_1_i/hamming_0/U0/counter[0]_i_27_n_0
    SLICE_X80Y85         MUXF7 (Prop_muxf7_I1_O)      0.214     9.104 r  design_1_i/hamming_0/U0/counter_reg[0]_i_13/O
                         net (fo=1, routed)           0.996    10.100    design_1_i/hamming_0/U0/counter_reg[0]_i_13_n_0
    SLICE_X76Y84         LUT6 (Prop_lut6_I1_O)        0.297    10.397 r  design_1_i/hamming_0/U0/counter[0]_i_7/O
                         net (fo=1, routed)           0.538    10.936    design_1_i/hamming_0/U0/counter[0]_i_7_n_0
    SLICE_X75Y87         LUT5 (Prop_lut5_I3_O)        0.124    11.060 r  design_1_i/hamming_0/U0/counter[0]_i_5/O
                         net (fo=1, routed)           0.000    11.060    design_1_i/hamming_0/U0/counter[0]_i_5_n_0
    SLICE_X75Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.592 r  design_1_i/hamming_0/U0/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.592    design_1_i/hamming_0/U0/counter_reg[0]_i_1_n_0
    SLICE_X75Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.706 r  design_1_i/hamming_0/U0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.706    design_1_i/hamming_0/U0/counter_reg[4]_i_1_n_0
    SLICE_X75Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.820 r  design_1_i/hamming_0/U0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.820    design_1_i/hamming_0/U0/counter_reg[8]_i_1_n_0
    SLICE_X75Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.059 r  design_1_i/hamming_0/U0/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.059    design_1_i/hamming_0/U0/counter_reg[12]_i_1_n_5
    SLICE_X75Y90         FDRE                                         r  design_1_i/hamming_0/U0/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.595    15.018    design_1_i/hamming_0/U0/clk
    SLICE_X75Y90         FDRE                                         r  design_1_i/hamming_0/U0/counter_reg[14]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X75Y90         FDRE (Setup_fdre_C_D)        0.062    15.319    design_1_i/hamming_0/U0/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                         -12.059    
  -------------------------------------------------------------------
                         slack                                  3.261    

Slack (MET) :             3.277ns  (required time - arrival time)
  Source:                 design_1_i/hamming_0/U0/idx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hamming_0/U0/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.728ns  (logic 2.881ns (42.822%)  route 3.847ns (57.178%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT5=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.712     5.315    design_1_i/hamming_0/U0/clk
    SLICE_X74Y86         FDRE                                         r  design_1_i/hamming_0/U0/idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y86         FDRE (Prop_fdre_C_Q)         0.518     5.833 r  design_1_i/hamming_0/U0/idx_reg[1]/Q
                         net (fo=195, routed)         1.317     7.150    design_1_i/hamming_0/U0/idx_reg[1]
    SLICE_X80Y84         LUT2 (Prop_lut2_I0_O)        0.124     7.274 r  design_1_i/hamming_0/U0/counter[0]_i_407/O
                         net (fo=1, routed)           0.000     7.274    design_1_i/hamming_0/U0/counter[0]_i_407_n_0
    SLICE_X80Y84         MUXF7 (Prop_muxf7_I1_O)      0.214     7.488 r  design_1_i/hamming_0/U0/counter_reg[0]_i_187/O
                         net (fo=1, routed)           0.000     7.488    design_1_i/hamming_0/U0/counter_reg[0]_i_187_n_0
    SLICE_X80Y84         MUXF8 (Prop_muxf8_I1_O)      0.088     7.576 r  design_1_i/hamming_0/U0/counter_reg[0]_i_77/O
                         net (fo=1, routed)           0.995     8.571    design_1_i/hamming_0/U0/counter_reg[0]_i_77_n_0
    SLICE_X80Y85         LUT6 (Prop_lut6_I1_O)        0.319     8.890 r  design_1_i/hamming_0/U0/counter[0]_i_27/O
                         net (fo=1, routed)           0.000     8.890    design_1_i/hamming_0/U0/counter[0]_i_27_n_0
    SLICE_X80Y85         MUXF7 (Prop_muxf7_I1_O)      0.214     9.104 r  design_1_i/hamming_0/U0/counter_reg[0]_i_13/O
                         net (fo=1, routed)           0.996    10.100    design_1_i/hamming_0/U0/counter_reg[0]_i_13_n_0
    SLICE_X76Y84         LUT6 (Prop_lut6_I1_O)        0.297    10.397 r  design_1_i/hamming_0/U0/counter[0]_i_7/O
                         net (fo=1, routed)           0.538    10.936    design_1_i/hamming_0/U0/counter[0]_i_7_n_0
    SLICE_X75Y87         LUT5 (Prop_lut5_I3_O)        0.124    11.060 r  design_1_i/hamming_0/U0/counter[0]_i_5/O
                         net (fo=1, routed)           0.000    11.060    design_1_i/hamming_0/U0/counter[0]_i_5_n_0
    SLICE_X75Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.592 r  design_1_i/hamming_0/U0/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.592    design_1_i/hamming_0/U0/counter_reg[0]_i_1_n_0
    SLICE_X75Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.706 r  design_1_i/hamming_0/U0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.706    design_1_i/hamming_0/U0/counter_reg[4]_i_1_n_0
    SLICE_X75Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.820 r  design_1_i/hamming_0/U0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.820    design_1_i/hamming_0/U0/counter_reg[8]_i_1_n_0
    SLICE_X75Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.043 r  design_1_i/hamming_0/U0/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.043    design_1_i/hamming_0/U0/counter_reg[12]_i_1_n_7
    SLICE_X75Y90         FDRE                                         r  design_1_i/hamming_0/U0/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.595    15.018    design_1_i/hamming_0/U0/clk
    SLICE_X75Y90         FDRE                                         r  design_1_i/hamming_0/U0/counter_reg[12]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X75Y90         FDRE (Setup_fdre_C_D)        0.062    15.319    design_1_i/hamming_0/U0/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                         -12.043    
  -------------------------------------------------------------------
                         slack                                  3.277    

Slack (MET) :             3.280ns  (required time - arrival time)
  Source:                 design_1_i/hamming_0/U0/idx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hamming_0/U0/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.725ns  (logic 2.878ns (42.797%)  route 3.847ns (57.203%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT5=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.712     5.315    design_1_i/hamming_0/U0/clk
    SLICE_X74Y86         FDRE                                         r  design_1_i/hamming_0/U0/idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y86         FDRE (Prop_fdre_C_Q)         0.518     5.833 r  design_1_i/hamming_0/U0/idx_reg[1]/Q
                         net (fo=195, routed)         1.317     7.150    design_1_i/hamming_0/U0/idx_reg[1]
    SLICE_X80Y84         LUT2 (Prop_lut2_I0_O)        0.124     7.274 r  design_1_i/hamming_0/U0/counter[0]_i_407/O
                         net (fo=1, routed)           0.000     7.274    design_1_i/hamming_0/U0/counter[0]_i_407_n_0
    SLICE_X80Y84         MUXF7 (Prop_muxf7_I1_O)      0.214     7.488 r  design_1_i/hamming_0/U0/counter_reg[0]_i_187/O
                         net (fo=1, routed)           0.000     7.488    design_1_i/hamming_0/U0/counter_reg[0]_i_187_n_0
    SLICE_X80Y84         MUXF8 (Prop_muxf8_I1_O)      0.088     7.576 r  design_1_i/hamming_0/U0/counter_reg[0]_i_77/O
                         net (fo=1, routed)           0.995     8.571    design_1_i/hamming_0/U0/counter_reg[0]_i_77_n_0
    SLICE_X80Y85         LUT6 (Prop_lut6_I1_O)        0.319     8.890 r  design_1_i/hamming_0/U0/counter[0]_i_27/O
                         net (fo=1, routed)           0.000     8.890    design_1_i/hamming_0/U0/counter[0]_i_27_n_0
    SLICE_X80Y85         MUXF7 (Prop_muxf7_I1_O)      0.214     9.104 r  design_1_i/hamming_0/U0/counter_reg[0]_i_13/O
                         net (fo=1, routed)           0.996    10.100    design_1_i/hamming_0/U0/counter_reg[0]_i_13_n_0
    SLICE_X76Y84         LUT6 (Prop_lut6_I1_O)        0.297    10.397 r  design_1_i/hamming_0/U0/counter[0]_i_7/O
                         net (fo=1, routed)           0.538    10.936    design_1_i/hamming_0/U0/counter[0]_i_7_n_0
    SLICE_X75Y87         LUT5 (Prop_lut5_I3_O)        0.124    11.060 r  design_1_i/hamming_0/U0/counter[0]_i_5/O
                         net (fo=1, routed)           0.000    11.060    design_1_i/hamming_0/U0/counter[0]_i_5_n_0
    SLICE_X75Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.592 r  design_1_i/hamming_0/U0/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.592    design_1_i/hamming_0/U0/counter_reg[0]_i_1_n_0
    SLICE_X75Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.706 r  design_1_i/hamming_0/U0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.706    design_1_i/hamming_0/U0/counter_reg[4]_i_1_n_0
    SLICE_X75Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.040 r  design_1_i/hamming_0/U0/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.040    design_1_i/hamming_0/U0/counter_reg[8]_i_1_n_6
    SLICE_X75Y89         FDRE                                         r  design_1_i/hamming_0/U0/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.595    15.018    design_1_i/hamming_0/U0/clk
    SLICE_X75Y89         FDRE                                         r  design_1_i/hamming_0/U0/counter_reg[9]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X75Y89         FDRE (Setup_fdre_C_D)        0.062    15.319    design_1_i/hamming_0/U0/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                         -12.040    
  -------------------------------------------------------------------
                         slack                                  3.280    

Slack (MET) :             3.301ns  (required time - arrival time)
  Source:                 design_1_i/hamming_0/U0/idx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hamming_0/U0/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.704ns  (logic 2.857ns (42.618%)  route 3.847ns (57.382%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT5=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.712     5.315    design_1_i/hamming_0/U0/clk
    SLICE_X74Y86         FDRE                                         r  design_1_i/hamming_0/U0/idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y86         FDRE (Prop_fdre_C_Q)         0.518     5.833 r  design_1_i/hamming_0/U0/idx_reg[1]/Q
                         net (fo=195, routed)         1.317     7.150    design_1_i/hamming_0/U0/idx_reg[1]
    SLICE_X80Y84         LUT2 (Prop_lut2_I0_O)        0.124     7.274 r  design_1_i/hamming_0/U0/counter[0]_i_407/O
                         net (fo=1, routed)           0.000     7.274    design_1_i/hamming_0/U0/counter[0]_i_407_n_0
    SLICE_X80Y84         MUXF7 (Prop_muxf7_I1_O)      0.214     7.488 r  design_1_i/hamming_0/U0/counter_reg[0]_i_187/O
                         net (fo=1, routed)           0.000     7.488    design_1_i/hamming_0/U0/counter_reg[0]_i_187_n_0
    SLICE_X80Y84         MUXF8 (Prop_muxf8_I1_O)      0.088     7.576 r  design_1_i/hamming_0/U0/counter_reg[0]_i_77/O
                         net (fo=1, routed)           0.995     8.571    design_1_i/hamming_0/U0/counter_reg[0]_i_77_n_0
    SLICE_X80Y85         LUT6 (Prop_lut6_I1_O)        0.319     8.890 r  design_1_i/hamming_0/U0/counter[0]_i_27/O
                         net (fo=1, routed)           0.000     8.890    design_1_i/hamming_0/U0/counter[0]_i_27_n_0
    SLICE_X80Y85         MUXF7 (Prop_muxf7_I1_O)      0.214     9.104 r  design_1_i/hamming_0/U0/counter_reg[0]_i_13/O
                         net (fo=1, routed)           0.996    10.100    design_1_i/hamming_0/U0/counter_reg[0]_i_13_n_0
    SLICE_X76Y84         LUT6 (Prop_lut6_I1_O)        0.297    10.397 r  design_1_i/hamming_0/U0/counter[0]_i_7/O
                         net (fo=1, routed)           0.538    10.936    design_1_i/hamming_0/U0/counter[0]_i_7_n_0
    SLICE_X75Y87         LUT5 (Prop_lut5_I3_O)        0.124    11.060 r  design_1_i/hamming_0/U0/counter[0]_i_5/O
                         net (fo=1, routed)           0.000    11.060    design_1_i/hamming_0/U0/counter[0]_i_5_n_0
    SLICE_X75Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.592 r  design_1_i/hamming_0/U0/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.592    design_1_i/hamming_0/U0/counter_reg[0]_i_1_n_0
    SLICE_X75Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.706 r  design_1_i/hamming_0/U0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.706    design_1_i/hamming_0/U0/counter_reg[4]_i_1_n_0
    SLICE_X75Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.019 r  design_1_i/hamming_0/U0/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.019    design_1_i/hamming_0/U0/counter_reg[8]_i_1_n_4
    SLICE_X75Y89         FDRE                                         r  design_1_i/hamming_0/U0/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.595    15.018    design_1_i/hamming_0/U0/clk
    SLICE_X75Y89         FDRE                                         r  design_1_i/hamming_0/U0/counter_reg[11]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X75Y89         FDRE (Setup_fdre_C_D)        0.062    15.319    design_1_i/hamming_0/U0/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                         -12.019    
  -------------------------------------------------------------------
                         slack                                  3.301    

Slack (MET) :             3.375ns  (required time - arrival time)
  Source:                 design_1_i/hamming_0/U0/idx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hamming_0/U0/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.630ns  (logic 2.783ns (41.977%)  route 3.847ns (58.023%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT5=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.712     5.315    design_1_i/hamming_0/U0/clk
    SLICE_X74Y86         FDRE                                         r  design_1_i/hamming_0/U0/idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y86         FDRE (Prop_fdre_C_Q)         0.518     5.833 r  design_1_i/hamming_0/U0/idx_reg[1]/Q
                         net (fo=195, routed)         1.317     7.150    design_1_i/hamming_0/U0/idx_reg[1]
    SLICE_X80Y84         LUT2 (Prop_lut2_I0_O)        0.124     7.274 r  design_1_i/hamming_0/U0/counter[0]_i_407/O
                         net (fo=1, routed)           0.000     7.274    design_1_i/hamming_0/U0/counter[0]_i_407_n_0
    SLICE_X80Y84         MUXF7 (Prop_muxf7_I1_O)      0.214     7.488 r  design_1_i/hamming_0/U0/counter_reg[0]_i_187/O
                         net (fo=1, routed)           0.000     7.488    design_1_i/hamming_0/U0/counter_reg[0]_i_187_n_0
    SLICE_X80Y84         MUXF8 (Prop_muxf8_I1_O)      0.088     7.576 r  design_1_i/hamming_0/U0/counter_reg[0]_i_77/O
                         net (fo=1, routed)           0.995     8.571    design_1_i/hamming_0/U0/counter_reg[0]_i_77_n_0
    SLICE_X80Y85         LUT6 (Prop_lut6_I1_O)        0.319     8.890 r  design_1_i/hamming_0/U0/counter[0]_i_27/O
                         net (fo=1, routed)           0.000     8.890    design_1_i/hamming_0/U0/counter[0]_i_27_n_0
    SLICE_X80Y85         MUXF7 (Prop_muxf7_I1_O)      0.214     9.104 r  design_1_i/hamming_0/U0/counter_reg[0]_i_13/O
                         net (fo=1, routed)           0.996    10.100    design_1_i/hamming_0/U0/counter_reg[0]_i_13_n_0
    SLICE_X76Y84         LUT6 (Prop_lut6_I1_O)        0.297    10.397 r  design_1_i/hamming_0/U0/counter[0]_i_7/O
                         net (fo=1, routed)           0.538    10.936    design_1_i/hamming_0/U0/counter[0]_i_7_n_0
    SLICE_X75Y87         LUT5 (Prop_lut5_I3_O)        0.124    11.060 r  design_1_i/hamming_0/U0/counter[0]_i_5/O
                         net (fo=1, routed)           0.000    11.060    design_1_i/hamming_0/U0/counter[0]_i_5_n_0
    SLICE_X75Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.592 r  design_1_i/hamming_0/U0/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.592    design_1_i/hamming_0/U0/counter_reg[0]_i_1_n_0
    SLICE_X75Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.706 r  design_1_i/hamming_0/U0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.706    design_1_i/hamming_0/U0/counter_reg[4]_i_1_n_0
    SLICE_X75Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.945 r  design_1_i/hamming_0/U0/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.945    design_1_i/hamming_0/U0/counter_reg[8]_i_1_n_5
    SLICE_X75Y89         FDRE                                         r  design_1_i/hamming_0/U0/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.595    15.018    design_1_i/hamming_0/U0/clk
    SLICE_X75Y89         FDRE                                         r  design_1_i/hamming_0/U0/counter_reg[10]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X75Y89         FDRE (Setup_fdre_C_D)        0.062    15.319    design_1_i/hamming_0/U0/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                         -11.945    
  -------------------------------------------------------------------
                         slack                                  3.375    

Slack (MET) :             3.391ns  (required time - arrival time)
  Source:                 design_1_i/hamming_0/U0/idx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hamming_0/U0/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.614ns  (logic 2.767ns (41.837%)  route 3.847ns (58.163%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT5=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.712     5.315    design_1_i/hamming_0/U0/clk
    SLICE_X74Y86         FDRE                                         r  design_1_i/hamming_0/U0/idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y86         FDRE (Prop_fdre_C_Q)         0.518     5.833 r  design_1_i/hamming_0/U0/idx_reg[1]/Q
                         net (fo=195, routed)         1.317     7.150    design_1_i/hamming_0/U0/idx_reg[1]
    SLICE_X80Y84         LUT2 (Prop_lut2_I0_O)        0.124     7.274 r  design_1_i/hamming_0/U0/counter[0]_i_407/O
                         net (fo=1, routed)           0.000     7.274    design_1_i/hamming_0/U0/counter[0]_i_407_n_0
    SLICE_X80Y84         MUXF7 (Prop_muxf7_I1_O)      0.214     7.488 r  design_1_i/hamming_0/U0/counter_reg[0]_i_187/O
                         net (fo=1, routed)           0.000     7.488    design_1_i/hamming_0/U0/counter_reg[0]_i_187_n_0
    SLICE_X80Y84         MUXF8 (Prop_muxf8_I1_O)      0.088     7.576 r  design_1_i/hamming_0/U0/counter_reg[0]_i_77/O
                         net (fo=1, routed)           0.995     8.571    design_1_i/hamming_0/U0/counter_reg[0]_i_77_n_0
    SLICE_X80Y85         LUT6 (Prop_lut6_I1_O)        0.319     8.890 r  design_1_i/hamming_0/U0/counter[0]_i_27/O
                         net (fo=1, routed)           0.000     8.890    design_1_i/hamming_0/U0/counter[0]_i_27_n_0
    SLICE_X80Y85         MUXF7 (Prop_muxf7_I1_O)      0.214     9.104 r  design_1_i/hamming_0/U0/counter_reg[0]_i_13/O
                         net (fo=1, routed)           0.996    10.100    design_1_i/hamming_0/U0/counter_reg[0]_i_13_n_0
    SLICE_X76Y84         LUT6 (Prop_lut6_I1_O)        0.297    10.397 r  design_1_i/hamming_0/U0/counter[0]_i_7/O
                         net (fo=1, routed)           0.538    10.936    design_1_i/hamming_0/U0/counter[0]_i_7_n_0
    SLICE_X75Y87         LUT5 (Prop_lut5_I3_O)        0.124    11.060 r  design_1_i/hamming_0/U0/counter[0]_i_5/O
                         net (fo=1, routed)           0.000    11.060    design_1_i/hamming_0/U0/counter[0]_i_5_n_0
    SLICE_X75Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.592 r  design_1_i/hamming_0/U0/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.592    design_1_i/hamming_0/U0/counter_reg[0]_i_1_n_0
    SLICE_X75Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.706 r  design_1_i/hamming_0/U0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.706    design_1_i/hamming_0/U0/counter_reg[4]_i_1_n_0
    SLICE_X75Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.929 r  design_1_i/hamming_0/U0/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.929    design_1_i/hamming_0/U0/counter_reg[8]_i_1_n_7
    SLICE_X75Y89         FDRE                                         r  design_1_i/hamming_0/U0/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.595    15.018    design_1_i/hamming_0/U0/clk
    SLICE_X75Y89         FDRE                                         r  design_1_i/hamming_0/U0/counter_reg[8]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X75Y89         FDRE (Setup_fdre_C_D)        0.062    15.319    design_1_i/hamming_0/U0/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                         -11.929    
  -------------------------------------------------------------------
                         slack                                  3.391    

Slack (MET) :             3.393ns  (required time - arrival time)
  Source:                 design_1_i/hamming_0/U0/idx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hamming_0/U0/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.611ns  (logic 2.764ns (41.810%)  route 3.847ns (58.190%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT5=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.712     5.315    design_1_i/hamming_0/U0/clk
    SLICE_X74Y86         FDRE                                         r  design_1_i/hamming_0/U0/idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y86         FDRE (Prop_fdre_C_Q)         0.518     5.833 r  design_1_i/hamming_0/U0/idx_reg[1]/Q
                         net (fo=195, routed)         1.317     7.150    design_1_i/hamming_0/U0/idx_reg[1]
    SLICE_X80Y84         LUT2 (Prop_lut2_I0_O)        0.124     7.274 r  design_1_i/hamming_0/U0/counter[0]_i_407/O
                         net (fo=1, routed)           0.000     7.274    design_1_i/hamming_0/U0/counter[0]_i_407_n_0
    SLICE_X80Y84         MUXF7 (Prop_muxf7_I1_O)      0.214     7.488 r  design_1_i/hamming_0/U0/counter_reg[0]_i_187/O
                         net (fo=1, routed)           0.000     7.488    design_1_i/hamming_0/U0/counter_reg[0]_i_187_n_0
    SLICE_X80Y84         MUXF8 (Prop_muxf8_I1_O)      0.088     7.576 r  design_1_i/hamming_0/U0/counter_reg[0]_i_77/O
                         net (fo=1, routed)           0.995     8.571    design_1_i/hamming_0/U0/counter_reg[0]_i_77_n_0
    SLICE_X80Y85         LUT6 (Prop_lut6_I1_O)        0.319     8.890 r  design_1_i/hamming_0/U0/counter[0]_i_27/O
                         net (fo=1, routed)           0.000     8.890    design_1_i/hamming_0/U0/counter[0]_i_27_n_0
    SLICE_X80Y85         MUXF7 (Prop_muxf7_I1_O)      0.214     9.104 r  design_1_i/hamming_0/U0/counter_reg[0]_i_13/O
                         net (fo=1, routed)           0.996    10.100    design_1_i/hamming_0/U0/counter_reg[0]_i_13_n_0
    SLICE_X76Y84         LUT6 (Prop_lut6_I1_O)        0.297    10.397 r  design_1_i/hamming_0/U0/counter[0]_i_7/O
                         net (fo=1, routed)           0.538    10.936    design_1_i/hamming_0/U0/counter[0]_i_7_n_0
    SLICE_X75Y87         LUT5 (Prop_lut5_I3_O)        0.124    11.060 r  design_1_i/hamming_0/U0/counter[0]_i_5/O
                         net (fo=1, routed)           0.000    11.060    design_1_i/hamming_0/U0/counter[0]_i_5_n_0
    SLICE_X75Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.592 r  design_1_i/hamming_0/U0/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.592    design_1_i/hamming_0/U0/counter_reg[0]_i_1_n_0
    SLICE_X75Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.926 r  design_1_i/hamming_0/U0/counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.926    design_1_i/hamming_0/U0/counter_reg[4]_i_1_n_6
    SLICE_X75Y88         FDRE                                         r  design_1_i/hamming_0/U0/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.594    15.017    design_1_i/hamming_0/U0/clk
    SLICE_X75Y88         FDRE                                         r  design_1_i/hamming_0/U0/counter_reg[5]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X75Y88         FDRE (Setup_fdre_C_D)        0.062    15.318    design_1_i/hamming_0/U0/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                         -11.926    
  -------------------------------------------------------------------
                         slack                                  3.393    

Slack (MET) :             3.414ns  (required time - arrival time)
  Source:                 design_1_i/hamming_0/U0/idx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hamming_0/U0/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.590ns  (logic 2.743ns (41.625%)  route 3.847ns (58.375%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT5=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.712     5.315    design_1_i/hamming_0/U0/clk
    SLICE_X74Y86         FDRE                                         r  design_1_i/hamming_0/U0/idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y86         FDRE (Prop_fdre_C_Q)         0.518     5.833 r  design_1_i/hamming_0/U0/idx_reg[1]/Q
                         net (fo=195, routed)         1.317     7.150    design_1_i/hamming_0/U0/idx_reg[1]
    SLICE_X80Y84         LUT2 (Prop_lut2_I0_O)        0.124     7.274 r  design_1_i/hamming_0/U0/counter[0]_i_407/O
                         net (fo=1, routed)           0.000     7.274    design_1_i/hamming_0/U0/counter[0]_i_407_n_0
    SLICE_X80Y84         MUXF7 (Prop_muxf7_I1_O)      0.214     7.488 r  design_1_i/hamming_0/U0/counter_reg[0]_i_187/O
                         net (fo=1, routed)           0.000     7.488    design_1_i/hamming_0/U0/counter_reg[0]_i_187_n_0
    SLICE_X80Y84         MUXF8 (Prop_muxf8_I1_O)      0.088     7.576 r  design_1_i/hamming_0/U0/counter_reg[0]_i_77/O
                         net (fo=1, routed)           0.995     8.571    design_1_i/hamming_0/U0/counter_reg[0]_i_77_n_0
    SLICE_X80Y85         LUT6 (Prop_lut6_I1_O)        0.319     8.890 r  design_1_i/hamming_0/U0/counter[0]_i_27/O
                         net (fo=1, routed)           0.000     8.890    design_1_i/hamming_0/U0/counter[0]_i_27_n_0
    SLICE_X80Y85         MUXF7 (Prop_muxf7_I1_O)      0.214     9.104 r  design_1_i/hamming_0/U0/counter_reg[0]_i_13/O
                         net (fo=1, routed)           0.996    10.100    design_1_i/hamming_0/U0/counter_reg[0]_i_13_n_0
    SLICE_X76Y84         LUT6 (Prop_lut6_I1_O)        0.297    10.397 r  design_1_i/hamming_0/U0/counter[0]_i_7/O
                         net (fo=1, routed)           0.538    10.936    design_1_i/hamming_0/U0/counter[0]_i_7_n_0
    SLICE_X75Y87         LUT5 (Prop_lut5_I3_O)        0.124    11.060 r  design_1_i/hamming_0/U0/counter[0]_i_5/O
                         net (fo=1, routed)           0.000    11.060    design_1_i/hamming_0/U0/counter[0]_i_5_n_0
    SLICE_X75Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.592 r  design_1_i/hamming_0/U0/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.592    design_1_i/hamming_0/U0/counter_reg[0]_i_1_n_0
    SLICE_X75Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.905 r  design_1_i/hamming_0/U0/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.905    design_1_i/hamming_0/U0/counter_reg[4]_i_1_n_4
    SLICE_X75Y88         FDRE                                         r  design_1_i/hamming_0/U0/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.594    15.017    design_1_i/hamming_0/U0/clk
    SLICE_X75Y88         FDRE                                         r  design_1_i/hamming_0/U0/counter_reg[7]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X75Y88         FDRE (Setup_fdre_C_D)        0.062    15.318    design_1_i/hamming_0/U0/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                         -11.905    
  -------------------------------------------------------------------
                         slack                                  3.414    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 design_1_i/BinToBCD16_0/U0/int_rg_c_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BinToBCD16_0/U0/int_rg_c_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.246ns (81.119%)  route 0.057ns (18.881%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.596     1.515    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X76Y91         FDRE                                         r  design_1_i/BinToBCD16_0/U0/int_rg_c_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y91         FDRE (Prop_fdre_C_Q)         0.148     1.663 r  design_1_i/BinToBCD16_0/U0/int_rg_c_reg[14]/Q
                         net (fo=1, routed)           0.057     1.721    design_1_i/BinToBCD16_0/U0/int_rg_c[14]
    SLICE_X76Y91         LUT3 (Prop_lut3_I0_O)        0.098     1.819 r  design_1_i/BinToBCD16_0/U0/int_rg_c[15]_i_2/O
                         net (fo=1, routed)           0.000     1.819    design_1_i/BinToBCD16_0/U0/int_rg_n[15]
    SLICE_X76Y91         FDRE                                         r  design_1_i/BinToBCD16_0/U0/int_rg_c_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.869     2.034    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X76Y91         FDRE                                         r  design_1_i/BinToBCD16_0/U0/int_rg_c_reg[15]/C
                         clock pessimism             -0.518     1.515    
    SLICE_X76Y91         FDRE (Hold_fdre_C_D)         0.121     1.636    design_1_i/BinToBCD16_0/U0/int_rg_c_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 design_1_i/BinToBCD16_0/U0/BCD0_c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BinToBCD16_0/U0/BCD0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.442%)  route 0.149ns (44.558%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.601     1.520    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X81Y91         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD0_c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y91         FDRE (Prop_fdre_C_Q)         0.141     1.661 r  design_1_i/BinToBCD16_0/U0/BCD0_c_reg[0]/Q
                         net (fo=9, routed)           0.149     1.811    design_1_i/BinToBCD16_0/U0/BCD0_c[0]
    SLICE_X80Y90         LUT3 (Prop_lut3_I2_O)        0.045     1.856 r  design_1_i/BinToBCD16_0/U0/BCD0[0]_i_1/O
                         net (fo=1, routed)           0.000     1.856    design_1_i/BinToBCD16_0/U0/BCD0[0]_i_1_n_0
    SLICE_X80Y90         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.873     2.038    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X80Y90         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD0_reg[0]/C
                         clock pessimism             -0.501     1.536    
    SLICE_X80Y90         FDRE (Hold_fdre_C_D)         0.121     1.657    design_1_i/BinToBCD16_0/U0/BCD0_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/BinToBCD16_0/U0/int_rg_c_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BinToBCD16_0/U0/int_rg_c_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.232ns (73.062%)  route 0.086ns (26.938%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.595     1.514    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X77Y89         FDRE                                         r  design_1_i/BinToBCD16_0/U0/int_rg_c_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y89         FDRE (Prop_fdre_C_Q)         0.128     1.642 r  design_1_i/BinToBCD16_0/U0/int_rg_c_reg[8]/Q
                         net (fo=1, routed)           0.086     1.728    design_1_i/BinToBCD16_0/U0/int_rg_c[8]
    SLICE_X77Y89         LUT3 (Prop_lut3_I0_O)        0.104     1.832 r  design_1_i/BinToBCD16_0/U0/int_rg_c[9]_i_1/O
                         net (fo=1, routed)           0.000     1.832    design_1_i/BinToBCD16_0/U0/int_rg_n[9]
    SLICE_X77Y89         FDRE                                         r  design_1_i/BinToBCD16_0/U0/int_rg_c_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.868     2.033    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X77Y89         FDRE                                         r  design_1_i/BinToBCD16_0/U0/int_rg_c_reg[9]/C
                         clock pessimism             -0.518     1.514    
    SLICE_X77Y89         FDRE (Hold_fdre_C_D)         0.107     1.621    design_1_i/BinToBCD16_0/U0/int_rg_c_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 design_1_i/BinToBCD16_0/U0/BCD0_c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BinToBCD16_0/U0/BCD1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.209ns (58.798%)  route 0.146ns (41.202%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.601     1.520    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X80Y91         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD0_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y91         FDRE (Prop_fdre_C_Q)         0.164     1.684 r  design_1_i/BinToBCD16_0/U0/BCD0_c_reg[2]/Q
                         net (fo=8, routed)           0.146     1.831    design_1_i/BinToBCD16_0/U0/BCD0_c[2]
    SLICE_X80Y90         LUT6 (Prop_lut6_I3_O)        0.045     1.876 r  design_1_i/BinToBCD16_0/U0/BCD1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.876    design_1_i/BinToBCD16_0/U0/BCD1[0]_i_1_n_0
    SLICE_X80Y90         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.873     2.038    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X80Y90         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD1_reg[0]/C
                         clock pessimism             -0.501     1.536    
    SLICE_X80Y90         FDRE (Hold_fdre_C_D)         0.121     1.657    design_1_i/BinToBCD16_0/U0/BCD1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 design_1_i/BinToBCD16_0/U0/BCD0_c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BinToBCD16_0/U0/BCD0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.469%)  route 0.148ns (41.531%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.601     1.520    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X80Y91         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD0_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y91         FDRE (Prop_fdre_C_Q)         0.164     1.684 r  design_1_i/BinToBCD16_0/U0/BCD0_c_reg[2]/Q
                         net (fo=8, routed)           0.148     1.833    design_1_i/BinToBCD16_0/U0/BCD0_c[2]
    SLICE_X80Y90         LUT5 (Prop_lut5_I4_O)        0.045     1.878 r  design_1_i/BinToBCD16_0/U0/BCD0[2]_i_1/O
                         net (fo=1, routed)           0.000     1.878    design_1_i/BinToBCD16_0/U0/BCD0[2]_i_1_n_0
    SLICE_X80Y90         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.873     2.038    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X80Y90         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD0_reg[2]/C
                         clock pessimism             -0.501     1.536    
    SLICE_X80Y90         FDRE (Hold_fdre_C_D)         0.121     1.657    design_1_i/BinToBCD16_0/U0/BCD0_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 design_1_i/BinToBCD16_0/U0/int_rg_c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BinToBCD16_0/U0/int_rg_c_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.594     1.513    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X77Y87         FDRE                                         r  design_1_i/BinToBCD16_0/U0/int_rg_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y87         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  design_1_i/BinToBCD16_0/U0/int_rg_c_reg[2]/Q
                         net (fo=1, routed)           0.156     1.810    design_1_i/BinToBCD16_0/U0/int_rg_c[2]
    SLICE_X77Y87         LUT3 (Prop_lut3_I0_O)        0.042     1.852 r  design_1_i/BinToBCD16_0/U0/int_rg_c[3]_i_1/O
                         net (fo=1, routed)           0.000     1.852    design_1_i/BinToBCD16_0/U0/int_rg_n[3]
    SLICE_X77Y87         FDRE                                         r  design_1_i/BinToBCD16_0/U0/int_rg_c_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.866     2.031    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X77Y87         FDRE                                         r  design_1_i/BinToBCD16_0/U0/int_rg_c_reg[3]/C
                         clock pessimism             -0.517     1.513    
    SLICE_X77Y87         FDRE (Hold_fdre_C_D)         0.107     1.620    design_1_i/BinToBCD16_0/U0/int_rg_c_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 design_1_i/BinToBCD16_0/U0/int_rg_c_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BinToBCD16_0/U0/int_rg_c_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.596     1.515    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X76Y91         FDRE                                         r  design_1_i/BinToBCD16_0/U0/int_rg_c_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y91         FDRE (Prop_fdre_C_Q)         0.164     1.679 r  design_1_i/BinToBCD16_0/U0/int_rg_c_reg[13]/Q
                         net (fo=1, routed)           0.163     1.842    design_1_i/BinToBCD16_0/U0/int_rg_c[13]
    SLICE_X76Y91         LUT3 (Prop_lut3_I0_O)        0.043     1.885 r  design_1_i/BinToBCD16_0/U0/int_rg_c[14]_i_1/O
                         net (fo=1, routed)           0.000     1.885    design_1_i/BinToBCD16_0/U0/int_rg_n[14]
    SLICE_X76Y91         FDRE                                         r  design_1_i/BinToBCD16_0/U0/int_rg_c_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.869     2.034    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X76Y91         FDRE                                         r  design_1_i/BinToBCD16_0/U0/int_rg_c_reg[14]/C
                         clock pessimism             -0.518     1.515    
    SLICE_X76Y91         FDRE (Hold_fdre_C_D)         0.131     1.646    design_1_i/BinToBCD16_0/U0/int_rg_c_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 design_1_i/BinToBCD16_0/U0/int_rg_c_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BinToBCD16_0/U0/int_rg_c_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.595     1.514    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X76Y89         FDRE                                         r  design_1_i/BinToBCD16_0/U0/int_rg_c_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y89         FDRE (Prop_fdre_C_Q)         0.164     1.678 r  design_1_i/BinToBCD16_0/U0/int_rg_c_reg[11]/Q
                         net (fo=1, routed)           0.163     1.841    design_1_i/BinToBCD16_0/U0/int_rg_c[11]
    SLICE_X76Y89         LUT3 (Prop_lut3_I0_O)        0.043     1.884 r  design_1_i/BinToBCD16_0/U0/int_rg_c[12]_i_1/O
                         net (fo=1, routed)           0.000     1.884    design_1_i/BinToBCD16_0/U0/int_rg_n[12]
    SLICE_X76Y89         FDRE                                         r  design_1_i/BinToBCD16_0/U0/int_rg_c_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.868     2.033    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X76Y89         FDRE                                         r  design_1_i/BinToBCD16_0/U0/int_rg_c_reg[12]/C
                         clock pessimism             -0.518     1.514    
    SLICE_X76Y89         FDRE (Hold_fdre_C_D)         0.131     1.645    design_1_i/BinToBCD16_0/U0/int_rg_c_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 design_1_i/hamming_0/U0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hamming_0/U0/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.594     1.513    design_1_i/hamming_0/U0/clk
    SLICE_X75Y87         FDRE                                         r  design_1_i/hamming_0/U0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y87         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  design_1_i/hamming_0/U0/counter_reg[0]/Q
                         net (fo=3, routed)           0.079     1.734    design_1_i/hamming_0/U0/counter_reg[0]
    SLICE_X75Y87         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.858 r  design_1_i/hamming_0/U0/counter_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.858    design_1_i/hamming_0/U0/counter_reg[0]_i_1_n_6
    SLICE_X75Y87         FDRE                                         r  design_1_i/hamming_0/U0/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.866     2.031    design_1_i/hamming_0/U0/clk
    SLICE_X75Y87         FDRE                                         r  design_1_i/hamming_0/U0/counter_reg[1]/C
                         clock pessimism             -0.517     1.513    
    SLICE_X75Y87         FDRE (Hold_fdre_C_D)         0.105     1.618    design_1_i/hamming_0/U0/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 design_1_i/BinToBCD16_0/U0/BCD2_c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BinToBCD16_0/U0/BCD2_c_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.604     1.523    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X83Y88         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD2_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y88         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  design_1_i/BinToBCD16_0/U0/BCD2_c_reg[1]/Q
                         net (fo=8, routed)           0.168     1.833    design_1_i/BinToBCD16_0/U0/BCD2_c[1]
    SLICE_X83Y88         LUT4 (Prop_lut4_I1_O)        0.042     1.875 r  design_1_i/BinToBCD16_0/U0/BCD2_c[3]_i_1/O
                         net (fo=1, routed)           0.000     1.875    design_1_i/BinToBCD16_0/U0/BCD2_c[3]_i_1_n_0
    SLICE_X83Y88         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD2_c_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.876     2.041    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X83Y88         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD2_c_reg[3]/C
                         clock pessimism             -0.517     1.523    
    SLICE_X83Y88         FDRE (Hold_fdre_C_D)         0.107     1.630    design_1_i/BinToBCD16_0/U0/BCD2_c_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.244    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X81Y91    design_1_i/BinToBCD16_0/U0/BCD0_c_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X80Y91    design_1_i/BinToBCD16_0/U0/BCD0_c_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X80Y91    design_1_i/BinToBCD16_0/U0/BCD0_c_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X80Y91    design_1_i/BinToBCD16_0/U0/BCD0_c_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X80Y90    design_1_i/BinToBCD16_0/U0/BCD0_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X80Y90    design_1_i/BinToBCD16_0/U0/BCD0_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X80Y90    design_1_i/BinToBCD16_0/U0/BCD0_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X80Y90    design_1_i/BinToBCD16_0/U0/BCD0_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X82Y90    design_1_i/BinToBCD16_0/U0/BCD2_c_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y88    design_1_i/BinToBCD16_0/U0/BCD2_c_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y88    design_1_i/BinToBCD16_0/U0/BCD2_c_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y88    design_1_i/BinToBCD16_0/U0/BCD2_c_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y88    design_1_i/BinToBCD16_0/U0/BCD3_c_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y88    design_1_i/BinToBCD16_0/U0/BCD4_c_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y88    design_1_i/BinToBCD16_0/U0/BCD4_c_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y88    design_1_i/BinToBCD16_0/U0/BCD4_c_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y88    design_1_i/BinToBCD16_0/U0/BCD4_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y88    design_1_i/EightDispControl_0/U0/div_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y88    design_1_i/EightDispControl_0/U0/div_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X74Y93    design_1_i/hamming_0/U0/idx_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X74Y93    design_1_i/hamming_0/U0/idx_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X74Y93    design_1_i/hamming_0/U0/idx_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X74Y93    design_1_i/hamming_0/U0/idx_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y91    design_1_i/BinToBCD16_0/U0/BCD0_c_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y91    design_1_i/BinToBCD16_0/U0/BCD0_c_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y91    design_1_i/BinToBCD16_0/U0/BCD0_c_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y91    design_1_i/BinToBCD16_0/U0/BCD0_c_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y91    design_1_i/BinToBCD16_0/U0/BCD0_c_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y91    design_1_i/BinToBCD16_0/U0/BCD0_c_reg[2]/C



