ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczWLDci.s 			page 1


   1              		.cpu cortex-m0
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 0
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f0xx_hal_msp.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_MspInit,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_MspInit
  18              		.arch armv6s-m
  19              		.syntax unified
  20              		.code	16
  21              		.thumb_func
  22              		.fpu softvfp
  24              	HAL_MspInit:
  25              	.LFB40:
  26              		.file 1 "Core/Src/stm32f0xx_hal_msp.c"
   1:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f0xx_hal_msp.c **** /**
   3:Core/Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f0xx_hal_msp.c ****   * @file         stm32f0xx_hal_msp.c
   5:Core/Src/stm32f0xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f0xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f0xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f0xx_hal_msp.c ****   *
  10:Core/Src/stm32f0xx_hal_msp.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  11:Core/Src/stm32f0xx_hal_msp.c ****   * All rights reserved.</center></h2>
  12:Core/Src/stm32f0xx_hal_msp.c ****   *
  13:Core/Src/stm32f0xx_hal_msp.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  14:Core/Src/stm32f0xx_hal_msp.c ****   * the "License"; You may not use this file except in compliance with the
  15:Core/Src/stm32f0xx_hal_msp.c ****   * License. You may obtain a copy of the License at:
  16:Core/Src/stm32f0xx_hal_msp.c ****   *                        opensource.org/licenses/BSD-3-Clause
  17:Core/Src/stm32f0xx_hal_msp.c ****   *
  18:Core/Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32f0xx_hal_msp.c ****   */
  20:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32f0xx_hal_msp.c **** 
  22:Core/Src/stm32f0xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32f0xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f0xx_hal_msp.c **** 
  26:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f0xx_hal_msp.c **** 
  28:Core/Src/stm32f0xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f0xx_hal_msp.c **** 
  31:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f0xx_hal_msp.c **** 
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczWLDci.s 			page 2


  33:Core/Src/stm32f0xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f0xx_hal_msp.c **** 
  36:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f0xx_hal_msp.c **** 
  38:Core/Src/stm32f0xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f0xx_hal_msp.c **** 
  41:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f0xx_hal_msp.c **** 
  43:Core/Src/stm32f0xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f0xx_hal_msp.c **** 
  46:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f0xx_hal_msp.c **** 
  48:Core/Src/stm32f0xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f0xx_hal_msp.c **** 
  51:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f0xx_hal_msp.c **** 
  53:Core/Src/stm32f0xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f0xx_hal_msp.c **** 
  56:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f0xx_hal_msp.c **** 
  58:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f0xx_hal_msp.c **** 
  60:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f0xx_hal_msp.c **** 
  62:Core/Src/stm32f0xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  63:Core/Src/stm32f0xx_hal_msp.c ****                     /**
  64:Core/Src/stm32f0xx_hal_msp.c ****   * Initializes the Global MSP.
  65:Core/Src/stm32f0xx_hal_msp.c ****   */
  66:Core/Src/stm32f0xx_hal_msp.c **** void HAL_MspInit(void)
  67:Core/Src/stm32f0xx_hal_msp.c **** {
  27              		.loc 1 67 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  68:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  69:Core/Src/stm32f0xx_hal_msp.c **** 
  70:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  71:Core/Src/stm32f0xx_hal_msp.c **** 
  72:Core/Src/stm32f0xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  35              		.loc 1 72 3 view .LVU1
  36              	.LBB2:
  37              		.loc 1 72 3 view .LVU2
  38              		.loc 1 72 3 view .LVU3
  39 0002 0A4B     		ldr	r3, .L2
  40 0004 9969     		ldr	r1, [r3, #24]
  41 0006 0122     		movs	r2, #1
  42 0008 1143     		orrs	r1, r2
  43 000a 9961     		str	r1, [r3, #24]
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczWLDci.s 			page 3


  44              		.loc 1 72 3 view .LVU4
  45 000c 9969     		ldr	r1, [r3, #24]
  46 000e 0A40     		ands	r2, r1
  47 0010 0092     		str	r2, [sp]
  48              		.loc 1 72 3 view .LVU5
  49 0012 009A     		ldr	r2, [sp]
  50              	.LBE2:
  51              		.loc 1 72 3 view .LVU6
  73:Core/Src/stm32f0xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  52              		.loc 1 73 3 view .LVU7
  53              	.LBB3:
  54              		.loc 1 73 3 view .LVU8
  55              		.loc 1 73 3 view .LVU9
  56 0014 DA69     		ldr	r2, [r3, #28]
  57 0016 8021     		movs	r1, #128
  58 0018 4905     		lsls	r1, r1, #21
  59 001a 0A43     		orrs	r2, r1
  60 001c DA61     		str	r2, [r3, #28]
  61              		.loc 1 73 3 view .LVU10
  62 001e DB69     		ldr	r3, [r3, #28]
  63 0020 0B40     		ands	r3, r1
  64 0022 0193     		str	r3, [sp, #4]
  65              		.loc 1 73 3 view .LVU11
  66 0024 019B     		ldr	r3, [sp, #4]
  67              	.LBE3:
  68              		.loc 1 73 3 view .LVU12
  74:Core/Src/stm32f0xx_hal_msp.c **** 
  75:Core/Src/stm32f0xx_hal_msp.c ****   /* System interrupt init*/
  76:Core/Src/stm32f0xx_hal_msp.c **** 
  77:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  78:Core/Src/stm32f0xx_hal_msp.c **** 
  79:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  80:Core/Src/stm32f0xx_hal_msp.c **** }
  69              		.loc 1 80 1 is_stmt 0 view .LVU13
  70 0026 02B0     		add	sp, sp, #8
  71              		@ sp needed
  72 0028 7047     		bx	lr
  73              	.L3:
  74 002a C046     		.align	2
  75              	.L2:
  76 002c 00100240 		.word	1073876992
  77              		.cfi_endproc
  78              	.LFE40:
  80              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
  81              		.align	1
  82              		.global	HAL_TIM_Base_MspInit
  83              		.syntax unified
  84              		.code	16
  85              		.thumb_func
  86              		.fpu softvfp
  88              	HAL_TIM_Base_MspInit:
  89              	.LVL0:
  90              	.LFB41:
  81:Core/Src/stm32f0xx_hal_msp.c **** 
  82:Core/Src/stm32f0xx_hal_msp.c **** /**
  83:Core/Src/stm32f0xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
  84:Core/Src/stm32f0xx_hal_msp.c **** * This function configures the hardware resources used in this example
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczWLDci.s 			page 4


  85:Core/Src/stm32f0xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
  86:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
  87:Core/Src/stm32f0xx_hal_msp.c **** */
  88:Core/Src/stm32f0xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
  89:Core/Src/stm32f0xx_hal_msp.c **** {
  91              		.loc 1 89 1 is_stmt 1 view -0
  92              		.cfi_startproc
  93              		@ args = 0, pretend = 0, frame = 16
  94              		@ frame_needed = 0, uses_anonymous_args = 0
  95              		.loc 1 89 1 is_stmt 0 view .LVU15
  96 0000 00B5     		push	{lr}
  97              	.LCFI1:
  98              		.cfi_def_cfa_offset 4
  99              		.cfi_offset 14, -4
 100 0002 85B0     		sub	sp, sp, #20
 101              	.LCFI2:
 102              		.cfi_def_cfa_offset 24
  90:Core/Src/stm32f0xx_hal_msp.c ****   if(htim_base->Instance==TIM3)
 103              		.loc 1 90 3 is_stmt 1 view .LVU16
 104              		.loc 1 90 15 is_stmt 0 view .LVU17
 105 0004 0368     		ldr	r3, [r0]
 106              		.loc 1 90 5 view .LVU18
 107 0006 284A     		ldr	r2, .L13
 108 0008 9342     		cmp	r3, r2
 109 000a 0AD0     		beq	.L9
  91:Core/Src/stm32f0xx_hal_msp.c ****   {
  92:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
  93:Core/Src/stm32f0xx_hal_msp.c **** 
  94:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 0 */
  95:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
  96:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
  97:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
  98:Core/Src/stm32f0xx_hal_msp.c **** 
  99:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 1 */
 100:Core/Src/stm32f0xx_hal_msp.c ****   }
 101:Core/Src/stm32f0xx_hal_msp.c ****   else if(htim_base->Instance==TIM15)
 110              		.loc 1 101 8 is_stmt 1 view .LVU19
 111              		.loc 1 101 10 is_stmt 0 view .LVU20
 112 000c 274A     		ldr	r2, .L13+4
 113 000e 9342     		cmp	r3, r2
 114 0010 11D0     		beq	.L10
 102:Core/Src/stm32f0xx_hal_msp.c ****   {
 103:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM15_MspInit 0 */
 104:Core/Src/stm32f0xx_hal_msp.c **** 
 105:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM15_MspInit 0 */
 106:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
 107:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM15_CLK_ENABLE();
 108:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM15 interrupt Init */
 109:Core/Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM15_IRQn, 2, 0);
 110:Core/Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM15_IRQn);
 111:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM15_MspInit 1 */
 112:Core/Src/stm32f0xx_hal_msp.c **** 
 113:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM15_MspInit 1 */
 114:Core/Src/stm32f0xx_hal_msp.c ****   }
 115:Core/Src/stm32f0xx_hal_msp.c ****   else if(htim_base->Instance==TIM16)
 115              		.loc 1 115 8 is_stmt 1 view .LVU21
 116              		.loc 1 115 10 is_stmt 0 view .LVU22
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczWLDci.s 			page 5


 117 0012 274A     		ldr	r2, .L13+8
 118 0014 9342     		cmp	r3, r2
 119 0016 21D0     		beq	.L11
 116:Core/Src/stm32f0xx_hal_msp.c ****   {
 117:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 0 */
 118:Core/Src/stm32f0xx_hal_msp.c **** 
 119:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM16_MspInit 0 */
 120:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
 121:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM16_CLK_ENABLE();
 122:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM16 interrupt Init */
 123:Core/Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 124:Core/Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM16_IRQn);
 125:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 126:Core/Src/stm32f0xx_hal_msp.c **** 
 127:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM16_MspInit 1 */
 128:Core/Src/stm32f0xx_hal_msp.c ****   }
 129:Core/Src/stm32f0xx_hal_msp.c ****   else if(htim_base->Instance==TIM17)
 120              		.loc 1 129 8 is_stmt 1 view .LVU23
 121              		.loc 1 129 10 is_stmt 0 view .LVU24
 122 0018 264A     		ldr	r2, .L13+12
 123 001a 9342     		cmp	r3, r2
 124 001c 31D0     		beq	.L12
 125              	.LVL1:
 126              	.L4:
 130:Core/Src/stm32f0xx_hal_msp.c ****   {
 131:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspInit 0 */
 132:Core/Src/stm32f0xx_hal_msp.c **** 
 133:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM17_MspInit 0 */
 134:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
 135:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM17_CLK_ENABLE();
 136:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM17 interrupt Init */
 137:Core/Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM17_IRQn, 1, 0);
 138:Core/Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM17_IRQn);
 139:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspInit 1 */
 140:Core/Src/stm32f0xx_hal_msp.c **** 
 141:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM17_MspInit 1 */
 142:Core/Src/stm32f0xx_hal_msp.c ****   }
 143:Core/Src/stm32f0xx_hal_msp.c **** 
 144:Core/Src/stm32f0xx_hal_msp.c **** }
 127              		.loc 1 144 1 view .LVU25
 128 001e 05B0     		add	sp, sp, #20
 129              		@ sp needed
 130 0020 00BD     		pop	{pc}
 131              	.LVL2:
 132              	.L9:
  96:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 133              		.loc 1 96 5 is_stmt 1 view .LVU26
 134              	.LBB4:
  96:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 135              		.loc 1 96 5 view .LVU27
  96:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 136              		.loc 1 96 5 view .LVU28
 137 0022 254A     		ldr	r2, .L13+16
 138 0024 D169     		ldr	r1, [r2, #28]
 139 0026 0223     		movs	r3, #2
 140 0028 1943     		orrs	r1, r3
 141 002a D161     		str	r1, [r2, #28]
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczWLDci.s 			page 6


  96:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 142              		.loc 1 96 5 view .LVU29
 143 002c D269     		ldr	r2, [r2, #28]
 144 002e 1340     		ands	r3, r2
 145 0030 0093     		str	r3, [sp]
  96:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 146              		.loc 1 96 5 view .LVU30
 147 0032 009B     		ldr	r3, [sp]
 148              	.LBE4:
  96:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 149              		.loc 1 96 5 view .LVU31
 150 0034 F3E7     		b	.L4
 151              	.L10:
 107:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM15 interrupt Init */
 152              		.loc 1 107 5 view .LVU32
 153              	.LBB5:
 107:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM15 interrupt Init */
 154              		.loc 1 107 5 view .LVU33
 107:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM15 interrupt Init */
 155              		.loc 1 107 5 view .LVU34
 156 0036 204A     		ldr	r2, .L13+16
 157 0038 9169     		ldr	r1, [r2, #24]
 158 003a 8020     		movs	r0, #128
 159              	.LVL3:
 107:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM15 interrupt Init */
 160              		.loc 1 107 5 is_stmt 0 view .LVU35
 161 003c 4002     		lsls	r0, r0, #9
 162 003e 0143     		orrs	r1, r0
 163 0040 9161     		str	r1, [r2, #24]
 107:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM15 interrupt Init */
 164              		.loc 1 107 5 is_stmt 1 view .LVU36
 165 0042 9369     		ldr	r3, [r2, #24]
 166 0044 0340     		ands	r3, r0
 167 0046 0193     		str	r3, [sp, #4]
 107:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM15 interrupt Init */
 168              		.loc 1 107 5 view .LVU37
 169 0048 019B     		ldr	r3, [sp, #4]
 170              	.LBE5:
 107:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM15 interrupt Init */
 171              		.loc 1 107 5 view .LVU38
 109:Core/Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM15_IRQn);
 172              		.loc 1 109 5 view .LVU39
 173 004a 0022     		movs	r2, #0
 174 004c 0221     		movs	r1, #2
 175 004e 1420     		movs	r0, #20
 176 0050 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 177              	.LVL4:
 110:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM15_MspInit 1 */
 178              		.loc 1 110 5 view .LVU40
 179 0054 1420     		movs	r0, #20
 180 0056 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 181              	.LVL5:
 182 005a E0E7     		b	.L4
 183              	.LVL6:
 184              	.L11:
 121:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM16 interrupt Init */
 185              		.loc 1 121 5 view .LVU41
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczWLDci.s 			page 7


 186              	.LBB6:
 121:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM16 interrupt Init */
 187              		.loc 1 121 5 view .LVU42
 121:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM16 interrupt Init */
 188              		.loc 1 121 5 view .LVU43
 189 005c 164A     		ldr	r2, .L13+16
 190 005e 9169     		ldr	r1, [r2, #24]
 191 0060 8020     		movs	r0, #128
 192              	.LVL7:
 121:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM16 interrupt Init */
 193              		.loc 1 121 5 is_stmt 0 view .LVU44
 194 0062 8002     		lsls	r0, r0, #10
 195 0064 0143     		orrs	r1, r0
 196 0066 9161     		str	r1, [r2, #24]
 121:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM16 interrupt Init */
 197              		.loc 1 121 5 is_stmt 1 view .LVU45
 198 0068 9369     		ldr	r3, [r2, #24]
 199 006a 0340     		ands	r3, r0
 200 006c 0293     		str	r3, [sp, #8]
 121:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM16 interrupt Init */
 201              		.loc 1 121 5 view .LVU46
 202 006e 029B     		ldr	r3, [sp, #8]
 203              	.LBE6:
 121:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM16 interrupt Init */
 204              		.loc 1 121 5 view .LVU47
 123:Core/Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM16_IRQn);
 205              		.loc 1 123 5 view .LVU48
 206 0070 0022     		movs	r2, #0
 207 0072 0021     		movs	r1, #0
 208 0074 1520     		movs	r0, #21
 209 0076 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 210              	.LVL8:
 124:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 211              		.loc 1 124 5 view .LVU49
 212 007a 1520     		movs	r0, #21
 213 007c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 214              	.LVL9:
 215 0080 CDE7     		b	.L4
 216              	.LVL10:
 217              	.L12:
 135:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM17 interrupt Init */
 218              		.loc 1 135 5 view .LVU50
 219              	.LBB7:
 135:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM17 interrupt Init */
 220              		.loc 1 135 5 view .LVU51
 135:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM17 interrupt Init */
 221              		.loc 1 135 5 view .LVU52
 222 0082 0D4A     		ldr	r2, .L13+16
 223 0084 9169     		ldr	r1, [r2, #24]
 224 0086 8020     		movs	r0, #128
 225              	.LVL11:
 135:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM17 interrupt Init */
 226              		.loc 1 135 5 is_stmt 0 view .LVU53
 227 0088 C002     		lsls	r0, r0, #11
 228 008a 0143     		orrs	r1, r0
 229 008c 9161     		str	r1, [r2, #24]
 135:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM17 interrupt Init */
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczWLDci.s 			page 8


 230              		.loc 1 135 5 is_stmt 1 view .LVU54
 231 008e 9369     		ldr	r3, [r2, #24]
 232 0090 0340     		ands	r3, r0
 233 0092 0393     		str	r3, [sp, #12]
 135:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM17 interrupt Init */
 234              		.loc 1 135 5 view .LVU55
 235 0094 039B     		ldr	r3, [sp, #12]
 236              	.LBE7:
 135:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM17 interrupt Init */
 237              		.loc 1 135 5 view .LVU56
 137:Core/Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM17_IRQn);
 238              		.loc 1 137 5 view .LVU57
 239 0096 0022     		movs	r2, #0
 240 0098 0121     		movs	r1, #1
 241 009a 1620     		movs	r0, #22
 242 009c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 243              	.LVL12:
 138:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspInit 1 */
 244              		.loc 1 138 5 view .LVU58
 245 00a0 1620     		movs	r0, #22
 246 00a2 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 247              	.LVL13:
 248              		.loc 1 144 1 is_stmt 0 view .LVU59
 249 00a6 BAE7     		b	.L4
 250              	.L14:
 251              		.align	2
 252              	.L13:
 253 00a8 00040040 		.word	1073742848
 254 00ac 00400140 		.word	1073823744
 255 00b0 00440140 		.word	1073824768
 256 00b4 00480140 		.word	1073825792
 257 00b8 00100240 		.word	1073876992
 258              		.cfi_endproc
 259              	.LFE41:
 261              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 262              		.align	1
 263              		.global	HAL_TIM_MspPostInit
 264              		.syntax unified
 265              		.code	16
 266              		.thumb_func
 267              		.fpu softvfp
 269              	HAL_TIM_MspPostInit:
 270              	.LVL14:
 271              	.LFB42:
 145:Core/Src/stm32f0xx_hal_msp.c **** 
 146:Core/Src/stm32f0xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 147:Core/Src/stm32f0xx_hal_msp.c **** {
 272              		.loc 1 147 1 is_stmt 1 view -0
 273              		.cfi_startproc
 274              		@ args = 0, pretend = 0, frame = 24
 275              		@ frame_needed = 0, uses_anonymous_args = 0
 276              		.loc 1 147 1 is_stmt 0 view .LVU61
 277 0000 10B5     		push	{r4, lr}
 278              	.LCFI3:
 279              		.cfi_def_cfa_offset 8
 280              		.cfi_offset 4, -8
 281              		.cfi_offset 14, -4
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczWLDci.s 			page 9


 282 0002 86B0     		sub	sp, sp, #24
 283              	.LCFI4:
 284              		.cfi_def_cfa_offset 32
 285 0004 0400     		movs	r4, r0
 148:Core/Src/stm32f0xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 286              		.loc 1 148 3 is_stmt 1 view .LVU62
 287              		.loc 1 148 20 is_stmt 0 view .LVU63
 288 0006 1422     		movs	r2, #20
 289 0008 0021     		movs	r1, #0
 290 000a 01A8     		add	r0, sp, #4
 291              	.LVL15:
 292              		.loc 1 148 20 view .LVU64
 293 000c FFF7FEFF 		bl	memset
 294              	.LVL16:
 149:Core/Src/stm32f0xx_hal_msp.c ****   if(htim->Instance==TIM3)
 295              		.loc 1 149 3 is_stmt 1 view .LVU65
 296              		.loc 1 149 10 is_stmt 0 view .LVU66
 297 0010 2268     		ldr	r2, [r4]
 298              		.loc 1 149 5 view .LVU67
 299 0012 0D4B     		ldr	r3, .L18
 300 0014 9A42     		cmp	r2, r3
 301 0016 01D0     		beq	.L17
 302              	.L15:
 150:Core/Src/stm32f0xx_hal_msp.c ****   {
 151:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 0 */
 152:Core/Src/stm32f0xx_hal_msp.c **** 
 153:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 0 */
 154:Core/Src/stm32f0xx_hal_msp.c **** 
 155:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 156:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 157:Core/Src/stm32f0xx_hal_msp.c ****     PA6     ------> TIM3_CH1
 158:Core/Src/stm32f0xx_hal_msp.c ****     */
 159:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6;
 160:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 161:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 162:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 163:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 164:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 165:Core/Src/stm32f0xx_hal_msp.c **** 
 166:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 1 */
 167:Core/Src/stm32f0xx_hal_msp.c **** 
 168:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 1 */
 169:Core/Src/stm32f0xx_hal_msp.c ****   }
 170:Core/Src/stm32f0xx_hal_msp.c **** 
 171:Core/Src/stm32f0xx_hal_msp.c **** }
 303              		.loc 1 171 1 view .LVU68
 304 0018 06B0     		add	sp, sp, #24
 305              		@ sp needed
 306              	.LVL17:
 307              		.loc 1 171 1 view .LVU69
 308 001a 10BD     		pop	{r4, pc}
 309              	.LVL18:
 310              	.L17:
 155:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 311              		.loc 1 155 5 is_stmt 1 view .LVU70
 312              	.LBB8:
 155:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM3 GPIO Configuration
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczWLDci.s 			page 10


 313              		.loc 1 155 5 view .LVU71
 155:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 314              		.loc 1 155 5 view .LVU72
 315 001c 0B4A     		ldr	r2, .L18+4
 316 001e 5169     		ldr	r1, [r2, #20]
 317 0020 8020     		movs	r0, #128
 318 0022 8002     		lsls	r0, r0, #10
 319 0024 0143     		orrs	r1, r0
 320 0026 5161     		str	r1, [r2, #20]
 155:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 321              		.loc 1 155 5 view .LVU73
 322 0028 5369     		ldr	r3, [r2, #20]
 323 002a 0340     		ands	r3, r0
 324 002c 0093     		str	r3, [sp]
 155:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 325              		.loc 1 155 5 view .LVU74
 326 002e 009B     		ldr	r3, [sp]
 327              	.LBE8:
 155:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 328              		.loc 1 155 5 view .LVU75
 159:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 329              		.loc 1 159 5 view .LVU76
 159:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 330              		.loc 1 159 25 is_stmt 0 view .LVU77
 331 0030 4023     		movs	r3, #64
 332 0032 0193     		str	r3, [sp, #4]
 160:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 333              		.loc 1 160 5 is_stmt 1 view .LVU78
 160:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 334              		.loc 1 160 26 is_stmt 0 view .LVU79
 335 0034 3E3B     		subs	r3, r3, #62
 336 0036 0293     		str	r3, [sp, #8]
 161:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 337              		.loc 1 161 5 is_stmt 1 view .LVU80
 162:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 338              		.loc 1 162 5 view .LVU81
 163:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 339              		.loc 1 163 5 view .LVU82
 163:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 340              		.loc 1 163 31 is_stmt 0 view .LVU83
 341 0038 013B     		subs	r3, r3, #1
 342 003a 0593     		str	r3, [sp, #20]
 164:Core/Src/stm32f0xx_hal_msp.c **** 
 343              		.loc 1 164 5 is_stmt 1 view .LVU84
 344 003c 9020     		movs	r0, #144
 345 003e 01A9     		add	r1, sp, #4
 346 0040 C005     		lsls	r0, r0, #23
 347 0042 FFF7FEFF 		bl	HAL_GPIO_Init
 348              	.LVL19:
 349              		.loc 1 171 1 is_stmt 0 view .LVU85
 350 0046 E7E7     		b	.L15
 351              	.L19:
 352              		.align	2
 353              	.L18:
 354 0048 00040040 		.word	1073742848
 355 004c 00100240 		.word	1073876992
 356              		.cfi_endproc
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczWLDci.s 			page 11


 357              	.LFE42:
 359              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 360              		.align	1
 361              		.global	HAL_TIM_Base_MspDeInit
 362              		.syntax unified
 363              		.code	16
 364              		.thumb_func
 365              		.fpu softvfp
 367              	HAL_TIM_Base_MspDeInit:
 368              	.LVL20:
 369              	.LFB43:
 172:Core/Src/stm32f0xx_hal_msp.c **** /**
 173:Core/Src/stm32f0xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 174:Core/Src/stm32f0xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 175:Core/Src/stm32f0xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 176:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
 177:Core/Src/stm32f0xx_hal_msp.c **** */
 178:Core/Src/stm32f0xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 179:Core/Src/stm32f0xx_hal_msp.c **** {
 370              		.loc 1 179 1 is_stmt 1 view -0
 371              		.cfi_startproc
 372              		@ args = 0, pretend = 0, frame = 0
 373              		@ frame_needed = 0, uses_anonymous_args = 0
 374              		.loc 1 179 1 is_stmt 0 view .LVU87
 375 0000 10B5     		push	{r4, lr}
 376              	.LCFI5:
 377              		.cfi_def_cfa_offset 8
 378              		.cfi_offset 4, -8
 379              		.cfi_offset 14, -4
 180:Core/Src/stm32f0xx_hal_msp.c ****   if(htim_base->Instance==TIM3)
 380              		.loc 1 180 3 is_stmt 1 view .LVU88
 381              		.loc 1 180 15 is_stmt 0 view .LVU89
 382 0002 0368     		ldr	r3, [r0]
 383              		.loc 1 180 5 view .LVU90
 384 0004 164A     		ldr	r2, .L29
 385 0006 9342     		cmp	r3, r2
 386 0008 09D0     		beq	.L25
 181:Core/Src/stm32f0xx_hal_msp.c ****   {
 182:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 183:Core/Src/stm32f0xx_hal_msp.c **** 
 184:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 185:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock disable */
 186:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 187:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 188:Core/Src/stm32f0xx_hal_msp.c **** 
 189:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 190:Core/Src/stm32f0xx_hal_msp.c ****   }
 191:Core/Src/stm32f0xx_hal_msp.c ****   else if(htim_base->Instance==TIM15)
 387              		.loc 1 191 8 is_stmt 1 view .LVU91
 388              		.loc 1 191 10 is_stmt 0 view .LVU92
 389 000a 164A     		ldr	r2, .L29+4
 390 000c 9342     		cmp	r3, r2
 391 000e 0CD0     		beq	.L26
 192:Core/Src/stm32f0xx_hal_msp.c ****   {
 193:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM15_MspDeInit 0 */
 194:Core/Src/stm32f0xx_hal_msp.c **** 
 195:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM15_MspDeInit 0 */
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczWLDci.s 			page 12


 196:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock disable */
 197:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM15_CLK_DISABLE();
 198:Core/Src/stm32f0xx_hal_msp.c **** 
 199:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM15 interrupt DeInit */
 200:Core/Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM15_IRQn);
 201:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM15_MspDeInit 1 */
 202:Core/Src/stm32f0xx_hal_msp.c **** 
 203:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM15_MspDeInit 1 */
 204:Core/Src/stm32f0xx_hal_msp.c ****   }
 205:Core/Src/stm32f0xx_hal_msp.c ****   else if(htim_base->Instance==TIM16)
 392              		.loc 1 205 8 is_stmt 1 view .LVU93
 393              		.loc 1 205 10 is_stmt 0 view .LVU94
 394 0010 154A     		ldr	r2, .L29+8
 395 0012 9342     		cmp	r3, r2
 396 0014 12D0     		beq	.L27
 206:Core/Src/stm32f0xx_hal_msp.c ****   {
 207:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspDeInit 0 */
 208:Core/Src/stm32f0xx_hal_msp.c **** 
 209:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM16_MspDeInit 0 */
 210:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock disable */
 211:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM16_CLK_DISABLE();
 212:Core/Src/stm32f0xx_hal_msp.c **** 
 213:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM16 interrupt DeInit */
 214:Core/Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM16_IRQn);
 215:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspDeInit 1 */
 216:Core/Src/stm32f0xx_hal_msp.c **** 
 217:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM16_MspDeInit 1 */
 218:Core/Src/stm32f0xx_hal_msp.c ****   }
 219:Core/Src/stm32f0xx_hal_msp.c ****   else if(htim_base->Instance==TIM17)
 397              		.loc 1 219 8 is_stmt 1 view .LVU95
 398              		.loc 1 219 10 is_stmt 0 view .LVU96
 399 0016 154A     		ldr	r2, .L29+12
 400 0018 9342     		cmp	r3, r2
 401 001a 18D0     		beq	.L28
 402              	.LVL21:
 403              	.L20:
 220:Core/Src/stm32f0xx_hal_msp.c ****   {
 221:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspDeInit 0 */
 222:Core/Src/stm32f0xx_hal_msp.c **** 
 223:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM17_MspDeInit 0 */
 224:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock disable */
 225:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM17_CLK_DISABLE();
 226:Core/Src/stm32f0xx_hal_msp.c **** 
 227:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM17 interrupt DeInit */
 228:Core/Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM17_IRQn);
 229:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspDeInit 1 */
 230:Core/Src/stm32f0xx_hal_msp.c **** 
 231:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM17_MspDeInit 1 */
 232:Core/Src/stm32f0xx_hal_msp.c ****   }
 233:Core/Src/stm32f0xx_hal_msp.c **** 
 234:Core/Src/stm32f0xx_hal_msp.c **** }
 404              		.loc 1 234 1 view .LVU97
 405              		@ sp needed
 406 001c 10BD     		pop	{r4, pc}
 407              	.LVL22:
 408              	.L25:
 186:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczWLDci.s 			page 13


 409              		.loc 1 186 5 is_stmt 1 view .LVU98
 410 001e 144A     		ldr	r2, .L29+16
 411 0020 D369     		ldr	r3, [r2, #28]
 412 0022 0221     		movs	r1, #2
 413 0024 8B43     		bics	r3, r1
 414 0026 D361     		str	r3, [r2, #28]
 415 0028 F8E7     		b	.L20
 416              	.L26:
 197:Core/Src/stm32f0xx_hal_msp.c **** 
 417              		.loc 1 197 5 view .LVU99
 418 002a 114A     		ldr	r2, .L29+16
 419 002c 9369     		ldr	r3, [r2, #24]
 420 002e 1149     		ldr	r1, .L29+20
 421 0030 0B40     		ands	r3, r1
 422 0032 9361     		str	r3, [r2, #24]
 200:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM15_MspDeInit 1 */
 423              		.loc 1 200 5 view .LVU100
 424 0034 1420     		movs	r0, #20
 425              	.LVL23:
 200:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM15_MspDeInit 1 */
 426              		.loc 1 200 5 is_stmt 0 view .LVU101
 427 0036 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 428              	.LVL24:
 429 003a EFE7     		b	.L20
 430              	.LVL25:
 431              	.L27:
 211:Core/Src/stm32f0xx_hal_msp.c **** 
 432              		.loc 1 211 5 is_stmt 1 view .LVU102
 433 003c 0C4A     		ldr	r2, .L29+16
 434 003e 9369     		ldr	r3, [r2, #24]
 435 0040 0D49     		ldr	r1, .L29+24
 436 0042 0B40     		ands	r3, r1
 437 0044 9361     		str	r3, [r2, #24]
 214:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspDeInit 1 */
 438              		.loc 1 214 5 view .LVU103
 439 0046 1520     		movs	r0, #21
 440              	.LVL26:
 214:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspDeInit 1 */
 441              		.loc 1 214 5 is_stmt 0 view .LVU104
 442 0048 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 443              	.LVL27:
 444 004c E6E7     		b	.L20
 445              	.LVL28:
 446              	.L28:
 225:Core/Src/stm32f0xx_hal_msp.c **** 
 447              		.loc 1 225 5 is_stmt 1 view .LVU105
 448 004e 084A     		ldr	r2, .L29+16
 449 0050 9369     		ldr	r3, [r2, #24]
 450 0052 0A49     		ldr	r1, .L29+28
 451 0054 0B40     		ands	r3, r1
 452 0056 9361     		str	r3, [r2, #24]
 228:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspDeInit 1 */
 453              		.loc 1 228 5 view .LVU106
 454 0058 1620     		movs	r0, #22
 455              	.LVL29:
 228:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspDeInit 1 */
 456              		.loc 1 228 5 is_stmt 0 view .LVU107
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczWLDci.s 			page 14


 457 005a FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 458              	.LVL30:
 459              		.loc 1 234 1 view .LVU108
 460 005e DDE7     		b	.L20
 461              	.L30:
 462              		.align	2
 463              	.L29:
 464 0060 00040040 		.word	1073742848
 465 0064 00400140 		.word	1073823744
 466 0068 00440140 		.word	1073824768
 467 006c 00480140 		.word	1073825792
 468 0070 00100240 		.word	1073876992
 469 0074 FFFFFEFF 		.word	-65537
 470 0078 FFFFFDFF 		.word	-131073
 471 007c FFFFFBFF 		.word	-262145
 472              		.cfi_endproc
 473              	.LFE43:
 475              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 476              		.align	1
 477              		.global	HAL_UART_MspInit
 478              		.syntax unified
 479              		.code	16
 480              		.thumb_func
 481              		.fpu softvfp
 483              	HAL_UART_MspInit:
 484              	.LVL31:
 485              	.LFB44:
 235:Core/Src/stm32f0xx_hal_msp.c **** 
 236:Core/Src/stm32f0xx_hal_msp.c **** /**
 237:Core/Src/stm32f0xx_hal_msp.c **** * @brief UART MSP Initialization
 238:Core/Src/stm32f0xx_hal_msp.c **** * This function configures the hardware resources used in this example
 239:Core/Src/stm32f0xx_hal_msp.c **** * @param huart: UART handle pointer
 240:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
 241:Core/Src/stm32f0xx_hal_msp.c **** */
 242:Core/Src/stm32f0xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 243:Core/Src/stm32f0xx_hal_msp.c **** {
 486              		.loc 1 243 1 is_stmt 1 view -0
 487              		.cfi_startproc
 488              		@ args = 0, pretend = 0, frame = 32
 489              		@ frame_needed = 0, uses_anonymous_args = 0
 490              		.loc 1 243 1 is_stmt 0 view .LVU110
 491 0000 10B5     		push	{r4, lr}
 492              	.LCFI6:
 493              		.cfi_def_cfa_offset 8
 494              		.cfi_offset 4, -8
 495              		.cfi_offset 14, -4
 496 0002 88B0     		sub	sp, sp, #32
 497              	.LCFI7:
 498              		.cfi_def_cfa_offset 40
 499 0004 0400     		movs	r4, r0
 244:Core/Src/stm32f0xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 500              		.loc 1 244 3 is_stmt 1 view .LVU111
 501              		.loc 1 244 20 is_stmt 0 view .LVU112
 502 0006 1422     		movs	r2, #20
 503 0008 0021     		movs	r1, #0
 504 000a 03A8     		add	r0, sp, #12
 505              	.LVL32:
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczWLDci.s 			page 15


 506              		.loc 1 244 20 view .LVU113
 507 000c FFF7FEFF 		bl	memset
 508              	.LVL33:
 245:Core/Src/stm32f0xx_hal_msp.c ****   if(huart->Instance==USART2)
 509              		.loc 1 245 3 is_stmt 1 view .LVU114
 510              		.loc 1 245 11 is_stmt 0 view .LVU115
 511 0010 2268     		ldr	r2, [r4]
 512              		.loc 1 245 5 view .LVU116
 513 0012 124B     		ldr	r3, .L34
 514 0014 9A42     		cmp	r2, r3
 515 0016 01D0     		beq	.L33
 516              	.L31:
 246:Core/Src/stm32f0xx_hal_msp.c ****   {
 247:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 248:Core/Src/stm32f0xx_hal_msp.c **** 
 249:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 250:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
 251:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 252:Core/Src/stm32f0xx_hal_msp.c **** 
 253:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 254:Core/Src/stm32f0xx_hal_msp.c ****     /**USART2 GPIO Configuration
 255:Core/Src/stm32f0xx_hal_msp.c ****     PA2     ------> USART2_TX
 256:Core/Src/stm32f0xx_hal_msp.c ****     PA3     ------> USART2_RX
 257:Core/Src/stm32f0xx_hal_msp.c ****     */
 258:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 259:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 260:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 261:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 262:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 263:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 264:Core/Src/stm32f0xx_hal_msp.c **** 
 265:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 266:Core/Src/stm32f0xx_hal_msp.c **** 
 267:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 268:Core/Src/stm32f0xx_hal_msp.c ****   }
 269:Core/Src/stm32f0xx_hal_msp.c **** 
 270:Core/Src/stm32f0xx_hal_msp.c **** }
 517              		.loc 1 270 1 view .LVU117
 518 0018 08B0     		add	sp, sp, #32
 519              		@ sp needed
 520              	.LVL34:
 521              		.loc 1 270 1 view .LVU118
 522 001a 10BD     		pop	{r4, pc}
 523              	.LVL35:
 524              	.L33:
 251:Core/Src/stm32f0xx_hal_msp.c **** 
 525              		.loc 1 251 5 is_stmt 1 view .LVU119
 526              	.LBB9:
 251:Core/Src/stm32f0xx_hal_msp.c **** 
 527              		.loc 1 251 5 view .LVU120
 251:Core/Src/stm32f0xx_hal_msp.c **** 
 528              		.loc 1 251 5 view .LVU121
 529 001c 104B     		ldr	r3, .L34+4
 530 001e D969     		ldr	r1, [r3, #28]
 531 0020 8022     		movs	r2, #128
 532 0022 9202     		lsls	r2, r2, #10
 533 0024 1143     		orrs	r1, r2
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczWLDci.s 			page 16


 534 0026 D961     		str	r1, [r3, #28]
 251:Core/Src/stm32f0xx_hal_msp.c **** 
 535              		.loc 1 251 5 view .LVU122
 536 0028 D969     		ldr	r1, [r3, #28]
 537 002a 1140     		ands	r1, r2
 538 002c 0191     		str	r1, [sp, #4]
 251:Core/Src/stm32f0xx_hal_msp.c **** 
 539              		.loc 1 251 5 view .LVU123
 540 002e 0199     		ldr	r1, [sp, #4]
 541              	.LBE9:
 251:Core/Src/stm32f0xx_hal_msp.c **** 
 542              		.loc 1 251 5 view .LVU124
 253:Core/Src/stm32f0xx_hal_msp.c ****     /**USART2 GPIO Configuration
 543              		.loc 1 253 5 view .LVU125
 544              	.LBB10:
 253:Core/Src/stm32f0xx_hal_msp.c ****     /**USART2 GPIO Configuration
 545              		.loc 1 253 5 view .LVU126
 253:Core/Src/stm32f0xx_hal_msp.c ****     /**USART2 GPIO Configuration
 546              		.loc 1 253 5 view .LVU127
 547 0030 5969     		ldr	r1, [r3, #20]
 548 0032 1143     		orrs	r1, r2
 549 0034 5961     		str	r1, [r3, #20]
 253:Core/Src/stm32f0xx_hal_msp.c ****     /**USART2 GPIO Configuration
 550              		.loc 1 253 5 view .LVU128
 551 0036 5B69     		ldr	r3, [r3, #20]
 552 0038 1A40     		ands	r2, r3
 553 003a 0292     		str	r2, [sp, #8]
 253:Core/Src/stm32f0xx_hal_msp.c ****     /**USART2 GPIO Configuration
 554              		.loc 1 253 5 view .LVU129
 555 003c 029B     		ldr	r3, [sp, #8]
 556              	.LBE10:
 253:Core/Src/stm32f0xx_hal_msp.c ****     /**USART2 GPIO Configuration
 557              		.loc 1 253 5 view .LVU130
 258:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 558              		.loc 1 258 5 view .LVU131
 258:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 559              		.loc 1 258 25 is_stmt 0 view .LVU132
 560 003e 0C23     		movs	r3, #12
 561 0040 0393     		str	r3, [sp, #12]
 259:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 562              		.loc 1 259 5 is_stmt 1 view .LVU133
 259:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 563              		.loc 1 259 26 is_stmt 0 view .LVU134
 564 0042 0A3B     		subs	r3, r3, #10
 565 0044 0493     		str	r3, [sp, #16]
 260:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 566              		.loc 1 260 5 is_stmt 1 view .LVU135
 261:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 567              		.loc 1 261 5 view .LVU136
 261:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 568              		.loc 1 261 27 is_stmt 0 view .LVU137
 569 0046 0133     		adds	r3, r3, #1
 570 0048 0693     		str	r3, [sp, #24]
 262:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 571              		.loc 1 262 5 is_stmt 1 view .LVU138
 262:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 572              		.loc 1 262 31 is_stmt 0 view .LVU139
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczWLDci.s 			page 17


 573 004a 023B     		subs	r3, r3, #2
 574 004c 0793     		str	r3, [sp, #28]
 263:Core/Src/stm32f0xx_hal_msp.c **** 
 575              		.loc 1 263 5 is_stmt 1 view .LVU140
 576 004e 9020     		movs	r0, #144
 577 0050 03A9     		add	r1, sp, #12
 578 0052 C005     		lsls	r0, r0, #23
 579 0054 FFF7FEFF 		bl	HAL_GPIO_Init
 580              	.LVL36:
 581              		.loc 1 270 1 is_stmt 0 view .LVU141
 582 0058 DEE7     		b	.L31
 583              	.L35:
 584 005a C046     		.align	2
 585              	.L34:
 586 005c 00440040 		.word	1073759232
 587 0060 00100240 		.word	1073876992
 588              		.cfi_endproc
 589              	.LFE44:
 591              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 592              		.align	1
 593              		.global	HAL_UART_MspDeInit
 594              		.syntax unified
 595              		.code	16
 596              		.thumb_func
 597              		.fpu softvfp
 599              	HAL_UART_MspDeInit:
 600              	.LVL37:
 601              	.LFB45:
 271:Core/Src/stm32f0xx_hal_msp.c **** 
 272:Core/Src/stm32f0xx_hal_msp.c **** /**
 273:Core/Src/stm32f0xx_hal_msp.c **** * @brief UART MSP De-Initialization
 274:Core/Src/stm32f0xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 275:Core/Src/stm32f0xx_hal_msp.c **** * @param huart: UART handle pointer
 276:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
 277:Core/Src/stm32f0xx_hal_msp.c **** */
 278:Core/Src/stm32f0xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 279:Core/Src/stm32f0xx_hal_msp.c **** {
 602              		.loc 1 279 1 is_stmt 1 view -0
 603              		.cfi_startproc
 604              		@ args = 0, pretend = 0, frame = 0
 605              		@ frame_needed = 0, uses_anonymous_args = 0
 606              		.loc 1 279 1 is_stmt 0 view .LVU143
 607 0000 10B5     		push	{r4, lr}
 608              	.LCFI8:
 609              		.cfi_def_cfa_offset 8
 610              		.cfi_offset 4, -8
 611              		.cfi_offset 14, -4
 280:Core/Src/stm32f0xx_hal_msp.c ****   if(huart->Instance==USART2)
 612              		.loc 1 280 3 is_stmt 1 view .LVU144
 613              		.loc 1 280 11 is_stmt 0 view .LVU145
 614 0002 0268     		ldr	r2, [r0]
 615              		.loc 1 280 5 view .LVU146
 616 0004 074B     		ldr	r3, .L39
 617 0006 9A42     		cmp	r2, r3
 618 0008 00D0     		beq	.L38
 619              	.LVL38:
 620              	.L36:
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczWLDci.s 			page 18


 281:Core/Src/stm32f0xx_hal_msp.c ****   {
 282:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 283:Core/Src/stm32f0xx_hal_msp.c **** 
 284:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 285:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock disable */
 286:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 287:Core/Src/stm32f0xx_hal_msp.c **** 
 288:Core/Src/stm32f0xx_hal_msp.c ****     /**USART2 GPIO Configuration
 289:Core/Src/stm32f0xx_hal_msp.c ****     PA2     ------> USART2_TX
 290:Core/Src/stm32f0xx_hal_msp.c ****     PA3     ------> USART2_RX
 291:Core/Src/stm32f0xx_hal_msp.c ****     */
 292:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, USART_TX_Pin|USART_RX_Pin);
 293:Core/Src/stm32f0xx_hal_msp.c **** 
 294:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 295:Core/Src/stm32f0xx_hal_msp.c **** 
 296:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 297:Core/Src/stm32f0xx_hal_msp.c ****   }
 298:Core/Src/stm32f0xx_hal_msp.c **** 
 299:Core/Src/stm32f0xx_hal_msp.c **** }
 621              		.loc 1 299 1 view .LVU147
 622              		@ sp needed
 623 000a 10BD     		pop	{r4, pc}
 624              	.LVL39:
 625              	.L38:
 286:Core/Src/stm32f0xx_hal_msp.c **** 
 626              		.loc 1 286 5 is_stmt 1 view .LVU148
 627 000c 064A     		ldr	r2, .L39+4
 628 000e D369     		ldr	r3, [r2, #28]
 629 0010 0649     		ldr	r1, .L39+8
 630 0012 0B40     		ands	r3, r1
 631 0014 D361     		str	r3, [r2, #28]
 292:Core/Src/stm32f0xx_hal_msp.c **** 
 632              		.loc 1 292 5 view .LVU149
 633 0016 9020     		movs	r0, #144
 634              	.LVL40:
 292:Core/Src/stm32f0xx_hal_msp.c **** 
 635              		.loc 1 292 5 is_stmt 0 view .LVU150
 636 0018 0C21     		movs	r1, #12
 637 001a C005     		lsls	r0, r0, #23
 638 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 639              	.LVL41:
 640              		.loc 1 299 1 view .LVU151
 641 0020 F3E7     		b	.L36
 642              	.L40:
 643 0022 C046     		.align	2
 644              	.L39:
 645 0024 00440040 		.word	1073759232
 646 0028 00100240 		.word	1073876992
 647 002c FFFFFDFF 		.word	-131073
 648              		.cfi_endproc
 649              	.LFE45:
 651              		.text
 652              	.Letext0:
 653              		.file 2 "d:\\3.tools\\arm_gcc_toolchain\\20_q4_major\\arm-none-eabi\\include\\machine\\_default_ty
 654              		.file 3 "d:\\3.tools\\arm_gcc_toolchain\\20_q4_major\\arm-none-eabi\\include\\sys\\_stdint.h"
 655              		.file 4 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f070xb.h"
 656              		.file 5 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_def.h"
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczWLDci.s 			page 19


 657              		.file 6 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_gpio.h"
 658              		.file 7 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_dma.h"
 659              		.file 8 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_tim.h"
 660              		.file 9 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_uart.h"
 661              		.file 10 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_cortex.h"
 662              		.file 11 "<built-in>"
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cczWLDci.s 			page 20


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f0xx_hal_msp.c
C:\Users\jisu8\AppData\Local\Temp\cczWLDci.s:16     .text.HAL_MspInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\cczWLDci.s:24     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\jisu8\AppData\Local\Temp\cczWLDci.s:76     .text.HAL_MspInit:0000002c $d
C:\Users\jisu8\AppData\Local\Temp\cczWLDci.s:81     .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\cczWLDci.s:88     .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\jisu8\AppData\Local\Temp\cczWLDci.s:253    .text.HAL_TIM_Base_MspInit:000000a8 $d
C:\Users\jisu8\AppData\Local\Temp\cczWLDci.s:262    .text.HAL_TIM_MspPostInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\cczWLDci.s:269    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
C:\Users\jisu8\AppData\Local\Temp\cczWLDci.s:354    .text.HAL_TIM_MspPostInit:00000048 $d
C:\Users\jisu8\AppData\Local\Temp\cczWLDci.s:360    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\cczWLDci.s:367    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\jisu8\AppData\Local\Temp\cczWLDci.s:464    .text.HAL_TIM_Base_MspDeInit:00000060 $d
C:\Users\jisu8\AppData\Local\Temp\cczWLDci.s:476    .text.HAL_UART_MspInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\cczWLDci.s:483    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
C:\Users\jisu8\AppData\Local\Temp\cczWLDci.s:586    .text.HAL_UART_MspInit:0000005c $d
C:\Users\jisu8\AppData\Local\Temp\cczWLDci.s:592    .text.HAL_UART_MspDeInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\cczWLDci.s:599    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
C:\Users\jisu8\AppData\Local\Temp\cczWLDci.s:645    .text.HAL_UART_MspDeInit:00000024 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
memset
HAL_GPIO_Init
HAL_NVIC_DisableIRQ
HAL_GPIO_DeInit
