// Seed: 1199736283
module module_0 (
    output wor id_0,
    input wor id_1,
    output uwire id_2,
    output wand id_3,
    input supply1 id_4,
    input wor id_5
);
endmodule
module module_1 (
    output logic id_0,
    input uwire id_1,
    output supply0 id_2,
    input supply1 id_3,
    output tri id_4,
    input wire id_5,
    input wand id_6
);
  assign id_0 = id_6 == id_3;
  parameter id_8 = 1 == 1;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_4,
      id_2,
      id_6,
      id_6
  );
  always @(1 < id_3) id_0 = id_3;
endmodule
