/* FE Release Version: 2.4.24 */
/*
 *      CONFIDENTIAL AND PROPRIETARY SOFTWARE OF ARM PHYSICAL IP, INC.
 *     
 *      Copyright (c) 1993 - 2022 ARM Physical IP, Inc.  All Rights Reserved.
 *     
 *      Use of this Software is subject to the terms and conditions of the
 *      applicable license agreement with ARM Physical IP, Inc.
 *      In addition, this Software is protected by patents, copyright law 
 *      and international treaties.
 *     
 *      The copyright notice(s) in this Software does not indicate actual or
 *      intended publication of this Software.
 *
 *      Synopsys model for Synchronous Single-Port Ram
 *
 *       Instance Name:              sram_512w_32b_120mhz_wwm
 *       Words:                      512
 *       Bits:                       32
 *       Mux:                        16
 *       Drive:                      6
 *       Write Mask:                 On
 *       Write Thru:                 On
 *       Extra Margin Adjustment:    On
 *       Redundant Rows:             0
 *       Redundant Columns:          0
 *       Test Muxes                  On
 *       Power Gating:               Off
 *       Retention:                  On
 *       Pipeline:                   On
 *       Weak Bit Test:	        Off
 *       Read Disturb Test:	        Off
 *       
 *       Creation Date:  Sat Dec 10 13:29:06 2022
 *       Version: 	r0p0-00eac0
 *
 *      Verified With: Synopsys Primetime, Cadence Encounter Timing System,
 *                     Magma Talus, Synopsys Design Compiler, Cadence RTL Compiler.
 *
 *      Modeling Assumptions: This library contains a black box description
 *          for a memory element.  At the library level, a default_max_transition
 *          constraint is set to the maximum characterized input slew.  Each
 *          output has a max_capacitance constraint set to the highest characterized
 *          output load.  These two constraints force Design Compiler to synthesize
 *          circuits that operate within the characterization space.  The user can
 *          tighten these constraints, if desired.  When writing SDF from Synopsys 
 *          Design Compiler or Synopsys Primetime, use the version 3.0 or 2.1 option.
 *          This ensures the SDF will annotate to simulation models provided with this
 *          generator.
 *
 *      Modeling Limitations: 
 *          Due to limitations of the .lib format, some data reduction was necessary.
 *          When reducing data, minimum values were chosen for the fast case corner
 *          and maximum values were used for the typical and best case corners.  It
 *          is recommended that critical timing and setup and hold times be checked 
 *          at all corners.
 *
 *      Known Bugs: None.
 *
 *      Known Work Arounds: N/A
 *
 */

library(USERLIB_nldm_tt_1p00v_1p00v_25c) {
  delay_model         : table_lookup;
  library_features(report_delay_calculation);
  revision            : 1.1;        
  date                : "Sat Dec 10 13:29:06 2022";
  comment             : "Copyright (c) 1993 - 2022 ARM Physical IP, Inc.  All Rights Reserved.";

  /* unit attributes */
  time_unit           : "1ns";
  voltage_unit        : "1V";
  current_unit        : "1mA";
  leakage_power_unit  : "1mW";
  nom_process         : 1;
  nom_temperature     : 25.000;
  nom_voltage         : 1.000;
  capacitive_load_unit(1,pf);
  pulling_resistance_unit       : "1kohm";

  /* default attributes */
  default_cell_leakage_power    : 0;
  default_fanout_load           : 1;
  default_inout_pin_cap         : 0.005;
  default_input_pin_cap         : 0.005;
  default_output_pin_cap        : 0.0;
  default_max_transition        : 1;

  /* threshold definitions */
  default_leakage_power_density : 0.0;
  slew_derate_from_library      : 1.000;
  slew_lower_threshold_pct_fall : 10.000;
  slew_upper_threshold_pct_fall : 90.000;
  slew_lower_threshold_pct_rise : 10.000;
  slew_upper_threshold_pct_rise : 90.000;
  input_threshold_pct_fall      : 50.000;
  input_threshold_pct_rise      : 50.000;
  output_threshold_pct_fall     : 50.000;
  output_threshold_pct_rise     : 50.000;

  /* k-factors */
  k_process_cell_fall           : 1;
  k_process_cell_leakage_power  : 0;
  k_process_cell_rise           : 1;
  k_process_fall_transition     : 1;
  k_process_hold_fall           : 1;
  k_process_hold_rise           : 1;
  k_process_internal_power      : 0;
  k_process_min_pulse_width_high : 1;
  k_process_min_pulse_width_low : 1;
  k_process_pin_cap             : 0;
  k_process_recovery_fall       : 1;
  k_process_recovery_rise       : 1;
  k_process_rise_transition     : 1;
  k_process_setup_fall          : 1;
  k_process_setup_rise          : 1;
  k_process_wire_cap            : 0;
  k_process_wire_res            : 0;
  k_temp_cell_fall              : 0.000;
  k_temp_cell_rise              : 0.000;
  k_temp_hold_fall              : 0.000;
  k_temp_hold_rise              : 0.000;
  k_temp_min_pulse_width_high   : 0.000;
  k_temp_min_pulse_width_low    : 0.000;
  k_temp_min_period             : 0.000;
  k_temp_rise_propagation       : 0.000;
  k_temp_fall_propagation       : 0.000;
  k_temp_rise_transition        : 0.0;
  k_temp_fall_transition        : 0.0;
  k_temp_recovery_fall          : 0.000;
  k_temp_recovery_rise          : 0.000;
  k_temp_setup_fall             : 0.000;
  k_temp_setup_rise             : 0.000;
  k_volt_cell_fall              : 0.000;
  k_volt_cell_rise              : 0.000;
  k_volt_hold_fall              : 0.000;
  k_volt_hold_rise              : 0.000;
  k_volt_min_pulse_width_high   : 0.000;
  k_volt_min_pulse_width_low    : 0.000;
  k_volt_min_period             : 0.000;
  k_volt_rise_propagation       : 0.000;
  k_volt_fall_propagation       : 0.000;
  k_volt_rise_transition        : 0.0;
  k_volt_fall_transition        : 0.0;
  k_volt_recovery_fall          : 0.000;
  k_volt_recovery_rise          : 0.000;
  k_volt_setup_fall             : 0.000;
  k_volt_setup_rise             : 0.000;

  /* operation conditions */
  voltage_map (VDDCE, 1);
  voltage_map (VDDPE, 1);
  voltage_map (VSSE, 0);
  operating_conditions(tt_1p00v_1p00v_25c) {
    process      : 1;
    temperature  : 25.000;
    voltage      : 1.000;
    tree_type    : balanced_tree;
  }
  default_operating_conditions : tt_1p00v_1p00v_25c;

  /* wire-loads */
  wire_load("sample") {
    resistance   : 1.6e-05;
    capacitance  : 0.0002;
    area         : 1.7;
    slope        : 500;
    fanout_length(1,500);
  }

  /* templates */ 
  define ("peak_current", "cell", "float");
  lu_table_template(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(sram_512w_32b_120mhz_wwm_mux_mem_out_delay_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(sram_512w_32b_120mhz_wwm_clk_setup_constraint_template) {
    variable_1 : related_pin_transition;
    variable_2 : constrained_pin_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(sram_512w_32b_120mhz_wwm_constraint_template) {
     variable_1 : related_pin_transition;
     variable_2 : constrained_pin_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(sram_512w_32b_120mhz_wwm_energy_template_clkslew_load) {
    variable_1 : input_transition_time;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(sram_512w_32b_120mhz_wwm_energy_template_sigslew_load) {
    variable_1 : input_transition_time;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(sram_512w_32b_120mhz_wwm_energy_template_load) {
    variable_1 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
    variable_1 : input_transition_time;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
    variable_1 : input_transition_time;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  type (sram_512w_32b_120mhz_wwm_DATA) {
    base_type : array ;
    data_type : bit ;
    bit_width : 32;
    bit_from : 31;
    bit_to : 0 ;
    downto : true ;
  }
  type (sram_512w_32b_120mhz_wwm_UPM) {
    base_type : array ;
    data_type : bit ;
    bit_width : 3;
    bit_from : 2;
    bit_to : 0 ;
    downto : true ;
  }
  type (sram_512w_32b_120mhz_wwm_ADDRESS) {
    base_type : array ;
    data_type : bit ;
    bit_width : 9;
    bit_from : 8;
    bit_to : 0 ;
    downto : true ;
  }
  type (sram_512w_32b_120mhz_wwm_WRITE) {
    base_type : array ;
    data_type : bit ;
    bit_width : 4;
    bit_from : 3;
    bit_to : 0 ;
    downto : true ;
  }
  cell(sram_512w_32b_120mhz_wwm) {
    area : 35811.319500;
    dont_use : TRUE;
    dont_touch : TRUE;
    interface_timing : TRUE;
    power_gating_cell : "mtcmos";
    memory() {
      type : ram;
      address_width : 9;
      word_width : 32;
    }
    pin(CENY) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : output;
      max_capacitance : 0.250000;
      timing() {
        related_pin : "CEN";
        timing_sense : positive_unate;
        timing_type : combinational;
        when : "TEN";
        sdf_cond : "TEN == 1'b1";
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.090176, 0.098363, 0.110060, 0.133452, 0.167372, 0.248077, 0.376737", \
             "0.091420, 0.099608, 0.111304, 0.134697, 0.168616, 0.249321, 0.377981", \
             "0.092808, 0.100996, 0.112692, 0.136085, 0.170004, 0.250709, 0.379369", \
             "0.095632, 0.103819, 0.115516, 0.138909, 0.172828, 0.253533, 0.382193", \
             "0.103960, 0.112147, 0.123843, 0.147236, 0.181156, 0.261861, 0.390521", \
             "0.117839, 0.126026, 0.137723, 0.161116, 0.195035, 0.275740, 0.404400", \
             "0.136074, 0.144261, 0.155957, 0.179350, 0.213270, 0.293975, 0.422635" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.027449, 0.043493, 0.067361, 0.115447, 0.186851, 0.357561, 0.627337", \
             "0.027466, 0.043514, 0.067231, 0.115614, 0.186767, 0.357710, 0.625654", \
             "0.027540, 0.043562, 0.067295, 0.115750, 0.186554, 0.356826, 0.626426", \
             "0.027551, 0.043496, 0.067247, 0.115618, 0.186393, 0.356442, 0.627456", \
             "0.027679, 0.043479, 0.067364, 0.115854, 0.186425, 0.357792, 0.627281", \
             "0.027868, 0.043878, 0.067281, 0.115679, 0.186263, 0.357075, 0.627953", \
             "0.028305, 0.044035, 0.067646, 0.115925, 0.186506, 0.357437, 0.628375" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.101182, 0.106399, 0.113854, 0.128762, 0.150379, 0.201812, 0.283806", \
             "0.102986, 0.108204, 0.115658, 0.130566, 0.152183, 0.203616, 0.285611", \
             "0.104999, 0.110216, 0.117671, 0.132579, 0.154196, 0.205629, 0.287623", \
             "0.109093, 0.114311, 0.121765, 0.136673, 0.158290, 0.209723, 0.291718", \
             "0.121169, 0.126387, 0.133841, 0.148749, 0.170366, 0.221799, 0.303794", \
             "0.141295, 0.146513, 0.153967, 0.168875, 0.190492, 0.241925, 0.323920", \
             "0.167736, 0.172954, 0.180408, 0.195316, 0.216933, 0.268366, 0.350361" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.023352, 0.033525, 0.048241, 0.078385, 0.122813, 0.231090, 0.405727", \
             "0.023357, 0.033577, 0.048203, 0.078344, 0.123270, 0.231192, 0.405144", \
             "0.023291, 0.033519, 0.048185, 0.078213, 0.123223, 0.231022, 0.405415", \
             "0.023348, 0.033537, 0.048161, 0.078243, 0.123083, 0.231261, 0.405119", \
             "0.023443, 0.033631, 0.048277, 0.078363, 0.123221, 0.231910, 0.405811", \
             "0.023412, 0.033609, 0.048348, 0.078388, 0.123177, 0.231055, 0.405724", \
             "0.023645, 0.033694, 0.048317, 0.078559, 0.123074, 0.231640, 0.405548" \
           );
         }
      }
      timing() {
        related_pin : "TCEN";
        timing_sense : positive_unate;
        timing_type : combinational;
        when : "!TEN";
        sdf_cond : "TEN == 1'b0";
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.091526, 0.099713, 0.111410, 0.134802, 0.168722, 0.249427, 0.378087", \
             "0.092770, 0.100958, 0.112654, 0.136047, 0.169966, 0.250671, 0.379331", \
             "0.094158, 0.102346, 0.114042, 0.137435, 0.171354, 0.252059, 0.380719", \
             "0.096982, 0.105169, 0.116866, 0.140259, 0.174178, 0.254883, 0.383543", \
             "0.105310, 0.113497, 0.125193, 0.148586, 0.182506, 0.263211, 0.391871", \
             "0.119189, 0.127376, 0.139073, 0.162466, 0.196385, 0.277090, 0.405750", \
             "0.137424, 0.145611, 0.157307, 0.180700, 0.214620, 0.295325, 0.423985" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.027750, 0.043577, 0.067138, 0.115739, 0.186960, 0.356675, 0.627915", \
             "0.027611, 0.043591, 0.067153, 0.115374, 0.186478, 0.356706, 0.626961", \
             "0.027539, 0.043581, 0.067139, 0.115697, 0.186391, 0.356619, 0.627355", \
             "0.027559, 0.043577, 0.067176, 0.115536, 0.186393, 0.356330, 0.628047", \
             "0.027661, 0.043645, 0.067246, 0.115569, 0.186624, 0.356698, 0.627189", \
             "0.027597, 0.043570, 0.067268, 0.115357, 0.186424, 0.356604, 0.626755", \
             "0.027750, 0.043657, 0.067200, 0.115355, 0.186560, 0.357563, 0.627091" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.102282, 0.107499, 0.114954, 0.129862, 0.151479, 0.202912, 0.284906", \
             "0.104086, 0.109304, 0.116758, 0.131666, 0.153283, 0.204716, 0.286711", \
             "0.106099, 0.111316, 0.118771, 0.133679, 0.155296, 0.206729, 0.288723", \
             "0.110193, 0.115411, 0.122865, 0.137773, 0.159390, 0.210823, 0.292818", \
             "0.122269, 0.127487, 0.134941, 0.149849, 0.171466, 0.222899, 0.304894", \
             "0.142395, 0.147613, 0.155067, 0.169975, 0.191592, 0.243025, 0.325020", \
             "0.168836, 0.174054, 0.181508, 0.196416, 0.218033, 0.269466, 0.351461" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.023404, 0.033600, 0.048383, 0.078197, 0.123271, 0.231125, 0.404965", \
             "0.023460, 0.033653, 0.048285, 0.078402, 0.123292, 0.231394, 0.404490", \
             "0.023481, 0.033610, 0.048181, 0.078338, 0.123307, 0.231245, 0.405272", \
             "0.023510, 0.033621, 0.048263, 0.078286, 0.123333, 0.230969, 0.405014", \
             "0.023570, 0.033709, 0.048352, 0.078464, 0.123079, 0.232036, 0.404588", \
             "0.023667, 0.033892, 0.048496, 0.078458, 0.123044, 0.231309, 0.405142", \
             "0.023836, 0.034016, 0.048549, 0.078628, 0.123079, 0.231592, 0.405498" \
           );
         }
      }
      timing() {
        related_pin : "TEN";
        timing_sense : non_unate;
        timing_type : combinational;
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.221661, 0.229848, 0.241544, 0.264937, 0.298857, 0.379562, 0.508222", \
             "0.222431, 0.230618, 0.242315, 0.265708, 0.299627, 0.380332, 0.508992", \
             "0.223290, 0.231478, 0.243174, 0.266567, 0.300486, 0.381191, 0.509851", \
             "0.225038, 0.233226, 0.244922, 0.268315, 0.302234, 0.382939, 0.511599", \
             "0.230194, 0.238381, 0.250078, 0.273471, 0.307390, 0.388095, 0.516755", \
             "0.238787, 0.246974, 0.258671, 0.282063, 0.315983, 0.396688, 0.525348", \
             "0.250076, 0.258263, 0.269960, 0.293352, 0.327272, 0.407977, 0.536637" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.027594, 0.043512, 0.067034, 0.115657, 0.186635, 0.356565, 0.628493", \
             "0.027609, 0.043548, 0.067256, 0.115866, 0.186229, 0.355991, 0.626144", \
             "0.027746, 0.043614, 0.067089, 0.115545, 0.186495, 0.357473, 0.628660", \
             "0.027653, 0.043679, 0.067027, 0.115521, 0.186451, 0.356466, 0.628574", \
             "0.027620, 0.043543, 0.067144, 0.115520, 0.186512, 0.356401, 0.626159", \
             "0.027643, 0.043580, 0.067154, 0.115557, 0.186770, 0.356618, 0.628030", \
             "0.027693, 0.043532, 0.067304, 0.115433, 0.186625, 0.356106, 0.626502" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.182262, 0.187480, 0.194934, 0.209842, 0.231459, 0.282892, 0.364887", \
             "0.185932, 0.191150, 0.198604, 0.213512, 0.235129, 0.286562, 0.368557", \
             "0.190025, 0.195243, 0.202697, 0.217605, 0.239222, 0.290655, 0.372650", \
             "0.198353, 0.203571, 0.211025, 0.225933, 0.247550, 0.298983, 0.380978", \
             "0.222913, 0.228131, 0.235585, 0.250493, 0.272110, 0.323543, 0.405538", \
             "0.263847, 0.269065, 0.276519, 0.291427, 0.313044, 0.364477, 0.446471", \
             "0.317625, 0.322843, 0.330297, 0.345205, 0.366822, 0.418255, 0.500250" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.023411, 0.033629, 0.048220, 0.078221, 0.123098, 0.231496, 0.406493", \
             "0.023392, 0.033619, 0.048088, 0.078228, 0.123060, 0.231490, 0.406623", \
             "0.023363, 0.033510, 0.048056, 0.078312, 0.123132, 0.231614, 0.406561", \
             "0.023379, 0.033570, 0.048262, 0.078210, 0.123041, 0.231594, 0.406754", \
             "0.023321, 0.033577, 0.048223, 0.078137, 0.123041, 0.231678, 0.406606", \
             "0.023408, 0.033607, 0.048187, 0.078211, 0.123094, 0.231381, 0.406657", \
             "0.023442, 0.033640, 0.048136, 0.078208, 0.123117, 0.231436, 0.406605" \
           );
         }
      }
    }
    bus(WENY) {
      bus_type : sram_512w_32b_120mhz_wwm_WRITE;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : output;
      max_capacitance : 0.250000;
      timing() {
        related_pin : "WEN";
        timing_sense : positive_unate;
        timing_type : combinational;
        when : "TEN";
        sdf_cond : "TEN == 1'b1";
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.127249, 0.135436, 0.147132, 0.170525, 0.204445, 0.285150, 0.413810", \
             "0.128643, 0.136831, 0.148527, 0.171920, 0.205839, 0.286544, 0.415204", \
             "0.130199, 0.138387, 0.150083, 0.173476, 0.207395, 0.288100, 0.416760", \
             "0.133365, 0.141552, 0.153248, 0.176641, 0.210561, 0.291266, 0.419926", \
             "0.142700, 0.150887, 0.162584, 0.185976, 0.219896, 0.300601, 0.429261", \
             "0.158258, 0.166446, 0.178142, 0.201535, 0.235454, 0.316159, 0.444819", \
             "0.178699, 0.186886, 0.198583, 0.221975, 0.255895, 0.336600, 0.465260" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.028539, 0.044547, 0.067957, 0.116688, 0.188150, 0.358695, 0.630243", \
             "0.028664, 0.044487, 0.068027, 0.116356, 0.188299, 0.358525, 0.632170", \
             "0.028699, 0.044591, 0.068042, 0.116523, 0.188157, 0.359012, 0.631045", \
             "0.028644, 0.044558, 0.068045, 0.116454, 0.188272, 0.358612, 0.631400", \
             "0.028836, 0.044609, 0.067946, 0.116436, 0.188209, 0.358930, 0.629880", \
             "0.029085, 0.044808, 0.068243, 0.116514, 0.188030, 0.358973, 0.631039", \
             "0.029468, 0.045084, 0.068427, 0.116522, 0.188000, 0.359107, 0.632116" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.194577, 0.199794, 0.207249, 0.222157, 0.243773, 0.295207, 0.377201", \
             "0.198540, 0.203758, 0.211212, 0.226120, 0.247737, 0.299170, 0.381165", \
             "0.202961, 0.208179, 0.215633, 0.230541, 0.252158, 0.303591, 0.385586", \
             "0.211956, 0.217174, 0.224628, 0.239536, 0.261153, 0.312586, 0.394581", \
             "0.238482, 0.243700, 0.251154, 0.266062, 0.287679, 0.339112, 0.421107", \
             "0.282693, 0.287911, 0.295365, 0.310273, 0.331890, 0.383323, 0.465317", \
             "0.340776, 0.345994, 0.353448, 0.368356, 0.389973, 0.441406, 0.523401" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.030835, 0.041552, 0.056044, 0.085222, 0.128799, 0.235448, 0.405685", \
             "0.030856, 0.041521, 0.055923, 0.085284, 0.128744, 0.235019, 0.406684", \
             "0.030903, 0.041422, 0.056064, 0.085025, 0.128524, 0.235458, 0.407406", \
             "0.030781, 0.041339, 0.055997, 0.084969, 0.128467, 0.235485, 0.407475", \
             "0.031055, 0.041482, 0.056003, 0.084909, 0.128619, 0.234283, 0.407732", \
             "0.031035, 0.041683, 0.056023, 0.085219, 0.128844, 0.233999, 0.407626", \
             "0.031342, 0.041817, 0.056195, 0.085088, 0.128481, 0.234245, 0.407429" \
           );
         }
      }
      timing() {
        related_pin : "TWEN";
        timing_sense : positive_unate;
        timing_type : combinational;
        when : "!TEN";
        sdf_cond : "TEN == 1'b0";
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.126049, 0.134236, 0.145932, 0.169325, 0.203245, 0.283950, 0.412610", \
             "0.127443, 0.135631, 0.147327, 0.170720, 0.204639, 0.285344, 0.414004", \
             "0.128999, 0.137187, 0.148883, 0.172276, 0.206195, 0.286900, 0.415560", \
             "0.132165, 0.140352, 0.152048, 0.175441, 0.209361, 0.290066, 0.418726", \
             "0.141500, 0.149687, 0.161384, 0.184776, 0.218696, 0.299401, 0.428061", \
             "0.157058, 0.165246, 0.176942, 0.200335, 0.234254, 0.314959, 0.443619", \
             "0.177499, 0.185686, 0.197383, 0.220775, 0.254695, 0.335400, 0.464060" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.028479, 0.044162, 0.067802, 0.116099, 0.187595, 0.358092, 0.630500", \
             "0.028271, 0.044158, 0.067579, 0.116007, 0.187624, 0.358463, 0.630295", \
             "0.028280, 0.044036, 0.067489, 0.116038, 0.187603, 0.358180, 0.630101", \
             "0.028310, 0.044098, 0.067519, 0.116152, 0.187578, 0.357886, 0.630418", \
             "0.028391, 0.044223, 0.067603, 0.116043, 0.187694, 0.357258, 0.630144", \
             "0.028431, 0.044162, 0.067608, 0.116045, 0.187958, 0.358044, 0.630120", \
             "0.028460, 0.044260, 0.067774, 0.116175, 0.187958, 0.357863, 0.630223" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.193977, 0.199194, 0.206649, 0.221557, 0.243173, 0.294607, 0.376601", \
             "0.197940, 0.203158, 0.210612, 0.225520, 0.247137, 0.298570, 0.380565", \
             "0.202361, 0.207579, 0.215033, 0.229941, 0.251558, 0.302991, 0.384986", \
             "0.211356, 0.216574, 0.224028, 0.238936, 0.260553, 0.311986, 0.393981", \
             "0.237882, 0.243100, 0.250554, 0.265462, 0.287079, 0.338512, 0.420507", \
             "0.282093, 0.287311, 0.294765, 0.309673, 0.331290, 0.382723, 0.464717", \
             "0.340176, 0.345394, 0.352848, 0.367756, 0.389373, 0.440806, 0.522801" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.030815, 0.041379, 0.055957, 0.085333, 0.128784, 0.234402, 0.407545", \
             "0.030798, 0.041533, 0.055998, 0.084990, 0.128739, 0.234385, 0.405433", \
             "0.030907, 0.041526, 0.055889, 0.084976, 0.128705, 0.233943, 0.407574", \
             "0.030817, 0.041455, 0.055906, 0.085359, 0.128336, 0.235476, 0.407211", \
             "0.030819, 0.041460, 0.056143, 0.085068, 0.128421, 0.234251, 0.407310", \
             "0.031080, 0.041569, 0.056078, 0.085155, 0.128672, 0.234994, 0.407195", \
             "0.031248, 0.041812, 0.056272, 0.085250, 0.128645, 0.235162, 0.407692" \
           );
         }
      }
      timing() {
        related_pin : "TEN";
        timing_sense : non_unate;
        timing_type : combinational;
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.349249, 0.357436, 0.369132, 0.392525, 0.426445, 0.507150, 0.635810", \
             "0.350019, 0.358206, 0.369903, 0.393296, 0.427215, 0.507920, 0.636580", \
             "0.350878, 0.359066, 0.370762, 0.394155, 0.428074, 0.508779, 0.637439", \
             "0.352626, 0.360814, 0.372510, 0.395903, 0.429822, 0.510527, 0.639187", \
             "0.357782, 0.365969, 0.377666, 0.401059, 0.434978, 0.515683, 0.644343", \
             "0.366375, 0.374562, 0.386259, 0.409651, 0.443571, 0.524276, 0.652936", \
             "0.377664, 0.385851, 0.397548, 0.420940, 0.454860, 0.535565, 0.664225" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.028425, 0.044257, 0.067639, 0.116001, 0.187909, 0.358157, 0.630464", \
             "0.028414, 0.044145, 0.067595, 0.116205, 0.187778, 0.357951, 0.631001", \
             "0.028270, 0.044147, 0.067590, 0.116220, 0.187634, 0.357888, 0.630457", \
             "0.028361, 0.044072, 0.067635, 0.116048, 0.187929, 0.358209, 0.630802", \
             "0.028320, 0.044199, 0.067632, 0.116150, 0.187510, 0.358147, 0.631161", \
             "0.028324, 0.043984, 0.067705, 0.116129, 0.187749, 0.358122, 0.630180", \
             "0.028414, 0.044206, 0.067688, 0.116121, 0.188214, 0.357924, 0.630725" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.391631, 0.396849, 0.404303, 0.419211, 0.440828, 0.492261, 0.574256", \
             "0.395301, 0.400519, 0.407973, 0.422881, 0.444498, 0.495931, 0.577926", \
             "0.399395, 0.404612, 0.412067, 0.426975, 0.448591, 0.500025, 0.582019", \
             "0.407722, 0.412940, 0.420394, 0.435303, 0.456919, 0.508352, 0.590347", \
             "0.432283, 0.437500, 0.444954, 0.459863, 0.481479, 0.532913, 0.614907", \
             "0.473216, 0.478434, 0.485888, 0.500796, 0.522413, 0.573846, 0.655841", \
             "0.526994, 0.532212, 0.539666, 0.554574, 0.576191, 0.627624, 0.709619" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.030940, 0.041581, 0.055928, 0.085110, 0.128708, 0.235244, 0.407273", \
             "0.030860, 0.041677, 0.056049, 0.085067, 0.128451, 0.235284, 0.407285", \
             "0.030845, 0.041491, 0.056082, 0.085143, 0.128763, 0.234069, 0.407393", \
             "0.030877, 0.041518, 0.056015, 0.085009, 0.128628, 0.235247, 0.407219", \
             "0.030875, 0.041600, 0.056043, 0.085096, 0.128477, 0.235480, 0.407335", \
             "0.030864, 0.041530, 0.056009, 0.085039, 0.128339, 0.233947, 0.407423", \
             "0.030910, 0.041510, 0.056022, 0.084971, 0.128819, 0.234747, 0.407397" \
           );
         }
      }
    }
    bus(AY) {
      bus_type : sram_512w_32b_120mhz_wwm_ADDRESS;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : output;
      max_capacitance : 0.250000;
      timing() {
        related_pin : "A";
        timing_sense : positive_unate;
        timing_type : combinational;
        when : "TEN";
        sdf_cond : "TEN == 1'b1";
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.106519, 0.114707, 0.126403, 0.149796, 0.183715, 0.264420, 0.393080", \
             "0.108567, 0.116754, 0.128451, 0.151844, 0.185763, 0.266468, 0.395128", \
             "0.110851, 0.119038, 0.130735, 0.154127, 0.188047, 0.268752, 0.397412", \
             "0.115497, 0.123684, 0.135381, 0.158774, 0.192693, 0.273398, 0.402058", \
             "0.129199, 0.137387, 0.149083, 0.172476, 0.206395, 0.287100, 0.415760", \
             "0.152037, 0.160224, 0.171921, 0.195314, 0.229233, 0.309938, 0.438598", \
             "0.182041, 0.190228, 0.201925, 0.225317, 0.259237, 0.339942, 0.468602" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.025468, 0.041964, 0.066428, 0.116736, 0.190606, 0.366214, 0.646445", \
             "0.025416, 0.041964, 0.066632, 0.116555, 0.190459, 0.366002, 0.647444", \
             "0.025371, 0.042038, 0.066458, 0.116664, 0.190787, 0.365718, 0.646885", \
             "0.025454, 0.042030, 0.066630, 0.116855, 0.190362, 0.366276, 0.645969", \
             "0.025725, 0.042209, 0.066777, 0.116690, 0.190606, 0.365836, 0.644568", \
             "0.026260, 0.042522, 0.066805, 0.116898, 0.190869, 0.366896, 0.645727", \
             "0.027065, 0.043072, 0.067251, 0.116906, 0.190853, 0.366703, 0.647736" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.146122, 0.151340, 0.158794, 0.173702, 0.195319, 0.246752, 0.328747", \
             "0.149740, 0.154958, 0.162412, 0.177320, 0.198937, 0.250370, 0.332365", \
             "0.153775, 0.158993, 0.166447, 0.181355, 0.202972, 0.254405, 0.336400", \
             "0.161985, 0.167203, 0.174657, 0.189565, 0.211182, 0.262615, 0.344610", \
             "0.186197, 0.191415, 0.198869, 0.213777, 0.235394, 0.286827, 0.368822", \
             "0.226551, 0.231768, 0.239223, 0.254131, 0.275747, 0.327181, 0.409175", \
             "0.279567, 0.284785, 0.292239, 0.307147, 0.328764, 0.380197, 0.462191" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.024790, 0.035378, 0.050060, 0.080445, 0.125534, 0.235709, 0.411173", \
             "0.024712, 0.035231, 0.050161, 0.080261, 0.125683, 0.234878, 0.411589", \
             "0.024750, 0.035295, 0.050116, 0.080289, 0.125675, 0.235718, 0.412418", \
             "0.024707, 0.035266, 0.049974, 0.080284, 0.125353, 0.235218, 0.412457", \
             "0.024835, 0.035421, 0.050226, 0.080444, 0.125396, 0.234687, 0.412691", \
             "0.025150, 0.035571, 0.050211, 0.080578, 0.125497, 0.235996, 0.412658", \
             "0.025387, 0.035886, 0.050636, 0.080645, 0.125697, 0.235910, 0.411795" \
           );
         }
      }
      timing() {
        related_pin : "TA";
        timing_sense : positive_unate;
        timing_type : combinational;
        when : "!TEN";
        sdf_cond : "TEN == 1'b0";
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.105119, 0.113307, 0.125003, 0.148396, 0.182315, 0.263020, 0.391680", \
             "0.107167, 0.115354, 0.127051, 0.150444, 0.184363, 0.265068, 0.393728", \
             "0.109451, 0.117638, 0.129335, 0.152727, 0.186647, 0.267352, 0.396012", \
             "0.114097, 0.122284, 0.133981, 0.157374, 0.191293, 0.271998, 0.400658", \
             "0.127799, 0.135987, 0.147683, 0.171076, 0.204995, 0.285700, 0.414360", \
             "0.150637, 0.158824, 0.170521, 0.193914, 0.227833, 0.308538, 0.437198", \
             "0.180641, 0.188828, 0.200525, 0.223917, 0.257837, 0.338542, 0.467202" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.025566, 0.042066, 0.066500, 0.116812, 0.190906, 0.365326, 0.646053", \
             "0.025459, 0.042053, 0.066617, 0.116528, 0.190216, 0.365656, 0.645626", \
             "0.025498, 0.041933, 0.066652, 0.116539, 0.191161, 0.365586, 0.645764", \
             "0.025390, 0.042073, 0.066501, 0.116571, 0.190540, 0.365168, 0.646031", \
             "0.025461, 0.041975, 0.066642, 0.116649, 0.190339, 0.365526, 0.645427", \
             "0.025493, 0.042050, 0.066679, 0.116579, 0.190039, 0.365633, 0.645755", \
             "0.025595, 0.042015, 0.066490, 0.116560, 0.190420, 0.366613, 0.645929" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.148122, 0.153340, 0.160794, 0.175702, 0.197319, 0.248752, 0.330747", \
             "0.151740, 0.156958, 0.164412, 0.179320, 0.200937, 0.252370, 0.334365", \
             "0.155775, 0.160993, 0.168447, 0.183355, 0.204972, 0.256405, 0.338400", \
             "0.163985, 0.169203, 0.176657, 0.191565, 0.213182, 0.264615, 0.346610", \
             "0.188197, 0.193415, 0.200869, 0.215777, 0.237394, 0.288827, 0.370822", \
             "0.228551, 0.233768, 0.241223, 0.256131, 0.277747, 0.329181, 0.411175", \
             "0.281567, 0.286785, 0.294239, 0.309147, 0.330764, 0.382197, 0.464191" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.024784, 0.035330, 0.050202, 0.080555, 0.125393, 0.235785, 0.412258", \
             "0.024750, 0.035278, 0.050062, 0.080221, 0.125290, 0.235367, 0.411156", \
             "0.024875, 0.035291, 0.050126, 0.080369, 0.125391, 0.235971, 0.412269", \
             "0.024749, 0.035412, 0.050035, 0.080305, 0.125285, 0.234748, 0.412271", \
             "0.024854, 0.035374, 0.050101, 0.080376, 0.125426, 0.234526, 0.410476", \
             "0.025110, 0.035512, 0.050253, 0.080326, 0.125645, 0.235606, 0.411880", \
             "0.025461, 0.035949, 0.050511, 0.080679, 0.125372, 0.235740, 0.412243" \
           );
         }
      }
      timing() {
        related_pin : "TEN";
        timing_sense : non_unate;
        timing_type : combinational;
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.286137, 0.294324, 0.306020, 0.329413, 0.363333, 0.444038, 0.572698", \
             "0.286907, 0.295094, 0.306791, 0.330184, 0.364103, 0.444808, 0.573468", \
             "0.287766, 0.295954, 0.307650, 0.331043, 0.364962, 0.445667, 0.574327", \
             "0.289514, 0.297702, 0.309398, 0.332791, 0.366711, 0.447415, 0.576076", \
             "0.294670, 0.302858, 0.314554, 0.337947, 0.371866, 0.452571, 0.581231", \
             "0.303263, 0.311450, 0.323147, 0.346539, 0.380459, 0.461164, 0.589824", \
             "0.314552, 0.322739, 0.334436, 0.357828, 0.391748, 0.472453, 0.601113" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.025461, 0.042033, 0.066585, 0.116576, 0.190751, 0.365663, 0.644846", \
             "0.025467, 0.041878, 0.066549, 0.116597, 0.190522, 0.365414, 0.644968", \
             "0.025460, 0.042009, 0.066534, 0.116710, 0.191020, 0.365627, 0.644990", \
             "0.025438, 0.042166, 0.066631, 0.116655, 0.190773, 0.365868, 0.645516", \
             "0.025485, 0.042043, 0.066639, 0.116659, 0.190353, 0.365844, 0.645092", \
             "0.025436, 0.042029, 0.066604, 0.116659, 0.190712, 0.365439, 0.644963", \
             "0.025429, 0.042109, 0.066479, 0.116613, 0.190884, 0.366346, 0.645090" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.294569, 0.299786, 0.307241, 0.322149, 0.343765, 0.395199, 0.477193", \
             "0.298238, 0.303456, 0.310910, 0.325819, 0.347435, 0.398868, 0.480863", \
             "0.302332, 0.307550, 0.315004, 0.329912, 0.351529, 0.402962, 0.484957", \
             "0.310660, 0.315878, 0.323332, 0.338240, 0.359857, 0.411290, 0.493284", \
             "0.335220, 0.340438, 0.347892, 0.362800, 0.384417, 0.435850, 0.517845", \
             "0.376153, 0.381371, 0.388825, 0.403733, 0.425350, 0.476783, 0.558778", \
             "0.429931, 0.435149, 0.442603, 0.457512, 0.479128, 0.530561, 0.612556" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.024697, 0.035252, 0.050072, 0.080367, 0.125344, 0.234605, 0.412131", \
             "0.024902, 0.035328, 0.050182, 0.080268, 0.125212, 0.234635, 0.410412", \
             "0.024706, 0.035228, 0.050133, 0.080435, 0.125306, 0.234928, 0.410539", \
             "0.024736, 0.035270, 0.050082, 0.080326, 0.125281, 0.234738, 0.412167", \
             "0.024743, 0.035279, 0.050130, 0.080264, 0.125550, 0.234566, 0.410477", \
             "0.024693, 0.035320, 0.049967, 0.080279, 0.125198, 0.235742, 0.410412", \
             "0.024726, 0.035259, 0.049989, 0.080348, 0.125329, 0.235783, 0.412066" \
           );
         }
      }
    }
    bus(DY) {
      bus_type : sram_512w_32b_120mhz_wwm_DATA;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : output;
      max_capacitance : 0.250000;
      timing() {
        related_pin : "D";
        timing_sense : positive_unate;
        timing_type : combinational;
        when : "TEN";
        sdf_cond : "TEN == 1'b1";
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.121986, 0.130174, 0.141870, 0.165263, 0.199182, 0.279887, 0.408547", \
             "0.123547, 0.131735, 0.143431, 0.166824, 0.200743, 0.281448, 0.410108", \
             "0.125289, 0.133476, 0.145173, 0.168565, 0.202485, 0.283190, 0.411850", \
             "0.128832, 0.137019, 0.148716, 0.172108, 0.206028, 0.286733, 0.415393", \
             "0.139281, 0.147468, 0.159164, 0.182557, 0.216477, 0.297182, 0.425842", \
             "0.156695, 0.164882, 0.176579, 0.199972, 0.233891, 0.314596, 0.443256", \
             "0.179574, 0.187762, 0.199458, 0.222851, 0.256770, 0.337475, 0.466135" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.029249, 0.045156, 0.068862, 0.117927, 0.189950, 0.361170, 0.633969", \
             "0.029287, 0.045146, 0.068866, 0.117714, 0.189519, 0.360851, 0.635485", \
             "0.029358, 0.045200, 0.069026, 0.117721, 0.189986, 0.361431, 0.634604", \
             "0.029270, 0.045150, 0.069028, 0.117665, 0.189465, 0.361305, 0.634661", \
             "0.029570, 0.045510, 0.069036, 0.118127, 0.189672, 0.361276, 0.633645", \
             "0.029774, 0.045608, 0.069378, 0.117821, 0.190001, 0.361617, 0.634048", \
             "0.030084, 0.045712, 0.069397, 0.117971, 0.189482, 0.361830, 0.635812" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.186920, 0.192138, 0.199592, 0.214500, 0.236117, 0.287550, 0.369545", \
             "0.190793, 0.196011, 0.203465, 0.218373, 0.239990, 0.291423, 0.373418", \
             "0.195112, 0.200330, 0.207784, 0.222692, 0.244309, 0.295742, 0.377737", \
             "0.203900, 0.209118, 0.216572, 0.231480, 0.253097, 0.304530, 0.386525", \
             "0.229818, 0.235036, 0.242490, 0.257398, 0.279015, 0.330448, 0.412442", \
             "0.273013, 0.278231, 0.285685, 0.300593, 0.322210, 0.373643, 0.455638", \
             "0.329763, 0.334981, 0.342435, 0.357343, 0.378960, 0.430393, 0.512388" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.031888, 0.042684, 0.057129, 0.086285, 0.129695, 0.235842, 0.408471", \
             "0.031802, 0.042597, 0.057010, 0.086281, 0.129730, 0.235567, 0.407280", \
             "0.031950, 0.042391, 0.057077, 0.086223, 0.129850, 0.235661, 0.409101", \
             "0.031774, 0.042474, 0.057049, 0.086122, 0.129564, 0.235773, 0.409040", \
             "0.031861, 0.042481, 0.056954, 0.086415, 0.129721, 0.235608, 0.408443", \
             "0.032175, 0.042556, 0.057124, 0.086289, 0.129946, 0.235479, 0.408735", \
             "0.032347, 0.042677, 0.057294, 0.086259, 0.129925, 0.235629, 0.407948" \
           );
         }
      }
      timing() {
        related_pin : "TD";
        timing_sense : positive_unate;
        timing_type : combinational;
        when : "!TEN";
        sdf_cond : "TEN == 1'b0";
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.122586, 0.130774, 0.142470, 0.165863, 0.199782, 0.280487, 0.409147", \
             "0.124147, 0.132335, 0.144031, 0.167424, 0.201343, 0.282048, 0.410708", \
             "0.125889, 0.134076, 0.145773, 0.169165, 0.203085, 0.283790, 0.412450", \
             "0.129432, 0.137619, 0.149316, 0.172708, 0.206628, 0.287333, 0.415993", \
             "0.139881, 0.148068, 0.159764, 0.183157, 0.217077, 0.297782, 0.426442", \
             "0.157295, 0.165482, 0.177179, 0.200572, 0.234491, 0.315196, 0.443856", \
             "0.180174, 0.188362, 0.200058, 0.223451, 0.257370, 0.338075, 0.466735" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.029255, 0.044972, 0.068841, 0.117341, 0.189295, 0.360519, 0.634024", \
             "0.029092, 0.045047, 0.068734, 0.117335, 0.189075, 0.360921, 0.633935", \
             "0.029059, 0.044938, 0.068703, 0.117378, 0.189288, 0.360417, 0.633776", \
             "0.029087, 0.044967, 0.068451, 0.117326, 0.189289, 0.359944, 0.633820", \
             "0.029162, 0.045062, 0.068677, 0.117379, 0.189319, 0.359325, 0.634065", \
             "0.029195, 0.044964, 0.068532, 0.117378, 0.189405, 0.360366, 0.633776", \
             "0.029403, 0.045045, 0.068851, 0.117377, 0.189648, 0.360234, 0.633688" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.189720, 0.194938, 0.202392, 0.217300, 0.238917, 0.290350, 0.372345", \
             "0.193593, 0.198811, 0.206265, 0.221173, 0.242790, 0.294223, 0.376218", \
             "0.197912, 0.203130, 0.210584, 0.225492, 0.247109, 0.298542, 0.380537", \
             "0.206700, 0.211918, 0.219372, 0.234280, 0.255897, 0.307330, 0.389325", \
             "0.232618, 0.237836, 0.245290, 0.260198, 0.281815, 0.333248, 0.415242", \
             "0.275813, 0.281031, 0.288485, 0.303393, 0.325010, 0.376443, 0.458438", \
             "0.332563, 0.337781, 0.345235, 0.360143, 0.381760, 0.433193, 0.515188" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.031883, 0.042382, 0.057143, 0.086134, 0.129568, 0.235429, 0.408652", \
             "0.031901, 0.042329, 0.057012, 0.086455, 0.129592, 0.236515, 0.406879", \
             "0.031864, 0.042578, 0.057003, 0.086415, 0.129613, 0.235539, 0.408958", \
             "0.031996, 0.042360, 0.057126, 0.086147, 0.129761, 0.236788, 0.408883", \
             "0.031960, 0.042456, 0.057033, 0.086195, 0.129898, 0.235617, 0.408681", \
             "0.032023, 0.042595, 0.057329, 0.086153, 0.129719, 0.236674, 0.408046", \
             "0.032303, 0.042809, 0.057274, 0.086294, 0.129783, 0.236128, 0.408590" \
           );
         }
      }
      timing() {
        related_pin : "TEN";
        timing_sense : non_unate;
        timing_type : combinational;
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.346906, 0.355094, 0.366790, 0.390183, 0.424102, 0.504807, 0.633467", \
             "0.347677, 0.355864, 0.367561, 0.390953, 0.424873, 0.505578, 0.634238", \
             "0.348536, 0.356724, 0.368420, 0.391813, 0.425732, 0.506437, 0.635097", \
             "0.350284, 0.358472, 0.370168, 0.393561, 0.427480, 0.508185, 0.636845", \
             "0.355440, 0.363627, 0.375324, 0.398716, 0.432636, 0.513341, 0.642001", \
             "0.364033, 0.372220, 0.383916, 0.407309, 0.441229, 0.521934, 0.650594", \
             "0.375322, 0.383509, 0.395205, 0.418598, 0.452518, 0.533223, 0.661883" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.029194, 0.045026, 0.068621, 0.117478, 0.189479, 0.360415, 0.633946", \
             "0.029249, 0.045028, 0.068661, 0.117466, 0.189417, 0.360177, 0.634347", \
             "0.029090, 0.045116, 0.068652, 0.117347, 0.189376, 0.360215, 0.633889", \
             "0.029192, 0.044874, 0.068660, 0.117362, 0.189497, 0.360389, 0.634112", \
             "0.029094, 0.044966, 0.068722, 0.117437, 0.189314, 0.360394, 0.634450", \
             "0.029093, 0.044970, 0.068741, 0.117565, 0.189420, 0.360284, 0.633724", \
             "0.029173, 0.044991, 0.068613, 0.117429, 0.189908, 0.360200, 0.634697" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.386673, 0.391891, 0.399345, 0.414253, 0.435870, 0.487303, 0.569298", \
             "0.390343, 0.395561, 0.403015, 0.417923, 0.439540, 0.490973, 0.572968", \
             "0.394436, 0.399654, 0.407108, 0.422017, 0.443633, 0.495066, 0.577061", \
             "0.402764, 0.407982, 0.415436, 0.430344, 0.451961, 0.503394, 0.585389", \
             "0.427324, 0.432542, 0.439996, 0.454904, 0.476521, 0.527954, 0.609949", \
             "0.468258, 0.473476, 0.480930, 0.495838, 0.517455, 0.568888, 0.650883", \
             "0.522036, 0.527254, 0.534708, 0.549616, 0.571233, 0.622666, 0.704661" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.031993, 0.042475, 0.056942, 0.086346, 0.129546, 0.235534, 0.408199", \
             "0.031801, 0.042400, 0.056924, 0.086302, 0.129889, 0.235773, 0.409029", \
             "0.031906, 0.042513, 0.056957, 0.086442, 0.129558, 0.235672, 0.409189", \
             "0.031837, 0.042592, 0.056908, 0.086223, 0.129882, 0.235555, 0.408446", \
             "0.031760, 0.042442, 0.057173, 0.086137, 0.129861, 0.235785, 0.409060", \
             "0.031783, 0.042440, 0.057016, 0.086225, 0.129799, 0.235573, 0.409084", \
             "0.032084, 0.042556, 0.057122, 0.086388, 0.129706, 0.235581, 0.408594" \
           );
         }
      }
    }
    pin(GWENY) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : output;
      max_capacitance : 0.250000;
      timing() {
        related_pin : "GWEN";
        timing_sense : positive_unate;
        timing_type : combinational;
        when : "TEN";
        sdf_cond : "TEN == 1'b1";
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.127249, 0.135436, 0.147132, 0.170525, 0.204445, 0.285150, 0.413810", \
             "0.128643, 0.136831, 0.148527, 0.171920, 0.205839, 0.286544, 0.415204", \
             "0.130199, 0.138387, 0.150083, 0.173476, 0.207395, 0.288100, 0.416760", \
             "0.133365, 0.141552, 0.153248, 0.176641, 0.210561, 0.291266, 0.419926", \
             "0.142700, 0.150887, 0.162584, 0.185976, 0.219896, 0.300601, 0.429261", \
             "0.158258, 0.166446, 0.178142, 0.201535, 0.235454, 0.316159, 0.444819", \
             "0.178699, 0.186886, 0.198583, 0.221975, 0.255895, 0.336600, 0.465260" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.027087, 0.043319, 0.067277, 0.116227, 0.188216, 0.360301, 0.633762", \
             "0.027084, 0.043389, 0.067163, 0.116346, 0.187968, 0.360421, 0.632402", \
             "0.027160, 0.043232, 0.067227, 0.116161, 0.187937, 0.359860, 0.632828", \
             "0.027085, 0.043197, 0.067189, 0.116076, 0.187869, 0.359508, 0.633224", \
             "0.027284, 0.043352, 0.067453, 0.116331, 0.187704, 0.360913, 0.633742", \
             "0.027439, 0.043576, 0.067413, 0.116309, 0.188002, 0.360284, 0.633926", \
             "0.027920, 0.043822, 0.067591, 0.116383, 0.187753, 0.360780, 0.634241" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.194577, 0.199794, 0.207249, 0.222157, 0.243773, 0.295207, 0.377201", \
             "0.198540, 0.203758, 0.211212, 0.226120, 0.247737, 0.299170, 0.381165", \
             "0.202961, 0.208179, 0.215633, 0.230541, 0.252158, 0.303591, 0.385586", \
             "0.211956, 0.217174, 0.224628, 0.239536, 0.261153, 0.312586, 0.394581", \
             "0.238482, 0.243700, 0.251154, 0.266062, 0.287679, 0.339112, 0.421107", \
             "0.282693, 0.287911, 0.295365, 0.310273, 0.331890, 0.383323, 0.465317", \
             "0.340776, 0.345994, 0.353448, 0.368356, 0.389973, 0.441406, 0.523401" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.023001, 0.033195, 0.047953, 0.078162, 0.122789, 0.231321, 0.406344", \
             "0.023052, 0.033270, 0.047919, 0.078148, 0.123185, 0.231552, 0.405727", \
             "0.022947, 0.033162, 0.047934, 0.078048, 0.123124, 0.231242, 0.406243", \
             "0.023045, 0.033232, 0.047991, 0.078007, 0.123039, 0.231224, 0.406026", \
             "0.023295, 0.033435, 0.048045, 0.078235, 0.123158, 0.232072, 0.406402", \
             "0.023479, 0.033608, 0.048086, 0.078163, 0.122987, 0.231862, 0.406801", \
             "0.023734, 0.033769, 0.048305, 0.078280, 0.123208, 0.231750, 0.405343" \
           );
         }
      }
      timing() {
        related_pin : "TGWEN";
        timing_sense : positive_unate;
        timing_type : combinational;
        when : "!TEN";
        sdf_cond : "TEN == 1'b0";
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.126049, 0.134236, 0.145932, 0.169325, 0.203245, 0.283950, 0.412610", \
             "0.127443, 0.135631, 0.147327, 0.170720, 0.204639, 0.285344, 0.414004", \
             "0.128999, 0.137187, 0.148883, 0.172276, 0.206195, 0.286900, 0.415560", \
             "0.132165, 0.140352, 0.152048, 0.175441, 0.209361, 0.290066, 0.418726", \
             "0.141500, 0.149687, 0.161384, 0.184776, 0.218696, 0.299401, 0.428061", \
             "0.157058, 0.165246, 0.176942, 0.200335, 0.234254, 0.314959, 0.443619", \
             "0.177499, 0.185686, 0.197383, 0.220775, 0.254695, 0.335400, 0.464060" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.027139, 0.043359, 0.067158, 0.116099, 0.187859, 0.359766, 0.634255", \
             "0.027171, 0.043268, 0.067303, 0.116233, 0.188077, 0.359780, 0.632572", \
             "0.026959, 0.043372, 0.067220, 0.116346, 0.187929, 0.359826, 0.632918", \
             "0.027083, 0.043309, 0.067219, 0.116200, 0.187913, 0.359428, 0.634270", \
             "0.027152, 0.043364, 0.067234, 0.116353, 0.188115, 0.359929, 0.632534", \
             "0.027042, 0.043289, 0.067135, 0.116275, 0.187728, 0.359806, 0.632160", \
             "0.027060, 0.043356, 0.067283, 0.116073, 0.187838, 0.360709, 0.632960" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.193977, 0.199194, 0.206649, 0.221557, 0.243173, 0.294607, 0.376601", \
             "0.197940, 0.203158, 0.210612, 0.225520, 0.247137, 0.298570, 0.380565", \
             "0.202361, 0.207579, 0.215033, 0.229941, 0.251558, 0.302991, 0.384986", \
             "0.211356, 0.216574, 0.224028, 0.238936, 0.260553, 0.311986, 0.393981", \
             "0.237882, 0.243100, 0.250554, 0.265462, 0.287079, 0.338512, 0.420507", \
             "0.282093, 0.287311, 0.294765, 0.309673, 0.331290, 0.382723, 0.464717", \
             "0.340176, 0.345394, 0.352848, 0.367756, 0.389373, 0.440806, 0.522801" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.022920, 0.033181, 0.047901, 0.078167, 0.123010, 0.231448, 0.405501", \
             "0.022903, 0.033249, 0.047854, 0.078209, 0.123141, 0.231588, 0.405181", \
             "0.022878, 0.033273, 0.047896, 0.078038, 0.123029, 0.232132, 0.405972", \
             "0.022991, 0.033192, 0.047799, 0.077996, 0.122973, 0.231372, 0.405353", \
             "0.023153, 0.033212, 0.047881, 0.078185, 0.123088, 0.232056, 0.405474", \
             "0.023157, 0.033334, 0.048009, 0.078017, 0.122946, 0.231638, 0.405509", \
             "0.023422, 0.033514, 0.048104, 0.078102, 0.123041, 0.232132, 0.406273" \
           );
         }
      }
      timing() {
        related_pin : "TEN";
        timing_sense : non_unate;
        timing_type : combinational;
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.349249, 0.357436, 0.369132, 0.392525, 0.426445, 0.507150, 0.635810", \
             "0.350019, 0.358206, 0.369903, 0.393296, 0.427215, 0.507920, 0.636580", \
             "0.350878, 0.359066, 0.370762, 0.394155, 0.428074, 0.508779, 0.637439", \
             "0.352626, 0.360814, 0.372510, 0.395903, 0.429822, 0.510527, 0.639187", \
             "0.357782, 0.365969, 0.377666, 0.401059, 0.434978, 0.515683, 0.644343", \
             "0.366375, 0.374562, 0.386259, 0.409651, 0.443571, 0.524276, 0.652936", \
             "0.377664, 0.385851, 0.397548, 0.420940, 0.454860, 0.535565, 0.664225" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.026977, 0.043213, 0.067228, 0.116173, 0.188004, 0.359767, 0.634278", \
             "0.027110, 0.043191, 0.067279, 0.116259, 0.187852, 0.359389, 0.631837", \
             "0.027122, 0.043244, 0.067325, 0.116366, 0.187871, 0.360514, 0.634285", \
             "0.027160, 0.043351, 0.067238, 0.116032, 0.187853, 0.359709, 0.634209", \
             "0.026965, 0.043260, 0.067268, 0.116072, 0.188074, 0.359497, 0.632087", \
             "0.027142, 0.043252, 0.067416, 0.116157, 0.187942, 0.359873, 0.633791", \
             "0.027107, 0.043280, 0.067169, 0.116254, 0.187631, 0.359245, 0.632066" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.391631, 0.396849, 0.404303, 0.419211, 0.440828, 0.492261, 0.574256", \
             "0.395301, 0.400519, 0.407973, 0.422881, 0.444498, 0.495931, 0.577926", \
             "0.399395, 0.404612, 0.412067, 0.426975, 0.448591, 0.500025, 0.582019", \
             "0.407722, 0.412940, 0.420394, 0.435303, 0.456919, 0.508352, 0.590347", \
             "0.432283, 0.437500, 0.444954, 0.459863, 0.481479, 0.532913, 0.614907", \
             "0.473216, 0.478434, 0.485888, 0.500796, 0.522413, 0.573846, 0.655841", \
             "0.526994, 0.532212, 0.539666, 0.554574, 0.576191, 0.627624, 0.709619" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.023038, 0.033127, 0.047868, 0.077976, 0.123047, 0.231738, 0.407311", \
             "0.022940, 0.033231, 0.047807, 0.077958, 0.122928, 0.231885, 0.407303", \
             "0.022973, 0.033174, 0.047788, 0.078037, 0.123078, 0.231835, 0.407219", \
             "0.022917, 0.033297, 0.047823, 0.077975, 0.122983, 0.231725, 0.407296", \
             "0.022982, 0.033222, 0.047708, 0.078044, 0.122956, 0.231939, 0.407263", \
             "0.022948, 0.033185, 0.048006, 0.078123, 0.123025, 0.231675, 0.407375", \
             "0.022998, 0.033248, 0.047933, 0.078076, 0.122869, 0.231748, 0.407169" \
           );
         }
      }
    }
    bus(Q) {
      bus_type : sram_512w_32b_120mhz_wwm_DATA;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : output;
      max_capacitance : 0.750000;
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
         cell_rise(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.270649, 0.276497, 0.285854, 0.303399, 0.342386, 0.412565, 0.560719", \
             "0.271492, 0.277340, 0.286697, 0.304242, 0.343230, 0.413408, 0.561562", \
             "0.272433, 0.278281, 0.287638, 0.305183, 0.344171, 0.414349, 0.562503", \
             "0.274347, 0.280195, 0.289552, 0.307097, 0.346085, 0.416263, 0.564417", \
             "0.279991, 0.285840, 0.295197, 0.312741, 0.351729, 0.421907, 0.570061", \
             "0.289399, 0.295247, 0.304604, 0.322149, 0.361137, 0.431315, 0.579469", \
             "0.301759, 0.307607, 0.316964, 0.334508, 0.373496, 0.443675, 0.591829" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.017255, 0.029800, 0.050477, 0.090770, 0.181928, 0.346482, 0.693610", \
             "0.017339, 0.029886, 0.050594, 0.090772, 0.181814, 0.346108, 0.694230", \
             "0.017393, 0.029763, 0.050593, 0.090766, 0.181741, 0.346062, 0.693596", \
             "0.017314, 0.029768, 0.050504, 0.090888, 0.181787, 0.346332, 0.693095", \
             "0.017292, 0.029782, 0.050562, 0.090731, 0.181894, 0.346396, 0.694622", \
             "0.017326, 0.029798, 0.050573, 0.090865, 0.181901, 0.345898, 0.694532", \
             "0.017321, 0.029822, 0.050501, 0.090834, 0.181803, 0.346567, 0.693746" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.311574, 0.315301, 0.321264, 0.332445, 0.357292, 0.402017, 0.496435", \
             "0.312418, 0.316145, 0.322108, 0.333289, 0.358136, 0.402860, 0.497279", \
             "0.313358, 0.317085, 0.323049, 0.334230, 0.359077, 0.403801, 0.498219", \
             "0.315272, 0.318999, 0.324963, 0.336144, 0.360991, 0.405715, 0.500133", \
             "0.320917, 0.324644, 0.330607, 0.341788, 0.366635, 0.411360, 0.505778", \
             "0.330324, 0.334051, 0.340015, 0.351196, 0.376043, 0.420767, 0.515185", \
             "0.342684, 0.346411, 0.352374, 0.363555, 0.388402, 0.433127, 0.527545" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.016050, 0.023764, 0.035350, 0.057511, 0.108776, 0.203205, 0.404703", \
             "0.016037, 0.023705, 0.035328, 0.057479, 0.108692, 0.203353, 0.404815", \
             "0.016046, 0.023722, 0.035372, 0.057653, 0.108948, 0.203044, 0.404821", \
             "0.016085, 0.023758, 0.035291, 0.057625, 0.108716, 0.203231, 0.404734", \
             "0.016052, 0.023707, 0.035372, 0.057560, 0.108846, 0.203387, 0.404908", \
             "0.016100, 0.023638, 0.035401, 0.057518, 0.108638, 0.203158, 0.404944", \
             "0.016080, 0.023773, 0.035379, 0.057531, 0.108917, 0.203059, 0.404818" \
           );
         }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_load) {
          index_1 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
          values ("0.022818, 0.038194, 0.062797, 0.108926, 0.211435, 0.395953, 0.785489");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_load) {
          index_1 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
          values ("0.038548, 0.038548, 0.038548, 0.038548, 0.038548, 0.038548, 0.038548");
        }
      }
    }
    bus(QI) {
      bus_type : sram_512w_32b_120mhz_wwm_DATA;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : output;
      max_capacitance : 0.750000;
      memory_read() {
        address : A;
      }
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "(!EMA[2]) & (!EMA[1]) & (!EMA[0])";
        sdf_cond : "EMA[2]== 1'b0 && EMA[1]== 1'b0 && EMA[0]== 1'b0";
         cell_rise(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.802412, 0.808260, 0.817618, 0.835162, 0.874150, 0.944328, 1.092482", \
             "0.803256, 0.809104, 0.818461, 0.836006, 0.874993, 0.945172, 1.093326", \
             "0.804196, 0.810045, 0.819402, 0.836946, 0.875934, 0.946112, 1.094266", \
             "0.806110, 0.811959, 0.821316, 0.838860, 0.877848, 0.948026, 1.096180", \
             "0.811755, 0.817603, 0.826960, 0.844505, 0.883493, 0.953671, 1.101825", \
             "0.821163, 0.827011, 0.836368, 0.853912, 0.892900, 0.963079, 1.111233", \
             "0.833522, 0.839370, 0.848728, 0.866272, 0.905260, 0.975438, 1.123592" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.026048, 0.038860, 0.058639, 0.096616, 0.184391, 0.345679, 0.692730", \
             "0.026037, 0.038885, 0.058638, 0.096484, 0.184370, 0.345604, 0.690745", \
             "0.026116, 0.038898, 0.058627, 0.096545, 0.184255, 0.345746, 0.691266", \
             "0.026177, 0.038839, 0.058584, 0.096527, 0.184103, 0.345819, 0.692760", \
             "0.026001, 0.038819, 0.058528, 0.096493, 0.184262, 0.346622, 0.691599", \
             "0.026091, 0.038860, 0.058651, 0.096538, 0.184582, 0.345925, 0.692636", \
             "0.026039, 0.038848, 0.058605, 0.096620, 0.184370, 0.346259, 0.693017" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.787548, 0.791275, 0.797238, 0.808419, 0.833266, 0.877991, 0.972409", \
             "0.788391, 0.792118, 0.798082, 0.809263, 0.834110, 0.878834, 0.973252", \
             "0.789332, 0.793059, 0.799022, 0.810203, 0.835050, 0.879775, 0.974193", \
             "0.791246, 0.794973, 0.800936, 0.812117, 0.836964, 0.881689, 0.976107", \
             "0.796891, 0.800618, 0.806581, 0.817762, 0.842609, 0.887333, 0.981752", \
             "0.806298, 0.810025, 0.815988, 0.827170, 0.852016, 0.896741, 0.991159", \
             "0.818658, 0.822385, 0.828348, 0.839529, 0.864376, 0.909101, 1.003519" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.032468, 0.041864, 0.054400, 0.076040, 0.124001, 0.213680, 0.409979", \
             "0.032357, 0.041737, 0.054471, 0.076008, 0.124037, 0.213617, 0.408472", \
             "0.032376, 0.041939, 0.054572, 0.076004, 0.124079, 0.213636, 0.409219", \
             "0.032413, 0.041822, 0.054363, 0.076986, 0.124004, 0.213528, 0.409066", \
             "0.032395, 0.041833, 0.054534, 0.076045, 0.123938, 0.213784, 0.410006", \
             "0.032437, 0.041900, 0.054514, 0.076894, 0.124083, 0.213513, 0.409375", \
             "0.032416, 0.042432, 0.055026, 0.077140, 0.124061, 0.213684, 0.409369" \
           );
         }
      }
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "(!EMA[2]) & (!EMA[1]) & (EMA[0])";
        sdf_cond : "EMA[2]== 1'b0 && EMA[1]== 1'b0 && EMA[0]== 1'b1";
         cell_rise(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.854790, 0.860638, 0.869995, 0.887540, 0.926528, 0.996706, 1.144860", \
             "0.855634, 0.861482, 0.870839, 0.888383, 0.927371, 0.997550, 1.145704", \
             "0.856574, 0.862423, 0.871780, 0.889324, 0.928312, 0.998490, 1.146644", \
             "0.858488, 0.864337, 0.873694, 0.891238, 0.930226, 1.000404, 1.148558", \
             "0.864133, 0.869981, 0.879338, 0.896883, 0.935871, 1.006049, 1.154203", \
             "0.873541, 0.879389, 0.888746, 0.906290, 0.945278, 1.015456, 1.163610", \
             "0.885900, 0.891748, 0.901105, 0.918650, 0.957638, 1.027816, 1.175970" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.026048, 0.038860, 0.058639, 0.096616, 0.184391, 0.345679, 0.692730", \
             "0.026037, 0.038885, 0.058638, 0.096484, 0.184370, 0.345604, 0.690745", \
             "0.026116, 0.038898, 0.058627, 0.096545, 0.184255, 0.345746, 0.691266", \
             "0.026177, 0.038839, 0.058584, 0.096527, 0.184103, 0.345819, 0.692760", \
             "0.026001, 0.038819, 0.058528, 0.096493, 0.184262, 0.346622, 0.691599", \
             "0.026091, 0.038860, 0.058651, 0.096538, 0.184582, 0.345925, 0.692636", \
             "0.026039, 0.038848, 0.058605, 0.096620, 0.184370, 0.346259, 0.693017" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.839926, 0.843653, 0.849616, 0.860797, 0.885644, 0.930368, 1.024787", \
             "0.840769, 0.844496, 0.850459, 0.861641, 0.886487, 0.931212, 1.025630", \
             "0.841710, 0.845437, 0.851400, 0.862581, 0.887428, 0.932153, 1.026571", \
             "0.843624, 0.847351, 0.853314, 0.864495, 0.889342, 0.934067, 1.028485", \
             "0.849268, 0.852995, 0.858959, 0.870140, 0.894987, 0.939711, 1.034129", \
             "0.858676, 0.862403, 0.868366, 0.879547, 0.904394, 0.949119, 1.043537", \
             "0.871036, 0.874763, 0.880726, 0.891907, 0.916754, 0.961478, 1.055897" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.032468, 0.041864, 0.054400, 0.076040, 0.124001, 0.213680, 0.409979", \
             "0.032357, 0.041737, 0.054471, 0.076008, 0.124037, 0.213617, 0.408472", \
             "0.032376, 0.041939, 0.054572, 0.076004, 0.124079, 0.213636, 0.409219", \
             "0.032413, 0.041822, 0.054363, 0.076986, 0.124004, 0.213528, 0.409066", \
             "0.032395, 0.041833, 0.054534, 0.076045, 0.123938, 0.213784, 0.410006", \
             "0.032437, 0.041900, 0.054514, 0.076894, 0.124083, 0.213513, 0.409375", \
             "0.032416, 0.042432, 0.055026, 0.077140, 0.124061, 0.213684, 0.409369" \
           );
         }
      }
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "(!EMA[2]) & (EMA[1]) & (!EMA[0])";
        sdf_cond : "EMA[2]== 1'b0 && EMA[1]== 1'b1 && EMA[0]== 1'b0";
         cell_rise(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.936141, 0.941989, 0.951346, 0.968891, 1.007879, 1.078057, 1.226211", \
             "0.936984, 0.942833, 0.952190, 0.969734, 1.008722, 1.078900, 1.227054", \
             "0.937925, 0.943773, 0.953131, 0.970675, 1.009663, 1.079841, 1.227995", \
             "0.939839, 0.945687, 0.955044, 0.972589, 1.011577, 1.081755, 1.229909", \
             "0.945484, 0.951332, 0.960689, 0.978234, 1.017221, 1.087400, 1.235554", \
             "0.954891, 0.960740, 0.970097, 0.987641, 1.026629, 1.096807, 1.244961", \
             "0.967251, 0.973099, 0.982456, 1.000001, 1.038989, 1.109167, 1.257321" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.026048, 0.038860, 0.058639, 0.096616, 0.184391, 0.345679, 0.692730", \
             "0.026037, 0.038885, 0.058638, 0.096484, 0.184370, 0.345604, 0.690745", \
             "0.026116, 0.038898, 0.058627, 0.096545, 0.184255, 0.345746, 0.691266", \
             "0.026177, 0.038839, 0.058584, 0.096527, 0.184103, 0.345819, 0.692760", \
             "0.026001, 0.038819, 0.058528, 0.096493, 0.184262, 0.346622, 0.691599", \
             "0.026091, 0.038860, 0.058651, 0.096538, 0.184582, 0.345925, 0.692636", \
             "0.026039, 0.038848, 0.058605, 0.096620, 0.184370, 0.346259, 0.693017" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.921277, 0.925004, 0.930967, 0.942148, 0.966995, 1.011719, 1.106138", \
             "0.922120, 0.925847, 0.931810, 0.942991, 0.967838, 1.012563, 1.106981", \
             "0.923061, 0.926788, 0.932751, 0.943932, 0.968779, 1.013504, 1.107922", \
             "0.924975, 0.928702, 0.934665, 0.945846, 0.970693, 1.015417, 1.109836", \
             "0.930619, 0.934346, 0.940310, 0.951491, 0.976338, 1.021062, 1.115480", \
             "0.940027, 0.943754, 0.949717, 0.960898, 0.985745, 1.030470, 1.124888", \
             "0.952387, 0.956114, 0.962077, 0.973258, 0.998105, 1.042829, 1.137248" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.032468, 0.041864, 0.054400, 0.076040, 0.124001, 0.213680, 0.409979", \
             "0.032357, 0.041737, 0.054471, 0.076008, 0.124037, 0.213617, 0.408472", \
             "0.032376, 0.041939, 0.054572, 0.076004, 0.124079, 0.213636, 0.409219", \
             "0.032413, 0.041822, 0.054363, 0.076986, 0.124004, 0.213528, 0.409066", \
             "0.032395, 0.041833, 0.054534, 0.076045, 0.123938, 0.213784, 0.410006", \
             "0.032437, 0.041900, 0.054514, 0.076894, 0.124083, 0.213513, 0.409375", \
             "0.032416, 0.042432, 0.055026, 0.077140, 0.124061, 0.213684, 0.409369" \
           );
         }
      }
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "(!EMA[2]) & (EMA[1]) & (EMA[0])";
        sdf_cond : "EMA[2]== 1'b0 && EMA[1]== 1'b1 && EMA[0]== 1'b1";
         cell_rise(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.961925, 0.967773, 0.977130, 0.994675, 1.033663, 1.103841, 1.251995", \
             "0.962768, 0.968617, 0.977974, 0.995518, 1.034506, 1.104684, 1.252838", \
             "0.963709, 0.969557, 0.978914, 0.996459, 1.035447, 1.105625, 1.253779", \
             "0.965623, 0.971471, 0.980828, 0.998373, 1.037361, 1.107539, 1.255693", \
             "0.971268, 0.977116, 0.986473, 1.004017, 1.043005, 1.113184, 1.261338", \
             "0.980675, 0.986523, 0.995880, 1.013425, 1.052413, 1.122591, 1.270745", \
             "0.993035, 0.998883, 1.008240, 1.025785, 1.064773, 1.134951, 1.283105" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.026048, 0.038860, 0.058639, 0.096616, 0.184391, 0.345679, 0.692730", \
             "0.026037, 0.038885, 0.058638, 0.096484, 0.184370, 0.345604, 0.690745", \
             "0.026116, 0.038898, 0.058627, 0.096545, 0.184255, 0.345746, 0.691266", \
             "0.026177, 0.038839, 0.058584, 0.096527, 0.184103, 0.345819, 0.692760", \
             "0.026001, 0.038819, 0.058528, 0.096493, 0.184262, 0.346622, 0.691599", \
             "0.026091, 0.038860, 0.058651, 0.096538, 0.184582, 0.345925, 0.692636", \
             "0.026039, 0.038848, 0.058605, 0.096620, 0.184370, 0.346259, 0.693017" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.947060, 0.950787, 0.956751, 0.967932, 0.992779, 1.037503, 1.131921", \
             "0.947904, 0.951631, 0.957594, 0.968775, 0.993622, 1.038347, 1.132765", \
             "0.948845, 0.952572, 0.958535, 0.969716, 0.994563, 1.039287, 1.133706", \
             "0.950759, 0.954486, 0.960449, 0.971630, 0.996477, 1.041201, 1.135620", \
             "0.956403, 0.960130, 0.966093, 0.977275, 1.002121, 1.046846, 1.141264", \
             "0.965811, 0.969538, 0.975501, 0.986682, 1.011529, 1.056253, 1.150672", \
             "0.978170, 0.981897, 0.987861, 0.999042, 1.023889, 1.068613, 1.163031" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.032468, 0.041864, 0.054400, 0.076040, 0.124001, 0.213680, 0.409979", \
             "0.032357, 0.041737, 0.054471, 0.076008, 0.124037, 0.213617, 0.408472", \
             "0.032376, 0.041939, 0.054572, 0.076004, 0.124079, 0.213636, 0.409219", \
             "0.032413, 0.041822, 0.054363, 0.076986, 0.124004, 0.213528, 0.409066", \
             "0.032395, 0.041833, 0.054534, 0.076045, 0.123938, 0.213784, 0.410006", \
             "0.032437, 0.041900, 0.054514, 0.076894, 0.124083, 0.213513, 0.409375", \
             "0.032416, 0.042432, 0.055026, 0.077140, 0.124061, 0.213684, 0.409369" \
           );
         }
      }
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "(EMA[2]) & (!EMA[1]) & (!EMA[0])";
        sdf_cond : "EMA[2]== 1'b1 && EMA[1]== 1'b0 && EMA[0]== 1'b0";
         cell_rise(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.026048, 0.038860, 0.058639, 0.096616, 0.184391, 0.345679, 0.692730", \
             "0.026037, 0.038885, 0.058638, 0.096484, 0.184370, 0.345604, 0.690745", \
             "0.026116, 0.038898, 0.058627, 0.096545, 0.184255, 0.345746, 0.691266", \
             "0.026177, 0.038839, 0.058584, 0.096527, 0.184103, 0.345819, 0.692760", \
             "0.026001, 0.038819, 0.058528, 0.096493, 0.184262, 0.346622, 0.691599", \
             "0.026091, 0.038860, 0.058651, 0.096538, 0.184582, 0.345925, 0.692636", \
             "0.026039, 0.038848, 0.058605, 0.096620, 0.184370, 0.346259, 0.693017" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.032468, 0.041864, 0.054400, 0.076040, 0.124001, 0.213680, 0.409979", \
             "0.032357, 0.041737, 0.054471, 0.076008, 0.124037, 0.213617, 0.408472", \
             "0.032376, 0.041939, 0.054572, 0.076004, 0.124079, 0.213636, 0.409219", \
             "0.032413, 0.041822, 0.054363, 0.076986, 0.124004, 0.213528, 0.409066", \
             "0.032395, 0.041833, 0.054534, 0.076045, 0.123938, 0.213784, 0.410006", \
             "0.032437, 0.041900, 0.054514, 0.076894, 0.124083, 0.213513, 0.409375", \
             "0.032416, 0.042432, 0.055026, 0.077140, 0.124061, 0.213684, 0.409369" \
           );
         }
      }
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "(EMA[2]) & (!EMA[1]) & (EMA[0])";
        sdf_cond : "EMA[2]== 1'b1 && EMA[1]== 1'b0 && EMA[0]== 1'b1";
         cell_rise(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.026048, 0.038860, 0.058639, 0.096616, 0.184391, 0.345679, 0.692730", \
             "0.026037, 0.038885, 0.058638, 0.096484, 0.184370, 0.345604, 0.690745", \
             "0.026116, 0.038898, 0.058627, 0.096545, 0.184255, 0.345746, 0.691266", \
             "0.026177, 0.038839, 0.058584, 0.096527, 0.184103, 0.345819, 0.692760", \
             "0.026001, 0.038819, 0.058528, 0.096493, 0.184262, 0.346622, 0.691599", \
             "0.026091, 0.038860, 0.058651, 0.096538, 0.184582, 0.345925, 0.692636", \
             "0.026039, 0.038848, 0.058605, 0.096620, 0.184370, 0.346259, 0.693017" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.032468, 0.041864, 0.054400, 0.076040, 0.124001, 0.213680, 0.409979", \
             "0.032357, 0.041737, 0.054471, 0.076008, 0.124037, 0.213617, 0.408472", \
             "0.032376, 0.041939, 0.054572, 0.076004, 0.124079, 0.213636, 0.409219", \
             "0.032413, 0.041822, 0.054363, 0.076986, 0.124004, 0.213528, 0.409066", \
             "0.032395, 0.041833, 0.054534, 0.076045, 0.123938, 0.213784, 0.410006", \
             "0.032437, 0.041900, 0.054514, 0.076894, 0.124083, 0.213513, 0.409375", \
             "0.032416, 0.042432, 0.055026, 0.077140, 0.124061, 0.213684, 0.409369" \
           );
         }
      }
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "(EMA[2]) & (EMA[1]) & (!EMA[0])";
        sdf_cond : "EMA[2]== 1'b1 && EMA[1]== 1'b1 && EMA[0]== 1'b0";
         cell_rise(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.026048, 0.038860, 0.058639, 0.096616, 0.184391, 0.345679, 0.692730", \
             "0.026037, 0.038885, 0.058638, 0.096484, 0.184370, 0.345604, 0.690745", \
             "0.026116, 0.038898, 0.058627, 0.096545, 0.184255, 0.345746, 0.691266", \
             "0.026177, 0.038839, 0.058584, 0.096527, 0.184103, 0.345819, 0.692760", \
             "0.026001, 0.038819, 0.058528, 0.096493, 0.184262, 0.346622, 0.691599", \
             "0.026091, 0.038860, 0.058651, 0.096538, 0.184582, 0.345925, 0.692636", \
             "0.026039, 0.038848, 0.058605, 0.096620, 0.184370, 0.346259, 0.693017" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.032468, 0.041864, 0.054400, 0.076040, 0.124001, 0.213680, 0.409979", \
             "0.032357, 0.041737, 0.054471, 0.076008, 0.124037, 0.213617, 0.408472", \
             "0.032376, 0.041939, 0.054572, 0.076004, 0.124079, 0.213636, 0.409219", \
             "0.032413, 0.041822, 0.054363, 0.076986, 0.124004, 0.213528, 0.409066", \
             "0.032395, 0.041833, 0.054534, 0.076045, 0.123938, 0.213784, 0.410006", \
             "0.032437, 0.041900, 0.054514, 0.076894, 0.124083, 0.213513, 0.409375", \
             "0.032416, 0.042432, 0.055026, 0.077140, 0.124061, 0.213684, 0.409369" \
           );
         }
      }
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "(EMA[2]) & (EMA[1]) & (EMA[0])";
        sdf_cond : "EMA[2]== 1'b1 && EMA[1]== 1'b1 && EMA[0]== 1'b1";
         cell_rise(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.026048, 0.038860, 0.058639, 0.096616, 0.184391, 0.345679, 0.692730", \
             "0.026037, 0.038885, 0.058638, 0.096484, 0.184370, 0.345604, 0.690745", \
             "0.026116, 0.038898, 0.058627, 0.096545, 0.184255, 0.345746, 0.691266", \
             "0.026177, 0.038839, 0.058584, 0.096527, 0.184103, 0.345819, 0.692760", \
             "0.026001, 0.038819, 0.058528, 0.096493, 0.184262, 0.346622, 0.691599", \
             "0.026091, 0.038860, 0.058651, 0.096538, 0.184582, 0.345925, 0.692636", \
             "0.026039, 0.038848, 0.058605, 0.096620, 0.184370, 0.346259, 0.693017" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.032468, 0.041864, 0.054400, 0.076040, 0.124001, 0.213680, 0.409979", \
             "0.032357, 0.041737, 0.054471, 0.076008, 0.124037, 0.213617, 0.408472", \
             "0.032376, 0.041939, 0.054572, 0.076004, 0.124079, 0.213636, 0.409219", \
             "0.032413, 0.041822, 0.054363, 0.076986, 0.124004, 0.213528, 0.409066", \
             "0.032395, 0.041833, 0.054534, 0.076045, 0.123938, 0.213784, 0.410006", \
             "0.032437, 0.041900, 0.054514, 0.076894, 0.124083, 0.213513, 0.409375", \
             "0.032416, 0.042432, 0.055026, 0.077140, 0.124061, 0.213684, 0.409369" \
           );
         }
      }
      timing() {
        related_pin : "RETN";
        timing_type  : clear;
        timing_sense : positive_unate;
          cell_fall(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
            index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
            index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
            values ( \
              "0.523632, 0.530537, 0.541586, 0.562301, 0.608337, 0.691200, 0.866133", \
              "0.526198, 0.533103, 0.544152, 0.564868, 0.610903, 0.693766, 0.868700", \
              "0.529060, 0.535966, 0.547014, 0.567730, 0.613765, 0.696628, 0.871562", \
              "0.534884, 0.541789, 0.552837, 0.573553, 0.619588, 0.702452, 0.877385", \
              "0.552058, 0.558963, 0.570011, 0.590727, 0.636762, 0.719625, 0.894559", \
              "0.580681, 0.587586, 0.598634, 0.619350, 0.665385, 0.748248, 0.923182", \
              "0.618285, 0.625191, 0.636239, 0.656955, 0.702990, 0.785853, 0.960787" \
            );
          }
          fall_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
            index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
            index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
            values ( \
              "0.057711, 0.066388, 0.078667, 0.098929, 0.140863, 0.220918, 0.396902", \
              "0.057752, 0.066477, 0.078488, 0.098775, 0.141456, 0.219867, 0.396691", \
              "0.057699, 0.066324, 0.078709, 0.098828, 0.141284, 0.221302, 0.396486", \
              "0.057749, 0.066585, 0.078717, 0.098709, 0.140912, 0.220117, 0.398232", \
              "0.057698, 0.066521, 0.078538, 0.098779, 0.140725, 0.220765, 0.396237", \
              "0.057846, 0.066468, 0.078524, 0.098973, 0.141266, 0.220107, 0.396648", \
              "0.057569, 0.066566, 0.078623, 0.098884, 0.141055, 0.219701, 0.396657" \
            );
          }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_load) {
          index_1 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
          values ("0.032979, 0.050780, 0.079262, 0.132665, 0.251340, 0.464954, 0.915916");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_load) {
          index_1 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
          values ("0.070904, 0.070904, 0.070904, 0.070904, 0.070904, 0.070904, 0.070904");
        }
      }
    }
    pin(PENY) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : output;
      max_capacitance : 0.250000;
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.274158, 0.282345, 0.294041, 0.317434, 0.351354, 0.432059, 0.560719", \
             "0.275001, 0.283189, 0.294885, 0.318278, 0.352197, 0.432902, 0.561562", \
             "0.275942, 0.284129, 0.295826, 0.319218, 0.353138, 0.433843, 0.562503", \
             "0.277856, 0.286043, 0.297740, 0.321132, 0.355052, 0.435757, 0.564417", \
             "0.283500, 0.291688, 0.303384, 0.326777, 0.360696, 0.441401, 0.570061", \
             "0.292908, 0.301095, 0.312792, 0.336184, 0.370104, 0.450809, 0.579469", \
             "0.305268, 0.313455, 0.325151, 0.348544, 0.382464, 0.463169, 0.591829" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.035925, 0.053642, 0.079908, 0.133006, 0.211171, 0.396074, 0.693904", \
             "0.035959, 0.053789, 0.079849, 0.132804, 0.211056, 0.396456, 0.694043", \
             "0.035966, 0.053689, 0.079746, 0.133144, 0.210780, 0.396282, 0.694318", \
             "0.035921, 0.053785, 0.079734, 0.133005, 0.211202, 0.396247, 0.693583", \
             "0.035890, 0.053708, 0.079594, 0.132849, 0.210738, 0.396144, 0.694202", \
             "0.035812, 0.053514, 0.079653, 0.132969, 0.210537, 0.396016, 0.694124", \
             "0.035825, 0.053559, 0.079704, 0.132695, 0.210966, 0.395994, 0.693913" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.313810, 0.319028, 0.326482, 0.341390, 0.363007, 0.414440, 0.496435", \
             "0.314654, 0.319872, 0.327326, 0.342234, 0.363851, 0.415284, 0.497279", \
             "0.315594, 0.320812, 0.328266, 0.343175, 0.364791, 0.416224, 0.498219", \
             "0.317508, 0.322726, 0.330180, 0.345089, 0.366705, 0.418138, 0.500133", \
             "0.323153, 0.328371, 0.335825, 0.350733, 0.372350, 0.423783, 0.505778", \
             "0.332561, 0.337778, 0.345233, 0.360141, 0.381757, 0.433191, 0.515185", \
             "0.344920, 0.350138, 0.357592, 0.372500, 0.394117, 0.445550, 0.527545" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.026181, 0.036514, 0.051643, 0.082799, 0.128484, 0.238774, 0.415362", \
             "0.026118, 0.036541, 0.051644, 0.082786, 0.128577, 0.238695, 0.415545", \
             "0.026165, 0.036490, 0.051639, 0.082727, 0.128442, 0.238746, 0.415156", \
             "0.026183, 0.036579, 0.051573, 0.082700, 0.128511, 0.238704, 0.415676", \
             "0.026204, 0.036571, 0.051668, 0.082682, 0.128551, 0.238582, 0.415199", \
             "0.026132, 0.036515, 0.051729, 0.082657, 0.128614, 0.238760, 0.414880", \
             "0.026231, 0.036521, 0.051763, 0.082671, 0.128469, 0.238842, 0.414793" \
           );
         }
      }
    }
    pin(CLK) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.034805;
      clock : true;
      max_transition : 1.000;
      min_pulse_width_high : 0.068;
      min_pulse_width_low : 0.066;
      min_period : 1.152;
      minimum_period() {
        constraint : 0.992;
        when : "(!EMA[2]) & (!EMA[1]) & (!EMA[0])";
        sdf_cond : "EMA2eq0andEMA1eq0andEMA0eq0";
      }
      minimum_period() {
        constraint : 1.045;
        when : "(!EMA[2]) & (!EMA[1]) & (EMA[0])";
        sdf_cond : "EMA2eq0andEMA1eq0andEMA0eq1";
      }
      minimum_period() {
        constraint : 1.126;
        when : "(!EMA[2]) & (EMA[1]) & (!EMA[0])";
        sdf_cond : "EMA2eq0andEMA1eq1andEMA0eq0";
      }
      minimum_period() {
        constraint : 1.152;
        when : "(!EMA[2]) & (EMA[1]) & (EMA[0])";
        sdf_cond : "EMA2eq0andEMA1eq1andEMA0eq1";
      }
      minimum_period() {
        constraint : 999.000;
        when : "(EMA[2]) & (!EMA[1]) & (!EMA[0])";
        sdf_cond : "EMA2eq1andEMA1eq0andEMA0eq0";
      }
      minimum_period() {
        constraint : 999.001;
        when : "(EMA[2]) & (!EMA[1]) & (EMA[0])";
        sdf_cond : "EMA2eq1andEMA1eq0andEMA0eq1";
      }
      minimum_period() {
        constraint : 999.002;
        when : "(EMA[2]) & (EMA[1]) & (!EMA[0])";
        sdf_cond : "EMA2eq1andEMA1eq1andEMA0eq0";
      }
      minimum_period() {
        constraint : 999.003;
        when : "(EMA[2]) & (EMA[1]) & (EMA[0])";
        sdf_cond : "EMA2eq1andEMA1eq1andEMA0eq1";
      }

      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  !GWEN ) + (!TCEN & !TEN & !TGWEN )) \
                  & (!EMA[2]) & (!EMA[1]) & (!EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("15.560033, 15.560033, 15.560033, 15.560033, 15.560033, 15.560033, 15.560033");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.103774, 0.103774, 0.103774, 0.103774, 0.103774, 0.103774, 0.103774");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  !GWEN ) + (!TCEN & !TEN & !TGWEN )) \
                  & (!EMA[2]) & (!EMA[1]) & (EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("16.115396, 16.115396, 16.115396, 16.115396, 16.115396, 16.115396, 16.115396");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.103774, 0.103774, 0.103774, 0.103774, 0.103774, 0.103774, 0.103774");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  !GWEN ) + (!TCEN & !TEN & !TGWEN )) \
                  & (!EMA[2]) & (EMA[1]) & (!EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("16.767783, 16.767783, 16.767783, 16.767783, 16.767783, 16.767783, 16.767783");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.103774, 0.103774, 0.103774, 0.103774, 0.103774, 0.103774, 0.103774");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  !GWEN ) + (!TCEN & !TEN & !TGWEN )) \
                  & (!EMA[2]) & (EMA[1]) & (EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("16.784984, 16.784984, 16.784984, 16.784984, 16.784984, 16.784984, 16.784984");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.103774, 0.103774, 0.103774, 0.103774, 0.103774, 0.103774, 0.103774");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  !GWEN ) + (!TCEN & !TEN & !TGWEN )) \
                  & (EMA[2]) & (!EMA[1]) & (!EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("17.290606, 17.290606, 17.290606, 17.290606, 17.290606, 17.290606, 17.290606");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.103398, 0.103398, 0.103398, 0.103398, 0.103398, 0.103398, 0.103398");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  !GWEN ) + (!TCEN & !TEN & !TGWEN )) \
                  & (EMA[2]) & (!EMA[1]) & (EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("17.362807, 17.362807, 17.362807, 17.362807, 17.362807, 17.362807, 17.362807");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.103452, 0.103452, 0.103452, 0.103452, 0.103452, 0.103452, 0.103452");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  !GWEN ) + (!TCEN & !TEN & !TGWEN )) \
                  & (EMA[2]) & (EMA[1]) & (!EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("17.346560, 17.346560, 17.346560, 17.346560, 17.346560, 17.346560, 17.346560");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.103451, 0.103451, 0.103451, 0.103451, 0.103451, 0.103451, 0.103451");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  !GWEN ) + (!TCEN & !TEN & !TGWEN )) \
                  & (EMA[2]) & (EMA[1]) & (EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("17.368060, 17.368060, 17.368060, 17.368060, 17.368060, 17.368060, 17.368060");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.103821, 0.103821, 0.103821, 0.103821, 0.103821, 0.103821, 0.103821");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  GWEN ) + (!TCEN & !TEN & TGWEN )) \
                   & (!EMA[2]) & (!EMA[1]) & (!EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("20.983830, 20.983830, 20.983830, 20.983830, 20.983830, 20.983830, 20.983830");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.103668, 0.103668, 0.103668, 0.103668, 0.103668, 0.103668, 0.103668");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  GWEN ) + (!TCEN & !TEN & TGWEN )) \
                   & (!EMA[2]) & (!EMA[1]) & (EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("22.089720, 22.089720, 22.089720, 22.089720, 22.089720, 22.089720, 22.089720");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.103668, 0.103668, 0.103668, 0.103668, 0.103668, 0.103668, 0.103668");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  GWEN ) + (!TCEN & !TEN & TGWEN )) \
                   & (!EMA[2]) & (EMA[1]) & (!EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("22.695520, 22.695520, 22.695520, 22.695520, 22.695520, 22.695520, 22.695520");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.103668, 0.103668, 0.103668, 0.103668, 0.103668, 0.103668, 0.103668");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  GWEN ) + (!TCEN & !TEN & TGWEN )) \
                   & (!EMA[2]) & (EMA[1]) & (EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("23.166773, 23.166773, 23.166773, 23.166773, 23.166773, 23.166773, 23.166773");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.103668, 0.103668, 0.103668, 0.103668, 0.103668, 0.103668, 0.103668");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  GWEN ) + (!TCEN & !TEN & TGWEN )) \
                   & (EMA[2]) & (!EMA[1]) & (!EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("23.518732, 23.518732, 23.518732, 23.518732, 23.518732, 23.518732, 23.518732");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.103334, 0.103334, 0.103334, 0.103334, 0.103334, 0.103334, 0.103334");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  GWEN ) + (!TCEN & !TEN & TGWEN )) \
                   & (EMA[2]) & (!EMA[1]) & (EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("23.837554, 23.837554, 23.837554, 23.837554, 23.837554, 23.837554, 23.837554");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.103386, 0.103386, 0.103386, 0.103386, 0.103386, 0.103386, 0.103386");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  GWEN ) + (!TCEN & !TEN & TGWEN )) \
                   & (EMA[2]) & (EMA[1]) & (!EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("23.848199, 23.848199, 23.848199, 23.848199, 23.848199, 23.848199, 23.848199");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.103466, 0.103466, 0.103466, 0.103466, 0.103466, 0.103466, 0.103466");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  GWEN ) + (!TCEN & !TEN & TGWEN )) \
                   & (EMA[2]) & (EMA[1]) & (EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("23.802490, 23.802490, 23.802490, 23.802490, 23.802490, 23.802490, 23.802490");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.103506, 0.103506, 0.103506, 0.103506, 0.103506, 0.103506, 0.103506");
        }
      }
      internal_power() {
        /* CLK de-select power table  */
        related_pg_pin : "VDDPE";
        when : "RETN & ((CEN & TEN) + (TCEN & !TEN))";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.017933, 0.017933, 0.017933, 0.017933, 0.017933, 0.017933, 0.017933");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.083576, 0.083576, 0.083576, 0.083576, 0.083576, 0.083576, 0.083576");
        }
      }
    }
    pin(CEN) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.003948;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.118049, 0.119293, 0.120681, 0.123505, 0.131833, 0.145712, 0.163947", \
          "0.119239, 0.120502, 0.121910, 0.124776, 0.133226, 0.147311, 0.165815", \
          "0.120566, 0.121849, 0.123281, 0.126193, 0.134780, 0.149093, 0.167898", \
          "0.123266, 0.124591, 0.126069, 0.129076, 0.137943, 0.152721, 0.172136", \
          "0.131230, 0.132678, 0.134293, 0.137578, 0.147268, 0.163418, 0.184635", \
          "0.144502, 0.146155, 0.147999, 0.151749, 0.162811, 0.181247, 0.205468", \
          "0.161939, 0.163861, 0.166005, 0.170367, 0.183231, 0.204670, 0.232837" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.120173, 0.121977, 0.123990, 0.128084, 0.140160, 0.160286, 0.186727", \
          "0.121363, 0.123186, 0.125219, 0.129355, 0.141554, 0.161885, 0.188595", \
          "0.122690, 0.124533, 0.126589, 0.130772, 0.143108, 0.163667, 0.190678", \
          "0.125390, 0.127275, 0.129378, 0.133655, 0.146270, 0.167295, 0.194917", \
          "0.133354, 0.135362, 0.137601, 0.142158, 0.155596, 0.177992, 0.207416", \
          "0.146626, 0.148839, 0.151307, 0.156329, 0.171138, 0.195821, 0.228248", \
          "0.164063, 0.166545, 0.169314, 0.174946, 0.191558, 0.219244, 0.255618" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.095197, 0.093392, 0.091380, 0.087285, 0.075209, 0.055083, 0.028642", \
          "0.096040, 0.094236, 0.092223, 0.088128, 0.076053, 0.055927, 0.029485", \
          "0.096981, 0.095176, 0.093164, 0.089069, 0.076994, 0.056868, 0.030426", \
          "0.098895, 0.097090, 0.095078, 0.090983, 0.078908, 0.058782, 0.032340", \
          "0.104539, 0.102735, 0.100722, 0.096628, 0.084552, 0.064426, 0.037985", \
          "0.113947, 0.112143, 0.110130, 0.106035, 0.093960, 0.073834, 0.047392", \
          "0.126307, 0.124502, 0.122490, 0.118395, 0.106319, 0.086193, 0.059752" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.097320, 0.096076, 0.094688, 0.091864, 0.083537, 0.069657, 0.051423", \
          "0.098164, 0.096920, 0.095532, 0.092708, 0.084380, 0.070501, 0.052266", \
          "0.099105, 0.097860, 0.096472, 0.093649, 0.085321, 0.071442, 0.053207", \
          "0.101019, 0.099774, 0.098386, 0.095563, 0.087235, 0.073356, 0.055121", \
          "0.106663, 0.105419, 0.104031, 0.101207, 0.092880, 0.079000, 0.060765", \
          "0.116071, 0.114826, 0.113438, 0.110615, 0.102287, 0.088408, 0.070173", \
          "0.128430, 0.127186, 0.125798, 0.122974, 0.114647, 0.100767, 0.082533" \
        );
        }
      }
      /* RETN(R) to CEN(F) HD */
      timing() {
        related_pin : RETN;
        timing_type : non_seq_hold_rising;
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.275512, 0.277329, 0.279356, 0.283479, 0.295640, 0.315908, 0.342536", \
          "0.275512, 0.277329, 0.279356, 0.283479, 0.295640, 0.315908, 0.342536", \
          "0.275512, 0.277329, 0.279356, 0.283479, 0.295640, 0.315908, 0.342536", \
          "0.275512, 0.277329, 0.279356, 0.283479, 0.295640, 0.315908, 0.342536", \
          "0.275512, 0.277329, 0.279356, 0.283479, 0.295640, 0.315908, 0.342536", \
          "0.275512, 0.277329, 0.279356, 0.283479, 0.295640, 0.315908, 0.342536", \
          "0.275512, 0.277329, 0.279356, 0.283479, 0.295640, 0.315908, 0.342536" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & TEN";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.038351, 0.038491, 0.038646, 0.038963, 0.039897, 0.041455, 0.043501");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.029560, 0.029787, 0.030040, 0.030555, 0.032074, 0.034605, 0.037930");
        }
      }
    }
    bus(WEN) {
      bus_type : sram_512w_32b_120mhz_wwm_WRITE;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.028159;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.127690, 0.129085, 0.130641, 0.133806, 0.143141, 0.158699, 0.179140", \
          "0.126846, 0.128241, 0.129797, 0.132962, 0.142298, 0.157856, 0.178297", \
          "0.125906, 0.127300, 0.128856, 0.132022, 0.141357, 0.156915, 0.177356", \
          "0.123992, 0.125387, 0.126942, 0.130108, 0.139443, 0.155001, 0.175442", \
          "0.118347, 0.119742, 0.121298, 0.124463, 0.133798, 0.149357, 0.169797", \
          "0.108939, 0.110334, 0.111890, 0.115056, 0.124391, 0.139949, 0.160390", \
          "0.096580, 0.097975, 0.099531, 0.102696, 0.112031, 0.127590, 0.148030" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.025328, 0.029292, 0.033713, 0.042707, 0.069233, 0.113444, 0.171527", \
          "0.024484, 0.028448, 0.032869, 0.041864, 0.068390, 0.112600, 0.170684", \
          "0.023544, 0.027507, 0.031928, 0.040923, 0.067449, 0.111660, 0.169743", \
          "0.021630, 0.025593, 0.030014, 0.039009, 0.065535, 0.109746, 0.167829", \
          "0.015985, 0.019949, 0.024370, 0.033364, 0.059891, 0.104101, 0.162185", \
          "0.006577, 0.010541, 0.014962, 0.023957, 0.050483, 0.094694, 0.152777", \
          "0.000000, 0.000000, 0.002603, 0.011597, 0.038123, 0.082334, 0.140417" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.046741, 0.045346, 0.043790, 0.040625, 0.031289, 0.015731, 0.000000", \
          "0.048262, 0.046849, 0.045272, 0.042065, 0.032607, 0.016844, 0.000000", \
          "0.049959, 0.048525, 0.046926, 0.043672, 0.034077, 0.018085, 0.000000", \
          "0.053411, 0.051935, 0.050289, 0.046941, 0.037067, 0.020610, 0.000000", \
          "0.063591, 0.061993, 0.060210, 0.056583, 0.045885, 0.028056, 0.004633", \
          "0.080559, 0.078755, 0.076744, 0.072652, 0.060583, 0.040468, 0.014041", \
          "0.102851, 0.100778, 0.098466, 0.093763, 0.079892, 0.056773, 0.026400" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.141872, 0.137909, 0.133487, 0.124493, 0.097967, 0.053756, 0.000000", \
          "0.143393, 0.139411, 0.134970, 0.125934, 0.099284, 0.054869, 0.000000", \
          "0.145090, 0.141088, 0.136623, 0.127540, 0.100754, 0.056110, 0.000000", \
          "0.148542, 0.144498, 0.139987, 0.130810, 0.103744, 0.058635, 0.000000", \
          "0.158723, 0.154556, 0.149907, 0.140451, 0.112562, 0.066082, 0.005015", \
          "0.175690, 0.171318, 0.166441, 0.156520, 0.127260, 0.078493, 0.014423", \
          "0.197982, 0.193341, 0.188164, 0.177631, 0.146569, 0.094798, 0.026783" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & TEN";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("1.052722, 1.052933, 1.053169, 1.053649, 1.055065, 1.057425, 1.060525");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("1.099301, 1.099293, 1.099284, 1.099265, 1.099211, 1.099121, 1.099002");
        }
      }
    }
    bus(A) {
      bus_type : sram_512w_32b_120mhz_wwm_ADDRESS;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.004726;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.227456, 0.229503, 0.231787, 0.236433, 0.250136, 0.272973, 0.302977", \
          "0.226613, 0.228660, 0.230944, 0.235590, 0.249293, 0.272130, 0.302134", \
          "0.225672, 0.227719, 0.230003, 0.234649, 0.248352, 0.271189, 0.301193", \
          "0.223758, 0.225805, 0.228089, 0.232735, 0.246438, 0.269275, 0.299279", \
          "0.218113, 0.220161, 0.222445, 0.227091, 0.240793, 0.263631, 0.293635", \
          "0.208706, 0.210753, 0.213037, 0.217683, 0.231386, 0.254223, 0.284227", \
          "0.196346, 0.198394, 0.200677, 0.205324, 0.219026, 0.241864, 0.271867" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.235361, 0.238979, 0.243014, 0.251224, 0.275436, 0.315790, 0.368806", \
          "0.234518, 0.238136, 0.242171, 0.250381, 0.274593, 0.314946, 0.367963", \
          "0.233577, 0.237195, 0.241230, 0.249440, 0.273652, 0.314006, 0.367022", \
          "0.231663, 0.235281, 0.239316, 0.247526, 0.271738, 0.312092, 0.365108", \
          "0.226018, 0.229636, 0.233672, 0.241881, 0.266094, 0.306447, 0.359463", \
          "0.216611, 0.220229, 0.224264, 0.232474, 0.256686, 0.297039, 0.350056", \
          "0.204251, 0.207869, 0.211904, 0.220114, 0.244326, 0.284680, 0.337696" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.051209, 0.049161, 0.046877, 0.042231, 0.028529, 0.005691, 0.000000", \
          "0.052730, 0.050682, 0.048399, 0.043752, 0.030050, 0.007212, 0.000678", \
          "0.054427, 0.052379, 0.050095, 0.045449, 0.031747, 0.008909, 0.001434", \
          "0.057879, 0.055831, 0.053547, 0.048901, 0.035199, 0.012361, 0.002972", \
          "0.068059, 0.066012, 0.063728, 0.059082, 0.045379, 0.022542, 0.007508", \
          "0.085027, 0.082979, 0.080696, 0.076049, 0.062347, 0.039509, 0.015068", \
          "0.107319, 0.105271, 0.102987, 0.098341, 0.084639, 0.061801, 0.031797" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.092642, 0.089024, 0.084989, 0.076779, 0.052567, 0.012214, 0.000000", \
          "0.094164, 0.090546, 0.086510, 0.078300, 0.054088, 0.013735, 0.000678", \
          "0.095860, 0.092242, 0.088207, 0.079997, 0.055785, 0.015432, 0.001434", \
          "0.099312, 0.095694, 0.091659, 0.083449, 0.059237, 0.018884, 0.002972", \
          "0.109493, 0.105875, 0.101840, 0.093630, 0.069418, 0.029064, 0.007508", \
          "0.126460, 0.122843, 0.118807, 0.110597, 0.086385, 0.046032, 0.015068", \
          "0.148752, 0.145134, 0.141099, 0.132889, 0.108677, 0.068324, 0.025000" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & TEN";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.382118, 0.382586, 0.383109, 0.384171, 0.387304, 0.392526, 0.399386");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.394540, 0.394897, 0.395295, 0.396105, 0.398495, 0.402478, 0.407710");
        }
      }
    }
    bus(D) {
      bus_type : sram_512w_32b_120mhz_wwm_DATA;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      memory_write() {
        address : A;
        clocked_on : "CLK";
      }
      direction : input;
      capacitance : 0.002403;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.144836, 0.146397, 0.148138, 0.151681, 0.162130, 0.179545, 0.202424", \
          "0.143992, 0.145554, 0.147295, 0.150838, 0.161287, 0.178701, 0.201580", \
          "0.143051, 0.144613, 0.146354, 0.149897, 0.160346, 0.177760, 0.200639", \
          "0.141138, 0.142699, 0.144440, 0.147983, 0.158432, 0.175846, 0.198725", \
          "0.135493, 0.137054, 0.138796, 0.142339, 0.152787, 0.170202, 0.193081", \
          "0.126085, 0.127647, 0.129388, 0.132931, 0.143380, 0.160794, 0.183673", \
          "0.113726, 0.115287, 0.117028, 0.120571, 0.131020, 0.148435, 0.171314" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.072645, 0.076517, 0.080837, 0.089625, 0.115542, 0.158738, 0.215488", \
          "0.071801, 0.075674, 0.079993, 0.088781, 0.114699, 0.157894, 0.214644", \
          "0.070860, 0.074733, 0.079053, 0.087841, 0.113758, 0.156953, 0.213703", \
          "0.068946, 0.072819, 0.077139, 0.085927, 0.111844, 0.155039, 0.211789", \
          "0.063302, 0.067175, 0.071494, 0.080282, 0.106199, 0.149395, 0.206145", \
          "0.053894, 0.057767, 0.062086, 0.070875, 0.096792, 0.139987, 0.196737", \
          "0.041535, 0.045407, 0.049727, 0.058515, 0.084432, 0.127628, 0.184378" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.021732, 0.020171, 0.018429, 0.014886, 0.004437, 0.000000, 0.000000", \
          "0.023253, 0.021673, 0.019911, 0.016327, 0.005755, 0.000269, 0.000000", \
          "0.024950, 0.023350, 0.021565, 0.017934, 0.007225, 0.000570, 0.000000", \
          "0.028402, 0.026760, 0.024929, 0.021203, 0.010215, 0.001181, 0.000000", \
          "0.038582, 0.036818, 0.034849, 0.030844, 0.019033, 0.002983, 0.000000", \
          "0.055550, 0.053580, 0.051383, 0.046913, 0.033731, 0.011760, 0.000000", \
          "0.077842, 0.075603, 0.073105, 0.068024, 0.053040, 0.028065, 0.000000" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.075316, 0.071444, 0.067124, 0.058336, 0.032419, 0.000000, 0.000000", \
          "0.076838, 0.072947, 0.068607, 0.059777, 0.033736, 0.000269, 0.000000", \
          "0.078534, 0.074623, 0.070260, 0.061384, 0.035206, 0.000570, 0.000000", \
          "0.081986, 0.078033, 0.073624, 0.064653, 0.038196, 0.001181, 0.000000", \
          "0.092167, 0.088091, 0.083544, 0.074294, 0.047015, 0.002983, 0.000000", \
          "0.109135, 0.104853, 0.100078, 0.090363, 0.061712, 0.013960, 0.000000", \
          "0.131426, 0.126876, 0.121800, 0.111474, 0.081021, 0.030265, 0.000000" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & TEN & (! \
                (GWEN) \
                   )";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.162281, 0.162293, 0.162307, 0.162335, 0.162418, 0.162555, 0.162736");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.153688, 0.153666, 0.153641, 0.153591, 0.153444, 0.153200, 0.152878");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & TEN & ( \
                (GWEN) \
                   )";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.034934, 0.034947, 0.034960, 0.034988, 0.035071, 0.035208, 0.035389");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.037500, 0.037478, 0.037454, 0.037404, 0.037257, 0.037012, 0.036691");
        }
      }
    }
    bus(EMA) {
      bus_type : sram_512w_32b_120mhz_wwm_UPM;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.003545;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.990567, 0.992128, 0.993869, 0.997412, 1.007861, 1.025276, 1.061219", \
          "0.989723, 0.991285, 0.993026, 0.996569, 1.007018, 1.024432, 1.060375", \
          "0.988782, 0.990344, 0.992085, 0.995628, 1.006077, 1.023491, 1.059434", \
          "0.986869, 0.988430, 0.990171, 0.993714, 1.004163, 1.021577, 1.057520", \
          "0.981224, 0.982785, 0.984527, 0.988070, 0.998518, 1.015933, 1.051876", \
          "0.971816, 0.973378, 0.975119, 0.978662, 0.989111, 1.006525, 1.042468", \
          "0.965527, 0.965527, 0.965527, 0.966302, 0.976751, 0.994166, 1.030109" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.990567, 0.992128, 0.993869, 0.997412, 1.007861, 1.025276, 1.061219", \
          "0.989723, 0.991285, 0.993026, 0.996569, 1.007018, 1.024432, 1.060375", \
          "0.988782, 0.990344, 0.992085, 0.995628, 1.006077, 1.023491, 1.059434", \
          "0.986869, 0.988430, 0.990171, 0.993714, 1.004163, 1.021577, 1.057520", \
          "0.981224, 0.982785, 0.984527, 0.988070, 0.998518, 1.015933, 1.051876", \
          "0.971816, 0.973378, 0.975119, 0.978662, 0.989111, 1.006525, 1.042468", \
          "0.965527, 0.965527, 0.965527, 0.966302, 0.976751, 0.994166, 1.030109" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "1.150079, 1.151641, 1.153382, 1.156925, 1.167374, 1.184788, 1.220731", \
          "1.149236, 1.150797, 1.152539, 1.156082, 1.166530, 1.183945, 1.219888", \
          "1.148295, 1.149856, 1.151598, 1.155141, 1.165589, 1.183004, 1.218947", \
          "1.146381, 1.147942, 1.149684, 1.153227, 1.163676, 1.181090, 1.217033", \
          "1.140737, 1.142298, 1.144039, 1.147582, 1.158031, 1.175445, 1.211388", \
          "1.131329, 1.132890, 1.134632, 1.138175, 1.148623, 1.166038, 1.201981", \
          "1.125040, 1.125040, 1.125040, 1.125815, 1.136264, 1.153678, 1.189621" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "1.150079, 1.151641, 1.153382, 1.156925, 1.167374, 1.184788, 1.220731", \
          "1.149236, 1.150797, 1.152539, 1.156082, 1.166530, 1.183945, 1.219888", \
          "1.148295, 1.149856, 1.151598, 1.155141, 1.165589, 1.183004, 1.218947", \
          "1.146381, 1.147942, 1.149684, 1.153227, 1.163676, 1.181090, 1.217033", \
          "1.140737, 1.142298, 1.144039, 1.147582, 1.158031, 1.175445, 1.211388", \
          "1.131329, 1.132890, 1.134632, 1.138175, 1.148623, 1.166038, 1.201981", \
          "1.125040, 1.125040, 1.125040, 1.125815, 1.136264, 1.153678, 1.189621" \
        );
        }
      }
    }
    pin(TEN) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.005179;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.614974, 0.617792, 0.620935, 0.627330, 0.646188, 0.677618, 0.718911", \
          "0.614131, 0.616949, 0.620092, 0.626486, 0.645344, 0.676775, 0.718067", \
          "0.613190, 0.616008, 0.619151, 0.625546, 0.644404, 0.675834, 0.717127", \
          "0.611276, 0.614094, 0.617237, 0.623632, 0.642490, 0.673920, 0.715213", \
          "0.605632, 0.608450, 0.611593, 0.617987, 0.636845, 0.668275, 0.709568", \
          "0.596224, 0.599042, 0.602185, 0.608579, 0.627438, 0.658868, 0.700161", \
          "0.583865, 0.586682, 0.589825, 0.596220, 0.615078, 0.646508, 0.687801" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.581082, 0.588370, 0.596498, 0.613036, 0.661808, 0.743095, 0.849890", \
          "0.580238, 0.587526, 0.595655, 0.612193, 0.660965, 0.742252, 0.849046", \
          "0.579298, 0.586585, 0.594714, 0.611252, 0.660024, 0.741311, 0.848105", \
          "0.577384, 0.584672, 0.592800, 0.609338, 0.658110, 0.739397, 0.846191", \
          "0.571739, 0.579027, 0.587156, 0.603693, 0.652466, 0.733753, 0.840547", \
          "0.562332, 0.569619, 0.577748, 0.594286, 0.643058, 0.724345, 0.831139", \
          "0.549972, 0.557260, 0.565388, 0.581926, 0.630698, 0.711985, 0.818780" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN"; 
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.203410, 0.203499, 0.203599, 0.203803, 0.204403, 0.205402, 0.206716");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.357462, 0.357655, 0.357870, 0.358308, 0.359599, 0.361752, 0.364581");
        }
      }
    }
    pin(BEN) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.003260;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.013127, 0.013892, 0.014746, 0.016482, 0.021603, 0.030138, 0.041351", \
          "0.012284, 0.013049, 0.013902, 0.015639, 0.020760, 0.029294, 0.040507", \
          "0.011343, 0.012108, 0.012962, 0.014698, 0.019819, 0.028354, 0.039566", \
          "0.009429, 0.010194, 0.011048, 0.012784, 0.017905, 0.026440, 0.037652", \
          "0.003784, 0.004550, 0.005403, 0.007139, 0.012260, 0.020795, 0.032008", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.002853, 0.011387, 0.022600", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.010241" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.077709, 0.081372, 0.085456, 0.093766, 0.118274, 0.159121, 0.212785", \
          "0.076866, 0.080528, 0.084613, 0.092923, 0.117431, 0.158277, 0.211941", \
          "0.075925, 0.079587, 0.083672, 0.091982, 0.116490, 0.157337, 0.211000", \
          "0.074011, 0.077673, 0.081758, 0.090068, 0.114576, 0.155423, 0.209086", \
          "0.068367, 0.072029, 0.076114, 0.084424, 0.108932, 0.149778, 0.203442", \
          "0.058959, 0.062621, 0.066706, 0.075016, 0.099524, 0.140370, 0.194034", \
          "0.046600, 0.050262, 0.054346, 0.062656, 0.087164, 0.128011, 0.181675" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.007011, 0.003349, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.007855, 0.004193, 0.000108, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.008796, 0.005133, 0.001049, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.010710, 0.007047, 0.002963, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.016354, 0.012692, 0.008607, 0.000297, 0.000000, 0.000000, 0.000000", \
          "0.025762, 0.022100, 0.018015, 0.009705, 0.000000, 0.000000, 0.000000", \
          "0.038121, 0.034459, 0.030375, 0.022064, 0.000000, 0.000000, 0.000000" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.403377, 0.403393, 0.403410, 0.403446, 0.403553, 0.403731, 0.403964");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.455115, 0.455151, 0.455190, 0.455271, 0.455509, 0.455906, 0.456428");
        }
      }
    }
    pin(TCEN) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.004345;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.118049, 0.119293, 0.120681, 0.123505, 0.131833, 0.145712, 0.163947", \
          "0.119239, 0.120502, 0.121910, 0.124776, 0.133226, 0.147311, 0.165815", \
          "0.120566, 0.121849, 0.123281, 0.126193, 0.134780, 0.149093, 0.167898", \
          "0.123266, 0.124591, 0.126069, 0.129076, 0.137943, 0.152721, 0.172136", \
          "0.131230, 0.132678, 0.134293, 0.137578, 0.147268, 0.163418, 0.184635", \
          "0.144502, 0.146155, 0.147999, 0.151749, 0.162811, 0.181247, 0.205468", \
          "0.161939, 0.163861, 0.166005, 0.170367, 0.183231, 0.204670, 0.232837" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.120173, 0.121977, 0.123990, 0.128084, 0.140160, 0.160286, 0.186727", \
          "0.121363, 0.123186, 0.125219, 0.129355, 0.141554, 0.161885, 0.188595", \
          "0.122690, 0.124533, 0.126589, 0.130772, 0.143108, 0.163667, 0.190678", \
          "0.125390, 0.127275, 0.129378, 0.133655, 0.146270, 0.167295, 0.194917", \
          "0.133354, 0.135362, 0.137601, 0.142158, 0.155596, 0.177992, 0.207416", \
          "0.146626, 0.148839, 0.151307, 0.156329, 0.171138, 0.195821, 0.228248", \
          "0.164063, 0.166545, 0.169314, 0.174946, 0.191558, 0.219244, 0.255618" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.095197, 0.093392, 0.091380, 0.087285, 0.075209, 0.055083, 0.028642", \
          "0.096040, 0.094236, 0.092223, 0.088128, 0.076053, 0.055927, 0.029485", \
          "0.096981, 0.095176, 0.093164, 0.089069, 0.076994, 0.056868, 0.030426", \
          "0.098895, 0.097090, 0.095078, 0.090983, 0.078908, 0.058782, 0.032340", \
          "0.104539, 0.102735, 0.100722, 0.096628, 0.084552, 0.064426, 0.037985", \
          "0.113947, 0.112143, 0.110130, 0.106035, 0.093960, 0.073834, 0.047392", \
          "0.126307, 0.124502, 0.122490, 0.118395, 0.106319, 0.086193, 0.059752" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.097320, 0.096076, 0.094688, 0.091864, 0.083537, 0.069657, 0.051423", \
          "0.098164, 0.096920, 0.095532, 0.092708, 0.084380, 0.070501, 0.052266", \
          "0.099105, 0.097860, 0.096472, 0.093649, 0.085321, 0.071442, 0.053207", \
          "0.101019, 0.099774, 0.098386, 0.095563, 0.087235, 0.073356, 0.055121", \
          "0.106663, 0.105419, 0.104031, 0.101207, 0.092880, 0.079000, 0.060765", \
          "0.116071, 0.114826, 0.113438, 0.110615, 0.102287, 0.088408, 0.070173", \
          "0.128430, 0.127186, 0.125798, 0.122974, 0.114647, 0.100767, 0.082533" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & !TEN";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.036033, 0.036183, 0.036349, 0.036688, 0.037688, 0.039354, 0.041542");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.029562, 0.029783, 0.030030, 0.030532, 0.032013, 0.034482, 0.037724");
        }
      }
    }
    bus(TWEN) {
      bus_type : sram_512w_32b_120mhz_wwm_WRITE;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.028504;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.127690, 0.129085, 0.130641, 0.133806, 0.143141, 0.158699, 0.179140", \
          "0.126846, 0.128241, 0.129797, 0.132962, 0.142298, 0.157856, 0.178297", \
          "0.125906, 0.127300, 0.128856, 0.132022, 0.141357, 0.156915, 0.177356", \
          "0.123992, 0.125387, 0.126942, 0.130108, 0.139443, 0.155001, 0.175442", \
          "0.118347, 0.119742, 0.121298, 0.124463, 0.133798, 0.149357, 0.169797", \
          "0.108939, 0.110334, 0.111890, 0.115056, 0.124391, 0.139949, 0.160390", \
          "0.096580, 0.097975, 0.099531, 0.102696, 0.112031, 0.127590, 0.148030" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.025328, 0.029292, 0.033713, 0.042707, 0.069233, 0.113444, 0.171527", \
          "0.024484, 0.028448, 0.032869, 0.041864, 0.068390, 0.112600, 0.170684", \
          "0.023544, 0.027507, 0.031928, 0.040923, 0.067449, 0.111660, 0.169743", \
          "0.021630, 0.025593, 0.030014, 0.039009, 0.065535, 0.109746, 0.167829", \
          "0.015985, 0.019949, 0.024370, 0.033364, 0.059891, 0.104101, 0.162185", \
          "0.006577, 0.010541, 0.014962, 0.023957, 0.050483, 0.094694, 0.152777", \
          "0.000000, 0.000000, 0.002603, 0.011597, 0.038123, 0.082334, 0.140417" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.046741, 0.045346, 0.043790, 0.040625, 0.031289, 0.015731, 0.000000", \
          "0.048262, 0.046849, 0.045272, 0.042065, 0.032607, 0.016844, 0.000000", \
          "0.049959, 0.048525, 0.046926, 0.043672, 0.034077, 0.018085, 0.000000", \
          "0.053411, 0.051935, 0.050289, 0.046941, 0.037067, 0.020610, 0.000000", \
          "0.063591, 0.061993, 0.060210, 0.056583, 0.045885, 0.028056, 0.004633", \
          "0.080559, 0.078755, 0.076744, 0.072652, 0.060583, 0.040468, 0.014041", \
          "0.102851, 0.100778, 0.098466, 0.093763, 0.079892, 0.056773, 0.026400" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.141872, 0.137909, 0.133487, 0.124493, 0.097967, 0.053756, 0.000000", \
          "0.143393, 0.139411, 0.134970, 0.125934, 0.099284, 0.054869, 0.000000", \
          "0.145090, 0.141088, 0.136623, 0.127540, 0.100754, 0.056110, 0.000000", \
          "0.148542, 0.144498, 0.139987, 0.130810, 0.103744, 0.058635, 0.000000", \
          "0.158723, 0.154556, 0.149907, 0.140451, 0.112562, 0.066082, 0.005015", \
          "0.175690, 0.171318, 0.166441, 0.156520, 0.127260, 0.078493, 0.014423", \
          "0.197982, 0.193341, 0.188164, 0.177631, 0.146569, 0.094798, 0.026783" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & !TEN";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.083657, 0.083712, 0.083773, 0.083898, 0.084265, 0.084878, 0.085682");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.098793, 0.099148, 0.099544, 0.100349, 0.102725, 0.106685, 0.111887");
        }
      }
    }
    bus(TA) {
      bus_type : sram_512w_32b_120mhz_wwm_ADDRESS;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.004510;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.227456, 0.229503, 0.231787, 0.236433, 0.250136, 0.272973, 0.302977", \
          "0.226613, 0.228660, 0.230944, 0.235590, 0.249293, 0.272130, 0.302134", \
          "0.225672, 0.227719, 0.230003, 0.234649, 0.248352, 0.271189, 0.301193", \
          "0.223758, 0.225805, 0.228089, 0.232735, 0.246438, 0.269275, 0.299279", \
          "0.218113, 0.220161, 0.222445, 0.227091, 0.240793, 0.263631, 0.293635", \
          "0.208706, 0.210753, 0.213037, 0.217683, 0.231386, 0.254223, 0.284227", \
          "0.196346, 0.198394, 0.200677, 0.205324, 0.219026, 0.241864, 0.271867" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.235361, 0.238979, 0.243014, 0.251224, 0.275436, 0.315790, 0.368806", \
          "0.234518, 0.238136, 0.242171, 0.250381, 0.274593, 0.314946, 0.367963", \
          "0.233577, 0.237195, 0.241230, 0.249440, 0.273652, 0.314006, 0.367022", \
          "0.231663, 0.235281, 0.239316, 0.247526, 0.271738, 0.312092, 0.365108", \
          "0.226018, 0.229636, 0.233672, 0.241881, 0.266094, 0.306447, 0.359463", \
          "0.216611, 0.220229, 0.224264, 0.232474, 0.256686, 0.297039, 0.350056", \
          "0.204251, 0.207869, 0.211904, 0.220114, 0.244326, 0.284680, 0.337696" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.051209, 0.049161, 0.046877, 0.042231, 0.028529, 0.005691, 0.000000", \
          "0.052730, 0.050682, 0.048399, 0.043752, 0.030050, 0.007212, 0.000678", \
          "0.054427, 0.052379, 0.050095, 0.045449, 0.031747, 0.008909, 0.001434", \
          "0.057879, 0.055831, 0.053547, 0.048901, 0.035199, 0.012361, 0.002972", \
          "0.068059, 0.066012, 0.063728, 0.059082, 0.045379, 0.022542, 0.007508", \
          "0.085027, 0.082979, 0.080696, 0.076049, 0.062347, 0.039509, 0.015068", \
          "0.107319, 0.105271, 0.102987, 0.098341, 0.084639, 0.061801, 0.031797" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.092642, 0.089024, 0.084989, 0.076779, 0.052567, 0.012214, 0.000000", \
          "0.094164, 0.090546, 0.086510, 0.078300, 0.054088, 0.013735, 0.000678", \
          "0.095860, 0.092242, 0.088207, 0.079997, 0.055785, 0.015432, 0.001434", \
          "0.099312, 0.095694, 0.091659, 0.083449, 0.059237, 0.018884, 0.002972", \
          "0.109493, 0.105875, 0.101840, 0.093630, 0.069418, 0.029064, 0.007508", \
          "0.126460, 0.122843, 0.118807, 0.110597, 0.086385, 0.046032, 0.015068", \
          "0.148752, 0.145134, 0.141099, 0.132889, 0.108677, 0.068324, 0.025000" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & !TEN";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.389042, 0.389447, 0.389900, 0.390820, 0.393535, 0.398060, 0.404005");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.386666, 0.387063, 0.387507, 0.388408, 0.391067, 0.395500, 0.401322");
        }
      }
    }
    bus(TD) {
      bus_type : sram_512w_32b_120mhz_wwm_DATA;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      memory_write() {
        address : TA;
        clocked_on : "CLK";
      }
      direction : input;
      capacitance : 0.002902;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.144836, 0.146397, 0.148138, 0.151681, 0.162130, 0.179545, 0.202424", \
          "0.143992, 0.145554, 0.147295, 0.150838, 0.161287, 0.178701, 0.201580", \
          "0.143051, 0.144613, 0.146354, 0.149897, 0.160346, 0.177760, 0.200639", \
          "0.141138, 0.142699, 0.144440, 0.147983, 0.158432, 0.175846, 0.198725", \
          "0.135493, 0.137054, 0.138796, 0.142339, 0.152787, 0.170202, 0.193081", \
          "0.126085, 0.127647, 0.129388, 0.132931, 0.143380, 0.160794, 0.183673", \
          "0.113726, 0.115287, 0.117028, 0.120571, 0.131020, 0.148435, 0.171314" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.072645, 0.076517, 0.080837, 0.089625, 0.115542, 0.158738, 0.215488", \
          "0.071801, 0.075674, 0.079993, 0.088781, 0.114699, 0.157894, 0.214644", \
          "0.070860, 0.074733, 0.079053, 0.087841, 0.113758, 0.156953, 0.213703", \
          "0.068946, 0.072819, 0.077139, 0.085927, 0.111844, 0.155039, 0.211789", \
          "0.063302, 0.067175, 0.071494, 0.080282, 0.106199, 0.149395, 0.206145", \
          "0.053894, 0.057767, 0.062086, 0.070875, 0.096792, 0.139987, 0.196737", \
          "0.041535, 0.045407, 0.049727, 0.058515, 0.084432, 0.127628, 0.184378" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.021732, 0.020171, 0.018429, 0.014886, 0.004437, 0.000000, 0.000000", \
          "0.023253, 0.021673, 0.019911, 0.016327, 0.005755, 0.000269, 0.000000", \
          "0.024950, 0.023350, 0.021565, 0.017934, 0.007225, 0.000570, 0.000000", \
          "0.028402, 0.026760, 0.024929, 0.021203, 0.010215, 0.001181, 0.000000", \
          "0.038582, 0.036818, 0.034849, 0.030844, 0.019033, 0.002983, 0.000000", \
          "0.055550, 0.053580, 0.051383, 0.046913, 0.033731, 0.011760, 0.000000", \
          "0.077842, 0.075603, 0.073105, 0.068024, 0.053040, 0.028065, 0.000000" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.075316, 0.071444, 0.067124, 0.058336, 0.032419, 0.000000, 0.000000", \
          "0.076838, 0.072947, 0.068607, 0.059777, 0.033736, 0.000269, 0.000000", \
          "0.078534, 0.074623, 0.070260, 0.061384, 0.035206, 0.000570, 0.000000", \
          "0.081986, 0.078033, 0.073624, 0.064653, 0.038196, 0.001181, 0.000000", \
          "0.092167, 0.088091, 0.083544, 0.074294, 0.047015, 0.002983, 0.000000", \
          "0.109135, 0.104853, 0.100078, 0.090363, 0.061712, 0.013960, 0.000000", \
          "0.131426, 0.126876, 0.121800, 0.111474, 0.081021, 0.030265, 0.000000" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN &  !TEN & (! \
                   (TGWEN) \
                   )";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.162115, 0.162110, 0.162105, 0.162093, 0.162061, 0.162006, 0.161934");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.153745, 0.153717, 0.153687, 0.153625, 0.153443, 0.153139, 0.152740");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN &  !TEN & ( \
                   (TGWEN) \
                   )";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.035091, 0.035086, 0.035081, 0.035069, 0.035037, 0.034982, 0.034910");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.037550, 0.037522, 0.037492, 0.037430, 0.037248, 0.036944, 0.036544");
        }
       }
    }
    bus(TQ) {
      bus_type : sram_512w_32b_120mhz_wwm_DATA;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.007059;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.155068, 0.155191, 0.155328, 0.155607, 0.156429, 0.157799, 0.159599", \
          "0.155912, 0.156034, 0.156171, 0.156450, 0.157272, 0.158643, 0.160443", \
          "0.156852, 0.156975, 0.157112, 0.157391, 0.158213, 0.159583, 0.161384", \
          "0.158766, 0.158889, 0.159026, 0.159305, 0.160127, 0.161497, 0.163298", \
          "0.164411, 0.164534, 0.164671, 0.164950, 0.165772, 0.167142, 0.168942", \
          "0.173818, 0.173941, 0.174078, 0.174357, 0.175179, 0.176550, 0.178350", \
          "0.186178, 0.186301, 0.186438, 0.186717, 0.187539, 0.188909, 0.190709" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.112005, 0.109005, 0.105660, 0.098855, 0.078784, 0.045332, 0.001384", \
          "0.112848, 0.109849, 0.106504, 0.099698, 0.079627, 0.046176, 0.002227", \
          "0.113789, 0.110790, 0.107444, 0.100639, 0.080568, 0.047116, 0.003168", \
          "0.115703, 0.112704, 0.109358, 0.102553, 0.082482, 0.049030, 0.005082", \
          "0.121347, 0.118348, 0.115003, 0.108197, 0.088126, 0.054675, 0.010727", \
          "0.130755, 0.127756, 0.124411, 0.117605, 0.097534, 0.064083, 0.020134", \
          "0.143114, 0.140115, 0.136770, 0.129965, 0.109894, 0.076442, 0.032494" \
        );
        }
      }
    }
    pin(GWEN) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.007917;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.093538, 0.094786, 0.096177, 0.099008, 0.107356, 0.121270, 0.139551", \
          "0.092695, 0.093942, 0.095334, 0.098164, 0.106513, 0.120427, 0.138707", \
          "0.091754, 0.093001, 0.094393, 0.097224, 0.105572, 0.119486, 0.137767", \
          "0.089840, 0.091087, 0.092479, 0.095310, 0.103658, 0.117572, 0.135853", \
          "0.084195, 0.085443, 0.086834, 0.089665, 0.098014, 0.111928, 0.130208", \
          "0.074788, 0.076035, 0.077427, 0.080257, 0.088606, 0.102520, 0.120801", \
          "0.062428, 0.063676, 0.065067, 0.067898, 0.076246, 0.090161, 0.108441" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.102006, 0.104302, 0.106864, 0.112075, 0.127445, 0.153061, 0.186714", \
          "0.101162, 0.103459, 0.106021, 0.111232, 0.126601, 0.152217, 0.185871", \
          "0.100222, 0.102518, 0.105080, 0.110291, 0.125661, 0.151276, 0.184930", \
          "0.098308, 0.100604, 0.103166, 0.108377, 0.123747, 0.149362, 0.183016", \
          "0.092663, 0.094960, 0.097521, 0.102733, 0.118102, 0.143718, 0.177372", \
          "0.083256, 0.085552, 0.088114, 0.093325, 0.108695, 0.134310, 0.167964", \
          "0.070896, 0.073192, 0.075754, 0.080965, 0.096335, 0.121951, 0.155604" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.125093, 0.122489, 0.119586, 0.113679, 0.096259, 0.067225, 0.029080", \
          "0.126614, 0.124011, 0.121107, 0.115200, 0.097780, 0.068746, 0.030601", \
          "0.128310, 0.125707, 0.122804, 0.116897, 0.099477, 0.070442, 0.032298", \
          "0.131763, 0.129159, 0.126256, 0.120349, 0.102929, 0.073895, 0.035750", \
          "0.141943, 0.139340, 0.136437, 0.130530, 0.113109, 0.084075, 0.045930", \
          "0.158911, 0.156308, 0.153404, 0.147497, 0.130077, 0.101043, 0.062898", \
          "0.181202, 0.178599, 0.175696, 0.169789, 0.152369, 0.123334, 0.085190" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.141221, 0.137569, 0.133496, 0.125208, 0.100767, 0.060031, 0.006513", \
          "0.142743, 0.139091, 0.135017, 0.126729, 0.102288, 0.061552, 0.008034", \
          "0.144439, 0.140787, 0.136714, 0.128426, 0.103985, 0.063249, 0.009731", \
          "0.147891, 0.144239, 0.140166, 0.131878, 0.107437, 0.066701, 0.013183", \
          "0.158072, 0.154420, 0.150346, 0.142059, 0.117617, 0.076882, 0.023364", \
          "0.175040, 0.171387, 0.167314, 0.159026, 0.134585, 0.093849, 0.040331", \
          "0.197331, 0.193679, 0.189606, 0.181318, 0.156877, 0.116141, 0.062623" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & TEN";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("3.094159, 3.094603, 3.095099, 3.096108, 3.099084, 3.104043, 3.110559");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("3.308872, 3.309281, 3.309738, 3.310666, 3.313404, 3.317967, 3.323962");
        }
      }
    }
    pin(TGWEN) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.007940;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.127690, 0.129085, 0.130641, 0.133806, 0.143141, 0.158699, 0.179140", \
          "0.126846, 0.128241, 0.129797, 0.132962, 0.142298, 0.157856, 0.178297", \
          "0.125906, 0.127300, 0.128856, 0.132022, 0.141357, 0.156915, 0.177356", \
          "0.123992, 0.125387, 0.126942, 0.130108, 0.139443, 0.155001, 0.175442", \
          "0.118347, 0.119742, 0.121298, 0.124463, 0.133798, 0.149357, 0.169797", \
          "0.108939, 0.110334, 0.111890, 0.115056, 0.124391, 0.139949, 0.160390", \
          "0.096580, 0.097975, 0.099531, 0.102696, 0.112031, 0.127590, 0.148030" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.025328, 0.029292, 0.033713, 0.042707, 0.069233, 0.113444, 0.171527", \
          "0.024484, 0.028448, 0.032869, 0.041864, 0.068390, 0.112600, 0.170684", \
          "0.023544, 0.027507, 0.031928, 0.040923, 0.067449, 0.111660, 0.169743", \
          "0.021630, 0.025593, 0.030014, 0.039009, 0.065535, 0.109746, 0.167829", \
          "0.015985, 0.019949, 0.024370, 0.033364, 0.059891, 0.104101, 0.162185", \
          "0.006577, 0.010541, 0.014962, 0.023957, 0.050483, 0.094694, 0.152777", \
          "0.000000, 0.000000, 0.002603, 0.011597, 0.038123, 0.082334, 0.140417" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.046741, 0.045346, 0.043790, 0.040625, 0.031289, 0.015731, 0.000000", \
          "0.048262, 0.046849, 0.045272, 0.042065, 0.032607, 0.016844, 0.000000", \
          "0.049959, 0.048525, 0.046926, 0.043672, 0.034077, 0.018085, 0.000000", \
          "0.053411, 0.051935, 0.050289, 0.046941, 0.037067, 0.020610, 0.000000", \
          "0.063591, 0.061993, 0.060210, 0.056583, 0.045885, 0.028056, 0.004633", \
          "0.080559, 0.078755, 0.076744, 0.072652, 0.060583, 0.040468, 0.014041", \
          "0.102851, 0.100778, 0.098466, 0.093763, 0.079892, 0.056773, 0.026400" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.141872, 0.137909, 0.133487, 0.124493, 0.097967, 0.053756, 0.000000", \
          "0.143393, 0.139411, 0.134970, 0.125934, 0.099284, 0.054869, 0.000000", \
          "0.145090, 0.141088, 0.136623, 0.127540, 0.100754, 0.056110, 0.000000", \
          "0.148542, 0.144498, 0.139987, 0.130810, 0.103744, 0.058635, 0.000000", \
          "0.158723, 0.154556, 0.149907, 0.140451, 0.112562, 0.066082, 0.005015", \
          "0.175690, 0.171318, 0.166441, 0.156520, 0.127260, 0.078493, 0.014423", \
          "0.197982, 0.193341, 0.188164, 0.177631, 0.146569, 0.094798, 0.026783" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & !TEN";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.174807, 0.175219, 0.175678, 0.176613, 0.179371, 0.183966, 0.190004");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.130273, 0.130883, 0.131563, 0.132946, 0.137026, 0.143826, 0.152759");
        }
      }
    }
    pin(RETN) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_gating_pin (power_pin_1, "1");
      direction : input;
      capacitance : 0.004506;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.113221, 0.117527, 0.122330, 0.132101, 0.160917, 0.208944, 0.272041", \
          "0.114411, 0.118735, 0.123559, 0.133371, 0.162310, 0.210542, 0.273909", \
          "0.115738, 0.120083, 0.124929, 0.134788, 0.163865, 0.212325, 0.275992", \
          "0.118439, 0.122825, 0.127718, 0.137672, 0.167027, 0.215952, 0.280231", \
          "0.126402, 0.130911, 0.135941, 0.146174, 0.176352, 0.226650, 0.292730", \
          "0.139674, 0.144389, 0.149647, 0.160345, 0.191895, 0.244478, 0.313562", \
          "0.157111, 0.162095, 0.167654, 0.178963, 0.212315, 0.267902, 0.340931" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.116126, 0.120497, 0.125372, 0.135290, 0.164539, 0.213288, 0.277334", \
          "0.117316, 0.121705, 0.126600, 0.136560, 0.165932, 0.214886, 0.279202", \
          "0.118643, 0.123053, 0.127971, 0.137977, 0.167487, 0.216669, 0.281285", \
          "0.121344, 0.125795, 0.130760, 0.140860, 0.170649, 0.220297, 0.285523", \
          "0.129307, 0.133881, 0.138983, 0.149363, 0.179974, 0.230994, 0.298023", \
          "0.142579, 0.147358, 0.152689, 0.163534, 0.195517, 0.248823, 0.318855", \
          "0.160016, 0.165065, 0.170696, 0.182151, 0.215937, 0.272246, 0.346224" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.090369, 0.091626, 0.093028, 0.095881, 0.104294, 0.118315, 0.136737", \
          "0.091212, 0.092469, 0.093872, 0.096724, 0.105137, 0.119159, 0.137580", \
          "0.092153, 0.093410, 0.094812, 0.097665, 0.106078, 0.120099, 0.138521", \
          "0.094067, 0.095324, 0.096726, 0.099579, 0.107992, 0.122013, 0.140435", \
          "0.099712, 0.100969, 0.102371, 0.105224, 0.113636, 0.127658, 0.146079", \
          "0.109119, 0.110376, 0.111778, 0.114631, 0.123044, 0.137066, 0.155487", \
          "0.121479, 0.122736, 0.124138, 0.126991, 0.135404, 0.149425, 0.167847" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.093274, 0.094596, 0.096070, 0.099070, 0.107916, 0.122659, 0.142029", \
          "0.094117, 0.095439, 0.096913, 0.099913, 0.108759, 0.123503, 0.142873", \
          "0.095058, 0.096380, 0.097854, 0.100854, 0.109700, 0.124443, 0.143814", \
          "0.096972, 0.098294, 0.099768, 0.102768, 0.111614, 0.126357, 0.145727", \
          "0.102616, 0.103938, 0.105413, 0.108412, 0.117258, 0.132002, 0.151372", \
          "0.112024, 0.113346, 0.114820, 0.117820, 0.126666, 0.141410, 0.160780", \
          "0.124384, 0.125706, 0.127180, 0.130179, 0.139026, 0.153769, 0.173139" \
        );
        }
      }
      /* CEN(R) to RETN(F) HD */
      timing() {
        related_pin : CEN;
        timing_type : non_seq_hold_rising;
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "1.150079, 1.151641, 1.153382, 1.156925, 1.167374, 1.184788, 1.220731", \
          "1.149236, 1.150797, 1.152539, 1.156082, 1.166530, 1.183945, 1.219888", \
          "1.148295, 1.149856, 1.151598, 1.155141, 1.165589, 1.183004, 1.218947", \
          "1.146381, 1.147942, 1.149684, 1.153227, 1.163676, 1.181090, 1.217033", \
          "1.140737, 1.142298, 1.144039, 1.147582, 1.158031, 1.175445, 1.211388", \
          "1.131329, 1.132890, 1.134632, 1.138175, 1.148623, 1.166038, 1.201981", \
          "1.125040, 1.125040, 1.125040, 1.125815, 1.136264, 1.153678, 1.189621" \
        );
        }
      }
    }
    pin(PEN) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.006683;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.071857, 0.071857, 0.071857, 0.071857, 0.071857, 0.071857, 0.071857", \
          "0.071857, 0.071857, 0.071857, 0.071857, 0.071857, 0.071857, 0.071857", \
          "0.071857, 0.071857, 0.071857, 0.071857, 0.071857, 0.071857, 0.071857", \
          "0.071857, 0.071857, 0.071857, 0.071857, 0.071857, 0.071857, 0.071857", \
          "0.071857, 0.071857, 0.071857, 0.071857, 0.071857, 0.071857, 0.071857", \
          "0.071857, 0.071857, 0.071857, 0.071857, 0.071857, 0.071857, 0.071857", \
          "0.071857, 0.071857, 0.071857, 0.071857, 0.071857, 0.071857, 0.071857" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.071908, 0.071908, 0.071908, 0.071908, 0.071908, 0.071908, 0.071908", \
          "0.071908, 0.071908, 0.071908, 0.071908, 0.071908, 0.071908, 0.071908", \
          "0.071908, 0.071908, 0.071908, 0.071908, 0.071908, 0.071908, 0.071908", \
          "0.071908, 0.071908, 0.071908, 0.071908, 0.071908, 0.071908, 0.071908", \
          "0.071908, 0.071908, 0.071908, 0.071908, 0.071908, 0.071908, 0.071908", \
          "0.071908, 0.071908, 0.071908, 0.071908, 0.071908, 0.071908, 0.071908", \
          "0.071908, 0.071908, 0.071908, 0.071908, 0.071908, 0.071908, 0.071908" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
        );
        }
      }
      internal_power() {
      related_pg_pin : "VDDPE";
      when : "RETN & TEN";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000207, 0.001157, 0.002404");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.008955, 0.008974, 0.008994, 0.009035, 0.009157, 0.009360, 0.009627");
        }
      }
    }
    pin(TPEN) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.001791;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.071857, 0.071857, 0.071857, 0.071857, 0.071857, 0.071857, 0.071857", \
          "0.071857, 0.071857, 0.071857, 0.071857, 0.071857, 0.071857, 0.071857", \
          "0.071857, 0.071857, 0.071857, 0.071857, 0.071857, 0.071857, 0.071857", \
          "0.071857, 0.071857, 0.071857, 0.071857, 0.071857, 0.071857, 0.071857", \
          "0.071857, 0.071857, 0.071857, 0.071857, 0.071857, 0.071857, 0.071857", \
          "0.071857, 0.071857, 0.071857, 0.071857, 0.071857, 0.071857, 0.071857", \
          "0.071857, 0.071857, 0.071857, 0.071857, 0.071857, 0.071857, 0.071857" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.071908, 0.071908, 0.071908, 0.071908, 0.071908, 0.071908, 0.071908", \
          "0.071908, 0.071908, 0.071908, 0.071908, 0.071908, 0.071908, 0.071908", \
          "0.071908, 0.071908, 0.071908, 0.071908, 0.071908, 0.071908, 0.071908", \
          "0.071908, 0.071908, 0.071908, 0.071908, 0.071908, 0.071908, 0.071908", \
          "0.071908, 0.071908, 0.071908, 0.071908, 0.071908, 0.071908, 0.071908", \
          "0.071908, 0.071908, 0.071908, 0.071908, 0.071908, 0.071908, 0.071908", \
          "0.071908, 0.071908, 0.071908, 0.071908, 0.071908, 0.071908, 0.071908" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & !TEN";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.002696, 0.002713, 0.002732, 0.002770, 0.002882, 0.003068, 0.003314");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.004111, 0.004150, 0.004193, 0.004280, 0.004537, 0.004966, 0.005529");
        }
      }
    }
    pg_pin(VSSE) {
      voltage_name : VSSE;
      pg_type : primary_ground;
    }
    pg_pin(VDDPE) {
      voltage_name : VDDPE;
      pg_type : primary_power;
    }
    pg_pin(VDDCE) {
      voltage_name : VDDCE;
      pg_type : primary_power;
    }
    /* Retention-Mode Leakage Power */
    leakage_power() {
      related_pg_pin : "VDDPE";
      when :"!RETN";
      value : 0.000e+00;
    }
    leakage_power() {
      related_pg_pin : "VDDCE";
      when :"!RETN";
      value : 0.04807;
    }
    /* Default Leakage Power */
    leakage_power() {
      related_pg_pin : "VDDPE";
      value : 0.086658;
    }
    leakage_power() {
      related_pg_pin : "VDDCE";
      value : 0.047989;
    }
  }
}
