0.6
2019.2
Nov  6 2019
21:57:16
C:/FPGA/DMA_HLSGAIN/DMA_HLSGAIN.ip_user_files/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v,1589205878,verilog,,C:/FPGA/DMA_HLSGAIN/DMA_HLSGAIN.ip_user_files/bd/design_1/ip/design_1_xbar_1/sim/design_1_xbar_1.v,,design_1_auto_pc_0,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../DMA_HLSGAIN.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../DMA_HLSGAIN.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/FPGA/DMA_HLSGAIN/DMA_HLSGAIN.ip_user_files/bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v,1589205879,verilog,,C:/FPGA/DMA_HLSGAIN/DMA_HLSGAIN.ip_user_files/bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v,,design_1_auto_pc_1,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../DMA_HLSGAIN.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../DMA_HLSGAIN.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/FPGA/DMA_HLSGAIN/DMA_HLSGAIN.ip_user_files/bd/design_1/ip/design_1_auto_us_0/sim/design_1_auto_us_0.v,1589205879,verilog,,C:/FPGA/DMA_HLSGAIN/DMA_HLSGAIN.ip_user_files/bd/design_1/ip/design_1_auto_us_1/sim/design_1_auto_us_1.v,,design_1_auto_us_0,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../DMA_HLSGAIN.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../DMA_HLSGAIN.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/FPGA/DMA_HLSGAIN/DMA_HLSGAIN.ip_user_files/bd/design_1/ip/design_1_auto_us_1/sim/design_1_auto_us_1.v,1589205879,verilog,,C:/FPGA/DMA_HLSGAIN/DMA_HLSGAIN.ip_user_files/bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v,,design_1_auto_us_1,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../DMA_HLSGAIN.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../DMA_HLSGAIN.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/FPGA/DMA_HLSGAIN/DMA_HLSGAIN.ip_user_files/bd/design_1/ip/design_1_axi_dma_0_0/sim/design_1_axi_dma_0_0.vhd,1589205878,vhdl,,,,design_1_axi_dma_0_0,,,,,,,,
C:/FPGA/DMA_HLSGAIN/DMA_HLSGAIN.ip_user_files/bd/design_1/ip/design_1_doGain_0_0/sim/design_1_doGain_0_0.vhd,1589205877,vhdl,,,,design_1_dogain_0_0,,,,,,,,
C:/FPGA/DMA_HLSGAIN/DMA_HLSGAIN.ip_user_files/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v,1589205874,verilog,,C:/FPGA/DMA_HLSGAIN/DMA_HLSGAIN.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v,,design_1_processing_system7_0_0,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../DMA_HLSGAIN.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../DMA_HLSGAIN.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/FPGA/DMA_HLSGAIN/DMA_HLSGAIN.ip_user_files/bd/design_1/ip/design_1_rst_ps7_0_50M_0/sim/design_1_rst_ps7_0_50M_0.vhd,1589205878,vhdl,,,,design_1_rst_ps7_0_50m_0,,,,,,,,
C:/FPGA/DMA_HLSGAIN/DMA_HLSGAIN.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v,1589205878,verilog,,C:/FPGA/DMA_HLSGAIN/DMA_HLSGAIN.ip_user_files/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v,,design_1_xbar_0,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../DMA_HLSGAIN.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../DMA_HLSGAIN.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/FPGA/DMA_HLSGAIN/DMA_HLSGAIN.ip_user_files/bd/design_1/ip/design_1_xbar_1/sim/design_1_xbar_1.v,1589205879,verilog,,C:/FPGA/DMA_HLSGAIN/DMA_HLSGAIN.ip_user_files/bd/design_1/ip/design_1_auto_us_0/sim/design_1_auto_us_0.v,,design_1_xbar_1,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../DMA_HLSGAIN.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../DMA_HLSGAIN.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/FPGA/DMA_HLSGAIN/DMA_HLSGAIN.ip_user_files/bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v,1589205880,verilog,,,,design_1_xlconcat_0_0,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../DMA_HLSGAIN.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../DMA_HLSGAIN.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/FPGA/DMA_HLSGAIN/DMA_HLSGAIN.ip_user_files/bd/design_1/sim/design_1.vhd,1589205853,vhdl,,,,design_1;design_1_axi_mem_intercon_0;design_1_ps7_0_axi_periph_0;m00_couplers_imp_15spjyw;m00_couplers_imp_1r706yb;m01_couplers_imp_xu9c55;s00_couplers_imp_7hno1d;s00_couplers_imp_uyskka;s01_couplers_imp_1w60hw0,,,,,,,,
C:/FPGA/DMA_HLSGAIN/DMA_HLSGAIN.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,,,,,,
C:/FPGA/DMA_HLSGAIN/DMA_HLSGAIN.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd,1589205853,vhdl,,,,design_1_wrapper,,,,,,,,
C:/FPGA/DMA_HLSGAIN/DMA_HLSGAIN.srcs/sources_1/bd/design_1/ipshared/3613/hdl/vhdl/doGain.vhd,1589205877,vhdl,,,,dogain,,,,,,,,
C:/FPGA/DMA_HLSGAIN/DMA_HLSGAIN.srcs/sources_1/bd/design_1/ipshared/3613/hdl/vhdl/doGain_CTRL_s_axi.vhd,1589205877,vhdl,,,,dogain_ctrl_s_axi,,,,,,,,
C:/FPGA/DMA_HLSGAIN/DMA_HLSGAIN.srcs/sources_1/bd/design_1/ipshared/3613/hdl/vhdl/regslice_core.vhd,1589205877,vhdl,,,,ibuf;obuf;regslice_both;regslice_both_w1;regslice_forward;regslice_forward_w1;regslice_reverse;regslice_reverse_w1,,,,,,,,
