<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: duv_top</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_duv_top'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_duv_top')">duv_top</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod14.html#Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod14.html#Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/mnt/vol_NFS_alajuela/qtree_NFS_rh003/MP6134_3_2022_maestria/fporras/p3/duv_top.v')">/mnt/vol_NFS_alajuela/qtree_NFS_rh003/MP6134_3_2022_maestria/fporras/p3/duv_top.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod14.html#inst_tag_16"  onclick="showContent('inst_tag_16')">duv_top</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod14.html#Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod14.html#Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_duv_top'>
<hr>
<a name="inst_tag_16"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_16" >duv_top</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod14.html#Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod14.html#Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 80.23</td>
<td class="s7 cl rt"> 75.70</td>
<td class="s8 cl rt"> 84.75</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<span class=inst>none</span>
<br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod12.html#inst_tag_14" id="tag_urg_inst_14">intf</a></td>
<td class="s9 cl rt"> 92.34</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.34</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod4.html#inst_tag_4" id="tag_urg_inst_4">u_dut</a></td>
<td class="s8 cl rt"> 83.22</td>
<td class="s8 cl rt"> 82.71</td>
<td class="s8 cl rt"> 83.74</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod8.html#inst_tag_8" id="tag_urg_inst_8">u_sdram32</a></td>
<td class="s7 cl rt"> 77.31</td>
<td class="s6 cl rt"> 61.51</td>
<td class="s9 cl rt"> 93.10</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_duv_top'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod14.html" >duv_top</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>9</td><td>9</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>9</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>10</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>11</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>12</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>123</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
8                       	reg            sys_clk;
9          1/1          	initial sys_clk = 0; // clock generator
10         1/1          	initial sdram_clk = 0; // clock generator
11         2/2          	always #(P_SYS/2) sys_clk = !sys_clk;
12         2/2          	always #(P_SDR/2) sdram_clk = !sdram_clk;
13                      	// Interface
14                      	sdr_if intf(sys_clk,sdram_clk);
15                      	// to fix the sdram interface timing issue
16                        
17                        
18                      
19                      `ifdef SDR_32BIT
20                      	sdrc_top #(.SDR_DW(32),.SDR_BW(4)) u_dut(
21                      	`elsif SDR_16BIT 
22                         	sdrc_top #(.SDR_DW(16),.SDR_BW(2)) u_dut(
23                      	`else  // 8 BIT SDRAM
24                         	sdrc_top #(.SDR_DW(8),.SDR_BW(1)) u_dut(
25                      	`endif
26                           // System 
27                      	`ifdef SDR_32BIT
28                                .cfg_sdr_width      (2'b00              ), // 32 BIT SDRAM
29                      	`elsif SDR_16BIT
30                                .cfg_sdr_width      (2'b01              ), // 16 BIT SDRAM
31                      	`else 
32                                .cfg_sdr_width      (2'b10              ), // 8 BIT SDRAM
33                      	`endif
34                                .cfg_colbits        (intf.cfg_colbits), // 8 Bit Column 		Address
35                      /* WISH BONE */
36                           	  .wb_rst_i           (!intf.RESETN            ),
37                           	  .wb_clk_i           (intf.sys_clk            ),
38                           	  .wb_stb_i           (intf.wb_stb_i           ),
39                                .wb_ack_o           (intf.wb_ack_o           ),
40                                .wb_addr_i          (intf.wb_addr_i          ),
41                                .wb_we_i            (intf.wb_we_i            ),
42                                .wb_dat_i           (intf.wb_dat_i           ),
43                                .wb_sel_i           (intf.wb_sel_i           ),
44                                .wb_dat_o           (intf.wb_dat_o           ),
45                                .wb_cyc_i           (intf.wb_cyc_i           ),
46                                .wb_cti_i           (intf.wb_cti_i           ), 
47                      
48                      /* Interface to SDRAMs */
49                                .sdram_clk          (intf.sdram_clk          ),
50                                .sdram_resetn       (intf.RESETN             ),
51                                .sdr_cs_n           (intf.sdr_cs_n           ),
52                                .sdr_cke            (intf.sdr_cke            ),
53                                .sdr_ras_n          (intf.sdr_ras_n          ),
54                                .sdr_cas_n          (intf.sdr_cas_n          ),
55                                .sdr_we_n           (intf.sdr_we_n           ),
56                                .sdr_dqm            (intf.sdr_dqm            ),
57                                .sdr_ba             (intf.sdr_ba             ),
58                                .sdr_addr           (intf.sdr_addr           ), 
59                                .sdr_dq             (intf.Dq                 ),
60                      
61                          /* Parameters */
62                                .sdr_init_done      (intf.sdr_init_done),
63                                .cfg_req_depth      (intf.cfg_req_depth),	        //how many req. buffer should hold
64                                .cfg_sdr_en         (intf.cfg_sdr_en  ),
65                                .cfg_sdr_mode_reg   (intf.cfg_sdr_mode_reg ),
66                                .cfg_sdr_tras_d     (intf.cfg_sdr_tras_d ),
67                                .cfg_sdr_trp_d      (intf.cfg_sdr_trp_d  ),
68                                .cfg_sdr_trcd_d     (intf.cfg_sdr_trcd_d ),
69                                .cfg_sdr_cas        (intf.cfg_sdr_cas),
70                                .cfg_sdr_trcar_d    (intf.cfg_sdr_trcar_d),
71                                .cfg_sdr_twr_d      (intf.cfg_sdr_twr_d ),
72                                .cfg_sdr_rfsh       (intf.cfg_sdr_rfsh), // reduced from 12'hC35
73                                .cfg_sdr_rfmax      (intf.cfg_sdr_rfmax  )
74                      );
75                      
76                      
77                      `ifdef SDR_32BIT
78                      mt48lc2m32b2 #(.data_bits(32)) u_sdram32 (
79                                .Dq                 (intf.Dq                 ) , 
80                                .Addr               (intf.sdr_addr[10:0]     ), 
81                                .Ba                 (intf.sdr_ba             ), 
82                                 .Clk                (intf.sdram_clk_d        ), 
83                                .Cke                (intf.sdr_cke            ), 
84                                .Cs_n               (intf.sdr_cs_n           ), 
85                                .Ras_n              (intf.sdr_ras_n          ), 
86                                .Cas_n              (intf.sdr_cas_n          ), 
87                                .We_n               (intf.sdr_we_n           ), 
88                                .Dqm                (intf.sdr_dqm            )
89                           );
90                      
91                      `elsif SDR_16BIT
92                      
93                         IS42VM16400K u_sdram16 (
94                                .dq                 (intf.Dq                 ), 
95                                .addr               (intf.sdr_addr[11:0]     ), 
96                                .ba                 (intf.sdr_ba             ), 
97                                .clk                (intf.sdram_clk_d        ), 
98                                .cke                (intf.sdr_cke            ), 
99                                .csb                (intf.sdr_cs_n           ), 
100                               .rasb               (intf.sdr_ras_n          ), 
101                               .casb               (intf.sdr_cas_n          ), 
102                               .web                (intf.sdr_we_n           ), 
103                               .dqm                (intf.sdr_dqm            )
104                         );
105                     `else 
106                     
107                     
108                     mt48lc8m8a2 #(.data_bits(8)) u_sdram8 (
109                               .Dq                 (intf.Dq                 ) , 
110                               .Addr               (intf.sdr_addr[11:0]     ), 
111                               .Ba                 (intf.sdr_ba             ), 
112                               .Clk                (intf.sdram_clk_d        ), 
113                               .Cke                (intf.sdr_cke            ), 
114                               .Cs_n               (intf.sdr_cs_n           ), 
115                               .Ras_n              (intf.sdr_ras_n          ), 
116                               .Cas_n              (intf.sdr_cas_n          ), 
117                               .We_n               (intf.sdr_we_n           ), 
118                               .Dqm                (intf.sdr_dqm            )
119                          );
120                     `endif
121                     
122                     initial begin
123        1/1            $dumpfile(&quot;dump.vcd&quot;); 
124        1/1            $dumpvars;
125                     
126        1/1            uvm_config_db#(virtual sdr_if)::set(uvm_root::get(),&quot;*&quot;,&quot;vif&quot;,intf);
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod14.html" >duv_top</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Signals</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Signal Bits</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>sdram_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>sys_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_16">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
  </ul>
  <ul name="tag_duv_top">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
