;SKIP 1;LFTMAR 300;TOPMAR 128;BOTMAR 0;VSP 4;KSET DSK:FONTS;20FG KST,FONTS;25FG KST;LISTŒ‰The clock can be stopped at the end of either phase, forseveral reasons.  Usually the clock stops at the end of the read phase,referred to as "wait".  This leaves the clock in the inactive highstate, and leaves the latches on the memories open.  The clock can waitbecause the machine was commanded to halt by the diagnostic interface,because a single-step commanded by the diagnostic interface hascompleted, because of an error such as a parity error, because of thestatistics counter overflowing, or because of a memory-waitcondition.  This latter condition happens if a main memory cycle isinitiated while a previous cycle is still in progress, or if theprogram calls for the result of a main memory read before thebus controller has granted the bus access needed to perform that read cycle.During a clock wait, the processor clock stops, but theclock to the rest of the system (the bus interface and XBUS devices),continues to run, allowing them to operate.  When the processorfinishes waiting the processor clock starts up in synchrony with the externalclock.‰The clock can also stop at the end of the write phase, referredto as "hang".  This is used only during memory reads.  If the processorcalls for the result of a read which is in progress but has not yetcompleted, it hangs until the data has arrived from memory andsufficient time has passed for the data to flow through the data pathsand appear on the output bus.  This is also sufficient time for theparity of the data to be checked.  In the case of a hang, both clocksstop, which allows them to restart synchronously without any extradelay.  In this way, the speed of the processor is adjusted to exactlymatch the speed of the memory.4The Bus Interface0‰The Bus Interface connects the CADR machine to two busses,the Unibus and the Xbus.  The Unibus is a regular pdp11 bus, used toattach peripheral devices, especially commercial devices designed forthe PDP11 line.  The Xbus is a 32-bit bus used to attach memory andhigh-performance peripheral devices, such as disk.  The bus interface alsoincludes the diagnostic interface, which allows a unibus operator,such as a pdp10, a pdp11, or another lisp machine, to control theoperation of the machine, hardware to pass interruptsfrom the Unibus and the Xbus to the processor, the logic which arbitratesthe Xbus, and the logic which arbitrates the Unibus in the absenceof a pdp11 on that bus.‰The Bus Interface allows the CADR machine to access memoryon the Xbus and devices on the Unibus, allows independent devices on theXbus to access the Xbus (only), and allows Unibus devices to access Xbus memory(through a map since the Unibus address space is not big enough.)Buffering is provided when the Unibus accesses the Xbus,to convert a 32-bit word into a pair of 16-bit words.<<More to come>>Cover how to program the various frobs from the Unibus,initialization, map structure.Œ.page.sect4The Xbus0‰The Xbus is the standard 32 bit wide data bus for the CADR processor.  Mainmemory and high speed peripherals such as the disk control and TVdisplay are interfaced to the Xbus.  Control of the Xbus is similar to theUnibus, in that transfers are positively timed and (as far as the devices are concerned)asynchronous.  The bus is terminated at both ends with resistive pullups of 390 ohms toground and 180 ohms to +5 volts, for an effective 123 ohm termination to +3.42 volts.At ground, each termination draws 28 ma. for a total load of 56 ma.  The bus is opencollector, and may be driven with any device capable of handling the 56 ma. load.  Therecommended driver is the AMD 26S10, which also provides bus receivers.‰A typical read cycle begins with placing the address for the transfer on the-XADDR lines and the parity of the address on the -XBUS.ADDRPAR line.  The -XBUS.RQline is then lowered, initiating the request.  The responding device places the requesteddata on the 32 -XBUS lines and the parity of the data on the -XBUS.PAR line.  Should itnot be convenient for the device to produce parity (as in the case of I/O registers), thedevice may assert -XBUS.IGNPAR to notify the bus master that the transfer should notbe checked for correct parity.  The responding device then asserts -XBUS.ACK, which remainsasserted until the -XBUS.RQ signal is removed by the master.‰Write requests proceed identically, except that the master asserts -XBUS.WR andthe data to be written on the -XBUS lines along with the address lines.  All bus mastersare required to produce good parity data on writes.‰Deskewing delays are the responsibility of the bus master.  In particular, itis the responsibility of the bus master to assert good address, write, and data lines80 ns. prior to asserting -XBUS.RQ, and these lines must be held until the -XBUS.ACKsignal drops in response to the master dropping -XBUS.RQ.  Responding devices areallowed to assert -XBUS.ACK at the same time they drive read data onto the -XBUS lines.Thus, masters should delay 50 ns. after receiving -XBUS.ACK before dropping -XBUS.RQand strobing the data.  Responding devices are required to drop -XBUS.ACK immediatelyafter -XBUS.RQ is no longer asserted.‰Normal bus master arbitration between the CADR processor and the Unibusrequests is handled by the bus interface.  Devices on the Xbus which must becomebus master, such as the disk control, do so by asserting the -XBUS.EXTRQ signal.When the bus becomes free, the bus interface responds by asserting -XBUS.EXTGRANT.This signal is daisy chained between bus master devices on the Xbus, coming in on the-XBUS.EXTGRANT.IN pin and leaving on the -XBUS.EXTGRANT.OUT pin.  Within each device,the decision is made whether or not to pass the grant onto the next device.  Unlike theUnibus structure, the decision on whether to pass grant and the act of becomingbus master happen synchronously with a master clock signal distributed on the -XBUS.SYNCline.‰When a device initiates a request, it immediately asserts -XBUS.EXTRQ.  At thefalling edge of -XBUS.SYNC it clocks the request signal into a D flip flop which we willcall REQ.SYNC.  When -XBUS.EXTGRANT.IN goes low, the device asserts -XBUS.EXTGRANT.OUTunless it has either the REQ.SYNC flip flop set, or is already the bus master.  Atthe next falling edge of -XBUS.SYNC the device which has both -XBUS.EXTGRANT.IN andREQ.SYNC set becomes bus master.  The device should immediately assert -XBUS.BUSY andmay immediately begin asserting address lines for a transfer.  -XBUS.BUSY may be droppedasynchronously, after the slave device drops -XBUS.ACK in response to the master's request.‰The -XBUS.EXTGRANT.IN signal must be terminated with a resistive pullup of 180 ohmsto +5 volts within each device which does not simply connect it to -XBUS.EXTGRANT.OUT.Signal review:data lines:-XBUS0 through -XBUS31‰‰32 data lines, low when data is a one-XBUS.PAR‰‰‰parity of the 32 data lines.  Required for writes-XBUS.IGNPAR‰‰‰ignore parity signal, may be asserted by any‰‰‰‰device for a readaddress lines:-XADDR0 through -XADDR21‰22 address lines, low for address bit a one-XADDR.PAR‰‰‰<<this needs to be decided... is this required?>>cycle control lines:-XBUS.RQ‰‰‰Asserted by the master to request a read or write‰‰‰‰Minimum of 80 ns following stable -XADDR, -XBUS.WRITE‰‰‰‰and -XBUS data-XBUS.ACK‰‰‰Asserted by the slave in response to -XBUS.RQ‰‰‰‰No delay necessary following assertion of good read data-XBUS.WR‰‰‰Asserted by the master during a write cycle.mastership control lines:-XBUS.BUSY‰‰‰Asserted when a device other than the bus interface‰‰‰‰is bus master.  Only the bus interface examines this line.‰‰‰‰Asserted on a -XBUS.SYNC clock edge, dropped asynchronously‰‰‰‰after -XBUS.ACK drops-XBUS.EXTRQ‰‰‰Asserted when a device other than the bus interface‰‰‰‰wishes to become bus master.‰‰‰‰Asserted asynchronously, may be removed asynchronously‰‰‰‰after the device becomes master, but before dropping‰‰‰‰-XBUS.BUSY-XBUS.EXTGRANT.IN‰‰The daisy-chained mastership grant signal.  Must be pulled‰‰‰‰up with 180 ohms to VCC in the device.-XBUS.EXTGRANT.OUT‰‰Asserted initially by the bus interface, synchronously‰‰‰‰with the -XBUS.SYNC edge.  The signal may be subject‰‰‰‰to synchronizer lossage, since it is a clocked‰‰‰‰version of -XBUS.EXTRQ which is not synchronous with‰‰‰‰-XBUS.SYNCMiscellaneous:-XBUS.INIT‰‰‰When low, resets all devices.  This is low during power‰‰‰‰on and off, and when the machine is reset.-XBUS.SYNC‰‰‰Synchronization clock for mastership passing and other‰‰‰‰desired purposes.‰‰‰‰Devices become bus master synchronous with the edge of‰‰‰‰this signal.  The request will normally follow the‰‰‰‰edge by 80 ns.-XBUS.INTR‰‰‰Driving this low requests an interrupt.‰‰‰‰All devices are required to initialize to a non-interrupt‰‰‰‰enable condition, and are required to have interrupt‰‰‰‰enable and disable bits which can selectively enable‰‰‰‰interrupts from that device.  The "requesting interrupt"‰‰‰‰state must be readable in one of the device control‰‰‰‰register bits.XBUS.POWER.OK‰‰‰This line is HIGH when power is stable.  It remains low‰‰‰‰for <<xx>> seconds after power comes on, and goes low‰‰‰‰<<xx>> seconds before power is turned off.Œ********  UNIBUS    ********‰‰‰******** MODIFIED UNIBUS (11/34)  ********AA‰INIT L‰‰+5‰‰‰ --‰‰ --AB‰INTR L‰‰(gnd)‰‰‰ -- ‰‰TEST POINTAC‰D00‰‰GND‰‰‰ -- ‰‰ --AD‰D02‰‰D01‰‰‰ -- ‰‰ --AE‰D04‰‰D03‰‰‰ -- ‰‰ --AF‰D06 ‰‰D05‰‰‰ -- ‰‰ --AH‰D08‰‰D07‰‰‰ -- ‰‰ --AJ‰D10‰‰D09‰‰‰ -- ‰‰ --AK‰D12‰‰D11‰‰‰ -- ‰‰ --AL‰D14‰‰D13‰‰‰ -- ‰‰ --AM‰PA‰‰D15‰‰‰ -- ‰‰ --AN‰(gnd)‰‰PB‰‰‰PAR P1 ‰‰ --AP‰(gnd)‰‰BBSY‰‰‰PAR P0 ‰‰ --AR‰(gnd)‰‰SACK‰‰‰+15 BATT ‰ --AS‰(gnd)‰‰NPR‰‰‰-15 BATT‰ --AT‰(gnd)‰‰BR7‰‰‰ --‰ ‰ --AU‰NPG‰‰BR6‰‰‰+20 (CORE) ‰ --AV‰BG7‰‰(gnd)‰‰‰+20 (CORE)‰+20 (CORE)BA‰BG6‰‰+5‰‰‰RESV BUS‰ --BB‰BG5‰‰(gnd)‰‰‰RESV PIN‰ --BC‰BR5‰‰(gnd)‰‰‰ --‰‰ --BD‰(gnd)‰‰BR4‰‰‰+5 BATT‰‰ --BE‰(gnd)‰‰BG4‰‰‰INT SSYN‰PAR DETBF‰ACLO ‰‰DCLO‰‰‰ --‰‰ --BH‰A01‰‰A00‰‰‰ --‰‰ --BJ‰A03‰‰A02‰‰‰ --‰‰ --BK‰A05‰‰A04‰‰‰ --‰‰ --BL‰A07‰‰A06‰‰‰ --‰‰ --BM‰A09‰‰A08‰‰‰ --‰‰ --BN‰A11 ‰‰A10‰‰‰ --‰‰ --BP‰A13‰‰A12‰‰‰ --‰‰ --BR‰A15‰‰A14‰‰‰ --‰‰ --BS‰A17‰‰A16‰‰‰ --‰‰ --BT‰(gnd)‰‰C1‰‰‰ --‰‰ --BU‰SSYN‰‰C0‰‰‰ --‰‰ --BV‰MSYN‰‰(gnd)‰‰‰ --‰‰-5 (CORE)Œ‰OUR MODIFIED "SPC" SLOT‰‰‰‰ 11/34 SPC SLOTCA‰NPG IN‰‰+5‰‰‰ --‰‰ --CB‰NPG OUT‰‰-5‰‰‰ --‰‰ --CC‰‰‰(gnd)‰‰‰PA‰‰ --CD‰‰‰D15‰‰‰LINE CLOCK‰ --CE‰‰‰D14‰‰‰TP‰‰ --CF‰(gnd)‰‰D13‰‰‰TP‰‰ --CH‰D11‰‰D12‰‰‰ --‰‰ --CJ‰‰‰D10‰‰‰AINT B‰‰ --CK‰‰‰D9‰‰‰TP‰‰ --CL‰‰‰D8‰‰‰AINT ENB B‰ --CM‰‰‰D7‰‰‰TP‰‰ --CN‰(gnd)‰‰D4‰‰‰DCLO‰‰ --CP‰‰‰D5‰‰‰HALT REQ‰ --CR‰‰‰D1‰‰‰HALT GRT‰ --CS‰‰‰D0‰‰‰PB‰‰ --CT‰(gnd)‰‰D3‰‰‰ --‰‰ --CU‰‰‰D2‰‰‰+15/+8‰‰ --CV‰‰‰D6‰‰‰ACLO‰‰ --DA‰‰‰+5‰‰‰TP‰‰ --DB‰‰‰-5‰‰‰TP‰‰ --DC‰‰‰(gnd)‰‰‰A SEL6‰‰ --DD‰‰‰BR7‰‰‰A OUT LOW‰ --DE‰‰‰BR6‰‰‰A SEL4‰‰ --DF‰(gnd)‰‰BR5‰‰‰A SEL0‰‰ --DH‰‰‰BR4‰‰‰A IN‰‰ --DJ‰‰‰‰‰‰A SEL2‰‰A BR OUTDK‰‰‰BG7 IN‰‰‰A OUT‰‰ --DL‰BUS INIT‰ " OUT‰‰‰ --‰‰ --DM‰‰‰BG6 IN‰‰‰A INT ENB A‰ --DN‰(gnd)‰‰ " OUT‰‰‰A INT A‰‰ --DP‰‰‰BG5 IN‰‰‰TP‰‰ --DR‰‰‰ " OUT‰‰‰TP‰‰ --DS‰‰‰BG4 IN‰‰‰TP‰‰ --DT‰(gnd)‰‰ " OUT‰‰‰ --‰‰ --DU‰‰‰‰‰‰TP‰‰A BG INDV‰‰‰‰‰‰A SSYN IN H‰A BG OUTEA‰‰‰+5‰‰‰ --‰‰ --EB‰‰‰-5‰‰‰A SSYN IN H‰ --EC‰A12‰‰(gnd)‰‰‰ --‰‰ --ED‰A17‰‰A15‰‰‰ --‰‰ --EE‰MSYN‰‰A16‰‰‰ --‰‰ --EF‰A02‰‰C1‰‰‰ --‰‰ --EH‰A01‰‰A00‰‰‰ --‰‰ --EJ‰SSYN‰‰C0‰‰‰ --‰‰ --EK‰A14‰‰A13‰‰‰ --‰‰ --EL‰A11‰‰‰‰‰ --‰‰TPEM‰‰‰(gnd)‰‰‰A IN‰‰A OUT HIGHEN‰(gnd)‰‰A08‰‰‰A OUT LOW‰ --EP‰A10‰‰A07‰‰‰ --‰‰ --ER‰A09‰‰‰‰‰ --‰‰A SEL4ES‰‰‰(gnd)‰‰‰A SEL6‰‰A SEL0ET‰(gnd)‰‰‰‰‰ --‰‰A SEL2EU‰A06‰‰A04‰‰‰ --‰‰ --EV‰A05‰‰A03‰‰‰ --‰‰ --FA‰‰‰+5‰‰‰A BG OUT‰ --FB‰‰‰-5‰‰‰A BG IN‰‰ --FC‰[SSYN]‰‰(gnd)‰‰‰SSYN‰‰ --FD‰BBSY‰‰[D02]‰‰‰ --‰‰(F01 N1)FE‰‰‰[D06]‰‰‰(F01 V2)‰D02FF‰[D05]‰‰‰‰‰D05‰‰D06FH‰[D07]‰‰‰‰‰D07‰‰A INT ENB BFJ‰NPR‰‰‰‰‰ --‰‰ --FK‰[D08]‰‰‰‰‰D08‰‰A INT BFL‰[D03]‰‰‰‰‰D03‰‰(F01 L2)FM‰INTR‰‰‰‰‰ --‰‰(FO1 M2)FN‰(gnd)‰‰[D04]‰‰‰(F01 N1)‰D04FP‰‰‰‰‰‰A BR OUT‰(F01 P2)FR‰‰‰‰‰‰(F01 L2)‰(F01 N1)FS‰‰‰‰‰‰(F01 M2)‰(F01 P2)FT‰(gnd)‰‰SACK‰‰‰ --‰‰ --FU‰‰‰‰‰‰A INT A‰‰A BR OUTFV‰‰‰‰‰‰A INT ENB A‰(F01 V2)   [BRACKETED SIGNALS] INDICATE ONES THAT MAY NEED TO BE ADDED FOR COMPLETE SPC COMPATABLILITYŒ ‰‰SLOT 11‰ BUS INTERFACE SLOT ‰‰‰‰‰‰XBUSAA ‰-XBUS35‰+5AB ‰-XBUS34‰-5AC ‰-XBUS33‰GNDAD ‰-XBUS32‰‰-XBUS31‰‰‰The XBUS on paddles A,B is identicalAE ‰-XBUS30‰‰-XBUS29‰‰‰to the pin layout of the interface cardAF ‰GND‰‰-XBUS28AH ‰-XBUS27‰‰-XBUS26AJ ‰-XBUS25‰‰-XBUS24AK ‰-XBUS23‰‰-XBUS22AL ‰-XBUS21‰‰-XBUS20AM ‰-XBUS19‰‰-XBUS18AN ‰GND‰‰-XBUS17AP ‰-XBUS16‰‰-XBUS15AR ‰-XBUS14‰‰-XBUS13AS ‰-XBUS12‰‰-XBUS11AT ‰GND‰‰-XBUS10AU ‰-XBUS9‰‰-XBUS8AV ‰-XBUS7‰‰-XBUS6 BA ‰-XBUS5‰‰+5BB ‰-XBUS4‰‰-5BC ‰-XBUS3‰‰GNDBD ‰-XBUS2‰‰-XBUS1BE ‰-XBUS0‰‰-XBUS.PARBF ‰GND‰‰-XADDR.PARBH ‰-XADDR21‰-XADDR20BJ ‰-XADDR19‰-XADDR18BK ‰-XADDR17‰-XADDR16BL ‰-XADDR15‰-XADDR14BM ‰-XADDR13‰-XADDR12BN ‰GND‰‰-XADDR11BP ‰-XADDR10‰-XADDR9BR ‰-XADDR8‰‰-XADDR7BS ‰-XADDR6‰‰-XADDR5BT ‰GND‰‰-XADDR4BU ‰-XADDR3‰‰-XADDR2BV ‰-XADDR1‰‰-XADDR0 Œ ‰   SLOT 11‰‰‰  SLOT 15-18‰BUS INTERFACE SLOT ‰‰TV CARD CONNECTIONS‰XBUSCA ‰NPG IN‰‰+5‰‰[NPG JMP]‰--‰‰‰+5CB ‰NPG OUT‰‰-5‰‰[NPG JMP]‰‰‰‰-5CC ‰-XBUS.RQ‰GND‰‰‰‰‰‰‰GNDCD ‰-XBUS.ACK‰D15‰‰‰‰‰‰‰-XBUS.RQCE ‰-XBUS.WR‰D14‰‰SELECT‰‰‰‰‰-XBUS.ACKCF ‰GND‰‰D13‰‰VIDEO OUT (GND!)‰‰‰-XBUS.WRCH ‰D11‰‰D12‰‰‰‰    -XBUS.EXTGRANT.IN‰-XBUS.IGNPARCJ ‰-XBUS.IGNPAR‰D10‰‰SR IN 0‰‰    -XBUS.EXTGRANT.OUT ‰-XBUS.INITCK ‰-XBUS.INIT‰D9‰‰SR IN 1‰‰‰‰‰-XBUS.EXTRQCL ‰-XBUS.EXTRQ‰D8‰‰SR IN 2‰‰‰‰‰-XBUS.BUSYCM ‰-XBUS.BUSY‰D7‰‰SR IN 3‰‰‰‰‰-XBUS.SYNCCN ‰GND‰‰D4‰‰‰‰‰‰‰--CP ‰-XBUS.SYNC‰D5‰‰‰‰‰‰‰-XBUS.INTRCR ‰--‰‰D1‰‰‰‰‰‰CS ‰-XBUS.INTR‰D0‰‰‰‰‰‰CT ‰GND‰‰D3CU ‰--‰‰D2‰‰‰‰‰‰CV   -XBUS.EXTGRANT.OUT‰D6‰‰‰‰‰‰DA ‰‰‰+5‰‰‰‰‰(-- means bussed through,DB ‰‰‰-5‰‰‰‰‰ otherwise pin uncommitted)DC ‰‰‰GNDDD ‰‰‰BR7‰‰SR OUT 0DE ‰‰‰BR6‰‰SR OUT 1DF ‰GND‰‰BR5‰‰SR OUT 2 (GND!)DH ‰‰‰BR4‰‰SR OUT 3DJ DK ‰‰‰BG7 IN‰‰‰‰[BG7 JMP]DL‰BUS INIT‰BG7 OUT‰‰‰‰[BG7 JMP]DM ‰‰‰BG6 IN‰‰‰‰[BG6 JMP]DN ‰GND‰‰BG6 OUT‰‰‰‰[BG6 JMP]DP ‰‰‰BG5 IN‰‰+12V‰‰[BG5 JMP]DR ‰‰‰BG5 OUT‰‰+12V‰‰[BG5 JMP]DS ‰‰‰BG4 IN‰‰+12V‰‰[BG4 JMP]DT ‰GND‰‰BG4 OUT‰‰‰‰[BG4 JMP]DU DV  EA ‰‰‰+5EB ‰‰‰-5EC ‰A12‰‰GNDED ‰A17‰‰A15EE ‰MSYN‰‰A16EF ‰A2‰‰C1EH ‰A1‰‰A0EJ ‰SSYN‰‰C0EK ‰A14‰‰A13EL ‰A11EM EN ‰GND‰‰A8EP ‰A10‰‰A7ER ‰A9ES ET ‰GNDEU ‰A6‰‰A4EV ‰A5‰‰A3 FA ‰‰‰+5FB ‰‰‰-5FC‰‰‰GNDFD ‰BBSY‰‰‰FE ‰‰‰FF ‰GNDFH ‰FJ ‰NPRFK ‰FL ‰FM ‰INTRFN ‰GND‰‰FP FR FS FT ‰GND‰‰SACKFU FV Œ‰MEM CONTROL CARDCA‰--‰‰+5CB‰--‰‰-5CC‰--‰‰GNDCD‰--‰‰-XBUS.RQCE‰‰‰-XBUS.ACKCF‰GND‰‰-XBUS.WRCH‰‰‰-XBUS.IGNPARCJ‰‰‰-XBUS.INITCK‰‰‰-XBUS.EXTRQCL‰‰‰-XBUS.BUSYCM‰‰‰-XBUS.SYNCCN‰GND‰‰--CP‰‰‰-XBUS.INTRCR‰‰‰--CS‰‰‰--CT‰GND‰‰--CU‰‰‰--CV‰‰‰--DA‰--‰‰+5DB‰--‰‰-5DC‰--‰‰GNDDD‰--‰‰MADR 21DE‰‰‰MADR 20DF‰GND‰‰MADR 19DH‰‰‰MADR 18DJ‰‰‰MADR 17DK‰‰‰MADR 16DL‰‰‰MADR 15DM‰‰‰MADR 14DN‰GND‰‰MADR 13DP‰+12‰‰MADR 12DR‰+12‰‰MADR 11DS‰+12‰‰MADR 10DT‰GND‰‰MADR 9DU‰‰‰MADR 8DV‰‰‰MADR 7EA‰MADR 6‰‰+5EB‰MADR 5‰‰-5EC‰MADR 4‰‰GNDED‰MADR 3‰‰MADR 2‰‰(-- Means bus thru, otherwise pin is uncommitted)EE‰MEML 21‰MADR 1‰‰( These signals are wire wrapped to the left busses)EF‰GND‰‰MADR 0EH‰MEML 20‰MEM RQEJ‰MEML 19‰MEM ACK(?)EK‰MEML 18‰MEM WREL‰MEML 17‰MEM REFRESHEM‰MEML 16‰MEM PAGE MODE(?)EN‰GND‰‰MEMR 21EP‰MEML 15‰MEMR 20ER‰MEML 14‰MEMR 19ES‰MEML 13‰MEMR 18ET‰GND‰‰MEMR 17EU‰MEML 12‰MEMR 16EV‰MEML 11‰MEMR 15FA‰--‰‰+5FB‰--‰‰-5FC‰--‰‰GNDFD‰--‰‰MEMR 14FE‰MEML 10‰MEMR 13FF‰GND‰‰MEMR 12FH‰MEML 9‰‰MEMR 11FJ‰MEML 8‰‰MEMR 10FK‰MEML 7‰‰MEMR 9FL‰MEML 6‰‰MEMR 8FM‰MEML 5‰‰MEMR 7FN‰GND‰‰MEMR 6FP‰MEML 4‰‰MEMR 5FR‰MEML 3‰‰MEMR 4FS‰MEML 2‰‰MEMR 3FT‰GND‰‰MEMR 2FU‰MEML 1‰‰MEMR 1FV‰MEML 0‰‰MEMR 0Œ‰‰ROW A---------------------------------------------A1‰‰11-------------------------32B1‰‰11-------------------------32C1‰‰11-------------------------32D1‰‰11-------------------------32E1‰‰11-------------------------32F1‰‰11-------------------------32H1‰‰11-------------------------32J1‰‰11-------------------------32K1‰‰11-------------------------32L1‰‰11-------------------------32M1‰‰11-------------------------32N1‰‰11-------------------------32P1‰‰11-------------------------32R1‰‰11-------------------------32S1‰‰11-------------------------32T1‰1----------------------------------32U1‰‰11-------------------------32V1‰‰11-------------------------32A2‰+5 ------------------------------- +5B2‰1----------------------------------32C2‰1----------------------------------32D2‰‰11-------------------------32E2‰‰11-------------------------32F2‰‰11-------------------------32H2‰‰11-------------------------32J2‰‰11-------------------------32K2‰‰11-------------------------32L2‰‰11-------------------------32M2‰‰11-------------------------32N2‰‰11-------------------------32P2‰‰11-------------------------32R2‰‰11-------------------------32S2‰‰11-------------------------32T2‰‰11-------------------------32U2‰‰11-------------------------32V2‰‰11-------------------------32Œ‰‰ROW B---------------------------------------------A1‰‰11-------------------------32B1‰‰11-------------------------32C1‰‰11-------------------------32D1‰‰11-------------------------32E1‰‰11-------------------------32F1‰‰11-------------------------32H1‰‰11-------------------------32J1‰‰11-------------------------32K1‰‰11-------------------------32L1‰‰11-------------------------32M1‰‰11-------------------------32N1‰‰11-------------------------32P1‰‰11-------------------------32R1‰‰11-------------------------32S1‰‰11-------------------------32T1‰1----------------------------------32U1‰‰11-------------------------32V1‰‰11-------------------------32A2‰+5 ------------------------------- +5B2‰1----------------------------------32C2‰1----------------------------------32D2‰‰11-------------------------32E2‰‰11-------------------------32F2‰‰11-------------------------32H2‰‰11-------------------------32J2‰‰11-------------------------32K2‰‰11-------------------------32L2‰‰11-------------------------32M2‰‰11-------------------------32N2‰‰11-------------------------32P2‰‰11-------------------------32R2‰‰11-------------------------32S2‰‰11-------------------------32T2‰‰11-------------------------32U2‰‰11-------------------------32V2‰‰11-------------------------32Œ‰‰ROW C---------------------------------------------A1‰‰12-18‰19-22‰23-26‰27-32B1‰‰12-18‰19-22‰23-26‰27-32C1‰‰12-18‰19-22‰23-26‰27-32D1‰‰12-18‰19-22‰23-26‰27-32E1F1‰1----------------------------------32H1‰1-11J1K1L1M1N1‰1----------------------------------32P1R1S1T1‰1----------------------------------32U1V1A2‰+5 ------------------------------- +5B2‰1----------------------------------32C2‰1----------------------------------32D2‰1-11‰12-------------------------32E2‰1-11‰12-------------------------32F2‰1-11‰12-------------------------32H2‰1-11‰12-------------------------32J2‰1-11‰12-------------------------32K2‰1-11‰12-------------------------32L2‰1-11‰12-------------------------32M2‰1-11‰12-------------------------32N2‰1-11‰12-------------------------32P2‰1-11‰12-------------------------32R2‰1-11‰12-18‰19-22‰23-26‰27-32S2‰1-11‰12-18‰19-22‰23-26‰27-32T2‰1-11‰12-18‰19-22‰23-26‰27-32U2‰1-11‰12-18‰19-22‰23-26‰27-32V2‰1-11‰12-18‰19-22‰23-26‰27-32Œ‰‰ROW D---------------------------------------------A1‰‰12-18‰19-22‰23-26‰27-32B1‰‰12-18‰19-22‰23-26‰27-32C1‰‰12-18‰19-22‰23-26‰27-32D1‰‰12-18‰19-22‰23-26‰27-32E1F1‰1----------------------------------32H1J1K1L1M1N1‰1----------------------------------32P1R1S1T1‰1----------------------------------32U1V1A2‰+5 ------------------------------- +5B2‰1----------------------------------32C2‰1----------------------------------32D2‰1-11‰12-18‰19-22‰23-26‰27-32E2‰1-11‰12-18‰19-22‰23-26‰27-32F2‰1-11‰12-18‰19-22‰23-26‰27-32H2‰1-11‰12-18‰19-22‰23-26‰27-32J2‰‰12-18‰19-22‰23-26‰27-32K2‰‰12-18‰19-22‰23-26‰27-32L2‰‰12-18‰19-22‰23-26‰27-32M2‰‰12-18‰19-22‰23-26‰27-32N2‰‰12-18‰19-22‰23-26‰27-32P2‰‰12-18‰19-22‰23-26‰27-32R2‰‰12-18‰19-22‰23-26‰27-32S2‰‰12-18‰19-22‰23-26‰27-32T2‰‰12-18‰19-22‰23-26‰27-32U2‰‰12-18‰19-22‰23-26‰27-32V2‰‰12-18‰19-22‰23-26‰27-32Œ‰‰ROW E---------------------------------------------A1‰‰12-18‰19-22‰23-26‰27-32B1‰‰12-18‰19-22‰23-26‰27-32C1‰1-11‰12-18‰19-22‰23-26‰27-32D1‰1-11‰12-18‰19-22‰23-26‰27-32E1‰1-11F1‰1-11‰12-------------------------32H1‰1-11J1‰1-11K1‰1-11L1‰1-11M1N1‰1----------------------------------32P1‰1-11R1‰1-11S1T1‰1----------------------------------32U1‰1-11V1‰1-11A2‰+5 ------------------------------- +5B2‰1----------------------------------32C2‰1----------------------------------32D2‰1-11‰12-18‰19-22‰23-26‰27-32E2‰1-11‰12-18‰19-22‰23-26‰27-32F2‰1-11‰12-18‰19-22‰23-26‰27-32H2‰1-11‰12-18‰19-22‰23-26‰27-32J2‰1-11‰12-18‰19-22‰23-26‰27-32K2‰1-11‰12-18‰19-22‰23-26‰27-32L2‰‰12-18‰19-22‰23-26‰27-32M2‰‰12-18‰19-22‰23-26‰27-32N2‰1-11‰12-18‰19-22‰23-26‰27-32P2‰1-11‰12-18‰19-22‰23-26‰27-32R2‰‰12-18‰19-22‰23-26‰27-32S2‰‰12-18‰19-22‰23-26‰27-32T2‰‰12-18‰19-22‰23-26‰27-32U2‰1-11‰12-18‰19-22‰23-26‰27-32V2‰1-11‰12-18‰19-22‰23-26‰27-32Œ‰‰ROW F---------------------------------------------A1‰‰12-18‰19-22‰23-26‰27-32B1‰‰12-18‰19-22‰23-26‰27-32C1‰‰12-18‰19-22‰23-26‰27-32D1‰1-11‰12-18‰19-22‰23-26‰27-32E1F1‰‰12-------------------------32H1J1‰1-11K1L1M1‰1-11N1‰1----------------------------------32P1R1S1T1‰1----------------------------------32U1V1A2‰+5 ------------------------------- +5B2‰1----------------------------------32C2‰1----------------------------------32D2‰‰12-18‰19-22‰23-26‰27-32E2‰‰12-18‰19-22‰23-26‰27-32F2‰‰12-18‰19-22‰23-26‰27-32H2‰‰12-18‰19-22‰23-26‰27-32J2‰‰12-18‰19-22‰23-26‰27-32K2‰‰12-18‰19-22‰23-26‰27-32L2‰‰12-18‰19-22‰23-26‰27-32M2‰‰12-18‰19-22‰23-26‰27-32N2‰‰12-18‰19-22‰23-26‰27-32P2‰‰12-18‰19-22‰23-26‰27-32R2‰‰12-18‰19-22‰23-26‰27-32S2‰‰12-18‰19-22‰23-26‰27-32T2‰1-11‰12-18‰19-22‰23-26‰27-32U2‰‰12-18‰19-22‰23-26‰27-32V2‰‰12-18‰19-22‰23-26‰27-32   