dlx_basis
============
asip04@i80labpc02:~/LabASIP/Session5/ASIPMeisterProjects/dlx_basis/Applications/SW_Pipeline:$make sim
-----------------------------------------------
Transforming file "Bubblesort_LCD_forSW.s" for target SIMULATION.
-----------------------------------------------
-----------------------------------------------
Assembling/Linking for target SIMULATION:
-----------------------------------------------
Creating combined files.
STACK_START:			0xFFFFC
extendAssemblerDescriptionFile:	Assembler Description File successfully extended.
Copying files to 'i80pc06' to execute the assembler:
pas                                                                                                                                                                        100%  283KB 283.4KB/s   00:00    
dlx_basis_extended_noGPR.des                                                                                                                                               100%   17KB  17.3KB/s   00:00    
SW_Pipeline.asm                                                                                                                                                            100%   95KB  94.9KB/s   00:00    
SW_Pipeline.out                                                                                                                                                            100%  198KB 198.0KB/s   00:00    
pasError.txt                                                                                                                                                               100% 9399     9.2KB/s   00:00    
scanForSymbols:			0 Undefined or Multiple Defined Symbols found
extendDMfile:			0 gaps in TestData.DM found.
FINISHED ASSEMBLING/LINKING for target SIMULATION.
-----------------------------------------------

make: Achtung: Datei »BUILD_SIM/TestData.DM« hat Änderungsdatum 0,0024 s in der Zukunft
make: Warnung: Mit der Uhr stimmt etwas nicht. 
         Der Bauauftrag könnte unvollständig sein.
asip04@i80labpc02:~/LabASIP/Session5/ASIPMeisterProjects/dlx_basis/Applications/SW_Pipeline:$make dlxsim
-----------------------------------------------
Starting dlxsim:
-----------------------------------------------
/Software/epp/dlxsim_Laboratory/dlxsim -fBUILD_SIM/SW_Pipeline.dlxsim -da0 -pd4
Biggest used address for Text Section (word aligned): 0x46b4
Biggest used address for Data Section (word aligned): 0x47dc
(dlxsim) go
PUTC: I       73        0x49      
PUTC: n       110       0x6e      
PUTC: i       105       0x69      
PUTC: t       116       0x74      
PUTC: i       105       0x69      
PUTC: a       97        0x61      
PUTC: l       108       0x6c      
PUTC: i       105       0x69      
PUTC: s       115       0x73      
PUTC: e       101       0x65      
PUTC:         32        0x20      
PUTC: a       97        0x61      
PUTC: r       114       0x72      
PUTC: r       114       0x72      
PUTC: a       97        0x61      
PUTC: y       121       0x79      
PUTC: .       46        0x2e      
PUTC: .       46        0x2e      
PUTC: .       46        0x2e      
PUTC: CR      13        0x0d      
PUTC: LF      10        0x0a      
PUTC: A       65        0x41      
PUTC: r       114       0x72      
PUTC: r       114       0x72      
PUTC: a       97        0x61      
PUTC: y       121       0x79      
PUTC: :       58        0x3a      
PUTC: CR      13        0x0d      
PUTC: LF      10        0x0a      

WARNING: In cycle 4317 the Load-Command at instruction memory address "inttostr+0x9c (0x1e5c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 4898 the Load-Command at instruction memory address "l_string_8+0x28 (0x221c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 5073 the Load-Command at instruction memory address "l_string_8+0x28 (0x221c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 4       52        0x34      
PUTC: 5       53        0x35      
PUTC:         32        0x20      

WARNING: In cycle 5973 the Load-Command at instruction memory address "inttostr+0x9c (0x1e5c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 6554 the Load-Command at instruction memory address "l_string_8+0x28 (0x221c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 6729 the Load-Command at instruction memory address "l_string_8+0x28 (0x221c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 7       55        0x37      
PUTC: 5       53        0x35      
PUTC:         32        0x20      

WARNING: In cycle 7778 the Load-Command at instruction memory address "inttostr+0x9c (0x1e5c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 8611 the Load-Command at instruction memory address "l_string_8+0x28 (0x221c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 8786 the Load-Command at instruction memory address "l_string_8+0x28 (0x221c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 8961 the Load-Command at instruction memory address "l_string_8+0x28 (0x221c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 3       51        0x33      
PUTC: 4       52        0x34      
PUTC: 2       50        0x32      
PUTC:         32        0x20      

WARNING: In cycle 10055 the Load-Command at instruction memory address "inttostr+0x9c (0x1e5c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 10636 the Load-Command at instruction memory address "l_string_8+0x28 (0x221c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 10811 the Load-Command at instruction memory address "l_string_8+0x28 (0x221c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 5       53        0x35      
PUTC: 4       52        0x34      
PUTC:         32        0x20      

WARNING: In cycle 11864 the Load-Command at instruction memory address "inttostr+0x9c (0x1e5c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 12193 the Load-Command at instruction memory address "l_string_8+0x28 (0x221c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 7       55        0x37      
PUTC:         32        0x20      

WARNING: In cycle 13201 the Load-Command at instruction memory address "inttostr+0x9c (0x1e5c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 13782 the Load-Command at instruction memory address "l_string_8+0x28 (0x221c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 13957 the Load-Command at instruction memory address "l_string_8+0x28 (0x221c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 8       56        0x38      
PUTC: 6       54        0x36      
PUTC:         32        0x20      

WARNING: In cycle 15006 the Load-Command at instruction memory address "inttostr+0x9c (0x1e5c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 15587 the Load-Command at instruction memory address "l_string_8+0x28 (0x221c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 15762 the Load-Command at instruction memory address "l_string_8+0x28 (0x221c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 9       57        0x39      
PUTC: 2       50        0x32      
PUTC:         32        0x20      

WARNING: In cycle 16811 the Load-Command at instruction memory address "inttostr+0x9c (0x1e5c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 17644 the Load-Command at instruction memory address "l_string_8+0x28 (0x221c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 17819 the Load-Command at instruction memory address "l_string_8+0x28 (0x221c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 17994 the Load-Command at instruction memory address "l_string_8+0x28 (0x221c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 2       50        0x32      
PUTC: 3       51        0x33      
PUTC: 5       53        0x35      
PUTC:         32        0x20      
PUTC: CR      13        0x0d      
PUTC: LF      10        0x0a      

WARNING: In cycle 19274 the Load-Command at instruction memory address "inttostr+0x9c (0x1e5c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 19603 the Load-Command at instruction memory address "l_string_8+0x28 (0x221c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 4       52        0x34      
PUTC:         32        0x20      

WARNING: In cycle 20611 the Load-Command at instruction memory address "inttostr+0x9c (0x1e5c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 21192 the Load-Command at instruction memory address "l_string_8+0x28 (0x221c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 21367 the Load-Command at instruction memory address "l_string_8+0x28 (0x221c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 4       52        0x34      
PUTC: 2       50        0x32      
PUTC:         32        0x20      

WARNING: In cycle 22416 the Load-Command at instruction memory address "inttostr+0x9c (0x1e5c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 22997 the Load-Command at instruction memory address "l_string_8+0x28 (0x221c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 23172 the Load-Command at instruction memory address "l_string_8+0x28 (0x221c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 9       57        0x39      
PUTC: 9       57        0x39      
PUTC:         32        0x20      

WARNING: In cycle 24221 the Load-Command at instruction memory address "inttostr+0x9c (0x1e5c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 24802 the Load-Command at instruction memory address "l_string_8+0x28 (0x221c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 24977 the Load-Command at instruction memory address "l_string_8+0x28 (0x221c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 7       55        0x37      
PUTC: 8       56        0x38      
PUTC:         32        0x20      

WARNING: In cycle 26030 the Load-Command at instruction memory address "inttostr+0x9c (0x1e5c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 26611 the Load-Command at instruction memory address "l_string_8+0x28 (0x221c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 26786 the Load-Command at instruction memory address "l_string_8+0x28 (0x221c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 6       54        0x36      
PUTC: 3       51        0x33      
PUTC:         32        0x20      

WARNING: In cycle 27839 the Load-Command at instruction memory address "inttostr+0x9c (0x1e5c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 28672 the Load-Command at instruction memory address "l_string_8+0x28 (0x221c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 28847 the Load-Command at instruction memory address "l_string_8+0x28 (0x221c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 29022 the Load-Command at instruction memory address "l_string_8+0x28 (0x221c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 3       51        0x33      
PUTC: 5       53        0x35      
PUTC: 2       50        0x32      
PUTC:         32        0x20      

WARNING: In cycle 30116 the Load-Command at instruction memory address "inttostr+0x9c (0x1e5c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 30697 the Load-Command at instruction memory address "l_string_8+0x28 (0x221c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 30872 the Load-Command at instruction memory address "l_string_8+0x28 (0x221c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 2       50        0x32      
PUTC: 1       49        0x31      
PUTC:         32        0x20      

WARNING: In cycle 31925 the Load-Command at instruction memory address "inttostr+0x9c (0x1e5c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 32758 the Load-Command at instruction memory address "l_string_8+0x28 (0x221c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 32933 the Load-Command at instruction memory address "l_string_8+0x28 (0x221c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 33108 the Load-Command at instruction memory address "l_string_8+0x28 (0x221c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 6       54        0x36      
PUTC: 3       51        0x33      
PUTC: 4       52        0x34      
PUTC:         32        0x20      
PUTC: CR      13        0x0d      
PUTC: LF      10        0x0a      

WARNING: In cycle 34388 the Load-Command at instruction memory address "inttostr+0x9c (0x1e5c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 34717 the Load-Command at instruction memory address "l_string_8+0x28 (0x221c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 6       54        0x36      
PUTC:         32        0x20      

WARNING: In cycle 35725 the Load-Command at instruction memory address "inttostr+0x9c (0x1e5c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 36306 the Load-Command at instruction memory address "l_string_8+0x28 (0x221c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 36481 the Load-Command at instruction memory address "l_string_8+0x28 (0x221c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 7       55        0x37      
PUTC: 7       55        0x37      
PUTC:         32        0x20      

WARNING: In cycle 37530 the Load-Command at instruction memory address "inttostr+0x9c (0x1e5c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 38363 the Load-Command at instruction memory address "l_string_8+0x28 (0x221c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 38538 the Load-Command at instruction memory address "l_string_8+0x28 (0x221c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 38713 the Load-Command at instruction memory address "l_string_8+0x28 (0x221c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 3       51        0x33      
PUTC: 4       52        0x34      
PUTC: 6       54        0x36      
PUTC:         32        0x20      

WARNING: In cycle 39807 the Load-Command at instruction memory address "inttostr+0x9c (0x1e5c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 40388 the Load-Command at instruction memory address "l_string_8+0x28 (0x221c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 40563 the Load-Command at instruction memory address "l_string_8+0x28 (0x221c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 2       50        0x32      
PUTC: 3       51        0x33      
PUTC:         32        0x20      
PUTC: CR      13        0x0d      
PUTC: LF      10        0x0a      
PUTC: B       66        0x42      
PUTC: u       117       0x75      
PUTC: b       98        0x62      
PUTC: b       98        0x62      
PUTC: l       108       0x6c      
PUTC: e       101       0x65      
PUTC: S       83        0x53      
PUTC: o       111       0x6f      
PUTC: r       114       0x72      
PUTC: t       116       0x74      
PUTC: :       58        0x3a      
PUTC:         32        0x20      
PUTC: s       115       0x73      
PUTC: o       111       0x6f      
PUTC: r       114       0x72      
PUTC: t       116       0x74      
PUTC: i       105       0x69      
PUTC: n       110       0x6e      
PUTC: g       103       0x67      
PUTC: .       46        0x2e      
PUTC: .       46        0x2e      
PUTC: .       46        0x2e      
PUTC: CR      13        0x0d      
PUTC: LF      10        0x0a      
PUTC: A       65        0x41      
PUTC: r       114       0x72      
PUTC: r       114       0x72      
PUTC: a       97        0x61      
PUTC: y       121       0x79      
PUTC: :       58        0x3a      
PUTC: CR      13        0x0d      
PUTC: LF      10        0x0a      

WARNING: In cycle 49853 the Load-Command at instruction memory address "inttostr+0x9c (0x1e5c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 50182 the Load-Command at instruction memory address "l_string_8+0x28 (0x221c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 4       52        0x34      
PUTC:         32        0x20      

WARNING: In cycle 51037 the Load-Command at instruction memory address "inttostr+0x9c (0x1e5c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 51366 the Load-Command at instruction memory address "l_string_8+0x28 (0x221c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 6       54        0x36      
PUTC:         32        0x20      

WARNING: In cycle 52370 the Load-Command at instruction memory address "inttostr+0x9c (0x1e5c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 52699 the Load-Command at instruction memory address "l_string_8+0x28 (0x221c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 7       55        0x37      
PUTC:         32        0x20      

WARNING: In cycle 53703 the Load-Command at instruction memory address "inttostr+0x9c (0x1e5c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 54284 the Load-Command at instruction memory address "l_string_8+0x28 (0x221c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 54459 the Load-Command at instruction memory address "l_string_8+0x28 (0x221c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 2       50        0x32      
PUTC: 1       49        0x31      
PUTC:         32        0x20      

WARNING: In cycle 55508 the Load-Command at instruction memory address "inttostr+0x9c (0x1e5c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 56089 the Load-Command at instruction memory address "l_string_8+0x28 (0x221c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 56264 the Load-Command at instruction memory address "l_string_8+0x28 (0x221c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 2       50        0x32      
PUTC: 3       51        0x33      
PUTC:         32        0x20      

WARNING: In cycle 57313 the Load-Command at instruction memory address "inttostr+0x9c (0x1e5c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 57894 the Load-Command at instruction memory address "l_string_8+0x28 (0x221c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 58069 the Load-Command at instruction memory address "l_string_8+0x28 (0x221c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 4       52        0x34      
PUTC: 2       50        0x32      
PUTC:         32        0x20      

WARNING: In cycle 59118 the Load-Command at instruction memory address "inttostr+0x9c (0x1e5c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 59699 the Load-Command at instruction memory address "l_string_8+0x28 (0x221c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 59874 the Load-Command at instruction memory address "l_string_8+0x28 (0x221c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 4       52        0x34      
PUTC: 5       53        0x35      
PUTC:         32        0x20      

WARNING: In cycle 60923 the Load-Command at instruction memory address "inttostr+0x9c (0x1e5c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 61504 the Load-Command at instruction memory address "l_string_8+0x28 (0x221c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 61679 the Load-Command at instruction memory address "l_string_8+0x28 (0x221c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 5       53        0x35      
PUTC: 4       52        0x34      
PUTC:         32        0x20      
PUTC: CR      13        0x0d      
PUTC: LF      10        0x0a      

WARNING: In cycle 62914 the Load-Command at instruction memory address "inttostr+0x9c (0x1e5c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 63495 the Load-Command at instruction memory address "l_string_8+0x28 (0x221c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 63670 the Load-Command at instruction memory address "l_string_8+0x28 (0x221c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 6       54        0x36      
PUTC: 3       51        0x33      
PUTC:         32        0x20      

WARNING: In cycle 64719 the Load-Command at instruction memory address "inttostr+0x9c (0x1e5c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 65300 the Load-Command at instruction memory address "l_string_8+0x28 (0x221c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 65475 the Load-Command at instruction memory address "l_string_8+0x28 (0x221c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 7       55        0x37      
PUTC: 5       53        0x35      
PUTC:         32        0x20      

WARNING: In cycle 66524 the Load-Command at instruction memory address "inttostr+0x9c (0x1e5c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 67105 the Load-Command at instruction memory address "l_string_8+0x28 (0x221c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 67280 the Load-Command at instruction memory address "l_string_8+0x28 (0x221c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 7       55        0x37      
PUTC: 7       55        0x37      
PUTC:         32        0x20      

WARNING: In cycle 68329 the Load-Command at instruction memory address "inttostr+0x9c (0x1e5c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 68910 the Load-Command at instruction memory address "l_string_8+0x28 (0x221c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 69085 the Load-Command at instruction memory address "l_string_8+0x28 (0x221c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 7       55        0x37      
PUTC: 8       56        0x38      
PUTC:         32        0x20      

WARNING: In cycle 70134 the Load-Command at instruction memory address "inttostr+0x9c (0x1e5c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 70715 the Load-Command at instruction memory address "l_string_8+0x28 (0x221c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 70890 the Load-Command at instruction memory address "l_string_8+0x28 (0x221c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 8       56        0x38      
PUTC: 6       54        0x36      
PUTC:         32        0x20      

WARNING: In cycle 71939 the Load-Command at instruction memory address "inttostr+0x9c (0x1e5c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 72520 the Load-Command at instruction memory address "l_string_8+0x28 (0x221c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 72695 the Load-Command at instruction memory address "l_string_8+0x28 (0x221c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 9       57        0x39      
PUTC: 2       50        0x32      
PUTC:         32        0x20      

WARNING: In cycle 73744 the Load-Command at instruction memory address "inttostr+0x9c (0x1e5c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 74325 the Load-Command at instruction memory address "l_string_8+0x28 (0x221c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 74500 the Load-Command at instruction memory address "l_string_8+0x28 (0x221c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 9       57        0x39      
PUTC: 9       57        0x39      
PUTC:         32        0x20      

WARNING: In cycle 75549 the Load-Command at instruction memory address "inttostr+0x9c (0x1e5c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 76382 the Load-Command at instruction memory address "l_string_8+0x28 (0x221c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 76557 the Load-Command at instruction memory address "l_string_8+0x28 (0x221c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 76732 the Load-Command at instruction memory address "l_string_8+0x28 (0x221c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 2       50        0x32      
PUTC: 3       51        0x33      
PUTC: 5       53        0x35      
PUTC:         32        0x20      
PUTC: CR      13        0x0d      
PUTC: LF      10        0x0a      

WARNING: In cycle 78012 the Load-Command at instruction memory address "inttostr+0x9c (0x1e5c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 78845 the Load-Command at instruction memory address "l_string_8+0x28 (0x221c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 79020 the Load-Command at instruction memory address "l_string_8+0x28 (0x221c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 79195 the Load-Command at instruction memory address "l_string_8+0x28 (0x221c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 3       51        0x33      
PUTC: 4       52        0x34      
PUTC: 2       50        0x32      
PUTC:         32        0x20      

WARNING: In cycle 80289 the Load-Command at instruction memory address "inttostr+0x9c (0x1e5c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 81122 the Load-Command at instruction memory address "l_string_8+0x28 (0x221c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 81297 the Load-Command at instruction memory address "l_string_8+0x28 (0x221c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 81472 the Load-Command at instruction memory address "l_string_8+0x28 (0x221c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 3       51        0x33      
PUTC: 4       52        0x34      
PUTC: 6       54        0x36      
PUTC:         32        0x20      

WARNING: In cycle 82566 the Load-Command at instruction memory address "inttostr+0x9c (0x1e5c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 83399 the Load-Command at instruction memory address "l_string_8+0x28 (0x221c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 83574 the Load-Command at instruction memory address "l_string_8+0x28 (0x221c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 83749 the Load-Command at instruction memory address "l_string_8+0x28 (0x221c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 3       51        0x33      
PUTC: 5       53        0x35      
PUTC: 2       50        0x32      
PUTC:         32        0x20      

WARNING: In cycle 84843 the Load-Command at instruction memory address "inttostr+0x9c (0x1e5c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 85676 the Load-Command at instruction memory address "l_string_8+0x28 (0x221c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 85851 the Load-Command at instruction memory address "l_string_8+0x28 (0x221c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 86026 the Load-Command at instruction memory address "l_string_8+0x28 (0x221c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 6       54        0x36      
PUTC: 3       51        0x33      
PUTC: 4       52        0x34      
PUTC:         32        0x20      
PUTC: CR      13        0x0d      
PUTC: LF      10        0x0a      
PUTC: A       65        0x41      
PUTC: r       114       0x72      
PUTC: r       114       0x72      
PUTC: a       97        0x61      
PUTC: y       121       0x79      
PUTC:         32        0x20      
PUTC: S       83        0x53      
PUTC: o       111       0x6f      
PUTC: r       114       0x72      
PUTC: t       116       0x74      
PUTC: e       101       0x65      
PUTC: d       100       0x64      
PUTC: :       58        0x3a      
PUTC:         32        0x20      
PUTC: Y       89        0x59      
PUTC: E       69        0x45      
PUTC: S       83        0x53      
PUTC: CR      13        0x0d      
PUTC: LF      10        0x0a      
PUTC: N       78        0x4e      
PUTC: u       117       0x75      
PUTC: m       109       0x6d      
PUTC: b       98        0x62      
PUTC: e       101       0x65      
PUTC: r       114       0x72      
PUTC:         32        0x20      
PUTC: o       111       0x6f      
PUTC: f       102       0x66      
PUTC:         32        0x20      
PUTC: c       99        0x63      
PUTC: y       121       0x79      
PUTC: c       99        0x63      
PUTC: l       108       0x6c      
PUTC: e       101       0x65      
PUTC: s       115       0x73      
PUTC:         32        0x20      
PUTC: n       110       0x6e      
PUTC: e       101       0x65      
PUTC: e       101       0x65      
PUTC: d       100       0x64      
PUTC: e       101       0x65      
PUTC: d       100       0x64      
PUTC: :       58        0x3a      
PUTC:         32        0x20      

WARNING: In cycle 89565 the Load-Command at instruction memory address "inttostr+0x9c (0x1e5c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 90650 the Load-Command at instruction memory address "l_string_8+0x28 (0x221c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 90825 the Load-Command at instruction memory address "l_string_8+0x28 (0x221c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 91000 the Load-Command at instruction memory address "l_string_8+0x28 (0x221c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 91175 the Load-Command at instruction memory address "l_string_8+0x28 (0x221c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 5       53        0x35      
PUTC: 5       53        0x35      
PUTC: 0       48        0x30      
PUTC: 6       54        0x36      
PUTC: CR      13        0x0d      
PUTC: LF      10        0x0a      
PUTC: CR      13        0x0d      
PUTC: LF      10        0x0a      
TRAP #0 received
Altogether 92,1e3(92123) cycles executed.
  0 Warnings for unresolved data dependencies printed.
  129 Warnings for successive load/store commands printed.
  0 Warnings for load/stores in the text section printed.
(dlxsim) get _array_ori 20u
_array_ori+0x00 (0x46b8):	45
_array_ori+0x04 (0x46bc):	75
_array_ori+0x08 (0x46c0):	342
_array_ori+0x0c (0x46c4):	54
_array_ori+0x10 (0x46c8):	7
_array_ori+0x14 (0x46cc):	86
_array_ori+0x18 (0x46d0):	92
_array_ori+0x1c (0x46d4):	235
_array_ori+0x20 (0x46d8):	4
_array_ori+0x24 (0x46dc):	42
_array_ori+0x28 (0x46e0):	99
_array_ori+0x2c (0x46e4):	78
_array_ori+0x30 (0x46e8):	63
_array_ori+0x34 (0x46ec):	352
_array_ori+0x38 (0x46f0):	21
_array_ori+0x3c (0x46f4):	634
_array_ori+0x40 (0x46f8):	6
_array_ori+0x44 (0x46fc):	77
_array_ori+0x48 (0x4700):	346
_array_ori+0x4c (0x4704):	23
(dlxsim) get _array 20u
_array+0x00 (0x4708):	4
_array+0x04 (0x470c):	6
_array+0x08 (0x4710):	7
_array+0x0c (0x4714):	21
_array+0x10 (0x4718):	23
_array+0x14 (0x471c):	42
_array+0x18 (0x4720):	45
_array+0x1c (0x4724):	54
_array+0x20 (0x4728):	63
_array+0x24 (0x472c):	75
_array+0x28 (0x4730):	77
_array+0x2c (0x4734):	78
_array+0x30 (0x4738):	86
_array+0x34 (0x473c):	92
_array+0x38 (0x4740):	99
_array+0x3c (0x4744):	235
_array+0x40 (0x4748):	342
_array+0x44 (0x474c):	346
_array+0x48 (0x4750):	352
_array+0x4c (0x4754):	634
(dlxsim) quit
asip04@i80labpc02:~/LabASIP/Session5/ASIPMeisterProjects/dlx_basis/Applications/SW_Pipeline:

asip04@i80labpc02:~/LabASIP/Session5/ASIPMeisterProjects/dlx_basis/Applications/SW_Pipeline:$cd ../
asip04@i80labpc02:~/LabASIP/Session5/ASIPMeisterProjects/dlx_basis/Applications:$cd ../ModelSim/
asip04@i80labpc02:~/LabASIP/Session5/ASIPMeisterProjects/dlx_basis/ModelSim:$vsim dlx_basis.mpf &
[1] 31578
asip04@i80labpc02:~/LabASIP/Session5/ASIPMeisterProjects/dlx_basis/ModelSim:$


# //  ModelSim SE 6.6d Nov  1 2010 Linux 4.4.0-47-generic
# //
# //  Copyright 1991-2010 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# OpenFile dlx_basis.mpf 
# Loading project dlx_basis
# Compile of Helper.vhd was successful.
# Compile of MemoryMapper.vhd was successful.
# Compile of MemoryMapperTypes.vhd was successful.
# Compile of tb_ASIPmeister.vhd was successful.
# Compile of CPU.vhd was successful.
# Compile of fhm_alu_w32.vhd was successful.
# Compile of fhm_divider_w32.vhd was successful.
# Compile of fhm_dmau_w32.vhd was successful.
# Compile of fhm_extender_w16.vhd was successful.
# Compile of fhm_extender_w28.vhd was successful.
# Compile of fhm_imau_w32.vhd was successful.
# Compile of fhm_multiplier_w32.vhd was successful.
# Compile of fhm_pcu_w32.vhd was successful.
# Compile of fhm_register_w32.vhd was successful.
# Compile of fhm_registerfile_w32.vhd was successful.
# Compile of fhm_shifter_w32.vhd was successful.
# Compile of rtg_controller.vhd was successful.
# Compile of rtg_mux2to1_w5.vhd was successful.
# Compile of rtg_mux2to1_w32.vhd was successful.
# Compile of rtg_mux3to1_w5.vhd was successful.
# Compile of rtg_mux3to1_w32.vhd was successful.
# Compile of rtg_mux4to1_w32.vhd was successful.
# Compile of rtg_mux14to1_w32.vhd was successful.
# Compile of rtg_proc_fsm.vhd was successful.
# Compile of rtg_register_w1_00.vhd was successful.
# Compile of rtg_register_w1_01.vhd was successful.
# Compile of rtg_register_w4.vhd was successful.
# Compile of rtg_register_w5.vhd was successful.
# Compile of rtg_register_w7.vhd was successful.
# Compile of rtg_register_w12.vhd was successful.
# Compile of rtg_register_w32.vhd was successful.
# Compile of rtg_register_w34.vhd was successful.
# 32 compiles, 0 failed with no errors. 
vsim work.cfg
# vsim work.cfg 
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.std_logic_textio(body)
# Loading work.memorymappertypes(body)
# Loading work.helper(body)
# Loading work.cfg#1
# Loading work.test(testbench)#1
# Loading ieee.std_logic_signed(body)
# Loading work.cpu(rtl)#1
# Loading work.fhm_pcu_w32_add32(synthesis)#1
# Loading work.fhm_dmau_w32(synthesis)#1
# Loading work.fhm_registerfile_w32(synthesis)#1
# Loading work.fhm_alu_w32(synthesis)#1
# Loading work.fhm_alu_w32_add16(synthesis)#1
# Loading work.fhm_multiplier_w32(synthesis)#1
# Loading work.fhm_multiplier_w32_cla16(synthesis)#1
# Loading work.fhm_divider_w32(synthesis)#1
# Loading work.fhm_divider_w32_add32_cla16(synthesis)#1
# Loading work.rtg_controller(rtl)#1
# Loading work.memorymapper(behavioral)#1
do /home/asip04/LabASIP/Session5/ASIPMeisterProjects/dlx_basis/ModelSim/wave.do
run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/i_memorymapper
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/i_memorymapper
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/i_memorymapper
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /test/i_memorymapper
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/i_memorymapper
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /test/i_memorymapper
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/i_memorymapper/datareqports(0)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/i_memorymapper/datareqports(1)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/i_memorymapper/datareqports(2)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/i_memorymapper/datareqports(3)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/i_memorymapper/datareqports(4)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/i_memorymapper/datareqports(5)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/i_memorymapper/datareqports(6)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/i_memorymapper
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/i_memorymapper/computeselector(6)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/i_memorymapper/computeselector(5)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/i_memorymapper/computeselector(4)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/i_memorymapper/computeselector(3)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/i_memorymapper/computeselector(2)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/i_memorymapper/computeselector(1)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/i_memorymapper/computeselector(0)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/dut/uf_div0/divu/lsftreg0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/dut/uf_div0/divu/lsftreg0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/dut/uf_div0/divu/lsftreg0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/dut/uf_div0/divu/lsftreg0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/dut/uf_div0/divu/lsftreg0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/dut/uf_div0/divu/lsftreg0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/dut/uf_div0/divu/lsftreg0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/dut/uf_div0/divu/lsftreg0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/dut/uf_div0/divu
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /test/i_memorymapper
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /test/i_memorymapper/computeselector(0)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /test/i_memorymapper/computeselector(1)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /test/i_memorymapper/computeselector(2)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /test/i_memorymapper/computeselector(3)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /test/i_memorymapper/computeselector(4)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /test/i_memorymapper/computeselector(5)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /test/i_memorymapper/computeselector(6)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /test/i_memorymapper
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 2  Instance: /test/i_memorymapper
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /test/i_memorymapper
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /test/i_memorymapper/datareqports(6)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /test/i_memorymapper/datareqports(5)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /test/i_memorymapper/datareqports(4)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /test/i_memorymapper/datareqports(3)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /test/i_memorymapper/datareqports(2)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /test/i_memorymapper/datareqports(1)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /test/i_memorymapper/datareqports(0)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 3  Instance: /test/i_memorymapper
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 3  Instance: /test/i_memorymapper
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 3  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 4  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 4  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 4  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 4  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 4  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 4  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 4  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 4  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 4  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 4  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 4  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 4  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 4  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 4  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 4  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 4  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 4  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 4  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 4  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 4  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 4  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 4  Instance: /test/i_memorymapper
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 4  Instance: /test/i_memorymapper
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 7  Instance: /test/dut/uf_alu0
# *****      0 ClockCycles simulated *****
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 7  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 7  Instance: /test/dut/uf_div0/divu
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 8  Instance: /test/dut/uf_div0/divu
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 9  Instance: /test/dut/uf_div0/divu
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 10  Instance: /test/dut/uf_div0/divu
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 11  Instance: /test/dut/uf_div0/divu
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 12  Instance: /test/dut/uf_div0/divu
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /test
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 20 ns  Iteration: 1  Instance: /test
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 3  Instance: /test/i_memorymapper/computeselector(0)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 3  Instance: /test/i_memorymapper/computeselector(1)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 3  Instance: /test/i_memorymapper/computeselector(2)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 3  Instance: /test/i_memorymapper/computeselector(3)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 3  Instance: /test/i_memorymapper/computeselector(4)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 3  Instance: /test/i_memorymapper/computeselector(5)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 3  Instance: /test/i_memorymapper/computeselector(6)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 1  Instance: /test
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 40 ns  Iteration: 1  Instance: /test
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 60 ns  Iteration: 1  Instance: /test
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 60 ns  Iteration: 1  Instance: /test
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 80 ns  Iteration: 1  Instance: /test
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 80 ns  Iteration: 1  Instance: /test
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 90 ns  Iteration: 6  Instance: /test/dut/uf_div0/divu
# *****   1000 ClockCycles simulated *****
# *****   2000 ClockCycles simulated *****
# *****   3000 ClockCycles simulated *****
# *****   4000 ClockCycles simulated *****
# *****   5000 ClockCycles simulated *****
# *****   6000 ClockCycles simulated *****
# *****   7000 ClockCycles simulated *****
# *****   8000 ClockCycles simulated *****
# *****   9000 ClockCycles simulated *****
# *****  10000 ClockCycles simulated *****
# *****  11000 ClockCycles simulated *****
# *****  12000 ClockCycles simulated *****
# *****  13000 ClockCycles simulated *****
# *****  14000 ClockCycles simulated *****
# *****  15000 ClockCycles simulated *****
# *****  16000 ClockCycles simulated *****
# *****  17000 ClockCycles simulated *****
# *****  18000 ClockCycles simulated *****
# *****  19000 ClockCycles simulated *****
# *****  20000 ClockCycles simulated *****
# *****  21000 ClockCycles simulated *****
# *****  22000 ClockCycles simulated *****
# *****  23000 ClockCycles simulated *****
# *****  24000 ClockCycles simulated *****
# *****  25000 ClockCycles simulated *****
# *****  26000 ClockCycles simulated *****
# *****  27000 ClockCycles simulated *****
# *****  28000 ClockCycles simulated *****
# *****  29000 ClockCycles simulated *****
# *****  30000 ClockCycles simulated *****
# *****  31000 ClockCycles simulated *****
# *****  32000 ClockCycles simulated *****
# *****  33000 ClockCycles simulated *****
# *****  34000 ClockCycles simulated *****
# *****  35000 ClockCycles simulated *****
# *****  36000 ClockCycles simulated *****
# *****  37000 ClockCycles simulated *****
# *****  38000 ClockCycles simulated *****
# *****  39000 ClockCycles simulated *****
# *****  40000 ClockCycles simulated *****
# *****  41000 ClockCycles simulated *****
# *****  42000 ClockCycles simulated *****
# *****  43000 ClockCycles simulated *****
# *****  44000 ClockCycles simulated *****
# *****  45000 ClockCycles simulated *****
# *****  46000 ClockCycles simulated *****
# *****  47000 ClockCycles simulated *****
# *****  48000 ClockCycles simulated *****
# *****  49000 ClockCycles simulated *****
# *****  50000 ClockCycles simulated *****
# *****  51000 ClockCycles simulated *****
# *****  52000 ClockCycles simulated *****
# *****  53000 ClockCycles simulated *****
# *****  54000 ClockCycles simulated *****
# *****  55000 ClockCycles simulated *****
# *****  56000 ClockCycles simulated *****
# *****  57000 ClockCycles simulated *****
# *****  58000 ClockCycles simulated *****
# *****  59000 ClockCycles simulated *****
# *****  60000 ClockCycles simulated *****
# *****  61000 ClockCycles simulated *****
# *****  62000 ClockCycles simulated *****
# *****  63000 ClockCycles simulated *****
# *****  64000 ClockCycles simulated *****
# *****  65000 ClockCycles simulated *****
# *****  66000 ClockCycles simulated *****
# *****  67000 ClockCycles simulated *****
# *****  68000 ClockCycles simulated *****
# *****  69000 ClockCycles simulated *****
# *****  70000 ClockCycles simulated *****
# *****  71000 ClockCycles simulated *****
# *****  72000 ClockCycles simulated *****
# *****  73000 ClockCycles simulated *****
# *****  74000 ClockCycles simulated *****
# *****  75000 ClockCycles simulated *****
# *****  76000 ClockCycles simulated *****
# *****  77000 ClockCycles simulated *****
# *****  78000 ClockCycles simulated *****
# *****  79000 ClockCycles simulated *****
# *****  80000 ClockCycles simulated *****
# *****  81000 ClockCycles simulated *****
# *****  82000 ClockCycles simulated *****
# *****  83000 ClockCycles simulated *****
# *****  84000 ClockCycles simulated *****
# *****  85000 ClockCycles simulated *****
# *****  86000 ClockCycles simulated *****
# *****  87000 ClockCycles simulated *****
# *****  88000 ClockCycles simulated *****
# *****  89000 ClockCycles simulated *****
# *****  90000 ClockCycles simulated *****
# *****  91000 ClockCycles simulated *****
# *****  92000 ClockCycles simulated *****
# *****  93000 ClockCycles simulated *****
#           ----------------------------------------------------------------------------------------------------------------------------------------------------------------
# *****  93177 ClockCycles altogether simulated *****
# ** Failure: SUCCESSFUL: Simulation End.
#    Time: 1863680 ns  Iteration: 0  Process: /test/line__485 File: /home/asip04/LabASIP/Session2/ASIPMeisterProjects/dlx_basis/ModelSim/tb_ASIPmeister.vhd
# Break in Process line__485 at /home/asip04/LabASIP/Session2/ASIPMeisterProjects/dlx_basis/ModelSim/tb_ASIPmeister.vhd line 500

ISE_Framework:
=============
Device Utilization Summary:

   Number of BUFGs                          13 out of 32     40%
   Number of DCM_ADVs                        2 out of 12     16%
   Number of External IOBs                  30 out of 640     4%
      Number of LOCed IOBs                  30 out of 30    100%

   Number of PLL_ADVs                        1 out of 6      16%
   Number of RAMB18X2s                       3 out of 148     2%
   Number of RAMB36_EXPs                   144 out of 148    97%
   Number of Slices                       2235 out of 17280  12%
   Number of Slice Registers              3862 out of 69120   5%
      Number used as Flip Flops           3862
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                   5576 out of 69120   8%
   Number of Slice LUT-Flip Flop pairs    6683 out of 69120   9%

---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2093209 paths, 0 nets, and 31072 connections

Design statistics:
   Minimum period:  19.532ns{1}   (Maximum frequency:  51.198MHz)

 -------------------------------------------------------------------------------- 
 Slack (setup path):     23.309ns (requirement - (data path - clock path skew + uncertainty)) 
   Source:               CPU0/UA_PREG08/DOUT_4 (FF) 
   Destination:          Mtrien_datadb_ports<2> (FF) 
   Requirement:          40.000ns 
   Data Path Delay:      16.349ns (Levels of Logic = 6) 



asip04@i80labpc10:~/LabASIP/Session5/ASIPMeisterProjects/dlx_basis/Applications/HW_Pipeline:$make clean
/bin/rm -rf BUILD_SIM BUILD_FPGA
asip04@i80labpc10:~/LabASIP/Session5/ASIPMeisterProjects/dlx_basis/Applications/HW_Pipeline:$make sim
-----------------------------------------------
Transforming file "Bubblesort_LCD_forHW.s" for target SIMULATION.
-----------------------------------------------
-----------------------------------------------
Assembling/Linking for target SIMULATION:
-----------------------------------------------
Creating combined files.
STACK_START:			0xFFFFC
extendAssemblerDescriptionFile:	Assembler Description File successfully extended.
Copying files to 'i80pc06' to execute the assembler:
pas                                                                                                                                                 100%  283KB 283.4KB/s   00:00    
dlx_basis_extended_noGPR.des                                                                                                                        100%   17KB  17.3KB/s   00:00    
HW_Pipeline.asm                                                                                                                                     100%   96KB  95.8KB/s   00:00    
HW_Pipeline.out                                                                                                                                     100%  227KB 227.3KB/s   00:00    
pasError.txt                                                                                                                                        100% 9126     8.9KB/s   00:00    
scanForSymbols:			0 Undefined or Multiple Defined Symbols found
extendDMfile:			0 gaps in TestData.DM found.
FINISHED ASSEMBLING/LINKING for target SIMULATION.
-----------------------------------------------

asip04@i80labpc10:~/LabASIP/Session5/ASIPMeisterProjects/dlx_basis/Applications/HW_Pipeline:$make fpga
-----------------------------------------------
Transforming file "Bubblesort_LCD_forHW.s" for target FPGA.
-----------------------------------------------
addNopAfterLabels:		Found 4 Labels after each of which 1 NOP was added.
addNops:			31610 NOPs added
reduceNOPs:			30178 NOPs removed
Rename local labels:            done
-----------------------------------------------
Assembling/Linking for target FPGA:
-----------------------------------------------
Creating combined files.
STACK_START:			0xEFFC
extendAssemblerDescriptionFile:	Assembler Description File successfully extended.
Copying files to 'i80pc06' to execute the assembler:
pas                                                                                                                                                 100%  283KB 283.4KB/s   00:00    
dlx_basis_extended_noGPR.des                                                                                                                        100%   17KB  17.3KB/s   00:00    
HW_Pipeline.asm                                                                                                                                     100%  165KB 164.6KB/s   00:00    
HW_Pipeline.out                                                                                                                                     100%  332KB 331.7KB/s   00:00    
pasError.txt                                                                                                                                        100% 9126     8.9KB/s   00:00    
scanForSymbols:			0 Undefined or Multiple Defined Symbols found
extendDMfile:			0 gaps in TestData.DM found.
FINISHED ASSEMBLING/LINKING for target FPGA.
-----------------------------------------------


-----------------------------------------------
Creating MEM file "BUILD_FPGA/HW_Pipeline.mem" for target FPGA:
-----------------------------------------------
DONE

-----------------------------------------------
Updating BIT file "BUILD_FPGA/HW_Pipeline.bit" for target FPGA:
-----------------------------------------------
DONE

asip04@i80labpc10:~/LabASIP/Session5/ASIPMeisterProjects/dlx_basis/Applications/HW_Pipeline:$hterm &
[2] 10433
asip04@i80labpc10:~/LabASIP/Session5/ASIPMeisterProjects/dlx_basis/Applications/HW_Pipeline:$make upload
-----------------------------------------------
Uploading Bitstream "BUILD_FPGA/HW_Pipeline.bit" to FPGA:
-----------------------------------------------
WARNING: de_DE is not supported as a language.  Using usenglish.
Release 14.2 - iMPACT P.28xd (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
AutoDetecting cable. Please wait.
 OS platform = i686.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of
/Software/xilinx/14.2_2012.2/14.2/ISE_DS/ISE/bin/lin/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.
 Kernel release = 4.4.0-47-generic.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1028.
File version of /Software/xilinx/14.2_2012.2/14.2/ISE_DS/ISE/data/xusb_xlp.hex =
1303.
Firmware hex file version = 1303.
Downloading /Software/xilinx/14.2_2012.2/14.2/ISE_DS/ISE/data/xusb_xlp.hex.
Downloaded firmware version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Type = 0x0004.
 ESN device is not available for this cable.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 7
INFO:iMPACT:1777 - 
   Reading
   /Software/xilinx/14.2_2012.2/14.2/ISE_DS/ISE/virtex5/data/xc5vlx110t.bsd...
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading /Software/xilinx/14.2_2012.2/14.2/ISE_DS/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:1777 - 
   Reading
   /Software/xilinx/14.2_2012.2/14.2/ISE_DS/ISE/xc9500xl/data/xc95144xl.bsd...
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading /Software/xilinx/14.2_2012.2/14.2/ISE_DS/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 13
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'5': Loading file 'HW_Pipeline.bit' ...
done.
INFO:iMPACT:2257 - Startup Clock has been changed to 'JtagClk' in the bitstream
   stored in memory,
   but the original bitstream file remains unchanged.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
5: Device Temperature: Current Reading:   40.04 C, Min. Reading:   25.27 C, Max.
Reading:   40.53 C
5: VCCINT Supply: Current Reading:   0.996 V, Min. Reading:   0.996 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.487 V, Min. Reading:   2.487 V, Max.
Reading:   2.496 V
'5': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1001 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT:188 - '5': Programming completed successfully.
 Match_cycle = NoWait.
Match cycle: NoWait
 LCK_cycle = NoWait.
LCK cycle: NoWait
INFO:iMPACT - '5': Checking done pin....done.
'5': Programmed successfully.
Elapsed time =      9 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------


ISE_Benchmark:
=============
Device Utilization Summary:

   Number of BUFGs                           1 out of 32      3%
   Number of External IOBs                   3 out of 640     1%
      Number of LOCed IOBs                   3 out of 3     100%

   Number of RAMB18X2s                       1 out of 148     1%
   Number of Slices                        998 out of 17280   5%
   Number of Slice Registers              1992 out of 69120   2%
      Number used as Flip Flops           1992
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                   3260 out of 69120   4%
   Number of Slice LUT-Flip Flop pairs    3490 out of 69120   5%
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 1298  Score: 256242  (Setup/Max: 256242, Hold: 0)

Constraints cover 234260 paths, 0 nets, and 19824 connections

Design statistics:
   Minimum period:   6.316ns{1}   (Maximum frequency: 158.328MHz)
-------------------------------------------------------------------------------- 
 Slack (setup path):     -1.316ns (requirement - (data path - clock path skew + uncertainty)) 
   Source:               CPU0/UA_CTRL/UA_CW_EXE/DOUT_33 (FF) 
   Destination:          CPU0/UA_PREG10/DOUT_2 (FF) 
   Requirement:          5.000ns 
   Data Path Delay:      6.255ns (Levels of Logic = 7) 



dlx_bgeu (bs_bgeu.s & bs_bgeu_opt.s) opt will not run on Hardware.
============

asip04@i80labpc01:~:$cd LabASIP/Session5/ASIPMeisterProjects/dlx_bgeu/Applications/SW_Pipelineasip04@i80labpc01:~/LabASIP/Session5/ASIPMeisterProjects/dlx_bgeu/Applications/SW_Pipeline:$make clean
/bin/rm -rf BUILD_SIM BUILD_FPGA
asip04@i80labpc01:~/LabASIP/Session5/ASIPMeisterProjects/dlx_bgeu/Applications/SW_Pipeline:$make sim
-----------------------------------------------
Transforming file "Bubblesort_LCD_forSW.s" for target SIMULATION.
-----------------------------------------------
-----------------------------------------------
Assembling/Linking for target SIMULATION:
-----------------------------------------------
Creating combined files.
STACK_START:			0xFFFFC
extendAssemblerDescriptionFile:	Assembler Description File successfully extended.
Copying files to 'i80pc06' to execute the assembler:
pas                                                                                                                                                 100%  283KB 283.4KB/s   00:00    
dlx_bgeu_extended_noGPR.des                                                                                                                         100%   18KB  17.8KB/s   00:00    
SW_Pipeline.asm                                                                                                                                     100%   95KB  94.8KB/s   00:00    
SW_Pipeline.out                                                                                                                                     100%  198KB 197.6KB/s   00:00    
pasError.txt                                                                                                                                        100% 9399     9.2KB/s   00:00    
scanForSymbols:			0 Undefined or Multiple Defined Symbols found
extendDMfile:			0 gaps in TestData.DM found.
FINISHED ASSEMBLING/LINKING for target SIMULATION.
-----------------------------------------------

asip04@i80labpc01:~/LabASIP/Session5/ASIPMeisterProjects/dlx_bgeu/Applications/SW_Pipeline:$make dlxsim
-----------------------------------------------
Starting dlxsim:
-----------------------------------------------
~/dlxsim_Laboratory/dlxsim -fBUILD_SIM/SW_Pipeline.dlxsim -da0 -pd4
Biggest used address for Text Section (word aligned): 0x4684
Biggest used address for Data Section (word aligned): 0x47ac
(dlxsim) go
PUTC: I       73        0x49      
PUTC: n       110       0x6e      
PUTC: i       105       0x69      
PUTC: t       116       0x74      
PUTC: i       105       0x69      
PUTC: a       97        0x61      
PUTC: l       108       0x6c      
PUTC: i       105       0x69      
PUTC: s       115       0x73      
PUTC: e       101       0x65      
PUTC:         32        0x20      
PUTC: a       97        0x61      
PUTC: r       114       0x72      
PUTC: r       114       0x72      
PUTC: a       97        0x61      
PUTC: y       121       0x79      
PUTC: .       46        0x2e      
PUTC: .       46        0x2e      
PUTC: .       46        0x2e      
PUTC: CR      13        0x0d      
PUTC: LF      10        0x0a      
PUTC: A       65        0x41      
PUTC: r       114       0x72      
PUTC: r       114       0x72      
PUTC: a       97        0x61      
PUTC: y       121       0x79      
PUTC: :       58        0x3a      
PUTC: CR      13        0x0d      
PUTC: LF      10        0x0a      

WARNING: In cycle 4317 the Load-Command at instruction memory address "inttostr+0x9c (0x1e2c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 4898 the Load-Command at instruction memory address "l_string_8+0x28 (0x21ec)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 5073 the Load-Command at instruction memory address "l_string_8+0x28 (0x21ec)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 4       52        0x34      
PUTC: 5       53        0x35      
PUTC:         32        0x20      

WARNING: In cycle 5973 the Load-Command at instruction memory address "inttostr+0x9c (0x1e2c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 6554 the Load-Command at instruction memory address "l_string_8+0x28 (0x21ec)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 6729 the Load-Command at instruction memory address "l_string_8+0x28 (0x21ec)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 7       55        0x37      
PUTC: 5       53        0x35      
PUTC:         32        0x20      

WARNING: In cycle 7778 the Load-Command at instruction memory address "inttostr+0x9c (0x1e2c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 8611 the Load-Command at instruction memory address "l_string_8+0x28 (0x21ec)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 8786 the Load-Command at instruction memory address "l_string_8+0x28 (0x21ec)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 8961 the Load-Command at instruction memory address "l_string_8+0x28 (0x21ec)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 3       51        0x33      
PUTC: 4       52        0x34      
PUTC: 2       50        0x32      
PUTC:         32        0x20      

WARNING: In cycle 10055 the Load-Command at instruction memory address "inttostr+0x9c (0x1e2c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 10636 the Load-Command at instruction memory address "l_string_8+0x28 (0x21ec)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 10811 the Load-Command at instruction memory address "l_string_8+0x28 (0x21ec)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 5       53        0x35      
PUTC: 4       52        0x34      
PUTC:         32        0x20      

WARNING: In cycle 11864 the Load-Command at instruction memory address "inttostr+0x9c (0x1e2c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 12193 the Load-Command at instruction memory address "l_string_8+0x28 (0x21ec)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 7       55        0x37      
PUTC:         32        0x20      

WARNING: In cycle 13201 the Load-Command at instruction memory address "inttostr+0x9c (0x1e2c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 13782 the Load-Command at instruction memory address "l_string_8+0x28 (0x21ec)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 13957 the Load-Command at instruction memory address "l_string_8+0x28 (0x21ec)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 8       56        0x38      
PUTC: 6       54        0x36      
PUTC:         32        0x20      

WARNING: In cycle 15006 the Load-Command at instruction memory address "inttostr+0x9c (0x1e2c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 15587 the Load-Command at instruction memory address "l_string_8+0x28 (0x21ec)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 15762 the Load-Command at instruction memory address "l_string_8+0x28 (0x21ec)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 9       57        0x39      
PUTC: 2       50        0x32      
PUTC:         32        0x20      

WARNING: In cycle 16811 the Load-Command at instruction memory address "inttostr+0x9c (0x1e2c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 17644 the Load-Command at instruction memory address "l_string_8+0x28 (0x21ec)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 17819 the Load-Command at instruction memory address "l_string_8+0x28 (0x21ec)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 17994 the Load-Command at instruction memory address "l_string_8+0x28 (0x21ec)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 2       50        0x32      
PUTC: 3       51        0x33      
PUTC: 5       53        0x35      
PUTC:         32        0x20      
PUTC: CR      13        0x0d      
PUTC: LF      10        0x0a      

WARNING: In cycle 19274 the Load-Command at instruction memory address "inttostr+0x9c (0x1e2c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 19603 the Load-Command at instruction memory address "l_string_8+0x28 (0x21ec)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 4       52        0x34      
PUTC:         32        0x20      

WARNING: In cycle 20611 the Load-Command at instruction memory address "inttostr+0x9c (0x1e2c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 21192 the Load-Command at instruction memory address "l_string_8+0x28 (0x21ec)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 21367 the Load-Command at instruction memory address "l_string_8+0x28 (0x21ec)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 4       52        0x34      
PUTC: 2       50        0x32      
PUTC:         32        0x20      

WARNING: In cycle 22416 the Load-Command at instruction memory address "inttostr+0x9c (0x1e2c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 22997 the Load-Command at instruction memory address "l_string_8+0x28 (0x21ec)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 23172 the Load-Command at instruction memory address "l_string_8+0x28 (0x21ec)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 9       57        0x39      
PUTC: 9       57        0x39      
PUTC:         32        0x20      

WARNING: In cycle 24221 the Load-Command at instruction memory address "inttostr+0x9c (0x1e2c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 24802 the Load-Command at instruction memory address "l_string_8+0x28 (0x21ec)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 24977 the Load-Command at instruction memory address "l_string_8+0x28 (0x21ec)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 7       55        0x37      
PUTC: 8       56        0x38      
PUTC:         32        0x20      

WARNING: In cycle 26030 the Load-Command at instruction memory address "inttostr+0x9c (0x1e2c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 26611 the Load-Command at instruction memory address "l_string_8+0x28 (0x21ec)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 26786 the Load-Command at instruction memory address "l_string_8+0x28 (0x21ec)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 6       54        0x36      
PUTC: 3       51        0x33      
PUTC:         32        0x20      

WARNING: In cycle 27839 the Load-Command at instruction memory address "inttostr+0x9c (0x1e2c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 28672 the Load-Command at instruction memory address "l_string_8+0x28 (0x21ec)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 28847 the Load-Command at instruction memory address "l_string_8+0x28 (0x21ec)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 29022 the Load-Command at instruction memory address "l_string_8+0x28 (0x21ec)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 3       51        0x33      
PUTC: 5       53        0x35      
PUTC: 2       50        0x32      
PUTC:         32        0x20      

WARNING: In cycle 30116 the Load-Command at instruction memory address "inttostr+0x9c (0x1e2c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 30697 the Load-Command at instruction memory address "l_string_8+0x28 (0x21ec)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 30872 the Load-Command at instruction memory address "l_string_8+0x28 (0x21ec)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 2       50        0x32      
PUTC: 1       49        0x31      
PUTC:         32        0x20      

WARNING: In cycle 31925 the Load-Command at instruction memory address "inttostr+0x9c (0x1e2c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 32758 the Load-Command at instruction memory address "l_string_8+0x28 (0x21ec)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 32933 the Load-Command at instruction memory address "l_string_8+0x28 (0x21ec)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 33108 the Load-Command at instruction memory address "l_string_8+0x28 (0x21ec)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 6       54        0x36      
PUTC: 3       51        0x33      
PUTC: 4       52        0x34      
PUTC:         32        0x20      
PUTC: CR      13        0x0d      
PUTC: LF      10        0x0a      

WARNING: In cycle 34388 the Load-Command at instruction memory address "inttostr+0x9c (0x1e2c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 34717 the Load-Command at instruction memory address "l_string_8+0x28 (0x21ec)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 6       54        0x36      
PUTC:         32        0x20      

WARNING: In cycle 35725 the Load-Command at instruction memory address "inttostr+0x9c (0x1e2c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 36306 the Load-Command at instruction memory address "l_string_8+0x28 (0x21ec)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 36481 the Load-Command at instruction memory address "l_string_8+0x28 (0x21ec)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 7       55        0x37      
PUTC: 7       55        0x37      
PUTC:         32        0x20      

WARNING: In cycle 37530 the Load-Command at instruction memory address "inttostr+0x9c (0x1e2c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 38363 the Load-Command at instruction memory address "l_string_8+0x28 (0x21ec)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 38538 the Load-Command at instruction memory address "l_string_8+0x28 (0x21ec)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 38713 the Load-Command at instruction memory address "l_string_8+0x28 (0x21ec)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 3       51        0x33      
PUTC: 4       52        0x34      
PUTC: 6       54        0x36      
PUTC:         32        0x20      

WARNING: In cycle 39807 the Load-Command at instruction memory address "inttostr+0x9c (0x1e2c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 40388 the Load-Command at instruction memory address "l_string_8+0x28 (0x21ec)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 40563 the Load-Command at instruction memory address "l_string_8+0x28 (0x21ec)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 2       50        0x32      
PUTC: 3       51        0x33      
PUTC:         32        0x20      
PUTC: CR      13        0x0d      
PUTC: LF      10        0x0a      
PUTC: B       66        0x42      
PUTC: u       117       0x75      
PUTC: b       98        0x62      
PUTC: b       98        0x62      
PUTC: l       108       0x6c      
PUTC: e       101       0x65      
PUTC: S       83        0x53      
PUTC: o       111       0x6f      
PUTC: r       114       0x72      
PUTC: t       116       0x74      
PUTC: :       58        0x3a      
PUTC:         32        0x20      
PUTC: s       115       0x73      
PUTC: o       111       0x6f      
PUTC: r       114       0x72      
PUTC: t       116       0x74      
PUTC: i       105       0x69      
PUTC: n       110       0x6e      
PUTC: g       103       0x67      
PUTC: .       46        0x2e      
PUTC: .       46        0x2e      
PUTC: .       46        0x2e      
PUTC: CR      13        0x0d      
PUTC: LF      10        0x0a      
PUTC: A       65        0x41      
PUTC: r       114       0x72      
PUTC: r       114       0x72      
PUTC: a       97        0x61      
PUTC: y       121       0x79      
PUTC: :       58        0x3a      
PUTC: CR      13        0x0d      
PUTC: LF      10        0x0a      

WARNING: In cycle 48257 the Load-Command at instruction memory address "inttostr+0x9c (0x1e2c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 48586 the Load-Command at instruction memory address "l_string_8+0x28 (0x21ec)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 4       52        0x34      
PUTC:         32        0x20      

WARNING: In cycle 49441 the Load-Command at instruction memory address "inttostr+0x9c (0x1e2c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 49770 the Load-Command at instruction memory address "l_string_8+0x28 (0x21ec)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 6       54        0x36      
PUTC:         32        0x20      

WARNING: In cycle 50774 the Load-Command at instruction memory address "inttostr+0x9c (0x1e2c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 51103 the Load-Command at instruction memory address "l_string_8+0x28 (0x21ec)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 7       55        0x37      
PUTC:         32        0x20      

WARNING: In cycle 52107 the Load-Command at instruction memory address "inttostr+0x9c (0x1e2c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 52688 the Load-Command at instruction memory address "l_string_8+0x28 (0x21ec)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 52863 the Load-Command at instruction memory address "l_string_8+0x28 (0x21ec)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 2       50        0x32      
PUTC: 1       49        0x31      
PUTC:         32        0x20      

WARNING: In cycle 53912 the Load-Command at instruction memory address "inttostr+0x9c (0x1e2c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 54493 the Load-Command at instruction memory address "l_string_8+0x28 (0x21ec)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 54668 the Load-Command at instruction memory address "l_string_8+0x28 (0x21ec)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 2       50        0x32      
PUTC: 3       51        0x33      
PUTC:         32        0x20      

WARNING: In cycle 55717 the Load-Command at instruction memory address "inttostr+0x9c (0x1e2c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 56298 the Load-Command at instruction memory address "l_string_8+0x28 (0x21ec)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 56473 the Load-Command at instruction memory address "l_string_8+0x28 (0x21ec)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 4       52        0x34      
PUTC: 2       50        0x32      
PUTC:         32        0x20      

WARNING: In cycle 57522 the Load-Command at instruction memory address "inttostr+0x9c (0x1e2c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 58103 the Load-Command at instruction memory address "l_string_8+0x28 (0x21ec)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 58278 the Load-Command at instruction memory address "l_string_8+0x28 (0x21ec)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 4       52        0x34      
PUTC: 5       53        0x35      
PUTC:         32        0x20      

WARNING: In cycle 59327 the Load-Command at instruction memory address "inttostr+0x9c (0x1e2c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 59908 the Load-Command at instruction memory address "l_string_8+0x28 (0x21ec)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 60083 the Load-Command at instruction memory address "l_string_8+0x28 (0x21ec)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 5       53        0x35      
PUTC: 4       52        0x34      
PUTC:         32        0x20      
PUTC: CR      13        0x0d      
PUTC: LF      10        0x0a      

WARNING: In cycle 61318 the Load-Command at instruction memory address "inttostr+0x9c (0x1e2c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 61899 the Load-Command at instruction memory address "l_string_8+0x28 (0x21ec)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 62074 the Load-Command at instruction memory address "l_string_8+0x28 (0x21ec)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 6       54        0x36      
PUTC: 3       51        0x33      
PUTC:         32        0x20      

WARNING: In cycle 63123 the Load-Command at instruction memory address "inttostr+0x9c (0x1e2c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 63704 the Load-Command at instruction memory address "l_string_8+0x28 (0x21ec)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 63879 the Load-Command at instruction memory address "l_string_8+0x28 (0x21ec)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 7       55        0x37      
PUTC: 5       53        0x35      
PUTC:         32        0x20      

WARNING: In cycle 64928 the Load-Command at instruction memory address "inttostr+0x9c (0x1e2c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 65509 the Load-Command at instruction memory address "l_string_8+0x28 (0x21ec)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 65684 the Load-Command at instruction memory address "l_string_8+0x28 (0x21ec)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 7       55        0x37      
PUTC: 7       55        0x37      
PUTC:         32        0x20      

WARNING: In cycle 66733 the Load-Command at instruction memory address "inttostr+0x9c (0x1e2c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 67314 the Load-Command at instruction memory address "l_string_8+0x28 (0x21ec)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 67489 the Load-Command at instruction memory address "l_string_8+0x28 (0x21ec)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 7       55        0x37      
PUTC: 8       56        0x38      
PUTC:         32        0x20      

WARNING: In cycle 68538 the Load-Command at instruction memory address "inttostr+0x9c (0x1e2c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 69119 the Load-Command at instruction memory address "l_string_8+0x28 (0x21ec)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 69294 the Load-Command at instruction memory address "l_string_8+0x28 (0x21ec)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 8       56        0x38      
PUTC: 6       54        0x36      
PUTC:         32        0x20      

WARNING: In cycle 70343 the Load-Command at instruction memory address "inttostr+0x9c (0x1e2c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 70924 the Load-Command at instruction memory address "l_string_8+0x28 (0x21ec)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 71099 the Load-Command at instruction memory address "l_string_8+0x28 (0x21ec)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 9       57        0x39      
PUTC: 2       50        0x32      
PUTC:         32        0x20      

WARNING: In cycle 72148 the Load-Command at instruction memory address "inttostr+0x9c (0x1e2c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 72729 the Load-Command at instruction memory address "l_string_8+0x28 (0x21ec)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 72904 the Load-Command at instruction memory address "l_string_8+0x28 (0x21ec)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 9       57        0x39      
PUTC: 9       57        0x39      
PUTC:         32        0x20      

WARNING: In cycle 73953 the Load-Command at instruction memory address "inttostr+0x9c (0x1e2c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 74786 the Load-Command at instruction memory address "l_string_8+0x28 (0x21ec)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 74961 the Load-Command at instruction memory address "l_string_8+0x28 (0x21ec)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 75136 the Load-Command at instruction memory address "l_string_8+0x28 (0x21ec)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 2       50        0x32      
PUTC: 3       51        0x33      
PUTC: 5       53        0x35      
PUTC:         32        0x20      
PUTC: CR      13        0x0d      
PUTC: LF      10        0x0a      

WARNING: In cycle 76416 the Load-Command at instruction memory address "inttostr+0x9c (0x1e2c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 77249 the Load-Command at instruction memory address "l_string_8+0x28 (0x21ec)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 77424 the Load-Command at instruction memory address "l_string_8+0x28 (0x21ec)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 77599 the Load-Command at instruction memory address "l_string_8+0x28 (0x21ec)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 3       51        0x33      
PUTC: 4       52        0x34      
PUTC: 2       50        0x32      
PUTC:         32        0x20      

WARNING: In cycle 78693 the Load-Command at instruction memory address "inttostr+0x9c (0x1e2c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 79526 the Load-Command at instruction memory address "l_string_8+0x28 (0x21ec)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 79701 the Load-Command at instruction memory address "l_string_8+0x28 (0x21ec)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 79876 the Load-Command at instruction memory address "l_string_8+0x28 (0x21ec)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 3       51        0x33      
PUTC: 4       52        0x34      
PUTC: 6       54        0x36      
PUTC:         32        0x20      

WARNING: In cycle 80970 the Load-Command at instruction memory address "inttostr+0x9c (0x1e2c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 81803 the Load-Command at instruction memory address "l_string_8+0x28 (0x21ec)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 81978 the Load-Command at instruction memory address "l_string_8+0x28 (0x21ec)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 82153 the Load-Command at instruction memory address "l_string_8+0x28 (0x21ec)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 3       51        0x33      
PUTC: 5       53        0x35      
PUTC: 2       50        0x32      
PUTC:         32        0x20      

WARNING: In cycle 83247 the Load-Command at instruction memory address "inttostr+0x9c (0x1e2c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 84080 the Load-Command at instruction memory address "l_string_8+0x28 (0x21ec)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 84255 the Load-Command at instruction memory address "l_string_8+0x28 (0x21ec)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 84430 the Load-Command at instruction memory address "l_string_8+0x28 (0x21ec)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 6       54        0x36      
PUTC: 3       51        0x33      
PUTC: 4       52        0x34      
PUTC:         32        0x20      
PUTC: CR      13        0x0d      
PUTC: LF      10        0x0a      
PUTC: A       65        0x41      
PUTC: r       114       0x72      
PUTC: r       114       0x72      
PUTC: a       97        0x61      
PUTC: y       121       0x79      
PUTC:         32        0x20      
PUTC: S       83        0x53      
PUTC: o       111       0x6f      
PUTC: r       114       0x72      
PUTC: t       116       0x74      
PUTC: e       101       0x65      
PUTC: d       100       0x64      
PUTC: :       58        0x3a      
PUTC:         32        0x20      
PUTC: Y       89        0x59      
PUTC: E       69        0x45      
PUTC: S       83        0x53      
PUTC: CR      13        0x0d      
PUTC: LF      10        0x0a      
PUTC: N       78        0x4e      
PUTC: u       117       0x75      
PUTC: m       109       0x6d      
PUTC: b       98        0x62      
PUTC: e       101       0x65      
PUTC: r       114       0x72      
PUTC:         32        0x20      
PUTC: o       111       0x6f      
PUTC: f       102       0x66      
PUTC:         32        0x20      
PUTC: c       99        0x63      
PUTC: y       121       0x79      
PUTC: c       99        0x63      
PUTC: l       108       0x6c      
PUTC: e       101       0x65      
PUTC: s       115       0x73      
PUTC:         32        0x20      
PUTC: n       110       0x6e      
PUTC: e       101       0x65      
PUTC: e       101       0x65      
PUTC: d       100       0x64      
PUTC: e       101       0x65      
PUTC: d       100       0x64      
PUTC: :       58        0x3a      
PUTC:         32        0x20      

WARNING: In cycle 87969 the Load-Command at instruction memory address "inttostr+0x9c (0x1e2c)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 89054 the Load-Command at instruction memory address "l_string_8+0x28 (0x21ec)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 89229 the Load-Command at instruction memory address "l_string_8+0x28 (0x21ec)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 89404 the Load-Command at instruction memory address "l_string_8+0x28 (0x21ec)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 89579 the Load-Command at instruction memory address "l_string_8+0x28 (0x21ec)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 3       51        0x33      
PUTC: 9       57        0x39      
PUTC: 1       49        0x31      
PUTC: 0       48        0x30      
PUTC: CR      13        0x0d      
PUTC: LF      10        0x0a      
PUTC: CR      13        0x0d      
PUTC: LF      10        0x0a      
TRAP #0 received
Altogether 90,5e3(90527) cycles executed.
  0 Warnings for unresolved data dependencies printed.
  129 Warnings for successive load/store commands printed.
  0 Warnings for load/stores in the text section printed.
(dlxsim) quit
asip04@i80labpc01:~/LabASIP/Session5/ASIPMeisterProjects/dlx_bgeu/Applications/SW_Pipeline:$ cd ../../ModelSim/
asip04@i80labpc01:~/LabASIP/Session5/ASIPMeisterProjects/dlx_bgeu/ModelSim:$vsim dlx_bgeu.mpf &
[1] 30241
asip04@i80labpc01:~/LabASIP/Session5/ASIPMeisterProjects/dlx_bgeu/ModelSim:$Reading /Software/ModelSim/ModelSim_6.6d/modeltech/tcl/vsim/pref.tcl 
cd ../Applications/SW_Pipeline_Opt/
asip04@i80labpc01:~/LabASIP/Session5/ASIPMeisterProjects/dlx_bgeu/Applications/SW_Pipeline_Opt:$make clean
/bin/rm -rf BUILD_SIM BUILD_FPGA
asip04@i80labpc01:~/LabASIP/Session5/ASIPMeisterProjects/dlx_bgeu/Applications/SW_Pipeline_Opt:$make sim
-----------------------------------------------
Transforming file "Bubblesort_LCD_forSW.s" for target SIMULATION.
-----------------------------------------------
-----------------------------------------------
Assembling/Linking for target SIMULATION:
-----------------------------------------------
Creating combined files.
STACK_START:			0xFFFFC
extendAssemblerDescriptionFile:	Assembler Description File successfully extended.
Copying files to 'i80pc06' to execute the assembler:
pas                                                                                                                                                 100%  283KB 283.4KB/s   00:00    
dlx_bgeu_extended_noGPR.des                                                                                                                         100%   18KB  17.8KB/s   00:00    
SW_Pipeline_Opt.asm                                                                                                                                 100%   95KB  95.2KB/s   00:00    
SW_Pipeline_Opt.out                                                                                                                                 100%  198KB 197.7KB/s   00:00    
pasError.txt                                                                                                                                        100% 9438     9.2KB/s   00:00    
scanForSymbols:			0 Undefined or Multiple Defined Symbols found
extendDMfile:			0 gaps in TestData.DM found.
FINISHED ASSEMBLING/LINKING for target SIMULATION.
-----------------------------------------------

asip04@i80labpc01:~/LabASIP/Session5/ASIPMeisterProjects/dlx_bgeu/Applications/SW_Pipeline_Opt:$make dlxsim
-----------------------------------------------
Starting dlxsim:
-----------------------------------------------
~/dlxsim_Laboratory/dlxsim -fBUILD_SIM/SW_Pipeline_Opt.dlxsim -da0 -pd4
Biggest used address for Text Section (word aligned): 0x462c
Biggest used address for Data Section (word aligned): 0x4754
(dlxsim) go
PUTC: I       73        0x49      
PUTC: n       110       0x6e      
PUTC: i       105       0x69      
PUTC: t       116       0x74      
PUTC: i       105       0x69      
PUTC: a       97        0x61      
PUTC: l       108       0x6c      
PUTC: i       105       0x69      
PUTC: s       115       0x73      
PUTC: e       101       0x65      
PUTC:         32        0x20      
PUTC: a       97        0x61      
PUTC: r       114       0x72      
PUTC: r       114       0x72      
PUTC: a       97        0x61      
PUTC: y       121       0x79      
PUTC: .       46        0x2e      
PUTC: .       46        0x2e      
PUTC: .       46        0x2e      
PUTC: CR      13        0x0d      
PUTC: LF      10        0x0a      
PUTC: A       65        0x41      
PUTC: r       114       0x72      
PUTC: r       114       0x72      
PUTC: a       97        0x61      
PUTC: y       121       0x79      
PUTC: :       58        0x3a      
PUTC: CR      13        0x0d      
PUTC: LF      10        0x0a      

WARNING: In cycle 4317 the Load-Command at instruction memory address "inttostr+0x9c (0x1dd4)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 4898 the Load-Command at instruction memory address "l_string_8+0x28 (0x2194)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 5073 the Load-Command at instruction memory address "l_string_8+0x28 (0x2194)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 4       52        0x34      
PUTC: 5       53        0x35      
PUTC:         32        0x20      

WARNING: In cycle 5973 the Load-Command at instruction memory address "inttostr+0x9c (0x1dd4)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 6554 the Load-Command at instruction memory address "l_string_8+0x28 (0x2194)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 6729 the Load-Command at instruction memory address "l_string_8+0x28 (0x2194)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 7       55        0x37      
PUTC: 5       53        0x35      
PUTC:         32        0x20      

WARNING: In cycle 7778 the Load-Command at instruction memory address "inttostr+0x9c (0x1dd4)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 8611 the Load-Command at instruction memory address "l_string_8+0x28 (0x2194)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 8786 the Load-Command at instruction memory address "l_string_8+0x28 (0x2194)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 8961 the Load-Command at instruction memory address "l_string_8+0x28 (0x2194)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 3       51        0x33      
PUTC: 4       52        0x34      
PUTC: 2       50        0x32      
PUTC:         32        0x20      

WARNING: In cycle 10055 the Load-Command at instruction memory address "inttostr+0x9c (0x1dd4)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 10636 the Load-Command at instruction memory address "l_string_8+0x28 (0x2194)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 10811 the Load-Command at instruction memory address "l_string_8+0x28 (0x2194)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 5       53        0x35      
PUTC: 4       52        0x34      
PUTC:         32        0x20      

WARNING: In cycle 11864 the Load-Command at instruction memory address "inttostr+0x9c (0x1dd4)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 12193 the Load-Command at instruction memory address "l_string_8+0x28 (0x2194)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 7       55        0x37      
PUTC:         32        0x20      

WARNING: In cycle 13201 the Load-Command at instruction memory address "inttostr+0x9c (0x1dd4)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 13782 the Load-Command at instruction memory address "l_string_8+0x28 (0x2194)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 13957 the Load-Command at instruction memory address "l_string_8+0x28 (0x2194)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 8       56        0x38      
PUTC: 6       54        0x36      
PUTC:         32        0x20      

WARNING: In cycle 15006 the Load-Command at instruction memory address "inttostr+0x9c (0x1dd4)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 15587 the Load-Command at instruction memory address "l_string_8+0x28 (0x2194)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 15762 the Load-Command at instruction memory address "l_string_8+0x28 (0x2194)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 9       57        0x39      
PUTC: 2       50        0x32      
PUTC:         32        0x20      

WARNING: In cycle 16811 the Load-Command at instruction memory address "inttostr+0x9c (0x1dd4)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 17644 the Load-Command at instruction memory address "l_string_8+0x28 (0x2194)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 17819 the Load-Command at instruction memory address "l_string_8+0x28 (0x2194)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 17994 the Load-Command at instruction memory address "l_string_8+0x28 (0x2194)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 2       50        0x32      
PUTC: 3       51        0x33      
PUTC: 5       53        0x35      
PUTC:         32        0x20      
PUTC: CR      13        0x0d      
PUTC: LF      10        0x0a      

WARNING: In cycle 19274 the Load-Command at instruction memory address "inttostr+0x9c (0x1dd4)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 19603 the Load-Command at instruction memory address "l_string_8+0x28 (0x2194)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 4       52        0x34      
PUTC:         32        0x20      

WARNING: In cycle 20611 the Load-Command at instruction memory address "inttostr+0x9c (0x1dd4)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 21192 the Load-Command at instruction memory address "l_string_8+0x28 (0x2194)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 21367 the Load-Command at instruction memory address "l_string_8+0x28 (0x2194)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 4       52        0x34      
PUTC: 2       50        0x32      
PUTC:         32        0x20      

WARNING: In cycle 22416 the Load-Command at instruction memory address "inttostr+0x9c (0x1dd4)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 22997 the Load-Command at instruction memory address "l_string_8+0x28 (0x2194)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 23172 the Load-Command at instruction memory address "l_string_8+0x28 (0x2194)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 9       57        0x39      
PUTC: 9       57        0x39      
PUTC:         32        0x20      

WARNING: In cycle 24221 the Load-Command at instruction memory address "inttostr+0x9c (0x1dd4)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 24802 the Load-Command at instruction memory address "l_string_8+0x28 (0x2194)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 24977 the Load-Command at instruction memory address "l_string_8+0x28 (0x2194)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 7       55        0x37      
PUTC: 8       56        0x38      
PUTC:         32        0x20      

WARNING: In cycle 26030 the Load-Command at instruction memory address "inttostr+0x9c (0x1dd4)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 26611 the Load-Command at instruction memory address "l_string_8+0x28 (0x2194)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 26786 the Load-Command at instruction memory address "l_string_8+0x28 (0x2194)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 6       54        0x36      
PUTC: 3       51        0x33      
PUTC:         32        0x20      

WARNING: In cycle 27839 the Load-Command at instruction memory address "inttostr+0x9c (0x1dd4)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 28672 the Load-Command at instruction memory address "l_string_8+0x28 (0x2194)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 28847 the Load-Command at instruction memory address "l_string_8+0x28 (0x2194)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 29022 the Load-Command at instruction memory address "l_string_8+0x28 (0x2194)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 3       51        0x33      
PUTC: 5       53        0x35      
PUTC: 2       50        0x32      
PUTC:         32        0x20      

WARNING: In cycle 30116 the Load-Command at instruction memory address "inttostr+0x9c (0x1dd4)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 30697 the Load-Command at instruction memory address "l_string_8+0x28 (0x2194)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 30872 the Load-Command at instruction memory address "l_string_8+0x28 (0x2194)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 2       50        0x32      
PUTC: 1       49        0x31      
PUTC:         32        0x20      

WARNING: In cycle 31925 the Load-Command at instruction memory address "inttostr+0x9c (0x1dd4)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 32758 the Load-Command at instruction memory address "l_string_8+0x28 (0x2194)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 32933 the Load-Command at instruction memory address "l_string_8+0x28 (0x2194)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 33108 the Load-Command at instruction memory address "l_string_8+0x28 (0x2194)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 6       54        0x36      
PUTC: 3       51        0x33      
PUTC: 4       52        0x34      
PUTC:         32        0x20      
PUTC: CR      13        0x0d      
PUTC: LF      10        0x0a      

WARNING: In cycle 34388 the Load-Command at instruction memory address "inttostr+0x9c (0x1dd4)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 34717 the Load-Command at instruction memory address "l_string_8+0x28 (0x2194)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 6       54        0x36      
PUTC:         32        0x20      

WARNING: In cycle 35725 the Load-Command at instruction memory address "inttostr+0x9c (0x1dd4)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 36306 the Load-Command at instruction memory address "l_string_8+0x28 (0x2194)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 36481 the Load-Command at instruction memory address "l_string_8+0x28 (0x2194)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 7       55        0x37      
PUTC: 7       55        0x37      
PUTC:         32        0x20      

WARNING: In cycle 37530 the Load-Command at instruction memory address "inttostr+0x9c (0x1dd4)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 38363 the Load-Command at instruction memory address "l_string_8+0x28 (0x2194)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 38538 the Load-Command at instruction memory address "l_string_8+0x28 (0x2194)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 38713 the Load-Command at instruction memory address "l_string_8+0x28 (0x2194)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 3       51        0x33      
PUTC: 4       52        0x34      
PUTC: 6       54        0x36      
PUTC:         32        0x20      

WARNING: In cycle 39807 the Load-Command at instruction memory address "inttostr+0x9c (0x1dd4)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 40388 the Load-Command at instruction memory address "l_string_8+0x28 (0x2194)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 40563 the Load-Command at instruction memory address "l_string_8+0x28 (0x2194)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 2       50        0x32      
PUTC: 3       51        0x33      
PUTC:         32        0x20      
PUTC: CR      13        0x0d      
PUTC: LF      10        0x0a      
PUTC: B       66        0x42      
PUTC: u       117       0x75      
PUTC: b       98        0x62      
PUTC: b       98        0x62      
PUTC: l       108       0x6c      
PUTC: e       101       0x65      
PUTC: S       83        0x53      
PUTC: o       111       0x6f      
PUTC: r       114       0x72      
PUTC: t       116       0x74      
PUTC: :       58        0x3a      
PUTC:         32        0x20      
PUTC: s       115       0x73      
PUTC: o       111       0x6f      
PUTC: r       114       0x72      
PUTC: t       116       0x74      
PUTC: i       105       0x69      
PUTC: n       110       0x6e      
PUTC: g       103       0x67      
PUTC: .       46        0x2e      
PUTC: .       46        0x2e      
PUTC: .       46        0x2e      
PUTC: CR      13        0x0d      
PUTC: LF      10        0x0a      

WARNING: DataDependency unsolved! IM address 2168; r2; ReadCycle 42948; unfinished WriteBack scheduled for Cycle 42951.
         This means, that a register was read, for which a write-back was scheduled to the near future.
         This might be a bug or an optimisation in your assembly-code. Use "get {address} i" to see the command.


WARNING: DataDependency unsolved! IM address 2212; r7; ReadCycle 42961; unfinished WriteBack scheduled for Cycle 42964.


WARNING: DataDependency unsolved! IM address 2224; r8; ReadCycle 42982; unfinished WriteBack scheduled for Cycle 42985.


WARNING: DataDependency unsolved! IM address 2232; r8; ReadCycle 42984; unfinished WriteBack scheduled for Cycle 42986.

PUTC: A       65        0x41      
PUTC: r       114       0x72      
PUTC: r       114       0x72      
PUTC: a       97        0x61      
PUTC: y       121       0x79      
PUTC: :       58        0x3a      
PUTC: CR      13        0x0d      
PUTC: LF      10        0x0a      

WARNING: In cycle 46024 the Load-Command at instruction memory address "inttostr+0x9c (0x1dd4)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 46353 the Load-Command at instruction memory address "l_string_8+0x28 (0x2194)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 4       52        0x34      
PUTC:         32        0x20      

WARNING: In cycle 47208 the Load-Command at instruction memory address "inttostr+0x9c (0x1dd4)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 47537 the Load-Command at instruction memory address "l_string_8+0x28 (0x2194)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 6       54        0x36      
PUTC:         32        0x20      

WARNING: In cycle 48541 the Load-Command at instruction memory address "inttostr+0x9c (0x1dd4)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 48870 the Load-Command at instruction memory address "l_string_8+0x28 (0x2194)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 7       55        0x37      
PUTC:         32        0x20      

WARNING: In cycle 49874 the Load-Command at instruction memory address "inttostr+0x9c (0x1dd4)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 50455 the Load-Command at instruction memory address "l_string_8+0x28 (0x2194)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 50630 the Load-Command at instruction memory address "l_string_8+0x28 (0x2194)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 2       50        0x32      
PUTC: 1       49        0x31      
PUTC:         32        0x20      

WARNING: In cycle 51679 the Load-Command at instruction memory address "inttostr+0x9c (0x1dd4)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 52260 the Load-Command at instruction memory address "l_string_8+0x28 (0x2194)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 52435 the Load-Command at instruction memory address "l_string_8+0x28 (0x2194)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 2       50        0x32      
PUTC: 3       51        0x33      
PUTC:         32        0x20      

WARNING: In cycle 53484 the Load-Command at instruction memory address "inttostr+0x9c (0x1dd4)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 54065 the Load-Command at instruction memory address "l_string_8+0x28 (0x2194)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 54240 the Load-Command at instruction memory address "l_string_8+0x28 (0x2194)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 4       52        0x34      
PUTC: 2       50        0x32      
PUTC:         32        0x20      

WARNING: In cycle 55289 the Load-Command at instruction memory address "inttostr+0x9c (0x1dd4)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 55870 the Load-Command at instruction memory address "l_string_8+0x28 (0x2194)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 56045 the Load-Command at instruction memory address "l_string_8+0x28 (0x2194)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 4       52        0x34      
PUTC: 5       53        0x35      
PUTC:         32        0x20      

WARNING: In cycle 57094 the Load-Command at instruction memory address "inttostr+0x9c (0x1dd4)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 57675 the Load-Command at instruction memory address "l_string_8+0x28 (0x2194)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 57850 the Load-Command at instruction memory address "l_string_8+0x28 (0x2194)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 5       53        0x35      
PUTC: 4       52        0x34      
PUTC:         32        0x20      
PUTC: CR      13        0x0d      
PUTC: LF      10        0x0a      

WARNING: In cycle 59085 the Load-Command at instruction memory address "inttostr+0x9c (0x1dd4)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 59666 the Load-Command at instruction memory address "l_string_8+0x28 (0x2194)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 59841 the Load-Command at instruction memory address "l_string_8+0x28 (0x2194)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 6       54        0x36      
PUTC: 3       51        0x33      
PUTC:         32        0x20      

WARNING: In cycle 60890 the Load-Command at instruction memory address "inttostr+0x9c (0x1dd4)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 61471 the Load-Command at instruction memory address "l_string_8+0x28 (0x2194)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 61646 the Load-Command at instruction memory address "l_string_8+0x28 (0x2194)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 7       55        0x37      
PUTC: 5       53        0x35      
PUTC:         32        0x20      

WARNING: In cycle 62695 the Load-Command at instruction memory address "inttostr+0x9c (0x1dd4)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 63276 the Load-Command at instruction memory address "l_string_8+0x28 (0x2194)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 63451 the Load-Command at instruction memory address "l_string_8+0x28 (0x2194)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 7       55        0x37      
PUTC: 7       55        0x37      
PUTC:         32        0x20      

WARNING: In cycle 64500 the Load-Command at instruction memory address "inttostr+0x9c (0x1dd4)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 65081 the Load-Command at instruction memory address "l_string_8+0x28 (0x2194)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 65256 the Load-Command at instruction memory address "l_string_8+0x28 (0x2194)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 7       55        0x37      
PUTC: 8       56        0x38      
PUTC:         32        0x20      

WARNING: In cycle 66305 the Load-Command at instruction memory address "inttostr+0x9c (0x1dd4)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 66886 the Load-Command at instruction memory address "l_string_8+0x28 (0x2194)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 67061 the Load-Command at instruction memory address "l_string_8+0x28 (0x2194)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 8       56        0x38      
PUTC: 6       54        0x36      
PUTC:         32        0x20      

WARNING: In cycle 68110 the Load-Command at instruction memory address "inttostr+0x9c (0x1dd4)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 68691 the Load-Command at instruction memory address "l_string_8+0x28 (0x2194)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 68866 the Load-Command at instruction memory address "l_string_8+0x28 (0x2194)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 9       57        0x39      
PUTC: 2       50        0x32      
PUTC:         32        0x20      

WARNING: In cycle 69915 the Load-Command at instruction memory address "inttostr+0x9c (0x1dd4)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 70496 the Load-Command at instruction memory address "l_string_8+0x28 (0x2194)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 70671 the Load-Command at instruction memory address "l_string_8+0x28 (0x2194)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 9       57        0x39      
PUTC: 9       57        0x39      
PUTC:         32        0x20      

WARNING: In cycle 71720 the Load-Command at instruction memory address "inttostr+0x9c (0x1dd4)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 72553 the Load-Command at instruction memory address "l_string_8+0x28 (0x2194)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 72728 the Load-Command at instruction memory address "l_string_8+0x28 (0x2194)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 72903 the Load-Command at instruction memory address "l_string_8+0x28 (0x2194)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 2       50        0x32      
PUTC: 3       51        0x33      
PUTC: 5       53        0x35      
PUTC:         32        0x20      
PUTC: CR      13        0x0d      
PUTC: LF      10        0x0a      

WARNING: In cycle 74183 the Load-Command at instruction memory address "inttostr+0x9c (0x1dd4)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 75016 the Load-Command at instruction memory address "l_string_8+0x28 (0x2194)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 75191 the Load-Command at instruction memory address "l_string_8+0x28 (0x2194)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 75366 the Load-Command at instruction memory address "l_string_8+0x28 (0x2194)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 3       51        0x33      
PUTC: 4       52        0x34      
PUTC: 2       50        0x32      
PUTC:         32        0x20      

WARNING: In cycle 76460 the Load-Command at instruction memory address "inttostr+0x9c (0x1dd4)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 77293 the Load-Command at instruction memory address "l_string_8+0x28 (0x2194)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 77468 the Load-Command at instruction memory address "l_string_8+0x28 (0x2194)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 77643 the Load-Command at instruction memory address "l_string_8+0x28 (0x2194)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 3       51        0x33      
PUTC: 4       52        0x34      
PUTC: 6       54        0x36      
PUTC:         32        0x20      

WARNING: In cycle 78737 the Load-Command at instruction memory address "inttostr+0x9c (0x1dd4)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 79570 the Load-Command at instruction memory address "l_string_8+0x28 (0x2194)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 79745 the Load-Command at instruction memory address "l_string_8+0x28 (0x2194)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 79920 the Load-Command at instruction memory address "l_string_8+0x28 (0x2194)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 3       51        0x33      
PUTC: 5       53        0x35      
PUTC: 2       50        0x32      
PUTC:         32        0x20      

WARNING: In cycle 81014 the Load-Command at instruction memory address "inttostr+0x9c (0x1dd4)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 81847 the Load-Command at instruction memory address "l_string_8+0x28 (0x2194)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 82022 the Load-Command at instruction memory address "l_string_8+0x28 (0x2194)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 82197 the Load-Command at instruction memory address "l_string_8+0x28 (0x2194)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 6       54        0x36      
PUTC: 3       51        0x33      
PUTC: 4       52        0x34      
PUTC:         32        0x20      
PUTC: CR      13        0x0d      
PUTC: LF      10        0x0a      
PUTC: A       65        0x41      
PUTC: r       114       0x72      
PUTC: r       114       0x72      
PUTC: a       97        0x61      
PUTC: y       121       0x79      
PUTC:         32        0x20      
PUTC: S       83        0x53      
PUTC: o       111       0x6f      
PUTC: r       114       0x72      
PUTC: t       116       0x74      
PUTC: e       101       0x65      
PUTC: d       100       0x64      
PUTC: :       58        0x3a      
PUTC:         32        0x20      
PUTC: Y       89        0x59      
PUTC: E       69        0x45      
PUTC: S       83        0x53      
PUTC: CR      13        0x0d      
PUTC: LF      10        0x0a      
PUTC: N       78        0x4e      
PUTC: u       117       0x75      
PUTC: m       109       0x6d      
PUTC: b       98        0x62      
PUTC: e       101       0x65      
PUTC: r       114       0x72      
PUTC:         32        0x20      
PUTC: o       111       0x6f      
PUTC: f       102       0x66      
PUTC:         32        0x20      
PUTC: c       99        0x63      
PUTC: y       121       0x79      
PUTC: c       99        0x63      
PUTC: l       108       0x6c      
PUTC: e       101       0x65      
PUTC: s       115       0x73      
PUTC:         32        0x20      
PUTC: n       110       0x6e      
PUTC: e       101       0x65      
PUTC: e       101       0x65      
PUTC: d       100       0x64      
PUTC: e       101       0x65      
PUTC: d       100       0x64      
PUTC: :       58        0x3a      
PUTC:         32        0x20      

WARNING: In cycle 85736 the Load-Command at instruction memory address "inttostr+0x9c (0x1dd4)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 86821 the Load-Command at instruction memory address "l_string_8+0x28 (0x2194)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 86996 the Load-Command at instruction memory address "l_string_8+0x28 (0x2194)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 87171 the Load-Command at instruction memory address "l_string_8+0x28 (0x2194)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!


WARNING: In cycle 87346 the Load-Command at instruction memory address "l_string_8+0x28 (0x2194)"
         is immediately following a Store-Command. The ASIP-CPU does not support
         switching from Store to Load without any other command in between !!

PUTC: 1       49        0x31      
PUTC: 6       54        0x36      
PUTC: 5       53        0x35      
PUTC: 8       56        0x38      
PUTC: CR      13        0x0d      
PUTC: LF      10        0x0a      
PUTC: CR      13        0x0d      
PUTC: LF      10        0x0a      
TRAP #0 received
Altogether 88,2e3(88294) cycles executed.
  4 Warnings for unresolved data dependencies printed.
  129 Warnings for successive load/store commands printed.
  0 Warnings for load/stores in the text section printed.
(dlxsim) get array 20u
undefined symbol "array"
(dlxsim) get _array 20u
_array+0x00 (0x4680):	4
_array+0x04 (0x4684):	6
_array+0x08 (0x4688):	7
_array+0x0c (0x468c):	21
_array+0x10 (0x4690):	23
_array+0x14 (0x4694):	42
_array+0x18 (0x4698):	45
_array+0x1c (0x469c):	54
_array+0x20 (0x46a0):	63
_array+0x24 (0x46a4):	75
_array+0x28 (0x46a8):	77
_array+0x2c (0x46ac):	78
_array+0x30 (0x46b0):	86
_array+0x34 (0x46b4):	92
_array+0x38 (0x46b8):	99
_array+0x3c (0x46bc):	235
_array+0x40 (0x46c0):	342
_array+0x44 (0x46c4):	346
_array+0x48 (0x46c8):	352
_array+0x4c (0x46cc):	634
(dlxsim) q
asip04@i80labpc01:~/LabASIP/Session5/ASIPMeisterProjects/dlx_bgeu/Applications/SW_Pipeline_Opt:$make dlxsim



# //  ModelSim SE 6.6d Nov  1 2010 Linux 4.4.0-47-generic
# //
# //  Copyright 1991-2010 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# OpenFile dlx_bgeu.mpf 
# Loading project dlx_bgeu
# Compile of Helper.vhd was successful.
# Compile of MemoryMapper.vhd was successful.
# Compile of MemoryMapperTypes.vhd was successful.
# Compile of tb_ASIPmeister.vhd was successful.
# Compile of CPU.vhd was successful.
# Compile of fhm_adder_w32.vhd was successful.
# Compile of fhm_alu_w32.vhd was successful.
# Compile of fhm_divider_w32.vhd was successful.
# Compile of fhm_dmau_w32.vhd was successful.
# Compile of fhm_extender_w16.vhd was successful.
# Compile of fhm_extender_w28.vhd was successful.
# Compile of fhm_imau_w32.vhd was successful.
# Compile of fhm_multiplier_w32.vhd was successful.
# Compile of fhm_pcu_w32.vhd was successful.
# Compile of fhm_register_w32.vhd was successful.
# Compile of fhm_registerfile_w32.vhd was successful.
# Compile of fhm_shifter_w32.vhd was successful.
# Compile of rtg_controller.vhd was successful.
# Compile of rtg_mux2to1_w5.vhd was successful.
# Compile of rtg_mux3to1_w5.vhd was successful.
# Compile of rtg_mux3to1_w32.vhd was successful.
# Compile of rtg_mux4to1_w32.vhd was successful.
# Compile of rtg_mux14to1_w32.vhd was successful.
# Compile of rtg_proc_fsm.vhd was successful.
# Compile of rtg_register_w1_00.vhd was successful.
# Compile of rtg_register_w1_01.vhd was successful.
# Compile of rtg_register_w4.vhd was successful.
# Compile of rtg_register_w5.vhd was successful.
# Compile of rtg_register_w7.vhd was successful.
# Compile of rtg_register_w12.vhd was successful.
# Compile of rtg_register_w32.vhd was successful.
# Compile of rtg_register_w38.vhd was successful.
# 32 compiles, 0 failed with no errors. 
vsim work.cfg
# vsim work.cfg 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.std_logic_textio(body)
# Loading work.memorymappertypes(body)
# Loading work.helper(body)
# Loading work.cfg#1
# Loading work.test(testbench)#1
# Loading ieee.std_logic_signed(body)
# Loading work.cpu(rtl)#1
# Loading work.fhm_pcu_w32_add32(synthesis)#1
# Loading work.fhm_dmau_w32(synthesis)#1
# Loading work.fhm_registerfile_w32(synthesis)#1
# Loading work.fhm_alu_w32(synthesis)#1
# Loading work.fhm_alu_w32_add16(synthesis)#1
# Loading work.fhm_multiplier_w32(synthesis)#1
# Loading work.fhm_multiplier_w32_cla16(synthesis)#1
# Loading work.fhm_divider_w32(synthesis)#1
# Loading work.fhm_divider_w32_add32_cla16(synthesis)#1
# Loading work.fhm_adder_w32_cla16(synthesis)#1
# Loading work.rtg_controller(rtl)#1
# Loading work.memorymapper(behavioral)#1
do /home/asip04/LabASIP/Session5/ASIPMeisterProjects/dlx_bgeu/ModelSim/wave.do
run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/i_memorymapper
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/i_memorymapper
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/i_memorymapper
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /test/i_memorymapper
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/i_memorymapper
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /test/i_memorymapper
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/i_memorymapper/datareqports(0)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/i_memorymapper/datareqports(1)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/i_memorymapper/datareqports(2)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/i_memorymapper/datareqports(3)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/i_memorymapper/datareqports(4)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/i_memorymapper/datareqports(5)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/i_memorymapper/datareqports(6)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/i_memorymapper
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/i_memorymapper/computeselector(6)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/i_memorymapper/computeselector(5)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/i_memorymapper/computeselector(4)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/i_memorymapper/computeselector(3)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/i_memorymapper/computeselector(2)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/i_memorymapper/computeselector(1)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/i_memorymapper/computeselector(0)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/dut/uf_div0/divu/lsftreg0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/dut/uf_div0/divu/lsftreg0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/dut/uf_div0/divu/lsftreg0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/dut/uf_div0/divu/lsftreg0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/dut/uf_div0/divu/lsftreg0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/dut/uf_div0/divu/lsftreg0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/dut/uf_div0/divu/lsftreg0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/dut/uf_div0/divu/lsftreg0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/dut/uf_div0/divu
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /test/i_memorymapper
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /test/i_memorymapper/computeselector(0)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /test/i_memorymapper/computeselector(1)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /test/i_memorymapper/computeselector(2)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /test/i_memorymapper/computeselector(3)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /test/i_memorymapper/computeselector(4)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /test/i_memorymapper/computeselector(5)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /test/i_memorymapper/computeselector(6)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /test/i_memorymapper
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 2  Instance: /test/i_memorymapper
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /test/i_memorymapper
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /test/i_memorymapper/datareqports(6)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /test/i_memorymapper/datareqports(5)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /test/i_memorymapper/datareqports(4)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /test/i_memorymapper/datareqports(3)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /test/i_memorymapper/datareqports(2)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /test/i_memorymapper/datareqports(1)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /test/i_memorymapper/datareqports(0)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 3  Instance: /test/i_memorymapper
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 3  Instance: /test/i_memorymapper
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 3  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 4  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 4  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 4  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 4  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 4  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 4  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 4  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 4  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 4  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 4  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 4  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 4  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 4  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 4  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 4  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 4  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 4  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 4  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 4  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 4  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 4  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 4  Instance: /test/i_memorymapper
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 4  Instance: /test/i_memorymapper
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 7  Instance: /test/dut/uf_alu0
# *****      0 ClockCycles simulated *****
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 7  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 7  Instance: /test/dut/uf_div0/divu
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 8  Instance: /test/dut/uf_div0/divu
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 9  Instance: /test/dut/uf_div0/divu
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 10  Instance: /test/dut/uf_div0/divu
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 11  Instance: /test/dut/uf_div0/divu
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 12  Instance: /test/dut/uf_div0/divu
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /test
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 20 ns  Iteration: 1  Instance: /test
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 3  Instance: /test/i_memorymapper/computeselector(0)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 3  Instance: /test/i_memorymapper/computeselector(1)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 3  Instance: /test/i_memorymapper/computeselector(2)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 3  Instance: /test/i_memorymapper/computeselector(3)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 3  Instance: /test/i_memorymapper/computeselector(4)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 3  Instance: /test/i_memorymapper/computeselector(5)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 3  Instance: /test/i_memorymapper/computeselector(6)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 1  Instance: /test
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 40 ns  Iteration: 1  Instance: /test
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 60 ns  Iteration: 1  Instance: /test
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 60 ns  Iteration: 1  Instance: /test
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 80 ns  Iteration: 1  Instance: /test
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 80 ns  Iteration: 1  Instance: /test
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 90 ns  Iteration: 6  Instance: /test/dut/uf_div0/divu
# *****   1000 ClockCycles simulated *****
# *****   2000 ClockCycles simulated *****
# *****   3000 ClockCycles simulated *****
# *****   4000 ClockCycles simulated *****
# *****   5000 ClockCycles simulated *****
# *****   6000 ClockCycles simulated *****
# *****   7000 ClockCycles simulated *****
# *****   8000 ClockCycles simulated *****
# *****   9000 ClockCycles simulated *****
# *****  10000 ClockCycles simulated *****
# *****  11000 ClockCycles simulated *****
# *****  12000 ClockCycles simulated *****
# *****  13000 ClockCycles simulated *****
# *****  14000 ClockCycles simulated *****
# *****  15000 ClockCycles simulated *****
# *****  16000 ClockCycles simulated *****
# *****  17000 ClockCycles simulated *****
# *****  18000 ClockCycles simulated *****
# *****  19000 ClockCycles simulated *****
# *****  20000 ClockCycles simulated *****
# *****  21000 ClockCycles simulated *****
# *****  22000 ClockCycles simulated *****
# *****  23000 ClockCycles simulated *****
# *****  24000 ClockCycles simulated *****
# *****  25000 ClockCycles simulated *****
# *****  26000 ClockCycles simulated *****
# *****  27000 ClockCycles simulated *****
# *****  28000 ClockCycles simulated *****
# *****  29000 ClockCycles simulated *****
# *****  30000 ClockCycles simulated *****
# *****  31000 ClockCycles simulated *****
# *****  32000 ClockCycles simulated *****
# *****  33000 ClockCycles simulated *****
# *****  34000 ClockCycles simulated *****
# *****  35000 ClockCycles simulated *****
# *****  36000 ClockCycles simulated *****
# *****  37000 ClockCycles simulated *****
# *****  38000 ClockCycles simulated *****
# *****  39000 ClockCycles simulated *****
# *****  40000 ClockCycles simulated *****
# *****  41000 ClockCycles simulated *****
# *****  42000 ClockCycles simulated *****
# *****  43000 ClockCycles simulated *****
# *****  44000 ClockCycles simulated *****
# *****  45000 ClockCycles simulated *****
# *****  46000 ClockCycles simulated *****
# *****  47000 ClockCycles simulated *****
# *****  48000 ClockCycles simulated *****
# *****  49000 ClockCycles simulated *****
# *****  50000 ClockCycles simulated *****
# *****  51000 ClockCycles simulated *****
# *****  52000 ClockCycles simulated *****
# *****  53000 ClockCycles simulated *****
# *****  54000 ClockCycles simulated *****
# *****  55000 ClockCycles simulated *****
# *****  56000 ClockCycles simulated *****
# *****  57000 ClockCycles simulated *****
# *****  58000 ClockCycles simulated *****
# *****  59000 ClockCycles simulated *****
# *****  60000 ClockCycles simulated *****
# *****  61000 ClockCycles simulated *****
# *****  62000 ClockCycles simulated *****
# *****  63000 ClockCycles simulated *****
# *****  64000 ClockCycles simulated *****
# *****  65000 ClockCycles simulated *****
# *****  66000 ClockCycles simulated *****
# *****  67000 ClockCycles simulated *****
# *****  68000 ClockCycles simulated *****
# *****  69000 ClockCycles simulated *****
# *****  70000 ClockCycles simulated *****
# *****  71000 ClockCycles simulated *****
# *****  72000 ClockCycles simulated *****
# *****  73000 ClockCycles simulated *****
# *****  74000 ClockCycles simulated *****
# *****  75000 ClockCycles simulated *****
# *****  76000 ClockCycles simulated *****
# *****  77000 ClockCycles simulated *****
# *****  78000 ClockCycles simulated *****
# *****  79000 ClockCycles simulated *****
# *****  80000 ClockCycles simulated *****
# *****  81000 ClockCycles simulated *****
# *****  82000 ClockCycles simulated *****
# *****  83000 ClockCycles simulated *****
# *****  84000 ClockCycles simulated *****
# *****  85000 ClockCycles simulated *****
# *****  86000 ClockCycles simulated *****
# *****  87000 ClockCycles simulated *****
# *****  88000 ClockCycles simulated *****
# *****  89000 ClockCycles simulated *****
# *****  90000 ClockCycles simulated *****
# *****  91000 ClockCycles simulated *****
#           ----------------------------------------------------------------------------------------------------------------------------------------------------------------
# *****  91581 ClockCycles altogether simulated *****
# ** Failure: SUCCESSFUL: Simulation End.
#    Time: 1831760 ns  Iteration: 0  Process: /test/line__485 File: /home/asip04/LabASIP/Session5/ASIPMeisterProjects/dlx_bgeu/ModelSim/tb_ASIPmeister.vhd
# Break in Process line__485 at /home/asip04/LabASIP/Session5/ASIPMeisterProjects/dlx_bgeu/ModelSim/tb_ASIPmeister.vhd line 500
quit -sim
# Compile of Helper.vhd was successful.
# Compile of MemoryMapper.vhd was successful.
# Compile of MemoryMapperTypes.vhd was successful.
# Compile of tb_ASIPmeister.vhd was successful.
# Compile of CPU.vhd was successful.
# Compile of fhm_adder_w32.vhd was successful.
# Compile of fhm_alu_w32.vhd was successful.
# Compile of fhm_divider_w32.vhd was successful.
# Compile of fhm_dmau_w32.vhd was successful.
# Compile of fhm_extender_w16.vhd was successful.
# Compile of fhm_extender_w28.vhd was successful.
# Compile of fhm_imau_w32.vhd was successful.
# Compile of fhm_multiplier_w32.vhd was successful.
# Compile of fhm_pcu_w32.vhd was successful.
# Compile of fhm_register_w32.vhd was successful.
# Compile of fhm_registerfile_w32.vhd was successful.
# Compile of fhm_shifter_w32.vhd was successful.
# Compile of rtg_controller.vhd was successful.
# Compile of rtg_mux2to1_w5.vhd was successful.
# Compile of rtg_mux3to1_w5.vhd was successful.
# Compile of rtg_mux3to1_w32.vhd was successful.
# Compile of rtg_mux4to1_w32.vhd was successful.
# Compile of rtg_mux14to1_w32.vhd was successful.
# Compile of rtg_proc_fsm.vhd was successful.
# Compile of rtg_register_w1_00.vhd was successful.
# Compile of rtg_register_w1_01.vhd was successful.
# Compile of rtg_register_w4.vhd was successful.
# Compile of rtg_register_w5.vhd was successful.
# Compile of rtg_register_w7.vhd was successful.
# Compile of rtg_register_w12.vhd was successful.
# Compile of rtg_register_w32.vhd was successful.
# Compile of rtg_register_w38.vhd was successful.
# 32 compiles, 0 failed with no errors. 
vsim work.cfg
# vsim work.cfg 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.std_logic_textio(body)
# Loading work.memorymappertypes(body)
# Loading work.helper(body)
# Loading work.cfg#1
# Loading work.test(testbench)#1
# Loading ieee.std_logic_signed(body)
# Loading work.cpu(rtl)#1
# Loading work.fhm_pcu_w32_add32(synthesis)#1
# Loading work.fhm_dmau_w32(synthesis)#1
# Loading work.fhm_registerfile_w32(synthesis)#1
# Loading work.fhm_alu_w32(synthesis)#1
# Loading work.fhm_alu_w32_add16(synthesis)#1
# Loading work.fhm_multiplier_w32(synthesis)#1
# Loading work.fhm_multiplier_w32_cla16(synthesis)#1
# Loading work.fhm_divider_w32(synthesis)#1
# Loading work.fhm_divider_w32_add32_cla16(synthesis)#1
# Loading work.fhm_adder_w32_cla16(synthesis)#1
# Loading work.rtg_controller(rtl)#1
# Loading work.memorymapper(behavioral)#1
do /home/asip04/LabASIP/Session5/ASIPMeisterProjects/dlx_bgeu/ModelSim/wave.do
run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/i_memorymapper
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/i_memorymapper
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/i_memorymapper
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /test/i_memorymapper
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/i_memorymapper
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /test/i_memorymapper
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/i_memorymapper/datareqports(0)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/i_memorymapper/datareqports(1)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/i_memorymapper/datareqports(2)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/i_memorymapper/datareqports(3)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/i_memorymapper/datareqports(4)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/i_memorymapper/datareqports(5)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/i_memorymapper/datareqports(6)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/i_memorymapper
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/i_memorymapper/computeselector(6)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/i_memorymapper/computeselector(5)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/i_memorymapper/computeselector(4)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/i_memorymapper/computeselector(3)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/i_memorymapper/computeselector(2)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/i_memorymapper/computeselector(1)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/i_memorymapper/computeselector(0)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/dut/uf_div0/divu/lsftreg0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/dut/uf_div0/divu/lsftreg0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/dut/uf_div0/divu/lsftreg0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/dut/uf_div0/divu/lsftreg0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/dut/uf_div0/divu/lsftreg0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/dut/uf_div0/divu/lsftreg0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/dut/uf_div0/divu/lsftreg0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/dut/uf_div0/divu/lsftreg0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/dut/uf_div0/divu
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /test/i_memorymapper
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /test/i_memorymapper/computeselector(0)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /test/i_memorymapper/computeselector(1)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /test/i_memorymapper/computeselector(2)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /test/i_memorymapper/computeselector(3)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /test/i_memorymapper/computeselector(4)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /test/i_memorymapper/computeselector(5)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /test/i_memorymapper/computeselector(6)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /test/i_memorymapper
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 2  Instance: /test/i_memorymapper
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /test/i_memorymapper
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /test/i_memorymapper/datareqports(6)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /test/i_memorymapper/datareqports(5)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /test/i_memorymapper/datareqports(4)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /test/i_memorymapper/datareqports(3)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /test/i_memorymapper/datareqports(2)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /test/i_memorymapper/datareqports(1)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /test/i_memorymapper/datareqports(0)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 3  Instance: /test/i_memorymapper
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 3  Instance: /test/i_memorymapper
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 3  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 4  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 4  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 4  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 4  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 4  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 4  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 4  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 4  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 4  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 4  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 4  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 4  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 4  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 4  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 4  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 4  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 4  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 4  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 4  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 4  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 4  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 4  Instance: /test/i_memorymapper
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 4  Instance: /test/i_memorymapper
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 7  Instance: /test/dut/uf_alu0
# *****      0 ClockCycles simulated *****
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 7  Instance: /test/dut/uf_alu0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 7  Instance: /test/dut/uf_div0/divu
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 8  Instance: /test/dut/uf_div0/divu
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 9  Instance: /test/dut/uf_div0/divu
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 10  Instance: /test/dut/uf_div0/divu
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 11  Instance: /test/dut/uf_div0/divu
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 12  Instance: /test/dut/uf_div0/divu
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /test
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 20 ns  Iteration: 1  Instance: /test
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 3  Instance: /test/i_memorymapper/computeselector(0)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 3  Instance: /test/i_memorymapper/computeselector(1)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 3  Instance: /test/i_memorymapper/computeselector(2)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 3  Instance: /test/i_memorymapper/computeselector(3)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 3  Instance: /test/i_memorymapper/computeselector(4)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 3  Instance: /test/i_memorymapper/computeselector(5)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 3  Instance: /test/i_memorymapper/computeselector(6)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 1  Instance: /test
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 40 ns  Iteration: 1  Instance: /test
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 60 ns  Iteration: 1  Instance: /test
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 60 ns  Iteration: 1  Instance: /test
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 80 ns  Iteration: 1  Instance: /test
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 80 ns  Iteration: 1  Instance: /test
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 90 ns  Iteration: 6  Instance: /test/dut/uf_div0/divu
# *****   1000 ClockCycles simulated *****
# *****   2000 ClockCycles simulated *****
# *****   3000 ClockCycles simulated *****
# *****   4000 ClockCycles simulated *****
# *****   5000 ClockCycles simulated *****
# *****   6000 ClockCycles simulated *****
# *****   7000 ClockCycles simulated *****
# *****   8000 ClockCycles simulated *****
# *****   9000 ClockCycles simulated *****
# *****  10000 ClockCycles simulated *****
# *****  11000 ClockCycles simulated *****
# *****  12000 ClockCycles simulated *****
# *****  13000 ClockCycles simulated *****
# *****  14000 ClockCycles simulated *****
# *****  15000 ClockCycles simulated *****
# *****  16000 ClockCycles simulated *****
# *****  17000 ClockCycles simulated *****
# *****  18000 ClockCycles simulated *****
# *****  19000 ClockCycles simulated *****
# *****  20000 ClockCycles simulated *****
# *****  21000 ClockCycles simulated *****
# *****  22000 ClockCycles simulated *****
# *****  23000 ClockCycles simulated *****
# *****  24000 ClockCycles simulated *****
# *****  25000 ClockCycles simulated *****
# *****  26000 ClockCycles simulated *****
# *****  27000 ClockCycles simulated *****
# *****  28000 ClockCycles simulated *****
# *****  29000 ClockCycles simulated *****
# *****  30000 ClockCycles simulated *****
# *****  31000 ClockCycles simulated *****
# *****  32000 ClockCycles simulated *****
# *****  33000 ClockCycles simulated *****
# *****  34000 ClockCycles simulated *****
# *****  35000 ClockCycles simulated *****
# *****  36000 ClockCycles simulated *****
# *****  37000 ClockCycles simulated *****
# *****  38000 ClockCycles simulated *****
# *****  39000 ClockCycles simulated *****
# *****  40000 ClockCycles simulated *****
# *****  41000 ClockCycles simulated *****
# *****  42000 ClockCycles simulated *****
# *****  43000 ClockCycles simulated *****
# *****  44000 ClockCycles simulated *****
# *****  45000 ClockCycles simulated *****
# *****  46000 ClockCycles simulated *****
# *****  47000 ClockCycles simulated *****
# *****  48000 ClockCycles simulated *****
# *****  49000 ClockCycles simulated *****
# *****  50000 ClockCycles simulated *****
# *****  51000 ClockCycles simulated *****
# *****  52000 ClockCycles simulated *****
# *****  53000 ClockCycles simulated *****
# *****  54000 ClockCycles simulated *****
# *****  55000 ClockCycles simulated *****
# *****  56000 ClockCycles simulated *****
# *****  57000 ClockCycles simulated *****
# *****  58000 ClockCycles simulated *****
# *****  59000 ClockCycles simulated *****
# *****  60000 ClockCycles simulated *****
# *****  61000 ClockCycles simulated *****
# *****  62000 ClockCycles simulated *****
# *****  63000 ClockCycles simulated *****
# *****  64000 ClockCycles simulated *****
# *****  65000 ClockCycles simulated *****
# *****  66000 ClockCycles simulated *****
# *****  67000 ClockCycles simulated *****
# *****  68000 ClockCycles simulated *****
# *****  69000 ClockCycles simulated *****
# *****  70000 ClockCycles simulated *****
# *****  71000 ClockCycles simulated *****
# *****  72000 ClockCycles simulated *****
# *****  73000 ClockCycles simulated *****
# *****  74000 ClockCycles simulated *****
# *****  75000 ClockCycles simulated *****
# *****  76000 ClockCycles simulated *****
# *****  77000 ClockCycles simulated *****
# *****  78000 ClockCycles simulated *****
# *****  79000 ClockCycles simulated *****
# *****  80000 ClockCycles simulated *****
# *****  81000 ClockCycles simulated *****
# *****  82000 ClockCycles simulated *****
# *****  83000 ClockCycles simulated *****
# *****  84000 ClockCycles simulated *****
# *****  85000 ClockCycles simulated *****
# *****  86000 ClockCycles simulated *****
# *****  87000 ClockCycles simulated *****
# *****  88000 ClockCycles simulated *****
# *****  89000 ClockCycles simulated *****
#           ----------------------------------------------------------------------------------------------------------------------------------------------------------------
# *****  89348 ClockCycles altogether simulated *****
# ** Failure: SUCCESSFUL: Simulation End.
#    Time: 1787100 ns  Iteration: 0  Process: /test/line__485 File: /home/asip04/LabASIP/Session5/ASIPMeisterProjects/dlx_bgeu/ModelSim/tb_ASIPmeister.vhd
# Break in Process line__485 at /home/asip04/LabASIP/Session5/ASIPMeisterProjects/dlx_bgeu/ModelSim/tb_ASIPmeister.vhd line 500
quit -sim



asip04@i80labpc02:~/LabASIP/Session5/ASIPMeisterProjects/dlx_bgeu/ModelSim:$vim TestData.OUT


ISE_Framwork (bs_bgeu.s)
============
Device Utilization Summary:

   Number of BUFGs                          13 out of 32     40%
   Number of DCM_ADVs                        2 out of 12     16%
   Number of External IOBs                  30 out of 640     4%
      Number of LOCed IOBs                  30 out of 30    100%

   Number of PLL_ADVs                        1 out of 6      16%
   Number of RAMB18X2s                       3 out of 148     2%
   Number of RAMB36_EXPs                   144 out of 148    97%
   Number of Slices                       2337 out of 17280  13%
   Number of Slice Registers              3892 out of 69120   5%
      Number used as Flip Flops           3892
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                   5707 out of 69120   8%
   Number of Slice LUT-Flip Flop pairs    6769 out of 69120   9%


---------------+---------+---------+---------+---------+

Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5145361 paths, 0 nets, and 31871 connections

Design statistics:
   Minimum period:  17.103ns{1}   (Maximum frequency:  58.469MHz)


-------------------------------------------------------------------------------- 
 Slack (setup path):     5.998ns (requirement - (data path - clock path skew + uncertainty)) 
   Source:               kcuart_rx_instance/strobe_reg (FF) 
   Destination:          dataack_ports_2 (FF) 
   Requirement:          10.000ns 
   Data Path Delay:      7.625ns (Levels of Logic = 1) 



asip04@i80labpc10:~/LabASIP/Session5/ASIPMeisterProjects/dlx_bgeu/Applications/HW_Pipeline_Opt:$make clean
/bin/rm -rf BUILD_SIM BUILD_FPGA
asip04@i80labpc10:~/LabASIP/Session5/ASIPMeisterProjects/dlx_bgeu/Applications/HW_Pipeline_Opt:$make sim
-----------------------------------------------
Transforming file "Bubblesort_LCD_forHW.s" for target SIMULATION.
-----------------------------------------------
-----------------------------------------------
Assembling/Linking for target SIMULATION:
-----------------------------------------------
Creating combined files.
STACK_START:			0xFFFFC
extendAssemblerDescriptionFile:	Assembler Description File successfully extended.
Copying files to 'i80pc06' to execute the assembler:
pas                                                                                                                                                 100%  283KB 283.4KB/s   00:00    
dlx_bgeu_extended_noGPR.des                                                                                                                         100%   18KB  17.8KB/s   00:00    
HW_Pipeline_Opt.asm                                                                                                                                 100%   96KB  96.1KB/s   00:00    
HW_Pipeline_Opt.out                                                                                                                                 100%  227KB 227.0KB/s   00:00    
pasError.txt                                                                                                                                        100% 9165     9.0KB/s   00:00    
scanForSymbols:			0 Undefined or Multiple Defined Symbols found
extendDMfile:			0 gaps in TestData.DM found.
FINISHED ASSEMBLING/LINKING for target SIMULATION.
-----------------------------------------------

asip04@i80labpc10:~/LabASIP/Session5/ASIPMeisterProjects/dlx_bgeu/Applications/HW_Pipeline_Opt:$make fpga
-----------------------------------------------
Transforming file "Bubblesort_LCD_forHW.s" for target FPGA.
-----------------------------------------------
addNopAfterLabels:		Found 4 Labels after each of which 1 NOP was added.
addNops:			31440 NOPs added
reduceNOPs:			29962 NOPs removed
Rename local labels:            done
-----------------------------------------------
Assembling/Linking for target FPGA:
-----------------------------------------------
Creating combined files.
STACK_START:			0xEFFC
extendAssemblerDescriptionFile:	Assembler Description File successfully extended.
Copying files to 'i80pc06' to execute the assembler:
pas                                                                                                                                                 100%  283KB 283.4KB/s   00:00    
dlx_bgeu_extended_noGPR.des                                                                                                                         100%   18KB  17.8KB/s   00:00    
HW_Pipeline_Opt.asm                                                                                                                                 100%  164KB 164.5KB/s   00:00    
HW_Pipeline_Opt.out                                                                                                                                 100%  332KB 331.6KB/s   00:00    
pasError.txt                                                                                                                                        100% 9165     9.0KB/s   00:00    
scanForSymbols:			0 Undefined or Multiple Defined Symbols found
extendDMfile:			0 gaps in TestData.DM found.
FINISHED ASSEMBLING/LINKING for target FPGA.
-----------------------------------------------


-----------------------------------------------
Creating MEM file "BUILD_FPGA/HW_Pipeline_Opt.mem" for target FPGA:
-----------------------------------------------
DONE

-----------------------------------------------
Updating BIT file "BUILD_FPGA/HW_Pipeline_Opt.bit" for target FPGA:
-----------------------------------------------
DONE

asip04@i80labpc10:~/LabASIP/Session5/ASIPMeisterProjects/dlx_bgeu/Applications/HW_Pipeline_Opt:$hterm &
[2] 15381
asip04@i80labpc10:~/LabASIP/Session5/ASIPMeisterProjects/dlx_bgeu/Applications/HW_Pipeline_Opt:$make upload
-----------------------------------------------
Uploading Bitstream "BUILD_FPGA/HW_Pipeline_Opt.bit" to FPGA:
-----------------------------------------------
WARNING: de_DE is not supported as a language.  Using usenglish.
Release 14.2 - iMPACT P.28xd (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
AutoDetecting cable. Please wait.
 OS platform = i686.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of
/Software/xilinx/14.2_2012.2/14.2/ISE_DS/ISE/bin/lin/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.
 Kernel release = 4.4.0-47-generic.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of /Software/xilinx/14.2_2012.2/14.2/ISE_DS/ISE/data/xusb_xlp.hex =
1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Type = 0x0004.
 ESN device is not available for this cable.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 7
INFO:iMPACT:1777 - 
   Reading
   /Software/xilinx/14.2_2012.2/14.2/ISE_DS/ISE/virtex5/data/xc5vlx110t.bsd...
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading /Software/xilinx/14.2_2012.2/14.2/ISE_DS/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:1777 - 
   Reading
   /Software/xilinx/14.2_2012.2/14.2/ISE_DS/ISE/xc9500xl/data/xc95144xl.bsd...
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading /Software/xilinx/14.2_2012.2/14.2/ISE_DS/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 13
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'5': Loading file 'HW_Pipeline_Opt.bit' ...
done.
INFO:iMPACT:2257 - Startup Clock has been changed to 'JtagClk' in the bitstream
   stored in memory,
   but the original bitstream file remains unchanged.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
5: Device Temperature: Current Reading:   49.39 C, Min. Reading:   47.91 C, Max.
Reading:   49.39 C
5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.996 V, Max.
Reading:   0.999 V
5: VCCAUX Supply: Current Reading:   2.493 V, Min. Reading:   2.490 V, Max.
Reading:   2.496 V
'5': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1001 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT:188 - '5': Programming completed successfully.
 Match_cycle = NoWait.
Match cycle: NoWait
 LCK_cycle = NoWait.
LCK cycle: NoWait
INFO:iMPACT - '5': Checking done pin....done.
'5': Programmed successfully.
Elapsed time =      9 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------


ISE_Benchmark
=============


Device Utilization Summary:

   Number of BUFGs                           1 out of 32      3%
   Number of External IOBs                   3 out of 640     1%
      Number of LOCed IOBs                   3 out of 3     100%

   Number of RAMB18X2s                       1 out of 148     1%
   Number of Slices                       1142 out of 17280   6%
   Number of Slice Registers              2028 out of 69120   2%
      Number used as Flip Flops           2028
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                   3442 out of 69120   4%
   Number of Slice LUT-Flip Flop pairs    3746 out of 69120   5%
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 6184  Score: 5659876  (Setup/Max: 5659876, Hold: 0)

Constraints cover 2534552 paths, 0 nets, and 20755 connections

Design statistics:
   Minimum period:   8.219ns{1}   (Maximum frequency: 121.669MHz)

-------------------------------------------------------------------------------- 
 Slack (setup path):     -3.219ns (requirement - (data path - clock path skew + uncertainty)) 
   Source:               CPU0/UA_CTRL/UA_CW_EXE/DOUT_34 (FF) 
   Destination:          CPU0/UF_PC/reg1/data_out_10 (FF) 
   Requirement:          5.000ns 
   Data Path Delay:      8.178ns (Levels of Logic = 10) 