0.7
2020.2
Nov  8 2024
22:36:57
D:/Xilinx/Project/experiment_four/Lampctrl_HDL/Lampctrl_HDL.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
D:/Xilinx/Project/experiment_four/Lampctrl_HDL/Lampctrl_HDL.srcs/sim_1/new/LampCtrl_HDL_testbench.v,1744361705,verilog,,,,LampCtrl_HDL_testbench,,,,,,,,
D:/Xilinx/Project/experiment_four/Lampctrl_HDL/Lampctrl_HDL.srcs/sources_1/new/LampCtrl_HDL.v,1744361877,verilog,,D:/Xilinx/Project/experiment_four/Lampctrl_HDL/Lampctrl_HDL.srcs/sim_1/new/LampCtrl_HDL_testbench.v,,LampCtrl_HDL,,,,,,,,
