<stg><name>fft_stage_first</name>


<trans_list>

<trans id="150" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="11" op_0_bw="32">
<![CDATA[
entry:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:1 %spectopmodule_ln13 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln13"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_R, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X_R

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_I, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X_I

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_R, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUT_R

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_I, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUT_I

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:10 %store_ln24 = store i11 0, i11 %j

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
entry:11 %br_ln24 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.inc:0 %j_1 = load i11 %j

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
for.inc:2 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %j_1, i32 10

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:4 %br_ln24 = br i1 %tmp, void %for.inc.split, void %for.end43

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="10" op_0_bw="11">
<![CDATA[
for.inc.split:2 %trunc_ln26 = trunc i11 %j_1

]]></Node>
<StgValue><ssdm name="trunc_ln26"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.split:3 %or_ln26 = or i10 %trunc_ln26, i10 1

]]></Node>
<StgValue><ssdm name="or_ln26"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="10">
<![CDATA[
for.inc.split:4 %zext_ln26 = zext i10 %or_ln26

]]></Node>
<StgValue><ssdm name="zext_ln26"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:5 %X_R_addr = getelementptr i32 %X_R, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="X_R_addr"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="10">
<![CDATA[
for.inc.split:6 %X_R_load = load i10 %X_R_addr

]]></Node>
<StgValue><ssdm name="X_R_load"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:8 %X_I_addr = getelementptr i32 %X_I, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="X_I_addr"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="10">
<![CDATA[
for.inc.split:9 %X_I_load = load i10 %X_I_addr

]]></Node>
<StgValue><ssdm name="X_I_load"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.split:37 %add_ln24 = add i11 %j_1, i11 2

]]></Node>
<StgValue><ssdm name="add_ln24"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:38 %store_ln24 = store i11 %add_ln24, i11 %j

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="46" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="10">
<![CDATA[
for.inc.split:6 %X_R_load = load i10 %X_R_addr

]]></Node>
<StgValue><ssdm name="X_R_load"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:7 %bitcast_ln26 = bitcast i32 %X_R_load

]]></Node>
<StgValue><ssdm name="bitcast_ln26"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="10">
<![CDATA[
for.inc.split:9 %X_I_load = load i10 %X_I_addr

]]></Node>
<StgValue><ssdm name="X_I_load"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:10 %bitcast_ln26_1 = bitcast i32 %X_I_load

]]></Node>
<StgValue><ssdm name="bitcast_ln26_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="50" st_id="3" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:11 %mul = fmul i32 %bitcast_ln26_1, i32 -0

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:13 %mul1 = fmul i32 %bitcast_ln26, i32 -0

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="52" st_id="4" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:11 %mul = fmul i32 %bitcast_ln26_1, i32 -0

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:13 %mul1 = fmul i32 %bitcast_ln26, i32 -0

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="54" st_id="5" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:11 %mul = fmul i32 %bitcast_ln26_1, i32 -0

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:13 %mul1 = fmul i32 %bitcast_ln26, i32 -0

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="56" st_id="6" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:11 %mul = fmul i32 %bitcast_ln26_1, i32 -0

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:13 %mul1 = fmul i32 %bitcast_ln26, i32 -0

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="58" st_id="7" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:12 %t_R = fsub i32 %bitcast_ln26, i32 %mul

]]></Node>
<StgValue><ssdm name="t_R"/></StgValue>
</operation>

<operation id="59" st_id="7" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:14 %t_I = fadd i32 %bitcast_ln26_1, i32 %mul1

]]></Node>
<StgValue><ssdm name="t_I"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="60" st_id="8" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:12 %t_R = fsub i32 %bitcast_ln26, i32 %mul

]]></Node>
<StgValue><ssdm name="t_R"/></StgValue>
</operation>

<operation id="61" st_id="8" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:14 %t_I = fadd i32 %bitcast_ln26_1, i32 %mul1

]]></Node>
<StgValue><ssdm name="t_I"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="62" st_id="9" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:12 %t_R = fsub i32 %bitcast_ln26, i32 %mul

]]></Node>
<StgValue><ssdm name="t_R"/></StgValue>
</operation>

<operation id="63" st_id="9" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:14 %t_I = fadd i32 %bitcast_ln26_1, i32 %mul1

]]></Node>
<StgValue><ssdm name="t_I"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="64" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="11">
<![CDATA[
for.inc.split:0 %j_cast2 = zext i11 %j_1

]]></Node>
<StgValue><ssdm name="j_cast2"/></StgValue>
</operation>

<operation id="65" st_id="10" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:12 %t_R = fsub i32 %bitcast_ln26, i32 %mul

]]></Node>
<StgValue><ssdm name="t_R"/></StgValue>
</operation>

<operation id="66" st_id="10" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:14 %t_I = fadd i32 %bitcast_ln26_1, i32 %mul1

]]></Node>
<StgValue><ssdm name="t_I"/></StgValue>
</operation>

<operation id="67" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:15 %X_R_addr_1 = getelementptr i32 %X_R, i64 0, i64 %j_cast2

]]></Node>
<StgValue><ssdm name="X_R_addr_1"/></StgValue>
</operation>

<operation id="68" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="10">
<![CDATA[
for.inc.split:16 %X_R_load_1 = load i10 %X_R_addr_1

]]></Node>
<StgValue><ssdm name="X_R_load_1"/></StgValue>
</operation>

<operation id="69" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:22 %X_I_addr_1 = getelementptr i32 %X_I, i64 0, i64 %j_cast2

]]></Node>
<StgValue><ssdm name="X_I_addr_1"/></StgValue>
</operation>

<operation id="70" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="10">
<![CDATA[
for.inc.split:23 %X_I_load_1 = load i10 %X_I_addr_1

]]></Node>
<StgValue><ssdm name="X_I_load_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="71" st_id="11" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:12 %t_R = fsub i32 %bitcast_ln26, i32 %mul

]]></Node>
<StgValue><ssdm name="t_R"/></StgValue>
</operation>

<operation id="72" st_id="11" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:14 %t_I = fadd i32 %bitcast_ln26_1, i32 %mul1

]]></Node>
<StgValue><ssdm name="t_I"/></StgValue>
</operation>

<operation id="73" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="10">
<![CDATA[
for.inc.split:16 %X_R_load_1 = load i10 %X_R_addr_1

]]></Node>
<StgValue><ssdm name="X_R_load_1"/></StgValue>
</operation>

<operation id="74" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:17 %bitcast_ln29 = bitcast i32 %X_R_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln29"/></StgValue>
</operation>

<operation id="75" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="10">
<![CDATA[
for.inc.split:23 %X_I_load_1 = load i10 %X_I_addr_1

]]></Node>
<StgValue><ssdm name="X_I_load_1"/></StgValue>
</operation>

<operation id="76" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:24 %bitcast_ln30 = bitcast i32 %X_I_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln30"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="77" st_id="12" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:18 %sub = fsub i32 %bitcast_ln29, i32 %t_R

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="78" st_id="12" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:25 %sub1 = fsub i32 %bitcast_ln30, i32 %t_I

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>

<operation id="79" st_id="12" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:29 %add = fadd i32 %bitcast_ln29, i32 %t_R

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="80" st_id="12" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:33 %add1 = fadd i32 %bitcast_ln30, i32 %t_I

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="81" st_id="13" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:18 %sub = fsub i32 %bitcast_ln29, i32 %t_R

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="82" st_id="13" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:25 %sub1 = fsub i32 %bitcast_ln30, i32 %t_I

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>

<operation id="83" st_id="13" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:29 %add = fadd i32 %bitcast_ln29, i32 %t_R

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="84" st_id="13" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:33 %add1 = fadd i32 %bitcast_ln30, i32 %t_I

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="85" st_id="14" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:18 %sub = fsub i32 %bitcast_ln29, i32 %t_R

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="86" st_id="14" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:25 %sub1 = fsub i32 %bitcast_ln30, i32 %t_I

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>

<operation id="87" st_id="14" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:29 %add = fadd i32 %bitcast_ln29, i32 %t_R

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="88" st_id="14" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:33 %add1 = fadd i32 %bitcast_ln30, i32 %t_I

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="89" st_id="15" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:18 %sub = fsub i32 %bitcast_ln29, i32 %t_R

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="90" st_id="15" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:25 %sub1 = fsub i32 %bitcast_ln30, i32 %t_I

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>

<operation id="91" st_id="15" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:29 %add = fadd i32 %bitcast_ln29, i32 %t_R

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="92" st_id="15" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:33 %add1 = fadd i32 %bitcast_ln30, i32 %t_I

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="93" st_id="16" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:18 %sub = fsub i32 %bitcast_ln29, i32 %t_R

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="94" st_id="16" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:25 %sub1 = fsub i32 %bitcast_ln30, i32 %t_I

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>

<operation id="95" st_id="16" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:29 %add = fadd i32 %bitcast_ln29, i32 %t_R

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="96" st_id="16" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:33 %add1 = fadd i32 %bitcast_ln30, i32 %t_I

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="111" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0">
<![CDATA[
for.end43:0 %ret_ln35 = ret

]]></Node>
<StgValue><ssdm name="ret_ln35"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="97" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:1 %specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln17"/></StgValue>
</operation>

<operation id="98" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:19 %bitcast_ln29_1 = bitcast i32 %sub

]]></Node>
<StgValue><ssdm name="bitcast_ln29_1"/></StgValue>
</operation>

<operation id="99" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:20 %OUT_R_addr = getelementptr i32 %OUT_R, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="OUT_R_addr"/></StgValue>
</operation>

<operation id="100" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
for.inc.split:21 %store_ln29 = store i32 %bitcast_ln29_1, i10 %OUT_R_addr

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="101" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:26 %bitcast_ln30_1 = bitcast i32 %sub1

]]></Node>
<StgValue><ssdm name="bitcast_ln30_1"/></StgValue>
</operation>

<operation id="102" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:27 %OUT_I_addr = getelementptr i32 %OUT_I, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="OUT_I_addr"/></StgValue>
</operation>

<operation id="103" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
for.inc.split:28 %store_ln30 = store i32 %bitcast_ln30_1, i10 %OUT_I_addr

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="104" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:30 %bitcast_ln31 = bitcast i32 %add

]]></Node>
<StgValue><ssdm name="bitcast_ln31"/></StgValue>
</operation>

<operation id="105" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:31 %OUT_R_addr_1 = getelementptr i32 %OUT_R, i64 0, i64 %j_cast2

]]></Node>
<StgValue><ssdm name="OUT_R_addr_1"/></StgValue>
</operation>

<operation id="106" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
for.inc.split:32 %store_ln31 = store i32 %bitcast_ln31, i10 %OUT_R_addr_1

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="107" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:34 %bitcast_ln32 = bitcast i32 %add1

]]></Node>
<StgValue><ssdm name="bitcast_ln32"/></StgValue>
</operation>

<operation id="108" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:35 %OUT_I_addr_1 = getelementptr i32 %OUT_I, i64 0, i64 %j_cast2

]]></Node>
<StgValue><ssdm name="OUT_I_addr_1"/></StgValue>
</operation>

<operation id="109" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
for.inc.split:36 %store_ln32 = store i32 %bitcast_ln32, i10 %OUT_I_addr_1

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="110" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:39 %br_ln24 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="151" name="X_R" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="X_R"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="152" name="X_I" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="X_I"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="153" name="OUT_R" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="OUT_R"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</port>
<port id="154" name="OUT_I" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="OUT_I"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="156" from="StgValue_155" to="j" fromId="155" toId="20">
</dataflow>
<dataflow id="158" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln13" fromId="157" toId="21">
</dataflow>
<dataflow id="160" from="empty_1" to="spectopmodule_ln13" fromId="159" toId="21">
</dataflow>
<dataflow id="162" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="161" toId="22">
</dataflow>
<dataflow id="163" from="X_R" to="specinterface_ln0" fromId="151" toId="22">
</dataflow>
<dataflow id="165" from="empty" to="specinterface_ln0" fromId="164" toId="22">
</dataflow>
<dataflow id="167" from="StgValue_166" to="specinterface_ln0" fromId="166" toId="22">
</dataflow>
<dataflow id="168" from="StgValue_166" to="specinterface_ln0" fromId="166" toId="22">
</dataflow>
<dataflow id="170" from="empty_0" to="specinterface_ln0" fromId="169" toId="22">
</dataflow>
<dataflow id="172" from="StgValue_171" to="specinterface_ln0" fromId="171" toId="22">
</dataflow>
<dataflow id="173" from="StgValue_166" to="specinterface_ln0" fromId="166" toId="22">
</dataflow>
<dataflow id="174" from="empty_0" to="specinterface_ln0" fromId="169" toId="22">
</dataflow>
<dataflow id="175" from="empty_0" to="specinterface_ln0" fromId="169" toId="22">
</dataflow>
<dataflow id="176" from="empty_0" to="specinterface_ln0" fromId="169" toId="22">
</dataflow>
<dataflow id="177" from="StgValue_166" to="specinterface_ln0" fromId="166" toId="22">
</dataflow>
<dataflow id="178" from="StgValue_166" to="specinterface_ln0" fromId="166" toId="22">
</dataflow>
<dataflow id="179" from="StgValue_166" to="specinterface_ln0" fromId="166" toId="22">
</dataflow>
<dataflow id="180" from="StgValue_166" to="specinterface_ln0" fromId="166" toId="22">
</dataflow>
<dataflow id="181" from="empty_0" to="specinterface_ln0" fromId="169" toId="22">
</dataflow>
<dataflow id="182" from="empty_0" to="specinterface_ln0" fromId="169" toId="22">
</dataflow>
<dataflow id="183" from="StgValue_171" to="specinterface_ln0" fromId="171" toId="22">
</dataflow>
<dataflow id="184" from="StgValue_166" to="specinterface_ln0" fromId="166" toId="22">
</dataflow>
<dataflow id="186" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="185" toId="23">
</dataflow>
<dataflow id="187" from="X_R" to="specbitsmap_ln0" fromId="151" toId="23">
</dataflow>
<dataflow id="188" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="161" toId="24">
</dataflow>
<dataflow id="189" from="X_I" to="specinterface_ln0" fromId="152" toId="24">
</dataflow>
<dataflow id="190" from="empty" to="specinterface_ln0" fromId="164" toId="24">
</dataflow>
<dataflow id="191" from="StgValue_166" to="specinterface_ln0" fromId="166" toId="24">
</dataflow>
<dataflow id="192" from="StgValue_166" to="specinterface_ln0" fromId="166" toId="24">
</dataflow>
<dataflow id="193" from="empty_0" to="specinterface_ln0" fromId="169" toId="24">
</dataflow>
<dataflow id="194" from="StgValue_171" to="specinterface_ln0" fromId="171" toId="24">
</dataflow>
<dataflow id="195" from="StgValue_166" to="specinterface_ln0" fromId="166" toId="24">
</dataflow>
<dataflow id="196" from="empty_0" to="specinterface_ln0" fromId="169" toId="24">
</dataflow>
<dataflow id="197" from="empty_0" to="specinterface_ln0" fromId="169" toId="24">
</dataflow>
<dataflow id="198" from="empty_0" to="specinterface_ln0" fromId="169" toId="24">
</dataflow>
<dataflow id="199" from="StgValue_166" to="specinterface_ln0" fromId="166" toId="24">
</dataflow>
<dataflow id="200" from="StgValue_166" to="specinterface_ln0" fromId="166" toId="24">
</dataflow>
<dataflow id="201" from="StgValue_166" to="specinterface_ln0" fromId="166" toId="24">
</dataflow>
<dataflow id="202" from="StgValue_166" to="specinterface_ln0" fromId="166" toId="24">
</dataflow>
<dataflow id="203" from="empty_0" to="specinterface_ln0" fromId="169" toId="24">
</dataflow>
<dataflow id="204" from="empty_0" to="specinterface_ln0" fromId="169" toId="24">
</dataflow>
<dataflow id="205" from="StgValue_171" to="specinterface_ln0" fromId="171" toId="24">
</dataflow>
<dataflow id="206" from="StgValue_166" to="specinterface_ln0" fromId="166" toId="24">
</dataflow>
<dataflow id="207" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="185" toId="25">
</dataflow>
<dataflow id="208" from="X_I" to="specbitsmap_ln0" fromId="152" toId="25">
</dataflow>
<dataflow id="209" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="161" toId="26">
</dataflow>
<dataflow id="210" from="OUT_R" to="specinterface_ln0" fromId="153" toId="26">
</dataflow>
<dataflow id="211" from="empty" to="specinterface_ln0" fromId="164" toId="26">
</dataflow>
<dataflow id="212" from="StgValue_166" to="specinterface_ln0" fromId="166" toId="26">
</dataflow>
<dataflow id="213" from="StgValue_166" to="specinterface_ln0" fromId="166" toId="26">
</dataflow>
<dataflow id="214" from="empty_0" to="specinterface_ln0" fromId="169" toId="26">
</dataflow>
<dataflow id="215" from="StgValue_171" to="specinterface_ln0" fromId="171" toId="26">
</dataflow>
<dataflow id="216" from="StgValue_166" to="specinterface_ln0" fromId="166" toId="26">
</dataflow>
<dataflow id="217" from="empty_0" to="specinterface_ln0" fromId="169" toId="26">
</dataflow>
<dataflow id="218" from="empty_0" to="specinterface_ln0" fromId="169" toId="26">
</dataflow>
<dataflow id="219" from="empty_0" to="specinterface_ln0" fromId="169" toId="26">
</dataflow>
<dataflow id="220" from="StgValue_166" to="specinterface_ln0" fromId="166" toId="26">
</dataflow>
<dataflow id="221" from="StgValue_166" to="specinterface_ln0" fromId="166" toId="26">
</dataflow>
<dataflow id="222" from="StgValue_166" to="specinterface_ln0" fromId="166" toId="26">
</dataflow>
<dataflow id="223" from="StgValue_166" to="specinterface_ln0" fromId="166" toId="26">
</dataflow>
<dataflow id="224" from="empty_0" to="specinterface_ln0" fromId="169" toId="26">
</dataflow>
<dataflow id="225" from="empty_0" to="specinterface_ln0" fromId="169" toId="26">
</dataflow>
<dataflow id="226" from="StgValue_171" to="specinterface_ln0" fromId="171" toId="26">
</dataflow>
<dataflow id="227" from="StgValue_166" to="specinterface_ln0" fromId="166" toId="26">
</dataflow>
<dataflow id="228" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="185" toId="27">
</dataflow>
<dataflow id="229" from="OUT_R" to="specbitsmap_ln0" fromId="153" toId="27">
</dataflow>
<dataflow id="230" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="161" toId="28">
</dataflow>
<dataflow id="231" from="OUT_I" to="specinterface_ln0" fromId="154" toId="28">
</dataflow>
<dataflow id="232" from="empty" to="specinterface_ln0" fromId="164" toId="28">
</dataflow>
<dataflow id="233" from="StgValue_166" to="specinterface_ln0" fromId="166" toId="28">
</dataflow>
<dataflow id="234" from="StgValue_166" to="specinterface_ln0" fromId="166" toId="28">
</dataflow>
<dataflow id="235" from="empty_0" to="specinterface_ln0" fromId="169" toId="28">
</dataflow>
<dataflow id="236" from="StgValue_171" to="specinterface_ln0" fromId="171" toId="28">
</dataflow>
<dataflow id="237" from="StgValue_166" to="specinterface_ln0" fromId="166" toId="28">
</dataflow>
<dataflow id="238" from="empty_0" to="specinterface_ln0" fromId="169" toId="28">
</dataflow>
<dataflow id="239" from="empty_0" to="specinterface_ln0" fromId="169" toId="28">
</dataflow>
<dataflow id="240" from="empty_0" to="specinterface_ln0" fromId="169" toId="28">
</dataflow>
<dataflow id="241" from="StgValue_166" to="specinterface_ln0" fromId="166" toId="28">
</dataflow>
<dataflow id="242" from="StgValue_166" to="specinterface_ln0" fromId="166" toId="28">
</dataflow>
<dataflow id="243" from="StgValue_166" to="specinterface_ln0" fromId="166" toId="28">
</dataflow>
<dataflow id="244" from="StgValue_166" to="specinterface_ln0" fromId="166" toId="28">
</dataflow>
<dataflow id="245" from="empty_0" to="specinterface_ln0" fromId="169" toId="28">
</dataflow>
<dataflow id="246" from="empty_0" to="specinterface_ln0" fromId="169" toId="28">
</dataflow>
<dataflow id="247" from="StgValue_171" to="specinterface_ln0" fromId="171" toId="28">
</dataflow>
<dataflow id="248" from="StgValue_166" to="specinterface_ln0" fromId="166" toId="28">
</dataflow>
<dataflow id="249" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="185" toId="29">
</dataflow>
<dataflow id="250" from="OUT_I" to="specbitsmap_ln0" fromId="154" toId="29">
</dataflow>
<dataflow id="252" from="StgValue_251" to="store_ln24" fromId="251" toId="30">
</dataflow>
<dataflow id="253" from="j" to="store_ln24" fromId="20" toId="30">
</dataflow>
<dataflow id="254" from="j" to="j_1" fromId="20" toId="32">
</dataflow>
<dataflow id="256" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="255" toId="33">
</dataflow>
<dataflow id="257" from="StgValue_171" to="specpipeline_ln0" fromId="171" toId="33">
</dataflow>
<dataflow id="258" from="StgValue_166" to="specpipeline_ln0" fromId="166" toId="33">
</dataflow>
<dataflow id="259" from="StgValue_155" to="specpipeline_ln0" fromId="155" toId="33">
</dataflow>
<dataflow id="260" from="StgValue_166" to="specpipeline_ln0" fromId="166" toId="33">
</dataflow>
<dataflow id="262" from="p_str" to="specpipeline_ln0" fromId="261" toId="33">
</dataflow>
<dataflow id="264" from="_ssdm_op_BitSelect.i1.i11.i32" to="tmp" fromId="263" toId="34">
</dataflow>
<dataflow id="265" from="j_1" to="tmp" fromId="32" toId="34">
</dataflow>
<dataflow id="267" from="StgValue_266" to="tmp" fromId="266" toId="34">
</dataflow>
<dataflow id="269" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="268" toId="35">
</dataflow>
<dataflow id="271" from="StgValue_270" to="empty" fromId="270" toId="35">
</dataflow>
<dataflow id="272" from="StgValue_270" to="empty" fromId="270" toId="35">
</dataflow>
<dataflow id="273" from="StgValue_270" to="empty" fromId="270" toId="35">
</dataflow>
<dataflow id="274" from="tmp" to="br_ln24" fromId="34" toId="36">
</dataflow>
<dataflow id="275" from="j_1" to="trunc_ln26" fromId="32" toId="37">
</dataflow>
<dataflow id="276" from="trunc_ln26" to="or_ln26" fromId="37" toId="38">
</dataflow>
<dataflow id="278" from="StgValue_277" to="or_ln26" fromId="277" toId="38">
</dataflow>
<dataflow id="279" from="or_ln26" to="zext_ln26" fromId="38" toId="39">
</dataflow>
<dataflow id="280" from="X_R" to="X_R_addr" fromId="151" toId="40">
</dataflow>
<dataflow id="282" from="StgValue_281" to="X_R_addr" fromId="281" toId="40">
</dataflow>
<dataflow id="283" from="zext_ln26" to="X_R_addr" fromId="39" toId="40">
</dataflow>
<dataflow id="284" from="X_R_addr" to="X_R_load" fromId="40" toId="41">
</dataflow>
<dataflow id="285" from="X_I" to="X_I_addr" fromId="152" toId="42">
</dataflow>
<dataflow id="286" from="StgValue_281" to="X_I_addr" fromId="281" toId="42">
</dataflow>
<dataflow id="287" from="zext_ln26" to="X_I_addr" fromId="39" toId="42">
</dataflow>
<dataflow id="288" from="X_I_addr" to="X_I_load" fromId="42" toId="43">
</dataflow>
<dataflow id="289" from="j_1" to="add_ln24" fromId="32" toId="44">
</dataflow>
<dataflow id="291" from="StgValue_290" to="add_ln24" fromId="290" toId="44">
</dataflow>
<dataflow id="292" from="add_ln24" to="store_ln24" fromId="44" toId="45">
</dataflow>
<dataflow id="293" from="j" to="store_ln24" fromId="20" toId="45">
</dataflow>
<dataflow id="294" from="X_R_addr" to="X_R_load" fromId="40" toId="46">
</dataflow>
<dataflow id="295" from="X_R_load" to="bitcast_ln26" fromId="46" toId="47">
</dataflow>
<dataflow id="296" from="X_I_addr" to="X_I_load" fromId="42" toId="48">
</dataflow>
<dataflow id="297" from="X_I_load" to="bitcast_ln26_1" fromId="48" toId="49">
</dataflow>
<dataflow id="298" from="bitcast_ln26_1" to="mul" fromId="49" toId="50">
</dataflow>
<dataflow id="300" from="StgValue_299" to="mul" fromId="299" toId="50">
</dataflow>
<dataflow id="301" from="bitcast_ln26" to="mul1" fromId="47" toId="51">
</dataflow>
<dataflow id="302" from="StgValue_299" to="mul1" fromId="299" toId="51">
</dataflow>
<dataflow id="303" from="bitcast_ln26_1" to="mul" fromId="49" toId="52">
</dataflow>
<dataflow id="304" from="StgValue_299" to="mul" fromId="299" toId="52">
</dataflow>
<dataflow id="305" from="bitcast_ln26" to="mul1" fromId="47" toId="53">
</dataflow>
<dataflow id="306" from="StgValue_299" to="mul1" fromId="299" toId="53">
</dataflow>
<dataflow id="307" from="bitcast_ln26_1" to="mul" fromId="49" toId="54">
</dataflow>
<dataflow id="308" from="StgValue_299" to="mul" fromId="299" toId="54">
</dataflow>
<dataflow id="309" from="bitcast_ln26" to="mul1" fromId="47" toId="55">
</dataflow>
<dataflow id="310" from="StgValue_299" to="mul1" fromId="299" toId="55">
</dataflow>
<dataflow id="311" from="bitcast_ln26_1" to="mul" fromId="49" toId="56">
</dataflow>
<dataflow id="312" from="StgValue_299" to="mul" fromId="299" toId="56">
</dataflow>
<dataflow id="313" from="bitcast_ln26" to="mul1" fromId="47" toId="57">
</dataflow>
<dataflow id="314" from="StgValue_299" to="mul1" fromId="299" toId="57">
</dataflow>
<dataflow id="315" from="bitcast_ln26" to="t_R" fromId="47" toId="58">
</dataflow>
<dataflow id="316" from="mul" to="t_R" fromId="56" toId="58">
</dataflow>
<dataflow id="317" from="bitcast_ln26_1" to="t_I" fromId="49" toId="59">
</dataflow>
<dataflow id="318" from="mul1" to="t_I" fromId="57" toId="59">
</dataflow>
<dataflow id="319" from="bitcast_ln26" to="t_R" fromId="47" toId="60">
</dataflow>
<dataflow id="320" from="mul" to="t_R" fromId="56" toId="60">
</dataflow>
<dataflow id="321" from="bitcast_ln26_1" to="t_I" fromId="49" toId="61">
</dataflow>
<dataflow id="322" from="mul1" to="t_I" fromId="57" toId="61">
</dataflow>
<dataflow id="323" from="bitcast_ln26" to="t_R" fromId="47" toId="62">
</dataflow>
<dataflow id="324" from="mul" to="t_R" fromId="56" toId="62">
</dataflow>
<dataflow id="325" from="bitcast_ln26_1" to="t_I" fromId="49" toId="63">
</dataflow>
<dataflow id="326" from="mul1" to="t_I" fromId="57" toId="63">
</dataflow>
<dataflow id="327" from="j_1" to="j_cast2" fromId="32" toId="64">
</dataflow>
<dataflow id="328" from="bitcast_ln26" to="t_R" fromId="47" toId="65">
</dataflow>
<dataflow id="329" from="mul" to="t_R" fromId="56" toId="65">
</dataflow>
<dataflow id="330" from="bitcast_ln26_1" to="t_I" fromId="49" toId="66">
</dataflow>
<dataflow id="331" from="mul1" to="t_I" fromId="57" toId="66">
</dataflow>
<dataflow id="332" from="X_R" to="X_R_addr_1" fromId="151" toId="67">
</dataflow>
<dataflow id="333" from="StgValue_281" to="X_R_addr_1" fromId="281" toId="67">
</dataflow>
<dataflow id="334" from="j_cast2" to="X_R_addr_1" fromId="64" toId="67">
</dataflow>
<dataflow id="335" from="X_R_addr_1" to="X_R_load_1" fromId="67" toId="68">
</dataflow>
<dataflow id="336" from="X_I" to="X_I_addr_1" fromId="152" toId="69">
</dataflow>
<dataflow id="337" from="StgValue_281" to="X_I_addr_1" fromId="281" toId="69">
</dataflow>
<dataflow id="338" from="j_cast2" to="X_I_addr_1" fromId="64" toId="69">
</dataflow>
<dataflow id="339" from="X_I_addr_1" to="X_I_load_1" fromId="69" toId="70">
</dataflow>
<dataflow id="340" from="bitcast_ln26" to="t_R" fromId="47" toId="71">
</dataflow>
<dataflow id="341" from="mul" to="t_R" fromId="56" toId="71">
</dataflow>
<dataflow id="342" from="bitcast_ln26_1" to="t_I" fromId="49" toId="72">
</dataflow>
<dataflow id="343" from="mul1" to="t_I" fromId="57" toId="72">
</dataflow>
<dataflow id="344" from="X_R_addr_1" to="X_R_load_1" fromId="67" toId="73">
</dataflow>
<dataflow id="345" from="X_R_load_1" to="bitcast_ln29" fromId="73" toId="74">
</dataflow>
<dataflow id="346" from="X_I_addr_1" to="X_I_load_1" fromId="69" toId="75">
</dataflow>
<dataflow id="347" from="X_I_load_1" to="bitcast_ln30" fromId="75" toId="76">
</dataflow>
<dataflow id="348" from="bitcast_ln29" to="sub" fromId="74" toId="77">
</dataflow>
<dataflow id="349" from="t_R" to="sub" fromId="71" toId="77">
</dataflow>
<dataflow id="350" from="bitcast_ln30" to="sub1" fromId="76" toId="78">
</dataflow>
<dataflow id="351" from="t_I" to="sub1" fromId="72" toId="78">
</dataflow>
<dataflow id="352" from="bitcast_ln29" to="add" fromId="74" toId="79">
</dataflow>
<dataflow id="353" from="t_R" to="add" fromId="71" toId="79">
</dataflow>
<dataflow id="354" from="bitcast_ln30" to="add1" fromId="76" toId="80">
</dataflow>
<dataflow id="355" from="t_I" to="add1" fromId="72" toId="80">
</dataflow>
<dataflow id="356" from="bitcast_ln29" to="sub" fromId="74" toId="81">
</dataflow>
<dataflow id="357" from="t_R" to="sub" fromId="71" toId="81">
</dataflow>
<dataflow id="358" from="bitcast_ln30" to="sub1" fromId="76" toId="82">
</dataflow>
<dataflow id="359" from="t_I" to="sub1" fromId="72" toId="82">
</dataflow>
<dataflow id="360" from="bitcast_ln29" to="add" fromId="74" toId="83">
</dataflow>
<dataflow id="361" from="t_R" to="add" fromId="71" toId="83">
</dataflow>
<dataflow id="362" from="bitcast_ln30" to="add1" fromId="76" toId="84">
</dataflow>
<dataflow id="363" from="t_I" to="add1" fromId="72" toId="84">
</dataflow>
<dataflow id="364" from="bitcast_ln29" to="sub" fromId="74" toId="85">
</dataflow>
<dataflow id="365" from="t_R" to="sub" fromId="71" toId="85">
</dataflow>
<dataflow id="366" from="bitcast_ln30" to="sub1" fromId="76" toId="86">
</dataflow>
<dataflow id="367" from="t_I" to="sub1" fromId="72" toId="86">
</dataflow>
<dataflow id="368" from="bitcast_ln29" to="add" fromId="74" toId="87">
</dataflow>
<dataflow id="369" from="t_R" to="add" fromId="71" toId="87">
</dataflow>
<dataflow id="370" from="bitcast_ln30" to="add1" fromId="76" toId="88">
</dataflow>
<dataflow id="371" from="t_I" to="add1" fromId="72" toId="88">
</dataflow>
<dataflow id="372" from="bitcast_ln29" to="sub" fromId="74" toId="89">
</dataflow>
<dataflow id="373" from="t_R" to="sub" fromId="71" toId="89">
</dataflow>
<dataflow id="374" from="bitcast_ln30" to="sub1" fromId="76" toId="90">
</dataflow>
<dataflow id="375" from="t_I" to="sub1" fromId="72" toId="90">
</dataflow>
<dataflow id="376" from="bitcast_ln29" to="add" fromId="74" toId="91">
</dataflow>
<dataflow id="377" from="t_R" to="add" fromId="71" toId="91">
</dataflow>
<dataflow id="378" from="bitcast_ln30" to="add1" fromId="76" toId="92">
</dataflow>
<dataflow id="379" from="t_I" to="add1" fromId="72" toId="92">
</dataflow>
<dataflow id="380" from="bitcast_ln29" to="sub" fromId="74" toId="93">
</dataflow>
<dataflow id="381" from="t_R" to="sub" fromId="71" toId="93">
</dataflow>
<dataflow id="382" from="bitcast_ln30" to="sub1" fromId="76" toId="94">
</dataflow>
<dataflow id="383" from="t_I" to="sub1" fromId="72" toId="94">
</dataflow>
<dataflow id="384" from="bitcast_ln29" to="add" fromId="74" toId="95">
</dataflow>
<dataflow id="385" from="t_R" to="add" fromId="71" toId="95">
</dataflow>
<dataflow id="386" from="bitcast_ln30" to="add1" fromId="76" toId="96">
</dataflow>
<dataflow id="387" from="t_I" to="add1" fromId="72" toId="96">
</dataflow>
<dataflow id="389" from="_ssdm_op_SpecLoopName" to="specloopname_ln17" fromId="388" toId="97">
</dataflow>
<dataflow id="391" from="empty_2" to="specloopname_ln17" fromId="390" toId="97">
</dataflow>
<dataflow id="392" from="sub" to="bitcast_ln29_1" fromId="93" toId="98">
</dataflow>
<dataflow id="393" from="OUT_R" to="OUT_R_addr" fromId="153" toId="99">
</dataflow>
<dataflow id="394" from="StgValue_281" to="OUT_R_addr" fromId="281" toId="99">
</dataflow>
<dataflow id="395" from="zext_ln26" to="OUT_R_addr" fromId="39" toId="99">
</dataflow>
<dataflow id="396" from="bitcast_ln29_1" to="store_ln29" fromId="98" toId="100">
</dataflow>
<dataflow id="397" from="OUT_R_addr" to="store_ln29" fromId="99" toId="100">
</dataflow>
<dataflow id="398" from="sub1" to="bitcast_ln30_1" fromId="94" toId="101">
</dataflow>
<dataflow id="399" from="OUT_I" to="OUT_I_addr" fromId="154" toId="102">
</dataflow>
<dataflow id="400" from="StgValue_281" to="OUT_I_addr" fromId="281" toId="102">
</dataflow>
<dataflow id="401" from="zext_ln26" to="OUT_I_addr" fromId="39" toId="102">
</dataflow>
<dataflow id="402" from="bitcast_ln30_1" to="store_ln30" fromId="101" toId="103">
</dataflow>
<dataflow id="403" from="OUT_I_addr" to="store_ln30" fromId="102" toId="103">
</dataflow>
<dataflow id="404" from="add" to="bitcast_ln31" fromId="95" toId="104">
</dataflow>
<dataflow id="405" from="OUT_R" to="OUT_R_addr_1" fromId="153" toId="105">
</dataflow>
<dataflow id="406" from="StgValue_281" to="OUT_R_addr_1" fromId="281" toId="105">
</dataflow>
<dataflow id="407" from="j_cast2" to="OUT_R_addr_1" fromId="64" toId="105">
</dataflow>
<dataflow id="408" from="bitcast_ln31" to="store_ln31" fromId="104" toId="106">
</dataflow>
<dataflow id="409" from="OUT_R_addr_1" to="store_ln31" fromId="105" toId="106">
</dataflow>
<dataflow id="410" from="add1" to="bitcast_ln32" fromId="96" toId="107">
</dataflow>
<dataflow id="411" from="OUT_I" to="OUT_I_addr_1" fromId="154" toId="108">
</dataflow>
<dataflow id="412" from="StgValue_281" to="OUT_I_addr_1" fromId="281" toId="108">
</dataflow>
<dataflow id="413" from="j_cast2" to="OUT_I_addr_1" fromId="64" toId="108">
</dataflow>
<dataflow id="414" from="bitcast_ln32" to="store_ln32" fromId="107" toId="109">
</dataflow>
<dataflow id="415" from="OUT_I_addr_1" to="store_ln32" fromId="108" toId="109">
</dataflow>
<dataflow id="416" from="tmp" to="StgValue_2" fromId="34" toId="2">
</dataflow>
<dataflow id="417" from="tmp" to="StgValue_17" fromId="34" toId="17">
</dataflow>
</dataflows>


</stg>
