// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version"

// DATE "12/16/2018 17:24:34"

// 
// Device: Altera EP1C12Q240C8 Package PQFP240
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Instruction_system (
	clk,
	clr,
	addr,
	a,
	b);
input 	clk;
input 	clr;
input 	[7:0] addr;
output 	[15:0] a;
output 	[15:0] b;

// Design Ports Information
// a[0]	=>  Location: PIN_137,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// a[1]	=>  Location: PIN_138,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// a[2]	=>  Location: PIN_139,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// a[3]	=>  Location: PIN_140,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// a[4]	=>  Location: PIN_141,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// a[5]	=>  Location: PIN_158,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// a[6]	=>  Location: PIN_159,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// a[7]	=>  Location: PIN_160,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// a[8]	=>  Location: PIN_161,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// a[9]	=>  Location: PIN_162,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// a[10]	=>  Location: PIN_163,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// a[11]	=>  Location: PIN_164,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// a[12]	=>  Location: PIN_165,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// a[13]	=>  Location: PIN_166,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// a[14]	=>  Location: PIN_167,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// a[15]	=>  Location: PIN_168,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// b[0]	=>  Location: PIN_13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// b[1]	=>  Location: PIN_14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// b[2]	=>  Location: PIN_15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// b[3]	=>  Location: PIN_16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// b[4]	=>  Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// b[5]	=>  Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// b[6]	=>  Location: PIN_19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// b[7]	=>  Location: PIN_20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// b[8]	=>  Location: PIN_21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// b[9]	=>  Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// b[10]	=>  Location: PIN_128,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// b[11]	=>  Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// b[12]	=>  Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// b[13]	=>  Location: PIN_134,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// b[14]	=>  Location: PIN_135,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// b[15]	=>  Location: PIN_136,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// clk	=>  Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addr[1]	=>  Location: PIN_234,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addr[2]	=>  Location: PIN_235,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addr[3]	=>  Location: PIN_236,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addr[4]	=>  Location: PIN_237,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addr[5]	=>  Location: PIN_238,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addr[6]	=>  Location: PIN_239,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addr[7]	=>  Location: PIN_213,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addr[0]	=>  Location: PIN_233,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clr	=>  Location: PIN_240,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \clk~combout ;
wire \clr~combout ;
wire \Add2~20_combout ;
wire \Add2~22 ;
wire \Add2~15_combout ;
wire \Add2~17 ;
wire \Add2~17COUT1_186 ;
wire \Add2~10_combout ;
wire \Add2~12 ;
wire \Add2~12COUT1_188 ;
wire \Add2~25_combout ;
wire \Add2~27 ;
wire \Add2~27COUT1_190 ;
wire \Add2~30_combout ;
wire \Add2~32 ;
wire \Add2~32COUT1_192 ;
wire \Add2~35_combout ;
wire \Add2~37 ;
wire \Add2~40_combout ;
wire \Add2~42 ;
wire \Add2~42COUT1_194 ;
wire \Add2~45_combout ;
wire \Add2~47 ;
wire \Add2~47COUT1_196 ;
wire \Add2~50_combout ;
wire \Add2~52 ;
wire \Add2~52COUT1_198 ;
wire \Add2~55_combout ;
wire \Add2~57 ;
wire \Add2~57COUT1_200 ;
wire \Add2~60_combout ;
wire \Add2~62 ;
wire \Add2~65_combout ;
wire \Add2~67 ;
wire \Add2~67COUT1_202 ;
wire \Add2~70_combout ;
wire \Add2~72 ;
wire \Add2~72COUT1_204 ;
wire \Add2~75_combout ;
wire \Add2~77 ;
wire \Add2~77COUT1_206 ;
wire \Add2~80_combout ;
wire \Add2~82 ;
wire \Add2~82COUT1_208 ;
wire \Add2~85_combout ;
wire \Add2~87 ;
wire \Add2~90_combout ;
wire \Add2~92 ;
wire \Add2~92COUT1_210 ;
wire \Add2~95_combout ;
wire \Add2~97 ;
wire \Add2~97COUT1_212 ;
wire \Add2~100_combout ;
wire \Add2~102 ;
wire \Add2~102COUT1_214 ;
wire \Add2~105_combout ;
wire \Add2~107 ;
wire \Add2~107COUT1_216 ;
wire \Add2~110_combout ;
wire \Add2~112 ;
wire \Add2~115_combout ;
wire \Add2~117 ;
wire \Add2~117COUT1_218 ;
wire \Add2~120_combout ;
wire \Add2~122 ;
wire \Add2~122COUT1_220 ;
wire \Add2~125_combout ;
wire \Add2~127 ;
wire \Add2~127COUT1_222 ;
wire \Add2~130_combout ;
wire \Add2~132 ;
wire \Add2~132COUT1_224 ;
wire \Add2~135_combout ;
wire \Add2~137 ;
wire \Add2~140_combout ;
wire \Add2~142 ;
wire \Add2~142COUT1_226 ;
wire \Add2~145_combout ;
wire \Add2~147 ;
wire \Add2~147COUT1_228 ;
wire \Add2~150_combout ;
wire \Add2~152 ;
wire \Add2~152COUT1_230 ;
wire \Add2~155_combout ;
wire \Add2~157 ;
wire \Add2~157COUT1_232 ;
wire \Add2~5_combout ;
wire \Add2~7 ;
wire \Add2~0_combout ;
wire \LessThan0~5_combout ;
wire \LessThan0~6_combout ;
wire \LessThan0~7_combout ;
wire \LessThan0~8_combout ;
wire \LessThan0~9_combout ;
wire \LessThan0~2_combout ;
wire \LessThan0~3_combout ;
wire \LessThan0~0_combout ;
wire \LessThan0~1_combout ;
wire \LessThan0~4_combout ;
wire \LessThan0~10_combout ;
wire \Add0~17 ;
wire \Add0~17COUT1_54 ;
wire \Add0~12 ;
wire \Add0~12COUT1_56 ;
wire \Add0~7 ;
wire \Add0~7COUT1_58 ;
wire \Add0~2 ;
wire \Add0~2COUT1_60 ;
wire \Add0~27 ;
wire \Add0~22 ;
wire \Add0~22COUT1_62 ;
wire \Add0~37 ;
wire \Add0~37COUT1_64 ;
wire \Add0~32 ;
wire \Add0~32COUT1_66 ;
wire \Add0~40_combout ;
wire \Add0~25_combout ;
wire \count1~0_combout ;
wire \Add4~45_combout ;
wire \Add4~47 ;
wire \Add4~50_combout ;
wire \Add4~52 ;
wire \Add4~52COUT1_186 ;
wire \Add4~55_combout ;
wire \Add4~57 ;
wire \Add4~57COUT1_188 ;
wire \Add4~60_combout ;
wire \Add4~62 ;
wire \Add4~62COUT1_190 ;
wire \Add4~65_combout ;
wire \Add4~67 ;
wire \Add4~67COUT1_192 ;
wire \Add4~5_combout ;
wire \Add4~7 ;
wire \Add4~10_combout ;
wire \Add4~12 ;
wire \Add4~12COUT1_194 ;
wire \Add4~15_combout ;
wire \Add4~17 ;
wire \Add4~17COUT1_196 ;
wire \Add4~20_combout ;
wire \Add4~22 ;
wire \Add4~22COUT1_198 ;
wire \Add4~25_combout ;
wire \Add4~27 ;
wire \Add4~27COUT1_200 ;
wire \Add4~30_combout ;
wire \Add4~32 ;
wire \Add4~35_combout ;
wire \Add4~37 ;
wire \Add4~37COUT1_202 ;
wire \Add4~40_combout ;
wire \Add4~42 ;
wire \Add4~42COUT1_204 ;
wire \Add4~70_combout ;
wire \Add4~72 ;
wire \Add4~72COUT1_206 ;
wire \Add4~75_combout ;
wire \Add4~77 ;
wire \Add4~77COUT1_208 ;
wire \Add4~80_combout ;
wire \Add4~82 ;
wire \Add4~85_combout ;
wire \Add4~87 ;
wire \Add4~87COUT1_210 ;
wire \Add4~90_combout ;
wire \Add4~92 ;
wire \Add4~92COUT1_212 ;
wire \Add4~95_combout ;
wire \Add4~97 ;
wire \Add4~97COUT1_214 ;
wire \Add4~100_combout ;
wire \Add4~102 ;
wire \Add4~102COUT1_216 ;
wire \Add4~105_combout ;
wire \Add4~107 ;
wire \Add4~110_combout ;
wire \Add4~112 ;
wire \Add4~112COUT1_218 ;
wire \Add4~115_combout ;
wire \Add4~117 ;
wire \Add4~117COUT1_220 ;
wire \Add4~120_combout ;
wire \Add4~122 ;
wire \Add4~122COUT1_222 ;
wire \Add4~125_combout ;
wire \Add4~127 ;
wire \Add4~127COUT1_224 ;
wire \Add4~130_combout ;
wire \Add4~132 ;
wire \Add4~135_combout ;
wire \Add4~137 ;
wire \Add4~137COUT1_226 ;
wire \Add4~140_combout ;
wire \Add4~142 ;
wire \Add4~142COUT1_228 ;
wire \Add4~145_combout ;
wire \Add4~147 ;
wire \Add4~147COUT1_230 ;
wire \Add4~150_combout ;
wire \Add4~152 ;
wire \Add4~152COUT1_232 ;
wire \Add4~155_combout ;
wire \Add4~157 ;
wire \Add4~0_combout ;
wire \LessThan2~0_combout ;
wire \always0~1_combout ;
wire \always0~0_combout ;
wire \always0~2_combout ;
wire \always0~5_combout ;
wire \always0~3_combout ;
wire \always0~4_combout ;
wire \always0~6_combout ;
wire \always0~7_combout ;
wire \always0~8_combout ;
wire \always0~9_combout ;
wire \LessThan1~4_combout ;
wire \LessThan1~5_combout ;
wire \LessThan1~6_combout ;
wire \LessThan1~0_combout ;
wire \LessThan1~1_combout ;
wire \LessThan1~2_combout ;
wire \count1~1_combout ;
wire \LessThan1~3_combout ;
wire \LessThan1~7_combout ;
wire \LessThan1~8_combout ;
wire \LessThan1~9_combout ;
wire \LessThan1~10_combout ;
wire \LessThan1~14_combout ;
wire \LessThan1~15_combout ;
wire \LessThan1~16_combout ;
wire \LessThan1~17_combout ;
wire \LessThan1~18_combout ;
wire \LessThan1~19_combout ;
wire \LessThan1~11_combout ;
wire \LessThan1~12_combout ;
wire \LessThan1~13_combout ;
wire \LessThan1~20_combout ;
wire \LessThan1~21_combout ;
wire \LessThan1~22_combout ;
wire \LessThan1~23_combout ;
wire \always0~10_combout ;
wire \Add0~30_combout ;
wire \Add1~7 ;
wire \Add1~7COUT1_48 ;
wire \Add1~2 ;
wire \Add1~2COUT1_50 ;
wire \Add1~17 ;
wire \Add1~17COUT1_52 ;
wire \Add1~12 ;
wire \Add1~12COUT1_54 ;
wire \Add1~27 ;
wire \Add1~22 ;
wire \Add1~22COUT1_56 ;
wire \Add1~32 ;
wire \Add1~32COUT1_58 ;
wire \Add1~35_combout ;
wire \Add1~30_combout ;
wire \sign~2_combout ;
wire \flag~0_combout ;
wire \Equal3~0_combout ;
wire \sign~5_combout ;
wire \flag~regout ;
wire \address~6_combout ;
wire \Add0~0_combout ;
wire \Add1~15_combout ;
wire \sign~4_combout ;
wire \address~2_combout ;
wire \address~30_combout ;
wire \address~31_combout ;
wire \Add0~10_combout ;
wire \address~0_combout ;
wire \Add1~5_combout ;
wire \address~22_combout ;
wire \address~23_combout ;
wire \ROM_RAM_1|decoder|Decoder0~1_combout ;
wire \ROM_RAM_1|SRAM_1|mem~12_combout ;
wire \ROM_RAM_1|SRAM_1|mem~13_combout ;
wire \ROM_RAM_1|decoder|Decoder0~3_combout ;
wire \ROM_RAM_1|SROM_2|Mux0~0_combout ;
wire \ROM_RAM_1|SROM_2|Mux0~1_combout ;
wire \ROM_RAM_1|decoder|Decoder0~2_combout ;
wire \ROM_RAM_1|Mux7~0_combout ;
wire \ROM_RAM_1|Mux7~1_combout ;
wire \inst~25 ;
wire \ROM_RAM_1|SRAM_1|mem~0_combout ;
wire \ROM_RAM_1|SRAM_1|mem~1_combout ;
wire \ROM_RAM_1|SROM_2|Mux7~0_combout ;
wire \ROM_RAM_1|SROM_2|Mux7~1_combout ;
wire \ROM_RAM_1|SROM_2|Mux7~2_combout ;
wire \ROM_RAM_1|SROM_2|Mux7~3_combout ;
wire \ROM_RAM_1|SROM_2|Mux7~4_combout ;
wire \ROM_RAM_1|SROM_2|Mux7~5_combout ;
wire \ROM_RAM_1|Mux0~0_combout ;
wire \ROM_RAM_1|Mux0~1_combout ;
wire \inst~19 ;
wire \LessThan3~2_combout ;
wire \LessThan3~1_combout ;
wire \LessThan3~0_combout ;
wire \LessThan3~3_combout ;
wire \LessThan3~6_combout ;
wire \LessThan3~5_combout ;
wire \LessThan3~4_combout ;
wire \LessThan3~7_combout ;
wire \LessThan3~8_combout ;
wire \LessThan3~9_combout ;
wire \register_index[3]~0_combout ;
wire \ROM_RAM_1|SRAM_1|mem~10_combout ;
wire \ROM_RAM_1|SRAM_1|mem~11_combout ;
wire \ROM_RAM_1|SROM_2|Mux2~0_combout ;
wire \ROM_RAM_1|SROM_2|Mux3~3_combout ;
wire \ROM_RAM_1|SROM_2|Mux2~1_combout ;
wire \ROM_RAM_1|Mux5~0_combout ;
wire \ROM_RAM_1|Mux5~1_combout ;
wire \inst~23 ;
wire \ROM_RAM_1|SRAM_1|mem~3_combout ;
wire \ROM_RAM_1|SROM_2|Mux4~1_combout ;
wire \ROM_RAM_1|SROM_2|Mux4~0_combout ;
wire \ROM_RAM_1|SROM_2|Mux4~2_combout ;
wire \ROM_RAM_1|Mux3~0_combout ;
wire \ROM_RAM_1|Mux3~1_combout ;
wire \inst~5 ;
wire \ROM_RAM_1|SRAM_1|mem~6_combout ;
wire \ROM_RAM_1|SRAM_1|mem~7_combout ;
wire \ROM_RAM_1|SROM_2|Mux6~0_combout ;
wire \ROM_RAM_1|SROM_2|Mux6~1_combout ;
wire \ROM_RAM_1|Mux1~0_combout ;
wire \ROM_RAM_1|Mux1~1_combout ;
wire \inst~18 ;
wire \register_index[3]~1_combout ;
wire \inst~9 ;
wire \register_index~9_combout ;
wire \register_index[0]~4_combout ;
wire \ROM_RAM_1|SRAM_1|mem~8_combout ;
wire \ROM_RAM_1|SRAM_1|mem~9_combout ;
wire \ROM_RAM_1|SROM_2|Mux3~0_combout ;
wire \ROM_RAM_1|SROM_2|Mux3~1_combout ;
wire \ROM_RAM_1|SROM_2|Mux3~2_combout ;
wire \ROM_RAM_1|Mux4~0_combout ;
wire \ROM_RAM_1|Mux4~1_combout ;
wire \inst~6 ;
wire \inst~21 ;
wire \inst~0 ;
wire \inst~20 ;
wire \register_index~2_combout ;
wire \register_1|mem~1_combout ;
wire \ROM_RAM_1|SROM_2|Mux1~1_combout ;
wire \ROM_RAM_1|SRAM_1|mem~16_combout ;
wire \ROM_RAM_1|SROM_2|Mux7~6_combout ;
wire \ROM_RAM_1|Mux9~0_combout ;
wire \ROM_RAM_1|Mux9~1_combout ;
wire \inst~28 ;
wire \inst~33 ;
wire \Add3~37 ;
wire \Add3~37COUT1_48 ;
wire \Add3~10_combout ;
wire \inst~11 ;
wire \Add5~37 ;
wire \Add5~37COUT1_48 ;
wire \Add5~10_combout ;
wire \address~24_combout ;
wire \address[1]~11_combout ;
wire \address[1]~16_combout ;
wire \address[7]~17_combout ;
wire \ROM_RAM_1|SRAM_1|mem~19_combout ;
wire \ROM_RAM_1|SRAM_1|mem~20_combout ;
wire \ROM_RAM_1|SROM_1|Mux4~0_combout ;
wire \ROM_RAM_1|SROM_1|Mux4~1_combout ;
wire \ROM_RAM_1|Mux11~0_combout ;
wire \ROM_RAM_1|Mux11~1_combout ;
wire \inst~30 ;
wire \ROM_RAM_1|SROM_2|Mux1~0_combout ;
wire \ROM_RAM_1|SROM_2|Mux1~2_combout ;
wire \ROM_RAM_1|SROM_2|Mux1~3_combout ;
wire \ROM_RAM_1|Mux6~0_combout ;
wire \ROM_RAM_1|Mux6~1_combout ;
wire \inst~8 ;
wire \inst~24 ;
wire \inst~4 ;
wire \register_index~7_combout ;
wire \register_1|mem~2_combout ;
wire \Add3~12 ;
wire \Add3~12COUT1_50 ;
wire \Add3~17 ;
wire \Add3~17COUT1_52 ;
wire \Add3~20_combout ;
wire \inst~13 ;
wire \inst~12 ;
wire \Add5~12 ;
wire \Add5~12COUT1_50 ;
wire \Add5~17 ;
wire \Add5~17COUT1_52 ;
wire \Add5~20_combout ;
wire \address~32_combout ;
wire \ROM_RAM_1|SRAM_1|mem~17_combout ;
wire \ROM_RAM_1|SRAM_1|mem~18_combout ;
wire \ROM_RAM_1|Mux10~0_combout ;
wire \ROM_RAM_1|Mux10~1_combout ;
wire \inst~29 ;
wire \Add3~15_combout ;
wire \Add0~5_combout ;
wire \Add1~0_combout ;
wire \address~1_combout ;
wire \address~26_combout ;
wire \address~27_combout ;
wire \Add5~15_combout ;
wire \address~28_combout ;
wire \ROM_RAM_1|SRAM_1|mem~2_combout ;
wire \ROM_RAM_1|SROM_1|Mux1~1_combout ;
wire \ROM_RAM_1|SROM_1|Mux1~2_combout ;
wire \ROM_RAM_1|SROM_1|Mux1~0_combout ;
wire \ROM_RAM_1|Mux14~0_combout ;
wire \ROM_RAM_1|Mux14~1_combout ;
wire \inst~27 ;
wire \Add0~35_combout ;
wire \Add1~20_combout ;
wire \address~5_combout ;
wire \address~18_combout ;
wire \address~19_combout ;
wire \inst~16 ;
wire \register_1|mem~3_combout ;
wire \ROM_RAM_1|SRAM_1|mem~21_combout ;
wire \ROM_RAM_1|SRAM_1|mem~22_combout ;
wire \ROM_RAM_1|Mux12~0_combout ;
wire \ROM_RAM_1|Mux12~1_combout ;
wire \inst~14 ;
wire \Add5~22 ;
wire \Add5~22COUT1_54 ;
wire \Add5~27 ;
wire \register_1|mem~4_combout ;
wire \ROM_RAM_1|SROM_1|Mux2~0_combout ;
wire \ROM_RAM_1|Mux13~0_combout ;
wire \ROM_RAM_1|Mux13~1_combout ;
wire \inst~15 ;
wire \Add5~32 ;
wire \Add5~32COUT1_56 ;
wire \Add5~5_combout ;
wire \address~20_combout ;
wire \inst~31 ;
wire \Add3~22 ;
wire \Add3~22COUT1_54 ;
wire \Add3~27 ;
wire \inst~32 ;
wire \Add3~32 ;
wire \Add3~32COUT1_56 ;
wire \Add3~5_combout ;
wire \ROM_RAM_1|decoder|Decoder0~0_combout ;
wire \ROM_RAM_1|SRAM_1|mem~14_combout ;
wire \ROM_RAM_1|SRAM_1|mem~15_combout ;
wire \ROM_RAM_1|SROM_1|Mux6~1_combout ;
wire \ROM_RAM_1|SROM_1|Mux6~0_combout ;
wire \ROM_RAM_1|SROM_1|Mux6~2_combout ;
wire \ROM_RAM_1|Mux8~0_combout ;
wire \ROM_RAM_1|Mux8~1_combout ;
wire \inst~10 ;
wire \Add5~35_combout ;
wire \Add0~15_combout ;
wire \address~45_combout ;
wire \address~46_combout ;
wire \address~43_combout ;
wire \address~44_combout ;
wire \Add3~35_combout ;
wire \address~42_combout ;
wire \address~47_combout ;
wire \Equal0~2_combout ;
wire \Equal2~3_combout ;
wire \Add1~25_combout ;
wire \Equal2~2_combout ;
wire \Equal2~0_combout ;
wire \Add1~10_combout ;
wire \Equal2~1_combout ;
wire \Equal2~4_combout ;
wire \address[1]~7_combout ;
wire \address~8_combout ;
wire \address~9_combout ;
wire \ROM_RAM_1|SROM_1|Mux0~0_combout ;
wire \ROM_RAM_1|SROM_1|Mux0~1_combout ;
wire \ROM_RAM_1|Mux15~0_combout ;
wire \inst~26 ;
wire \Add3~7 ;
wire \Add3~7COUT1_58 ;
wire \Add3~0_combout ;
wire \inst~17 ;
wire \Add5~7 ;
wire \Add5~7COUT1_58 ;
wire \Add5~0_combout ;
wire \address~14_combout ;
wire \ROM_RAM_1|SRAM_1|mem~4_combout ;
wire \ROM_RAM_1|SRAM_1|mem~5_combout ;
wire \ROM_RAM_1|SROM_2|Mux5~1_combout ;
wire \ROM_RAM_1|SROM_2|Mux5~0_combout ;
wire \ROM_RAM_1|SROM_2|Mux5~2_combout ;
wire \ROM_RAM_1|Mux2~0_combout ;
wire \ROM_RAM_1|Mux2~1_combout ;
wire \inst~2 ;
wire \a[1]~0_combout ;
wire \address[1]~10_combout ;
wire \Add3~25_combout ;
wire \address~34_combout ;
wire \address~35_combout ;
wire \Add5~25_combout ;
wire \address~36_combout ;
wire \address~3_combout ;
wire \Equal0~4_combout ;
wire \Equal0~5_combout ;
wire \Equal0~3_combout ;
wire \Equal0~7_combout ;
wire \Equal0~6_combout ;
wire \inst~1 ;
wire \address[1]~12_combout ;
wire \address[1]~13_combout ;
wire \Add0~20_combout ;
wire \address~38_combout ;
wire \address~39_combout ;
wire \Add3~30_combout ;
wire \Add5~30_combout ;
wire \address~40_combout ;
wire \address~4_combout ;
wire \Equal1~3_combout ;
wire \Equal1~4_combout ;
wire \Equal1~0_combout ;
wire \Equal1~1_combout ;
wire \Equal1~2_combout ;
wire \Equal1~5_combout ;
wire \sign~3_combout ;
wire \inst~22 ;
wire \inst~3 ;
wire \inst~7 ;
wire \register_index~5_combout ;
wire \register_1|mem~0_combout ;
wire \a[0]~1_combout ;
wire \a[0]~reg0_regout ;
wire \a[1]~reg0_regout ;
wire \a[2]~reg0_regout ;
wire \a[3]~reg0_regout ;
wire \a[4]~reg0_regout ;
wire \a[5]~reg0_regout ;
wire \a[6]~reg0_regout ;
wire \a[7]~reg0_regout ;
wire \register_1|mem~5_combout ;
wire \a[8]~reg0_regout ;
wire \a[9]~reg0_regout ;
wire \a[10]~reg0_regout ;
wire \a[11]~reg0_regout ;
wire \register_1|mem~6_combout ;
wire \a[12]~reg0_regout ;
wire \a[13]~reg0_regout ;
wire \a[14]~reg0_regout ;
wire \register_1|mem~7_combout ;
wire \a[15]~reg0_regout ;
wire \b[0]~0_combout ;
wire \b[0]~reg0_regout ;
wire \b[1]~reg0_regout ;
wire \b[2]~reg0_regout ;
wire \b[3]~reg0_regout ;
wire \b[4]~reg0_regout ;
wire \b[5]~reg0_regout ;
wire \b[6]~reg0_regout ;
wire \b[7]~reg0_regout ;
wire \b[8]~reg0_regout ;
wire \b[9]~reg0_regout ;
wire \b[10]~reg0_regout ;
wire \b[11]~reg0_regout ;
wire \b[12]~reg0_regout ;
wire \b[13]~reg0_regout ;
wire \b[14]~reg0_regout ;
wire \b[15]~reg0_regout ;
wire [7:0] \ROM_RAM_1|SROM_1|data_out ;
wire [7:0] \ROM_RAM_1|SROM_2|data_out ;
wire [15:0] \ROM_RAM_1|SRAM_1|dataout ;
wire [7:0] \addr~combout ;
wire [7:0] address;
wire [15:0] \ROM_RAM_1|SRAM_3|dataout ;
wire [47:0] inst;
wire [15:0] \ROM_RAM_1|SRAM_2|dataout ;
wire [3:0] register_index;
wire [2:0] sign;
wire [31:0] count2;
wire [31:0] count1;


// Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_240,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \clr~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clr~combout ),
	.regout(),
	.padio(clr));
// synopsys translate_off
defparam \clr~I .input_async_reset = "none";
defparam \clr~I .input_power_up = "low";
defparam \clr~I .input_register_mode = "none";
defparam \clr~I .input_sync_reset = "none";
defparam \clr~I .oe_async_reset = "none";
defparam \clr~I .oe_power_up = "low";
defparam \clr~I .oe_register_mode = "none";
defparam \clr~I .oe_sync_reset = "none";
defparam \clr~I .operation_mode = "input";
defparam \clr~I .output_async_reset = "none";
defparam \clr~I .output_power_up = "low";
defparam \clr~I .output_register_mode = "none";
defparam \clr~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X26_Y23_N4
cyclone_lcell \Add2~20 (
// Equation(s):
// \Add2~20_combout  = (!count1[0])
// \Add2~22  = CARRY((count1[0]))

	.clk(gnd),
	.dataa(count1[0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~20_combout ),
	.regout(),
	.cout(\Add2~22 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add2~20 .lut_mask = "55aa";
defparam \Add2~20 .operation_mode = "arithmetic";
defparam \Add2~20 .output_mode = "comb_only";
defparam \Add2~20 .register_cascade_mode = "off";
defparam \Add2~20 .sum_lutc_input = "datac";
defparam \Add2~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y23_N1
cyclone_lcell \count1[0] (
// Equation(s):
// count1[0] = DFFEAS((!\clr~combout  & ((\LessThan0~10_combout  & ((\Add2~20_combout ))) # (!\LessThan0~10_combout  & (count1[0])))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(count1[0]),
	.datab(\LessThan0~10_combout ),
	.datac(\Add2~20_combout ),
	.datad(\clr~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count1[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count1[0] .lut_mask = "00e2";
defparam \count1[0] .operation_mode = "normal";
defparam \count1[0] .output_mode = "reg_only";
defparam \count1[0] .register_cascade_mode = "off";
defparam \count1[0] .sum_lutc_input = "datac";
defparam \count1[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y23_N5
cyclone_lcell \Add2~15 (
// Equation(s):
// \Add2~15_combout  = (count1[1] $ ((\Add2~22 )))
// \Add2~17  = CARRY(((!\Add2~22 ) # (!count1[1])))
// \Add2~17COUT1_186  = CARRY(((!\Add2~22 ) # (!count1[1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(count1[1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~22 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~17 ),
	.cout1(\Add2~17COUT1_186 ));
// synopsys translate_off
defparam \Add2~15 .cin_used = "true";
defparam \Add2~15 .lut_mask = "3c3f";
defparam \Add2~15 .operation_mode = "arithmetic";
defparam \Add2~15 .output_mode = "comb_only";
defparam \Add2~15 .register_cascade_mode = "off";
defparam \Add2~15 .sum_lutc_input = "cin";
defparam \Add2~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y23_N0
cyclone_lcell \count1[1] (
// Equation(s):
// count1[1] = DFFEAS((!\clr~combout  & ((\LessThan0~10_combout  & ((\Add2~15_combout ))) # (!\LessThan0~10_combout  & (count1[1])))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\LessThan0~10_combout ),
	.datab(count1[1]),
	.datac(\Add2~15_combout ),
	.datad(\clr~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count1[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count1[1] .lut_mask = "00e4";
defparam \count1[1] .operation_mode = "normal";
defparam \count1[1] .output_mode = "reg_only";
defparam \count1[1] .register_cascade_mode = "off";
defparam \count1[1] .sum_lutc_input = "datac";
defparam \count1[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y23_N6
cyclone_lcell \Add2~10 (
// Equation(s):
// \Add2~10_combout  = count1[2] $ ((((!(!\Add2~22  & \Add2~17 ) # (\Add2~22  & \Add2~17COUT1_186 )))))
// \Add2~12  = CARRY((count1[2] & ((!\Add2~17 ))))
// \Add2~12COUT1_188  = CARRY((count1[2] & ((!\Add2~17COUT1_186 ))))

	.clk(gnd),
	.dataa(count1[2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~22 ),
	.cin0(\Add2~17 ),
	.cin1(\Add2~17COUT1_186 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~12 ),
	.cout1(\Add2~12COUT1_188 ));
// synopsys translate_off
defparam \Add2~10 .cin0_used = "true";
defparam \Add2~10 .cin1_used = "true";
defparam \Add2~10 .cin_used = "true";
defparam \Add2~10 .lut_mask = "a50a";
defparam \Add2~10 .operation_mode = "arithmetic";
defparam \Add2~10 .output_mode = "comb_only";
defparam \Add2~10 .register_cascade_mode = "off";
defparam \Add2~10 .sum_lutc_input = "cin";
defparam \Add2~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y23_N2
cyclone_lcell \count1[2] (
// Equation(s):
// count1[2] = DFFEAS((!\clr~combout  & ((\LessThan0~10_combout  & (\Add2~10_combout )) # (!\LessThan0~10_combout  & ((count1[2]))))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\LessThan0~10_combout ),
	.datab(\Add2~10_combout ),
	.datac(count1[2]),
	.datad(\clr~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count1[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count1[2] .lut_mask = "00d8";
defparam \count1[2] .operation_mode = "normal";
defparam \count1[2] .output_mode = "reg_only";
defparam \count1[2] .register_cascade_mode = "off";
defparam \count1[2] .sum_lutc_input = "datac";
defparam \count1[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y23_N7
cyclone_lcell \Add2~25 (
// Equation(s):
// \Add2~25_combout  = (count1[3] $ (((!\Add2~22  & \Add2~12 ) # (\Add2~22  & \Add2~12COUT1_188 ))))
// \Add2~27  = CARRY(((!\Add2~12 ) # (!count1[3])))
// \Add2~27COUT1_190  = CARRY(((!\Add2~12COUT1_188 ) # (!count1[3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(count1[3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~22 ),
	.cin0(\Add2~12 ),
	.cin1(\Add2~12COUT1_188 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~25_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~27 ),
	.cout1(\Add2~27COUT1_190 ));
// synopsys translate_off
defparam \Add2~25 .cin0_used = "true";
defparam \Add2~25 .cin1_used = "true";
defparam \Add2~25 .cin_used = "true";
defparam \Add2~25 .lut_mask = "3c3f";
defparam \Add2~25 .operation_mode = "arithmetic";
defparam \Add2~25 .output_mode = "comb_only";
defparam \Add2~25 .register_cascade_mode = "off";
defparam \Add2~25 .sum_lutc_input = "cin";
defparam \Add2~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y23_N9
cyclone_lcell \count1[3] (
// Equation(s):
// count1[3] = DFFEAS((!\clr~combout  & ((\LessThan0~10_combout  & ((\Add2~25_combout ))) # (!\LessThan0~10_combout  & (count1[3])))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(count1[3]),
	.datab(\Add2~25_combout ),
	.datac(\LessThan0~10_combout ),
	.datad(\clr~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count1[3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count1[3] .lut_mask = "00ca";
defparam \count1[3] .operation_mode = "normal";
defparam \count1[3] .output_mode = "reg_only";
defparam \count1[3] .register_cascade_mode = "off";
defparam \count1[3] .sum_lutc_input = "datac";
defparam \count1[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y23_N8
cyclone_lcell \Add2~30 (
// Equation(s):
// \Add2~30_combout  = (count1[4] $ ((!(!\Add2~22  & \Add2~27 ) # (\Add2~22  & \Add2~27COUT1_190 ))))
// \Add2~32  = CARRY(((count1[4] & !\Add2~27 )))
// \Add2~32COUT1_192  = CARRY(((count1[4] & !\Add2~27COUT1_190 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(count1[4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~22 ),
	.cin0(\Add2~27 ),
	.cin1(\Add2~27COUT1_190 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~30_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~32 ),
	.cout1(\Add2~32COUT1_192 ));
// synopsys translate_off
defparam \Add2~30 .cin0_used = "true";
defparam \Add2~30 .cin1_used = "true";
defparam \Add2~30 .cin_used = "true";
defparam \Add2~30 .lut_mask = "c30c";
defparam \Add2~30 .operation_mode = "arithmetic";
defparam \Add2~30 .output_mode = "comb_only";
defparam \Add2~30 .register_cascade_mode = "off";
defparam \Add2~30 .sum_lutc_input = "cin";
defparam \Add2~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y23_N3
cyclone_lcell \count1[4] (
// Equation(s):
// count1[4] = DFFEAS((!\clr~combout  & ((\LessThan0~10_combout  & (\Add2~30_combout )) # (!\LessThan0~10_combout  & ((count1[4]))))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\Add2~30_combout ),
	.datab(count1[4]),
	.datac(\LessThan0~10_combout ),
	.datad(\clr~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count1[4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count1[4] .lut_mask = "00ac";
defparam \count1[4] .operation_mode = "normal";
defparam \count1[4] .output_mode = "reg_only";
defparam \count1[4] .register_cascade_mode = "off";
defparam \count1[4] .sum_lutc_input = "datac";
defparam \count1[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y23_N9
cyclone_lcell \Add2~35 (
// Equation(s):
// \Add2~35_combout  = (count1[5] $ (((!\Add2~22  & \Add2~32 ) # (\Add2~22  & \Add2~32COUT1_192 ))))
// \Add2~37  = CARRY(((!\Add2~32COUT1_192 ) # (!count1[5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(count1[5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~22 ),
	.cin0(\Add2~32 ),
	.cin1(\Add2~32COUT1_192 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~35_combout ),
	.regout(),
	.cout(\Add2~37 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add2~35 .cin0_used = "true";
defparam \Add2~35 .cin1_used = "true";
defparam \Add2~35 .cin_used = "true";
defparam \Add2~35 .lut_mask = "3c3f";
defparam \Add2~35 .operation_mode = "arithmetic";
defparam \Add2~35 .output_mode = "comb_only";
defparam \Add2~35 .register_cascade_mode = "off";
defparam \Add2~35 .sum_lutc_input = "cin";
defparam \Add2~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y22_N5
cyclone_lcell \count1[5] (
// Equation(s):
// count1[5] = DFFEAS((!\clr~combout  & ((\LessThan0~10_combout  & ((\Add2~35_combout ))) # (!\LessThan0~10_combout  & (count1[5])))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\LessThan0~10_combout ),
	.datab(count1[5]),
	.datac(\Add2~35_combout ),
	.datad(\clr~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count1[5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count1[5] .lut_mask = "00e4";
defparam \count1[5] .operation_mode = "normal";
defparam \count1[5] .output_mode = "reg_only";
defparam \count1[5] .register_cascade_mode = "off";
defparam \count1[5] .sum_lutc_input = "datac";
defparam \count1[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y22_N0
cyclone_lcell \Add2~40 (
// Equation(s):
// \Add2~40_combout  = count1[6] $ ((((!\Add2~37 ))))
// \Add2~42  = CARRY((count1[6] & ((!\Add2~37 ))))
// \Add2~42COUT1_194  = CARRY((count1[6] & ((!\Add2~37 ))))

	.clk(gnd),
	.dataa(count1[6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~37 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~40_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~42 ),
	.cout1(\Add2~42COUT1_194 ));
// synopsys translate_off
defparam \Add2~40 .cin_used = "true";
defparam \Add2~40 .lut_mask = "a50a";
defparam \Add2~40 .operation_mode = "arithmetic";
defparam \Add2~40 .output_mode = "comb_only";
defparam \Add2~40 .register_cascade_mode = "off";
defparam \Add2~40 .sum_lutc_input = "cin";
defparam \Add2~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y22_N3
cyclone_lcell \count1[6] (
// Equation(s):
// count1[6] = DFFEAS((!\clr~combout  & ((\LessThan0~10_combout  & (\Add2~40_combout )) # (!\LessThan0~10_combout  & ((count1[6]))))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\Add2~40_combout ),
	.datab(count1[6]),
	.datac(\LessThan0~10_combout ),
	.datad(\clr~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count1[6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count1[6] .lut_mask = "00ac";
defparam \count1[6] .operation_mode = "normal";
defparam \count1[6] .output_mode = "reg_only";
defparam \count1[6] .register_cascade_mode = "off";
defparam \count1[6] .sum_lutc_input = "datac";
defparam \count1[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y22_N1
cyclone_lcell \Add2~45 (
// Equation(s):
// \Add2~45_combout  = (count1[7] $ (((!\Add2~37  & \Add2~42 ) # (\Add2~37  & \Add2~42COUT1_194 ))))
// \Add2~47  = CARRY(((!\Add2~42 ) # (!count1[7])))
// \Add2~47COUT1_196  = CARRY(((!\Add2~42COUT1_194 ) # (!count1[7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(count1[7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~37 ),
	.cin0(\Add2~42 ),
	.cin1(\Add2~42COUT1_194 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~45_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~47 ),
	.cout1(\Add2~47COUT1_196 ));
// synopsys translate_off
defparam \Add2~45 .cin0_used = "true";
defparam \Add2~45 .cin1_used = "true";
defparam \Add2~45 .cin_used = "true";
defparam \Add2~45 .lut_mask = "3c3f";
defparam \Add2~45 .operation_mode = "arithmetic";
defparam \Add2~45 .output_mode = "comb_only";
defparam \Add2~45 .register_cascade_mode = "off";
defparam \Add2~45 .sum_lutc_input = "cin";
defparam \Add2~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y22_N9
cyclone_lcell \count1[7] (
// Equation(s):
// count1[7] = DFFEAS((!\clr~combout  & ((\LessThan0~10_combout  & (\Add2~45_combout )) # (!\LessThan0~10_combout  & ((count1[7]))))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\Add2~45_combout ),
	.datab(count1[7]),
	.datac(\LessThan0~10_combout ),
	.datad(\clr~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count1[7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count1[7] .lut_mask = "00ac";
defparam \count1[7] .operation_mode = "normal";
defparam \count1[7] .output_mode = "reg_only";
defparam \count1[7] .register_cascade_mode = "off";
defparam \count1[7] .sum_lutc_input = "datac";
defparam \count1[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y22_N2
cyclone_lcell \Add2~50 (
// Equation(s):
// \Add2~50_combout  = (count1[8] $ ((!(!\Add2~37  & \Add2~47 ) # (\Add2~37  & \Add2~47COUT1_196 ))))
// \Add2~52  = CARRY(((count1[8] & !\Add2~47 )))
// \Add2~52COUT1_198  = CARRY(((count1[8] & !\Add2~47COUT1_196 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(count1[8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~37 ),
	.cin0(\Add2~47 ),
	.cin1(\Add2~47COUT1_196 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~50_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~52 ),
	.cout1(\Add2~52COUT1_198 ));
// synopsys translate_off
defparam \Add2~50 .cin0_used = "true";
defparam \Add2~50 .cin1_used = "true";
defparam \Add2~50 .cin_used = "true";
defparam \Add2~50 .lut_mask = "c30c";
defparam \Add2~50 .operation_mode = "arithmetic";
defparam \Add2~50 .output_mode = "comb_only";
defparam \Add2~50 .register_cascade_mode = "off";
defparam \Add2~50 .sum_lutc_input = "cin";
defparam \Add2~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y22_N0
cyclone_lcell \count1[8] (
// Equation(s):
// count1[8] = DFFEAS((!\clr~combout  & ((\LessThan0~10_combout  & ((\Add2~50_combout ))) # (!\LessThan0~10_combout  & (count1[8])))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\clr~combout ),
	.datab(count1[8]),
	.datac(\LessThan0~10_combout ),
	.datad(\Add2~50_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count1[8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count1[8] .lut_mask = "5404";
defparam \count1[8] .operation_mode = "normal";
defparam \count1[8] .output_mode = "reg_only";
defparam \count1[8] .register_cascade_mode = "off";
defparam \count1[8] .sum_lutc_input = "datac";
defparam \count1[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y22_N3
cyclone_lcell \Add2~55 (
// Equation(s):
// \Add2~55_combout  = count1[9] $ (((((!\Add2~37  & \Add2~52 ) # (\Add2~37  & \Add2~52COUT1_198 )))))
// \Add2~57  = CARRY(((!\Add2~52 )) # (!count1[9]))
// \Add2~57COUT1_200  = CARRY(((!\Add2~52COUT1_198 )) # (!count1[9]))

	.clk(gnd),
	.dataa(count1[9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~37 ),
	.cin0(\Add2~52 ),
	.cin1(\Add2~52COUT1_198 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~55_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~57 ),
	.cout1(\Add2~57COUT1_200 ));
// synopsys translate_off
defparam \Add2~55 .cin0_used = "true";
defparam \Add2~55 .cin1_used = "true";
defparam \Add2~55 .cin_used = "true";
defparam \Add2~55 .lut_mask = "5a5f";
defparam \Add2~55 .operation_mode = "arithmetic";
defparam \Add2~55 .output_mode = "comb_only";
defparam \Add2~55 .register_cascade_mode = "off";
defparam \Add2~55 .sum_lutc_input = "cin";
defparam \Add2~55 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y22_N6
cyclone_lcell \count1[9] (
// Equation(s):
// count1[9] = DFFEAS((!\clr~combout  & ((\LessThan0~10_combout  & ((\Add2~55_combout ))) # (!\LessThan0~10_combout  & (count1[9])))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(count1[9]),
	.datab(\Add2~55_combout ),
	.datac(\LessThan0~10_combout ),
	.datad(\clr~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count1[9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count1[9] .lut_mask = "00ca";
defparam \count1[9] .operation_mode = "normal";
defparam \count1[9] .output_mode = "reg_only";
defparam \count1[9] .register_cascade_mode = "off";
defparam \count1[9] .sum_lutc_input = "datac";
defparam \count1[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y22_N4
cyclone_lcell \Add2~60 (
// Equation(s):
// \Add2~60_combout  = count1[10] $ ((((!(!\Add2~37  & \Add2~57 ) # (\Add2~37  & \Add2~57COUT1_200 )))))
// \Add2~62  = CARRY((count1[10] & ((!\Add2~57COUT1_200 ))))

	.clk(gnd),
	.dataa(count1[10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~37 ),
	.cin0(\Add2~57 ),
	.cin1(\Add2~57COUT1_200 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~60_combout ),
	.regout(),
	.cout(\Add2~62 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add2~60 .cin0_used = "true";
defparam \Add2~60 .cin1_used = "true";
defparam \Add2~60 .cin_used = "true";
defparam \Add2~60 .lut_mask = "a50a";
defparam \Add2~60 .operation_mode = "arithmetic";
defparam \Add2~60 .output_mode = "comb_only";
defparam \Add2~60 .register_cascade_mode = "off";
defparam \Add2~60 .sum_lutc_input = "cin";
defparam \Add2~60 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y22_N1
cyclone_lcell \count1[10] (
// Equation(s):
// count1[10] = DFFEAS((!\clr~combout  & ((\LessThan0~10_combout  & ((\Add2~60_combout ))) # (!\LessThan0~10_combout  & (count1[10])))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(count1[10]),
	.datab(\Add2~60_combout ),
	.datac(\LessThan0~10_combout ),
	.datad(\clr~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count1[10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count1[10] .lut_mask = "00ca";
defparam \count1[10] .operation_mode = "normal";
defparam \count1[10] .output_mode = "reg_only";
defparam \count1[10] .register_cascade_mode = "off";
defparam \count1[10] .sum_lutc_input = "datac";
defparam \count1[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y22_N5
cyclone_lcell \Add2~65 (
// Equation(s):
// \Add2~65_combout  = count1[11] $ ((((\Add2~62 ))))
// \Add2~67  = CARRY(((!\Add2~62 )) # (!count1[11]))
// \Add2~67COUT1_202  = CARRY(((!\Add2~62 )) # (!count1[11]))

	.clk(gnd),
	.dataa(count1[11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~62 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~65_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~67 ),
	.cout1(\Add2~67COUT1_202 ));
// synopsys translate_off
defparam \Add2~65 .cin_used = "true";
defparam \Add2~65 .lut_mask = "5a5f";
defparam \Add2~65 .operation_mode = "arithmetic";
defparam \Add2~65 .output_mode = "comb_only";
defparam \Add2~65 .register_cascade_mode = "off";
defparam \Add2~65 .sum_lutc_input = "cin";
defparam \Add2~65 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y22_N7
cyclone_lcell \count1[11] (
// Equation(s):
// count1[11] = DFFEAS((!\clr~combout  & ((\LessThan0~10_combout  & ((\Add2~65_combout ))) # (!\LessThan0~10_combout  & (count1[11])))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(count1[11]),
	.datab(\Add2~65_combout ),
	.datac(\LessThan0~10_combout ),
	.datad(\clr~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count1[11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count1[11] .lut_mask = "00ca";
defparam \count1[11] .operation_mode = "normal";
defparam \count1[11] .output_mode = "reg_only";
defparam \count1[11] .register_cascade_mode = "off";
defparam \count1[11] .sum_lutc_input = "datac";
defparam \count1[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y22_N6
cyclone_lcell \Add2~70 (
// Equation(s):
// \Add2~70_combout  = (count1[12] $ ((!(!\Add2~62  & \Add2~67 ) # (\Add2~62  & \Add2~67COUT1_202 ))))
// \Add2~72  = CARRY(((count1[12] & !\Add2~67 )))
// \Add2~72COUT1_204  = CARRY(((count1[12] & !\Add2~67COUT1_202 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(count1[12]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~62 ),
	.cin0(\Add2~67 ),
	.cin1(\Add2~67COUT1_202 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~70_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~72 ),
	.cout1(\Add2~72COUT1_204 ));
// synopsys translate_off
defparam \Add2~70 .cin0_used = "true";
defparam \Add2~70 .cin1_used = "true";
defparam \Add2~70 .cin_used = "true";
defparam \Add2~70 .lut_mask = "c30c";
defparam \Add2~70 .operation_mode = "arithmetic";
defparam \Add2~70 .output_mode = "comb_only";
defparam \Add2~70 .register_cascade_mode = "off";
defparam \Add2~70 .sum_lutc_input = "cin";
defparam \Add2~70 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y19_N6
cyclone_lcell \count1[12] (
// Equation(s):
// count1[12] = DFFEAS((!\clr~combout  & ((\LessThan0~10_combout  & ((\Add2~70_combout ))) # (!\LessThan0~10_combout  & (count1[12])))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(count1[12]),
	.datab(\LessThan0~10_combout ),
	.datac(\Add2~70_combout ),
	.datad(\clr~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count1[12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count1[12] .lut_mask = "00e2";
defparam \count1[12] .operation_mode = "normal";
defparam \count1[12] .output_mode = "reg_only";
defparam \count1[12] .register_cascade_mode = "off";
defparam \count1[12] .sum_lutc_input = "datac";
defparam \count1[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y22_N7
cyclone_lcell \Add2~75 (
// Equation(s):
// \Add2~75_combout  = (count1[13] $ (((!\Add2~62  & \Add2~72 ) # (\Add2~62  & \Add2~72COUT1_204 ))))
// \Add2~77  = CARRY(((!\Add2~72 ) # (!count1[13])))
// \Add2~77COUT1_206  = CARRY(((!\Add2~72COUT1_204 ) # (!count1[13])))

	.clk(gnd),
	.dataa(vcc),
	.datab(count1[13]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~62 ),
	.cin0(\Add2~72 ),
	.cin1(\Add2~72COUT1_204 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~75_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~77 ),
	.cout1(\Add2~77COUT1_206 ));
// synopsys translate_off
defparam \Add2~75 .cin0_used = "true";
defparam \Add2~75 .cin1_used = "true";
defparam \Add2~75 .cin_used = "true";
defparam \Add2~75 .lut_mask = "3c3f";
defparam \Add2~75 .operation_mode = "arithmetic";
defparam \Add2~75 .output_mode = "comb_only";
defparam \Add2~75 .register_cascade_mode = "off";
defparam \Add2~75 .sum_lutc_input = "cin";
defparam \Add2~75 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y19_N4
cyclone_lcell \count1[13] (
// Equation(s):
// count1[13] = DFFEAS((!\clr~combout  & ((\LessThan0~10_combout  & (\Add2~75_combout )) # (!\LessThan0~10_combout  & ((count1[13]))))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\clr~combout ),
	.datab(\Add2~75_combout ),
	.datac(count1[13]),
	.datad(\LessThan0~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count1[13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count1[13] .lut_mask = "4450";
defparam \count1[13] .operation_mode = "normal";
defparam \count1[13] .output_mode = "reg_only";
defparam \count1[13] .register_cascade_mode = "off";
defparam \count1[13] .sum_lutc_input = "datac";
defparam \count1[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y22_N8
cyclone_lcell \Add2~80 (
// Equation(s):
// \Add2~80_combout  = (count1[14] $ ((!(!\Add2~62  & \Add2~77 ) # (\Add2~62  & \Add2~77COUT1_206 ))))
// \Add2~82  = CARRY(((count1[14] & !\Add2~77 )))
// \Add2~82COUT1_208  = CARRY(((count1[14] & !\Add2~77COUT1_206 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(count1[14]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~62 ),
	.cin0(\Add2~77 ),
	.cin1(\Add2~77COUT1_206 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~80_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~82 ),
	.cout1(\Add2~82COUT1_208 ));
// synopsys translate_off
defparam \Add2~80 .cin0_used = "true";
defparam \Add2~80 .cin1_used = "true";
defparam \Add2~80 .cin_used = "true";
defparam \Add2~80 .lut_mask = "c30c";
defparam \Add2~80 .operation_mode = "arithmetic";
defparam \Add2~80 .output_mode = "comb_only";
defparam \Add2~80 .register_cascade_mode = "off";
defparam \Add2~80 .sum_lutc_input = "cin";
defparam \Add2~80 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y22_N7
cyclone_lcell \count1[14] (
// Equation(s):
// count1[14] = DFFEAS((!\clr~combout  & ((\LessThan0~10_combout  & (\Add2~80_combout )) # (!\LessThan0~10_combout  & ((count1[14]))))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\Add2~80_combout ),
	.datab(\LessThan0~10_combout ),
	.datac(count1[14]),
	.datad(\clr~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count1[14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count1[14] .lut_mask = "00b8";
defparam \count1[14] .operation_mode = "normal";
defparam \count1[14] .output_mode = "reg_only";
defparam \count1[14] .register_cascade_mode = "off";
defparam \count1[14] .sum_lutc_input = "datac";
defparam \count1[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y22_N9
cyclone_lcell \Add2~85 (
// Equation(s):
// \Add2~85_combout  = (count1[15] $ (((!\Add2~62  & \Add2~82 ) # (\Add2~62  & \Add2~82COUT1_208 ))))
// \Add2~87  = CARRY(((!\Add2~82COUT1_208 ) # (!count1[15])))

	.clk(gnd),
	.dataa(vcc),
	.datab(count1[15]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~62 ),
	.cin0(\Add2~82 ),
	.cin1(\Add2~82COUT1_208 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~85_combout ),
	.regout(),
	.cout(\Add2~87 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add2~85 .cin0_used = "true";
defparam \Add2~85 .cin1_used = "true";
defparam \Add2~85 .cin_used = "true";
defparam \Add2~85 .lut_mask = "3c3f";
defparam \Add2~85 .operation_mode = "arithmetic";
defparam \Add2~85 .output_mode = "comb_only";
defparam \Add2~85 .register_cascade_mode = "off";
defparam \Add2~85 .sum_lutc_input = "cin";
defparam \Add2~85 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y22_N2
cyclone_lcell \count1[15] (
// Equation(s):
// count1[15] = DFFEAS((!\clr~combout  & ((\LessThan0~10_combout  & ((\Add2~85_combout ))) # (!\LessThan0~10_combout  & (count1[15])))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(count1[15]),
	.datab(\Add2~85_combout ),
	.datac(\LessThan0~10_combout ),
	.datad(\clr~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count1[15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count1[15] .lut_mask = "00ca";
defparam \count1[15] .operation_mode = "normal";
defparam \count1[15] .output_mode = "reg_only";
defparam \count1[15] .register_cascade_mode = "off";
defparam \count1[15] .sum_lutc_input = "datac";
defparam \count1[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y21_N0
cyclone_lcell \Add2~90 (
// Equation(s):
// \Add2~90_combout  = (count1[16] $ ((!\Add2~87 )))
// \Add2~92  = CARRY(((count1[16] & !\Add2~87 )))
// \Add2~92COUT1_210  = CARRY(((count1[16] & !\Add2~87 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(count1[16]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~87 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~90_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~92 ),
	.cout1(\Add2~92COUT1_210 ));
// synopsys translate_off
defparam \Add2~90 .cin_used = "true";
defparam \Add2~90 .lut_mask = "c30c";
defparam \Add2~90 .operation_mode = "arithmetic";
defparam \Add2~90 .output_mode = "comb_only";
defparam \Add2~90 .register_cascade_mode = "off";
defparam \Add2~90 .sum_lutc_input = "cin";
defparam \Add2~90 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y22_N2
cyclone_lcell \count1[16] (
// Equation(s):
// count1[16] = DFFEAS((!\clr~combout  & ((\LessThan0~10_combout  & ((\Add2~90_combout ))) # (!\LessThan0~10_combout  & (count1[16])))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(count1[16]),
	.datab(\LessThan0~10_combout ),
	.datac(\Add2~90_combout ),
	.datad(\clr~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count1[16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count1[16] .lut_mask = "00e2";
defparam \count1[16] .operation_mode = "normal";
defparam \count1[16] .output_mode = "reg_only";
defparam \count1[16] .register_cascade_mode = "off";
defparam \count1[16] .sum_lutc_input = "datac";
defparam \count1[16] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y21_N1
cyclone_lcell \Add2~95 (
// Equation(s):
// \Add2~95_combout  = (count1[17] $ (((!\Add2~87  & \Add2~92 ) # (\Add2~87  & \Add2~92COUT1_210 ))))
// \Add2~97  = CARRY(((!\Add2~92 ) # (!count1[17])))
// \Add2~97COUT1_212  = CARRY(((!\Add2~92COUT1_210 ) # (!count1[17])))

	.clk(gnd),
	.dataa(vcc),
	.datab(count1[17]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~87 ),
	.cin0(\Add2~92 ),
	.cin1(\Add2~92COUT1_210 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~95_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~97 ),
	.cout1(\Add2~97COUT1_212 ));
// synopsys translate_off
defparam \Add2~95 .cin0_used = "true";
defparam \Add2~95 .cin1_used = "true";
defparam \Add2~95 .cin_used = "true";
defparam \Add2~95 .lut_mask = "3c3f";
defparam \Add2~95 .operation_mode = "arithmetic";
defparam \Add2~95 .output_mode = "comb_only";
defparam \Add2~95 .register_cascade_mode = "off";
defparam \Add2~95 .sum_lutc_input = "cin";
defparam \Add2~95 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y22_N5
cyclone_lcell \count1[17] (
// Equation(s):
// count1[17] = DFFEAS((!\clr~combout  & ((\LessThan0~10_combout  & (\Add2~95_combout )) # (!\LessThan0~10_combout  & ((count1[17]))))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\Add2~95_combout ),
	.datab(count1[17]),
	.datac(\LessThan0~10_combout ),
	.datad(\clr~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count1[17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count1[17] .lut_mask = "00ac";
defparam \count1[17] .operation_mode = "normal";
defparam \count1[17] .output_mode = "reg_only";
defparam \count1[17] .register_cascade_mode = "off";
defparam \count1[17] .sum_lutc_input = "datac";
defparam \count1[17] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y21_N2
cyclone_lcell \Add2~100 (
// Equation(s):
// \Add2~100_combout  = (count1[18] $ ((!(!\Add2~87  & \Add2~97 ) # (\Add2~87  & \Add2~97COUT1_212 ))))
// \Add2~102  = CARRY(((count1[18] & !\Add2~97 )))
// \Add2~102COUT1_214  = CARRY(((count1[18] & !\Add2~97COUT1_212 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(count1[18]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~87 ),
	.cin0(\Add2~97 ),
	.cin1(\Add2~97COUT1_212 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~100_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~102 ),
	.cout1(\Add2~102COUT1_214 ));
// synopsys translate_off
defparam \Add2~100 .cin0_used = "true";
defparam \Add2~100 .cin1_used = "true";
defparam \Add2~100 .cin_used = "true";
defparam \Add2~100 .lut_mask = "c30c";
defparam \Add2~100 .operation_mode = "arithmetic";
defparam \Add2~100 .output_mode = "comb_only";
defparam \Add2~100 .register_cascade_mode = "off";
defparam \Add2~100 .sum_lutc_input = "cin";
defparam \Add2~100 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y21_N9
cyclone_lcell \count1[18] (
// Equation(s):
// count1[18] = DFFEAS((!\clr~combout  & ((\LessThan0~10_combout  & (\Add2~100_combout )) # (!\LessThan0~10_combout  & ((count1[18]))))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\clr~combout ),
	.datab(\Add2~100_combout ),
	.datac(count1[18]),
	.datad(\LessThan0~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count1[18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count1[18] .lut_mask = "4450";
defparam \count1[18] .operation_mode = "normal";
defparam \count1[18] .output_mode = "reg_only";
defparam \count1[18] .register_cascade_mode = "off";
defparam \count1[18] .sum_lutc_input = "datac";
defparam \count1[18] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y21_N3
cyclone_lcell \Add2~105 (
// Equation(s):
// \Add2~105_combout  = count1[19] $ (((((!\Add2~87  & \Add2~102 ) # (\Add2~87  & \Add2~102COUT1_214 )))))
// \Add2~107  = CARRY(((!\Add2~102 )) # (!count1[19]))
// \Add2~107COUT1_216  = CARRY(((!\Add2~102COUT1_214 )) # (!count1[19]))

	.clk(gnd),
	.dataa(count1[19]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~87 ),
	.cin0(\Add2~102 ),
	.cin1(\Add2~102COUT1_214 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~105_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~107 ),
	.cout1(\Add2~107COUT1_216 ));
// synopsys translate_off
defparam \Add2~105 .cin0_used = "true";
defparam \Add2~105 .cin1_used = "true";
defparam \Add2~105 .cin_used = "true";
defparam \Add2~105 .lut_mask = "5a5f";
defparam \Add2~105 .operation_mode = "arithmetic";
defparam \Add2~105 .output_mode = "comb_only";
defparam \Add2~105 .register_cascade_mode = "off";
defparam \Add2~105 .sum_lutc_input = "cin";
defparam \Add2~105 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y21_N1
cyclone_lcell \count1[19] (
// Equation(s):
// count1[19] = DFFEAS((!\clr~combout  & ((\LessThan0~10_combout  & (\Add2~105_combout )) # (!\LessThan0~10_combout  & ((count1[19]))))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\clr~combout ),
	.datab(\Add2~105_combout ),
	.datac(\LessThan0~10_combout ),
	.datad(count1[19]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count1[19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count1[19] .lut_mask = "4540";
defparam \count1[19] .operation_mode = "normal";
defparam \count1[19] .output_mode = "reg_only";
defparam \count1[19] .register_cascade_mode = "off";
defparam \count1[19] .sum_lutc_input = "datac";
defparam \count1[19] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y21_N4
cyclone_lcell \Add2~110 (
// Equation(s):
// \Add2~110_combout  = count1[20] $ ((((!(!\Add2~87  & \Add2~107 ) # (\Add2~87  & \Add2~107COUT1_216 )))))
// \Add2~112  = CARRY((count1[20] & ((!\Add2~107COUT1_216 ))))

	.clk(gnd),
	.dataa(count1[20]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~87 ),
	.cin0(\Add2~107 ),
	.cin1(\Add2~107COUT1_216 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~110_combout ),
	.regout(),
	.cout(\Add2~112 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add2~110 .cin0_used = "true";
defparam \Add2~110 .cin1_used = "true";
defparam \Add2~110 .cin_used = "true";
defparam \Add2~110 .lut_mask = "a50a";
defparam \Add2~110 .operation_mode = "arithmetic";
defparam \Add2~110 .output_mode = "comb_only";
defparam \Add2~110 .register_cascade_mode = "off";
defparam \Add2~110 .sum_lutc_input = "cin";
defparam \Add2~110 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y21_N2
cyclone_lcell \count1[20] (
// Equation(s):
// count1[20] = DFFEAS((!\clr~combout  & ((\LessThan0~10_combout  & (\Add2~110_combout )) # (!\LessThan0~10_combout  & ((count1[20]))))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\clr~combout ),
	.datab(\Add2~110_combout ),
	.datac(count1[20]),
	.datad(\LessThan0~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count1[20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count1[20] .lut_mask = "4450";
defparam \count1[20] .operation_mode = "normal";
defparam \count1[20] .output_mode = "reg_only";
defparam \count1[20] .register_cascade_mode = "off";
defparam \count1[20] .sum_lutc_input = "datac";
defparam \count1[20] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y21_N5
cyclone_lcell \Add2~115 (
// Equation(s):
// \Add2~115_combout  = count1[21] $ ((((\Add2~112 ))))
// \Add2~117  = CARRY(((!\Add2~112 )) # (!count1[21]))
// \Add2~117COUT1_218  = CARRY(((!\Add2~112 )) # (!count1[21]))

	.clk(gnd),
	.dataa(count1[21]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~112 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~115_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~117 ),
	.cout1(\Add2~117COUT1_218 ));
// synopsys translate_off
defparam \Add2~115 .cin_used = "true";
defparam \Add2~115 .lut_mask = "5a5f";
defparam \Add2~115 .operation_mode = "arithmetic";
defparam \Add2~115 .output_mode = "comb_only";
defparam \Add2~115 .register_cascade_mode = "off";
defparam \Add2~115 .sum_lutc_input = "cin";
defparam \Add2~115 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y21_N6
cyclone_lcell \count1[21] (
// Equation(s):
// count1[21] = DFFEAS((!\clr~combout  & ((\LessThan0~10_combout  & (\Add2~115_combout )) # (!\LessThan0~10_combout  & ((count1[21]))))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\clr~combout ),
	.datab(\Add2~115_combout ),
	.datac(\LessThan0~10_combout ),
	.datad(count1[21]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count1[21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count1[21] .lut_mask = "4540";
defparam \count1[21] .operation_mode = "normal";
defparam \count1[21] .output_mode = "reg_only";
defparam \count1[21] .register_cascade_mode = "off";
defparam \count1[21] .sum_lutc_input = "datac";
defparam \count1[21] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y21_N6
cyclone_lcell \Add2~120 (
// Equation(s):
// \Add2~120_combout  = count1[22] $ ((((!(!\Add2~112  & \Add2~117 ) # (\Add2~112  & \Add2~117COUT1_218 )))))
// \Add2~122  = CARRY((count1[22] & ((!\Add2~117 ))))
// \Add2~122COUT1_220  = CARRY((count1[22] & ((!\Add2~117COUT1_218 ))))

	.clk(gnd),
	.dataa(count1[22]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~112 ),
	.cin0(\Add2~117 ),
	.cin1(\Add2~117COUT1_218 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~120_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~122 ),
	.cout1(\Add2~122COUT1_220 ));
// synopsys translate_off
defparam \Add2~120 .cin0_used = "true";
defparam \Add2~120 .cin1_used = "true";
defparam \Add2~120 .cin_used = "true";
defparam \Add2~120 .lut_mask = "a50a";
defparam \Add2~120 .operation_mode = "arithmetic";
defparam \Add2~120 .output_mode = "comb_only";
defparam \Add2~120 .register_cascade_mode = "off";
defparam \Add2~120 .sum_lutc_input = "cin";
defparam \Add2~120 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y21_N7
cyclone_lcell \count1[22] (
// Equation(s):
// count1[22] = DFFEAS((!\clr~combout  & ((\LessThan0~10_combout  & (\Add2~120_combout )) # (!\LessThan0~10_combout  & ((count1[22]))))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\Add2~120_combout ),
	.datab(count1[22]),
	.datac(\LessThan0~10_combout ),
	.datad(\clr~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count1[22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count1[22] .lut_mask = "00ac";
defparam \count1[22] .operation_mode = "normal";
defparam \count1[22] .output_mode = "reg_only";
defparam \count1[22] .register_cascade_mode = "off";
defparam \count1[22] .sum_lutc_input = "datac";
defparam \count1[22] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y21_N7
cyclone_lcell \Add2~125 (
// Equation(s):
// \Add2~125_combout  = (count1[23] $ (((!\Add2~112  & \Add2~122 ) # (\Add2~112  & \Add2~122COUT1_220 ))))
// \Add2~127  = CARRY(((!\Add2~122 ) # (!count1[23])))
// \Add2~127COUT1_222  = CARRY(((!\Add2~122COUT1_220 ) # (!count1[23])))

	.clk(gnd),
	.dataa(vcc),
	.datab(count1[23]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~112 ),
	.cin0(\Add2~122 ),
	.cin1(\Add2~122COUT1_220 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~125_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~127 ),
	.cout1(\Add2~127COUT1_222 ));
// synopsys translate_off
defparam \Add2~125 .cin0_used = "true";
defparam \Add2~125 .cin1_used = "true";
defparam \Add2~125 .cin_used = "true";
defparam \Add2~125 .lut_mask = "3c3f";
defparam \Add2~125 .operation_mode = "arithmetic";
defparam \Add2~125 .output_mode = "comb_only";
defparam \Add2~125 .register_cascade_mode = "off";
defparam \Add2~125 .sum_lutc_input = "cin";
defparam \Add2~125 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y21_N5
cyclone_lcell \count1[23] (
// Equation(s):
// count1[23] = DFFEAS((!\clr~combout  & ((\LessThan0~10_combout  & ((\Add2~125_combout ))) # (!\LessThan0~10_combout  & (count1[23])))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\clr~combout ),
	.datab(count1[23]),
	.datac(\LessThan0~10_combout ),
	.datad(\Add2~125_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count1[23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count1[23] .lut_mask = "5404";
defparam \count1[23] .operation_mode = "normal";
defparam \count1[23] .output_mode = "reg_only";
defparam \count1[23] .register_cascade_mode = "off";
defparam \count1[23] .sum_lutc_input = "datac";
defparam \count1[23] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y21_N8
cyclone_lcell \Add2~130 (
// Equation(s):
// \Add2~130_combout  = count1[24] $ ((((!(!\Add2~112  & \Add2~127 ) # (\Add2~112  & \Add2~127COUT1_222 )))))
// \Add2~132  = CARRY((count1[24] & ((!\Add2~127 ))))
// \Add2~132COUT1_224  = CARRY((count1[24] & ((!\Add2~127COUT1_222 ))))

	.clk(gnd),
	.dataa(count1[24]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~112 ),
	.cin0(\Add2~127 ),
	.cin1(\Add2~127COUT1_222 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~130_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~132 ),
	.cout1(\Add2~132COUT1_224 ));
// synopsys translate_off
defparam \Add2~130 .cin0_used = "true";
defparam \Add2~130 .cin1_used = "true";
defparam \Add2~130 .cin_used = "true";
defparam \Add2~130 .lut_mask = "a50a";
defparam \Add2~130 .operation_mode = "arithmetic";
defparam \Add2~130 .output_mode = "comb_only";
defparam \Add2~130 .register_cascade_mode = "off";
defparam \Add2~130 .sum_lutc_input = "cin";
defparam \Add2~130 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y22_N4
cyclone_lcell \count1[24] (
// Equation(s):
// count1[24] = DFFEAS((!\clr~combout  & ((\LessThan0~10_combout  & (\Add2~130_combout )) # (!\LessThan0~10_combout  & ((count1[24]))))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\clr~combout ),
	.datab(\Add2~130_combout ),
	.datac(\LessThan0~10_combout ),
	.datad(count1[24]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count1[24]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count1[24] .lut_mask = "4540";
defparam \count1[24] .operation_mode = "normal";
defparam \count1[24] .output_mode = "reg_only";
defparam \count1[24] .register_cascade_mode = "off";
defparam \count1[24] .sum_lutc_input = "datac";
defparam \count1[24] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y21_N9
cyclone_lcell \Add2~135 (
// Equation(s):
// \Add2~135_combout  = (count1[25] $ (((!\Add2~112  & \Add2~132 ) # (\Add2~112  & \Add2~132COUT1_224 ))))
// \Add2~137  = CARRY(((!\Add2~132COUT1_224 ) # (!count1[25])))

	.clk(gnd),
	.dataa(vcc),
	.datab(count1[25]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~112 ),
	.cin0(\Add2~132 ),
	.cin1(\Add2~132COUT1_224 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~135_combout ),
	.regout(),
	.cout(\Add2~137 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add2~135 .cin0_used = "true";
defparam \Add2~135 .cin1_used = "true";
defparam \Add2~135 .cin_used = "true";
defparam \Add2~135 .lut_mask = "3c3f";
defparam \Add2~135 .operation_mode = "arithmetic";
defparam \Add2~135 .output_mode = "comb_only";
defparam \Add2~135 .register_cascade_mode = "off";
defparam \Add2~135 .sum_lutc_input = "cin";
defparam \Add2~135 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y21_N9
cyclone_lcell \count1[25] (
// Equation(s):
// count1[25] = DFFEAS((!\clr~combout  & ((\LessThan0~10_combout  & ((\Add2~135_combout ))) # (!\LessThan0~10_combout  & (count1[25])))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(count1[25]),
	.datab(\Add2~135_combout ),
	.datac(\clr~combout ),
	.datad(\LessThan0~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count1[25]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count1[25] .lut_mask = "0c0a";
defparam \count1[25] .operation_mode = "normal";
defparam \count1[25] .output_mode = "reg_only";
defparam \count1[25] .register_cascade_mode = "off";
defparam \count1[25] .sum_lutc_input = "datac";
defparam \count1[25] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y20_N0
cyclone_lcell \Add2~140 (
// Equation(s):
// \Add2~140_combout  = count1[26] $ ((((!\Add2~137 ))))
// \Add2~142  = CARRY((count1[26] & ((!\Add2~137 ))))
// \Add2~142COUT1_226  = CARRY((count1[26] & ((!\Add2~137 ))))

	.clk(gnd),
	.dataa(count1[26]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~137 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~140_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~142 ),
	.cout1(\Add2~142COUT1_226 ));
// synopsys translate_off
defparam \Add2~140 .cin_used = "true";
defparam \Add2~140 .lut_mask = "a50a";
defparam \Add2~140 .operation_mode = "arithmetic";
defparam \Add2~140 .output_mode = "comb_only";
defparam \Add2~140 .register_cascade_mode = "off";
defparam \Add2~140 .sum_lutc_input = "cin";
defparam \Add2~140 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y20_N9
cyclone_lcell \count1[26] (
// Equation(s):
// count1[26] = DFFEAS((!\clr~combout  & ((\LessThan0~10_combout  & ((\Add2~140_combout ))) # (!\LessThan0~10_combout  & (count1[26])))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(count1[26]),
	.datab(\Add2~140_combout ),
	.datac(\clr~combout ),
	.datad(\LessThan0~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count1[26]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count1[26] .lut_mask = "0c0a";
defparam \count1[26] .operation_mode = "normal";
defparam \count1[26] .output_mode = "reg_only";
defparam \count1[26] .register_cascade_mode = "off";
defparam \count1[26] .sum_lutc_input = "datac";
defparam \count1[26] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y20_N1
cyclone_lcell \Add2~145 (
// Equation(s):
// \Add2~145_combout  = (count1[27] $ (((!\Add2~137  & \Add2~142 ) # (\Add2~137  & \Add2~142COUT1_226 ))))
// \Add2~147  = CARRY(((!\Add2~142 ) # (!count1[27])))
// \Add2~147COUT1_228  = CARRY(((!\Add2~142COUT1_226 ) # (!count1[27])))

	.clk(gnd),
	.dataa(vcc),
	.datab(count1[27]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~137 ),
	.cin0(\Add2~142 ),
	.cin1(\Add2~142COUT1_226 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~145_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~147 ),
	.cout1(\Add2~147COUT1_228 ));
// synopsys translate_off
defparam \Add2~145 .cin0_used = "true";
defparam \Add2~145 .cin1_used = "true";
defparam \Add2~145 .cin_used = "true";
defparam \Add2~145 .lut_mask = "3c3f";
defparam \Add2~145 .operation_mode = "arithmetic";
defparam \Add2~145 .output_mode = "comb_only";
defparam \Add2~145 .register_cascade_mode = "off";
defparam \Add2~145 .sum_lutc_input = "cin";
defparam \Add2~145 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y20_N9
cyclone_lcell \count1[27] (
// Equation(s):
// count1[27] = DFFEAS((!\clr~combout  & ((\LessThan0~10_combout  & ((\Add2~145_combout ))) # (!\LessThan0~10_combout  & (count1[27])))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(count1[27]),
	.datab(\LessThan0~10_combout ),
	.datac(\clr~combout ),
	.datad(\Add2~145_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count1[27]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count1[27] .lut_mask = "0e02";
defparam \count1[27] .operation_mode = "normal";
defparam \count1[27] .output_mode = "reg_only";
defparam \count1[27] .register_cascade_mode = "off";
defparam \count1[27] .sum_lutc_input = "datac";
defparam \count1[27] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y20_N2
cyclone_lcell \Add2~150 (
// Equation(s):
// \Add2~150_combout  = (count1[28] $ ((!(!\Add2~137  & \Add2~147 ) # (\Add2~137  & \Add2~147COUT1_228 ))))
// \Add2~152  = CARRY(((count1[28] & !\Add2~147 )))
// \Add2~152COUT1_230  = CARRY(((count1[28] & !\Add2~147COUT1_228 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(count1[28]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~137 ),
	.cin0(\Add2~147 ),
	.cin1(\Add2~147COUT1_228 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~150_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~152 ),
	.cout1(\Add2~152COUT1_230 ));
// synopsys translate_off
defparam \Add2~150 .cin0_used = "true";
defparam \Add2~150 .cin1_used = "true";
defparam \Add2~150 .cin_used = "true";
defparam \Add2~150 .lut_mask = "c30c";
defparam \Add2~150 .operation_mode = "arithmetic";
defparam \Add2~150 .output_mode = "comb_only";
defparam \Add2~150 .register_cascade_mode = "off";
defparam \Add2~150 .sum_lutc_input = "cin";
defparam \Add2~150 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y20_N5
cyclone_lcell \count1[28] (
// Equation(s):
// count1[28] = DFFEAS((!\clr~combout  & ((\LessThan0~10_combout  & (\Add2~150_combout )) # (!\LessThan0~10_combout  & ((count1[28]))))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\LessThan0~10_combout ),
	.datab(\Add2~150_combout ),
	.datac(count1[28]),
	.datad(\clr~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count1[28]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count1[28] .lut_mask = "00d8";
defparam \count1[28] .operation_mode = "normal";
defparam \count1[28] .output_mode = "reg_only";
defparam \count1[28] .register_cascade_mode = "off";
defparam \count1[28] .sum_lutc_input = "datac";
defparam \count1[28] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y20_N3
cyclone_lcell \Add2~155 (
// Equation(s):
// \Add2~155_combout  = count1[29] $ (((((!\Add2~137  & \Add2~152 ) # (\Add2~137  & \Add2~152COUT1_230 )))))
// \Add2~157  = CARRY(((!\Add2~152 )) # (!count1[29]))
// \Add2~157COUT1_232  = CARRY(((!\Add2~152COUT1_230 )) # (!count1[29]))

	.clk(gnd),
	.dataa(count1[29]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~137 ),
	.cin0(\Add2~152 ),
	.cin1(\Add2~152COUT1_230 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~155_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~157 ),
	.cout1(\Add2~157COUT1_232 ));
// synopsys translate_off
defparam \Add2~155 .cin0_used = "true";
defparam \Add2~155 .cin1_used = "true";
defparam \Add2~155 .cin_used = "true";
defparam \Add2~155 .lut_mask = "5a5f";
defparam \Add2~155 .operation_mode = "arithmetic";
defparam \Add2~155 .output_mode = "comb_only";
defparam \Add2~155 .register_cascade_mode = "off";
defparam \Add2~155 .sum_lutc_input = "cin";
defparam \Add2~155 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y20_N3
cyclone_lcell \count1[29] (
// Equation(s):
// count1[29] = DFFEAS((!\clr~combout  & ((\LessThan0~10_combout  & (\Add2~155_combout )) # (!\LessThan0~10_combout  & ((count1[29]))))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\Add2~155_combout ),
	.datab(count1[29]),
	.datac(\clr~combout ),
	.datad(\LessThan0~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count1[29]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count1[29] .lut_mask = "0a0c";
defparam \count1[29] .operation_mode = "normal";
defparam \count1[29] .output_mode = "reg_only";
defparam \count1[29] .register_cascade_mode = "off";
defparam \count1[29] .sum_lutc_input = "datac";
defparam \count1[29] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y20_N4
cyclone_lcell \Add2~5 (
// Equation(s):
// \Add2~5_combout  = (count1[30] $ ((!(!\Add2~137  & \Add2~157 ) # (\Add2~137  & \Add2~157COUT1_232 ))))
// \Add2~7  = CARRY(((count1[30] & !\Add2~157COUT1_232 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(count1[30]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~137 ),
	.cin0(\Add2~157 ),
	.cin1(\Add2~157COUT1_232 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~5_combout ),
	.regout(),
	.cout(\Add2~7 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add2~5 .cin0_used = "true";
defparam \Add2~5 .cin1_used = "true";
defparam \Add2~5 .cin_used = "true";
defparam \Add2~5 .lut_mask = "c30c";
defparam \Add2~5 .operation_mode = "arithmetic";
defparam \Add2~5 .output_mode = "comb_only";
defparam \Add2~5 .register_cascade_mode = "off";
defparam \Add2~5 .sum_lutc_input = "cin";
defparam \Add2~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y22_N3
cyclone_lcell \count1[30] (
// Equation(s):
// count1[30] = DFFEAS((!\clr~combout  & ((\LessThan0~10_combout  & ((\Add2~5_combout ))) # (!\LessThan0~10_combout  & (count1[30])))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\LessThan0~10_combout ),
	.datab(count1[30]),
	.datac(\Add2~5_combout ),
	.datad(\clr~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count1[30]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count1[30] .lut_mask = "00e4";
defparam \count1[30] .operation_mode = "normal";
defparam \count1[30] .output_mode = "reg_only";
defparam \count1[30] .register_cascade_mode = "off";
defparam \count1[30] .sum_lutc_input = "datac";
defparam \count1[30] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y20_N5
cyclone_lcell \Add2~0 (
// Equation(s):
// \Add2~0_combout  = ((\Add2~7  $ (count1[31])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(count1[31]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~7 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add2~0 .cin_used = "true";
defparam \Add2~0 .lut_mask = "0ff0";
defparam \Add2~0 .operation_mode = "normal";
defparam \Add2~0 .output_mode = "comb_only";
defparam \Add2~0 .register_cascade_mode = "off";
defparam \Add2~0 .sum_lutc_input = "cin";
defparam \Add2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y22_N2
cyclone_lcell \count1[31] (
// Equation(s):
// count1[31] = DFFEAS(((\Add2~0_combout  & (!\clr~combout  & \LessThan0~10_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\Add2~0_combout ),
	.datac(\clr~combout ),
	.datad(\LessThan0~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count1[31]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count1[31] .lut_mask = "0c00";
defparam \count1[31] .operation_mode = "normal";
defparam \count1[31] .output_mode = "reg_only";
defparam \count1[31] .register_cascade_mode = "off";
defparam \count1[31] .sum_lutc_input = "datac";
defparam \count1[31] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y22_N6
cyclone_lcell \LessThan0~5 (
// Equation(s):
// \LessThan0~5_combout  = (((!count1[16] & !count1[17])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(count1[16]),
	.datad(count1[17]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan0~5 .lut_mask = "000f";
defparam \LessThan0~5 .operation_mode = "normal";
defparam \LessThan0~5 .output_mode = "comb_only";
defparam \LessThan0~5 .register_cascade_mode = "off";
defparam \LessThan0~5 .sum_lutc_input = "datac";
defparam \LessThan0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y21_N8
cyclone_lcell \LessThan0~6 (
// Equation(s):
// \LessThan0~6_combout  = (!count1[22] & (!count1[23] & (!count1[20] & !count1[21])))

	.clk(gnd),
	.dataa(count1[22]),
	.datab(count1[23]),
	.datac(count1[20]),
	.datad(count1[21]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan0~6 .lut_mask = "0001";
defparam \LessThan0~6 .operation_mode = "normal";
defparam \LessThan0~6 .output_mode = "comb_only";
defparam \LessThan0~6 .register_cascade_mode = "off";
defparam \LessThan0~6 .sum_lutc_input = "datac";
defparam \LessThan0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y22_N5
cyclone_lcell \LessThan0~7 (
// Equation(s):
// \LessThan0~7_combout  = (!count1[18] & (!count1[19] & (\LessThan0~5_combout  & \LessThan0~6_combout )))

	.clk(gnd),
	.dataa(count1[18]),
	.datab(count1[19]),
	.datac(\LessThan0~5_combout ),
	.datad(\LessThan0~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan0~7 .lut_mask = "1000";
defparam \LessThan0~7 .operation_mode = "normal";
defparam \LessThan0~7 .output_mode = "comb_only";
defparam \LessThan0~7 .register_cascade_mode = "off";
defparam \LessThan0~7 .sum_lutc_input = "datac";
defparam \LessThan0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y22_N8
cyclone_lcell \LessThan0~8 (
// Equation(s):
// \LessThan0~8_combout  = (!count1[27] & (!count1[24] & (!count1[25] & !count1[26])))

	.clk(gnd),
	.dataa(count1[27]),
	.datab(count1[24]),
	.datac(count1[25]),
	.datad(count1[26]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan0~8 .lut_mask = "0001";
defparam \LessThan0~8 .operation_mode = "normal";
defparam \LessThan0~8 .output_mode = "comb_only";
defparam \LessThan0~8 .register_cascade_mode = "off";
defparam \LessThan0~8 .sum_lutc_input = "datac";
defparam \LessThan0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y22_N9
cyclone_lcell \LessThan0~9 (
// Equation(s):
// \LessThan0~9_combout  = (!count1[29] & (!count1[30] & (!count1[28] & \LessThan0~8_combout )))

	.clk(gnd),
	.dataa(count1[29]),
	.datab(count1[30]),
	.datac(count1[28]),
	.datad(\LessThan0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan0~9 .lut_mask = "0100";
defparam \LessThan0~9 .operation_mode = "normal";
defparam \LessThan0~9 .output_mode = "comb_only";
defparam \LessThan0~9 .register_cascade_mode = "off";
defparam \LessThan0~9 .sum_lutc_input = "datac";
defparam \LessThan0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y22_N8
cyclone_lcell \LessThan0~2 (
// Equation(s):
// \LessThan0~2_combout  = (!count1[11] & (!count1[8] & (!count1[10] & !count1[9])))

	.clk(gnd),
	.dataa(count1[11]),
	.datab(count1[8]),
	.datac(count1[10]),
	.datad(count1[9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan0~2 .lut_mask = "0001";
defparam \LessThan0~2 .operation_mode = "normal";
defparam \LessThan0~2 .output_mode = "comb_only";
defparam \LessThan0~2 .register_cascade_mode = "off";
defparam \LessThan0~2 .sum_lutc_input = "datac";
defparam \LessThan0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y22_N0
cyclone_lcell \LessThan0~3 (
// Equation(s):
// \LessThan0~3_combout  = (!count1[14] & (!count1[12] & (!count1[15] & !count1[13])))

	.clk(gnd),
	.dataa(count1[14]),
	.datab(count1[12]),
	.datac(count1[15]),
	.datad(count1[13]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan0~3 .lut_mask = "0001";
defparam \LessThan0~3 .operation_mode = "normal";
defparam \LessThan0~3 .output_mode = "comb_only";
defparam \LessThan0~3 .register_cascade_mode = "off";
defparam \LessThan0~3 .sum_lutc_input = "datac";
defparam \LessThan0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y23_N3
cyclone_lcell \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = ((!count1[2] & (!count1[1] & !count1[0]))) # (!count1[3])

	.clk(gnd),
	.dataa(count1[3]),
	.datab(count1[2]),
	.datac(count1[1]),
	.datad(count1[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan0~0 .lut_mask = "5557";
defparam \LessThan0~0 .operation_mode = "normal";
defparam \LessThan0~0 .output_mode = "comb_only";
defparam \LessThan0~0 .register_cascade_mode = "off";
defparam \LessThan0~0 .sum_lutc_input = "datac";
defparam \LessThan0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y22_N4
cyclone_lcell \LessThan0~1 (
// Equation(s):
// \LessThan0~1_combout  = (!count1[7] & (!count1[6] & (!count1[5] & !count1[4])))

	.clk(gnd),
	.dataa(count1[7]),
	.datab(count1[6]),
	.datac(count1[5]),
	.datad(count1[4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan0~1 .lut_mask = "0001";
defparam \LessThan0~1 .operation_mode = "normal";
defparam \LessThan0~1 .output_mode = "comb_only";
defparam \LessThan0~1 .register_cascade_mode = "off";
defparam \LessThan0~1 .sum_lutc_input = "datac";
defparam \LessThan0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y22_N1
cyclone_lcell \LessThan0~4 (
// Equation(s):
// \LessThan0~4_combout  = (\LessThan0~2_combout  & (\LessThan0~3_combout  & (\LessThan0~0_combout  & \LessThan0~1_combout )))

	.clk(gnd),
	.dataa(\LessThan0~2_combout ),
	.datab(\LessThan0~3_combout ),
	.datac(\LessThan0~0_combout ),
	.datad(\LessThan0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan0~4 .lut_mask = "8000";
defparam \LessThan0~4 .operation_mode = "normal";
defparam \LessThan0~4 .output_mode = "comb_only";
defparam \LessThan0~4 .register_cascade_mode = "off";
defparam \LessThan0~4 .sum_lutc_input = "datac";
defparam \LessThan0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y22_N6
cyclone_lcell \LessThan0~10 (
// Equation(s):
// \LessThan0~10_combout  = (count1[31]) # ((\LessThan0~7_combout  & (\LessThan0~9_combout  & \LessThan0~4_combout )))

	.clk(gnd),
	.dataa(count1[31]),
	.datab(\LessThan0~7_combout ),
	.datac(\LessThan0~9_combout ),
	.datad(\LessThan0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan0~10 .lut_mask = "eaaa";
defparam \LessThan0~10 .operation_mode = "normal";
defparam \LessThan0~10 .output_mode = "comb_only";
defparam \LessThan0~10 .register_cascade_mode = "off";
defparam \LessThan0~10 .sum_lutc_input = "datac";
defparam \LessThan0~10 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_237,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \addr[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\addr~combout [4]),
	.regout(),
	.padio(addr[4]));
// synopsys translate_off
defparam \addr[4]~I .input_async_reset = "none";
defparam \addr[4]~I .input_power_up = "low";
defparam \addr[4]~I .input_register_mode = "none";
defparam \addr[4]~I .input_sync_reset = "none";
defparam \addr[4]~I .oe_async_reset = "none";
defparam \addr[4]~I .oe_power_up = "low";
defparam \addr[4]~I .oe_register_mode = "none";
defparam \addr[4]~I .oe_sync_reset = "none";
defparam \addr[4]~I .operation_mode = "input";
defparam \addr[4]~I .output_async_reset = "none";
defparam \addr[4]~I .output_power_up = "low";
defparam \addr[4]~I .output_register_mode = "none";
defparam \addr[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_236,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \addr[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\addr~combout [3]),
	.regout(),
	.padio(addr[3]));
// synopsys translate_off
defparam \addr[3]~I .input_async_reset = "none";
defparam \addr[3]~I .input_power_up = "low";
defparam \addr[3]~I .input_register_mode = "none";
defparam \addr[3]~I .input_sync_reset = "none";
defparam \addr[3]~I .oe_async_reset = "none";
defparam \addr[3]~I .oe_power_up = "low";
defparam \addr[3]~I .oe_register_mode = "none";
defparam \addr[3]~I .oe_sync_reset = "none";
defparam \addr[3]~I .operation_mode = "input";
defparam \addr[3]~I .output_async_reset = "none";
defparam \addr[3]~I .output_power_up = "low";
defparam \addr[3]~I .output_register_mode = "none";
defparam \addr[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_235,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \addr[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\addr~combout [2]),
	.regout(),
	.padio(addr[2]));
// synopsys translate_off
defparam \addr[2]~I .input_async_reset = "none";
defparam \addr[2]~I .input_power_up = "low";
defparam \addr[2]~I .input_register_mode = "none";
defparam \addr[2]~I .input_sync_reset = "none";
defparam \addr[2]~I .oe_async_reset = "none";
defparam \addr[2]~I .oe_power_up = "low";
defparam \addr[2]~I .oe_register_mode = "none";
defparam \addr[2]~I .oe_sync_reset = "none";
defparam \addr[2]~I .operation_mode = "input";
defparam \addr[2]~I .output_async_reset = "none";
defparam \addr[2]~I .output_power_up = "low";
defparam \addr[2]~I .output_register_mode = "none";
defparam \addr[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_234,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \addr[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\addr~combout [1]),
	.regout(),
	.padio(addr[1]));
// synopsys translate_off
defparam \addr[1]~I .input_async_reset = "none";
defparam \addr[1]~I .input_power_up = "low";
defparam \addr[1]~I .input_register_mode = "none";
defparam \addr[1]~I .input_sync_reset = "none";
defparam \addr[1]~I .oe_async_reset = "none";
defparam \addr[1]~I .oe_power_up = "low";
defparam \addr[1]~I .oe_register_mode = "none";
defparam \addr[1]~I .oe_sync_reset = "none";
defparam \addr[1]~I .operation_mode = "input";
defparam \addr[1]~I .output_async_reset = "none";
defparam \addr[1]~I .output_power_up = "low";
defparam \addr[1]~I .output_register_mode = "none";
defparam \addr[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_233,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \addr[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\addr~combout [0]),
	.regout(),
	.padio(addr[0]));
// synopsys translate_off
defparam \addr[0]~I .input_async_reset = "none";
defparam \addr[0]~I .input_power_up = "low";
defparam \addr[0]~I .input_register_mode = "none";
defparam \addr[0]~I .input_sync_reset = "none";
defparam \addr[0]~I .oe_async_reset = "none";
defparam \addr[0]~I .oe_power_up = "low";
defparam \addr[0]~I .oe_register_mode = "none";
defparam \addr[0]~I .oe_sync_reset = "none";
defparam \addr[0]~I .operation_mode = "input";
defparam \addr[0]~I .output_async_reset = "none";
defparam \addr[0]~I .output_power_up = "low";
defparam \addr[0]~I .output_register_mode = "none";
defparam \addr[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X17_Y20_N0
cyclone_lcell \Add0~15 (
// Equation(s):
// \Add0~15_combout  = ((!\addr~combout [0]))
// \Add0~17  = CARRY(((\addr~combout [0])))
// \Add0~17COUT1_54  = CARRY(((\addr~combout [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\addr~combout [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~17 ),
	.cout1(\Add0~17COUT1_54 ));
// synopsys translate_off
defparam \Add0~15 .lut_mask = "33cc";
defparam \Add0~15 .operation_mode = "arithmetic";
defparam \Add0~15 .output_mode = "comb_only";
defparam \Add0~15 .register_cascade_mode = "off";
defparam \Add0~15 .sum_lutc_input = "datac";
defparam \Add0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y20_N1
cyclone_lcell \Add0~10 (
// Equation(s):
// \Add0~10_combout  = (\addr~combout [1] $ ((\Add0~17 )))
// \Add0~12  = CARRY(((!\Add0~17 ) # (!\addr~combout [1])))
// \Add0~12COUT1_56  = CARRY(((!\Add0~17COUT1_54 ) # (!\addr~combout [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\addr~combout [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add0~17 ),
	.cin1(\Add0~17COUT1_54 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~12 ),
	.cout1(\Add0~12COUT1_56 ));
// synopsys translate_off
defparam \Add0~10 .cin0_used = "true";
defparam \Add0~10 .cin1_used = "true";
defparam \Add0~10 .lut_mask = "3c3f";
defparam \Add0~10 .operation_mode = "arithmetic";
defparam \Add0~10 .output_mode = "comb_only";
defparam \Add0~10 .register_cascade_mode = "off";
defparam \Add0~10 .sum_lutc_input = "cin";
defparam \Add0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y20_N2
cyclone_lcell \Add0~5 (
// Equation(s):
// \Add0~5_combout  = (\addr~combout [2] $ ((!\Add0~12 )))
// \Add0~7  = CARRY(((\addr~combout [2] & !\Add0~12 )))
// \Add0~7COUT1_58  = CARRY(((\addr~combout [2] & !\Add0~12COUT1_56 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\addr~combout [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add0~12 ),
	.cin1(\Add0~12COUT1_56 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~7 ),
	.cout1(\Add0~7COUT1_58 ));
// synopsys translate_off
defparam \Add0~5 .cin0_used = "true";
defparam \Add0~5 .cin1_used = "true";
defparam \Add0~5 .lut_mask = "c30c";
defparam \Add0~5 .operation_mode = "arithmetic";
defparam \Add0~5 .output_mode = "comb_only";
defparam \Add0~5 .register_cascade_mode = "off";
defparam \Add0~5 .sum_lutc_input = "cin";
defparam \Add0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y20_N3
cyclone_lcell \Add0~0 (
// Equation(s):
// \Add0~0_combout  = \addr~combout [3] $ ((((\Add0~7 ))))
// \Add0~2  = CARRY(((!\Add0~7 )) # (!\addr~combout [3]))
// \Add0~2COUT1_60  = CARRY(((!\Add0~7COUT1_58 )) # (!\addr~combout [3]))

	.clk(gnd),
	.dataa(\addr~combout [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add0~7 ),
	.cin1(\Add0~7COUT1_58 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~2 ),
	.cout1(\Add0~2COUT1_60 ));
// synopsys translate_off
defparam \Add0~0 .cin0_used = "true";
defparam \Add0~0 .cin1_used = "true";
defparam \Add0~0 .lut_mask = "5a5f";
defparam \Add0~0 .operation_mode = "arithmetic";
defparam \Add0~0 .output_mode = "comb_only";
defparam \Add0~0 .register_cascade_mode = "off";
defparam \Add0~0 .sum_lutc_input = "cin";
defparam \Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y20_N4
cyclone_lcell \Add0~25 (
// Equation(s):
// \Add0~25_combout  = \addr~combout [4] $ ((((!\Add0~2 ))))
// \Add0~27  = CARRY((\addr~combout [4] & ((!\Add0~2COUT1_60 ))))

	.clk(gnd),
	.dataa(\addr~combout [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add0~2 ),
	.cin1(\Add0~2COUT1_60 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~25_combout ),
	.regout(),
	.cout(\Add0~27 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~25 .cin0_used = "true";
defparam \Add0~25 .cin1_used = "true";
defparam \Add0~25 .lut_mask = "a50a";
defparam \Add0~25 .operation_mode = "arithmetic";
defparam \Add0~25 .output_mode = "comb_only";
defparam \Add0~25 .register_cascade_mode = "off";
defparam \Add0~25 .sum_lutc_input = "cin";
defparam \Add0~25 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_213,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \addr[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\addr~combout [7]),
	.regout(),
	.padio(addr[7]));
// synopsys translate_off
defparam \addr[7]~I .input_async_reset = "none";
defparam \addr[7]~I .input_power_up = "low";
defparam \addr[7]~I .input_register_mode = "none";
defparam \addr[7]~I .input_sync_reset = "none";
defparam \addr[7]~I .oe_async_reset = "none";
defparam \addr[7]~I .oe_power_up = "low";
defparam \addr[7]~I .oe_register_mode = "none";
defparam \addr[7]~I .oe_sync_reset = "none";
defparam \addr[7]~I .operation_mode = "input";
defparam \addr[7]~I .output_async_reset = "none";
defparam \addr[7]~I .output_power_up = "low";
defparam \addr[7]~I .output_register_mode = "none";
defparam \addr[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_239,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \addr[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\addr~combout [6]),
	.regout(),
	.padio(addr[6]));
// synopsys translate_off
defparam \addr[6]~I .input_async_reset = "none";
defparam \addr[6]~I .input_power_up = "low";
defparam \addr[6]~I .input_register_mode = "none";
defparam \addr[6]~I .input_sync_reset = "none";
defparam \addr[6]~I .oe_async_reset = "none";
defparam \addr[6]~I .oe_power_up = "low";
defparam \addr[6]~I .oe_register_mode = "none";
defparam \addr[6]~I .oe_sync_reset = "none";
defparam \addr[6]~I .operation_mode = "input";
defparam \addr[6]~I .output_async_reset = "none";
defparam \addr[6]~I .output_power_up = "low";
defparam \addr[6]~I .output_register_mode = "none";
defparam \addr[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_238,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \addr[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\addr~combout [5]),
	.regout(),
	.padio(addr[5]));
// synopsys translate_off
defparam \addr[5]~I .input_async_reset = "none";
defparam \addr[5]~I .input_power_up = "low";
defparam \addr[5]~I .input_register_mode = "none";
defparam \addr[5]~I .input_sync_reset = "none";
defparam \addr[5]~I .oe_async_reset = "none";
defparam \addr[5]~I .oe_power_up = "low";
defparam \addr[5]~I .oe_register_mode = "none";
defparam \addr[5]~I .oe_sync_reset = "none";
defparam \addr[5]~I .operation_mode = "input";
defparam \addr[5]~I .output_async_reset = "none";
defparam \addr[5]~I .output_power_up = "low";
defparam \addr[5]~I .output_register_mode = "none";
defparam \addr[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X17_Y20_N5
cyclone_lcell \Add0~20 (
// Equation(s):
// \Add0~20_combout  = \addr~combout [5] $ ((((\Add0~27 ))))
// \Add0~22  = CARRY(((!\Add0~27 )) # (!\addr~combout [5]))
// \Add0~22COUT1_62  = CARRY(((!\Add0~27 )) # (!\addr~combout [5]))

	.clk(gnd),
	.dataa(\addr~combout [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~27 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~22 ),
	.cout1(\Add0~22COUT1_62 ));
// synopsys translate_off
defparam \Add0~20 .cin_used = "true";
defparam \Add0~20 .lut_mask = "5a5f";
defparam \Add0~20 .operation_mode = "arithmetic";
defparam \Add0~20 .output_mode = "comb_only";
defparam \Add0~20 .register_cascade_mode = "off";
defparam \Add0~20 .sum_lutc_input = "cin";
defparam \Add0~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y20_N6
cyclone_lcell \Add0~35 (
// Equation(s):
// \Add0~35_combout  = (\addr~combout [6] $ ((!(!\Add0~27  & \Add0~22 ) # (\Add0~27  & \Add0~22COUT1_62 ))))
// \Add0~37  = CARRY(((\addr~combout [6] & !\Add0~22 )))
// \Add0~37COUT1_64  = CARRY(((\addr~combout [6] & !\Add0~22COUT1_62 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\addr~combout [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~27 ),
	.cin0(\Add0~22 ),
	.cin1(\Add0~22COUT1_62 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~35_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~37 ),
	.cout1(\Add0~37COUT1_64 ));
// synopsys translate_off
defparam \Add0~35 .cin0_used = "true";
defparam \Add0~35 .cin1_used = "true";
defparam \Add0~35 .cin_used = "true";
defparam \Add0~35 .lut_mask = "c30c";
defparam \Add0~35 .operation_mode = "arithmetic";
defparam \Add0~35 .output_mode = "comb_only";
defparam \Add0~35 .register_cascade_mode = "off";
defparam \Add0~35 .sum_lutc_input = "cin";
defparam \Add0~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y20_N7
cyclone_lcell \Add0~30 (
// Equation(s):
// \Add0~30_combout  = \addr~combout [7] $ (((((!\Add0~27  & \Add0~37 ) # (\Add0~27  & \Add0~37COUT1_64 )))))
// \Add0~32  = CARRY(((!\Add0~37 )) # (!\addr~combout [7]))
// \Add0~32COUT1_66  = CARRY(((!\Add0~37COUT1_64 )) # (!\addr~combout [7]))

	.clk(gnd),
	.dataa(\addr~combout [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~27 ),
	.cin0(\Add0~37 ),
	.cin1(\Add0~37COUT1_64 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~30_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~32 ),
	.cout1(\Add0~32COUT1_66 ));
// synopsys translate_off
defparam \Add0~30 .cin0_used = "true";
defparam \Add0~30 .cin1_used = "true";
defparam \Add0~30 .cin_used = "true";
defparam \Add0~30 .lut_mask = "5a5f";
defparam \Add0~30 .operation_mode = "arithmetic";
defparam \Add0~30 .output_mode = "comb_only";
defparam \Add0~30 .register_cascade_mode = "off";
defparam \Add0~30 .sum_lutc_input = "cin";
defparam \Add0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y20_N8
cyclone_lcell \Add0~40 (
// Equation(s):
// \Add0~40_combout  = (((!(!\Add0~27  & \Add0~32 ) # (\Add0~27  & \Add0~32COUT1_66 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~27 ),
	.cin0(\Add0~32 ),
	.cin1(\Add0~32COUT1_66 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~40_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~40 .cin0_used = "true";
defparam \Add0~40 .cin1_used = "true";
defparam \Add0~40 .cin_used = "true";
defparam \Add0~40 .lut_mask = "0f0f";
defparam \Add0~40 .operation_mode = "normal";
defparam \Add0~40 .output_mode = "comb_only";
defparam \Add0~40 .register_cascade_mode = "off";
defparam \Add0~40 .sum_lutc_input = "cin";
defparam \Add0~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y20_N6
cyclone_lcell \count1~0 (
// Equation(s):
// \count1~0_combout  = ((\LessThan0~10_combout  & ((\Add2~5_combout ))) # (!\LessThan0~10_combout  & (count1[30])))

	.clk(gnd),
	.dataa(vcc),
	.datab(count1[30]),
	.datac(\Add2~5_combout ),
	.datad(\LessThan0~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\count1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count1~0 .lut_mask = "f0cc";
defparam \count1~0 .operation_mode = "normal";
defparam \count1~0 .output_mode = "comb_only";
defparam \count1~0 .register_cascade_mode = "off";
defparam \count1~0 .sum_lutc_input = "datac";
defparam \count1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y19_N4
cyclone_lcell \Add4~45 (
// Equation(s):
// \Add4~45_combout  = count2[0] $ ((\always0~10_combout ))
// \Add4~47  = CARRY((count2[0] & (\always0~10_combout )))

	.clk(gnd),
	.dataa(count2[0]),
	.datab(\always0~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~45_combout ),
	.regout(),
	.cout(\Add4~47 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add4~45 .lut_mask = "6688";
defparam \Add4~45 .operation_mode = "arithmetic";
defparam \Add4~45 .output_mode = "comb_only";
defparam \Add4~45 .register_cascade_mode = "off";
defparam \Add4~45 .sum_lutc_input = "datac";
defparam \Add4~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y18_N0
cyclone_lcell \count2[0] (
// Equation(s):
// count2[0] = DFFEAS(((!\clr~combout  & ((\Add4~45_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\clr~combout ),
	.datac(vcc),
	.datad(\Add4~45_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count2[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count2[0] .lut_mask = "3300";
defparam \count2[0] .operation_mode = "normal";
defparam \count2[0] .output_mode = "reg_only";
defparam \count2[0] .register_cascade_mode = "off";
defparam \count2[0] .sum_lutc_input = "datac";
defparam \count2[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y19_N5
cyclone_lcell \Add4~50 (
// Equation(s):
// \Add4~50_combout  = (count2[1] $ ((\Add4~47 )))
// \Add4~52  = CARRY(((!\Add4~47 ) # (!count2[1])))
// \Add4~52COUT1_186  = CARRY(((!\Add4~47 ) # (!count2[1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(count2[1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~47 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~50_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~52 ),
	.cout1(\Add4~52COUT1_186 ));
// synopsys translate_off
defparam \Add4~50 .cin_used = "true";
defparam \Add4~50 .lut_mask = "3c3f";
defparam \Add4~50 .operation_mode = "arithmetic";
defparam \Add4~50 .output_mode = "comb_only";
defparam \Add4~50 .register_cascade_mode = "off";
defparam \Add4~50 .sum_lutc_input = "cin";
defparam \Add4~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y18_N8
cyclone_lcell \count2[1] (
// Equation(s):
// count2[1] = DFFEAS((((\Add4~50_combout  & !\clr~combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add4~50_combout ),
	.datad(\clr~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count2[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count2[1] .lut_mask = "00f0";
defparam \count2[1] .operation_mode = "normal";
defparam \count2[1] .output_mode = "reg_only";
defparam \count2[1] .register_cascade_mode = "off";
defparam \count2[1] .sum_lutc_input = "datac";
defparam \count2[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y19_N6
cyclone_lcell \Add4~55 (
// Equation(s):
// \Add4~55_combout  = count2[2] $ ((((!(!\Add4~47  & \Add4~52 ) # (\Add4~47  & \Add4~52COUT1_186 )))))
// \Add4~57  = CARRY((count2[2] & ((!\Add4~52 ))))
// \Add4~57COUT1_188  = CARRY((count2[2] & ((!\Add4~52COUT1_186 ))))

	.clk(gnd),
	.dataa(count2[2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~47 ),
	.cin0(\Add4~52 ),
	.cin1(\Add4~52COUT1_186 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~55_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~57 ),
	.cout1(\Add4~57COUT1_188 ));
// synopsys translate_off
defparam \Add4~55 .cin0_used = "true";
defparam \Add4~55 .cin1_used = "true";
defparam \Add4~55 .cin_used = "true";
defparam \Add4~55 .lut_mask = "a50a";
defparam \Add4~55 .operation_mode = "arithmetic";
defparam \Add4~55 .output_mode = "comb_only";
defparam \Add4~55 .register_cascade_mode = "off";
defparam \Add4~55 .sum_lutc_input = "cin";
defparam \Add4~55 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y18_N7
cyclone_lcell \count2[2] (
// Equation(s):
// count2[2] = DFFEAS(((!\clr~combout  & ((\Add4~55_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\clr~combout ),
	.datac(vcc),
	.datad(\Add4~55_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count2[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count2[2] .lut_mask = "3300";
defparam \count2[2] .operation_mode = "normal";
defparam \count2[2] .output_mode = "reg_only";
defparam \count2[2] .register_cascade_mode = "off";
defparam \count2[2] .sum_lutc_input = "datac";
defparam \count2[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y19_N7
cyclone_lcell \Add4~60 (
// Equation(s):
// \Add4~60_combout  = (count2[3] $ (((!\Add4~47  & \Add4~57 ) # (\Add4~47  & \Add4~57COUT1_188 ))))
// \Add4~62  = CARRY(((!\Add4~57 ) # (!count2[3])))
// \Add4~62COUT1_190  = CARRY(((!\Add4~57COUT1_188 ) # (!count2[3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(count2[3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~47 ),
	.cin0(\Add4~57 ),
	.cin1(\Add4~57COUT1_188 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~60_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~62 ),
	.cout1(\Add4~62COUT1_190 ));
// synopsys translate_off
defparam \Add4~60 .cin0_used = "true";
defparam \Add4~60 .cin1_used = "true";
defparam \Add4~60 .cin_used = "true";
defparam \Add4~60 .lut_mask = "3c3f";
defparam \Add4~60 .operation_mode = "arithmetic";
defparam \Add4~60 .output_mode = "comb_only";
defparam \Add4~60 .register_cascade_mode = "off";
defparam \Add4~60 .sum_lutc_input = "cin";
defparam \Add4~60 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y18_N1
cyclone_lcell \count2[3] (
// Equation(s):
// count2[3] = DFFEAS(((!\clr~combout  & (\Add4~60_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\clr~combout ),
	.datac(\Add4~60_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count2[3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count2[3] .lut_mask = "3030";
defparam \count2[3] .operation_mode = "normal";
defparam \count2[3] .output_mode = "reg_only";
defparam \count2[3] .register_cascade_mode = "off";
defparam \count2[3] .sum_lutc_input = "datac";
defparam \count2[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y19_N8
cyclone_lcell \Add4~65 (
// Equation(s):
// \Add4~65_combout  = count2[4] $ ((((!(!\Add4~47  & \Add4~62 ) # (\Add4~47  & \Add4~62COUT1_190 )))))
// \Add4~67  = CARRY((count2[4] & ((!\Add4~62 ))))
// \Add4~67COUT1_192  = CARRY((count2[4] & ((!\Add4~62COUT1_190 ))))

	.clk(gnd),
	.dataa(count2[4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~47 ),
	.cin0(\Add4~62 ),
	.cin1(\Add4~62COUT1_190 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~65_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~67 ),
	.cout1(\Add4~67COUT1_192 ));
// synopsys translate_off
defparam \Add4~65 .cin0_used = "true";
defparam \Add4~65 .cin1_used = "true";
defparam \Add4~65 .cin_used = "true";
defparam \Add4~65 .lut_mask = "a50a";
defparam \Add4~65 .operation_mode = "arithmetic";
defparam \Add4~65 .output_mode = "comb_only";
defparam \Add4~65 .register_cascade_mode = "off";
defparam \Add4~65 .sum_lutc_input = "cin";
defparam \Add4~65 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y16_N0
cyclone_lcell \count2[4] (
// Equation(s):
// count2[4] = DFFEAS((!\clr~combout  & (((\Add4~65_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\clr~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Add4~65_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count2[4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count2[4] .lut_mask = "5500";
defparam \count2[4] .operation_mode = "normal";
defparam \count2[4] .output_mode = "reg_only";
defparam \count2[4] .register_cascade_mode = "off";
defparam \count2[4] .sum_lutc_input = "datac";
defparam \count2[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y19_N9
cyclone_lcell \Add4~5 (
// Equation(s):
// \Add4~5_combout  = count2[5] $ (((((!\Add4~47  & \Add4~67 ) # (\Add4~47  & \Add4~67COUT1_192 )))))
// \Add4~7  = CARRY(((!\Add4~67COUT1_192 )) # (!count2[5]))

	.clk(gnd),
	.dataa(count2[5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~47 ),
	.cin0(\Add4~67 ),
	.cin1(\Add4~67COUT1_192 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~5_combout ),
	.regout(),
	.cout(\Add4~7 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add4~5 .cin0_used = "true";
defparam \Add4~5 .cin1_used = "true";
defparam \Add4~5 .cin_used = "true";
defparam \Add4~5 .lut_mask = "5a5f";
defparam \Add4~5 .operation_mode = "arithmetic";
defparam \Add4~5 .output_mode = "comb_only";
defparam \Add4~5 .register_cascade_mode = "off";
defparam \Add4~5 .sum_lutc_input = "cin";
defparam \Add4~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y19_N1
cyclone_lcell \count2[5] (
// Equation(s):
// count2[5] = DFFEAS((!\clr~combout  & (((\Add4~5_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\clr~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Add4~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count2[5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count2[5] .lut_mask = "5500";
defparam \count2[5] .operation_mode = "normal";
defparam \count2[5] .output_mode = "reg_only";
defparam \count2[5] .register_cascade_mode = "off";
defparam \count2[5] .sum_lutc_input = "datac";
defparam \count2[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y18_N0
cyclone_lcell \Add4~10 (
// Equation(s):
// \Add4~10_combout  = (count2[6] $ ((!\Add4~7 )))
// \Add4~12  = CARRY(((count2[6] & !\Add4~7 )))
// \Add4~12COUT1_194  = CARRY(((count2[6] & !\Add4~7 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(count2[6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~7 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~12 ),
	.cout1(\Add4~12COUT1_194 ));
// synopsys translate_off
defparam \Add4~10 .cin_used = "true";
defparam \Add4~10 .lut_mask = "c30c";
defparam \Add4~10 .operation_mode = "arithmetic";
defparam \Add4~10 .output_mode = "comb_only";
defparam \Add4~10 .register_cascade_mode = "off";
defparam \Add4~10 .sum_lutc_input = "cin";
defparam \Add4~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y16_N6
cyclone_lcell \count2[6] (
// Equation(s):
// count2[6] = DFFEAS((((\Add4~10_combout  & !\clr~combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add4~10_combout ),
	.datad(\clr~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count2[6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count2[6] .lut_mask = "00f0";
defparam \count2[6] .operation_mode = "normal";
defparam \count2[6] .output_mode = "reg_only";
defparam \count2[6] .register_cascade_mode = "off";
defparam \count2[6] .sum_lutc_input = "datac";
defparam \count2[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y18_N1
cyclone_lcell \Add4~15 (
// Equation(s):
// \Add4~15_combout  = count2[7] $ (((((!\Add4~7  & \Add4~12 ) # (\Add4~7  & \Add4~12COUT1_194 )))))
// \Add4~17  = CARRY(((!\Add4~12 )) # (!count2[7]))
// \Add4~17COUT1_196  = CARRY(((!\Add4~12COUT1_194 )) # (!count2[7]))

	.clk(gnd),
	.dataa(count2[7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~7 ),
	.cin0(\Add4~12 ),
	.cin1(\Add4~12COUT1_194 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~17 ),
	.cout1(\Add4~17COUT1_196 ));
// synopsys translate_off
defparam \Add4~15 .cin0_used = "true";
defparam \Add4~15 .cin1_used = "true";
defparam \Add4~15 .cin_used = "true";
defparam \Add4~15 .lut_mask = "5a5f";
defparam \Add4~15 .operation_mode = "arithmetic";
defparam \Add4~15 .output_mode = "comb_only";
defparam \Add4~15 .register_cascade_mode = "off";
defparam \Add4~15 .sum_lutc_input = "cin";
defparam \Add4~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y16_N7
cyclone_lcell \count2[7] (
// Equation(s):
// count2[7] = DFFEAS((!\clr~combout  & (((\Add4~15_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\clr~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Add4~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count2[7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count2[7] .lut_mask = "5500";
defparam \count2[7] .operation_mode = "normal";
defparam \count2[7] .output_mode = "reg_only";
defparam \count2[7] .register_cascade_mode = "off";
defparam \count2[7] .sum_lutc_input = "datac";
defparam \count2[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y18_N2
cyclone_lcell \Add4~20 (
// Equation(s):
// \Add4~20_combout  = count2[8] $ ((((!(!\Add4~7  & \Add4~17 ) # (\Add4~7  & \Add4~17COUT1_196 )))))
// \Add4~22  = CARRY((count2[8] & ((!\Add4~17 ))))
// \Add4~22COUT1_198  = CARRY((count2[8] & ((!\Add4~17COUT1_196 ))))

	.clk(gnd),
	.dataa(count2[8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~7 ),
	.cin0(\Add4~17 ),
	.cin1(\Add4~17COUT1_196 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~22 ),
	.cout1(\Add4~22COUT1_198 ));
// synopsys translate_off
defparam \Add4~20 .cin0_used = "true";
defparam \Add4~20 .cin1_used = "true";
defparam \Add4~20 .cin_used = "true";
defparam \Add4~20 .lut_mask = "a50a";
defparam \Add4~20 .operation_mode = "arithmetic";
defparam \Add4~20 .output_mode = "comb_only";
defparam \Add4~20 .register_cascade_mode = "off";
defparam \Add4~20 .sum_lutc_input = "cin";
defparam \Add4~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y16_N5
cyclone_lcell \count2[8] (
// Equation(s):
// count2[8] = DFFEAS((!\clr~combout  & (((\Add4~20_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\clr~combout ),
	.datab(vcc),
	.datac(\Add4~20_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count2[8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count2[8] .lut_mask = "5050";
defparam \count2[8] .operation_mode = "normal";
defparam \count2[8] .output_mode = "reg_only";
defparam \count2[8] .register_cascade_mode = "off";
defparam \count2[8] .sum_lutc_input = "datac";
defparam \count2[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y18_N3
cyclone_lcell \Add4~25 (
// Equation(s):
// \Add4~25_combout  = (count2[9] $ (((!\Add4~7  & \Add4~22 ) # (\Add4~7  & \Add4~22COUT1_198 ))))
// \Add4~27  = CARRY(((!\Add4~22 ) # (!count2[9])))
// \Add4~27COUT1_200  = CARRY(((!\Add4~22COUT1_198 ) # (!count2[9])))

	.clk(gnd),
	.dataa(vcc),
	.datab(count2[9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~7 ),
	.cin0(\Add4~22 ),
	.cin1(\Add4~22COUT1_198 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~25_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~27 ),
	.cout1(\Add4~27COUT1_200 ));
// synopsys translate_off
defparam \Add4~25 .cin0_used = "true";
defparam \Add4~25 .cin1_used = "true";
defparam \Add4~25 .cin_used = "true";
defparam \Add4~25 .lut_mask = "3c3f";
defparam \Add4~25 .operation_mode = "arithmetic";
defparam \Add4~25 .output_mode = "comb_only";
defparam \Add4~25 .register_cascade_mode = "off";
defparam \Add4~25 .sum_lutc_input = "cin";
defparam \Add4~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y18_N3
cyclone_lcell \count2[9] (
// Equation(s):
// count2[9] = DFFEAS(((!\clr~combout  & (\Add4~25_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\clr~combout ),
	.datac(\Add4~25_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count2[9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count2[9] .lut_mask = "3030";
defparam \count2[9] .operation_mode = "normal";
defparam \count2[9] .output_mode = "reg_only";
defparam \count2[9] .register_cascade_mode = "off";
defparam \count2[9] .sum_lutc_input = "datac";
defparam \count2[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y18_N4
cyclone_lcell \Add4~30 (
// Equation(s):
// \Add4~30_combout  = (count2[10] $ ((!(!\Add4~7  & \Add4~27 ) # (\Add4~7  & \Add4~27COUT1_200 ))))
// \Add4~32  = CARRY(((count2[10] & !\Add4~27COUT1_200 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(count2[10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~7 ),
	.cin0(\Add4~27 ),
	.cin1(\Add4~27COUT1_200 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~30_combout ),
	.regout(),
	.cout(\Add4~32 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add4~30 .cin0_used = "true";
defparam \Add4~30 .cin1_used = "true";
defparam \Add4~30 .cin_used = "true";
defparam \Add4~30 .lut_mask = "c30c";
defparam \Add4~30 .operation_mode = "arithmetic";
defparam \Add4~30 .output_mode = "comb_only";
defparam \Add4~30 .register_cascade_mode = "off";
defparam \Add4~30 .sum_lutc_input = "cin";
defparam \Add4~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y16_N8
cyclone_lcell \count2[10] (
// Equation(s):
// count2[10] = DFFEAS((!\clr~combout  & (((\Add4~30_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\clr~combout ),
	.datab(vcc),
	.datac(\Add4~30_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count2[10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count2[10] .lut_mask = "5050";
defparam \count2[10] .operation_mode = "normal";
defparam \count2[10] .output_mode = "reg_only";
defparam \count2[10] .register_cascade_mode = "off";
defparam \count2[10] .sum_lutc_input = "datac";
defparam \count2[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y18_N5
cyclone_lcell \Add4~35 (
// Equation(s):
// \Add4~35_combout  = (count2[11] $ ((\Add4~32 )))
// \Add4~37  = CARRY(((!\Add4~32 ) # (!count2[11])))
// \Add4~37COUT1_202  = CARRY(((!\Add4~32 ) # (!count2[11])))

	.clk(gnd),
	.dataa(vcc),
	.datab(count2[11]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~32 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~35_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~37 ),
	.cout1(\Add4~37COUT1_202 ));
// synopsys translate_off
defparam \Add4~35 .cin_used = "true";
defparam \Add4~35 .lut_mask = "3c3f";
defparam \Add4~35 .operation_mode = "arithmetic";
defparam \Add4~35 .output_mode = "comb_only";
defparam \Add4~35 .register_cascade_mode = "off";
defparam \Add4~35 .sum_lutc_input = "cin";
defparam \Add4~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y18_N2
cyclone_lcell \count2[11] (
// Equation(s):
// count2[11] = DFFEAS(((\Add4~35_combout  & ((!\clr~combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\Add4~35_combout ),
	.datac(vcc),
	.datad(\clr~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count2[11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count2[11] .lut_mask = "00cc";
defparam \count2[11] .operation_mode = "normal";
defparam \count2[11] .output_mode = "reg_only";
defparam \count2[11] .register_cascade_mode = "off";
defparam \count2[11] .sum_lutc_input = "datac";
defparam \count2[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y18_N6
cyclone_lcell \Add4~40 (
// Equation(s):
// \Add4~40_combout  = (count2[12] $ ((!(!\Add4~32  & \Add4~37 ) # (\Add4~32  & \Add4~37COUT1_202 ))))
// \Add4~42  = CARRY(((count2[12] & !\Add4~37 )))
// \Add4~42COUT1_204  = CARRY(((count2[12] & !\Add4~37COUT1_202 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(count2[12]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~32 ),
	.cin0(\Add4~37 ),
	.cin1(\Add4~37COUT1_202 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~40_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~42 ),
	.cout1(\Add4~42COUT1_204 ));
// synopsys translate_off
defparam \Add4~40 .cin0_used = "true";
defparam \Add4~40 .cin1_used = "true";
defparam \Add4~40 .cin_used = "true";
defparam \Add4~40 .lut_mask = "c30c";
defparam \Add4~40 .operation_mode = "arithmetic";
defparam \Add4~40 .output_mode = "comb_only";
defparam \Add4~40 .register_cascade_mode = "off";
defparam \Add4~40 .sum_lutc_input = "cin";
defparam \Add4~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y18_N4
cyclone_lcell \count2[12] (
// Equation(s):
// count2[12] = DFFEAS(((!\clr~combout  & ((\Add4~40_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\clr~combout ),
	.datac(vcc),
	.datad(\Add4~40_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count2[12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count2[12] .lut_mask = "3300";
defparam \count2[12] .operation_mode = "normal";
defparam \count2[12] .output_mode = "reg_only";
defparam \count2[12] .register_cascade_mode = "off";
defparam \count2[12] .sum_lutc_input = "datac";
defparam \count2[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y18_N7
cyclone_lcell \Add4~70 (
// Equation(s):
// \Add4~70_combout  = (count2[13] $ (((!\Add4~32  & \Add4~42 ) # (\Add4~32  & \Add4~42COUT1_204 ))))
// \Add4~72  = CARRY(((!\Add4~42 ) # (!count2[13])))
// \Add4~72COUT1_206  = CARRY(((!\Add4~42COUT1_204 ) # (!count2[13])))

	.clk(gnd),
	.dataa(vcc),
	.datab(count2[13]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~32 ),
	.cin0(\Add4~42 ),
	.cin1(\Add4~42COUT1_204 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~70_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~72 ),
	.cout1(\Add4~72COUT1_206 ));
// synopsys translate_off
defparam \Add4~70 .cin0_used = "true";
defparam \Add4~70 .cin1_used = "true";
defparam \Add4~70 .cin_used = "true";
defparam \Add4~70 .lut_mask = "3c3f";
defparam \Add4~70 .operation_mode = "arithmetic";
defparam \Add4~70 .output_mode = "comb_only";
defparam \Add4~70 .register_cascade_mode = "off";
defparam \Add4~70 .sum_lutc_input = "cin";
defparam \Add4~70 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y16_N3
cyclone_lcell \count2[13] (
// Equation(s):
// count2[13] = DFFEAS((!\clr~combout  & (((\Add4~70_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\clr~combout ),
	.datab(vcc),
	.datac(\Add4~70_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count2[13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count2[13] .lut_mask = "5050";
defparam \count2[13] .operation_mode = "normal";
defparam \count2[13] .output_mode = "reg_only";
defparam \count2[13] .register_cascade_mode = "off";
defparam \count2[13] .sum_lutc_input = "datac";
defparam \count2[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y18_N8
cyclone_lcell \Add4~75 (
// Equation(s):
// \Add4~75_combout  = (count2[14] $ ((!(!\Add4~32  & \Add4~72 ) # (\Add4~32  & \Add4~72COUT1_206 ))))
// \Add4~77  = CARRY(((count2[14] & !\Add4~72 )))
// \Add4~77COUT1_208  = CARRY(((count2[14] & !\Add4~72COUT1_206 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(count2[14]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~32 ),
	.cin0(\Add4~72 ),
	.cin1(\Add4~72COUT1_206 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~75_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~77 ),
	.cout1(\Add4~77COUT1_208 ));
// synopsys translate_off
defparam \Add4~75 .cin0_used = "true";
defparam \Add4~75 .cin1_used = "true";
defparam \Add4~75 .cin_used = "true";
defparam \Add4~75 .lut_mask = "c30c";
defparam \Add4~75 .operation_mode = "arithmetic";
defparam \Add4~75 .output_mode = "comb_only";
defparam \Add4~75 .register_cascade_mode = "off";
defparam \Add4~75 .sum_lutc_input = "cin";
defparam \Add4~75 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y16_N9
cyclone_lcell \count2[14] (
// Equation(s):
// count2[14] = DFFEAS((((!\clr~combout  & \Add4~75_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\clr~combout ),
	.datad(\Add4~75_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count2[14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count2[14] .lut_mask = "0f00";
defparam \count2[14] .operation_mode = "normal";
defparam \count2[14] .output_mode = "reg_only";
defparam \count2[14] .register_cascade_mode = "off";
defparam \count2[14] .sum_lutc_input = "datac";
defparam \count2[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y18_N9
cyclone_lcell \Add4~80 (
// Equation(s):
// \Add4~80_combout  = (count2[15] $ (((!\Add4~32  & \Add4~77 ) # (\Add4~32  & \Add4~77COUT1_208 ))))
// \Add4~82  = CARRY(((!\Add4~77COUT1_208 ) # (!count2[15])))

	.clk(gnd),
	.dataa(vcc),
	.datab(count2[15]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~32 ),
	.cin0(\Add4~77 ),
	.cin1(\Add4~77COUT1_208 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~80_combout ),
	.regout(),
	.cout(\Add4~82 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add4~80 .cin0_used = "true";
defparam \Add4~80 .cin1_used = "true";
defparam \Add4~80 .cin_used = "true";
defparam \Add4~80 .lut_mask = "3c3f";
defparam \Add4~80 .operation_mode = "arithmetic";
defparam \Add4~80 .output_mode = "comb_only";
defparam \Add4~80 .register_cascade_mode = "off";
defparam \Add4~80 .sum_lutc_input = "cin";
defparam \Add4~80 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y16_N7
cyclone_lcell \count2[15] (
// Equation(s):
// count2[15] = DFFEAS((!\clr~combout  & (((\Add4~80_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\clr~combout ),
	.datab(vcc),
	.datac(\Add4~80_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count2[15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count2[15] .lut_mask = "5050";
defparam \count2[15] .operation_mode = "normal";
defparam \count2[15] .output_mode = "reg_only";
defparam \count2[15] .register_cascade_mode = "off";
defparam \count2[15] .sum_lutc_input = "datac";
defparam \count2[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y17_N0
cyclone_lcell \Add4~85 (
// Equation(s):
// \Add4~85_combout  = count2[16] $ ((((!\Add4~82 ))))
// \Add4~87  = CARRY((count2[16] & ((!\Add4~82 ))))
// \Add4~87COUT1_210  = CARRY((count2[16] & ((!\Add4~82 ))))

	.clk(gnd),
	.dataa(count2[16]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~82 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~85_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~87 ),
	.cout1(\Add4~87COUT1_210 ));
// synopsys translate_off
defparam \Add4~85 .cin_used = "true";
defparam \Add4~85 .lut_mask = "a50a";
defparam \Add4~85 .operation_mode = "arithmetic";
defparam \Add4~85 .output_mode = "comb_only";
defparam \Add4~85 .register_cascade_mode = "off";
defparam \Add4~85 .sum_lutc_input = "cin";
defparam \Add4~85 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y16_N0
cyclone_lcell \count2[16] (
// Equation(s):
// count2[16] = DFFEAS((!\clr~combout  & (((\Add4~85_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\clr~combout ),
	.datab(vcc),
	.datac(\Add4~85_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count2[16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count2[16] .lut_mask = "5050";
defparam \count2[16] .operation_mode = "normal";
defparam \count2[16] .output_mode = "reg_only";
defparam \count2[16] .register_cascade_mode = "off";
defparam \count2[16] .sum_lutc_input = "datac";
defparam \count2[16] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y17_N1
cyclone_lcell \Add4~90 (
// Equation(s):
// \Add4~90_combout  = (count2[17] $ (((!\Add4~82  & \Add4~87 ) # (\Add4~82  & \Add4~87COUT1_210 ))))
// \Add4~92  = CARRY(((!\Add4~87 ) # (!count2[17])))
// \Add4~92COUT1_212  = CARRY(((!\Add4~87COUT1_210 ) # (!count2[17])))

	.clk(gnd),
	.dataa(vcc),
	.datab(count2[17]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~82 ),
	.cin0(\Add4~87 ),
	.cin1(\Add4~87COUT1_210 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~90_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~92 ),
	.cout1(\Add4~92COUT1_212 ));
// synopsys translate_off
defparam \Add4~90 .cin0_used = "true";
defparam \Add4~90 .cin1_used = "true";
defparam \Add4~90 .cin_used = "true";
defparam \Add4~90 .lut_mask = "3c3f";
defparam \Add4~90 .operation_mode = "arithmetic";
defparam \Add4~90 .output_mode = "comb_only";
defparam \Add4~90 .register_cascade_mode = "off";
defparam \Add4~90 .sum_lutc_input = "cin";
defparam \Add4~90 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y17_N8
cyclone_lcell \count2[17] (
// Equation(s):
// count2[17] = DFFEAS((((!\clr~combout  & \Add4~90_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\clr~combout ),
	.datad(\Add4~90_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count2[17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count2[17] .lut_mask = "0f00";
defparam \count2[17] .operation_mode = "normal";
defparam \count2[17] .output_mode = "reg_only";
defparam \count2[17] .register_cascade_mode = "off";
defparam \count2[17] .sum_lutc_input = "datac";
defparam \count2[17] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y17_N2
cyclone_lcell \Add4~95 (
// Equation(s):
// \Add4~95_combout  = count2[18] $ ((((!(!\Add4~82  & \Add4~92 ) # (\Add4~82  & \Add4~92COUT1_212 )))))
// \Add4~97  = CARRY((count2[18] & ((!\Add4~92 ))))
// \Add4~97COUT1_214  = CARRY((count2[18] & ((!\Add4~92COUT1_212 ))))

	.clk(gnd),
	.dataa(count2[18]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~82 ),
	.cin0(\Add4~92 ),
	.cin1(\Add4~92COUT1_212 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~95_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~97 ),
	.cout1(\Add4~97COUT1_214 ));
// synopsys translate_off
defparam \Add4~95 .cin0_used = "true";
defparam \Add4~95 .cin1_used = "true";
defparam \Add4~95 .cin_used = "true";
defparam \Add4~95 .lut_mask = "a50a";
defparam \Add4~95 .operation_mode = "arithmetic";
defparam \Add4~95 .output_mode = "comb_only";
defparam \Add4~95 .register_cascade_mode = "off";
defparam \Add4~95 .sum_lutc_input = "cin";
defparam \Add4~95 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y17_N3
cyclone_lcell \count2[18] (
// Equation(s):
// count2[18] = DFFEAS((!\clr~combout  & (((\Add4~95_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\clr~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Add4~95_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count2[18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count2[18] .lut_mask = "5500";
defparam \count2[18] .operation_mode = "normal";
defparam \count2[18] .output_mode = "reg_only";
defparam \count2[18] .register_cascade_mode = "off";
defparam \count2[18] .sum_lutc_input = "datac";
defparam \count2[18] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y17_N3
cyclone_lcell \Add4~100 (
// Equation(s):
// \Add4~100_combout  = count2[19] $ (((((!\Add4~82  & \Add4~97 ) # (\Add4~82  & \Add4~97COUT1_214 )))))
// \Add4~102  = CARRY(((!\Add4~97 )) # (!count2[19]))
// \Add4~102COUT1_216  = CARRY(((!\Add4~97COUT1_214 )) # (!count2[19]))

	.clk(gnd),
	.dataa(count2[19]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~82 ),
	.cin0(\Add4~97 ),
	.cin1(\Add4~97COUT1_214 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~100_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~102 ),
	.cout1(\Add4~102COUT1_216 ));
// synopsys translate_off
defparam \Add4~100 .cin0_used = "true";
defparam \Add4~100 .cin1_used = "true";
defparam \Add4~100 .cin_used = "true";
defparam \Add4~100 .lut_mask = "5a5f";
defparam \Add4~100 .operation_mode = "arithmetic";
defparam \Add4~100 .output_mode = "comb_only";
defparam \Add4~100 .register_cascade_mode = "off";
defparam \Add4~100 .sum_lutc_input = "cin";
defparam \Add4~100 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y17_N1
cyclone_lcell \count2[19] (
// Equation(s):
// count2[19] = DFFEAS((!\clr~combout  & (((\Add4~100_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\clr~combout ),
	.datab(vcc),
	.datac(\Add4~100_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count2[19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count2[19] .lut_mask = "5050";
defparam \count2[19] .operation_mode = "normal";
defparam \count2[19] .output_mode = "reg_only";
defparam \count2[19] .register_cascade_mode = "off";
defparam \count2[19] .sum_lutc_input = "datac";
defparam \count2[19] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y17_N4
cyclone_lcell \Add4~105 (
// Equation(s):
// \Add4~105_combout  = (count2[20] $ ((!(!\Add4~82  & \Add4~102 ) # (\Add4~82  & \Add4~102COUT1_216 ))))
// \Add4~107  = CARRY(((count2[20] & !\Add4~102COUT1_216 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(count2[20]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~82 ),
	.cin0(\Add4~102 ),
	.cin1(\Add4~102COUT1_216 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~105_combout ),
	.regout(),
	.cout(\Add4~107 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add4~105 .cin0_used = "true";
defparam \Add4~105 .cin1_used = "true";
defparam \Add4~105 .cin_used = "true";
defparam \Add4~105 .lut_mask = "c30c";
defparam \Add4~105 .operation_mode = "arithmetic";
defparam \Add4~105 .output_mode = "comb_only";
defparam \Add4~105 .register_cascade_mode = "off";
defparam \Add4~105 .sum_lutc_input = "cin";
defparam \Add4~105 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y17_N7
cyclone_lcell \count2[20] (
// Equation(s):
// count2[20] = DFFEAS(((\Add4~105_combout  & (!\clr~combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\Add4~105_combout ),
	.datac(\clr~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count2[20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count2[20] .lut_mask = "0c0c";
defparam \count2[20] .operation_mode = "normal";
defparam \count2[20] .output_mode = "reg_only";
defparam \count2[20] .register_cascade_mode = "off";
defparam \count2[20] .sum_lutc_input = "datac";
defparam \count2[20] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y17_N5
cyclone_lcell \Add4~110 (
// Equation(s):
// \Add4~110_combout  = count2[21] $ ((((\Add4~107 ))))
// \Add4~112  = CARRY(((!\Add4~107 )) # (!count2[21]))
// \Add4~112COUT1_218  = CARRY(((!\Add4~107 )) # (!count2[21]))

	.clk(gnd),
	.dataa(count2[21]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~107 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~110_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~112 ),
	.cout1(\Add4~112COUT1_218 ));
// synopsys translate_off
defparam \Add4~110 .cin_used = "true";
defparam \Add4~110 .lut_mask = "5a5f";
defparam \Add4~110 .operation_mode = "arithmetic";
defparam \Add4~110 .output_mode = "comb_only";
defparam \Add4~110 .register_cascade_mode = "off";
defparam \Add4~110 .sum_lutc_input = "cin";
defparam \Add4~110 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y17_N0
cyclone_lcell \count2[21] (
// Equation(s):
// count2[21] = DFFEAS(((!\clr~combout  & ((\Add4~110_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\clr~combout ),
	.datac(vcc),
	.datad(\Add4~110_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count2[21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count2[21] .lut_mask = "3300";
defparam \count2[21] .operation_mode = "normal";
defparam \count2[21] .output_mode = "reg_only";
defparam \count2[21] .register_cascade_mode = "off";
defparam \count2[21] .sum_lutc_input = "datac";
defparam \count2[21] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y17_N6
cyclone_lcell \Add4~115 (
// Equation(s):
// \Add4~115_combout  = (count2[22] $ ((!(!\Add4~107  & \Add4~112 ) # (\Add4~107  & \Add4~112COUT1_218 ))))
// \Add4~117  = CARRY(((count2[22] & !\Add4~112 )))
// \Add4~117COUT1_220  = CARRY(((count2[22] & !\Add4~112COUT1_218 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(count2[22]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~107 ),
	.cin0(\Add4~112 ),
	.cin1(\Add4~112COUT1_218 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~115_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~117 ),
	.cout1(\Add4~117COUT1_220 ));
// synopsys translate_off
defparam \Add4~115 .cin0_used = "true";
defparam \Add4~115 .cin1_used = "true";
defparam \Add4~115 .cin_used = "true";
defparam \Add4~115 .lut_mask = "c30c";
defparam \Add4~115 .operation_mode = "arithmetic";
defparam \Add4~115 .output_mode = "comb_only";
defparam \Add4~115 .register_cascade_mode = "off";
defparam \Add4~115 .sum_lutc_input = "cin";
defparam \Add4~115 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y17_N5
cyclone_lcell \count2[22] (
// Equation(s):
// count2[22] = DFFEAS(((!\clr~combout  & ((\Add4~115_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\clr~combout ),
	.datac(vcc),
	.datad(\Add4~115_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count2[22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count2[22] .lut_mask = "3300";
defparam \count2[22] .operation_mode = "normal";
defparam \count2[22] .output_mode = "reg_only";
defparam \count2[22] .register_cascade_mode = "off";
defparam \count2[22] .sum_lutc_input = "datac";
defparam \count2[22] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y17_N7
cyclone_lcell \Add4~120 (
// Equation(s):
// \Add4~120_combout  = (count2[23] $ (((!\Add4~107  & \Add4~117 ) # (\Add4~107  & \Add4~117COUT1_220 ))))
// \Add4~122  = CARRY(((!\Add4~117 ) # (!count2[23])))
// \Add4~122COUT1_222  = CARRY(((!\Add4~117COUT1_220 ) # (!count2[23])))

	.clk(gnd),
	.dataa(vcc),
	.datab(count2[23]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~107 ),
	.cin0(\Add4~117 ),
	.cin1(\Add4~117COUT1_220 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~120_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~122 ),
	.cout1(\Add4~122COUT1_222 ));
// synopsys translate_off
defparam \Add4~120 .cin0_used = "true";
defparam \Add4~120 .cin1_used = "true";
defparam \Add4~120 .cin_used = "true";
defparam \Add4~120 .lut_mask = "3c3f";
defparam \Add4~120 .operation_mode = "arithmetic";
defparam \Add4~120 .output_mode = "comb_only";
defparam \Add4~120 .register_cascade_mode = "off";
defparam \Add4~120 .sum_lutc_input = "cin";
defparam \Add4~120 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y17_N4
cyclone_lcell \count2[23] (
// Equation(s):
// count2[23] = DFFEAS(((\Add4~120_combout  & (!\clr~combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\Add4~120_combout ),
	.datac(\clr~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count2[23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count2[23] .lut_mask = "0c0c";
defparam \count2[23] .operation_mode = "normal";
defparam \count2[23] .output_mode = "reg_only";
defparam \count2[23] .register_cascade_mode = "off";
defparam \count2[23] .sum_lutc_input = "datac";
defparam \count2[23] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y17_N8
cyclone_lcell \Add4~125 (
// Equation(s):
// \Add4~125_combout  = count2[24] $ ((((!(!\Add4~107  & \Add4~122 ) # (\Add4~107  & \Add4~122COUT1_222 )))))
// \Add4~127  = CARRY((count2[24] & ((!\Add4~122 ))))
// \Add4~127COUT1_224  = CARRY((count2[24] & ((!\Add4~122COUT1_222 ))))

	.clk(gnd),
	.dataa(count2[24]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~107 ),
	.cin0(\Add4~122 ),
	.cin1(\Add4~122COUT1_222 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~125_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~127 ),
	.cout1(\Add4~127COUT1_224 ));
// synopsys translate_off
defparam \Add4~125 .cin0_used = "true";
defparam \Add4~125 .cin1_used = "true";
defparam \Add4~125 .cin_used = "true";
defparam \Add4~125 .lut_mask = "a50a";
defparam \Add4~125 .operation_mode = "arithmetic";
defparam \Add4~125 .output_mode = "comb_only";
defparam \Add4~125 .register_cascade_mode = "off";
defparam \Add4~125 .sum_lutc_input = "cin";
defparam \Add4~125 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y17_N7
cyclone_lcell \count2[24] (
// Equation(s):
// count2[24] = DFFEAS((((!\clr~combout  & \Add4~125_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\clr~combout ),
	.datad(\Add4~125_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count2[24]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count2[24] .lut_mask = "0f00";
defparam \count2[24] .operation_mode = "normal";
defparam \count2[24] .output_mode = "reg_only";
defparam \count2[24] .register_cascade_mode = "off";
defparam \count2[24] .sum_lutc_input = "datac";
defparam \count2[24] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y17_N9
cyclone_lcell \Add4~130 (
// Equation(s):
// \Add4~130_combout  = (count2[25] $ (((!\Add4~107  & \Add4~127 ) # (\Add4~107  & \Add4~127COUT1_224 ))))
// \Add4~132  = CARRY(((!\Add4~127COUT1_224 ) # (!count2[25])))

	.clk(gnd),
	.dataa(vcc),
	.datab(count2[25]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~107 ),
	.cin0(\Add4~127 ),
	.cin1(\Add4~127COUT1_224 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~130_combout ),
	.regout(),
	.cout(\Add4~132 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add4~130 .cin0_used = "true";
defparam \Add4~130 .cin1_used = "true";
defparam \Add4~130 .cin_used = "true";
defparam \Add4~130 .lut_mask = "3c3f";
defparam \Add4~130 .operation_mode = "arithmetic";
defparam \Add4~130 .output_mode = "comb_only";
defparam \Add4~130 .register_cascade_mode = "off";
defparam \Add4~130 .sum_lutc_input = "cin";
defparam \Add4~130 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y17_N9
cyclone_lcell \count2[25] (
// Equation(s):
// count2[25] = DFFEAS((((!\clr~combout  & \Add4~130_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\clr~combout ),
	.datad(\Add4~130_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count2[25]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count2[25] .lut_mask = "0f00";
defparam \count2[25] .operation_mode = "normal";
defparam \count2[25] .output_mode = "reg_only";
defparam \count2[25] .register_cascade_mode = "off";
defparam \count2[25] .sum_lutc_input = "datac";
defparam \count2[25] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y16_N0
cyclone_lcell \Add4~135 (
// Equation(s):
// \Add4~135_combout  = (count2[26] $ ((!\Add4~132 )))
// \Add4~137  = CARRY(((count2[26] & !\Add4~132 )))
// \Add4~137COUT1_226  = CARRY(((count2[26] & !\Add4~132 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(count2[26]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~132 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~135_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~137 ),
	.cout1(\Add4~137COUT1_226 ));
// synopsys translate_off
defparam \Add4~135 .cin_used = "true";
defparam \Add4~135 .lut_mask = "c30c";
defparam \Add4~135 .operation_mode = "arithmetic";
defparam \Add4~135 .output_mode = "comb_only";
defparam \Add4~135 .register_cascade_mode = "off";
defparam \Add4~135 .sum_lutc_input = "cin";
defparam \Add4~135 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y17_N0
cyclone_lcell \count2[26] (
// Equation(s):
// count2[26] = DFFEAS(((\Add4~135_combout  & (!\clr~combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\Add4~135_combout ),
	.datac(\clr~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count2[26]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count2[26] .lut_mask = "0c0c";
defparam \count2[26] .operation_mode = "normal";
defparam \count2[26] .output_mode = "reg_only";
defparam \count2[26] .register_cascade_mode = "off";
defparam \count2[26] .sum_lutc_input = "datac";
defparam \count2[26] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y16_N1
cyclone_lcell \Add4~140 (
// Equation(s):
// \Add4~140_combout  = (count2[27] $ (((!\Add4~132  & \Add4~137 ) # (\Add4~132  & \Add4~137COUT1_226 ))))
// \Add4~142  = CARRY(((!\Add4~137 ) # (!count2[27])))
// \Add4~142COUT1_228  = CARRY(((!\Add4~137COUT1_226 ) # (!count2[27])))

	.clk(gnd),
	.dataa(vcc),
	.datab(count2[27]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~132 ),
	.cin0(\Add4~137 ),
	.cin1(\Add4~137COUT1_226 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~140_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~142 ),
	.cout1(\Add4~142COUT1_228 ));
// synopsys translate_off
defparam \Add4~140 .cin0_used = "true";
defparam \Add4~140 .cin1_used = "true";
defparam \Add4~140 .cin_used = "true";
defparam \Add4~140 .lut_mask = "3c3f";
defparam \Add4~140 .operation_mode = "arithmetic";
defparam \Add4~140 .output_mode = "comb_only";
defparam \Add4~140 .register_cascade_mode = "off";
defparam \Add4~140 .sum_lutc_input = "cin";
defparam \Add4~140 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y16_N8
cyclone_lcell \count2[27] (
// Equation(s):
// count2[27] = DFFEAS((!\clr~combout  & (((\Add4~140_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\clr~combout ),
	.datab(vcc),
	.datac(\Add4~140_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count2[27]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count2[27] .lut_mask = "5050";
defparam \count2[27] .operation_mode = "normal";
defparam \count2[27] .output_mode = "reg_only";
defparam \count2[27] .register_cascade_mode = "off";
defparam \count2[27] .sum_lutc_input = "datac";
defparam \count2[27] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y16_N2
cyclone_lcell \Add4~145 (
// Equation(s):
// \Add4~145_combout  = (count2[28] $ ((!(!\Add4~132  & \Add4~142 ) # (\Add4~132  & \Add4~142COUT1_228 ))))
// \Add4~147  = CARRY(((count2[28] & !\Add4~142 )))
// \Add4~147COUT1_230  = CARRY(((count2[28] & !\Add4~142COUT1_228 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(count2[28]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~132 ),
	.cin0(\Add4~142 ),
	.cin1(\Add4~142COUT1_228 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~145_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~147 ),
	.cout1(\Add4~147COUT1_230 ));
// synopsys translate_off
defparam \Add4~145 .cin0_used = "true";
defparam \Add4~145 .cin1_used = "true";
defparam \Add4~145 .cin_used = "true";
defparam \Add4~145 .lut_mask = "c30c";
defparam \Add4~145 .operation_mode = "arithmetic";
defparam \Add4~145 .output_mode = "comb_only";
defparam \Add4~145 .register_cascade_mode = "off";
defparam \Add4~145 .sum_lutc_input = "cin";
defparam \Add4~145 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y17_N5
cyclone_lcell \count2[28] (
// Equation(s):
// count2[28] = DFFEAS((!\clr~combout  & (((\Add4~145_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\clr~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Add4~145_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count2[28]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count2[28] .lut_mask = "5500";
defparam \count2[28] .operation_mode = "normal";
defparam \count2[28] .output_mode = "reg_only";
defparam \count2[28] .register_cascade_mode = "off";
defparam \count2[28] .sum_lutc_input = "datac";
defparam \count2[28] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y16_N3
cyclone_lcell \Add4~150 (
// Equation(s):
// \Add4~150_combout  = (count2[29] $ (((!\Add4~132  & \Add4~147 ) # (\Add4~132  & \Add4~147COUT1_230 ))))
// \Add4~152  = CARRY(((!\Add4~147 ) # (!count2[29])))
// \Add4~152COUT1_232  = CARRY(((!\Add4~147COUT1_230 ) # (!count2[29])))

	.clk(gnd),
	.dataa(vcc),
	.datab(count2[29]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~132 ),
	.cin0(\Add4~147 ),
	.cin1(\Add4~147COUT1_230 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~150_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~152 ),
	.cout1(\Add4~152COUT1_232 ));
// synopsys translate_off
defparam \Add4~150 .cin0_used = "true";
defparam \Add4~150 .cin1_used = "true";
defparam \Add4~150 .cin_used = "true";
defparam \Add4~150 .lut_mask = "3c3f";
defparam \Add4~150 .operation_mode = "arithmetic";
defparam \Add4~150 .output_mode = "comb_only";
defparam \Add4~150 .register_cascade_mode = "off";
defparam \Add4~150 .sum_lutc_input = "cin";
defparam \Add4~150 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y16_N9
cyclone_lcell \count2[29] (
// Equation(s):
// count2[29] = DFFEAS((((\Add4~150_combout  & !\clr~combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add4~150_combout ),
	.datad(\clr~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count2[29]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count2[29] .lut_mask = "00f0";
defparam \count2[29] .operation_mode = "normal";
defparam \count2[29] .output_mode = "reg_only";
defparam \count2[29] .register_cascade_mode = "off";
defparam \count2[29] .sum_lutc_input = "datac";
defparam \count2[29] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y16_N4
cyclone_lcell \Add4~155 (
// Equation(s):
// \Add4~155_combout  = count2[30] $ ((((!(!\Add4~132  & \Add4~152 ) # (\Add4~132  & \Add4~152COUT1_232 )))))
// \Add4~157  = CARRY((count2[30] & ((!\Add4~152COUT1_232 ))))

	.clk(gnd),
	.dataa(count2[30]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~132 ),
	.cin0(\Add4~152 ),
	.cin1(\Add4~152COUT1_232 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~155_combout ),
	.regout(),
	.cout(\Add4~157 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add4~155 .cin0_used = "true";
defparam \Add4~155 .cin1_used = "true";
defparam \Add4~155 .cin_used = "true";
defparam \Add4~155 .lut_mask = "a50a";
defparam \Add4~155 .operation_mode = "arithmetic";
defparam \Add4~155 .output_mode = "comb_only";
defparam \Add4~155 .register_cascade_mode = "off";
defparam \Add4~155 .sum_lutc_input = "cin";
defparam \Add4~155 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y16_N7
cyclone_lcell \count2[30] (
// Equation(s):
// count2[30] = DFFEAS((!\clr~combout  & (((\Add4~155_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\clr~combout ),
	.datab(vcc),
	.datac(\Add4~155_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count2[30]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count2[30] .lut_mask = "5050";
defparam \count2[30] .operation_mode = "normal";
defparam \count2[30] .output_mode = "reg_only";
defparam \count2[30] .register_cascade_mode = "off";
defparam \count2[30] .sum_lutc_input = "datac";
defparam \count2[30] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y16_N5
cyclone_lcell \Add4~0 (
// Equation(s):
// \Add4~0_combout  = count2[31] $ ((((\Add4~157 ))))

	.clk(gnd),
	.dataa(count2[31]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~157 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add4~0 .cin_used = "true";
defparam \Add4~0 .lut_mask = "5a5a";
defparam \Add4~0 .operation_mode = "normal";
defparam \Add4~0 .output_mode = "comb_only";
defparam \Add4~0 .register_cascade_mode = "off";
defparam \Add4~0 .sum_lutc_input = "cin";
defparam \Add4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y16_N9
cyclone_lcell \count2[31] (
// Equation(s):
// count2[31] = DFFEAS((!\clr~combout  & (((\Add4~0_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\clr~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Add4~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(count2[31]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count2[31] .lut_mask = "5500";
defparam \count2[31] .operation_mode = "normal";
defparam \count2[31] .output_mode = "reg_only";
defparam \count2[31] .register_cascade_mode = "off";
defparam \count2[31] .sum_lutc_input = "datac";
defparam \count2[31] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y18_N5
cyclone_lcell \LessThan2~0 (
// Equation(s):
// \LessThan2~0_combout  = (!count2[3] & (!count2[1] & (!count2[2] & !count2[0])))

	.clk(gnd),
	.dataa(count2[3]),
	.datab(count2[1]),
	.datac(count2[2]),
	.datad(count2[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan2~0 .lut_mask = "0001";
defparam \LessThan2~0 .operation_mode = "normal";
defparam \LessThan2~0 .output_mode = "comb_only";
defparam \LessThan2~0 .register_cascade_mode = "off";
defparam \LessThan2~0 .sum_lutc_input = "datac";
defparam \LessThan2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y16_N8
cyclone_lcell \always0~1 (
// Equation(s):
// \always0~1_combout  = (!count2[10] & (!count2[12] & (!count2[11] & !count2[9])))

	.clk(gnd),
	.dataa(count2[10]),
	.datab(count2[12]),
	.datac(count2[11]),
	.datad(count2[9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\always0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \always0~1 .lut_mask = "0001";
defparam \always0~1 .operation_mode = "normal";
defparam \always0~1 .output_mode = "comb_only";
defparam \always0~1 .register_cascade_mode = "off";
defparam \always0~1 .sum_lutc_input = "datac";
defparam \always0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y16_N1
cyclone_lcell \always0~0 (
// Equation(s):
// \always0~0_combout  = (!count2[6] & (!count2[7] & (!count2[8] & !count2[5])))

	.clk(gnd),
	.dataa(count2[6]),
	.datab(count2[7]),
	.datac(count2[8]),
	.datad(count2[5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\always0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \always0~0 .lut_mask = "0001";
defparam \always0~0 .operation_mode = "normal";
defparam \always0~0 .output_mode = "comb_only";
defparam \always0~0 .register_cascade_mode = "off";
defparam \always0~0 .sum_lutc_input = "datac";
defparam \always0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y16_N2
cyclone_lcell \always0~2 (
// Equation(s):
// \always0~2_combout  = (\always0~1_combout  & (\always0~0_combout  & ((\LessThan2~0_combout ) # (!count2[4]))))

	.clk(gnd),
	.dataa(\LessThan2~0_combout ),
	.datab(count2[4]),
	.datac(\always0~1_combout ),
	.datad(\always0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\always0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \always0~2 .lut_mask = "b000";
defparam \always0~2 .operation_mode = "normal";
defparam \always0~2 .output_mode = "comb_only";
defparam \always0~2 .register_cascade_mode = "off";
defparam \always0~2 .sum_lutc_input = "datac";
defparam \always0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y17_N1
cyclone_lcell \always0~5 (
// Equation(s):
// \always0~5_combout  = (!count2[24] & (!count2[22] & (!count2[23] & !count2[21])))

	.clk(gnd),
	.dataa(count2[24]),
	.datab(count2[22]),
	.datac(count2[23]),
	.datad(count2[21]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\always0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \always0~5 .lut_mask = "0001";
defparam \always0~5 .operation_mode = "normal";
defparam \always0~5 .output_mode = "comb_only";
defparam \always0~5 .register_cascade_mode = "off";
defparam \always0~5 .sum_lutc_input = "datac";
defparam \always0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y16_N4
cyclone_lcell \always0~3 (
// Equation(s):
// \always0~3_combout  = (!count2[14] & (!count2[13] & (!count2[15] & !count2[16])))

	.clk(gnd),
	.dataa(count2[14]),
	.datab(count2[13]),
	.datac(count2[15]),
	.datad(count2[16]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\always0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \always0~3 .lut_mask = "0001";
defparam \always0~3 .operation_mode = "normal";
defparam \always0~3 .output_mode = "comb_only";
defparam \always0~3 .register_cascade_mode = "off";
defparam \always0~3 .sum_lutc_input = "datac";
defparam \always0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y17_N8
cyclone_lcell \always0~4 (
// Equation(s):
// \always0~4_combout  = (!count2[17] & (!count2[18] & (!count2[20] & !count2[19])))

	.clk(gnd),
	.dataa(count2[17]),
	.datab(count2[18]),
	.datac(count2[20]),
	.datad(count2[19]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\always0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \always0~4 .lut_mask = "0001";
defparam \always0~4 .operation_mode = "normal";
defparam \always0~4 .output_mode = "comb_only";
defparam \always0~4 .register_cascade_mode = "off";
defparam \always0~4 .sum_lutc_input = "datac";
defparam \always0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y17_N6
cyclone_lcell \always0~6 (
// Equation(s):
// \always0~6_combout  = (!count2[25] & (!count2[26] & (!count2[27] & !count2[28])))

	.clk(gnd),
	.dataa(count2[25]),
	.datab(count2[26]),
	.datac(count2[27]),
	.datad(count2[28]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\always0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \always0~6 .lut_mask = "0001";
defparam \always0~6 .operation_mode = "normal";
defparam \always0~6 .output_mode = "comb_only";
defparam \always0~6 .register_cascade_mode = "off";
defparam \always0~6 .sum_lutc_input = "datac";
defparam \always0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y16_N5
cyclone_lcell \always0~7 (
// Equation(s):
// \always0~7_combout  = (\always0~5_combout  & (\always0~3_combout  & (\always0~4_combout  & \always0~6_combout )))

	.clk(gnd),
	.dataa(\always0~5_combout ),
	.datab(\always0~3_combout ),
	.datac(\always0~4_combout ),
	.datad(\always0~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\always0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \always0~7 .lut_mask = "8000";
defparam \always0~7 .operation_mode = "normal";
defparam \always0~7 .output_mode = "comb_only";
defparam \always0~7 .register_cascade_mode = "off";
defparam \always0~7 .sum_lutc_input = "datac";
defparam \always0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y16_N6
cyclone_lcell \always0~8 (
// Equation(s):
// \always0~8_combout  = (!count2[30] & (!count2[29] & (\always0~2_combout  & \always0~7_combout )))

	.clk(gnd),
	.dataa(count2[30]),
	.datab(count2[29]),
	.datac(\always0~2_combout ),
	.datad(\always0~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\always0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \always0~8 .lut_mask = "1000";
defparam \always0~8 .operation_mode = "normal";
defparam \always0~8 .output_mode = "comb_only";
defparam \always0~8 .register_cascade_mode = "off";
defparam \always0~8 .sum_lutc_input = "datac";
defparam \always0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y19_N0
cyclone_lcell \always0~9 (
// Equation(s):
// \always0~9_combout  = (\LessThan0~10_combout  & (!\Add2~0_combout  & ((count2[31]) # (\always0~8_combout )))) # (!\LessThan0~10_combout  & ((count2[31]) # ((\always0~8_combout ))))

	.clk(gnd),
	.dataa(\LessThan0~10_combout ),
	.datab(count2[31]),
	.datac(\always0~8_combout ),
	.datad(\Add2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\always0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \always0~9 .lut_mask = "54fc";
defparam \always0~9 .operation_mode = "normal";
defparam \always0~9 .output_mode = "comb_only";
defparam \always0~9 .register_cascade_mode = "off";
defparam \always0~9 .sum_lutc_input = "datac";
defparam \always0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y22_N2
cyclone_lcell \LessThan1~4 (
// Equation(s):
// \LessThan1~4_combout  = ((count1[8]) # ((count1[7]) # (count1[9])))

	.clk(gnd),
	.dataa(vcc),
	.datab(count1[8]),
	.datac(count1[7]),
	.datad(count1[9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan1~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan1~4 .lut_mask = "fffc";
defparam \LessThan1~4 .operation_mode = "normal";
defparam \LessThan1~4 .output_mode = "comb_only";
defparam \LessThan1~4 .register_cascade_mode = "off";
defparam \LessThan1~4 .sum_lutc_input = "datac";
defparam \LessThan1~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y19_N3
cyclone_lcell \LessThan1~5 (
// Equation(s):
// \LessThan1~5_combout  = (\Add2~45_combout ) # ((\Add2~50_combout ) # ((\Add2~55_combout ) # (\Add2~40_combout )))

	.clk(gnd),
	.dataa(\Add2~45_combout ),
	.datab(\Add2~50_combout ),
	.datac(\Add2~55_combout ),
	.datad(\Add2~40_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan1~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan1~5 .lut_mask = "fffe";
defparam \LessThan1~5 .operation_mode = "normal";
defparam \LessThan1~5 .output_mode = "comb_only";
defparam \LessThan1~5 .register_cascade_mode = "off";
defparam \LessThan1~5 .sum_lutc_input = "datac";
defparam \LessThan1~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y19_N2
cyclone_lcell \LessThan1~6 (
// Equation(s):
// \LessThan1~6_combout  = (\LessThan0~10_combout  & (((!\LessThan1~5_combout )))) # (!\LessThan0~10_combout  & (!count1[6] & (!\LessThan1~4_combout )))

	.clk(gnd),
	.dataa(count1[6]),
	.datab(\LessThan1~4_combout ),
	.datac(\LessThan0~10_combout ),
	.datad(\LessThan1~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan1~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan1~6 .lut_mask = "01f1";
defparam \LessThan1~6 .operation_mode = "normal";
defparam \LessThan1~6 .output_mode = "comb_only";
defparam \LessThan1~6 .register_cascade_mode = "off";
defparam \LessThan1~6 .sum_lutc_input = "datac";
defparam \LessThan1~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y23_N5
cyclone_lcell \LessThan1~0 (
// Equation(s):
// \LessThan1~0_combout  = ((count1[1]) # ((count1[0]) # (count1[2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(count1[1]),
	.datac(count1[0]),
	.datad(count1[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan1~0 .lut_mask = "fffc";
defparam \LessThan1~0 .operation_mode = "normal";
defparam \LessThan1~0 .output_mode = "comb_only";
defparam \LessThan1~0 .register_cascade_mode = "off";
defparam \LessThan1~0 .sum_lutc_input = "datac";
defparam \LessThan1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y23_N7
cyclone_lcell \LessThan1~1 (
// Equation(s):
// \LessThan1~1_combout  = (\Add2~25_combout  & ((\Add2~10_combout ) # ((\Add2~20_combout ) # (\Add2~15_combout ))))

	.clk(gnd),
	.dataa(\Add2~10_combout ),
	.datab(\Add2~20_combout ),
	.datac(\Add2~15_combout ),
	.datad(\Add2~25_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan1~1 .lut_mask = "fe00";
defparam \LessThan1~1 .operation_mode = "normal";
defparam \LessThan1~1 .output_mode = "comb_only";
defparam \LessThan1~1 .register_cascade_mode = "off";
defparam \LessThan1~1 .sum_lutc_input = "datac";
defparam \LessThan1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y23_N8
cyclone_lcell \LessThan1~2 (
// Equation(s):
// \LessThan1~2_combout  = (\LessThan0~10_combout  & (((!\LessThan1~1_combout )))) # (!\LessThan0~10_combout  & (((!\LessThan1~0_combout )) # (!count1[3])))

	.clk(gnd),
	.dataa(count1[3]),
	.datab(\LessThan1~0_combout ),
	.datac(\LessThan1~1_combout ),
	.datad(\LessThan0~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan1~2 .lut_mask = "0f77";
defparam \LessThan1~2 .operation_mode = "normal";
defparam \LessThan1~2 .output_mode = "comb_only";
defparam \LessThan1~2 .register_cascade_mode = "off";
defparam \LessThan1~2 .sum_lutc_input = "datac";
defparam \LessThan1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y19_N8
cyclone_lcell \count1~1 (
// Equation(s):
// \count1~1_combout  = ((\LessThan0~10_combout  & ((\Add2~35_combout ))) # (!\LessThan0~10_combout  & (count1[5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(count1[5]),
	.datac(\Add2~35_combout ),
	.datad(\LessThan0~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\count1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count1~1 .lut_mask = "f0cc";
defparam \count1~1 .operation_mode = "normal";
defparam \count1~1 .output_mode = "comb_only";
defparam \count1~1 .register_cascade_mode = "off";
defparam \count1~1 .sum_lutc_input = "datac";
defparam \count1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y19_N9
cyclone_lcell \LessThan1~3 (
// Equation(s):
// \LessThan1~3_combout  = (!\count1~1_combout  & ((\LessThan0~10_combout  & (!\Add2~30_combout )) # (!\LessThan0~10_combout  & ((!count1[4])))))

	.clk(gnd),
	.dataa(\Add2~30_combout ),
	.datab(count1[4]),
	.datac(\LessThan0~10_combout ),
	.datad(\count1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan1~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan1~3 .lut_mask = "0053";
defparam \LessThan1~3 .operation_mode = "normal";
defparam \LessThan1~3 .output_mode = "comb_only";
defparam \LessThan1~3 .register_cascade_mode = "off";
defparam \LessThan1~3 .sum_lutc_input = "datac";
defparam \LessThan1~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y19_N7
cyclone_lcell \LessThan1~7 (
// Equation(s):
// \LessThan1~7_combout  = (count1[12]) # ((count1[13]) # ((count1[11])))

	.clk(gnd),
	.dataa(count1[12]),
	.datab(count1[13]),
	.datac(count1[11]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan1~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan1~7 .lut_mask = "fefe";
defparam \LessThan1~7 .operation_mode = "normal";
defparam \LessThan1~7 .output_mode = "comb_only";
defparam \LessThan1~7 .register_cascade_mode = "off";
defparam \LessThan1~7 .sum_lutc_input = "datac";
defparam \LessThan1~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y19_N0
cyclone_lcell \LessThan1~8 (
// Equation(s):
// \LessThan1~8_combout  = (\Add2~70_combout ) # ((\Add2~60_combout ) # ((\Add2~65_combout ) # (\Add2~75_combout )))

	.clk(gnd),
	.dataa(\Add2~70_combout ),
	.datab(\Add2~60_combout ),
	.datac(\Add2~65_combout ),
	.datad(\Add2~75_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan1~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan1~8 .lut_mask = "fffe";
defparam \LessThan1~8 .operation_mode = "normal";
defparam \LessThan1~8 .output_mode = "comb_only";
defparam \LessThan1~8 .register_cascade_mode = "off";
defparam \LessThan1~8 .sum_lutc_input = "datac";
defparam \LessThan1~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y19_N1
cyclone_lcell \LessThan1~9 (
// Equation(s):
// \LessThan1~9_combout  = (\LessThan0~10_combout  & (((!\LessThan1~8_combout )))) # (!\LessThan0~10_combout  & (!\LessThan1~7_combout  & (!count1[10])))

	.clk(gnd),
	.dataa(\LessThan1~7_combout ),
	.datab(\LessThan0~10_combout ),
	.datac(count1[10]),
	.datad(\LessThan1~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan1~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan1~9 .lut_mask = "01cd";
defparam \LessThan1~9 .operation_mode = "normal";
defparam \LessThan1~9 .output_mode = "comb_only";
defparam \LessThan1~9 .register_cascade_mode = "off";
defparam \LessThan1~9 .sum_lutc_input = "datac";
defparam \LessThan1~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y19_N5
cyclone_lcell \LessThan1~10 (
// Equation(s):
// \LessThan1~10_combout  = (\LessThan1~6_combout  & (\LessThan1~2_combout  & (\LessThan1~3_combout  & \LessThan1~9_combout )))

	.clk(gnd),
	.dataa(\LessThan1~6_combout ),
	.datab(\LessThan1~2_combout ),
	.datac(\LessThan1~3_combout ),
	.datad(\LessThan1~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan1~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan1~10 .lut_mask = "8000";
defparam \LessThan1~10 .operation_mode = "normal";
defparam \LessThan1~10 .output_mode = "comb_only";
defparam \LessThan1~10 .register_cascade_mode = "off";
defparam \LessThan1~10 .sum_lutc_input = "datac";
defparam \LessThan1~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y21_N0
cyclone_lcell \LessThan1~14 (
// Equation(s):
// \LessThan1~14_combout  = (count1[21]) # (((count1[20]) # (count1[19])))

	.clk(gnd),
	.dataa(count1[21]),
	.datab(vcc),
	.datac(count1[20]),
	.datad(count1[19]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan1~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan1~14 .lut_mask = "fffa";
defparam \LessThan1~14 .operation_mode = "normal";
defparam \LessThan1~14 .output_mode = "comb_only";
defparam \LessThan1~14 .register_cascade_mode = "off";
defparam \LessThan1~14 .sum_lutc_input = "datac";
defparam \LessThan1~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y21_N3
cyclone_lcell \LessThan1~15 (
// Equation(s):
// \LessThan1~15_combout  = (\Add2~105_combout ) # ((\Add2~110_combout ) # ((\Add2~115_combout ) # (\Add2~100_combout )))

	.clk(gnd),
	.dataa(\Add2~105_combout ),
	.datab(\Add2~110_combout ),
	.datac(\Add2~115_combout ),
	.datad(\Add2~100_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan1~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan1~15 .lut_mask = "fffe";
defparam \LessThan1~15 .operation_mode = "normal";
defparam \LessThan1~15 .output_mode = "comb_only";
defparam \LessThan1~15 .register_cascade_mode = "off";
defparam \LessThan1~15 .sum_lutc_input = "datac";
defparam \LessThan1~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y21_N4
cyclone_lcell \LessThan1~16 (
// Equation(s):
// \LessThan1~16_combout  = (\LessThan0~10_combout  & (((!\LessThan1~15_combout )))) # (!\LessThan0~10_combout  & (!count1[18] & (!\LessThan1~14_combout )))

	.clk(gnd),
	.dataa(count1[18]),
	.datab(\LessThan1~14_combout ),
	.datac(\LessThan0~10_combout ),
	.datad(\LessThan1~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan1~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan1~16 .lut_mask = "01f1";
defparam \LessThan1~16 .operation_mode = "normal";
defparam \LessThan1~16 .output_mode = "comb_only";
defparam \LessThan1~16 .register_cascade_mode = "off";
defparam \LessThan1~16 .sum_lutc_input = "datac";
defparam \LessThan1~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y21_N6
cyclone_lcell \LessThan1~17 (
// Equation(s):
// \LessThan1~17_combout  = (count1[25]) # (((count1[24]) # (count1[23])))

	.clk(gnd),
	.dataa(count1[25]),
	.datab(vcc),
	.datac(count1[24]),
	.datad(count1[23]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan1~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan1~17 .lut_mask = "fffa";
defparam \LessThan1~17 .operation_mode = "normal";
defparam \LessThan1~17 .output_mode = "comb_only";
defparam \LessThan1~17 .register_cascade_mode = "off";
defparam \LessThan1~17 .sum_lutc_input = "datac";
defparam \LessThan1~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y21_N4
cyclone_lcell \LessThan1~18 (
// Equation(s):
// \LessThan1~18_combout  = (\Add2~130_combout ) # ((\Add2~135_combout ) # ((\Add2~125_combout ) # (\Add2~120_combout )))

	.clk(gnd),
	.dataa(\Add2~130_combout ),
	.datab(\Add2~135_combout ),
	.datac(\Add2~125_combout ),
	.datad(\Add2~120_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan1~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan1~18 .lut_mask = "fffe";
defparam \LessThan1~18 .operation_mode = "normal";
defparam \LessThan1~18 .output_mode = "comb_only";
defparam \LessThan1~18 .register_cascade_mode = "off";
defparam \LessThan1~18 .sum_lutc_input = "datac";
defparam \LessThan1~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y21_N5
cyclone_lcell \LessThan1~19 (
// Equation(s):
// \LessThan1~19_combout  = (\LessThan0~10_combout  & (((!\LessThan1~18_combout )))) # (!\LessThan0~10_combout  & (!\LessThan1~17_combout  & (!count1[22])))

	.clk(gnd),
	.dataa(\LessThan1~17_combout ),
	.datab(count1[22]),
	.datac(\LessThan0~10_combout ),
	.datad(\LessThan1~18_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan1~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan1~19 .lut_mask = "01f1";
defparam \LessThan1~19 .operation_mode = "normal";
defparam \LessThan1~19 .output_mode = "comb_only";
defparam \LessThan1~19 .register_cascade_mode = "off";
defparam \LessThan1~19 .sum_lutc_input = "datac";
defparam \LessThan1~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y22_N7
cyclone_lcell \LessThan1~11 (
// Equation(s):
// \LessThan1~11_combout  = ((count1[17]) # ((count1[16]) # (count1[15])))

	.clk(gnd),
	.dataa(vcc),
	.datab(count1[17]),
	.datac(count1[16]),
	.datad(count1[15]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan1~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan1~11 .lut_mask = "fffc";
defparam \LessThan1~11 .operation_mode = "normal";
defparam \LessThan1~11 .output_mode = "comb_only";
defparam \LessThan1~11 .register_cascade_mode = "off";
defparam \LessThan1~11 .sum_lutc_input = "datac";
defparam \LessThan1~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y22_N8
cyclone_lcell \LessThan1~12 (
// Equation(s):
// \LessThan1~12_combout  = (\Add2~80_combout ) # ((\Add2~85_combout ) # ((\Add2~90_combout ) # (\Add2~95_combout )))

	.clk(gnd),
	.dataa(\Add2~80_combout ),
	.datab(\Add2~85_combout ),
	.datac(\Add2~90_combout ),
	.datad(\Add2~95_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan1~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan1~12 .lut_mask = "fffe";
defparam \LessThan1~12 .operation_mode = "normal";
defparam \LessThan1~12 .output_mode = "comb_only";
defparam \LessThan1~12 .register_cascade_mode = "off";
defparam \LessThan1~12 .sum_lutc_input = "datac";
defparam \LessThan1~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y22_N9
cyclone_lcell \LessThan1~13 (
// Equation(s):
// \LessThan1~13_combout  = (\LessThan0~10_combout  & (((!\LessThan1~12_combout )))) # (!\LessThan0~10_combout  & (!\LessThan1~11_combout  & (!count1[14])))

	.clk(gnd),
	.dataa(\LessThan1~11_combout ),
	.datab(count1[14]),
	.datac(\LessThan0~10_combout ),
	.datad(\LessThan1~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan1~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan1~13 .lut_mask = "01f1";
defparam \LessThan1~13 .operation_mode = "normal";
defparam \LessThan1~13 .output_mode = "comb_only";
defparam \LessThan1~13 .register_cascade_mode = "off";
defparam \LessThan1~13 .sum_lutc_input = "datac";
defparam \LessThan1~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y20_N7
cyclone_lcell \LessThan1~20 (
// Equation(s):
// \LessThan1~20_combout  = ((count1[28]) # ((count1[27]) # (count1[29])))

	.clk(gnd),
	.dataa(vcc),
	.datab(count1[28]),
	.datac(count1[27]),
	.datad(count1[29]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan1~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan1~20 .lut_mask = "fffc";
defparam \LessThan1~20 .operation_mode = "normal";
defparam \LessThan1~20 .output_mode = "comb_only";
defparam \LessThan1~20 .register_cascade_mode = "off";
defparam \LessThan1~20 .sum_lutc_input = "datac";
defparam \LessThan1~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y20_N7
cyclone_lcell \LessThan1~21 (
// Equation(s):
// \LessThan1~21_combout  = (\Add2~150_combout ) # ((\Add2~140_combout ) # ((\Add2~155_combout ) # (\Add2~145_combout )))

	.clk(gnd),
	.dataa(\Add2~150_combout ),
	.datab(\Add2~140_combout ),
	.datac(\Add2~155_combout ),
	.datad(\Add2~145_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan1~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan1~21 .lut_mask = "fffe";
defparam \LessThan1~21 .operation_mode = "normal";
defparam \LessThan1~21 .output_mode = "comb_only";
defparam \LessThan1~21 .register_cascade_mode = "off";
defparam \LessThan1~21 .sum_lutc_input = "datac";
defparam \LessThan1~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y19_N1
cyclone_lcell \LessThan1~22 (
// Equation(s):
// \LessThan1~22_combout  = (\LessThan0~10_combout  & (((!\LessThan1~21_combout )))) # (!\LessThan0~10_combout  & (!count1[26] & (!\LessThan1~20_combout )))

	.clk(gnd),
	.dataa(count1[26]),
	.datab(\LessThan1~20_combout ),
	.datac(\LessThan0~10_combout ),
	.datad(\LessThan1~21_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan1~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan1~22 .lut_mask = "01f1";
defparam \LessThan1~22 .operation_mode = "normal";
defparam \LessThan1~22 .output_mode = "comb_only";
defparam \LessThan1~22 .register_cascade_mode = "off";
defparam \LessThan1~22 .sum_lutc_input = "datac";
defparam \LessThan1~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y19_N2
cyclone_lcell \LessThan1~23 (
// Equation(s):
// \LessThan1~23_combout  = (\LessThan1~16_combout  & (\LessThan1~19_combout  & (\LessThan1~13_combout  & \LessThan1~22_combout )))

	.clk(gnd),
	.dataa(\LessThan1~16_combout ),
	.datab(\LessThan1~19_combout ),
	.datac(\LessThan1~13_combout ),
	.datad(\LessThan1~22_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan1~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan1~23 .lut_mask = "8000";
defparam \LessThan1~23 .operation_mode = "normal";
defparam \LessThan1~23 .output_mode = "comb_only";
defparam \LessThan1~23 .register_cascade_mode = "off";
defparam \LessThan1~23 .sum_lutc_input = "datac";
defparam \LessThan1~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y19_N3
cyclone_lcell \always0~10 (
// Equation(s):
// \always0~10_combout  = (\always0~9_combout  & ((\count1~0_combout ) # ((!\LessThan1~23_combout ) # (!\LessThan1~10_combout ))))

	.clk(gnd),
	.dataa(\count1~0_combout ),
	.datab(\always0~9_combout ),
	.datac(\LessThan1~10_combout ),
	.datad(\LessThan1~23_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\always0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \always0~10 .lut_mask = "8ccc";
defparam \always0~10 .operation_mode = "normal";
defparam \always0~10 .output_mode = "comb_only";
defparam \always0~10 .register_cascade_mode = "off";
defparam \always0~10 .sum_lutc_input = "datac";
defparam \always0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y22_N0
cyclone_lcell \Add1~5 (
// Equation(s):
// \Add1~5_combout  = ((!\addr~combout [1]))
// \Add1~7  = CARRY(((\addr~combout [1])))
// \Add1~7COUT1_48  = CARRY(((\addr~combout [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\addr~combout [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Add1~7 ),
	.cout1(\Add1~7COUT1_48 ));
// synopsys translate_off
defparam \Add1~5 .lut_mask = "33cc";
defparam \Add1~5 .operation_mode = "arithmetic";
defparam \Add1~5 .output_mode = "comb_only";
defparam \Add1~5 .register_cascade_mode = "off";
defparam \Add1~5 .sum_lutc_input = "datac";
defparam \Add1~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y22_N1
cyclone_lcell \Add1~0 (
// Equation(s):
// \Add1~0_combout  = (\addr~combout [2] $ ((\Add1~7 )))
// \Add1~2  = CARRY(((!\Add1~7 ) # (!\addr~combout [2])))
// \Add1~2COUT1_50  = CARRY(((!\Add1~7COUT1_48 ) # (!\addr~combout [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\addr~combout [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add1~7 ),
	.cin1(\Add1~7COUT1_48 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~0_combout ),
	.regout(),
	.cout(),
	.cout0(\Add1~2 ),
	.cout1(\Add1~2COUT1_50 ));
// synopsys translate_off
defparam \Add1~0 .cin0_used = "true";
defparam \Add1~0 .cin1_used = "true";
defparam \Add1~0 .lut_mask = "3c3f";
defparam \Add1~0 .operation_mode = "arithmetic";
defparam \Add1~0 .output_mode = "comb_only";
defparam \Add1~0 .register_cascade_mode = "off";
defparam \Add1~0 .sum_lutc_input = "cin";
defparam \Add1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y22_N2
cyclone_lcell \Add1~15 (
// Equation(s):
// \Add1~15_combout  = \addr~combout [3] $ ((((!\Add1~2 ))))
// \Add1~17  = CARRY((\addr~combout [3] & ((!\Add1~2 ))))
// \Add1~17COUT1_52  = CARRY((\addr~combout [3] & ((!\Add1~2COUT1_50 ))))

	.clk(gnd),
	.dataa(\addr~combout [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add1~2 ),
	.cin1(\Add1~2COUT1_50 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Add1~17 ),
	.cout1(\Add1~17COUT1_52 ));
// synopsys translate_off
defparam \Add1~15 .cin0_used = "true";
defparam \Add1~15 .cin1_used = "true";
defparam \Add1~15 .lut_mask = "a50a";
defparam \Add1~15 .operation_mode = "arithmetic";
defparam \Add1~15 .output_mode = "comb_only";
defparam \Add1~15 .register_cascade_mode = "off";
defparam \Add1~15 .sum_lutc_input = "cin";
defparam \Add1~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y22_N3
cyclone_lcell \Add1~10 (
// Equation(s):
// \Add1~10_combout  = \addr~combout [4] $ ((((\Add1~17 ))))
// \Add1~12  = CARRY(((!\Add1~17 )) # (!\addr~combout [4]))
// \Add1~12COUT1_54  = CARRY(((!\Add1~17COUT1_52 )) # (!\addr~combout [4]))

	.clk(gnd),
	.dataa(\addr~combout [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add1~17 ),
	.cin1(\Add1~17COUT1_52 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Add1~12 ),
	.cout1(\Add1~12COUT1_54 ));
// synopsys translate_off
defparam \Add1~10 .cin0_used = "true";
defparam \Add1~10 .cin1_used = "true";
defparam \Add1~10 .lut_mask = "5a5f";
defparam \Add1~10 .operation_mode = "arithmetic";
defparam \Add1~10 .output_mode = "comb_only";
defparam \Add1~10 .register_cascade_mode = "off";
defparam \Add1~10 .sum_lutc_input = "cin";
defparam \Add1~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y22_N4
cyclone_lcell \Add1~25 (
// Equation(s):
// \Add1~25_combout  = \addr~combout [5] $ ((((!\Add1~12 ))))
// \Add1~27  = CARRY((\addr~combout [5] & ((!\Add1~12COUT1_54 ))))

	.clk(gnd),
	.dataa(\addr~combout [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add1~12 ),
	.cin1(\Add1~12COUT1_54 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~25_combout ),
	.regout(),
	.cout(\Add1~27 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add1~25 .cin0_used = "true";
defparam \Add1~25 .cin1_used = "true";
defparam \Add1~25 .lut_mask = "a50a";
defparam \Add1~25 .operation_mode = "arithmetic";
defparam \Add1~25 .output_mode = "comb_only";
defparam \Add1~25 .register_cascade_mode = "off";
defparam \Add1~25 .sum_lutc_input = "cin";
defparam \Add1~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y22_N5
cyclone_lcell \Add1~20 (
// Equation(s):
// \Add1~20_combout  = (\addr~combout [6] $ ((\Add1~27 )))
// \Add1~22  = CARRY(((!\Add1~27 ) # (!\addr~combout [6])))
// \Add1~22COUT1_56  = CARRY(((!\Add1~27 ) # (!\addr~combout [6])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\addr~combout [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add1~27 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Add1~22 ),
	.cout1(\Add1~22COUT1_56 ));
// synopsys translate_off
defparam \Add1~20 .cin_used = "true";
defparam \Add1~20 .lut_mask = "3c3f";
defparam \Add1~20 .operation_mode = "arithmetic";
defparam \Add1~20 .output_mode = "comb_only";
defparam \Add1~20 .register_cascade_mode = "off";
defparam \Add1~20 .sum_lutc_input = "cin";
defparam \Add1~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y22_N6
cyclone_lcell \Add1~30 (
// Equation(s):
// \Add1~30_combout  = \addr~combout [7] $ ((((!(!\Add1~27  & \Add1~22 ) # (\Add1~27  & \Add1~22COUT1_56 )))))
// \Add1~32  = CARRY((\addr~combout [7] & ((!\Add1~22 ))))
// \Add1~32COUT1_58  = CARRY((\addr~combout [7] & ((!\Add1~22COUT1_56 ))))

	.clk(gnd),
	.dataa(\addr~combout [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add1~27 ),
	.cin0(\Add1~22 ),
	.cin1(\Add1~22COUT1_56 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~30_combout ),
	.regout(),
	.cout(),
	.cout0(\Add1~32 ),
	.cout1(\Add1~32COUT1_58 ));
// synopsys translate_off
defparam \Add1~30 .cin0_used = "true";
defparam \Add1~30 .cin1_used = "true";
defparam \Add1~30 .cin_used = "true";
defparam \Add1~30 .lut_mask = "a50a";
defparam \Add1~30 .operation_mode = "arithmetic";
defparam \Add1~30 .output_mode = "comb_only";
defparam \Add1~30 .register_cascade_mode = "off";
defparam \Add1~30 .sum_lutc_input = "cin";
defparam \Add1~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y22_N7
cyclone_lcell \Add1~35 (
// Equation(s):
// \Add1~35_combout  = ((((!\Add1~27  & \Add1~32 ) # (\Add1~27  & \Add1~32COUT1_58 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add1~27 ),
	.cin0(\Add1~32 ),
	.cin1(\Add1~32COUT1_58 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~35_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add1~35 .cin0_used = "true";
defparam \Add1~35 .cin1_used = "true";
defparam \Add1~35 .cin_used = "true";
defparam \Add1~35 .lut_mask = "f0f0";
defparam \Add1~35 .operation_mode = "normal";
defparam \Add1~35 .output_mode = "comb_only";
defparam \Add1~35 .register_cascade_mode = "off";
defparam \Add1~35 .sum_lutc_input = "cin";
defparam \Add1~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y22_N5
cyclone_lcell \sign~2 (
// Equation(s):
// \sign~2_combout  = ((\Equal2~4_combout  & (!\Equal1~5_combout  & !\Equal0~6_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Equal2~4_combout ),
	.datac(\Equal1~5_combout ),
	.datad(\Equal0~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\sign~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sign~2 .lut_mask = "000c";
defparam \sign~2 .operation_mode = "normal";
defparam \sign~2 .output_mode = "comb_only";
defparam \sign~2 .register_cascade_mode = "off";
defparam \sign~2 .sum_lutc_input = "datac";
defparam \sign~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y21_N0
cyclone_lcell \flag~0 (
// Equation(s):
// \flag~0_combout  = ((\LessThan0~10_combout  & ((!\clr~combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\LessThan0~10_combout ),
	.datac(vcc),
	.datad(\clr~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\flag~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \flag~0 .lut_mask = "00cc";
defparam \flag~0 .operation_mode = "normal";
defparam \flag~0 .output_mode = "comb_only";
defparam \flag~0 .register_cascade_mode = "off";
defparam \flag~0 .sum_lutc_input = "datac";
defparam \flag~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y20_N2
cyclone_lcell \sign[0] (
// Equation(s):
// sign[0] = DFFEAS((\Equal3~0_combout  & (((!sign[2] & !\sign~2_combout )) # (!\sign~5_combout ))), GLOBAL(\clk~combout ), VCC, , \flag~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(sign[2]),
	.datab(\sign~5_combout ),
	.datac(\Equal3~0_combout ),
	.datad(\sign~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flag~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(sign[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sign[0] .lut_mask = "3070";
defparam \sign[0] .operation_mode = "normal";
defparam \sign[0] .output_mode = "reg_only";
defparam \sign[0] .register_cascade_mode = "off";
defparam \sign[0] .sum_lutc_input = "datac";
defparam \sign[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y19_N1
cyclone_lcell \Equal3~0 (
// Equation(s):
// \Equal3~0_combout  = ((sign[0]) # ((\Equal0~6_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(sign[0]),
	.datac(\Equal0~6_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal3~0 .lut_mask = "fcfc";
defparam \Equal3~0 .operation_mode = "normal";
defparam \Equal3~0 .output_mode = "comb_only";
defparam \Equal3~0 .register_cascade_mode = "off";
defparam \Equal3~0 .sum_lutc_input = "datac";
defparam \Equal3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y20_N4
cyclone_lcell \sign[1] (
// Equation(s):
// sign[1] = DFFEAS((\sign~5_combout  & (((!sign[2] & !\sign~2_combout )) # (!\Equal3~0_combout ))), GLOBAL(\clk~combout ), VCC, , \flag~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(sign[2]),
	.datab(\sign~5_combout ),
	.datac(\Equal3~0_combout ),
	.datad(\sign~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flag~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(sign[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sign[1] .lut_mask = "0c4c";
defparam \sign[1] .operation_mode = "normal";
defparam \sign[1] .output_mode = "reg_only";
defparam \sign[1] .register_cascade_mode = "off";
defparam \sign[1] .sum_lutc_input = "datac";
defparam \sign[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y20_N8
cyclone_lcell \sign~5 (
// Equation(s):
// \sign~5_combout  = ((sign[1]) # ((\Equal1~5_combout  & !\Equal0~6_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(sign[1]),
	.datac(\Equal1~5_combout ),
	.datad(\Equal0~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\sign~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sign~5 .lut_mask = "ccfc";
defparam \sign~5 .operation_mode = "normal";
defparam \sign~5 .output_mode = "comb_only";
defparam \sign~5 .register_cascade_mode = "off";
defparam \sign~5 .sum_lutc_input = "datac";
defparam \sign~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y20_N9
cyclone_lcell \sign[2] (
// Equation(s):
// sign[2] = DFFEAS((sign[2] & (((!\Equal3~0_combout )) # (!\sign~5_combout ))) # (!sign[2] & (\sign~2_combout  & ((!\Equal3~0_combout ) # (!\sign~5_combout )))), GLOBAL(\clk~combout ), VCC, , \flag~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(sign[2]),
	.datab(\sign~5_combout ),
	.datac(\Equal3~0_combout ),
	.datad(\sign~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flag~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(sign[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sign[2] .lut_mask = "3f2a";
defparam \sign[2] .operation_mode = "normal";
defparam \sign[2] .output_mode = "reg_only";
defparam \sign[2] .register_cascade_mode = "off";
defparam \sign[2] .sum_lutc_input = "datac";
defparam \sign[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y20_N3
cyclone_lcell flag(
// Equation(s):
// \flag~regout  = DFFEAS((\sign~5_combout  & (\Equal3~0_combout  & ((sign[2]) # (\sign~2_combout )))), GLOBAL(\clk~combout ), VCC, , \flag~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(sign[2]),
	.datab(\sign~5_combout ),
	.datac(\Equal3~0_combout ),
	.datad(\sign~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flag~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\flag~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam flag.lut_mask = "c080";
defparam flag.operation_mode = "normal";
defparam flag.output_mode = "reg_only";
defparam flag.register_cascade_mode = "off";
defparam flag.sum_lutc_input = "datac";
defparam flag.synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y19_N5
cyclone_lcell \address~6 (
// Equation(s):
// \address~6_combout  = ((\flag~regout  & (\addr~combout [7])) # (!\flag~regout  & ((address[7]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\addr~combout [7]),
	.datac(\flag~regout ),
	.datad(address[7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\address~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \address~6 .lut_mask = "cfc0";
defparam \address~6 .operation_mode = "normal";
defparam \address~6 .output_mode = "comb_only";
defparam \address~6 .register_cascade_mode = "off";
defparam \address~6 .sum_lutc_input = "datac";
defparam \address~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y19_N0
cyclone_lcell \sign~4 (
// Equation(s):
// \sign~4_combout  = ((!\Equal1~5_combout  & (!\Equal0~6_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Equal1~5_combout ),
	.datac(\Equal0~6_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\sign~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sign~4 .lut_mask = "0303";
defparam \sign~4 .operation_mode = "normal";
defparam \sign~4 .output_mode = "comb_only";
defparam \sign~4 .register_cascade_mode = "off";
defparam \sign~4 .sum_lutc_input = "datac";
defparam \sign~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y19_N5
cyclone_lcell \address~2 (
// Equation(s):
// \address~2_combout  = ((\flag~regout  & (\addr~combout [3])) # (!\flag~regout  & ((address[3]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\addr~combout [3]),
	.datac(address[3]),
	.datad(\flag~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\address~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \address~2 .lut_mask = "ccf0";
defparam \address~2 .operation_mode = "normal";
defparam \address~2 .output_mode = "comb_only";
defparam \address~2 .register_cascade_mode = "off";
defparam \address~2 .sum_lutc_input = "datac";
defparam \address~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y21_N9
cyclone_lcell \address~30 (
// Equation(s):
// \address~30_combout  = (\address[1]~7_combout  & (((!\sign~4_combout )))) # (!\address[1]~7_combout  & ((\sign~4_combout  & ((\address~2_combout ))) # (!\sign~4_combout  & (\Add1~15_combout ))))

	.clk(gnd),
	.dataa(\Add1~15_combout ),
	.datab(\address[1]~7_combout ),
	.datac(\sign~4_combout ),
	.datad(\address~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\address~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \address~30 .lut_mask = "3e0e";
defparam \address~30 .operation_mode = "normal";
defparam \address~30 .output_mode = "comb_only";
defparam \address~30 .register_cascade_mode = "off";
defparam \address~30 .sum_lutc_input = "datac";
defparam \address~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y19_N6
cyclone_lcell \address~31 (
// Equation(s):
// \address~31_combout  = (\address[1]~7_combout  & ((\address~30_combout  & ((\Add0~0_combout ))) # (!\address~30_combout  & (\addr~combout [3])))) # (!\address[1]~7_combout  & (((\address~30_combout ))))

	.clk(gnd),
	.dataa(\addr~combout [3]),
	.datab(\Add0~0_combout ),
	.datac(\address[1]~7_combout ),
	.datad(\address~30_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\address~31_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \address~31 .lut_mask = "cfa0";
defparam \address~31 .operation_mode = "normal";
defparam \address~31 .output_mode = "comb_only";
defparam \address~31 .register_cascade_mode = "off";
defparam \address~31 .sum_lutc_input = "datac";
defparam \address~31 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y20_N5
cyclone_lcell \address~0 (
// Equation(s):
// \address~0_combout  = ((\flag~regout  & (\addr~combout [1])) # (!\flag~regout  & ((address[1]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\addr~combout [1]),
	.datac(address[1]),
	.datad(\flag~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\address~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \address~0 .lut_mask = "ccf0";
defparam \address~0 .operation_mode = "normal";
defparam \address~0 .output_mode = "comb_only";
defparam \address~0 .register_cascade_mode = "off";
defparam \address~0 .sum_lutc_input = "datac";
defparam \address~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y21_N8
cyclone_lcell \address~22 (
// Equation(s):
// \address~22_combout  = (\sign~4_combout  & (\address~0_combout  & ((!\address[1]~7_combout )))) # (!\sign~4_combout  & (((\Add1~5_combout ) # (\address[1]~7_combout ))))

	.clk(gnd),
	.dataa(\address~0_combout ),
	.datab(\Add1~5_combout ),
	.datac(\sign~4_combout ),
	.datad(\address[1]~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\address~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \address~22 .lut_mask = "0fac";
defparam \address~22 .operation_mode = "normal";
defparam \address~22 .output_mode = "comb_only";
defparam \address~22 .register_cascade_mode = "off";
defparam \address~22 .sum_lutc_input = "datac";
defparam \address~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y21_N9
cyclone_lcell \address~23 (
// Equation(s):
// \address~23_combout  = (\address~22_combout  & ((\Add0~10_combout ) # ((!\address[1]~7_combout )))) # (!\address~22_combout  & (((\addr~combout [1] & \address[1]~7_combout ))))

	.clk(gnd),
	.dataa(\Add0~10_combout ),
	.datab(\addr~combout [1]),
	.datac(\address~22_combout ),
	.datad(\address[1]~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\address~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \address~23 .lut_mask = "acf0";
defparam \address~23 .operation_mode = "normal";
defparam \address~23 .output_mode = "comb_only";
defparam \address~23 .register_cascade_mode = "off";
defparam \address~23 .sum_lutc_input = "datac";
defparam \address~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y13_N5
cyclone_lcell \ROM_RAM_1|decoder|Decoder0~1 (
// Equation(s):
// \ROM_RAM_1|decoder|Decoder0~1_combout  = (((address[6] & !address[7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(address[6]),
	.datad(address[7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|decoder|Decoder0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|decoder|Decoder0~1 .lut_mask = "00f0";
defparam \ROM_RAM_1|decoder|Decoder0~1 .operation_mode = "normal";
defparam \ROM_RAM_1|decoder|Decoder0~1 .output_mode = "comb_only";
defparam \ROM_RAM_1|decoder|Decoder0~1 .register_cascade_mode = "off";
defparam \ROM_RAM_1|decoder|Decoder0~1 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|decoder|Decoder0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y22_N8
cyclone_lcell \ROM_RAM_1|SRAM_1|mem~12 (
// Equation(s):
// \ROM_RAM_1|SRAM_1|mem~12_combout  = (!address[3] & ((address[0] & (!address[1] & !address[2])) # (!address[0] & (address[1] & address[2]))))

	.clk(gnd),
	.dataa(address[0]),
	.datab(address[3]),
	.datac(address[1]),
	.datad(address[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_1|mem~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_1|mem~12 .lut_mask = "1002";
defparam \ROM_RAM_1|SRAM_1|mem~12 .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_1|mem~12 .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_1|mem~12 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_1|mem~12 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_1|mem~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y22_N9
cyclone_lcell \ROM_RAM_1|SRAM_1|mem~13 (
// Equation(s):
// \ROM_RAM_1|SRAM_1|mem~13_combout  = ((!address[5] & (!address[4] & \ROM_RAM_1|SRAM_1|mem~12_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(address[5]),
	.datac(address[4]),
	.datad(\ROM_RAM_1|SRAM_1|mem~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_1|mem~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_1|mem~13 .lut_mask = "0300";
defparam \ROM_RAM_1|SRAM_1|mem~13 .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_1|mem~13 .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_1|mem~13 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_1|mem~13 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_1|mem~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y22_N0
cyclone_lcell \ROM_RAM_1|SRAM_1|dataout[6] (
// Equation(s):
// \ROM_RAM_1|SRAM_1|dataout [6] = (GLOBAL(\ROM_RAM_1|decoder|Decoder0~1_combout ) & (((\ROM_RAM_1|SRAM_1|mem~13_combout )))) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~1_combout ) & (((\ROM_RAM_1|SRAM_1|dataout [6]))))

	.clk(gnd),
	.dataa(\ROM_RAM_1|decoder|Decoder0~1_combout ),
	.datab(vcc),
	.datac(\ROM_RAM_1|SRAM_1|mem~13_combout ),
	.datad(\ROM_RAM_1|SRAM_1|dataout [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_1|dataout [6]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_1|dataout[6] .lut_mask = "f5a0";
defparam \ROM_RAM_1|SRAM_1|dataout[6] .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_1|dataout[6] .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_1|dataout[6] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_1|dataout[6] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_1|dataout[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X45_Y13_N2
cyclone_lcell \ROM_RAM_1|decoder|Decoder0~3 (
// Equation(s):
// \ROM_RAM_1|decoder|Decoder0~3_combout  = ((address[6] & (address[7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(address[6]),
	.datac(address[7]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|decoder|Decoder0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|decoder|Decoder0~3 .lut_mask = "c0c0";
defparam \ROM_RAM_1|decoder|Decoder0~3 .operation_mode = "normal";
defparam \ROM_RAM_1|decoder|Decoder0~3 .output_mode = "comb_only";
defparam \ROM_RAM_1|decoder|Decoder0~3 .register_cascade_mode = "off";
defparam \ROM_RAM_1|decoder|Decoder0~3 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|decoder|Decoder0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y22_N2
cyclone_lcell \ROM_RAM_1|SRAM_3|dataout[6] (
// Equation(s):
// \ROM_RAM_1|SRAM_3|dataout [6] = ((GLOBAL(\ROM_RAM_1|decoder|Decoder0~3_combout ) & (\ROM_RAM_1|SRAM_1|mem~13_combout )) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~3_combout ) & ((\ROM_RAM_1|SRAM_3|dataout [6]))))

	.clk(gnd),
	.dataa(\ROM_RAM_1|SRAM_1|mem~13_combout ),
	.datab(vcc),
	.datac(\ROM_RAM_1|SRAM_3|dataout [6]),
	.datad(\ROM_RAM_1|decoder|Decoder0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_3|dataout [6]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_3|dataout[6] .lut_mask = "aaf0";
defparam \ROM_RAM_1|SRAM_3|dataout[6] .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_3|dataout[6] .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_3|dataout[6] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_3|dataout[6] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_3|dataout[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y22_N1
cyclone_lcell \ROM_RAM_1|SROM_2|Mux0~0 (
// Equation(s):
// \ROM_RAM_1|SROM_2|Mux0~0_combout  = (address[0] & (address[1] $ (((address[2]))))) # (!address[0] & (address[3] & (address[1] $ (!address[2]))))

	.clk(gnd),
	.dataa(address[1]),
	.datab(address[3]),
	.datac(address[2]),
	.datad(address[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_2|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_2|Mux0~0 .lut_mask = "5a84";
defparam \ROM_RAM_1|SROM_2|Mux0~0 .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_2|Mux0~0 .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_2|Mux0~0 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_2|Mux0~0 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_2|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y22_N7
cyclone_lcell \ROM_RAM_1|SROM_2|Mux0~1 (
// Equation(s):
// \ROM_RAM_1|SROM_2|Mux0~1_combout  = (!address[5] & (((address[4] & \ROM_RAM_1|SROM_2|Mux0~0_combout ))))

	.clk(gnd),
	.dataa(address[5]),
	.datab(vcc),
	.datac(address[4]),
	.datad(\ROM_RAM_1|SROM_2|Mux0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_2|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_2|Mux0~1 .lut_mask = "5000";
defparam \ROM_RAM_1|SROM_2|Mux0~1 .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_2|Mux0~1 .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_2|Mux0~1 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_2|Mux0~1 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_2|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y13_N4
cyclone_lcell \ROM_RAM_1|decoder|Decoder0~2 (
// Equation(s):
// \ROM_RAM_1|decoder|Decoder0~2_combout  = (((address[6]) # (address[7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(address[6]),
	.datad(address[7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|decoder|Decoder0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|decoder|Decoder0~2 .lut_mask = "fff0";
defparam \ROM_RAM_1|decoder|Decoder0~2 .operation_mode = "normal";
defparam \ROM_RAM_1|decoder|Decoder0~2 .output_mode = "comb_only";
defparam \ROM_RAM_1|decoder|Decoder0~2 .register_cascade_mode = "off";
defparam \ROM_RAM_1|decoder|Decoder0~2 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|decoder|Decoder0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y22_N5
cyclone_lcell \ROM_RAM_1|SROM_2|data_out[7] (
// Equation(s):
// \ROM_RAM_1|SROM_2|data_out [7] = ((GLOBAL(\ROM_RAM_1|decoder|Decoder0~2_combout ) & ((\ROM_RAM_1|SROM_2|data_out [7]))) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~2_combout ) & (\ROM_RAM_1|SROM_2|Mux0~1_combout )))

	.clk(gnd),
	.dataa(\ROM_RAM_1|SROM_2|Mux0~1_combout ),
	.datab(vcc),
	.datac(\ROM_RAM_1|decoder|Decoder0~2_combout ),
	.datad(\ROM_RAM_1|SROM_2|data_out [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_2|data_out [7]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_2|data_out[7] .lut_mask = "fa0a";
defparam \ROM_RAM_1|SROM_2|data_out[7] .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_2|data_out[7] .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_2|data_out[7] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_2|data_out[7] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_2|data_out[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y22_N1
cyclone_lcell \ROM_RAM_1|SRAM_2|dataout[6] (
// Equation(s):
// \ROM_RAM_1|SRAM_2|dataout [6] = (GLOBAL(\ROM_RAM_1|decoder|Decoder0~0_combout ) & (((\ROM_RAM_1|SRAM_1|mem~13_combout )))) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~0_combout ) & (((\ROM_RAM_1|SRAM_2|dataout [6]))))

	.clk(gnd),
	.dataa(\ROM_RAM_1|decoder|Decoder0~0_combout ),
	.datab(vcc),
	.datac(\ROM_RAM_1|SRAM_1|mem~13_combout ),
	.datad(\ROM_RAM_1|SRAM_2|dataout [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_2|dataout [6]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_2|dataout[6] .lut_mask = "f5a0";
defparam \ROM_RAM_1|SRAM_2|dataout[6] .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_2|dataout[6] .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_2|dataout[6] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_2|dataout[6] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_2|dataout[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y22_N5
cyclone_lcell \ROM_RAM_1|Mux7~0 (
// Equation(s):
// \ROM_RAM_1|Mux7~0_combout  = (address[7] & ((address[6]) # ((\ROM_RAM_1|SRAM_2|dataout [6])))) # (!address[7] & (!address[6] & (\ROM_RAM_1|SROM_2|data_out [7])))

	.clk(gnd),
	.dataa(address[7]),
	.datab(address[6]),
	.datac(\ROM_RAM_1|SROM_2|data_out [7]),
	.datad(\ROM_RAM_1|SRAM_2|dataout [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|Mux7~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|Mux7~0 .lut_mask = "ba98";
defparam \ROM_RAM_1|Mux7~0 .operation_mode = "normal";
defparam \ROM_RAM_1|Mux7~0 .output_mode = "comb_only";
defparam \ROM_RAM_1|Mux7~0 .register_cascade_mode = "off";
defparam \ROM_RAM_1|Mux7~0 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|Mux7~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y22_N6
cyclone_lcell \ROM_RAM_1|Mux7~1 (
// Equation(s):
// \ROM_RAM_1|Mux7~1_combout  = (address[6] & ((\ROM_RAM_1|Mux7~0_combout  & ((\ROM_RAM_1|SRAM_3|dataout [6]))) # (!\ROM_RAM_1|Mux7~0_combout  & (\ROM_RAM_1|SRAM_1|dataout [6])))) # (!address[6] & (((\ROM_RAM_1|Mux7~0_combout ))))

	.clk(gnd),
	.dataa(address[6]),
	.datab(\ROM_RAM_1|SRAM_1|dataout [6]),
	.datac(\ROM_RAM_1|SRAM_3|dataout [6]),
	.datad(\ROM_RAM_1|Mux7~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|Mux7~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|Mux7~1 .lut_mask = "f588";
defparam \ROM_RAM_1|Mux7~1 .operation_mode = "normal";
defparam \ROM_RAM_1|Mux7~1 .output_mode = "comb_only";
defparam \ROM_RAM_1|Mux7~1 .register_cascade_mode = "off";
defparam \ROM_RAM_1|Mux7~1 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|Mux7~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y19_N6
cyclone_lcell \inst[23] (
// Equation(s):
// \inst~25  = (\sign~3_combout  & ((\LessThan0~10_combout  & ((\ROM_RAM_1|Mux7~1_combout ))) # (!\LessThan0~10_combout  & (inst[23])))) # (!\sign~3_combout  & (((inst[23]))))

	.clk(\clk~combout ),
	.dataa(\sign~3_combout ),
	.datab(\LessThan0~10_combout ),
	.datac(vcc),
	.datad(\ROM_RAM_1|Mux7~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\clr~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst~25 ),
	.regout(inst[23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst[23] .lut_mask = "f870";
defparam \inst[23] .operation_mode = "normal";
defparam \inst[23] .output_mode = "comb_only";
defparam \inst[23] .register_cascade_mode = "off";
defparam \inst[23] .sum_lutc_input = "qfbk";
defparam \inst[23] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y19_N4
cyclone_lcell \ROM_RAM_1|SRAM_1|mem~0 (
// Equation(s):
// \ROM_RAM_1|SRAM_1|mem~0_combout  = (address[3]) # ((address[1]) # ((!address[0] & address[2])))

	.clk(gnd),
	.dataa(address[0]),
	.datab(address[2]),
	.datac(address[3]),
	.datad(address[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_1|mem~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_1|mem~0 .lut_mask = "fff4";
defparam \ROM_RAM_1|SRAM_1|mem~0 .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_1|mem~0 .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_1|mem~0 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_1|mem~0 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_1|mem~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y19_N1
cyclone_lcell \ROM_RAM_1|SRAM_1|mem~1 (
// Equation(s):
// \ROM_RAM_1|SRAM_1|mem~1_combout  = ((address[5]) # ((address[4]) # (\ROM_RAM_1|SRAM_1|mem~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(address[5]),
	.datac(address[4]),
	.datad(\ROM_RAM_1|SRAM_1|mem~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_1|mem~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_1|mem~1 .lut_mask = "fffc";
defparam \ROM_RAM_1|SRAM_1|mem~1 .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_1|mem~1 .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_1|mem~1 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_1|mem~1 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_1|mem~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y19_N9
cyclone_lcell \ROM_RAM_1|SRAM_2|dataout[0] (
// Equation(s):
// \ROM_RAM_1|SRAM_2|dataout [0] = (GLOBAL(\ROM_RAM_1|decoder|Decoder0~0_combout ) & (((!\ROM_RAM_1|SRAM_1|mem~1_combout )))) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~0_combout ) & (((\ROM_RAM_1|SRAM_2|dataout [0]))))

	.clk(gnd),
	.dataa(\ROM_RAM_1|decoder|Decoder0~0_combout ),
	.datab(vcc),
	.datac(\ROM_RAM_1|SRAM_2|dataout [0]),
	.datad(\ROM_RAM_1|SRAM_1|mem~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_2|dataout [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_2|dataout[0] .lut_mask = "50fa";
defparam \ROM_RAM_1|SRAM_2|dataout[0] .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_2|dataout[0] .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_2|dataout[0] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_2|dataout[0] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_2|dataout[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y19_N2
cyclone_lcell \ROM_RAM_1|SRAM_3|dataout[0] (
// Equation(s):
// \ROM_RAM_1|SRAM_3|dataout [0] = ((GLOBAL(\ROM_RAM_1|decoder|Decoder0~3_combout ) & (!\ROM_RAM_1|SRAM_1|mem~1_combout )) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~3_combout ) & ((\ROM_RAM_1|SRAM_3|dataout [0]))))

	.clk(gnd),
	.dataa(\ROM_RAM_1|SRAM_1|mem~1_combout ),
	.datab(vcc),
	.datac(\ROM_RAM_1|SRAM_3|dataout [0]),
	.datad(\ROM_RAM_1|decoder|Decoder0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_3|dataout [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_3|dataout[0] .lut_mask = "55f0";
defparam \ROM_RAM_1|SRAM_3|dataout[0] .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_3|dataout[0] .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_3|dataout[0] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_3|dataout[0] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_3|dataout[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X29_Y19_N2
cyclone_lcell \ROM_RAM_1|SRAM_1|dataout[0] (
// Equation(s):
// \ROM_RAM_1|SRAM_1|dataout [0] = ((GLOBAL(\ROM_RAM_1|decoder|Decoder0~1_combout ) & ((!\ROM_RAM_1|SRAM_1|mem~1_combout ))) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~1_combout ) & (\ROM_RAM_1|SRAM_1|dataout [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ROM_RAM_1|decoder|Decoder0~1_combout ),
	.datac(\ROM_RAM_1|SRAM_1|dataout [0]),
	.datad(\ROM_RAM_1|SRAM_1|mem~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_1|dataout [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_1|dataout[0] .lut_mask = "30fc";
defparam \ROM_RAM_1|SRAM_1|dataout[0] .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_1|dataout[0] .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_1|dataout[0] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_1|dataout[0] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_1|dataout[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y20_N4
cyclone_lcell \ROM_RAM_1|SROM_2|Mux7~0 (
// Equation(s):
// \ROM_RAM_1|SROM_2|Mux7~0_combout  = (!address[3] & ((address[2] & (address[0] & !address[1])) # (!address[2] & (!address[0] & address[1]))))

	.clk(gnd),
	.dataa(address[2]),
	.datab(address[0]),
	.datac(address[3]),
	.datad(address[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_2|Mux7~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_2|Mux7~0 .lut_mask = "0108";
defparam \ROM_RAM_1|SROM_2|Mux7~0 .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_2|Mux7~0 .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_2|Mux7~0 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_2|Mux7~0 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_2|Mux7~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y20_N8
cyclone_lcell \ROM_RAM_1|SROM_2|Mux7~1 (
// Equation(s):
// \ROM_RAM_1|SROM_2|Mux7~1_combout  = (address[1] & (!address[0] & (address[4] & !address[5])))

	.clk(gnd),
	.dataa(address[1]),
	.datab(address[0]),
	.datac(address[4]),
	.datad(address[5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_2|Mux7~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_2|Mux7~1 .lut_mask = "0020";
defparam \ROM_RAM_1|SROM_2|Mux7~1 .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_2|Mux7~1 .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_2|Mux7~1 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_2|Mux7~1 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_2|Mux7~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y20_N1
cyclone_lcell \ROM_RAM_1|SROM_2|Mux7~2 (
// Equation(s):
// \ROM_RAM_1|SROM_2|Mux7~2_combout  = (!address[1] & (((!address[3] & !address[2]))))

	.clk(gnd),
	.dataa(address[1]),
	.datab(vcc),
	.datac(address[3]),
	.datad(address[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_2|Mux7~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_2|Mux7~2 .lut_mask = "0005";
defparam \ROM_RAM_1|SROM_2|Mux7~2 .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_2|Mux7~2 .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_2|Mux7~2 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_2|Mux7~2 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_2|Mux7~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y20_N2
cyclone_lcell \ROM_RAM_1|SROM_2|Mux7~3 (
// Equation(s):
// \ROM_RAM_1|SROM_2|Mux7~3_combout  = (!address[0] & (!address[4] & (address[5] & \ROM_RAM_1|SROM_2|Mux7~2_combout )))

	.clk(gnd),
	.dataa(address[0]),
	.datab(address[4]),
	.datac(address[5]),
	.datad(\ROM_RAM_1|SROM_2|Mux7~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_2|Mux7~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_2|Mux7~3 .lut_mask = "1000";
defparam \ROM_RAM_1|SROM_2|Mux7~3 .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_2|Mux7~3 .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_2|Mux7~3 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_2|Mux7~3 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_2|Mux7~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y20_N1
cyclone_lcell \ROM_RAM_1|SROM_2|Mux7~4 (
// Equation(s):
// \ROM_RAM_1|SROM_2|Mux7~4_combout  = (!\ROM_RAM_1|SROM_2|Mux7~3_combout  & (((address[2]) # (!\ROM_RAM_1|SROM_2|Mux7~1_combout )) # (!address[3])))

	.clk(gnd),
	.dataa(address[3]),
	.datab(address[2]),
	.datac(\ROM_RAM_1|SROM_2|Mux7~1_combout ),
	.datad(\ROM_RAM_1|SROM_2|Mux7~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_2|Mux7~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_2|Mux7~4 .lut_mask = "00df";
defparam \ROM_RAM_1|SROM_2|Mux7~4 .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_2|Mux7~4 .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_2|Mux7~4 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_2|Mux7~4 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_2|Mux7~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y20_N6
cyclone_lcell \ROM_RAM_1|SROM_2|Mux7~5 (
// Equation(s):
// \ROM_RAM_1|SROM_2|Mux7~5_combout  = ((!address[5] & (!address[4] & \ROM_RAM_1|SROM_2|Mux7~0_combout ))) # (!\ROM_RAM_1|SROM_2|Mux7~4_combout )

	.clk(gnd),
	.dataa(address[5]),
	.datab(address[4]),
	.datac(\ROM_RAM_1|SROM_2|Mux7~0_combout ),
	.datad(\ROM_RAM_1|SROM_2|Mux7~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_2|Mux7~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_2|Mux7~5 .lut_mask = "10ff";
defparam \ROM_RAM_1|SROM_2|Mux7~5 .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_2|Mux7~5 .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_2|Mux7~5 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_2|Mux7~5 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_2|Mux7~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y19_N3
cyclone_lcell \ROM_RAM_1|SROM_2|data_out[0] (
// Equation(s):
// \ROM_RAM_1|SROM_2|data_out [0] = (GLOBAL(\ROM_RAM_1|decoder|Decoder0~2_combout ) & (\ROM_RAM_1|SROM_2|data_out [0])) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~2_combout ) & (((\ROM_RAM_1|SROM_2|Mux7~5_combout ))))

	.clk(gnd),
	.dataa(\ROM_RAM_1|decoder|Decoder0~2_combout ),
	.datab(\ROM_RAM_1|SROM_2|data_out [0]),
	.datac(vcc),
	.datad(\ROM_RAM_1|SROM_2|Mux7~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_2|data_out [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_2|data_out[0] .lut_mask = "dd88";
defparam \ROM_RAM_1|SROM_2|data_out[0] .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_2|data_out[0] .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_2|data_out[0] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_2|data_out[0] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_2|data_out[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y19_N4
cyclone_lcell \ROM_RAM_1|Mux0~0 (
// Equation(s):
// \ROM_RAM_1|Mux0~0_combout  = (address[7] & (address[6])) # (!address[7] & ((address[6] & (\ROM_RAM_1|SRAM_1|dataout [0])) # (!address[6] & ((\ROM_RAM_1|SROM_2|data_out [0])))))

	.clk(gnd),
	.dataa(address[7]),
	.datab(address[6]),
	.datac(\ROM_RAM_1|SRAM_1|dataout [0]),
	.datad(\ROM_RAM_1|SROM_2|data_out [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|Mux0~0 .lut_mask = "d9c8";
defparam \ROM_RAM_1|Mux0~0 .operation_mode = "normal";
defparam \ROM_RAM_1|Mux0~0 .output_mode = "comb_only";
defparam \ROM_RAM_1|Mux0~0 .register_cascade_mode = "off";
defparam \ROM_RAM_1|Mux0~0 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y19_N5
cyclone_lcell \ROM_RAM_1|Mux0~1 (
// Equation(s):
// \ROM_RAM_1|Mux0~1_combout  = (address[7] & ((\ROM_RAM_1|Mux0~0_combout  & ((\ROM_RAM_1|SRAM_3|dataout [0]))) # (!\ROM_RAM_1|Mux0~0_combout  & (\ROM_RAM_1|SRAM_2|dataout [0])))) # (!address[7] & (((\ROM_RAM_1|Mux0~0_combout ))))

	.clk(gnd),
	.dataa(address[7]),
	.datab(\ROM_RAM_1|SRAM_2|dataout [0]),
	.datac(\ROM_RAM_1|SRAM_3|dataout [0]),
	.datad(\ROM_RAM_1|Mux0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|Mux0~1 .lut_mask = "f588";
defparam \ROM_RAM_1|Mux0~1 .operation_mode = "normal";
defparam \ROM_RAM_1|Mux0~1 .output_mode = "comb_only";
defparam \ROM_RAM_1|Mux0~1 .register_cascade_mode = "off";
defparam \ROM_RAM_1|Mux0~1 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y19_N6
cyclone_lcell \inst[16] (
// Equation(s):
// \inst~19  = (\sign~3_combout  & ((\LessThan0~10_combout  & ((\ROM_RAM_1|Mux0~1_combout ))) # (!\LessThan0~10_combout  & (inst[16])))) # (!\sign~3_combout  & (((inst[16]))))

	.clk(\clk~combout ),
	.dataa(\sign~3_combout ),
	.datab(\LessThan0~10_combout ),
	.datac(vcc),
	.datad(\ROM_RAM_1|Mux0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\clr~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst~19 ),
	.regout(inst[16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst[16] .lut_mask = "f870";
defparam \inst[16] .operation_mode = "normal";
defparam \inst[16] .output_mode = "comb_only";
defparam \inst[16] .register_cascade_mode = "off";
defparam \inst[16] .sum_lutc_input = "qfbk";
defparam \inst[16] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y19_N0
cyclone_lcell \LessThan3~2 (
// Equation(s):
// \LessThan3~2_combout  = (!\Add4~60_combout  & (!\Add4~45_combout  & (!\Add4~50_combout  & !\Add4~55_combout )))

	.clk(gnd),
	.dataa(\Add4~60_combout ),
	.datab(\Add4~45_combout ),
	.datac(\Add4~50_combout ),
	.datad(\Add4~55_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan3~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan3~2 .lut_mask = "0001";
defparam \LessThan3~2 .operation_mode = "normal";
defparam \LessThan3~2 .output_mode = "comb_only";
defparam \LessThan3~2 .register_cascade_mode = "off";
defparam \LessThan3~2 .sum_lutc_input = "datac";
defparam \LessThan3~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y18_N9
cyclone_lcell \LessThan3~1 (
// Equation(s):
// \LessThan3~1_combout  = (!\Add4~25_combout  & (!\Add4~30_combout  & (!\Add4~35_combout  & !\Add4~40_combout )))

	.clk(gnd),
	.dataa(\Add4~25_combout ),
	.datab(\Add4~30_combout ),
	.datac(\Add4~35_combout ),
	.datad(\Add4~40_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan3~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan3~1 .lut_mask = "0001";
defparam \LessThan3~1 .operation_mode = "normal";
defparam \LessThan3~1 .output_mode = "comb_only";
defparam \LessThan3~1 .register_cascade_mode = "off";
defparam \LessThan3~1 .sum_lutc_input = "datac";
defparam \LessThan3~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y19_N8
cyclone_lcell \LessThan3~0 (
// Equation(s):
// \LessThan3~0_combout  = (!\Add4~20_combout  & (!\Add4~5_combout  & (!\Add4~10_combout  & !\Add4~15_combout )))

	.clk(gnd),
	.dataa(\Add4~20_combout ),
	.datab(\Add4~5_combout ),
	.datac(\Add4~10_combout ),
	.datad(\Add4~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan3~0 .lut_mask = "0001";
defparam \LessThan3~0 .operation_mode = "normal";
defparam \LessThan3~0 .output_mode = "comb_only";
defparam \LessThan3~0 .register_cascade_mode = "off";
defparam \LessThan3~0 .sum_lutc_input = "datac";
defparam \LessThan3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y19_N9
cyclone_lcell \LessThan3~3 (
// Equation(s):
// \LessThan3~3_combout  = (\LessThan3~1_combout  & (\LessThan3~0_combout  & ((\LessThan3~2_combout ) # (!\Add4~65_combout ))))

	.clk(gnd),
	.dataa(\Add4~65_combout ),
	.datab(\LessThan3~2_combout ),
	.datac(\LessThan3~1_combout ),
	.datad(\LessThan3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan3~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan3~3 .lut_mask = "d000";
defparam \LessThan3~3 .operation_mode = "normal";
defparam \LessThan3~3 .output_mode = "comb_only";
defparam \LessThan3~3 .register_cascade_mode = "off";
defparam \LessThan3~3 .sum_lutc_input = "datac";
defparam \LessThan3~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y17_N4
cyclone_lcell \LessThan3~6 (
// Equation(s):
// \LessThan3~6_combout  = (!\Add4~125_combout  & (!\Add4~110_combout  & (!\Add4~120_combout  & !\Add4~115_combout )))

	.clk(gnd),
	.dataa(\Add4~125_combout ),
	.datab(\Add4~110_combout ),
	.datac(\Add4~120_combout ),
	.datad(\Add4~115_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan3~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan3~6 .lut_mask = "0001";
defparam \LessThan3~6 .operation_mode = "normal";
defparam \LessThan3~6 .output_mode = "comb_only";
defparam \LessThan3~6 .register_cascade_mode = "off";
defparam \LessThan3~6 .sum_lutc_input = "datac";
defparam \LessThan3~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y17_N2
cyclone_lcell \LessThan3~5 (
// Equation(s):
// \LessThan3~5_combout  = (!\Add4~90_combout  & (!\Add4~105_combout  & (!\Add4~95_combout  & !\Add4~100_combout )))

	.clk(gnd),
	.dataa(\Add4~90_combout ),
	.datab(\Add4~105_combout ),
	.datac(\Add4~95_combout ),
	.datad(\Add4~100_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan3~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan3~5 .lut_mask = "0001";
defparam \LessThan3~5 .operation_mode = "normal";
defparam \LessThan3~5 .output_mode = "comb_only";
defparam \LessThan3~5 .register_cascade_mode = "off";
defparam \LessThan3~5 .sum_lutc_input = "datac";
defparam \LessThan3~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y18_N6
cyclone_lcell \LessThan3~4 (
// Equation(s):
// \LessThan3~4_combout  = (!\Add4~75_combout  & (!\Add4~80_combout  & (!\Add4~70_combout  & !\Add4~85_combout )))

	.clk(gnd),
	.dataa(\Add4~75_combout ),
	.datab(\Add4~80_combout ),
	.datac(\Add4~70_combout ),
	.datad(\Add4~85_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan3~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan3~4 .lut_mask = "0001";
defparam \LessThan3~4 .operation_mode = "normal";
defparam \LessThan3~4 .output_mode = "comb_only";
defparam \LessThan3~4 .register_cascade_mode = "off";
defparam \LessThan3~4 .sum_lutc_input = "datac";
defparam \LessThan3~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y16_N6
cyclone_lcell \LessThan3~7 (
// Equation(s):
// \LessThan3~7_combout  = (!\Add4~140_combout  & (!\Add4~135_combout  & (!\Add4~145_combout  & !\Add4~130_combout )))

	.clk(gnd),
	.dataa(\Add4~140_combout ),
	.datab(\Add4~135_combout ),
	.datac(\Add4~145_combout ),
	.datad(\Add4~130_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan3~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan3~7 .lut_mask = "0001";
defparam \LessThan3~7 .operation_mode = "normal";
defparam \LessThan3~7 .output_mode = "comb_only";
defparam \LessThan3~7 .register_cascade_mode = "off";
defparam \LessThan3~7 .sum_lutc_input = "datac";
defparam \LessThan3~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y19_N2
cyclone_lcell \LessThan3~8 (
// Equation(s):
// \LessThan3~8_combout  = (\LessThan3~6_combout  & (\LessThan3~5_combout  & (\LessThan3~4_combout  & \LessThan3~7_combout )))

	.clk(gnd),
	.dataa(\LessThan3~6_combout ),
	.datab(\LessThan3~5_combout ),
	.datac(\LessThan3~4_combout ),
	.datad(\LessThan3~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan3~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan3~8 .lut_mask = "8000";
defparam \LessThan3~8 .operation_mode = "normal";
defparam \LessThan3~8 .output_mode = "comb_only";
defparam \LessThan3~8 .register_cascade_mode = "off";
defparam \LessThan3~8 .sum_lutc_input = "datac";
defparam \LessThan3~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y19_N3
cyclone_lcell \LessThan3~9 (
// Equation(s):
// \LessThan3~9_combout  = (!\Add4~150_combout  & (!\Add4~155_combout  & (\LessThan3~3_combout  & \LessThan3~8_combout )))

	.clk(gnd),
	.dataa(\Add4~150_combout ),
	.datab(\Add4~155_combout ),
	.datac(\LessThan3~3_combout ),
	.datad(\LessThan3~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan3~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan3~9 .lut_mask = "1000";
defparam \LessThan3~9 .operation_mode = "normal";
defparam \LessThan3~9 .output_mode = "comb_only";
defparam \LessThan3~9 .register_cascade_mode = "off";
defparam \LessThan3~9 .sum_lutc_input = "datac";
defparam \LessThan3~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y19_N6
cyclone_lcell \register_index[3]~0 (
// Equation(s):
// \register_index[3]~0_combout  = (!\Add4~0_combout  & (((!\inst~19  & !\LessThan3~9_combout ))))

	.clk(gnd),
	.dataa(\Add4~0_combout ),
	.datab(vcc),
	.datac(\inst~19 ),
	.datad(\LessThan3~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\register_index[3]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \register_index[3]~0 .lut_mask = "0005";
defparam \register_index[3]~0 .operation_mode = "normal";
defparam \register_index[3]~0 .output_mode = "comb_only";
defparam \register_index[3]~0 .register_cascade_mode = "off";
defparam \register_index[3]~0 .sum_lutc_input = "datac";
defparam \register_index[3]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y17_N7
cyclone_lcell \ROM_RAM_1|SRAM_1|mem~10 (
// Equation(s):
// \ROM_RAM_1|SRAM_1|mem~10_combout  = (address[3]) # ((address[0] & ((address[2]))) # (!address[0] & (address[1] & !address[2])))

	.clk(gnd),
	.dataa(address[3]),
	.datab(address[1]),
	.datac(address[0]),
	.datad(address[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_1|mem~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_1|mem~10 .lut_mask = "faae";
defparam \ROM_RAM_1|SRAM_1|mem~10 .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_1|mem~10 .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_1|mem~10 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_1|mem~10 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_1|mem~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y17_N8
cyclone_lcell \ROM_RAM_1|SRAM_1|mem~11 (
// Equation(s):
// \ROM_RAM_1|SRAM_1|mem~11_combout  = (address[5]) # (((address[4]) # (\ROM_RAM_1|SRAM_1|mem~10_combout )))

	.clk(gnd),
	.dataa(address[5]),
	.datab(vcc),
	.datac(address[4]),
	.datad(\ROM_RAM_1|SRAM_1|mem~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_1|mem~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_1|mem~11 .lut_mask = "fffa";
defparam \ROM_RAM_1|SRAM_1|mem~11 .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_1|mem~11 .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_1|mem~11 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_1|mem~11 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_1|mem~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y17_N4
cyclone_lcell \ROM_RAM_1|SRAM_3|dataout[5] (
// Equation(s):
// \ROM_RAM_1|SRAM_3|dataout [5] = ((GLOBAL(\ROM_RAM_1|decoder|Decoder0~3_combout ) & (!\ROM_RAM_1|SRAM_1|mem~11_combout )) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~3_combout ) & ((\ROM_RAM_1|SRAM_3|dataout [5]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ROM_RAM_1|SRAM_1|mem~11_combout ),
	.datac(\ROM_RAM_1|SRAM_3|dataout [5]),
	.datad(\ROM_RAM_1|decoder|Decoder0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_3|dataout [5]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_3|dataout[5] .lut_mask = "33f0";
defparam \ROM_RAM_1|SRAM_3|dataout[5] .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_3|dataout[5] .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_3|dataout[5] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_3|dataout[5] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_3|dataout[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y17_N9
cyclone_lcell \ROM_RAM_1|SRAM_1|dataout[5] (
// Equation(s):
// \ROM_RAM_1|SRAM_1|dataout [5] = (GLOBAL(\ROM_RAM_1|decoder|Decoder0~1_combout ) & (((!\ROM_RAM_1|SRAM_1|mem~11_combout )))) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~1_combout ) & (((\ROM_RAM_1|SRAM_1|dataout [5]))))

	.clk(gnd),
	.dataa(\ROM_RAM_1|decoder|Decoder0~1_combout ),
	.datab(vcc),
	.datac(\ROM_RAM_1|SRAM_1|dataout [5]),
	.datad(\ROM_RAM_1|SRAM_1|mem~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_1|dataout [5]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_1|dataout[5] .lut_mask = "50fa";
defparam \ROM_RAM_1|SRAM_1|dataout[5] .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_1|dataout[5] .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_1|dataout[5] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_1|dataout[5] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_1|dataout[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y23_N2
cyclone_lcell \ROM_RAM_1|SROM_2|Mux2~0 (
// Equation(s):
// \ROM_RAM_1|SROM_2|Mux2~0_combout  = (address[0] & ((address[4] & (!address[2] & address[3])) # (!address[4] & (address[2] $ (!address[3]))))) # (!address[0] & (address[4] $ (((address[2] & !address[3])))))

	.clk(gnd),
	.dataa(address[4]),
	.datab(address[0]),
	.datac(address[2]),
	.datad(address[3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_2|Mux2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_2|Mux2~0 .lut_mask = "6a16";
defparam \ROM_RAM_1|SROM_2|Mux2~0 .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_2|Mux2~0 .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_2|Mux2~0 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_2|Mux2~0 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_2|Mux2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y23_N3
cyclone_lcell \ROM_RAM_1|SROM_2|Mux3~3 (
// Equation(s):
// \ROM_RAM_1|SROM_2|Mux3~3_combout  = (address[4] & (!address[2] & (!address[1] & !address[3])))

	.clk(gnd),
	.dataa(address[4]),
	.datab(address[2]),
	.datac(address[1]),
	.datad(address[3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_2|Mux3~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_2|Mux3~3 .lut_mask = "0002";
defparam \ROM_RAM_1|SROM_2|Mux3~3 .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_2|Mux3~3 .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_2|Mux3~3 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_2|Mux3~3 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_2|Mux3~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y23_N4
cyclone_lcell \ROM_RAM_1|SROM_2|Mux2~1 (
// Equation(s):
// \ROM_RAM_1|SROM_2|Mux2~1_combout  = (!address[5] & ((\ROM_RAM_1|SROM_2|Mux3~3_combout ) # ((\ROM_RAM_1|SROM_2|Mux2~0_combout  & address[1]))))

	.clk(gnd),
	.dataa(\ROM_RAM_1|SROM_2|Mux2~0_combout ),
	.datab(address[5]),
	.datac(address[1]),
	.datad(\ROM_RAM_1|SROM_2|Mux3~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_2|Mux2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_2|Mux2~1 .lut_mask = "3320";
defparam \ROM_RAM_1|SROM_2|Mux2~1 .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_2|Mux2~1 .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_2|Mux2~1 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_2|Mux2~1 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_2|Mux2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y23_N5
cyclone_lcell \ROM_RAM_1|SROM_2|data_out[5] (
// Equation(s):
// \ROM_RAM_1|SROM_2|data_out [5] = ((GLOBAL(\ROM_RAM_1|decoder|Decoder0~2_combout ) & ((\ROM_RAM_1|SROM_2|data_out [5]))) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~2_combout ) & (\ROM_RAM_1|SROM_2|Mux2~1_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ROM_RAM_1|SROM_2|Mux2~1_combout ),
	.datac(\ROM_RAM_1|decoder|Decoder0~2_combout ),
	.datad(\ROM_RAM_1|SROM_2|data_out [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_2|data_out [5]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_2|data_out[5] .lut_mask = "fc0c";
defparam \ROM_RAM_1|SROM_2|data_out[5] .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_2|data_out[5] .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_2|data_out[5] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_2|data_out[5] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_2|data_out[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y17_N5
cyclone_lcell \ROM_RAM_1|SRAM_2|dataout[5] (
// Equation(s):
// \ROM_RAM_1|SRAM_2|dataout [5] = (GLOBAL(\ROM_RAM_1|decoder|Decoder0~0_combout ) & (((!\ROM_RAM_1|SRAM_1|mem~11_combout )))) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~0_combout ) & (((\ROM_RAM_1|SRAM_2|dataout [5]))))

	.clk(gnd),
	.dataa(\ROM_RAM_1|decoder|Decoder0~0_combout ),
	.datab(vcc),
	.datac(\ROM_RAM_1|SRAM_1|mem~11_combout ),
	.datad(\ROM_RAM_1|SRAM_2|dataout [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_2|dataout [5]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_2|dataout[5] .lut_mask = "5f0a";
defparam \ROM_RAM_1|SRAM_2|dataout[5] .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_2|dataout[5] .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_2|dataout[5] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_2|dataout[5] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_2|dataout[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y17_N0
cyclone_lcell \ROM_RAM_1|Mux5~0 (
// Equation(s):
// \ROM_RAM_1|Mux5~0_combout  = (address[6] & (address[7])) # (!address[6] & ((address[7] & ((\ROM_RAM_1|SRAM_2|dataout [5]))) # (!address[7] & (\ROM_RAM_1|SROM_2|data_out [5]))))

	.clk(gnd),
	.dataa(address[6]),
	.datab(address[7]),
	.datac(\ROM_RAM_1|SROM_2|data_out [5]),
	.datad(\ROM_RAM_1|SRAM_2|dataout [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|Mux5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|Mux5~0 .lut_mask = "dc98";
defparam \ROM_RAM_1|Mux5~0 .operation_mode = "normal";
defparam \ROM_RAM_1|Mux5~0 .output_mode = "comb_only";
defparam \ROM_RAM_1|Mux5~0 .register_cascade_mode = "off";
defparam \ROM_RAM_1|Mux5~0 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|Mux5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y17_N1
cyclone_lcell \ROM_RAM_1|Mux5~1 (
// Equation(s):
// \ROM_RAM_1|Mux5~1_combout  = (address[6] & ((\ROM_RAM_1|Mux5~0_combout  & (\ROM_RAM_1|SRAM_3|dataout [5])) # (!\ROM_RAM_1|Mux5~0_combout  & ((\ROM_RAM_1|SRAM_1|dataout [5]))))) # (!address[6] & (((\ROM_RAM_1|Mux5~0_combout ))))

	.clk(gnd),
	.dataa(address[6]),
	.datab(\ROM_RAM_1|SRAM_3|dataout [5]),
	.datac(\ROM_RAM_1|SRAM_1|dataout [5]),
	.datad(\ROM_RAM_1|Mux5~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|Mux5~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|Mux5~1 .lut_mask = "dda0";
defparam \ROM_RAM_1|Mux5~1 .operation_mode = "normal";
defparam \ROM_RAM_1|Mux5~1 .output_mode = "comb_only";
defparam \ROM_RAM_1|Mux5~1 .register_cascade_mode = "off";
defparam \ROM_RAM_1|Mux5~1 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|Mux5~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y19_N7
cyclone_lcell \inst[21] (
// Equation(s):
// \inst~23  = (\sign~3_combout  & ((\LessThan0~10_combout  & ((\ROM_RAM_1|Mux5~1_combout ))) # (!\LessThan0~10_combout  & (inst[21])))) # (!\sign~3_combout  & (((inst[21]))))

	.clk(\clk~combout ),
	.dataa(\sign~3_combout ),
	.datab(\LessThan0~10_combout ),
	.datac(vcc),
	.datad(\ROM_RAM_1|Mux5~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\clr~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst~23 ),
	.regout(inst[21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst[21] .lut_mask = "f870";
defparam \inst[21] .operation_mode = "normal";
defparam \inst[21] .output_mode = "comb_only";
defparam \inst[21] .register_cascade_mode = "off";
defparam \inst[21] .sum_lutc_input = "qfbk";
defparam \inst[21] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y22_N8
cyclone_lcell \ROM_RAM_1|SRAM_1|mem~3 (
// Equation(s):
// \ROM_RAM_1|SRAM_1|mem~3_combout  = (address[1] & (((address[0] & \ROM_RAM_1|SRAM_1|mem~2_combout ))))

	.clk(gnd),
	.dataa(address[1]),
	.datab(vcc),
	.datac(address[0]),
	.datad(\ROM_RAM_1|SRAM_1|mem~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_1|mem~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_1|mem~3 .lut_mask = "a000";
defparam \ROM_RAM_1|SRAM_1|mem~3 .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_1|mem~3 .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_1|mem~3 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_1|mem~3 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_1|mem~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y22_N9
cyclone_lcell \ROM_RAM_1|SRAM_1|dataout[3] (
// Equation(s):
// \ROM_RAM_1|SRAM_1|dataout [3] = (GLOBAL(\ROM_RAM_1|decoder|Decoder0~1_combout ) & (((\ROM_RAM_1|SRAM_1|mem~3_combout )))) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~1_combout ) & (((\ROM_RAM_1|SRAM_1|dataout [3]))))

	.clk(gnd),
	.dataa(\ROM_RAM_1|decoder|Decoder0~1_combout ),
	.datab(vcc),
	.datac(\ROM_RAM_1|SRAM_1|dataout [3]),
	.datad(\ROM_RAM_1|SRAM_1|mem~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_1|dataout [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_1|dataout[3] .lut_mask = "fa50";
defparam \ROM_RAM_1|SRAM_1|dataout[3] .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_1|dataout[3] .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_1|dataout[3] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_1|dataout[3] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_1|dataout[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y22_N7
cyclone_lcell \ROM_RAM_1|SRAM_3|dataout[3] (
// Equation(s):
// \ROM_RAM_1|SRAM_3|dataout [3] = ((GLOBAL(\ROM_RAM_1|decoder|Decoder0~3_combout ) & (\ROM_RAM_1|SRAM_1|mem~3_combout )) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~3_combout ) & ((\ROM_RAM_1|SRAM_3|dataout [3]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ROM_RAM_1|SRAM_1|mem~3_combout ),
	.datac(\ROM_RAM_1|SRAM_3|dataout [3]),
	.datad(\ROM_RAM_1|decoder|Decoder0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_3|dataout [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_3|dataout[3] .lut_mask = "ccf0";
defparam \ROM_RAM_1|SRAM_3|dataout[3] .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_3|dataout[3] .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_3|dataout[3] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_3|dataout[3] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_3|dataout[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y22_N4
cyclone_lcell \ROM_RAM_1|SROM_2|Mux4~1 (
// Equation(s):
// \ROM_RAM_1|SROM_2|Mux4~1_combout  = (address[2] & ((address[1] & (address[3] & address[0])) # (!address[1] & ((!address[0])))))

	.clk(gnd),
	.dataa(address[3]),
	.datab(address[1]),
	.datac(address[2]),
	.datad(address[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_2|Mux4~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_2|Mux4~1 .lut_mask = "8030";
defparam \ROM_RAM_1|SROM_2|Mux4~1 .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_2|Mux4~1 .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_2|Mux4~1 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_2|Mux4~1 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_2|Mux4~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y22_N6
cyclone_lcell \ROM_RAM_1|SROM_2|Mux4~0 (
// Equation(s):
// \ROM_RAM_1|SROM_2|Mux4~0_combout  = (address[2] & ((address[1] & (address[3] & !address[0])) # (!address[1] & ((address[0]))))) # (!address[2] & ((address[1] & ((address[3]) # (!address[0]))) # (!address[1] & (address[3] & !address[0]))))

	.clk(gnd),
	.dataa(address[2]),
	.datab(address[1]),
	.datac(address[3]),
	.datad(address[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_2|Mux4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_2|Mux4~0 .lut_mask = "62d4";
defparam \ROM_RAM_1|SROM_2|Mux4~0 .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_2|Mux4~0 .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_2|Mux4~0 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_2|Mux4~0 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_2|Mux4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y22_N7
cyclone_lcell \ROM_RAM_1|SROM_2|Mux4~2 (
// Equation(s):
// \ROM_RAM_1|SROM_2|Mux4~2_combout  = (!address[5] & ((address[4] & ((\ROM_RAM_1|SROM_2|Mux4~0_combout ))) # (!address[4] & (\ROM_RAM_1|SROM_2|Mux4~1_combout ))))

	.clk(gnd),
	.dataa(address[5]),
	.datab(address[4]),
	.datac(\ROM_RAM_1|SROM_2|Mux4~1_combout ),
	.datad(\ROM_RAM_1|SROM_2|Mux4~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_2|Mux4~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_2|Mux4~2 .lut_mask = "5410";
defparam \ROM_RAM_1|SROM_2|Mux4~2 .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_2|Mux4~2 .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_2|Mux4~2 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_2|Mux4~2 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_2|Mux4~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y22_N8
cyclone_lcell \ROM_RAM_1|SROM_2|data_out[3] (
// Equation(s):
// \ROM_RAM_1|SROM_2|data_out [3] = ((GLOBAL(\ROM_RAM_1|decoder|Decoder0~2_combout ) & ((\ROM_RAM_1|SROM_2|data_out [3]))) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~2_combout ) & (\ROM_RAM_1|SROM_2|Mux4~2_combout )))

	.clk(gnd),
	.dataa(\ROM_RAM_1|SROM_2|Mux4~2_combout ),
	.datab(vcc),
	.datac(\ROM_RAM_1|SROM_2|data_out [3]),
	.datad(\ROM_RAM_1|decoder|Decoder0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_2|data_out [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_2|data_out[3] .lut_mask = "f0aa";
defparam \ROM_RAM_1|SROM_2|data_out[3] .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_2|data_out[3] .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_2|data_out[3] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_2|data_out[3] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_2|data_out[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y22_N0
cyclone_lcell \ROM_RAM_1|SRAM_2|dataout[3] (
// Equation(s):
// \ROM_RAM_1|SRAM_2|dataout [3] = ((GLOBAL(\ROM_RAM_1|decoder|Decoder0~0_combout ) & (\ROM_RAM_1|SRAM_1|mem~3_combout )) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~0_combout ) & ((\ROM_RAM_1|SRAM_2|dataout [3]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ROM_RAM_1|decoder|Decoder0~0_combout ),
	.datac(\ROM_RAM_1|SRAM_1|mem~3_combout ),
	.datad(\ROM_RAM_1|SRAM_2|dataout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_2|dataout [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_2|dataout[3] .lut_mask = "f3c0";
defparam \ROM_RAM_1|SRAM_2|dataout[3] .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_2|dataout[3] .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_2|dataout[3] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_2|dataout[3] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_2|dataout[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y22_N2
cyclone_lcell \ROM_RAM_1|Mux3~0 (
// Equation(s):
// \ROM_RAM_1|Mux3~0_combout  = (address[7] & ((address[6]) # ((\ROM_RAM_1|SRAM_2|dataout [3])))) # (!address[7] & (!address[6] & (\ROM_RAM_1|SROM_2|data_out [3])))

	.clk(gnd),
	.dataa(address[7]),
	.datab(address[6]),
	.datac(\ROM_RAM_1|SROM_2|data_out [3]),
	.datad(\ROM_RAM_1|SRAM_2|dataout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|Mux3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|Mux3~0 .lut_mask = "ba98";
defparam \ROM_RAM_1|Mux3~0 .operation_mode = "normal";
defparam \ROM_RAM_1|Mux3~0 .output_mode = "comb_only";
defparam \ROM_RAM_1|Mux3~0 .register_cascade_mode = "off";
defparam \ROM_RAM_1|Mux3~0 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|Mux3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y22_N3
cyclone_lcell \ROM_RAM_1|Mux3~1 (
// Equation(s):
// \ROM_RAM_1|Mux3~1_combout  = (address[6] & ((\ROM_RAM_1|Mux3~0_combout  & ((\ROM_RAM_1|SRAM_3|dataout [3]))) # (!\ROM_RAM_1|Mux3~0_combout  & (\ROM_RAM_1|SRAM_1|dataout [3])))) # (!address[6] & (((\ROM_RAM_1|Mux3~0_combout ))))

	.clk(gnd),
	.dataa(\ROM_RAM_1|SRAM_1|dataout [3]),
	.datab(address[6]),
	.datac(\ROM_RAM_1|SRAM_3|dataout [3]),
	.datad(\ROM_RAM_1|Mux3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|Mux3~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|Mux3~1 .lut_mask = "f388";
defparam \ROM_RAM_1|Mux3~1 .operation_mode = "normal";
defparam \ROM_RAM_1|Mux3~1 .output_mode = "comb_only";
defparam \ROM_RAM_1|Mux3~1 .register_cascade_mode = "off";
defparam \ROM_RAM_1|Mux3~1 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|Mux3~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y22_N1
cyclone_lcell \inst[3] (
// Equation(s):
// \inst~5  = (\LessThan0~10_combout  & ((\sign~2_combout  & ((\ROM_RAM_1|Mux3~1_combout ))) # (!\sign~2_combout  & (inst[3])))) # (!\LessThan0~10_combout  & (((inst[3]))))

	.clk(\clk~combout ),
	.dataa(\LessThan0~10_combout ),
	.datab(\sign~2_combout ),
	.datac(vcc),
	.datad(\ROM_RAM_1|Mux3~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\clr~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst~5 ),
	.regout(inst[3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst[3] .lut_mask = "f870";
defparam \inst[3] .operation_mode = "normal";
defparam \inst[3] .output_mode = "comb_only";
defparam \inst[3] .register_cascade_mode = "off";
defparam \inst[3] .sum_lutc_input = "qfbk";
defparam \inst[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y20_N1
cyclone_lcell \ROM_RAM_1|SRAM_1|mem~6 (
// Equation(s):
// \ROM_RAM_1|SRAM_1|mem~6_combout  = (!address[3] & (address[2] $ (((address[1]) # (address[0])))))

	.clk(gnd),
	.dataa(address[1]),
	.datab(address[3]),
	.datac(address[0]),
	.datad(address[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_1|mem~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_1|mem~6 .lut_mask = "0132";
defparam \ROM_RAM_1|SRAM_1|mem~6 .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_1|mem~6 .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_1|mem~6 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_1|mem~6 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_1|mem~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y20_N3
cyclone_lcell \ROM_RAM_1|SRAM_1|mem~7 (
// Equation(s):
// \ROM_RAM_1|SRAM_1|mem~7_combout  = ((!address[5] & (!address[4] & \ROM_RAM_1|SRAM_1|mem~6_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(address[5]),
	.datac(address[4]),
	.datad(\ROM_RAM_1|SRAM_1|mem~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_1|mem~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_1|mem~7 .lut_mask = "0300";
defparam \ROM_RAM_1|SRAM_1|mem~7 .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_1|mem~7 .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_1|mem~7 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_1|mem~7 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_1|mem~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y20_N0
cyclone_lcell \ROM_RAM_1|SRAM_1|dataout[1] (
// Equation(s):
// \ROM_RAM_1|SRAM_1|dataout [1] = ((GLOBAL(\ROM_RAM_1|decoder|Decoder0~1_combout ) & (\ROM_RAM_1|SRAM_1|mem~7_combout )) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~1_combout ) & ((\ROM_RAM_1|SRAM_1|dataout [1]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ROM_RAM_1|SRAM_1|mem~7_combout ),
	.datac(\ROM_RAM_1|SRAM_1|dataout [1]),
	.datad(\ROM_RAM_1|decoder|Decoder0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_1|dataout [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_1|dataout[1] .lut_mask = "ccf0";
defparam \ROM_RAM_1|SRAM_1|dataout[1] .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_1|dataout[1] .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_1|dataout[1] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_1|dataout[1] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_1|dataout[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y20_N2
cyclone_lcell \ROM_RAM_1|SRAM_3|dataout[1] (
// Equation(s):
// \ROM_RAM_1|SRAM_3|dataout [1] = ((GLOBAL(\ROM_RAM_1|decoder|Decoder0~3_combout ) & ((\ROM_RAM_1|SRAM_1|mem~7_combout ))) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~3_combout ) & (\ROM_RAM_1|SRAM_3|dataout [1])))

	.clk(gnd),
	.dataa(\ROM_RAM_1|SRAM_3|dataout [1]),
	.datab(vcc),
	.datac(\ROM_RAM_1|decoder|Decoder0~3_combout ),
	.datad(\ROM_RAM_1|SRAM_1|mem~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_3|dataout [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_3|dataout[1] .lut_mask = "fa0a";
defparam \ROM_RAM_1|SRAM_3|dataout[1] .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_3|dataout[1] .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_3|dataout[1] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_3|dataout[1] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_3|dataout[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y20_N4
cyclone_lcell \ROM_RAM_1|SRAM_2|dataout[1] (
// Equation(s):
// \ROM_RAM_1|SRAM_2|dataout [1] = ((GLOBAL(\ROM_RAM_1|decoder|Decoder0~0_combout ) & ((\ROM_RAM_1|SRAM_1|mem~7_combout ))) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~0_combout ) & (\ROM_RAM_1|SRAM_2|dataout [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ROM_RAM_1|SRAM_2|dataout [1]),
	.datac(\ROM_RAM_1|decoder|Decoder0~0_combout ),
	.datad(\ROM_RAM_1|SRAM_1|mem~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_2|dataout [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_2|dataout[1] .lut_mask = "fc0c";
defparam \ROM_RAM_1|SRAM_2|dataout[1] .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_2|dataout[1] .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_2|dataout[1] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_2|dataout[1] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_2|dataout[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y20_N2
cyclone_lcell \ROM_RAM_1|SROM_2|Mux6~0 (
// Equation(s):
// \ROM_RAM_1|SROM_2|Mux6~0_combout  = (address[0] & (((address[2] & !address[4])))) # (!address[0] & (!address[3] & (!address[2] & address[4])))

	.clk(gnd),
	.dataa(address[3]),
	.datab(address[0]),
	.datac(address[2]),
	.datad(address[4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_2|Mux6~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_2|Mux6~0 .lut_mask = "01c0";
defparam \ROM_RAM_1|SROM_2|Mux6~0 .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_2|Mux6~0 .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_2|Mux6~0 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_2|Mux6~0 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_2|Mux6~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y20_N2
cyclone_lcell \ROM_RAM_1|SROM_2|Mux6~1 (
// Equation(s):
// \ROM_RAM_1|SROM_2|Mux6~1_combout  = ((!address[5] & (!address[1] & \ROM_RAM_1|SROM_2|Mux6~0_combout ))) # (!\ROM_RAM_1|SROM_2|Mux7~4_combout )

	.clk(gnd),
	.dataa(address[5]),
	.datab(address[1]),
	.datac(\ROM_RAM_1|SROM_2|Mux6~0_combout ),
	.datad(\ROM_RAM_1|SROM_2|Mux7~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_2|Mux6~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_2|Mux6~1 .lut_mask = "10ff";
defparam \ROM_RAM_1|SROM_2|Mux6~1 .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_2|Mux6~1 .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_2|Mux6~1 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_2|Mux6~1 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_2|Mux6~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X26_Y20_N8
cyclone_lcell \ROM_RAM_1|SROM_2|data_out[1] (
// Equation(s):
// \ROM_RAM_1|SROM_2|data_out [1] = ((GLOBAL(\ROM_RAM_1|decoder|Decoder0~2_combout ) & (\ROM_RAM_1|SROM_2|data_out [1])) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~2_combout ) & ((\ROM_RAM_1|SROM_2|Mux6~1_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ROM_RAM_1|SROM_2|data_out [1]),
	.datac(\ROM_RAM_1|SROM_2|Mux6~1_combout ),
	.datad(\ROM_RAM_1|decoder|Decoder0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_2|data_out [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_2|data_out[1] .lut_mask = "ccf0";
defparam \ROM_RAM_1|SROM_2|data_out[1] .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_2|data_out[1] .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_2|data_out[1] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_2|data_out[1] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_2|data_out[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y20_N7
cyclone_lcell \ROM_RAM_1|Mux1~0 (
// Equation(s):
// \ROM_RAM_1|Mux1~0_combout  = (address[6] & (address[7])) # (!address[6] & ((address[7] & (\ROM_RAM_1|SRAM_2|dataout [1])) # (!address[7] & ((\ROM_RAM_1|SROM_2|data_out [1])))))

	.clk(gnd),
	.dataa(address[6]),
	.datab(address[7]),
	.datac(\ROM_RAM_1|SRAM_2|dataout [1]),
	.datad(\ROM_RAM_1|SROM_2|data_out [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|Mux1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|Mux1~0 .lut_mask = "d9c8";
defparam \ROM_RAM_1|Mux1~0 .operation_mode = "normal";
defparam \ROM_RAM_1|Mux1~0 .output_mode = "comb_only";
defparam \ROM_RAM_1|Mux1~0 .register_cascade_mode = "off";
defparam \ROM_RAM_1|Mux1~0 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|Mux1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y20_N8
cyclone_lcell \ROM_RAM_1|Mux1~1 (
// Equation(s):
// \ROM_RAM_1|Mux1~1_combout  = (address[6] & ((\ROM_RAM_1|Mux1~0_combout  & ((\ROM_RAM_1|SRAM_3|dataout [1]))) # (!\ROM_RAM_1|Mux1~0_combout  & (\ROM_RAM_1|SRAM_1|dataout [1])))) # (!address[6] & (((\ROM_RAM_1|Mux1~0_combout ))))

	.clk(gnd),
	.dataa(address[6]),
	.datab(\ROM_RAM_1|SRAM_1|dataout [1]),
	.datac(\ROM_RAM_1|SRAM_3|dataout [1]),
	.datad(\ROM_RAM_1|Mux1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|Mux1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|Mux1~1 .lut_mask = "f588";
defparam \ROM_RAM_1|Mux1~1 .operation_mode = "normal";
defparam \ROM_RAM_1|Mux1~1 .output_mode = "comb_only";
defparam \ROM_RAM_1|Mux1~1 .register_cascade_mode = "off";
defparam \ROM_RAM_1|Mux1~1 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|Mux1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y20_N9
cyclone_lcell \inst[17] (
// Equation(s):
// \inst~18  = (\sign~3_combout  & ((\LessThan0~10_combout  & ((\ROM_RAM_1|Mux1~1_combout ))) # (!\LessThan0~10_combout  & (inst[17])))) # (!\sign~3_combout  & (((inst[17]))))

	.clk(\clk~combout ),
	.dataa(\sign~3_combout ),
	.datab(\LessThan0~10_combout ),
	.datac(vcc),
	.datad(\ROM_RAM_1|Mux1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\clr~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst~18 ),
	.regout(inst[17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst[17] .lut_mask = "f870";
defparam \inst[17] .operation_mode = "normal";
defparam \inst[17] .output_mode = "comb_only";
defparam \inst[17] .register_cascade_mode = "off";
defparam \inst[17] .sum_lutc_input = "qfbk";
defparam \inst[17] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y19_N4
cyclone_lcell \register_index[3]~1 (
// Equation(s):
// \register_index[3]~1_combout  = (\register_index[3]~0_combout  & (\inst~18  & (!\inst~19 ))) # (!\register_index[3]~0_combout  & (((\inst~1 ))))

	.clk(gnd),
	.dataa(\inst~18 ),
	.datab(\inst~19 ),
	.datac(\inst~1 ),
	.datad(\register_index[3]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\register_index[3]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \register_index[3]~1 .lut_mask = "22f0";
defparam \register_index[3]~1 .operation_mode = "normal";
defparam \register_index[3]~1 .output_mode = "comb_only";
defparam \register_index[3]~1 .register_cascade_mode = "off";
defparam \register_index[3]~1 .sum_lutc_input = "datac";
defparam \register_index[3]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y22_N3
cyclone_lcell \inst[7] (
// Equation(s):
// \inst~9  = (\LessThan0~10_combout  & ((\sign~2_combout  & ((\ROM_RAM_1|Mux7~1_combout ))) # (!\sign~2_combout  & (inst[7])))) # (!\LessThan0~10_combout  & (((inst[7]))))

	.clk(\clk~combout ),
	.dataa(\LessThan0~10_combout ),
	.datab(\sign~2_combout ),
	.datac(vcc),
	.datad(\ROM_RAM_1|Mux7~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\clr~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst~9 ),
	.regout(inst[7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst[7] .lut_mask = "f870";
defparam \inst[7] .operation_mode = "normal";
defparam \inst[7] .output_mode = "comb_only";
defparam \inst[7] .register_cascade_mode = "off";
defparam \inst[7] .sum_lutc_input = "qfbk";
defparam \inst[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y19_N0
cyclone_lcell \register_index~9 (
// Equation(s):
// \register_index~9_combout  = (\register_index[3]~0_combout  & ((\register_index[3]~1_combout  & ((\inst~9 ))) # (!\register_index[3]~1_combout  & (\inst~5 )))) # (!\register_index[3]~0_combout  & (((\register_index[3]~1_combout ))))

	.clk(gnd),
	.dataa(\inst~5 ),
	.datab(\register_index[3]~0_combout ),
	.datac(\register_index[3]~1_combout ),
	.datad(\inst~9 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\register_index~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \register_index~9 .lut_mask = "f838";
defparam \register_index~9 .operation_mode = "normal";
defparam \register_index~9 .output_mode = "comb_only";
defparam \register_index~9 .register_cascade_mode = "off";
defparam \register_index~9 .sum_lutc_input = "datac";
defparam \register_index~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y19_N9
cyclone_lcell \register_index[0]~4 (
// Equation(s):
// \register_index[0]~4_combout  = (!\clr~combout  & ((\register_index[3]~0_combout ) # ((\always0~10_combout  & !\inst~2 ))))

	.clk(gnd),
	.dataa(\always0~10_combout ),
	.datab(\clr~combout ),
	.datac(\inst~2 ),
	.datad(\register_index[3]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\register_index[0]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \register_index[0]~4 .lut_mask = "3302";
defparam \register_index[0]~4 .operation_mode = "normal";
defparam \register_index[0]~4 .output_mode = "comb_only";
defparam \register_index[0]~4 .register_cascade_mode = "off";
defparam \register_index[0]~4 .sum_lutc_input = "datac";
defparam \register_index[0]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y19_N1
cyclone_lcell \register_index[3] (
// Equation(s):
// register_index[3] = DFFEAS((\register_index[3]~0_combout  & (((\register_index~9_combout )))) # (!\register_index[3]~0_combout  & ((\register_index~9_combout  & (\inst~25 )) # (!\register_index~9_combout  & ((\inst~23 ))))), GLOBAL(\clk~combout ), VCC, , 
// \register_index[0]~4_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\inst~25 ),
	.datab(\register_index[3]~0_combout ),
	.datac(\inst~23 ),
	.datad(\register_index~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_index[0]~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(register_index[3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \register_index[3] .lut_mask = "ee30";
defparam \register_index[3] .operation_mode = "normal";
defparam \register_index[3] .output_mode = "reg_only";
defparam \register_index[3] .register_cascade_mode = "off";
defparam \register_index[3] .sum_lutc_input = "datac";
defparam \register_index[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y18_N7
cyclone_lcell \ROM_RAM_1|SRAM_1|mem~8 (
// Equation(s):
// \ROM_RAM_1|SRAM_1|mem~8_combout  = (address[3]) # ((address[0] & ((address[2]) # (!address[1]))) # (!address[0] & (address[2] & !address[1])))

	.clk(gnd),
	.dataa(address[0]),
	.datab(address[3]),
	.datac(address[2]),
	.datad(address[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_1|mem~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_1|mem~8 .lut_mask = "ecfe";
defparam \ROM_RAM_1|SRAM_1|mem~8 .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_1|mem~8 .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_1|mem~8 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_1|mem~8 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_1|mem~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y18_N8
cyclone_lcell \ROM_RAM_1|SRAM_1|mem~9 (
// Equation(s):
// \ROM_RAM_1|SRAM_1|mem~9_combout  = ((address[5]) # ((address[4]) # (\ROM_RAM_1|SRAM_1|mem~8_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(address[5]),
	.datac(address[4]),
	.datad(\ROM_RAM_1|SRAM_1|mem~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_1|mem~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_1|mem~9 .lut_mask = "fffc";
defparam \ROM_RAM_1|SRAM_1|mem~9 .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_1|mem~9 .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_1|mem~9 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_1|mem~9 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_1|mem~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y18_N0
cyclone_lcell \ROM_RAM_1|SRAM_2|dataout[4] (
// Equation(s):
// \ROM_RAM_1|SRAM_2|dataout [4] = (GLOBAL(\ROM_RAM_1|decoder|Decoder0~0_combout ) & (((!\ROM_RAM_1|SRAM_1|mem~9_combout )))) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~0_combout ) & (((\ROM_RAM_1|SRAM_2|dataout [4]))))

	.clk(gnd),
	.dataa(\ROM_RAM_1|decoder|Decoder0~0_combout ),
	.datab(vcc),
	.datac(\ROM_RAM_1|SRAM_1|mem~9_combout ),
	.datad(\ROM_RAM_1|SRAM_2|dataout [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_2|dataout [4]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_2|dataout[4] .lut_mask = "5f0a";
defparam \ROM_RAM_1|SRAM_2|dataout[4] .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_2|dataout[4] .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_2|dataout[4] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_2|dataout[4] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_2|dataout[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y18_N9
cyclone_lcell \ROM_RAM_1|SRAM_3|dataout[4] (
// Equation(s):
// \ROM_RAM_1|SRAM_3|dataout [4] = ((GLOBAL(\ROM_RAM_1|decoder|Decoder0~3_combout ) & (!\ROM_RAM_1|SRAM_1|mem~9_combout )) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~3_combout ) & ((\ROM_RAM_1|SRAM_3|dataout [4]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ROM_RAM_1|SRAM_1|mem~9_combout ),
	.datac(\ROM_RAM_1|SRAM_3|dataout [4]),
	.datad(\ROM_RAM_1|decoder|Decoder0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_3|dataout [4]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_3|dataout[4] .lut_mask = "33f0";
defparam \ROM_RAM_1|SRAM_3|dataout[4] .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_3|dataout[4] .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_3|dataout[4] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_3|dataout[4] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_3|dataout[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y20_N3
cyclone_lcell \ROM_RAM_1|SROM_2|Mux3~0 (
// Equation(s):
// \ROM_RAM_1|SROM_2|Mux3~0_combout  = (address[2] & ((address[1] & (!address[3] & address[4])) # (!address[1] & ((address[4]) # (!address[3]))))) # (!address[2] & (address[4] $ (((address[1]) # (address[3])))))

	.clk(gnd),
	.dataa(address[1]),
	.datab(address[2]),
	.datac(address[3]),
	.datad(address[4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_2|Mux3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_2|Mux3~0 .lut_mask = "4d36";
defparam \ROM_RAM_1|SROM_2|Mux3~0 .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_2|Mux3~0 .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_2|Mux3~0 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_2|Mux3~0 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_2|Mux3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y20_N6
cyclone_lcell \ROM_RAM_1|SROM_2|Mux3~1 (
// Equation(s):
// \ROM_RAM_1|SROM_2|Mux3~1_combout  = (address[0] & (\ROM_RAM_1|SROM_2|Mux7~2_combout  & ((address[4])))) # (!address[0] & (((!\ROM_RAM_1|SROM_2|Mux3~0_combout ))))

	.clk(gnd),
	.dataa(\ROM_RAM_1|SROM_2|Mux7~2_combout ),
	.datab(\ROM_RAM_1|SROM_2|Mux3~0_combout ),
	.datac(address[0]),
	.datad(address[4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_2|Mux3~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_2|Mux3~1 .lut_mask = "a303";
defparam \ROM_RAM_1|SROM_2|Mux3~1 .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_2|Mux3~1 .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_2|Mux3~1 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_2|Mux3~1 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_2|Mux3~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y20_N5
cyclone_lcell \ROM_RAM_1|SROM_2|Mux3~2 (
// Equation(s):
// \ROM_RAM_1|SROM_2|Mux3~2_combout  = ((\ROM_RAM_1|SROM_2|Mux7~3_combout ) # ((!address[5] & \ROM_RAM_1|SROM_2|Mux3~1_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(address[5]),
	.datac(\ROM_RAM_1|SROM_2|Mux7~3_combout ),
	.datad(\ROM_RAM_1|SROM_2|Mux3~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_2|Mux3~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_2|Mux3~2 .lut_mask = "f3f0";
defparam \ROM_RAM_1|SROM_2|Mux3~2 .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_2|Mux3~2 .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_2|Mux3~2 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_2|Mux3~2 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_2|Mux3~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y20_N7
cyclone_lcell \ROM_RAM_1|SROM_2|data_out[4] (
// Equation(s):
// \ROM_RAM_1|SROM_2|data_out [4] = ((GLOBAL(\ROM_RAM_1|decoder|Decoder0~2_combout ) & (\ROM_RAM_1|SROM_2|data_out [4])) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~2_combout ) & ((\ROM_RAM_1|SROM_2|Mux3~2_combout ))))

	.clk(gnd),
	.dataa(\ROM_RAM_1|SROM_2|data_out [4]),
	.datab(\ROM_RAM_1|SROM_2|Mux3~2_combout ),
	.datac(vcc),
	.datad(\ROM_RAM_1|decoder|Decoder0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_2|data_out [4]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_2|data_out[4] .lut_mask = "aacc";
defparam \ROM_RAM_1|SROM_2|data_out[4] .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_2|data_out[4] .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_2|data_out[4] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_2|data_out[4] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_2|data_out[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y18_N6
cyclone_lcell \ROM_RAM_1|SRAM_1|dataout[4] (
// Equation(s):
// \ROM_RAM_1|SRAM_1|dataout [4] = (GLOBAL(\ROM_RAM_1|decoder|Decoder0~1_combout ) & (((!\ROM_RAM_1|SRAM_1|mem~9_combout )))) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~1_combout ) & (((\ROM_RAM_1|SRAM_1|dataout [4]))))

	.clk(gnd),
	.dataa(\ROM_RAM_1|decoder|Decoder0~1_combout ),
	.datab(vcc),
	.datac(\ROM_RAM_1|SRAM_1|mem~9_combout ),
	.datad(\ROM_RAM_1|SRAM_1|dataout [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_1|dataout [4]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_1|dataout[4] .lut_mask = "5f0a";
defparam \ROM_RAM_1|SRAM_1|dataout[4] .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_1|dataout[4] .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_1|dataout[4] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_1|dataout[4] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_1|dataout[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y18_N2
cyclone_lcell \ROM_RAM_1|Mux4~0 (
// Equation(s):
// \ROM_RAM_1|Mux4~0_combout  = (address[6] & ((address[7]) # ((\ROM_RAM_1|SRAM_1|dataout [4])))) # (!address[6] & (!address[7] & (\ROM_RAM_1|SROM_2|data_out [4])))

	.clk(gnd),
	.dataa(address[6]),
	.datab(address[7]),
	.datac(\ROM_RAM_1|SROM_2|data_out [4]),
	.datad(\ROM_RAM_1|SRAM_1|dataout [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|Mux4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|Mux4~0 .lut_mask = "ba98";
defparam \ROM_RAM_1|Mux4~0 .operation_mode = "normal";
defparam \ROM_RAM_1|Mux4~0 .output_mode = "comb_only";
defparam \ROM_RAM_1|Mux4~0 .register_cascade_mode = "off";
defparam \ROM_RAM_1|Mux4~0 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|Mux4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y18_N3
cyclone_lcell \ROM_RAM_1|Mux4~1 (
// Equation(s):
// \ROM_RAM_1|Mux4~1_combout  = (address[7] & ((\ROM_RAM_1|Mux4~0_combout  & ((\ROM_RAM_1|SRAM_3|dataout [4]))) # (!\ROM_RAM_1|Mux4~0_combout  & (\ROM_RAM_1|SRAM_2|dataout [4])))) # (!address[7] & (((\ROM_RAM_1|Mux4~0_combout ))))

	.clk(gnd),
	.dataa(address[7]),
	.datab(\ROM_RAM_1|SRAM_2|dataout [4]),
	.datac(\ROM_RAM_1|SRAM_3|dataout [4]),
	.datad(\ROM_RAM_1|Mux4~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|Mux4~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|Mux4~1 .lut_mask = "f588";
defparam \ROM_RAM_1|Mux4~1 .operation_mode = "normal";
defparam \ROM_RAM_1|Mux4~1 .output_mode = "comb_only";
defparam \ROM_RAM_1|Mux4~1 .register_cascade_mode = "off";
defparam \ROM_RAM_1|Mux4~1 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|Mux4~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y18_N1
cyclone_lcell \inst[4] (
// Equation(s):
// \inst~6  = (\LessThan0~10_combout  & ((\sign~2_combout  & (\ROM_RAM_1|Mux4~1_combout )) # (!\sign~2_combout  & ((inst[4]))))) # (!\LessThan0~10_combout  & (((inst[4]))))

	.clk(\clk~combout ),
	.dataa(\LessThan0~10_combout ),
	.datab(\ROM_RAM_1|Mux4~1_combout ),
	.datac(vcc),
	.datad(\sign~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\clr~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst~6 ),
	.regout(inst[4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst[4] .lut_mask = "d8f0";
defparam \inst[4] .operation_mode = "normal";
defparam \inst[4] .output_mode = "comb_only";
defparam \inst[4] .register_cascade_mode = "off";
defparam \inst[4] .sum_lutc_input = "qfbk";
defparam \inst[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y18_N4
cyclone_lcell \inst[20] (
// Equation(s):
// \inst~21  = (\LessThan0~10_combout  & ((\sign~3_combout  & ((\ROM_RAM_1|Mux4~1_combout ))) # (!\sign~3_combout  & (inst[20])))) # (!\LessThan0~10_combout  & (((inst[20]))))

	.clk(\clk~combout ),
	.dataa(\LessThan0~10_combout ),
	.datab(\sign~3_combout ),
	.datac(vcc),
	.datad(\ROM_RAM_1|Mux4~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\clr~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst~21 ),
	.regout(inst[20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst[20] .lut_mask = "f870";
defparam \inst[20] .operation_mode = "normal";
defparam \inst[20] .output_mode = "comb_only";
defparam \inst[20] .register_cascade_mode = "off";
defparam \inst[20] .sum_lutc_input = "qfbk";
defparam \inst[20] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y19_N7
cyclone_lcell \inst[0] (
// Equation(s):
// \inst~0  = (\sign~2_combout  & ((\LessThan0~10_combout  & ((\ROM_RAM_1|Mux0~1_combout ))) # (!\LessThan0~10_combout  & (inst[0])))) # (!\sign~2_combout  & (((inst[0]))))

	.clk(\clk~combout ),
	.dataa(\sign~2_combout ),
	.datab(\LessThan0~10_combout ),
	.datac(vcc),
	.datad(\ROM_RAM_1|Mux0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\clr~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst~0 ),
	.regout(inst[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst[0] .lut_mask = "f870";
defparam \inst[0] .operation_mode = "normal";
defparam \inst[0] .output_mode = "comb_only";
defparam \inst[0] .register_cascade_mode = "off";
defparam \inst[0] .sum_lutc_input = "qfbk";
defparam \inst[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y19_N8
cyclone_lcell \inst[18] (
// Equation(s):
// \inst~20  = (\sign~3_combout  & ((\LessThan0~10_combout  & ((\ROM_RAM_1|Mux2~1_combout ))) # (!\LessThan0~10_combout  & (inst[18])))) # (!\sign~3_combout  & (((inst[18]))))

	.clk(\clk~combout ),
	.dataa(\sign~3_combout ),
	.datab(\LessThan0~10_combout ),
	.datac(vcc),
	.datad(\ROM_RAM_1|Mux2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\clr~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst~20 ),
	.regout(inst[18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst[18] .lut_mask = "f870";
defparam \inst[18] .operation_mode = "normal";
defparam \inst[18] .output_mode = "comb_only";
defparam \inst[18] .register_cascade_mode = "off";
defparam \inst[18] .sum_lutc_input = "qfbk";
defparam \inst[18] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y19_N0
cyclone_lcell \register_index~2 (
// Equation(s):
// \register_index~2_combout  = (\register_index[3]~0_combout  & (\inst~0  & ((!\register_index[3]~1_combout )))) # (!\register_index[3]~0_combout  & (((\inst~20 ) # (\register_index[3]~1_combout ))))

	.clk(gnd),
	.dataa(\inst~0 ),
	.datab(\register_index[3]~0_combout ),
	.datac(\inst~20 ),
	.datad(\register_index[3]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\register_index~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \register_index~2 .lut_mask = "33b8";
defparam \register_index~2 .operation_mode = "normal";
defparam \register_index~2 .output_mode = "comb_only";
defparam \register_index~2 .register_cascade_mode = "off";
defparam \register_index~2 .sum_lutc_input = "datac";
defparam \register_index~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y19_N1
cyclone_lcell \register_index[0] (
// Equation(s):
// register_index[0] = DFFEAS((\register_index[3]~1_combout  & ((\register_index~2_combout  & ((\inst~21 ))) # (!\register_index~2_combout  & (\inst~6 )))) # (!\register_index[3]~1_combout  & (((\register_index~2_combout )))), GLOBAL(\clk~combout ), VCC, , 
// \register_index[0]~4_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\inst~6 ),
	.datab(\inst~21 ),
	.datac(\register_index[3]~1_combout ),
	.datad(\register_index~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_index[0]~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(register_index[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \register_index[0] .lut_mask = "cfa0";
defparam \register_index[0] .operation_mode = "normal";
defparam \register_index[0] .output_mode = "reg_only";
defparam \register_index[0] .register_cascade_mode = "off";
defparam \register_index[0] .sum_lutc_input = "datac";
defparam \register_index[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y17_N2
cyclone_lcell \register_1|mem~1 (
// Equation(s):
// \register_1|mem~1_combout  = ((!register_index[3] & (register_index[1] $ (register_index[0]))))

	.clk(gnd),
	.dataa(register_index[1]),
	.datab(vcc),
	.datac(register_index[3]),
	.datad(register_index[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\register_1|mem~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \register_1|mem~1 .lut_mask = "050a";
defparam \register_1|mem~1 .operation_mode = "normal";
defparam \register_1|mem~1 .output_mode = "comb_only";
defparam \register_1|mem~1 .register_cascade_mode = "off";
defparam \register_1|mem~1 .sum_lutc_input = "datac";
defparam \register_1|mem~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y20_N5
cyclone_lcell \ROM_RAM_1|SROM_2|Mux1~1 (
// Equation(s):
// \ROM_RAM_1|SROM_2|Mux1~1_combout  = (address[2]) # ((address[3]) # ((address[1] & address[0])))

	.clk(gnd),
	.dataa(address[2]),
	.datab(address[1]),
	.datac(address[3]),
	.datad(address[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_2|Mux1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_2|Mux1~1 .lut_mask = "fefa";
defparam \ROM_RAM_1|SROM_2|Mux1~1 .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_2|Mux1~1 .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_2|Mux1~1 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_2|Mux1~1 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_2|Mux1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y20_N3
cyclone_lcell \ROM_RAM_1|SRAM_1|mem~16 (
// Equation(s):
// \ROM_RAM_1|SRAM_1|mem~16_combout  = (address[4]) # (((address[5]) # (\ROM_RAM_1|SROM_2|Mux1~1_combout )))

	.clk(gnd),
	.dataa(address[4]),
	.datab(vcc),
	.datac(address[5]),
	.datad(\ROM_RAM_1|SROM_2|Mux1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_1|mem~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_1|mem~16 .lut_mask = "fffa";
defparam \ROM_RAM_1|SRAM_1|mem~16 .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_1|mem~16 .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_1|mem~16 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_1|mem~16 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_1|mem~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y20_N2
cyclone_lcell \ROM_RAM_1|SRAM_1|dataout[9] (
// Equation(s):
// \ROM_RAM_1|SRAM_1|dataout [9] = ((GLOBAL(\ROM_RAM_1|decoder|Decoder0~1_combout ) & (!\ROM_RAM_1|SRAM_1|mem~16_combout )) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~1_combout ) & ((\ROM_RAM_1|SRAM_1|dataout [9]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ROM_RAM_1|SRAM_1|mem~16_combout ),
	.datac(\ROM_RAM_1|SRAM_1|dataout [9]),
	.datad(\ROM_RAM_1|decoder|Decoder0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_1|dataout [9]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_1|dataout[9] .lut_mask = "33f0";
defparam \ROM_RAM_1|SRAM_1|dataout[9] .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_1|dataout[9] .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_1|dataout[9] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_1|dataout[9] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_1|dataout[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y21_N7
cyclone_lcell \ROM_RAM_1|SRAM_3|dataout[9] (
// Equation(s):
// \ROM_RAM_1|SRAM_3|dataout [9] = ((GLOBAL(\ROM_RAM_1|decoder|Decoder0~3_combout ) & ((!\ROM_RAM_1|SRAM_1|mem~16_combout ))) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~3_combout ) & (\ROM_RAM_1|SRAM_3|dataout [9])))

	.clk(gnd),
	.dataa(\ROM_RAM_1|SRAM_3|dataout [9]),
	.datab(vcc),
	.datac(\ROM_RAM_1|decoder|Decoder0~3_combout ),
	.datad(\ROM_RAM_1|SRAM_1|mem~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_3|dataout [9]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_3|dataout[9] .lut_mask = "0afa";
defparam \ROM_RAM_1|SRAM_3|dataout[9] .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_3|dataout[9] .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_3|dataout[9] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_3|dataout[9] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_3|dataout[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y20_N9
cyclone_lcell \ROM_RAM_1|SRAM_2|dataout[9] (
// Equation(s):
// \ROM_RAM_1|SRAM_2|dataout [9] = ((GLOBAL(\ROM_RAM_1|decoder|Decoder0~0_combout ) & ((!\ROM_RAM_1|SRAM_1|mem~16_combout ))) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~0_combout ) & (\ROM_RAM_1|SRAM_2|dataout [9])))

	.clk(gnd),
	.dataa(\ROM_RAM_1|SRAM_2|dataout [9]),
	.datab(vcc),
	.datac(\ROM_RAM_1|decoder|Decoder0~0_combout ),
	.datad(\ROM_RAM_1|SRAM_1|mem~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_2|dataout [9]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_2|dataout[9] .lut_mask = "0afa";
defparam \ROM_RAM_1|SRAM_2|dataout[9] .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_2|dataout[9] .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_2|dataout[9] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_2|dataout[9] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_2|dataout[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y21_N6
cyclone_lcell \ROM_RAM_1|SROM_2|Mux7~6 (
// Equation(s):
// \ROM_RAM_1|SROM_2|Mux7~6_combout  = (address[3] & (!address[2] & ((\ROM_RAM_1|SROM_2|Mux7~1_combout ))))

	.clk(gnd),
	.dataa(address[3]),
	.datab(address[2]),
	.datac(vcc),
	.datad(\ROM_RAM_1|SROM_2|Mux7~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_2|Mux7~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_2|Mux7~6 .lut_mask = "2200";
defparam \ROM_RAM_1|SROM_2|Mux7~6 .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_2|Mux7~6 .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_2|Mux7~6 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_2|Mux7~6 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_2|Mux7~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y21_N8
cyclone_lcell \ROM_RAM_1|SROM_1|data_out[1] (
// Equation(s):
// \ROM_RAM_1|SROM_1|data_out [1] = (GLOBAL(\ROM_RAM_1|decoder|Decoder0~2_combout ) & (((\ROM_RAM_1|SROM_1|data_out [1])))) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~2_combout ) & (((\ROM_RAM_1|SROM_2|Mux7~6_combout ))))

	.clk(gnd),
	.dataa(\ROM_RAM_1|decoder|Decoder0~2_combout ),
	.datab(vcc),
	.datac(\ROM_RAM_1|SROM_1|data_out [1]),
	.datad(\ROM_RAM_1|SROM_2|Mux7~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_1|data_out [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_1|data_out[1] .lut_mask = "f5a0";
defparam \ROM_RAM_1|SROM_1|data_out[1] .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_1|data_out[1] .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_1|data_out[1] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_1|data_out[1] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_1|data_out[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y21_N5
cyclone_lcell \ROM_RAM_1|Mux9~0 (
// Equation(s):
// \ROM_RAM_1|Mux9~0_combout  = (address[6] & (address[7])) # (!address[6] & ((address[7] & (\ROM_RAM_1|SRAM_2|dataout [9])) # (!address[7] & ((\ROM_RAM_1|SROM_1|data_out [1])))))

	.clk(gnd),
	.dataa(address[6]),
	.datab(address[7]),
	.datac(\ROM_RAM_1|SRAM_2|dataout [9]),
	.datad(\ROM_RAM_1|SROM_1|data_out [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|Mux9~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|Mux9~0 .lut_mask = "d9c8";
defparam \ROM_RAM_1|Mux9~0 .operation_mode = "normal";
defparam \ROM_RAM_1|Mux9~0 .output_mode = "comb_only";
defparam \ROM_RAM_1|Mux9~0 .register_cascade_mode = "off";
defparam \ROM_RAM_1|Mux9~0 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|Mux9~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y21_N3
cyclone_lcell \ROM_RAM_1|Mux9~1 (
// Equation(s):
// \ROM_RAM_1|Mux9~1_combout  = (address[6] & ((\ROM_RAM_1|Mux9~0_combout  & ((\ROM_RAM_1|SRAM_3|dataout [9]))) # (!\ROM_RAM_1|Mux9~0_combout  & (\ROM_RAM_1|SRAM_1|dataout [9])))) # (!address[6] & (((\ROM_RAM_1|Mux9~0_combout ))))

	.clk(gnd),
	.dataa(address[6]),
	.datab(\ROM_RAM_1|SRAM_1|dataout [9]),
	.datac(\ROM_RAM_1|SRAM_3|dataout [9]),
	.datad(\ROM_RAM_1|Mux9~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|Mux9~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|Mux9~1 .lut_mask = "f588";
defparam \ROM_RAM_1|Mux9~1 .operation_mode = "normal";
defparam \ROM_RAM_1|Mux9~1 .output_mode = "comb_only";
defparam \ROM_RAM_1|Mux9~1 .register_cascade_mode = "off";
defparam \ROM_RAM_1|Mux9~1 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|Mux9~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y18_N8
cyclone_lcell \inst[25] (
// Equation(s):
// \inst~28  = (\LessThan0~10_combout  & ((\sign~3_combout  & ((\ROM_RAM_1|Mux9~1_combout ))) # (!\sign~3_combout  & (inst[25])))) # (!\LessThan0~10_combout  & (((inst[25]))))

	.clk(\clk~combout ),
	.dataa(\LessThan0~10_combout ),
	.datab(\sign~3_combout ),
	.datac(vcc),
	.datad(\ROM_RAM_1|Mux9~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\clr~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst~28 ),
	.regout(inst[25]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst[25] .lut_mask = "f870";
defparam \inst[25] .operation_mode = "normal";
defparam \inst[25] .output_mode = "comb_only";
defparam \inst[25] .register_cascade_mode = "off";
defparam \inst[25] .sum_lutc_input = "qfbk";
defparam \inst[25] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y18_N7
cyclone_lcell \inst[24] (
// Equation(s):
// \inst~33  = (\sign~3_combout  & ((\LessThan0~10_combout  & ((\ROM_RAM_1|Mux8~1_combout ))) # (!\LessThan0~10_combout  & (inst[24])))) # (!\sign~3_combout  & (((inst[24]))))

	.clk(\clk~combout ),
	.dataa(\sign~3_combout ),
	.datab(\LessThan0~10_combout ),
	.datac(vcc),
	.datad(\ROM_RAM_1|Mux8~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\clr~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst~33 ),
	.regout(inst[24]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst[24] .lut_mask = "f870";
defparam \inst[24] .operation_mode = "normal";
defparam \inst[24] .output_mode = "comb_only";
defparam \inst[24] .register_cascade_mode = "off";
defparam \inst[24] .sum_lutc_input = "qfbk";
defparam \inst[24] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y18_N0
cyclone_lcell \Add3~35 (
// Equation(s):
// \Add3~35_combout  = \inst~33  $ ((!\register_1|mem~0_combout ))
// \Add3~37  = CARRY((\inst~33  & (!\register_1|mem~0_combout )))
// \Add3~37COUT1_48  = CARRY((\inst~33  & (!\register_1|mem~0_combout )))

	.clk(gnd),
	.dataa(\inst~33 ),
	.datab(\register_1|mem~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add3~35_combout ),
	.regout(),
	.cout(),
	.cout0(\Add3~37 ),
	.cout1(\Add3~37COUT1_48 ));
// synopsys translate_off
defparam \Add3~35 .lut_mask = "9922";
defparam \Add3~35 .operation_mode = "arithmetic";
defparam \Add3~35 .output_mode = "comb_only";
defparam \Add3~35 .register_cascade_mode = "off";
defparam \Add3~35 .sum_lutc_input = "datac";
defparam \Add3~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y18_N1
cyclone_lcell \Add3~10 (
// Equation(s):
// \Add3~10_combout  = \register_1|mem~1_combout  $ (\inst~28  $ ((\Add3~37 )))
// \Add3~12  = CARRY((\register_1|mem~1_combout  & (!\inst~28  & !\Add3~37 )) # (!\register_1|mem~1_combout  & ((!\Add3~37 ) # (!\inst~28 ))))
// \Add3~12COUT1_50  = CARRY((\register_1|mem~1_combout  & (!\inst~28  & !\Add3~37COUT1_48 )) # (!\register_1|mem~1_combout  & ((!\Add3~37COUT1_48 ) # (!\inst~28 ))))

	.clk(gnd),
	.dataa(\register_1|mem~1_combout ),
	.datab(\inst~28 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add3~37 ),
	.cin1(\Add3~37COUT1_48 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add3~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Add3~12 ),
	.cout1(\Add3~12COUT1_50 ));
// synopsys translate_off
defparam \Add3~10 .cin0_used = "true";
defparam \Add3~10 .cin1_used = "true";
defparam \Add3~10 .lut_mask = "9617";
defparam \Add3~10 .operation_mode = "arithmetic";
defparam \Add3~10 .output_mode = "comb_only";
defparam \Add3~10 .register_cascade_mode = "off";
defparam \Add3~10 .sum_lutc_input = "cin";
defparam \Add3~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y21_N4
cyclone_lcell \inst[9] (
// Equation(s):
// \inst~11  = (\LessThan0~10_combout  & ((\sign~2_combout  & ((\ROM_RAM_1|Mux9~1_combout ))) # (!\sign~2_combout  & (inst[9])))) # (!\LessThan0~10_combout  & (((inst[9]))))

	.clk(\clk~combout ),
	.dataa(\LessThan0~10_combout ),
	.datab(\sign~2_combout ),
	.datac(vcc),
	.datad(\ROM_RAM_1|Mux9~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\clr~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst~11 ),
	.regout(inst[9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst[9] .lut_mask = "f870";
defparam \inst[9] .operation_mode = "normal";
defparam \inst[9] .output_mode = "comb_only";
defparam \inst[9] .register_cascade_mode = "off";
defparam \inst[9] .sum_lutc_input = "qfbk";
defparam \inst[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y21_N0
cyclone_lcell \Add5~35 (
// Equation(s):
// \Add5~35_combout  = \register_1|mem~0_combout  $ ((!\inst~10 ))
// \Add5~37  = CARRY((!\register_1|mem~0_combout  & (\inst~10 )))
// \Add5~37COUT1_48  = CARRY((!\register_1|mem~0_combout  & (\inst~10 )))

	.clk(gnd),
	.dataa(\register_1|mem~0_combout ),
	.datab(\inst~10 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add5~35_combout ),
	.regout(),
	.cout(),
	.cout0(\Add5~37 ),
	.cout1(\Add5~37COUT1_48 ));
// synopsys translate_off
defparam \Add5~35 .lut_mask = "9944";
defparam \Add5~35 .operation_mode = "arithmetic";
defparam \Add5~35 .output_mode = "comb_only";
defparam \Add5~35 .register_cascade_mode = "off";
defparam \Add5~35 .sum_lutc_input = "datac";
defparam \Add5~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y21_N1
cyclone_lcell \Add5~10 (
// Equation(s):
// \Add5~10_combout  = \register_1|mem~1_combout  $ (\inst~11  $ ((\Add5~37 )))
// \Add5~12  = CARRY((\register_1|mem~1_combout  & (!\inst~11  & !\Add5~37 )) # (!\register_1|mem~1_combout  & ((!\Add5~37 ) # (!\inst~11 ))))
// \Add5~12COUT1_50  = CARRY((\register_1|mem~1_combout  & (!\inst~11  & !\Add5~37COUT1_48 )) # (!\register_1|mem~1_combout  & ((!\Add5~37COUT1_48 ) # (!\inst~11 ))))

	.clk(gnd),
	.dataa(\register_1|mem~1_combout ),
	.datab(\inst~11 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add5~37 ),
	.cin1(\Add5~37COUT1_48 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add5~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Add5~12 ),
	.cout1(\Add5~12COUT1_50 ));
// synopsys translate_off
defparam \Add5~10 .cin0_used = "true";
defparam \Add5~10 .cin1_used = "true";
defparam \Add5~10 .lut_mask = "9617";
defparam \Add5~10 .operation_mode = "arithmetic";
defparam \Add5~10 .output_mode = "comb_only";
defparam \Add5~10 .register_cascade_mode = "off";
defparam \Add5~10 .sum_lutc_input = "cin";
defparam \Add5~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y20_N8
cyclone_lcell \address~24 (
// Equation(s):
// \address~24_combout  = (\address[1]~10_combout  & ((\inst~28 ) # ((\address[1]~13_combout )))) # (!\address[1]~10_combout  & (((\Add5~10_combout  & !\address[1]~13_combout ))))

	.clk(gnd),
	.dataa(\inst~28 ),
	.datab(\Add5~10_combout ),
	.datac(\address[1]~10_combout ),
	.datad(\address[1]~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\address~24_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \address~24 .lut_mask = "f0ac";
defparam \address~24 .operation_mode = "normal";
defparam \address~24 .output_mode = "comb_only";
defparam \address~24 .register_cascade_mode = "off";
defparam \address~24 .sum_lutc_input = "datac";
defparam \address~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y19_N4
cyclone_lcell \address[1]~11 (
// Equation(s):
// \address[1]~11_combout  = (!\Add4~0_combout  & (!\inst~19  & (\inst~18  & !\LessThan3~9_combout )))

	.clk(gnd),
	.dataa(\Add4~0_combout ),
	.datab(\inst~19 ),
	.datac(\inst~18 ),
	.datad(\LessThan3~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\address[1]~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \address[1]~11 .lut_mask = "0010";
defparam \address[1]~11 .operation_mode = "normal";
defparam \address[1]~11 .output_mode = "comb_only";
defparam \address[1]~11 .register_cascade_mode = "off";
defparam \address[1]~11 .sum_lutc_input = "datac";
defparam \address[1]~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y19_N5
cyclone_lcell \address[1]~16 (
// Equation(s):
// \address[1]~16_combout  = (\address[1]~11_combout ) # ((\always0~10_combout  & (\inst~2  $ (\inst~1 ))))

	.clk(gnd),
	.dataa(\always0~10_combout ),
	.datab(\inst~2 ),
	.datac(\inst~1 ),
	.datad(\address[1]~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\address[1]~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \address[1]~16 .lut_mask = "ff28";
defparam \address[1]~16 .operation_mode = "normal";
defparam \address[1]~16 .output_mode = "comb_only";
defparam \address[1]~16 .register_cascade_mode = "off";
defparam \address[1]~16 .sum_lutc_input = "datac";
defparam \address[1]~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y19_N6
cyclone_lcell \address[7]~17 (
// Equation(s):
// \address[7]~17_combout  = ((!\clr~combout  & ((\LessThan0~10_combout ) # (\address[1]~16_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\clr~combout ),
	.datac(\LessThan0~10_combout ),
	.datad(\address[1]~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\address[7]~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \address[7]~17 .lut_mask = "3330";
defparam \address[7]~17 .operation_mode = "normal";
defparam \address[7]~17 .output_mode = "comb_only";
defparam \address[7]~17 .register_cascade_mode = "off";
defparam \address[7]~17 .sum_lutc_input = "datac";
defparam \address[7]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y20_N9
cyclone_lcell \address[1] (
// Equation(s):
// address[1] = DFFEAS((\address[1]~13_combout  & ((\address~24_combout  & ((\Add3~10_combout ))) # (!\address~24_combout  & (\address~23_combout )))) # (!\address[1]~13_combout  & (((\address~24_combout )))), GLOBAL(\clk~combout ), VCC, , 
// \address[7]~17_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\address~23_combout ),
	.datab(\address[1]~13_combout ),
	.datac(\Add3~10_combout ),
	.datad(\address~24_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address[7]~17_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(address[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \address[1] .lut_mask = "f388";
defparam \address[1] .operation_mode = "normal";
defparam \address[1] .output_mode = "reg_only";
defparam \address[1] .register_cascade_mode = "off";
defparam \address[1] .sum_lutc_input = "datac";
defparam \address[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y21_N9
cyclone_lcell \ROM_RAM_1|SRAM_1|mem~19 (
// Equation(s):
// \ROM_RAM_1|SRAM_1|mem~19_combout  = (!address[3] & (!address[2] & (address[1] $ (address[0]))))

	.clk(gnd),
	.dataa(address[3]),
	.datab(address[1]),
	.datac(address[2]),
	.datad(address[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_1|mem~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_1|mem~19 .lut_mask = "0104";
defparam \ROM_RAM_1|SRAM_1|mem~19 .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_1|mem~19 .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_1|mem~19 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_1|mem~19 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_1|mem~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y21_N3
cyclone_lcell \ROM_RAM_1|SRAM_1|mem~20 (
// Equation(s):
// \ROM_RAM_1|SRAM_1|mem~20_combout  = ((!address[4] & (\ROM_RAM_1|SRAM_1|mem~19_combout  & !address[5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(address[4]),
	.datac(\ROM_RAM_1|SRAM_1|mem~19_combout ),
	.datad(address[5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_1|mem~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_1|mem~20 .lut_mask = "0030";
defparam \ROM_RAM_1|SRAM_1|mem~20 .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_1|mem~20 .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_1|mem~20 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_1|mem~20 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_1|mem~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y21_N4
cyclone_lcell \ROM_RAM_1|SRAM_2|dataout[11] (
// Equation(s):
// \ROM_RAM_1|SRAM_2|dataout [11] = ((GLOBAL(\ROM_RAM_1|decoder|Decoder0~0_combout ) & ((\ROM_RAM_1|SRAM_1|mem~20_combout ))) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~0_combout ) & (\ROM_RAM_1|SRAM_2|dataout [11])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ROM_RAM_1|SRAM_2|dataout [11]),
	.datac(\ROM_RAM_1|decoder|Decoder0~0_combout ),
	.datad(\ROM_RAM_1|SRAM_1|mem~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_2|dataout [11]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_2|dataout[11] .lut_mask = "fc0c";
defparam \ROM_RAM_1|SRAM_2|dataout[11] .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_2|dataout[11] .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_2|dataout[11] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_2|dataout[11] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_2|dataout[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y19_N6
cyclone_lcell \ROM_RAM_1|SROM_1|Mux4~0 (
// Equation(s):
// \ROM_RAM_1|SROM_1|Mux4~0_combout  = (address[4] & (!address[5] & (address[2] & address[0])))

	.clk(gnd),
	.dataa(address[4]),
	.datab(address[5]),
	.datac(address[2]),
	.datad(address[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_1|Mux4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_1|Mux4~0 .lut_mask = "2000";
defparam \ROM_RAM_1|SROM_1|Mux4~0 .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_1|Mux4~0 .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_1|Mux4~0 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_1|Mux4~0 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_1|Mux4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y19_N0
cyclone_lcell \ROM_RAM_1|SROM_1|Mux4~1 (
// Equation(s):
// \ROM_RAM_1|SROM_1|Mux4~1_combout  = ((address[3] & (!address[1] & \ROM_RAM_1|SROM_1|Mux4~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(address[3]),
	.datac(address[1]),
	.datad(\ROM_RAM_1|SROM_1|Mux4~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_1|Mux4~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_1|Mux4~1 .lut_mask = "0c00";
defparam \ROM_RAM_1|SROM_1|Mux4~1 .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_1|Mux4~1 .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_1|Mux4~1 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_1|Mux4~1 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_1|Mux4~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y21_N7
cyclone_lcell \ROM_RAM_1|SROM_1|data_out[3] (
// Equation(s):
// \ROM_RAM_1|SROM_1|data_out [3] = ((GLOBAL(\ROM_RAM_1|decoder|Decoder0~2_combout ) & ((\ROM_RAM_1|SROM_1|data_out [3]))) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~2_combout ) & (\ROM_RAM_1|SROM_1|Mux4~1_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ROM_RAM_1|SROM_1|Mux4~1_combout ),
	.datac(\ROM_RAM_1|SROM_1|data_out [3]),
	.datad(\ROM_RAM_1|decoder|Decoder0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_1|data_out [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_1|data_out[3] .lut_mask = "f0cc";
defparam \ROM_RAM_1|SROM_1|data_out[3] .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_1|data_out[3] .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_1|data_out[3] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_1|data_out[3] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_1|data_out[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y21_N5
cyclone_lcell \ROM_RAM_1|Mux11~0 (
// Equation(s):
// \ROM_RAM_1|Mux11~0_combout  = (address[7] & ((\ROM_RAM_1|SRAM_2|dataout [11]) # ((address[6])))) # (!address[7] & (((\ROM_RAM_1|SROM_1|data_out [3] & !address[6]))))

	.clk(gnd),
	.dataa(address[7]),
	.datab(\ROM_RAM_1|SRAM_2|dataout [11]),
	.datac(\ROM_RAM_1|SROM_1|data_out [3]),
	.datad(address[6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|Mux11~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|Mux11~0 .lut_mask = "aad8";
defparam \ROM_RAM_1|Mux11~0 .operation_mode = "normal";
defparam \ROM_RAM_1|Mux11~0 .output_mode = "comb_only";
defparam \ROM_RAM_1|Mux11~0 .register_cascade_mode = "off";
defparam \ROM_RAM_1|Mux11~0 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|Mux11~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y21_N8
cyclone_lcell \ROM_RAM_1|SRAM_1|dataout[11] (
// Equation(s):
// \ROM_RAM_1|SRAM_1|dataout [11] = ((GLOBAL(\ROM_RAM_1|decoder|Decoder0~1_combout ) & ((\ROM_RAM_1|SRAM_1|mem~20_combout ))) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~1_combout ) & (\ROM_RAM_1|SRAM_1|dataout [11])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ROM_RAM_1|SRAM_1|dataout [11]),
	.datac(\ROM_RAM_1|decoder|Decoder0~1_combout ),
	.datad(\ROM_RAM_1|SRAM_1|mem~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_1|dataout [11]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_1|dataout[11] .lut_mask = "fc0c";
defparam \ROM_RAM_1|SRAM_1|dataout[11] .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_1|dataout[11] .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_1|dataout[11] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_1|dataout[11] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_1|dataout[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y21_N9
cyclone_lcell \ROM_RAM_1|SRAM_3|dataout[11] (
// Equation(s):
// \ROM_RAM_1|SRAM_3|dataout [11] = ((GLOBAL(\ROM_RAM_1|decoder|Decoder0~3_combout ) & (\ROM_RAM_1|SRAM_1|mem~20_combout )) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~3_combout ) & ((\ROM_RAM_1|SRAM_3|dataout [11]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ROM_RAM_1|SRAM_1|mem~20_combout ),
	.datac(\ROM_RAM_1|SRAM_3|dataout [11]),
	.datad(\ROM_RAM_1|decoder|Decoder0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_3|dataout [11]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_3|dataout[11] .lut_mask = "ccf0";
defparam \ROM_RAM_1|SRAM_3|dataout[11] .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_3|dataout[11] .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_3|dataout[11] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_3|dataout[11] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_3|dataout[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y21_N1
cyclone_lcell \ROM_RAM_1|Mux11~1 (
// Equation(s):
// \ROM_RAM_1|Mux11~1_combout  = (address[6] & ((\ROM_RAM_1|Mux11~0_combout  & ((\ROM_RAM_1|SRAM_3|dataout [11]))) # (!\ROM_RAM_1|Mux11~0_combout  & (\ROM_RAM_1|SRAM_1|dataout [11])))) # (!address[6] & (\ROM_RAM_1|Mux11~0_combout ))

	.clk(gnd),
	.dataa(address[6]),
	.datab(\ROM_RAM_1|Mux11~0_combout ),
	.datac(\ROM_RAM_1|SRAM_1|dataout [11]),
	.datad(\ROM_RAM_1|SRAM_3|dataout [11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|Mux11~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|Mux11~1 .lut_mask = "ec64";
defparam \ROM_RAM_1|Mux11~1 .operation_mode = "normal";
defparam \ROM_RAM_1|Mux11~1 .output_mode = "comb_only";
defparam \ROM_RAM_1|Mux11~1 .register_cascade_mode = "off";
defparam \ROM_RAM_1|Mux11~1 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|Mux11~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y21_N2
cyclone_lcell \inst[27] (
// Equation(s):
// \inst~30  = (\LessThan0~10_combout  & ((\sign~3_combout  & ((\ROM_RAM_1|Mux11~1_combout ))) # (!\sign~3_combout  & (inst[27])))) # (!\LessThan0~10_combout  & (((inst[27]))))

	.clk(\clk~combout ),
	.dataa(\LessThan0~10_combout ),
	.datab(\sign~3_combout ),
	.datac(vcc),
	.datad(\ROM_RAM_1|Mux11~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\clr~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst~30 ),
	.regout(inst[27]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst[27] .lut_mask = "f870";
defparam \inst[27] .operation_mode = "normal";
defparam \inst[27] .output_mode = "comb_only";
defparam \inst[27] .register_cascade_mode = "off";
defparam \inst[27] .sum_lutc_input = "qfbk";
defparam \inst[27] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y23_N0
cyclone_lcell \ROM_RAM_1|SROM_2|Mux1~0 (
// Equation(s):
// \ROM_RAM_1|SROM_2|Mux1~0_combout  = (address[3] & ((address[2]) # ((address[0] & !address[1]))))

	.clk(gnd),
	.dataa(address[0]),
	.datab(address[2]),
	.datac(address[1]),
	.datad(address[3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_2|Mux1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_2|Mux1~0 .lut_mask = "ce00";
defparam \ROM_RAM_1|SROM_2|Mux1~0 .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_2|Mux1~0 .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_2|Mux1~0 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_2|Mux1~0 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_2|Mux1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y23_N1
cyclone_lcell \ROM_RAM_1|SROM_2|Mux1~2 (
// Equation(s):
// \ROM_RAM_1|SROM_2|Mux1~2_combout  = (address[4] & (((!\ROM_RAM_1|SROM_2|Mux1~1_combout )))) # (!address[4] & (((\ROM_RAM_1|SROM_2|Mux1~0_combout ))))

	.clk(gnd),
	.dataa(address[4]),
	.datab(vcc),
	.datac(\ROM_RAM_1|SROM_2|Mux1~1_combout ),
	.datad(\ROM_RAM_1|SROM_2|Mux1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_2|Mux1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_2|Mux1~2 .lut_mask = "5f0a";
defparam \ROM_RAM_1|SROM_2|Mux1~2 .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_2|Mux1~2 .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_2|Mux1~2 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_2|Mux1~2 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_2|Mux1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y23_N6
cyclone_lcell \ROM_RAM_1|SROM_2|Mux1~3 (
// Equation(s):
// \ROM_RAM_1|SROM_2|Mux1~3_combout  = ((\ROM_RAM_1|SROM_2|Mux7~3_combout ) # ((!address[5] & \ROM_RAM_1|SROM_2|Mux1~2_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(address[5]),
	.datac(\ROM_RAM_1|SROM_2|Mux7~3_combout ),
	.datad(\ROM_RAM_1|SROM_2|Mux1~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_2|Mux1~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_2|Mux1~3 .lut_mask = "f3f0";
defparam \ROM_RAM_1|SROM_2|Mux1~3 .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_2|Mux1~3 .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_2|Mux1~3 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_2|Mux1~3 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_2|Mux1~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y23_N7
cyclone_lcell \ROM_RAM_1|SROM_2|data_out[6] (
// Equation(s):
// \ROM_RAM_1|SROM_2|data_out [6] = (GLOBAL(\ROM_RAM_1|decoder|Decoder0~2_combout ) & (((\ROM_RAM_1|SROM_2|data_out [6])))) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~2_combout ) & (((\ROM_RAM_1|SROM_2|Mux1~3_combout ))))

	.clk(gnd),
	.dataa(\ROM_RAM_1|decoder|Decoder0~2_combout ),
	.datab(vcc),
	.datac(\ROM_RAM_1|SROM_2|data_out [6]),
	.datad(\ROM_RAM_1|SROM_2|Mux1~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_2|data_out [6]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_2|data_out[6] .lut_mask = "f5a0";
defparam \ROM_RAM_1|SROM_2|data_out[6] .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_2|data_out[6] .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_2|data_out[6] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_2|data_out[6] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_2|data_out[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y22_N3
cyclone_lcell \ROM_RAM_1|Mux6~0 (
// Equation(s):
// \ROM_RAM_1|Mux6~0_combout  = (address[7] & (((address[6])))) # (!address[7] & ((address[6] & (\ROM_RAM_1|SRAM_1|dataout [6])) # (!address[6] & ((\ROM_RAM_1|SROM_2|data_out [6])))))

	.clk(gnd),
	.dataa(address[7]),
	.datab(\ROM_RAM_1|SRAM_1|dataout [6]),
	.datac(\ROM_RAM_1|SROM_2|data_out [6]),
	.datad(address[6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|Mux6~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|Mux6~0 .lut_mask = "ee50";
defparam \ROM_RAM_1|Mux6~0 .operation_mode = "normal";
defparam \ROM_RAM_1|Mux6~0 .output_mode = "comb_only";
defparam \ROM_RAM_1|Mux6~0 .register_cascade_mode = "off";
defparam \ROM_RAM_1|Mux6~0 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|Mux6~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y22_N4
cyclone_lcell \ROM_RAM_1|Mux6~1 (
// Equation(s):
// \ROM_RAM_1|Mux6~1_combout  = (address[7] & ((\ROM_RAM_1|Mux6~0_combout  & ((\ROM_RAM_1|SRAM_3|dataout [6]))) # (!\ROM_RAM_1|Mux6~0_combout  & (\ROM_RAM_1|SRAM_2|dataout [6])))) # (!address[7] & (((\ROM_RAM_1|Mux6~0_combout ))))

	.clk(gnd),
	.dataa(\ROM_RAM_1|SRAM_2|dataout [6]),
	.datab(address[7]),
	.datac(\ROM_RAM_1|SRAM_3|dataout [6]),
	.datad(\ROM_RAM_1|Mux6~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|Mux6~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|Mux6~1 .lut_mask = "f388";
defparam \ROM_RAM_1|Mux6~1 .operation_mode = "normal";
defparam \ROM_RAM_1|Mux6~1 .output_mode = "comb_only";
defparam \ROM_RAM_1|Mux6~1 .register_cascade_mode = "off";
defparam \ROM_RAM_1|Mux6~1 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|Mux6~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y22_N8
cyclone_lcell \inst[6] (
// Equation(s):
// \inst~8  = (\LessThan0~10_combout  & ((\sign~2_combout  & ((\ROM_RAM_1|Mux6~1_combout ))) # (!\sign~2_combout  & (inst[6])))) # (!\LessThan0~10_combout  & (((inst[6]))))

	.clk(\clk~combout ),
	.dataa(\LessThan0~10_combout ),
	.datab(\sign~2_combout ),
	.datac(vcc),
	.datad(\ROM_RAM_1|Mux6~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\clr~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst~8 ),
	.regout(inst[6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst[6] .lut_mask = "f870";
defparam \inst[6] .operation_mode = "normal";
defparam \inst[6] .output_mode = "comb_only";
defparam \inst[6] .register_cascade_mode = "off";
defparam \inst[6] .sum_lutc_input = "qfbk";
defparam \inst[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y19_N8
cyclone_lcell \inst[22] (
// Equation(s):
// \inst~24  = (\sign~3_combout  & ((\LessThan0~10_combout  & ((\ROM_RAM_1|Mux6~1_combout ))) # (!\LessThan0~10_combout  & (inst[22])))) # (!\sign~3_combout  & (((inst[22]))))

	.clk(\clk~combout ),
	.dataa(\sign~3_combout ),
	.datab(\LessThan0~10_combout ),
	.datac(vcc),
	.datad(\ROM_RAM_1|Mux6~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\clr~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst~24 ),
	.regout(inst[22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst[22] .lut_mask = "f870";
defparam \inst[22] .operation_mode = "normal";
defparam \inst[22] .output_mode = "comb_only";
defparam \inst[22] .register_cascade_mode = "off";
defparam \inst[22] .sum_lutc_input = "qfbk";
defparam \inst[22] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y17_N8
cyclone_lcell \inst[2] (
// Equation(s):
// \inst~4  = (\LessThan0~10_combout  & ((\sign~2_combout  & ((\ROM_RAM_1|Mux2~1_combout ))) # (!\sign~2_combout  & (inst[2])))) # (!\LessThan0~10_combout  & (((inst[2]))))

	.clk(\clk~combout ),
	.dataa(\LessThan0~10_combout ),
	.datab(\sign~2_combout ),
	.datac(vcc),
	.datad(\ROM_RAM_1|Mux2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\clr~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst~4 ),
	.regout(inst[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst[2] .lut_mask = "f870";
defparam \inst[2] .operation_mode = "normal";
defparam \inst[2] .output_mode = "comb_only";
defparam \inst[2] .register_cascade_mode = "off";
defparam \inst[2] .sum_lutc_input = "qfbk";
defparam \inst[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X28_Y19_N9
cyclone_lcell \register_index~7 (
// Equation(s):
// \register_index~7_combout  = (\register_index[3]~0_combout  & (((!\register_index[3]~1_combout  & \inst~4 )))) # (!\register_index[3]~0_combout  & ((\inst~21 ) # ((\register_index[3]~1_combout ))))

	.clk(gnd),
	.dataa(\register_index[3]~0_combout ),
	.datab(\inst~21 ),
	.datac(\register_index[3]~1_combout ),
	.datad(\inst~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\register_index~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \register_index~7 .lut_mask = "5e54";
defparam \register_index~7 .operation_mode = "normal";
defparam \register_index~7 .output_mode = "comb_only";
defparam \register_index~7 .register_cascade_mode = "off";
defparam \register_index~7 .sum_lutc_input = "datac";
defparam \register_index~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y19_N5
cyclone_lcell \register_index[2] (
// Equation(s):
// register_index[2] = DFFEAS((\register_index[3]~1_combout  & ((\register_index~7_combout  & ((\inst~24 ))) # (!\register_index~7_combout  & (\inst~8 )))) # (!\register_index[3]~1_combout  & (((\register_index~7_combout )))), GLOBAL(\clk~combout ), VCC, , 
// \register_index[0]~4_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\inst~8 ),
	.datab(\register_index[3]~1_combout ),
	.datac(\inst~24 ),
	.datad(\register_index~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_index[0]~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(register_index[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \register_index[2] .lut_mask = "f388";
defparam \register_index[2] .operation_mode = "normal";
defparam \register_index[2] .output_mode = "reg_only";
defparam \register_index[2] .register_cascade_mode = "off";
defparam \register_index[2] .sum_lutc_input = "datac";
defparam \register_index[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y17_N9
cyclone_lcell \register_1|mem~2 (
// Equation(s):
// \register_1|mem~2_combout  = (register_index[1] & (((!register_index[3] & register_index[0])))) # (!register_index[1] & (!register_index[2] & (register_index[3] & !register_index[0])))

	.clk(gnd),
	.dataa(register_index[1]),
	.datab(register_index[2]),
	.datac(register_index[3]),
	.datad(register_index[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\register_1|mem~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \register_1|mem~2 .lut_mask = "0a10";
defparam \register_1|mem~2 .operation_mode = "normal";
defparam \register_1|mem~2 .output_mode = "comb_only";
defparam \register_1|mem~2 .register_cascade_mode = "off";
defparam \register_1|mem~2 .sum_lutc_input = "datac";
defparam \register_1|mem~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y18_N2
cyclone_lcell \Add3~15 (
// Equation(s):
// \Add3~15_combout  = \inst~29  $ (\register_1|mem~2_combout  $ ((!\Add3~12 )))
// \Add3~17  = CARRY((\inst~29  & ((\register_1|mem~2_combout ) # (!\Add3~12 ))) # (!\inst~29  & (\register_1|mem~2_combout  & !\Add3~12 )))
// \Add3~17COUT1_52  = CARRY((\inst~29  & ((\register_1|mem~2_combout ) # (!\Add3~12COUT1_50 ))) # (!\inst~29  & (\register_1|mem~2_combout  & !\Add3~12COUT1_50 )))

	.clk(gnd),
	.dataa(\inst~29 ),
	.datab(\register_1|mem~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add3~12 ),
	.cin1(\Add3~12COUT1_50 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add3~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Add3~17 ),
	.cout1(\Add3~17COUT1_52 ));
// synopsys translate_off
defparam \Add3~15 .cin0_used = "true";
defparam \Add3~15 .cin1_used = "true";
defparam \Add3~15 .lut_mask = "698e";
defparam \Add3~15 .operation_mode = "arithmetic";
defparam \Add3~15 .output_mode = "comb_only";
defparam \Add3~15 .register_cascade_mode = "off";
defparam \Add3~15 .sum_lutc_input = "cin";
defparam \Add3~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y18_N3
cyclone_lcell \Add3~20 (
// Equation(s):
// \Add3~20_combout  = (\inst~30  $ ((\Add3~17 )))
// \Add3~22  = CARRY(((!\Add3~17 ) # (!\inst~30 )))
// \Add3~22COUT1_54  = CARRY(((!\Add3~17COUT1_52 ) # (!\inst~30 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst~30 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add3~17 ),
	.cin1(\Add3~17COUT1_52 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add3~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Add3~22 ),
	.cout1(\Add3~22COUT1_54 ));
// synopsys translate_off
defparam \Add3~20 .cin0_used = "true";
defparam \Add3~20 .cin1_used = "true";
defparam \Add3~20 .lut_mask = "3c3f";
defparam \Add3~20 .operation_mode = "arithmetic";
defparam \Add3~20 .output_mode = "comb_only";
defparam \Add3~20 .register_cascade_mode = "off";
defparam \Add3~20 .sum_lutc_input = "cin";
defparam \Add3~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y21_N6
cyclone_lcell \inst[11] (
// Equation(s):
// \inst~13  = (\LessThan0~10_combout  & ((\sign~2_combout  & ((\ROM_RAM_1|Mux11~1_combout ))) # (!\sign~2_combout  & (inst[11])))) # (!\LessThan0~10_combout  & (((inst[11]))))

	.clk(\clk~combout ),
	.dataa(\LessThan0~10_combout ),
	.datab(\sign~2_combout ),
	.datac(vcc),
	.datad(\ROM_RAM_1|Mux11~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\clr~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst~13 ),
	.regout(inst[11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst[11] .lut_mask = "f870";
defparam \inst[11] .operation_mode = "normal";
defparam \inst[11] .output_mode = "comb_only";
defparam \inst[11] .register_cascade_mode = "off";
defparam \inst[11] .sum_lutc_input = "qfbk";
defparam \inst[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y21_N2
cyclone_lcell \inst[10] (
// Equation(s):
// \inst~12  = (\LessThan0~10_combout  & ((\sign~2_combout  & ((\ROM_RAM_1|Mux10~1_combout ))) # (!\sign~2_combout  & (inst[10])))) # (!\LessThan0~10_combout  & (((inst[10]))))

	.clk(\clk~combout ),
	.dataa(\LessThan0~10_combout ),
	.datab(\sign~2_combout ),
	.datac(vcc),
	.datad(\ROM_RAM_1|Mux10~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\clr~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst~12 ),
	.regout(inst[10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst[10] .lut_mask = "f870";
defparam \inst[10] .operation_mode = "normal";
defparam \inst[10] .output_mode = "comb_only";
defparam \inst[10] .register_cascade_mode = "off";
defparam \inst[10] .sum_lutc_input = "qfbk";
defparam \inst[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y21_N2
cyclone_lcell \Add5~15 (
// Equation(s):
// \Add5~15_combout  = \inst~12  $ (\register_1|mem~2_combout  $ ((!\Add5~12 )))
// \Add5~17  = CARRY((\inst~12  & ((\register_1|mem~2_combout ) # (!\Add5~12 ))) # (!\inst~12  & (\register_1|mem~2_combout  & !\Add5~12 )))
// \Add5~17COUT1_52  = CARRY((\inst~12  & ((\register_1|mem~2_combout ) # (!\Add5~12COUT1_50 ))) # (!\inst~12  & (\register_1|mem~2_combout  & !\Add5~12COUT1_50 )))

	.clk(gnd),
	.dataa(\inst~12 ),
	.datab(\register_1|mem~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add5~12 ),
	.cin1(\Add5~12COUT1_50 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add5~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Add5~17 ),
	.cout1(\Add5~17COUT1_52 ));
// synopsys translate_off
defparam \Add5~15 .cin0_used = "true";
defparam \Add5~15 .cin1_used = "true";
defparam \Add5~15 .lut_mask = "698e";
defparam \Add5~15 .operation_mode = "arithmetic";
defparam \Add5~15 .output_mode = "comb_only";
defparam \Add5~15 .register_cascade_mode = "off";
defparam \Add5~15 .sum_lutc_input = "cin";
defparam \Add5~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y21_N3
cyclone_lcell \Add5~20 (
// Equation(s):
// \Add5~20_combout  = \inst~13  $ ((((\Add5~17 ))))
// \Add5~22  = CARRY(((!\Add5~17 )) # (!\inst~13 ))
// \Add5~22COUT1_54  = CARRY(((!\Add5~17COUT1_52 )) # (!\inst~13 ))

	.clk(gnd),
	.dataa(\inst~13 ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add5~17 ),
	.cin1(\Add5~17COUT1_52 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add5~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Add5~22 ),
	.cout1(\Add5~22COUT1_54 ));
// synopsys translate_off
defparam \Add5~20 .cin0_used = "true";
defparam \Add5~20 .cin1_used = "true";
defparam \Add5~20 .lut_mask = "5a5f";
defparam \Add5~20 .operation_mode = "arithmetic";
defparam \Add5~20 .output_mode = "comb_only";
defparam \Add5~20 .register_cascade_mode = "off";
defparam \Add5~20 .sum_lutc_input = "cin";
defparam \Add5~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y19_N8
cyclone_lcell \address~32 (
// Equation(s):
// \address~32_combout  = (\address[1]~10_combout  & (((\inst~30 ) # (\address[1]~13_combout )))) # (!\address[1]~10_combout  & (\Add5~20_combout  & ((!\address[1]~13_combout ))))

	.clk(gnd),
	.dataa(\address[1]~10_combout ),
	.datab(\Add5~20_combout ),
	.datac(\inst~30 ),
	.datad(\address[1]~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\address~32_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \address~32 .lut_mask = "aae4";
defparam \address~32 .operation_mode = "normal";
defparam \address~32 .output_mode = "comb_only";
defparam \address~32 .register_cascade_mode = "off";
defparam \address~32 .sum_lutc_input = "datac";
defparam \address~32 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y19_N9
cyclone_lcell \address[3] (
// Equation(s):
// address[3] = DFFEAS((\address[1]~13_combout  & ((\address~32_combout  & ((\Add3~20_combout ))) # (!\address~32_combout  & (\address~31_combout )))) # (!\address[1]~13_combout  & (((\address~32_combout )))), GLOBAL(\clk~combout ), VCC, , 
// \address[7]~17_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\address[1]~13_combout ),
	.datab(\address~31_combout ),
	.datac(\Add3~20_combout ),
	.datad(\address~32_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address[7]~17_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(address[3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \address[3] .lut_mask = "f588";
defparam \address[3] .operation_mode = "normal";
defparam \address[3] .output_mode = "reg_only";
defparam \address[3] .register_cascade_mode = "off";
defparam \address[3] .sum_lutc_input = "datac";
defparam \address[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y21_N0
cyclone_lcell \ROM_RAM_1|SRAM_1|mem~17 (
// Equation(s):
// \ROM_RAM_1|SRAM_1|mem~17_combout  = (!address[3] & ((address[1] & (!address[2] & !address[0])) # (!address[1] & (address[2] $ (address[0])))))

	.clk(gnd),
	.dataa(address[3]),
	.datab(address[1]),
	.datac(address[2]),
	.datad(address[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_1|mem~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_1|mem~17 .lut_mask = "0114";
defparam \ROM_RAM_1|SRAM_1|mem~17 .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_1|mem~17 .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_1|mem~17 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_1|mem~17 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_1|mem~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y21_N1
cyclone_lcell \ROM_RAM_1|SRAM_1|mem~18 (
// Equation(s):
// \ROM_RAM_1|SRAM_1|mem~18_combout  = ((!address[5] & (!address[4] & \ROM_RAM_1|SRAM_1|mem~17_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(address[5]),
	.datac(address[4]),
	.datad(\ROM_RAM_1|SRAM_1|mem~17_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_1|mem~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_1|mem~18 .lut_mask = "0300";
defparam \ROM_RAM_1|SRAM_1|mem~18 .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_1|mem~18 .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_1|mem~18 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_1|mem~18 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_1|mem~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y21_N2
cyclone_lcell \ROM_RAM_1|SRAM_2|dataout[10] (
// Equation(s):
// \ROM_RAM_1|SRAM_2|dataout [10] = ((GLOBAL(\ROM_RAM_1|decoder|Decoder0~0_combout ) & ((\ROM_RAM_1|SRAM_1|mem~18_combout ))) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~0_combout ) & (\ROM_RAM_1|SRAM_2|dataout [10])))

	.clk(gnd),
	.dataa(\ROM_RAM_1|SRAM_2|dataout [10]),
	.datab(vcc),
	.datac(\ROM_RAM_1|decoder|Decoder0~0_combout ),
	.datad(\ROM_RAM_1|SRAM_1|mem~18_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_2|dataout [10]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_2|dataout[10] .lut_mask = "fa0a";
defparam \ROM_RAM_1|SRAM_2|dataout[10] .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_2|dataout[10] .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_2|dataout[10] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_2|dataout[10] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_2|dataout[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y21_N9
cyclone_lcell \ROM_RAM_1|SRAM_3|dataout[10] (
// Equation(s):
// \ROM_RAM_1|SRAM_3|dataout [10] = ((GLOBAL(\ROM_RAM_1|decoder|Decoder0~3_combout ) & ((\ROM_RAM_1|SRAM_1|mem~18_combout ))) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~3_combout ) & (\ROM_RAM_1|SRAM_3|dataout [10])))

	.clk(gnd),
	.dataa(\ROM_RAM_1|SRAM_3|dataout [10]),
	.datab(vcc),
	.datac(\ROM_RAM_1|decoder|Decoder0~3_combout ),
	.datad(\ROM_RAM_1|SRAM_1|mem~18_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_3|dataout [10]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_3|dataout[10] .lut_mask = "fa0a";
defparam \ROM_RAM_1|SRAM_3|dataout[10] .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_3|dataout[10] .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_3|dataout[10] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_3|dataout[10] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_3|dataout[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y21_N7
cyclone_lcell \ROM_RAM_1|SRAM_1|dataout[10] (
// Equation(s):
// \ROM_RAM_1|SRAM_1|dataout [10] = ((GLOBAL(\ROM_RAM_1|decoder|Decoder0~1_combout ) & ((\ROM_RAM_1|SRAM_1|mem~18_combout ))) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~1_combout ) & (\ROM_RAM_1|SRAM_1|dataout [10])))

	.clk(gnd),
	.dataa(\ROM_RAM_1|SRAM_1|dataout [10]),
	.datab(vcc),
	.datac(\ROM_RAM_1|decoder|Decoder0~1_combout ),
	.datad(\ROM_RAM_1|SRAM_1|mem~18_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_1|dataout [10]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_1|dataout[10] .lut_mask = "fa0a";
defparam \ROM_RAM_1|SRAM_1|dataout[10] .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_1|dataout[10] .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_1|dataout[10] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_1|dataout[10] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_1|dataout[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y17_N6
cyclone_lcell \ROM_RAM_1|SROM_1|data_out[2] (
// Equation(s):
// \ROM_RAM_1|SROM_1|data_out [2] = ((GLOBAL(\ROM_RAM_1|decoder|Decoder0~2_combout ) & ((\ROM_RAM_1|SROM_1|data_out [2]))) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~2_combout ) & (\ROM_RAM_1|SROM_2|Mux7~3_combout )))

	.clk(gnd),
	.dataa(\ROM_RAM_1|SROM_2|Mux7~3_combout ),
	.datab(vcc),
	.datac(\ROM_RAM_1|decoder|Decoder0~2_combout ),
	.datad(\ROM_RAM_1|SROM_1|data_out [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_1|data_out [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_1|data_out[2] .lut_mask = "fa0a";
defparam \ROM_RAM_1|SROM_1|data_out[2] .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_1|data_out[2] .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_1|data_out[2] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_1|data_out[2] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_1|data_out[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y21_N0
cyclone_lcell \ROM_RAM_1|Mux10~0 (
// Equation(s):
// \ROM_RAM_1|Mux10~0_combout  = (address[6] & ((address[7]) # ((\ROM_RAM_1|SRAM_1|dataout [10])))) # (!address[6] & (!address[7] & ((\ROM_RAM_1|SROM_1|data_out [2]))))

	.clk(gnd),
	.dataa(address[6]),
	.datab(address[7]),
	.datac(\ROM_RAM_1|SRAM_1|dataout [10]),
	.datad(\ROM_RAM_1|SROM_1|data_out [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|Mux10~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|Mux10~0 .lut_mask = "b9a8";
defparam \ROM_RAM_1|Mux10~0 .operation_mode = "normal";
defparam \ROM_RAM_1|Mux10~0 .output_mode = "comb_only";
defparam \ROM_RAM_1|Mux10~0 .register_cascade_mode = "off";
defparam \ROM_RAM_1|Mux10~0 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|Mux10~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y21_N1
cyclone_lcell \ROM_RAM_1|Mux10~1 (
// Equation(s):
// \ROM_RAM_1|Mux10~1_combout  = (address[7] & ((\ROM_RAM_1|Mux10~0_combout  & ((\ROM_RAM_1|SRAM_3|dataout [10]))) # (!\ROM_RAM_1|Mux10~0_combout  & (\ROM_RAM_1|SRAM_2|dataout [10])))) # (!address[7] & (((\ROM_RAM_1|Mux10~0_combout ))))

	.clk(gnd),
	.dataa(\ROM_RAM_1|SRAM_2|dataout [10]),
	.datab(address[7]),
	.datac(\ROM_RAM_1|SRAM_3|dataout [10]),
	.datad(\ROM_RAM_1|Mux10~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|Mux10~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|Mux10~1 .lut_mask = "f388";
defparam \ROM_RAM_1|Mux10~1 .operation_mode = "normal";
defparam \ROM_RAM_1|Mux10~1 .output_mode = "comb_only";
defparam \ROM_RAM_1|Mux10~1 .register_cascade_mode = "off";
defparam \ROM_RAM_1|Mux10~1 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|Mux10~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y18_N9
cyclone_lcell \inst[26] (
// Equation(s):
// \inst~29  = (\LessThan0~10_combout  & ((\sign~3_combout  & ((\ROM_RAM_1|Mux10~1_combout ))) # (!\sign~3_combout  & (inst[26])))) # (!\LessThan0~10_combout  & (((inst[26]))))

	.clk(\clk~combout ),
	.dataa(\LessThan0~10_combout ),
	.datab(\sign~3_combout ),
	.datac(vcc),
	.datad(\ROM_RAM_1|Mux10~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\clr~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst~29 ),
	.regout(inst[26]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst[26] .lut_mask = "f870";
defparam \inst[26] .operation_mode = "normal";
defparam \inst[26] .output_mode = "comb_only";
defparam \inst[26] .register_cascade_mode = "off";
defparam \inst[26] .sum_lutc_input = "qfbk";
defparam \inst[26] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y19_N2
cyclone_lcell \address~1 (
// Equation(s):
// \address~1_combout  = ((\flag~regout  & (\addr~combout [2])) # (!\flag~regout  & ((address[2]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\addr~combout [2]),
	.datac(address[2]),
	.datad(\flag~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\address~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \address~1 .lut_mask = "ccf0";
defparam \address~1 .operation_mode = "normal";
defparam \address~1 .output_mode = "comb_only";
defparam \address~1 .register_cascade_mode = "off";
defparam \address~1 .sum_lutc_input = "datac";
defparam \address~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y21_N6
cyclone_lcell \address~26 (
// Equation(s):
// \address~26_combout  = (\sign~4_combout  & ((\address[1]~7_combout  & (\addr~combout [2])) # (!\address[1]~7_combout  & ((\address~1_combout ))))) # (!\sign~4_combout  & (((\address[1]~7_combout ))))

	.clk(gnd),
	.dataa(\addr~combout [2]),
	.datab(\sign~4_combout ),
	.datac(\address~1_combout ),
	.datad(\address[1]~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\address~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \address~26 .lut_mask = "bbc0";
defparam \address~26 .operation_mode = "normal";
defparam \address~26 .output_mode = "comb_only";
defparam \address~26 .register_cascade_mode = "off";
defparam \address~26 .sum_lutc_input = "datac";
defparam \address~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y21_N5
cyclone_lcell \address~27 (
// Equation(s):
// \address~27_combout  = (\sign~4_combout  & (((\address~26_combout )))) # (!\sign~4_combout  & ((\address~26_combout  & (\Add0~5_combout )) # (!\address~26_combout  & ((\Add1~0_combout )))))

	.clk(gnd),
	.dataa(\Add0~5_combout ),
	.datab(\sign~4_combout ),
	.datac(\Add1~0_combout ),
	.datad(\address~26_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\address~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \address~27 .lut_mask = "ee30";
defparam \address~27 .operation_mode = "normal";
defparam \address~27 .output_mode = "comb_only";
defparam \address~27 .register_cascade_mode = "off";
defparam \address~27 .sum_lutc_input = "datac";
defparam \address~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y19_N6
cyclone_lcell \address~28 (
// Equation(s):
// \address~28_combout  = (\address[1]~10_combout  & (((\address[1]~13_combout )))) # (!\address[1]~10_combout  & ((\address[1]~13_combout  & (\address~27_combout )) # (!\address[1]~13_combout  & ((\Add5~15_combout )))))

	.clk(gnd),
	.dataa(\address[1]~10_combout ),
	.datab(\address~27_combout ),
	.datac(\address[1]~13_combout ),
	.datad(\Add5~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\address~28_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \address~28 .lut_mask = "e5e0";
defparam \address~28 .operation_mode = "normal";
defparam \address~28 .output_mode = "comb_only";
defparam \address~28 .register_cascade_mode = "off";
defparam \address~28 .sum_lutc_input = "datac";
defparam \address~28 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y19_N0
cyclone_lcell \address[2] (
// Equation(s):
// address[2] = DFFEAS((\address[1]~10_combout  & ((\address~28_combout  & ((\Add3~15_combout ))) # (!\address~28_combout  & (\inst~29 )))) # (!\address[1]~10_combout  & (((\address~28_combout )))), GLOBAL(\clk~combout ), VCC, , \address[7]~17_combout , , , 
// , )

	.clk(\clk~combout ),
	.dataa(\address[1]~10_combout ),
	.datab(\inst~29 ),
	.datac(\Add3~15_combout ),
	.datad(\address~28_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address[7]~17_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(address[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \address[2] .lut_mask = "f588";
defparam \address[2] .operation_mode = "normal";
defparam \address[2] .output_mode = "reg_only";
defparam \address[2] .register_cascade_mode = "off";
defparam \address[2] .sum_lutc_input = "datac";
defparam \address[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y19_N1
cyclone_lcell \ROM_RAM_1|SRAM_1|mem~2 (
// Equation(s):
// \ROM_RAM_1|SRAM_1|mem~2_combout  = (!address[4] & (!address[5] & (!address[2] & !address[3])))

	.clk(gnd),
	.dataa(address[4]),
	.datab(address[5]),
	.datac(address[2]),
	.datad(address[3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_1|mem~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_1|mem~2 .lut_mask = "0001";
defparam \ROM_RAM_1|SRAM_1|mem~2 .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_1|mem~2 .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_1|mem~2 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_1|mem~2 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_1|mem~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y19_N2
cyclone_lcell \ROM_RAM_1|SRAM_2|dataout[14] (
// Equation(s):
// \ROM_RAM_1|SRAM_2|dataout [14] = ((GLOBAL(\ROM_RAM_1|decoder|Decoder0~0_combout ) & ((\ROM_RAM_1|SRAM_1|mem~2_combout ))) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~0_combout ) & (\ROM_RAM_1|SRAM_2|dataout [14])))

	.clk(gnd),
	.dataa(\ROM_RAM_1|SRAM_2|dataout [14]),
	.datab(vcc),
	.datac(\ROM_RAM_1|decoder|Decoder0~0_combout ),
	.datad(\ROM_RAM_1|SRAM_1|mem~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_2|dataout [14]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_2|dataout[14] .lut_mask = "fa0a";
defparam \ROM_RAM_1|SRAM_2|dataout[14] .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_2|dataout[14] .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_2|dataout[14] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_2|dataout[14] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_2|dataout[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y20_N7
cyclone_lcell \ROM_RAM_1|SRAM_3|dataout[14] (
// Equation(s):
// \ROM_RAM_1|SRAM_3|dataout [14] = ((GLOBAL(\ROM_RAM_1|decoder|Decoder0~3_combout ) & ((\ROM_RAM_1|SRAM_1|mem~2_combout ))) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~3_combout ) & (\ROM_RAM_1|SRAM_3|dataout [14])))

	.clk(gnd),
	.dataa(\ROM_RAM_1|SRAM_3|dataout [14]),
	.datab(vcc),
	.datac(\ROM_RAM_1|decoder|Decoder0~3_combout ),
	.datad(\ROM_RAM_1|SRAM_1|mem~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_3|dataout [14]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_3|dataout[14] .lut_mask = "fa0a";
defparam \ROM_RAM_1|SRAM_3|dataout[14] .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_3|dataout[14] .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_3|dataout[14] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_3|dataout[14] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_3|dataout[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y20_N3
cyclone_lcell \ROM_RAM_1|SRAM_1|dataout[14] (
// Equation(s):
// \ROM_RAM_1|SRAM_1|dataout [14] = (GLOBAL(\ROM_RAM_1|decoder|Decoder0~1_combout ) & (\ROM_RAM_1|SRAM_1|mem~2_combout )) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~1_combout ) & (((\ROM_RAM_1|SRAM_1|dataout [14]))))

	.clk(gnd),
	.dataa(\ROM_RAM_1|decoder|Decoder0~1_combout ),
	.datab(\ROM_RAM_1|SRAM_1|mem~2_combout ),
	.datac(vcc),
	.datad(\ROM_RAM_1|SRAM_1|dataout [14]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_1|dataout [14]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_1|dataout[14] .lut_mask = "dd88";
defparam \ROM_RAM_1|SRAM_1|dataout[14] .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_1|dataout[14] .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_1|dataout[14] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_1|dataout[14] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_1|dataout[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y23_N8
cyclone_lcell \ROM_RAM_1|SROM_1|Mux1~1 (
// Equation(s):
// \ROM_RAM_1|SROM_1|Mux1~1_combout  = (address[1] & (address[3] $ (((address[0]))))) # (!address[1] & ((address[3] & (address[2] & address[0])) # (!address[3] & (!address[2]))))

	.clk(gnd),
	.dataa(address[1]),
	.datab(address[3]),
	.datac(address[2]),
	.datad(address[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_1|Mux1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_1|Mux1~1 .lut_mask = "6389";
defparam \ROM_RAM_1|SROM_1|Mux1~1 .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_1|Mux1~1 .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_1|Mux1~1 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_1|Mux1~1 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_1|Mux1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y23_N2
cyclone_lcell \ROM_RAM_1|SROM_1|Mux1~2 (
// Equation(s):
// \ROM_RAM_1|SROM_1|Mux1~2_combout  = (\ROM_RAM_1|SROM_1|Mux1~1_combout  & ((address[4] & ((!address[3]) # (!address[2]))) # (!address[4] & ((address[2]) # (address[3])))))

	.clk(gnd),
	.dataa(address[4]),
	.datab(address[2]),
	.datac(\ROM_RAM_1|SROM_1|Mux1~1_combout ),
	.datad(address[3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_1|Mux1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_1|Mux1~2 .lut_mask = "70e0";
defparam \ROM_RAM_1|SROM_1|Mux1~2 .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_1|Mux1~2 .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_1|Mux1~2 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_1|Mux1~2 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_1|Mux1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y23_N3
cyclone_lcell \ROM_RAM_1|SROM_1|Mux1~0 (
// Equation(s):
// \ROM_RAM_1|SROM_1|Mux1~0_combout  = ((\ROM_RAM_1|SROM_2|Mux7~3_combout ) # ((!address[5] & \ROM_RAM_1|SROM_1|Mux1~2_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(address[5]),
	.datac(\ROM_RAM_1|SROM_2|Mux7~3_combout ),
	.datad(\ROM_RAM_1|SROM_1|Mux1~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_1|Mux1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_1|Mux1~0 .lut_mask = "f3f0";
defparam \ROM_RAM_1|SROM_1|Mux1~0 .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_1|Mux1~0 .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_1|Mux1~0 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_1|Mux1~0 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_1|Mux1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y20_N0
cyclone_lcell \ROM_RAM_1|SROM_1|data_out[6] (
// Equation(s):
// \ROM_RAM_1|SROM_1|data_out [6] = (GLOBAL(\ROM_RAM_1|decoder|Decoder0~2_combout ) & (\ROM_RAM_1|SROM_1|data_out [6])) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~2_combout ) & (((\ROM_RAM_1|SROM_1|Mux1~0_combout ))))

	.clk(gnd),
	.dataa(\ROM_RAM_1|decoder|Decoder0~2_combout ),
	.datab(\ROM_RAM_1|SROM_1|data_out [6]),
	.datac(vcc),
	.datad(\ROM_RAM_1|SROM_1|Mux1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_1|data_out [6]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_1|data_out[6] .lut_mask = "dd88";
defparam \ROM_RAM_1|SROM_1|data_out[6] .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_1|data_out[6] .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_1|data_out[6] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_1|data_out[6] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_1|data_out[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y20_N4
cyclone_lcell \ROM_RAM_1|Mux14~0 (
// Equation(s):
// \ROM_RAM_1|Mux14~0_combout  = (address[6] & ((\ROM_RAM_1|SRAM_1|dataout [14]) # ((address[7])))) # (!address[6] & (((!address[7] & \ROM_RAM_1|SROM_1|data_out [6]))))

	.clk(gnd),
	.dataa(address[6]),
	.datab(\ROM_RAM_1|SRAM_1|dataout [14]),
	.datac(address[7]),
	.datad(\ROM_RAM_1|SROM_1|data_out [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|Mux14~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|Mux14~0 .lut_mask = "ada8";
defparam \ROM_RAM_1|Mux14~0 .operation_mode = "normal";
defparam \ROM_RAM_1|Mux14~0 .output_mode = "comb_only";
defparam \ROM_RAM_1|Mux14~0 .register_cascade_mode = "off";
defparam \ROM_RAM_1|Mux14~0 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|Mux14~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y20_N5
cyclone_lcell \ROM_RAM_1|Mux14~1 (
// Equation(s):
// \ROM_RAM_1|Mux14~1_combout  = (address[7] & ((\ROM_RAM_1|Mux14~0_combout  & ((\ROM_RAM_1|SRAM_3|dataout [14]))) # (!\ROM_RAM_1|Mux14~0_combout  & (\ROM_RAM_1|SRAM_2|dataout [14])))) # (!address[7] & (((\ROM_RAM_1|Mux14~0_combout ))))

	.clk(gnd),
	.dataa(address[7]),
	.datab(\ROM_RAM_1|SRAM_2|dataout [14]),
	.datac(\ROM_RAM_1|SRAM_3|dataout [14]),
	.datad(\ROM_RAM_1|Mux14~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|Mux14~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|Mux14~1 .lut_mask = "f588";
defparam \ROM_RAM_1|Mux14~1 .operation_mode = "normal";
defparam \ROM_RAM_1|Mux14~1 .output_mode = "comb_only";
defparam \ROM_RAM_1|Mux14~1 .register_cascade_mode = "off";
defparam \ROM_RAM_1|Mux14~1 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|Mux14~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y20_N1
cyclone_lcell \inst[30] (
// Equation(s):
// \inst~27  = (\sign~3_combout  & ((\LessThan0~10_combout  & ((\ROM_RAM_1|Mux14~1_combout ))) # (!\LessThan0~10_combout  & (inst[30])))) # (!\sign~3_combout  & (((inst[30]))))

	.clk(\clk~combout ),
	.dataa(\sign~3_combout ),
	.datab(\LessThan0~10_combout ),
	.datac(vcc),
	.datad(\ROM_RAM_1|Mux14~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\clr~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst~27 ),
	.regout(inst[30]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst[30] .lut_mask = "f870";
defparam \inst[30] .operation_mode = "normal";
defparam \inst[30] .output_mode = "comb_only";
defparam \inst[30] .register_cascade_mode = "off";
defparam \inst[30] .sum_lutc_input = "qfbk";
defparam \inst[30] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y19_N4
cyclone_lcell \address~5 (
// Equation(s):
// \address~5_combout  = ((\flag~regout  & ((\addr~combout [6]))) # (!\flag~regout  & (address[6])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\flag~regout ),
	.datac(address[6]),
	.datad(\addr~combout [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\address~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \address~5 .lut_mask = "fc30";
defparam \address~5 .operation_mode = "normal";
defparam \address~5 .output_mode = "comb_only";
defparam \address~5 .register_cascade_mode = "off";
defparam \address~5 .sum_lutc_input = "datac";
defparam \address~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y22_N8
cyclone_lcell \address~18 (
// Equation(s):
// \address~18_combout  = (\sign~4_combout  & ((\address[1]~7_combout  & ((\addr~combout [6]))) # (!\address[1]~7_combout  & (\address~5_combout )))) # (!\sign~4_combout  & (((\address[1]~7_combout ))))

	.clk(gnd),
	.dataa(\sign~4_combout ),
	.datab(\address~5_combout ),
	.datac(\addr~combout [6]),
	.datad(\address[1]~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\address~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \address~18 .lut_mask = "f588";
defparam \address~18 .operation_mode = "normal";
defparam \address~18 .output_mode = "comb_only";
defparam \address~18 .register_cascade_mode = "off";
defparam \address~18 .sum_lutc_input = "datac";
defparam \address~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y22_N9
cyclone_lcell \address~19 (
// Equation(s):
// \address~19_combout  = (\sign~4_combout  & (((\address~18_combout )))) # (!\sign~4_combout  & ((\address~18_combout  & (\Add0~35_combout )) # (!\address~18_combout  & ((\Add1~20_combout )))))

	.clk(gnd),
	.dataa(\sign~4_combout ),
	.datab(\Add0~35_combout ),
	.datac(\Add1~20_combout ),
	.datad(\address~18_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\address~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \address~19 .lut_mask = "ee50";
defparam \address~19 .operation_mode = "normal";
defparam \address~19 .output_mode = "comb_only";
defparam \address~19 .register_cascade_mode = "off";
defparam \address~19 .sum_lutc_input = "datac";
defparam \address~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y20_N6
cyclone_lcell \inst[14] (
// Equation(s):
// \inst~16  = (\LessThan0~10_combout  & ((\sign~2_combout  & ((\ROM_RAM_1|Mux14~1_combout ))) # (!\sign~2_combout  & (inst[14])))) # (!\LessThan0~10_combout  & (((inst[14]))))

	.clk(\clk~combout ),
	.dataa(\LessThan0~10_combout ),
	.datab(\sign~2_combout ),
	.datac(vcc),
	.datad(\ROM_RAM_1|Mux14~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\clr~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst~16 ),
	.regout(inst[14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst[14] .lut_mask = "f870";
defparam \inst[14] .operation_mode = "normal";
defparam \inst[14] .output_mode = "comb_only";
defparam \inst[14] .register_cascade_mode = "off";
defparam \inst[14] .sum_lutc_input = "qfbk";
defparam \inst[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y17_N7
cyclone_lcell \register_1|mem~3 (
// Equation(s):
// \register_1|mem~3_combout  = (!register_index[1] & (!register_index[2] & (!register_index[3] & !register_index[0])))

	.clk(gnd),
	.dataa(register_index[1]),
	.datab(register_index[2]),
	.datac(register_index[3]),
	.datad(register_index[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\register_1|mem~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \register_1|mem~3 .lut_mask = "0001";
defparam \register_1|mem~3 .operation_mode = "normal";
defparam \register_1|mem~3 .output_mode = "comb_only";
defparam \register_1|mem~3 .register_cascade_mode = "off";
defparam \register_1|mem~3 .sum_lutc_input = "datac";
defparam \register_1|mem~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y17_N3
cyclone_lcell \ROM_RAM_1|SRAM_1|mem~21 (
// Equation(s):
// \ROM_RAM_1|SRAM_1|mem~21_combout  = (!address[3] & ((address[1] & ((!address[0]))) # (!address[1] & ((address[2]) # (address[0])))))

	.clk(gnd),
	.dataa(address[3]),
	.datab(address[1]),
	.datac(address[2]),
	.datad(address[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_1|mem~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_1|mem~21 .lut_mask = "1154";
defparam \ROM_RAM_1|SRAM_1|mem~21 .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_1|mem~21 .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_1|mem~21 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_1|mem~21 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_1|mem~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y17_N4
cyclone_lcell \ROM_RAM_1|SRAM_1|mem~22 (
// Equation(s):
// \ROM_RAM_1|SRAM_1|mem~22_combout  = ((!address[5] & (!address[4] & \ROM_RAM_1|SRAM_1|mem~21_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(address[5]),
	.datac(address[4]),
	.datad(\ROM_RAM_1|SRAM_1|mem~21_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_1|mem~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_1|mem~22 .lut_mask = "0300";
defparam \ROM_RAM_1|SRAM_1|mem~22 .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_1|mem~22 .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_1|mem~22 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_1|mem~22 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_1|mem~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y17_N6
cyclone_lcell \ROM_RAM_1|SRAM_2|dataout[12] (
// Equation(s):
// \ROM_RAM_1|SRAM_2|dataout [12] = (GLOBAL(\ROM_RAM_1|decoder|Decoder0~0_combout ) & (((\ROM_RAM_1|SRAM_1|mem~22_combout )))) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~0_combout ) & (((\ROM_RAM_1|SRAM_2|dataout [12]))))

	.clk(gnd),
	.dataa(\ROM_RAM_1|decoder|Decoder0~0_combout ),
	.datab(vcc),
	.datac(\ROM_RAM_1|SRAM_1|mem~22_combout ),
	.datad(\ROM_RAM_1|SRAM_2|dataout [12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_2|dataout [12]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_2|dataout[12] .lut_mask = "f5a0";
defparam \ROM_RAM_1|SRAM_2|dataout[12] .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_2|dataout[12] .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_2|dataout[12] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_2|dataout[12] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_2|dataout[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y17_N9
cyclone_lcell \ROM_RAM_1|SRAM_3|dataout[12] (
// Equation(s):
// \ROM_RAM_1|SRAM_3|dataout [12] = ((GLOBAL(\ROM_RAM_1|decoder|Decoder0~3_combout ) & (\ROM_RAM_1|SRAM_1|mem~22_combout )) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~3_combout ) & ((\ROM_RAM_1|SRAM_3|dataout [12]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ROM_RAM_1|SRAM_1|mem~22_combout ),
	.datac(\ROM_RAM_1|SRAM_3|dataout [12]),
	.datad(\ROM_RAM_1|decoder|Decoder0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_3|dataout [12]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_3|dataout[12] .lut_mask = "ccf0";
defparam \ROM_RAM_1|SRAM_3|dataout[12] .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_3|dataout[12] .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_3|dataout[12] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_3|dataout[12] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_3|dataout[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y17_N5
cyclone_lcell \ROM_RAM_1|SRAM_1|dataout[12] (
// Equation(s):
// \ROM_RAM_1|SRAM_1|dataout [12] = ((GLOBAL(\ROM_RAM_1|decoder|Decoder0~1_combout ) & (\ROM_RAM_1|SRAM_1|mem~22_combout )) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~1_combout ) & ((\ROM_RAM_1|SRAM_1|dataout [12]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ROM_RAM_1|decoder|Decoder0~1_combout ),
	.datac(\ROM_RAM_1|SRAM_1|mem~22_combout ),
	.datad(\ROM_RAM_1|SRAM_1|dataout [12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_1|dataout [12]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_1|dataout[12] .lut_mask = "f3c0";
defparam \ROM_RAM_1|SRAM_1|dataout[12] .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_1|dataout[12] .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_1|dataout[12] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_1|dataout[12] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_1|dataout[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y17_N0
cyclone_lcell \ROM_RAM_1|Mux12~0 (
// Equation(s):
// \ROM_RAM_1|Mux12~0_combout  = (address[6] & ((\ROM_RAM_1|SRAM_1|dataout [12]) # ((address[7])))) # (!address[6] & (((!address[7] & \ROM_RAM_1|SROM_1|data_out [2]))))

	.clk(gnd),
	.dataa(address[6]),
	.datab(\ROM_RAM_1|SRAM_1|dataout [12]),
	.datac(address[7]),
	.datad(\ROM_RAM_1|SROM_1|data_out [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|Mux12~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|Mux12~0 .lut_mask = "ada8";
defparam \ROM_RAM_1|Mux12~0 .operation_mode = "normal";
defparam \ROM_RAM_1|Mux12~0 .output_mode = "comb_only";
defparam \ROM_RAM_1|Mux12~0 .register_cascade_mode = "off";
defparam \ROM_RAM_1|Mux12~0 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|Mux12~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y17_N1
cyclone_lcell \ROM_RAM_1|Mux12~1 (
// Equation(s):
// \ROM_RAM_1|Mux12~1_combout  = (address[7] & ((\ROM_RAM_1|Mux12~0_combout  & ((\ROM_RAM_1|SRAM_3|dataout [12]))) # (!\ROM_RAM_1|Mux12~0_combout  & (\ROM_RAM_1|SRAM_2|dataout [12])))) # (!address[7] & (((\ROM_RAM_1|Mux12~0_combout ))))

	.clk(gnd),
	.dataa(\ROM_RAM_1|SRAM_2|dataout [12]),
	.datab(address[7]),
	.datac(\ROM_RAM_1|SRAM_3|dataout [12]),
	.datad(\ROM_RAM_1|Mux12~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|Mux12~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|Mux12~1 .lut_mask = "f388";
defparam \ROM_RAM_1|Mux12~1 .operation_mode = "normal";
defparam \ROM_RAM_1|Mux12~1 .output_mode = "comb_only";
defparam \ROM_RAM_1|Mux12~1 .register_cascade_mode = "off";
defparam \ROM_RAM_1|Mux12~1 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|Mux12~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y17_N2
cyclone_lcell \inst[12] (
// Equation(s):
// \inst~14  = (\LessThan0~10_combout  & ((\sign~2_combout  & ((\ROM_RAM_1|Mux12~1_combout ))) # (!\sign~2_combout  & (inst[12])))) # (!\LessThan0~10_combout  & (((inst[12]))))

	.clk(\clk~combout ),
	.dataa(\LessThan0~10_combout ),
	.datab(\sign~2_combout ),
	.datac(vcc),
	.datad(\ROM_RAM_1|Mux12~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\clr~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst~14 ),
	.regout(inst[12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst[12] .lut_mask = "f870";
defparam \inst[12] .operation_mode = "normal";
defparam \inst[12] .output_mode = "comb_only";
defparam \inst[12] .register_cascade_mode = "off";
defparam \inst[12] .sum_lutc_input = "qfbk";
defparam \inst[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y21_N4
cyclone_lcell \Add5~25 (
// Equation(s):
// \Add5~25_combout  = \register_1|mem~3_combout  $ (\inst~14  $ ((!\Add5~22 )))
// \Add5~27  = CARRY((\register_1|mem~3_combout  & ((\inst~14 ) # (!\Add5~22COUT1_54 ))) # (!\register_1|mem~3_combout  & (\inst~14  & !\Add5~22COUT1_54 )))

	.clk(gnd),
	.dataa(\register_1|mem~3_combout ),
	.datab(\inst~14 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add5~22 ),
	.cin1(\Add5~22COUT1_54 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add5~25_combout ),
	.regout(),
	.cout(\Add5~27 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add5~25 .cin0_used = "true";
defparam \Add5~25 .cin1_used = "true";
defparam \Add5~25 .lut_mask = "698e";
defparam \Add5~25 .operation_mode = "arithmetic";
defparam \Add5~25 .output_mode = "comb_only";
defparam \Add5~25 .register_cascade_mode = "off";
defparam \Add5~25 .sum_lutc_input = "cin";
defparam \Add5~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y17_N6
cyclone_lcell \register_1|mem~4 (
// Equation(s):
// \register_1|mem~4_combout  = (!register_index[2] & (!register_index[3] & ((register_index[1]) # (register_index[0]))))

	.clk(gnd),
	.dataa(register_index[1]),
	.datab(register_index[2]),
	.datac(register_index[3]),
	.datad(register_index[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\register_1|mem~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \register_1|mem~4 .lut_mask = "0302";
defparam \register_1|mem~4 .operation_mode = "normal";
defparam \register_1|mem~4 .output_mode = "comb_only";
defparam \register_1|mem~4 .register_cascade_mode = "off";
defparam \register_1|mem~4 .sum_lutc_input = "datac";
defparam \register_1|mem~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y21_N5
cyclone_lcell \ROM_RAM_1|SROM_1|Mux2~0 (
// Equation(s):
// \ROM_RAM_1|SROM_1|Mux2~0_combout  = ((!address[3] & (address[1] & \ROM_RAM_1|SROM_1|Mux4~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(address[3]),
	.datac(address[1]),
	.datad(\ROM_RAM_1|SROM_1|Mux4~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_1|Mux2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_1|Mux2~0 .lut_mask = "3000";
defparam \ROM_RAM_1|SROM_1|Mux2~0 .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_1|Mux2~0 .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_1|Mux2~0 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_1|Mux2~0 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_1|Mux2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y21_N6
cyclone_lcell \ROM_RAM_1|SROM_1|data_out[5] (
// Equation(s):
// \ROM_RAM_1|SROM_1|data_out [5] = ((GLOBAL(\ROM_RAM_1|decoder|Decoder0~2_combout ) & ((\ROM_RAM_1|SROM_1|data_out [5]))) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~2_combout ) & (\ROM_RAM_1|SROM_1|Mux2~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ROM_RAM_1|SROM_1|Mux2~0_combout ),
	.datac(\ROM_RAM_1|decoder|Decoder0~2_combout ),
	.datad(\ROM_RAM_1|SROM_1|data_out [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_1|data_out [5]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_1|data_out[5] .lut_mask = "fc0c";
defparam \ROM_RAM_1|SROM_1|data_out[5] .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_1|data_out[5] .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_1|data_out[5] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_1|data_out[5] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_1|data_out[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y21_N2
cyclone_lcell \ROM_RAM_1|Mux13~0 (
// Equation(s):
// \ROM_RAM_1|Mux13~0_combout  = (address[6] & (address[7])) # (!address[6] & ((address[7] & (\ROM_RAM_1|SRAM_2|dataout [11])) # (!address[7] & ((\ROM_RAM_1|SROM_1|data_out [5])))))

	.clk(gnd),
	.dataa(address[6]),
	.datab(address[7]),
	.datac(\ROM_RAM_1|SRAM_2|dataout [11]),
	.datad(\ROM_RAM_1|SROM_1|data_out [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|Mux13~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|Mux13~0 .lut_mask = "d9c8";
defparam \ROM_RAM_1|Mux13~0 .operation_mode = "normal";
defparam \ROM_RAM_1|Mux13~0 .output_mode = "comb_only";
defparam \ROM_RAM_1|Mux13~0 .register_cascade_mode = "off";
defparam \ROM_RAM_1|Mux13~0 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|Mux13~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y21_N3
cyclone_lcell \ROM_RAM_1|Mux13~1 (
// Equation(s):
// \ROM_RAM_1|Mux13~1_combout  = (address[6] & ((\ROM_RAM_1|Mux13~0_combout  & ((\ROM_RAM_1|SRAM_3|dataout [11]))) # (!\ROM_RAM_1|Mux13~0_combout  & (\ROM_RAM_1|SRAM_1|dataout [11])))) # (!address[6] & (((\ROM_RAM_1|Mux13~0_combout ))))

	.clk(gnd),
	.dataa(address[6]),
	.datab(\ROM_RAM_1|SRAM_1|dataout [11]),
	.datac(\ROM_RAM_1|SRAM_3|dataout [11]),
	.datad(\ROM_RAM_1|Mux13~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|Mux13~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|Mux13~1 .lut_mask = "f588";
defparam \ROM_RAM_1|Mux13~1 .operation_mode = "normal";
defparam \ROM_RAM_1|Mux13~1 .output_mode = "comb_only";
defparam \ROM_RAM_1|Mux13~1 .register_cascade_mode = "off";
defparam \ROM_RAM_1|Mux13~1 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|Mux13~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y21_N4
cyclone_lcell \inst[13] (
// Equation(s):
// \inst~15  = (\sign~2_combout  & ((\LessThan0~10_combout  & ((\ROM_RAM_1|Mux13~1_combout ))) # (!\LessThan0~10_combout  & (inst[13])))) # (!\sign~2_combout  & (((inst[13]))))

	.clk(\clk~combout ),
	.dataa(\sign~2_combout ),
	.datab(\LessThan0~10_combout ),
	.datac(vcc),
	.datad(\ROM_RAM_1|Mux13~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\clr~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst~15 ),
	.regout(inst[13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst[13] .lut_mask = "f870";
defparam \inst[13] .operation_mode = "normal";
defparam \inst[13] .output_mode = "comb_only";
defparam \inst[13] .register_cascade_mode = "off";
defparam \inst[13] .sum_lutc_input = "qfbk";
defparam \inst[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y21_N5
cyclone_lcell \Add5~30 (
// Equation(s):
// \Add5~30_combout  = \register_1|mem~4_combout  $ (\inst~15  $ ((\Add5~27 )))
// \Add5~32  = CARRY((\register_1|mem~4_combout  & (!\inst~15  & !\Add5~27 )) # (!\register_1|mem~4_combout  & ((!\Add5~27 ) # (!\inst~15 ))))
// \Add5~32COUT1_56  = CARRY((\register_1|mem~4_combout  & (!\inst~15  & !\Add5~27 )) # (!\register_1|mem~4_combout  & ((!\Add5~27 ) # (!\inst~15 ))))

	.clk(gnd),
	.dataa(\register_1|mem~4_combout ),
	.datab(\inst~15 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add5~27 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add5~30_combout ),
	.regout(),
	.cout(),
	.cout0(\Add5~32 ),
	.cout1(\Add5~32COUT1_56 ));
// synopsys translate_off
defparam \Add5~30 .cin_used = "true";
defparam \Add5~30 .lut_mask = "9617";
defparam \Add5~30 .operation_mode = "arithmetic";
defparam \Add5~30 .output_mode = "comb_only";
defparam \Add5~30 .register_cascade_mode = "off";
defparam \Add5~30 .sum_lutc_input = "cin";
defparam \Add5~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y21_N6
cyclone_lcell \Add5~5 (
// Equation(s):
// \Add5~5_combout  = (\inst~16  $ ((!(!\Add5~27  & \Add5~32 ) # (\Add5~27  & \Add5~32COUT1_56 ))))
// \Add5~7  = CARRY(((\inst~16  & !\Add5~32 )))
// \Add5~7COUT1_58  = CARRY(((\inst~16  & !\Add5~32COUT1_56 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst~16 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add5~27 ),
	.cin0(\Add5~32 ),
	.cin1(\Add5~32COUT1_56 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add5~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Add5~7 ),
	.cout1(\Add5~7COUT1_58 ));
// synopsys translate_off
defparam \Add5~5 .cin0_used = "true";
defparam \Add5~5 .cin1_used = "true";
defparam \Add5~5 .cin_used = "true";
defparam \Add5~5 .lut_mask = "c30c";
defparam \Add5~5 .operation_mode = "arithmetic";
defparam \Add5~5 .output_mode = "comb_only";
defparam \Add5~5 .register_cascade_mode = "off";
defparam \Add5~5 .sum_lutc_input = "cin";
defparam \Add5~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y19_N7
cyclone_lcell \address~20 (
// Equation(s):
// \address~20_combout  = (\address[1]~10_combout  & (((\address[1]~13_combout )))) # (!\address[1]~10_combout  & ((\address[1]~13_combout  & (\address~19_combout )) # (!\address[1]~13_combout  & ((\Add5~5_combout )))))

	.clk(gnd),
	.dataa(\address[1]~10_combout ),
	.datab(\address~19_combout ),
	.datac(\address[1]~13_combout ),
	.datad(\Add5~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\address~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \address~20 .lut_mask = "e5e0";
defparam \address~20 .operation_mode = "normal";
defparam \address~20 .output_mode = "comb_only";
defparam \address~20 .register_cascade_mode = "off";
defparam \address~20 .sum_lutc_input = "datac";
defparam \address~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y17_N7
cyclone_lcell \inst[28] (
// Equation(s):
// \inst~31  = (\LessThan0~10_combout  & ((\sign~3_combout  & ((\ROM_RAM_1|Mux12~1_combout ))) # (!\sign~3_combout  & (inst[28])))) # (!\LessThan0~10_combout  & (((inst[28]))))

	.clk(\clk~combout ),
	.dataa(\LessThan0~10_combout ),
	.datab(\sign~3_combout ),
	.datac(vcc),
	.datad(\ROM_RAM_1|Mux12~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\clr~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst~31 ),
	.regout(inst[28]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst[28] .lut_mask = "f870";
defparam \inst[28] .operation_mode = "normal";
defparam \inst[28] .output_mode = "comb_only";
defparam \inst[28] .register_cascade_mode = "off";
defparam \inst[28] .sum_lutc_input = "qfbk";
defparam \inst[28] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y18_N4
cyclone_lcell \Add3~25 (
// Equation(s):
// \Add3~25_combout  = \register_1|mem~3_combout  $ (\inst~31  $ ((!\Add3~22 )))
// \Add3~27  = CARRY((\register_1|mem~3_combout  & ((\inst~31 ) # (!\Add3~22COUT1_54 ))) # (!\register_1|mem~3_combout  & (\inst~31  & !\Add3~22COUT1_54 )))

	.clk(gnd),
	.dataa(\register_1|mem~3_combout ),
	.datab(\inst~31 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add3~22 ),
	.cin1(\Add3~22COUT1_54 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add3~25_combout ),
	.regout(),
	.cout(\Add3~27 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add3~25 .cin0_used = "true";
defparam \Add3~25 .cin1_used = "true";
defparam \Add3~25 .lut_mask = "698e";
defparam \Add3~25 .operation_mode = "arithmetic";
defparam \Add3~25 .output_mode = "comb_only";
defparam \Add3~25 .register_cascade_mode = "off";
defparam \Add3~25 .sum_lutc_input = "cin";
defparam \Add3~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y21_N7
cyclone_lcell \inst[29] (
// Equation(s):
// \inst~32  = (\sign~3_combout  & ((\LessThan0~10_combout  & ((\ROM_RAM_1|Mux13~1_combout ))) # (!\LessThan0~10_combout  & (inst[29])))) # (!\sign~3_combout  & (((inst[29]))))

	.clk(\clk~combout ),
	.dataa(\sign~3_combout ),
	.datab(\LessThan0~10_combout ),
	.datac(vcc),
	.datad(\ROM_RAM_1|Mux13~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\clr~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst~32 ),
	.regout(inst[29]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst[29] .lut_mask = "f870";
defparam \inst[29] .operation_mode = "normal";
defparam \inst[29] .output_mode = "comb_only";
defparam \inst[29] .register_cascade_mode = "off";
defparam \inst[29] .sum_lutc_input = "qfbk";
defparam \inst[29] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y18_N5
cyclone_lcell \Add3~30 (
// Equation(s):
// \Add3~30_combout  = \register_1|mem~4_combout  $ (\inst~32  $ ((\Add3~27 )))
// \Add3~32  = CARRY((\register_1|mem~4_combout  & (!\inst~32  & !\Add3~27 )) # (!\register_1|mem~4_combout  & ((!\Add3~27 ) # (!\inst~32 ))))
// \Add3~32COUT1_56  = CARRY((\register_1|mem~4_combout  & (!\inst~32  & !\Add3~27 )) # (!\register_1|mem~4_combout  & ((!\Add3~27 ) # (!\inst~32 ))))

	.clk(gnd),
	.dataa(\register_1|mem~4_combout ),
	.datab(\inst~32 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add3~27 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add3~30_combout ),
	.regout(),
	.cout(),
	.cout0(\Add3~32 ),
	.cout1(\Add3~32COUT1_56 ));
// synopsys translate_off
defparam \Add3~30 .cin_used = "true";
defparam \Add3~30 .lut_mask = "9617";
defparam \Add3~30 .operation_mode = "arithmetic";
defparam \Add3~30 .output_mode = "comb_only";
defparam \Add3~30 .register_cascade_mode = "off";
defparam \Add3~30 .sum_lutc_input = "cin";
defparam \Add3~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y18_N6
cyclone_lcell \Add3~5 (
// Equation(s):
// \Add3~5_combout  = (\inst~27  $ ((!(!\Add3~27  & \Add3~32 ) # (\Add3~27  & \Add3~32COUT1_56 ))))
// \Add3~7  = CARRY(((\inst~27  & !\Add3~32 )))
// \Add3~7COUT1_58  = CARRY(((\inst~27  & !\Add3~32COUT1_56 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst~27 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add3~27 ),
	.cin0(\Add3~32 ),
	.cin1(\Add3~32COUT1_56 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add3~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Add3~7 ),
	.cout1(\Add3~7COUT1_58 ));
// synopsys translate_off
defparam \Add3~5 .cin0_used = "true";
defparam \Add3~5 .cin1_used = "true";
defparam \Add3~5 .cin_used = "true";
defparam \Add3~5 .lut_mask = "c30c";
defparam \Add3~5 .operation_mode = "arithmetic";
defparam \Add3~5 .output_mode = "comb_only";
defparam \Add3~5 .register_cascade_mode = "off";
defparam \Add3~5 .sum_lutc_input = "cin";
defparam \Add3~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y19_N5
cyclone_lcell \address[6] (
// Equation(s):
// address[6] = DFFEAS((\address[1]~10_combout  & ((\address~20_combout  & ((\Add3~5_combout ))) # (!\address~20_combout  & (\inst~27 )))) # (!\address[1]~10_combout  & (((\address~20_combout )))), GLOBAL(\clk~combout ), VCC, , \address[7]~17_combout , , , , 
// )

	.clk(\clk~combout ),
	.dataa(\address[1]~10_combout ),
	.datab(\inst~27 ),
	.datac(\address~20_combout ),
	.datad(\Add3~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address[7]~17_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(address[6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \address[6] .lut_mask = "f858";
defparam \address[6] .operation_mode = "normal";
defparam \address[6] .output_mode = "reg_only";
defparam \address[6] .register_cascade_mode = "off";
defparam \address[6] .sum_lutc_input = "datac";
defparam \address[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y13_N2
cyclone_lcell \ROM_RAM_1|decoder|Decoder0~0 (
// Equation(s):
// \ROM_RAM_1|decoder|Decoder0~0_combout  = (((!address[6] & address[7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(address[6]),
	.datad(address[7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|decoder|Decoder0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|decoder|Decoder0~0 .lut_mask = "0f00";
defparam \ROM_RAM_1|decoder|Decoder0~0 .operation_mode = "normal";
defparam \ROM_RAM_1|decoder|Decoder0~0 .output_mode = "comb_only";
defparam \ROM_RAM_1|decoder|Decoder0~0 .register_cascade_mode = "off";
defparam \ROM_RAM_1|decoder|Decoder0~0 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|decoder|Decoder0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y18_N3
cyclone_lcell \ROM_RAM_1|SRAM_1|mem~14 (
// Equation(s):
// \ROM_RAM_1|SRAM_1|mem~14_combout  = (!address[3] & ((address[1] & ((!address[0]) # (!address[2]))) # (!address[1] & ((address[0])))))

	.clk(gnd),
	.dataa(address[1]),
	.datab(address[3]),
	.datac(address[2]),
	.datad(address[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_1|mem~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_1|mem~14 .lut_mask = "1322";
defparam \ROM_RAM_1|SRAM_1|mem~14 .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_1|mem~14 .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_1|mem~14 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_1|mem~14 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_1|mem~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y18_N4
cyclone_lcell \ROM_RAM_1|SRAM_1|mem~15 (
// Equation(s):
// \ROM_RAM_1|SRAM_1|mem~15_combout  = ((!address[4] & (!address[5] & \ROM_RAM_1|SRAM_1|mem~14_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(address[4]),
	.datac(address[5]),
	.datad(\ROM_RAM_1|SRAM_1|mem~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_1|mem~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_1|mem~15 .lut_mask = "0300";
defparam \ROM_RAM_1|SRAM_1|mem~15 .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_1|mem~15 .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_1|mem~15 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_1|mem~15 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_1|mem~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y18_N5
cyclone_lcell \ROM_RAM_1|SRAM_2|dataout[8] (
// Equation(s):
// \ROM_RAM_1|SRAM_2|dataout [8] = ((GLOBAL(\ROM_RAM_1|decoder|Decoder0~0_combout ) & ((\ROM_RAM_1|SRAM_1|mem~15_combout ))) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~0_combout ) & (\ROM_RAM_1|SRAM_2|dataout [8])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ROM_RAM_1|SRAM_2|dataout [8]),
	.datac(\ROM_RAM_1|decoder|Decoder0~0_combout ),
	.datad(\ROM_RAM_1|SRAM_1|mem~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_2|dataout [8]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_2|dataout[8] .lut_mask = "fc0c";
defparam \ROM_RAM_1|SRAM_2|dataout[8] .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_2|dataout[8] .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_2|dataout[8] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_2|dataout[8] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_2|dataout[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y18_N5
cyclone_lcell \ROM_RAM_1|SROM_1|Mux6~1 (
// Equation(s):
// \ROM_RAM_1|SROM_1|Mux6~1_combout  = (address[2] & ((address[4]) # (address[1] $ (address[0])))) # (!address[2] & (address[1] & ((!address[0]))))

	.clk(gnd),
	.dataa(address[1]),
	.datab(address[4]),
	.datac(address[2]),
	.datad(address[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_1|Mux6~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_1|Mux6~1 .lut_mask = "d0ea";
defparam \ROM_RAM_1|SROM_1|Mux6~1 .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_1|Mux6~1 .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_1|Mux6~1 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_1|Mux6~1 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_1|Mux6~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y18_N2
cyclone_lcell \ROM_RAM_1|SROM_1|Mux6~0 (
// Equation(s):
// \ROM_RAM_1|SROM_1|Mux6~0_combout  = ((address[5] & ((address[4]))) # (!address[5] & (address[3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(address[5]),
	.datac(address[3]),
	.datad(address[4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_1|Mux6~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_1|Mux6~0 .lut_mask = "fc30";
defparam \ROM_RAM_1|SROM_1|Mux6~0 .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_1|Mux6~0 .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_1|Mux6~0 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_1|Mux6~0 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_1|Mux6~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y18_N8
cyclone_lcell \ROM_RAM_1|SROM_1|Mux6~2 (
// Equation(s):
// \ROM_RAM_1|SROM_1|Mux6~2_combout  = (\ROM_RAM_1|SROM_2|Mux7~3_combout ) # ((\ROM_RAM_1|SROM_1|Mux6~1_combout  & (!address[4] & \ROM_RAM_1|SROM_1|Mux6~0_combout )) # (!\ROM_RAM_1|SROM_1|Mux6~1_combout  & (address[4] & !\ROM_RAM_1|SROM_1|Mux6~0_combout )))

	.clk(gnd),
	.dataa(\ROM_RAM_1|SROM_2|Mux7~3_combout ),
	.datab(\ROM_RAM_1|SROM_1|Mux6~1_combout ),
	.datac(address[4]),
	.datad(\ROM_RAM_1|SROM_1|Mux6~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_1|Mux6~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_1|Mux6~2 .lut_mask = "aeba";
defparam \ROM_RAM_1|SROM_1|Mux6~2 .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_1|Mux6~2 .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_1|Mux6~2 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_1|Mux6~2 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_1|Mux6~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y18_N9
cyclone_lcell \ROM_RAM_1|SROM_1|data_out[0] (
// Equation(s):
// \ROM_RAM_1|SROM_1|data_out [0] = ((GLOBAL(\ROM_RAM_1|decoder|Decoder0~2_combout ) & (\ROM_RAM_1|SROM_1|data_out [0])) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~2_combout ) & ((\ROM_RAM_1|SROM_1|Mux6~2_combout ))))

	.clk(gnd),
	.dataa(\ROM_RAM_1|SROM_1|data_out [0]),
	.datab(vcc),
	.datac(\ROM_RAM_1|decoder|Decoder0~2_combout ),
	.datad(\ROM_RAM_1|SROM_1|Mux6~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_1|data_out [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_1|data_out[0] .lut_mask = "afa0";
defparam \ROM_RAM_1|SROM_1|data_out[0] .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_1|data_out[0] .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_1|data_out[0] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_1|data_out[0] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_1|data_out[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y18_N6
cyclone_lcell \ROM_RAM_1|SRAM_1|dataout[8] (
// Equation(s):
// \ROM_RAM_1|SRAM_1|dataout [8] = ((GLOBAL(\ROM_RAM_1|decoder|Decoder0~1_combout ) & (\ROM_RAM_1|SRAM_1|mem~15_combout )) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~1_combout ) & ((\ROM_RAM_1|SRAM_1|dataout [8]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ROM_RAM_1|SRAM_1|mem~15_combout ),
	.datac(\ROM_RAM_1|decoder|Decoder0~1_combout ),
	.datad(\ROM_RAM_1|SRAM_1|dataout [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_1|dataout [8]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_1|dataout[8] .lut_mask = "cfc0";
defparam \ROM_RAM_1|SRAM_1|dataout[8] .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_1|dataout[8] .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_1|dataout[8] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_1|dataout[8] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_1|dataout[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y18_N2
cyclone_lcell \ROM_RAM_1|Mux8~0 (
// Equation(s):
// \ROM_RAM_1|Mux8~0_combout  = (address[7] & (address[6])) # (!address[7] & ((address[6] & ((\ROM_RAM_1|SRAM_1|dataout [8]))) # (!address[6] & (\ROM_RAM_1|SROM_1|data_out [0]))))

	.clk(gnd),
	.dataa(address[7]),
	.datab(address[6]),
	.datac(\ROM_RAM_1|SROM_1|data_out [0]),
	.datad(\ROM_RAM_1|SRAM_1|dataout [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|Mux8~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|Mux8~0 .lut_mask = "dc98";
defparam \ROM_RAM_1|Mux8~0 .operation_mode = "normal";
defparam \ROM_RAM_1|Mux8~0 .output_mode = "comb_only";
defparam \ROM_RAM_1|Mux8~0 .register_cascade_mode = "off";
defparam \ROM_RAM_1|Mux8~0 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|Mux8~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y18_N5
cyclone_lcell \ROM_RAM_1|SRAM_3|dataout[8] (
// Equation(s):
// \ROM_RAM_1|SRAM_3|dataout [8] = ((GLOBAL(\ROM_RAM_1|decoder|Decoder0~3_combout ) & ((\ROM_RAM_1|SRAM_1|mem~15_combout ))) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~3_combout ) & (\ROM_RAM_1|SRAM_3|dataout [8])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ROM_RAM_1|SRAM_3|dataout [8]),
	.datac(\ROM_RAM_1|SRAM_1|mem~15_combout ),
	.datad(\ROM_RAM_1|decoder|Decoder0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_3|dataout [8]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_3|dataout[8] .lut_mask = "f0cc";
defparam \ROM_RAM_1|SRAM_3|dataout[8] .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_3|dataout[8] .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_3|dataout[8] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_3|dataout[8] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_3|dataout[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y18_N0
cyclone_lcell \ROM_RAM_1|Mux8~1 (
// Equation(s):
// \ROM_RAM_1|Mux8~1_combout  = (address[7] & ((\ROM_RAM_1|Mux8~0_combout  & ((\ROM_RAM_1|SRAM_3|dataout [8]))) # (!\ROM_RAM_1|Mux8~0_combout  & (\ROM_RAM_1|SRAM_2|dataout [8])))) # (!address[7] & (((\ROM_RAM_1|Mux8~0_combout ))))

	.clk(gnd),
	.dataa(address[7]),
	.datab(\ROM_RAM_1|SRAM_2|dataout [8]),
	.datac(\ROM_RAM_1|Mux8~0_combout ),
	.datad(\ROM_RAM_1|SRAM_3|dataout [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|Mux8~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|Mux8~1 .lut_mask = "f858";
defparam \ROM_RAM_1|Mux8~1 .operation_mode = "normal";
defparam \ROM_RAM_1|Mux8~1 .output_mode = "comb_only";
defparam \ROM_RAM_1|Mux8~1 .register_cascade_mode = "off";
defparam \ROM_RAM_1|Mux8~1 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|Mux8~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y18_N1
cyclone_lcell \inst[8] (
// Equation(s):
// \inst~10  = (\sign~2_combout  & ((\LessThan0~10_combout  & ((\ROM_RAM_1|Mux8~1_combout ))) # (!\LessThan0~10_combout  & (inst[8])))) # (!\sign~2_combout  & (((inst[8]))))

	.clk(\clk~combout ),
	.dataa(\sign~2_combout ),
	.datab(\LessThan0~10_combout ),
	.datac(vcc),
	.datad(\ROM_RAM_1|Mux8~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\clr~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst~10 ),
	.regout(inst[8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst[8] .lut_mask = "f870";
defparam \inst[8] .operation_mode = "normal";
defparam \inst[8] .output_mode = "comb_only";
defparam \inst[8] .register_cascade_mode = "off";
defparam \inst[8] .sum_lutc_input = "qfbk";
defparam \inst[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y20_N6
cyclone_lcell \address~45 (
// Equation(s):
// \address~45_combout  = (\addr~combout [0] & ((\Equal2~4_combout ) # ((\Equal1~5_combout ) # (\flag~regout ))))

	.clk(gnd),
	.dataa(\addr~combout [0]),
	.datab(\Equal2~4_combout ),
	.datac(\Equal1~5_combout ),
	.datad(\flag~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\address~45_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \address~45 .lut_mask = "aaa8";
defparam \address~45 .operation_mode = "normal";
defparam \address~45 .output_mode = "comb_only";
defparam \address~45 .register_cascade_mode = "off";
defparam \address~45 .sum_lutc_input = "datac";
defparam \address~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y20_N2
cyclone_lcell \address~46 (
// Equation(s):
// \address~46_combout  = (\LessThan0~10_combout  & ((\Equal0~6_combout  & (\Add0~15_combout )) # (!\Equal0~6_combout  & ((\address~45_combout )))))

	.clk(gnd),
	.dataa(\Add0~15_combout ),
	.datab(\Equal0~6_combout ),
	.datac(\LessThan0~10_combout ),
	.datad(\address~45_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\address~46_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \address~46 .lut_mask = "b080";
defparam \address~46 .operation_mode = "normal";
defparam \address~46 .output_mode = "comb_only";
defparam \address~46 .register_cascade_mode = "off";
defparam \address~46 .sum_lutc_input = "datac";
defparam \address~46 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y20_N9
cyclone_lcell \address~43 (
// Equation(s):
// \address~43_combout  = (((!\Equal2~4_combout  & !\flag~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Equal2~4_combout ),
	.datad(\flag~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\address~43_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \address~43 .lut_mask = "000f";
defparam \address~43 .operation_mode = "normal";
defparam \address~43 .output_mode = "comb_only";
defparam \address~43 .register_cascade_mode = "off";
defparam \address~43 .sum_lutc_input = "datac";
defparam \address~43 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y20_N8
cyclone_lcell \address~44 (
// Equation(s):
// \address~44_combout  = (address[0] & (((\address~43_combout  & \sign~4_combout )) # (!\LessThan0~10_combout )))

	.clk(gnd),
	.dataa(address[0]),
	.datab(\LessThan0~10_combout ),
	.datac(\address~43_combout ),
	.datad(\sign~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\address~44_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \address~44 .lut_mask = "a222";
defparam \address~44 .operation_mode = "normal";
defparam \address~44 .output_mode = "comb_only";
defparam \address~44 .register_cascade_mode = "off";
defparam \address~44 .sum_lutc_input = "datac";
defparam \address~44 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y20_N6
cyclone_lcell \address~42 (
// Equation(s):
// \address~42_combout  = ((\inst~1  & ((\Add3~35_combout ))) # (!\inst~1  & (\inst~33 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst~33 ),
	.datac(\Add3~35_combout ),
	.datad(\inst~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\address~42_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \address~42 .lut_mask = "f0cc";
defparam \address~42 .operation_mode = "normal";
defparam \address~42 .output_mode = "comb_only";
defparam \address~42 .register_cascade_mode = "off";
defparam \address~42 .sum_lutc_input = "datac";
defparam \address~42 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y20_N7
cyclone_lcell \address~47 (
// Equation(s):
// \address~47_combout  = (\address[1]~12_combout  & (((\address~42_combout )))) # (!\address[1]~12_combout  & ((\address~46_combout ) # ((\address~44_combout ))))

	.clk(gnd),
	.dataa(\address~46_combout ),
	.datab(\address~44_combout ),
	.datac(\address[1]~12_combout ),
	.datad(\address~42_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\address~47_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \address~47 .lut_mask = "fe0e";
defparam \address~47 .operation_mode = "normal";
defparam \address~47 .output_mode = "comb_only";
defparam \address~47 .register_cascade_mode = "off";
defparam \address~47 .sum_lutc_input = "datac";
defparam \address~47 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y19_N5
cyclone_lcell \address[0] (
// Equation(s):
// address[0] = DFFEAS(((\address[1]~11_combout  & (\Add5~35_combout )) # (!\address[1]~11_combout  & ((\address~47_combout )))), GLOBAL(\clk~combout ), VCC, , !\clr~combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\Add5~35_combout ),
	.datac(\address[1]~11_combout ),
	.datad(\address~47_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\clr~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(address[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \address[0] .lut_mask = "cfc0";
defparam \address[0] .operation_mode = "normal";
defparam \address[0] .output_mode = "reg_only";
defparam \address[0] .register_cascade_mode = "off";
defparam \address[0] .sum_lutc_input = "datac";
defparam \address[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y20_N0
cyclone_lcell \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = (!\flag~regout  & (\addr~combout [0] $ (((address[0])))))

	.clk(gnd),
	.dataa(\addr~combout [0]),
	.datab(\flag~regout ),
	.datac(vcc),
	.datad(address[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal0~2 .lut_mask = "1122";
defparam \Equal0~2 .operation_mode = "normal";
defparam \Equal0~2 .output_mode = "comb_only";
defparam \Equal0~2 .register_cascade_mode = "off";
defparam \Equal0~2 .sum_lutc_input = "datac";
defparam \Equal0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y22_N9
cyclone_lcell \Equal2~3 (
// Equation(s):
// \Equal2~3_combout  = (!\Add1~35_combout  & (!\Equal0~2_combout  & (\Add1~30_combout  $ (!\address~6_combout ))))

	.clk(gnd),
	.dataa(\Add1~35_combout ),
	.datab(\Add1~30_combout ),
	.datac(\address~6_combout ),
	.datad(\Equal0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal2~3 .lut_mask = "0041";
defparam \Equal2~3 .operation_mode = "normal";
defparam \Equal2~3 .output_mode = "comb_only";
defparam \Equal2~3 .register_cascade_mode = "off";
defparam \Equal2~3 .sum_lutc_input = "datac";
defparam \Equal2~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y22_N4
cyclone_lcell \Equal2~2 (
// Equation(s):
// \Equal2~2_combout  = (\Add1~25_combout  & (\address~4_combout  & (\Add1~20_combout  $ (!\address~5_combout )))) # (!\Add1~25_combout  & (!\address~4_combout  & (\Add1~20_combout  $ (!\address~5_combout ))))

	.clk(gnd),
	.dataa(\Add1~25_combout ),
	.datab(\Add1~20_combout ),
	.datac(\address~5_combout ),
	.datad(\address~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal2~2 .lut_mask = "8241";
defparam \Equal2~2 .operation_mode = "normal";
defparam \Equal2~2 .output_mode = "comb_only";
defparam \Equal2~2 .register_cascade_mode = "off";
defparam \Equal2~2 .sum_lutc_input = "datac";
defparam \Equal2~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y21_N7
cyclone_lcell \Equal2~0 (
// Equation(s):
// \Equal2~0_combout  = (\Add1~0_combout  & (\address~1_combout  & (\Add1~5_combout  $ (!\address~0_combout )))) # (!\Add1~0_combout  & (!\address~1_combout  & (\Add1~5_combout  $ (!\address~0_combout ))))

	.clk(gnd),
	.dataa(\Add1~0_combout ),
	.datab(\Add1~5_combout ),
	.datac(\address~1_combout ),
	.datad(\address~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal2~0 .lut_mask = "8421";
defparam \Equal2~0 .operation_mode = "normal";
defparam \Equal2~0 .output_mode = "comb_only";
defparam \Equal2~0 .register_cascade_mode = "off";
defparam \Equal2~0 .sum_lutc_input = "datac";
defparam \Equal2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y21_N6
cyclone_lcell \Equal2~1 (
// Equation(s):
// \Equal2~1_combout  = (\Add1~15_combout  & (\address~2_combout  & (\Add1~10_combout  $ (!\address~3_combout )))) # (!\Add1~15_combout  & (!\address~2_combout  & (\Add1~10_combout  $ (!\address~3_combout ))))

	.clk(gnd),
	.dataa(\Add1~15_combout ),
	.datab(\Add1~10_combout ),
	.datac(\address~3_combout ),
	.datad(\address~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal2~1 .lut_mask = "8241";
defparam \Equal2~1 .operation_mode = "normal";
defparam \Equal2~1 .output_mode = "comb_only";
defparam \Equal2~1 .register_cascade_mode = "off";
defparam \Equal2~1 .sum_lutc_input = "datac";
defparam \Equal2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y22_N8
cyclone_lcell \Equal2~4 (
// Equation(s):
// \Equal2~4_combout  = (\Equal2~3_combout  & (\Equal2~2_combout  & (\Equal2~0_combout  & \Equal2~1_combout )))

	.clk(gnd),
	.dataa(\Equal2~3_combout ),
	.datab(\Equal2~2_combout ),
	.datac(\Equal2~0_combout ),
	.datad(\Equal2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal2~4 .lut_mask = "8000";
defparam \Equal2~4 .operation_mode = "normal";
defparam \Equal2~4 .output_mode = "comb_only";
defparam \Equal2~4 .register_cascade_mode = "off";
defparam \Equal2~4 .sum_lutc_input = "datac";
defparam \Equal2~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y22_N9
cyclone_lcell \address[1]~7 (
// Equation(s):
// \address[1]~7_combout  = ((\Equal0~6_combout ) # ((!\Equal1~5_combout  & \Equal2~4_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Equal1~5_combout ),
	.datac(\Equal2~4_combout ),
	.datad(\Equal0~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\address[1]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \address[1]~7 .lut_mask = "ff30";
defparam \address[1]~7 .operation_mode = "normal";
defparam \address[1]~7 .output_mode = "comb_only";
defparam \address[1]~7 .register_cascade_mode = "off";
defparam \address[1]~7 .sum_lutc_input = "datac";
defparam \address[1]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y21_N3
cyclone_lcell \address~8 (
// Equation(s):
// \address~8_combout  = (\sign~4_combout  & (((\address~6_combout  & !\address[1]~7_combout )))) # (!\sign~4_combout  & ((\Add1~30_combout ) # ((\address[1]~7_combout ))))

	.clk(gnd),
	.dataa(\Add1~30_combout ),
	.datab(\sign~4_combout ),
	.datac(\address~6_combout ),
	.datad(\address[1]~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\address~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \address~8 .lut_mask = "33e2";
defparam \address~8 .operation_mode = "normal";
defparam \address~8 .output_mode = "comb_only";
defparam \address~8 .register_cascade_mode = "off";
defparam \address~8 .sum_lutc_input = "datac";
defparam \address~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y20_N9
cyclone_lcell \address~9 (
// Equation(s):
// \address~9_combout  = (\address[1]~7_combout  & ((\address~8_combout  & (\Add0~30_combout )) # (!\address~8_combout  & ((\addr~combout [7]))))) # (!\address[1]~7_combout  & (((\address~8_combout ))))

	.clk(gnd),
	.dataa(\Add0~30_combout ),
	.datab(\address[1]~7_combout ),
	.datac(\address~8_combout ),
	.datad(\addr~combout [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\address~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \address~9 .lut_mask = "bcb0";
defparam \address~9 .operation_mode = "normal";
defparam \address~9 .output_mode = "comb_only";
defparam \address~9 .register_cascade_mode = "off";
defparam \address~9 .sum_lutc_input = "datac";
defparam \address~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y22_N2
cyclone_lcell \ROM_RAM_1|SROM_1|Mux0~0 (
// Equation(s):
// \ROM_RAM_1|SROM_1|Mux0~0_combout  = (address[2] & (address[0] & (address[1] $ (address[3]))))

	.clk(gnd),
	.dataa(address[1]),
	.datab(address[3]),
	.datac(address[2]),
	.datad(address[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_1|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_1|Mux0~0 .lut_mask = "6000";
defparam \ROM_RAM_1|SROM_1|Mux0~0 .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_1|Mux0~0 .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_1|Mux0~0 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_1|Mux0~0 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_1|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y22_N3
cyclone_lcell \ROM_RAM_1|SROM_1|Mux0~1 (
// Equation(s):
// \ROM_RAM_1|SROM_1|Mux0~1_combout  = (!address[5] & (((address[4] & \ROM_RAM_1|SROM_1|Mux0~0_combout ))))

	.clk(gnd),
	.dataa(address[5]),
	.datab(vcc),
	.datac(address[4]),
	.datad(\ROM_RAM_1|SROM_1|Mux0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_1|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_1|Mux0~1 .lut_mask = "5000";
defparam \ROM_RAM_1|SROM_1|Mux0~1 .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_1|Mux0~1 .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_1|Mux0~1 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_1|Mux0~1 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_1|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y22_N0
cyclone_lcell \ROM_RAM_1|SROM_1|data_out[7] (
// Equation(s):
// \ROM_RAM_1|SROM_1|data_out [7] = ((GLOBAL(\ROM_RAM_1|decoder|Decoder0~2_combout ) & ((\ROM_RAM_1|SROM_1|data_out [7]))) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~2_combout ) & (\ROM_RAM_1|SROM_1|Mux0~1_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ROM_RAM_1|SROM_1|Mux0~1_combout ),
	.datac(\ROM_RAM_1|decoder|Decoder0~2_combout ),
	.datad(\ROM_RAM_1|SROM_1|data_out [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_1|data_out [7]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_1|data_out[7] .lut_mask = "fc0c";
defparam \ROM_RAM_1|SROM_1|data_out[7] .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_1|data_out[7] .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_1|data_out[7] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_1|data_out[7] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_1|data_out[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y22_N6
cyclone_lcell \ROM_RAM_1|Mux15~0 (
// Equation(s):
// \ROM_RAM_1|Mux15~0_combout  = (!address[7] & (((!address[6] & \ROM_RAM_1|SROM_1|data_out [7]))))

	.clk(gnd),
	.dataa(address[7]),
	.datab(vcc),
	.datac(address[6]),
	.datad(\ROM_RAM_1|SROM_1|data_out [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|Mux15~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|Mux15~0 .lut_mask = "0500";
defparam \ROM_RAM_1|Mux15~0 .operation_mode = "normal";
defparam \ROM_RAM_1|Mux15~0 .output_mode = "comb_only";
defparam \ROM_RAM_1|Mux15~0 .register_cascade_mode = "off";
defparam \ROM_RAM_1|Mux15~0 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|Mux15~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y23_N4
cyclone_lcell \inst[31] (
// Equation(s):
// \inst~26  = (\LessThan0~10_combout  & ((\sign~3_combout  & ((\ROM_RAM_1|Mux15~0_combout ))) # (!\sign~3_combout  & (inst[31])))) # (!\LessThan0~10_combout  & (((inst[31]))))

	.clk(\clk~combout ),
	.dataa(\LessThan0~10_combout ),
	.datab(\sign~3_combout ),
	.datac(vcc),
	.datad(\ROM_RAM_1|Mux15~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\clr~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst~26 ),
	.regout(inst[31]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst[31] .lut_mask = "f870";
defparam \inst[31] .operation_mode = "normal";
defparam \inst[31] .output_mode = "comb_only";
defparam \inst[31] .register_cascade_mode = "off";
defparam \inst[31] .sum_lutc_input = "qfbk";
defparam \inst[31] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y18_N7
cyclone_lcell \Add3~0 (
// Equation(s):
// \Add3~0_combout  = (((!\Add3~27  & \Add3~7 ) # (\Add3~27  & \Add3~7COUT1_58 ) $ (\inst~26 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst~26 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add3~27 ),
	.cin0(\Add3~7 ),
	.cin1(\Add3~7COUT1_58 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add3~0 .cin0_used = "true";
defparam \Add3~0 .cin1_used = "true";
defparam \Add3~0 .cin_used = "true";
defparam \Add3~0 .lut_mask = "0ff0";
defparam \Add3~0 .operation_mode = "normal";
defparam \Add3~0 .output_mode = "comb_only";
defparam \Add3~0 .register_cascade_mode = "off";
defparam \Add3~0 .sum_lutc_input = "cin";
defparam \Add3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y21_N0
cyclone_lcell \inst[15] (
// Equation(s):
// \inst~17  = (\LessThan0~10_combout  & ((\sign~2_combout  & ((\ROM_RAM_1|Mux15~0_combout ))) # (!\sign~2_combout  & (inst[15])))) # (!\LessThan0~10_combout  & (((inst[15]))))

	.clk(\clk~combout ),
	.dataa(\LessThan0~10_combout ),
	.datab(\sign~2_combout ),
	.datac(vcc),
	.datad(\ROM_RAM_1|Mux15~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\clr~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst~17 ),
	.regout(inst[15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst[15] .lut_mask = "f870";
defparam \inst[15] .operation_mode = "normal";
defparam \inst[15] .output_mode = "comb_only";
defparam \inst[15] .register_cascade_mode = "off";
defparam \inst[15] .sum_lutc_input = "qfbk";
defparam \inst[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y21_N7
cyclone_lcell \Add5~0 (
// Equation(s):
// \Add5~0_combout  = (\inst~17  $ (((!\Add5~27  & \Add5~7 ) # (\Add5~27  & \Add5~7COUT1_58 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst~17 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add5~27 ),
	.cin0(\Add5~7 ),
	.cin1(\Add5~7COUT1_58 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add5~0 .cin0_used = "true";
defparam \Add5~0 .cin1_used = "true";
defparam \Add5~0 .cin_used = "true";
defparam \Add5~0 .lut_mask = "3c3c";
defparam \Add5~0 .operation_mode = "normal";
defparam \Add5~0 .output_mode = "comb_only";
defparam \Add5~0 .register_cascade_mode = "off";
defparam \Add5~0 .sum_lutc_input = "cin";
defparam \Add5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y19_N8
cyclone_lcell \address~14 (
// Equation(s):
// \address~14_combout  = (\address[1]~10_combout  & ((\address[1]~13_combout ) # ((\inst~26 )))) # (!\address[1]~10_combout  & (!\address[1]~13_combout  & ((\Add5~0_combout ))))

	.clk(gnd),
	.dataa(\address[1]~10_combout ),
	.datab(\address[1]~13_combout ),
	.datac(\inst~26 ),
	.datad(\Add5~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\address~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \address~14 .lut_mask = "b9a8";
defparam \address~14 .operation_mode = "normal";
defparam \address~14 .output_mode = "comb_only";
defparam \address~14 .register_cascade_mode = "off";
defparam \address~14 .sum_lutc_input = "datac";
defparam \address~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y19_N9
cyclone_lcell \address[7] (
// Equation(s):
// address[7] = DFFEAS((\address[1]~13_combout  & ((\address~14_combout  & ((\Add3~0_combout ))) # (!\address~14_combout  & (\address~9_combout )))) # (!\address[1]~13_combout  & (((\address~14_combout )))), GLOBAL(\clk~combout ), VCC, , 
// \address[7]~17_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\address~9_combout ),
	.datab(\address[1]~13_combout ),
	.datac(\Add3~0_combout ),
	.datad(\address~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address[7]~17_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(address[7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \address[7] .lut_mask = "f388";
defparam \address[7] .operation_mode = "normal";
defparam \address[7] .output_mode = "reg_only";
defparam \address[7] .register_cascade_mode = "off";
defparam \address[7] .sum_lutc_input = "datac";
defparam \address[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y20_N0
cyclone_lcell \ROM_RAM_1|SRAM_1|mem~4 (
// Equation(s):
// \ROM_RAM_1|SRAM_1|mem~4_combout  = (address[3]) # ((address[1] & ((address[2]) # (!address[0]))) # (!address[1] & ((address[0]))))

	.clk(gnd),
	.dataa(address[2]),
	.datab(address[1]),
	.datac(address[3]),
	.datad(address[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_1|mem~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_1|mem~4 .lut_mask = "fbfc";
defparam \ROM_RAM_1|SRAM_1|mem~4 .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_1|mem~4 .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_1|mem~4 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_1|mem~4 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_1|mem~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y20_N1
cyclone_lcell \ROM_RAM_1|SRAM_1|mem~5 (
// Equation(s):
// \ROM_RAM_1|SRAM_1|mem~5_combout  = (address[4]) # (((address[5]) # (\ROM_RAM_1|SRAM_1|mem~4_combout )))

	.clk(gnd),
	.dataa(address[4]),
	.datab(vcc),
	.datac(address[5]),
	.datad(\ROM_RAM_1|SRAM_1|mem~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_1|mem~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_1|mem~5 .lut_mask = "fffa";
defparam \ROM_RAM_1|SRAM_1|mem~5 .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_1|mem~5 .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_1|mem~5 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_1|mem~5 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_1|mem~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y20_N8
cyclone_lcell \ROM_RAM_1|SRAM_2|dataout[2] (
// Equation(s):
// \ROM_RAM_1|SRAM_2|dataout [2] = ((GLOBAL(\ROM_RAM_1|decoder|Decoder0~0_combout ) & ((!\ROM_RAM_1|SRAM_1|mem~5_combout ))) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~0_combout ) & (\ROM_RAM_1|SRAM_2|dataout [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ROM_RAM_1|SRAM_2|dataout [2]),
	.datac(\ROM_RAM_1|decoder|Decoder0~0_combout ),
	.datad(\ROM_RAM_1|SRAM_1|mem~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_2|dataout [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_2|dataout[2] .lut_mask = "0cfc";
defparam \ROM_RAM_1|SRAM_2|dataout[2] .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_2|dataout[2] .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_2|dataout[2] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_2|dataout[2] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_2|dataout[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y19_N4
cyclone_lcell \ROM_RAM_1|SRAM_3|dataout[2] (
// Equation(s):
// \ROM_RAM_1|SRAM_3|dataout [2] = ((GLOBAL(\ROM_RAM_1|decoder|Decoder0~3_combout ) & (!\ROM_RAM_1|SRAM_1|mem~5_combout )) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~3_combout ) & ((\ROM_RAM_1|SRAM_3|dataout [2]))))

	.clk(gnd),
	.dataa(\ROM_RAM_1|SRAM_1|mem~5_combout ),
	.datab(vcc),
	.datac(\ROM_RAM_1|SRAM_3|dataout [2]),
	.datad(\ROM_RAM_1|decoder|Decoder0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_3|dataout [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_3|dataout[2] .lut_mask = "55f0";
defparam \ROM_RAM_1|SRAM_3|dataout[2] .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_3|dataout[2] .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_3|dataout[2] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_3|dataout[2] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_3|dataout[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y20_N4
cyclone_lcell \ROM_RAM_1|SRAM_1|dataout[2] (
// Equation(s):
// \ROM_RAM_1|SRAM_1|dataout [2] = ((GLOBAL(\ROM_RAM_1|decoder|Decoder0~1_combout ) & (!\ROM_RAM_1|SRAM_1|mem~5_combout )) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~1_combout ) & ((\ROM_RAM_1|SRAM_1|dataout [2]))))

	.clk(gnd),
	.dataa(\ROM_RAM_1|SRAM_1|mem~5_combout ),
	.datab(vcc),
	.datac(\ROM_RAM_1|SRAM_1|dataout [2]),
	.datad(\ROM_RAM_1|decoder|Decoder0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SRAM_1|dataout [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SRAM_1|dataout[2] .lut_mask = "55f0";
defparam \ROM_RAM_1|SRAM_1|dataout[2] .operation_mode = "normal";
defparam \ROM_RAM_1|SRAM_1|dataout[2] .output_mode = "comb_only";
defparam \ROM_RAM_1|SRAM_1|dataout[2] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SRAM_1|dataout[2] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SRAM_1|dataout[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y19_N2
cyclone_lcell \ROM_RAM_1|SROM_2|Mux5~1 (
// Equation(s):
// \ROM_RAM_1|SROM_2|Mux5~1_combout  = (address[1] & (address[2] & (!address[3] & !address[0]))) # (!address[1] & (!address[2] & (address[3] & address[0])))

	.clk(gnd),
	.dataa(address[1]),
	.datab(address[2]),
	.datac(address[3]),
	.datad(address[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_2|Mux5~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_2|Mux5~1 .lut_mask = "1008";
defparam \ROM_RAM_1|SROM_2|Mux5~1 .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_2|Mux5~1 .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_2|Mux5~1 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_2|Mux5~1 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_2|Mux5~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y22_N7
cyclone_lcell \ROM_RAM_1|SROM_2|Mux5~0 (
// Equation(s):
// \ROM_RAM_1|SROM_2|Mux5~0_combout  = (address[3] & ((address[1] & ((!address[2]) # (!address[0]))) # (!address[1] & (!address[0] & !address[2])))) # (!address[3] & (!address[1] & (address[0] & address[2])))

	.clk(gnd),
	.dataa(address[3]),
	.datab(address[1]),
	.datac(address[0]),
	.datad(address[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_2|Mux5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_2|Mux5~0 .lut_mask = "188a";
defparam \ROM_RAM_1|SROM_2|Mux5~0 .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_2|Mux5~0 .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_2|Mux5~0 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_2|Mux5~0 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_2|Mux5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y20_N0
cyclone_lcell \ROM_RAM_1|SROM_2|Mux5~2 (
// Equation(s):
// \ROM_RAM_1|SROM_2|Mux5~2_combout  = (!address[5] & ((address[4] & ((\ROM_RAM_1|SROM_2|Mux5~0_combout ))) # (!address[4] & (\ROM_RAM_1|SROM_2|Mux5~1_combout ))))

	.clk(gnd),
	.dataa(\ROM_RAM_1|SROM_2|Mux5~1_combout ),
	.datab(address[4]),
	.datac(address[5]),
	.datad(\ROM_RAM_1|SROM_2|Mux5~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_2|Mux5~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_2|Mux5~2 .lut_mask = "0e02";
defparam \ROM_RAM_1|SROM_2|Mux5~2 .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_2|Mux5~2 .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_2|Mux5~2 .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_2|Mux5~2 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_2|Mux5~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y20_N4
cyclone_lcell \ROM_RAM_1|SROM_2|data_out[2] (
// Equation(s):
// \ROM_RAM_1|SROM_2|data_out [2] = ((GLOBAL(\ROM_RAM_1|decoder|Decoder0~2_combout ) & ((\ROM_RAM_1|SROM_2|data_out [2]))) # (!GLOBAL(\ROM_RAM_1|decoder|Decoder0~2_combout ) & (\ROM_RAM_1|SROM_2|Mux5~2_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ROM_RAM_1|SROM_2|Mux5~2_combout ),
	.datac(\ROM_RAM_1|SROM_2|data_out [2]),
	.datad(\ROM_RAM_1|decoder|Decoder0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|SROM_2|data_out [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|SROM_2|data_out[2] .lut_mask = "f0cc";
defparam \ROM_RAM_1|SROM_2|data_out[2] .operation_mode = "normal";
defparam \ROM_RAM_1|SROM_2|data_out[2] .output_mode = "comb_only";
defparam \ROM_RAM_1|SROM_2|data_out[2] .register_cascade_mode = "off";
defparam \ROM_RAM_1|SROM_2|data_out[2] .sum_lutc_input = "datac";
defparam \ROM_RAM_1|SROM_2|data_out[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y19_N2
cyclone_lcell \ROM_RAM_1|Mux2~0 (
// Equation(s):
// \ROM_RAM_1|Mux2~0_combout  = (address[7] & (address[6])) # (!address[7] & ((address[6] & (\ROM_RAM_1|SRAM_1|dataout [2])) # (!address[6] & ((\ROM_RAM_1|SROM_2|data_out [2])))))

	.clk(gnd),
	.dataa(address[7]),
	.datab(address[6]),
	.datac(\ROM_RAM_1|SRAM_1|dataout [2]),
	.datad(\ROM_RAM_1|SROM_2|data_out [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|Mux2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|Mux2~0 .lut_mask = "d9c8";
defparam \ROM_RAM_1|Mux2~0 .operation_mode = "normal";
defparam \ROM_RAM_1|Mux2~0 .output_mode = "comb_only";
defparam \ROM_RAM_1|Mux2~0 .register_cascade_mode = "off";
defparam \ROM_RAM_1|Mux2~0 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|Mux2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y19_N3
cyclone_lcell \ROM_RAM_1|Mux2~1 (
// Equation(s):
// \ROM_RAM_1|Mux2~1_combout  = (address[7] & ((\ROM_RAM_1|Mux2~0_combout  & ((\ROM_RAM_1|SRAM_3|dataout [2]))) # (!\ROM_RAM_1|Mux2~0_combout  & (\ROM_RAM_1|SRAM_2|dataout [2])))) # (!address[7] & (((\ROM_RAM_1|Mux2~0_combout ))))

	.clk(gnd),
	.dataa(address[7]),
	.datab(\ROM_RAM_1|SRAM_2|dataout [2]),
	.datac(\ROM_RAM_1|SRAM_3|dataout [2]),
	.datad(\ROM_RAM_1|Mux2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ROM_RAM_1|Mux2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ROM_RAM_1|Mux2~1 .lut_mask = "f588";
defparam \ROM_RAM_1|Mux2~1 .operation_mode = "normal";
defparam \ROM_RAM_1|Mux2~1 .output_mode = "comb_only";
defparam \ROM_RAM_1|Mux2~1 .register_cascade_mode = "off";
defparam \ROM_RAM_1|Mux2~1 .sum_lutc_input = "datac";
defparam \ROM_RAM_1|Mux2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y19_N0
cyclone_lcell \inst[34] (
// Equation(s):
// \inst~2  = (\Equal0~6_combout  & ((\LessThan0~10_combout  & ((\ROM_RAM_1|Mux2~1_combout ))) # (!\LessThan0~10_combout  & (inst[34])))) # (!\Equal0~6_combout  & (((inst[34]))))

	.clk(\clk~combout ),
	.dataa(\Equal0~6_combout ),
	.datab(\LessThan0~10_combout ),
	.datac(vcc),
	.datad(\ROM_RAM_1|Mux2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\clr~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst~2 ),
	.regout(inst[34]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst[34] .lut_mask = "f870";
defparam \inst[34] .operation_mode = "normal";
defparam \inst[34] .output_mode = "comb_only";
defparam \inst[34] .register_cascade_mode = "off";
defparam \inst[34] .sum_lutc_input = "qfbk";
defparam \inst[34] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y19_N3
cyclone_lcell \a[1]~0 (
// Equation(s):
// \a[1]~0_combout  = ((\inst~2  $ (\inst~1 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst~2 ),
	.datad(\inst~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\a[1]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \a[1]~0 .lut_mask = "0ff0";
defparam \a[1]~0 .operation_mode = "normal";
defparam \a[1]~0 .output_mode = "comb_only";
defparam \a[1]~0 .register_cascade_mode = "off";
defparam \a[1]~0 .sum_lutc_input = "datac";
defparam \a[1]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y19_N1
cyclone_lcell \address[1]~10 (
// Equation(s):
// \address[1]~10_combout  = (\always0~10_combout  & (\a[1]~0_combout  & ((!\register_index[3]~0_combout ) # (!\inst~18 ))))

	.clk(gnd),
	.dataa(\always0~10_combout ),
	.datab(\a[1]~0_combout ),
	.datac(\inst~18 ),
	.datad(\register_index[3]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\address[1]~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \address[1]~10 .lut_mask = "0888";
defparam \address[1]~10 .operation_mode = "normal";
defparam \address[1]~10 .output_mode = "comb_only";
defparam \address[1]~10 .register_cascade_mode = "off";
defparam \address[1]~10 .sum_lutc_input = "datac";
defparam \address[1]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y21_N1
cyclone_lcell \address~34 (
// Equation(s):
// \address~34_combout  = (\sign~4_combout  & ((\address[1]~7_combout  & ((\addr~combout [4]))) # (!\address[1]~7_combout  & (\address~3_combout )))) # (!\sign~4_combout  & (((\address[1]~7_combout ))))

	.clk(gnd),
	.dataa(\address~3_combout ),
	.datab(\addr~combout [4]),
	.datac(\sign~4_combout ),
	.datad(\address[1]~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\address~34_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \address~34 .lut_mask = "cfa0";
defparam \address~34 .operation_mode = "normal";
defparam \address~34 .output_mode = "comb_only";
defparam \address~34 .register_cascade_mode = "off";
defparam \address~34 .sum_lutc_input = "datac";
defparam \address~34 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y21_N3
cyclone_lcell \address~35 (
// Equation(s):
// \address~35_combout  = (\sign~4_combout  & (((\address~34_combout )))) # (!\sign~4_combout  & ((\address~34_combout  & ((\Add0~25_combout ))) # (!\address~34_combout  & (\Add1~10_combout ))))

	.clk(gnd),
	.dataa(\Add1~10_combout ),
	.datab(\Add0~25_combout ),
	.datac(\sign~4_combout ),
	.datad(\address~34_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\address~35_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \address~35 .lut_mask = "fc0a";
defparam \address~35 .operation_mode = "normal";
defparam \address~35 .output_mode = "comb_only";
defparam \address~35 .register_cascade_mode = "off";
defparam \address~35 .sum_lutc_input = "datac";
defparam \address~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y19_N8
cyclone_lcell \address~36 (
// Equation(s):
// \address~36_combout  = (\address[1]~10_combout  & (((\address[1]~13_combout )))) # (!\address[1]~10_combout  & ((\address[1]~13_combout  & (\address~35_combout )) # (!\address[1]~13_combout  & ((\Add5~25_combout )))))

	.clk(gnd),
	.dataa(\address[1]~10_combout ),
	.datab(\address~35_combout ),
	.datac(\address[1]~13_combout ),
	.datad(\Add5~25_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\address~36_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \address~36 .lut_mask = "e5e0";
defparam \address~36 .operation_mode = "normal";
defparam \address~36 .output_mode = "comb_only";
defparam \address~36 .register_cascade_mode = "off";
defparam \address~36 .sum_lutc_input = "datac";
defparam \address~36 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y19_N9
cyclone_lcell \address[4] (
// Equation(s):
// address[4] = DFFEAS((\address[1]~10_combout  & ((\address~36_combout  & ((\Add3~25_combout ))) # (!\address~36_combout  & (\inst~31 )))) # (!\address[1]~10_combout  & (((\address~36_combout )))), GLOBAL(\clk~combout ), VCC, , \address[7]~17_combout , , , 
// , )

	.clk(\clk~combout ),
	.dataa(\address[1]~10_combout ),
	.datab(\inst~31 ),
	.datac(\Add3~25_combout ),
	.datad(\address~36_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address[7]~17_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(address[4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \address[4] .lut_mask = "f588";
defparam \address[4] .operation_mode = "normal";
defparam \address[4] .output_mode = "reg_only";
defparam \address[4] .register_cascade_mode = "off";
defparam \address[4] .sum_lutc_input = "datac";
defparam \address[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y19_N1
cyclone_lcell \address~3 (
// Equation(s):
// \address~3_combout  = ((\flag~regout  & (\addr~combout [4])) # (!\flag~regout  & ((address[4]))))

	.clk(gnd),
	.dataa(\addr~combout [4]),
	.datab(vcc),
	.datac(address[4]),
	.datad(\flag~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\address~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \address~3 .lut_mask = "aaf0";
defparam \address~3 .operation_mode = "normal";
defparam \address~3 .output_mode = "comb_only";
defparam \address~3 .register_cascade_mode = "off";
defparam \address~3 .sum_lutc_input = "datac";
defparam \address~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y19_N8
cyclone_lcell \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = (\addr~combout [4] & (\address~3_combout  & (\address~4_combout  $ (!\addr~combout [5])))) # (!\addr~combout [4] & (!\address~3_combout  & (\address~4_combout  $ (!\addr~combout [5]))))

	.clk(gnd),
	.dataa(\addr~combout [4]),
	.datab(\address~4_combout ),
	.datac(\addr~combout [5]),
	.datad(\address~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal0~4 .lut_mask = "8241";
defparam \Equal0~4 .operation_mode = "normal";
defparam \Equal0~4 .output_mode = "comb_only";
defparam \Equal0~4 .register_cascade_mode = "off";
defparam \Equal0~4 .sum_lutc_input = "datac";
defparam \Equal0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y19_N3
cyclone_lcell \Equal0~5 (
// Equation(s):
// \Equal0~5_combout  = (\address~6_combout  & (\addr~combout [7] & (\address~5_combout  $ (!\addr~combout [6])))) # (!\address~6_combout  & (!\addr~combout [7] & (\address~5_combout  $ (!\addr~combout [6]))))

	.clk(gnd),
	.dataa(\address~6_combout ),
	.datab(\addr~combout [7]),
	.datac(\address~5_combout ),
	.datad(\addr~combout [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal0~5 .lut_mask = "9009";
defparam \Equal0~5 .operation_mode = "normal";
defparam \Equal0~5 .output_mode = "comb_only";
defparam \Equal0~5 .register_cascade_mode = "off";
defparam \Equal0~5 .sum_lutc_input = "datac";
defparam \Equal0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y19_N3
cyclone_lcell \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = (\addr~combout [2] & (\address~1_combout  & (\addr~combout [3] $ (!\address~2_combout )))) # (!\addr~combout [2] & (!\address~1_combout  & (\addr~combout [3] $ (!\address~2_combout ))))

	.clk(gnd),
	.dataa(\addr~combout [2]),
	.datab(\addr~combout [3]),
	.datac(\address~1_combout ),
	.datad(\address~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal0~3 .lut_mask = "8421";
defparam \Equal0~3 .operation_mode = "normal";
defparam \Equal0~3 .output_mode = "comb_only";
defparam \Equal0~3 .register_cascade_mode = "off";
defparam \Equal0~3 .sum_lutc_input = "datac";
defparam \Equal0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y20_N1
cyclone_lcell \Equal0~7 (
// Equation(s):
// \Equal0~7_combout  = (!\Equal0~2_combout  & ((\flag~regout ) # (address[1] $ (!\addr~combout [1]))))

	.clk(gnd),
	.dataa(address[1]),
	.datab(\flag~regout ),
	.datac(\addr~combout [1]),
	.datad(\Equal0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal0~7 .lut_mask = "00ed";
defparam \Equal0~7 .operation_mode = "normal";
defparam \Equal0~7 .output_mode = "comb_only";
defparam \Equal0~7 .register_cascade_mode = "off";
defparam \Equal0~7 .sum_lutc_input = "datac";
defparam \Equal0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y19_N9
cyclone_lcell \Equal0~6 (
// Equation(s):
// \Equal0~6_combout  = (\Equal0~4_combout  & (\Equal0~5_combout  & (\Equal0~3_combout  & \Equal0~7_combout )))

	.clk(gnd),
	.dataa(\Equal0~4_combout ),
	.datab(\Equal0~5_combout ),
	.datac(\Equal0~3_combout ),
	.datad(\Equal0~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal0~6 .lut_mask = "8000";
defparam \Equal0~6 .operation_mode = "normal";
defparam \Equal0~6 .output_mode = "comb_only";
defparam \Equal0~6 .register_cascade_mode = "off";
defparam \Equal0~6 .sum_lutc_input = "datac";
defparam \Equal0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y22_N4
cyclone_lcell \inst[35] (
// Equation(s):
// \inst~1  = (\LessThan0~10_combout  & ((\Equal0~6_combout  & ((\ROM_RAM_1|Mux3~1_combout ))) # (!\Equal0~6_combout  & (inst[35])))) # (!\LessThan0~10_combout  & (((inst[35]))))

	.clk(\clk~combout ),
	.dataa(\LessThan0~10_combout ),
	.datab(\Equal0~6_combout ),
	.datac(vcc),
	.datad(\ROM_RAM_1|Mux3~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\clr~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst~1 ),
	.regout(inst[35]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst[35] .lut_mask = "f870";
defparam \inst[35] .operation_mode = "normal";
defparam \inst[35] .output_mode = "comb_only";
defparam \inst[35] .register_cascade_mode = "off";
defparam \inst[35] .sum_lutc_input = "qfbk";
defparam \inst[35] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y19_N7
cyclone_lcell \address[1]~12 (
// Equation(s):
// \address[1]~12_combout  = (\always0~10_combout  & ((\inst~1  $ (\inst~2 ))))

	.clk(gnd),
	.dataa(\always0~10_combout ),
	.datab(vcc),
	.datac(\inst~1 ),
	.datad(\inst~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\address[1]~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \address[1]~12 .lut_mask = "0aa0";
defparam \address[1]~12 .operation_mode = "normal";
defparam \address[1]~12 .output_mode = "comb_only";
defparam \address[1]~12 .register_cascade_mode = "off";
defparam \address[1]~12 .sum_lutc_input = "datac";
defparam \address[1]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y19_N7
cyclone_lcell \address[1]~13 (
// Equation(s):
// \address[1]~13_combout  = (\address[1]~10_combout  & (((\inst~1 )))) # (!\address[1]~10_combout  & (!\address[1]~12_combout  & ((!\address[1]~11_combout ))))

	.clk(gnd),
	.dataa(\address[1]~12_combout ),
	.datab(\inst~1 ),
	.datac(\address[1]~11_combout ),
	.datad(\address[1]~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\address[1]~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \address[1]~13 .lut_mask = "cc05";
defparam \address[1]~13 .operation_mode = "normal";
defparam \address[1]~13 .output_mode = "comb_only";
defparam \address[1]~13 .register_cascade_mode = "off";
defparam \address[1]~13 .sum_lutc_input = "datac";
defparam \address[1]~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y21_N4
cyclone_lcell \address~38 (
// Equation(s):
// \address~38_combout  = (\sign~4_combout  & (((\address~4_combout  & !\address[1]~7_combout )))) # (!\sign~4_combout  & ((\Add1~25_combout ) # ((\address[1]~7_combout ))))

	.clk(gnd),
	.dataa(\Add1~25_combout ),
	.datab(\sign~4_combout ),
	.datac(\address~4_combout ),
	.datad(\address[1]~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\address~38_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \address~38 .lut_mask = "33e2";
defparam \address~38 .operation_mode = "normal";
defparam \address~38 .output_mode = "comb_only";
defparam \address~38 .register_cascade_mode = "off";
defparam \address~38 .sum_lutc_input = "datac";
defparam \address~38 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y19_N4
cyclone_lcell \address~39 (
// Equation(s):
// \address~39_combout  = (\address[1]~7_combout  & ((\address~38_combout  & (\Add0~20_combout )) # (!\address~38_combout  & ((\addr~combout [5]))))) # (!\address[1]~7_combout  & (((\address~38_combout ))))

	.clk(gnd),
	.dataa(\Add0~20_combout ),
	.datab(\addr~combout [5]),
	.datac(\address[1]~7_combout ),
	.datad(\address~38_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\address~39_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \address~39 .lut_mask = "afc0";
defparam \address~39 .operation_mode = "normal";
defparam \address~39 .output_mode = "comb_only";
defparam \address~39 .register_cascade_mode = "off";
defparam \address~39 .sum_lutc_input = "datac";
defparam \address~39 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y19_N3
cyclone_lcell \address~40 (
// Equation(s):
// \address~40_combout  = (\address[1]~10_combout  & ((\inst~32 ) # ((\address[1]~13_combout )))) # (!\address[1]~10_combout  & (((!\address[1]~13_combout  & \Add5~30_combout ))))

	.clk(gnd),
	.dataa(\address[1]~10_combout ),
	.datab(\inst~32 ),
	.datac(\address[1]~13_combout ),
	.datad(\Add5~30_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\address~40_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \address~40 .lut_mask = "ada8";
defparam \address~40 .operation_mode = "normal";
defparam \address~40 .output_mode = "comb_only";
defparam \address~40 .register_cascade_mode = "off";
defparam \address~40 .sum_lutc_input = "datac";
defparam \address~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y19_N4
cyclone_lcell \address[5] (
// Equation(s):
// address[5] = DFFEAS((\address[1]~13_combout  & ((\address~40_combout  & ((\Add3~30_combout ))) # (!\address~40_combout  & (\address~39_combout )))) # (!\address[1]~13_combout  & (((\address~40_combout )))), GLOBAL(\clk~combout ), VCC, , 
// \address[7]~17_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\address[1]~13_combout ),
	.datab(\address~39_combout ),
	.datac(\Add3~30_combout ),
	.datad(\address~40_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address[7]~17_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(address[5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \address[5] .lut_mask = "f588";
defparam \address[5] .operation_mode = "normal";
defparam \address[5] .output_mode = "reg_only";
defparam \address[5] .register_cascade_mode = "off";
defparam \address[5] .sum_lutc_input = "datac";
defparam \address[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y19_N0
cyclone_lcell \address~4 (
// Equation(s):
// \address~4_combout  = ((\flag~regout  & (\addr~combout [5])) # (!\flag~regout  & ((address[5]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\addr~combout [5]),
	.datac(address[5]),
	.datad(\flag~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\address~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \address~4 .lut_mask = "ccf0";
defparam \address~4 .operation_mode = "normal";
defparam \address~4 .output_mode = "comb_only";
defparam \address~4 .register_cascade_mode = "off";
defparam \address~4 .sum_lutc_input = "datac";
defparam \address~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y19_N7
cyclone_lcell \Equal1~3 (
// Equation(s):
// \Equal1~3_combout  = (\Add0~25_combout  & (\address~3_combout  & (\address~4_combout  $ (!\Add0~20_combout )))) # (!\Add0~25_combout  & (!\address~3_combout  & (\address~4_combout  $ (!\Add0~20_combout ))))

	.clk(gnd),
	.dataa(\Add0~25_combout ),
	.datab(\address~4_combout ),
	.datac(\Add0~20_combout ),
	.datad(\address~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal1~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal1~3 .lut_mask = "8241";
defparam \Equal1~3 .operation_mode = "normal";
defparam \Equal1~3 .output_mode = "comb_only";
defparam \Equal1~3 .register_cascade_mode = "off";
defparam \Equal1~3 .sum_lutc_input = "datac";
defparam \Equal1~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y19_N2
cyclone_lcell \Equal1~4 (
// Equation(s):
// \Equal1~4_combout  = (\Add0~30_combout  & (\address~6_combout  & (\address~5_combout  $ (!\Add0~35_combout )))) # (!\Add0~30_combout  & (!\address~6_combout  & (\address~5_combout  $ (!\Add0~35_combout ))))

	.clk(gnd),
	.dataa(\Add0~30_combout ),
	.datab(\address~5_combout ),
	.datac(\Add0~35_combout ),
	.datad(\address~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal1~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal1~4 .lut_mask = "8241";
defparam \Equal1~4 .operation_mode = "normal";
defparam \Equal1~4 .output_mode = "comb_only";
defparam \Equal1~4 .register_cascade_mode = "off";
defparam \Equal1~4 .sum_lutc_input = "datac";
defparam \Equal1~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y19_N9
cyclone_lcell \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = (\Add0~5_combout  & (\address~1_combout  & (\Add0~0_combout  $ (!\address~2_combout )))) # (!\Add0~5_combout  & (!\address~1_combout  & (\Add0~0_combout  $ (!\address~2_combout ))))

	.clk(gnd),
	.dataa(\Add0~5_combout ),
	.datab(\Add0~0_combout ),
	.datac(\address~1_combout ),
	.datad(\address~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal1~0 .lut_mask = "8421";
defparam \Equal1~0 .operation_mode = "normal";
defparam \Equal1~0 .output_mode = "comb_only";
defparam \Equal1~0 .register_cascade_mode = "off";
defparam \Equal1~0 .sum_lutc_input = "datac";
defparam \Equal1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y20_N7
cyclone_lcell \Equal1~1 (
// Equation(s):
// \Equal1~1_combout  = \Add0~15_combout  $ (((\flag~regout  & (\addr~combout [0])) # (!\flag~regout  & ((address[0])))))

	.clk(gnd),
	.dataa(\addr~combout [0]),
	.datab(\flag~regout ),
	.datac(\Add0~15_combout ),
	.datad(address[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal1~1 .lut_mask = "4b78";
defparam \Equal1~1 .operation_mode = "normal";
defparam \Equal1~1 .output_mode = "comb_only";
defparam \Equal1~1 .register_cascade_mode = "off";
defparam \Equal1~1 .sum_lutc_input = "datac";
defparam \Equal1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y19_N7
cyclone_lcell \Equal1~2 (
// Equation(s):
// \Equal1~2_combout  = (\Equal1~0_combout  & (!\Equal1~1_combout  & (\Add0~10_combout  $ (!\address~0_combout ))))

	.clk(gnd),
	.dataa(\Add0~10_combout ),
	.datab(\Equal1~0_combout ),
	.datac(\address~0_combout ),
	.datad(\Equal1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal1~2 .lut_mask = "0084";
defparam \Equal1~2 .operation_mode = "normal";
defparam \Equal1~2 .output_mode = "comb_only";
defparam \Equal1~2 .register_cascade_mode = "off";
defparam \Equal1~2 .sum_lutc_input = "datac";
defparam \Equal1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y19_N8
cyclone_lcell \Equal1~5 (
// Equation(s):
// \Equal1~5_combout  = (!\Add0~40_combout  & (\Equal1~3_combout  & (\Equal1~4_combout  & \Equal1~2_combout )))

	.clk(gnd),
	.dataa(\Add0~40_combout ),
	.datab(\Equal1~3_combout ),
	.datac(\Equal1~4_combout ),
	.datad(\Equal1~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal1~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal1~5 .lut_mask = "4000";
defparam \Equal1~5 .operation_mode = "normal";
defparam \Equal1~5 .output_mode = "comb_only";
defparam \Equal1~5 .register_cascade_mode = "off";
defparam \Equal1~5 .sum_lutc_input = "datac";
defparam \Equal1~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X18_Y19_N6
cyclone_lcell \sign~3 (
// Equation(s):
// \sign~3_combout  = ((\Equal1~5_combout  & (!\Equal0~6_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Equal1~5_combout ),
	.datac(\Equal0~6_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\sign~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sign~3 .lut_mask = "0c0c";
defparam \sign~3 .operation_mode = "normal";
defparam \sign~3 .output_mode = "comb_only";
defparam \sign~3 .register_cascade_mode = "off";
defparam \sign~3 .sum_lutc_input = "datac";
defparam \sign~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y22_N5
cyclone_lcell \inst[19] (
// Equation(s):
// \inst~22  = (\LessThan0~10_combout  & ((\sign~3_combout  & ((\ROM_RAM_1|Mux3~1_combout ))) # (!\sign~3_combout  & (inst[19])))) # (!\LessThan0~10_combout  & (((inst[19]))))

	.clk(\clk~combout ),
	.dataa(\LessThan0~10_combout ),
	.datab(\sign~3_combout ),
	.datac(vcc),
	.datad(\ROM_RAM_1|Mux3~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\clr~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst~22 ),
	.regout(inst[19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst[19] .lut_mask = "f870";
defparam \inst[19] .operation_mode = "normal";
defparam \inst[19] .output_mode = "comb_only";
defparam \inst[19] .register_cascade_mode = "off";
defparam \inst[19] .sum_lutc_input = "qfbk";
defparam \inst[19] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y20_N5
cyclone_lcell \inst[1] (
// Equation(s):
// \inst~3  = (\sign~2_combout  & ((\LessThan0~10_combout  & (\ROM_RAM_1|Mux1~1_combout )) # (!\LessThan0~10_combout  & ((inst[1]))))) # (!\sign~2_combout  & (((inst[1]))))

	.clk(\clk~combout ),
	.dataa(\sign~2_combout ),
	.datab(\ROM_RAM_1|Mux1~1_combout ),
	.datac(vcc),
	.datad(\LessThan0~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\clr~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst~3 ),
	.regout(inst[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst[1] .lut_mask = "d8f0";
defparam \inst[1] .operation_mode = "normal";
defparam \inst[1] .output_mode = "comb_only";
defparam \inst[1] .register_cascade_mode = "off";
defparam \inst[1] .sum_lutc_input = "qfbk";
defparam \inst[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y17_N2
cyclone_lcell \inst[5] (
// Equation(s):
// \inst~7  = (\LessThan0~10_combout  & ((\sign~2_combout  & ((\ROM_RAM_1|Mux5~1_combout ))) # (!\sign~2_combout  & (inst[5])))) # (!\LessThan0~10_combout  & (((inst[5]))))

	.clk(\clk~combout ),
	.dataa(\LessThan0~10_combout ),
	.datab(\sign~2_combout ),
	.datac(vcc),
	.datad(\ROM_RAM_1|Mux5~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\clr~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst~7 ),
	.regout(inst[5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst[5] .lut_mask = "f870";
defparam \inst[5] .operation_mode = "normal";
defparam \inst[5] .output_mode = "comb_only";
defparam \inst[5] .register_cascade_mode = "off";
defparam \inst[5] .sum_lutc_input = "qfbk";
defparam \inst[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y19_N2
cyclone_lcell \register_index~5 (
// Equation(s):
// \register_index~5_combout  = (\register_index[3]~1_combout  & (((\inst~7 ) # (!\register_index[3]~0_combout )))) # (!\register_index[3]~1_combout  & (\inst~3  & ((\register_index[3]~0_combout ))))

	.clk(gnd),
	.dataa(\inst~3 ),
	.datab(\register_index[3]~1_combout ),
	.datac(\inst~7 ),
	.datad(\register_index[3]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\register_index~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \register_index~5 .lut_mask = "e2cc";
defparam \register_index~5 .operation_mode = "normal";
defparam \register_index~5 .output_mode = "comb_only";
defparam \register_index~5 .register_cascade_mode = "off";
defparam \register_index~5 .sum_lutc_input = "datac";
defparam \register_index~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y19_N3
cyclone_lcell \register_index[1] (
// Equation(s):
// register_index[1] = DFFEAS((\register_index[3]~0_combout  & (((\register_index~5_combout )))) # (!\register_index[3]~0_combout  & ((\register_index~5_combout  & ((\inst~23 ))) # (!\register_index~5_combout  & (\inst~22 )))), GLOBAL(\clk~combout ), VCC, , 
// \register_index[0]~4_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\inst~22 ),
	.datab(\register_index[3]~0_combout ),
	.datac(\inst~23 ),
	.datad(\register_index~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_index[0]~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(register_index[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \register_index[1] .lut_mask = "fc22";
defparam \register_index[1] .operation_mode = "normal";
defparam \register_index[1] .output_mode = "reg_only";
defparam \register_index[1] .register_cascade_mode = "off";
defparam \register_index[1] .sum_lutc_input = "datac";
defparam \register_index[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y17_N4
cyclone_lcell \register_1|mem~0 (
// Equation(s):
// \register_1|mem~0_combout  = (register_index[0]) # ((register_index[3] & ((register_index[1]) # (register_index[2]))))

	.clk(gnd),
	.dataa(register_index[1]),
	.datab(register_index[2]),
	.datac(register_index[3]),
	.datad(register_index[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\register_1|mem~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \register_1|mem~0 .lut_mask = "ffe0";
defparam \register_1|mem~0 .operation_mode = "normal";
defparam \register_1|mem~0 .output_mode = "comb_only";
defparam \register_1|mem~0 .register_cascade_mode = "off";
defparam \register_1|mem~0 .sum_lutc_input = "datac";
defparam \register_1|mem~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y19_N1
cyclone_lcell \a[0]~1 (
// Equation(s):
// \a[0]~1_combout  = (((\always0~10_combout  & !\clr~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\always0~10_combout ),
	.datad(\clr~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\a[0]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \a[0]~1 .lut_mask = "00f0";
defparam \a[0]~1 .operation_mode = "normal";
defparam \a[0]~1 .output_mode = "comb_only";
defparam \a[0]~1 .register_cascade_mode = "off";
defparam \a[0]~1 .sum_lutc_input = "datac";
defparam \a[0]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y18_N2
cyclone_lcell \a[0]~reg0 (
// Equation(s):
// \a[0]~reg0_regout  = DFFEAS((\inst~1  & (((\inst~0 )))) # (!\inst~1  & (!\register_1|mem~0_combout )), GLOBAL(\clk~combout ), VCC, , \a[0]~1_combout , \ROM_RAM_1|Mux0~1_combout , , , \a[1]~0_combout )

	.clk(\clk~combout ),
	.dataa(\register_1|mem~0_combout ),
	.datab(\inst~1 ),
	.datac(\ROM_RAM_1|Mux0~1_combout ),
	.datad(\inst~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\a[1]~0_combout ),
	.ena(\a[0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\a[0]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \a[0]~reg0 .lut_mask = "dd11";
defparam \a[0]~reg0 .operation_mode = "normal";
defparam \a[0]~reg0 .output_mode = "reg_only";
defparam \a[0]~reg0 .register_cascade_mode = "off";
defparam \a[0]~reg0 .sum_lutc_input = "datac";
defparam \a[0]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y18_N7
cyclone_lcell \a[1]~reg0 (
// Equation(s):
// \a[1]~reg0_regout  = DFFEAS(((\inst~1  & ((\inst~3 ))) # (!\inst~1  & (\register_1|mem~1_combout ))), GLOBAL(\clk~combout ), VCC, , \a[0]~1_combout , \ROM_RAM_1|Mux1~1_combout , , , \a[1]~0_combout )

	.clk(\clk~combout ),
	.dataa(\register_1|mem~1_combout ),
	.datab(\inst~3 ),
	.datac(\ROM_RAM_1|Mux1~1_combout ),
	.datad(\inst~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\a[1]~0_combout ),
	.ena(\a[0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\a[1]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \a[1]~reg0 .lut_mask = "ccaa";
defparam \a[1]~reg0 .operation_mode = "normal";
defparam \a[1]~reg0 .output_mode = "reg_only";
defparam \a[1]~reg0 .register_cascade_mode = "off";
defparam \a[1]~reg0 .sum_lutc_input = "datac";
defparam \a[1]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y18_N9
cyclone_lcell \a[2]~reg0 (
// Equation(s):
// \a[2]~reg0_regout  = DFFEAS((\inst~1  & (((\inst~4 )))) # (!\inst~1  & (\register_1|mem~2_combout )), GLOBAL(\clk~combout ), VCC, , \a[0]~1_combout , \ROM_RAM_1|Mux2~1_combout , , , \a[1]~0_combout )

	.clk(\clk~combout ),
	.dataa(\inst~1 ),
	.datab(\register_1|mem~2_combout ),
	.datac(\ROM_RAM_1|Mux2~1_combout ),
	.datad(\inst~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\a[1]~0_combout ),
	.ena(\a[0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\a[2]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \a[2]~reg0 .lut_mask = "ee44";
defparam \a[2]~reg0 .operation_mode = "normal";
defparam \a[2]~reg0 .output_mode = "reg_only";
defparam \a[2]~reg0 .register_cascade_mode = "off";
defparam \a[2]~reg0 .sum_lutc_input = "datac";
defparam \a[2]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y22_N6
cyclone_lcell \a[3]~reg0 (
// Equation(s):
// \a[3]~reg0_regout  = DFFEAS((\inst~1  & ((\inst~2  & (\inst~5 )) # (!\inst~2  & ((\ROM_RAM_1|Mux3~1_combout ))))) # (!\inst~1  & (((\ROM_RAM_1|Mux3~1_combout  & \inst~2 )))), GLOBAL(\clk~combout ), VCC, , \a[0]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\inst~5 ),
	.datab(\ROM_RAM_1|Mux3~1_combout ),
	.datac(\inst~1 ),
	.datad(\inst~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\a[0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\a[3]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \a[3]~reg0 .lut_mask = "acc0";
defparam \a[3]~reg0 .operation_mode = "normal";
defparam \a[3]~reg0 .output_mode = "reg_only";
defparam \a[3]~reg0 .register_cascade_mode = "off";
defparam \a[3]~reg0 .sum_lutc_input = "datac";
defparam \a[3]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y16_N2
cyclone_lcell \a[4]~reg0 (
// Equation(s):
// \a[4]~reg0_regout  = DFFEAS((\inst~1  & (((\inst~6 )))) # (!\inst~1  & (\register_1|mem~3_combout )), GLOBAL(\clk~combout ), VCC, , \a[0]~1_combout , \ROM_RAM_1|Mux4~1_combout , , , \a[1]~0_combout )

	.clk(\clk~combout ),
	.dataa(\register_1|mem~3_combout ),
	.datab(\inst~1 ),
	.datac(\ROM_RAM_1|Mux4~1_combout ),
	.datad(\inst~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\a[1]~0_combout ),
	.ena(\a[0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\a[4]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \a[4]~reg0 .lut_mask = "ee22";
defparam \a[4]~reg0 .operation_mode = "normal";
defparam \a[4]~reg0 .output_mode = "reg_only";
defparam \a[4]~reg0 .register_cascade_mode = "off";
defparam \a[4]~reg0 .sum_lutc_input = "datac";
defparam \a[4]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y18_N2
cyclone_lcell \a[5]~reg0 (
// Equation(s):
// \a[5]~reg0_regout  = DFFEAS(((\inst~1  & ((\inst~7 ))) # (!\inst~1  & (\register_1|mem~4_combout ))), GLOBAL(\clk~combout ), VCC, , \a[0]~1_combout , \ROM_RAM_1|Mux5~1_combout , , , \a[1]~0_combout )

	.clk(\clk~combout ),
	.dataa(\register_1|mem~4_combout ),
	.datab(\inst~7 ),
	.datac(\ROM_RAM_1|Mux5~1_combout ),
	.datad(\inst~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\a[1]~0_combout ),
	.ena(\a[0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\a[5]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \a[5]~reg0 .lut_mask = "ccaa";
defparam \a[5]~reg0 .operation_mode = "normal";
defparam \a[5]~reg0 .output_mode = "reg_only";
defparam \a[5]~reg0 .register_cascade_mode = "off";
defparam \a[5]~reg0 .sum_lutc_input = "datac";
defparam \a[5]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y22_N2
cyclone_lcell \a[6]~reg0 (
// Equation(s):
// \a[6]~reg0_regout  = DFFEAS((\inst~1  & ((\inst~2  & ((\inst~8 ))) # (!\inst~2  & (\ROM_RAM_1|Mux6~1_combout )))) # (!\inst~1  & (\ROM_RAM_1|Mux6~1_combout  & ((\inst~2 )))), GLOBAL(\clk~combout ), VCC, , \a[0]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\inst~1 ),
	.datab(\ROM_RAM_1|Mux6~1_combout ),
	.datac(\inst~8 ),
	.datad(\inst~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\a[0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\a[6]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \a[6]~reg0 .lut_mask = "e488";
defparam \a[6]~reg0 .operation_mode = "normal";
defparam \a[6]~reg0 .output_mode = "reg_only";
defparam \a[6]~reg0 .register_cascade_mode = "off";
defparam \a[6]~reg0 .sum_lutc_input = "datac";
defparam \a[6]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y22_N5
cyclone_lcell \a[7]~reg0 (
// Equation(s):
// \a[7]~reg0_regout  = DFFEAS((\inst~1  & ((\inst~2  & ((\inst~9 ))) # (!\inst~2  & (\ROM_RAM_1|Mux7~1_combout )))) # (!\inst~1  & (\ROM_RAM_1|Mux7~1_combout  & ((\inst~2 )))), GLOBAL(\clk~combout ), VCC, , \a[0]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\ROM_RAM_1|Mux7~1_combout ),
	.datab(\inst~9 ),
	.datac(\inst~1 ),
	.datad(\inst~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\a[0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\a[7]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \a[7]~reg0 .lut_mask = "caa0";
defparam \a[7]~reg0 .operation_mode = "normal";
defparam \a[7]~reg0 .output_mode = "reg_only";
defparam \a[7]~reg0 .register_cascade_mode = "off";
defparam \a[7]~reg0 .sum_lutc_input = "datac";
defparam \a[7]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y17_N8
cyclone_lcell \register_1|mem~5 (
// Equation(s):
// \register_1|mem~5_combout  = (register_index[1] & (!register_index[2] & (!register_index[3])))

	.clk(gnd),
	.dataa(register_index[1]),
	.datab(register_index[2]),
	.datac(register_index[3]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\register_1|mem~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \register_1|mem~5 .lut_mask = "0202";
defparam \register_1|mem~5 .operation_mode = "normal";
defparam \register_1|mem~5 .output_mode = "comb_only";
defparam \register_1|mem~5 .register_cascade_mode = "off";
defparam \register_1|mem~5 .sum_lutc_input = "datac";
defparam \register_1|mem~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y18_N8
cyclone_lcell \a[8]~reg0 (
// Equation(s):
// \a[8]~reg0_regout  = DFFEAS(((\inst~1  & (\inst~10 )) # (!\inst~1  & ((\register_1|mem~5_combout )))), GLOBAL(\clk~combout ), VCC, , \a[0]~1_combout , \ROM_RAM_1|Mux8~1_combout , , , \a[1]~0_combout )

	.clk(\clk~combout ),
	.dataa(\inst~10 ),
	.datab(\register_1|mem~5_combout ),
	.datac(\ROM_RAM_1|Mux8~1_combout ),
	.datad(\inst~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\a[1]~0_combout ),
	.ena(\a[0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\a[8]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \a[8]~reg0 .lut_mask = "aacc";
defparam \a[8]~reg0 .operation_mode = "normal";
defparam \a[8]~reg0 .output_mode = "reg_only";
defparam \a[8]~reg0 .register_cascade_mode = "off";
defparam \a[8]~reg0 .sum_lutc_input = "datac";
defparam \a[8]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y21_N9
cyclone_lcell \a[9]~reg0 (
// Equation(s):
// \a[9]~reg0_regout  = DFFEAS((\inst~1  & ((\inst~2  & (\inst~11 )) # (!\inst~2  & ((\ROM_RAM_1|Mux9~1_combout ))))) # (!\inst~1  & (((\ROM_RAM_1|Mux9~1_combout  & \inst~2 )))), GLOBAL(\clk~combout ), VCC, , \a[0]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\inst~11 ),
	.datab(\inst~1 ),
	.datac(\ROM_RAM_1|Mux9~1_combout ),
	.datad(\inst~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\a[0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\a[9]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \a[9]~reg0 .lut_mask = "b8c0";
defparam \a[9]~reg0 .operation_mode = "normal";
defparam \a[9]~reg0 .output_mode = "reg_only";
defparam \a[9]~reg0 .register_cascade_mode = "off";
defparam \a[9]~reg0 .sum_lutc_input = "datac";
defparam \a[9]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y22_N4
cyclone_lcell \a[10]~reg0 (
// Equation(s):
// \a[10]~reg0_regout  = DFFEAS((\inst~1  & ((\inst~2  & ((\inst~12 ))) # (!\inst~2  & (\ROM_RAM_1|Mux10~1_combout )))) # (!\inst~1  & (\ROM_RAM_1|Mux10~1_combout  & ((\inst~2 )))), GLOBAL(\clk~combout ), VCC, , \a[0]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\ROM_RAM_1|Mux10~1_combout ),
	.datab(\inst~12 ),
	.datac(\inst~1 ),
	.datad(\inst~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\a[0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\a[10]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \a[10]~reg0 .lut_mask = "caa0";
defparam \a[10]~reg0 .operation_mode = "normal";
defparam \a[10]~reg0 .output_mode = "reg_only";
defparam \a[10]~reg0 .register_cascade_mode = "off";
defparam \a[10]~reg0 .sum_lutc_input = "datac";
defparam \a[10]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y21_N8
cyclone_lcell \a[11]~reg0 (
// Equation(s):
// \a[11]~reg0_regout  = DFFEAS((\inst~1  & ((\inst~2  & (\inst~13 )) # (!\inst~2  & ((\ROM_RAM_1|Mux11~1_combout ))))) # (!\inst~1  & (((\ROM_RAM_1|Mux11~1_combout  & \inst~2 )))), GLOBAL(\clk~combout ), VCC, , \a[0]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\inst~13 ),
	.datab(\ROM_RAM_1|Mux11~1_combout ),
	.datac(\inst~1 ),
	.datad(\inst~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\a[0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\a[11]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \a[11]~reg0 .lut_mask = "acc0";
defparam \a[11]~reg0 .operation_mode = "normal";
defparam \a[11]~reg0 .output_mode = "reg_only";
defparam \a[11]~reg0 .register_cascade_mode = "off";
defparam \a[11]~reg0 .sum_lutc_input = "datac";
defparam \a[11]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y17_N3
cyclone_lcell \register_1|mem~6 (
// Equation(s):
// \register_1|mem~6_combout  = (register_index[1] & (!register_index[2] & (!register_index[3] & register_index[0])))

	.clk(gnd),
	.dataa(register_index[1]),
	.datab(register_index[2]),
	.datac(register_index[3]),
	.datad(register_index[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\register_1|mem~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \register_1|mem~6 .lut_mask = "0200";
defparam \register_1|mem~6 .operation_mode = "normal";
defparam \register_1|mem~6 .output_mode = "comb_only";
defparam \register_1|mem~6 .register_cascade_mode = "off";
defparam \register_1|mem~6 .sum_lutc_input = "datac";
defparam \register_1|mem~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y18_N4
cyclone_lcell \a[12]~reg0 (
// Equation(s):
// \a[12]~reg0_regout  = DFFEAS(((\inst~1  & ((\inst~14 ))) # (!\inst~1  & (\register_1|mem~6_combout ))), GLOBAL(\clk~combout ), VCC, , \a[0]~1_combout , \ROM_RAM_1|Mux12~1_combout , , , \a[1]~0_combout )

	.clk(\clk~combout ),
	.dataa(\register_1|mem~6_combout ),
	.datab(\inst~14 ),
	.datac(\ROM_RAM_1|Mux12~1_combout ),
	.datad(\inst~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\a[1]~0_combout ),
	.ena(\a[0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\a[12]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \a[12]~reg0 .lut_mask = "ccaa";
defparam \a[12]~reg0 .operation_mode = "normal";
defparam \a[12]~reg0 .output_mode = "reg_only";
defparam \a[12]~reg0 .register_cascade_mode = "off";
defparam \a[12]~reg0 .sum_lutc_input = "datac";
defparam \a[12]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X24_Y21_N5
cyclone_lcell \a[13]~reg0 (
// Equation(s):
// \a[13]~reg0_regout  = DFFEAS((\inst~1  & ((\inst~2  & (\inst~15 )) # (!\inst~2  & ((\ROM_RAM_1|Mux13~1_combout ))))) # (!\inst~1  & (((\ROM_RAM_1|Mux13~1_combout  & \inst~2 )))), GLOBAL(\clk~combout ), VCC, , \a[0]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\inst~15 ),
	.datab(\inst~1 ),
	.datac(\ROM_RAM_1|Mux13~1_combout ),
	.datad(\inst~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\a[0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\a[13]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \a[13]~reg0 .lut_mask = "b8c0";
defparam \a[13]~reg0 .operation_mode = "normal";
defparam \a[13]~reg0 .output_mode = "reg_only";
defparam \a[13]~reg0 .register_cascade_mode = "off";
defparam \a[13]~reg0 .sum_lutc_input = "datac";
defparam \a[13]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y21_N6
cyclone_lcell \a[14]~reg0 (
// Equation(s):
// \a[14]~reg0_regout  = DFFEAS((\inst~1  & ((\inst~2  & ((\inst~16 ))) # (!\inst~2  & (\ROM_RAM_1|Mux14~1_combout )))) # (!\inst~1  & (\ROM_RAM_1|Mux14~1_combout  & ((\inst~2 )))), GLOBAL(\clk~combout ), VCC, , \a[0]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\ROM_RAM_1|Mux14~1_combout ),
	.datab(\inst~16 ),
	.datac(\inst~1 ),
	.datad(\inst~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\a[0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\a[14]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \a[14]~reg0 .lut_mask = "caa0";
defparam \a[14]~reg0 .operation_mode = "normal";
defparam \a[14]~reg0 .output_mode = "reg_only";
defparam \a[14]~reg0 .register_cascade_mode = "off";
defparam \a[14]~reg0 .sum_lutc_input = "datac";
defparam \a[14]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X27_Y17_N5
cyclone_lcell \register_1|mem~7 (
// Equation(s):
// \register_1|mem~7_combout  = (register_index[2]) # ((register_index[3]) # ((register_index[1] & register_index[0])))

	.clk(gnd),
	.dataa(register_index[1]),
	.datab(register_index[2]),
	.datac(register_index[3]),
	.datad(register_index[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\register_1|mem~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \register_1|mem~7 .lut_mask = "fefc";
defparam \register_1|mem~7 .operation_mode = "normal";
defparam \register_1|mem~7 .output_mode = "comb_only";
defparam \register_1|mem~7 .register_cascade_mode = "off";
defparam \register_1|mem~7 .sum_lutc_input = "datac";
defparam \register_1|mem~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y21_N9
cyclone_lcell \a[15]~reg0 (
// Equation(s):
// \a[15]~reg0_regout  = DFFEAS(((\inst~1  & ((\inst~17 ))) # (!\inst~1  & (!\register_1|mem~7_combout ))), GLOBAL(\clk~combout ), VCC, , \a[0]~1_combout , \ROM_RAM_1|Mux15~0_combout , , , \a[1]~0_combout )

	.clk(\clk~combout ),
	.dataa(\register_1|mem~7_combout ),
	.datab(\inst~17 ),
	.datac(\ROM_RAM_1|Mux15~0_combout ),
	.datad(\inst~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\a[1]~0_combout ),
	.ena(\a[0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\a[15]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \a[15]~reg0 .lut_mask = "cc55";
defparam \a[15]~reg0 .operation_mode = "normal";
defparam \a[15]~reg0 .output_mode = "reg_only";
defparam \a[15]~reg0 .register_cascade_mode = "off";
defparam \a[15]~reg0 .sum_lutc_input = "datac";
defparam \a[15]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X25_Y19_N7
cyclone_lcell \b[0]~0 (
// Equation(s):
// \b[0]~0_combout  = (!\clr~combout  & (!\LessThan3~9_combout  & (!\Add4~0_combout  & !\inst~19 )))

	.clk(gnd),
	.dataa(\clr~combout ),
	.datab(\LessThan3~9_combout ),
	.datac(\Add4~0_combout ),
	.datad(\inst~19 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b[0]~0 .lut_mask = "0001";
defparam \b[0]~0 .operation_mode = "normal";
defparam \b[0]~0 .output_mode = "comb_only";
defparam \b[0]~0 .register_cascade_mode = "off";
defparam \b[0]~0 .sum_lutc_input = "datac";
defparam \b[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y20_N6
cyclone_lcell \b[0]~reg0 (
// Equation(s):
// \b[0]~reg0_regout  = DFFEAS((\inst~18  & ((\inst~19  & (!\register_1|mem~0_combout )) # (!\inst~19  & ((\ROM_RAM_1|Mux0~1_combout ))))) # (!\inst~18  & (!\register_1|mem~0_combout )), GLOBAL(\clk~combout ), VCC, , \b[0]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\register_1|mem~0_combout ),
	.datab(\inst~18 ),
	.datac(\ROM_RAM_1|Mux0~1_combout ),
	.datad(\inst~19 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b[0]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b[0]~reg0 .lut_mask = "55d1";
defparam \b[0]~reg0 .operation_mode = "normal";
defparam \b[0]~reg0 .output_mode = "reg_only";
defparam \b[0]~reg0 .register_cascade_mode = "off";
defparam \b[0]~reg0 .sum_lutc_input = "datac";
defparam \b[0]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y20_N6
cyclone_lcell \b[1]~reg0 (
// Equation(s):
// \b[1]~reg0_regout  = DFFEAS((\inst~18  & ((\inst~19  & ((\register_1|mem~1_combout ))) # (!\inst~19  & (\ROM_RAM_1|Mux1~1_combout )))) # (!\inst~18  & (((\register_1|mem~1_combout )))), GLOBAL(\clk~combout ), VCC, , \b[0]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\inst~18 ),
	.datab(\ROM_RAM_1|Mux1~1_combout ),
	.datac(\register_1|mem~1_combout ),
	.datad(\inst~19 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b[1]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b[1]~reg0 .lut_mask = "f0d8";
defparam \b[1]~reg0 .operation_mode = "normal";
defparam \b[1]~reg0 .output_mode = "reg_only";
defparam \b[1]~reg0 .register_cascade_mode = "off";
defparam \b[1]~reg0 .sum_lutc_input = "datac";
defparam \b[1]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y20_N5
cyclone_lcell \b[2]~reg0 (
// Equation(s):
// \b[2]~reg0_regout  = DFFEAS((\inst~18  & ((\inst~19  & (\register_1|mem~2_combout )) # (!\inst~19  & ((\ROM_RAM_1|Mux2~1_combout ))))) # (!\inst~18  & (\register_1|mem~2_combout )), GLOBAL(\clk~combout ), VCC, , \b[0]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\register_1|mem~2_combout ),
	.datab(\inst~18 ),
	.datac(\ROM_RAM_1|Mux2~1_combout ),
	.datad(\inst~19 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b[2]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b[2]~reg0 .lut_mask = "aae2";
defparam \b[2]~reg0 .operation_mode = "normal";
defparam \b[2]~reg0 .output_mode = "reg_only";
defparam \b[2]~reg0 .register_cascade_mode = "off";
defparam \b[2]~reg0 .sum_lutc_input = "datac";
defparam \b[2]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y20_N8
cyclone_lcell \b[3]~reg0 (
// Equation(s):
// \b[3]~reg0_regout  = DFFEAS(((\inst~18  & (!\inst~19  & \ROM_RAM_1|Mux3~1_combout ))), GLOBAL(\clk~combout ), VCC, , \b[0]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst~18 ),
	.datac(\inst~19 ),
	.datad(\ROM_RAM_1|Mux3~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b[3]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b[3]~reg0 .lut_mask = "0c00";
defparam \b[3]~reg0 .operation_mode = "normal";
defparam \b[3]~reg0 .output_mode = "reg_only";
defparam \b[3]~reg0 .register_cascade_mode = "off";
defparam \b[3]~reg0 .sum_lutc_input = "datac";
defparam \b[3]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y20_N0
cyclone_lcell \b[4]~reg0 (
// Equation(s):
// \b[4]~reg0_regout  = DFFEAS((\inst~18  & ((\inst~19  & (\register_1|mem~3_combout )) # (!\inst~19  & ((\ROM_RAM_1|Mux4~1_combout ))))) # (!\inst~18  & (\register_1|mem~3_combout )), GLOBAL(\clk~combout ), VCC, , \b[0]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\register_1|mem~3_combout ),
	.datab(\inst~18 ),
	.datac(\ROM_RAM_1|Mux4~1_combout ),
	.datad(\inst~19 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b[4]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b[4]~reg0 .lut_mask = "aae2";
defparam \b[4]~reg0 .operation_mode = "normal";
defparam \b[4]~reg0 .output_mode = "reg_only";
defparam \b[4]~reg0 .register_cascade_mode = "off";
defparam \b[4]~reg0 .sum_lutc_input = "datac";
defparam \b[4]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y17_N6
cyclone_lcell \b[5]~reg0 (
// Equation(s):
// \b[5]~reg0_regout  = DFFEAS((\inst~19  & (\register_1|mem~4_combout )) # (!\inst~19  & ((\inst~18  & ((\ROM_RAM_1|Mux5~1_combout ))) # (!\inst~18  & (\register_1|mem~4_combout )))), GLOBAL(\clk~combout ), VCC, , \b[0]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\register_1|mem~4_combout ),
	.datab(\inst~19 ),
	.datac(\inst~18 ),
	.datad(\ROM_RAM_1|Mux5~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b[5]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b[5]~reg0 .lut_mask = "ba8a";
defparam \b[5]~reg0 .operation_mode = "normal";
defparam \b[5]~reg0 .output_mode = "reg_only";
defparam \b[5]~reg0 .register_cascade_mode = "off";
defparam \b[5]~reg0 .sum_lutc_input = "datac";
defparam \b[5]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y20_N9
cyclone_lcell \b[6]~reg0 (
// Equation(s):
// \b[6]~reg0_regout  = DFFEAS((!\inst~19  & (((\ROM_RAM_1|Mux6~1_combout  & \inst~18 )))), GLOBAL(\clk~combout ), VCC, , \b[0]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\inst~19 ),
	.datab(vcc),
	.datac(\ROM_RAM_1|Mux6~1_combout ),
	.datad(\inst~18 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b[6]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b[6]~reg0 .lut_mask = "5000";
defparam \b[6]~reg0 .operation_mode = "normal";
defparam \b[6]~reg0 .output_mode = "reg_only";
defparam \b[6]~reg0 .register_cascade_mode = "off";
defparam \b[6]~reg0 .sum_lutc_input = "datac";
defparam \b[6]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y20_N2
cyclone_lcell \b[7]~reg0 (
// Equation(s):
// \b[7]~reg0_regout  = DFFEAS(((\ROM_RAM_1|Mux7~1_combout  & (!\inst~19  & \inst~18 ))), GLOBAL(\clk~combout ), VCC, , \b[0]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\ROM_RAM_1|Mux7~1_combout ),
	.datac(\inst~19 ),
	.datad(\inst~18 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b[7]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b[7]~reg0 .lut_mask = "0c00";
defparam \b[7]~reg0 .operation_mode = "normal";
defparam \b[7]~reg0 .output_mode = "reg_only";
defparam \b[7]~reg0 .register_cascade_mode = "off";
defparam \b[7]~reg0 .sum_lutc_input = "datac";
defparam \b[7]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y17_N3
cyclone_lcell \b[8]~reg0 (
// Equation(s):
// \b[8]~reg0_regout  = DFFEAS((\inst~18  & ((\inst~19  & (\register_1|mem~5_combout )) # (!\inst~19  & ((\ROM_RAM_1|Mux8~1_combout ))))) # (!\inst~18  & (\register_1|mem~5_combout )), GLOBAL(\clk~combout ), VCC, , \b[0]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\register_1|mem~5_combout ),
	.datab(\inst~18 ),
	.datac(\ROM_RAM_1|Mux8~1_combout ),
	.datad(\inst~19 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b[8]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b[8]~reg0 .lut_mask = "aae2";
defparam \b[8]~reg0 .operation_mode = "normal";
defparam \b[8]~reg0 .output_mode = "reg_only";
defparam \b[8]~reg0 .register_cascade_mode = "off";
defparam \b[8]~reg0 .sum_lutc_input = "datac";
defparam \b[8]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y16_N4
cyclone_lcell \b[9]~reg0 (
// Equation(s):
// \b[9]~reg0_regout  = DFFEAS((!\inst~19  & (\ROM_RAM_1|Mux9~1_combout  & ((\inst~18 )))), GLOBAL(\clk~combout ), VCC, , \b[0]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\inst~19 ),
	.datab(\ROM_RAM_1|Mux9~1_combout ),
	.datac(vcc),
	.datad(\inst~18 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b[9]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b[9]~reg0 .lut_mask = "4400";
defparam \b[9]~reg0 .operation_mode = "normal";
defparam \b[9]~reg0 .output_mode = "reg_only";
defparam \b[9]~reg0 .register_cascade_mode = "off";
defparam \b[9]~reg0 .sum_lutc_input = "datac";
defparam \b[9]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y17_N9
cyclone_lcell \b[10]~reg0 (
// Equation(s):
// \b[10]~reg0_regout  = DFFEAS(((\inst~18  & (\ROM_RAM_1|Mux10~1_combout  & !\inst~19 ))), GLOBAL(\clk~combout ), VCC, , \b[0]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst~18 ),
	.datac(\ROM_RAM_1|Mux10~1_combout ),
	.datad(\inst~19 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b[10]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b[10]~reg0 .lut_mask = "00c0";
defparam \b[10]~reg0 .operation_mode = "normal";
defparam \b[10]~reg0 .output_mode = "reg_only";
defparam \b[10]~reg0 .register_cascade_mode = "off";
defparam \b[10]~reg0 .sum_lutc_input = "datac";
defparam \b[10]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y20_N1
cyclone_lcell \b[11]~reg0 (
// Equation(s):
// \b[11]~reg0_regout  = DFFEAS(((\inst~18  & (!\inst~19  & \ROM_RAM_1|Mux11~1_combout ))), GLOBAL(\clk~combout ), VCC, , \b[0]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst~18 ),
	.datac(\inst~19 ),
	.datad(\ROM_RAM_1|Mux11~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b[11]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b[11]~reg0 .lut_mask = "0c00";
defparam \b[11]~reg0 .operation_mode = "normal";
defparam \b[11]~reg0 .output_mode = "reg_only";
defparam \b[11]~reg0 .register_cascade_mode = "off";
defparam \b[11]~reg0 .sum_lutc_input = "datac";
defparam \b[11]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y17_N2
cyclone_lcell \b[12]~reg0 (
// Equation(s):
// \b[12]~reg0_regout  = DFFEAS((\inst~18  & ((\inst~19  & (\register_1|mem~6_combout )) # (!\inst~19  & ((\ROM_RAM_1|Mux12~1_combout ))))) # (!\inst~18  & (\register_1|mem~6_combout )), GLOBAL(\clk~combout ), VCC, , \b[0]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\register_1|mem~6_combout ),
	.datab(\inst~18 ),
	.datac(\ROM_RAM_1|Mux12~1_combout ),
	.datad(\inst~19 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b[12]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b[12]~reg0 .lut_mask = "aae2";
defparam \b[12]~reg0 .operation_mode = "normal";
defparam \b[12]~reg0 .output_mode = "reg_only";
defparam \b[12]~reg0 .register_cascade_mode = "off";
defparam \b[12]~reg0 .sum_lutc_input = "datac";
defparam \b[12]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y20_N3
cyclone_lcell \b[13]~reg0 (
// Equation(s):
// \b[13]~reg0_regout  = DFFEAS((!\inst~19  & (\inst~18  & ((\ROM_RAM_1|Mux13~1_combout )))), GLOBAL(\clk~combout ), VCC, , \b[0]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\inst~19 ),
	.datab(\inst~18 ),
	.datac(vcc),
	.datad(\ROM_RAM_1|Mux13~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b[13]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b[13]~reg0 .lut_mask = "4400";
defparam \b[13]~reg0 .operation_mode = "normal";
defparam \b[13]~reg0 .output_mode = "reg_only";
defparam \b[13]~reg0 .register_cascade_mode = "off";
defparam \b[13]~reg0 .sum_lutc_input = "datac";
defparam \b[13]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y20_N7
cyclone_lcell \b[14]~reg0 (
// Equation(s):
// \b[14]~reg0_regout  = DFFEAS(((\inst~18  & (\ROM_RAM_1|Mux14~1_combout  & !\inst~19 ))), GLOBAL(\clk~combout ), VCC, , \b[0]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst~18 ),
	.datac(\ROM_RAM_1|Mux14~1_combout ),
	.datad(\inst~19 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b[14]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b[14]~reg0 .lut_mask = "00c0";
defparam \b[14]~reg0 .operation_mode = "normal";
defparam \b[14]~reg0 .output_mode = "reg_only";
defparam \b[14]~reg0 .register_cascade_mode = "off";
defparam \b[14]~reg0 .sum_lutc_input = "datac";
defparam \b[14]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y20_N4
cyclone_lcell \b[15]~reg0 (
// Equation(s):
// \b[15]~reg0_regout  = DFFEAS((\inst~18  & ((\inst~19  & (!\register_1|mem~7_combout )) # (!\inst~19  & ((\ROM_RAM_1|Mux15~0_combout ))))) # (!\inst~18  & (!\register_1|mem~7_combout )), GLOBAL(\clk~combout ), VCC, , \b[0]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\register_1|mem~7_combout ),
	.datab(\inst~18 ),
	.datac(\inst~19 ),
	.datad(\ROM_RAM_1|Mux15~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b[15]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \b[15]~reg0 .lut_mask = "5d51";
defparam \b[15]~reg0 .operation_mode = "normal";
defparam \b[15]~reg0 .output_mode = "reg_only";
defparam \b[15]~reg0 .register_cascade_mode = "off";
defparam \b[15]~reg0 .sum_lutc_input = "datac";
defparam \b[15]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_137,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \a[0]~I (
	.datain(\a[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(a[0]));
// synopsys translate_off
defparam \a[0]~I .input_async_reset = "none";
defparam \a[0]~I .input_power_up = "low";
defparam \a[0]~I .input_register_mode = "none";
defparam \a[0]~I .input_sync_reset = "none";
defparam \a[0]~I .oe_async_reset = "none";
defparam \a[0]~I .oe_power_up = "low";
defparam \a[0]~I .oe_register_mode = "none";
defparam \a[0]~I .oe_sync_reset = "none";
defparam \a[0]~I .operation_mode = "output";
defparam \a[0]~I .output_async_reset = "none";
defparam \a[0]~I .output_power_up = "low";
defparam \a[0]~I .output_register_mode = "none";
defparam \a[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_138,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \a[1]~I (
	.datain(\a[1]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(a[1]));
// synopsys translate_off
defparam \a[1]~I .input_async_reset = "none";
defparam \a[1]~I .input_power_up = "low";
defparam \a[1]~I .input_register_mode = "none";
defparam \a[1]~I .input_sync_reset = "none";
defparam \a[1]~I .oe_async_reset = "none";
defparam \a[1]~I .oe_power_up = "low";
defparam \a[1]~I .oe_register_mode = "none";
defparam \a[1]~I .oe_sync_reset = "none";
defparam \a[1]~I .operation_mode = "output";
defparam \a[1]~I .output_async_reset = "none";
defparam \a[1]~I .output_power_up = "low";
defparam \a[1]~I .output_register_mode = "none";
defparam \a[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_139,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \a[2]~I (
	.datain(\a[2]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(a[2]));
// synopsys translate_off
defparam \a[2]~I .input_async_reset = "none";
defparam \a[2]~I .input_power_up = "low";
defparam \a[2]~I .input_register_mode = "none";
defparam \a[2]~I .input_sync_reset = "none";
defparam \a[2]~I .oe_async_reset = "none";
defparam \a[2]~I .oe_power_up = "low";
defparam \a[2]~I .oe_register_mode = "none";
defparam \a[2]~I .oe_sync_reset = "none";
defparam \a[2]~I .operation_mode = "output";
defparam \a[2]~I .output_async_reset = "none";
defparam \a[2]~I .output_power_up = "low";
defparam \a[2]~I .output_register_mode = "none";
defparam \a[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_140,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \a[3]~I (
	.datain(\a[3]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(a[3]));
// synopsys translate_off
defparam \a[3]~I .input_async_reset = "none";
defparam \a[3]~I .input_power_up = "low";
defparam \a[3]~I .input_register_mode = "none";
defparam \a[3]~I .input_sync_reset = "none";
defparam \a[3]~I .oe_async_reset = "none";
defparam \a[3]~I .oe_power_up = "low";
defparam \a[3]~I .oe_register_mode = "none";
defparam \a[3]~I .oe_sync_reset = "none";
defparam \a[3]~I .operation_mode = "output";
defparam \a[3]~I .output_async_reset = "none";
defparam \a[3]~I .output_power_up = "low";
defparam \a[3]~I .output_register_mode = "none";
defparam \a[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_141,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \a[4]~I (
	.datain(\a[4]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(a[4]));
// synopsys translate_off
defparam \a[4]~I .input_async_reset = "none";
defparam \a[4]~I .input_power_up = "low";
defparam \a[4]~I .input_register_mode = "none";
defparam \a[4]~I .input_sync_reset = "none";
defparam \a[4]~I .oe_async_reset = "none";
defparam \a[4]~I .oe_power_up = "low";
defparam \a[4]~I .oe_register_mode = "none";
defparam \a[4]~I .oe_sync_reset = "none";
defparam \a[4]~I .operation_mode = "output";
defparam \a[4]~I .output_async_reset = "none";
defparam \a[4]~I .output_power_up = "low";
defparam \a[4]~I .output_register_mode = "none";
defparam \a[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_158,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \a[5]~I (
	.datain(\a[5]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(a[5]));
// synopsys translate_off
defparam \a[5]~I .input_async_reset = "none";
defparam \a[5]~I .input_power_up = "low";
defparam \a[5]~I .input_register_mode = "none";
defparam \a[5]~I .input_sync_reset = "none";
defparam \a[5]~I .oe_async_reset = "none";
defparam \a[5]~I .oe_power_up = "low";
defparam \a[5]~I .oe_register_mode = "none";
defparam \a[5]~I .oe_sync_reset = "none";
defparam \a[5]~I .operation_mode = "output";
defparam \a[5]~I .output_async_reset = "none";
defparam \a[5]~I .output_power_up = "low";
defparam \a[5]~I .output_register_mode = "none";
defparam \a[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_159,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \a[6]~I (
	.datain(\a[6]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(a[6]));
// synopsys translate_off
defparam \a[6]~I .input_async_reset = "none";
defparam \a[6]~I .input_power_up = "low";
defparam \a[6]~I .input_register_mode = "none";
defparam \a[6]~I .input_sync_reset = "none";
defparam \a[6]~I .oe_async_reset = "none";
defparam \a[6]~I .oe_power_up = "low";
defparam \a[6]~I .oe_register_mode = "none";
defparam \a[6]~I .oe_sync_reset = "none";
defparam \a[6]~I .operation_mode = "output";
defparam \a[6]~I .output_async_reset = "none";
defparam \a[6]~I .output_power_up = "low";
defparam \a[6]~I .output_register_mode = "none";
defparam \a[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_160,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \a[7]~I (
	.datain(\a[7]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(a[7]));
// synopsys translate_off
defparam \a[7]~I .input_async_reset = "none";
defparam \a[7]~I .input_power_up = "low";
defparam \a[7]~I .input_register_mode = "none";
defparam \a[7]~I .input_sync_reset = "none";
defparam \a[7]~I .oe_async_reset = "none";
defparam \a[7]~I .oe_power_up = "low";
defparam \a[7]~I .oe_register_mode = "none";
defparam \a[7]~I .oe_sync_reset = "none";
defparam \a[7]~I .operation_mode = "output";
defparam \a[7]~I .output_async_reset = "none";
defparam \a[7]~I .output_power_up = "low";
defparam \a[7]~I .output_register_mode = "none";
defparam \a[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_161,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \a[8]~I (
	.datain(\a[8]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(a[8]));
// synopsys translate_off
defparam \a[8]~I .input_async_reset = "none";
defparam \a[8]~I .input_power_up = "low";
defparam \a[8]~I .input_register_mode = "none";
defparam \a[8]~I .input_sync_reset = "none";
defparam \a[8]~I .oe_async_reset = "none";
defparam \a[8]~I .oe_power_up = "low";
defparam \a[8]~I .oe_register_mode = "none";
defparam \a[8]~I .oe_sync_reset = "none";
defparam \a[8]~I .operation_mode = "output";
defparam \a[8]~I .output_async_reset = "none";
defparam \a[8]~I .output_power_up = "low";
defparam \a[8]~I .output_register_mode = "none";
defparam \a[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_162,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \a[9]~I (
	.datain(\a[9]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(a[9]));
// synopsys translate_off
defparam \a[9]~I .input_async_reset = "none";
defparam \a[9]~I .input_power_up = "low";
defparam \a[9]~I .input_register_mode = "none";
defparam \a[9]~I .input_sync_reset = "none";
defparam \a[9]~I .oe_async_reset = "none";
defparam \a[9]~I .oe_power_up = "low";
defparam \a[9]~I .oe_register_mode = "none";
defparam \a[9]~I .oe_sync_reset = "none";
defparam \a[9]~I .operation_mode = "output";
defparam \a[9]~I .output_async_reset = "none";
defparam \a[9]~I .output_power_up = "low";
defparam \a[9]~I .output_register_mode = "none";
defparam \a[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_163,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \a[10]~I (
	.datain(\a[10]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(a[10]));
// synopsys translate_off
defparam \a[10]~I .input_async_reset = "none";
defparam \a[10]~I .input_power_up = "low";
defparam \a[10]~I .input_register_mode = "none";
defparam \a[10]~I .input_sync_reset = "none";
defparam \a[10]~I .oe_async_reset = "none";
defparam \a[10]~I .oe_power_up = "low";
defparam \a[10]~I .oe_register_mode = "none";
defparam \a[10]~I .oe_sync_reset = "none";
defparam \a[10]~I .operation_mode = "output";
defparam \a[10]~I .output_async_reset = "none";
defparam \a[10]~I .output_power_up = "low";
defparam \a[10]~I .output_register_mode = "none";
defparam \a[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_164,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \a[11]~I (
	.datain(\a[11]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(a[11]));
// synopsys translate_off
defparam \a[11]~I .input_async_reset = "none";
defparam \a[11]~I .input_power_up = "low";
defparam \a[11]~I .input_register_mode = "none";
defparam \a[11]~I .input_sync_reset = "none";
defparam \a[11]~I .oe_async_reset = "none";
defparam \a[11]~I .oe_power_up = "low";
defparam \a[11]~I .oe_register_mode = "none";
defparam \a[11]~I .oe_sync_reset = "none";
defparam \a[11]~I .operation_mode = "output";
defparam \a[11]~I .output_async_reset = "none";
defparam \a[11]~I .output_power_up = "low";
defparam \a[11]~I .output_register_mode = "none";
defparam \a[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_165,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \a[12]~I (
	.datain(\a[12]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(a[12]));
// synopsys translate_off
defparam \a[12]~I .input_async_reset = "none";
defparam \a[12]~I .input_power_up = "low";
defparam \a[12]~I .input_register_mode = "none";
defparam \a[12]~I .input_sync_reset = "none";
defparam \a[12]~I .oe_async_reset = "none";
defparam \a[12]~I .oe_power_up = "low";
defparam \a[12]~I .oe_register_mode = "none";
defparam \a[12]~I .oe_sync_reset = "none";
defparam \a[12]~I .operation_mode = "output";
defparam \a[12]~I .output_async_reset = "none";
defparam \a[12]~I .output_power_up = "low";
defparam \a[12]~I .output_register_mode = "none";
defparam \a[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_166,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \a[13]~I (
	.datain(\a[13]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(a[13]));
// synopsys translate_off
defparam \a[13]~I .input_async_reset = "none";
defparam \a[13]~I .input_power_up = "low";
defparam \a[13]~I .input_register_mode = "none";
defparam \a[13]~I .input_sync_reset = "none";
defparam \a[13]~I .oe_async_reset = "none";
defparam \a[13]~I .oe_power_up = "low";
defparam \a[13]~I .oe_register_mode = "none";
defparam \a[13]~I .oe_sync_reset = "none";
defparam \a[13]~I .operation_mode = "output";
defparam \a[13]~I .output_async_reset = "none";
defparam \a[13]~I .output_power_up = "low";
defparam \a[13]~I .output_register_mode = "none";
defparam \a[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_167,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \a[14]~I (
	.datain(\a[14]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(a[14]));
// synopsys translate_off
defparam \a[14]~I .input_async_reset = "none";
defparam \a[14]~I .input_power_up = "low";
defparam \a[14]~I .input_register_mode = "none";
defparam \a[14]~I .input_sync_reset = "none";
defparam \a[14]~I .oe_async_reset = "none";
defparam \a[14]~I .oe_power_up = "low";
defparam \a[14]~I .oe_register_mode = "none";
defparam \a[14]~I .oe_sync_reset = "none";
defparam \a[14]~I .operation_mode = "output";
defparam \a[14]~I .output_async_reset = "none";
defparam \a[14]~I .output_power_up = "low";
defparam \a[14]~I .output_register_mode = "none";
defparam \a[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_168,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \a[15]~I (
	.datain(\a[15]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(a[15]));
// synopsys translate_off
defparam \a[15]~I .input_async_reset = "none";
defparam \a[15]~I .input_power_up = "low";
defparam \a[15]~I .input_register_mode = "none";
defparam \a[15]~I .input_sync_reset = "none";
defparam \a[15]~I .oe_async_reset = "none";
defparam \a[15]~I .oe_power_up = "low";
defparam \a[15]~I .oe_register_mode = "none";
defparam \a[15]~I .oe_sync_reset = "none";
defparam \a[15]~I .operation_mode = "output";
defparam \a[15]~I .output_async_reset = "none";
defparam \a[15]~I .output_power_up = "low";
defparam \a[15]~I .output_register_mode = "none";
defparam \a[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \b[0]~I (
	.datain(\b[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(b[0]));
// synopsys translate_off
defparam \b[0]~I .input_async_reset = "none";
defparam \b[0]~I .input_power_up = "low";
defparam \b[0]~I .input_register_mode = "none";
defparam \b[0]~I .input_sync_reset = "none";
defparam \b[0]~I .oe_async_reset = "none";
defparam \b[0]~I .oe_power_up = "low";
defparam \b[0]~I .oe_register_mode = "none";
defparam \b[0]~I .oe_sync_reset = "none";
defparam \b[0]~I .operation_mode = "output";
defparam \b[0]~I .output_async_reset = "none";
defparam \b[0]~I .output_power_up = "low";
defparam \b[0]~I .output_register_mode = "none";
defparam \b[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \b[1]~I (
	.datain(\b[1]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(b[1]));
// synopsys translate_off
defparam \b[1]~I .input_async_reset = "none";
defparam \b[1]~I .input_power_up = "low";
defparam \b[1]~I .input_register_mode = "none";
defparam \b[1]~I .input_sync_reset = "none";
defparam \b[1]~I .oe_async_reset = "none";
defparam \b[1]~I .oe_power_up = "low";
defparam \b[1]~I .oe_register_mode = "none";
defparam \b[1]~I .oe_sync_reset = "none";
defparam \b[1]~I .operation_mode = "output";
defparam \b[1]~I .output_async_reset = "none";
defparam \b[1]~I .output_power_up = "low";
defparam \b[1]~I .output_register_mode = "none";
defparam \b[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \b[2]~I (
	.datain(\b[2]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(b[2]));
// synopsys translate_off
defparam \b[2]~I .input_async_reset = "none";
defparam \b[2]~I .input_power_up = "low";
defparam \b[2]~I .input_register_mode = "none";
defparam \b[2]~I .input_sync_reset = "none";
defparam \b[2]~I .oe_async_reset = "none";
defparam \b[2]~I .oe_power_up = "low";
defparam \b[2]~I .oe_register_mode = "none";
defparam \b[2]~I .oe_sync_reset = "none";
defparam \b[2]~I .operation_mode = "output";
defparam \b[2]~I .output_async_reset = "none";
defparam \b[2]~I .output_power_up = "low";
defparam \b[2]~I .output_register_mode = "none";
defparam \b[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \b[3]~I (
	.datain(\b[3]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(b[3]));
// synopsys translate_off
defparam \b[3]~I .input_async_reset = "none";
defparam \b[3]~I .input_power_up = "low";
defparam \b[3]~I .input_register_mode = "none";
defparam \b[3]~I .input_sync_reset = "none";
defparam \b[3]~I .oe_async_reset = "none";
defparam \b[3]~I .oe_power_up = "low";
defparam \b[3]~I .oe_register_mode = "none";
defparam \b[3]~I .oe_sync_reset = "none";
defparam \b[3]~I .operation_mode = "output";
defparam \b[3]~I .output_async_reset = "none";
defparam \b[3]~I .output_power_up = "low";
defparam \b[3]~I .output_register_mode = "none";
defparam \b[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \b[4]~I (
	.datain(\b[4]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(b[4]));
// synopsys translate_off
defparam \b[4]~I .input_async_reset = "none";
defparam \b[4]~I .input_power_up = "low";
defparam \b[4]~I .input_register_mode = "none";
defparam \b[4]~I .input_sync_reset = "none";
defparam \b[4]~I .oe_async_reset = "none";
defparam \b[4]~I .oe_power_up = "low";
defparam \b[4]~I .oe_register_mode = "none";
defparam \b[4]~I .oe_sync_reset = "none";
defparam \b[4]~I .operation_mode = "output";
defparam \b[4]~I .output_async_reset = "none";
defparam \b[4]~I .output_power_up = "low";
defparam \b[4]~I .output_register_mode = "none";
defparam \b[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \b[5]~I (
	.datain(\b[5]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(b[5]));
// synopsys translate_off
defparam \b[5]~I .input_async_reset = "none";
defparam \b[5]~I .input_power_up = "low";
defparam \b[5]~I .input_register_mode = "none";
defparam \b[5]~I .input_sync_reset = "none";
defparam \b[5]~I .oe_async_reset = "none";
defparam \b[5]~I .oe_power_up = "low";
defparam \b[5]~I .oe_register_mode = "none";
defparam \b[5]~I .oe_sync_reset = "none";
defparam \b[5]~I .operation_mode = "output";
defparam \b[5]~I .output_async_reset = "none";
defparam \b[5]~I .output_power_up = "low";
defparam \b[5]~I .output_register_mode = "none";
defparam \b[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \b[6]~I (
	.datain(\b[6]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(b[6]));
// synopsys translate_off
defparam \b[6]~I .input_async_reset = "none";
defparam \b[6]~I .input_power_up = "low";
defparam \b[6]~I .input_register_mode = "none";
defparam \b[6]~I .input_sync_reset = "none";
defparam \b[6]~I .oe_async_reset = "none";
defparam \b[6]~I .oe_power_up = "low";
defparam \b[6]~I .oe_register_mode = "none";
defparam \b[6]~I .oe_sync_reset = "none";
defparam \b[6]~I .operation_mode = "output";
defparam \b[6]~I .output_async_reset = "none";
defparam \b[6]~I .output_power_up = "low";
defparam \b[6]~I .output_register_mode = "none";
defparam \b[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \b[7]~I (
	.datain(\b[7]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(b[7]));
// synopsys translate_off
defparam \b[7]~I .input_async_reset = "none";
defparam \b[7]~I .input_power_up = "low";
defparam \b[7]~I .input_register_mode = "none";
defparam \b[7]~I .input_sync_reset = "none";
defparam \b[7]~I .oe_async_reset = "none";
defparam \b[7]~I .oe_power_up = "low";
defparam \b[7]~I .oe_register_mode = "none";
defparam \b[7]~I .oe_sync_reset = "none";
defparam \b[7]~I .operation_mode = "output";
defparam \b[7]~I .output_async_reset = "none";
defparam \b[7]~I .output_power_up = "low";
defparam \b[7]~I .output_register_mode = "none";
defparam \b[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \b[8]~I (
	.datain(\b[8]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(b[8]));
// synopsys translate_off
defparam \b[8]~I .input_async_reset = "none";
defparam \b[8]~I .input_power_up = "low";
defparam \b[8]~I .input_register_mode = "none";
defparam \b[8]~I .input_sync_reset = "none";
defparam \b[8]~I .oe_async_reset = "none";
defparam \b[8]~I .oe_power_up = "low";
defparam \b[8]~I .oe_register_mode = "none";
defparam \b[8]~I .oe_sync_reset = "none";
defparam \b[8]~I .operation_mode = "output";
defparam \b[8]~I .output_async_reset = "none";
defparam \b[8]~I .output_power_up = "low";
defparam \b[8]~I .output_register_mode = "none";
defparam \b[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \b[9]~I (
	.datain(\b[9]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(b[9]));
// synopsys translate_off
defparam \b[9]~I .input_async_reset = "none";
defparam \b[9]~I .input_power_up = "low";
defparam \b[9]~I .input_register_mode = "none";
defparam \b[9]~I .input_sync_reset = "none";
defparam \b[9]~I .oe_async_reset = "none";
defparam \b[9]~I .oe_power_up = "low";
defparam \b[9]~I .oe_register_mode = "none";
defparam \b[9]~I .oe_sync_reset = "none";
defparam \b[9]~I .operation_mode = "output";
defparam \b[9]~I .output_async_reset = "none";
defparam \b[9]~I .output_power_up = "low";
defparam \b[9]~I .output_register_mode = "none";
defparam \b[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_128,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \b[10]~I (
	.datain(\b[10]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(b[10]));
// synopsys translate_off
defparam \b[10]~I .input_async_reset = "none";
defparam \b[10]~I .input_power_up = "low";
defparam \b[10]~I .input_register_mode = "none";
defparam \b[10]~I .input_sync_reset = "none";
defparam \b[10]~I .oe_async_reset = "none";
defparam \b[10]~I .oe_power_up = "low";
defparam \b[10]~I .oe_register_mode = "none";
defparam \b[10]~I .oe_sync_reset = "none";
defparam \b[10]~I .operation_mode = "output";
defparam \b[10]~I .output_async_reset = "none";
defparam \b[10]~I .output_power_up = "low";
defparam \b[10]~I .output_register_mode = "none";
defparam \b[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \b[11]~I (
	.datain(\b[11]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(b[11]));
// synopsys translate_off
defparam \b[11]~I .input_async_reset = "none";
defparam \b[11]~I .input_power_up = "low";
defparam \b[11]~I .input_register_mode = "none";
defparam \b[11]~I .input_sync_reset = "none";
defparam \b[11]~I .oe_async_reset = "none";
defparam \b[11]~I .oe_power_up = "low";
defparam \b[11]~I .oe_register_mode = "none";
defparam \b[11]~I .oe_sync_reset = "none";
defparam \b[11]~I .operation_mode = "output";
defparam \b[11]~I .output_async_reset = "none";
defparam \b[11]~I .output_power_up = "low";
defparam \b[11]~I .output_register_mode = "none";
defparam \b[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \b[12]~I (
	.datain(\b[12]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(b[12]));
// synopsys translate_off
defparam \b[12]~I .input_async_reset = "none";
defparam \b[12]~I .input_power_up = "low";
defparam \b[12]~I .input_register_mode = "none";
defparam \b[12]~I .input_sync_reset = "none";
defparam \b[12]~I .oe_async_reset = "none";
defparam \b[12]~I .oe_power_up = "low";
defparam \b[12]~I .oe_register_mode = "none";
defparam \b[12]~I .oe_sync_reset = "none";
defparam \b[12]~I .operation_mode = "output";
defparam \b[12]~I .output_async_reset = "none";
defparam \b[12]~I .output_power_up = "low";
defparam \b[12]~I .output_register_mode = "none";
defparam \b[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_134,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \b[13]~I (
	.datain(\b[13]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(b[13]));
// synopsys translate_off
defparam \b[13]~I .input_async_reset = "none";
defparam \b[13]~I .input_power_up = "low";
defparam \b[13]~I .input_register_mode = "none";
defparam \b[13]~I .input_sync_reset = "none";
defparam \b[13]~I .oe_async_reset = "none";
defparam \b[13]~I .oe_power_up = "low";
defparam \b[13]~I .oe_register_mode = "none";
defparam \b[13]~I .oe_sync_reset = "none";
defparam \b[13]~I .operation_mode = "output";
defparam \b[13]~I .output_async_reset = "none";
defparam \b[13]~I .output_power_up = "low";
defparam \b[13]~I .output_register_mode = "none";
defparam \b[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_135,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \b[14]~I (
	.datain(\b[14]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(b[14]));
// synopsys translate_off
defparam \b[14]~I .input_async_reset = "none";
defparam \b[14]~I .input_power_up = "low";
defparam \b[14]~I .input_register_mode = "none";
defparam \b[14]~I .input_sync_reset = "none";
defparam \b[14]~I .oe_async_reset = "none";
defparam \b[14]~I .oe_power_up = "low";
defparam \b[14]~I .oe_register_mode = "none";
defparam \b[14]~I .oe_sync_reset = "none";
defparam \b[14]~I .operation_mode = "output";
defparam \b[14]~I .output_async_reset = "none";
defparam \b[14]~I .output_power_up = "low";
defparam \b[14]~I .output_register_mode = "none";
defparam \b[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_136,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \b[15]~I (
	.datain(\b[15]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(b[15]));
// synopsys translate_off
defparam \b[15]~I .input_async_reset = "none";
defparam \b[15]~I .input_power_up = "low";
defparam \b[15]~I .input_register_mode = "none";
defparam \b[15]~I .input_sync_reset = "none";
defparam \b[15]~I .oe_async_reset = "none";
defparam \b[15]~I .oe_power_up = "low";
defparam \b[15]~I .oe_register_mode = "none";
defparam \b[15]~I .oe_sync_reset = "none";
defparam \b[15]~I .operation_mode = "output";
defparam \b[15]~I .output_async_reset = "none";
defparam \b[15]~I .output_power_up = "low";
defparam \b[15]~I .output_register_mode = "none";
defparam \b[15]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
