23:27:33 **** Build of configuration Debug for project Algo_4 ****
make pre-build main-build 
sdsoc_make_clean Debug
 
Building file: ../src/main.c
Invoking: SDSCC Compiler
sdscc -Wall -O0 -g -I"../src" -c -fmessage-length=0 -MT"src/main.o" -MMD -MP -MF"src/main.d" -MT"src/main.o" -o "src/main.o" "../src/main.c" -sds-hw myFuncAccel myAccel.c  -clkid 2 -sds-end -sds-sys-config linux -sds-proc linux -sds-pf "zed"
Analyzing source for RTL template usage
Create data motion intermediate representation
Compiling /home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/main.c
sdscc log file saved as /home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug/_sds/reports/sds_main.log

Finished building: ../src/main.c
 
Building file: ../src/myAccel.c
Invoking: SDSCC Compiler
sdscc -Wall -O0 -g -I"../src" -c -fmessage-length=0 -MT"src/myAccel.o" -MMD -MP -MF"src/myAccel.d" -MT"src/myAccel.o" -o "src/myAccel.o" "../src/myAccel.c" -sds-hw myFuncAccel myAccel.c  -clkid 2 -sds-end -sds-sys-config linux -sds-proc linux -sds-pf "zed"
Processing -sds-hw block for myFuncAccel
Analyzing source for RTL template usage
Create data motion intermediate representation
/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:42:1: warning: unused label 'copyLoop' [-Wunused-label]
copyLoop: for ( i = 0 ; i < dim ; i++){
^~~~~~~~~~
/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:58:1: warning: unused label 'initLoop' [-Wunused-label]
initLoop:       for ( k = 0 ; k < dim ; k ++ )
^~~~~~~~~~~~~~~~
/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:65:1: warning: unused label 'valueAsn' [-Wunused-label]
valueAsn:       for ( k = 0 ; k < dim ; k ++ )
^~~~~~~~~~~~~~~~
/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:87:1: warning: unused label 'zeroAsn' [-Wunused-label]
zeroAsn:        for ( l = 0 ;l < dim ; l ++ )
^~~~~~~~~~~~~~~~
/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:51:1: warning: unused label 'sizeLoop' [-Wunused-label]
sizeLoop:
^~~~~~~~~
Performing accelerator source linting for myFuncAccel
Performing pragma generation
INFO: [PragmaGen 83-3231] Successfully generated tcl script: /home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug/_sds/vhls/myFuncAccel.tcl
Moving function myFuncAccel to Programmable Logic
sdscc log file saved as /home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug/_sds/reports/sds_myAccel.log

Finished building: ../src/myAccel.c
 
Building target: Algo_4.elf
Invoking: SDS++ Linker
sds++ --remote_ip_cache /home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/ip_cache -o "Algo_4.elf"  ./src/main.o ./src/myAccel.o    -dmclkid 2  -sds-sys-config linux -sds-proc linux -sds-pf "zed"
Analyzing object files
... /home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug/src/main.o
... /home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug/src/myAccel.o
Generating data motion network
INFO: [DMAnalysis 83-4494] Analyzing hardware accelerators...
INFO: [DMAnalysis 83-4497] Analyzing callers to hardware accelerators...
INFO: [DMAnalysis 83-4444] Scheduling data transfer graph for partition 0
INFO: [DMAnalysis 83-4446] Creating data motion network hardware for partition 0
INFO: [DMAnalysis 83-4448] Creating software stub functions for partition 0
INFO: [DMAnalysis 83-4450] Generating data motion network report for partition 0
INFO: [DMAnalysis 83-4454] Rewriting caller code
Creating block diagram (BD)
Creating top.bd.tcl
Rewrite caller functions
Compile caller rewrite file /home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug/_sds/swstubs/main.c
Prepare hardware access API functions
Create accelerator stub functions
Compile hardware access API functions
Compile accelerator stub functions
myAccel.c: In function ‘myFuncAccel’:
myAccel.c:87:1: warning: label ‘zeroAsn’ defined but not used [-Wunused-label]
 zeroAsn: for ( l = 0 ;l < dim ; l ++ )
 ^~~~~~~
myAccel.c:65:1: warning: label ‘valueAsn’ defined but not used [-Wunused-label]
 valueAsn: for ( k = 0 ; k < dim ; k ++ )
 ^~~~~~~~
myAccel.c:58:1: warning: label ‘initLoop’ defined but not used [-Wunused-label]
 initLoop: for ( k = 0 ; k < dim ; k ++ )
 ^~~~~~~~
myAccel.c:51:1: warning: label ‘sizeLoop’ defined but not used [-Wunused-label]
 sizeLoop:
 ^~~~~~~~
myAccel.c:42:1: warning: label ‘copyLoop’ defined but not used [-Wunused-label]
 copyLoop: for ( i = 0 ; i < dim ; i++){
 ^~~~~~~~
Preliminary link application ELF
Enable generation of hardware programming files
Enable generation of boot files
Calling VPL

****** vpl v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [VPL 60-895]   Target platform: /toolsViv/Xilinx/SDx/2018.3/platforms/zed/zed.xpfm
INFO: [VPL 60-423]   Target device: zed
INFO: [VPL 60-1032] Extracting DSA to /home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug/_sds/p0/vivado/.local/dsa
INFO: [VPL 60-251]   Hardware accelerator integration...
Creating Vivado project and starting FPGA synthesis.
[23:33:07] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:34:07] Block-level synthesis in progress, 1 of 1 jobs complete, 0 jobs running.
[23:35:07] Top-level synthesis in progress.
[23:36:28] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 08m 04s 

[23:36:28] Starting logic optimization..
[23:36:33] Phase 1 Retarget
[23:36:38] Phase 2 Constant propagation
[23:36:38] Phase 3 Sweep
[23:36:38] Phase 4 BUFG optimization
[23:36:38] Phase 5 Shift Register Optimization
[23:36:44] Phase 6 Post Processing Netlist
[23:37:04] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 00m 35s 

[23:37:04] Starting logic placement..
[23:37:09] Phase 1 Placer Initialization
[23:37:09] Phase 1.1 Placer Initialization Netlist Sorting
[23:37:09] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[23:37:09] Phase 1.3 Build Placer Netlist Model
[23:37:19] Phase 1.4 Constrain Clocks/Macros
[23:37:19] Phase 2 Global Placement
[23:37:19] Phase 2.1 Floorplanning
[23:37:50] Phase 2.2 Physical Synthesis In Placer
[23:37:55] Phase 3 Detail Placement
[23:37:55] Phase 3.1 Commit Multi Column Macros
[23:37:55] Phase 3.2 Commit Most Macros & LUTRAMs
[23:38:00] Phase 3.3 Area Swap Optimization
[23:38:00] Phase 3.4 Pipeline Register Optimization
[23:38:00] Phase 3.5 Small Shape Detail Placement
[23:38:11] Phase 3.6 Re-assign LUT pins
[23:38:11] Phase 3.7 Pipeline Register Optimization
[23:38:16] Phase 4 Post Placement Optimization and Clean-Up
[23:38:16] Phase 4.1 Post Commit Optimization
[23:38:16] Phase 4.1.1 Post Placement Optimization
[23:38:16] Phase 4.1.1.1 BUFG Insertion
[23:38:21] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 01m 16s 

[23:38:21] Starting logic routing..
[23:38:21] Phase 4.2 Post Placement Cleanup
[23:38:21] Phase 4.3 Placer Reporting
[23:38:21] Phase 4.4 Final Placement Cleanup
[23:38:31] Phase 1 Build RT Design
[23:39:02] Phase 2 Router Initialization
[23:39:02] Phase 2.1 Create Timer
[23:39:02] Phase 2.2 Fix Topology Constraints
[23:39:02] Phase 2.3 Pre Route Cleanup
[23:39:02] Phase 2.4 Update Timing
[23:39:12] Phase 3 Initial Routing
[23:39:17] Phase 4 Rip-up And Reroute
[23:39:17] Phase 4.1 Global Iteration 0
[23:39:27] Phase 4.2 Global Iteration 1
[23:39:32] Phase 5 Delay and Skew Optimization
[23:39:32] Phase 5.1 Delay CleanUp
[23:39:32] Phase 5.1.1 Update Timing
[23:39:32] Phase 5.2 Clock Skew Optimization
[23:39:32] Phase 6 Post Hold Fix
[23:39:32] Phase 6.1 Hold Fix Iter
[23:39:32] Phase 6.1.1 Update Timing
[23:39:38] Phase 7 Route finalize
[23:39:38] Phase 8 Verifying routed nets
[23:39:38] Phase 9 Depositing Routes
[23:39:38] Phase 10 Post Router Timing
[23:39:38] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 01m 16s 

[23:39:38] Starting bitstream generation..
[23:40:56] Creating bitmap...
[23:41:11] Writing bitstream ./zed_wrapper.bit...
[23:41:16] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 01m 38s 

INFO: [VPL 60-841] Created output file: /home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug/_sds/p0/vpl/address_map.xml
INFO: [VPL 60-841] Created output file: /home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug/_sds/p0/vpl/_new_clk_freq
INFO: [VPL 60-841] Created output file: /home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug/_sds/p0/vpl/system.hdf
INFO: [VPL 60-841] Created output file: /home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug/_sds/p0/vpl/system.bit
Software tracing enabled
Compile hardware access API functions
Link application ELF file
SD card folder created /home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug/sd_card
All user specified timing constraints are met.
sds++ log file saved as /home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug/_sds/reports/sds.log

Finished building target: Algo_4.elf
 

23:41:36 Build Finished (took 14m:3s.274ms)

