// Seed: 1348376974
module module_0 (
    input wor id_0
);
  wire id_2;
  assign module_1.id_6 = 0;
  wire id_3;
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    output tri0 id_0,
    output wire id_1,
    output wand id_2,
    output uwire id_3,
    output uwire id_4,
    input supply0 id_5,
    output wor id_6
);
  assign id_6 = 1 || id_5 && id_5 && id_5 ? 1 : id_5;
  assign id_4 = 1;
  logic [7:0] id_8;
  assign id_8[1?1 : 1 : {(1'h0), 1'd0, 1}] = 1'b0;
  initial @(1);
  module_0 modCall_1 (id_5);
  assign id_4 = id_5;
endmodule
