#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Nov 25 17:50:57 2021
# Process ID: 1432
# Current directory: C:/Users/D-105/1125_4dcounter
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10356 C:\Users\D-105\1125_4dcounter\1125_4dcounter.xpr
# Log file: C:/Users/D-105/1125_4dcounter/vivado.log
# Journal file: C:/Users/D-105/1125_4dcounter\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/D-105/1125_4dcounter/1125_4dcounter.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1025.484 ; gain = 0.000
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a75tfgg484-1
Top: counter4d
INFO: [Device 21-403] Loading part xc7a75tfgg484-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1387.070 ; gain = 207.301
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter4d' [C:/Users/D-105/1125_4dcounter/1125_4dcounter.srcs/sources_1/new/counter4d.v:24]
INFO: [Synth 8-6155] done synthesizing module 'counter4d' (1#1) [C:/Users/D-105/1125_4dcounter/1125_4dcounter.srcs/sources_1/new/counter4d.v:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1441.023 ; gain = 261.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1441.023 ; gain = 261.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1441.023 ; gain = 261.254
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1441.023 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/D-105/1125_4dcounter/1125_4dcounter.srcs/constrs_1/new/counter4bit.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_IBUF'. [C:/Users/D-105/1125_4dcounter/1125_4dcounter.srcs/constrs_1/new/counter4bit.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/D-105/1125_4dcounter/1125_4dcounter.srcs/constrs_1/new/counter4bit.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/D-105/1125_4dcounter/1125_4dcounter.srcs/constrs_1/new/counter4bit.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1487.965 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1542.691 ; gain = 362.922
6 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1542.691 ; gain = 517.207
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/D-105/1125_4dcounter/1125_4dcounter.runs/synth_1

launch_runs synth_1 -jobs 2
[Thu Nov 25 17:54:07 2021] Launched synth_1...
Run output will be captured here: C:/Users/D-105/1125_4dcounter/1125_4dcounter.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Thu Nov 25 17:55:58 2021] Launched impl_1...
Run output will be captured here: C:/Users/D-105/1125_4dcounter/1125_4dcounter.runs/impl_1/runme.log
open_project C:/Users/D-105/1125_counter2421/1125_counter2421.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
update_compile_order -fileset sources_1
current_project 1125_4dcounter
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Nov 25 17:57:35 2021] Launched impl_1...
Run output will be captured here: C:/Users/D-105/1125_4dcounter/1125_4dcounter.runs/impl_1/runme.log
current_project 1125_counter2421
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/D-105/1125_counter2421/1125_counter2421.runs/synth_1

launch_runs synth_1 -jobs 2
[Thu Nov 25 17:58:00 2021] Launched synth_1...
Run output will be captured here: C:/Users/D-105/1125_counter2421/1125_counter2421.runs/synth_1/runme.log
current_project 1125_4dcounter
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A53B01
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2888.266 ; gain = 1278.488
set_property PROGRAM.FILE {C:/Users/D-105/1125_4dcounter/1125_4dcounter.runs/impl_1/counter4d.bit} [get_hw_devices xc7a75t_0]
current_hw_device [get_hw_devices xc7a75t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-1434] Device xc7a75t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
current_project 1125_counter2421
launch_runs impl_1 -jobs 2
[Thu Nov 25 17:58:58 2021] Launched impl_1...
Run output will be captured here: C:/Users/D-105/1125_counter2421/1125_counter2421.runs/impl_1/runme.log
INFO: [Designutils 20-2515] Parsing LTX file using non-hierarchical reader. 
set_property PROBES.FILE {C:/Users/D-105/Desktop/debug_nets.ltx} [get_hw_devices xc7a75t_0]
set_property FULL_PROBES.FILE {C:/Users/D-105/Desktop/debug_nets.ltx} [get_hw_devices xc7a75t_0]
set_property PROGRAM.FILE {C:/Users/D-105/1125_4dcounter/1125_4dcounter.runs/impl_1/counter4d.bit} [get_hw_devices xc7a75t_0]
program_hw_devices [get_hw_devices xc7a75t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-1434] Device xc7a75t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
INFO: [Designutils 20-2515] Parsing LTX file using non-hierarchical reader. 
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_0' at location '1:0-0' from probes file, since it cannot be found on the programmed device.
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Nov 25 18:00:35 2021] Launched impl_1...
Run output will be captured here: C:/Users/D-105/1125_counter2421/1125_counter2421.runs/impl_1/runme.log
INFO: [Designutils 20-2515] Parsing LTX file using non-hierarchical reader. 
set_property PROBES.FILE {C:/Users/D-105/Desktop/debug_nets.ltx} [get_hw_devices xc7a75t_0]
set_property FULL_PROBES.FILE {C:/Users/D-105/Desktop/debug_nets.ltx} [get_hw_devices xc7a75t_0]
set_property PROGRAM.FILE {C:/Users/D-105/1125_counter2421/1125_counter2421.runs/impl_1/counter2421.bit} [get_hw_devices xc7a75t_0]
program_hw_devices [get_hw_devices xc7a75t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-1434] Device xc7a75t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
INFO: [Designutils 20-2515] Parsing LTX file using non-hierarchical reader. 
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_0' at location '1:0-0' from probes file, since it cannot be found on the programmed device.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D-105/1125_counter2421/1125_counter2421.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'counter2421_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/D-105/1125_counter2421/1125_counter2421.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj counter2421_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/D-105/1125_counter2421/1125_counter2421.srcs/sources_1/new/counter2421.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter2421
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/D-105/1125_counter2421/1125_counter2421.srcs/sim_1/new/counter2421_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter2421_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/D-105/1125_counter2421/1125_counter2421.sim/sim_1/behav/xsim'
"xelab -wto 99a6e5b150494565aba0c315eea98a49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter2421_tb_behav xil_defaultlib.counter2421_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 99a6e5b150494565aba0c315eea98a49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter2421_tb_behav xil_defaultlib.counter2421_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter2421
Compiling module xil_defaultlib.counter2421_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot counter2421_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/D-105/1125_counter2421/1125_counter2421.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "counter2421_tb_behav -key {Behavioral:sim_1:Functional:counter2421_tb} -tclbatch {counter2421_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source counter2421_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'counter2421_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2967.902 ; gain = 41.063
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D-105/1125_counter2421/1125_counter2421.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'counter2421_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/D-105/1125_counter2421/1125_counter2421.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj counter2421_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/D-105/1125_counter2421/1125_counter2421.srcs/sources_1/new/counter2421.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter2421
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/D-105/1125_counter2421/1125_counter2421.srcs/sim_1/new/counter2421_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter2421_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/D-105/1125_counter2421/1125_counter2421.sim/sim_1/behav/xsim'
"xelab -wto 99a6e5b150494565aba0c315eea98a49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter2421_tb_behav xil_defaultlib.counter2421_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 99a6e5b150494565aba0c315eea98a49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter2421_tb_behav xil_defaultlib.counter2421_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter2421
Compiling module xil_defaultlib.counter2421_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot counter2421_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/D-105/1125_counter2421/1125_counter2421.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "counter2421_tb_behav -key {Behavioral:sim_1:Functional:counter2421_tb} -tclbatch {counter2421_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source counter2421_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'counter2421_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2973.766 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D-105/1125_counter2421/1125_counter2421.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'counter2421_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/D-105/1125_counter2421/1125_counter2421.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj counter2421_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/D-105/1125_counter2421/1125_counter2421.srcs/sources_1/new/counter2421.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter2421
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/D-105/1125_counter2421/1125_counter2421.srcs/sim_1/new/counter2421_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter2421_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/D-105/1125_counter2421/1125_counter2421.sim/sim_1/behav/xsim'
"xelab -wto 99a6e5b150494565aba0c315eea98a49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter2421_tb_behav xil_defaultlib.counter2421_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 99a6e5b150494565aba0c315eea98a49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter2421_tb_behav xil_defaultlib.counter2421_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter2421
Compiling module xil_defaultlib.counter2421_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot counter2421_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/D-105/1125_counter2421/1125_counter2421.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "counter2421_tb_behav -key {Behavioral:sim_1:Functional:counter2421_tb} -tclbatch {counter2421_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source counter2421_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'counter2421_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3499.957 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/D-105/1125_counter2421/1125_counter2421.runs/synth_1

launch_runs synth_1 -jobs 2
[Thu Nov 25 18:30:24 2021] Launched synth_1...
Run output will be captured here: C:/Users/D-105/1125_counter2421/1125_counter2421.runs/synth_1/runme.log
current_project 1125_4dcounter
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D-105/1125_4dcounter/1125_4dcounter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'counter4d_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/D-105/1125_4dcounter/1125_4dcounter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj counter4d_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/D-105/1125_4dcounter/1125_4dcounter.srcs/sources_1/new/counter4d.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter4d
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/D-105/1125_4dcounter/1125_4dcounter.srcs/sim_1/new/counter4d_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter4d_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/D-105/1125_4dcounter/1125_4dcounter.sim/sim_1/behav/xsim'
"xelab -wto 23840a693bb54db7b686ddfe5993156e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter4d_tb_behav xil_defaultlib.counter4d_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 23840a693bb54db7b686ddfe5993156e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter4d_tb_behav xil_defaultlib.counter4d_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter4d
Compiling module xil_defaultlib.counter4d_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot counter4d_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/D-105/1125_4dcounter/1125_4dcounter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "counter4d_tb_behav -key {Behavioral:sim_1:Functional:counter4d_tb} -tclbatch {counter4d_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source counter4d_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'counter4d_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 3499.957 ; gain = 0.000
current_project 1125_counter2421
launch_runs impl_1 -jobs 2
[Thu Nov 25 18:31:20 2021] Launched impl_1...
Run output will be captured here: C:/Users/D-105/1125_counter2421/1125_counter2421.runs/impl_1/runme.log
current_project 1125_4dcounter
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: 다른 프로세스가 파일을 사용 중이기 때문에 프로세스가 액세스 할 수 없습니다: "C:/Users/D-105/1125_4dcounter/1125_4dcounter.sim/sim_1/behav/xsim/simulate.log"
close_design
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: 다른 프로세스가 파일을 사용 중이기 때문에 프로세스가 액세스 할 수 없습니다: "C:/Users/D-105/1125_4dcounter/1125_4dcounter.sim/sim_1/behav/xsim/simulate.log"
close_project
open_project C:/Users/D-105/1125_4dcounter/1125_4dcounter.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: 다른 프로세스가 파일을 사용 중이기 때문에 프로세스가 액세스 할 수 없습니다: "C:/Users/D-105/1125_4dcounter/1125_4dcounter.sim/sim_1/behav/xsim/simulate.log"
current_project 1125_counter2421
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Nov 25 18:32:50 2021] Launched impl_1...
Run output will be captured here: C:/Users/D-105/1125_counter2421/1125_counter2421.runs/impl_1/runme.log
current_project 1125_4dcounter
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D-105/1125_4dcounter/1125_4dcounter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'counter4d_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/D-105/1125_4dcounter/1125_4dcounter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj counter4d_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/D-105/1125_4dcounter/1125_4dcounter.sim/sim_1/behav/xsim'
"xelab -wto 23840a693bb54db7b686ddfe5993156e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter4d_tb_behav xil_defaultlib.counter4d_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 23840a693bb54db7b686ddfe5993156e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter4d_tb_behav xil_defaultlib.counter4d_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/D-105/1125_4dcounter/1125_4dcounter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "counter4d_tb_behav -key {Behavioral:sim_1:Functional:counter4d_tb} -tclbatch {counter4d_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source counter4d_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'counter4d_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3499.957 ; gain = 0.000
current_project 1125_counter2421
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/D-105/1125_counter2421/1125_counter2421.runs/synth_1

launch_runs synth_1 -jobs 2
[Thu Nov 25 18:34:15 2021] Launched synth_1...
Run output will be captured here: C:/Users/D-105/1125_counter2421/1125_counter2421.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/D-105/1125_counter2421/1125_counter2421.runs/synth_1

current_project 1125_4dcounter
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/D-105/1125_4dcounter/1125_4dcounter.runs/synth_1

launch_runs synth_1 -jobs 2
[Thu Nov 25 18:34:33 2021] Launched synth_1...
Run output will be captured here: C:/Users/D-105/1125_4dcounter/1125_4dcounter.runs/synth_1/runme.log
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-10:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 3499.957 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A53B01
current_hw_device [get_hw_devices xc7a75t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-1434] Device xc7a75t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
current_project 1125_counter2421
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Nov 25 18:35:13 2021] Launched synth_1...
Run output will be captured here: C:/Users/D-105/1125_counter2421/1125_counter2421.runs/synth_1/runme.log
[Thu Nov 25 18:35:13 2021] Launched impl_1...
Run output will be captured here: C:/Users/D-105/1125_counter2421/1125_counter2421.runs/impl_1/runme.log
current_project 1125_4dcounter
launch_runs impl_1 -jobs 2
[Thu Nov 25 18:35:29 2021] Launched impl_1...
Run output will be captured here: C:/Users/D-105/1125_4dcounter/1125_4dcounter.runs/impl_1/runme.log
current_project 1125_counter2421
close_hw_manager
current_project 1125_4dcounter
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Nov 25 18:37:05 2021] Launched impl_1...
Run output will be captured here: C:/Users/D-105/1125_4dcounter/1125_4dcounter.runs/impl_1/runme.log
current_project 1125_counter2421
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A53B01
set_property PROGRAM.FILE {C:/Users/D-105/1125_counter2421/1125_counter2421.runs/impl_1/counter2421.bit} [get_hw_devices xc7a75t_0]
INFO: [Designutils 20-2515] Parsing LTX file using non-hierarchical reader. 
set_property PROBES.FILE {C:\Users\D-105\Desktop\debug_nets.ltx} [get_hw_devices xc7a75t_0]
set_property FULL_PROBES.FILE {C:\Users\D-105\Desktop\debug_nets.ltx} [get_hw_devices xc7a75t_0]
current_hw_device [get_hw_devices xc7a75t_0]
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-1434] Device xc7a75t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
INFO: [Designutils 20-2515] Parsing LTX file using non-hierarchical reader. 
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_0' at location '1:0-0' from probes file, since it cannot be found on the programmed device.
INFO: [Designutils 20-2515] Parsing LTX file using non-hierarchical reader. 
set_property PROBES.FILE {C:/Users/D-105/Desktop/debug_nets.ltx} [get_hw_devices xc7a75t_0]
set_property FULL_PROBES.FILE {C:/Users/D-105/Desktop/debug_nets.ltx} [get_hw_devices xc7a75t_0]
set_property PROGRAM.FILE {C:/Users/D-105/1125_counter2421/1125_counter2421.runs/impl_1/counter2421.bit} [get_hw_devices xc7a75t_0]
program_hw_devices [get_hw_devices xc7a75t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-1434] Device xc7a75t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
INFO: [Designutils 20-2515] Parsing LTX file using non-hierarchical reader. 
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_0' at location '1:0-0' from probes file, since it cannot be found on the programmed device.
INFO: [Designutils 20-2515] Parsing LTX file using non-hierarchical reader. 
set_property PROBES.FILE {C:/Users/D-105/Desktop/debug_nets.ltx} [get_hw_devices xc7a75t_0]
set_property FULL_PROBES.FILE {C:/Users/D-105/Desktop/debug_nets.ltx} [get_hw_devices xc7a75t_0]
set_property PROGRAM.FILE {C:/Users/D-105/1125_counter2421/1125_counter2421.runs/impl_1/counter2421.bit} [get_hw_devices xc7a75t_0]
program_hw_devices [get_hw_devices xc7a75t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-1434] Device xc7a75t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
INFO: [Designutils 20-2515] Parsing LTX file using non-hierarchical reader. 
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_0' at location '1:0-0' from probes file, since it cannot be found on the programmed device.
INFO: [Designutils 20-2515] Parsing LTX file using non-hierarchical reader. 
set_property PROBES.FILE {C:/Users/D-105/Desktop/debug_nets.ltx} [get_hw_devices xc7a75t_0]
set_property FULL_PROBES.FILE {C:/Users/D-105/Desktop/debug_nets.ltx} [get_hw_devices xc7a75t_0]
set_property PROGRAM.FILE {C:/Users/D-105/1125_4dcounter/1125_4dcounter.runs/impl_1/counter4d.bit} [get_hw_devices xc7a75t_0]
program_hw_devices [get_hw_devices xc7a75t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-1434] Device xc7a75t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
INFO: [Designutils 20-2515] Parsing LTX file using non-hierarchical reader. 
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_0' at location '1:0-0' from probes file, since it cannot be found on the programmed device.
INFO: [Designutils 20-2515] Parsing LTX file using non-hierarchical reader. 
set_property PROBES.FILE {C:/Users/D-105/Desktop/debug_nets.ltx} [get_hw_devices xc7a75t_0]
set_property FULL_PROBES.FILE {C:/Users/D-105/Desktop/debug_nets.ltx} [get_hw_devices xc7a75t_0]
set_property PROGRAM.FILE {C:/Users/D-105/1125_counter2bit/1125_counter2bit.runs/impl_1/counter2.bit} [get_hw_devices xc7a75t_0]
program_hw_devices [get_hw_devices xc7a75t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-1434] Device xc7a75t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
INFO: [Designutils 20-2515] Parsing LTX file using non-hierarchical reader. 
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_0' at location '1:0-0' from probes file, since it cannot be found on the programmed device.
INFO: [Designutils 20-2515] Parsing LTX file using non-hierarchical reader. 
set_property PROBES.FILE {C:/Users/D-105/Desktop/debug_nets.ltx} [get_hw_devices xc7a75t_0]
set_property FULL_PROBES.FILE {C:/Users/D-105/Desktop/debug_nets.ltx} [get_hw_devices xc7a75t_0]
set_property PROGRAM.FILE {C:/Users/D-105/1125_counter2421/1125_counter2421.runs/impl_1/counter2421.bit} [get_hw_devices xc7a75t_0]
program_hw_devices [get_hw_devices xc7a75t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-1434] Device xc7a75t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
INFO: [Designutils 20-2515] Parsing LTX file using non-hierarchical reader. 
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_0' at location '1:0-0' from probes file, since it cannot be found on the programmed device.
INFO: [Designutils 20-2515] Parsing LTX file using non-hierarchical reader. 
set_property PROBES.FILE {C:/Users/D-105/Desktop/debug_nets.ltx} [get_hw_devices xc7a75t_0]
set_property FULL_PROBES.FILE {C:/Users/D-105/Desktop/debug_nets.ltx} [get_hw_devices xc7a75t_0]
set_property PROGRAM.FILE {C:/Users/D-105/1125_4dcounter/1125_4dcounter.runs/impl_1/counter4d.bit} [get_hw_devices xc7a75t_0]
program_hw_devices [get_hw_devices xc7a75t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-1434] Device xc7a75t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
INFO: [Designutils 20-2515] Parsing LTX file using non-hierarchical reader. 
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_0' at location '1:0-0' from probes file, since it cannot be found on the programmed device.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/D-105/1125_counter2421/1125_counter2421.runs/synth_1

launch_runs synth_1 -jobs 2
[Thu Nov 25 18:47:10 2021] Launched synth_1...
Run output will be captured here: C:/Users/D-105/1125_counter2421/1125_counter2421.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Thu Nov 25 18:48:16 2021] Launched impl_1...
Run output will be captured here: C:/Users/D-105/1125_counter2421/1125_counter2421.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Nov 25 18:49:36 2021] Launched impl_1...
Run output will be captured here: C:/Users/D-105/1125_counter2421/1125_counter2421.runs/impl_1/runme.log
INFO: [Designutils 20-2515] Parsing LTX file using non-hierarchical reader. 
set_property PROBES.FILE {C:/Users/D-105/Desktop/debug_nets.ltx} [get_hw_devices xc7a75t_0]
set_property FULL_PROBES.FILE {C:/Users/D-105/Desktop/debug_nets.ltx} [get_hw_devices xc7a75t_0]
set_property PROGRAM.FILE {C:/Users/D-105/1125_counter2421/1125_counter2421.runs/impl_1/counter2421.bit} [get_hw_devices xc7a75t_0]
program_hw_devices [get_hw_devices xc7a75t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-1434] Device xc7a75t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
INFO: [Designutils 20-2515] Parsing LTX file using non-hierarchical reader. 
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_0' at location '1:0-0' from probes file, since it cannot be found on the programmed device.
INFO: [Designutils 20-2515] Parsing LTX file using non-hierarchical reader. 
set_property PROBES.FILE {C:/Users/D-105/Desktop/debug_nets.ltx} [get_hw_devices xc7a75t_0]
set_property FULL_PROBES.FILE {C:/Users/D-105/Desktop/debug_nets.ltx} [get_hw_devices xc7a75t_0]
set_property PROGRAM.FILE {C:/Users/D-105/1125_counter2421/1125_counter2421.runs/impl_1/counter2421.bit} [get_hw_devices xc7a75t_0]
program_hw_devices [get_hw_devices xc7a75t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-1434] Device xc7a75t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
INFO: [Designutils 20-2515] Parsing LTX file using non-hierarchical reader. 
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_0' at location '1:0-0' from probes file, since it cannot be found on the programmed device.
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-1434] Device xc7a75t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
INFO: [Designutils 20-2515] Parsing LTX file using non-hierarchical reader. 
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_0' at location '1:0-0' from probes file, since it cannot be found on the programmed device.
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-1434] Device xc7a75t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
INFO: [Designutils 20-2515] Parsing LTX file using non-hierarchical reader. 
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_0' at location '1:0-0' from probes file, since it cannot be found on the programmed device.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/D-105/1125_counter2421/1125_counter2421.runs/synth_1

launch_runs synth_1 -jobs 2
CRITICAL WARNING: [HDL 9-806] Syntax error near "else". [C:/Users/D-105/1125_counter2421/1125_counter2421.srcs/sources_1/new/counter2421.v:34]
[Thu Nov 25 18:54:28 2021] Launched synth_1...
Run output will be captured here: C:/Users/D-105/1125_counter2421/1125_counter2421.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/D-105/1125_counter2421/1125_counter2421.runs/synth_1

launch_runs synth_1 -jobs 2
[Thu Nov 25 18:55:02 2021] Launched synth_1...
Run output will be captured here: C:/Users/D-105/1125_counter2421/1125_counter2421.runs/synth_1/runme.log
current_sim simulation_3
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: 다른 프로세스가 파일을 사용 중이기 때문에 프로세스가 액세스 할 수 없습니다: "C:/Users/D-105/1125_counter2421/1125_counter2421.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: 다른 프로세스가 파일을 사용 중이기 때문에 프로세스가 액세스 할 수 없습니다: "C:/Users/D-105/1125_counter2421/1125_counter2421.sim/sim_1/behav/xsim/simulate.log"
close_hw_manager
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: 다른 프로세스가 파일을 사용 중이기 때문에 프로세스가 액세스 할 수 없습니다: "C:/Users/D-105/1125_counter2421/1125_counter2421.sim/sim_1/behav/xsim/simulate.log"
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/D-105/1125_counter2421/1125_counter2421.runs/synth_1

launch_runs synth_1 -jobs 2
[Thu Nov 25 18:56:10 2021] Launched synth_1...
Run output will be captured here: C:/Users/D-105/1125_counter2421/1125_counter2421.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/D-105/1125_counter2421/1125_counter2421.runs/synth_1

launch_runs synth_1 -jobs 2
[Thu Nov 25 18:57:08 2021] Launched synth_1...
Run output will be captured here: C:/Users/D-105/1125_counter2421/1125_counter2421.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Thu Nov 25 18:58:51 2021] Launched impl_1...
Run output will be captured here: C:/Users/D-105/1125_counter2421/1125_counter2421.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Nov 25 19:00:13 2021] Launched impl_1...
Run output will be captured here: C:/Users/D-105/1125_counter2421/1125_counter2421.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A53B01
set_property PROGRAM.FILE {C:/Users/D-105/1125_counter2421/1125_counter2421.runs/impl_1/counter2421.bit} [get_hw_devices xc7a75t_0]
INFO: [Designutils 20-2515] Parsing LTX file using non-hierarchical reader. 
set_property PROBES.FILE {C:\Users\D-105\Desktop\debug_nets.ltx} [get_hw_devices xc7a75t_0]
set_property FULL_PROBES.FILE {C:\Users\D-105\Desktop\debug_nets.ltx} [get_hw_devices xc7a75t_0]
current_hw_device [get_hw_devices xc7a75t_0]
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-1434] Device xc7a75t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
INFO: [Designutils 20-2515] Parsing LTX file using non-hierarchical reader. 
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_0' at location '1:0-0' from probes file, since it cannot be found on the programmed device.
INFO: [Designutils 20-2515] Parsing LTX file using non-hierarchical reader. 
set_property PROBES.FILE {C:/Users/D-105/Desktop/debug_nets.ltx} [get_hw_devices xc7a75t_0]
set_property FULL_PROBES.FILE {C:/Users/D-105/Desktop/debug_nets.ltx} [get_hw_devices xc7a75t_0]
set_property PROGRAM.FILE {C:/Users/D-105/1125_counter2421/1125_counter2421.runs/impl_1/counter2421.bit} [get_hw_devices xc7a75t_0]
program_hw_devices [get_hw_devices xc7a75t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-1434] Device xc7a75t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
INFO: [Designutils 20-2515] Parsing LTX file using non-hierarchical reader. 
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_0' at location '1:0-0' from probes file, since it cannot be found on the programmed device.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/D-105/1125_counter2421/1125_counter2421.runs/synth_1

launch_runs synth_1 -jobs 2
[Thu Nov 25 19:08:52 2021] Launched synth_1...
Run output will be captured here: C:/Users/D-105/1125_counter2421/1125_counter2421.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/D-105/1125_counter2421/1125_counter2421.runs/synth_1

launch_runs impl_1 -jobs 2
[Thu Nov 25 19:09:50 2021] Launched synth_1...
Run output will be captured here: C:/Users/D-105/1125_counter2421/1125_counter2421.runs/synth_1/runme.log
[Thu Nov 25 19:09:50 2021] Launched impl_1...
Run output will be captured here: C:/Users/D-105/1125_counter2421/1125_counter2421.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Nov 25 19:12:06 2021] Launched impl_1...
Run output will be captured here: C:/Users/D-105/1125_counter2421/1125_counter2421.runs/impl_1/runme.log
INFO: [Designutils 20-2515] Parsing LTX file using non-hierarchical reader. 
set_property PROBES.FILE {C:/Users/D-105/Desktop/debug_nets.ltx} [get_hw_devices xc7a75t_0]
set_property FULL_PROBES.FILE {C:/Users/D-105/Desktop/debug_nets.ltx} [get_hw_devices xc7a75t_0]
set_property PROGRAM.FILE {C:/Users/D-105/1125_counter2421/1125_counter2421.runs/impl_1/counter2421.bit} [get_hw_devices xc7a75t_0]
program_hw_devices [get_hw_devices xc7a75t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-1434] Device xc7a75t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
INFO: [Designutils 20-2515] Parsing LTX file using non-hierarchical reader. 
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_0' at location '1:0-0' from probes file, since it cannot be found on the programmed device.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/D-105/1125_counter2421/1125_counter2421.runs/synth_1

launch_runs synth_1 -jobs 2
[Thu Nov 25 19:14:50 2021] Launched synth_1...
Run output will be captured here: C:/Users/D-105/1125_counter2421/1125_counter2421.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Thu Nov 25 19:16:03 2021] Launched impl_1...
Run output will be captured here: C:/Users/D-105/1125_counter2421/1125_counter2421.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Nov 25 19:17:39 2021] Launched impl_1...
Run output will be captured here: C:/Users/D-105/1125_counter2421/1125_counter2421.runs/impl_1/runme.log
INFO: [Designutils 20-2515] Parsing LTX file using non-hierarchical reader. 
set_property PROBES.FILE {C:/Users/D-105/Desktop/debug_nets.ltx} [get_hw_devices xc7a75t_0]
set_property FULL_PROBES.FILE {C:/Users/D-105/Desktop/debug_nets.ltx} [get_hw_devices xc7a75t_0]
set_property PROGRAM.FILE {C:/Users/D-105/1125_counter2421/1125_counter2421.runs/impl_1/counter2421.bit} [get_hw_devices xc7a75t_0]
program_hw_devices [get_hw_devices xc7a75t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-1434] Device xc7a75t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
INFO: [Designutils 20-2515] Parsing LTX file using non-hierarchical reader. 
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_0' at location '1:0-0' from probes file, since it cannot be found on the programmed device.
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-1434] Device xc7a75t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
INFO: [Designutils 20-2515] Parsing LTX file using non-hierarchical reader. 
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_0' at location '1:0-0' from probes file, since it cannot be found on the programmed device.
INFO: [Designutils 20-2515] Parsing LTX file using non-hierarchical reader. 
set_property PROBES.FILE {C:/Users/D-105/Desktop/debug_nets.ltx} [get_hw_devices xc7a75t_0]
set_property FULL_PROBES.FILE {C:/Users/D-105/Desktop/debug_nets.ltx} [get_hw_devices xc7a75t_0]
set_property PROGRAM.FILE {C:/Users/D-105/1125_counter2421/1125_counter2421.runs/impl_1/counter2421.bit} [get_hw_devices xc7a75t_0]
program_hw_devices [get_hw_devices xc7a75t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-1434] Device xc7a75t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
INFO: [Designutils 20-2515] Parsing LTX file using non-hierarchical reader. 
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_0' at location '1:0-0' from probes file, since it cannot be found on the programmed device.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/D-105/1125_counter2421/1125_counter2421.runs/synth_1

launch_runs synth_1 -jobs 2
CRITICAL WARNING: [HDL 9-806] Syntax error near "else". [C:/Users/D-105/1125_counter2421/1125_counter2421.srcs/sources_1/new/counter2421.v:34]
[Thu Nov 25 19:19:44 2021] Launched synth_1...
Run output will be captured here: C:/Users/D-105/1125_counter2421/1125_counter2421.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs synth_1 -jobs 2
[Thu Nov 25 19:20:08 2021] Launched synth_1...
Run output will be captured here: C:/Users/D-105/1125_counter2421/1125_counter2421.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Thu Nov 25 19:21:09 2021] Launched impl_1...
Run output will be captured here: C:/Users/D-105/1125_counter2421/1125_counter2421.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Nov 25 19:22:33 2021] Launched impl_1...
Run output will be captured here: C:/Users/D-105/1125_counter2421/1125_counter2421.runs/impl_1/runme.log
INFO: [Designutils 20-2515] Parsing LTX file using non-hierarchical reader. 
set_property PROBES.FILE {C:/Users/D-105/Desktop/debug_nets.ltx} [get_hw_devices xc7a75t_0]
set_property FULL_PROBES.FILE {C:/Users/D-105/Desktop/debug_nets.ltx} [get_hw_devices xc7a75t_0]
set_property PROGRAM.FILE {C:/Users/D-105/1125_counter2421/1125_counter2421.runs/impl_1/counter2421.bit} [get_hw_devices xc7a75t_0]
program_hw_devices [get_hw_devices xc7a75t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-1434] Device xc7a75t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
INFO: [Designutils 20-2515] Parsing LTX file using non-hierarchical reader. 
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_0' at location '1:0-0' from probes file, since it cannot be found on the programmed device.
close_hw_manager
current_project 1125_4dcounter
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D-105/1125_counter2421/1125_counter2421.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'counter2421_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/D-105/1125_counter2421/1125_counter2421.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj counter2421_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/D-105/1125_counter2421/1125_counter2421.srcs/sources_1/new/counter2421.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter2421
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/D-105/1125_counter2421/1125_counter2421.srcs/sim_1/new/counter2421_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter2421_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/D-105/1125_counter2421/1125_counter2421.sim/sim_1/behav/xsim'
"xelab -wto 99a6e5b150494565aba0c315eea98a49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter2421_tb_behav xil_defaultlib.counter2421_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 99a6e5b150494565aba0c315eea98a49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter2421_tb_behav xil_defaultlib.counter2421_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter2421
Compiling module xil_defaultlib.counter2421_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot counter2421_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/D-105/1125_counter2421/1125_counter2421.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "counter2421_tb_behav -key {Behavioral:sim_1:Functional:counter2421_tb} -tclbatch {counter2421_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source counter2421_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'counter2421_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 3499.957 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov 25 19:28:06 2021...
