{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1591187471540 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591187471552 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 03 21:31:11 2020 " "Processing started: Wed Jun 03 21:31:11 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1591187471552 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591187471552 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fp_mul -c fp_mul " "Command: quartus_map --read_settings_files=on --write_settings_files=off fp_mul -c fp_mul" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591187471552 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1591187472439 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1591187472440 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"if\";  expecting \"endmodule\" fp_mul.sv(19) " "Verilog HDL syntax error at fp_mul.sv(19) near text: \"if\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "fp_mul.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/fp_mul/fp_mul.sv" 19 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1591187486320 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"^\";  expecting \".\", or an identifier fp_mul.sv(19) " "Verilog HDL syntax error at fp_mul.sv(19) near text: \"^\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "fp_mul.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/fp_mul/fp_mul.sv" 19 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1591187486320 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "mul_exp_val fp_mul.sv(20) " "Verilog HDL Declaration error at fp_mul.sv(20): identifier \"mul_exp_val\" is already declared in the present scope" {  } { { "fp_mul.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/fp_mul/fp_mul.sv" 20 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1591187486320 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "mul_fract fp_mul.sv(20) " "Verilog HDL Declaration error at fp_mul.sv(20): identifier \"mul_fract\" is already declared in the present scope" {  } { { "fp_mul.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/fp_mul/fp_mul.sv" 20 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1591187486320 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting \";\" fp_mul.sv(20) " "Verilog HDL syntax error at fp_mul.sv(20) near text: \"\}\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "fp_mul.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/fp_mul/fp_mul.sv" 20 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1591187486320 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "exp_b fp_mul.sv(23) " "Verilog HDL Declaration error at fp_mul.sv(23): identifier \"exp_b\" is already declared in the present scope" {  } { { "fp_mul.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/fp_mul/fp_mul.sv" 23 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1591187486320 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "exp_result fp_mul.sv(23) " "Verilog HDL Declaration error at fp_mul.sv(23): identifier \"exp_result\" is already declared in the present scope" {  } { { "fp_mul.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/fp_mul/fp_mul.sv" 23 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1591187486320 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \";\" fp_mul.sv(23) " "Verilog HDL syntax error at fp_mul.sv(23) near text: \")\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "fp_mul.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/fp_mul/fp_mul.sv" 23 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1591187486320 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "fp_mul fp_mul.sv(1) " "Ignored design unit \"fp_mul\" at fp_mul.sv(1) due to previous errors" {  } { { "fp_mul.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/fp_mul/fp_mul.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1591187486321 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "mul_comp_exp fp_mul.sv(29) " "Ignored design unit \"mul_comp_exp\" at fp_mul.sv(29) due to previous errors" {  } { { "fp_mul.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/fp_mul/fp_mul.sv" 29 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1591187486321 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "mul_shift_mant fp_mul.sv(40) " "Ignored design unit \"mul_shift_mant\" at fp_mul.sv(40) due to previous errors" {  } { { "fp_mul.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/fp_mul/fp_mul.sv" 40 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1591187486321 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "mul_add_mant fp_mul.sv(53) " "Ignored design unit \"mul_add_mant\" at fp_mul.sv(53) due to previous errors" {  } { { "fp_mul.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/fp_mul/fp_mul.sv" 53 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1591187486321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_mul.sv 0 0 " "Found 0 design units, including 0 entities, in source file fp_mul.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591187486321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_fp_mul.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_fp_mul.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_fp_mul " "Found entity 1: tb_fp_mul" {  } { { "tb_fp_mul.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/fp_mul/tb_fp_mul.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591187486326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591187486326 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 12 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 12 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1591187486384 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun 03 21:31:26 2020 " "Processing ended: Wed Jun 03 21:31:26 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1591187486384 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1591187486384 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1591187486384 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1591187486384 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 14 s 1  " "Quartus Prime Full Compilation was unsuccessful. 14 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1591187487029 ""}
