{"vcs1":{"timestamp_begin":1759387663.190474936, "rt":0.91, "ut":0.36, "st":0.17}}
{"vcselab":{"timestamp_begin":1759387664.167981600, "rt":0.96, "ut":0.17, "st":0.07}}
{"link":{"timestamp_begin":1759387665.188853296, "rt":0.21, "ut":0.08, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1759387662.854308455}
{"VCS_COMP_START_TIME": 1759387662.854308455}
{"VCS_COMP_END_TIME": 1759387666.362811557}
{"VCS_USER_OPTIONS": "-R -sverilog /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/top_tb.sv -debug_access+all -full64 +incdir+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src/AXI+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./include+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim +define+prog1 +prog_path=/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/prog1 +notimingcheck"}
{"vcs1": {"peak_mem": 372132}}
{"vcselab": {"peak_mem": 229972}}
