set moduleName rerArray_Loop_input_batch_proc3_Pipeline_input_turn_weight_input_weight_VITIS_LO
set isTopModule 0
set isCombinational 0
set isDatapathOnly 0
set isPipelined 1
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set hasInterrupt 0
set C_modelName {rerArray_Loop_input_batch_proc3_Pipeline_input_turn_weight_input_weight_VITIS_LO}
set C_modelType { void 0 }
set C_modelArgList {
	{ bound4 int 65 regular  }
	{ weight_val int 32 regular  }
	{ weight_input_0_0 int 32 regular {fifo 1 volatile }  }
	{ bound int 34 regular  }
	{ weight_input_0_1 int 32 regular {fifo 1 volatile }  }
	{ weight_input_0_2 int 32 regular {fifo 1 volatile }  }
	{ weight_input_0_3 int 32 regular {fifo 1 volatile }  }
	{ weight_input_0_4 int 32 regular {fifo 1 volatile }  }
	{ weight_input_0_5 int 32 regular {fifo 1 volatile }  }
	{ weight_input_0_6 int 32 regular {fifo 1 volatile }  }
	{ weight_input_0_7 int 32 regular {fifo 1 volatile }  }
	{ weight_input_0_8 int 32 regular {fifo 1 volatile }  }
	{ weight_input_0_9 int 32 regular {fifo 1 volatile }  }
	{ weight_input_0_10 int 32 regular {fifo 1 volatile }  }
	{ weight_input_0_11 int 32 regular {fifo 1 volatile }  }
	{ weight_input_0_12 int 32 regular {fifo 1 volatile }  }
	{ weight_input_0_13 int 32 regular {fifo 1 volatile }  }
	{ weight_input_0_14 int 32 regular {fifo 1 volatile }  }
	{ weight_input_0_15 int 32 regular {fifo 1 volatile }  }
	{ weight_input_0_16 int 32 regular {fifo 1 volatile }  }
	{ weight_input_0_17 int 32 regular {fifo 1 volatile }  }
	{ weight_input_0_18 int 32 regular {fifo 1 volatile }  }
	{ weight_input_0_19 int 32 regular {fifo 1 volatile }  }
	{ weight_input_0_20 int 32 regular {fifo 1 volatile }  }
	{ weight_input_0_21 int 32 regular {fifo 1 volatile }  }
	{ weight_input_0_22 int 32 regular {fifo 1 volatile }  }
	{ weight_input_0_23 int 32 regular {fifo 1 volatile }  }
	{ weight_input_0_24 int 32 regular {fifo 1 volatile }  }
	{ weight_input_0_25 int 32 regular {fifo 1 volatile }  }
	{ weight_input_0_26 int 32 regular {fifo 1 volatile }  }
	{ weight_input_0_27 int 32 regular {fifo 1 volatile }  }
	{ weight_input_0_28 int 32 regular {fifo 1 volatile }  }
	{ weight_input_0_29 int 32 regular {fifo 1 volatile }  }
	{ weight_input_0_30 int 32 regular {fifo 1 volatile }  }
	{ weight_input_0_31 int 32 regular {fifo 1 volatile }  }
	{ weight_input_1_0 int 32 regular {fifo 1 volatile }  }
	{ weight_input_1_1 int 32 regular {fifo 1 volatile }  }
	{ weight_input_1_2 int 32 regular {fifo 1 volatile }  }
	{ weight_input_1_3 int 32 regular {fifo 1 volatile }  }
	{ weight_input_1_4 int 32 regular {fifo 1 volatile }  }
	{ weight_input_1_5 int 32 regular {fifo 1 volatile }  }
	{ weight_input_1_6 int 32 regular {fifo 1 volatile }  }
	{ weight_input_1_7 int 32 regular {fifo 1 volatile }  }
	{ weight_input_1_8 int 32 regular {fifo 1 volatile }  }
	{ weight_input_1_9 int 32 regular {fifo 1 volatile }  }
	{ weight_input_1_10 int 32 regular {fifo 1 volatile }  }
	{ weight_input_1_11 int 32 regular {fifo 1 volatile }  }
	{ weight_input_1_12 int 32 regular {fifo 1 volatile }  }
	{ weight_input_1_13 int 32 regular {fifo 1 volatile }  }
	{ weight_input_1_14 int 32 regular {fifo 1 volatile }  }
	{ weight_input_1_15 int 32 regular {fifo 1 volatile }  }
	{ weight_input_1_16 int 32 regular {fifo 1 volatile }  }
	{ weight_input_1_17 int 32 regular {fifo 1 volatile }  }
	{ weight_input_1_18 int 32 regular {fifo 1 volatile }  }
	{ weight_input_1_19 int 32 regular {fifo 1 volatile }  }
	{ weight_input_1_20 int 32 regular {fifo 1 volatile }  }
	{ weight_input_1_21 int 32 regular {fifo 1 volatile }  }
	{ weight_input_1_22 int 32 regular {fifo 1 volatile }  }
	{ weight_input_1_23 int 32 regular {fifo 1 volatile }  }
	{ weight_input_1_24 int 32 regular {fifo 1 volatile }  }
	{ weight_input_1_25 int 32 regular {fifo 1 volatile }  }
	{ weight_input_1_26 int 32 regular {fifo 1 volatile }  }
	{ weight_input_1_27 int 32 regular {fifo 1 volatile }  }
	{ weight_input_1_28 int 32 regular {fifo 1 volatile }  }
	{ weight_input_1_29 int 32 regular {fifo 1 volatile }  }
	{ weight_input_1_30 int 32 regular {fifo 1 volatile }  }
	{ weight_input_1_31 int 32 regular {fifo 1 volatile }  }
	{ weight_input_2_0 int 32 regular {fifo 1 volatile }  }
	{ weight_input_2_1 int 32 regular {fifo 1 volatile }  }
	{ weight_input_2_2 int 32 regular {fifo 1 volatile }  }
	{ weight_input_2_3 int 32 regular {fifo 1 volatile }  }
	{ weight_input_2_4 int 32 regular {fifo 1 volatile }  }
	{ weight_input_2_5 int 32 regular {fifo 1 volatile }  }
	{ weight_input_2_6 int 32 regular {fifo 1 volatile }  }
	{ weight_input_2_7 int 32 regular {fifo 1 volatile }  }
	{ weight_input_2_8 int 32 regular {fifo 1 volatile }  }
	{ weight_input_2_9 int 32 regular {fifo 1 volatile }  }
	{ weight_input_2_10 int 32 regular {fifo 1 volatile }  }
	{ weight_input_2_11 int 32 regular {fifo 1 volatile }  }
	{ weight_input_2_12 int 32 regular {fifo 1 volatile }  }
	{ weight_input_2_13 int 32 regular {fifo 1 volatile }  }
	{ weight_input_2_14 int 32 regular {fifo 1 volatile }  }
	{ weight_input_2_15 int 32 regular {fifo 1 volatile }  }
	{ weight_input_2_16 int 32 regular {fifo 1 volatile }  }
	{ weight_input_2_17 int 32 regular {fifo 1 volatile }  }
	{ weight_input_2_18 int 32 regular {fifo 1 volatile }  }
	{ weight_input_2_19 int 32 regular {fifo 1 volatile }  }
	{ weight_input_2_20 int 32 regular {fifo 1 volatile }  }
	{ weight_input_2_21 int 32 regular {fifo 1 volatile }  }
	{ weight_input_2_22 int 32 regular {fifo 1 volatile }  }
	{ weight_input_2_23 int 32 regular {fifo 1 volatile }  }
	{ weight_input_2_24 int 32 regular {fifo 1 volatile }  }
	{ weight_input_2_25 int 32 regular {fifo 1 volatile }  }
	{ weight_input_2_26 int 32 regular {fifo 1 volatile }  }
	{ weight_input_2_27 int 32 regular {fifo 1 volatile }  }
	{ weight_input_2_28 int 32 regular {fifo 1 volatile }  }
	{ weight_input_2_29 int 32 regular {fifo 1 volatile }  }
	{ weight_input_2_30 int 32 regular {fifo 1 volatile }  }
	{ weight_input_2_31 int 32 regular {fifo 1 volatile }  }
	{ weight_input_3_0 int 32 regular {fifo 1 volatile }  }
	{ weight_input_3_1 int 32 regular {fifo 1 volatile }  }
	{ weight_input_3_2 int 32 regular {fifo 1 volatile }  }
	{ weight_input_3_3 int 32 regular {fifo 1 volatile }  }
	{ weight_input_3_4 int 32 regular {fifo 1 volatile }  }
	{ weight_input_3_5 int 32 regular {fifo 1 volatile }  }
	{ weight_input_3_6 int 32 regular {fifo 1 volatile }  }
	{ weight_input_3_7 int 32 regular {fifo 1 volatile }  }
	{ weight_input_3_8 int 32 regular {fifo 1 volatile }  }
	{ weight_input_3_9 int 32 regular {fifo 1 volatile }  }
	{ weight_input_3_10 int 32 regular {fifo 1 volatile }  }
	{ weight_input_3_11 int 32 regular {fifo 1 volatile }  }
	{ weight_input_3_12 int 32 regular {fifo 1 volatile }  }
	{ weight_input_3_13 int 32 regular {fifo 1 volatile }  }
	{ weight_input_3_14 int 32 regular {fifo 1 volatile }  }
	{ weight_input_3_15 int 32 regular {fifo 1 volatile }  }
	{ weight_input_3_16 int 32 regular {fifo 1 volatile }  }
	{ weight_input_3_17 int 32 regular {fifo 1 volatile }  }
	{ weight_input_3_18 int 32 regular {fifo 1 volatile }  }
	{ weight_input_3_19 int 32 regular {fifo 1 volatile }  }
	{ weight_input_3_20 int 32 regular {fifo 1 volatile }  }
	{ weight_input_3_21 int 32 regular {fifo 1 volatile }  }
	{ weight_input_3_22 int 32 regular {fifo 1 volatile }  }
	{ weight_input_3_23 int 32 regular {fifo 1 volatile }  }
	{ weight_input_3_24 int 32 regular {fifo 1 volatile }  }
	{ weight_input_3_25 int 32 regular {fifo 1 volatile }  }
	{ weight_input_3_26 int 32 regular {fifo 1 volatile }  }
	{ weight_input_3_27 int 32 regular {fifo 1 volatile }  }
	{ weight_input_3_28 int 32 regular {fifo 1 volatile }  }
	{ weight_input_3_29 int 32 regular {fifo 1 volatile }  }
	{ weight_input_3_30 int 32 regular {fifo 1 volatile }  }
	{ weight_input_3_31 int 32 regular {fifo 1 volatile }  }
}
set C_modelArgMapList {[ 
	{ "Name" : "bound4", "interface" : "wire", "bitwidth" : 65, "direction" : "READONLY"} , 
 	{ "Name" : "weight_val", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "weight_input_0_0", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "bound", "interface" : "wire", "bitwidth" : 34, "direction" : "READONLY"} , 
 	{ "Name" : "weight_input_0_1", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_0_2", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_0_3", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_0_4", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_0_5", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_0_6", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_0_7", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_0_8", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_0_9", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_0_10", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_0_11", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_0_12", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_0_13", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_0_14", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_0_15", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_0_16", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_0_17", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_0_18", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_0_19", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_0_20", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_0_21", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_0_22", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_0_23", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_0_24", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_0_25", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_0_26", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_0_27", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_0_28", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_0_29", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_0_30", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_0_31", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_1_0", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_1_1", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_1_2", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_1_3", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_1_4", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_1_5", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_1_6", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_1_7", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_1_8", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_1_9", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_1_10", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_1_11", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_1_12", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_1_13", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_1_14", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_1_15", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_1_16", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_1_17", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_1_18", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_1_19", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_1_20", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_1_21", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_1_22", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_1_23", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_1_24", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_1_25", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_1_26", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_1_27", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_1_28", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_1_29", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_1_30", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_1_31", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_2_0", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_2_1", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_2_2", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_2_3", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_2_4", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_2_5", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_2_6", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_2_7", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_2_8", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_2_9", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_2_10", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_2_11", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_2_12", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_2_13", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_2_14", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_2_15", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_2_16", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_2_17", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_2_18", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_2_19", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_2_20", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_2_21", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_2_22", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_2_23", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_2_24", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_2_25", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_2_26", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_2_27", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_2_28", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_2_29", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_2_30", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_2_31", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_3_0", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_3_1", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_3_2", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_3_3", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_3_4", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_3_5", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_3_6", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_3_7", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_3_8", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_3_9", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_3_10", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_3_11", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_3_12", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_3_13", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_3_14", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_3_15", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_3_16", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_3_17", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_3_18", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_3_19", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_3_20", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_3_21", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_3_22", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_3_23", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_3_24", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_3_25", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_3_26", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_3_27", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_3_28", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_3_29", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_3_30", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "weight_input_3_31", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} ]}
# RTL Port declarations: 
set portNum 649
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ weight_input_2_30_din sc_out sc_lv 32 signal 97 } 
	{ weight_input_2_30_num_data_valid sc_in sc_lv 2 signal 97 } 
	{ weight_input_2_30_fifo_cap sc_in sc_lv 2 signal 97 } 
	{ weight_input_2_30_full_n sc_in sc_logic 1 signal 97 } 
	{ weight_input_2_30_write sc_out sc_logic 1 signal 97 } 
	{ weight_input_2_29_din sc_out sc_lv 32 signal 96 } 
	{ weight_input_2_29_num_data_valid sc_in sc_lv 2 signal 96 } 
	{ weight_input_2_29_fifo_cap sc_in sc_lv 2 signal 96 } 
	{ weight_input_2_29_full_n sc_in sc_logic 1 signal 96 } 
	{ weight_input_2_29_write sc_out sc_logic 1 signal 96 } 
	{ weight_input_2_28_din sc_out sc_lv 32 signal 95 } 
	{ weight_input_2_28_num_data_valid sc_in sc_lv 2 signal 95 } 
	{ weight_input_2_28_fifo_cap sc_in sc_lv 2 signal 95 } 
	{ weight_input_2_28_full_n sc_in sc_logic 1 signal 95 } 
	{ weight_input_2_28_write sc_out sc_logic 1 signal 95 } 
	{ weight_input_2_27_din sc_out sc_lv 32 signal 94 } 
	{ weight_input_2_27_num_data_valid sc_in sc_lv 2 signal 94 } 
	{ weight_input_2_27_fifo_cap sc_in sc_lv 2 signal 94 } 
	{ weight_input_2_27_full_n sc_in sc_logic 1 signal 94 } 
	{ weight_input_2_27_write sc_out sc_logic 1 signal 94 } 
	{ weight_input_2_26_din sc_out sc_lv 32 signal 93 } 
	{ weight_input_2_26_num_data_valid sc_in sc_lv 2 signal 93 } 
	{ weight_input_2_26_fifo_cap sc_in sc_lv 2 signal 93 } 
	{ weight_input_2_26_full_n sc_in sc_logic 1 signal 93 } 
	{ weight_input_2_26_write sc_out sc_logic 1 signal 93 } 
	{ weight_input_2_25_din sc_out sc_lv 32 signal 92 } 
	{ weight_input_2_25_num_data_valid sc_in sc_lv 2 signal 92 } 
	{ weight_input_2_25_fifo_cap sc_in sc_lv 2 signal 92 } 
	{ weight_input_2_25_full_n sc_in sc_logic 1 signal 92 } 
	{ weight_input_2_25_write sc_out sc_logic 1 signal 92 } 
	{ weight_input_2_24_din sc_out sc_lv 32 signal 91 } 
	{ weight_input_2_24_num_data_valid sc_in sc_lv 2 signal 91 } 
	{ weight_input_2_24_fifo_cap sc_in sc_lv 2 signal 91 } 
	{ weight_input_2_24_full_n sc_in sc_logic 1 signal 91 } 
	{ weight_input_2_24_write sc_out sc_logic 1 signal 91 } 
	{ weight_input_2_23_din sc_out sc_lv 32 signal 90 } 
	{ weight_input_2_23_num_data_valid sc_in sc_lv 2 signal 90 } 
	{ weight_input_2_23_fifo_cap sc_in sc_lv 2 signal 90 } 
	{ weight_input_2_23_full_n sc_in sc_logic 1 signal 90 } 
	{ weight_input_2_23_write sc_out sc_logic 1 signal 90 } 
	{ weight_input_2_22_din sc_out sc_lv 32 signal 89 } 
	{ weight_input_2_22_num_data_valid sc_in sc_lv 2 signal 89 } 
	{ weight_input_2_22_fifo_cap sc_in sc_lv 2 signal 89 } 
	{ weight_input_2_22_full_n sc_in sc_logic 1 signal 89 } 
	{ weight_input_2_22_write sc_out sc_logic 1 signal 89 } 
	{ weight_input_2_21_din sc_out sc_lv 32 signal 88 } 
	{ weight_input_2_21_num_data_valid sc_in sc_lv 2 signal 88 } 
	{ weight_input_2_21_fifo_cap sc_in sc_lv 2 signal 88 } 
	{ weight_input_2_21_full_n sc_in sc_logic 1 signal 88 } 
	{ weight_input_2_21_write sc_out sc_logic 1 signal 88 } 
	{ weight_input_2_20_din sc_out sc_lv 32 signal 87 } 
	{ weight_input_2_20_num_data_valid sc_in sc_lv 2 signal 87 } 
	{ weight_input_2_20_fifo_cap sc_in sc_lv 2 signal 87 } 
	{ weight_input_2_20_full_n sc_in sc_logic 1 signal 87 } 
	{ weight_input_2_20_write sc_out sc_logic 1 signal 87 } 
	{ weight_input_2_19_din sc_out sc_lv 32 signal 86 } 
	{ weight_input_2_19_num_data_valid sc_in sc_lv 2 signal 86 } 
	{ weight_input_2_19_fifo_cap sc_in sc_lv 2 signal 86 } 
	{ weight_input_2_19_full_n sc_in sc_logic 1 signal 86 } 
	{ weight_input_2_19_write sc_out sc_logic 1 signal 86 } 
	{ weight_input_2_18_din sc_out sc_lv 32 signal 85 } 
	{ weight_input_2_18_num_data_valid sc_in sc_lv 2 signal 85 } 
	{ weight_input_2_18_fifo_cap sc_in sc_lv 2 signal 85 } 
	{ weight_input_2_18_full_n sc_in sc_logic 1 signal 85 } 
	{ weight_input_2_18_write sc_out sc_logic 1 signal 85 } 
	{ weight_input_2_17_din sc_out sc_lv 32 signal 84 } 
	{ weight_input_2_17_num_data_valid sc_in sc_lv 2 signal 84 } 
	{ weight_input_2_17_fifo_cap sc_in sc_lv 2 signal 84 } 
	{ weight_input_2_17_full_n sc_in sc_logic 1 signal 84 } 
	{ weight_input_2_17_write sc_out sc_logic 1 signal 84 } 
	{ weight_input_2_16_din sc_out sc_lv 32 signal 83 } 
	{ weight_input_2_16_num_data_valid sc_in sc_lv 2 signal 83 } 
	{ weight_input_2_16_fifo_cap sc_in sc_lv 2 signal 83 } 
	{ weight_input_2_16_full_n sc_in sc_logic 1 signal 83 } 
	{ weight_input_2_16_write sc_out sc_logic 1 signal 83 } 
	{ weight_input_2_15_din sc_out sc_lv 32 signal 82 } 
	{ weight_input_2_15_num_data_valid sc_in sc_lv 2 signal 82 } 
	{ weight_input_2_15_fifo_cap sc_in sc_lv 2 signal 82 } 
	{ weight_input_2_15_full_n sc_in sc_logic 1 signal 82 } 
	{ weight_input_2_15_write sc_out sc_logic 1 signal 82 } 
	{ weight_input_2_14_din sc_out sc_lv 32 signal 81 } 
	{ weight_input_2_14_num_data_valid sc_in sc_lv 2 signal 81 } 
	{ weight_input_2_14_fifo_cap sc_in sc_lv 2 signal 81 } 
	{ weight_input_2_14_full_n sc_in sc_logic 1 signal 81 } 
	{ weight_input_2_14_write sc_out sc_logic 1 signal 81 } 
	{ weight_input_2_13_din sc_out sc_lv 32 signal 80 } 
	{ weight_input_2_13_num_data_valid sc_in sc_lv 2 signal 80 } 
	{ weight_input_2_13_fifo_cap sc_in sc_lv 2 signal 80 } 
	{ weight_input_2_13_full_n sc_in sc_logic 1 signal 80 } 
	{ weight_input_2_13_write sc_out sc_logic 1 signal 80 } 
	{ weight_input_2_12_din sc_out sc_lv 32 signal 79 } 
	{ weight_input_2_12_num_data_valid sc_in sc_lv 2 signal 79 } 
	{ weight_input_2_12_fifo_cap sc_in sc_lv 2 signal 79 } 
	{ weight_input_2_12_full_n sc_in sc_logic 1 signal 79 } 
	{ weight_input_2_12_write sc_out sc_logic 1 signal 79 } 
	{ weight_input_2_11_din sc_out sc_lv 32 signal 78 } 
	{ weight_input_2_11_num_data_valid sc_in sc_lv 2 signal 78 } 
	{ weight_input_2_11_fifo_cap sc_in sc_lv 2 signal 78 } 
	{ weight_input_2_11_full_n sc_in sc_logic 1 signal 78 } 
	{ weight_input_2_11_write sc_out sc_logic 1 signal 78 } 
	{ weight_input_2_10_din sc_out sc_lv 32 signal 77 } 
	{ weight_input_2_10_num_data_valid sc_in sc_lv 2 signal 77 } 
	{ weight_input_2_10_fifo_cap sc_in sc_lv 2 signal 77 } 
	{ weight_input_2_10_full_n sc_in sc_logic 1 signal 77 } 
	{ weight_input_2_10_write sc_out sc_logic 1 signal 77 } 
	{ weight_input_2_9_din sc_out sc_lv 32 signal 76 } 
	{ weight_input_2_9_num_data_valid sc_in sc_lv 2 signal 76 } 
	{ weight_input_2_9_fifo_cap sc_in sc_lv 2 signal 76 } 
	{ weight_input_2_9_full_n sc_in sc_logic 1 signal 76 } 
	{ weight_input_2_9_write sc_out sc_logic 1 signal 76 } 
	{ weight_input_2_8_din sc_out sc_lv 32 signal 75 } 
	{ weight_input_2_8_num_data_valid sc_in sc_lv 2 signal 75 } 
	{ weight_input_2_8_fifo_cap sc_in sc_lv 2 signal 75 } 
	{ weight_input_2_8_full_n sc_in sc_logic 1 signal 75 } 
	{ weight_input_2_8_write sc_out sc_logic 1 signal 75 } 
	{ weight_input_2_7_din sc_out sc_lv 32 signal 74 } 
	{ weight_input_2_7_num_data_valid sc_in sc_lv 2 signal 74 } 
	{ weight_input_2_7_fifo_cap sc_in sc_lv 2 signal 74 } 
	{ weight_input_2_7_full_n sc_in sc_logic 1 signal 74 } 
	{ weight_input_2_7_write sc_out sc_logic 1 signal 74 } 
	{ weight_input_2_6_din sc_out sc_lv 32 signal 73 } 
	{ weight_input_2_6_num_data_valid sc_in sc_lv 2 signal 73 } 
	{ weight_input_2_6_fifo_cap sc_in sc_lv 2 signal 73 } 
	{ weight_input_2_6_full_n sc_in sc_logic 1 signal 73 } 
	{ weight_input_2_6_write sc_out sc_logic 1 signal 73 } 
	{ weight_input_2_5_din sc_out sc_lv 32 signal 72 } 
	{ weight_input_2_5_num_data_valid sc_in sc_lv 2 signal 72 } 
	{ weight_input_2_5_fifo_cap sc_in sc_lv 2 signal 72 } 
	{ weight_input_2_5_full_n sc_in sc_logic 1 signal 72 } 
	{ weight_input_2_5_write sc_out sc_logic 1 signal 72 } 
	{ weight_input_2_4_din sc_out sc_lv 32 signal 71 } 
	{ weight_input_2_4_num_data_valid sc_in sc_lv 2 signal 71 } 
	{ weight_input_2_4_fifo_cap sc_in sc_lv 2 signal 71 } 
	{ weight_input_2_4_full_n sc_in sc_logic 1 signal 71 } 
	{ weight_input_2_4_write sc_out sc_logic 1 signal 71 } 
	{ weight_input_2_3_din sc_out sc_lv 32 signal 70 } 
	{ weight_input_2_3_num_data_valid sc_in sc_lv 2 signal 70 } 
	{ weight_input_2_3_fifo_cap sc_in sc_lv 2 signal 70 } 
	{ weight_input_2_3_full_n sc_in sc_logic 1 signal 70 } 
	{ weight_input_2_3_write sc_out sc_logic 1 signal 70 } 
	{ weight_input_2_2_din sc_out sc_lv 32 signal 69 } 
	{ weight_input_2_2_num_data_valid sc_in sc_lv 2 signal 69 } 
	{ weight_input_2_2_fifo_cap sc_in sc_lv 2 signal 69 } 
	{ weight_input_2_2_full_n sc_in sc_logic 1 signal 69 } 
	{ weight_input_2_2_write sc_out sc_logic 1 signal 69 } 
	{ weight_input_2_1_din sc_out sc_lv 32 signal 68 } 
	{ weight_input_2_1_num_data_valid sc_in sc_lv 2 signal 68 } 
	{ weight_input_2_1_fifo_cap sc_in sc_lv 2 signal 68 } 
	{ weight_input_2_1_full_n sc_in sc_logic 1 signal 68 } 
	{ weight_input_2_1_write sc_out sc_logic 1 signal 68 } 
	{ weight_input_2_0_din sc_out sc_lv 32 signal 67 } 
	{ weight_input_2_0_num_data_valid sc_in sc_lv 2 signal 67 } 
	{ weight_input_2_0_fifo_cap sc_in sc_lv 2 signal 67 } 
	{ weight_input_2_0_full_n sc_in sc_logic 1 signal 67 } 
	{ weight_input_2_0_write sc_out sc_logic 1 signal 67 } 
	{ weight_input_2_31_din sc_out sc_lv 32 signal 98 } 
	{ weight_input_2_31_num_data_valid sc_in sc_lv 2 signal 98 } 
	{ weight_input_2_31_fifo_cap sc_in sc_lv 2 signal 98 } 
	{ weight_input_2_31_full_n sc_in sc_logic 1 signal 98 } 
	{ weight_input_2_31_write sc_out sc_logic 1 signal 98 } 
	{ weight_input_1_30_din sc_out sc_lv 32 signal 65 } 
	{ weight_input_1_30_num_data_valid sc_in sc_lv 2 signal 65 } 
	{ weight_input_1_30_fifo_cap sc_in sc_lv 2 signal 65 } 
	{ weight_input_1_30_full_n sc_in sc_logic 1 signal 65 } 
	{ weight_input_1_30_write sc_out sc_logic 1 signal 65 } 
	{ weight_input_1_29_din sc_out sc_lv 32 signal 64 } 
	{ weight_input_1_29_num_data_valid sc_in sc_lv 2 signal 64 } 
	{ weight_input_1_29_fifo_cap sc_in sc_lv 2 signal 64 } 
	{ weight_input_1_29_full_n sc_in sc_logic 1 signal 64 } 
	{ weight_input_1_29_write sc_out sc_logic 1 signal 64 } 
	{ weight_input_1_28_din sc_out sc_lv 32 signal 63 } 
	{ weight_input_1_28_num_data_valid sc_in sc_lv 2 signal 63 } 
	{ weight_input_1_28_fifo_cap sc_in sc_lv 2 signal 63 } 
	{ weight_input_1_28_full_n sc_in sc_logic 1 signal 63 } 
	{ weight_input_1_28_write sc_out sc_logic 1 signal 63 } 
	{ weight_input_1_27_din sc_out sc_lv 32 signal 62 } 
	{ weight_input_1_27_num_data_valid sc_in sc_lv 2 signal 62 } 
	{ weight_input_1_27_fifo_cap sc_in sc_lv 2 signal 62 } 
	{ weight_input_1_27_full_n sc_in sc_logic 1 signal 62 } 
	{ weight_input_1_27_write sc_out sc_logic 1 signal 62 } 
	{ weight_input_1_26_din sc_out sc_lv 32 signal 61 } 
	{ weight_input_1_26_num_data_valid sc_in sc_lv 2 signal 61 } 
	{ weight_input_1_26_fifo_cap sc_in sc_lv 2 signal 61 } 
	{ weight_input_1_26_full_n sc_in sc_logic 1 signal 61 } 
	{ weight_input_1_26_write sc_out sc_logic 1 signal 61 } 
	{ weight_input_1_25_din sc_out sc_lv 32 signal 60 } 
	{ weight_input_1_25_num_data_valid sc_in sc_lv 2 signal 60 } 
	{ weight_input_1_25_fifo_cap sc_in sc_lv 2 signal 60 } 
	{ weight_input_1_25_full_n sc_in sc_logic 1 signal 60 } 
	{ weight_input_1_25_write sc_out sc_logic 1 signal 60 } 
	{ weight_input_1_24_din sc_out sc_lv 32 signal 59 } 
	{ weight_input_1_24_num_data_valid sc_in sc_lv 2 signal 59 } 
	{ weight_input_1_24_fifo_cap sc_in sc_lv 2 signal 59 } 
	{ weight_input_1_24_full_n sc_in sc_logic 1 signal 59 } 
	{ weight_input_1_24_write sc_out sc_logic 1 signal 59 } 
	{ weight_input_1_23_din sc_out sc_lv 32 signal 58 } 
	{ weight_input_1_23_num_data_valid sc_in sc_lv 2 signal 58 } 
	{ weight_input_1_23_fifo_cap sc_in sc_lv 2 signal 58 } 
	{ weight_input_1_23_full_n sc_in sc_logic 1 signal 58 } 
	{ weight_input_1_23_write sc_out sc_logic 1 signal 58 } 
	{ weight_input_1_22_din sc_out sc_lv 32 signal 57 } 
	{ weight_input_1_22_num_data_valid sc_in sc_lv 2 signal 57 } 
	{ weight_input_1_22_fifo_cap sc_in sc_lv 2 signal 57 } 
	{ weight_input_1_22_full_n sc_in sc_logic 1 signal 57 } 
	{ weight_input_1_22_write sc_out sc_logic 1 signal 57 } 
	{ weight_input_1_21_din sc_out sc_lv 32 signal 56 } 
	{ weight_input_1_21_num_data_valid sc_in sc_lv 2 signal 56 } 
	{ weight_input_1_21_fifo_cap sc_in sc_lv 2 signal 56 } 
	{ weight_input_1_21_full_n sc_in sc_logic 1 signal 56 } 
	{ weight_input_1_21_write sc_out sc_logic 1 signal 56 } 
	{ weight_input_1_20_din sc_out sc_lv 32 signal 55 } 
	{ weight_input_1_20_num_data_valid sc_in sc_lv 2 signal 55 } 
	{ weight_input_1_20_fifo_cap sc_in sc_lv 2 signal 55 } 
	{ weight_input_1_20_full_n sc_in sc_logic 1 signal 55 } 
	{ weight_input_1_20_write sc_out sc_logic 1 signal 55 } 
	{ weight_input_1_19_din sc_out sc_lv 32 signal 54 } 
	{ weight_input_1_19_num_data_valid sc_in sc_lv 2 signal 54 } 
	{ weight_input_1_19_fifo_cap sc_in sc_lv 2 signal 54 } 
	{ weight_input_1_19_full_n sc_in sc_logic 1 signal 54 } 
	{ weight_input_1_19_write sc_out sc_logic 1 signal 54 } 
	{ weight_input_1_18_din sc_out sc_lv 32 signal 53 } 
	{ weight_input_1_18_num_data_valid sc_in sc_lv 2 signal 53 } 
	{ weight_input_1_18_fifo_cap sc_in sc_lv 2 signal 53 } 
	{ weight_input_1_18_full_n sc_in sc_logic 1 signal 53 } 
	{ weight_input_1_18_write sc_out sc_logic 1 signal 53 } 
	{ weight_input_1_17_din sc_out sc_lv 32 signal 52 } 
	{ weight_input_1_17_num_data_valid sc_in sc_lv 2 signal 52 } 
	{ weight_input_1_17_fifo_cap sc_in sc_lv 2 signal 52 } 
	{ weight_input_1_17_full_n sc_in sc_logic 1 signal 52 } 
	{ weight_input_1_17_write sc_out sc_logic 1 signal 52 } 
	{ weight_input_1_16_din sc_out sc_lv 32 signal 51 } 
	{ weight_input_1_16_num_data_valid sc_in sc_lv 2 signal 51 } 
	{ weight_input_1_16_fifo_cap sc_in sc_lv 2 signal 51 } 
	{ weight_input_1_16_full_n sc_in sc_logic 1 signal 51 } 
	{ weight_input_1_16_write sc_out sc_logic 1 signal 51 } 
	{ weight_input_1_15_din sc_out sc_lv 32 signal 50 } 
	{ weight_input_1_15_num_data_valid sc_in sc_lv 2 signal 50 } 
	{ weight_input_1_15_fifo_cap sc_in sc_lv 2 signal 50 } 
	{ weight_input_1_15_full_n sc_in sc_logic 1 signal 50 } 
	{ weight_input_1_15_write sc_out sc_logic 1 signal 50 } 
	{ weight_input_1_14_din sc_out sc_lv 32 signal 49 } 
	{ weight_input_1_14_num_data_valid sc_in sc_lv 2 signal 49 } 
	{ weight_input_1_14_fifo_cap sc_in sc_lv 2 signal 49 } 
	{ weight_input_1_14_full_n sc_in sc_logic 1 signal 49 } 
	{ weight_input_1_14_write sc_out sc_logic 1 signal 49 } 
	{ weight_input_1_13_din sc_out sc_lv 32 signal 48 } 
	{ weight_input_1_13_num_data_valid sc_in sc_lv 2 signal 48 } 
	{ weight_input_1_13_fifo_cap sc_in sc_lv 2 signal 48 } 
	{ weight_input_1_13_full_n sc_in sc_logic 1 signal 48 } 
	{ weight_input_1_13_write sc_out sc_logic 1 signal 48 } 
	{ weight_input_1_12_din sc_out sc_lv 32 signal 47 } 
	{ weight_input_1_12_num_data_valid sc_in sc_lv 2 signal 47 } 
	{ weight_input_1_12_fifo_cap sc_in sc_lv 2 signal 47 } 
	{ weight_input_1_12_full_n sc_in sc_logic 1 signal 47 } 
	{ weight_input_1_12_write sc_out sc_logic 1 signal 47 } 
	{ weight_input_1_11_din sc_out sc_lv 32 signal 46 } 
	{ weight_input_1_11_num_data_valid sc_in sc_lv 2 signal 46 } 
	{ weight_input_1_11_fifo_cap sc_in sc_lv 2 signal 46 } 
	{ weight_input_1_11_full_n sc_in sc_logic 1 signal 46 } 
	{ weight_input_1_11_write sc_out sc_logic 1 signal 46 } 
	{ weight_input_1_10_din sc_out sc_lv 32 signal 45 } 
	{ weight_input_1_10_num_data_valid sc_in sc_lv 2 signal 45 } 
	{ weight_input_1_10_fifo_cap sc_in sc_lv 2 signal 45 } 
	{ weight_input_1_10_full_n sc_in sc_logic 1 signal 45 } 
	{ weight_input_1_10_write sc_out sc_logic 1 signal 45 } 
	{ weight_input_1_9_din sc_out sc_lv 32 signal 44 } 
	{ weight_input_1_9_num_data_valid sc_in sc_lv 2 signal 44 } 
	{ weight_input_1_9_fifo_cap sc_in sc_lv 2 signal 44 } 
	{ weight_input_1_9_full_n sc_in sc_logic 1 signal 44 } 
	{ weight_input_1_9_write sc_out sc_logic 1 signal 44 } 
	{ weight_input_1_8_din sc_out sc_lv 32 signal 43 } 
	{ weight_input_1_8_num_data_valid sc_in sc_lv 2 signal 43 } 
	{ weight_input_1_8_fifo_cap sc_in sc_lv 2 signal 43 } 
	{ weight_input_1_8_full_n sc_in sc_logic 1 signal 43 } 
	{ weight_input_1_8_write sc_out sc_logic 1 signal 43 } 
	{ weight_input_1_7_din sc_out sc_lv 32 signal 42 } 
	{ weight_input_1_7_num_data_valid sc_in sc_lv 2 signal 42 } 
	{ weight_input_1_7_fifo_cap sc_in sc_lv 2 signal 42 } 
	{ weight_input_1_7_full_n sc_in sc_logic 1 signal 42 } 
	{ weight_input_1_7_write sc_out sc_logic 1 signal 42 } 
	{ weight_input_1_6_din sc_out sc_lv 32 signal 41 } 
	{ weight_input_1_6_num_data_valid sc_in sc_lv 2 signal 41 } 
	{ weight_input_1_6_fifo_cap sc_in sc_lv 2 signal 41 } 
	{ weight_input_1_6_full_n sc_in sc_logic 1 signal 41 } 
	{ weight_input_1_6_write sc_out sc_logic 1 signal 41 } 
	{ weight_input_1_5_din sc_out sc_lv 32 signal 40 } 
	{ weight_input_1_5_num_data_valid sc_in sc_lv 2 signal 40 } 
	{ weight_input_1_5_fifo_cap sc_in sc_lv 2 signal 40 } 
	{ weight_input_1_5_full_n sc_in sc_logic 1 signal 40 } 
	{ weight_input_1_5_write sc_out sc_logic 1 signal 40 } 
	{ weight_input_1_4_din sc_out sc_lv 32 signal 39 } 
	{ weight_input_1_4_num_data_valid sc_in sc_lv 2 signal 39 } 
	{ weight_input_1_4_fifo_cap sc_in sc_lv 2 signal 39 } 
	{ weight_input_1_4_full_n sc_in sc_logic 1 signal 39 } 
	{ weight_input_1_4_write sc_out sc_logic 1 signal 39 } 
	{ weight_input_1_3_din sc_out sc_lv 32 signal 38 } 
	{ weight_input_1_3_num_data_valid sc_in sc_lv 2 signal 38 } 
	{ weight_input_1_3_fifo_cap sc_in sc_lv 2 signal 38 } 
	{ weight_input_1_3_full_n sc_in sc_logic 1 signal 38 } 
	{ weight_input_1_3_write sc_out sc_logic 1 signal 38 } 
	{ weight_input_1_2_din sc_out sc_lv 32 signal 37 } 
	{ weight_input_1_2_num_data_valid sc_in sc_lv 2 signal 37 } 
	{ weight_input_1_2_fifo_cap sc_in sc_lv 2 signal 37 } 
	{ weight_input_1_2_full_n sc_in sc_logic 1 signal 37 } 
	{ weight_input_1_2_write sc_out sc_logic 1 signal 37 } 
	{ weight_input_1_1_din sc_out sc_lv 32 signal 36 } 
	{ weight_input_1_1_num_data_valid sc_in sc_lv 2 signal 36 } 
	{ weight_input_1_1_fifo_cap sc_in sc_lv 2 signal 36 } 
	{ weight_input_1_1_full_n sc_in sc_logic 1 signal 36 } 
	{ weight_input_1_1_write sc_out sc_logic 1 signal 36 } 
	{ weight_input_1_0_din sc_out sc_lv 32 signal 35 } 
	{ weight_input_1_0_num_data_valid sc_in sc_lv 2 signal 35 } 
	{ weight_input_1_0_fifo_cap sc_in sc_lv 2 signal 35 } 
	{ weight_input_1_0_full_n sc_in sc_logic 1 signal 35 } 
	{ weight_input_1_0_write sc_out sc_logic 1 signal 35 } 
	{ weight_input_1_31_din sc_out sc_lv 32 signal 66 } 
	{ weight_input_1_31_num_data_valid sc_in sc_lv 2 signal 66 } 
	{ weight_input_1_31_fifo_cap sc_in sc_lv 2 signal 66 } 
	{ weight_input_1_31_full_n sc_in sc_logic 1 signal 66 } 
	{ weight_input_1_31_write sc_out sc_logic 1 signal 66 } 
	{ weight_input_0_30_din sc_out sc_lv 32 signal 33 } 
	{ weight_input_0_30_num_data_valid sc_in sc_lv 2 signal 33 } 
	{ weight_input_0_30_fifo_cap sc_in sc_lv 2 signal 33 } 
	{ weight_input_0_30_full_n sc_in sc_logic 1 signal 33 } 
	{ weight_input_0_30_write sc_out sc_logic 1 signal 33 } 
	{ weight_input_0_29_din sc_out sc_lv 32 signal 32 } 
	{ weight_input_0_29_num_data_valid sc_in sc_lv 2 signal 32 } 
	{ weight_input_0_29_fifo_cap sc_in sc_lv 2 signal 32 } 
	{ weight_input_0_29_full_n sc_in sc_logic 1 signal 32 } 
	{ weight_input_0_29_write sc_out sc_logic 1 signal 32 } 
	{ weight_input_0_28_din sc_out sc_lv 32 signal 31 } 
	{ weight_input_0_28_num_data_valid sc_in sc_lv 2 signal 31 } 
	{ weight_input_0_28_fifo_cap sc_in sc_lv 2 signal 31 } 
	{ weight_input_0_28_full_n sc_in sc_logic 1 signal 31 } 
	{ weight_input_0_28_write sc_out sc_logic 1 signal 31 } 
	{ weight_input_0_27_din sc_out sc_lv 32 signal 30 } 
	{ weight_input_0_27_num_data_valid sc_in sc_lv 2 signal 30 } 
	{ weight_input_0_27_fifo_cap sc_in sc_lv 2 signal 30 } 
	{ weight_input_0_27_full_n sc_in sc_logic 1 signal 30 } 
	{ weight_input_0_27_write sc_out sc_logic 1 signal 30 } 
	{ weight_input_0_26_din sc_out sc_lv 32 signal 29 } 
	{ weight_input_0_26_num_data_valid sc_in sc_lv 2 signal 29 } 
	{ weight_input_0_26_fifo_cap sc_in sc_lv 2 signal 29 } 
	{ weight_input_0_26_full_n sc_in sc_logic 1 signal 29 } 
	{ weight_input_0_26_write sc_out sc_logic 1 signal 29 } 
	{ weight_input_0_25_din sc_out sc_lv 32 signal 28 } 
	{ weight_input_0_25_num_data_valid sc_in sc_lv 2 signal 28 } 
	{ weight_input_0_25_fifo_cap sc_in sc_lv 2 signal 28 } 
	{ weight_input_0_25_full_n sc_in sc_logic 1 signal 28 } 
	{ weight_input_0_25_write sc_out sc_logic 1 signal 28 } 
	{ weight_input_0_24_din sc_out sc_lv 32 signal 27 } 
	{ weight_input_0_24_num_data_valid sc_in sc_lv 2 signal 27 } 
	{ weight_input_0_24_fifo_cap sc_in sc_lv 2 signal 27 } 
	{ weight_input_0_24_full_n sc_in sc_logic 1 signal 27 } 
	{ weight_input_0_24_write sc_out sc_logic 1 signal 27 } 
	{ weight_input_0_23_din sc_out sc_lv 32 signal 26 } 
	{ weight_input_0_23_num_data_valid sc_in sc_lv 2 signal 26 } 
	{ weight_input_0_23_fifo_cap sc_in sc_lv 2 signal 26 } 
	{ weight_input_0_23_full_n sc_in sc_logic 1 signal 26 } 
	{ weight_input_0_23_write sc_out sc_logic 1 signal 26 } 
	{ weight_input_0_22_din sc_out sc_lv 32 signal 25 } 
	{ weight_input_0_22_num_data_valid sc_in sc_lv 2 signal 25 } 
	{ weight_input_0_22_fifo_cap sc_in sc_lv 2 signal 25 } 
	{ weight_input_0_22_full_n sc_in sc_logic 1 signal 25 } 
	{ weight_input_0_22_write sc_out sc_logic 1 signal 25 } 
	{ weight_input_0_21_din sc_out sc_lv 32 signal 24 } 
	{ weight_input_0_21_num_data_valid sc_in sc_lv 2 signal 24 } 
	{ weight_input_0_21_fifo_cap sc_in sc_lv 2 signal 24 } 
	{ weight_input_0_21_full_n sc_in sc_logic 1 signal 24 } 
	{ weight_input_0_21_write sc_out sc_logic 1 signal 24 } 
	{ weight_input_0_20_din sc_out sc_lv 32 signal 23 } 
	{ weight_input_0_20_num_data_valid sc_in sc_lv 2 signal 23 } 
	{ weight_input_0_20_fifo_cap sc_in sc_lv 2 signal 23 } 
	{ weight_input_0_20_full_n sc_in sc_logic 1 signal 23 } 
	{ weight_input_0_20_write sc_out sc_logic 1 signal 23 } 
	{ weight_input_0_19_din sc_out sc_lv 32 signal 22 } 
	{ weight_input_0_19_num_data_valid sc_in sc_lv 2 signal 22 } 
	{ weight_input_0_19_fifo_cap sc_in sc_lv 2 signal 22 } 
	{ weight_input_0_19_full_n sc_in sc_logic 1 signal 22 } 
	{ weight_input_0_19_write sc_out sc_logic 1 signal 22 } 
	{ weight_input_0_18_din sc_out sc_lv 32 signal 21 } 
	{ weight_input_0_18_num_data_valid sc_in sc_lv 2 signal 21 } 
	{ weight_input_0_18_fifo_cap sc_in sc_lv 2 signal 21 } 
	{ weight_input_0_18_full_n sc_in sc_logic 1 signal 21 } 
	{ weight_input_0_18_write sc_out sc_logic 1 signal 21 } 
	{ weight_input_0_17_din sc_out sc_lv 32 signal 20 } 
	{ weight_input_0_17_num_data_valid sc_in sc_lv 2 signal 20 } 
	{ weight_input_0_17_fifo_cap sc_in sc_lv 2 signal 20 } 
	{ weight_input_0_17_full_n sc_in sc_logic 1 signal 20 } 
	{ weight_input_0_17_write sc_out sc_logic 1 signal 20 } 
	{ weight_input_0_16_din sc_out sc_lv 32 signal 19 } 
	{ weight_input_0_16_num_data_valid sc_in sc_lv 2 signal 19 } 
	{ weight_input_0_16_fifo_cap sc_in sc_lv 2 signal 19 } 
	{ weight_input_0_16_full_n sc_in sc_logic 1 signal 19 } 
	{ weight_input_0_16_write sc_out sc_logic 1 signal 19 } 
	{ weight_input_0_15_din sc_out sc_lv 32 signal 18 } 
	{ weight_input_0_15_num_data_valid sc_in sc_lv 2 signal 18 } 
	{ weight_input_0_15_fifo_cap sc_in sc_lv 2 signal 18 } 
	{ weight_input_0_15_full_n sc_in sc_logic 1 signal 18 } 
	{ weight_input_0_15_write sc_out sc_logic 1 signal 18 } 
	{ weight_input_0_14_din sc_out sc_lv 32 signal 17 } 
	{ weight_input_0_14_num_data_valid sc_in sc_lv 2 signal 17 } 
	{ weight_input_0_14_fifo_cap sc_in sc_lv 2 signal 17 } 
	{ weight_input_0_14_full_n sc_in sc_logic 1 signal 17 } 
	{ weight_input_0_14_write sc_out sc_logic 1 signal 17 } 
	{ weight_input_0_13_din sc_out sc_lv 32 signal 16 } 
	{ weight_input_0_13_num_data_valid sc_in sc_lv 2 signal 16 } 
	{ weight_input_0_13_fifo_cap sc_in sc_lv 2 signal 16 } 
	{ weight_input_0_13_full_n sc_in sc_logic 1 signal 16 } 
	{ weight_input_0_13_write sc_out sc_logic 1 signal 16 } 
	{ weight_input_0_12_din sc_out sc_lv 32 signal 15 } 
	{ weight_input_0_12_num_data_valid sc_in sc_lv 2 signal 15 } 
	{ weight_input_0_12_fifo_cap sc_in sc_lv 2 signal 15 } 
	{ weight_input_0_12_full_n sc_in sc_logic 1 signal 15 } 
	{ weight_input_0_12_write sc_out sc_logic 1 signal 15 } 
	{ weight_input_0_11_din sc_out sc_lv 32 signal 14 } 
	{ weight_input_0_11_num_data_valid sc_in sc_lv 2 signal 14 } 
	{ weight_input_0_11_fifo_cap sc_in sc_lv 2 signal 14 } 
	{ weight_input_0_11_full_n sc_in sc_logic 1 signal 14 } 
	{ weight_input_0_11_write sc_out sc_logic 1 signal 14 } 
	{ weight_input_0_10_din sc_out sc_lv 32 signal 13 } 
	{ weight_input_0_10_num_data_valid sc_in sc_lv 2 signal 13 } 
	{ weight_input_0_10_fifo_cap sc_in sc_lv 2 signal 13 } 
	{ weight_input_0_10_full_n sc_in sc_logic 1 signal 13 } 
	{ weight_input_0_10_write sc_out sc_logic 1 signal 13 } 
	{ weight_input_0_9_din sc_out sc_lv 32 signal 12 } 
	{ weight_input_0_9_num_data_valid sc_in sc_lv 2 signal 12 } 
	{ weight_input_0_9_fifo_cap sc_in sc_lv 2 signal 12 } 
	{ weight_input_0_9_full_n sc_in sc_logic 1 signal 12 } 
	{ weight_input_0_9_write sc_out sc_logic 1 signal 12 } 
	{ weight_input_0_8_din sc_out sc_lv 32 signal 11 } 
	{ weight_input_0_8_num_data_valid sc_in sc_lv 2 signal 11 } 
	{ weight_input_0_8_fifo_cap sc_in sc_lv 2 signal 11 } 
	{ weight_input_0_8_full_n sc_in sc_logic 1 signal 11 } 
	{ weight_input_0_8_write sc_out sc_logic 1 signal 11 } 
	{ weight_input_0_7_din sc_out sc_lv 32 signal 10 } 
	{ weight_input_0_7_num_data_valid sc_in sc_lv 2 signal 10 } 
	{ weight_input_0_7_fifo_cap sc_in sc_lv 2 signal 10 } 
	{ weight_input_0_7_full_n sc_in sc_logic 1 signal 10 } 
	{ weight_input_0_7_write sc_out sc_logic 1 signal 10 } 
	{ weight_input_0_6_din sc_out sc_lv 32 signal 9 } 
	{ weight_input_0_6_num_data_valid sc_in sc_lv 2 signal 9 } 
	{ weight_input_0_6_fifo_cap sc_in sc_lv 2 signal 9 } 
	{ weight_input_0_6_full_n sc_in sc_logic 1 signal 9 } 
	{ weight_input_0_6_write sc_out sc_logic 1 signal 9 } 
	{ weight_input_0_5_din sc_out sc_lv 32 signal 8 } 
	{ weight_input_0_5_num_data_valid sc_in sc_lv 2 signal 8 } 
	{ weight_input_0_5_fifo_cap sc_in sc_lv 2 signal 8 } 
	{ weight_input_0_5_full_n sc_in sc_logic 1 signal 8 } 
	{ weight_input_0_5_write sc_out sc_logic 1 signal 8 } 
	{ weight_input_0_4_din sc_out sc_lv 32 signal 7 } 
	{ weight_input_0_4_num_data_valid sc_in sc_lv 2 signal 7 } 
	{ weight_input_0_4_fifo_cap sc_in sc_lv 2 signal 7 } 
	{ weight_input_0_4_full_n sc_in sc_logic 1 signal 7 } 
	{ weight_input_0_4_write sc_out sc_logic 1 signal 7 } 
	{ weight_input_0_3_din sc_out sc_lv 32 signal 6 } 
	{ weight_input_0_3_num_data_valid sc_in sc_lv 2 signal 6 } 
	{ weight_input_0_3_fifo_cap sc_in sc_lv 2 signal 6 } 
	{ weight_input_0_3_full_n sc_in sc_logic 1 signal 6 } 
	{ weight_input_0_3_write sc_out sc_logic 1 signal 6 } 
	{ weight_input_0_2_din sc_out sc_lv 32 signal 5 } 
	{ weight_input_0_2_num_data_valid sc_in sc_lv 2 signal 5 } 
	{ weight_input_0_2_fifo_cap sc_in sc_lv 2 signal 5 } 
	{ weight_input_0_2_full_n sc_in sc_logic 1 signal 5 } 
	{ weight_input_0_2_write sc_out sc_logic 1 signal 5 } 
	{ weight_input_0_1_din sc_out sc_lv 32 signal 4 } 
	{ weight_input_0_1_num_data_valid sc_in sc_lv 2 signal 4 } 
	{ weight_input_0_1_fifo_cap sc_in sc_lv 2 signal 4 } 
	{ weight_input_0_1_full_n sc_in sc_logic 1 signal 4 } 
	{ weight_input_0_1_write sc_out sc_logic 1 signal 4 } 
	{ weight_input_0_0_din sc_out sc_lv 32 signal 2 } 
	{ weight_input_0_0_num_data_valid sc_in sc_lv 2 signal 2 } 
	{ weight_input_0_0_fifo_cap sc_in sc_lv 2 signal 2 } 
	{ weight_input_0_0_full_n sc_in sc_logic 1 signal 2 } 
	{ weight_input_0_0_write sc_out sc_logic 1 signal 2 } 
	{ weight_input_0_31_din sc_out sc_lv 32 signal 34 } 
	{ weight_input_0_31_num_data_valid sc_in sc_lv 2 signal 34 } 
	{ weight_input_0_31_fifo_cap sc_in sc_lv 2 signal 34 } 
	{ weight_input_0_31_full_n sc_in sc_logic 1 signal 34 } 
	{ weight_input_0_31_write sc_out sc_logic 1 signal 34 } 
	{ weight_input_3_30_din sc_out sc_lv 32 signal 129 } 
	{ weight_input_3_30_num_data_valid sc_in sc_lv 2 signal 129 } 
	{ weight_input_3_30_fifo_cap sc_in sc_lv 2 signal 129 } 
	{ weight_input_3_30_full_n sc_in sc_logic 1 signal 129 } 
	{ weight_input_3_30_write sc_out sc_logic 1 signal 129 } 
	{ weight_input_3_29_din sc_out sc_lv 32 signal 128 } 
	{ weight_input_3_29_num_data_valid sc_in sc_lv 2 signal 128 } 
	{ weight_input_3_29_fifo_cap sc_in sc_lv 2 signal 128 } 
	{ weight_input_3_29_full_n sc_in sc_logic 1 signal 128 } 
	{ weight_input_3_29_write sc_out sc_logic 1 signal 128 } 
	{ weight_input_3_28_din sc_out sc_lv 32 signal 127 } 
	{ weight_input_3_28_num_data_valid sc_in sc_lv 2 signal 127 } 
	{ weight_input_3_28_fifo_cap sc_in sc_lv 2 signal 127 } 
	{ weight_input_3_28_full_n sc_in sc_logic 1 signal 127 } 
	{ weight_input_3_28_write sc_out sc_logic 1 signal 127 } 
	{ weight_input_3_27_din sc_out sc_lv 32 signal 126 } 
	{ weight_input_3_27_num_data_valid sc_in sc_lv 2 signal 126 } 
	{ weight_input_3_27_fifo_cap sc_in sc_lv 2 signal 126 } 
	{ weight_input_3_27_full_n sc_in sc_logic 1 signal 126 } 
	{ weight_input_3_27_write sc_out sc_logic 1 signal 126 } 
	{ weight_input_3_26_din sc_out sc_lv 32 signal 125 } 
	{ weight_input_3_26_num_data_valid sc_in sc_lv 2 signal 125 } 
	{ weight_input_3_26_fifo_cap sc_in sc_lv 2 signal 125 } 
	{ weight_input_3_26_full_n sc_in sc_logic 1 signal 125 } 
	{ weight_input_3_26_write sc_out sc_logic 1 signal 125 } 
	{ weight_input_3_25_din sc_out sc_lv 32 signal 124 } 
	{ weight_input_3_25_num_data_valid sc_in sc_lv 2 signal 124 } 
	{ weight_input_3_25_fifo_cap sc_in sc_lv 2 signal 124 } 
	{ weight_input_3_25_full_n sc_in sc_logic 1 signal 124 } 
	{ weight_input_3_25_write sc_out sc_logic 1 signal 124 } 
	{ weight_input_3_24_din sc_out sc_lv 32 signal 123 } 
	{ weight_input_3_24_num_data_valid sc_in sc_lv 2 signal 123 } 
	{ weight_input_3_24_fifo_cap sc_in sc_lv 2 signal 123 } 
	{ weight_input_3_24_full_n sc_in sc_logic 1 signal 123 } 
	{ weight_input_3_24_write sc_out sc_logic 1 signal 123 } 
	{ weight_input_3_23_din sc_out sc_lv 32 signal 122 } 
	{ weight_input_3_23_num_data_valid sc_in sc_lv 2 signal 122 } 
	{ weight_input_3_23_fifo_cap sc_in sc_lv 2 signal 122 } 
	{ weight_input_3_23_full_n sc_in sc_logic 1 signal 122 } 
	{ weight_input_3_23_write sc_out sc_logic 1 signal 122 } 
	{ weight_input_3_22_din sc_out sc_lv 32 signal 121 } 
	{ weight_input_3_22_num_data_valid sc_in sc_lv 2 signal 121 } 
	{ weight_input_3_22_fifo_cap sc_in sc_lv 2 signal 121 } 
	{ weight_input_3_22_full_n sc_in sc_logic 1 signal 121 } 
	{ weight_input_3_22_write sc_out sc_logic 1 signal 121 } 
	{ weight_input_3_21_din sc_out sc_lv 32 signal 120 } 
	{ weight_input_3_21_num_data_valid sc_in sc_lv 2 signal 120 } 
	{ weight_input_3_21_fifo_cap sc_in sc_lv 2 signal 120 } 
	{ weight_input_3_21_full_n sc_in sc_logic 1 signal 120 } 
	{ weight_input_3_21_write sc_out sc_logic 1 signal 120 } 
	{ weight_input_3_20_din sc_out sc_lv 32 signal 119 } 
	{ weight_input_3_20_num_data_valid sc_in sc_lv 2 signal 119 } 
	{ weight_input_3_20_fifo_cap sc_in sc_lv 2 signal 119 } 
	{ weight_input_3_20_full_n sc_in sc_logic 1 signal 119 } 
	{ weight_input_3_20_write sc_out sc_logic 1 signal 119 } 
	{ weight_input_3_19_din sc_out sc_lv 32 signal 118 } 
	{ weight_input_3_19_num_data_valid sc_in sc_lv 2 signal 118 } 
	{ weight_input_3_19_fifo_cap sc_in sc_lv 2 signal 118 } 
	{ weight_input_3_19_full_n sc_in sc_logic 1 signal 118 } 
	{ weight_input_3_19_write sc_out sc_logic 1 signal 118 } 
	{ weight_input_3_18_din sc_out sc_lv 32 signal 117 } 
	{ weight_input_3_18_num_data_valid sc_in sc_lv 2 signal 117 } 
	{ weight_input_3_18_fifo_cap sc_in sc_lv 2 signal 117 } 
	{ weight_input_3_18_full_n sc_in sc_logic 1 signal 117 } 
	{ weight_input_3_18_write sc_out sc_logic 1 signal 117 } 
	{ weight_input_3_17_din sc_out sc_lv 32 signal 116 } 
	{ weight_input_3_17_num_data_valid sc_in sc_lv 2 signal 116 } 
	{ weight_input_3_17_fifo_cap sc_in sc_lv 2 signal 116 } 
	{ weight_input_3_17_full_n sc_in sc_logic 1 signal 116 } 
	{ weight_input_3_17_write sc_out sc_logic 1 signal 116 } 
	{ weight_input_3_16_din sc_out sc_lv 32 signal 115 } 
	{ weight_input_3_16_num_data_valid sc_in sc_lv 2 signal 115 } 
	{ weight_input_3_16_fifo_cap sc_in sc_lv 2 signal 115 } 
	{ weight_input_3_16_full_n sc_in sc_logic 1 signal 115 } 
	{ weight_input_3_16_write sc_out sc_logic 1 signal 115 } 
	{ weight_input_3_15_din sc_out sc_lv 32 signal 114 } 
	{ weight_input_3_15_num_data_valid sc_in sc_lv 2 signal 114 } 
	{ weight_input_3_15_fifo_cap sc_in sc_lv 2 signal 114 } 
	{ weight_input_3_15_full_n sc_in sc_logic 1 signal 114 } 
	{ weight_input_3_15_write sc_out sc_logic 1 signal 114 } 
	{ weight_input_3_14_din sc_out sc_lv 32 signal 113 } 
	{ weight_input_3_14_num_data_valid sc_in sc_lv 2 signal 113 } 
	{ weight_input_3_14_fifo_cap sc_in sc_lv 2 signal 113 } 
	{ weight_input_3_14_full_n sc_in sc_logic 1 signal 113 } 
	{ weight_input_3_14_write sc_out sc_logic 1 signal 113 } 
	{ weight_input_3_13_din sc_out sc_lv 32 signal 112 } 
	{ weight_input_3_13_num_data_valid sc_in sc_lv 2 signal 112 } 
	{ weight_input_3_13_fifo_cap sc_in sc_lv 2 signal 112 } 
	{ weight_input_3_13_full_n sc_in sc_logic 1 signal 112 } 
	{ weight_input_3_13_write sc_out sc_logic 1 signal 112 } 
	{ weight_input_3_12_din sc_out sc_lv 32 signal 111 } 
	{ weight_input_3_12_num_data_valid sc_in sc_lv 2 signal 111 } 
	{ weight_input_3_12_fifo_cap sc_in sc_lv 2 signal 111 } 
	{ weight_input_3_12_full_n sc_in sc_logic 1 signal 111 } 
	{ weight_input_3_12_write sc_out sc_logic 1 signal 111 } 
	{ weight_input_3_11_din sc_out sc_lv 32 signal 110 } 
	{ weight_input_3_11_num_data_valid sc_in sc_lv 2 signal 110 } 
	{ weight_input_3_11_fifo_cap sc_in sc_lv 2 signal 110 } 
	{ weight_input_3_11_full_n sc_in sc_logic 1 signal 110 } 
	{ weight_input_3_11_write sc_out sc_logic 1 signal 110 } 
	{ weight_input_3_10_din sc_out sc_lv 32 signal 109 } 
	{ weight_input_3_10_num_data_valid sc_in sc_lv 2 signal 109 } 
	{ weight_input_3_10_fifo_cap sc_in sc_lv 2 signal 109 } 
	{ weight_input_3_10_full_n sc_in sc_logic 1 signal 109 } 
	{ weight_input_3_10_write sc_out sc_logic 1 signal 109 } 
	{ weight_input_3_9_din sc_out sc_lv 32 signal 108 } 
	{ weight_input_3_9_num_data_valid sc_in sc_lv 2 signal 108 } 
	{ weight_input_3_9_fifo_cap sc_in sc_lv 2 signal 108 } 
	{ weight_input_3_9_full_n sc_in sc_logic 1 signal 108 } 
	{ weight_input_3_9_write sc_out sc_logic 1 signal 108 } 
	{ weight_input_3_8_din sc_out sc_lv 32 signal 107 } 
	{ weight_input_3_8_num_data_valid sc_in sc_lv 2 signal 107 } 
	{ weight_input_3_8_fifo_cap sc_in sc_lv 2 signal 107 } 
	{ weight_input_3_8_full_n sc_in sc_logic 1 signal 107 } 
	{ weight_input_3_8_write sc_out sc_logic 1 signal 107 } 
	{ weight_input_3_7_din sc_out sc_lv 32 signal 106 } 
	{ weight_input_3_7_num_data_valid sc_in sc_lv 2 signal 106 } 
	{ weight_input_3_7_fifo_cap sc_in sc_lv 2 signal 106 } 
	{ weight_input_3_7_full_n sc_in sc_logic 1 signal 106 } 
	{ weight_input_3_7_write sc_out sc_logic 1 signal 106 } 
	{ weight_input_3_6_din sc_out sc_lv 32 signal 105 } 
	{ weight_input_3_6_num_data_valid sc_in sc_lv 2 signal 105 } 
	{ weight_input_3_6_fifo_cap sc_in sc_lv 2 signal 105 } 
	{ weight_input_3_6_full_n sc_in sc_logic 1 signal 105 } 
	{ weight_input_3_6_write sc_out sc_logic 1 signal 105 } 
	{ weight_input_3_5_din sc_out sc_lv 32 signal 104 } 
	{ weight_input_3_5_num_data_valid sc_in sc_lv 2 signal 104 } 
	{ weight_input_3_5_fifo_cap sc_in sc_lv 2 signal 104 } 
	{ weight_input_3_5_full_n sc_in sc_logic 1 signal 104 } 
	{ weight_input_3_5_write sc_out sc_logic 1 signal 104 } 
	{ weight_input_3_4_din sc_out sc_lv 32 signal 103 } 
	{ weight_input_3_4_num_data_valid sc_in sc_lv 2 signal 103 } 
	{ weight_input_3_4_fifo_cap sc_in sc_lv 2 signal 103 } 
	{ weight_input_3_4_full_n sc_in sc_logic 1 signal 103 } 
	{ weight_input_3_4_write sc_out sc_logic 1 signal 103 } 
	{ weight_input_3_3_din sc_out sc_lv 32 signal 102 } 
	{ weight_input_3_3_num_data_valid sc_in sc_lv 2 signal 102 } 
	{ weight_input_3_3_fifo_cap sc_in sc_lv 2 signal 102 } 
	{ weight_input_3_3_full_n sc_in sc_logic 1 signal 102 } 
	{ weight_input_3_3_write sc_out sc_logic 1 signal 102 } 
	{ weight_input_3_2_din sc_out sc_lv 32 signal 101 } 
	{ weight_input_3_2_num_data_valid sc_in sc_lv 2 signal 101 } 
	{ weight_input_3_2_fifo_cap sc_in sc_lv 2 signal 101 } 
	{ weight_input_3_2_full_n sc_in sc_logic 1 signal 101 } 
	{ weight_input_3_2_write sc_out sc_logic 1 signal 101 } 
	{ weight_input_3_1_din sc_out sc_lv 32 signal 100 } 
	{ weight_input_3_1_num_data_valid sc_in sc_lv 2 signal 100 } 
	{ weight_input_3_1_fifo_cap sc_in sc_lv 2 signal 100 } 
	{ weight_input_3_1_full_n sc_in sc_logic 1 signal 100 } 
	{ weight_input_3_1_write sc_out sc_logic 1 signal 100 } 
	{ weight_input_3_0_din sc_out sc_lv 32 signal 99 } 
	{ weight_input_3_0_num_data_valid sc_in sc_lv 2 signal 99 } 
	{ weight_input_3_0_fifo_cap sc_in sc_lv 2 signal 99 } 
	{ weight_input_3_0_full_n sc_in sc_logic 1 signal 99 } 
	{ weight_input_3_0_write sc_out sc_logic 1 signal 99 } 
	{ weight_input_3_31_din sc_out sc_lv 32 signal 130 } 
	{ weight_input_3_31_num_data_valid sc_in sc_lv 2 signal 130 } 
	{ weight_input_3_31_fifo_cap sc_in sc_lv 2 signal 130 } 
	{ weight_input_3_31_full_n sc_in sc_logic 1 signal 130 } 
	{ weight_input_3_31_write sc_out sc_logic 1 signal 130 } 
	{ bound4 sc_in sc_lv 65 signal 0 } 
	{ weight_val sc_in sc_lv 32 signal 1 } 
	{ bound sc_in sc_lv 34 signal 3 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "weight_input_2_30_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_2_30", "role": "din" }} , 
 	{ "name": "weight_input_2_30_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_2_30", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_2_30_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_2_30", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_2_30_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_2_30", "role": "full_n" }} , 
 	{ "name": "weight_input_2_30_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_2_30", "role": "write" }} , 
 	{ "name": "weight_input_2_29_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_2_29", "role": "din" }} , 
 	{ "name": "weight_input_2_29_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_2_29", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_2_29_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_2_29", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_2_29_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_2_29", "role": "full_n" }} , 
 	{ "name": "weight_input_2_29_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_2_29", "role": "write" }} , 
 	{ "name": "weight_input_2_28_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_2_28", "role": "din" }} , 
 	{ "name": "weight_input_2_28_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_2_28", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_2_28_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_2_28", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_2_28_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_2_28", "role": "full_n" }} , 
 	{ "name": "weight_input_2_28_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_2_28", "role": "write" }} , 
 	{ "name": "weight_input_2_27_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_2_27", "role": "din" }} , 
 	{ "name": "weight_input_2_27_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_2_27", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_2_27_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_2_27", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_2_27_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_2_27", "role": "full_n" }} , 
 	{ "name": "weight_input_2_27_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_2_27", "role": "write" }} , 
 	{ "name": "weight_input_2_26_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_2_26", "role": "din" }} , 
 	{ "name": "weight_input_2_26_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_2_26", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_2_26_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_2_26", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_2_26_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_2_26", "role": "full_n" }} , 
 	{ "name": "weight_input_2_26_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_2_26", "role": "write" }} , 
 	{ "name": "weight_input_2_25_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_2_25", "role": "din" }} , 
 	{ "name": "weight_input_2_25_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_2_25", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_2_25_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_2_25", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_2_25_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_2_25", "role": "full_n" }} , 
 	{ "name": "weight_input_2_25_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_2_25", "role": "write" }} , 
 	{ "name": "weight_input_2_24_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_2_24", "role": "din" }} , 
 	{ "name": "weight_input_2_24_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_2_24", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_2_24_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_2_24", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_2_24_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_2_24", "role": "full_n" }} , 
 	{ "name": "weight_input_2_24_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_2_24", "role": "write" }} , 
 	{ "name": "weight_input_2_23_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_2_23", "role": "din" }} , 
 	{ "name": "weight_input_2_23_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_2_23", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_2_23_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_2_23", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_2_23_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_2_23", "role": "full_n" }} , 
 	{ "name": "weight_input_2_23_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_2_23", "role": "write" }} , 
 	{ "name": "weight_input_2_22_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_2_22", "role": "din" }} , 
 	{ "name": "weight_input_2_22_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_2_22", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_2_22_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_2_22", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_2_22_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_2_22", "role": "full_n" }} , 
 	{ "name": "weight_input_2_22_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_2_22", "role": "write" }} , 
 	{ "name": "weight_input_2_21_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_2_21", "role": "din" }} , 
 	{ "name": "weight_input_2_21_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_2_21", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_2_21_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_2_21", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_2_21_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_2_21", "role": "full_n" }} , 
 	{ "name": "weight_input_2_21_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_2_21", "role": "write" }} , 
 	{ "name": "weight_input_2_20_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_2_20", "role": "din" }} , 
 	{ "name": "weight_input_2_20_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_2_20", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_2_20_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_2_20", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_2_20_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_2_20", "role": "full_n" }} , 
 	{ "name": "weight_input_2_20_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_2_20", "role": "write" }} , 
 	{ "name": "weight_input_2_19_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_2_19", "role": "din" }} , 
 	{ "name": "weight_input_2_19_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_2_19", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_2_19_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_2_19", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_2_19_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_2_19", "role": "full_n" }} , 
 	{ "name": "weight_input_2_19_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_2_19", "role": "write" }} , 
 	{ "name": "weight_input_2_18_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_2_18", "role": "din" }} , 
 	{ "name": "weight_input_2_18_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_2_18", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_2_18_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_2_18", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_2_18_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_2_18", "role": "full_n" }} , 
 	{ "name": "weight_input_2_18_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_2_18", "role": "write" }} , 
 	{ "name": "weight_input_2_17_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_2_17", "role": "din" }} , 
 	{ "name": "weight_input_2_17_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_2_17", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_2_17_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_2_17", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_2_17_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_2_17", "role": "full_n" }} , 
 	{ "name": "weight_input_2_17_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_2_17", "role": "write" }} , 
 	{ "name": "weight_input_2_16_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_2_16", "role": "din" }} , 
 	{ "name": "weight_input_2_16_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_2_16", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_2_16_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_2_16", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_2_16_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_2_16", "role": "full_n" }} , 
 	{ "name": "weight_input_2_16_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_2_16", "role": "write" }} , 
 	{ "name": "weight_input_2_15_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_2_15", "role": "din" }} , 
 	{ "name": "weight_input_2_15_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_2_15", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_2_15_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_2_15", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_2_15_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_2_15", "role": "full_n" }} , 
 	{ "name": "weight_input_2_15_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_2_15", "role": "write" }} , 
 	{ "name": "weight_input_2_14_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_2_14", "role": "din" }} , 
 	{ "name": "weight_input_2_14_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_2_14", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_2_14_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_2_14", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_2_14_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_2_14", "role": "full_n" }} , 
 	{ "name": "weight_input_2_14_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_2_14", "role": "write" }} , 
 	{ "name": "weight_input_2_13_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_2_13", "role": "din" }} , 
 	{ "name": "weight_input_2_13_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_2_13", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_2_13_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_2_13", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_2_13_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_2_13", "role": "full_n" }} , 
 	{ "name": "weight_input_2_13_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_2_13", "role": "write" }} , 
 	{ "name": "weight_input_2_12_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_2_12", "role": "din" }} , 
 	{ "name": "weight_input_2_12_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_2_12", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_2_12_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_2_12", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_2_12_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_2_12", "role": "full_n" }} , 
 	{ "name": "weight_input_2_12_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_2_12", "role": "write" }} , 
 	{ "name": "weight_input_2_11_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_2_11", "role": "din" }} , 
 	{ "name": "weight_input_2_11_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_2_11", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_2_11_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_2_11", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_2_11_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_2_11", "role": "full_n" }} , 
 	{ "name": "weight_input_2_11_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_2_11", "role": "write" }} , 
 	{ "name": "weight_input_2_10_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_2_10", "role": "din" }} , 
 	{ "name": "weight_input_2_10_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_2_10", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_2_10_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_2_10", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_2_10_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_2_10", "role": "full_n" }} , 
 	{ "name": "weight_input_2_10_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_2_10", "role": "write" }} , 
 	{ "name": "weight_input_2_9_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_2_9", "role": "din" }} , 
 	{ "name": "weight_input_2_9_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_2_9", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_2_9_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_2_9", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_2_9_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_2_9", "role": "full_n" }} , 
 	{ "name": "weight_input_2_9_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_2_9", "role": "write" }} , 
 	{ "name": "weight_input_2_8_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_2_8", "role": "din" }} , 
 	{ "name": "weight_input_2_8_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_2_8", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_2_8_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_2_8", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_2_8_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_2_8", "role": "full_n" }} , 
 	{ "name": "weight_input_2_8_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_2_8", "role": "write" }} , 
 	{ "name": "weight_input_2_7_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_2_7", "role": "din" }} , 
 	{ "name": "weight_input_2_7_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_2_7", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_2_7_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_2_7", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_2_7_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_2_7", "role": "full_n" }} , 
 	{ "name": "weight_input_2_7_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_2_7", "role": "write" }} , 
 	{ "name": "weight_input_2_6_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_2_6", "role": "din" }} , 
 	{ "name": "weight_input_2_6_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_2_6", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_2_6_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_2_6", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_2_6_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_2_6", "role": "full_n" }} , 
 	{ "name": "weight_input_2_6_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_2_6", "role": "write" }} , 
 	{ "name": "weight_input_2_5_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_2_5", "role": "din" }} , 
 	{ "name": "weight_input_2_5_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_2_5", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_2_5_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_2_5", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_2_5_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_2_5", "role": "full_n" }} , 
 	{ "name": "weight_input_2_5_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_2_5", "role": "write" }} , 
 	{ "name": "weight_input_2_4_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_2_4", "role": "din" }} , 
 	{ "name": "weight_input_2_4_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_2_4", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_2_4_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_2_4", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_2_4_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_2_4", "role": "full_n" }} , 
 	{ "name": "weight_input_2_4_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_2_4", "role": "write" }} , 
 	{ "name": "weight_input_2_3_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_2_3", "role": "din" }} , 
 	{ "name": "weight_input_2_3_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_2_3", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_2_3_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_2_3", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_2_3_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_2_3", "role": "full_n" }} , 
 	{ "name": "weight_input_2_3_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_2_3", "role": "write" }} , 
 	{ "name": "weight_input_2_2_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_2_2", "role": "din" }} , 
 	{ "name": "weight_input_2_2_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_2_2", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_2_2_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_2_2", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_2_2_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_2_2", "role": "full_n" }} , 
 	{ "name": "weight_input_2_2_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_2_2", "role": "write" }} , 
 	{ "name": "weight_input_2_1_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_2_1", "role": "din" }} , 
 	{ "name": "weight_input_2_1_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_2_1", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_2_1_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_2_1", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_2_1_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_2_1", "role": "full_n" }} , 
 	{ "name": "weight_input_2_1_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_2_1", "role": "write" }} , 
 	{ "name": "weight_input_2_0_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_2_0", "role": "din" }} , 
 	{ "name": "weight_input_2_0_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_2_0", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_2_0_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_2_0", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_2_0_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_2_0", "role": "full_n" }} , 
 	{ "name": "weight_input_2_0_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_2_0", "role": "write" }} , 
 	{ "name": "weight_input_2_31_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_2_31", "role": "din" }} , 
 	{ "name": "weight_input_2_31_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_2_31", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_2_31_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_2_31", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_2_31_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_2_31", "role": "full_n" }} , 
 	{ "name": "weight_input_2_31_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_2_31", "role": "write" }} , 
 	{ "name": "weight_input_1_30_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_1_30", "role": "din" }} , 
 	{ "name": "weight_input_1_30_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_1_30", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_1_30_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_1_30", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_1_30_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_1_30", "role": "full_n" }} , 
 	{ "name": "weight_input_1_30_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_1_30", "role": "write" }} , 
 	{ "name": "weight_input_1_29_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_1_29", "role": "din" }} , 
 	{ "name": "weight_input_1_29_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_1_29", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_1_29_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_1_29", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_1_29_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_1_29", "role": "full_n" }} , 
 	{ "name": "weight_input_1_29_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_1_29", "role": "write" }} , 
 	{ "name": "weight_input_1_28_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_1_28", "role": "din" }} , 
 	{ "name": "weight_input_1_28_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_1_28", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_1_28_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_1_28", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_1_28_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_1_28", "role": "full_n" }} , 
 	{ "name": "weight_input_1_28_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_1_28", "role": "write" }} , 
 	{ "name": "weight_input_1_27_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_1_27", "role": "din" }} , 
 	{ "name": "weight_input_1_27_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_1_27", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_1_27_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_1_27", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_1_27_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_1_27", "role": "full_n" }} , 
 	{ "name": "weight_input_1_27_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_1_27", "role": "write" }} , 
 	{ "name": "weight_input_1_26_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_1_26", "role": "din" }} , 
 	{ "name": "weight_input_1_26_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_1_26", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_1_26_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_1_26", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_1_26_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_1_26", "role": "full_n" }} , 
 	{ "name": "weight_input_1_26_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_1_26", "role": "write" }} , 
 	{ "name": "weight_input_1_25_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_1_25", "role": "din" }} , 
 	{ "name": "weight_input_1_25_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_1_25", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_1_25_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_1_25", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_1_25_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_1_25", "role": "full_n" }} , 
 	{ "name": "weight_input_1_25_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_1_25", "role": "write" }} , 
 	{ "name": "weight_input_1_24_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_1_24", "role": "din" }} , 
 	{ "name": "weight_input_1_24_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_1_24", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_1_24_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_1_24", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_1_24_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_1_24", "role": "full_n" }} , 
 	{ "name": "weight_input_1_24_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_1_24", "role": "write" }} , 
 	{ "name": "weight_input_1_23_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_1_23", "role": "din" }} , 
 	{ "name": "weight_input_1_23_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_1_23", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_1_23_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_1_23", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_1_23_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_1_23", "role": "full_n" }} , 
 	{ "name": "weight_input_1_23_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_1_23", "role": "write" }} , 
 	{ "name": "weight_input_1_22_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_1_22", "role": "din" }} , 
 	{ "name": "weight_input_1_22_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_1_22", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_1_22_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_1_22", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_1_22_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_1_22", "role": "full_n" }} , 
 	{ "name": "weight_input_1_22_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_1_22", "role": "write" }} , 
 	{ "name": "weight_input_1_21_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_1_21", "role": "din" }} , 
 	{ "name": "weight_input_1_21_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_1_21", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_1_21_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_1_21", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_1_21_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_1_21", "role": "full_n" }} , 
 	{ "name": "weight_input_1_21_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_1_21", "role": "write" }} , 
 	{ "name": "weight_input_1_20_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_1_20", "role": "din" }} , 
 	{ "name": "weight_input_1_20_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_1_20", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_1_20_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_1_20", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_1_20_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_1_20", "role": "full_n" }} , 
 	{ "name": "weight_input_1_20_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_1_20", "role": "write" }} , 
 	{ "name": "weight_input_1_19_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_1_19", "role": "din" }} , 
 	{ "name": "weight_input_1_19_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_1_19", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_1_19_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_1_19", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_1_19_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_1_19", "role": "full_n" }} , 
 	{ "name": "weight_input_1_19_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_1_19", "role": "write" }} , 
 	{ "name": "weight_input_1_18_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_1_18", "role": "din" }} , 
 	{ "name": "weight_input_1_18_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_1_18", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_1_18_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_1_18", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_1_18_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_1_18", "role": "full_n" }} , 
 	{ "name": "weight_input_1_18_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_1_18", "role": "write" }} , 
 	{ "name": "weight_input_1_17_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_1_17", "role": "din" }} , 
 	{ "name": "weight_input_1_17_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_1_17", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_1_17_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_1_17", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_1_17_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_1_17", "role": "full_n" }} , 
 	{ "name": "weight_input_1_17_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_1_17", "role": "write" }} , 
 	{ "name": "weight_input_1_16_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_1_16", "role": "din" }} , 
 	{ "name": "weight_input_1_16_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_1_16", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_1_16_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_1_16", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_1_16_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_1_16", "role": "full_n" }} , 
 	{ "name": "weight_input_1_16_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_1_16", "role": "write" }} , 
 	{ "name": "weight_input_1_15_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_1_15", "role": "din" }} , 
 	{ "name": "weight_input_1_15_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_1_15", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_1_15_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_1_15", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_1_15_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_1_15", "role": "full_n" }} , 
 	{ "name": "weight_input_1_15_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_1_15", "role": "write" }} , 
 	{ "name": "weight_input_1_14_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_1_14", "role": "din" }} , 
 	{ "name": "weight_input_1_14_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_1_14", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_1_14_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_1_14", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_1_14_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_1_14", "role": "full_n" }} , 
 	{ "name": "weight_input_1_14_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_1_14", "role": "write" }} , 
 	{ "name": "weight_input_1_13_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_1_13", "role": "din" }} , 
 	{ "name": "weight_input_1_13_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_1_13", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_1_13_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_1_13", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_1_13_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_1_13", "role": "full_n" }} , 
 	{ "name": "weight_input_1_13_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_1_13", "role": "write" }} , 
 	{ "name": "weight_input_1_12_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_1_12", "role": "din" }} , 
 	{ "name": "weight_input_1_12_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_1_12", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_1_12_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_1_12", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_1_12_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_1_12", "role": "full_n" }} , 
 	{ "name": "weight_input_1_12_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_1_12", "role": "write" }} , 
 	{ "name": "weight_input_1_11_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_1_11", "role": "din" }} , 
 	{ "name": "weight_input_1_11_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_1_11", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_1_11_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_1_11", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_1_11_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_1_11", "role": "full_n" }} , 
 	{ "name": "weight_input_1_11_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_1_11", "role": "write" }} , 
 	{ "name": "weight_input_1_10_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_1_10", "role": "din" }} , 
 	{ "name": "weight_input_1_10_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_1_10", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_1_10_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_1_10", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_1_10_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_1_10", "role": "full_n" }} , 
 	{ "name": "weight_input_1_10_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_1_10", "role": "write" }} , 
 	{ "name": "weight_input_1_9_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_1_9", "role": "din" }} , 
 	{ "name": "weight_input_1_9_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_1_9", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_1_9_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_1_9", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_1_9_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_1_9", "role": "full_n" }} , 
 	{ "name": "weight_input_1_9_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_1_9", "role": "write" }} , 
 	{ "name": "weight_input_1_8_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_1_8", "role": "din" }} , 
 	{ "name": "weight_input_1_8_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_1_8", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_1_8_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_1_8", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_1_8_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_1_8", "role": "full_n" }} , 
 	{ "name": "weight_input_1_8_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_1_8", "role": "write" }} , 
 	{ "name": "weight_input_1_7_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_1_7", "role": "din" }} , 
 	{ "name": "weight_input_1_7_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_1_7", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_1_7_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_1_7", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_1_7_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_1_7", "role": "full_n" }} , 
 	{ "name": "weight_input_1_7_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_1_7", "role": "write" }} , 
 	{ "name": "weight_input_1_6_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_1_6", "role": "din" }} , 
 	{ "name": "weight_input_1_6_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_1_6", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_1_6_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_1_6", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_1_6_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_1_6", "role": "full_n" }} , 
 	{ "name": "weight_input_1_6_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_1_6", "role": "write" }} , 
 	{ "name": "weight_input_1_5_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_1_5", "role": "din" }} , 
 	{ "name": "weight_input_1_5_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_1_5", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_1_5_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_1_5", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_1_5_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_1_5", "role": "full_n" }} , 
 	{ "name": "weight_input_1_5_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_1_5", "role": "write" }} , 
 	{ "name": "weight_input_1_4_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_1_4", "role": "din" }} , 
 	{ "name": "weight_input_1_4_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_1_4", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_1_4_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_1_4", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_1_4_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_1_4", "role": "full_n" }} , 
 	{ "name": "weight_input_1_4_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_1_4", "role": "write" }} , 
 	{ "name": "weight_input_1_3_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_1_3", "role": "din" }} , 
 	{ "name": "weight_input_1_3_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_1_3", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_1_3_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_1_3", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_1_3_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_1_3", "role": "full_n" }} , 
 	{ "name": "weight_input_1_3_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_1_3", "role": "write" }} , 
 	{ "name": "weight_input_1_2_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_1_2", "role": "din" }} , 
 	{ "name": "weight_input_1_2_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_1_2", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_1_2_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_1_2", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_1_2_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_1_2", "role": "full_n" }} , 
 	{ "name": "weight_input_1_2_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_1_2", "role": "write" }} , 
 	{ "name": "weight_input_1_1_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_1_1", "role": "din" }} , 
 	{ "name": "weight_input_1_1_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_1_1", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_1_1_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_1_1", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_1_1_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_1_1", "role": "full_n" }} , 
 	{ "name": "weight_input_1_1_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_1_1", "role": "write" }} , 
 	{ "name": "weight_input_1_0_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_1_0", "role": "din" }} , 
 	{ "name": "weight_input_1_0_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_1_0", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_1_0_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_1_0", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_1_0_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_1_0", "role": "full_n" }} , 
 	{ "name": "weight_input_1_0_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_1_0", "role": "write" }} , 
 	{ "name": "weight_input_1_31_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_1_31", "role": "din" }} , 
 	{ "name": "weight_input_1_31_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_1_31", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_1_31_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_1_31", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_1_31_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_1_31", "role": "full_n" }} , 
 	{ "name": "weight_input_1_31_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_1_31", "role": "write" }} , 
 	{ "name": "weight_input_0_30_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_0_30", "role": "din" }} , 
 	{ "name": "weight_input_0_30_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_0_30", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_0_30_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_0_30", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_0_30_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_0_30", "role": "full_n" }} , 
 	{ "name": "weight_input_0_30_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_0_30", "role": "write" }} , 
 	{ "name": "weight_input_0_29_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_0_29", "role": "din" }} , 
 	{ "name": "weight_input_0_29_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_0_29", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_0_29_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_0_29", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_0_29_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_0_29", "role": "full_n" }} , 
 	{ "name": "weight_input_0_29_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_0_29", "role": "write" }} , 
 	{ "name": "weight_input_0_28_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_0_28", "role": "din" }} , 
 	{ "name": "weight_input_0_28_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_0_28", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_0_28_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_0_28", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_0_28_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_0_28", "role": "full_n" }} , 
 	{ "name": "weight_input_0_28_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_0_28", "role": "write" }} , 
 	{ "name": "weight_input_0_27_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_0_27", "role": "din" }} , 
 	{ "name": "weight_input_0_27_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_0_27", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_0_27_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_0_27", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_0_27_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_0_27", "role": "full_n" }} , 
 	{ "name": "weight_input_0_27_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_0_27", "role": "write" }} , 
 	{ "name": "weight_input_0_26_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_0_26", "role": "din" }} , 
 	{ "name": "weight_input_0_26_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_0_26", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_0_26_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_0_26", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_0_26_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_0_26", "role": "full_n" }} , 
 	{ "name": "weight_input_0_26_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_0_26", "role": "write" }} , 
 	{ "name": "weight_input_0_25_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_0_25", "role": "din" }} , 
 	{ "name": "weight_input_0_25_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_0_25", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_0_25_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_0_25", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_0_25_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_0_25", "role": "full_n" }} , 
 	{ "name": "weight_input_0_25_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_0_25", "role": "write" }} , 
 	{ "name": "weight_input_0_24_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_0_24", "role": "din" }} , 
 	{ "name": "weight_input_0_24_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_0_24", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_0_24_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_0_24", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_0_24_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_0_24", "role": "full_n" }} , 
 	{ "name": "weight_input_0_24_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_0_24", "role": "write" }} , 
 	{ "name": "weight_input_0_23_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_0_23", "role": "din" }} , 
 	{ "name": "weight_input_0_23_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_0_23", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_0_23_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_0_23", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_0_23_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_0_23", "role": "full_n" }} , 
 	{ "name": "weight_input_0_23_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_0_23", "role": "write" }} , 
 	{ "name": "weight_input_0_22_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_0_22", "role": "din" }} , 
 	{ "name": "weight_input_0_22_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_0_22", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_0_22_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_0_22", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_0_22_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_0_22", "role": "full_n" }} , 
 	{ "name": "weight_input_0_22_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_0_22", "role": "write" }} , 
 	{ "name": "weight_input_0_21_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_0_21", "role": "din" }} , 
 	{ "name": "weight_input_0_21_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_0_21", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_0_21_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_0_21", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_0_21_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_0_21", "role": "full_n" }} , 
 	{ "name": "weight_input_0_21_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_0_21", "role": "write" }} , 
 	{ "name": "weight_input_0_20_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_0_20", "role": "din" }} , 
 	{ "name": "weight_input_0_20_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_0_20", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_0_20_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_0_20", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_0_20_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_0_20", "role": "full_n" }} , 
 	{ "name": "weight_input_0_20_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_0_20", "role": "write" }} , 
 	{ "name": "weight_input_0_19_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_0_19", "role": "din" }} , 
 	{ "name": "weight_input_0_19_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_0_19", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_0_19_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_0_19", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_0_19_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_0_19", "role": "full_n" }} , 
 	{ "name": "weight_input_0_19_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_0_19", "role": "write" }} , 
 	{ "name": "weight_input_0_18_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_0_18", "role": "din" }} , 
 	{ "name": "weight_input_0_18_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_0_18", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_0_18_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_0_18", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_0_18_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_0_18", "role": "full_n" }} , 
 	{ "name": "weight_input_0_18_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_0_18", "role": "write" }} , 
 	{ "name": "weight_input_0_17_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_0_17", "role": "din" }} , 
 	{ "name": "weight_input_0_17_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_0_17", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_0_17_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_0_17", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_0_17_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_0_17", "role": "full_n" }} , 
 	{ "name": "weight_input_0_17_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_0_17", "role": "write" }} , 
 	{ "name": "weight_input_0_16_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_0_16", "role": "din" }} , 
 	{ "name": "weight_input_0_16_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_0_16", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_0_16_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_0_16", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_0_16_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_0_16", "role": "full_n" }} , 
 	{ "name": "weight_input_0_16_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_0_16", "role": "write" }} , 
 	{ "name": "weight_input_0_15_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_0_15", "role": "din" }} , 
 	{ "name": "weight_input_0_15_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_0_15", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_0_15_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_0_15", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_0_15_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_0_15", "role": "full_n" }} , 
 	{ "name": "weight_input_0_15_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_0_15", "role": "write" }} , 
 	{ "name": "weight_input_0_14_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_0_14", "role": "din" }} , 
 	{ "name": "weight_input_0_14_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_0_14", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_0_14_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_0_14", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_0_14_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_0_14", "role": "full_n" }} , 
 	{ "name": "weight_input_0_14_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_0_14", "role": "write" }} , 
 	{ "name": "weight_input_0_13_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_0_13", "role": "din" }} , 
 	{ "name": "weight_input_0_13_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_0_13", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_0_13_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_0_13", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_0_13_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_0_13", "role": "full_n" }} , 
 	{ "name": "weight_input_0_13_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_0_13", "role": "write" }} , 
 	{ "name": "weight_input_0_12_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_0_12", "role": "din" }} , 
 	{ "name": "weight_input_0_12_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_0_12", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_0_12_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_0_12", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_0_12_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_0_12", "role": "full_n" }} , 
 	{ "name": "weight_input_0_12_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_0_12", "role": "write" }} , 
 	{ "name": "weight_input_0_11_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_0_11", "role": "din" }} , 
 	{ "name": "weight_input_0_11_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_0_11", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_0_11_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_0_11", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_0_11_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_0_11", "role": "full_n" }} , 
 	{ "name": "weight_input_0_11_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_0_11", "role": "write" }} , 
 	{ "name": "weight_input_0_10_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_0_10", "role": "din" }} , 
 	{ "name": "weight_input_0_10_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_0_10", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_0_10_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_0_10", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_0_10_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_0_10", "role": "full_n" }} , 
 	{ "name": "weight_input_0_10_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_0_10", "role": "write" }} , 
 	{ "name": "weight_input_0_9_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_0_9", "role": "din" }} , 
 	{ "name": "weight_input_0_9_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_0_9", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_0_9_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_0_9", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_0_9_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_0_9", "role": "full_n" }} , 
 	{ "name": "weight_input_0_9_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_0_9", "role": "write" }} , 
 	{ "name": "weight_input_0_8_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_0_8", "role": "din" }} , 
 	{ "name": "weight_input_0_8_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_0_8", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_0_8_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_0_8", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_0_8_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_0_8", "role": "full_n" }} , 
 	{ "name": "weight_input_0_8_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_0_8", "role": "write" }} , 
 	{ "name": "weight_input_0_7_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_0_7", "role": "din" }} , 
 	{ "name": "weight_input_0_7_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_0_7", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_0_7_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_0_7", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_0_7_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_0_7", "role": "full_n" }} , 
 	{ "name": "weight_input_0_7_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_0_7", "role": "write" }} , 
 	{ "name": "weight_input_0_6_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_0_6", "role": "din" }} , 
 	{ "name": "weight_input_0_6_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_0_6", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_0_6_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_0_6", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_0_6_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_0_6", "role": "full_n" }} , 
 	{ "name": "weight_input_0_6_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_0_6", "role": "write" }} , 
 	{ "name": "weight_input_0_5_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_0_5", "role": "din" }} , 
 	{ "name": "weight_input_0_5_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_0_5", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_0_5_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_0_5", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_0_5_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_0_5", "role": "full_n" }} , 
 	{ "name": "weight_input_0_5_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_0_5", "role": "write" }} , 
 	{ "name": "weight_input_0_4_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_0_4", "role": "din" }} , 
 	{ "name": "weight_input_0_4_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_0_4", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_0_4_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_0_4", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_0_4_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_0_4", "role": "full_n" }} , 
 	{ "name": "weight_input_0_4_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_0_4", "role": "write" }} , 
 	{ "name": "weight_input_0_3_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_0_3", "role": "din" }} , 
 	{ "name": "weight_input_0_3_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_0_3", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_0_3_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_0_3", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_0_3_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_0_3", "role": "full_n" }} , 
 	{ "name": "weight_input_0_3_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_0_3", "role": "write" }} , 
 	{ "name": "weight_input_0_2_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_0_2", "role": "din" }} , 
 	{ "name": "weight_input_0_2_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_0_2", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_0_2_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_0_2", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_0_2_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_0_2", "role": "full_n" }} , 
 	{ "name": "weight_input_0_2_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_0_2", "role": "write" }} , 
 	{ "name": "weight_input_0_1_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_0_1", "role": "din" }} , 
 	{ "name": "weight_input_0_1_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_0_1", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_0_1_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_0_1", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_0_1_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_0_1", "role": "full_n" }} , 
 	{ "name": "weight_input_0_1_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_0_1", "role": "write" }} , 
 	{ "name": "weight_input_0_0_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_0_0", "role": "din" }} , 
 	{ "name": "weight_input_0_0_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_0_0", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_0_0_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_0_0", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_0_0_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_0_0", "role": "full_n" }} , 
 	{ "name": "weight_input_0_0_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_0_0", "role": "write" }} , 
 	{ "name": "weight_input_0_31_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_0_31", "role": "din" }} , 
 	{ "name": "weight_input_0_31_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_0_31", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_0_31_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_0_31", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_0_31_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_0_31", "role": "full_n" }} , 
 	{ "name": "weight_input_0_31_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_0_31", "role": "write" }} , 
 	{ "name": "weight_input_3_30_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_3_30", "role": "din" }} , 
 	{ "name": "weight_input_3_30_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_3_30", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_3_30_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_3_30", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_3_30_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_3_30", "role": "full_n" }} , 
 	{ "name": "weight_input_3_30_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_3_30", "role": "write" }} , 
 	{ "name": "weight_input_3_29_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_3_29", "role": "din" }} , 
 	{ "name": "weight_input_3_29_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_3_29", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_3_29_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_3_29", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_3_29_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_3_29", "role": "full_n" }} , 
 	{ "name": "weight_input_3_29_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_3_29", "role": "write" }} , 
 	{ "name": "weight_input_3_28_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_3_28", "role": "din" }} , 
 	{ "name": "weight_input_3_28_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_3_28", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_3_28_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_3_28", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_3_28_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_3_28", "role": "full_n" }} , 
 	{ "name": "weight_input_3_28_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_3_28", "role": "write" }} , 
 	{ "name": "weight_input_3_27_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_3_27", "role": "din" }} , 
 	{ "name": "weight_input_3_27_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_3_27", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_3_27_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_3_27", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_3_27_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_3_27", "role": "full_n" }} , 
 	{ "name": "weight_input_3_27_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_3_27", "role": "write" }} , 
 	{ "name": "weight_input_3_26_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_3_26", "role": "din" }} , 
 	{ "name": "weight_input_3_26_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_3_26", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_3_26_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_3_26", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_3_26_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_3_26", "role": "full_n" }} , 
 	{ "name": "weight_input_3_26_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_3_26", "role": "write" }} , 
 	{ "name": "weight_input_3_25_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_3_25", "role": "din" }} , 
 	{ "name": "weight_input_3_25_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_3_25", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_3_25_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_3_25", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_3_25_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_3_25", "role": "full_n" }} , 
 	{ "name": "weight_input_3_25_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_3_25", "role": "write" }} , 
 	{ "name": "weight_input_3_24_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_3_24", "role": "din" }} , 
 	{ "name": "weight_input_3_24_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_3_24", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_3_24_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_3_24", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_3_24_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_3_24", "role": "full_n" }} , 
 	{ "name": "weight_input_3_24_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_3_24", "role": "write" }} , 
 	{ "name": "weight_input_3_23_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_3_23", "role": "din" }} , 
 	{ "name": "weight_input_3_23_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_3_23", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_3_23_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_3_23", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_3_23_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_3_23", "role": "full_n" }} , 
 	{ "name": "weight_input_3_23_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_3_23", "role": "write" }} , 
 	{ "name": "weight_input_3_22_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_3_22", "role": "din" }} , 
 	{ "name": "weight_input_3_22_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_3_22", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_3_22_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_3_22", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_3_22_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_3_22", "role": "full_n" }} , 
 	{ "name": "weight_input_3_22_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_3_22", "role": "write" }} , 
 	{ "name": "weight_input_3_21_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_3_21", "role": "din" }} , 
 	{ "name": "weight_input_3_21_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_3_21", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_3_21_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_3_21", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_3_21_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_3_21", "role": "full_n" }} , 
 	{ "name": "weight_input_3_21_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_3_21", "role": "write" }} , 
 	{ "name": "weight_input_3_20_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_3_20", "role": "din" }} , 
 	{ "name": "weight_input_3_20_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_3_20", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_3_20_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_3_20", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_3_20_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_3_20", "role": "full_n" }} , 
 	{ "name": "weight_input_3_20_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_3_20", "role": "write" }} , 
 	{ "name": "weight_input_3_19_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_3_19", "role": "din" }} , 
 	{ "name": "weight_input_3_19_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_3_19", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_3_19_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_3_19", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_3_19_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_3_19", "role": "full_n" }} , 
 	{ "name": "weight_input_3_19_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_3_19", "role": "write" }} , 
 	{ "name": "weight_input_3_18_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_3_18", "role": "din" }} , 
 	{ "name": "weight_input_3_18_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_3_18", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_3_18_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_3_18", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_3_18_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_3_18", "role": "full_n" }} , 
 	{ "name": "weight_input_3_18_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_3_18", "role": "write" }} , 
 	{ "name": "weight_input_3_17_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_3_17", "role": "din" }} , 
 	{ "name": "weight_input_3_17_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_3_17", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_3_17_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_3_17", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_3_17_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_3_17", "role": "full_n" }} , 
 	{ "name": "weight_input_3_17_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_3_17", "role": "write" }} , 
 	{ "name": "weight_input_3_16_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_3_16", "role": "din" }} , 
 	{ "name": "weight_input_3_16_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_3_16", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_3_16_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_3_16", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_3_16_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_3_16", "role": "full_n" }} , 
 	{ "name": "weight_input_3_16_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_3_16", "role": "write" }} , 
 	{ "name": "weight_input_3_15_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_3_15", "role": "din" }} , 
 	{ "name": "weight_input_3_15_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_3_15", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_3_15_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_3_15", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_3_15_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_3_15", "role": "full_n" }} , 
 	{ "name": "weight_input_3_15_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_3_15", "role": "write" }} , 
 	{ "name": "weight_input_3_14_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_3_14", "role": "din" }} , 
 	{ "name": "weight_input_3_14_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_3_14", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_3_14_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_3_14", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_3_14_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_3_14", "role": "full_n" }} , 
 	{ "name": "weight_input_3_14_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_3_14", "role": "write" }} , 
 	{ "name": "weight_input_3_13_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_3_13", "role": "din" }} , 
 	{ "name": "weight_input_3_13_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_3_13", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_3_13_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_3_13", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_3_13_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_3_13", "role": "full_n" }} , 
 	{ "name": "weight_input_3_13_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_3_13", "role": "write" }} , 
 	{ "name": "weight_input_3_12_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_3_12", "role": "din" }} , 
 	{ "name": "weight_input_3_12_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_3_12", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_3_12_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_3_12", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_3_12_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_3_12", "role": "full_n" }} , 
 	{ "name": "weight_input_3_12_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_3_12", "role": "write" }} , 
 	{ "name": "weight_input_3_11_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_3_11", "role": "din" }} , 
 	{ "name": "weight_input_3_11_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_3_11", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_3_11_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_3_11", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_3_11_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_3_11", "role": "full_n" }} , 
 	{ "name": "weight_input_3_11_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_3_11", "role": "write" }} , 
 	{ "name": "weight_input_3_10_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_3_10", "role": "din" }} , 
 	{ "name": "weight_input_3_10_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_3_10", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_3_10_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_3_10", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_3_10_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_3_10", "role": "full_n" }} , 
 	{ "name": "weight_input_3_10_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_3_10", "role": "write" }} , 
 	{ "name": "weight_input_3_9_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_3_9", "role": "din" }} , 
 	{ "name": "weight_input_3_9_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_3_9", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_3_9_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_3_9", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_3_9_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_3_9", "role": "full_n" }} , 
 	{ "name": "weight_input_3_9_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_3_9", "role": "write" }} , 
 	{ "name": "weight_input_3_8_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_3_8", "role": "din" }} , 
 	{ "name": "weight_input_3_8_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_3_8", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_3_8_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_3_8", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_3_8_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_3_8", "role": "full_n" }} , 
 	{ "name": "weight_input_3_8_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_3_8", "role": "write" }} , 
 	{ "name": "weight_input_3_7_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_3_7", "role": "din" }} , 
 	{ "name": "weight_input_3_7_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_3_7", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_3_7_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_3_7", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_3_7_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_3_7", "role": "full_n" }} , 
 	{ "name": "weight_input_3_7_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_3_7", "role": "write" }} , 
 	{ "name": "weight_input_3_6_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_3_6", "role": "din" }} , 
 	{ "name": "weight_input_3_6_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_3_6", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_3_6_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_3_6", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_3_6_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_3_6", "role": "full_n" }} , 
 	{ "name": "weight_input_3_6_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_3_6", "role": "write" }} , 
 	{ "name": "weight_input_3_5_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_3_5", "role": "din" }} , 
 	{ "name": "weight_input_3_5_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_3_5", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_3_5_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_3_5", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_3_5_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_3_5", "role": "full_n" }} , 
 	{ "name": "weight_input_3_5_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_3_5", "role": "write" }} , 
 	{ "name": "weight_input_3_4_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_3_4", "role": "din" }} , 
 	{ "name": "weight_input_3_4_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_3_4", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_3_4_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_3_4", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_3_4_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_3_4", "role": "full_n" }} , 
 	{ "name": "weight_input_3_4_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_3_4", "role": "write" }} , 
 	{ "name": "weight_input_3_3_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_3_3", "role": "din" }} , 
 	{ "name": "weight_input_3_3_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_3_3", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_3_3_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_3_3", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_3_3_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_3_3", "role": "full_n" }} , 
 	{ "name": "weight_input_3_3_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_3_3", "role": "write" }} , 
 	{ "name": "weight_input_3_2_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_3_2", "role": "din" }} , 
 	{ "name": "weight_input_3_2_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_3_2", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_3_2_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_3_2", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_3_2_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_3_2", "role": "full_n" }} , 
 	{ "name": "weight_input_3_2_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_3_2", "role": "write" }} , 
 	{ "name": "weight_input_3_1_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_3_1", "role": "din" }} , 
 	{ "name": "weight_input_3_1_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_3_1", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_3_1_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_3_1", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_3_1_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_3_1", "role": "full_n" }} , 
 	{ "name": "weight_input_3_1_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_3_1", "role": "write" }} , 
 	{ "name": "weight_input_3_0_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_3_0", "role": "din" }} , 
 	{ "name": "weight_input_3_0_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_3_0", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_3_0_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_3_0", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_3_0_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_3_0", "role": "full_n" }} , 
 	{ "name": "weight_input_3_0_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_3_0", "role": "write" }} , 
 	{ "name": "weight_input_3_31_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_input_3_31", "role": "din" }} , 
 	{ "name": "weight_input_3_31_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_3_31", "role": "num_data_valid" }} , 
 	{ "name": "weight_input_3_31_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_input_3_31", "role": "fifo_cap" }} , 
 	{ "name": "weight_input_3_31_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_3_31", "role": "full_n" }} , 
 	{ "name": "weight_input_3_31_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_input_3_31", "role": "write" }} , 
 	{ "name": "bound4", "direction": "in", "datatype": "sc_lv", "bitwidth":65, "type": "signal", "bundle":{"name": "bound4", "role": "default" }} , 
 	{ "name": "weight_val", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_val", "role": "default" }} , 
 	{ "name": "bound", "direction": "in", "datatype": "sc_lv", "bitwidth":34, "type": "signal", "bundle":{"name": "bound", "role": "default" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1"],
		"CDFG" : "rerArray_Loop_input_batch_proc3_Pipeline_input_turn_weight_input_weight_VITIS_LO",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1", "real_start" : "0",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "-1", "EstimateLatencyMax" : "-1",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"IsBlackBox" : "0",
		"Port" : [
			{"Name" : "bound4", "Type" : "None", "Direction" : "I"},
			{"Name" : "weight_val", "Type" : "None", "Direction" : "I"},
			{"Name" : "weight_input_0_0", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_0_0_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "bound", "Type" : "None", "Direction" : "I"},
			{"Name" : "weight_input_0_1", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_0_1_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_0_2", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_0_2_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_0_3", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_0_3_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_0_4", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_0_4_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_0_5", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_0_5_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_0_6", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_0_6_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_0_7", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_0_7_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_0_8", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_0_8_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_0_9", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_0_9_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_0_10", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_0_10_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_0_11", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_0_11_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_0_12", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_0_12_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_0_13", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_0_13_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_0_14", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_0_14_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_0_15", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_0_15_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_0_16", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_0_16_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_0_17", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_0_17_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_0_18", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_0_18_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_0_19", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_0_19_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_0_20", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_0_20_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_0_21", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_0_21_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_0_22", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_0_22_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_0_23", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_0_23_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_0_24", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_0_24_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_0_25", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_0_25_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_0_26", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_0_26_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_0_27", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_0_27_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_0_28", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_0_28_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_0_29", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_0_29_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_0_30", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_0_30_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_0_31", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_0_31_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_1_0", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_1_0_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_1_1", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_1_1_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_1_2", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_1_2_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_1_3", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_1_3_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_1_4", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_1_4_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_1_5", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_1_5_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_1_6", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_1_6_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_1_7", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_1_7_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_1_8", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_1_8_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_1_9", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_1_9_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_1_10", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_1_10_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_1_11", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_1_11_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_1_12", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_1_12_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_1_13", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_1_13_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_1_14", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_1_14_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_1_15", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_1_15_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_1_16", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_1_16_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_1_17", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_1_17_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_1_18", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_1_18_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_1_19", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_1_19_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_1_20", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_1_20_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_1_21", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_1_21_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_1_22", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_1_22_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_1_23", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_1_23_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_1_24", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_1_24_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_1_25", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_1_25_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_1_26", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_1_26_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_1_27", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_1_27_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_1_28", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_1_28_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_1_29", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_1_29_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_1_30", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_1_30_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_1_31", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_1_31_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_2_0", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_2_0_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_2_1", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_2_1_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_2_2", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_2_2_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_2_3", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_2_3_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_2_4", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_2_4_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_2_5", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_2_5_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_2_6", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_2_6_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_2_7", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_2_7_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_2_8", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_2_8_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_2_9", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_2_9_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_2_10", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_2_10_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_2_11", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_2_11_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_2_12", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_2_12_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_2_13", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_2_13_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_2_14", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_2_14_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_2_15", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_2_15_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_2_16", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_2_16_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_2_17", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_2_17_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_2_18", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_2_18_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_2_19", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_2_19_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_2_20", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_2_20_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_2_21", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_2_21_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_2_22", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_2_22_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_2_23", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_2_23_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_2_24", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_2_24_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_2_25", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_2_25_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_2_26", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_2_26_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_2_27", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_2_27_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_2_28", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_2_28_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_2_29", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_2_29_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_2_30", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_2_30_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_2_31", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_2_31_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_3_0", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_3_0_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_3_1", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_3_1_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_3_2", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_3_2_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_3_3", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_3_3_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_3_4", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_3_4_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_3_5", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_3_5_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_3_6", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_3_6_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_3_7", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_3_7_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_3_8", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_3_8_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_3_9", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_3_9_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_3_10", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_3_10_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_3_11", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_3_11_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_3_12", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_3_12_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_3_13", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_3_13_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_3_14", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_3_14_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_3_15", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_3_15_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_3_16", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_3_16_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_3_17", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_3_17_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_3_18", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_3_18_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_3_19", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_3_19_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_3_20", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_3_20_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_3_21", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_3_21_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_3_22", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_3_22_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_3_23", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_3_23_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_3_24", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_3_24_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_3_25", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_3_25_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_3_26", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_3_26_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_3_27", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_3_27_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_3_28", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_3_28_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_3_29", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_3_29_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_3_30", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_3_30_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "weight_input_3_31", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "weight_input_3_31_blk_n", "Type" : "RtlSignal"}]}],
		"Loop" : [
			{"Name" : "input_turn_weight_input_weight_VITIS_LOOP_58_2", "PipelineType" : "UPC",
				"LoopDec" : {"FSMBitwidth" : "1", "FirstState" : "ap_ST_fsm_pp0_stage0", "FirstStateIter" : "ap_enable_reg_pp0_iter1", "FirstStateBlock" : "ap_block_pp0_stage0_subdone", "LastState" : "ap_ST_fsm_pp0_stage0", "LastStateIter" : "ap_enable_reg_pp0_iter2", "LastStateBlock" : "ap_block_pp0_stage0_subdone", "QuitState" : "ap_ST_fsm_pp0_stage0", "QuitStateIter" : "ap_enable_reg_pp0_iter1", "QuitStateBlock" : "ap_block_pp0_stage0_subdone", "OneDepthLoop" : "0", "has_ap_ctrl" : "1", "has_continue" : "0"}}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.flow_control_loop_pipe_sequential_init_U", "Parent" : "0"}]}


set ArgLastReadFirstWriteLatency {
	rerArray_Loop_input_batch_proc3_Pipeline_input_turn_weight_input_weight_VITIS_LO {
		bound4 {Type I LastRead 0 FirstWrite -1}
		weight_val {Type I LastRead 0 FirstWrite -1}
		weight_input_0_0 {Type O LastRead -1 FirstWrite 2}
		bound {Type I LastRead 0 FirstWrite -1}
		weight_input_0_1 {Type O LastRead -1 FirstWrite 2}
		weight_input_0_2 {Type O LastRead -1 FirstWrite 2}
		weight_input_0_3 {Type O LastRead -1 FirstWrite 2}
		weight_input_0_4 {Type O LastRead -1 FirstWrite 2}
		weight_input_0_5 {Type O LastRead -1 FirstWrite 2}
		weight_input_0_6 {Type O LastRead -1 FirstWrite 2}
		weight_input_0_7 {Type O LastRead -1 FirstWrite 2}
		weight_input_0_8 {Type O LastRead -1 FirstWrite 2}
		weight_input_0_9 {Type O LastRead -1 FirstWrite 2}
		weight_input_0_10 {Type O LastRead -1 FirstWrite 2}
		weight_input_0_11 {Type O LastRead -1 FirstWrite 2}
		weight_input_0_12 {Type O LastRead -1 FirstWrite 2}
		weight_input_0_13 {Type O LastRead -1 FirstWrite 2}
		weight_input_0_14 {Type O LastRead -1 FirstWrite 2}
		weight_input_0_15 {Type O LastRead -1 FirstWrite 2}
		weight_input_0_16 {Type O LastRead -1 FirstWrite 2}
		weight_input_0_17 {Type O LastRead -1 FirstWrite 2}
		weight_input_0_18 {Type O LastRead -1 FirstWrite 2}
		weight_input_0_19 {Type O LastRead -1 FirstWrite 2}
		weight_input_0_20 {Type O LastRead -1 FirstWrite 2}
		weight_input_0_21 {Type O LastRead -1 FirstWrite 2}
		weight_input_0_22 {Type O LastRead -1 FirstWrite 2}
		weight_input_0_23 {Type O LastRead -1 FirstWrite 2}
		weight_input_0_24 {Type O LastRead -1 FirstWrite 2}
		weight_input_0_25 {Type O LastRead -1 FirstWrite 2}
		weight_input_0_26 {Type O LastRead -1 FirstWrite 2}
		weight_input_0_27 {Type O LastRead -1 FirstWrite 2}
		weight_input_0_28 {Type O LastRead -1 FirstWrite 2}
		weight_input_0_29 {Type O LastRead -1 FirstWrite 2}
		weight_input_0_30 {Type O LastRead -1 FirstWrite 2}
		weight_input_0_31 {Type O LastRead -1 FirstWrite 2}
		weight_input_1_0 {Type O LastRead -1 FirstWrite 2}
		weight_input_1_1 {Type O LastRead -1 FirstWrite 2}
		weight_input_1_2 {Type O LastRead -1 FirstWrite 2}
		weight_input_1_3 {Type O LastRead -1 FirstWrite 2}
		weight_input_1_4 {Type O LastRead -1 FirstWrite 2}
		weight_input_1_5 {Type O LastRead -1 FirstWrite 2}
		weight_input_1_6 {Type O LastRead -1 FirstWrite 2}
		weight_input_1_7 {Type O LastRead -1 FirstWrite 2}
		weight_input_1_8 {Type O LastRead -1 FirstWrite 2}
		weight_input_1_9 {Type O LastRead -1 FirstWrite 2}
		weight_input_1_10 {Type O LastRead -1 FirstWrite 2}
		weight_input_1_11 {Type O LastRead -1 FirstWrite 2}
		weight_input_1_12 {Type O LastRead -1 FirstWrite 2}
		weight_input_1_13 {Type O LastRead -1 FirstWrite 2}
		weight_input_1_14 {Type O LastRead -1 FirstWrite 2}
		weight_input_1_15 {Type O LastRead -1 FirstWrite 2}
		weight_input_1_16 {Type O LastRead -1 FirstWrite 2}
		weight_input_1_17 {Type O LastRead -1 FirstWrite 2}
		weight_input_1_18 {Type O LastRead -1 FirstWrite 2}
		weight_input_1_19 {Type O LastRead -1 FirstWrite 2}
		weight_input_1_20 {Type O LastRead -1 FirstWrite 2}
		weight_input_1_21 {Type O LastRead -1 FirstWrite 2}
		weight_input_1_22 {Type O LastRead -1 FirstWrite 2}
		weight_input_1_23 {Type O LastRead -1 FirstWrite 2}
		weight_input_1_24 {Type O LastRead -1 FirstWrite 2}
		weight_input_1_25 {Type O LastRead -1 FirstWrite 2}
		weight_input_1_26 {Type O LastRead -1 FirstWrite 2}
		weight_input_1_27 {Type O LastRead -1 FirstWrite 2}
		weight_input_1_28 {Type O LastRead -1 FirstWrite 2}
		weight_input_1_29 {Type O LastRead -1 FirstWrite 2}
		weight_input_1_30 {Type O LastRead -1 FirstWrite 2}
		weight_input_1_31 {Type O LastRead -1 FirstWrite 2}
		weight_input_2_0 {Type O LastRead -1 FirstWrite 2}
		weight_input_2_1 {Type O LastRead -1 FirstWrite 2}
		weight_input_2_2 {Type O LastRead -1 FirstWrite 2}
		weight_input_2_3 {Type O LastRead -1 FirstWrite 2}
		weight_input_2_4 {Type O LastRead -1 FirstWrite 2}
		weight_input_2_5 {Type O LastRead -1 FirstWrite 2}
		weight_input_2_6 {Type O LastRead -1 FirstWrite 2}
		weight_input_2_7 {Type O LastRead -1 FirstWrite 2}
		weight_input_2_8 {Type O LastRead -1 FirstWrite 2}
		weight_input_2_9 {Type O LastRead -1 FirstWrite 2}
		weight_input_2_10 {Type O LastRead -1 FirstWrite 2}
		weight_input_2_11 {Type O LastRead -1 FirstWrite 2}
		weight_input_2_12 {Type O LastRead -1 FirstWrite 2}
		weight_input_2_13 {Type O LastRead -1 FirstWrite 2}
		weight_input_2_14 {Type O LastRead -1 FirstWrite 2}
		weight_input_2_15 {Type O LastRead -1 FirstWrite 2}
		weight_input_2_16 {Type O LastRead -1 FirstWrite 2}
		weight_input_2_17 {Type O LastRead -1 FirstWrite 2}
		weight_input_2_18 {Type O LastRead -1 FirstWrite 2}
		weight_input_2_19 {Type O LastRead -1 FirstWrite 2}
		weight_input_2_20 {Type O LastRead -1 FirstWrite 2}
		weight_input_2_21 {Type O LastRead -1 FirstWrite 2}
		weight_input_2_22 {Type O LastRead -1 FirstWrite 2}
		weight_input_2_23 {Type O LastRead -1 FirstWrite 2}
		weight_input_2_24 {Type O LastRead -1 FirstWrite 2}
		weight_input_2_25 {Type O LastRead -1 FirstWrite 2}
		weight_input_2_26 {Type O LastRead -1 FirstWrite 2}
		weight_input_2_27 {Type O LastRead -1 FirstWrite 2}
		weight_input_2_28 {Type O LastRead -1 FirstWrite 2}
		weight_input_2_29 {Type O LastRead -1 FirstWrite 2}
		weight_input_2_30 {Type O LastRead -1 FirstWrite 2}
		weight_input_2_31 {Type O LastRead -1 FirstWrite 2}
		weight_input_3_0 {Type O LastRead -1 FirstWrite 2}
		weight_input_3_1 {Type O LastRead -1 FirstWrite 2}
		weight_input_3_2 {Type O LastRead -1 FirstWrite 2}
		weight_input_3_3 {Type O LastRead -1 FirstWrite 2}
		weight_input_3_4 {Type O LastRead -1 FirstWrite 2}
		weight_input_3_5 {Type O LastRead -1 FirstWrite 2}
		weight_input_3_6 {Type O LastRead -1 FirstWrite 2}
		weight_input_3_7 {Type O LastRead -1 FirstWrite 2}
		weight_input_3_8 {Type O LastRead -1 FirstWrite 2}
		weight_input_3_9 {Type O LastRead -1 FirstWrite 2}
		weight_input_3_10 {Type O LastRead -1 FirstWrite 2}
		weight_input_3_11 {Type O LastRead -1 FirstWrite 2}
		weight_input_3_12 {Type O LastRead -1 FirstWrite 2}
		weight_input_3_13 {Type O LastRead -1 FirstWrite 2}
		weight_input_3_14 {Type O LastRead -1 FirstWrite 2}
		weight_input_3_15 {Type O LastRead -1 FirstWrite 2}
		weight_input_3_16 {Type O LastRead -1 FirstWrite 2}
		weight_input_3_17 {Type O LastRead -1 FirstWrite 2}
		weight_input_3_18 {Type O LastRead -1 FirstWrite 2}
		weight_input_3_19 {Type O LastRead -1 FirstWrite 2}
		weight_input_3_20 {Type O LastRead -1 FirstWrite 2}
		weight_input_3_21 {Type O LastRead -1 FirstWrite 2}
		weight_input_3_22 {Type O LastRead -1 FirstWrite 2}
		weight_input_3_23 {Type O LastRead -1 FirstWrite 2}
		weight_input_3_24 {Type O LastRead -1 FirstWrite 2}
		weight_input_3_25 {Type O LastRead -1 FirstWrite 2}
		weight_input_3_26 {Type O LastRead -1 FirstWrite 2}
		weight_input_3_27 {Type O LastRead -1 FirstWrite 2}
		weight_input_3_28 {Type O LastRead -1 FirstWrite 2}
		weight_input_3_29 {Type O LastRead -1 FirstWrite 2}
		weight_input_3_30 {Type O LastRead -1 FirstWrite 2}
		weight_input_3_31 {Type O LastRead -1 FirstWrite 2}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "-1", "Max" : "-1"}
	, {"Name" : "Interval", "Min" : "-1", "Max" : "-1"}
]}

set PipelineEnableSignalInfo {[
	{"Pipeline" : "0", "EnableSignal" : "ap_enable_pp0"}
]}

set Spec2ImplPortList { 
	bound4 { ap_none {  { bound4 in_data 0 65 } } }
	weight_val { ap_none {  { weight_val in_data 0 32 } } }
	weight_input_0_0 { ap_fifo {  { weight_input_0_0_din fifo_port_we 1 32 }  { weight_input_0_0_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_0_0_fifo_cap fifo_update 0 2 }  { weight_input_0_0_full_n fifo_status 0 1 }  { weight_input_0_0_write fifo_data 1 1 } } }
	bound { ap_none {  { bound in_data 0 34 } } }
	weight_input_0_1 { ap_fifo {  { weight_input_0_1_din fifo_port_we 1 32 }  { weight_input_0_1_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_0_1_fifo_cap fifo_update 0 2 }  { weight_input_0_1_full_n fifo_status 0 1 }  { weight_input_0_1_write fifo_data 1 1 } } }
	weight_input_0_2 { ap_fifo {  { weight_input_0_2_din fifo_port_we 1 32 }  { weight_input_0_2_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_0_2_fifo_cap fifo_update 0 2 }  { weight_input_0_2_full_n fifo_status 0 1 }  { weight_input_0_2_write fifo_data 1 1 } } }
	weight_input_0_3 { ap_fifo {  { weight_input_0_3_din fifo_port_we 1 32 }  { weight_input_0_3_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_0_3_fifo_cap fifo_update 0 2 }  { weight_input_0_3_full_n fifo_status 0 1 }  { weight_input_0_3_write fifo_data 1 1 } } }
	weight_input_0_4 { ap_fifo {  { weight_input_0_4_din fifo_port_we 1 32 }  { weight_input_0_4_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_0_4_fifo_cap fifo_update 0 2 }  { weight_input_0_4_full_n fifo_status 0 1 }  { weight_input_0_4_write fifo_data 1 1 } } }
	weight_input_0_5 { ap_fifo {  { weight_input_0_5_din fifo_port_we 1 32 }  { weight_input_0_5_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_0_5_fifo_cap fifo_update 0 2 }  { weight_input_0_5_full_n fifo_status 0 1 }  { weight_input_0_5_write fifo_data 1 1 } } }
	weight_input_0_6 { ap_fifo {  { weight_input_0_6_din fifo_port_we 1 32 }  { weight_input_0_6_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_0_6_fifo_cap fifo_update 0 2 }  { weight_input_0_6_full_n fifo_status 0 1 }  { weight_input_0_6_write fifo_data 1 1 } } }
	weight_input_0_7 { ap_fifo {  { weight_input_0_7_din fifo_port_we 1 32 }  { weight_input_0_7_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_0_7_fifo_cap fifo_update 0 2 }  { weight_input_0_7_full_n fifo_status 0 1 }  { weight_input_0_7_write fifo_data 1 1 } } }
	weight_input_0_8 { ap_fifo {  { weight_input_0_8_din fifo_port_we 1 32 }  { weight_input_0_8_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_0_8_fifo_cap fifo_update 0 2 }  { weight_input_0_8_full_n fifo_status 0 1 }  { weight_input_0_8_write fifo_data 1 1 } } }
	weight_input_0_9 { ap_fifo {  { weight_input_0_9_din fifo_port_we 1 32 }  { weight_input_0_9_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_0_9_fifo_cap fifo_update 0 2 }  { weight_input_0_9_full_n fifo_status 0 1 }  { weight_input_0_9_write fifo_data 1 1 } } }
	weight_input_0_10 { ap_fifo {  { weight_input_0_10_din fifo_port_we 1 32 }  { weight_input_0_10_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_0_10_fifo_cap fifo_update 0 2 }  { weight_input_0_10_full_n fifo_status 0 1 }  { weight_input_0_10_write fifo_data 1 1 } } }
	weight_input_0_11 { ap_fifo {  { weight_input_0_11_din fifo_port_we 1 32 }  { weight_input_0_11_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_0_11_fifo_cap fifo_update 0 2 }  { weight_input_0_11_full_n fifo_status 0 1 }  { weight_input_0_11_write fifo_data 1 1 } } }
	weight_input_0_12 { ap_fifo {  { weight_input_0_12_din fifo_port_we 1 32 }  { weight_input_0_12_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_0_12_fifo_cap fifo_update 0 2 }  { weight_input_0_12_full_n fifo_status 0 1 }  { weight_input_0_12_write fifo_data 1 1 } } }
	weight_input_0_13 { ap_fifo {  { weight_input_0_13_din fifo_port_we 1 32 }  { weight_input_0_13_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_0_13_fifo_cap fifo_update 0 2 }  { weight_input_0_13_full_n fifo_status 0 1 }  { weight_input_0_13_write fifo_data 1 1 } } }
	weight_input_0_14 { ap_fifo {  { weight_input_0_14_din fifo_port_we 1 32 }  { weight_input_0_14_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_0_14_fifo_cap fifo_update 0 2 }  { weight_input_0_14_full_n fifo_status 0 1 }  { weight_input_0_14_write fifo_data 1 1 } } }
	weight_input_0_15 { ap_fifo {  { weight_input_0_15_din fifo_port_we 1 32 }  { weight_input_0_15_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_0_15_fifo_cap fifo_update 0 2 }  { weight_input_0_15_full_n fifo_status 0 1 }  { weight_input_0_15_write fifo_data 1 1 } } }
	weight_input_0_16 { ap_fifo {  { weight_input_0_16_din fifo_port_we 1 32 }  { weight_input_0_16_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_0_16_fifo_cap fifo_update 0 2 }  { weight_input_0_16_full_n fifo_status 0 1 }  { weight_input_0_16_write fifo_data 1 1 } } }
	weight_input_0_17 { ap_fifo {  { weight_input_0_17_din fifo_port_we 1 32 }  { weight_input_0_17_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_0_17_fifo_cap fifo_update 0 2 }  { weight_input_0_17_full_n fifo_status 0 1 }  { weight_input_0_17_write fifo_data 1 1 } } }
	weight_input_0_18 { ap_fifo {  { weight_input_0_18_din fifo_port_we 1 32 }  { weight_input_0_18_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_0_18_fifo_cap fifo_update 0 2 }  { weight_input_0_18_full_n fifo_status 0 1 }  { weight_input_0_18_write fifo_data 1 1 } } }
	weight_input_0_19 { ap_fifo {  { weight_input_0_19_din fifo_port_we 1 32 }  { weight_input_0_19_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_0_19_fifo_cap fifo_update 0 2 }  { weight_input_0_19_full_n fifo_status 0 1 }  { weight_input_0_19_write fifo_data 1 1 } } }
	weight_input_0_20 { ap_fifo {  { weight_input_0_20_din fifo_port_we 1 32 }  { weight_input_0_20_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_0_20_fifo_cap fifo_update 0 2 }  { weight_input_0_20_full_n fifo_status 0 1 }  { weight_input_0_20_write fifo_data 1 1 } } }
	weight_input_0_21 { ap_fifo {  { weight_input_0_21_din fifo_port_we 1 32 }  { weight_input_0_21_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_0_21_fifo_cap fifo_update 0 2 }  { weight_input_0_21_full_n fifo_status 0 1 }  { weight_input_0_21_write fifo_data 1 1 } } }
	weight_input_0_22 { ap_fifo {  { weight_input_0_22_din fifo_port_we 1 32 }  { weight_input_0_22_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_0_22_fifo_cap fifo_update 0 2 }  { weight_input_0_22_full_n fifo_status 0 1 }  { weight_input_0_22_write fifo_data 1 1 } } }
	weight_input_0_23 { ap_fifo {  { weight_input_0_23_din fifo_port_we 1 32 }  { weight_input_0_23_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_0_23_fifo_cap fifo_update 0 2 }  { weight_input_0_23_full_n fifo_status 0 1 }  { weight_input_0_23_write fifo_data 1 1 } } }
	weight_input_0_24 { ap_fifo {  { weight_input_0_24_din fifo_port_we 1 32 }  { weight_input_0_24_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_0_24_fifo_cap fifo_update 0 2 }  { weight_input_0_24_full_n fifo_status 0 1 }  { weight_input_0_24_write fifo_data 1 1 } } }
	weight_input_0_25 { ap_fifo {  { weight_input_0_25_din fifo_port_we 1 32 }  { weight_input_0_25_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_0_25_fifo_cap fifo_update 0 2 }  { weight_input_0_25_full_n fifo_status 0 1 }  { weight_input_0_25_write fifo_data 1 1 } } }
	weight_input_0_26 { ap_fifo {  { weight_input_0_26_din fifo_port_we 1 32 }  { weight_input_0_26_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_0_26_fifo_cap fifo_update 0 2 }  { weight_input_0_26_full_n fifo_status 0 1 }  { weight_input_0_26_write fifo_data 1 1 } } }
	weight_input_0_27 { ap_fifo {  { weight_input_0_27_din fifo_port_we 1 32 }  { weight_input_0_27_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_0_27_fifo_cap fifo_update 0 2 }  { weight_input_0_27_full_n fifo_status 0 1 }  { weight_input_0_27_write fifo_data 1 1 } } }
	weight_input_0_28 { ap_fifo {  { weight_input_0_28_din fifo_port_we 1 32 }  { weight_input_0_28_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_0_28_fifo_cap fifo_update 0 2 }  { weight_input_0_28_full_n fifo_status 0 1 }  { weight_input_0_28_write fifo_data 1 1 } } }
	weight_input_0_29 { ap_fifo {  { weight_input_0_29_din fifo_port_we 1 32 }  { weight_input_0_29_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_0_29_fifo_cap fifo_update 0 2 }  { weight_input_0_29_full_n fifo_status 0 1 }  { weight_input_0_29_write fifo_data 1 1 } } }
	weight_input_0_30 { ap_fifo {  { weight_input_0_30_din fifo_port_we 1 32 }  { weight_input_0_30_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_0_30_fifo_cap fifo_update 0 2 }  { weight_input_0_30_full_n fifo_status 0 1 }  { weight_input_0_30_write fifo_data 1 1 } } }
	weight_input_0_31 { ap_fifo {  { weight_input_0_31_din fifo_port_we 1 32 }  { weight_input_0_31_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_0_31_fifo_cap fifo_update 0 2 }  { weight_input_0_31_full_n fifo_status 0 1 }  { weight_input_0_31_write fifo_data 1 1 } } }
	weight_input_1_0 { ap_fifo {  { weight_input_1_0_din fifo_port_we 1 32 }  { weight_input_1_0_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_1_0_fifo_cap fifo_update 0 2 }  { weight_input_1_0_full_n fifo_status 0 1 }  { weight_input_1_0_write fifo_data 1 1 } } }
	weight_input_1_1 { ap_fifo {  { weight_input_1_1_din fifo_port_we 1 32 }  { weight_input_1_1_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_1_1_fifo_cap fifo_update 0 2 }  { weight_input_1_1_full_n fifo_status 0 1 }  { weight_input_1_1_write fifo_data 1 1 } } }
	weight_input_1_2 { ap_fifo {  { weight_input_1_2_din fifo_port_we 1 32 }  { weight_input_1_2_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_1_2_fifo_cap fifo_update 0 2 }  { weight_input_1_2_full_n fifo_status 0 1 }  { weight_input_1_2_write fifo_data 1 1 } } }
	weight_input_1_3 { ap_fifo {  { weight_input_1_3_din fifo_port_we 1 32 }  { weight_input_1_3_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_1_3_fifo_cap fifo_update 0 2 }  { weight_input_1_3_full_n fifo_status 0 1 }  { weight_input_1_3_write fifo_data 1 1 } } }
	weight_input_1_4 { ap_fifo {  { weight_input_1_4_din fifo_port_we 1 32 }  { weight_input_1_4_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_1_4_fifo_cap fifo_update 0 2 }  { weight_input_1_4_full_n fifo_status 0 1 }  { weight_input_1_4_write fifo_data 1 1 } } }
	weight_input_1_5 { ap_fifo {  { weight_input_1_5_din fifo_port_we 1 32 }  { weight_input_1_5_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_1_5_fifo_cap fifo_update 0 2 }  { weight_input_1_5_full_n fifo_status 0 1 }  { weight_input_1_5_write fifo_data 1 1 } } }
	weight_input_1_6 { ap_fifo {  { weight_input_1_6_din fifo_port_we 1 32 }  { weight_input_1_6_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_1_6_fifo_cap fifo_update 0 2 }  { weight_input_1_6_full_n fifo_status 0 1 }  { weight_input_1_6_write fifo_data 1 1 } } }
	weight_input_1_7 { ap_fifo {  { weight_input_1_7_din fifo_port_we 1 32 }  { weight_input_1_7_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_1_7_fifo_cap fifo_update 0 2 }  { weight_input_1_7_full_n fifo_status 0 1 }  { weight_input_1_7_write fifo_data 1 1 } } }
	weight_input_1_8 { ap_fifo {  { weight_input_1_8_din fifo_port_we 1 32 }  { weight_input_1_8_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_1_8_fifo_cap fifo_update 0 2 }  { weight_input_1_8_full_n fifo_status 0 1 }  { weight_input_1_8_write fifo_data 1 1 } } }
	weight_input_1_9 { ap_fifo {  { weight_input_1_9_din fifo_port_we 1 32 }  { weight_input_1_9_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_1_9_fifo_cap fifo_update 0 2 }  { weight_input_1_9_full_n fifo_status 0 1 }  { weight_input_1_9_write fifo_data 1 1 } } }
	weight_input_1_10 { ap_fifo {  { weight_input_1_10_din fifo_port_we 1 32 }  { weight_input_1_10_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_1_10_fifo_cap fifo_update 0 2 }  { weight_input_1_10_full_n fifo_status 0 1 }  { weight_input_1_10_write fifo_data 1 1 } } }
	weight_input_1_11 { ap_fifo {  { weight_input_1_11_din fifo_port_we 1 32 }  { weight_input_1_11_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_1_11_fifo_cap fifo_update 0 2 }  { weight_input_1_11_full_n fifo_status 0 1 }  { weight_input_1_11_write fifo_data 1 1 } } }
	weight_input_1_12 { ap_fifo {  { weight_input_1_12_din fifo_port_we 1 32 }  { weight_input_1_12_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_1_12_fifo_cap fifo_update 0 2 }  { weight_input_1_12_full_n fifo_status 0 1 }  { weight_input_1_12_write fifo_data 1 1 } } }
	weight_input_1_13 { ap_fifo {  { weight_input_1_13_din fifo_port_we 1 32 }  { weight_input_1_13_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_1_13_fifo_cap fifo_update 0 2 }  { weight_input_1_13_full_n fifo_status 0 1 }  { weight_input_1_13_write fifo_data 1 1 } } }
	weight_input_1_14 { ap_fifo {  { weight_input_1_14_din fifo_port_we 1 32 }  { weight_input_1_14_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_1_14_fifo_cap fifo_update 0 2 }  { weight_input_1_14_full_n fifo_status 0 1 }  { weight_input_1_14_write fifo_data 1 1 } } }
	weight_input_1_15 { ap_fifo {  { weight_input_1_15_din fifo_port_we 1 32 }  { weight_input_1_15_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_1_15_fifo_cap fifo_update 0 2 }  { weight_input_1_15_full_n fifo_status 0 1 }  { weight_input_1_15_write fifo_data 1 1 } } }
	weight_input_1_16 { ap_fifo {  { weight_input_1_16_din fifo_port_we 1 32 }  { weight_input_1_16_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_1_16_fifo_cap fifo_update 0 2 }  { weight_input_1_16_full_n fifo_status 0 1 }  { weight_input_1_16_write fifo_data 1 1 } } }
	weight_input_1_17 { ap_fifo {  { weight_input_1_17_din fifo_port_we 1 32 }  { weight_input_1_17_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_1_17_fifo_cap fifo_update 0 2 }  { weight_input_1_17_full_n fifo_status 0 1 }  { weight_input_1_17_write fifo_data 1 1 } } }
	weight_input_1_18 { ap_fifo {  { weight_input_1_18_din fifo_port_we 1 32 }  { weight_input_1_18_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_1_18_fifo_cap fifo_update 0 2 }  { weight_input_1_18_full_n fifo_status 0 1 }  { weight_input_1_18_write fifo_data 1 1 } } }
	weight_input_1_19 { ap_fifo {  { weight_input_1_19_din fifo_port_we 1 32 }  { weight_input_1_19_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_1_19_fifo_cap fifo_update 0 2 }  { weight_input_1_19_full_n fifo_status 0 1 }  { weight_input_1_19_write fifo_data 1 1 } } }
	weight_input_1_20 { ap_fifo {  { weight_input_1_20_din fifo_port_we 1 32 }  { weight_input_1_20_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_1_20_fifo_cap fifo_update 0 2 }  { weight_input_1_20_full_n fifo_status 0 1 }  { weight_input_1_20_write fifo_data 1 1 } } }
	weight_input_1_21 { ap_fifo {  { weight_input_1_21_din fifo_port_we 1 32 }  { weight_input_1_21_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_1_21_fifo_cap fifo_update 0 2 }  { weight_input_1_21_full_n fifo_status 0 1 }  { weight_input_1_21_write fifo_data 1 1 } } }
	weight_input_1_22 { ap_fifo {  { weight_input_1_22_din fifo_port_we 1 32 }  { weight_input_1_22_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_1_22_fifo_cap fifo_update 0 2 }  { weight_input_1_22_full_n fifo_status 0 1 }  { weight_input_1_22_write fifo_data 1 1 } } }
	weight_input_1_23 { ap_fifo {  { weight_input_1_23_din fifo_port_we 1 32 }  { weight_input_1_23_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_1_23_fifo_cap fifo_update 0 2 }  { weight_input_1_23_full_n fifo_status 0 1 }  { weight_input_1_23_write fifo_data 1 1 } } }
	weight_input_1_24 { ap_fifo {  { weight_input_1_24_din fifo_port_we 1 32 }  { weight_input_1_24_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_1_24_fifo_cap fifo_update 0 2 }  { weight_input_1_24_full_n fifo_status 0 1 }  { weight_input_1_24_write fifo_data 1 1 } } }
	weight_input_1_25 { ap_fifo {  { weight_input_1_25_din fifo_port_we 1 32 }  { weight_input_1_25_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_1_25_fifo_cap fifo_update 0 2 }  { weight_input_1_25_full_n fifo_status 0 1 }  { weight_input_1_25_write fifo_data 1 1 } } }
	weight_input_1_26 { ap_fifo {  { weight_input_1_26_din fifo_port_we 1 32 }  { weight_input_1_26_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_1_26_fifo_cap fifo_update 0 2 }  { weight_input_1_26_full_n fifo_status 0 1 }  { weight_input_1_26_write fifo_data 1 1 } } }
	weight_input_1_27 { ap_fifo {  { weight_input_1_27_din fifo_port_we 1 32 }  { weight_input_1_27_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_1_27_fifo_cap fifo_update 0 2 }  { weight_input_1_27_full_n fifo_status 0 1 }  { weight_input_1_27_write fifo_data 1 1 } } }
	weight_input_1_28 { ap_fifo {  { weight_input_1_28_din fifo_port_we 1 32 }  { weight_input_1_28_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_1_28_fifo_cap fifo_update 0 2 }  { weight_input_1_28_full_n fifo_status 0 1 }  { weight_input_1_28_write fifo_data 1 1 } } }
	weight_input_1_29 { ap_fifo {  { weight_input_1_29_din fifo_port_we 1 32 }  { weight_input_1_29_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_1_29_fifo_cap fifo_update 0 2 }  { weight_input_1_29_full_n fifo_status 0 1 }  { weight_input_1_29_write fifo_data 1 1 } } }
	weight_input_1_30 { ap_fifo {  { weight_input_1_30_din fifo_port_we 1 32 }  { weight_input_1_30_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_1_30_fifo_cap fifo_update 0 2 }  { weight_input_1_30_full_n fifo_status 0 1 }  { weight_input_1_30_write fifo_data 1 1 } } }
	weight_input_1_31 { ap_fifo {  { weight_input_1_31_din fifo_port_we 1 32 }  { weight_input_1_31_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_1_31_fifo_cap fifo_update 0 2 }  { weight_input_1_31_full_n fifo_status 0 1 }  { weight_input_1_31_write fifo_data 1 1 } } }
	weight_input_2_0 { ap_fifo {  { weight_input_2_0_din fifo_port_we 1 32 }  { weight_input_2_0_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_2_0_fifo_cap fifo_update 0 2 }  { weight_input_2_0_full_n fifo_status 0 1 }  { weight_input_2_0_write fifo_data 1 1 } } }
	weight_input_2_1 { ap_fifo {  { weight_input_2_1_din fifo_port_we 1 32 }  { weight_input_2_1_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_2_1_fifo_cap fifo_update 0 2 }  { weight_input_2_1_full_n fifo_status 0 1 }  { weight_input_2_1_write fifo_data 1 1 } } }
	weight_input_2_2 { ap_fifo {  { weight_input_2_2_din fifo_port_we 1 32 }  { weight_input_2_2_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_2_2_fifo_cap fifo_update 0 2 }  { weight_input_2_2_full_n fifo_status 0 1 }  { weight_input_2_2_write fifo_data 1 1 } } }
	weight_input_2_3 { ap_fifo {  { weight_input_2_3_din fifo_port_we 1 32 }  { weight_input_2_3_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_2_3_fifo_cap fifo_update 0 2 }  { weight_input_2_3_full_n fifo_status 0 1 }  { weight_input_2_3_write fifo_data 1 1 } } }
	weight_input_2_4 { ap_fifo {  { weight_input_2_4_din fifo_port_we 1 32 }  { weight_input_2_4_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_2_4_fifo_cap fifo_update 0 2 }  { weight_input_2_4_full_n fifo_status 0 1 }  { weight_input_2_4_write fifo_data 1 1 } } }
	weight_input_2_5 { ap_fifo {  { weight_input_2_5_din fifo_port_we 1 32 }  { weight_input_2_5_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_2_5_fifo_cap fifo_update 0 2 }  { weight_input_2_5_full_n fifo_status 0 1 }  { weight_input_2_5_write fifo_data 1 1 } } }
	weight_input_2_6 { ap_fifo {  { weight_input_2_6_din fifo_port_we 1 32 }  { weight_input_2_6_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_2_6_fifo_cap fifo_update 0 2 }  { weight_input_2_6_full_n fifo_status 0 1 }  { weight_input_2_6_write fifo_data 1 1 } } }
	weight_input_2_7 { ap_fifo {  { weight_input_2_7_din fifo_port_we 1 32 }  { weight_input_2_7_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_2_7_fifo_cap fifo_update 0 2 }  { weight_input_2_7_full_n fifo_status 0 1 }  { weight_input_2_7_write fifo_data 1 1 } } }
	weight_input_2_8 { ap_fifo {  { weight_input_2_8_din fifo_port_we 1 32 }  { weight_input_2_8_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_2_8_fifo_cap fifo_update 0 2 }  { weight_input_2_8_full_n fifo_status 0 1 }  { weight_input_2_8_write fifo_data 1 1 } } }
	weight_input_2_9 { ap_fifo {  { weight_input_2_9_din fifo_port_we 1 32 }  { weight_input_2_9_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_2_9_fifo_cap fifo_update 0 2 }  { weight_input_2_9_full_n fifo_status 0 1 }  { weight_input_2_9_write fifo_data 1 1 } } }
	weight_input_2_10 { ap_fifo {  { weight_input_2_10_din fifo_port_we 1 32 }  { weight_input_2_10_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_2_10_fifo_cap fifo_update 0 2 }  { weight_input_2_10_full_n fifo_status 0 1 }  { weight_input_2_10_write fifo_data 1 1 } } }
	weight_input_2_11 { ap_fifo {  { weight_input_2_11_din fifo_port_we 1 32 }  { weight_input_2_11_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_2_11_fifo_cap fifo_update 0 2 }  { weight_input_2_11_full_n fifo_status 0 1 }  { weight_input_2_11_write fifo_data 1 1 } } }
	weight_input_2_12 { ap_fifo {  { weight_input_2_12_din fifo_port_we 1 32 }  { weight_input_2_12_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_2_12_fifo_cap fifo_update 0 2 }  { weight_input_2_12_full_n fifo_status 0 1 }  { weight_input_2_12_write fifo_data 1 1 } } }
	weight_input_2_13 { ap_fifo {  { weight_input_2_13_din fifo_port_we 1 32 }  { weight_input_2_13_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_2_13_fifo_cap fifo_update 0 2 }  { weight_input_2_13_full_n fifo_status 0 1 }  { weight_input_2_13_write fifo_data 1 1 } } }
	weight_input_2_14 { ap_fifo {  { weight_input_2_14_din fifo_port_we 1 32 }  { weight_input_2_14_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_2_14_fifo_cap fifo_update 0 2 }  { weight_input_2_14_full_n fifo_status 0 1 }  { weight_input_2_14_write fifo_data 1 1 } } }
	weight_input_2_15 { ap_fifo {  { weight_input_2_15_din fifo_port_we 1 32 }  { weight_input_2_15_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_2_15_fifo_cap fifo_update 0 2 }  { weight_input_2_15_full_n fifo_status 0 1 }  { weight_input_2_15_write fifo_data 1 1 } } }
	weight_input_2_16 { ap_fifo {  { weight_input_2_16_din fifo_port_we 1 32 }  { weight_input_2_16_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_2_16_fifo_cap fifo_update 0 2 }  { weight_input_2_16_full_n fifo_status 0 1 }  { weight_input_2_16_write fifo_data 1 1 } } }
	weight_input_2_17 { ap_fifo {  { weight_input_2_17_din fifo_port_we 1 32 }  { weight_input_2_17_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_2_17_fifo_cap fifo_update 0 2 }  { weight_input_2_17_full_n fifo_status 0 1 }  { weight_input_2_17_write fifo_data 1 1 } } }
	weight_input_2_18 { ap_fifo {  { weight_input_2_18_din fifo_port_we 1 32 }  { weight_input_2_18_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_2_18_fifo_cap fifo_update 0 2 }  { weight_input_2_18_full_n fifo_status 0 1 }  { weight_input_2_18_write fifo_data 1 1 } } }
	weight_input_2_19 { ap_fifo {  { weight_input_2_19_din fifo_port_we 1 32 }  { weight_input_2_19_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_2_19_fifo_cap fifo_update 0 2 }  { weight_input_2_19_full_n fifo_status 0 1 }  { weight_input_2_19_write fifo_data 1 1 } } }
	weight_input_2_20 { ap_fifo {  { weight_input_2_20_din fifo_port_we 1 32 }  { weight_input_2_20_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_2_20_fifo_cap fifo_update 0 2 }  { weight_input_2_20_full_n fifo_status 0 1 }  { weight_input_2_20_write fifo_data 1 1 } } }
	weight_input_2_21 { ap_fifo {  { weight_input_2_21_din fifo_port_we 1 32 }  { weight_input_2_21_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_2_21_fifo_cap fifo_update 0 2 }  { weight_input_2_21_full_n fifo_status 0 1 }  { weight_input_2_21_write fifo_data 1 1 } } }
	weight_input_2_22 { ap_fifo {  { weight_input_2_22_din fifo_port_we 1 32 }  { weight_input_2_22_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_2_22_fifo_cap fifo_update 0 2 }  { weight_input_2_22_full_n fifo_status 0 1 }  { weight_input_2_22_write fifo_data 1 1 } } }
	weight_input_2_23 { ap_fifo {  { weight_input_2_23_din fifo_port_we 1 32 }  { weight_input_2_23_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_2_23_fifo_cap fifo_update 0 2 }  { weight_input_2_23_full_n fifo_status 0 1 }  { weight_input_2_23_write fifo_data 1 1 } } }
	weight_input_2_24 { ap_fifo {  { weight_input_2_24_din fifo_port_we 1 32 }  { weight_input_2_24_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_2_24_fifo_cap fifo_update 0 2 }  { weight_input_2_24_full_n fifo_status 0 1 }  { weight_input_2_24_write fifo_data 1 1 } } }
	weight_input_2_25 { ap_fifo {  { weight_input_2_25_din fifo_port_we 1 32 }  { weight_input_2_25_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_2_25_fifo_cap fifo_update 0 2 }  { weight_input_2_25_full_n fifo_status 0 1 }  { weight_input_2_25_write fifo_data 1 1 } } }
	weight_input_2_26 { ap_fifo {  { weight_input_2_26_din fifo_port_we 1 32 }  { weight_input_2_26_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_2_26_fifo_cap fifo_update 0 2 }  { weight_input_2_26_full_n fifo_status 0 1 }  { weight_input_2_26_write fifo_data 1 1 } } }
	weight_input_2_27 { ap_fifo {  { weight_input_2_27_din fifo_port_we 1 32 }  { weight_input_2_27_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_2_27_fifo_cap fifo_update 0 2 }  { weight_input_2_27_full_n fifo_status 0 1 }  { weight_input_2_27_write fifo_data 1 1 } } }
	weight_input_2_28 { ap_fifo {  { weight_input_2_28_din fifo_port_we 1 32 }  { weight_input_2_28_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_2_28_fifo_cap fifo_update 0 2 }  { weight_input_2_28_full_n fifo_status 0 1 }  { weight_input_2_28_write fifo_data 1 1 } } }
	weight_input_2_29 { ap_fifo {  { weight_input_2_29_din fifo_port_we 1 32 }  { weight_input_2_29_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_2_29_fifo_cap fifo_update 0 2 }  { weight_input_2_29_full_n fifo_status 0 1 }  { weight_input_2_29_write fifo_data 1 1 } } }
	weight_input_2_30 { ap_fifo {  { weight_input_2_30_din fifo_port_we 1 32 }  { weight_input_2_30_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_2_30_fifo_cap fifo_update 0 2 }  { weight_input_2_30_full_n fifo_status 0 1 }  { weight_input_2_30_write fifo_data 1 1 } } }
	weight_input_2_31 { ap_fifo {  { weight_input_2_31_din fifo_port_we 1 32 }  { weight_input_2_31_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_2_31_fifo_cap fifo_update 0 2 }  { weight_input_2_31_full_n fifo_status 0 1 }  { weight_input_2_31_write fifo_data 1 1 } } }
	weight_input_3_0 { ap_fifo {  { weight_input_3_0_din fifo_port_we 1 32 }  { weight_input_3_0_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_3_0_fifo_cap fifo_update 0 2 }  { weight_input_3_0_full_n fifo_status 0 1 }  { weight_input_3_0_write fifo_data 1 1 } } }
	weight_input_3_1 { ap_fifo {  { weight_input_3_1_din fifo_port_we 1 32 }  { weight_input_3_1_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_3_1_fifo_cap fifo_update 0 2 }  { weight_input_3_1_full_n fifo_status 0 1 }  { weight_input_3_1_write fifo_data 1 1 } } }
	weight_input_3_2 { ap_fifo {  { weight_input_3_2_din fifo_port_we 1 32 }  { weight_input_3_2_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_3_2_fifo_cap fifo_update 0 2 }  { weight_input_3_2_full_n fifo_status 0 1 }  { weight_input_3_2_write fifo_data 1 1 } } }
	weight_input_3_3 { ap_fifo {  { weight_input_3_3_din fifo_port_we 1 32 }  { weight_input_3_3_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_3_3_fifo_cap fifo_update 0 2 }  { weight_input_3_3_full_n fifo_status 0 1 }  { weight_input_3_3_write fifo_data 1 1 } } }
	weight_input_3_4 { ap_fifo {  { weight_input_3_4_din fifo_port_we 1 32 }  { weight_input_3_4_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_3_4_fifo_cap fifo_update 0 2 }  { weight_input_3_4_full_n fifo_status 0 1 }  { weight_input_3_4_write fifo_data 1 1 } } }
	weight_input_3_5 { ap_fifo {  { weight_input_3_5_din fifo_port_we 1 32 }  { weight_input_3_5_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_3_5_fifo_cap fifo_update 0 2 }  { weight_input_3_5_full_n fifo_status 0 1 }  { weight_input_3_5_write fifo_data 1 1 } } }
	weight_input_3_6 { ap_fifo {  { weight_input_3_6_din fifo_port_we 1 32 }  { weight_input_3_6_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_3_6_fifo_cap fifo_update 0 2 }  { weight_input_3_6_full_n fifo_status 0 1 }  { weight_input_3_6_write fifo_data 1 1 } } }
	weight_input_3_7 { ap_fifo {  { weight_input_3_7_din fifo_port_we 1 32 }  { weight_input_3_7_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_3_7_fifo_cap fifo_update 0 2 }  { weight_input_3_7_full_n fifo_status 0 1 }  { weight_input_3_7_write fifo_data 1 1 } } }
	weight_input_3_8 { ap_fifo {  { weight_input_3_8_din fifo_port_we 1 32 }  { weight_input_3_8_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_3_8_fifo_cap fifo_update 0 2 }  { weight_input_3_8_full_n fifo_status 0 1 }  { weight_input_3_8_write fifo_data 1 1 } } }
	weight_input_3_9 { ap_fifo {  { weight_input_3_9_din fifo_port_we 1 32 }  { weight_input_3_9_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_3_9_fifo_cap fifo_update 0 2 }  { weight_input_3_9_full_n fifo_status 0 1 }  { weight_input_3_9_write fifo_data 1 1 } } }
	weight_input_3_10 { ap_fifo {  { weight_input_3_10_din fifo_port_we 1 32 }  { weight_input_3_10_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_3_10_fifo_cap fifo_update 0 2 }  { weight_input_3_10_full_n fifo_status 0 1 }  { weight_input_3_10_write fifo_data 1 1 } } }
	weight_input_3_11 { ap_fifo {  { weight_input_3_11_din fifo_port_we 1 32 }  { weight_input_3_11_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_3_11_fifo_cap fifo_update 0 2 }  { weight_input_3_11_full_n fifo_status 0 1 }  { weight_input_3_11_write fifo_data 1 1 } } }
	weight_input_3_12 { ap_fifo {  { weight_input_3_12_din fifo_port_we 1 32 }  { weight_input_3_12_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_3_12_fifo_cap fifo_update 0 2 }  { weight_input_3_12_full_n fifo_status 0 1 }  { weight_input_3_12_write fifo_data 1 1 } } }
	weight_input_3_13 { ap_fifo {  { weight_input_3_13_din fifo_port_we 1 32 }  { weight_input_3_13_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_3_13_fifo_cap fifo_update 0 2 }  { weight_input_3_13_full_n fifo_status 0 1 }  { weight_input_3_13_write fifo_data 1 1 } } }
	weight_input_3_14 { ap_fifo {  { weight_input_3_14_din fifo_port_we 1 32 }  { weight_input_3_14_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_3_14_fifo_cap fifo_update 0 2 }  { weight_input_3_14_full_n fifo_status 0 1 }  { weight_input_3_14_write fifo_data 1 1 } } }
	weight_input_3_15 { ap_fifo {  { weight_input_3_15_din fifo_port_we 1 32 }  { weight_input_3_15_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_3_15_fifo_cap fifo_update 0 2 }  { weight_input_3_15_full_n fifo_status 0 1 }  { weight_input_3_15_write fifo_data 1 1 } } }
	weight_input_3_16 { ap_fifo {  { weight_input_3_16_din fifo_port_we 1 32 }  { weight_input_3_16_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_3_16_fifo_cap fifo_update 0 2 }  { weight_input_3_16_full_n fifo_status 0 1 }  { weight_input_3_16_write fifo_data 1 1 } } }
	weight_input_3_17 { ap_fifo {  { weight_input_3_17_din fifo_port_we 1 32 }  { weight_input_3_17_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_3_17_fifo_cap fifo_update 0 2 }  { weight_input_3_17_full_n fifo_status 0 1 }  { weight_input_3_17_write fifo_data 1 1 } } }
	weight_input_3_18 { ap_fifo {  { weight_input_3_18_din fifo_port_we 1 32 }  { weight_input_3_18_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_3_18_fifo_cap fifo_update 0 2 }  { weight_input_3_18_full_n fifo_status 0 1 }  { weight_input_3_18_write fifo_data 1 1 } } }
	weight_input_3_19 { ap_fifo {  { weight_input_3_19_din fifo_port_we 1 32 }  { weight_input_3_19_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_3_19_fifo_cap fifo_update 0 2 }  { weight_input_3_19_full_n fifo_status 0 1 }  { weight_input_3_19_write fifo_data 1 1 } } }
	weight_input_3_20 { ap_fifo {  { weight_input_3_20_din fifo_port_we 1 32 }  { weight_input_3_20_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_3_20_fifo_cap fifo_update 0 2 }  { weight_input_3_20_full_n fifo_status 0 1 }  { weight_input_3_20_write fifo_data 1 1 } } }
	weight_input_3_21 { ap_fifo {  { weight_input_3_21_din fifo_port_we 1 32 }  { weight_input_3_21_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_3_21_fifo_cap fifo_update 0 2 }  { weight_input_3_21_full_n fifo_status 0 1 }  { weight_input_3_21_write fifo_data 1 1 } } }
	weight_input_3_22 { ap_fifo {  { weight_input_3_22_din fifo_port_we 1 32 }  { weight_input_3_22_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_3_22_fifo_cap fifo_update 0 2 }  { weight_input_3_22_full_n fifo_status 0 1 }  { weight_input_3_22_write fifo_data 1 1 } } }
	weight_input_3_23 { ap_fifo {  { weight_input_3_23_din fifo_port_we 1 32 }  { weight_input_3_23_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_3_23_fifo_cap fifo_update 0 2 }  { weight_input_3_23_full_n fifo_status 0 1 }  { weight_input_3_23_write fifo_data 1 1 } } }
	weight_input_3_24 { ap_fifo {  { weight_input_3_24_din fifo_port_we 1 32 }  { weight_input_3_24_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_3_24_fifo_cap fifo_update 0 2 }  { weight_input_3_24_full_n fifo_status 0 1 }  { weight_input_3_24_write fifo_data 1 1 } } }
	weight_input_3_25 { ap_fifo {  { weight_input_3_25_din fifo_port_we 1 32 }  { weight_input_3_25_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_3_25_fifo_cap fifo_update 0 2 }  { weight_input_3_25_full_n fifo_status 0 1 }  { weight_input_3_25_write fifo_data 1 1 } } }
	weight_input_3_26 { ap_fifo {  { weight_input_3_26_din fifo_port_we 1 32 }  { weight_input_3_26_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_3_26_fifo_cap fifo_update 0 2 }  { weight_input_3_26_full_n fifo_status 0 1 }  { weight_input_3_26_write fifo_data 1 1 } } }
	weight_input_3_27 { ap_fifo {  { weight_input_3_27_din fifo_port_we 1 32 }  { weight_input_3_27_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_3_27_fifo_cap fifo_update 0 2 }  { weight_input_3_27_full_n fifo_status 0 1 }  { weight_input_3_27_write fifo_data 1 1 } } }
	weight_input_3_28 { ap_fifo {  { weight_input_3_28_din fifo_port_we 1 32 }  { weight_input_3_28_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_3_28_fifo_cap fifo_update 0 2 }  { weight_input_3_28_full_n fifo_status 0 1 }  { weight_input_3_28_write fifo_data 1 1 } } }
	weight_input_3_29 { ap_fifo {  { weight_input_3_29_din fifo_port_we 1 32 }  { weight_input_3_29_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_3_29_fifo_cap fifo_update 0 2 }  { weight_input_3_29_full_n fifo_status 0 1 }  { weight_input_3_29_write fifo_data 1 1 } } }
	weight_input_3_30 { ap_fifo {  { weight_input_3_30_din fifo_port_we 1 32 }  { weight_input_3_30_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_3_30_fifo_cap fifo_update 0 2 }  { weight_input_3_30_full_n fifo_status 0 1 }  { weight_input_3_30_write fifo_data 1 1 } } }
	weight_input_3_31 { ap_fifo {  { weight_input_3_31_din fifo_port_we 1 32 }  { weight_input_3_31_num_data_valid fifo_status_num_data_valid 0 2 }  { weight_input_3_31_fifo_cap fifo_update 0 2 }  { weight_input_3_31_full_n fifo_status 0 1 }  { weight_input_3_31_write fifo_data 1 1 } } }
}
