<HTML>
<HEAD><TITLE>Synthesis and Ngdbuild Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Syn"></A><B><U><big>Synthesis and Ngdbuild  Report</big></U></B>
synthesis:  version Diamond (64-bit) 3.11.0.396.4

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.
Tue Aug 11 19:34:19 2020


Command Line:  synthesis -f EBVC_v1_lattice.synproj -gui -msgset C:/Users/Justin/OneDrive/Projects/EBVC/promote.xml 

Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is QFN32.
The -d option is LCMXO2-1200HC.
Using package QFN32.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-1200HC

### Package : QFN32

### Speed   : 4

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Balanced
Top-level module name = Main.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/Justin/OneDrive/Projects/EBVC (searchpath added)
-p C:/lscc/diamond/3.11_x64/ispfpga/xo2c00/data (searchpath added)
-p C:/Users/Justin/OneDrive/Projects/EBVC/v1 (searchpath added)
-p C:/Users/Justin/OneDrive/Projects/EBVC (searchpath added)
Verilog design file = C:/Users/Justin/OneDrive/Projects/EBVC/v1/source/Main.v
NGD file = EBVC_v1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file c:/users/justin/onedrive/projects/ebvc/v1/source/main.v. VERI-1482
Analyzing Verilog file C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Top module name (Verilog): Main
INFO - synthesis: c:/users/justin/onedrive/projects/ebvc/v1/source/main.v(24): compiling module Main. VERI-1018
WARNING - synthesis: c:/users/justin/onedrive/projects/ebvc/v1/source/main.v(36): using initial value of STCK since it is never assigned. VERI-1220
INFO - synthesis: C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1793): compiling module OSCH. VERI-1018
WARNING - synthesis: c:/users/justin/onedrive/projects/ebvc/v1/source/main.v(167): counter should be on the sensitivity list. VERI-1221
WARNING - synthesis: c:/users/justin/onedrive/projects/ebvc/v1/source/main.v(168): SREG should be on the sensitivity list. VERI-1221
WARNING - synthesis: c:/users/justin/onedrive/projects/ebvc/v1/source/main.v(173): expression size 32 truncated to fit in target size 21. VERI-1209
WARNING - synthesis: c:/users/justin/onedrive/projects/ebvc/v1/source/main.v(184): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: c:/users/justin/onedrive/projects/ebvc/v1/source/main.v(190): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: c:/users/justin/onedrive/projects/ebvc/v1/source/main.v(191): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: c:/users/justin/onedrive/projects/ebvc/v1/source/main.v(196): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: c:/users/justin/onedrive/projects/ebvc/v1/source/main.v(201): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: c:/users/justin/onedrive/projects/ebvc/v1/source/main.v(205): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: c:/users/justin/onedrive/projects/ebvc/v1/source/main.v(206): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: c:/users/justin/onedrive/projects/ebvc/v1/source/main.v(211): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: c:/users/justin/onedrive/projects/ebvc/v1/source/main.v(214): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: c:/users/justin/onedrive/projects/ebvc/v1/source/main.v(215): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: c:/users/justin/onedrive/projects/ebvc/v1/source/main.v(219): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: c:/users/justin/onedrive/projects/ebvc/v1/source/main.v(382): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: c:/users/justin/onedrive/projects/ebvc/v1/source/main.v(387): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: c:/users/justin/onedrive/projects/ebvc/v1/source/main.v(437): expression size 9 truncated to fit in target size 8. VERI-1209
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c1200.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Preliminary    Version 1.42.
Top-level module name = Main.
WARNING - synthesis: Initial value found on net n2022 will be ignored due to unrecognized driver type
WARNING - synthesis: I/O Port MEMADDR[5] 's net has no driver and is unused.
######## Missing driver on net MEMADDR[5]. Patching with GND.



######## Duplicated RTL RAM memory to memory_d0 to map to Lattice RAM.
######## Found 2 RTL RAMs in the design.
######## Mapping RTL RAM memory to 1 EBR blocks in PSEUDO_DUAL_PORT Mode

######## Mapping RTL RAM memory_d0 to 1 EBR blocks in TRUE_DUAL_PORT Mode

Analyzing Verilog file C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file mult_9u_8u.v. VERI-1482
WARNING - synthesis: c:/users/justin/onedrive/projects/ebvc/v1/source/main.v(663): input port a[8] is not connected on this instance. VDB-1013
Analyzing Verilog file C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file mult_9u_8u.v. VERI-1482
INFO - synthesis: C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1120): replacing existing cell VHI. VERI-1108
INFO - synthesis: C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(43): replacing existing cell AND2. VERI-1108
INFO - synthesis: C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138): replacing existing cell FADD2B. VERI-1108
INFO - synthesis: C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(684): replacing existing cell MULT2. VERI-1108
INFO - synthesis: C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124): replacing existing cell VLO. VERI-1108
INFO - synthesis: mult_9u_8u.v(8): replacing existing cell mult_9u_8u. VERI-1108
WARNING - synthesis: c:/users/justin/onedrive/projects/ebvc/v1/source/main.v(681): input port a[8] is not connected on this instance. VDB-1013
Analyzing Verilog file C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file mult_9u_8u.v. VERI-1482
INFO - synthesis: C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1120): replacing existing cell VHI. VERI-1108
INFO - synthesis: C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(43): replacing existing cell AND2. VERI-1108
INFO - synthesis: C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138): replacing existing cell FADD2B. VERI-1108
INFO - synthesis: C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(684): replacing existing cell MULT2. VERI-1108
INFO - synthesis: C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124): replacing existing cell VLO. VERI-1108
INFO - synthesis: mult_9u_8u.v(8): replacing existing cell mult_9u_8u. VERI-1108
WARNING - synthesis: c:/users/justin/onedrive/projects/ebvc/v1/source/main.v(699): input port a[8] is not connected on this instance. VDB-1013
Analyzing Verilog file C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file mult_9u_8u.v. VERI-1482
INFO - synthesis: C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1120): replacing existing cell VHI. VERI-1108
INFO - synthesis: C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(43): replacing existing cell AND2. VERI-1108
INFO - synthesis: C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138): replacing existing cell FADD2B. VERI-1108
INFO - synthesis: C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(684): replacing existing cell MULT2. VERI-1108
INFO - synthesis: C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124): replacing existing cell VLO. VERI-1108
INFO - synthesis: mult_9u_8u.v(8): replacing existing cell mult_9u_8u. VERI-1108
WARNING - synthesis: c:/users/justin/onedrive/projects/ebvc/v1/source/main.v(726): input port a[8] is not connected on this instance. VDB-1013
GSR will not be inferred because no asynchronous signal was found in the netlist.
Applying 200.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in Main_drc.log.
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/or5g00/data/orc5glib.ngl'...
All blocks are expanded and NGD expansion is successful.
Writing NGD file EBVC_v1.ngd.

################### Begin Area Report (Main)######################
Number of register bits => 150 of 1346 (11 % )
AND2 => 16
CCU2D => 58
DP8KC => 2
FADD2B => 52
FD1P3AX => 98
FD1S3AX => 52
GSR => 1
INV => 1
L6MUX21 => 8
LUT4 => 579
MULT2 => 40
OB => 16
OSCH => 1
PFUMX => 56
ROM256X1A => 1
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : MEMADDR_c_12, loads : 69
  Net : clk, loads : 13
Clock Enable Nets
Number of Clock Enables: 19
Top 10 highest fanout Clock Enables:
  Net : MEMADDR_c_12_enable_13, loads : 12
  Net : MEMADDR_c_12_enable_23, loads : 12
  Net : counter_12__N_25_enable_38, loads : 9
  Net : counter_12__N_25_enable_67, loads : 8
  Net : counter_12__N_25_enable_21, loads : 8
  Net : counter_12__N_25_enable_66, loads : 8
  Net : counter_12__N_25_enable_45, loads : 8
  Net : counter_12__N_25_enable_13, loads : 8
  Net : counter_12__N_25_enable_30, loads : 8
  Net : counter_12__N_25_enable_59, loads : 8
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : IREG_1, loads : 118
  Net : IREG_2, loads : 95
  Net : IREG_0, loads : 83
  Net : counter_12__N_25, loads : 75
  Net : IREG_4, loads : 56
  Net : IREG_6, loads : 49
  Net : ALU_1, loads : 49
  Net : ALU_0, loads : 48
  Net : ALU_2, loads : 45
  Net : IREG_7, loads : 44
################### End Clock Report ##################

<A name="lse_trs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets clk]                     |  200.000 MHz|  207.641 MHz|     8  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets MEMADDR_c_12]            |  200.000 MHz|   26.110 MHz|    11 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 82.781  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 4.156  secs
--------------------------------------------------------------



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
