/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [12:0] _00_;
  wire [3:0] celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire [6:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [19:0] celloutsig_0_15z;
  wire [9:0] celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_24z;
  wire [8:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [7:0] celloutsig_0_5z;
  wire [7:0] celloutsig_0_6z;
  wire [14:0] celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire [28:0] celloutsig_1_0z;
  wire [11:0] celloutsig_1_18z;
  wire [7:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [32:0] celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [6:0] celloutsig_1_7z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_11z = !(celloutsig_0_7z[3] ? celloutsig_0_3z : celloutsig_0_4z);
  assign celloutsig_0_4z = ~((in_data[23] | celloutsig_0_3z) & in_data[51]);
  assign celloutsig_0_3z = ~((celloutsig_0_0z[3] | celloutsig_0_2z[3]) & celloutsig_0_2z[8]);
  assign celloutsig_0_1z = in_data[51] | celloutsig_0_0z[1];
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _00_ <= 13'h0000;
    else _00_ <= { celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_9z };
  reg [6:0] _06_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _06_ <= 7'h00;
    else _06_ <= { _00_[6:1], celloutsig_0_13z };
  assign out_data[6:0] = _06_;
  assign celloutsig_0_20z = { _00_[7:5], celloutsig_0_8z } == { celloutsig_0_12z[2], celloutsig_0_12z };
  assign celloutsig_1_4z = in_data[176:171] > { celloutsig_1_2z[30], celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_13z = celloutsig_0_9z[0] & ~(celloutsig_0_2z[7]);
  assign celloutsig_1_18z = celloutsig_1_0z[23] ? { celloutsig_1_0z[9:5], celloutsig_1_7z } : { 1'h0, celloutsig_1_0z[22:12] };
  assign celloutsig_0_8z = celloutsig_0_1z ? { in_data[13:10], celloutsig_0_3z } : celloutsig_0_2z[5:1];
  assign celloutsig_0_17z = in_data[94] ? { celloutsig_0_15z[19:11], celloutsig_0_4z } : { celloutsig_0_12z[5:3], celloutsig_0_12z };
  assign celloutsig_0_0z = ~ in_data[16:13];
  assign celloutsig_1_19z = ~ celloutsig_1_2z[15:8];
  assign celloutsig_0_2z = ~ in_data[23:15];
  assign celloutsig_1_0z = ~ in_data[175:147];
  assign celloutsig_0_24z = celloutsig_0_20z & celloutsig_0_17z[0];
  assign celloutsig_1_1z = celloutsig_1_0z[3] & in_data[166];
  assign celloutsig_0_5z = { in_data[94:90], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z } >> { in_data[14:9], celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_6z = { in_data[39:38], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z } >> celloutsig_0_5z;
  assign celloutsig_1_2z = { in_data[152:149], celloutsig_1_0z } >> in_data[166:134];
  assign celloutsig_1_3z = { in_data[117], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z } >> celloutsig_1_2z[28:25];
  assign celloutsig_1_7z = { celloutsig_1_3z[1:0], celloutsig_1_4z, celloutsig_1_3z } >> celloutsig_1_0z[9:3];
  assign celloutsig_0_9z = { celloutsig_0_5z[7:6], celloutsig_0_1z } >> celloutsig_0_5z[5:3];
  assign celloutsig_0_7z = { celloutsig_0_2z[8:2], celloutsig_0_6z } - { in_data[85:79], celloutsig_0_5z };
  assign celloutsig_0_12z = { in_data[26:21], celloutsig_0_3z } - in_data[65:59];
  assign { celloutsig_0_15z[19], celloutsig_0_15z[13:11], celloutsig_0_15z[8:4], celloutsig_0_15z[10], celloutsig_0_15z[14], celloutsig_0_15z[18:15] } = ~ { celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z };
  assign { celloutsig_0_15z[9], celloutsig_0_15z[3:0] } = celloutsig_0_15z[19:15];
  assign { out_data[139:128], out_data[103:96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_24z };
endmodule
