Fitter report for DE10Nano_AudioMini_System
Sun May  8 10:08:31 2022
Quartus Prime Version 21.1.0 Build 842 10/21/2021 Patches 0.01std SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. DLL Summary
 19. I/O Assignment Warnings
 20. PLL Usage Summary
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Non-Global High Fan-Out Signals
 27. Fitter RAM Summary
 28. Fitter DSP Block Usage Summary
 29. DSP Block Details
 30. Routing Usage Summary
 31. I/O Rules Summary
 32. I/O Rules Details
 33. I/O Rules Matrix
 34. Fitter Device Options
 35. Operating Settings and Conditions
 36. Estimated Delay Added for Hold Timing Summary
 37. Estimated Delay Added for Hold Timing Details
 38. Fitter Messages
 39. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------------------------+
; Fitter Summary                                                                                ;
+---------------------------------+-------------------------------------------------------------+
; Fitter Status                   ; Successful - Sun May  8 10:08:31 2022                       ;
; Quartus Prime Version           ; 21.1.0 Build 842 10/21/2021 Patches 0.01std SJ Lite Edition ;
; Revision Name                   ; DE10Nano_AudioMini_System                                   ;
; Top-level Entity Name           ; de10nano_audiomini_system                                   ;
; Family                          ; Cyclone V                                                   ;
; Device                          ; 5CSEBA6U23I7                                                ;
; Timing Models                   ; Final                                                       ;
; Logic utilization (in ALMs)     ; 1,253 / 41,910 ( 3 % )                                      ;
; Total registers                 ; 2517                                                        ;
; Total pins                      ; 230 / 314 ( 73 % )                                          ;
; Total virtual pins              ; 0                                                           ;
; Total block memory bits         ; 98,816 / 5,662,720 ( 2 % )                                  ;
; Total RAM Blocks                ; 13 / 553 ( 2 % )                                            ;
; Total DSP Blocks                ; 6 / 112 ( 5 % )                                             ;
; Total HSSI RX PCSs              ; 0                                                           ;
; Total HSSI PMA RX Deserializers ; 0                                                           ;
; Total HSSI TX PCSs              ; 0                                                           ;
; Total HSSI PMA TX Serializers   ; 0                                                           ;
; Total PLLs                      ; 1 / 6 ( 17 % )                                              ;
; Total DLLs                      ; 1 / 4 ( 25 % )                                              ;
+---------------------------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 5CSEBA6U23I7                          ;                                       ;
; Minimum Core Junction Temperature                                  ; -40                                   ;                                       ;
; Maximum Core Junction Temperature                                  ; 100                                   ;                                       ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                 ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                        ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                   ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                   ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Active Serial clock source                                         ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Clamping Diode                                                     ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                     ; On                                    ; On                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.12        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   4.3%      ;
;     Processor 3            ;   4.0%      ;
;     Processor 4            ;   3.9%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                                                    ; Action          ; Operation                                         ; Reason                     ; Node Port                ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                                                        ; Destination Port         ; Destination Port Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|soc_system_passthrough_ad1939_subsystem_sys_clk_from_AD1939_MCLK_pll:sys_clk_from_ad1939_mclk_pll|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                     ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0                                                                                                                                                                                                                                                                ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_fpga_interfaces:fpga_interfaces|spim0_sclk_out[0]~CLKENA0                                                                                                                                                                                                                                                           ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|~GND                                                                                                                                                                                                                                                  ; Deleted         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; hps_ddr3_dm[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dm[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[4]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[6]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[7]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[8]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[9]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[10]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[11]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[12]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[13]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[14]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[15]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[17]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[18]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[19]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[20]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[21]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[22]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[23]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[24]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[25]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[26]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[27]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[28]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[29]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[30]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[31]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dqs_n[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dqs_n[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dqs_n[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dqs_n[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dqs_p[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dqs_p[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dqs_p[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|seriesterminationcontrol[0]                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; ad1939_adc_abclk~inputCLKENA0                                                                                                                                                                                                                                                                                                                                                                           ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; fpga_clk1_50~inputCLKENA0                                                                                                                                                                                                                                                                                                                                                                               ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; CLKOUT                   ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                    ; CLKOUT                   ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; CLKOUT                   ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                    ; CLKOUT                   ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; CLKOUT                   ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; CLKOUT                   ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; CLKOUT                   ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Constant5_out1_2[21]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult3~8                                                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Constant5_out1_2[21]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Constant5_out1_2[21]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Constant5_out1_2[21]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult1~8                                                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Constant5_out1_2[21]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Constant5_out1_2[21]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~8                                                                                                                                                                                                                                                                                    ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~add_lh_hlmac_pl[0][1]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~add_lh_hlmac_pl[0][2]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~add_lh_hlmac_pl[0][3]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~add_lh_hlmac_pl[0][4]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~add_lh_hlmac_pl[0][5]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~add_lh_hlmac_pl[0][6]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~add_lh_hlmac_pl[0][7]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~add_lh_hlmac_pl[0][8]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~add_lh_hlmac_pl[0][9]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~add_lh_hlmac_pl[0][10]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~add_lh_hlmac_pl[0][11]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~add_lh_hlmac_pl[0][12]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~add_lh_hlmac_pl[0][13]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~add_lh_hlmac_pl[0][14]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~349                                                                                                                                                                                                                                                                                  ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][1]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                     ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][2]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                     ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][3]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                     ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][4]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                     ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][5]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                     ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][6]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                     ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][7]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                     ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][8]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                     ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][9]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                     ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][10]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                     ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][11]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                     ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][12]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                     ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][13]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                     ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][14]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                     ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][15]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                     ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][16]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                     ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][17]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                     ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][18]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                     ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][19]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                     ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][20]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                     ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][21]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                     ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][22]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                     ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][23]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                     ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][24]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                     ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][25]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                     ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][26]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                     ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][27]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                     ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][28]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                     ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][29]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                     ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][30]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                     ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][31]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                     ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][32]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                     ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~8                                                                                                                                                                                                                                                                                    ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~add_lh_hlmac_pl[0][1]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~add_lh_hlmac_pl[0][2]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~add_lh_hlmac_pl[0][3]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~add_lh_hlmac_pl[0][4]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~add_lh_hlmac_pl[0][5]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~add_lh_hlmac_pl[0][6]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~add_lh_hlmac_pl[0][7]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~add_lh_hlmac_pl[0][8]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~add_lh_hlmac_pl[0][9]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~add_lh_hlmac_pl[0][10]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~add_lh_hlmac_pl[0][11]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~add_lh_hlmac_pl[0][12]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~add_lh_hlmac_pl[0][13]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~add_lh_hlmac_pl[0][14]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~mult_ll_pl[0][18]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~349                                                                                                                                                                                                                                                                                  ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~mult_ll_pl[0][19]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~349                                                                                                                                                                                                                                                                                  ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~mult_ll_pl[0][20]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~349                                                                                                                                                                                                                                                                                  ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~mult_ll_pl[0][21]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~349                                                                                                                                                                                                                                                                                  ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~mult_ll_pl[0][22]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~349                                                                                                                                                                                                                                                                                  ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~mult_ll_pl[0][23]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~349                                                                                                                                                                                                                                                                                  ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~mult_ll_pl[0][24]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~349                                                                                                                                                                                                                                                                                  ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~mult_ll_pl[0][25]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~349                                                                                                                                                                                                                                                                                  ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~mult_ll_pl[0][26]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~349                                                                                                                                                                                                                                                                                  ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~mult_ll_pl[0][27]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~349                                                                                                                                                                                                                                                                                  ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~mult_ll_pl[0][28]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~349                                                                                                                                                                                                                                                                                  ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~mult_ll_pl[0][29]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~349                                                                                                                                                                                                                                                                                  ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~mult_ll_pl[0][30]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~349                                                                                                                                                                                                                                                                                  ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~mult_ll_pl[0][31]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~349                                                                                                                                                                                                                                                                                  ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~mult_ll_pl[0][32]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~349                                                                                                                                                                                                                                                                                  ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch1_2[0]                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch1_2[0]                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch1_2[0]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch1_2[0]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                     ; AX                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch1_2[1]                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch1_2[1]                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch1_2[1]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch1_2[1]~0                                                                                                                                                                                                                                                                              ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch1_2[1]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                     ; AX                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch1_2[2]                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch1_2[2]                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch1_2[2]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch1_2[2]~1                                                                                                                                                                                                                                                                              ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch1_2[2]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                     ; AX                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch1_2[3]                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch1_2[3]                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch1_2[3]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch1_2[3]~2                                                                                                                                                                                                                                                                              ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch1_2[3]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                     ; AX                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch1_2[4]                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch1_2[4]                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch1_2[4]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch1_2[4]~3                                                                                                                                                                                                                                                                              ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch1_2[4]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                     ; AX                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch1_2[5]                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch1_2[5]                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch1_2[5]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch1_2[5]~4                                                                                                                                                                                                                                                                              ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch1_2[5]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                     ; AX                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch1_2[6]                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch1_2[6]                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch1_2[6]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch1_2[6]~5                                                                                                                                                                                                                                                                              ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch1_2[6]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                     ; AX                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch1_2[7]                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch1_2[7]                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch1_2[7]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch1_2[7]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                     ; AX                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch1_2[8]                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch1_2[8]                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch1_2[8]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch1_2[8]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                     ; AX                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch1_2[9]                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch1_2[9]                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch1_2[9]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch1_2[9]~6                                                                                                                                                                                                                                                                              ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch1_2[9]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                     ; AX                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch1_2[10]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch1_2[10]                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch1_2[10]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch1_2[10]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                     ; AX                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch1_2[11]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch1_2[11]                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch1_2[11]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch1_2[11]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                     ; AX                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch1_2[12]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch1_2[12]                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch1_2[12]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch1_2[12]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                     ; AX                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch1_2[13]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch1_2[13]                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch1_2[13]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch1_2[13]~7                                                                                                                                                                                                                                                                             ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch1_2[13]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                     ; AX                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch1_2[14]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch1_2[14]                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch1_2[14]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch1_2[14]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                     ; AX                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch1_2[15]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch1_2[15]                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch1_2[15]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch1_2[15]~8                                                                                                                                                                                                                                                                             ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch1_2[15]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                     ; AX                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch1_2[16]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch1_2[16]                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch1_2[16]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch1_2[16]~9                                                                                                                                                                                                                                                                             ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch1_2[16]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                     ; AX                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch1_2[17]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch1_2[17]                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch1_2[17]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch1_2[17]~10                                                                                                                                                                                                                                                                            ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch1_2[17]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                     ; AX                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch1_2[18]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; BX                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch1_2[19]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; BX                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch1_2[19]~11                                                                                                                                                                                                                                                                            ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch1_2[20]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; BX                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch1_2[21]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; BX                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch1_2[21]~12                                                                                                                                                                                                                                                                            ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch1_2[22]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; BX                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch1_2[22]~13                                                                                                                                                                                                                                                                            ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch1_2[23]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; BX                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch2_2[0]                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch2_2[0]                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch2_2[0]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch2_2[0]~0                                                                                                                                                                                                                                                                              ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch2_2[0]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~349                                                                                                                                                                                                                                                                                  ; AX                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch2_2[1]                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch2_2[1]                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch2_2[1]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch2_2[1]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~349                                                                                                                                                                                                                                                                                  ; AX                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch2_2[2]                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch2_2[2]                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch2_2[2]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch2_2[2]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~349                                                                                                                                                                                                                                                                                  ; AX                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch2_2[3]                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch2_2[3]                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch2_2[3]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch2_2[3]~1                                                                                                                                                                                                                                                                              ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch2_2[3]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~349                                                                                                                                                                                                                                                                                  ; AX                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch2_2[4]                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch2_2[4]                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch2_2[4]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch2_2[4]~2                                                                                                                                                                                                                                                                              ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch2_2[4]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~349                                                                                                                                                                                                                                                                                  ; AX                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch2_2[5]                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch2_2[5]                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch2_2[5]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch2_2[5]~3                                                                                                                                                                                                                                                                              ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch2_2[5]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~349                                                                                                                                                                                                                                                                                  ; AX                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch2_2[6]                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch2_2[6]                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch2_2[6]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch2_2[6]~4                                                                                                                                                                                                                                                                              ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch2_2[6]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~349                                                                                                                                                                                                                                                                                  ; AX                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch2_2[7]                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch2_2[7]                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch2_2[7]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch2_2[7]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~349                                                                                                                                                                                                                                                                                  ; AX                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch2_2[8]                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch2_2[8]                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch2_2[8]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch2_2[8]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~349                                                                                                                                                                                                                                                                                  ; AX                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch2_2[9]                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch2_2[9]                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch2_2[9]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch2_2[9]~5                                                                                                                                                                                                                                                                              ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch2_2[9]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~349                                                                                                                                                                                                                                                                                  ; AX                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch2_2[10]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch2_2[10]                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch2_2[10]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch2_2[10]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~349                                                                                                                                                                                                                                                                                  ; AX                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch2_2[11]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch2_2[11]                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch2_2[11]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch2_2[11]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~349                                                                                                                                                                                                                                                                                  ; AX                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch2_2[12]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch2_2[12]                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch2_2[12]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch2_2[12]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~349                                                                                                                                                                                                                                                                                  ; AX                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch2_2[13]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch2_2[13]                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch2_2[13]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch2_2[13]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~349                                                                                                                                                                                                                                                                                  ; AX                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch2_2[14]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch2_2[14]                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch2_2[14]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch2_2[14]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~349                                                                                                                                                                                                                                                                                  ; AX                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch2_2[15]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch2_2[15]                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch2_2[15]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch2_2[15]~6                                                                                                                                                                                                                                                                             ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch2_2[15]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~349                                                                                                                                                                                                                                                                                  ; AX                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch2_2[16]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch2_2[16]                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch2_2[16]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch2_2[16]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~349                                                                                                                                                                                                                                                                                  ; AX                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch2_2[17]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch2_2[17]                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch2_2[17]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch2_2[17]~7                                                                                                                                                                                                                                                                             ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch2_2[17]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~349                                                                                                                                                                                                                                                                                  ; AX                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch2_2[18]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; BX                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch2_2[19]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; BX                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch2_2[19]~8                                                                                                                                                                                                                                                                             ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch2_2[20]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; BX                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch2_2[20]~9                                                                                                                                                                                                                                                                             ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch2_2[21]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; BX                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch2_2[22]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; BX                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch2_2[22]~10                                                                                                                                                                                                                                                                            ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Pitch2_2[23]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; BX                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Product1_out1_1[23]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult1~8                                                                                                                                                                                                                                                                                    ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Product1_out1_1[24]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult1~8                                                                                                                                                                                                                                                                                    ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Product1_out1_1[25]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult1~8                                                                                                                                                                                                                                                                                    ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Product1_out1_1[26]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult1~8                                                                                                                                                                                                                                                                                    ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Product1_out1_1[27]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult1~8                                                                                                                                                                                                                                                                                    ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Product1_out1_1[28]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult1~8                                                                                                                                                                                                                                                                                    ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Product1_out1_1[29]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult1~8                                                                                                                                                                                                                                                                                    ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Product1_out1_1[30]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult1~8                                                                                                                                                                                                                                                                                    ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Product1_out1_1[31]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult1~8                                                                                                                                                                                                                                                                                    ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Product1_out1_1[32]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult1~8                                                                                                                                                                                                                                                                                    ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Product1_out1_1[33]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult1~8                                                                                                                                                                                                                                                                                    ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Product1_out1_1[34]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult1~8                                                                                                                                                                                                                                                                                    ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Product1_out1_1[35]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult1~8                                                                                                                                                                                                                                                                                    ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Product1_out1_1[36]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult1~8                                                                                                                                                                                                                                                                                    ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Product1_out1_1[37]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult1~8                                                                                                                                                                                                                                                                                    ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Product1_out1_1[38]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult1~8                                                                                                                                                                                                                                                                                    ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Product1_out1_1[39]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult1~8                                                                                                                                                                                                                                                                                    ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Product1_out1_1[40]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult1~8                                                                                                                                                                                                                                                                                    ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Product1_out1_1[41]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult1~8                                                                                                                                                                                                                                                                                    ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Product1_out1_1[42]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult1~8                                                                                                                                                                                                                                                                                    ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Product1_out1_1[43]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult1~8                                                                                                                                                                                                                                                                                    ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Product1_out1_1[44]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult1~8                                                                                                                                                                                                                                                                                    ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Product1_out1_1[45]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult1~8                                                                                                                                                                                                                                                                                    ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Product1_out1_1[46]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult1~8                                                                                                                                                                                                                                                                                    ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Product1_out1_1[47]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult1~8                                                                                                                                                                                                                                                                                    ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Product3_out1_1[23]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult3~8                                                                                                                                                                                                                                                                                    ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Product3_out1_1[24]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult3~8                                                                                                                                                                                                                                                                                    ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Product3_out1_1[25]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult3~8                                                                                                                                                                                                                                                                                    ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Product3_out1_1[26]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult3~8                                                                                                                                                                                                                                                                                    ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Product3_out1_1[27]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult3~8                                                                                                                                                                                                                                                                                    ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Product3_out1_1[28]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult3~8                                                                                                                                                                                                                                                                                    ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Product3_out1_1[29]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult3~8                                                                                                                                                                                                                                                                                    ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Product3_out1_1[30]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult3~8                                                                                                                                                                                                                                                                                    ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Product3_out1_1[31]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult3~8                                                                                                                                                                                                                                                                                    ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Product3_out1_1[32]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult3~8                                                                                                                                                                                                                                                                                    ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Product3_out1_1[33]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult3~8                                                                                                                                                                                                                                                                                    ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Product3_out1_1[34]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult3~8                                                                                                                                                                                                                                                                                    ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Product3_out1_1[35]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult3~8                                                                                                                                                                                                                                                                                    ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Product3_out1_1[36]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult3~8                                                                                                                                                                                                                                                                                    ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Product3_out1_1[37]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult3~8                                                                                                                                                                                                                                                                                    ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Product3_out1_1[38]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult3~8                                                                                                                                                                                                                                                                                    ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Product3_out1_1[39]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult3~8                                                                                                                                                                                                                                                                                    ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Product3_out1_1[40]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult3~8                                                                                                                                                                                                                                                                                    ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Product3_out1_1[41]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult3~8                                                                                                                                                                                                                                                                                    ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Product3_out1_1[42]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult3~8                                                                                                                                                                                                                                                                                    ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Product3_out1_1[43]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult3~8                                                                                                                                                                                                                                                                                    ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Product3_out1_1[44]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult3~8                                                                                                                                                                                                                                                                                    ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Product3_out1_1[45]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult3~8                                                                                                                                                                                                                                                                                    ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Product3_out1_1[46]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult3~8                                                                                                                                                                                                                                                                                    ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Product3_out1_1[47]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult3~8                                                                                                                                                                                                                                                                                    ; RESULTA                  ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer1_out2_2[0]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult1~8                                                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer1_out2_2[1]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult1~8                                                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer1_out2_2[2]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult1~8                                                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer1_out2_2[3]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult1~8                                                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer1_out2_2[4]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult1~8                                                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer1_out2_2[5]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult1~8                                                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer1_out2_2[6]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult1~8                                                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer1_out2_2[7]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult1~8                                                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer1_out2_2[8]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult1~8                                                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer1_out2_2[9]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult1~8                                                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer1_out2_2[10]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult1~8                                                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer1_out2_2[11]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult1~8                                                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer1_out2_2[12]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult1~8                                                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer1_out2_2[13]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult1~8                                                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer1_out2_2[14]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult1~8                                                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer1_out2_2[15]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult1~8                                                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer1_out2_2[16]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult1~8                                                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer1_out2_2[17]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult1~8                                                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer1_out2_2[18]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult1~8                                                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer1_out2_2[19]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult1~8                                                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer1_out2_2[20]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult1~8                                                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer1_out2_2[21]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult1~8                                                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer1_out2_2[22]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult1~8                                                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer1_out2_2[23]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult1~8                                                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer2_out2_2[0]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|DualPortRAM_generic1:u_ringbuffer2|altsyncram:ram_rtl_0|altsyncram_0u12:auto_generated|ram_block1a0                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer2_out2_2[1]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|DualPortRAM_generic1:u_ringbuffer2|altsyncram:ram_rtl_0|altsyncram_0u12:auto_generated|ram_block1a1                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer2_out2_2[2]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|DualPortRAM_generic1:u_ringbuffer2|altsyncram:ram_rtl_0|altsyncram_0u12:auto_generated|ram_block1a2                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer2_out2_2[3]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|DualPortRAM_generic1:u_ringbuffer2|altsyncram:ram_rtl_0|altsyncram_0u12:auto_generated|ram_block1a3                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer2_out2_2[4]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|DualPortRAM_generic1:u_ringbuffer2|altsyncram:ram_rtl_0|altsyncram_0u12:auto_generated|ram_block1a4                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer2_out2_2[5]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|DualPortRAM_generic1:u_ringbuffer2|altsyncram:ram_rtl_0|altsyncram_0u12:auto_generated|ram_block1a5                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer2_out2_2[6]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|DualPortRAM_generic1:u_ringbuffer2|altsyncram:ram_rtl_0|altsyncram_0u12:auto_generated|ram_block1a6                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer2_out2_2[7]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|DualPortRAM_generic1:u_ringbuffer2|altsyncram:ram_rtl_0|altsyncram_0u12:auto_generated|ram_block1a7                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer2_out2_2[8]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|DualPortRAM_generic1:u_ringbuffer2|altsyncram:ram_rtl_0|altsyncram_0u12:auto_generated|ram_block1a8                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer2_out2_2[9]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|DualPortRAM_generic1:u_ringbuffer2|altsyncram:ram_rtl_0|altsyncram_0u12:auto_generated|ram_block1a9                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer2_out2_2[10]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|DualPortRAM_generic1:u_ringbuffer2|altsyncram:ram_rtl_0|altsyncram_0u12:auto_generated|ram_block1a10                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer2_out2_2[11]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|DualPortRAM_generic1:u_ringbuffer2|altsyncram:ram_rtl_0|altsyncram_0u12:auto_generated|ram_block1a11                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer2_out2_2[12]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|DualPortRAM_generic1:u_ringbuffer2|altsyncram:ram_rtl_0|altsyncram_0u12:auto_generated|ram_block1a12                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer2_out2_2[13]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|DualPortRAM_generic1:u_ringbuffer2|altsyncram:ram_rtl_0|altsyncram_0u12:auto_generated|ram_block1a13                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer2_out2_2[14]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|DualPortRAM_generic1:u_ringbuffer2|altsyncram:ram_rtl_0|altsyncram_0u12:auto_generated|ram_block1a14                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer2_out2_2[15]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|DualPortRAM_generic1:u_ringbuffer2|altsyncram:ram_rtl_0|altsyncram_0u12:auto_generated|ram_block1a15                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer2_out2_2[16]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|DualPortRAM_generic1:u_ringbuffer2|altsyncram:ram_rtl_0|altsyncram_0u12:auto_generated|ram_block1a16                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer2_out2_2[17]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|DualPortRAM_generic1:u_ringbuffer2|altsyncram:ram_rtl_0|altsyncram_0u12:auto_generated|ram_block1a17                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer2_out2_2[18]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|DualPortRAM_generic1:u_ringbuffer2|altsyncram:ram_rtl_0|altsyncram_0u12:auto_generated|ram_block1a18                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer2_out2_2[19]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|DualPortRAM_generic1:u_ringbuffer2|altsyncram:ram_rtl_0|altsyncram_0u12:auto_generated|ram_block1a19                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer2_out2_2[20]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|DualPortRAM_generic1:u_ringbuffer2|altsyncram:ram_rtl_0|altsyncram_0u12:auto_generated|ram_block1a20                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer2_out2_2[21]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|DualPortRAM_generic1:u_ringbuffer2|altsyncram:ram_rtl_0|altsyncram_0u12:auto_generated|ram_block1a21                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer2_out2_2[22]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|DualPortRAM_generic1:u_ringbuffer2|altsyncram:ram_rtl_0|altsyncram_0u12:auto_generated|ram_block1a22                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer2_out2_2[23]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|DualPortRAM_generic1:u_ringbuffer2|altsyncram:ram_rtl_0|altsyncram_0u12:auto_generated|ram_block1a23                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer3_out2_2[0]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult3~8                                                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer3_out2_2[1]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult3~8                                                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer3_out2_2[2]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult3~8                                                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer3_out2_2[3]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult3~8                                                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer3_out2_2[4]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult3~8                                                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer3_out2_2[5]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult3~8                                                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer3_out2_2[6]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult3~8                                                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer3_out2_2[7]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult3~8                                                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer3_out2_2[8]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult3~8                                                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer3_out2_2[9]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult3~8                                                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer3_out2_2[10]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult3~8                                                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer3_out2_2[11]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult3~8                                                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer3_out2_2[12]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult3~8                                                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer3_out2_2[13]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult3~8                                                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer3_out2_2[14]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult3~8                                                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer3_out2_2[15]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult3~8                                                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer3_out2_2[16]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult3~8                                                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer3_out2_2[17]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult3~8                                                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer3_out2_2[18]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult3~8                                                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer3_out2_2[19]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult3~8                                                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer3_out2_2[20]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult3~8                                                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer3_out2_2[21]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult3~8                                                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer3_out2_2[22]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult3~8                                                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer3_out2_2[23]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult3~8                                                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer4_out2_2[0]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|DualPortRAM_generic1:u_ringbuffer4|altsyncram:ram_rtl_0|altsyncram_0u12:auto_generated|ram_block1a0                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer4_out2_2[1]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|DualPortRAM_generic1:u_ringbuffer4|altsyncram:ram_rtl_0|altsyncram_0u12:auto_generated|ram_block1a1                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer4_out2_2[2]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|DualPortRAM_generic1:u_ringbuffer4|altsyncram:ram_rtl_0|altsyncram_0u12:auto_generated|ram_block1a2                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer4_out2_2[3]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|DualPortRAM_generic1:u_ringbuffer4|altsyncram:ram_rtl_0|altsyncram_0u12:auto_generated|ram_block1a3                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer4_out2_2[4]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|DualPortRAM_generic1:u_ringbuffer4|altsyncram:ram_rtl_0|altsyncram_0u12:auto_generated|ram_block1a4                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer4_out2_2[5]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|DualPortRAM_generic1:u_ringbuffer4|altsyncram:ram_rtl_0|altsyncram_0u12:auto_generated|ram_block1a5                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer4_out2_2[6]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|DualPortRAM_generic1:u_ringbuffer4|altsyncram:ram_rtl_0|altsyncram_0u12:auto_generated|ram_block1a6                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer4_out2_2[7]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|DualPortRAM_generic1:u_ringbuffer4|altsyncram:ram_rtl_0|altsyncram_0u12:auto_generated|ram_block1a7                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer4_out2_2[8]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|DualPortRAM_generic1:u_ringbuffer4|altsyncram:ram_rtl_0|altsyncram_0u12:auto_generated|ram_block1a8                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer4_out2_2[9]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|DualPortRAM_generic1:u_ringbuffer4|altsyncram:ram_rtl_0|altsyncram_0u12:auto_generated|ram_block1a9                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer4_out2_2[10]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|DualPortRAM_generic1:u_ringbuffer4|altsyncram:ram_rtl_0|altsyncram_0u12:auto_generated|ram_block1a10                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer4_out2_2[11]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|DualPortRAM_generic1:u_ringbuffer4|altsyncram:ram_rtl_0|altsyncram_0u12:auto_generated|ram_block1a11                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer4_out2_2[12]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|DualPortRAM_generic1:u_ringbuffer4|altsyncram:ram_rtl_0|altsyncram_0u12:auto_generated|ram_block1a12                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer4_out2_2[13]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|DualPortRAM_generic1:u_ringbuffer4|altsyncram:ram_rtl_0|altsyncram_0u12:auto_generated|ram_block1a13                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer4_out2_2[14]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|DualPortRAM_generic1:u_ringbuffer4|altsyncram:ram_rtl_0|altsyncram_0u12:auto_generated|ram_block1a14                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer4_out2_2[15]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|DualPortRAM_generic1:u_ringbuffer4|altsyncram:ram_rtl_0|altsyncram_0u12:auto_generated|ram_block1a15                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer4_out2_2[16]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|DualPortRAM_generic1:u_ringbuffer4|altsyncram:ram_rtl_0|altsyncram_0u12:auto_generated|ram_block1a16                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer4_out2_2[17]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|DualPortRAM_generic1:u_ringbuffer4|altsyncram:ram_rtl_0|altsyncram_0u12:auto_generated|ram_block1a17                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer4_out2_2[18]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|DualPortRAM_generic1:u_ringbuffer4|altsyncram:ram_rtl_0|altsyncram_0u12:auto_generated|ram_block1a18                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer4_out2_2[19]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|DualPortRAM_generic1:u_ringbuffer4|altsyncram:ram_rtl_0|altsyncram_0u12:auto_generated|ram_block1a19                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer4_out2_2[20]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|DualPortRAM_generic1:u_ringbuffer4|altsyncram:ram_rtl_0|altsyncram_0u12:auto_generated|ram_block1a20                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer4_out2_2[21]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|DualPortRAM_generic1:u_ringbuffer4|altsyncram:ram_rtl_0|altsyncram_0u12:auto_generated|ram_block1a21                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer4_out2_2[22]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|DualPortRAM_generic1:u_ringbuffer4|altsyncram:ram_rtl_0|altsyncram_0u12:auto_generated|ram_block1a22                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|ringbuffer4_out2_2[23]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|DualPortRAM_generic1:u_ringbuffer4|altsyncram:ram_rtl_0|altsyncram_0u12:auto_generated|ram_block1a23                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[0]                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~349                                                                                                                                                                                                                                                                                  ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[0]                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[0]~_Duplicate_1                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[0]~_Duplicate_1                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                     ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[0]~_Duplicate_1                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[0]~_Duplicate_2                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[0]~_Duplicate_2                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; BY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[0]~_Duplicate_2                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[0]~_Duplicate_3                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[0]~_Duplicate_3                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; BY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[1]                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~349                                                                                                                                                                                                                                                                                  ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[1]                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[1]~_Duplicate_1                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[1]~_Duplicate_1                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                     ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[1]~_Duplicate_1                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[1]~_Duplicate_2                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[1]~_Duplicate_2                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; BY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[1]~_Duplicate_2                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[1]~_Duplicate_3                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[1]~_Duplicate_3                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; BY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[2]                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~349                                                                                                                                                                                                                                                                                  ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[2]                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[2]~_Duplicate_1                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[2]~_Duplicate_1                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                     ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[2]~_Duplicate_1                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[2]~_Duplicate_2                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[2]~_Duplicate_2                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; BY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[2]~_Duplicate_2                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[2]~_Duplicate_3                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[2]~_Duplicate_3                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; BY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[3]                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~349                                                                                                                                                                                                                                                                                  ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[3]                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[3]~_Duplicate_1                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[3]~_Duplicate_1                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                     ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[3]~_Duplicate_1                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[3]~_Duplicate_2                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[3]~_Duplicate_2                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; BY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[3]~_Duplicate_2                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[3]~_Duplicate_3                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[3]~_Duplicate_3                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; BY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[4]                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~349                                                                                                                                                                                                                                                                                  ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[4]                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[4]~_Duplicate_1                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[4]~_Duplicate_1                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                     ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[4]~_Duplicate_1                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[4]~_Duplicate_2                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[4]~_Duplicate_2                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; BY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[4]~_Duplicate_2                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[4]~_Duplicate_3                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[4]~_Duplicate_3                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; BY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[5]                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~349                                                                                                                                                                                                                                                                                  ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[5]                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[5]~_Duplicate_1                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[5]~_Duplicate_1                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                     ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[5]~_Duplicate_1                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[5]~_Duplicate_2                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[5]~_Duplicate_2                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; BY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[5]~_Duplicate_2                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[5]~_Duplicate_3                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[5]~_Duplicate_3                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; BY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[6]                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~349                                                                                                                                                                                                                                                                                  ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[6]                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[6]~_Duplicate_1                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[6]~_Duplicate_1                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                     ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[6]~_Duplicate_1                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[6]~_Duplicate_2                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[6]~_Duplicate_2                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; BY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[6]~_Duplicate_2                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[6]~_Duplicate_3                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[6]~_Duplicate_3                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; BY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[7]                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~349                                                                                                                                                                                                                                                                                  ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[7]                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[7]~_Duplicate_1                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[7]~_Duplicate_1                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                     ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[7]~_Duplicate_1                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[7]~_Duplicate_2                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[7]~_Duplicate_2                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; BY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[7]~_Duplicate_2                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[7]~_Duplicate_3                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[7]~_Duplicate_3                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; BY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[8]                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~349                                                                                                                                                                                                                                                                                  ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[8]                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[8]~_Duplicate_1                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[8]~_Duplicate_1                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                     ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[8]~_Duplicate_1                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[8]~_Duplicate_2                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[8]~_Duplicate_2                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; BY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[8]~_Duplicate_2                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[8]~_Duplicate_3                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[8]~_Duplicate_3                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; BY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[9]                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~349                                                                                                                                                                                                                                                                                  ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[9]                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[9]~_Duplicate_1                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[9]~_Duplicate_1                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                     ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[9]~_Duplicate_1                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[9]~_Duplicate_2                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[9]~_Duplicate_2                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; BY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[9]~_Duplicate_2                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[9]~_Duplicate_3                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[9]~_Duplicate_3                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; BY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[10]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~349                                                                                                                                                                                                                                                                                  ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[10]                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[10]~_Duplicate_1                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[10]~_Duplicate_1                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                     ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[10]~_Duplicate_1                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[10]~_Duplicate_2                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[10]~_Duplicate_2                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; BY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[10]~_Duplicate_2                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[10]~_Duplicate_3                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[10]~_Duplicate_3                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; BY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[11]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~349                                                                                                                                                                                                                                                                                  ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[11]                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[11]~_Duplicate_1                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[11]~_Duplicate_1                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                     ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[11]~_Duplicate_1                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[11]~_Duplicate_2                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[11]~_Duplicate_2                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; BY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[11]~_Duplicate_2                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[11]~_Duplicate_3                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[11]~_Duplicate_3                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; BY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[12]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~349                                                                                                                                                                                                                                                                                  ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[12]                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[12]~_Duplicate_1                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[12]~_Duplicate_1                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                     ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[12]~_Duplicate_1                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[12]~_Duplicate_2                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[12]~_Duplicate_2                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; BY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[12]~_Duplicate_2                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[12]~_Duplicate_3                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[12]~_Duplicate_3                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; BY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[13]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~349                                                                                                                                                                                                                                                                                  ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[13]                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[13]~_Duplicate_1                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[13]~_Duplicate_1                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                     ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[13]~_Duplicate_1                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[13]~_Duplicate_2                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[13]~_Duplicate_2                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; BY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[13]~_Duplicate_2                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[13]~_Duplicate_3                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[13]~_Duplicate_3                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; BY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[14]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~349                                                                                                                                                                                                                                                                                  ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[14]                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[14]~_Duplicate_1                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[14]~_Duplicate_1                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                     ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[14]~_Duplicate_1                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[14]~_Duplicate_2                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[14]~_Duplicate_2                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; BY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[14]~_Duplicate_2                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[14]~_Duplicate_3                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[14]~_Duplicate_3                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; BY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[15]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~349                                                                                                                                                                                                                                                                                  ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[15]                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[15]~_Duplicate_1                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[15]~_Duplicate_1                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                     ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[15]~_Duplicate_1                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[15]~_Duplicate_2                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[15]~_Duplicate_2                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; BY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[15]~_Duplicate_2                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[15]~_Duplicate_3                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[15]~_Duplicate_3                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; BY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[16]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~349                                                                                                                                                                                                                                                                                  ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[16]                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[16]~_Duplicate_1                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[16]~_Duplicate_1                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                     ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[16]~_Duplicate_1                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[16]~_Duplicate_2                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[16]~_Duplicate_2                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; BY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[16]~_Duplicate_2                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[16]~_Duplicate_3                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[16]~_Duplicate_3                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; BY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[17]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~349                                                                                                                                                                                                                                                                                  ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[17]                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[17]~_Duplicate_1                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[17]~_Duplicate_1                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                     ; AY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[17]~_Duplicate_1                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[17]~_Duplicate_2                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[17]~_Duplicate_2                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; BY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[17]~_Duplicate_2                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[17]~_Duplicate_3                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[17]~_Duplicate_3                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; BY                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[18]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; AX                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[18]                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[18]~_Duplicate_1                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[18]~_Duplicate_1                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; AX                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[19]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; AX                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[19]                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[19]~_Duplicate_1                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[19]~_Duplicate_1                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; AX                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[20]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; AX                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[20]                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[20]~_Duplicate_1                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[20]~_Duplicate_1                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; AX                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[21]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; AX                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[21]                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[21]~_Duplicate_1                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[21]~_Duplicate_1                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; AX                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[22]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; AX                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[22]                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[22]~_Duplicate_1                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[22]~_Duplicate_1                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; AX                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[23]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; AX                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[23]                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[23]~_Duplicate_1                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[23]~_Duplicate_1                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; AX                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[24]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; AX                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[24]                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[24]~_Duplicate_1                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[24]~_Duplicate_1                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; AX                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[25]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; AX                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[25]                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[25]~_Duplicate_1                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[25]~_Duplicate_1                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; AX                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[26]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; AX                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[26]                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[26]~_Duplicate_1                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[26]~_Duplicate_1                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; AX                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[27]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; AX                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[27]                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[27]~_Duplicate_1                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[27]~_Duplicate_1                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; AX                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[28]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; AX                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[28]                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[28]~_Duplicate_1                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[28]~_Duplicate_1                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; AX                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[29]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; AX                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[29]                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[29]~_Duplicate_1                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[29]~_Duplicate_1                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; AX                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[30]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; AX                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[30]                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[30]~_Duplicate_1                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[30]~_Duplicate_1                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; AX                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[31]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; AX                       ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[31]                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[31]~_Duplicate_1                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt2_out1_1[31]~_Duplicate_1                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                ; AX                       ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|ad1939_dac_dsdata1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ad1939_dac_dsdata1~output                                                                                                                                                                                                                                                                                                                                                                               ; I                        ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|ad1939_dac_dsdata1~SLOAD_MUX                                                                                                                                                                                                                                                 ; Created         ; Register Packing                                  ; Timing optimization        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|delay_signal:delay_dac_bclk|signal_delayed[0]                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ad1939_dac_dbclk~output                                                                                                                                                                                                                                                                                                                                                                                 ; I                        ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|delay_signal:delay_dac_lrclk|signal_delayed[0]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ad1939_dac_dlrclk~output                                                                                                                                                                                                                                                                                                                                                                                ; I                        ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|out_payload[0]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a0                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|out_payload[1]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a1                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|out_payload[2]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a2                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|out_payload[3]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a3                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|out_payload[4]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a4                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a5                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|out_payload[6]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a6                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a7                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~DUPLICATE                                                               ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE                                                               ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE                                                   ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]~DUPLICATE                                      ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]~DUPLICATE                                      ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]~DUPLICATE                                         ;                          ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|delta1[16]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|delta1[16]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|delta2[9]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|delta2[9]~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|count_2[1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|count_2[1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|count_2[12]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|count_2[12]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|count_2[19]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|count_2[19]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|count_2[23]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|count_2[23]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|count_2[26]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|count_2[26]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|count_2[27]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|count_2[27]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|count_2[29]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|count_2[29]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|count_2[30]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|count_2[30]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|majorChangeShift_tc:u_majorChangeShift_tc|count2048[0]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|majorChangeShift_tc:u_majorChangeShift_tc|count2048[0]~DUPLICATE                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt1_out[2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt1_out[2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt1_out[3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt1_out[3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt1_out[8]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|tt1_out[8]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|serial2parallel:s2p_adc2|data_out_reg[8]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|serial2parallel:s2p_adc2|data_out_reg[8]~DUPLICATE                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|serial2parallel:s2p_adc2|data_out_reg[12]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|serial2parallel:s2p_adc2|data_out_reg[12]~DUPLICATE                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|serial2parallel:s2p_adc2|data_out_reg[13]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|serial2parallel:s2p_adc2|data_out_reg[13]~DUPLICATE                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|serial2parallel:s2p_adc2|data_out_reg[18]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|serial2parallel:s2p_adc2|data_out_reg[18]~DUPLICATE                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|serial2parallel:s2p_adc2|data_out_reg[19]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|serial2parallel:s2p_adc2|data_out_reg[19]~DUPLICATE                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|serial2parallel:s2p_adc2|data_out_reg[26]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|serial2parallel:s2p_adc2|data_out_reg[26]~DUPLICATE                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|serial2parallel:s2p_adc2|data_out_reg[28]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|serial2parallel:s2p_adc2|data_out_reg[28]~DUPLICATE                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|state.state_left_valid                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|state.state_left_valid~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_audio_mini_leds:audio_mini_leds|data_out[3]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_audio_mini_leds:audio_mini_leds|data_out[3]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_de10_leds:de10_leds|data_out[6]                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_de10_leds:de10_leds|data_out[6]~DUPLICATE                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[3]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[3]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[12]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[12]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[14]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[14]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[15]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[15]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]~DUPLICATE                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[7]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[7]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.0000                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.0000~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2~DUPLICATE                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA~DUPLICATE                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_WRITE_DATA                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_WRITE_DATA~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.RETURN_PACKET                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.RETURN_PACKET~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT~DUPLICATE                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[0]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[0]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[1]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|received_channel                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|received_channel~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|received_esc                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|received_esc~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1~DUPLICATE                                                                                                     ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[3]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[3]~DUPLICATE                                                                                                                                        ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decode_header_2                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decode_header_2~DUPLICATE                                                                                                                                              ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[8]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[8]~DUPLICATE                                                                                                                                                   ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]~DUPLICATE                                                                                                                                     ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]~DUPLICATE                                                                                                                                    ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[3]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[3]~DUPLICATE                                                                                                                                    ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[2]                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[2]~DUPLICATE                                                                                                                                                    ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_all_valid                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_all_valid~DUPLICATE                                                                                                                                          ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]~DUPLICATE                                                                                                                                     ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[0]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[0]~DUPLICATE                                                                                                                                          ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[9]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[9]~DUPLICATE                                                                                                                                  ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[10]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[10]~DUPLICATE                                                                                                                                 ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~DUPLICATE                                                                                                                      ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[1]                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[1]~DUPLICATE                                                                                                                      ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[2]                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[2]~DUPLICATE                                                                                                                      ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[3]                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[3]~DUPLICATE                                                                                                                      ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[4]                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[4]~DUPLICATE                                                                                                                      ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[9]                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[9]~DUPLICATE                                                                                                                      ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[2]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[2]~DUPLICATE                                                                                                                                    ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_1                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_1~DUPLICATE                                                                                                                                      ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_WRITE_DATA                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_WRITE_DATA~DUPLICATE                                                                                                                                    ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_channel_char                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_channel_char~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rsp_fifo|mem[0][125]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rsp_fifo|mem[0][125]~DUPLICATE                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rsp_fifo|mem[0][125]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rsp_fifo|mem[0][125]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:major_shift_change_0_avalon_mm_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:major_shift_change_0_avalon_mm_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:major_shift_change_0_avalon_mm_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:major_shift_change_0_avalon_mm_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rsp_fifo|mem[0][78]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rsp_fifo|mem[0][80]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                             ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                             ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|burst_bytecount[5]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|burst_bytecount[5]~DUPLICATE                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|burst_bytecount[6]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|burst_bytecount[6]~DUPLICATE                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]~DUPLICATE                                                                                                                                             ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]~DUPLICATE                                                                                                                                             ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~DUPLICATE                                                                                                                                               ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                                       ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                 ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]~DUPLICATE                                                                                                                                               ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]~DUPLICATE                                                                                                                                                    ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]~DUPLICATE                                                                                                                                               ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                               ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                                             ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:major_shift_change_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:major_shift_change_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]~DUPLICATE                                                                                                                                  ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:major_shift_change_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:major_shift_change_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                   ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:major_shift_change_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:major_shift_change_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                             ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:major_shift_change_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:major_shift_change_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                   ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:major_shift_change_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:major_shift_change_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                           ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:major_shift_change_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:major_shift_change_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                     ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]~DUPLICATE                                                                                                                                    ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                          ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                                  ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_mini_leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_mini_leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                        ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_mini_leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_mini_leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE                                                                                                                                                                        ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:major_shift_change_0_avalon_mm_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:major_shift_change_0_avalon_mm_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                       ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:major_shift_change_0_avalon_mm_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:major_shift_change_0_avalon_mm_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:major_shift_change_0_avalon_mm_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:major_shift_change_0_avalon_mm_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:system_id_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:system_id_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                              ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:system_id_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:system_id_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                   ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_mini_leds_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_mini_leds_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:de10_leds_s1_translator|av_readdata_pre[0]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:de10_leds_s1_translator|av_readdata_pre[0]~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:de10_leds_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:de10_leds_s1_translator|av_readdata_pre[3]~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:de10_leds_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:de10_leds_s1_translator|av_readdata_pre[4]~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:major_shift_change_0_avalon_mm_translator|av_readdata_pre[5]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:major_shift_change_0_avalon_mm_translator|av_readdata_pre[5]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:major_shift_change_0_avalon_mm_translator|av_readdata_pre[19]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:major_shift_change_0_avalon_mm_translator|av_readdata_pre[19]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:major_shift_change_0_avalon_mm_translator|av_readdata_pre[31]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:major_shift_change_0_avalon_mm_translator|av_readdata_pre[31]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:major_shift_change_0_avalon_mm_translator|wait_latency_counter[0]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:major_shift_change_0_avalon_mm_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_rd_limiter|pending_response_count[0]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_rd_limiter|pending_response_count[0]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_rd_limiter|pending_response_count[1]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_rd_limiter|pending_response_count[1]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:jtag_master_master_limiter|pending_response_count[0]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:jtag_master_master_limiter|pending_response_count[0]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                                                                                                                                                ;                          ;                       ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_mux_001:cmd_mux_002|saved_grant[0]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_mux_001:cmd_mux_002|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                          ;                          ;                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                               ;
+-----------------------------+---------------------------------------------+--------------+---------------------------+---------------+----------------------------+
; Name                        ; Ignored Entity                              ; Ignored From ; Ignored To                ; Ignored Value ; Ignored Source             ;
+-----------------------------+---------------------------------------------+--------------+---------------------------+---------------+----------------------------+
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[0].oe_reg ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[1].oe_reg ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[2].oe_reg ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[3].oe_reg ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[4].oe_reg ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[5].oe_reg ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[6].oe_reg ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[7].oe_reg ; on            ; Compiler or HDL Assignment ;
; I/O Standard                ; de10nano_audiomini_system                   ;              ; Audio_Mini_GPIO_0         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; de10nano_audiomini_system                   ;              ; Audio_Mini_GPIO_1         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; de10nano_audiomini_system                   ;              ; Audio_Mini_LEDs           ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; de10nano_audiomini_system                   ;              ; Audio_Mini_SWITCHES       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; de10nano_audiomini_system                   ;              ; HPS_USB_DATA              ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; de10nano_audiomini_system                   ;              ; ubuf1                     ; 3.3-V LVTTL   ; Compiler or HDL Assignment ;
; I/O Standard                ; de10nano_audiomini_system                   ;              ; ubuf2                     ; 3.3-V LVTTL   ; Compiler or HDL Assignment ;
+-----------------------------+---------------------------------------------+--------------+---------------------------+---------------+----------------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 5876 ) ; 0.00 % ( 0 / 5876 )        ; 0.00 % ( 0 / 5876 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 5876 ) ; 0.00 % ( 0 / 5876 )        ; 0.00 % ( 0 / 5876 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Name                                  ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                                                                                                                                          ;
+-------------------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Top                                             ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                                                                                                                                   ;
; sld_hub:auto_hub                                ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub                                                                                                                                  ;
; soc_system_passthrough_hps_hps_io_border:border ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border ;
; hard_block:auto_generated_inst                  ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst                                                                                                                    ;
+-------------------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                                      ;
+-------------------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                                  ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+-------------------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                                             ; 0.00 % ( 0 / 4835 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub                                ; 0.00 % ( 0 / 175 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; soc_system_passthrough_hps_hps_io_border:border ; 0.00 % ( 0 / 819 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst                  ; 0.00 % ( 0 / 47 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+-------------------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/output_files/DE10Nano_AudioMini_System.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 1,253 / 41,910        ; 3 %   ;
; ALMs needed [=A-B+C]                                        ; 1,253                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 1,629 / 41,910        ; 4 %   ;
;         [a] ALMs used for LUT logic and registers           ; 581                   ;       ;
;         [b] ALMs used for LUT logic                         ; 584                   ;       ;
;         [c] ALMs used for registers                         ; 464                   ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 379 / 41,910          ; < 1 % ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 3 / 41,910            ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 2                     ;       ;
;         [c] Due to LAB input limits                         ; 1                     ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 224 / 4,191           ; 5 %   ;
;     -- Logic LABs                                           ; 224                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 2,067                 ;       ;
;     -- 7 input functions                                    ; 38                    ;       ;
;     -- 6 input functions                                    ; 313                   ;       ;
;     -- 5 input functions                                    ; 309                   ;       ;
;     -- 4 input functions                                    ; 528                   ;       ;
;     -- <=3 input functions                                  ; 879                   ;       ;
; Combinational ALUT usage for route-throughs                 ; 480                   ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 2,288                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 2,088 / 83,820        ; 2 %   ;
;         -- Secondary logic registers                        ; 200 / 83,820          ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 2,160                 ;       ;
;         -- Routing optimization registers                   ; 128                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 230 / 314             ; 73 %  ;
;     -- Clock pins                                           ; 8 / 8                 ; 100 % ;
;     -- Dedicated input pins                                 ; 3 / 21                ; 14 %  ;
; I/O registers                                               ; 229                   ;       ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 1 / 1 ( 100 % )       ;       ;
;     -- Clock resets                                         ; 1 / 1 ( 100 % )       ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- F2S AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- AXI Lightweight                                      ; 1 / 1 ( 100 % )       ;       ;
;     -- SDRAM                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 1 / 2 ( 50 % )        ;       ;
;     -- I2C                                                  ; 2 / 4 ( 50 % )        ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- SPI Master                                           ; 2 / 2 ( 100 % )       ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 1 / 2 ( 50 % )        ;       ;
;     -- USB                                                  ; 1 / 2 ( 50 % )        ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 13 / 553              ; 2 %   ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 98,816 / 5,662,720    ; 2 %   ;
; Total block memory implementation bits                      ; 133,120 / 5,662,720   ; 2 %   ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 6 / 112               ; 5 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 1 / 6                 ; 17 %  ;
; Global signals                                              ; 5                     ;       ;
;     -- Global clocks                                        ; 4 / 16                ; 25 %  ;
;     -- Quadrant clocks                                      ; 1 / 66                ; 2 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 1 / 4                 ; 25 %  ;
; Hard Memory Controllers                                     ; 1 / 1                 ; 100 % ;
; Average interconnect usage (total/H/V)                      ; 1.8% / 1.8% / 1.9%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 17.7% / 16.7% / 21.5% ;       ;
; Maximum fan-out                                             ; 979                   ;       ;
; Highest non-global fan-out                                  ; 740                   ;       ;
; Total fan-out                                               ; 19168                 ;       ;
; Average fan-out                                             ; 3.14                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                                                   ;
+-------------------------------------------------------------+-----------------------+----------------------+-------------------------------------------------+--------------------------------+
; Statistic                                                   ; Top                   ; sld_hub:auto_hub     ; soc_system_passthrough_hps_hps_io_border:border ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+----------------------+-------------------------------------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 1196 / 41910 ( 3 % )  ; 57 / 41910 ( < 1 % ) ; 0 / 41910 ( 0 % )                               ; 0 / 41910 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 1196                  ; 57                   ; 0                                               ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 1557 / 41910 ( 4 % )  ; 73 / 41910 ( < 1 % ) ; 0 / 41910 ( 0 % )                               ; 0 / 41910 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 560                   ; 21                   ; 0                                               ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 551                   ; 34                   ; 0                                               ; 0                              ;
;         [c] ALMs used for registers                         ; 446                   ; 18                   ; 0                                               ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 0                    ; 0                                               ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 364 / 41910 ( < 1 % ) ; 16 / 41910 ( < 1 % ) ; 0 / 41910 ( 0 % )                               ; 0 / 41910 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 3 / 41910 ( < 1 % )   ; 0 / 41910 ( 0 % )    ; 0 / 41910 ( 0 % )                               ; 0 / 41910 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                    ; 0                                               ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 2                     ; 0                    ; 0                                               ; 0                              ;
;         [c] Due to LAB input limits                         ; 1                     ; 0                    ; 0                                               ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                    ; 0                                               ; 0                              ;
;                                                             ;                       ;                      ;                                                 ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                  ; Low                                             ; Low                            ;
;                                                             ;                       ;                      ;                                                 ;                                ;
; Total LABs:  partially or completely used                   ; 216 / 4191 ( 5 % )    ; 13 / 4191 ( < 1 % )  ; 0 / 4191 ( 0 % )                                ; 0 / 4191 ( 0 % )               ;
;     -- Logic LABs                                           ; 216                   ; 13                   ; 0                                               ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 0                    ; 0                                               ; 0                              ;
;                                                             ;                       ;                      ;                                                 ;                                ;
; Combinational ALUT usage for logic                          ; 1969                  ; 98                   ; 0                                               ; 0                              ;
;     -- 7 input functions                                    ; 38                    ; 0                    ; 0                                               ; 0                              ;
;     -- 6 input functions                                    ; 297                   ; 16                   ; 0                                               ; 0                              ;
;     -- 5 input functions                                    ; 290                   ; 19                   ; 0                                               ; 0                              ;
;     -- 4 input functions                                    ; 511                   ; 17                   ; 0                                               ; 0                              ;
;     -- <=3 input functions                                  ; 833                   ; 46                   ; 0                                               ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 471                   ; 9                    ; 0                                               ; 0                              ;
; Memory ALUT usage                                           ; 0                     ; 0                    ; 0                                               ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                    ; 0                                               ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 0                    ; 0                                               ; 0                              ;
;                                                             ;                       ;                      ;                                                 ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                    ; 0                                               ; 0                              ;
;     -- By type:                                             ;                       ;                      ;                                                 ;                                ;
;         -- Primary logic registers                          ; 2011 / 83820 ( 2 % )  ; 77 / 83820 ( < 1 % ) ; 0 / 83820 ( 0 % )                               ; 0 / 83820 ( 0 % )              ;
;         -- Secondary logic registers                        ; 194 / 83820 ( < 1 % ) ; 6 / 83820 ( < 1 % )  ; 0 / 83820 ( 0 % )                               ; 0 / 83820 ( 0 % )              ;
;     -- By function:                                         ;                       ;                      ;                                                 ;                                ;
;         -- Design implementation registers                  ; 2083                  ; 77                   ; 0                                               ; 0                              ;
;         -- Routing optimization registers                   ; 122                   ; 6                    ; 0                                               ; 0                              ;
;                                                             ;                       ;                      ;                                                 ;                                ;
;                                                             ;                       ;                      ;                                                 ;                                ;
; Virtual pins                                                ; 0                     ; 0                    ; 0                                               ; 0                              ;
; I/O pins                                                    ; 152                   ; 0                    ; 69                                              ; 9                              ;
; I/O registers                                               ; 53                    ; 0                    ; 176                                             ; 0                              ;
; Total block memory bits                                     ; 98816                 ; 0                    ; 0                                               ; 0                              ;
; Total block memory implementation bits                      ; 133120                ; 0                    ; 0                                               ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                                   ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 13 / 553 ( 2 % )      ; 0 / 553 ( 0 % )      ; 0 / 553 ( 0 % )                                 ; 0 / 553 ( 0 % )                ;
; DSP block                                                   ; 6 / 112 ( 5 % )       ; 0 / 112 ( 0 % )      ; 0 / 112 ( 0 % )                                 ; 0 / 112 ( 0 % )                ;
; DLL                                                         ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )        ; 1 / 4 ( 25 % )                                  ; 0 / 4 ( 0 % )                  ;
; Clock enable block                                          ; 1 / 116 ( < 1 % )     ; 0 / 116 ( 0 % )      ; 0 / 116 ( 0 % )                                 ; 4 / 116 ( 3 % )                ;
; Impedance control block                                     ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )        ; 1 / 4 ( 25 % )                                  ; 0 / 4 ( 0 % )                  ;
; Double data rate I/O output circuitry                       ; 0 / 1325 ( 0 % )      ; 0 / 1325 ( 0 % )     ; 186 / 1325 ( 14 % )                             ; 0 / 1325 ( 0 % )               ;
; Double data rate I/O input circuitry                        ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )      ; 32 / 400 ( 8 % )                                ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output circuitry                       ; 3 / 400 ( < 1 % )     ; 0 / 400 ( 0 % )      ; 66 / 400 ( 16 % )                               ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output enable circuitry                ; 0 / 425 ( 0 % )       ; 0 / 425 ( 0 % )      ; 40 / 425 ( 9 % )                                ; 0 / 425 ( 0 % )                ;
; Impedance logic block                                       ; 0 / 8 ( 0 % )         ; 0 / 8 ( 0 % )        ; 2 / 8 ( 25 % )                                  ; 0 / 8 ( 0 % )                  ;
; DQS pin delay chain                                         ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )       ; 4 / 25 ( 16 % )                                 ; 0 / 25 ( 0 % )                 ;
; DQS pin enable control                                      ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )       ; 4 / 25 ( 16 % )                                 ; 0 / 25 ( 0 % )                 ;
; Delay chain                                                 ; 0 / 1300 ( 0 % )      ; 0 / 1300 ( 0 % )     ; 124 / 1300 ( 9 % )                              ; 0 / 1300 ( 0 % )               ;
; Pin configuration                                           ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )      ; 40 / 400 ( 10 % )                               ; 0 / 400 ( 0 % )                ;
; DQS pin configuration                                       ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )       ; 4 / 25 ( 16 % )                                 ; 0 / 25 ( 0 % )                 ;
; Signal Splitter                                             ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )      ; 5 / 400 ( 1 % )                                 ; 0 / 400 ( 0 % )                ;
; Leveling delay chain                                        ; 0 / 36 ( 0 % )        ; 0 / 36 ( 0 % )       ; 6 / 36 ( 16 % )                                 ; 0 / 36 ( 0 % )                 ;
; Clock Phase Select                                          ; 0 / 175 ( 0 % )       ; 0 / 175 ( 0 % )      ; 26 / 175 ( 14 % )                               ; 0 / 175 ( 0 % )                ;
; Read FIFO Read Clock Select Block                           ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )      ; 32 / 400 ( 8 % )                                ; 0 / 400 ( 0 % )                ;
; LFIFO                                                       ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )       ; 4 / 25 ( 16 % )                                 ; 0 / 25 ( 0 % )                 ;
; HPS SDRAM PLL                                               ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                                 ; 0 / 1 ( 0 % )                  ;
; HPS EMAC peripheral                                         ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )        ; 1 / 2 ( 50 % )                                  ; 0 / 2 ( 0 % )                  ;
; HPS GPIO peripheral                                         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                                 ; 0 / 1 ( 0 % )                  ;
; HPS I2C peripheral                                          ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )        ; 1 / 4 ( 25 % )                                  ; 0 / 4 ( 0 % )                  ;
; HPS SDMMC peripheral                                        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                                 ; 0 / 1 ( 0 % )                  ;
; HPS SPI Master peripheral                                   ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )        ; 1 / 2 ( 50 % )                                  ; 0 / 2 ( 0 % )                  ;
; HPS UART peripheral                                         ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )        ; 1 / 2 ( 50 % )                                  ; 0 / 2 ( 0 % )                  ;
; HPS USB peripheral                                          ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )        ; 1 / 2 ( 50 % )                                  ; 0 / 2 ( 0 % )                  ;
; HPS DBG APB interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                                   ; 1 / 1 ( 100 % )                ;
; Fractional PLL                                              ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )                                   ; 1 / 6 ( 16 % )                 ;
; Hard Memory Controller                                      ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                                 ; 0 / 1 ( 0 % )                  ;
; HPS boot from FPGA interface                                ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                                   ; 1 / 1 ( 100 % )                ;
; HPS clock resets interface                                  ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                                   ; 1 / 1 ( 100 % )                ;
; FPGA-to-HPS interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                                   ; 1 / 1 ( 100 % )                ;
; HPS FPGA-to-SDRAM interface                                 ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                                   ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                                   ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA lightweight interface                           ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                                   ; 1 / 1 ( 100 % )                ;
; HPS peripheral I2C interface                                ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )        ; 0 / 4 ( 0 % )                                   ; 1 / 4 ( 25 % )                 ;
; HPS peripheral SPI Master interface                         ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )                                   ; 1 / 2 ( 50 % )                 ;
; HPS TPIU trace interface                                    ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                                   ; 1 / 1 ( 100 % )                ;
; IR FIFO USERDES Block                                       ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )      ; 32 / 400 ( 8 % )                                ; 0 / 400 ( 0 % )                ;
; Hard Memory PHY                                             ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                                 ; 0 / 1 ( 0 % )                  ;
; PLL Output Counter                                          ; 0 / 54 ( 0 % )        ; 0 / 54 ( 0 % )       ; 0 / 54 ( 0 % )                                  ; 1 / 54 ( 1 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )                                   ; 1 / 6 ( 16 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )                                   ; 1 / 6 ( 16 % )                 ;
; VFIFO                                                       ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )       ; 4 / 25 ( 16 % )                                 ; 0 / 25 ( 0 % )                 ;
;                                                             ;                       ;                      ;                                                 ;                                ;
; Connections                                                 ;                       ;                      ;                                                 ;                                ;
;     -- Input Connections                                    ; 2885                  ; 120                  ; 74                                              ; 66                             ;
;     -- Registered Input Connections                         ; 2186                  ; 91                   ; 0                                               ; 0                              ;
;     -- Output Connections                                   ; 147                   ; 216                  ; 99                                              ; 2683                           ;
;     -- Registered Output Connections                        ; 0                     ; 216                  ; 0                                               ; 0                              ;
;                                                             ;                       ;                      ;                                                 ;                                ;
; Internal Connections                                        ;                       ;                      ;                                                 ;                                ;
;     -- Total Connections                                    ; 17118                 ; 841                  ; 5195                                            ; 2808                           ;
;     -- Registered Connections                               ; 9627                  ; 648                  ; 100                                             ; 0                              ;
;                                                             ;                       ;                      ;                                                 ;                                ;
; External Connections                                        ;                       ;                      ;                                                 ;                                ;
;     -- Top                                                  ; 134                   ; 220                  ; 49                                              ; 2629                           ;
;     -- sld_hub:auto_hub                                     ; 220                   ; 0                    ; 0                                               ; 116                            ;
;     -- soc_system_passthrough_hps_hps_io_border:border      ; 49                    ; 0                    ; 124                                             ; 0                              ;
;     -- hard_block:auto_generated_inst                       ; 2629                  ; 116                  ; 0                                               ; 4                              ;
;                                                             ;                       ;                      ;                                                 ;                                ;
; Partition Interface                                         ;                       ;                      ;                                                 ;                                ;
;     -- Input Ports                                          ; 60                    ; 38                   ; 12                                              ; 73                             ;
;     -- Output Ports                                         ; 72                    ; 55                   ; 44                                              ; 109                            ;
;     -- Bidir Ports                                          ; 131                   ; 0                    ; 62                                              ; 0                              ;
;                                                             ;                       ;                      ;                                                 ;                                ;
; Registered Ports                                            ;                       ;                      ;                                                 ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 3                    ; 0                                               ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 22                   ; 0                                               ; 0                              ;
;                                                             ;                       ;                      ;                                                 ;                                ;
; Port Connectivity                                           ;                       ;                      ;                                                 ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 4                    ; 0                                               ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 28                   ; 0                                               ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                    ; 0                                               ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                    ; 0                                               ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 25                   ; 0                                               ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                    ; 0                                               ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 30                   ; 0                                               ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                     ; 44                   ; 0                                               ; 0                              ;
+-------------------------------------------------------------+-----------------------+----------------------+-------------------------------------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                               ;
+------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; Name                   ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard    ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; ad1939_adc_abclk       ; AA15  ; 4A       ; 64           ; 0            ; 17           ; 90                    ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; ad1939_adc_alrclk      ; AG26  ; 4A       ; 82           ; 0            ; 74           ; 56                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; ad1939_adc_asdata2     ; AG25  ; 4A       ; 86           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; ad1939_mclk            ; Y15   ; 4A       ; 64           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; ad1939_spi_cout        ; AE25  ; 5A       ; 89           ; 6            ; 37           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; adc_sdo                ; AD4   ; 3A       ; 6            ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; audio_mini_switches[0] ; AE17  ; 4A       ; 62           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; audio_mini_switches[1] ; AE20  ; 4A       ; 70           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; audio_mini_switches[2] ; AF20  ; 4A       ; 72           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; audio_mini_switches[3] ; AH18  ; 4A       ; 68           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; fpga_clk1_50           ; V11   ; 3B       ; 32           ; 0            ; 0            ; 979                   ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; fpga_clk2_50           ; Y13   ; 4A       ; 56           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; fpga_clk3_50           ; E11   ; 8A       ; 32           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; hps_ddr3_rzq           ; D25   ; 6A       ; 89           ; 80           ; 54           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; SSTL-15 Class I ; Off         ; --                        ; Fitter               ; no        ;
; hps_enet_rx_clk        ; J12   ; 7B       ; 68           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; hps_enet_rx_data[0]    ; A14   ; 7B       ; 69           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; hps_enet_rx_data[1]    ; A11   ; 7B       ; 68           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; hps_enet_rx_data[2]    ; C15   ; 7B       ; 66           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; hps_enet_rx_data[3]    ; A9    ; 7B       ; 66           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; hps_enet_rx_dv         ; J13   ; 7B       ; 68           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; hps_spim_miso          ; B19   ; 7A       ; 74           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; hps_uart_rx            ; A22   ; 7A       ; 79           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; hps_usb_clkout         ; G4    ; 7D       ; 52           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; hps_usb_dir            ; E5    ; 7D       ; 49           ; 81           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; hps_usb_nxt            ; D5    ; 7D       ; 49           ; 81           ; 6            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; inmp621_mic_data       ; AD17  ; 4A       ; 62           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; key[0]                 ; AH17  ; 4A       ; 64           ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; key[1]                 ; AH16  ; 4A       ; 64           ; 0            ; 51           ; 5                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; sw[0]                  ; Y24   ; 5B       ; 89           ; 25           ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; sw[1]                  ; W24   ; 5B       ; 89           ; 25           ; 20           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; sw[2]                  ; W21   ; 5B       ; 89           ; 23           ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; sw[3]                  ; W20   ; 5B       ; 89           ; 23           ; 20           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
+------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name                ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Termination                       ; Termination Control Block                                                                                                                                                                                        ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; ad1939_dac_dbclk    ; AH24  ; 4A       ; 80           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ad1939_dac_dlrclk   ; AF25  ; 4A       ; 86           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ad1939_dac_dsdata1  ; AF23  ; 4A       ; 78           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ad1939_rst_codec_n  ; AH22  ; 4A       ; 78           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ad1939_spi_cclk     ; AG28  ; 4A       ; 86           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ad1939_spi_cin      ; AF27  ; 4A       ; 88           ; 0            ; 35           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ad1939_spi_clatch_n ; AF28  ; 4A       ; 88           ; 0            ; 52           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; adc_convst          ; U9    ; 3A       ; 4            ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; adc_sck             ; V10   ; 3A       ; 6            ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; adc_sdi             ; AC4   ; 3A       ; 6            ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; audio_mini_leds[0]  ; AE19  ; 4A       ; 66           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; audio_mini_leds[1]  ; AG15  ; 4A       ; 62           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; audio_mini_leds[2]  ; AF18  ; 4A       ; 66           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; audio_mini_leds[3]  ; AG18  ; 4A       ; 68           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_ddr3_addr[0]    ; C28   ; 6A       ; 89           ; 71           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_ddr3_addr[10]   ; A24   ; 6A       ; 89           ; 78           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_ddr3_addr[11]   ; B24   ; 6A       ; 89           ; 78           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_ddr3_addr[12]   ; D24   ; 6A       ; 89           ; 79           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_ddr3_addr[13]   ; C24   ; 6A       ; 89           ; 79           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_ddr3_addr[14]   ; G23   ; 6A       ; 89           ; 80           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_ddr3_addr[1]    ; B28   ; 6A       ; 89           ; 71           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_ddr3_addr[2]    ; E26   ; 6A       ; 89           ; 72           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_ddr3_addr[3]    ; D26   ; 6A       ; 89           ; 72           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_ddr3_addr[4]    ; J21   ; 6A       ; 89           ; 72           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_ddr3_addr[5]    ; J20   ; 6A       ; 89           ; 72           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_ddr3_addr[6]    ; C26   ; 6A       ; 89           ; 73           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_ddr3_addr[7]    ; B26   ; 6A       ; 89           ; 73           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_ddr3_addr[8]    ; F26   ; 6A       ; 89           ; 78           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_ddr3_addr[9]    ; F25   ; 6A       ; 89           ; 78           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_ddr3_ba[0]      ; A27   ; 6A       ; 89           ; 74           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_ddr3_ba[1]      ; H25   ; 6A       ; 89           ; 74           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_ddr3_ba[2]      ; G25   ; 6A       ; 89           ; 74           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_ddr3_cas_n      ; A26   ; 6A       ; 89           ; 77           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_ddr3_ck_n       ; N20   ; 6A       ; 89           ; 73           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_ddr3_ck_p       ; N21   ; 6A       ; 89           ; 73           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_ddr3_cke        ; L28   ; 6A       ; 89           ; 57           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_ddr3_cs_n       ; L21   ; 6A       ; 89           ; 79           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_ddr3_dm[0]      ; G28   ; 6A       ; 89           ; 63           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_ddr3_dm[1]      ; P28   ; 6A       ; 89           ; 56           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_ddr3_dm[2]      ; W28   ; 6B       ; 89           ; 49           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_ddr3_dm[3]      ; AB28  ; 6B       ; 89           ; 42           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_ddr3_odt        ; D28   ; 6A       ; 89           ; 65           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_ddr3_ras_n      ; A25   ; 6A       ; 89           ; 77           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_ddr3_reset_n    ; V28   ; 6B       ; 89           ; 51           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_ddr3_we_n       ; E25   ; 6A       ; 89           ; 80           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_enet_gtx_clk    ; J15   ; 7B       ; 71           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_enet_mdc        ; A13   ; 7B       ; 69           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_enet_tx_data[0] ; A16   ; 7B       ; 71           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_enet_tx_data[1] ; J14   ; 7B       ; 71           ; 81           ; 4            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_enet_tx_data[2] ; A15   ; 7B       ; 71           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_enet_tx_data[3] ; D17   ; 7B       ; 69           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_enet_tx_en      ; A12   ; 7B       ; 68           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_sd_clk          ; B8    ; 7C       ; 55           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_spim_clk        ; C19   ; 7A       ; 76           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_spim_mosi       ; B16   ; 7A       ; 74           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_uart_tx         ; B21   ; 7A       ; 79           ; 81           ; 4            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_usb_stp         ; C5    ; 7D       ; 52           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; inmp621_mic_clk     ; C12   ; 8A       ; 40           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; led[0]              ; W15   ; 5A       ; 89           ; 8            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; led[1]              ; AA24  ; 5A       ; 89           ; 9            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; led[2]              ; V16   ; 5A       ; 89           ; 9            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; led[3]              ; V15   ; 5A       ; 89           ; 9            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; led[4]              ; AF26  ; 5A       ; 89           ; 4            ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; led[5]              ; AE26  ; 5A       ; 89           ; 4            ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; led[6]              ; Y16   ; 5A       ; 89           ; 8            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; led[7]              ; AA23  ; 5A       ; 89           ; 9            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; tpa6130_power_off   ; AH27  ; 4A       ; 86           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                  ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Input Termination                ; Output Termination             ; Termination Control Block                                                                                                                                                                                        ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; arduino_io[0]         ; AG13  ; 4A       ; 50           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                         ;
; arduino_io[10]        ; AF15  ; 4A       ; 54           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                         ;
; arduino_io[11]        ; AG16  ; 4A       ; 58           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                         ;
; arduino_io[12]        ; AH11  ; 4A       ; 56           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                         ;
; arduino_io[13]        ; AH12  ; 4A       ; 58           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                         ;
; arduino_io[14]        ; AH9   ; 4A       ; 54           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                         ;
; arduino_io[15]        ; AG11  ; 4A       ; 56           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                         ;
; arduino_io[1]         ; AF13  ; 4A       ; 50           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                         ;
; arduino_io[2]         ; AG10  ; 4A       ; 54           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                         ;
; arduino_io[3]         ; AG9   ; 4A       ; 52           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                         ;
; arduino_io[4]         ; U14   ; 4A       ; 52           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                         ;
; arduino_io[5]         ; U13   ; 4A       ; 52           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                         ;
; arduino_io[6]         ; AG8   ; 4A       ; 50           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                         ;
; arduino_io[7]         ; AH8   ; 4A       ; 52           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                         ;
; arduino_io[8]         ; AF17  ; 4A       ; 58           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                         ;
; arduino_io[9]         ; AE15  ; 4A       ; 54           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                         ;
; arduino_reset_n       ; AH7   ; 4A       ; 50           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                         ;
; audio_mini_gpio_0[0]  ; V12   ; 3B       ; 40           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                         ;
; audio_mini_gpio_0[10] ; AD5   ; 3A       ; 8            ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                         ;
; audio_mini_gpio_0[11] ; AG14  ; 4A       ; 60           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                         ;
; audio_mini_gpio_0[12] ; AE23  ; 4A       ; 82           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                         ;
; audio_mini_gpio_0[13] ; AE6   ; 3A       ; 8            ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                         ;
; audio_mini_gpio_0[14] ; AD23  ; 4A       ; 76           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                         ;
; audio_mini_gpio_0[15] ; AE24  ; 4A       ; 82           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                         ;
; audio_mini_gpio_0[16] ; D12   ; 8A       ; 40           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                         ;
; audio_mini_gpio_0[17] ; AD20  ; 4A       ; 70           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                         ;
; audio_mini_gpio_0[18] ; AC23  ; 4A       ; 84           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                         ;
; audio_mini_gpio_0[19] ; AC22  ; 4A       ; 84           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                         ;
; audio_mini_gpio_0[1]  ; E8    ; 8A       ; 38           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                         ;
; audio_mini_gpio_0[20] ; Y19   ; 5A       ; 89           ; 4            ; 60           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                         ;
; audio_mini_gpio_0[21] ; AB23  ; 5A       ; 89           ; 8            ; 54           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                         ;
; audio_mini_gpio_0[22] ; AA19  ; 4A       ; 68           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                         ;
; audio_mini_gpio_0[23] ; W11   ; 3B       ; 32           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                         ;
; audio_mini_gpio_0[24] ; AA18  ; 4A       ; 68           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                         ;
; audio_mini_gpio_0[25] ; W14   ; 4A       ; 60           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                         ;
; audio_mini_gpio_0[26] ; Y18   ; 5A       ; 89           ; 6            ; 20           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                         ;
; audio_mini_gpio_0[27] ; Y17   ; 5A       ; 89           ; 6            ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                         ;
; audio_mini_gpio_0[28] ; AB25  ; 5B       ; 89           ; 25           ; 54           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                         ;
; audio_mini_gpio_0[29] ; AB26  ; 5B       ; 89           ; 23           ; 37           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                         ;
; audio_mini_gpio_0[2]  ; W12   ; 3B       ; 40           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                         ;
; audio_mini_gpio_0[30] ; Y11   ; 3A       ; 8            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                         ;
; audio_mini_gpio_0[31] ; AA26  ; 5B       ; 89           ; 23           ; 54           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                         ;
; audio_mini_gpio_0[32] ; AA13  ; 4A       ; 56           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                         ;
; audio_mini_gpio_0[33] ; AA11  ; 3A       ; 8            ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                         ;
; audio_mini_gpio_0[3]  ; D11   ; 8A       ; 32           ; 81           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                         ;
; audio_mini_gpio_0[4]  ; D8    ; 8A       ; 38           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                         ;
; audio_mini_gpio_0[5]  ; AH13  ; 4A       ; 60           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                         ;
; audio_mini_gpio_0[6]  ; AF7   ; 3B       ; 34           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                         ;
; audio_mini_gpio_0[7]  ; AH14  ; 4A       ; 62           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                         ;
; audio_mini_gpio_0[8]  ; AF4   ; 3B       ; 26           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                         ;
; audio_mini_gpio_0[9]  ; AH3   ; 3B       ; 36           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                         ;
; audio_mini_gpio_1[0]  ; AH26  ; 4A       ; 84           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                         ;
; audio_mini_gpio_1[10] ; AF21  ; 4A       ; 74           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                         ;
; audio_mini_gpio_1[11] ; AG19  ; 4A       ; 70           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                         ;
; audio_mini_gpio_1[12] ; AH19  ; 4A       ; 70           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                         ;
; audio_mini_gpio_1[1]  ; AG23  ; 4A       ; 78           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                         ;
; audio_mini_gpio_1[2]  ; AG24  ; 4A       ; 80           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                         ;
; audio_mini_gpio_1[3]  ; AH21  ; 4A       ; 76           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                         ;
; audio_mini_gpio_1[4]  ; AG21  ; 4A       ; 74           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                         ;
; audio_mini_gpio_1[5]  ; AH23  ; 4A       ; 78           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                         ;
; audio_mini_gpio_1[6]  ; AA20  ; 5A       ; 89           ; 4            ; 43           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                         ;
; audio_mini_gpio_1[7]  ; AF22  ; 4A       ; 74           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                         ;
; audio_mini_gpio_1[8]  ; AE22  ; 4A       ; 76           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                         ;
; audio_mini_gpio_1[9]  ; AG20  ; 4A       ; 72           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                         ;
; hps_conv_usb_n        ; C6    ; 7D       ; 52           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|intermediate[33] (inverted)                                                                                                                                                                                                                             ;
; hps_ddr3_dq[0]        ; J25   ; 6A       ; 89           ; 66           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; hps_ddr3_dq[10]       ; J27   ; 6A       ; 89           ; 59           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; hps_ddr3_dq[11]       ; J28   ; 6A       ; 89           ; 58           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; hps_ddr3_dq[12]       ; M27   ; 6A       ; 89           ; 57           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; hps_ddr3_dq[13]       ; M26   ; 6A       ; 89           ; 57           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; hps_ddr3_dq[14]       ; M28   ; 6A       ; 89           ; 57           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; hps_ddr3_dq[15]       ; N28   ; 6A       ; 89           ; 56           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; hps_ddr3_dq[16]       ; N24   ; 6B       ; 89           ; 52           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; hps_ddr3_dq[17]       ; N25   ; 6B       ; 89           ; 52           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; hps_ddr3_dq[18]       ; T28   ; 6B       ; 89           ; 52           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; hps_ddr3_dq[19]       ; U28   ; 6B       ; 89           ; 51           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; hps_ddr3_dq[1]        ; J24   ; 6A       ; 89           ; 66           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; hps_ddr3_dq[20]       ; N26   ; 6B       ; 89           ; 50           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; hps_ddr3_dq[21]       ; N27   ; 6B       ; 89           ; 50           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; hps_ddr3_dq[22]       ; R27   ; 6B       ; 89           ; 50           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; hps_ddr3_dq[23]       ; V27   ; 6B       ; 89           ; 49           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; hps_ddr3_dq[24]       ; R26   ; 6B       ; 89           ; 45           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; hps_ddr3_dq[25]       ; R25   ; 6B       ; 89           ; 45           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; hps_ddr3_dq[26]       ; AA28  ; 6B       ; 89           ; 45           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; hps_ddr3_dq[27]       ; W26   ; 6B       ; 89           ; 44           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; hps_ddr3_dq[28]       ; R24   ; 6B       ; 89           ; 43           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; hps_ddr3_dq[29]       ; T24   ; 6B       ; 89           ; 43           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; hps_ddr3_dq[2]        ; E28   ; 6A       ; 89           ; 66           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; hps_ddr3_dq[30]       ; Y27   ; 6B       ; 89           ; 43           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; hps_ddr3_dq[31]       ; AA27  ; 6B       ; 89           ; 42           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; hps_ddr3_dq[3]        ; D27   ; 6A       ; 89           ; 65           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; hps_ddr3_dq[4]        ; J26   ; 6A       ; 89           ; 64           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; hps_ddr3_dq[5]        ; K26   ; 6A       ; 89           ; 64           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; hps_ddr3_dq[6]        ; G27   ; 6A       ; 89           ; 64           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; hps_ddr3_dq[7]        ; F28   ; 6A       ; 89           ; 63           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; hps_ddr3_dq[8]        ; K25   ; 6A       ; 89           ; 59           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; hps_ddr3_dq[9]        ; L25   ; 6A       ; 89           ; 59           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; hps_ddr3_dqs_n[0]     ; R16   ; 6A       ; 89           ; 65           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; hps_ddr3_dqs_n[1]     ; R18   ; 6A       ; 89           ; 58           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; hps_ddr3_dqs_n[2]     ; T18   ; 6B       ; 89           ; 51           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; hps_ddr3_dqs_n[3]     ; T20   ; 6B       ; 89           ; 44           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; hps_ddr3_dqs_p[0]     ; R17   ; 6A       ; 89           ; 65           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; hps_ddr3_dqs_p[1]     ; R19   ; 6A       ; 89           ; 58           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; hps_ddr3_dqs_p[2]     ; T19   ; 6B       ; 89           ; 51           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; hps_ddr3_dqs_p[3]     ; U19   ; 6B       ; 89           ; 44           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; hps_enet_int_n        ; B14   ; 7B       ; 60           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|intermediate[35] (inverted)                                                                                                                                                                                                                             ;
; hps_enet_mdio         ; E16   ; 7B       ; 69           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|intermediate[1] (inverted)                                                                                                                                                                                                                              ;
; hps_gsensor_int       ; A17   ; 7A       ; 76           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|intermediate[43] (inverted)                                                                                                                                                                                                                             ;
; hps_i2c0_sclk         ; AD11  ; 3B       ; 30           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                         ;
; hps_i2c0_sdat         ; AE11  ; 3B       ; 30           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                         ;
; hps_i2c1_sclk         ; K18   ; 7A       ; 78           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|intermediate[31]                                                                                                                                                                                                                                        ;
; hps_i2c1_sdat         ; A21   ; 7A       ; 79           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|intermediate[30]                                                                                                                                                                                                                                        ;
; hps_key               ; J18   ; 7A       ; 78           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|intermediate[41] (inverted)                                                                                                                                                                                                                             ;
; hps_led               ; A20   ; 7A       ; 78           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|intermediate[39] (inverted)                                                                                                                                                                                                                             ;
; hps_ltc_gpio          ; H13   ; 7C       ; 57           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|intermediate[37] (inverted)                                                                                                                                                                                                                             ;
; hps_sd_cmd            ; D14   ; 7C       ; 58           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|intermediate[3] (inverted)                                                                                                                                                                                                                              ;
; hps_sd_data[0]        ; C13   ; 7C       ; 58           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|intermediate[5] (inverted)                                                                                                                                                                                                                              ;
; hps_sd_data[1]        ; B6    ; 7C       ; 58           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|intermediate[7] (inverted)                                                                                                                                                                                                                              ;
; hps_sd_data[2]        ; B11   ; 7C       ; 55           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|intermediate[9] (inverted)                                                                                                                                                                                                                              ;
; hps_sd_data[3]        ; B9    ; 7C       ; 55           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|intermediate[11] (inverted)                                                                                                                                                                                                                             ;
; hps_spim_ss           ; C16   ; 7A       ; 74           ; 81           ; 4            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                         ;
; hps_usb_data[0]       ; C10   ; 7D       ; 54           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|intermediate[13] (inverted)                                                                                                                                                                                                                             ;
; hps_usb_data[1]       ; F5    ; 7D       ; 54           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|intermediate[15] (inverted)                                                                                                                                                                                                                             ;
; hps_usb_data[2]       ; C9    ; 7D       ; 54           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|intermediate[17] (inverted)                                                                                                                                                                                                                             ;
; hps_usb_data[3]       ; C4    ; 7D       ; 53           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|intermediate[19] (inverted)                                                                                                                                                                                                                             ;
; hps_usb_data[4]       ; C8    ; 7D       ; 53           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|intermediate[21] (inverted)                                                                                                                                                                                                                             ;
; hps_usb_data[5]       ; D4    ; 7D       ; 53           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|intermediate[23] (inverted)                                                                                                                                                                                                                             ;
; hps_usb_data[6]       ; C7    ; 7D       ; 53           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|intermediate[25] (inverted)                                                                                                                                                                                                                             ;
; hps_usb_data[7]       ; F4    ; 7D       ; 52           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|intermediate[27] (inverted)                                                                                                                                                                                                                             ;
; tpa6130_i2c_scl       ; AC24  ; 5A       ; 89           ; 8            ; 37           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; On           ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_fpga_interfaces:fpga_interfaces|i2c0_out_clk[0] (inverted)                                                                                                                                                                                                                                                            ;
; tpa6130_i2c_sda       ; AD26  ; 5A       ; 89           ; 6            ; 54           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; On           ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_fpga_interfaces:fpga_interfaces|i2c0_out_data[0] (inverted)                                                                                                                                                                                                                                                           ;
+-----------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; I/O Bank Usage                                                              ;
+----------+-------------------+---------------+--------------+---------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+-------------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; 3A       ; 8 / 16 ( 50 % )   ; 3.3V          ; --           ; 3.3V          ;
; 3B       ; 9 / 32 ( 28 % )   ; 3.3V          ; --           ; 3.3V          ;
; 4A       ; 66 / 68 ( 97 % )  ; 3.3V          ; --           ; 3.3V          ;
; 5A       ; 16 / 16 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5B       ; 7 / 7 ( 100 % )   ; 3.3V          ; --           ; 3.3V          ;
; 6B       ; 23 / 44 ( 52 % )  ; 1.5V          ; 0.75V        ; 2.5V          ;
; 6A       ; 48 / 56 ( 86 % )  ; 1.5V          ; 0.75V        ; 2.5V          ;
; 7A       ; 11 / 19 ( 58 % )  ; 3.3V          ; --           ; 3.3V          ;
; 7B       ; 15 / 22 ( 68 % )  ; 3.3V          ; --           ; 3.3V          ;
; 7C       ; 7 / 12 ( 58 % )   ; 3.3V          ; --           ; 3.3V          ;
; 7D       ; 13 / 14 ( 93 % )  ; 3.3V          ; --           ; 3.3V          ;
; 8A       ; 6 / 6 ( 100 % )   ; 3.3V          ; --           ; 3.3V          ;
+----------+-------------------+---------------+--------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                                     ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard                    ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A4       ; 435        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 431        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 425        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ; 423        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A8       ; 421        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 419        ; 7B             ; hps_enet_rx_data[3]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A11      ; 417        ; 7B             ; hps_enet_rx_data[1]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A12      ; 415        ; 7B             ; hps_enet_tx_en                  ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A13      ; 413        ; 7B             ; hps_enet_mdc                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A14      ; 411        ; 7B             ; hps_enet_rx_data[0]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A15      ; 409        ; 7B             ; hps_enet_tx_data[2]             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A16      ; 407        ; 7B             ; hps_enet_tx_data[0]             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A17      ; 399        ; 7A             ; hps_gsensor_int                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A18      ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 393        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 391        ; 7A             ; hps_led                         ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A21      ; 389        ; 7A             ; hps_i2c1_sdat                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A22      ; 387        ; 7A             ; hps_uart_rx                     ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A23      ; 374        ; 7A             ; ^HPS_nRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A24      ; 361        ; 6A             ; hps_ddr3_addr[10]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; A25      ; 359        ; 6A             ; hps_ddr3_ras_n                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; A26      ; 357        ; 6A             ; hps_ddr3_cas_n                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; A27      ; 353        ; 6A             ; hps_ddr3_ba[0]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AA1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA4      ; 59         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA5      ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA6      ; 43         ; 3A             ; ^nCSO, DATA4                    ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA8      ; 50         ; 3A             ; ^DCLK                           ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA9      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA11     ; 64         ; 3A             ; audio_mini_gpio_0[33]           ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA12     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA13     ; 144        ; 4A             ; audio_mini_gpio_0[32]           ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA14     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA15     ; 160        ; 4A             ; ad1939_adc_abclk                ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA16     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA17     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; audio_mini_gpio_0[24]           ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA19     ; 170        ; 4A             ; audio_mini_gpio_0[22]           ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA20     ; 213        ; 5A             ; audio_mini_gpio_1[6]            ; bidir  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA21     ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA23     ; 226        ; 5A             ; led[7]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA24     ; 224        ; 5A             ; led[1]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA25     ;            ; 5B             ; VREFB5BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA26     ; 255        ; 5B             ; audio_mini_gpio_0[31]           ; bidir  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA27     ; 279        ; 6B             ; hps_ddr3_dq[31]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AA28     ; 289        ; 6B             ; hps_ddr3_dq[26]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AB1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB4      ; 57         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB5      ; 46         ; 3A             ; altera_reserved_tck             ; input  ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; AB6      ; 45         ; 3A             ; ^AS_DATA3, DATA3                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB23     ; 222        ; 5A             ; audio_mini_gpio_0[21]           ; bidir  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB24     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB25     ; 259        ; 5B             ; audio_mini_gpio_0[28]           ; bidir  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB26     ; 253        ; 5B             ; audio_mini_gpio_0[29]           ; bidir  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB27     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB28     ; 277        ; 6B             ; hps_ddr3_dm[3]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AC1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC4      ; 63         ; 3A             ; adc_sdi                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC5      ; 47         ; 3A             ; ^AS_DATA2, DATA2                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC6      ; 49         ; 3A             ; ^AS_DATA1, DATA1                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC7      ; 44         ; 3A             ; altera_reserved_tms             ; input  ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; AC8      ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC21     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC22     ; 202        ; 4A             ; audio_mini_gpio_0[19]           ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC23     ; 200        ; 4A             ; audio_mini_gpio_0[18]           ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC24     ; 220        ; 5A             ; tpa6130_i2c_scl                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; On           ;
; AC25     ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC26     ;            ; 5A             ; VREFB5AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 275        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC28     ; 273        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD4      ; 61         ; 3A             ; adc_sdo                         ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD5      ; 67         ; 3A             ; audio_mini_gpio_0[10]           ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD6      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AD8      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD9      ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD10     ; 103        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD11     ; 111        ; 3B             ; hps_i2c0_sclk                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AD12     ; 125        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD14     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD15     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD17     ; 159        ; 4A             ; inmp621_mic_data                ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD19     ; 165        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD20     ; 173        ; 4A             ; audio_mini_gpio_0[17]           ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD22     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD23     ; 186        ; 4A             ; audio_mini_gpio_0[14]           ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD24     ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AD25     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD26     ; 218        ; 5A             ; tpa6130_i2c_sda                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; On           ;
; AD27     ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; AD28     ; 263        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE4      ; 102        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE5      ;            ; 3A             ; VREFB3AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE6      ; 65         ; 3A             ; audio_mini_gpio_0[13]           ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE7      ; 107        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE8      ; 110        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE9      ; 101        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE10     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE11     ; 109        ; 3B             ; hps_i2c0_sdat                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE12     ; 127        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE13     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE14     ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE15     ; 141        ; 4A             ; arduino_io[9]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE16     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE17     ; 157        ; 4A             ; audio_mini_switches[0]          ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE18     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE19     ; 167        ; 4A             ; audio_mini_leds[0]              ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE20     ; 175        ; 4A             ; audio_mini_switches[1]          ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE21     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE22     ; 184        ; 4A             ; audio_mini_gpio_1[8]            ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE23     ; 197        ; 4A             ; audio_mini_gpio_0[12]           ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE24     ; 199        ; 4A             ; audio_mini_gpio_0[15]           ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE25     ; 216        ; 5A             ; ad1939_spi_cout                 ; input  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE26     ; 214        ; 5A             ; led[5]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE27     ; 265        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE28     ; 261        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 100        ; 3B             ; audio_mini_gpio_0[8]            ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF5      ; 115        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF6      ; 113        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF7      ; 118        ; 3B             ; audio_mini_gpio_0[6]            ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF8      ; 105        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 108        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF10     ; 117        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF11     ; 119        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF12     ;            ; 3B             ; VREFB3BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 133        ; 4A             ; arduino_io[1]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF14     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF15     ; 143        ; 4A             ; arduino_io[10]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF16     ;            ; 4A             ; VREFB4AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF17     ; 151        ; 4A             ; arduino_io[8]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF18     ; 166        ; 4A             ; audio_mini_leds[2]              ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF19     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF20     ; 179        ; 4A             ; audio_mini_switches[2]          ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF21     ; 181        ; 4A             ; audio_mini_gpio_1[10]           ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF22     ; 183        ; 4A             ; audio_mini_gpio_1[7]            ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF23     ; 189        ; 4A             ; ad1939_dac_dsdata1              ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF24     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF25     ; 207        ; 4A             ; ad1939_dac_dlrclk               ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF26     ; 212        ; 5A             ; led[4]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF27     ; 211        ; 4A             ; ad1939_spi_cin                  ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF28     ; 209        ; 4A             ; ad1939_spi_clatch_n             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG4      ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG5      ; 126        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG6      ; 116        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG7      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG8      ; 134        ; 4A             ; arduino_io[6]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG9      ; 139        ; 4A             ; arduino_io[3]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG10     ; 142        ; 4A             ; arduino_io[2]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG11     ; 147        ; 4A             ; arduino_io[15]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG12     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG13     ; 135        ; 4A             ; arduino_io[0]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG14     ; 155        ; 4A             ; audio_mini_gpio_0[11]           ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG15     ; 158        ; 4A             ; audio_mini_leds[1]              ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG16     ; 149        ; 4A             ; arduino_io[11]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG17     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG18     ; 171        ; 4A             ; audio_mini_leds[3]              ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG19     ; 174        ; 4A             ; audio_mini_gpio_1[11]           ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG20     ; 177        ; 4A             ; audio_mini_gpio_1[9]            ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG21     ; 182        ; 4A             ; audio_mini_gpio_1[4]            ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG22     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG23     ; 191        ; 4A             ; audio_mini_gpio_1[1]            ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG24     ; 195        ; 4A             ; audio_mini_gpio_1[2]            ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG25     ; 205        ; 4A             ; ad1939_adc_asdata2              ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG26     ; 198        ; 4A             ; ad1939_adc_alrclk               ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG27     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG28     ; 206        ; 4A             ; ad1939_spi_cclk                 ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH2      ; 121        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH3      ; 123        ; 3B             ; audio_mini_gpio_0[9]            ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH4      ; 124        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH5      ; 129        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH6      ; 131        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH7      ; 132        ; 4A             ; arduino_reset_n                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH8      ; 137        ; 4A             ; arduino_io[7]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH9      ; 140        ; 4A             ; arduino_io[14]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH10     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH11     ; 145        ; 4A             ; arduino_io[12]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH12     ; 150        ; 4A             ; arduino_io[13]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH13     ; 153        ; 4A             ; audio_mini_gpio_0[5]            ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH14     ; 156        ; 4A             ; audio_mini_gpio_0[7]            ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH15     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH16     ; 161        ; 4A             ; key[1]                          ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH17     ; 163        ; 4A             ; key[0]                          ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH18     ; 169        ; 4A             ; audio_mini_switches[3]          ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH19     ; 172        ; 4A             ; audio_mini_gpio_1[12]           ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH20     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH21     ; 185        ; 4A             ; audio_mini_gpio_1[3]            ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH22     ; 188        ; 4A             ; ad1939_rst_codec_n              ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH23     ; 190        ; 4A             ; audio_mini_gpio_1[5]            ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH24     ; 193        ; 4A             ; ad1939_dac_dbclk                ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH25     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH26     ; 201        ; 4A             ; audio_mini_gpio_1[0]            ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH27     ; 204        ; 4A             ; tpa6130_power_off               ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B1       ;            ;                ; RREF                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B4       ; 437        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B6       ; 433        ; 7C             ; hps_sd_data[1]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B8       ; 439        ; 7C             ; hps_sd_clk                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B9       ; 441        ; 7C             ; hps_sd_data[3]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B10      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; B11      ; 440        ; 7C             ; hps_sd_data[2]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B12      ; 438        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; B14      ; 427        ; 7B             ; hps_enet_int_n                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B16      ; 402        ; 7A             ; hps_spim_mosi                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B18      ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ; 403        ; 7A             ; hps_spim_miso                   ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B21      ; 388        ; 7A             ; hps_uart_tx                     ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B23      ; 376        ; 7A             ; ^HPS_TDO                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B24      ; 363        ; 6A             ; hps_ddr3_addr[11]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; B25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B26      ; 351        ; 6A             ; hps_ddr3_addr[7]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; B27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 343        ; 6A             ; hps_ddr3_addr[1]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C4       ; 446        ; 7D             ; hps_usb_data[3]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C5       ; 453        ; 7D             ; hps_usb_stp                     ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C6       ; 451        ; 7D             ; hps_conv_usb_n                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C7       ; 449        ; 7D             ; hps_usb_data[6]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C8       ; 447        ; 7D             ; hps_usb_data[4]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C9       ; 445        ; 7D             ; hps_usb_data[2]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C10      ; 443        ; 7D             ; hps_usb_data[0]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C12      ; 460        ; 8A             ; inmp621_mic_clk                 ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C13      ; 432        ; 7C             ; hps_sd_data[0]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C14      ; 426        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 418        ; 7B             ; hps_enet_rx_data[2]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C16      ; 404        ; 7A             ; hps_spim_ss                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C17      ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 394        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 401        ; 7A             ; hps_spim_clk                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C20      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; C21      ; 386        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C22      ; 380        ; 7A             ; ^HPS_TRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C23      ; 378        ; 7A             ; ^HPS_TMS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C24      ; 367        ; 6A             ; hps_ddr3_addr[13]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C25      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; C26      ; 349        ; 6A             ; hps_ddr3_addr[6]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; C28      ; 341        ; 6A             ; hps_ddr3_addr[0]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 448        ; 7D             ; hps_usb_data[5]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D5       ; 455        ; 7D             ; hps_usb_nxt                     ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D6       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; D7       ;            ; --             ; VCCBAT                          ; power  ;                                 ; 1.2V                ; --           ;                 ; --       ; --           ;
; D8       ; 465        ; 8A             ; audio_mini_gpio_0[4]            ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D9       ;            ; 8A             ; VREFB8AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D11      ; 476        ; 8A             ; audio_mini_gpio_0[3]            ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D12      ; 458        ; 8A             ; audio_mini_gpio_0[16]           ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 430        ; 7C             ; hps_sd_cmd                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D15      ; 420        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D17      ; 410        ; 7B             ; hps_enet_tx_data[3]             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D18      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; D19      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D20      ; 385        ; 7A             ; ^HPS_CLK2                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D21      ; 382        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D22      ; 381        ; 7A             ; ^HPS_TDI                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D23      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 365        ; 6A             ; hps_ddr3_addr[12]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D25      ; 371        ; 6A             ; hps_ddr3_rzq                    ; input  ; SSTL-15 Class I                 ;                     ; --           ; N               ; no       ; Off          ;
; D26      ; 347        ; 6A             ; hps_ddr3_addr[3]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D27      ; 335        ; 6A             ; hps_ddr3_dq[3]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D28      ; 333        ; 6A             ; hps_ddr3_odt                    ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E4       ; 442        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ; 454        ; 7D             ; hps_usb_dir                     ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E6       ; 542        ; 9A             ; ^nCE                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E7       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E8       ; 463        ; 8A             ; audio_mini_gpio_0[1]            ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E10      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E11      ; 474        ; 8A             ; fpga_clk3_50                    ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E12      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E13      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E14      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E15      ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 412        ; 7B             ; hps_enet_mdio                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E17      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E18      ; 383        ; 7A             ; ^HPS_PORSEL                     ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E20      ; 384        ; 7A             ; ^HPS_CLK1                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E21      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 373        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E25      ; 369        ; 6A             ; hps_ddr3_we_n                   ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E26      ; 345        ; 6A             ; hps_ddr3_addr[2]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E28      ; 337        ; 6A             ; hps_ddr3_dq[2]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 450        ; 7D             ; hps_usb_data[7]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F5       ; 444        ; 7D             ; hps_usb_data[1]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F6       ; 547        ; 9A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F7       ; 545        ; 9A             ; ^nCONFIG                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F8       ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; F21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; F22      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F23      ; 372        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 370        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; F25      ; 362        ; 6A             ; hps_ddr3_addr[9]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F26      ; 360        ; 6A             ; hps_ddr3_addr[8]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; F28      ; 327        ; 6A             ; hps_ddr3_dq[7]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G4       ; 452        ; 7D             ; hps_usb_clkout                  ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G5       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G23      ; 368        ; 6A             ; hps_ddr3_addr[14]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; G25      ; 354        ; 6A             ; hps_ddr3_ba[2]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G26      ; 331        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 329        ; 6A             ; hps_ddr3_dq[6]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G28      ; 325        ; 6A             ; hps_ddr3_dm[0]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H8       ; 541        ; 9A             ; ^nSTATUS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H9       ; 540        ; 9A             ; ^MSEL1                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 436        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 434        ; 7C             ; hps_ltc_gpio                    ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H14      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; H15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H16      ; 422        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H17      ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H19      ; 375        ; 7A             ; ^HPS_nPOR                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; H23      ;            ; --             ; VCCPLL_HPS                      ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H25      ; 352        ; 6A             ; hps_ddr3_ba[1]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; H27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H28      ; 339        ; 6A             ; VREFB6AN0_HPS                   ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; J1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J8       ; 539        ; 9A             ; ^CONF_DONE                      ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J10      ; 538        ; 9A             ; ^MSEL0                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; J12      ; 416        ; 7B             ; hps_enet_rx_clk                 ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J13      ; 414        ; 7B             ; hps_enet_rx_dv                  ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J14      ; 408        ; 7B             ; hps_enet_tx_data[1]             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J15      ; 406        ; 7B             ; hps_enet_gtx_clk                ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J16      ; 424        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J17      ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J18      ; 392        ; 7A             ; hps_key                         ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J19      ; 377        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J20      ; 346        ; 6A             ; hps_ddr3_addr[5]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J21      ; 344        ; 6A             ; hps_ddr3_addr[4]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J24      ; 336        ; 6A             ; hps_ddr3_dq[1]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J25      ; 338        ; 6A             ; hps_ddr3_dq[0]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J26      ; 330        ; 6A             ; hps_ddr3_dq[4]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J27      ; 321        ; 6A             ; hps_ddr3_dq[10]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J28      ; 319        ; 6A             ; hps_ddr3_dq[11]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K9       ; 546        ; 9A             ; ^MSEL4                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K10      ; 544        ; 9A             ; ^MSEL3                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; K14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K15      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; K16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K17      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; K18      ; 390        ; 7A             ; hps_i2c1_sclk                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K19      ; 379        ; 7A             ; ^HPS_TCK                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ; 322        ; 6A             ; hps_ddr3_dq[8]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K26      ; 328        ; 6A             ; hps_ddr3_dq[5]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K27      ; 323        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 317        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; L1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L20      ; 366        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; L21      ; 364        ; 6A             ; hps_ddr3_cs_n                   ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L25      ; 320        ; 6A             ; hps_ddr3_dq[9]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; L27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L28      ; 315        ; 6A             ; hps_ddr3_cke                    ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; M5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M17      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M18      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M19      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; M24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 312        ; 6A             ; hps_ddr3_dq[13]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M27      ; 314        ; 6A             ; hps_ddr3_dq[12]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M28      ; 313        ; 6A             ; hps_ddr3_dq[14]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N18      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N20      ; 350        ; 6A             ; hps_ddr3_ck_n                   ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N21      ; 348        ; 6A             ; hps_ddr3_ck_p                   ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N24      ; 306        ; 6B             ; hps_ddr3_dq[16]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N25      ; 304        ; 6B             ; hps_ddr3_dq[17]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N26      ; 298        ; 6B             ; hps_ddr3_dq[20]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N27      ; 296        ; 6B             ; hps_ddr3_dq[21]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N28      ; 311        ; 6A             ; hps_ddr3_dq[15]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P26      ; 299        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P28      ; 309        ; 6A             ; hps_ddr3_dm[1]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R16      ; 334        ; 6A             ; hps_ddr3_dqs_n[0]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R17      ; 332        ; 6A             ; hps_ddr3_dqs_p[0]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R18      ; 318        ; 6A             ; hps_ddr3_dqs_n[1]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R19      ; 316        ; 6A             ; hps_ddr3_dqs_p[1]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R20      ; 310        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R21      ; 308        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R24      ; 282        ; 6B             ; hps_ddr3_dq[28]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R25      ; 288        ; 6B             ; hps_ddr3_dq[25]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R26      ; 290        ; 6B             ; hps_ddr3_dq[24]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R27      ; 297        ; 6B             ; hps_ddr3_dq[22]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R28      ; 307        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T8       ; 56         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; T9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T11      ; 106        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; T12      ; 120        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; T13      ; 122        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; T14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T16      ; 292        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T17      ; 294        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T18      ; 302        ; 6B             ; hps_ddr3_dqs_n[2]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T19      ; 300        ; 6B             ; hps_ddr3_dqs_p[2]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T20      ; 286        ; 6B             ; hps_ddr3_dqs_n[3]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T21      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; T24      ; 280        ; 6B             ; hps_ddr3_dq[29]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; T26      ; 274        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T27      ; 283        ; 6B             ; VREFB6BN0_HPS                   ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; T28      ; 305        ; 6B             ; hps_ddr3_dq[18]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; U1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; U5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U8       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U9       ; 58         ; 3A             ; adc_convst                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U10      ; 62         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; U11      ; 104        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; U12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U13      ; 136        ; 4A             ; arduino_io[5]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U14      ; 138        ; 4A             ; arduino_io[4]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U15      ; 278        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U16      ; 276        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; U19      ; 284        ; 6B             ; hps_ddr3_dqs_p[3]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; U20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U21      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 272        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U28      ; 303        ; 6B             ; hps_ddr3_dq[19]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; V1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V10      ; 60         ; 3A             ; adc_sck                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V11      ; 114        ; 3B             ; fpga_clk1_50                    ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V12      ; 130        ; 3B             ; audio_mini_gpio_0[0]            ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V13      ; 152        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; V14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V15      ; 227        ; 5A             ; led[3]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V16      ; 225        ; 5A             ; led[2]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V17      ; 270        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V18      ; 268        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V19      ; 266        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V20      ; 264        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V24      ; 269        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V25      ; 271        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V27      ; 295        ; 6B             ; hps_ddr3_dq[23]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; V28      ; 301        ; 6B             ; hps_ddr3_reset_n                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; W8       ; 54         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W9       ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W10      ; 48         ; 3A             ; altera_reserved_tdi             ; input  ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; W11      ; 112        ; 3B             ; audio_mini_gpio_0[23]           ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W12      ; 128        ; 3B             ; audio_mini_gpio_0[2]            ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W13      ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W14      ; 154        ; 4A             ; audio_mini_gpio_0[25]           ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W15      ; 223        ; 5A             ; led[0]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W17      ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W19      ;            ; 5B             ; VCCPD5B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W20      ; 254        ; 5B             ; sw[3]                           ; input  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W21      ; 252        ; 5B             ; sw[2]                           ; input  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W24      ; 258        ; 5B             ; sw[1]                           ; input  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W25      ;            ; 5B             ; VCCIO5B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W26      ; 287        ; 6B             ; hps_ddr3_dq[27]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; W28      ; 293        ; 6B             ; hps_ddr3_dm[2]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; Y1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y4       ; 53         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y5       ; 55         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y8       ; 52         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y9       ; 42         ; 3A             ; altera_reserved_tdo             ; output ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; Y10      ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; Y11      ; 66         ; 3A             ; audio_mini_gpio_0[30]           ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y13      ; 146        ; 4A             ; fpga_clk2_50                    ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y15      ; 162        ; 4A             ; ad1939_mclk                     ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y16      ; 221        ; 5A             ; led[6]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y17      ; 217        ; 5A             ; audio_mini_gpio_0[27]           ; bidir  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y18      ; 219        ; 5A             ; audio_mini_gpio_0[26]           ; bidir  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y19      ; 215        ; 5A             ; audio_mini_gpio_0[20]           ; bidir  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y21      ;            ; 5A             ; VCCPD5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; Y24      ; 256        ; 5B             ; sw[0]                           ; input  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 285        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 281        ; 6B             ; hps_ddr3_dq[30]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; Y28      ; 291        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL Summary                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; DLL                                                                                                                                                                                                                 ; Location       ; Low Jitter/Fast Lock ; Cycles Required to Lock ; Delay Control Out Mode ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll|dll_wys_m ; DLL_X89_Y81_N3 ; Low Jitter           ; 1280                    ; normal                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+


+--------------------------------------------------------------+
; I/O Assignment Warnings                                      ;
+-----------------------+--------------------------------------+
; Pin Name              ; Reason                               ;
+-----------------------+--------------------------------------+
; led[0]                ; Missing drive strength and slew rate ;
; led[1]                ; Missing drive strength and slew rate ;
; led[2]                ; Missing drive strength and slew rate ;
; led[3]                ; Missing drive strength and slew rate ;
; led[4]                ; Missing drive strength and slew rate ;
; led[5]                ; Missing drive strength and slew rate ;
; led[6]                ; Missing drive strength and slew rate ;
; led[7]                ; Missing drive strength and slew rate ;
; ad1939_rst_codec_n    ; Missing drive strength and slew rate ;
; ad1939_spi_cin        ; Missing drive strength and slew rate ;
; ad1939_spi_clatch_n   ; Missing drive strength and slew rate ;
; ad1939_spi_cclk       ; Missing drive strength and slew rate ;
; ad1939_dac_dbclk      ; Missing drive strength and slew rate ;
; ad1939_dac_dlrclk     ; Missing drive strength and slew rate ;
; ad1939_dac_dsdata1    ; Missing drive strength and slew rate ;
; tpa6130_power_off     ; Missing drive strength and slew rate ;
; inmp621_mic_clk       ; Missing drive strength and slew rate ;
; audio_mini_leds[0]    ; Missing drive strength and slew rate ;
; audio_mini_leds[1]    ; Missing drive strength and slew rate ;
; audio_mini_leds[2]    ; Missing drive strength and slew rate ;
; audio_mini_leds[3]    ; Missing drive strength and slew rate ;
; adc_convst            ; Missing drive strength and slew rate ;
; adc_sck               ; Missing drive strength and slew rate ;
; adc_sdi               ; Missing drive strength and slew rate ;
; hps_ddr3_addr[0]      ; Missing slew rate                    ;
; hps_ddr3_addr[1]      ; Missing slew rate                    ;
; hps_ddr3_addr[2]      ; Missing slew rate                    ;
; hps_ddr3_addr[3]      ; Missing slew rate                    ;
; hps_ddr3_addr[4]      ; Missing slew rate                    ;
; hps_ddr3_addr[5]      ; Missing slew rate                    ;
; hps_ddr3_addr[6]      ; Missing slew rate                    ;
; hps_ddr3_addr[7]      ; Missing slew rate                    ;
; hps_ddr3_addr[8]      ; Missing slew rate                    ;
; hps_ddr3_addr[9]      ; Missing slew rate                    ;
; hps_ddr3_addr[10]     ; Missing slew rate                    ;
; hps_ddr3_addr[11]     ; Missing slew rate                    ;
; hps_ddr3_addr[12]     ; Missing slew rate                    ;
; hps_ddr3_addr[13]     ; Missing slew rate                    ;
; hps_ddr3_addr[14]     ; Missing slew rate                    ;
; hps_ddr3_ba[0]        ; Missing slew rate                    ;
; hps_ddr3_ba[1]        ; Missing slew rate                    ;
; hps_ddr3_ba[2]        ; Missing slew rate                    ;
; hps_ddr3_cas_n        ; Missing slew rate                    ;
; hps_ddr3_cke          ; Missing slew rate                    ;
; hps_ddr3_cs_n         ; Missing slew rate                    ;
; hps_ddr3_odt          ; Missing slew rate                    ;
; hps_ddr3_ras_n        ; Missing slew rate                    ;
; hps_ddr3_reset_n      ; Missing slew rate                    ;
; hps_ddr3_we_n         ; Missing slew rate                    ;
; hps_enet_gtx_clk      ; Missing drive strength and slew rate ;
; hps_enet_mdc          ; Missing drive strength and slew rate ;
; hps_enet_tx_data[0]   ; Missing drive strength and slew rate ;
; hps_enet_tx_data[1]   ; Missing drive strength and slew rate ;
; hps_enet_tx_data[2]   ; Missing drive strength and slew rate ;
; hps_enet_tx_data[3]   ; Missing drive strength and slew rate ;
; hps_enet_tx_en        ; Missing drive strength and slew rate ;
; hps_sd_clk            ; Missing drive strength and slew rate ;
; hps_spim_clk          ; Missing drive strength and slew rate ;
; hps_spim_mosi         ; Missing drive strength and slew rate ;
; hps_uart_tx           ; Missing drive strength and slew rate ;
; hps_usb_stp           ; Missing drive strength and slew rate ;
; hps_i2c0_sclk         ; Missing drive strength and slew rate ;
; hps_i2c0_sdat         ; Missing drive strength and slew rate ;
; audio_mini_gpio_0[0]  ; Missing drive strength and slew rate ;
; audio_mini_gpio_0[1]  ; Missing drive strength and slew rate ;
; audio_mini_gpio_0[2]  ; Missing drive strength and slew rate ;
; audio_mini_gpio_0[3]  ; Missing drive strength and slew rate ;
; audio_mini_gpio_0[4]  ; Missing drive strength and slew rate ;
; audio_mini_gpio_0[5]  ; Missing drive strength and slew rate ;
; audio_mini_gpio_0[6]  ; Missing drive strength and slew rate ;
; audio_mini_gpio_0[7]  ; Missing drive strength and slew rate ;
; audio_mini_gpio_0[8]  ; Missing drive strength and slew rate ;
; audio_mini_gpio_0[9]  ; Missing drive strength and slew rate ;
; audio_mini_gpio_0[10] ; Missing drive strength and slew rate ;
; audio_mini_gpio_0[11] ; Missing drive strength and slew rate ;
; audio_mini_gpio_0[12] ; Missing drive strength and slew rate ;
; audio_mini_gpio_0[13] ; Missing drive strength and slew rate ;
; audio_mini_gpio_0[14] ; Missing drive strength and slew rate ;
; audio_mini_gpio_0[15] ; Missing drive strength and slew rate ;
; audio_mini_gpio_0[16] ; Missing drive strength and slew rate ;
; audio_mini_gpio_0[17] ; Missing drive strength and slew rate ;
; audio_mini_gpio_0[18] ; Missing drive strength and slew rate ;
; audio_mini_gpio_0[19] ; Missing drive strength and slew rate ;
; audio_mini_gpio_0[20] ; Missing drive strength and slew rate ;
; audio_mini_gpio_0[21] ; Missing drive strength and slew rate ;
; audio_mini_gpio_0[22] ; Missing drive strength and slew rate ;
; audio_mini_gpio_0[23] ; Missing drive strength and slew rate ;
; audio_mini_gpio_0[24] ; Missing drive strength and slew rate ;
; audio_mini_gpio_0[25] ; Missing drive strength and slew rate ;
; audio_mini_gpio_0[26] ; Missing drive strength and slew rate ;
; audio_mini_gpio_0[27] ; Missing drive strength and slew rate ;
; audio_mini_gpio_0[28] ; Missing drive strength and slew rate ;
; audio_mini_gpio_0[29] ; Missing drive strength and slew rate ;
; audio_mini_gpio_0[30] ; Missing drive strength and slew rate ;
; audio_mini_gpio_0[31] ; Missing drive strength and slew rate ;
; audio_mini_gpio_0[32] ; Missing drive strength and slew rate ;
; audio_mini_gpio_0[33] ; Missing drive strength and slew rate ;
; audio_mini_gpio_1[0]  ; Missing drive strength and slew rate ;
; audio_mini_gpio_1[1]  ; Missing drive strength and slew rate ;
; audio_mini_gpio_1[2]  ; Missing drive strength and slew rate ;
; audio_mini_gpio_1[3]  ; Missing drive strength and slew rate ;
; audio_mini_gpio_1[4]  ; Missing drive strength and slew rate ;
; audio_mini_gpio_1[5]  ; Missing drive strength and slew rate ;
; audio_mini_gpio_1[6]  ; Missing drive strength and slew rate ;
; audio_mini_gpio_1[7]  ; Missing drive strength and slew rate ;
; audio_mini_gpio_1[8]  ; Missing drive strength and slew rate ;
; audio_mini_gpio_1[9]  ; Missing drive strength and slew rate ;
; audio_mini_gpio_1[10] ; Missing drive strength and slew rate ;
; audio_mini_gpio_1[11] ; Missing drive strength and slew rate ;
; audio_mini_gpio_1[12] ; Missing drive strength and slew rate ;
; tpa6130_i2c_sda       ; Missing drive strength and slew rate ;
; tpa6130_i2c_scl       ; Missing drive strength and slew rate ;
; arduino_io[0]         ; Missing drive strength and slew rate ;
; arduino_io[1]         ; Missing drive strength and slew rate ;
; arduino_io[2]         ; Missing drive strength and slew rate ;
; arduino_io[3]         ; Missing drive strength and slew rate ;
; arduino_io[4]         ; Missing drive strength and slew rate ;
; arduino_io[5]         ; Missing drive strength and slew rate ;
; arduino_io[6]         ; Missing drive strength and slew rate ;
; arduino_io[7]         ; Missing drive strength and slew rate ;
; arduino_io[8]         ; Missing drive strength and slew rate ;
; arduino_io[9]         ; Missing drive strength and slew rate ;
; arduino_io[10]        ; Missing drive strength and slew rate ;
; arduino_io[11]        ; Missing drive strength and slew rate ;
; arduino_io[12]        ; Missing drive strength and slew rate ;
; arduino_io[13]        ; Missing drive strength and slew rate ;
; arduino_io[14]        ; Missing drive strength and slew rate ;
; arduino_io[15]        ; Missing drive strength and slew rate ;
; arduino_reset_n       ; Missing drive strength and slew rate ;
; hps_conv_usb_n        ; Missing drive strength and slew rate ;
; hps_enet_int_n        ; Missing drive strength and slew rate ;
; hps_enet_mdio         ; Missing drive strength and slew rate ;
; hps_gsensor_int       ; Missing drive strength and slew rate ;
; hps_i2c1_sclk         ; Missing drive strength and slew rate ;
; hps_i2c1_sdat         ; Missing drive strength and slew rate ;
; hps_key               ; Missing drive strength and slew rate ;
; hps_led               ; Missing drive strength and slew rate ;
; hps_ltc_gpio          ; Missing drive strength and slew rate ;
; hps_sd_cmd            ; Missing drive strength and slew rate ;
; hps_sd_data[0]        ; Missing drive strength and slew rate ;
; hps_sd_data[1]        ; Missing drive strength and slew rate ;
; hps_sd_data[2]        ; Missing drive strength and slew rate ;
; hps_sd_data[3]        ; Missing drive strength and slew rate ;
; hps_spim_ss           ; Missing drive strength and slew rate ;
; hps_usb_data[0]       ; Missing drive strength and slew rate ;
; hps_usb_data[1]       ; Missing drive strength and slew rate ;
; hps_usb_data[2]       ; Missing drive strength and slew rate ;
; hps_usb_data[3]       ; Missing drive strength and slew rate ;
; hps_usb_data[4]       ; Missing drive strength and slew rate ;
; hps_usb_data[5]       ; Missing drive strength and slew rate ;
; hps_usb_data[6]       ; Missing drive strength and slew rate ;
; hps_usb_data[7]       ; Missing drive strength and slew rate ;
; hps_ddr3_addr[0]      ; Missing location assignment          ;
; hps_ddr3_addr[1]      ; Missing location assignment          ;
; hps_ddr3_addr[2]      ; Missing location assignment          ;
; hps_ddr3_addr[3]      ; Missing location assignment          ;
; hps_ddr3_addr[4]      ; Missing location assignment          ;
; hps_ddr3_addr[5]      ; Missing location assignment          ;
; hps_ddr3_addr[6]      ; Missing location assignment          ;
; hps_ddr3_addr[7]      ; Missing location assignment          ;
; hps_ddr3_addr[8]      ; Missing location assignment          ;
; hps_ddr3_addr[9]      ; Missing location assignment          ;
; hps_ddr3_addr[10]     ; Missing location assignment          ;
; hps_ddr3_addr[11]     ; Missing location assignment          ;
; hps_ddr3_addr[12]     ; Missing location assignment          ;
; hps_ddr3_addr[13]     ; Missing location assignment          ;
; hps_ddr3_addr[14]     ; Missing location assignment          ;
; hps_ddr3_ba[0]        ; Missing location assignment          ;
; hps_ddr3_ba[1]        ; Missing location assignment          ;
; hps_ddr3_ba[2]        ; Missing location assignment          ;
; hps_ddr3_cas_n        ; Missing location assignment          ;
; hps_ddr3_cke          ; Missing location assignment          ;
; hps_ddr3_ck_n         ; Missing location assignment          ;
; hps_ddr3_ck_p         ; Missing location assignment          ;
; hps_ddr3_cs_n         ; Missing location assignment          ;
; hps_ddr3_dm[0]        ; Missing location assignment          ;
; hps_ddr3_dm[1]        ; Missing location assignment          ;
; hps_ddr3_dm[2]        ; Missing location assignment          ;
; hps_ddr3_dm[3]        ; Missing location assignment          ;
; hps_ddr3_odt          ; Missing location assignment          ;
; hps_ddr3_ras_n        ; Missing location assignment          ;
; hps_ddr3_reset_n      ; Missing location assignment          ;
; hps_ddr3_we_n         ; Missing location assignment          ;
; hps_i2c0_sclk         ; Missing location assignment          ;
; hps_i2c0_sdat         ; Missing location assignment          ;
; hps_ddr3_dq[0]        ; Missing location assignment          ;
; hps_ddr3_dq[1]        ; Missing location assignment          ;
; hps_ddr3_dq[2]        ; Missing location assignment          ;
; hps_ddr3_dq[3]        ; Missing location assignment          ;
; hps_ddr3_dq[4]        ; Missing location assignment          ;
; hps_ddr3_dq[5]        ; Missing location assignment          ;
; hps_ddr3_dq[6]        ; Missing location assignment          ;
; hps_ddr3_dq[7]        ; Missing location assignment          ;
; hps_ddr3_dq[8]        ; Missing location assignment          ;
; hps_ddr3_dq[9]        ; Missing location assignment          ;
; hps_ddr3_dq[10]       ; Missing location assignment          ;
; hps_ddr3_dq[11]       ; Missing location assignment          ;
; hps_ddr3_dq[12]       ; Missing location assignment          ;
; hps_ddr3_dq[13]       ; Missing location assignment          ;
; hps_ddr3_dq[14]       ; Missing location assignment          ;
; hps_ddr3_dq[15]       ; Missing location assignment          ;
; hps_ddr3_dq[16]       ; Missing location assignment          ;
; hps_ddr3_dq[17]       ; Missing location assignment          ;
; hps_ddr3_dq[18]       ; Missing location assignment          ;
; hps_ddr3_dq[19]       ; Missing location assignment          ;
; hps_ddr3_dq[20]       ; Missing location assignment          ;
; hps_ddr3_dq[21]       ; Missing location assignment          ;
; hps_ddr3_dq[22]       ; Missing location assignment          ;
; hps_ddr3_dq[23]       ; Missing location assignment          ;
; hps_ddr3_dq[24]       ; Missing location assignment          ;
; hps_ddr3_dq[25]       ; Missing location assignment          ;
; hps_ddr3_dq[26]       ; Missing location assignment          ;
; hps_ddr3_dq[27]       ; Missing location assignment          ;
; hps_ddr3_dq[28]       ; Missing location assignment          ;
; hps_ddr3_dq[29]       ; Missing location assignment          ;
; hps_ddr3_dq[30]       ; Missing location assignment          ;
; hps_ddr3_dq[31]       ; Missing location assignment          ;
; hps_ddr3_dqs_n[0]     ; Missing location assignment          ;
; hps_ddr3_dqs_n[1]     ; Missing location assignment          ;
; hps_ddr3_dqs_n[2]     ; Missing location assignment          ;
; hps_ddr3_dqs_n[3]     ; Missing location assignment          ;
; hps_ddr3_dqs_p[0]     ; Missing location assignment          ;
; hps_ddr3_dqs_p[1]     ; Missing location assignment          ;
; hps_ddr3_dqs_p[2]     ; Missing location assignment          ;
; hps_ddr3_dqs_p[3]     ; Missing location assignment          ;
; hps_ddr3_rzq          ; Missing location assignment          ;
+-----------------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
;                                                                                                                                                                                                                                                            ;                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|soc_system_passthrough_ad1939_subsystem_sys_clk_from_AD1939_MCLK_pll:sys_clk_from_ad1939_mclk_pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                ;                           ;
;     -- PLL Type                                                                                                                                                                                                                                            ; Integer PLL               ;
;     -- PLL Location                                                                                                                                                                                                                                        ; FRACTIONALPLL_X0_Y1_N0    ;
;     -- PLL Feedback clock type                                                                                                                                                                                                                             ; none                      ;
;     -- PLL Bandwidth                                                                                                                                                                                                                                       ; Auto                      ;
;         -- PLL Bandwidth Range                                                                                                                                                                                                                             ; 800000 to 400000 Hz       ;
;     -- Reference Clock Frequency                                                                                                                                                                                                                           ; 12.288 MHz                ;
;     -- Reference Clock Sourced by                                                                                                                                                                                                                          ; Dedicated Pin             ;
;     -- PLL VCO Frequency                                                                                                                                                                                                                                   ; 393.216 MHz               ;
;     -- PLL Operation Mode                                                                                                                                                                                                                                  ; Direct                    ;
;     -- PLL Freq Min Lock                                                                                                                                                                                                                                   ; 10.000000 MHz             ;
;     -- PLL Freq Max Lock                                                                                                                                                                                                                                   ; 25.000000 MHz             ;
;     -- PLL Enable                                                                                                                                                                                                                                          ; On                        ;
;     -- PLL Fractional Division                                                                                                                                                                                                                             ; N/A                       ;
;     -- M Counter                                                                                                                                                                                                                                           ; 64                        ;
;     -- N Counter                                                                                                                                                                                                                                           ; 2                         ;
;     -- PLL Refclk Select                                                                                                                                                                                                                                   ;                           ;
;             -- PLL Refclk Select Location                                                                                                                                                                                                                  ; PLLREFCLKSELECT_X0_Y7_N0  ;
;             -- PLL Reference Clock Input 0 source                                                                                                                                                                                                          ; clk_3                     ;
;             -- PLL Reference Clock Input 1 source                                                                                                                                                                                                          ; ref_clk1                  ;
;             -- ADJPLLIN source                                                                                                                                                                                                                             ; N/A                       ;
;             -- CORECLKIN source                                                                                                                                                                                                                            ; N/A                       ;
;             -- IQTXRXCLKIN source                                                                                                                                                                                                                          ; N/A                       ;
;             -- PLLIQCLKIN source                                                                                                                                                                                                                           ; N/A                       ;
;             -- RXIQCLKIN source                                                                                                                                                                                                                            ; N/A                       ;
;             -- CLKIN(0) source                                                                                                                                                                                                                             ; N/A                       ;
;             -- CLKIN(1) source                                                                                                                                                                                                                             ; N/A                       ;
;             -- CLKIN(2) source                                                                                                                                                                                                                             ; N/A                       ;
;             -- CLKIN(3) source                                                                                                                                                                                                                             ; ad1939_mclk~input         ;
;     -- PLL Output Counter                                                                                                                                                                                                                                  ;                           ;
;         -- soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|soc_system_passthrough_ad1939_subsystem_sys_clk_from_AD1939_MCLK_pll:sys_clk_from_ad1939_mclk_pll|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER ;                           ;
;             -- Output Clock Frequency                                                                                                                                                                                                                      ; 98.304 MHz                ;
;             -- Output Clock Location                                                                                                                                                                                                                       ; PLLOUTPUTCOUNTER_X0_Y7_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                                                                                                                      ; Off                       ;
;             -- Duty Cycle                                                                                                                                                                                                                                  ; 50.0000                   ;
;             -- Phase Shift                                                                                                                                                                                                                                 ; 0.000000 degrees          ;
;             -- C Counter                                                                                                                                                                                                                                   ; 4                         ;
;             -- C Counter PH Mux PRST                                                                                                                                                                                                                       ; 0                         ;
;             -- C Counter PRST                                                                                                                                                                                                                              ; 1                         ;
;                                                                                                                                                                                                                                                            ;                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+------------------------+
; Compilation Hierarchy Node                                                                                                              ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                   ; Entity Name                                                          ; Library Name           ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+------------------------+
; |de10nano_audiomini_system                                                                                                              ; 1252.5 (1.0)         ; 1628.0 (1.5)                     ; 377.5 (0.5)                                       ; 2.0 (0.0)                        ; 0.0 (0.0)            ; 2067 (3)            ; 2288 (0)                  ; 229 (229)     ; 98816             ; 13    ; 6          ; 230  ; 0            ; |de10nano_audiomini_system                                                                                                                                                                                                                                                                                                                                                                                            ; de10nano_audiomini_system                                            ; work                   ;
;    |sld_hub:auto_hub|                                                                                                                   ; 57.0 (0.5)           ; 72.0 (0.5)                       ; 15.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 98 (1)              ; 83 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                           ; sld_hub                                                              ; altera_sld             ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 56.5 (0.0)           ; 71.5 (0.0)                       ; 15.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 97 (0)              ; 83 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input                                          ; altera_sld             ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 56.5 (0.0)           ; 71.5 (0.0)                       ; 15.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 97 (0)              ; 83 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                        ; alt_sld_fab                                                          ; alt_sld_fab            ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 56.5 (1.2)           ; 71.5 (2.2)                       ; 15.0 (1.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 97 (1)              ; 83 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                    ; alt_sld_fab_alt_sld_fab                                              ; alt_sld_fab            ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 55.3 (0.0)           ; 69.3 (0.0)                       ; 14.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 96 (0)              ; 78 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric                                    ; alt_sld_fab            ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 55.3 (35.5)          ; 69.3 (45.8)                      ; 14.0 (10.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 96 (61)             ; 78 (47)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                           ; sld_jtag_hub                                                         ; work                   ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 9.5 (9.5)            ; 10.0 (10.0)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                   ; sld_rom_sr                                                           ; work                   ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 10.3 (10.3)          ; 13.5 (13.5)                      ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                 ; sld_shadow_jsm                                                       ; altera_sld             ;
;    |soc_system_passthrough:u0|                                                                                                          ; 1194.5 (0.0)         ; 1554.5 (0.0)                     ; 362.0 (0.0)                                       ; 2.0 (0.0)                        ; 0.0 (0.0)            ; 1966 (0)            ; 2205 (0)                  ; 0 (0)         ; 98816             ; 13    ; 6          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0                                                                                                                                                                                                                                                                                                                                                                  ; soc_system_passthrough                                               ; soc_system_passthrough ;
;       |majorChangeShiftprocessor:major_shift_change_0|                                                                                  ; 200.4 (30.7)         ; 238.8 (40.0)                     ; 38.3 (9.3)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 364 (55)            ; 306 (76)                  ; 0 (0)         ; 98304             ; 12    ; 6          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0                                                                                                                                                                                                                                                                                                                   ; majorChangeShiftprocessor                                            ; soc_system_passthrough ;
;          |ast2lr:u_ast2lr|                                                                                                              ; 0.3 (0.3)            ; 11.2 (11.2)                      ; 11.0 (11.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|ast2lr:u_ast2lr                                                                                                                                                                                                                                                                                                   ; ast2lr                                                               ; soc_system_passthrough ;
;          |lr2ast:u_lr2ast|                                                                                                              ; 5.8 (5.8)            ; 10.3 (10.3)                      ; 4.6 (4.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|lr2ast:u_lr2ast                                                                                                                                                                                                                                                                                                   ; lr2ast                                                               ; soc_system_passthrough ;
;          |majorChangeShift:u_majorChangeShift|                                                                                          ; 163.7 (154.2)        ; 177.2 (167.2)                    ; 13.5 (13.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 308 (289)           ; 180 (166)                 ; 0 (0)         ; 98304             ; 12    ; 6          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift                                                                                                                                                                                                                                                                               ; majorChangeShift                                                     ; soc_system_passthrough ;
;             |DualPortRAM_generic1:u_ringbuffer1|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 24576             ; 3     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|DualPortRAM_generic1:u_ringbuffer1                                                                                                                                                                                                                                            ; DualPortRAM_generic1                                                 ; soc_system_passthrough ;
;                |altsyncram:ram_rtl_0|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 24576             ; 3     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|DualPortRAM_generic1:u_ringbuffer1|altsyncram:ram_rtl_0                                                                                                                                                                                                                       ; altsyncram                                                           ; work                   ;
;                   |altsyncram_0u12:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 24576             ; 3     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|DualPortRAM_generic1:u_ringbuffer1|altsyncram:ram_rtl_0|altsyncram_0u12:auto_generated                                                                                                                                                                                        ; altsyncram_0u12                                                      ; work                   ;
;             |DualPortRAM_generic1:u_ringbuffer2|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 24576             ; 3     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|DualPortRAM_generic1:u_ringbuffer2                                                                                                                                                                                                                                            ; DualPortRAM_generic1                                                 ; soc_system_passthrough ;
;                |altsyncram:ram_rtl_0|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 24576             ; 3     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|DualPortRAM_generic1:u_ringbuffer2|altsyncram:ram_rtl_0                                                                                                                                                                                                                       ; altsyncram                                                           ; work                   ;
;                   |altsyncram_0u12:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 24576             ; 3     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|DualPortRAM_generic1:u_ringbuffer2|altsyncram:ram_rtl_0|altsyncram_0u12:auto_generated                                                                                                                                                                                        ; altsyncram_0u12                                                      ; work                   ;
;             |DualPortRAM_generic1:u_ringbuffer3|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 24576             ; 3     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|DualPortRAM_generic1:u_ringbuffer3                                                                                                                                                                                                                                            ; DualPortRAM_generic1                                                 ; soc_system_passthrough ;
;                |altsyncram:ram_rtl_0|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 24576             ; 3     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|DualPortRAM_generic1:u_ringbuffer3|altsyncram:ram_rtl_0                                                                                                                                                                                                                       ; altsyncram                                                           ; work                   ;
;                   |altsyncram_0u12:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 24576             ; 3     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|DualPortRAM_generic1:u_ringbuffer3|altsyncram:ram_rtl_0|altsyncram_0u12:auto_generated                                                                                                                                                                                        ; altsyncram_0u12                                                      ; work                   ;
;             |DualPortRAM_generic1:u_ringbuffer4|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 24576             ; 3     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|DualPortRAM_generic1:u_ringbuffer4                                                                                                                                                                                                                                            ; DualPortRAM_generic1                                                 ; soc_system_passthrough ;
;                |altsyncram:ram_rtl_0|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 24576             ; 3     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|DualPortRAM_generic1:u_ringbuffer4|altsyncram:ram_rtl_0                                                                                                                                                                                                                       ; altsyncram                                                           ; work                   ;
;                   |altsyncram_0u12:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 24576             ; 3     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|DualPortRAM_generic1:u_ringbuffer4|altsyncram:ram_rtl_0|altsyncram_0u12:auto_generated                                                                                                                                                                                        ; altsyncram_0u12                                                      ; work                   ;
;             |majorChangeShift_tc:u_majorChangeShift_tc|                                                                                 ; 9.5 (9.5)            ; 10.0 (10.0)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|majorChangeShift_tc:u_majorChangeShift_tc                                                                                                                                                                                                                                     ; majorChangeShift_tc                                                  ; soc_system_passthrough ;
;       |soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|                                                                        ; 30.8 (0.0)           ; 89.3 (0.0)                       ; 59.9 (0.0)                                        ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 187 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem                                                                                                                                                                                                                                                                                                         ; soc_system_passthrough_ad1939_subsystem                              ; soc_system_passthrough ;
;          |ad1939_hps_audio_mini:ad1939_audio_mini|                                                                                      ; 30.3 (5.2)           ; 87.8 (41.1)                      ; 58.4 (36.9)                                       ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 13 (9)              ; 184 (83)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini                                                                                                                                                                                                                                                                 ; ad1939_hps_audio_mini                                                ; soc_system_passthrough ;
;             |delay_signal:delay_dac_bclk|                                                                                               ; 0.0 (0.0)            ; 3.5 (3.5)                        ; 3.5 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|delay_signal:delay_dac_bclk                                                                                                                                                                                                                                     ; delay_signal                                                         ; soc_system_passthrough ;
;             |delay_signal:delay_dac_lrclk|                                                                                              ; 0.0 (0.0)            ; 3.5 (3.5)                        ; 3.5 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|delay_signal:delay_dac_lrclk                                                                                                                                                                                                                                    ; delay_signal                                                         ; soc_system_passthrough ;
;             |parallel2serial:p2s_dac1_left|                                                                                             ; 12.7 (12.7)          ; 12.7 (12.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 25 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_left                                                                                                                                                                                                                                   ; parallel2serial                                                      ; soc_system_passthrough ;
;             |parallel2serial:p2s_dac1_right|                                                                                            ; 12.3 (12.3)          ; 12.5 (12.5)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 25 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_right                                                                                                                                                                                                                                  ; parallel2serial                                                      ; soc_system_passthrough ;
;             |serial2parallel:s2p_adc2|                                                                                                  ; 0.2 (0.2)            ; 14.5 (14.5)                      ; 14.3 (14.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 37 (37)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|serial2parallel:s2p_adc2                                                                                                                                                                                                                                        ; serial2parallel                                                      ; soc_system_passthrough ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                  ; altera_reset_controller                                              ; soc_system_passthrough ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                       ; altera_reset_synchronizer                                            ; soc_system_passthrough ;
;          |soc_system_passthrough_ad1939_subsystem_sys_clk_from_AD1939_MCLK_pll:sys_clk_from_ad1939_mclk_pll|                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|soc_system_passthrough_ad1939_subsystem_sys_clk_from_AD1939_MCLK_pll:sys_clk_from_ad1939_mclk_pll                                                                                                                                                                                                       ; soc_system_passthrough_ad1939_subsystem_sys_clk_from_AD1939_MCLK_pll ; soc_system_passthrough ;
;             |altera_pll:altera_pll_i|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|soc_system_passthrough_ad1939_subsystem_sys_clk_from_AD1939_MCLK_pll:sys_clk_from_ad1939_mclk_pll|altera_pll:altera_pll_i                                                                                                                                                                               ; altera_pll                                                           ; work                   ;
;       |soc_system_passthrough_audio_mini_leds:audio_mini_leds|                                                                          ; 2.2 (2.2)            ; 3.5 (3.5)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_audio_mini_leds:audio_mini_leds                                                                                                                                                                                                                                                                                                           ; soc_system_passthrough_audio_mini_leds                               ; soc_system_passthrough ;
;       |soc_system_passthrough_de10_leds:de10_leds|                                                                                      ; 2.5 (2.5)            ; 6.8 (6.8)                        ; 4.3 (4.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_de10_leds:de10_leds                                                                                                                                                                                                                                                                                                                       ; soc_system_passthrough_de10_leds                                     ; soc_system_passthrough ;
;       |soc_system_passthrough_hps:hps|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_hps:hps                                                                                                                                                                                                                                                                                                                                   ; soc_system_passthrough_hps                                           ; soc_system_passthrough ;
;          |soc_system_passthrough_hps_fpga_interfaces:fpga_interfaces|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                                        ; soc_system_passthrough_hps_fpga_interfaces                           ; soc_system_passthrough ;
;          |soc_system_passthrough_hps_hps_io:hps_io|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io                                                                                                                                                                                                                                                                                          ; soc_system_passthrough_hps_hps_io                                    ; soc_system_passthrough ;
;             |soc_system_passthrough_hps_hps_io_border:border|                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border                                                                                                                                                                                                                                          ; soc_system_passthrough_hps_hps_io_border                             ; soc_system_passthrough ;
;                |hps_sdram:hps_sdram_inst|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                 ; hps_sdram                                                            ; soc_system_passthrough ;
;                   |altera_mem_if_dll_cyclonev:dll|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                  ; altera_mem_if_dll_cyclonev                                           ; soc_system_passthrough ;
;                   |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                            ; altera_mem_if_hard_memory_controller_top_cyclonev                    ; soc_system_passthrough ;
;                   |altera_mem_if_oct_cyclonev:oct|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                  ; altera_mem_if_oct_cyclonev                                           ; soc_system_passthrough ;
;                   |hps_sdram_p0:p0|                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                 ; hps_sdram_p0                                                         ; soc_system_passthrough ;
;                      |hps_sdram_p0_acv_hard_memphy:umemphy|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                            ; hps_sdram_p0_acv_hard_memphy                                         ; soc_system_passthrough ;
;                         |hps_sdram_p0_acv_hard_io_pads:uio_pads|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                     ; hps_sdram_p0_acv_hard_io_pads                                        ; soc_system_passthrough ;
;                            |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                  ; hps_sdram_p0_acv_hard_addr_cmd_pads                                  ; soc_system_passthrough ;
;                               |altddio_out:clock_gen[0].umem_ck_pad|                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                             ; altddio_out                                                          ; work                   ;
;                                  |ddio_out_uqe:auto_generated|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ; ddio_out_uqe                                                         ; work                   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                                                 ; soc_system_passthrough ;
;                               |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                                 ; soc_system_passthrough ;
;                               |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                                 ; soc_system_passthrough ;
;                               |hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                                 ; soc_system_passthrough ;
;                               |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                                                 ; soc_system_passthrough ;
;                               |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator    ; hps_sdram_p0_clock_pair_generator                                    ; soc_system_passthrough ;
;                               |hps_sdram_p0_generic_ddio:uaddress_pad|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                           ; hps_sdram_p0_generic_ddio                                            ; soc_system_passthrough ;
;                               |hps_sdram_p0_generic_ddio:ubank_pad|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                              ; hps_sdram_p0_generic_ddio                                            ; soc_system_passthrough ;
;                               |hps_sdram_p0_generic_ddio:ucmd_pad|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                               ; hps_sdram_p0_generic_ddio                                            ; soc_system_passthrough ;
;                               |hps_sdram_p0_generic_ddio:ureset_n_pad|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                           ; hps_sdram_p0_generic_ddio                                            ; soc_system_passthrough ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                                                ; soc_system_passthrough ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev                          ; soc_system_passthrough ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                                                ; soc_system_passthrough ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev                          ; soc_system_passthrough ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                                                ; soc_system_passthrough ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev                          ; soc_system_passthrough ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                                                ; soc_system_passthrough ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev                          ; soc_system_passthrough ;
;                         |hps_sdram_p0_acv_ldc:memphy_ldc|                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                            ; hps_sdram_p0_acv_ldc                                                 ; soc_system_passthrough ;
;                   |hps_sdram_pll:pll|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                               ; hps_sdram_pll                                                        ; soc_system_passthrough ;
;       |soc_system_passthrough_jtag_master:jtag_master|                                                                                  ; 332.7 (0.0)          ; 400.7 (0.0)                      ; 68.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 529 (0)             ; 470 (0)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master                                                                                                                                                                                                                                                                                                                   ; soc_system_passthrough_jtag_master                                   ; soc_system_passthrough ;
;          |altera_avalon_packets_to_master:transacto|                                                                                    ; 111.6 (0.0)          ; 125.7 (0.0)                      ; 14.1 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 181 (0)             ; 133 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                                                                         ; altera_avalon_packets_to_master                                      ; soc_system_passthrough ;
;             |packets_to_master:p2m|                                                                                                     ; 111.6 (111.6)        ; 125.7 (125.7)                    ; 14.1 (14.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 181 (181)           ; 133 (133)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                                                                   ; packets_to_master                                                    ; soc_system_passthrough ;
;          |altera_avalon_sc_fifo:fifo|                                                                                                   ; 13.7 (13.7)          ; 14.4 (14.4)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 18 (18)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                                                ; soc_system_passthrough ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                   ; altsyncram                                                           ; work                   ;
;                |altsyncram_g0n1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated                                                                                                                                                                                                                                    ; altsyncram_g0n1                                                      ; work                   ;
;          |altera_avalon_st_bytes_to_packets:b2p|                                                                                        ; 7.1 (7.1)            ; 10.3 (10.3)                      ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                                                             ; altera_avalon_st_bytes_to_packets                                    ; soc_system_passthrough ;
;          |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                                             ; 185.7 (0.0)          ; 234.2 (0.0)                      ; 48.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 283 (0)             ; 286 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                                                                  ; altera_avalon_st_jtag_interface                                      ; soc_system_passthrough ;
;             |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                                         ; 184.6 (0.0)          ; 232.9 (0.0)                      ; 48.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 280 (0)             ; 286 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                                                                ; altera_jtag_dc_streaming                                             ; soc_system_passthrough ;
;                |altera_avalon_st_clock_crosser:sink_crosser|                                                                            ; 10.8 (1.7)           ; 27.3 (9.5)                       ; 16.5 (7.8)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (4)               ; 48 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                                                                    ; altera_avalon_st_clock_crosser                                       ; soc_system_passthrough ;
;                   |altera_avalon_st_pipeline_base:output_stage|                                                                         ; 8.3 (8.3)            ; 12.7 (12.7)                      ; 4.3 (4.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                                                                        ; altera_avalon_st_pipeline_base                                       ; soc_system_passthrough ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.7 (0.7)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                               ; altera_std_synchronizer_nocut                                        ; soc_system_passthrough ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.2 (0.2)            ; 4.0 (4.0)                        ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                               ; altera_std_synchronizer_nocut                                        ; soc_system_passthrough ;
;                |altera_jtag_src_crosser:source_crosser|                                                                                 ; 1.8 (0.8)            ; 12.4 (8.1)                       ; 10.7 (7.2)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 27 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                                                                         ; altera_jtag_src_crosser                                              ; soc_system_passthrough ;
;                   |altera_jtag_control_signal_crosser:crosser|                                                                          ; 0.9 (0.5)            ; 4.3 (0.5)                        ; 3.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 9 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                                                                              ; altera_jtag_control_signal_crosser                                   ; soc_system_passthrough ;
;                      |altera_std_synchronizer:synchronizer|                                                                             ; 0.3 (0.3)            ; 3.8 (3.8)                        ; 3.5 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                                                                         ; altera_std_synchronizer                                              ; work                   ;
;                |altera_jtag_streaming:jtag_streaming|                                                                                   ; 172.0 (166.1)        ; 191.7 (179.6)                    ; 19.7 (13.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 269 (262)           ; 208 (189)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                                                                           ; altera_jtag_streaming                                                ; soc_system_passthrough ;
;                   |altera_avalon_st_idle_inserter:idle_inserter|                                                                        ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                                                                              ; altera_avalon_st_idle_inserter                                       ; soc_system_passthrough ;
;                   |altera_avalon_st_idle_remover:idle_remover|                                                                          ; 2.3 (2.3)            ; 3.0 (3.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                                                                                ; altera_avalon_st_idle_remover                                        ; soc_system_passthrough ;
;                   |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                                            ; 0.0 (0.0)            ; 4.0 (4.0)                        ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                                                                  ; altera_std_synchronizer                                              ; work                   ;
;                   |altera_std_synchronizer:clock_sensor_synchronizer|                                                                   ; 0.5 (0.5)            ; 1.1 (1.1)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                                                                         ; altera_std_synchronizer                                              ; work                   ;
;                   |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                                           ; 0.9 (0.9)            ; 1.3 (1.3)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                                                                 ; altera_std_synchronizer                                              ; work                   ;
;                   |altera_std_synchronizer:reset_to_sample_synchronizer|                                                                ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                                                                      ; altera_std_synchronizer                                              ; work                   ;
;                |altera_std_synchronizer:synchronizer|                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                                                                           ; altera_std_synchronizer                                              ; work                   ;
;             |altera_jtag_sld_node:node|                                                                                                 ; 1.2 (0.0)            ; 1.3 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                                                                                        ; altera_jtag_sld_node                                                 ; soc_system_passthrough ;
;                |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                                                      ; 1.2 (1.2)            ; 1.3 (1.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                                                                                                      ; sld_virtual_jtag_basic                                               ; work                   ;
;          |altera_avalon_st_packets_to_bytes:p2b|                                                                                        ; 14.5 (14.5)          ; 14.5 (14.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                                                             ; altera_avalon_st_packets_to_bytes                                    ; soc_system_passthrough ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                            ; altera_reset_controller                                              ; soc_system_passthrough ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                 ; altera_reset_synchronizer                                            ; soc_system_passthrough ;
;       |soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|                                                                      ; 624.0 (0.0)          ; 810.5 (0.0)                      ; 187.0 (0.0)                                       ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 1041 (0)            ; 1219 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                       ; soc_system_passthrough_mm_interconnect_0                             ; soc_system_passthrough ;
;          |altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|                                                                    ; 5.1 (5.1)            ; 5.1 (5.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                                                ; soc_system_passthrough ;
;          |altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rsp_fifo|                                                                      ; 19.2 (19.2)          ; 24.6 (24.6)                      ; 5.4 (5.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rsp_fifo                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                                                ; soc_system_passthrough ;
;          |altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|                                                                          ; 8.8 (8.8)            ; 8.9 (8.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                                                ; soc_system_passthrough ;
;          |altera_avalon_sc_fifo:de10_leds_s1_agent_rsp_fifo|                                                                            ; 22.2 (22.2)          ; 24.4 (24.4)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 50 (50)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rsp_fifo                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                                                ; soc_system_passthrough ;
;          |altera_avalon_sc_fifo:major_shift_change_0_avalon_mm_agent_rdata_fifo|                                                        ; 24.3 (24.3)          ; 30.6 (30.6)                      ; 6.2 (6.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (55)             ; 53 (53)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:major_shift_change_0_avalon_mm_agent_rdata_fifo                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                                                ; soc_system_passthrough ;
;          |altera_avalon_sc_fifo:major_shift_change_0_avalon_mm_agent_rsp_fifo|                                                          ; 22.1 (22.1)          ; 23.3 (23.3)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (29)             ; 49 (49)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:major_shift_change_0_avalon_mm_agent_rsp_fifo                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                                                ; soc_system_passthrough ;
;          |altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|                                                               ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                                                ; soc_system_passthrough ;
;          |altera_avalon_sc_fifo:system_id_control_slave_agent_rsp_fifo|                                                                 ; 17.1 (17.1)          ; 18.8 (18.8)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 43 (43)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                                                ; soc_system_passthrough ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 22.7 (0.0)           ; 47.1 (0.0)                       ; 24.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 125 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                      ; altera_avalon_st_handshake_clock_crosser                             ; soc_system_passthrough ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 22.7 (21.9)          ; 47.1 (45.4)                      ; 24.4 (23.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 125 (121)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                             ; altera_avalon_st_clock_crosser                                       ; soc_system_passthrough ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                        ; altera_std_synchronizer_nocut                                        ; soc_system_passthrough ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.2 (0.2)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                        ; altera_std_synchronizer_nocut                                        ; soc_system_passthrough ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 8.6 (0.0)            ; 31.9 (0.0)                       ; 23.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 77 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                  ; altera_avalon_st_handshake_clock_crosser                             ; soc_system_passthrough ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 8.6 (8.0)            ; 31.9 (30.5)                      ; 23.3 (22.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 77 (73)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                         ; altera_avalon_st_clock_crosser                                       ; soc_system_passthrough ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                    ; altera_std_synchronizer_nocut                                        ; soc_system_passthrough ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.0 (0.0)            ; 0.8 (0.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                    ; altera_std_synchronizer_nocut                                        ; soc_system_passthrough ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                         ; 10.8 (0.0)           ; 38.5 (0.0)                       ; 27.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 91 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                  ; altera_avalon_st_handshake_clock_crosser                             ; soc_system_passthrough ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 10.8 (9.7)           ; 38.5 (37.4)                      ; 27.7 (27.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 91 (87)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                         ; altera_avalon_st_clock_crosser                                       ; soc_system_passthrough ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                    ; altera_std_synchronizer_nocut                                        ; soc_system_passthrough ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.6 (0.6)            ; 0.7 (0.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                    ; altera_std_synchronizer_nocut                                        ; soc_system_passthrough ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                         ; 6.9 (0.0)            ; 15.3 (0.0)                       ; 8.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                  ; altera_avalon_st_handshake_clock_crosser                             ; soc_system_passthrough ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 6.9 (6.2)            ; 15.3 (13.6)                      ; 8.4 (7.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 32 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                         ; altera_avalon_st_clock_crosser                                       ; soc_system_passthrough ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                    ; altera_std_synchronizer_nocut                                        ; soc_system_passthrough ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                    ; altera_std_synchronizer_nocut                                        ; soc_system_passthrough ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_004|                                                                         ; 11.4 (0.0)           ; 38.3 (0.0)                       ; 26.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 97 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004                                                                                                                                                                                                                                                  ; altera_avalon_st_handshake_clock_crosser                             ; soc_system_passthrough ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 11.4 (10.8)          ; 38.3 (37.2)                      ; 26.8 (26.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 97 (93)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                         ; altera_avalon_st_clock_crosser                                       ; soc_system_passthrough ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.1 (0.1)            ; 0.6 (0.6)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                    ; altera_std_synchronizer_nocut                                        ; soc_system_passthrough ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                    ; altera_std_synchronizer_nocut                                        ; soc_system_passthrough ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_005|                                                                         ; 12.3 (0.0)           ; 27.5 (0.0)                       ; 15.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 73 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005                                                                                                                                                                                                                                                  ; altera_avalon_st_handshake_clock_crosser                             ; soc_system_passthrough ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 12.3 (11.6)          ; 27.5 (26.4)                      ; 15.2 (14.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 73 (69)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                         ; altera_avalon_st_clock_crosser                                       ; soc_system_passthrough ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.4 (0.4)            ; 0.4 (0.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                    ; altera_std_synchronizer_nocut                                        ; soc_system_passthrough ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.2 (0.2)            ; 0.7 (0.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                    ; altera_std_synchronizer_nocut                                        ; soc_system_passthrough ;
;          |altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|                                                                      ; 41.1 (21.3)          ; 44.7 (23.7)                      ; 3.6 (2.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 85 (49)             ; 15 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent                                                                                                                                                                                                                                               ; altera_merlin_axi_master_ni                                          ; soc_system_passthrough ;
;             |altera_merlin_address_alignment:align_address_to_size|                                                                     ; 19.7 (19.7)          ; 21.0 (21.0)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (36)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                                         ; altera_merlin_address_alignment                                      ; soc_system_passthrough ;
;          |altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|                                                                 ; 48.2 (0.0)           ; 50.2 (0.0)                       ; 1.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (0)              ; 68 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter                                                                                                                                                                                                                                          ; altera_merlin_burst_adapter                                          ; soc_system_passthrough ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 48.2 (48.0)          ; 50.2 (49.9)                      ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (69)             ; 68 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                          ; altera_merlin_burst_adapter_13_1                                     ; soc_system_passthrough ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                    ; altera_merlin_address_alignment                                      ; soc_system_passthrough ;
;          |altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|                                                                       ; 51.6 (0.0)           ; 52.3 (0.0)                       ; 0.9 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 70 (0)              ; 74 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter                                                                                                                                                                                                                                                ; altera_merlin_burst_adapter                                          ; soc_system_passthrough ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 51.6 (51.3)          ; 52.3 (52.0)                      ; 0.9 (0.9)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 70 (69)             ; 74 (74)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                ; altera_merlin_burst_adapter_13_1                                     ; soc_system_passthrough ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                          ; altera_merlin_address_alignment                                      ; soc_system_passthrough ;
;          |altera_merlin_burst_adapter:major_shift_change_0_avalon_mm_burst_adapter|                                                     ; 52.0 (0.0)           ; 54.5 (0.0)                       ; 2.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 69 (0)              ; 93 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:major_shift_change_0_avalon_mm_burst_adapter                                                                                                                                                                                                                              ; altera_merlin_burst_adapter                                          ; soc_system_passthrough ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 52.0 (51.7)          ; 54.5 (54.2)                      ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 69 (68)             ; 93 (93)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:major_shift_change_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                              ; altera_merlin_burst_adapter_13_1                                     ; soc_system_passthrough ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:major_shift_change_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                        ; altera_merlin_address_alignment                                      ; soc_system_passthrough ;
;          |altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|                                                            ; 30.5 (0.0)           ; 37.1 (0.0)                       ; 6.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (0)              ; 51 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter                                                                                                                                                                                                                                     ; altera_merlin_burst_adapter                                          ; soc_system_passthrough ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 30.5 (30.3)          ; 37.1 (36.8)                      ; 6.6 (6.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (45)             ; 51 (51)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                     ; altera_merlin_burst_adapter_13_1                                     ; soc_system_passthrough ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                               ; altera_merlin_address_alignment                                      ; soc_system_passthrough ;
;          |altera_merlin_master_agent:jtag_master_master_agent|                                                                          ; 1.3 (1.3)            ; 2.2 (2.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:jtag_master_master_agent                                                                                                                                                                                                                                                   ; altera_merlin_master_agent                                           ; soc_system_passthrough ;
;          |altera_merlin_slave_agent:audio_mini_leds_s1_agent|                                                                           ; 12.8 (2.7)           ; 13.2 (2.7)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (7)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_mini_leds_s1_agent                                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                                            ; soc_system_passthrough ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 9.8 (9.8)            ; 10.5 (10.5)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_mini_leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                      ; altera_merlin_burst_uncompressor                                     ; soc_system_passthrough ;
;          |altera_merlin_slave_agent:de10_leds_s1_agent|                                                                                 ; 14.3 (4.2)           ; 14.7 (4.5)                       ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (8)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:de10_leds_s1_agent                                                                                                                                                                                                                                                          ; altera_merlin_slave_agent                                            ; soc_system_passthrough ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 10.2 (10.2)          ; 10.2 (10.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:de10_leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                            ; altera_merlin_burst_uncompressor                                     ; soc_system_passthrough ;
;          |altera_merlin_slave_agent:major_shift_change_0_avalon_mm_agent|                                                               ; 14.7 (3.8)           ; 16.3 (5.1)                       ; 1.6 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (10)             ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:major_shift_change_0_avalon_mm_agent                                                                                                                                                                                                                                        ; altera_merlin_slave_agent                                            ; soc_system_passthrough ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 10.8 (10.8)          ; 11.2 (11.2)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:major_shift_change_0_avalon_mm_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                          ; altera_merlin_burst_uncompressor                                     ; soc_system_passthrough ;
;          |altera_merlin_slave_agent:system_id_control_slave_agent|                                                                      ; 12.2 (1.7)           ; 13.5 (2.2)                       ; 1.3 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (3)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:system_id_control_slave_agent                                                                                                                                                                                                                                               ; altera_merlin_slave_agent                                            ; soc_system_passthrough ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 10.5 (10.5)          ; 11.3 (11.3)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:system_id_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                 ; altera_merlin_burst_uncompressor                                     ; soc_system_passthrough ;
;          |altera_merlin_slave_translator:audio_mini_leds_s1_translator|                                                                 ; 3.1 (3.1)            ; 3.8 (3.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_mini_leds_s1_translator                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                                       ; soc_system_passthrough ;
;          |altera_merlin_slave_translator:de10_leds_s1_translator|                                                                       ; 4.5 (4.5)            ; 4.9 (4.9)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:de10_leds_s1_translator                                                                                                                                                                                                                                                ; altera_merlin_slave_translator                                       ; soc_system_passthrough ;
;          |altera_merlin_slave_translator:major_shift_change_0_avalon_mm_translator|                                                     ; 0.4 (0.4)            ; 13.0 (13.0)                      ; 12.6 (12.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:major_shift_change_0_avalon_mm_translator                                                                                                                                                                                                                              ; altera_merlin_slave_translator                                       ; soc_system_passthrough ;
;          |altera_merlin_slave_translator:system_id_control_slave_translator|                                                            ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:system_id_control_slave_translator                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                                       ; soc_system_passthrough ;
;          |altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_rd_limiter|                                                               ; 8.7 (8.7)            ; 8.7 (8.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_rd_limiter                                                                                                                                                                                                                                        ; altera_merlin_traffic_limiter                                        ; soc_system_passthrough ;
;          |altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_wr_limiter|                                                               ; 9.7 (9.7)            ; 9.9 (9.9)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_wr_limiter                                                                                                                                                                                                                                        ; altera_merlin_traffic_limiter                                        ; soc_system_passthrough ;
;          |altera_merlin_traffic_limiter:jtag_master_master_limiter|                                                                     ; 5.6 (5.6)            ; 5.6 (5.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:jtag_master_master_limiter                                                                                                                                                                                                                                              ; altera_merlin_traffic_limiter                                        ; soc_system_passthrough ;
;          |soc_system_passthrough_mm_interconnect_0_cmd_demux:cmd_demux|                                                                 ; 6.7 (6.7)            ; 7.5 (7.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                          ; soc_system_passthrough_mm_interconnect_0_cmd_demux                   ; soc_system_passthrough ;
;          |soc_system_passthrough_mm_interconnect_0_cmd_demux:cmd_demux_001|                                                             ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                                                                                                      ; soc_system_passthrough_mm_interconnect_0_cmd_demux                   ; soc_system_passthrough ;
;          |soc_system_passthrough_mm_interconnect_0_cmd_demux_002:cmd_demux_002|                                                         ; 2.4 (2.4)            ; 2.5 (2.5)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_demux_002:cmd_demux_002                                                                                                                                                                                                                                  ; soc_system_passthrough_mm_interconnect_0_cmd_demux_002               ; soc_system_passthrough ;
;          |soc_system_passthrough_mm_interconnect_0_cmd_mux:cmd_mux|                                                                     ; 25.8 (21.1)          ; 26.4 (21.4)                      ; 0.7 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 67 (59)             ; 8 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                              ; soc_system_passthrough_mm_interconnect_0_cmd_mux                     ; soc_system_passthrough ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4.7 (3.8)            ; 5.0 (4.3)                        ; 0.3 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (6)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                 ; altera_merlin_arbitrator                                             ; soc_system_passthrough ;
;                |altera_merlin_arb_adder:adder|                                                                                          ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                   ; altera_merlin_arb_adder                                              ; soc_system_passthrough ;
;          |soc_system_passthrough_mm_interconnect_0_cmd_mux:cmd_mux_003|                                                                 ; 18.4 (13.1)          ; 18.7 (14.2)                      ; 0.6 (1.4)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 46 (40)             ; 7 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                                                                          ; soc_system_passthrough_mm_interconnect_0_cmd_mux                     ; soc_system_passthrough ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4.5 (4.5)            ; 4.5 (4.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                             ; altera_merlin_arbitrator                                             ; soc_system_passthrough ;
;          |soc_system_passthrough_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                             ; 2.2 (2.2)            ; 2.3 (2.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                      ; soc_system_passthrough_mm_interconnect_0_cmd_mux_001                 ; soc_system_passthrough ;
;          |soc_system_passthrough_mm_interconnect_0_cmd_mux_001:cmd_mux_002|                                                             ; 13.9 (10.6)          ; 14.2 (10.9)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (32)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                                                                                                      ; soc_system_passthrough_mm_interconnect_0_cmd_mux_001                 ; soc_system_passthrough ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 3.3 (3.3)            ; 3.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                         ; altera_merlin_arbitrator                                             ; soc_system_passthrough ;
;          |soc_system_passthrough_mm_interconnect_0_router:router|                                                                       ; 1.3 (1.3)            ; 1.7 (1.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_router:router                                                                                                                                                                                                                                                ; soc_system_passthrough_mm_interconnect_0_router                      ; soc_system_passthrough ;
;          |soc_system_passthrough_mm_interconnect_0_router:router_001|                                                                   ; 1.7 (1.7)            ; 2.2 (2.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_router:router_001                                                                                                                                                                                                                                            ; soc_system_passthrough_mm_interconnect_0_router                      ; soc_system_passthrough ;
;          |soc_system_passthrough_mm_interconnect_0_router_002:router_002|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                                        ; soc_system_passthrough_mm_interconnect_0_router_002                  ; soc_system_passthrough ;
;          |soc_system_passthrough_mm_interconnect_0_rsp_demux:rsp_demux|                                                                 ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                          ; soc_system_passthrough_mm_interconnect_0_rsp_demux                   ; soc_system_passthrough ;
;          |soc_system_passthrough_mm_interconnect_0_rsp_demux_001:rsp_demux_002|                                                         ; 1.3 (1.3)            ; 1.6 (1.6)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_rsp_demux_001:rsp_demux_002                                                                                                                                                                                                                                  ; soc_system_passthrough_mm_interconnect_0_rsp_demux_001               ; soc_system_passthrough ;
;          |soc_system_passthrough_mm_interconnect_0_rsp_demux_003:rsp_demux_003|                                                         ; 2.8 (2.8)            ; 3.1 (3.1)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_rsp_demux_003:rsp_demux_003                                                                                                                                                                                                                                  ; soc_system_passthrough_mm_interconnect_0_rsp_demux_003               ; soc_system_passthrough ;
;          |soc_system_passthrough_mm_interconnect_0_rsp_mux:rsp_mux|                                                                     ; 8.5 (8.5)            ; 9.0 (9.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                              ; soc_system_passthrough_mm_interconnect_0_rsp_mux                     ; soc_system_passthrough ;
;          |soc_system_passthrough_mm_interconnect_0_rsp_mux:rsp_mux_001|                                                                 ; 19.6 (19.6)          ; 26.2 (26.2)                      ; 6.6 (6.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 71 (71)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                          ; soc_system_passthrough_mm_interconnect_0_rsp_mux                     ; soc_system_passthrough ;
;          |soc_system_passthrough_mm_interconnect_0_rsp_mux_002:rsp_mux_002|                                                             ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_rsp_mux_002:rsp_mux_002                                                                                                                                                                                                                                      ; soc_system_passthrough_mm_interconnect_0_rsp_mux_002                 ; soc_system_passthrough ;
;       |soc_system_passthrough_rst_controller:rst_controller|                                                                            ; 0.7 (0.0)            ; 1.5 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_rst_controller:rst_controller                                                                                                                                                                                                                                                                                                             ; soc_system_passthrough_rst_controller                                ; soc_system_passthrough ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 0.7 (0.0)            ; 1.5 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_rst_controller:rst_controller|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                      ; altera_reset_controller                                              ; soc_system_passthrough ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0.7 (0.7)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                           ; altera_reset_synchronizer                                            ; soc_system_passthrough ;
;       |soc_system_passthrough_rst_controller:rst_controller_001|                                                                        ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_rst_controller:rst_controller_001                                                                                                                                                                                                                                                                                                         ; soc_system_passthrough_rst_controller                                ; soc_system_passthrough ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_rst_controller:rst_controller_001|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                  ; altera_reset_controller                                              ; soc_system_passthrough ;
;       |soc_system_passthrough_rst_controller_002:rst_controller_002|                                                                    ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_rst_controller_002:rst_controller_002                                                                                                                                                                                                                                                                                                     ; soc_system_passthrough_rst_controller_002                            ; soc_system_passthrough ;
;          |altera_reset_controller:rst_controller_002|                                                                                   ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                          ; altera_reset_controller                                              ; soc_system_passthrough ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                               ; altera_reset_synchronizer                                            ; soc_system_passthrough ;
;       |soc_system_passthrough_rst_controller_002:rst_controller_003|                                                                    ; 0.7 (0.0)            ; 1.5 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_rst_controller_002:rst_controller_003                                                                                                                                                                                                                                                                                                     ; soc_system_passthrough_rst_controller_002                            ; soc_system_passthrough ;
;          |altera_reset_controller:rst_controller_002|                                                                                   ; 0.7 (0.0)            ; 1.5 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_rst_controller_002:rst_controller_003|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                          ; altera_reset_controller                                              ; soc_system_passthrough ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0.7 (0.7)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_rst_controller_002:rst_controller_003|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                               ; altera_reset_synchronizer                                            ; soc_system_passthrough ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+------------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                         ;
+------------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+
; Name                   ; Pin Type ; D1    ; D3_0 ; D3_1 ; D4   ; D5    ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+------------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+
; fpga_clk2_50           ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; fpga_clk3_50           ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; sw[0]                  ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; sw[1]                  ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; sw[2]                  ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; sw[3]                  ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; led[0]                 ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; led[1]                 ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; led[2]                 ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; led[3]                 ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; led[4]                 ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; led[5]                 ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; led[6]                 ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; led[7]                 ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ad1939_rst_codec_n     ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ad1939_spi_cin         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ad1939_spi_clatch_n    ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ad1939_spi_cclk        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ad1939_dac_dbclk       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; ad1939_dac_dlrclk      ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; ad1939_dac_dsdata1     ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; tpa6130_power_off      ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; inmp621_mic_clk        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; inmp621_mic_data       ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; audio_mini_leds[0]     ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; audio_mini_leds[1]     ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; audio_mini_leds[2]     ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; audio_mini_leds[3]     ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; audio_mini_switches[0] ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; audio_mini_switches[1] ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; audio_mini_switches[2] ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; audio_mini_switches[3] ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; adc_convst             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; adc_sck                ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; adc_sdi                ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; adc_sdo                ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; hps_ddr3_addr[0]       ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; hps_ddr3_addr[1]       ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; hps_ddr3_addr[2]       ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; hps_ddr3_addr[3]       ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; hps_ddr3_addr[4]       ; Output   ; --    ; --   ; --   ; --   ; (10)  ; --    ; --     ; --                     ; --                       ;
; hps_ddr3_addr[5]       ; Output   ; --    ; --   ; --   ; --   ; (10)  ; --    ; --     ; --                     ; --                       ;
; hps_ddr3_addr[6]       ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; hps_ddr3_addr[7]       ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; hps_ddr3_addr[8]       ; Output   ; --    ; --   ; --   ; --   ; (10)  ; --    ; --     ; --                     ; --                       ;
; hps_ddr3_addr[9]       ; Output   ; --    ; --   ; --   ; --   ; (10)  ; --    ; --     ; --                     ; --                       ;
; hps_ddr3_addr[10]      ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; hps_ddr3_addr[11]      ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; hps_ddr3_addr[12]      ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; hps_ddr3_addr[13]      ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; hps_ddr3_addr[14]      ; Output   ; --    ; --   ; --   ; --   ; (10)  ; --    ; --     ; --                     ; --                       ;
; hps_ddr3_ba[0]         ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; hps_ddr3_ba[1]         ; Output   ; --    ; --   ; --   ; --   ; (10)  ; --    ; --     ; --                     ; --                       ;
; hps_ddr3_ba[2]         ; Output   ; --    ; --   ; --   ; --   ; (10)  ; --    ; --     ; --                     ; --                       ;
; hps_ddr3_cas_n         ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; hps_ddr3_cke           ; Output   ; --    ; --   ; --   ; --   ; (8)   ; --    ; --     ; --                     ; --                       ;
; hps_ddr3_ck_n          ; Output   ; --    ; --   ; --   ; --   ; (2)   ; (0)   ; --     ; --                     ; --                       ;
; hps_ddr3_ck_p          ; Output   ; --    ; --   ; --   ; --   ; (2)   ; (0)   ; --     ; --                     ; --                       ;
; hps_ddr3_cs_n          ; Output   ; --    ; --   ; --   ; --   ; (11)  ; --    ; --     ; --                     ; --                       ;
; hps_ddr3_dm[0]         ; Output   ; --    ; --   ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dm[1]         ; Output   ; --    ; --   ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dm[2]         ; Output   ; --    ; --   ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dm[3]         ; Output   ; --    ; --   ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_odt           ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; hps_ddr3_ras_n         ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; hps_ddr3_reset_n       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; hps_ddr3_we_n          ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; hps_enet_gtx_clk       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_enet_mdc           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_enet_tx_data[0]    ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_enet_tx_data[1]    ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_enet_tx_data[2]    ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_enet_tx_data[3]    ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_enet_tx_en         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_sd_clk             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_spim_clk           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_spim_mosi          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_uart_tx            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_usb_stp            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_i2c0_sclk          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_i2c0_sdat          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; audio_mini_gpio_0[0]   ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; audio_mini_gpio_0[1]   ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; audio_mini_gpio_0[2]   ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; audio_mini_gpio_0[3]   ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; audio_mini_gpio_0[4]   ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; audio_mini_gpio_0[5]   ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; audio_mini_gpio_0[6]   ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; audio_mini_gpio_0[7]   ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; audio_mini_gpio_0[8]   ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; audio_mini_gpio_0[9]   ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; audio_mini_gpio_0[10]  ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; audio_mini_gpio_0[11]  ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; audio_mini_gpio_0[12]  ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; audio_mini_gpio_0[13]  ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; audio_mini_gpio_0[14]  ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; audio_mini_gpio_0[15]  ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; audio_mini_gpio_0[16]  ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; audio_mini_gpio_0[17]  ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; audio_mini_gpio_0[18]  ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; audio_mini_gpio_0[19]  ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; audio_mini_gpio_0[20]  ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; audio_mini_gpio_0[21]  ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; audio_mini_gpio_0[22]  ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; audio_mini_gpio_0[23]  ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; audio_mini_gpio_0[24]  ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; audio_mini_gpio_0[25]  ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; audio_mini_gpio_0[26]  ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; audio_mini_gpio_0[27]  ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; audio_mini_gpio_0[28]  ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; audio_mini_gpio_0[29]  ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; audio_mini_gpio_0[30]  ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; audio_mini_gpio_0[31]  ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; audio_mini_gpio_0[32]  ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; audio_mini_gpio_0[33]  ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; audio_mini_gpio_1[0]   ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; audio_mini_gpio_1[1]   ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; audio_mini_gpio_1[2]   ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; audio_mini_gpio_1[3]   ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; audio_mini_gpio_1[4]   ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; audio_mini_gpio_1[5]   ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; audio_mini_gpio_1[6]   ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; audio_mini_gpio_1[7]   ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; audio_mini_gpio_1[8]   ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; audio_mini_gpio_1[9]   ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; audio_mini_gpio_1[10]  ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; audio_mini_gpio_1[11]  ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; audio_mini_gpio_1[12]  ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; tpa6130_i2c_sda        ; Bidir    ; --    ; --   ; (0)  ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; tpa6130_i2c_scl        ; Bidir    ; --    ; --   ; (0)  ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; arduino_io[0]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; arduino_io[1]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; arduino_io[2]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; arduino_io[3]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; arduino_io[4]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; arduino_io[5]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; arduino_io[6]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; arduino_io[7]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; arduino_io[8]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; arduino_io[9]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; arduino_io[10]         ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; arduino_io[11]         ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; arduino_io[12]         ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; arduino_io[13]         ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; arduino_io[14]         ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; arduino_io[15]         ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; arduino_reset_n        ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_conv_usb_n         ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_ddr3_dq[0]         ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dq[1]         ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (10)  ; (10)  ; (0)    ; --                     ; --                       ;
; hps_ddr3_dq[2]         ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dq[3]         ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dq[4]         ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (10)  ; (10)  ; (0)    ; --                     ; --                       ;
; hps_ddr3_dq[5]         ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (10)  ; (10)  ; (0)    ; --                     ; --                       ;
; hps_ddr3_dq[6]         ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dq[7]         ; Bidir    ; (11)  ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dq[8]         ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dq[9]         ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dq[10]        ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dq[11]        ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dq[12]        ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dq[13]        ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dq[14]        ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dq[15]        ; Bidir    ; (11)  ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dq[16]        ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dq[17]        ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dq[18]        ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dq[19]        ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dq[20]        ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dq[21]        ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (10)  ; (10)  ; (0)    ; --                     ; --                       ;
; hps_ddr3_dq[22]        ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dq[23]        ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dq[24]        ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dq[25]        ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dq[26]        ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dq[27]        ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dq[28]        ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dq[29]        ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dq[30]        ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dq[31]        ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dqs_n[0]      ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; hps_ddr3_dqs_n[1]      ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; hps_ddr3_dqs_n[2]      ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; hps_ddr3_dqs_n[3]      ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; hps_ddr3_dqs_p[0]      ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; hps_ddr3_dqs_p[1]      ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; hps_ddr3_dqs_p[2]      ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; hps_ddr3_dqs_p[3]      ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; hps_enet_int_n         ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_enet_mdio          ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_gsensor_int        ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_i2c1_sclk          ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_i2c1_sdat          ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_key                ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_led                ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_ltc_gpio           ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_sd_cmd             ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_sd_data[0]         ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_sd_data[1]         ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_sd_data[2]         ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_sd_data[3]         ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_spim_ss            ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_usb_data[0]        ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_usb_data[1]        ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_usb_data[2]        ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_usb_data[3]        ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_usb_data[4]        ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_usb_data[5]        ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_usb_data[6]        ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_usb_data[7]        ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_enet_rx_data[0]    ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; hps_enet_rx_data[1]    ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; hps_enet_rx_data[2]    ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; hps_enet_rx_data[3]    ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; hps_enet_rx_clk        ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; hps_enet_rx_dv         ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; hps_spim_miso          ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; hps_uart_rx            ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; hps_usb_clkout         ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; hps_usb_dir            ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; hps_usb_nxt            ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; hps_ddr3_rzq           ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; key[1]                 ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; fpga_clk1_50           ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ad1939_spi_cout        ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ad1939_adc_alrclk      ; Input    ; --    ; (6)  ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ad1939_mclk            ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; key[0]                 ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ad1939_adc_abclk       ; Input    ; --    ; (0)  ; (1)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ad1939_adc_asdata2     ; Input    ; --    ; (7)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
+------------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                                                                                                                                                                            ; Pad To Core Index ; Setting ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; fpga_clk2_50                                                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; fpga_clk3_50                                                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; sw[0]                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; sw[1]                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; sw[2]                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; sw[3]                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; inmp621_mic_data                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; audio_mini_switches[0]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; audio_mini_switches[1]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; audio_mini_switches[2]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; audio_mini_switches[3]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; adc_sdo                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; hps_i2c0_sclk                                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; hps_i2c0_sdat                                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; audio_mini_gpio_0[0]                                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; audio_mini_gpio_0[1]                                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; audio_mini_gpio_0[2]                                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; audio_mini_gpio_0[3]                                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; audio_mini_gpio_0[4]                                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; audio_mini_gpio_0[5]                                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; audio_mini_gpio_0[6]                                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; audio_mini_gpio_0[7]                                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; audio_mini_gpio_0[8]                                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; audio_mini_gpio_0[9]                                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; audio_mini_gpio_0[10]                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; audio_mini_gpio_0[11]                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; audio_mini_gpio_0[12]                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; audio_mini_gpio_0[13]                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; audio_mini_gpio_0[14]                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; audio_mini_gpio_0[15]                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; audio_mini_gpio_0[16]                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; audio_mini_gpio_0[17]                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; audio_mini_gpio_0[18]                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; audio_mini_gpio_0[19]                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; audio_mini_gpio_0[20]                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; audio_mini_gpio_0[21]                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; audio_mini_gpio_0[22]                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; audio_mini_gpio_0[23]                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; audio_mini_gpio_0[24]                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; audio_mini_gpio_0[25]                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; audio_mini_gpio_0[26]                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; audio_mini_gpio_0[27]                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; audio_mini_gpio_0[28]                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; audio_mini_gpio_0[29]                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; audio_mini_gpio_0[30]                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; audio_mini_gpio_0[31]                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; audio_mini_gpio_0[32]                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; audio_mini_gpio_0[33]                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; audio_mini_gpio_1[0]                                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; audio_mini_gpio_1[1]                                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; audio_mini_gpio_1[2]                                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; audio_mini_gpio_1[3]                                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; audio_mini_gpio_1[4]                                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; audio_mini_gpio_1[5]                                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; audio_mini_gpio_1[6]                                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; audio_mini_gpio_1[7]                                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; audio_mini_gpio_1[8]                                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; audio_mini_gpio_1[9]                                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; audio_mini_gpio_1[10]                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; audio_mini_gpio_1[11]                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; audio_mini_gpio_1[12]                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; tpa6130_i2c_sda                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_fpga_interfaces:fpga_interfaces|peripheral_i2c0                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
; tpa6130_i2c_scl                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_fpga_interfaces:fpga_interfaces|peripheral_i2c0                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
; arduino_io[0]                                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; arduino_io[1]                                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; arduino_io[2]                                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; arduino_io[3]                                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; arduino_io[4]                                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; arduino_io[5]                                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; arduino_io[6]                                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; arduino_io[7]                                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; arduino_io[8]                                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; arduino_io[9]                                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; arduino_io[10]                                                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; arduino_io[11]                                                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; arduino_io[12]                                                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; arduino_io[13]                                                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; arduino_io[14]                                                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; arduino_io[15]                                                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; arduino_reset_n                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; hps_conv_usb_n                                                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; hps_ddr3_dq[0]                                                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dq[1]                                                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dq[2]                                                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dq[3]                                                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dq[4]                                                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dq[5]                                                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dq[6]                                                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dq[7]                                                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dq[8]                                                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dq[9]                                                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dq[10]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dq[11]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dq[12]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dq[13]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dq[14]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dq[15]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dq[16]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dq[17]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dq[18]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dq[19]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dq[20]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dq[21]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dq[22]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dq[23]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dq[24]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dq[25]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dq[26]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dq[27]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dq[28]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dq[29]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dq[30]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dq[31]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dqs_n[0]                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; hps_ddr3_dqs_n[1]                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; hps_ddr3_dqs_n[2]                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; hps_ddr3_dqs_n[3]                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; hps_ddr3_dqs_p[0]                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; hps_ddr3_dqs_p[1]                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; hps_ddr3_dqs_p[2]                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; hps_ddr3_dqs_p[3]                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; hps_enet_int_n                                                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; hps_enet_mdio                                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; hps_gsensor_int                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; hps_i2c1_sclk                                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; hps_i2c1_sdat                                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; hps_key                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; hps_led                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; hps_ltc_gpio                                                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; hps_sd_cmd                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; hps_sd_data[0]                                                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; hps_sd_data[1]                                                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; hps_sd_data[2]                                                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; hps_sd_data[3]                                                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; hps_spim_ss                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; hps_usb_data[0]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; hps_usb_data[1]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; hps_usb_data[2]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; hps_usb_data[3]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; hps_usb_data[4]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; hps_usb_data[5]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; hps_usb_data[6]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; hps_usb_data[7]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; hps_enet_rx_data[0]                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; hps_enet_rx_data[1]                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; hps_enet_rx_data[2]                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; hps_enet_rx_data[3]                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; hps_enet_rx_clk                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; hps_enet_rx_dv                                                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; hps_spim_miso                                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; hps_uart_rx                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; hps_usb_clkout                                                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; hps_usb_dir                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; hps_usb_nxt                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; hps_ddr3_rzq                                                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; key[1]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_fpga_interfaces:fpga_interfaces|clocks_resets                                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - soc_system_passthrough:u0|soc_system_passthrough_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                    ; 1                 ; 0       ;
;      - soc_system_passthrough:u0|soc_system_passthrough_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                     ; 1                 ; 0       ;
;      - soc_system_passthrough:u0|soc_system_passthrough_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|merged_reset~0                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - soc_system_passthrough:u0|soc_system_passthrough_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                     ; 1                 ; 0       ;
; fpga_clk1_50                                                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; ad1939_spi_cout                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_fpga_interfaces:fpga_interfaces|peripheral_spim0                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
; ad1939_adc_alrclk                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_left|data_in_reg[8]                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_left|data_in_reg[27]                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_left|data_in_reg[30]                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_left|data_in_reg[18]                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_left|data_in_reg[11]                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_left|data_in_reg[24]                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_left|data_in_reg[20]                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_left|data_in_reg[9]                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_left|data_in_reg[29]                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_left|data_in_reg[13]                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_left|data_in_reg[10]                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_left|data_in_reg[25]                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_left|data_in_reg[17]                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_left|data_in_reg[19]                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_left|data_in_reg[12]                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_left|data_in_reg[28]                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_left|data_in_reg[14]                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_left|data_in_reg[21]                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_left|data_in_reg[15]                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_left|data_in_reg[22]                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_left|data_in_reg[23]                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_left|data_in_reg[26]                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_left|data_in_reg[16]                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_right|data_in_reg[30]                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_right|data_in_reg[13]                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_right|data_in_reg[19]                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_right|data_in_reg[15]                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_right|data_in_reg[27]                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_right|data_in_reg[28]                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_right|data_in_reg[22]                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_right|data_in_reg[23]                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_right|data_in_reg[24]                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_right|data_in_reg[26]                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_right|data_in_reg[12]                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_right|data_in_reg[21]                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_right|data_in_reg[9]                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_right|data_in_reg[8]                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_right|data_in_reg[18]                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_right|data_in_reg[20]                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_right|data_in_reg[25]                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_right|data_in_reg[29]                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_right|data_in_reg[11]                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_right|data_in_reg[16]                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_right|data_in_reg[10]                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_right|data_in_reg[17]                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_right|data_in_reg[14]                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_right|data_in_reg~0                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_left|data_in_reg~0                                                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|state~10                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|state~11                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|Selector0~0                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|Selector1~0                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_right|data_in_reg~1                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_left|data_in_reg~1                                                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|ad1939_dac_dsdata1~SLOAD_MUX                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|delay_signal:delay_dac_lrclk|\delay_zg2:delay_vector[0][0]~feeder                                                                                                                                                                                                            ; 0                 ; 6       ;
; ad1939_mclk                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; key[0]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system_passthrough:u0|soc_system_passthrough_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|merged_reset~0                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
; ad1939_adc_abclk                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|delay_signal:delay_dac_bclk|\delay_zg2:delay_vector[0][0]~feeder                                                                                                                                                                                                             ; 1                 ; 1       ;
; ad1939_adc_asdata2                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|serial2parallel:s2p_adc2|data_out_reg[0]~feeder                                                                                                                                                                                                                              ; 0                 ; 7       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                ; Location                                     ; Fan-Out ; Usage                                   ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+
; ad1939_adc_abclk                                                                                                                                                                                                                                                                                                                                                                                                    ; PIN_AA15                                     ; 89      ; Clock                                   ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; ad1939_adc_alrclk                                                                                                                                                                                                                                                                                                                                                                                                   ; PIN_AG26                                     ; 56      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                                                        ; JTAG_X0_Y2_N3                                ; 324     ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                                                        ; JTAG_X0_Y2_N3                                ; 24      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; fpga_clk1_50                                                                                                                                                                                                                                                                                                                                                                                                        ; PIN_V11                                      ; 979     ; Clock                                   ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; key[1]                                                                                                                                                                                                                                                                                                                                                                                                              ; PIN_AH16                                     ; 5       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                            ; FF_X3_Y2_N44                                 ; 12      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~5                                                                               ; LABCELL_X1_Y1_N30                            ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                                                                                 ; MLABCELL_X8_Y2_N33                           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0                                                                    ; MLABCELL_X8_Y2_N36                           ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0                                                                                    ; MLABCELL_X8_Y2_N18                           ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1                                                                                      ; MLABCELL_X6_Y2_N51                           ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~1                                                                       ; MLABCELL_X8_Y2_N24                           ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]~1                                                               ; LABCELL_X1_Y1_N27                            ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~1                                                          ; LABCELL_X1_Y4_N42                            ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                 ; FF_X3_Y2_N29                                 ; 17      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                ; FF_X4_Y2_N8                                  ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                                                                          ; LABCELL_X7_Y2_N36                            ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                ; FF_X7_Y2_N2                                  ; 76      ; Async. clear, Clock enable              ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                                                                              ; MLABCELL_X6_Y2_N27                           ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|ast2lr:u_ast2lr|data_left[0]~0                                                                                                                                                                                                                                                                                                             ; LABCELL_X50_Y26_N18                          ; 24      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|avalon_mm_readdata[5]~0                                                                                                                                                                                                                                                                                                                    ; LABCELL_X37_Y33_N39                          ; 24      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|delta1[0]~1                                                                                                                                                                                                                                                                                                                                ; LABCELL_X45_Y32_N39                          ; 25      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|delta2[0]~0                                                                                                                                                                                                                                                                                                                                ; LABCELL_X43_Y32_N33                          ; 25      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|enable[0]                                                                                                                                                                                                                                                                                                                                  ; FF_X42_Y31_N8                                ; 116     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|AudioOut[23]~0                                                                                                                                                                                                                                                                                         ; LABCELL_X37_Y27_N33                          ; 107     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|majorChangeShift_tc:u_majorChangeShift_tc|LessThan0~2                                                                                                                                                                                                                                                  ; LABCELL_X40_Y26_N39                          ; 11      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|majorChangeShift_tc:u_majorChangeShift_tc|enb_1_2048_0                                                                                                                                                                                                                                                 ; LABCELL_X40_Y26_N45                          ; 60      ; Clock enable, Read enable, Write enable ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|ad1939_adc_data~0                                                                                                                                                                                                                                                                        ; LABCELL_X50_Y25_N42                          ; 24      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|ad1939_adc_valid                                                                                                                                                                                                                                                                         ; FF_X50_Y26_N38                               ; 27      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|dac1_data_left[30]~0                                                                                                                                                                                                                                                                     ; LABCELL_X50_Y26_N48                          ; 24      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|dac1_data_right[30]~0                                                                                                                                                                                                                                                                    ; LABCELL_X50_Y26_N21                          ; 24      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                        ; FF_X50_Y25_N37                               ; 7       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|soc_system_passthrough_ad1939_subsystem_sys_clk_from_AD1939_MCLK_pll:sys_clk_from_ad1939_mclk_pll|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                         ; PLLOUTPUTCOUNTER_X0_Y7_N1                    ; 919     ; Clock                                   ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_audio_mini_leds:audio_mini_leds|always0~0                                                                                                                                                                                                                                                                                                                          ; LABCELL_X42_Y41_N12                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_de10_leds:de10_leds|always0~0                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X40_Y37_N0                           ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_fpga_interfaces:fpga_interfaces|h2f_lw_AWBURST[0]                                                                                                                                                                                                                                                                               ; HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111 ; 11      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                                                                                                                                                                                                                                                                                    ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111        ; 6       ; Async. clear                            ; yes    ; Global Clock         ; GCLK14           ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_fpga_interfaces:fpga_interfaces|i2c0_out_clk[0]                                                                                                                                                                                                                                                                                 ; HPSINTERFACEPERIPHERALI2C_X52_Y58_N111       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_fpga_interfaces:fpga_interfaces|i2c0_out_data[0]                                                                                                                                                                                                                                                                                ; HPSINTERFACEPERIPHERALI2C_X52_Y58_N111       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                ; CLKPHASESELECT_X89_Y71_N7                    ; 11      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y56_N7                    ; 1       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y63_N7                    ; 1       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y49_N7                    ; 1       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                ; CLKPHASESELECT_X89_Y77_N7                    ; 11      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout[0] ; PSEUDODIFFOUT_X89_Y73_N6                     ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout[0]  ; PSEUDODIFFOUT_X89_Y73_N6                     ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|mem_ck_source[0]                                                                          ; CLKPHASESELECT_X89_Y71_N4                    ; 1       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y65_N6                     ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y65_N6                     ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y63_N8                    ; 17      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y63_N4                    ; 13      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y63_N22                       ; 17      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y63_N10                          ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y63_N9                    ; 42      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N27                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N10                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N44                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y65_N61                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N27                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N10                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N44                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y63_N101                      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y58_N6                     ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y58_N6                     ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y56_N8                    ; 17      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y56_N4                    ; 13      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y56_N22                       ; 17      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y56_N10                          ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y56_N9                    ; 42      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N27                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N10                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N44                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y58_N61                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N27                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N10                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N44                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y56_N101                      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y51_N6                     ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y51_N6                     ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y49_N8                    ; 17      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y49_N4                    ; 13      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y49_N22                       ; 17      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y49_N10                          ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y49_N9                    ; 42      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N27                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N10                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N44                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y51_N61                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N27                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N10                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N44                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y49_N101                      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y44_N6                     ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y44_N6                     ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y42_N8                    ; 17      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y42_N4                    ; 13      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y42_N22                       ; 17      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y42_N10                          ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y42_N9                    ; 42      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N27                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N10                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N44                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y44_N61                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N27                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N10                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N44                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y42_N101                      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                ; HPSSDRAMPLL_X84_Y41_N111                     ; 98      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk                                                                                                                                                                                                          ; HPSSDRAMPLL_X84_Y41_N111                     ; 3       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|intermediate[11]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|intermediate[13]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|intermediate[15]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|intermediate[17]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|intermediate[19]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|intermediate[1]                                                                                                                                                                                                                                                   ; HPSPERIPHERALEMAC_X77_Y39_N111               ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|intermediate[21]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|intermediate[23]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|intermediate[25]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|intermediate[27]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|intermediate[29]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSPIMASTER_X87_Y53_N111          ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|intermediate[33]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|intermediate[35]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|intermediate[37]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|intermediate[39]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|intermediate[3]                                                                                                                                                                                                                                                   ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|intermediate[41]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|intermediate[43]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|intermediate[5]                                                                                                                                                                                                                                                   ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|intermediate[7]                                                                                                                                                                                                                                                   ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|intermediate[9]                                                                                                                                                                                                                                                   ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]~0                                                                                                                                                                                                                                                               ; LABCELL_X35_Y36_N36                          ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|always1~0                                                                                                                                                                                                                                                                  ; LABCELL_X30_Y33_N36                          ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[12]~1                                                                                                                                                                                                                                                              ; LABCELL_X33_Y36_N9                           ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[3]~0                                                                                                                                                                                                                                                               ; LABCELL_X33_Y36_N6                           ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]~1                                                                                                                                                                                                                                                          ; LABCELL_X36_Y36_N39                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]~4                                                                                                                                                                                                                                                              ; LABCELL_X36_Y36_N36                          ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data~1                                                                                                                                                                                                                                                                 ; LABCELL_X42_Y44_N51                          ; 35      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4                                                                                                                                                                                                                                                            ; FF_X33_Y36_N29                               ; 15      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                                                                                                                                       ; FF_X33_Y36_N44                               ; 32      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[0]~1                                                                                                                                                                                                                                                  ; LABCELL_X35_Y34_N54                          ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[0]~0                                                                                                                                                                                                                                                             ; LABCELL_X37_Y35_N15                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[16]~3                                                                                                                                                                                                                                                            ; LABCELL_X31_Y32_N0                           ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[8]~2                                                                                                                                                                                                                                                             ; LABCELL_X37_Y34_N51                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|internal_out_ready                                                                                                                                                                                                                                                                                              ; MLABCELL_X25_Y28_N27                         ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|write                                                                                                                                                                                                                                                                                                           ; LABCELL_X23_Y28_N57                          ; 10      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|always2~0                                                                                                                                                                                                                                                                                            ; MLABCELL_X25_Y28_N24                         ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|out_channel[7]~1                                                                                                                                                                                                                                                                                     ; MLABCELL_X34_Y34_N12                         ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                                                                           ; FF_X7_Y3_N5                                  ; 20      ; Clock enable, Sync. load                ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0~0                                                                                                                         ; LABCELL_X7_Y5_N48                            ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|take_in_data                                                                                                                                                                ; LABCELL_X7_Y3_N0                             ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|sync_control_signal~0                                                                                                                 ; LABCELL_X22_Y26_N12                          ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~0                                                                                                                                                                          ; LABCELL_X2_Y1_N12                            ; 21      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~1                                                                                                                                                                          ; LABCELL_X2_Y1_N9                             ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|out_valid                                                                                                                               ; LABCELL_X4_Y5_N45                            ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                                                                                                                   ; FF_X4_Y1_N41                                 ; 1       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[2]~1                                                                                                                                                            ; MLABCELL_X3_Y3_N15                           ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter~0                                                                                                                                                               ; MLABCELL_X3_Y4_N33                           ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                                                                                                                                ; FF_X2_Y2_N4                                  ; 8       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]~1                                                                                                                                                                    ; LABCELL_X2_Y1_N54                            ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[1]~0                                                                                                                                                                    ; LABCELL_X1_Y6_N51                            ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]~7                                                                                                                                                                   ; MLABCELL_X8_Y3_N30                           ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]~1                                                                                                                                                                      ; LABCELL_X2_Y1_N48                            ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]~1                                                                                                                                                                       ; LABCELL_X2_Y1_N15                            ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[14]~0                                                                                                                                                                    ; MLABCELL_X3_Y3_N30                           ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]~3                                                                                                                                                         ; MLABCELL_X3_Y3_N48                           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]~1                                                                                                                                                        ; MLABCELL_X3_Y3_N12                           ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]~0                                                                                                                                                        ; LABCELL_X4_Y3_N57                            ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[7]~0                                                                                                                                                                        ; LABCELL_X2_Y1_N0                             ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~1                                                                                                                                                            ; LABCELL_X4_Y4_N21                            ; 8       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~2                                                                                                                                                            ; LABCELL_X4_Y4_N18                            ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]~1                                                                                                                                                         ; LABCELL_X4_Y4_N42                            ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[0]~0                                                                                                                                                              ; LABCELL_X2_Y2_N15                            ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~10                                                                                                                                                     ; LABCELL_X4_Y5_N48                            ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]~1                                                                                                                                                      ; LABCELL_X4_Y5_N21                            ; 21      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~1                                                                                                                                          ; LABCELL_X1_Y6_N15                            ; 25      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~3                                                                                                                                          ; MLABCELL_X3_Y6_N36                           ; 13      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]~1                                                                                                                                                        ; LABCELL_X1_Y6_N9                             ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]~2                                                                                                                                                             ; LABCELL_X2_Y2_N54                            ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~17                                                                                                                                                                     ; MLABCELL_X3_Y3_N24                           ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                                                                            ; FF_X1_Y3_N38                                 ; 42      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|in_ready~1                                                                                                                                                                                                                                                                                           ; LABCELL_X7_Y3_N15                            ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                  ; FF_X9_Y6_N5                                  ; 221     ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                            ; LABCELL_X50_Y35_N45                          ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                              ; LABCELL_X45_Y42_N48                          ; 22      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_mini_leds_s1_agent_rsp_fifo|read~0                                                                                                                                                                                                                                                                 ; LABCELL_X45_Y42_N33                          ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                  ; MLABCELL_X39_Y41_N15                         ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:de10_leds_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                    ; MLABCELL_X39_Y41_N30                         ; 24      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:major_shift_change_0_avalon_mm_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                ; LABCELL_X48_Y38_N3                           ; 25      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:major_shift_change_0_avalon_mm_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                  ; MLABCELL_X47_Y38_N21                         ; 23      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                       ; LABCELL_X46_Y41_N45                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_id_control_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                         ; LABCELL_X48_Y41_N9                           ; 21      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                   ; LABCELL_X46_Y39_N42                          ; 36      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|take_in_data~2                                                                                                                                                                                                                   ; LABCELL_X36_Y36_N3                           ; 42      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                   ; LABCELL_X48_Y38_N45                          ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                     ; LABCELL_X48_Y38_N9                           ; 46      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                     ; LABCELL_X48_Y38_N6                           ; 34      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data~1                                                                                                                                                                                                                       ; LABCELL_X46_Y40_N33                          ; 59      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                ; LABCELL_X43_Y40_N48                          ; 34      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                 ; LABCELL_X43_Y41_N57                          ; 33      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                      ; MLABCELL_X39_Y39_N48                         ; 42      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:de10_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                       ; LABCELL_X43_Y42_N51                          ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:major_shift_change_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                    ; LABCELL_X43_Y36_N15                          ; 58      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:major_shift_change_0_avalon_mm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                     ; LABCELL_X45_Y34_N24                          ; 35      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~1                                                                                                                                         ; LABCELL_X46_Y41_N18                          ; 22      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                            ; LABCELL_X42_Y43_N15                          ; 28      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:de10_leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~1                                                                                                                                                                                                                           ; MLABCELL_X39_Y41_N39                         ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:major_shift_change_0_avalon_mm_agent|altera_merlin_burst_uncompressor:uncompressor|always0~1                                                                                                                                                                                                         ; LABCELL_X48_Y38_N51                          ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:major_shift_change_0_avalon_mm_agent|m0_read                                                                                                                                                                                                                                                         ; LABCELL_X46_Y35_N3                           ; 28      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:system_id_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                ; LABCELL_X48_Y41_N21                          ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_rd_limiter|internal_valid~0                                                                                                                                                                                                                                                ; MLABCELL_X47_Y39_N12                         ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_rd_limiter|pending_response_count[2]~0                                                                                                                                                                                                                                     ; MLABCELL_X47_Y41_N42                         ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_wr_limiter|internal_valid~0                                                                                                                                                                                                                                                ; LABCELL_X40_Y40_N6                           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~1                                                                                                                                                                                                                                        ; MLABCELL_X47_Y40_N18                         ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_wr_limiter|pending_response_count[2]~0                                                                                                                                                                                                                                     ; MLABCELL_X47_Y40_N54                         ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:jtag_master_master_limiter|pending_response_count[2]~0                                                                                                                                                                                                                                           ; LABCELL_X36_Y36_N45                          ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:jtag_master_master_limiter|save_dest_id~0                                                                                                                                                                                                                                                        ; LABCELL_X37_Y37_N0                           ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                ; MLABCELL_X39_Y39_N54                         ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_mux:cmd_mux_003|update_grant~0                                                                                                                                                                                                                                                    ; MLABCELL_X39_Y39_N24                         ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                    ; LABCELL_X45_Y36_N54                          ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_mux:cmd_mux|update_grant~0                                                                                                                                                                                                                                                        ; LABCELL_X45_Y36_N30                          ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                            ; LABCELL_X43_Y40_N42                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_mux_001:cmd_mux_002|update_grant~0                                                                                                                                                                                                                                                ; LABCELL_X43_Y40_N33                          ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|merged_reset~0                                                                                                                                                                                                                                                                            ; LABCELL_X60_Y1_N36                           ; 7       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                            ; FF_X42_Y37_N47                               ; 734     ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                ; FF_X35_Y38_N26                               ; 332     ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_rst_controller_002:rst_controller_003|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                ; FF_X47_Y36_N32                               ; 410     ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                        ; Location                                     ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+----------------------+------------------+---------------------------+
; ad1939_adc_abclk                                                                                                                                                                                                            ; PIN_AA15                                     ; 89      ; Global Clock         ; GCLK4            ; --                        ;
; fpga_clk1_50                                                                                                                                                                                                                ; PIN_V11                                      ; 979     ; Global Clock         ; GCLK7            ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|soc_system_passthrough_ad1939_subsystem_sys_clk_from_AD1939_MCLK_pll:sys_clk_from_ad1939_mclk_pll|altera_pll:altera_pll_i|outclk_wire[0] ; PLLOUTPUTCOUNTER_X0_Y7_N1                    ; 919     ; Global Clock         ; GCLK6            ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                                                                                            ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111        ; 6       ; Global Clock         ; GCLK14           ; --                        ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_fpga_interfaces:fpga_interfaces|spim0_sclk_out[0]                                                                                       ; HPSINTERFACEPERIPHERALSPIMASTER_X52_Y72_N111 ; 1       ; Regional Clock       ; RCLK78           ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                     ; Fan-Out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; soc_system_passthrough:u0|soc_system_passthrough_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 740     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------------------------------------------------------------------------+---------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; Name                                                                                                                                                                                                           ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF                                                                    ; Location                                          ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------------------------------------------------------------------------+---------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|DualPortRAM_generic1:u_ringbuffer1|altsyncram:ram_rtl_0|altsyncram_0u12:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 24           ; 1024         ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 24576 ; 1024                        ; 24                          ; 1024                        ; 24                          ; 24576               ; 3           ; 0     ; db/DE10Nano_AudioMini_System.ram0_DualPortRAM_generic1_4cd2d0b.hdl.mif ; M10K_X38_Y27_N0, M10K_X38_Y26_N0, M10K_X38_Y25_N0 ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|DualPortRAM_generic1:u_ringbuffer2|altsyncram:ram_rtl_0|altsyncram_0u12:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 24           ; 1024         ; 24           ; yes                    ; no                      ; yes                    ; yes                     ; 24576 ; 1024                        ; 24                          ; 1024                        ; 24                          ; 24576               ; 3           ; 0     ; db/DE10Nano_AudioMini_System.ram0_DualPortRAM_generic1_4cd2d0b.hdl.mif ; M10K_X41_Y27_N0, M10K_X38_Y28_N0, M10K_X38_Y29_N0 ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|DualPortRAM_generic1:u_ringbuffer3|altsyncram:ram_rtl_0|altsyncram_0u12:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 24           ; 1024         ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 24576 ; 1024                        ; 24                          ; 1024                        ; 24                          ; 24576               ; 3           ; 0     ; db/DE10Nano_AudioMini_System.ram0_DualPortRAM_generic1_4cd2d0b.hdl.mif ; M10K_X49_Y31_N0, M10K_X49_Y30_N0, M10K_X49_Y26_N0 ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|DualPortRAM_generic1:u_ringbuffer4|altsyncram:ram_rtl_0|altsyncram_0u12:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 24           ; 1024         ; 24           ; yes                    ; no                      ; yes                    ; yes                     ; 24576 ; 1024                        ; 24                          ; 1024                        ; 24                          ; 24576               ; 3           ; 0     ; db/DE10Nano_AudioMini_System.ram0_DualPortRAM_generic1_4cd2d0b.hdl.mif ; M10K_X49_Y28_N0, M10K_X49_Y29_N0, M10K_X49_Y27_N0 ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                                             ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None                                                                   ; M10K_X26_Y28_N0                                   ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------------------------------------------------------------------------+---------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------+
; Fitter DSP Block Usage Summary                  ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Two Independent 18x18             ; 2           ;
; Sum of two 18x18                  ; 2           ;
; Independent 27x27                 ; 2           ;
; Total number of DSP blocks        ; 6           ;
;                                   ;             ;
; Fixed Point Unsigned Multiplier   ; 4           ;
; Fixed Point Mixed Sign Multiplier ; 4           ;
+-----------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                                                                                                   ; Mode                  ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult3~8   ; Independent 27x27     ; DSP_X54_Y30_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult1~8   ; Independent 27x27     ; DSP_X54_Y28_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~8   ; Sum of two 18x18      ; DSP_X32_Y33_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult2~349 ; Two Independent 18x18 ; DSP_X32_Y30_N0 ; Unsigned            ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~8   ; Sum of two 18x18      ; DSP_X32_Y26_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; soc_system_passthrough:u0|majorChangeShiftprocessor:major_shift_change_0|majorChangeShift:u_majorChangeShift|Mult0~349 ; Two Independent 18x18 ; DSP_X32_Y28_N0 ; Unsigned            ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
+------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+-----------------------------------------------------------------------+
; Routing Usage Summary                                                 ;
+---------------------------------------------+-------------------------+
; Routing Resource Type                       ; Usage                   ;
+---------------------------------------------+-------------------------+
; Block interconnects                         ; 5,477 / 289,320 ( 2 % ) ;
; C12 interconnects                           ; 117 / 13,420 ( < 1 % )  ;
; C2 interconnects                            ; 2,082 / 119,108 ( 2 % ) ;
; C4 interconnects                            ; 1,343 / 56,300 ( 2 % )  ;
; DQS bus muxes                               ; 4 / 25 ( 16 % )         ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )          ;
; DQS-9 I/O buses                             ; 4 / 25 ( 16 % )         ;
; Direct links                                ; 447 / 289,320 ( < 1 % ) ;
; Global clocks                               ; 4 / 16 ( 25 % )         ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )           ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )           ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )           ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 1 / 7 ( 14 % )          ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 1 / 6 ( 17 % )          ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )          ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )          ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )          ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )          ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )          ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )           ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )         ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )         ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )         ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )         ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )         ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 63 / 67 ( 94 % )        ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 91 / 156 ( 58 % )       ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )         ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )          ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )          ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )         ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )          ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )           ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )           ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )          ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 2 / 8 ( 25 % )          ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 2 / 8 ( 25 % )          ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 1 / 4 ( 25 % )          ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 3 / 14 ( 21 % )         ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )          ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )          ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )         ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )         ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )          ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )          ;
; Local interconnects                         ; 1,045 / 84,580 ( 1 % )  ;
; Quadrant clocks                             ; 1 / 66 ( 2 % )          ;
; R14 interconnects                           ; 257 / 12,676 ( 2 % )    ;
; R14/C12 interconnect drivers                ; 334 / 20,720 ( 2 % )    ;
; R3 interconnects                            ; 2,940 / 130,992 ( 2 % ) ;
; R6 interconnects                            ; 4,349 / 266,960 ( 2 % ) ;
; Spine clocks                                ; 17 / 360 ( 5 % )        ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )      ;
+---------------------------------------------+-------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 18    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 10    ;
+----------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                           ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+-------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                     ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+-------------------------------------------------+------------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                          ; I/O                    ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; 0 such failures found.                          ; I/O                    ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.              ; I/O                    ;                   ;
; Pass         ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; 0 such failures found.                          ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                          ; I/O                    ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.             ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                          ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                          ; I/O                    ;                   ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; 0 such failures found.                          ; I/O                    ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O                    ;                   ;
; Pass         ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; 0 such failures found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.            ; I/O                    ;                   ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; 0 such failures found.                          ; I/O                    ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.            ; I/O                    ;                   ;
; Pass         ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; 0 such failures found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O                    ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                          ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                          ; I/O                    ;                   ;
; Pass         ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; 0 such failures found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                 ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                 ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                 ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; 0 such failures found.                          ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                           ; None     ; ----                                            ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; Memory interface related rules are checked but not reported.                       ; None     ; ----                                            ; Memory Interfaces      ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                            ; On Chip Termination    ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+-------------------------------------------------+------------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules              ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass             ; 156          ; 3            ; 156          ; 0            ; 32           ; 234       ; 156          ; 0            ; 234       ; 234       ; 25           ; 46           ; 0            ; 2            ; 0            ; 25           ; 46           ; 0            ; 2            ; 0            ; 68           ; 46           ; 71           ; 0            ; 0            ; 0            ; 0            ; 138          ;
; Total Unchecked        ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable     ; 78           ; 231          ; 78           ; 234          ; 202          ; 0         ; 78           ; 234          ; 0         ; 0         ; 209          ; 188          ; 234          ; 232          ; 234          ; 209          ; 188          ; 234          ; 232          ; 234          ; 166          ; 188          ; 163          ; 234          ; 234          ; 234          ; 234          ; 96           ;
; Total Fail             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; fpga_clk2_50           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; fpga_clk3_50           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sw[0]                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sw[1]                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sw[2]                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sw[3]                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; led[0]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; led[1]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; led[2]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; led[3]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; led[4]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; led[5]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; led[6]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; led[7]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ad1939_rst_codec_n     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ad1939_spi_cin         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ad1939_spi_clatch_n    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ad1939_spi_cclk        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ad1939_dac_dbclk       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ad1939_dac_dlrclk      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ad1939_dac_dsdata1     ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; tpa6130_power_off      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; inmp621_mic_clk        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; inmp621_mic_data       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; audio_mini_leds[0]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; audio_mini_leds[1]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; audio_mini_leds[2]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; audio_mini_leds[3]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; audio_mini_switches[0] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; audio_mini_switches[1] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; audio_mini_switches[2] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; audio_mini_switches[3] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; adc_convst             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; adc_sck                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; adc_sdi                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; adc_sdo                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_addr[0]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_addr[1]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_addr[2]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_addr[3]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_addr[4]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_addr[5]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_addr[6]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_addr[7]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_addr[8]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_addr[9]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_addr[10]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_addr[11]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_addr[12]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_addr[13]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_addr[14]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_ba[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_ba[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_ba[2]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_cas_n         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_cke           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_ck_n          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_ddr3_ck_p          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_ddr3_cs_n          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dm[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dm[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dm[2]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dm[3]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_odt           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_ras_n         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_reset_n       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_we_n          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_enet_gtx_clk       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_enet_mdc           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_enet_tx_data[0]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_enet_tx_data[1]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_enet_tx_data[2]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_enet_tx_data[3]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_enet_tx_en         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_sd_clk             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_spim_clk           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_spim_mosi          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_uart_tx            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_usb_stp            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_i2c0_sclk          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_i2c0_sdat          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; audio_mini_gpio_0[0]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; audio_mini_gpio_0[1]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; audio_mini_gpio_0[2]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; audio_mini_gpio_0[3]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; audio_mini_gpio_0[4]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; audio_mini_gpio_0[5]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; audio_mini_gpio_0[6]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; audio_mini_gpio_0[7]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; audio_mini_gpio_0[8]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; audio_mini_gpio_0[9]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; audio_mini_gpio_0[10]  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; audio_mini_gpio_0[11]  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; audio_mini_gpio_0[12]  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; audio_mini_gpio_0[13]  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; audio_mini_gpio_0[14]  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; audio_mini_gpio_0[15]  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; audio_mini_gpio_0[16]  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; audio_mini_gpio_0[17]  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; audio_mini_gpio_0[18]  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; audio_mini_gpio_0[19]  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; audio_mini_gpio_0[20]  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; audio_mini_gpio_0[21]  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; audio_mini_gpio_0[22]  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; audio_mini_gpio_0[23]  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; audio_mini_gpio_0[24]  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; audio_mini_gpio_0[25]  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; audio_mini_gpio_0[26]  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; audio_mini_gpio_0[27]  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; audio_mini_gpio_0[28]  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; audio_mini_gpio_0[29]  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; audio_mini_gpio_0[30]  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; audio_mini_gpio_0[31]  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; audio_mini_gpio_0[32]  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; audio_mini_gpio_0[33]  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; audio_mini_gpio_1[0]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; audio_mini_gpio_1[1]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; audio_mini_gpio_1[2]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; audio_mini_gpio_1[3]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; audio_mini_gpio_1[4]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; audio_mini_gpio_1[5]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; audio_mini_gpio_1[6]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; audio_mini_gpio_1[7]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; audio_mini_gpio_1[8]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; audio_mini_gpio_1[9]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; audio_mini_gpio_1[10]  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; audio_mini_gpio_1[11]  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; audio_mini_gpio_1[12]  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; tpa6130_i2c_sda        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; tpa6130_i2c_scl        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; arduino_io[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; arduino_io[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; arduino_io[2]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; arduino_io[3]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; arduino_io[4]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; arduino_io[5]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; arduino_io[6]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; arduino_io[7]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; arduino_io[8]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; arduino_io[9]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; arduino_io[10]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; arduino_io[11]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; arduino_io[12]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; arduino_io[13]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; arduino_io[14]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; arduino_io[15]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; arduino_reset_n        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_conv_usb_n         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_ddr3_dq[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dq[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dq[2]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dq[3]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dq[4]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dq[5]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dq[6]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dq[7]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dq[8]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dq[9]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dq[10]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dq[11]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dq[12]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dq[13]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dq[14]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dq[15]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dq[16]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dq[17]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dq[18]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dq[19]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dq[20]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dq[21]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dq[22]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dq[23]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dq[24]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dq[25]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dq[26]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dq[27]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dq[28]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dq[29]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dq[30]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dq[31]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dqs_n[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_ddr3_dqs_n[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_ddr3_dqs_n[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_ddr3_dqs_n[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_ddr3_dqs_p[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_ddr3_dqs_p[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_ddr3_dqs_p[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_ddr3_dqs_p[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_enet_int_n         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_enet_mdio          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_gsensor_int        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_i2c1_sclk          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_i2c1_sdat          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_key                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_led                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_ltc_gpio           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_sd_cmd             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_sd_data[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_sd_data[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_sd_data[2]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_sd_data[3]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_spim_ss            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_usb_data[0]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_usb_data[1]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_usb_data[2]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_usb_data[3]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_usb_data[4]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_usb_data[5]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_usb_data[6]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_usb_data[7]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_enet_rx_data[0]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_enet_rx_data[1]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_enet_rx_data[2]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_enet_rx_data[3]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_enet_rx_clk        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_enet_rx_dv         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_spim_miso          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_uart_rx            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_usb_clkout         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_usb_dir            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_usb_nxt            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_rzq           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; key[1]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; fpga_clk1_50           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ad1939_spi_cout        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ad1939_adc_alrclk      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ad1939_mclk            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; key[0]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ad1939_adc_abclk       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ad1939_adc_asdata2     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tms    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tck    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
+------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; -40 C ;
; High Junction Temperature ; 100 C ;
+---------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                                                         ; Destination Clock(s)                                                                                    ; Delay Added in ns ;
+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------------+
; altera_reserved_tck                                                                                     ; altera_reserved_tck                                                                                     ; 359.9             ;
; fpga_clk1_50                                                                                            ; fpga_clk1_50                                                                                            ; 255.9             ;
; ad1939_adc_abclk                                                                                        ; u0|ad1939_subsystem|sys_clk_from_ad1939_mclk_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 191.1             ;
; u0|ad1939_subsystem|sys_clk_from_ad1939_mclk_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; u0|ad1939_subsystem|sys_clk_from_ad1939_mclk_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 110.3             ;
+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                          ; Destination Register                                                                                                                                                                                                                                                                                                                                     ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; ad1939_adc_abclk                                                                                                                                                                                                                                                                                                                                         ; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|delay_signal:delay_dac_bclk|\delay_zg2:delay_vector[0][0]                                                                                                                                                                     ; 8.367             ;
; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|serial2parallel:s2p_adc2|data_out_reg[27]                                                                                                                                                                                     ; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|ad1939_adc_data[21]                                                                                                                                                                                                           ; 7.791             ;
; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|serial2parallel:s2p_adc2|data_out_reg[29]                                                                                                                                                                                     ; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|ad1939_adc_data[23]                                                                                                                                                                                                           ; 7.791             ;
; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|serial2parallel:s2p_adc2|data_out_reg[25]                                                                                                                                                                                     ; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|ad1939_adc_data[19]                                                                                                                                                                                                           ; 7.788             ;
; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|serial2parallel:s2p_adc2|data_out_reg[15]                                                                                                                                                                                     ; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|ad1939_adc_data[9]                                                                                                                                                                                                            ; 7.778             ;
; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|serial2parallel:s2p_adc2|data_out_reg[26]                                                                                                                                                                                     ; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|ad1939_adc_data[20]                                                                                                                                                                                                           ; 7.775             ;
; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|serial2parallel:s2p_adc2|data_out_reg[28]                                                                                                                                                                                     ; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|ad1939_adc_data[22]                                                                                                                                                                                                           ; 7.775             ;
; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|serial2parallel:s2p_adc2|data_out_reg[17]                                                                                                                                                                                     ; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|ad1939_adc_data[11]                                                                                                                                                                                                           ; 7.775             ;
; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|serial2parallel:s2p_adc2|data_out_reg[19]                                                                                                                                                                                     ; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|ad1939_adc_data[13]                                                                                                                                                                                                           ; 7.775             ;
; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|serial2parallel:s2p_adc2|data_out_reg[21]                                                                                                                                                                                     ; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|ad1939_adc_data[15]                                                                                                                                                                                                           ; 7.775             ;
; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|serial2parallel:s2p_adc2|data_out_reg[23]                                                                                                                                                                                     ; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|ad1939_adc_data[17]                                                                                                                                                                                                           ; 7.775             ;
; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|serial2parallel:s2p_adc2|data_out_reg[16]                                                                                                                                                                                     ; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|ad1939_adc_data[10]                                                                                                                                                                                                           ; 7.772             ;
; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|serial2parallel:s2p_adc2|data_out_reg[7]                                                                                                                                                                                      ; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|ad1939_adc_data[1]                                                                                                                                                                                                            ; 7.768             ;
; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|serial2parallel:s2p_adc2|data_out_reg[9]                                                                                                                                                                                      ; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|ad1939_adc_data[3]                                                                                                                                                                                                            ; 7.768             ;
; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|serial2parallel:s2p_adc2|data_out_reg[11]                                                                                                                                                                                     ; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|ad1939_adc_data[5]                                                                                                                                                                                                            ; 7.768             ;
; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|serial2parallel:s2p_adc2|data_out_reg[12]                                                                                                                                                                                     ; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|ad1939_adc_data[6]                                                                                                                                                                                                            ; 7.765             ;
; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|serial2parallel:s2p_adc2|data_out_reg[18]                                                                                                                                                                                     ; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|ad1939_adc_data[12]                                                                                                                                                                                                           ; 7.760             ;
; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|serial2parallel:s2p_adc2|data_out_reg[20]                                                                                                                                                                                     ; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|ad1939_adc_data[14]                                                                                                                                                                                                           ; 7.760             ;
; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|serial2parallel:s2p_adc2|data_out_reg[22]                                                                                                                                                                                     ; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|ad1939_adc_data[16]                                                                                                                                                                                                           ; 7.760             ;
; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|serial2parallel:s2p_adc2|data_out_reg[8]                                                                                                                                                                                      ; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|ad1939_adc_data[2]                                                                                                                                                                                                            ; 7.752             ;
; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|serial2parallel:s2p_adc2|data_out_reg[10]                                                                                                                                                                                     ; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|ad1939_adc_data[4]                                                                                                                                                                                                            ; 7.752             ;
; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|serial2parallel:s2p_adc2|data_out_reg[13]                                                                                                                                                                                     ; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|ad1939_adc_data[7]                                                                                                                                                                                                            ; 7.752             ;
; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|serial2parallel:s2p_adc2|data_out_reg[14]                                                                                                                                                                                     ; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|ad1939_adc_data[8]                                                                                                                                                                                                            ; 7.111             ;
; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|serial2parallel:s2p_adc2|data_out_reg[6]                                                                                                                                                                                      ; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|ad1939_adc_data[0]                                                                                                                                                                                                            ; 6.984             ;
; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|serial2parallel:s2p_adc2|data_out_reg[24]                                                                                                                                                                                     ; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|ad1939_adc_data[18]                                                                                                                                                                                                           ; 6.883             ;
; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|ad1939_dac_dsdata1_right_delayed                                                                                                                                                                                              ; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|ad1939_dac_dsdata1                                                                                                                                                                                                            ; 5.248             ;
; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|ad1939_dac_dsdata1_left_delayed                                                                                                                                                                                               ; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|ad1939_dac_dsdata1                                                                                                                                                                                                            ; 5.219             ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_fpga_interfaces:fpga_interfaces|peripheral_i2c0~FF_4792                                                                                                                                                                                                              ; tpa6130_i2c_scl                                                                                                                                                                                                                                                                                                                                          ; 3.794             ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[2]                                                                                                   ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]                                                                                                          ; 1.773             ;
; ad1939_adc_alrclk                                                                                                                                                                                                                                                                                                                                        ; soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|ad1939_dac_dsdata1                                                                                                                                                                                                            ; 1.763             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; 1.603             ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[7]                                                                                                   ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]                                                                                                          ; 1.601             ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]                                                                                                   ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                          ; 1.548             ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[1]                                                                                                   ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]                                                                                                          ; 1.489             ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                  ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_mux_001:cmd_mux_002|packet_in_progress                                                                                                                                                                                 ; 1.448             ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_1550                                                                                                                                                                                                        ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_mux_001:cmd_mux_002|packet_in_progress                                                                                                                                                                                 ; 1.430             ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]                                                             ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                          ; 1.419             ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:audio_mini_leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                            ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_mux_001:cmd_mux_002|packet_in_progress                                                                                                                                                                                 ; 1.386             ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[2]                                                                                               ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[17]                                                                                ; 1.329             ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[2]                                                                                               ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                          ; 1.327             ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[3]                                                                                               ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                          ; 1.324             ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                                                                                               ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[17]                                                                                ; 1.301             ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2]                                                             ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                          ; 1.300             ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_1528                                                                                                                                                                                                        ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]                                                                                               ; 1.281             ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                                                                                         ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]                                                                                                          ; 1.269             ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                            ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]                                                                                                          ; 1.269             ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]                                                                                            ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]                                                                                                          ; 1.269             ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[16]                                                                                            ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]                                                                                                          ; 1.269             ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[14]                                                                                            ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]                                                                                                          ; 1.269             ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[12]                                                                                            ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]                                                                                                          ; 1.269             ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[13]                                                                                            ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]                                                                                                          ; 1.269             ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[11]                                                                                            ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]                                                                                                          ; 1.269             ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[10]                                                                                            ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]                                                                                                          ; 1.269             ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[8]                                                                                             ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]                                                                                                          ; 1.269             ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                                             ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]                                                                                                          ; 1.269             ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                                                                             ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]                                                                                                          ; 1.269             ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                             ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]                                                                                                          ; 1.269             ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                             ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]                                                                                                          ; 1.269             ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                             ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]                                                                                                          ; 1.269             ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                             ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]                                                                                                          ; 1.269             ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]                                                                                             ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]                                                                                                          ; 1.269             ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                                             ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]                                                                                                          ; 1.269             ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[9]                                                                                             ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]                                                                                                          ; 1.269             ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[15]                                                                                            ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]                                                                                                          ; 1.269             ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_all_valid                                                                                                     ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]                                                                                                          ; 1.269             ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]                                                                                                          ; 1.269             ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                                                                                ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]                                                                                                          ; 1.269             ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[8]                                                                                                   ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]                                                                                                          ; 1.269             ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[6]                                                                                                   ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]                                                                                                          ; 1.269             ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[5]                                                                                                   ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]                                                                                                          ; 1.269             ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[4]                                                                                                   ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]                                                                                                          ; 1.269             ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[3]                                                                                                   ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]                                                                                                          ; 1.269             ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                                                                               ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]                                                                                                          ; 1.269             ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                               ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]                                                                                                          ; 1.269             ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_HEADER                                                                                                    ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]                                                                                                          ; 1.269             ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_READ_DATA                                                                                                 ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]                                                                                                          ; 1.269             ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[2]                                                                                                ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]                                                                                                          ; 1.269             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; 1.256             ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]                                                                                                    ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[8]                                                                                 ; 1.255             ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[1]                                                                                                    ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[13]                                                                                ; 1.255             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; 1.249             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; 1.233             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ; 1.229             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; 1.212             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; 1.207             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]      ; 1.184             ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_1527                                                                                                                                                                                                        ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]                                                                                               ; 1.184             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decode_header_1                                                                                                         ; 1.179             ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[4]                                                                                                              ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[3]                                                                                                              ; 1.175             ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[2]                                                                                                              ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[1]                                                                                                              ; 1.175             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; 1.171             ;
; soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_1526                                                                                                                                                                                                        ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]                                                                                               ; 1.157             ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[5]                                                                                                              ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[4]                                                                                                              ; 1.154             ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[3]                                                                                                              ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[2]                                                                                                              ; 1.154             ;
; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[1]                                                                                                              ; soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]                                                                                                              ; 1.154             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; 1.152             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; 1.149             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; 1.149             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; 1.138             ;
; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[4]                                                                                                                                      ; soc_system_passthrough:u0|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0|soc_system_passthrough_mm_interconnect_0_cmd_mux_001:cmd_mux_002|packet_in_progress                                                                                                                                                                                 ; 1.138             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 5CSEBA6U23I7 for design "DE10Nano_AudioMini_System"
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Warning (21300): LOCKED port on the PLL is not properly connected on instance "soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|soc_system_passthrough_ad1939_subsystem_sys_clk_from_AD1939_MCLK_pll:sys_clk_from_ad1939_mclk_pll|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 74 pins of 230 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Critical Warning (174073): No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins
    Info (174074): RUP, RDN, or RZQ pin hps_ddr3_rzq not assigned to an exact location on the device File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 187
Info (184020): Starting Fitter periphery placement operations
Info (11178): Promoted 3 clocks (2 global, 1 regional)
    Info (11162): soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0 with 6 fanout uses global clock CLKCTRL_G14
    Info (11162): soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_fpga_interfaces:fpga_interfaces|spim0_sclk_out[0]~CLKENA0 with 1 fanout uses regional clock CLKCTRL_R78
        Info (11177): Node drives Regional Clock Region 2 from (45, 0) to (89, 36)
    Info (11162): soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|soc_system_passthrough_ad1939_subsystem_sys_clk_from_AD1939_MCLK_pll:sys_clk_from_ad1939_mclk_pll|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 1270 fanout uses global clock CLKCTRL_G6
Info (11191): Automatically promoted 2 clocks (2 global)
    Info (11162): fpga_clk1_50~inputCLKENA0 with 933 fanout uses global clock CLKCTRL_G7
    Info (11162): ad1939_adc_abclk~inputCLKENA0 with 82 fanout uses global clock CLKCTRL_G4
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:01
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'soc_system_passthrough/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'soc_system_passthrough/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'soc_system_passthrough/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'
Info (332104): Reading SDC File: 'soc_system_passthrough/synthesis/submodules/hps_sdram_p0.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at hps_sdram_p0.sdc(551): *:u0|*:hps|*:hps_io|*:border|*:hps_sdram_inst|*s0|* could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0.sdc Line: 551
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0.sdc Line: 551
    Info (332050): set_false_path -from ${prefix}|*s0|* -to [get_clocks $local_pll_write_clk] File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0.sdc Line: 551
Warning (332174): Ignored filter at hps_sdram_p0.sdc(552): *:u0|*:hps|*:hps_io|*:border|*:hps_sdram_inst|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0.sdc Line: 552
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0.sdc Line: 552
    Info (332050): set_false_path -from [get_clocks $local_pll_write_clk] -to ${prefix}|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0.sdc Line: 552
Info (332104): Reading SDC File: 'soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc'
Warning (332174): Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 1
Warning (332049): Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(1): Argument <to> is an empty collection File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 1
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TX_CLK] File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 1
Warning (332174): Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 2
Warning (332049): Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(2): Argument <to> is an empty collection File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 2
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD0] File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 2
Warning (332174): Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 3
Warning (332049): Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(3): Argument <to> is an empty collection File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 3
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD1] File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 3
Warning (332174): Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 4
Warning (332049): Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(4): Argument <to> is an empty collection File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 4
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD2] File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 4
Warning (332174): Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 5
Warning (332049): Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(5): Argument <to> is an empty collection File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 5
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD3] File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 5
Warning (332174): Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 6
Warning (332049): Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(6): Argument <from> is an empty collection File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 6
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD0] -to * File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 6
Warning (332174): Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 7
Warning (332049): Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(7): Argument <from> is an empty collection File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 7
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_MDIO] -to * File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 7
Warning (332049): Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(8): Argument <to> is an empty collection File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 8
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_MDIO] File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 8
Warning (332174): Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 9
Warning (332049): Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(9): Argument <to> is an empty collection File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 9
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_MDC] File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 9
Warning (332174): Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 10
Warning (332049): Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(10): Argument <from> is an empty collection File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 10
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RX_CTL] -to * File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 10
Warning (332174): Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 11
Warning (332049): Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(11): Argument <to> is an empty collection File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 11
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TX_CTL] File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 11
Warning (332174): Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 12
Warning (332049): Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(12): Argument <from> is an empty collection File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 12
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RX_CLK] -to * File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 12
Warning (332174): Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 13
Warning (332049): Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(13): Argument <from> is an empty collection File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 13
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD1] -to * File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 13
Warning (332174): Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 14
Warning (332049): Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(14): Argument <from> is an empty collection File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 14
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD2] -to * File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 14
Warning (332174): Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 15
Warning (332049): Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(15): Argument <from> is an empty collection File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 15
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD3] -to * File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 15
Warning (332174): Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(16): hps_io_hps_io_sdio_inst_CMD could not be matched with a port File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 16
Warning (332049): Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(16): Argument <from> is an empty collection File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 16
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_CMD] -to * File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 16
Warning (332049): Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(17): Argument <to> is an empty collection File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 17
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CMD] File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 17
Warning (332174): Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(18): hps_io_hps_io_sdio_inst_D0 could not be matched with a port File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 18
Warning (332049): Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(18): Argument <from> is an empty collection File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 18
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D0] -to * File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 18
Warning (332049): Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(19): Argument <to> is an empty collection File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 19
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D0] File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 19
Warning (332174): Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(20): hps_io_hps_io_sdio_inst_D1 could not be matched with a port File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 20
Warning (332049): Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(20): Argument <from> is an empty collection File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 20
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D1] -to * File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 20
Warning (332049): Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(21): Argument <to> is an empty collection File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 21
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D1] File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 21
Warning (332174): Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(22): hps_io_hps_io_sdio_inst_CLK could not be matched with a port File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 22
Warning (332049): Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(22): Argument <to> is an empty collection File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 22
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CLK] File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 22
Warning (332174): Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(23): hps_io_hps_io_sdio_inst_D2 could not be matched with a port File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 23
Warning (332049): Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(23): Argument <from> is an empty collection File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 23
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D2] -to * File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 23
Warning (332049): Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(24): Argument <to> is an empty collection File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 24
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D2] File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 24
Warning (332174): Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(25): hps_io_hps_io_sdio_inst_D3 could not be matched with a port File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 25
Warning (332049): Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(25): Argument <from> is an empty collection File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 25
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D3] -to * File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 25
Warning (332049): Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(26): Argument <to> is an empty collection File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 26
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D3] File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 26
Warning (332174): Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(27): hps_io_hps_io_usb1_inst_D0 could not be matched with a port File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 27
Warning (332049): Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(27): Argument <from> is an empty collection File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 27
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D0] -to * File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 27
Warning (332049): Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(28): Argument <to> is an empty collection File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 28
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D0] File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 28
Warning (332174): Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(29): hps_io_hps_io_usb1_inst_D1 could not be matched with a port File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 29
Warning (332049): Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(29): Argument <from> is an empty collection File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 29
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D1] -to * File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 29
Warning (332049): Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(30): Argument <to> is an empty collection File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 30
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D1] File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 30
Warning (332174): Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(31): hps_io_hps_io_usb1_inst_D2 could not be matched with a port File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 31
Warning (332049): Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(31): Argument <from> is an empty collection File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 31
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D2] -to * File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 31
Warning (332049): Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(32): Argument <to> is an empty collection File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 32
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D2] File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 32
Warning (332174): Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(33): hps_io_hps_io_usb1_inst_D3 could not be matched with a port File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 33
Warning (332049): Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(33): Argument <from> is an empty collection File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 33
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D3] -to * File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 33
Warning (332049): Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(34): Argument <to> is an empty collection File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 34
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D3] File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 34
Warning (332174): Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(35): hps_io_hps_io_usb1_inst_D4 could not be matched with a port File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 35
Warning (332049): Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(35): Argument <from> is an empty collection File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 35
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D4] -to * File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 35
Warning (332049): Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(36): Argument <to> is an empty collection File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 36
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D4] File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 36
Warning (332174): Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D5 could not be matched with a port File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 37
Warning (332049): Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(37): Argument <from> is an empty collection File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 37
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D5] -to * File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 37
Warning (332049): Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(38): Argument <to> is an empty collection File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 38
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D5] File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 38
Warning (332174): Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D6 could not be matched with a port File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 39
Warning (332049): Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(39): Argument <from> is an empty collection File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 39
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D6] -to * File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 39
Warning (332049): Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(40): Argument <to> is an empty collection File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 40
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D6] File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 40
Warning (332174): Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D7 could not be matched with a port File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 41
Warning (332049): Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(41): Argument <from> is an empty collection File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 41
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D7] -to * File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 41
Warning (332049): Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(42): Argument <to> is an empty collection File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 42
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D7] File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 42
Warning (332174): Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_CLK could not be matched with a port File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 43
Warning (332049): Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(43): Argument <from> is an empty collection File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 43
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_CLK] -to * File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 43
Warning (332174): Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(44): hps_io_hps_io_usb1_inst_STP could not be matched with a port File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 44
Warning (332049): Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(44): Argument <to> is an empty collection File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 44
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_STP] File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 44
Warning (332174): Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_DIR could not be matched with a port File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 45
Warning (332049): Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(45): Argument <from> is an empty collection File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 45
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_DIR] -to * File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 45
Warning (332174): Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(46): hps_io_hps_io_usb1_inst_NXT could not be matched with a port File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 46
Warning (332049): Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(46): Argument <from> is an empty collection File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 46
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_NXT] -to * File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 46
Warning (332174): Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(47): hps_io_hps_io_spim1_inst_CLK could not be matched with a port File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 47
Warning (332049): Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(47): Argument <to> is an empty collection File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 47
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim1_inst_CLK] File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 47
Warning (332174): Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(48): hps_io_hps_io_spim1_inst_MOSI could not be matched with a port File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 48
Warning (332049): Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(48): Argument <to> is an empty collection File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 48
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim1_inst_MOSI] File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 48
Warning (332174): Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(49): hps_io_hps_io_spim1_inst_MISO could not be matched with a port File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 49
Warning (332049): Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(49): Argument <from> is an empty collection File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 49
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_spim1_inst_MISO] -to * File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 49
Warning (332174): Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(50): hps_io_hps_io_spim1_inst_SS0 could not be matched with a port File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 50
Warning (332049): Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(50): Argument <to> is an empty collection File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 50
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim1_inst_SS0] File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 50
Warning (332174): Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(51): hps_io_hps_io_uart0_inst_RX could not be matched with a port File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 51
Warning (332049): Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(51): Argument <from> is an empty collection File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 51
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_uart0_inst_RX] -to * File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 51
Warning (332174): Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(52): hps_io_hps_io_uart0_inst_TX could not be matched with a port File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 52
Warning (332049): Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(52): Argument <to> is an empty collection File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 52
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_uart0_inst_TX] File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 52
Warning (332174): Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(53): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 53
Warning (332049): Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(53): Argument <from> is an empty collection File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 53
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c1_inst_SDA] -to * File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 53
Warning (332049): Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(54): Argument <to> is an empty collection File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 54
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c1_inst_SDA] File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 54
Warning (332174): Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(55): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 55
Warning (332049): Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(55): Argument <from> is an empty collection File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 55
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c1_inst_SCL] -to * File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 55
Warning (332049): Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(56): Argument <to> is an empty collection File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 56
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c1_inst_SCL] File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 56
Warning (332174): Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(57): hps_io_hps_io_gpio_inst_GPIO09 could not be matched with a port File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 57
Warning (332049): Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(57): Argument <from> is an empty collection File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 57
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO09] -to * File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 57
Warning (332049): Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(58): Argument <to> is an empty collection File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 58
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO09] File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 58
Warning (332174): Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(59): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 59
Warning (332049): Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(59): Argument <from> is an empty collection File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 59
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO35] -to * File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 59
Warning (332049): Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(60): Argument <to> is an empty collection File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 60
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO35] File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 60
Warning (332174): Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(61): hps_io_hps_io_gpio_inst_GPIO40 could not be matched with a port File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 61
Warning (332049): Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(61): Argument <from> is an empty collection File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 61
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO40] -to * File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 61
Warning (332049): Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(62): Argument <to> is an empty collection File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 62
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO40] File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 62
Warning (332174): Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(63): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 63
Warning (332049): Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(63): Argument <from> is an empty collection File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 63
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO53] -to * File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 63
Warning (332049): Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(64): Argument <to> is an empty collection File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 64
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO53] File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 64
Warning (332174): Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(65): hps_io_hps_io_gpio_inst_GPIO54 could not be matched with a port File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 65
Warning (332049): Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(65): Argument <from> is an empty collection File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 65
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO54] -to * File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 65
Warning (332049): Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(66): Argument <to> is an empty collection File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 66
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO54] File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 66
Warning (332174): Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(67): hps_io_hps_io_gpio_inst_GPIO61 could not be matched with a port File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 67
Warning (332049): Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(67): Argument <from> is an empty collection File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 67
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO61] -to * File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 67
Warning (332049): Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(68): Argument <to> is an empty collection File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 68
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO61] File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc Line: 68
Info (332104): Reading SDC File: 'soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_fpga_interfaces.sdc'
Info (332104): Reading SDC File: 'DE10Nano_AudioMini_System.sdc'
Warning (332043): Overwriting existing clock: altera_reserved_tck
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u0|ad1939_subsystem|sys_clk_from_ad1939_mclk_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -multiply_by 32 -duty_cycle 50.00 -name {u0|ad1939_subsystem|sys_clk_from_ad1939_mclk_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {u0|ad1939_subsystem|sys_clk_from_ad1939_mclk_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {u0|ad1939_subsystem|sys_clk_from_ad1939_mclk_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 4 -duty_cycle 50.00 -name {u0|ad1939_subsystem|sys_clk_from_ad1939_mclk_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {u0|ad1939_subsystem|sys_clk_from_ad1939_mclk_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at DE10Nano_AudioMini_System.sdc(281): soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_* could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.sdc Line: 281
Warning (332174): Ignored filter at DE10Nano_AudioMini_System.sdc(281): soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_* could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.sdc Line: 281
Warning (332049): Ignored set_multicycle_path at DE10Nano_AudioMini_System.sdc(281): Argument <from> is not an object ID File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.sdc Line: 281
    Info (332050): set_multicycle_path -from {soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_*} -to {soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_*} -hold $soc_hold File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.sdc Line: 281
Warning (332049): Ignored set_multicycle_path at DE10Nano_AudioMini_System.sdc(281): Argument <to> is not an object ID File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.sdc Line: 281
Warning (332049): Ignored set_multicycle_path at DE10Nano_AudioMini_System.sdc(282): Argument <from> is not an object ID File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.sdc Line: 282
    Info (332050): set_multicycle_path -from {soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_*} -to {soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_*} -setup $soc_setup File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.sdc Line: 282
Warning (332049): Ignored set_multicycle_path at DE10Nano_AudioMini_System.sdc(282): Argument <to> is not an object ID File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.sdc Line: 282
Warning (332060): Node: hps_usb_clkout was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|usb1_inst~FF_3474 is being clocked by hps_usb_clkout
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: u0|ad1939_subsystem|sys_clk_from_ad1939_mclk_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: u0|ad1939_subsystem|sys_clk_from_ad1939_mclk_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: u0|ad1939_subsystem|sys_clk_from_ad1939_mclk_pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[3]  to: clkout
    Info (332098): From: u0|hps|fpga_interfaces|hps2fpga_light_weight|clk  to: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_3425
    Info (332098): Cell: u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
    Info (332098): From: u0|hps|hps_io|border|i2c1_inst|i2c_clk  to: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|i2c1_inst~FF_3393
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Warning (332061): Virtual clock virtual_sdata_input_clock is never referenced in any input or output delay assignment.
Warning (332061): Virtual clock virtual_sdata_output_clock is never referenced in any input or output delay assignment.
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from hps_ddr3_dqs_p[0]_IN (Rise) to hps_ddr3_dqs_p[0]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from hps_ddr3_dqs_p[0]_IN (Rise) to hps_ddr3_dqs_p[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from hps_ddr3_dqs_p[1]_IN (Rise) to hps_ddr3_dqs_p[1]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from hps_ddr3_dqs_p[1]_IN (Rise) to hps_ddr3_dqs_p[1]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from hps_ddr3_dqs_p[2]_IN (Rise) to hps_ddr3_dqs_p[2]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from hps_ddr3_dqs_p[2]_IN (Rise) to hps_ddr3_dqs_p[2]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from hps_ddr3_dqs_p[3]_IN (Rise) to hps_ddr3_dqs_p[3]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from hps_ddr3_dqs_p[3]_IN (Rise) to hps_ddr3_dqs_p[3]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from u0|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from u0|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from u0|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from u0|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 34 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   81.380 ad1939_adc_abclk
    Info (332111): 5208.333 ad1939_adc_alrclk
    Info (332111):   81.380  ad1939_mclk
    Info (332111):   40.000 altera_reserved_tck
    Info (332111):   20.000 fpga_clk1_50
    Info (332111):   20.000 fpga_clk2_50
    Info (332111):   20.000 fpga_clk3_50
    Info (332111):    2.500 hps_ddr3_ck_n
    Info (332111):    2.500 hps_ddr3_ck_p
    Info (332111):    2.500 hps_ddr3_dqs_n[0]_OUT
    Info (332111):    2.500 hps_ddr3_dqs_n[1]_OUT
    Info (332111):    2.500 hps_ddr3_dqs_n[2]_OUT
    Info (332111):    2.500 hps_ddr3_dqs_n[3]_OUT
    Info (332111):    2.500 hps_ddr3_dqs_p[0]_IN
    Info (332111):    2.500 hps_ddr3_dqs_p[0]_OUT
    Info (332111):    2.500 hps_ddr3_dqs_p[1]_IN
    Info (332111):    2.500 hps_ddr3_dqs_p[1]_OUT
    Info (332111):    2.500 hps_ddr3_dqs_p[2]_IN
    Info (332111):    2.500 hps_ddr3_dqs_p[2]_OUT
    Info (332111):    2.500 hps_ddr3_dqs_p[3]_IN
    Info (332111):    2.500 hps_ddr3_dqs_p[3]_OUT
    Info (332111):    8.000 hps_enet_gtx_clk
    Info (332111):    8.000 hps_enet_rx_clk
    Info (332111): 2500.000 hps_i2c1_sclk
    Info (332111):   20.000   hps_sd_clk
    Info (332111):    2.500 soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
    Info (332111):    2.500 soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk
    Info (332111):    2.543 u0|ad1939_subsystem|sys_clk_from_ad1939_mclk_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332111):   10.172 u0|ad1939_subsystem|sys_clk_from_ad1939_mclk_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):   10.000 u0|hps|fpga_interfaces|peripheral_i2c0|out_clk
    Info (332111):   10.000 u0|hps|fpga_interfaces|peripheral_spim0|sclk_out
    Info (332111):    2.500 u0|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock
    Info (332111):   81.380 virtual_sdata_input_clock
    Info (332111):   81.380 virtual_sdata_output_clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 56 registers into blocks of type Block RAM
    Extra Info (176218): Packed 362 registers into blocks of type DSP block
    Extra Info (176218): Packed 3 registers into blocks of type I/O output buffer
    Extra Info (176220): Created 106 register duplicates
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:20
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:08
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:05
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X45_Y35 to location X55_Y45
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:31
Info (11888): Total time spent on timing analysis during the Fitter is 8.46 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:21
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 67 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin hps_i2c0_sclk has a permanently disabled output enable File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 199
    Info (169065): Pin hps_i2c0_sdat has a permanently disabled output enable File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 200
    Info (169065): Pin audio_mini_gpio_0[0] has a permanently disabled output enable File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 85
    Info (169065): Pin audio_mini_gpio_0[1] has a permanently disabled output enable File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 85
    Info (169065): Pin audio_mini_gpio_0[2] has a permanently disabled output enable File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 85
    Info (169065): Pin audio_mini_gpio_0[3] has a permanently disabled output enable File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 85
    Info (169065): Pin audio_mini_gpio_0[4] has a permanently disabled output enable File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 85
    Info (169065): Pin audio_mini_gpio_0[5] has a permanently disabled output enable File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 85
    Info (169065): Pin audio_mini_gpio_0[6] has a permanently disabled output enable File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 85
    Info (169065): Pin audio_mini_gpio_0[7] has a permanently disabled output enable File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 85
    Info (169065): Pin audio_mini_gpio_0[8] has a permanently disabled output enable File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 85
    Info (169065): Pin audio_mini_gpio_0[9] has a permanently disabled output enable File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 85
    Info (169065): Pin audio_mini_gpio_0[10] has a permanently disabled output enable File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 85
    Info (169065): Pin audio_mini_gpio_0[11] has a permanently disabled output enable File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 85
    Info (169065): Pin audio_mini_gpio_0[12] has a permanently disabled output enable File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 85
    Info (169065): Pin audio_mini_gpio_0[13] has a permanently disabled output enable File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 85
    Info (169065): Pin audio_mini_gpio_0[14] has a permanently disabled output enable File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 85
    Info (169065): Pin audio_mini_gpio_0[15] has a permanently disabled output enable File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 85
    Info (169065): Pin audio_mini_gpio_0[16] has a permanently disabled output enable File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 85
    Info (169065): Pin audio_mini_gpio_0[17] has a permanently disabled output enable File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 85
    Info (169065): Pin audio_mini_gpio_0[18] has a permanently disabled output enable File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 85
    Info (169065): Pin audio_mini_gpio_0[19] has a permanently disabled output enable File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 85
    Info (169065): Pin audio_mini_gpio_0[20] has a permanently disabled output enable File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 85
    Info (169065): Pin audio_mini_gpio_0[21] has a permanently disabled output enable File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 85
    Info (169065): Pin audio_mini_gpio_0[22] has a permanently disabled output enable File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 85
    Info (169065): Pin audio_mini_gpio_0[23] has a permanently disabled output enable File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 85
    Info (169065): Pin audio_mini_gpio_0[24] has a permanently disabled output enable File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 85
    Info (169065): Pin audio_mini_gpio_0[25] has a permanently disabled output enable File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 85
    Info (169065): Pin audio_mini_gpio_0[26] has a permanently disabled output enable File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 85
    Info (169065): Pin audio_mini_gpio_0[27] has a permanently disabled output enable File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 85
    Info (169065): Pin audio_mini_gpio_0[28] has a permanently disabled output enable File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 85
    Info (169065): Pin audio_mini_gpio_0[29] has a permanently disabled output enable File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 85
    Info (169065): Pin audio_mini_gpio_0[30] has a permanently disabled output enable File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 85
    Info (169065): Pin audio_mini_gpio_0[31] has a permanently disabled output enable File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 85
    Info (169065): Pin audio_mini_gpio_0[32] has a permanently disabled output enable File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 85
    Info (169065): Pin audio_mini_gpio_0[33] has a permanently disabled output enable File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 85
    Info (169065): Pin audio_mini_gpio_1[0] has a permanently disabled output enable File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 86
    Info (169065): Pin audio_mini_gpio_1[1] has a permanently disabled output enable File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 86
    Info (169065): Pin audio_mini_gpio_1[2] has a permanently disabled output enable File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 86
    Info (169065): Pin audio_mini_gpio_1[3] has a permanently disabled output enable File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 86
    Info (169065): Pin audio_mini_gpio_1[4] has a permanently disabled output enable File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 86
    Info (169065): Pin audio_mini_gpio_1[5] has a permanently disabled output enable File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 86
    Info (169065): Pin audio_mini_gpio_1[6] has a permanently disabled output enable File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 86
    Info (169065): Pin audio_mini_gpio_1[7] has a permanently disabled output enable File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 86
    Info (169065): Pin audio_mini_gpio_1[8] has a permanently disabled output enable File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 86
    Info (169065): Pin audio_mini_gpio_1[9] has a permanently disabled output enable File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 86
    Info (169065): Pin audio_mini_gpio_1[10] has a permanently disabled output enable File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 86
    Info (169065): Pin audio_mini_gpio_1[11] has a permanently disabled output enable File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 86
    Info (169065): Pin audio_mini_gpio_1[12] has a permanently disabled output enable File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 86
    Info (169065): Pin arduino_io[0] has a permanently disabled output enable File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 155
    Info (169065): Pin arduino_io[1] has a permanently disabled output enable File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 155
    Info (169065): Pin arduino_io[2] has a permanently disabled output enable File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 155
    Info (169065): Pin arduino_io[3] has a permanently disabled output enable File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 155
    Info (169065): Pin arduino_io[4] has a permanently disabled output enable File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 155
    Info (169065): Pin arduino_io[5] has a permanently disabled output enable File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 155
    Info (169065): Pin arduino_io[6] has a permanently disabled output enable File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 155
    Info (169065): Pin arduino_io[7] has a permanently disabled output enable File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 155
    Info (169065): Pin arduino_io[8] has a permanently disabled output enable File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 155
    Info (169065): Pin arduino_io[9] has a permanently disabled output enable File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 155
    Info (169065): Pin arduino_io[10] has a permanently disabled output enable File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 155
    Info (169065): Pin arduino_io[11] has a permanently disabled output enable File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 155
    Info (169065): Pin arduino_io[12] has a permanently disabled output enable File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 155
    Info (169065): Pin arduino_io[13] has a permanently disabled output enable File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 155
    Info (169065): Pin arduino_io[14] has a permanently disabled output enable File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 155
    Info (169065): Pin arduino_io[15] has a permanently disabled output enable File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 155
    Info (169065): Pin arduino_reset_n has a permanently disabled output enable File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 156
    Info (169065): Pin hps_spim_ss has a permanently enabled output enable File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 212
Info (169186): Following groups of pins have the same dynamic on-chip termination control
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[8] uses the SSTL-15 Class I I/O standard File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 181
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[0] uses the SSTL-15 Class I I/O standard File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 181
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[1] uses the SSTL-15 Class I I/O standard File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 181
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[2] uses the SSTL-15 Class I I/O standard File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 181
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[3] uses the SSTL-15 Class I I/O standard File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 181
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[4] uses the SSTL-15 Class I I/O standard File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 181
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[5] uses the SSTL-15 Class I I/O standard File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 181
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[6] uses the SSTL-15 Class I I/O standard File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 181
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[7] uses the SSTL-15 Class I I/O standard File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 181
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[9] uses the SSTL-15 Class I I/O standard File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 181
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[10] uses the SSTL-15 Class I I/O standard File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 181
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[11] uses the SSTL-15 Class I I/O standard File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 181
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[12] uses the SSTL-15 Class I I/O standard File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 181
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[13] uses the SSTL-15 Class I I/O standard File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 181
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[14] uses the SSTL-15 Class I I/O standard File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 181
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[15] uses the SSTL-15 Class I I/O standard File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 181
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[16] uses the SSTL-15 Class I I/O standard File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 181
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[17] uses the SSTL-15 Class I I/O standard File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 181
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[18] uses the SSTL-15 Class I I/O standard File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 181
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[19] uses the SSTL-15 Class I I/O standard File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 181
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[20] uses the SSTL-15 Class I I/O standard File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 181
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[21] uses the SSTL-15 Class I I/O standard File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 181
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[22] uses the SSTL-15 Class I I/O standard File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 181
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[23] uses the SSTL-15 Class I I/O standard File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 181
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[24] uses the SSTL-15 Class I I/O standard File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 181
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[25] uses the SSTL-15 Class I I/O standard File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 181
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[26] uses the SSTL-15 Class I I/O standard File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 181
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[27] uses the SSTL-15 Class I I/O standard File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 181
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[28] uses the SSTL-15 Class I I/O standard File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 181
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[29] uses the SSTL-15 Class I I/O standard File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 181
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[30] uses the SSTL-15 Class I I/O standard File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 181
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[31] uses the SSTL-15 Class I I/O standard File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 181
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin hps_ddr3_dqs_n[0] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 182
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin hps_ddr3_dqs_n[1] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 182
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin hps_ddr3_dqs_n[2] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 182
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin hps_ddr3_dqs_n[3] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 182
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin hps_ddr3_dqs_p[0] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 183
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin hps_ddr3_dqs_p[1] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 183
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin hps_ddr3_dqs_p[2] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 183
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin hps_ddr3_dqs_p[3] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/DE10Nano_AudioMini_System.vhd Line: 183
Info (144001): Generated suppressed messages file C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/output_files/DE10Nano_AudioMini_System.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 136 warnings
    Info: Peak virtual memory: 7642 megabytes
    Info: Processing ended: Sun May  8 10:08:33 2022
    Info: Elapsed time: 00:02:00
    Info: Total CPU time (on all processors): 00:03:19


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/Ronnel/Desktop/majorChangeShiftQuartus/output_files/DE10Nano_AudioMini_System.fit.smsg.


