Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Thu May 15 23:09:59 2025
| Host         : luka-maschinsky running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a50t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  48          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (17)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.555        0.000                      0                 3479        0.032        0.000                      0                 3479        3.750        0.000                       0                   833  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.555        0.000                      0                 3479        0.032        0.000                      0                 3479        3.750        0.000                       0                   833  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      sys_clk_pin   
(none)        sys_clk_pin   sys_clk_pin   


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.555ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.555ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.805ns  (logic 2.240ns (28.701%)  route 5.565ns (71.299%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 14.866 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=832, routed)         1.534     5.085    <hidden>
    SLICE_X43Y73         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDRE (Prop_fdre_C_Q)         0.419     5.504 f  <hidden>
                         net (fo=22, routed)          1.212     6.717    <hidden>
    SLICE_X46Y72         LUT5 (Prop_lut5_I0_O)        0.331     7.048 r  <hidden>
                         net (fo=1, routed)           0.801     7.849    <hidden>
    SLICE_X47Y69         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.757     8.606 r  <hidden>
                         net (fo=1, routed)           0.000     8.606    <hidden>
    SLICE_X47Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.720 r  <hidden>
                         net (fo=1, routed)           0.000     8.720    <hidden>
    SLICE_X47Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.033 r  <hidden>
                         net (fo=1, routed)           0.889     9.922    <hidden>
    SLICE_X48Y71         LUT3 (Prop_lut3_I0_O)        0.306    10.228 r  <hidden>
                         net (fo=33, routed)          2.662    12.890    <hidden>
    RAMB36_X0Y8          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=832, routed)         1.495    14.866    <hidden>
    RAMB36_X0Y8          RAMB36E1                                     r  <hidden>
                         clock pessimism              0.180    15.046    
                         clock uncertainty           -0.035    15.011    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    14.445    <hidden>
  -------------------------------------------------------------------
                         required time                         14.445    
                         arrival time                         -12.890    
  -------------------------------------------------------------------
                         slack                                  1.555    

Slack (MET) :             1.662ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.146ns  (logic 2.950ns (36.213%)  route 5.196ns (63.787%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns = ( 14.799 - 10.000 ) 
    Source Clock Delay      (SCD):    5.164ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=832, routed)         1.613     5.164    <hidden>
    RAMB36_X2Y7          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.618 r  <hidden>
                         net (fo=1, routed)           2.672    10.291    blazecore/inst/dlmb/U0/Sl_DBus[28]
    SLICE_X31Y67         LUT4 (Prop_lut4_I0_O)        0.124    10.415 r  blazecore/inst/dlmb/U0/LMB_ReadDBus[28]_INST_0/O
                         net (fo=1, routed)           0.573    10.988    <hidden>
    SLICE_X31Y67         LUT6 (Prop_lut6_I2_O)        0.124    11.112 r  <hidden>
                         net (fo=1, routed)           0.553    11.664    <hidden>
    SLICE_X31Y65         LUT5 (Prop_lut5_I2_O)        0.124    11.788 r  <hidden>
                         net (fo=7, routed)           1.398    13.187    <hidden>
    SLICE_X47Y66         LUT6 (Prop_lut6_I1_O)        0.124    13.311 r  <hidden>
                         net (fo=1, routed)           0.000    13.311    <hidden>
    SLICE_X47Y66         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=832, routed)         1.428    14.799    <hidden>
    SLICE_X47Y66         FDRE                                         r  <hidden>
                         clock pessimism              0.180    14.979    
                         clock uncertainty           -0.035    14.944    
    SLICE_X47Y66         FDRE (Setup_fdre_C_D)        0.029    14.973    <hidden>
  -------------------------------------------------------------------
                         required time                         14.973    
                         arrival time                         -13.311    
  -------------------------------------------------------------------
                         slack                                  1.662    

Slack (MET) :             1.667ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.472ns  (logic 2.172ns (29.068%)  route 5.300ns (70.932%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=832, routed)         1.534     5.085    <hidden>
    SLICE_X43Y73         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDRE (Prop_fdre_C_Q)         0.419     5.504 f  <hidden>
                         net (fo=22, routed)          1.212     6.717    <hidden>
    SLICE_X46Y72         LUT5 (Prop_lut5_I0_O)        0.331     7.048 r  <hidden>
                         net (fo=1, routed)           0.801     7.849    <hidden>
    SLICE_X47Y69         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.757     8.606 r  <hidden>
                         net (fo=1, routed)           0.000     8.606    <hidden>
    SLICE_X47Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.940 r  <hidden>
                         net (fo=1, routed)           0.896     9.836    <hidden>
    SLICE_X48Y70         LUT3 (Prop_lut3_I0_O)        0.331    10.167 r  <hidden>
                         net (fo=33, routed)          2.391    12.558    <hidden>
    RAMB36_X0Y17         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=832, routed)         1.474    14.845    <hidden>
    RAMB36_X0Y17         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.188    15.034    
                         clock uncertainty           -0.035    14.998    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.774    14.224    <hidden>
  -------------------------------------------------------------------
                         required time                         14.224    
                         arrival time                         -12.558    
  -------------------------------------------------------------------
                         slack                                  1.667    

Slack (MET) :             1.680ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.174ns  (logic 2.978ns (36.431%)  route 5.196ns (63.569%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns = ( 14.799 - 10.000 ) 
    Source Clock Delay      (SCD):    5.164ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=832, routed)         1.613     5.164    <hidden>
    RAMB36_X2Y7          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.618 r  <hidden>
                         net (fo=1, routed)           2.672    10.291    blazecore/inst/dlmb/U0/Sl_DBus[28]
    SLICE_X31Y67         LUT4 (Prop_lut4_I0_O)        0.124    10.415 r  blazecore/inst/dlmb/U0/LMB_ReadDBus[28]_INST_0/O
                         net (fo=1, routed)           0.573    10.988    <hidden>
    SLICE_X31Y67         LUT6 (Prop_lut6_I2_O)        0.124    11.112 r  <hidden>
                         net (fo=1, routed)           0.553    11.664    <hidden>
    SLICE_X31Y65         LUT5 (Prop_lut5_I2_O)        0.124    11.788 r  <hidden>
                         net (fo=7, routed)           1.398    13.187    <hidden>
    SLICE_X47Y66         LUT5 (Prop_lut5_I1_O)        0.152    13.339 r  <hidden>
                         net (fo=1, routed)           0.000    13.339    <hidden>
    SLICE_X47Y66         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=832, routed)         1.428    14.799    <hidden>
    SLICE_X47Y66         FDRE                                         r  <hidden>
                         clock pessimism              0.180    14.979    
                         clock uncertainty           -0.035    14.944    
    SLICE_X47Y66         FDRE (Setup_fdre_C_D)        0.075    15.019    <hidden>
  -------------------------------------------------------------------
                         required time                         15.019    
                         arrival time                         -13.339    
  -------------------------------------------------------------------
                         slack                                  1.680    

Slack (MET) :             1.683ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.451ns  (logic 2.172ns (29.150%)  route 5.279ns (70.850%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=832, routed)         1.534     5.085    <hidden>
    SLICE_X43Y73         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDRE (Prop_fdre_C_Q)         0.419     5.504 f  <hidden>
                         net (fo=22, routed)          1.212     6.717    <hidden>
    SLICE_X46Y72         LUT5 (Prop_lut5_I0_O)        0.331     7.048 r  <hidden>
                         net (fo=1, routed)           0.801     7.849    <hidden>
    SLICE_X47Y69         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.757     8.606 r  <hidden>
                         net (fo=1, routed)           0.000     8.606    <hidden>
    SLICE_X47Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.940 r  <hidden>
                         net (fo=1, routed)           0.896     9.836    <hidden>
    SLICE_X48Y70         LUT3 (Prop_lut3_I0_O)        0.331    10.167 r  <hidden>
                         net (fo=33, routed)          2.370    12.536    <hidden>
    RAMB36_X0Y16         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=832, routed)         1.469    14.840    <hidden>
    RAMB36_X0Y16         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.188    15.029    
                         clock uncertainty           -0.035    14.993    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.774    14.219    <hidden>
  -------------------------------------------------------------------
                         required time                         14.219    
                         arrival time                         -12.536    
  -------------------------------------------------------------------
                         slack                                  1.683    

Slack (MET) :             1.740ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.412ns  (logic 2.172ns (29.304%)  route 5.240ns (70.696%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 14.866 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=832, routed)         1.534     5.085    <hidden>
    SLICE_X43Y73         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDRE (Prop_fdre_C_Q)         0.419     5.504 f  <hidden>
                         net (fo=22, routed)          1.212     6.717    <hidden>
    SLICE_X46Y72         LUT5 (Prop_lut5_I0_O)        0.331     7.048 r  <hidden>
                         net (fo=1, routed)           0.801     7.849    <hidden>
    SLICE_X47Y69         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.757     8.606 r  <hidden>
                         net (fo=1, routed)           0.000     8.606    <hidden>
    SLICE_X47Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.940 r  <hidden>
                         net (fo=1, routed)           0.896     9.836    <hidden>
    SLICE_X48Y70         LUT3 (Prop_lut3_I0_O)        0.331    10.167 r  <hidden>
                         net (fo=33, routed)          2.331    12.497    <hidden>
    RAMB36_X0Y8          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=832, routed)         1.495    14.866    <hidden>
    RAMB36_X0Y8          RAMB36E1                                     r  <hidden>
                         clock pessimism              0.180    15.046    
                         clock uncertainty           -0.035    15.011    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.774    14.237    <hidden>
  -------------------------------------------------------------------
                         required time                         14.237    
                         arrival time                         -12.497    
  -------------------------------------------------------------------
                         slack                                  1.740    

Slack (MET) :             1.778ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.569ns  (logic 2.240ns (29.596%)  route 5.329ns (70.404%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=832, routed)         1.534     5.085    <hidden>
    SLICE_X43Y73         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDRE (Prop_fdre_C_Q)         0.419     5.504 f  <hidden>
                         net (fo=22, routed)          1.212     6.717    <hidden>
    SLICE_X46Y72         LUT5 (Prop_lut5_I0_O)        0.331     7.048 r  <hidden>
                         net (fo=1, routed)           0.801     7.849    <hidden>
    SLICE_X47Y69         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.757     8.606 r  <hidden>
                         net (fo=1, routed)           0.000     8.606    <hidden>
    SLICE_X47Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.720 r  <hidden>
                         net (fo=1, routed)           0.000     8.720    <hidden>
    SLICE_X47Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.033 r  <hidden>
                         net (fo=1, routed)           0.889     9.922    <hidden>
    SLICE_X48Y71         LUT3 (Prop_lut3_I0_O)        0.306    10.228 r  <hidden>
                         net (fo=33, routed)          2.426    12.654    <hidden>
    RAMB36_X0Y17         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=832, routed)         1.474    14.845    <hidden>
    RAMB36_X0Y17         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.188    15.034    
                         clock uncertainty           -0.035    14.998    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    14.432    <hidden>
  -------------------------------------------------------------------
                         required time                         14.432    
                         arrival time                         -12.654    
  -------------------------------------------------------------------
                         slack                                  1.778    

Slack (MET) :             1.783ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.374ns  (logic 2.188ns (29.670%)  route 5.186ns (70.330%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 14.866 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=832, routed)         1.534     5.085    <hidden>
    SLICE_X43Y73         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDRE (Prop_fdre_C_Q)         0.419     5.504 f  <hidden>
                         net (fo=22, routed)          1.212     6.717    <hidden>
    SLICE_X46Y72         LUT5 (Prop_lut5_I0_O)        0.331     7.048 r  <hidden>
                         net (fo=1, routed)           0.801     7.849    <hidden>
    SLICE_X47Y69         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.757     8.606 r  <hidden>
                         net (fo=1, routed)           0.000     8.606    <hidden>
    SLICE_X47Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.720 r  <hidden>
                         net (fo=1, routed)           0.000     8.720    <hidden>
    SLICE_X47Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.959 r  <hidden>
                         net (fo=1, routed)           0.739     9.698    <hidden>
    SLICE_X48Y71         LUT3 (Prop_lut3_I0_O)        0.328    10.026 r  <hidden>
                         net (fo=33, routed)          2.434    12.460    <hidden>
    RAMB36_X0Y8          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=832, routed)         1.495    14.866    <hidden>
    RAMB36_X0Y8          RAMB36E1                                     r  <hidden>
                         clock pessimism              0.180    15.046    
                         clock uncertainty           -0.035    15.011    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.768    14.243    <hidden>
  -------------------------------------------------------------------
                         required time                         14.243    
                         arrival time                         -12.460    
  -------------------------------------------------------------------
                         slack                                  1.783    

Slack (MET) :             1.784ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.491ns  (logic 1.740ns (23.227%)  route 5.751ns (76.773%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 14.866 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=832, routed)         1.538     5.089    <hidden>
    SLICE_X43Y71         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDRE (Prop_fdre_C_Q)         0.419     5.508 f  <hidden>
                         net (fo=3, routed)           1.139     6.648    <hidden>
    SLICE_X43Y68         LUT6 (Prop_lut6_I1_O)        0.299     6.947 r  <hidden>
                         net (fo=1, routed)           0.000     6.947    <hidden>
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.497 r  <hidden>
                         net (fo=1, routed)           0.000     7.497    <hidden>
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.611 r  <hidden>
                         net (fo=1, routed)           0.000     7.611    <hidden>
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.725 r  <hidden>
                         net (fo=2, routed)           0.756     8.480    <hidden>
    SLICE_X43Y73         LUT6 (Prop_lut6_I5_O)        0.124     8.604 r  <hidden>
                         net (fo=9, routed)           0.486     9.091    <hidden>
    SLICE_X45Y74         LUT2 (Prop_lut2_I1_O)        0.120     9.211 r  <hidden>
                         net (fo=10, routed)          3.370    12.581    <hidden>
    RAMB36_X0Y8          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=832, routed)         1.495    14.866    <hidden>
    RAMB36_X0Y8          RAMB36E1                                     r  <hidden>
                         clock pessimism              0.180    15.046    
                         clock uncertainty           -0.035    15.011    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.646    14.365    <hidden>
  -------------------------------------------------------------------
                         required time                         14.365    
                         arrival time                         -12.581    
  -------------------------------------------------------------------
                         slack                                  1.784    

Slack (MET) :             1.814ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.343ns  (logic 1.867ns (25.425%)  route 5.476ns (74.575%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 14.866 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=832, routed)         1.534     5.085    <hidden>
    SLICE_X43Y73         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDRE (Prop_fdre_C_Q)         0.419     5.504 f  <hidden>
                         net (fo=22, routed)          1.212     6.717    <hidden>
    SLICE_X46Y72         LUT5 (Prop_lut5_I0_O)        0.331     7.048 r  <hidden>
                         net (fo=1, routed)           0.801     7.849    <hidden>
    SLICE_X47Y69         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.787     8.636 r  <hidden>
                         net (fo=1, routed)           0.802     9.438    <hidden>
    SLICE_X47Y68         LUT3 (Prop_lut3_I0_O)        0.330     9.768 r  <hidden>
                         net (fo=33, routed)          2.661    12.429    <hidden>
    RAMB36_X0Y8          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=832, routed)         1.495    14.866    <hidden>
    RAMB36_X0Y8          RAMB36E1                                     r  <hidden>
                         clock pessimism              0.180    15.046    
                         clock uncertainty           -0.035    15.011    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.768    14.243    <hidden>
  -------------------------------------------------------------------
                         required time                         14.243    
                         arrival time                         -12.429    
  -------------------------------------------------------------------
                         slack                                  1.814    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 blazecore/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_inst/gpo_inst/buf_gpo_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.422%)  route 0.226ns (61.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=832, routed)         0.558     1.471    blazecore/inst/iomodule_0/U0/Clk
    SLICE_X37Y57         FDRE                                         r  blazecore/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y57         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  blazecore/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[13]/Q
                         net (fo=2, routed)           0.226     1.838    mmio_inst/gpo_inst/D[13]
    SLICE_X33Y56         FDRE                                         r  mmio_inst/gpo_inst/buf_gpo_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=832, routed)         0.827     1.986    mmio_inst/gpo_inst/CLK
    SLICE_X33Y56         FDRE                                         r  mmio_inst/gpo_inst/buf_gpo_reg[13]/C
                         clock pessimism             -0.250     1.736    
    SLICE_X33Y56         FDRE (Hold_fdre_C_D)         0.070     1.806    mmio_inst/gpo_inst/buf_gpo_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 blazecore/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_inst/gpo_inst/buf_gpo_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.976%)  route 0.230ns (62.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=832, routed)         0.558     1.471    blazecore/inst/iomodule_0/U0/Clk
    SLICE_X39Y57         FDRE                                         r  blazecore/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  blazecore/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[11]/Q
                         net (fo=2, routed)           0.230     1.843    mmio_inst/gpo_inst/D[11]
    SLICE_X33Y56         FDRE                                         r  mmio_inst/gpo_inst/buf_gpo_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=832, routed)         0.827     1.986    mmio_inst/gpo_inst/CLK
    SLICE_X33Y56         FDRE                                         r  mmio_inst/gpo_inst/buf_gpo_reg[11]/C
                         clock pessimism             -0.250     1.736    
    SLICE_X33Y56         FDRE (Hold_fdre_C_D)         0.070     1.806    mmio_inst/gpo_inst/buf_gpo_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 blazecore/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_inst/gpo_inst/buf_gpo_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.839%)  route 0.242ns (63.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=832, routed)         0.558     1.471    blazecore/inst/iomodule_0/U0/Clk
    SLICE_X37Y57         FDRE                                         r  blazecore/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y57         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  blazecore/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[6]/Q
                         net (fo=2, routed)           0.242     1.854    mmio_inst/gpo_inst/D[6]
    SLICE_X32Y56         FDRE                                         r  mmio_inst/gpo_inst/buf_gpo_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=832, routed)         0.827     1.986    mmio_inst/gpo_inst/CLK
    SLICE_X32Y56         FDRE                                         r  mmio_inst/gpo_inst/buf_gpo_reg[6]/C
                         clock pessimism             -0.250     1.736    
    SLICE_X32Y56         FDRE (Hold_fdre_C_D)         0.070     1.806    mmio_inst/gpo_inst/buf_gpo_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 blazecore/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_inst/gpo_inst/buf_gpo_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.630%)  route 0.244ns (63.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=832, routed)         0.557     1.470    blazecore/inst/iomodule_0/U0/Clk
    SLICE_X37Y60         FDRE                                         r  blazecore/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  blazecore/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[5]/Q
                         net (fo=2, routed)           0.244     1.855    mmio_inst/gpo_inst/D[5]
    SLICE_X34Y58         FDRE                                         r  mmio_inst/gpo_inst/buf_gpo_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=832, routed)         0.826     1.984    mmio_inst/gpo_inst/CLK
    SLICE_X34Y58         FDRE                                         r  mmio_inst/gpo_inst/buf_gpo_reg[5]/C
                         clock pessimism             -0.250     1.734    
    SLICE_X34Y58         FDRE (Hold_fdre_C_D)         0.063     1.797    mmio_inst/gpo_inst/buf_gpo_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 blazecore/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_inst/gpo_inst/buf_gpo_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.164ns (41.315%)  route 0.233ns (58.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=832, routed)         0.558     1.471    blazecore/inst/iomodule_0/U0/Clk
    SLICE_X38Y57         FDRE                                         r  blazecore/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y57         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  blazecore/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[4]/Q
                         net (fo=2, routed)           0.233     1.868    mmio_inst/gpo_inst/D[4]
    SLICE_X32Y56         FDRE                                         r  mmio_inst/gpo_inst/buf_gpo_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=832, routed)         0.827     1.986    mmio_inst/gpo_inst/CLK
    SLICE_X32Y56         FDRE                                         r  mmio_inst/gpo_inst/buf_gpo_reg[4]/C
                         clock pessimism             -0.250     1.736    
    SLICE_X32Y56         FDRE (Hold_fdre_C_D)         0.066     1.802    mmio_inst/gpo_inst/buf_gpo_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 blazecore/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_inst/gpo_inst/buf_gpo_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.798%)  route 0.264ns (65.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=832, routed)         0.557     1.470    blazecore/inst/iomodule_0/U0/Clk
    SLICE_X39Y61         FDRE                                         r  blazecore/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  blazecore/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[0]/Q
                         net (fo=4, routed)           0.264     1.876    mmio_inst/gpo_inst/D[0]
    SLICE_X32Y63         FDRE                                         r  mmio_inst/gpo_inst/buf_gpo_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=832, routed)         0.822     1.981    mmio_inst/gpo_inst/CLK
    SLICE_X32Y63         FDRE                                         r  mmio_inst/gpo_inst/buf_gpo_reg[0]/C
                         clock pessimism             -0.250     1.731    
    SLICE_X32Y63         FDRE (Hold_fdre_C_D)         0.070     1.801    mmio_inst/gpo_inst/buf_gpo_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 blazecore/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_inst/gpo_inst/buf_gpo_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.164ns (41.228%)  route 0.234ns (58.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=832, routed)         0.558     1.471    blazecore/inst/iomodule_0/U0/Clk
    SLICE_X38Y57         FDRE                                         r  blazecore/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y57         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  blazecore/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[9]/Q
                         net (fo=2, routed)           0.234     1.869    mmio_inst/gpo_inst/D[9]
    SLICE_X34Y57         FDRE                                         r  mmio_inst/gpo_inst/buf_gpo_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=832, routed)         0.826     1.984    mmio_inst/gpo_inst/CLK
    SLICE_X34Y57         FDRE                                         r  mmio_inst/gpo_inst/buf_gpo_reg[9]/C
                         clock pessimism             -0.250     1.734    
    SLICE_X34Y57         FDRE (Hold_fdre_C_D)         0.059     1.793    mmio_inst/gpo_inst/buf_gpo_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 blazecore/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_inst/timer_inst/config_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.231ns (46.780%)  route 0.263ns (53.220%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=832, routed)         0.555     1.468    blazecore/inst/iomodule_0/U0/Clk
    SLICE_X39Y64         FDRE                                         r  blazecore/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y64         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  blazecore/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[4]/Q
                         net (fo=5, routed)           0.124     1.734    mmio_inst/timer_inst/IO_address[2]
    SLICE_X36Y63         LUT6 (Prop_lut6_I3_O)        0.045     1.779 r  mmio_inst/timer_inst/config_reg[1]_i_2/O
                         net (fo=3, routed)           0.138     1.917    mmio_inst/timer_inst/bbstub_IO_address[2]
    SLICE_X34Y63         LUT6 (Prop_lut6_I1_O)        0.045     1.962 r  mmio_inst/timer_inst/config_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.962    mmio_inst/timer_inst/config_reg[1]_i_1_n_0
    SLICE_X34Y63         FDRE                                         r  mmio_inst/timer_inst/config_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=832, routed)         0.822     1.980    mmio_inst/timer_inst/CLK
    SLICE_X34Y63         FDRE                                         r  mmio_inst/timer_inst/config_reg_reg[1]/C
                         clock pessimism             -0.250     1.730    
    SLICE_X34Y63         FDRE (Hold_fdre_C_D)         0.121     1.851    mmio_inst/timer_inst/config_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 blazecore/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_inst/timer_inst/config_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.231ns (46.591%)  route 0.265ns (53.409%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=832, routed)         0.555     1.468    blazecore/inst/iomodule_0/U0/Clk
    SLICE_X39Y64         FDRE                                         r  blazecore/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y64         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  blazecore/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[4]/Q
                         net (fo=5, routed)           0.124     1.734    mmio_inst/timer_inst/IO_address[2]
    SLICE_X36Y63         LUT6 (Prop_lut6_I3_O)        0.045     1.779 r  mmio_inst/timer_inst/config_reg[1]_i_2/O
                         net (fo=3, routed)           0.140     1.919    mmio_inst/timer_inst/bbstub_IO_address[2]
    SLICE_X34Y63         LUT6 (Prop_lut6_I1_O)        0.045     1.964 r  mmio_inst/timer_inst/config_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.964    mmio_inst/timer_inst/config_reg[0]_i_1_n_0
    SLICE_X34Y63         FDRE                                         r  mmio_inst/timer_inst/config_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=832, routed)         0.822     1.980    mmio_inst/timer_inst/CLK
    SLICE_X34Y63         FDRE                                         r  mmio_inst/timer_inst/config_reg_reg[0]/C
                         clock pessimism             -0.250     1.730    
    SLICE_X34Y63         FDRE (Hold_fdre_C_D)         0.120     1.850    mmio_inst/timer_inst/config_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.392%)  route 0.246ns (63.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=832, routed)         0.553     1.466    <hidden>
    SLICE_X44Y68         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  <hidden>
                         net (fo=195, routed)         0.246     1.854    <hidden>
    SLICE_X46Y69         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=832, routed)         0.820     1.978    <hidden>
    SLICE_X46Y69         RAMD32                                       r  <hidden>
                         clock pessimism             -0.498     1.479    
    SLICE_X46Y69         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.733    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     mmio_inst/xadc_inst/xadc_unit/inst/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y8   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y8   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y9   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y9   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y10  <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y71  <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y71  <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y71  <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y71  <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y71  <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y71  <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y71  <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y71  <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y69  <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y69  <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y71  <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y71  <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y71  <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y71  <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y71  <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y71  <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y71  <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y71  <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y69  <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y69  <hidden>



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            blazecore/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.458ns  (logic 1.470ns (19.717%)  route 5.987ns (80.283%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  reset_IBUF_inst/O
                         net (fo=186, routed)         5.987     7.458    blazecore/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X43Y74         FDRE                                         r  blazecore/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=832, routed)         1.417     4.788    blazecore/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X43Y74         FDRE                                         r  blazecore/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            blazecore/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.877ns  (logic 0.238ns (8.286%)  route 2.638ns (91.714%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.971ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  reset_IBUF_inst/O
                         net (fo=186, routed)         2.638     2.877    blazecore/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X43Y74         FDRE                                         r  blazecore/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=832, routed)         0.813     1.971    blazecore/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X43Y74         FDRE                                         r  blazecore/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blazecore/inst/rst_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.960ns  (logic 0.456ns (47.514%)  route 0.504ns (52.486%))
  Logic Levels:           0  
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=832, routed)         1.538     5.089    blazecore/inst/rst_0/U0/slowest_sync_clk
    SLICE_X48Y73         FDRE                                         r  blazecore/inst/rst_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  blazecore/inst/rst_0/U0/FDRE_inst/Q
                         net (fo=1, routed)           0.504     6.049    <hidden>
    SLICE_X48Y73         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=832, routed)         1.423     4.794    <hidden>
    SLICE_X48Y73         FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blazecore/inst/rst_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.101%)  route 0.179ns (55.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=832, routed)         0.550     1.463    blazecore/inst/rst_0/U0/slowest_sync_clk
    SLICE_X48Y73         FDRE                                         r  blazecore/inst/rst_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  blazecore/inst/rst_0/U0/FDRE_inst/Q
                         net (fo=1, routed)           0.179     1.783    <hidden>
    SLICE_X48Y73         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=832, routed)         0.817     1.975    <hidden>
    SLICE_X48Y73         FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.433ns  (logic 5.564ns (36.050%)  route 9.870ns (63.950%))
  Logic Levels:           7  (LUT4=4 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=832, routed)         1.550     5.101    mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/CLK
    SLICE_X40Y59         FDRE                                         r  mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.419     5.520 f  mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/count_reg[2]/Q
                         net (fo=25, routed)          1.470     6.990    mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/count_reg_n_0_[2]
    SLICE_X36Y57         LUT4 (Prop_lut4_I1_O)        0.327     7.317 r  mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/digit_i_4/O
                         net (fo=2, routed)           0.944     8.261    mmio_inst/seven_seg_inst/SevSegDisplay_inst/value_to_digit_inst/digit__3_3
    SLICE_X36Y56         LUT4 (Prop_lut4_I3_O)        0.352     8.613 r  mmio_inst/seven_seg_inst/SevSegDisplay_inst/value_to_digit_inst/digit__0/O
                         net (fo=1, routed)           0.602     9.215    mmio_inst/seven_seg_inst/SevSegDisplay_inst/value_to_digit_inst/digit__0_n_0
    SLICE_X38Y57         LUT4 (Prop_lut4_I1_O)        0.332     9.547 f  mmio_inst/seven_seg_inst/SevSegDisplay_inst/value_to_digit_inst/digit__3/O
                         net (fo=4, routed)           1.044    10.592    mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/segs_OBUF[6]_inst_i_3_0
    SLICE_X38Y58         LUT6 (Prop_lut6_I4_O)        0.124    10.716 r  mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/segs_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.414    11.130    mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/segs_OBUF[6]_inst_i_10_n_0
    SLICE_X36Y57         LUT6 (Prop_lut6_I0_O)        0.124    11.254 r  mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/segs_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.211    12.465    mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/sel0[0]
    SLICE_X30Y56         LUT4 (Prop_lut4_I2_O)        0.146    12.611 r  mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/segs_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.184    16.795    segs_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.740    20.535 r  segs_OBUF[1]_inst/O
                         net (fo=0)                   0.000    20.535    segs[1]
    R10                                                               r  segs[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.820ns  (logic 5.574ns (37.615%)  route 9.246ns (62.385%))
  Logic Levels:           7  (LUT4=4 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=832, routed)         1.550     5.101    mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/CLK
    SLICE_X40Y59         FDRE                                         r  mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.419     5.520 f  mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/count_reg[2]/Q
                         net (fo=25, routed)          1.470     6.990    mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/count_reg_n_0_[2]
    SLICE_X36Y57         LUT4 (Prop_lut4_I1_O)        0.327     7.317 r  mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/digit_i_4/O
                         net (fo=2, routed)           0.944     8.261    mmio_inst/seven_seg_inst/SevSegDisplay_inst/value_to_digit_inst/digit__3_3
    SLICE_X36Y56         LUT4 (Prop_lut4_I3_O)        0.352     8.613 r  mmio_inst/seven_seg_inst/SevSegDisplay_inst/value_to_digit_inst/digit__0/O
                         net (fo=1, routed)           0.602     9.215    mmio_inst/seven_seg_inst/SevSegDisplay_inst/value_to_digit_inst/digit__0_n_0
    SLICE_X38Y57         LUT4 (Prop_lut4_I1_O)        0.332     9.547 f  mmio_inst/seven_seg_inst/SevSegDisplay_inst/value_to_digit_inst/digit__3/O
                         net (fo=4, routed)           1.207    10.754    mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/segs_OBUF[6]_inst_i_3_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I4_O)        0.124    10.878 r  mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/segs_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.504    11.383    mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/segs_OBUF[6]_inst_i_6_n_0
    SLICE_X36Y58         LUT6 (Prop_lut6_I0_O)        0.124    11.507 r  mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/segs_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.024    12.530    mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/sel0[3]
    SLICE_X30Y56         LUT4 (Prop_lut4_I2_O)        0.153    12.683 r  mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/segs_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.495    16.178    segs_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.743    19.921 r  segs_OBUF[5]_inst/O
                         net (fo=0)                   0.000    19.921    segs[5]
    T11                                                               r  segs[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.543ns  (logic 5.341ns (36.728%)  route 9.202ns (63.272%))
  Logic Levels:           7  (LUT4=4 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=832, routed)         1.550     5.101    mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/CLK
    SLICE_X40Y59         FDRE                                         r  mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.419     5.520 f  mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/count_reg[2]/Q
                         net (fo=25, routed)          1.470     6.990    mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/count_reg_n_0_[2]
    SLICE_X36Y57         LUT4 (Prop_lut4_I1_O)        0.327     7.317 r  mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/digit_i_4/O
                         net (fo=2, routed)           0.944     8.261    mmio_inst/seven_seg_inst/SevSegDisplay_inst/value_to_digit_inst/digit__3_3
    SLICE_X36Y56         LUT4 (Prop_lut4_I3_O)        0.352     8.613 r  mmio_inst/seven_seg_inst/SevSegDisplay_inst/value_to_digit_inst/digit__0/O
                         net (fo=1, routed)           0.602     9.215    mmio_inst/seven_seg_inst/SevSegDisplay_inst/value_to_digit_inst/digit__0_n_0
    SLICE_X38Y57         LUT4 (Prop_lut4_I1_O)        0.332     9.547 f  mmio_inst/seven_seg_inst/SevSegDisplay_inst/value_to_digit_inst/digit__3/O
                         net (fo=4, routed)           1.044    10.592    mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/segs_OBUF[6]_inst_i_3_0
    SLICE_X38Y58         LUT6 (Prop_lut6_I4_O)        0.124    10.716 r  mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/segs_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.414    11.130    mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/segs_OBUF[6]_inst_i_10_n_0
    SLICE_X36Y57         LUT6 (Prop_lut6_I0_O)        0.124    11.254 r  mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/segs_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.211    12.465    mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/sel0[0]
    SLICE_X30Y56         LUT4 (Prop_lut4_I1_O)        0.124    12.589 r  mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/segs_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.516    16.105    segs_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.539    19.645 r  segs_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.645    segs[0]
    T10                                                               r  segs[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.312ns  (logic 5.320ns (37.169%)  route 8.993ns (62.831%))
  Logic Levels:           7  (LUT4=4 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=832, routed)         1.550     5.101    mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/CLK
    SLICE_X40Y59         FDRE                                         r  mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.419     5.520 r  mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/count_reg[2]/Q
                         net (fo=25, routed)          1.470     6.990    mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/count_reg_n_0_[2]
    SLICE_X36Y57         LUT4 (Prop_lut4_I1_O)        0.327     7.317 f  mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/digit_i_4/O
                         net (fo=2, routed)           0.944     8.261    mmio_inst/seven_seg_inst/SevSegDisplay_inst/value_to_digit_inst/digit__3_3
    SLICE_X36Y56         LUT4 (Prop_lut4_I3_O)        0.352     8.613 f  mmio_inst/seven_seg_inst/SevSegDisplay_inst/value_to_digit_inst/digit__0/O
                         net (fo=1, routed)           0.602     9.215    mmio_inst/seven_seg_inst/SevSegDisplay_inst/value_to_digit_inst/digit__0_n_0
    SLICE_X38Y57         LUT4 (Prop_lut4_I1_O)        0.332     9.547 r  mmio_inst/seven_seg_inst/SevSegDisplay_inst/value_to_digit_inst/digit__3/O
                         net (fo=4, routed)           1.207    10.754    mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/segs_OBUF[6]_inst_i_3_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I4_O)        0.124    10.878 f  mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/segs_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.504    11.383    mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/segs_OBUF[6]_inst_i_6_n_0
    SLICE_X36Y58         LUT6 (Prop_lut6_I0_O)        0.124    11.507 f  mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/segs_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.024    12.530    mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/sel0[3]
    SLICE_X30Y56         LUT4 (Prop_lut4_I1_O)        0.124    12.654 r  mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/segs_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.242    15.896    segs_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.518    19.414 r  segs_OBUF[4]_inst/O
                         net (fo=0)                   0.000    19.414    segs[4]
    P15                                                               r  segs[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.819ns  (logic 5.590ns (40.449%)  route 8.229ns (59.551%))
  Logic Levels:           7  (LUT4=4 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=832, routed)         1.550     5.101    mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/CLK
    SLICE_X40Y59         FDRE                                         r  mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.419     5.520 f  mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/count_reg[2]/Q
                         net (fo=25, routed)          1.470     6.990    mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/count_reg_n_0_[2]
    SLICE_X36Y57         LUT4 (Prop_lut4_I1_O)        0.327     7.317 r  mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/digit_i_4/O
                         net (fo=2, routed)           0.944     8.261    mmio_inst/seven_seg_inst/SevSegDisplay_inst/value_to_digit_inst/digit__3_3
    SLICE_X36Y56         LUT4 (Prop_lut4_I3_O)        0.352     8.613 r  mmio_inst/seven_seg_inst/SevSegDisplay_inst/value_to_digit_inst/digit__0/O
                         net (fo=1, routed)           0.602     9.215    mmio_inst/seven_seg_inst/SevSegDisplay_inst/value_to_digit_inst/digit__0_n_0
    SLICE_X38Y57         LUT4 (Prop_lut4_I1_O)        0.332     9.547 f  mmio_inst/seven_seg_inst/SevSegDisplay_inst/value_to_digit_inst/digit__3/O
                         net (fo=4, routed)           1.044    10.592    mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/segs_OBUF[6]_inst_i_3_0
    SLICE_X38Y58         LUT6 (Prop_lut6_I4_O)        0.124    10.716 r  mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/segs_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.414    11.130    mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/segs_OBUF[6]_inst_i_10_n_0
    SLICE_X36Y57         LUT6 (Prop_lut6_I0_O)        0.124    11.254 r  mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/segs_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.203    12.457    mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/sel0[0]
    SLICE_X30Y56         LUT4 (Prop_lut4_I3_O)        0.152    12.609 r  mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/segs_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.552    15.161    segs_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.760    18.920 r  segs_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.920    segs[3]
    K13                                                               r  segs[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.621ns  (logic 5.308ns (38.967%)  route 8.313ns (61.033%))
  Logic Levels:           7  (LUT4=4 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=832, routed)         1.550     5.101    mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/CLK
    SLICE_X40Y59         FDRE                                         r  mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.419     5.520 r  mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/count_reg[2]/Q
                         net (fo=25, routed)          1.470     6.990    mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/count_reg_n_0_[2]
    SLICE_X36Y57         LUT4 (Prop_lut4_I1_O)        0.327     7.317 f  mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/digit_i_4/O
                         net (fo=2, routed)           0.944     8.261    mmio_inst/seven_seg_inst/SevSegDisplay_inst/value_to_digit_inst/digit__3_3
    SLICE_X36Y56         LUT4 (Prop_lut4_I3_O)        0.352     8.613 f  mmio_inst/seven_seg_inst/SevSegDisplay_inst/value_to_digit_inst/digit__0/O
                         net (fo=1, routed)           0.602     9.215    mmio_inst/seven_seg_inst/SevSegDisplay_inst/value_to_digit_inst/digit__0_n_0
    SLICE_X38Y57         LUT4 (Prop_lut4_I1_O)        0.332     9.547 r  mmio_inst/seven_seg_inst/SevSegDisplay_inst/value_to_digit_inst/digit__3/O
                         net (fo=4, routed)           1.044    10.592    mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/segs_OBUF[6]_inst_i_3_0
    SLICE_X38Y58         LUT6 (Prop_lut6_I4_O)        0.124    10.716 f  mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/segs_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.414    11.130    mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/segs_OBUF[6]_inst_i_10_n_0
    SLICE_X36Y57         LUT6 (Prop_lut6_I0_O)        0.124    11.254 f  mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/segs_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.203    12.457    mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/sel0[0]
    SLICE_X30Y56         LUT4 (Prop_lut4_I2_O)        0.124    12.581 r  mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/segs_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.635    15.216    segs_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.506    18.722 r  segs_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.722    segs[2]
    K16                                                               r  segs[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.568ns  (logic 5.340ns (39.362%)  route 8.227ns (60.638%))
  Logic Levels:           7  (LUT4=4 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=832, routed)         1.550     5.101    mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/CLK
    SLICE_X40Y59         FDRE                                         r  mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.419     5.520 f  mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/count_reg[2]/Q
                         net (fo=25, routed)          1.470     6.990    mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/count_reg_n_0_[2]
    SLICE_X36Y57         LUT4 (Prop_lut4_I1_O)        0.327     7.317 r  mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/digit_i_4/O
                         net (fo=2, routed)           0.944     8.261    mmio_inst/seven_seg_inst/SevSegDisplay_inst/value_to_digit_inst/digit__3_3
    SLICE_X36Y56         LUT4 (Prop_lut4_I3_O)        0.352     8.613 r  mmio_inst/seven_seg_inst/SevSegDisplay_inst/value_to_digit_inst/digit__0/O
                         net (fo=1, routed)           0.602     9.215    mmio_inst/seven_seg_inst/SevSegDisplay_inst/value_to_digit_inst/digit__0_n_0
    SLICE_X38Y57         LUT4 (Prop_lut4_I1_O)        0.332     9.547 f  mmio_inst/seven_seg_inst/SevSegDisplay_inst/value_to_digit_inst/digit__3/O
                         net (fo=4, routed)           1.207    10.754    mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/segs_OBUF[6]_inst_i_3_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I4_O)        0.124    10.878 r  mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/segs_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.504    11.383    mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/segs_OBUF[6]_inst_i_6_n_0
    SLICE_X36Y58         LUT6 (Prop_lut6_I0_O)        0.124    11.507 r  mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/segs_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.043    12.549    mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/sel0[3]
    SLICE_X30Y56         LUT4 (Prop_lut4_I0_O)        0.124    12.673 r  mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/segs_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.457    15.131    segs_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.538    18.669 r  segs_OBUF[6]_inst/O
                         net (fo=0)                   0.000    18.669    segs[6]
    L18                                                               r  segs[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_assert[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.924ns  (logic 4.115ns (41.460%)  route 5.809ns (58.540%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=832, routed)         1.550     5.101    mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/CLK
    SLICE_X40Y59         FDRE                                         r  mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.456     5.557 f  mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/count_reg[1]/Q
                         net (fo=26, routed)          1.622     7.180    mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/count_reg_n_0_[1]
    SLICE_X39Y57         LUT4 (Prop_lut4_I2_O)        0.124     7.304 r  mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/anode_assert_OBUF[7]_inst_i_1/O
                         net (fo=5, routed)           4.187    11.491    anode_assert_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.535    15.025 r  anode_assert_OBUF[7]_inst/O
                         net (fo=0)                   0.000    15.025    anode_assert[7]
    U13                                                               r  anode_assert[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_assert[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.851ns  (logic 4.264ns (43.287%)  route 5.587ns (56.713%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=832, routed)         1.550     5.101    mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/CLK
    SLICE_X40Y59         FDRE                                         r  mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.419     5.520 r  mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/count_reg[2]/Q
                         net (fo=25, routed)          1.535     7.056    mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/count_reg_n_0_[2]
    SLICE_X36Y56         LUT4 (Prop_lut4_I2_O)        0.299     7.355 r  mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/anode_assert_OBUF[2]_inst_i_1/O
                         net (fo=5, routed)           4.051    11.406    anode_assert_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.546    14.952 r  anode_assert_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.952    anode_assert[2]
    T9                                                                r  anode_assert[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_assert[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.929ns  (logic 4.255ns (47.656%)  route 4.674ns (52.344%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=832, routed)         1.550     5.101    mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/CLK
    SLICE_X40Y59         FDRE                                         r  mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.419     5.520 f  mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/count_reg[2]/Q
                         net (fo=25, routed)          1.004     6.524    mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/count_reg_n_0_[2]
    SLICE_X40Y57         LUT4 (Prop_lut4_I0_O)        0.299     6.823 r  mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/anode_assert_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.670    10.493    anode_assert_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.537    14.030 r  anode_assert_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.030    anode_assert[5]
    T14                                                               r  anode_assert[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmio_inst/gpo_inst/buf_gpo_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.084ns  (logic 1.366ns (65.540%)  route 0.718ns (34.460%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=832, routed)         0.555     1.468    mmio_inst/gpo_inst/CLK
    SLICE_X32Y63         FDRE                                         r  mmio_inst/gpo_inst/buf_gpo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y63         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  mmio_inst/gpo_inst/buf_gpo_reg[0]/Q
                         net (fo=1, routed)           0.718     2.328    led_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.225     3.553 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.553    led[0]
    H17                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mmio_inst/gpo_inst/buf_gpo_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.114ns  (logic 1.398ns (66.138%)  route 0.716ns (33.862%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=832, routed)         0.556     1.469    mmio_inst/gpo_inst/CLK
    SLICE_X34Y60         FDRE                                         r  mmio_inst/gpo_inst/buf_gpo_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y60         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  mmio_inst/gpo_inst/buf_gpo_reg[2]/Q
                         net (fo=1, routed)           0.716     2.349    led_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.234     3.583 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.583    led[2]
    J13                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mmio_inst/gpo_inst/buf_gpo_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.170ns  (logic 1.408ns (64.877%)  route 0.762ns (35.123%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=832, routed)         0.557     1.470    mmio_inst/gpo_inst/CLK
    SLICE_X34Y58         FDRE                                         r  mmio_inst/gpo_inst/buf_gpo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y58         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  mmio_inst/gpo_inst/buf_gpo_reg[1]/Q
                         net (fo=1, routed)           0.762     2.397    led_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.244     3.640 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.640    led[1]
    K15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mmio_inst/gpo_inst/buf_gpo_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.324ns  (logic 1.391ns (59.854%)  route 0.933ns (40.146%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=832, routed)         0.557     1.470    mmio_inst/gpo_inst/CLK
    SLICE_X34Y58         FDRE                                         r  mmio_inst/gpo_inst/buf_gpo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y58         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  mmio_inst/gpo_inst/buf_gpo_reg[3]/Q
                         net (fo=1, routed)           0.933     2.568    led_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.227     3.795 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.795    led[3]
    N14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mmio_inst/gpo_inst/buf_gpo_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.389ns  (logic 1.386ns (58.015%)  route 1.003ns (41.985%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=832, routed)         0.559     1.472    mmio_inst/gpo_inst/CLK
    SLICE_X32Y56         FDRE                                         r  mmio_inst/gpo_inst/buf_gpo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y56         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  mmio_inst/gpo_inst/buf_gpo_reg[4]/Q
                         net (fo=1, routed)           1.003     2.617    led_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.245     3.862 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.862    led[4]
    R18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mmio_inst/gpo_inst/buf_gpo_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.520ns  (logic 1.375ns (54.572%)  route 1.145ns (45.428%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=832, routed)         0.559     1.472    mmio_inst/gpo_inst/CLK
    SLICE_X33Y56         FDRE                                         r  mmio_inst/gpo_inst/buf_gpo_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  mmio_inst/gpo_inst/buf_gpo_reg[11]/Q
                         net (fo=1, routed)           1.145     2.758    led_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.234     3.992 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.992    led[11]
    T16                                                               r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mmio_inst/gpo_inst/buf_gpo_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.538ns  (logic 1.401ns (55.196%)  route 1.137ns (44.804%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=832, routed)         0.557     1.470    mmio_inst/gpo_inst/CLK
    SLICE_X34Y57         FDRE                                         r  mmio_inst/gpo_inst/buf_gpo_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  mmio_inst/gpo_inst/buf_gpo_reg[9]/Q
                         net (fo=1, routed)           1.137     2.772    led_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         1.237     4.009 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.009    led[9]
    T15                                                               r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_assert[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.564ns  (logic 1.433ns (55.862%)  route 1.132ns (44.138%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=832, routed)         0.558     1.471    mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/CLK
    SLICE_X40Y59         FDRE                                         r  mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.141     1.612 f  mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/count_reg[0]/Q
                         net (fo=27, routed)          0.334     1.947    mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/count_reg_n_0_[0]
    SLICE_X36Y57         LUT4 (Prop_lut4_I0_O)        0.045     1.992 r  mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/anode_assert_OBUF[3]_inst_i_1/O
                         net (fo=5, routed)           0.797     2.789    anode_assert_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.247     4.036 r  anode_assert_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.036    anode_assert[3]
    J14                                                               r  anode_assert[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mmio_inst/seven_seg_inst/display_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.565ns  (logic 1.470ns (57.332%)  route 1.094ns (42.668%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=832, routed)         0.558     1.471    mmio_inst/seven_seg_inst/CLK
    SLICE_X36Y57         FDRE                                         r  mmio_inst/seven_seg_inst/display_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  mmio_inst/seven_seg_inst/display_data_reg[9]/Q
                         net (fo=1, routed)           0.161     1.773    mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/Q[9]
    SLICE_X36Y57         LUT6 (Prop_lut6_I5_O)        0.045     1.818 r  mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/segs_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.237     2.056    mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/sel0[1]
    SLICE_X30Y56         LUT4 (Prop_lut4_I3_O)        0.045     2.101 r  mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/segs_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.696     2.797    segs_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.239     4.036 r  segs_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.036    segs[6]
    L18                                                               r  segs[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_assert[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.597ns  (logic 1.442ns (55.521%)  route 1.155ns (44.479%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=832, routed)         0.558     1.471    mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/CLK
    SLICE_X40Y59         FDRE                                         r  mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.141     1.612 f  mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/count_reg[0]/Q
                         net (fo=27, routed)          0.376     1.988    mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/count_reg_n_0_[0]
    SLICE_X36Y56         LUT4 (Prop_lut4_I0_O)        0.045     2.033 r  mmio_inst/seven_seg_inst/SevSegDisplay_inst/anode_assert_inst/anode_assert_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.779     2.813    anode_assert_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.256     4.069 r  anode_assert_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.069    anode_assert[1]
    J18                                                               r  anode_assert[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           263 Endpoints
Min Delay           263 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mmio_inst/timer_inst/count_reg[60]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.559ns  (logic 1.594ns (18.629%)  route 6.964ns (81.371%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  reset_IBUF_inst/O
                         net (fo=186, routed)         4.201     5.672    mmio_inst/timer_inst/reset_IBUF
    SLICE_X34Y63         LUT2 (Prop_lut2_I0_O)        0.124     5.796 r  mmio_inst/timer_inst/count[0]_i_1/O
                         net (fo=64, routed)          2.763     8.559    mmio_inst/timer_inst/count[0]_i_1_n_0
    SLICE_X32Y79         FDRE                                         r  mmio_inst/timer_inst/count_reg[60]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=832, routed)         1.421     4.792    mmio_inst/timer_inst/CLK
    SLICE_X32Y79         FDRE                                         r  mmio_inst/timer_inst/count_reg[60]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mmio_inst/timer_inst/count_reg[61]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.559ns  (logic 1.594ns (18.629%)  route 6.964ns (81.371%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  reset_IBUF_inst/O
                         net (fo=186, routed)         4.201     5.672    mmio_inst/timer_inst/reset_IBUF
    SLICE_X34Y63         LUT2 (Prop_lut2_I0_O)        0.124     5.796 r  mmio_inst/timer_inst/count[0]_i_1/O
                         net (fo=64, routed)          2.763     8.559    mmio_inst/timer_inst/count[0]_i_1_n_0
    SLICE_X32Y79         FDRE                                         r  mmio_inst/timer_inst/count_reg[61]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=832, routed)         1.421     4.792    mmio_inst/timer_inst/CLK
    SLICE_X32Y79         FDRE                                         r  mmio_inst/timer_inst/count_reg[61]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mmio_inst/timer_inst/count_reg[62]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.559ns  (logic 1.594ns (18.629%)  route 6.964ns (81.371%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  reset_IBUF_inst/O
                         net (fo=186, routed)         4.201     5.672    mmio_inst/timer_inst/reset_IBUF
    SLICE_X34Y63         LUT2 (Prop_lut2_I0_O)        0.124     5.796 r  mmio_inst/timer_inst/count[0]_i_1/O
                         net (fo=64, routed)          2.763     8.559    mmio_inst/timer_inst/count[0]_i_1_n_0
    SLICE_X32Y79         FDRE                                         r  mmio_inst/timer_inst/count_reg[62]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=832, routed)         1.421     4.792    mmio_inst/timer_inst/CLK
    SLICE_X32Y79         FDRE                                         r  mmio_inst/timer_inst/count_reg[62]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mmio_inst/timer_inst/count_reg[63]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.559ns  (logic 1.594ns (18.629%)  route 6.964ns (81.371%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  reset_IBUF_inst/O
                         net (fo=186, routed)         4.201     5.672    mmio_inst/timer_inst/reset_IBUF
    SLICE_X34Y63         LUT2 (Prop_lut2_I0_O)        0.124     5.796 r  mmio_inst/timer_inst/count[0]_i_1/O
                         net (fo=64, routed)          2.763     8.559    mmio_inst/timer_inst/count[0]_i_1_n_0
    SLICE_X32Y79         FDRE                                         r  mmio_inst/timer_inst/count_reg[63]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=832, routed)         1.421     4.792    mmio_inst/timer_inst/CLK
    SLICE_X32Y79         FDRE                                         r  mmio_inst/timer_inst/count_reg[63]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mmio_inst/timer_inst/count_reg[56]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.420ns  (logic 1.594ns (18.936%)  route 6.826ns (81.064%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  reset_IBUF_inst/O
                         net (fo=186, routed)         4.201     5.672    mmio_inst/timer_inst/reset_IBUF
    SLICE_X34Y63         LUT2 (Prop_lut2_I0_O)        0.124     5.796 r  mmio_inst/timer_inst/count[0]_i_1/O
                         net (fo=64, routed)          2.625     8.420    mmio_inst/timer_inst/count[0]_i_1_n_0
    SLICE_X32Y78         FDRE                                         r  mmio_inst/timer_inst/count_reg[56]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=832, routed)         1.420     4.791    mmio_inst/timer_inst/CLK
    SLICE_X32Y78         FDRE                                         r  mmio_inst/timer_inst/count_reg[56]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mmio_inst/timer_inst/count_reg[57]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.420ns  (logic 1.594ns (18.936%)  route 6.826ns (81.064%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  reset_IBUF_inst/O
                         net (fo=186, routed)         4.201     5.672    mmio_inst/timer_inst/reset_IBUF
    SLICE_X34Y63         LUT2 (Prop_lut2_I0_O)        0.124     5.796 r  mmio_inst/timer_inst/count[0]_i_1/O
                         net (fo=64, routed)          2.625     8.420    mmio_inst/timer_inst/count[0]_i_1_n_0
    SLICE_X32Y78         FDRE                                         r  mmio_inst/timer_inst/count_reg[57]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=832, routed)         1.420     4.791    mmio_inst/timer_inst/CLK
    SLICE_X32Y78         FDRE                                         r  mmio_inst/timer_inst/count_reg[57]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mmio_inst/timer_inst/count_reg[58]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.420ns  (logic 1.594ns (18.936%)  route 6.826ns (81.064%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  reset_IBUF_inst/O
                         net (fo=186, routed)         4.201     5.672    mmio_inst/timer_inst/reset_IBUF
    SLICE_X34Y63         LUT2 (Prop_lut2_I0_O)        0.124     5.796 r  mmio_inst/timer_inst/count[0]_i_1/O
                         net (fo=64, routed)          2.625     8.420    mmio_inst/timer_inst/count[0]_i_1_n_0
    SLICE_X32Y78         FDRE                                         r  mmio_inst/timer_inst/count_reg[58]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=832, routed)         1.420     4.791    mmio_inst/timer_inst/CLK
    SLICE_X32Y78         FDRE                                         r  mmio_inst/timer_inst/count_reg[58]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mmio_inst/timer_inst/count_reg[59]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.420ns  (logic 1.594ns (18.936%)  route 6.826ns (81.064%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  reset_IBUF_inst/O
                         net (fo=186, routed)         4.201     5.672    mmio_inst/timer_inst/reset_IBUF
    SLICE_X34Y63         LUT2 (Prop_lut2_I0_O)        0.124     5.796 r  mmio_inst/timer_inst/count[0]_i_1/O
                         net (fo=64, routed)          2.625     8.420    mmio_inst/timer_inst/count[0]_i_1_n_0
    SLICE_X32Y78         FDRE                                         r  mmio_inst/timer_inst/count_reg[59]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=832, routed)         1.420     4.791    mmio_inst/timer_inst/CLK
    SLICE_X32Y78         FDRE                                         r  mmio_inst/timer_inst/count_reg[59]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mmio_inst/timer_inst/count_reg[52]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.272ns  (logic 1.594ns (19.275%)  route 6.677ns (80.725%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  reset_IBUF_inst/O
                         net (fo=186, routed)         4.201     5.672    mmio_inst/timer_inst/reset_IBUF
    SLICE_X34Y63         LUT2 (Prop_lut2_I0_O)        0.124     5.796 r  mmio_inst/timer_inst/count[0]_i_1/O
                         net (fo=64, routed)          2.476     8.272    mmio_inst/timer_inst/count[0]_i_1_n_0
    SLICE_X32Y77         FDRE                                         r  mmio_inst/timer_inst/count_reg[52]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=832, routed)         1.418     4.789    mmio_inst/timer_inst/CLK
    SLICE_X32Y77         FDRE                                         r  mmio_inst/timer_inst/count_reg[52]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mmio_inst/timer_inst/count_reg[53]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.272ns  (logic 1.594ns (19.275%)  route 6.677ns (80.725%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  reset_IBUF_inst/O
                         net (fo=186, routed)         4.201     5.672    mmio_inst/timer_inst/reset_IBUF
    SLICE_X34Y63         LUT2 (Prop_lut2_I0_O)        0.124     5.796 r  mmio_inst/timer_inst/count[0]_i_1/O
                         net (fo=64, routed)          2.476     8.272    mmio_inst/timer_inst/count[0]_i_1_n_0
    SLICE_X32Y77         FDRE                                         r  mmio_inst/timer_inst/count_reg[53]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=832, routed)         1.418     4.789    mmio_inst/timer_inst/CLK
    SLICE_X32Y77         FDRE                                         r  mmio_inst/timer_inst/count_reg[53]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            mmio_inst/gpi_inst/buf_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.205ns  (logic 0.259ns (21.462%)  route 0.946ns (78.538%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           0.946     1.205    mmio_inst/gpi_inst/buf_in_reg[15]_0[0]
    SLICE_X30Y65         FDRE                                         r  mmio_inst/gpi_inst/buf_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=832, routed)         0.822     1.980    mmio_inst/gpi_inst/CLK
    SLICE_X30Y65         FDRE                                         r  mmio_inst/gpi_inst/buf_in_reg[0]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            mmio_inst/gpi_inst/buf_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.229ns  (logic 0.252ns (20.510%)  route 0.977ns (79.490%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           0.977     1.229    mmio_inst/gpi_inst/buf_in_reg[15]_0[1]
    SLICE_X28Y67         FDRE                                         r  mmio_inst/gpi_inst/buf_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=832, routed)         0.821     1.979    mmio_inst/gpi_inst/CLK
    SLICE_X28Y67         FDRE                                         r  mmio_inst/gpi_inst/buf_in_reg[1]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            mmio_inst/gpi_inst/buf_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.231ns  (logic 0.253ns (20.561%)  route 0.978ns (79.439%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sw_IBUF[7]_inst/O
                         net (fo=1, routed)           0.978     1.231    mmio_inst/gpi_inst/buf_in_reg[15]_0[7]
    SLICE_X29Y67         FDRE                                         r  mmio_inst/gpi_inst/buf_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=832, routed)         0.821     1.979    mmio_inst/gpi_inst/CLK
    SLICE_X29Y67         FDRE                                         r  mmio_inst/gpi_inst/buf_in_reg[7]/C

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            mmio_inst/gpi_inst/buf_in_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.292ns  (logic 0.235ns (18.209%)  route 1.057ns (81.791%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.974ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    H6                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  sw_IBUF[12]_inst/O
                         net (fo=1, routed)           1.057     1.292    mmio_inst/gpi_inst/buf_in_reg[15]_0[12]
    SLICE_X34Y70         FDRE                                         r  mmio_inst/gpi_inst/buf_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=832, routed)         0.816     1.974    mmio_inst/gpi_inst/CLK
    SLICE_X34Y70         FDRE                                         r  mmio_inst/gpi_inst/buf_in_reg[12]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            mmio_inst/gpi_inst/buf_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.407ns  (logic 0.238ns (16.909%)  route 1.169ns (83.091%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sw_IBUF[2]_inst/O
                         net (fo=1, routed)           1.169     1.407    mmio_inst/gpi_inst/buf_in_reg[15]_0[2]
    SLICE_X29Y67         FDRE                                         r  mmio_inst/gpi_inst/buf_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=832, routed)         0.821     1.979    mmio_inst/gpi_inst/CLK
    SLICE_X29Y67         FDRE                                         r  mmio_inst/gpi_inst/buf_in_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mmio_inst/gpo_inst/buf_gpo_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.416ns  (logic 0.238ns (16.828%)  route 1.178ns (83.172%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  reset_IBUF_inst/O
                         net (fo=186, routed)         1.178     1.416    mmio_inst/gpo_inst/reset_IBUF
    SLICE_X33Y56         FDRE                                         r  mmio_inst/gpo_inst/buf_gpo_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=832, routed)         0.827     1.986    mmio_inst/gpo_inst/CLK
    SLICE_X33Y56         FDRE                                         r  mmio_inst/gpo_inst/buf_gpo_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mmio_inst/gpo_inst/buf_gpo_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.416ns  (logic 0.238ns (16.828%)  route 1.178ns (83.172%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  reset_IBUF_inst/O
                         net (fo=186, routed)         1.178     1.416    mmio_inst/gpo_inst/reset_IBUF
    SLICE_X33Y56         FDRE                                         r  mmio_inst/gpo_inst/buf_gpo_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=832, routed)         0.827     1.986    mmio_inst/gpo_inst/CLK
    SLICE_X33Y56         FDRE                                         r  mmio_inst/gpo_inst/buf_gpo_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mmio_inst/gpo_inst/buf_gpo_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.416ns  (logic 0.238ns (16.828%)  route 1.178ns (83.172%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  reset_IBUF_inst/O
                         net (fo=186, routed)         1.178     1.416    mmio_inst/gpo_inst/reset_IBUF
    SLICE_X33Y56         FDRE                                         r  mmio_inst/gpo_inst/buf_gpo_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=832, routed)         0.827     1.986    mmio_inst/gpo_inst/CLK
    SLICE_X33Y56         FDRE                                         r  mmio_inst/gpo_inst/buf_gpo_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mmio_inst/gpo_inst/buf_gpo_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.421ns  (logic 0.238ns (16.777%)  route 1.182ns (83.223%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  reset_IBUF_inst/O
                         net (fo=186, routed)         1.182     1.421    mmio_inst/gpo_inst/reset_IBUF
    SLICE_X32Y56         FDRE                                         r  mmio_inst/gpo_inst/buf_gpo_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=832, routed)         0.827     1.986    mmio_inst/gpo_inst/CLK
    SLICE_X32Y56         FDRE                                         r  mmio_inst/gpo_inst/buf_gpo_reg[14]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mmio_inst/gpo_inst/buf_gpo_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.421ns  (logic 0.238ns (16.777%)  route 1.182ns (83.223%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  reset_IBUF_inst/O
                         net (fo=186, routed)         1.182     1.421    mmio_inst/gpo_inst/reset_IBUF
    SLICE_X32Y56         FDRE                                         r  mmio_inst/gpo_inst/buf_gpo_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=832, routed)         0.827     1.986    mmio_inst/gpo_inst/CLK
    SLICE_X32Y56         FDRE                                         r  mmio_inst/gpo_inst/buf_gpo_reg[4]/C





