cocci_test_suite() {
	struct nvkm_i2c_bus **cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/i2c/busnv4e.c 75 */;
	u8 cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/i2c/busnv4e.c 74 */;
	struct nvkm_i2c_pad *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/i2c/busnv4e.c 74 */;
	const struct nvkm_i2c_bus_func cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/i2c/busnv4e.c 64 */;
	struct nvkm_device *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/i2c/busnv4e.c 36 */;
	struct nv4e_i2c_bus *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/i2c/busnv4e.c 35 */;
	struct nvkm_i2c_bus *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/i2c/busnv4e.c 33 */;
	int cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/i2c/busnv4e.c 33 */;
	void cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/i2c/busnv4e.c 32 */;
	struct nv4e_i2c_bus {
		struct nvkm_i2c_bus base;
		u32 addr;
	} cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/i2c/busnv4e.c 27 */;
	struct nv4e_i2c_bus cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/i2c/busnv4e.c 24 */;
}
