# pipeline
Verilog files specifying a pipelined RISC-V processor. Build for the Altera DE2 FPGA and using the Quartus II software suite
