{"Source Block": ["hdl/library/axi_ad9361/axi_ad9361_tx_channel.v@273:283@HdlStmAssign", "    end\n  end\n\n  // dac iq correction\n\n  assign dac_data_i_s = (IQSEL == 1) ? dac_data_in  : dac_data_out;\n  assign dac_data_q_s = (IQSEL == 1) ? dac_data_out : dac_data_in;\n\n  always @(posedge dac_clk) begin\n    dac_enable <= (dac_data_sel_s == 4'h2) ? 1'b1 : 1'b0;\n    if (dac_iqcor_valid_s == 1'b1) begin\n"], "Clone Blocks": [["hdl/library/axi_ad9361/axi_ad9361_tx_channel.v@274:284", "  end\n\n  // dac iq correction\n\n  assign dac_data_i_s = (IQSEL == 1) ? dac_data_in  : dac_data_out;\n  assign dac_data_q_s = (IQSEL == 1) ? dac_data_out : dac_data_in;\n\n  always @(posedge dac_clk) begin\n    dac_enable <= (dac_data_sel_s == 4'h2) ? 1'b1 : 1'b0;\n    if (dac_iqcor_valid_s == 1'b1) begin\n      dac_data <= dac_iqcor_data_s[15:4];\n"]], "Diff Content": {"Delete": [[278, "  assign dac_data_i_s = (IQSEL == 1) ? dac_data_in  : dac_data_out;\n"]], "Add": []}}