Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon May  5 16:28:30 2025
| Host         : DESKTOP-Q25IVM8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file uart_wrapper_timing_summary_routed.rpt -pb uart_wrapper_timing_summary_routed.pb -rpx uart_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.719        0.000                      0                  143        0.189        0.000                      0                  143        4.500        0.000                       0                    72  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.719        0.000                      0                  143        0.189        0.000                      0                  143        4.500        0.000                       0                    72  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.719ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.719ns  (required time - arrival time)
  Source:                 uart_inst/rx_clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/data_out_valid_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.933ns  (logic 0.854ns (21.716%)  route 3.079ns (78.284%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.711     5.313    uart_inst/clk_IBUF_BUFG
    SLICE_X87Y113        FDRE                                         r  uart_inst/rx_clk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y113        FDRE (Prop_fdre_C_Q)         0.456     5.769 f  uart_inst/rx_clk_counter_reg[1]/Q
                         net (fo=3, routed)           0.858     6.627    uart_inst/rx_clk_counter[1]
    SLICE_X87Y113        LUT4 (Prop_lut4_I0_O)        0.124     6.751 f  uart_inst/rx_clk_counter[10]_i_5/O
                         net (fo=2, routed)           0.833     7.583    uart_inst/rx_clk_counter[10]_i_5_n_0
    SLICE_X85Y114        LUT6 (Prop_lut6_I1_O)        0.124     7.707 r  uart_inst/rx_shift_reg[6]_i_2/O
                         net (fo=8, routed)           0.853     8.560    uart_inst/rx_shift_reg[6]_i_2_n_0
    SLICE_X84Y113        LUT5 (Prop_lut5_I4_O)        0.150     8.710 r  uart_inst/data_out_valid_i_1/O
                         net (fo=1, routed)           0.536     9.246    uart_inst/data_out_valid_i_1_n_0
    SLICE_X82Y112        FDRE                                         r  uart_inst/data_out_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.590    15.012    uart_inst/clk_IBUF_BUFG
    SLICE_X82Y112        FDRE                                         r  uart_inst/data_out_valid_reg/C
                         clock pessimism              0.259    15.271    
                         clock uncertainty           -0.035    15.236    
    SLICE_X82Y112        FDRE (Setup_fdre_C_D)       -0.271    14.965    uart_inst/data_out_valid_reg
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                          -9.246    
  -------------------------------------------------------------------
                         slack                                  5.719    

Slack (MET) :             5.793ns  (required time - arrival time)
  Source:                 uart_inst/tx_clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/tx_clk_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.603ns  (logic 0.828ns (22.983%)  route 2.775ns (77.017%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.711     5.313    uart_inst/clk_IBUF_BUFG
    SLICE_X86Y114        FDRE                                         r  uart_inst/tx_clk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y114        FDRE (Prop_fdre_C_Q)         0.456     5.769 r  uart_inst/tx_clk_counter_reg[1]/Q
                         net (fo=8, routed)           1.141     6.910    uart_inst/tx_clk_counter_reg[1]
    SLICE_X85Y115        LUT5 (Prop_lut5_I4_O)        0.124     7.034 r  uart_inst/tx_sending_i_4/O
                         net (fo=1, routed)           0.360     7.394    uart_inst/tx_sending_i_4_n_0
    SLICE_X84Y115        LUT6 (Prop_lut6_I1_O)        0.124     7.518 r  uart_inst/tx_sending_i_3/O
                         net (fo=8, routed)           0.614     8.132    uart_inst/tx_sending_i_3_n_0
    SLICE_X83Y115        LUT4 (Prop_lut4_I3_O)        0.124     8.256 r  uart_inst/tx_clk_counter[9]_i_1/O
                         net (fo=10, routed)          0.660     8.916    uart_inst/tx_clk_counter[9]_i_1_n_0
    SLICE_X84Y116        FDRE                                         r  uart_inst/tx_clk_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.587    15.009    uart_inst/clk_IBUF_BUFG
    SLICE_X84Y116        FDRE                                         r  uart_inst/tx_clk_counter_reg[7]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.233    
    SLICE_X84Y116        FDRE (Setup_fdre_C_R)       -0.524    14.709    uart_inst/tx_clk_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.709    
                         arrival time                          -8.916    
  -------------------------------------------------------------------
                         slack                                  5.793    

Slack (MET) :             5.793ns  (required time - arrival time)
  Source:                 uart_inst/tx_clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/tx_clk_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.603ns  (logic 0.828ns (22.983%)  route 2.775ns (77.017%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.711     5.313    uart_inst/clk_IBUF_BUFG
    SLICE_X86Y114        FDRE                                         r  uart_inst/tx_clk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y114        FDRE (Prop_fdre_C_Q)         0.456     5.769 r  uart_inst/tx_clk_counter_reg[1]/Q
                         net (fo=8, routed)           1.141     6.910    uart_inst/tx_clk_counter_reg[1]
    SLICE_X85Y115        LUT5 (Prop_lut5_I4_O)        0.124     7.034 r  uart_inst/tx_sending_i_4/O
                         net (fo=1, routed)           0.360     7.394    uart_inst/tx_sending_i_4_n_0
    SLICE_X84Y115        LUT6 (Prop_lut6_I1_O)        0.124     7.518 r  uart_inst/tx_sending_i_3/O
                         net (fo=8, routed)           0.614     8.132    uart_inst/tx_sending_i_3_n_0
    SLICE_X83Y115        LUT4 (Prop_lut4_I3_O)        0.124     8.256 r  uart_inst/tx_clk_counter[9]_i_1/O
                         net (fo=10, routed)          0.660     8.916    uart_inst/tx_clk_counter[9]_i_1_n_0
    SLICE_X84Y116        FDRE                                         r  uart_inst/tx_clk_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.587    15.009    uart_inst/clk_IBUF_BUFG
    SLICE_X84Y116        FDRE                                         r  uart_inst/tx_clk_counter_reg[8]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.233    
    SLICE_X84Y116        FDRE (Setup_fdre_C_R)       -0.524    14.709    uart_inst/tx_clk_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.709    
                         arrival time                          -8.916    
  -------------------------------------------------------------------
                         slack                                  5.793    

Slack (MET) :             5.793ns  (required time - arrival time)
  Source:                 uart_inst/tx_clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/tx_clk_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.603ns  (logic 0.828ns (22.983%)  route 2.775ns (77.017%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.711     5.313    uart_inst/clk_IBUF_BUFG
    SLICE_X86Y114        FDRE                                         r  uart_inst/tx_clk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y114        FDRE (Prop_fdre_C_Q)         0.456     5.769 r  uart_inst/tx_clk_counter_reg[1]/Q
                         net (fo=8, routed)           1.141     6.910    uart_inst/tx_clk_counter_reg[1]
    SLICE_X85Y115        LUT5 (Prop_lut5_I4_O)        0.124     7.034 r  uart_inst/tx_sending_i_4/O
                         net (fo=1, routed)           0.360     7.394    uart_inst/tx_sending_i_4_n_0
    SLICE_X84Y115        LUT6 (Prop_lut6_I1_O)        0.124     7.518 r  uart_inst/tx_sending_i_3/O
                         net (fo=8, routed)           0.614     8.132    uart_inst/tx_sending_i_3_n_0
    SLICE_X83Y115        LUT4 (Prop_lut4_I3_O)        0.124     8.256 r  uart_inst/tx_clk_counter[9]_i_1/O
                         net (fo=10, routed)          0.660     8.916    uart_inst/tx_clk_counter[9]_i_1_n_0
    SLICE_X84Y116        FDRE                                         r  uart_inst/tx_clk_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.587    15.009    uart_inst/clk_IBUF_BUFG
    SLICE_X84Y116        FDRE                                         r  uart_inst/tx_clk_counter_reg[9]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.233    
    SLICE_X84Y116        FDRE (Setup_fdre_C_R)       -0.524    14.709    uart_inst/tx_clk_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.709    
                         arrival time                          -8.916    
  -------------------------------------------------------------------
                         slack                                  5.793    

Slack (MET) :             5.813ns  (required time - arrival time)
  Source:                 uart_inst/rx_clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/rx_clk_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.604ns  (logic 0.828ns (22.974%)  route 2.776ns (77.026%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.711     5.313    uart_inst/clk_IBUF_BUFG
    SLICE_X87Y113        FDRE                                         r  uart_inst/rx_clk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y113        FDRE (Prop_fdre_C_Q)         0.456     5.769 f  uart_inst/rx_clk_counter_reg[1]/Q
                         net (fo=3, routed)           0.858     6.627    uart_inst/rx_clk_counter[1]
    SLICE_X87Y113        LUT4 (Prop_lut4_I0_O)        0.124     6.751 f  uart_inst/rx_clk_counter[10]_i_5/O
                         net (fo=2, routed)           0.835     7.585    uart_inst/rx_clk_counter[10]_i_5_n_0
    SLICE_X85Y114        LUT4 (Prop_lut4_I1_O)        0.124     7.709 f  uart_inst/rx_clk_counter[10]_i_3/O
                         net (fo=12, routed)          0.449     8.158    uart_inst/rx_clk_counter[10]_i_3_n_0
    SLICE_X85Y113        LUT5 (Prop_lut5_I4_O)        0.124     8.282 r  uart_inst/rx_clk_counter[15]_i_1/O
                         net (fo=7, routed)           0.635     8.917    uart_inst/rx_clk_counter[15]_i_1_n_0
    SLICE_X88Y112        FDRE                                         r  uart_inst/rx_clk_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.592    15.014    uart_inst/clk_IBUF_BUFG
    SLICE_X88Y112        FDRE                                         r  uart_inst/rx_clk_counter_reg[3]/C
                         clock pessimism              0.275    15.289    
                         clock uncertainty           -0.035    15.254    
    SLICE_X88Y112        FDRE (Setup_fdre_C_R)       -0.524    14.730    uart_inst/rx_clk_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.730    
                         arrival time                          -8.917    
  -------------------------------------------------------------------
                         slack                                  5.813    

Slack (MET) :             5.858ns  (required time - arrival time)
  Source:                 uart_inst/tx_clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/tx_clk_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 0.828ns (22.778%)  route 2.807ns (77.222%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.711     5.313    uart_inst/clk_IBUF_BUFG
    SLICE_X86Y114        FDRE                                         r  uart_inst/tx_clk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y114        FDRE (Prop_fdre_C_Q)         0.456     5.769 r  uart_inst/tx_clk_counter_reg[1]/Q
                         net (fo=8, routed)           1.141     6.910    uart_inst/tx_clk_counter_reg[1]
    SLICE_X85Y115        LUT5 (Prop_lut5_I4_O)        0.124     7.034 r  uart_inst/tx_sending_i_4/O
                         net (fo=1, routed)           0.360     7.394    uart_inst/tx_sending_i_4_n_0
    SLICE_X84Y115        LUT6 (Prop_lut6_I1_O)        0.124     7.518 r  uart_inst/tx_sending_i_3/O
                         net (fo=8, routed)           0.614     8.132    uart_inst/tx_sending_i_3_n_0
    SLICE_X83Y115        LUT4 (Prop_lut4_I3_O)        0.124     8.256 r  uart_inst/tx_clk_counter[9]_i_1/O
                         net (fo=10, routed)          0.692     8.948    uart_inst/tx_clk_counter[9]_i_1_n_0
    SLICE_X85Y114        FDRE                                         r  uart_inst/tx_clk_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.589    15.011    uart_inst/clk_IBUF_BUFG
    SLICE_X85Y114        FDRE                                         r  uart_inst/tx_clk_counter_reg[4]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.235    
    SLICE_X85Y114        FDRE (Setup_fdre_C_R)       -0.429    14.806    uart_inst/tx_clk_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                          -8.948    
  -------------------------------------------------------------------
                         slack                                  5.858    

Slack (MET) :             5.858ns  (required time - arrival time)
  Source:                 uart_inst/tx_clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/tx_clk_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 0.828ns (22.778%)  route 2.807ns (77.222%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.711     5.313    uart_inst/clk_IBUF_BUFG
    SLICE_X86Y114        FDRE                                         r  uart_inst/tx_clk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y114        FDRE (Prop_fdre_C_Q)         0.456     5.769 r  uart_inst/tx_clk_counter_reg[1]/Q
                         net (fo=8, routed)           1.141     6.910    uart_inst/tx_clk_counter_reg[1]
    SLICE_X85Y115        LUT5 (Prop_lut5_I4_O)        0.124     7.034 r  uart_inst/tx_sending_i_4/O
                         net (fo=1, routed)           0.360     7.394    uart_inst/tx_sending_i_4_n_0
    SLICE_X84Y115        LUT6 (Prop_lut6_I1_O)        0.124     7.518 r  uart_inst/tx_sending_i_3/O
                         net (fo=8, routed)           0.614     8.132    uart_inst/tx_sending_i_3_n_0
    SLICE_X83Y115        LUT4 (Prop_lut4_I3_O)        0.124     8.256 r  uart_inst/tx_clk_counter[9]_i_1/O
                         net (fo=10, routed)          0.692     8.948    uart_inst/tx_clk_counter[9]_i_1_n_0
    SLICE_X85Y114        FDRE                                         r  uart_inst/tx_clk_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.589    15.011    uart_inst/clk_IBUF_BUFG
    SLICE_X85Y114        FDRE                                         r  uart_inst/tx_clk_counter_reg[5]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.235    
    SLICE_X85Y114        FDRE (Setup_fdre_C_R)       -0.429    14.806    uart_inst/tx_clk_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                          -8.948    
  -------------------------------------------------------------------
                         slack                                  5.858    

Slack (MET) :             5.858ns  (required time - arrival time)
  Source:                 uart_inst/tx_clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/tx_clk_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 0.828ns (22.778%)  route 2.807ns (77.222%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.711     5.313    uart_inst/clk_IBUF_BUFG
    SLICE_X86Y114        FDRE                                         r  uart_inst/tx_clk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y114        FDRE (Prop_fdre_C_Q)         0.456     5.769 r  uart_inst/tx_clk_counter_reg[1]/Q
                         net (fo=8, routed)           1.141     6.910    uart_inst/tx_clk_counter_reg[1]
    SLICE_X85Y115        LUT5 (Prop_lut5_I4_O)        0.124     7.034 r  uart_inst/tx_sending_i_4/O
                         net (fo=1, routed)           0.360     7.394    uart_inst/tx_sending_i_4_n_0
    SLICE_X84Y115        LUT6 (Prop_lut6_I1_O)        0.124     7.518 r  uart_inst/tx_sending_i_3/O
                         net (fo=8, routed)           0.614     8.132    uart_inst/tx_sending_i_3_n_0
    SLICE_X83Y115        LUT4 (Prop_lut4_I3_O)        0.124     8.256 r  uart_inst/tx_clk_counter[9]_i_1/O
                         net (fo=10, routed)          0.692     8.948    uart_inst/tx_clk_counter[9]_i_1_n_0
    SLICE_X85Y114        FDRE                                         r  uart_inst/tx_clk_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.589    15.011    uart_inst/clk_IBUF_BUFG
    SLICE_X85Y114        FDRE                                         r  uart_inst/tx_clk_counter_reg[6]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.235    
    SLICE_X85Y114        FDRE (Setup_fdre_C_R)       -0.429    14.806    uart_inst/tx_clk_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                          -8.948    
  -------------------------------------------------------------------
                         slack                                  5.858    

Slack (MET) :             5.898ns  (required time - arrival time)
  Source:                 uart_inst/rx_clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/rx_clk_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.611ns  (logic 0.828ns (22.928%)  route 2.783ns (77.072%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.711     5.313    uart_inst/clk_IBUF_BUFG
    SLICE_X87Y113        FDRE                                         r  uart_inst/rx_clk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y113        FDRE (Prop_fdre_C_Q)         0.456     5.769 f  uart_inst/rx_clk_counter_reg[1]/Q
                         net (fo=3, routed)           0.858     6.627    uart_inst/rx_clk_counter[1]
    SLICE_X87Y113        LUT4 (Prop_lut4_I0_O)        0.124     6.751 f  uart_inst/rx_clk_counter[10]_i_5/O
                         net (fo=2, routed)           0.835     7.585    uart_inst/rx_clk_counter[10]_i_5_n_0
    SLICE_X85Y114        LUT4 (Prop_lut4_I1_O)        0.124     7.709 f  uart_inst/rx_clk_counter[10]_i_3/O
                         net (fo=12, routed)          0.449     8.158    uart_inst/rx_clk_counter[10]_i_3_n_0
    SLICE_X85Y113        LUT5 (Prop_lut5_I4_O)        0.124     8.282 r  uart_inst/rx_clk_counter[15]_i_1/O
                         net (fo=7, routed)           0.642     8.925    uart_inst/rx_clk_counter[15]_i_1_n_0
    SLICE_X89Y115        FDRE                                         r  uart_inst/rx_clk_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.590    15.012    uart_inst/clk_IBUF_BUFG
    SLICE_X89Y115        FDRE                                         r  uart_inst/rx_clk_counter_reg[11]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X89Y115        FDRE (Setup_fdre_C_R)       -0.429    14.823    uart_inst/rx_clk_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                          -8.925    
  -------------------------------------------------------------------
                         slack                                  5.898    

Slack (MET) :             5.898ns  (required time - arrival time)
  Source:                 uart_inst/rx_clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/rx_clk_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.611ns  (logic 0.828ns (22.928%)  route 2.783ns (77.072%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.711     5.313    uart_inst/clk_IBUF_BUFG
    SLICE_X87Y113        FDRE                                         r  uart_inst/rx_clk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y113        FDRE (Prop_fdre_C_Q)         0.456     5.769 f  uart_inst/rx_clk_counter_reg[1]/Q
                         net (fo=3, routed)           0.858     6.627    uart_inst/rx_clk_counter[1]
    SLICE_X87Y113        LUT4 (Prop_lut4_I0_O)        0.124     6.751 f  uart_inst/rx_clk_counter[10]_i_5/O
                         net (fo=2, routed)           0.835     7.585    uart_inst/rx_clk_counter[10]_i_5_n_0
    SLICE_X85Y114        LUT4 (Prop_lut4_I1_O)        0.124     7.709 f  uart_inst/rx_clk_counter[10]_i_3/O
                         net (fo=12, routed)          0.449     8.158    uart_inst/rx_clk_counter[10]_i_3_n_0
    SLICE_X85Y113        LUT5 (Prop_lut5_I4_O)        0.124     8.282 r  uart_inst/rx_clk_counter[15]_i_1/O
                         net (fo=7, routed)           0.642     8.925    uart_inst/rx_clk_counter[15]_i_1_n_0
    SLICE_X89Y115        FDRE                                         r  uart_inst/rx_clk_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.590    15.012    uart_inst/clk_IBUF_BUFG
    SLICE_X89Y115        FDRE                                         r  uart_inst/rx_clk_counter_reg[12]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X89Y115        FDRE (Setup_fdre_C_R)       -0.429    14.823    uart_inst/rx_clk_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                          -8.925    
  -------------------------------------------------------------------
                         slack                                  5.898    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 uart_inst/rx_shift_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/data_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.397%)  route 0.112ns (40.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.597     1.516    uart_inst/clk_IBUF_BUFG
    SLICE_X84Y112        FDRE                                         r  uart_inst/rx_shift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y112        FDRE (Prop_fdre_C_Q)         0.164     1.680 r  uart_inst/rx_shift_reg_reg[5]/Q
                         net (fo=2, routed)           0.112     1.793    uart_inst/rx_shift_reg[5]
    SLICE_X83Y112        FDRE                                         r  uart_inst/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.868     2.033    uart_inst/clk_IBUF_BUFG
    SLICE_X83Y112        FDRE                                         r  uart_inst/data_out_reg[5]/C
                         clock pessimism             -0.501     1.531    
    SLICE_X83Y112        FDRE (Hold_fdre_C_D)         0.072     1.603    uart_inst/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 uart_inst/rx_shift_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/data_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.397%)  route 0.112ns (40.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.597     1.516    uart_inst/clk_IBUF_BUFG
    SLICE_X84Y112        FDRE                                         r  uart_inst/rx_shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y112        FDRE (Prop_fdre_C_Q)         0.164     1.680 r  uart_inst/rx_shift_reg_reg[3]/Q
                         net (fo=2, routed)           0.112     1.793    uart_inst/rx_shift_reg[3]
    SLICE_X83Y112        FDRE                                         r  uart_inst/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.868     2.033    uart_inst/clk_IBUF_BUFG
    SLICE_X83Y112        FDRE                                         r  uart_inst/data_out_reg[3]/C
                         clock pessimism             -0.501     1.531    
    SLICE_X83Y112        FDRE (Hold_fdre_C_D)         0.066     1.597    uart_inst/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 uart_inst/rx_shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/data_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.597     1.516    uart_inst/clk_IBUF_BUFG
    SLICE_X85Y112        FDRE                                         r  uart_inst/rx_shift_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y112        FDRE (Prop_fdre_C_Q)         0.141     1.657 r  uart_inst/rx_shift_reg_reg[2]/Q
                         net (fo=2, routed)           0.121     1.779    uart_inst/rx_shift_reg[2]
    SLICE_X84Y113        FDRE                                         r  uart_inst/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.866     2.032    uart_inst/clk_IBUF_BUFG
    SLICE_X84Y113        FDRE                                         r  uart_inst/data_out_reg[2]/C
                         clock pessimism             -0.501     1.530    
    SLICE_X84Y113        FDRE (Hold_fdre_C_D)         0.052     1.582    uart_inst/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 uart_inst/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.079%)  route 0.124ns (39.921%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.597     1.516    uart_inst/clk_IBUF_BUFG
    SLICE_X83Y112        FDRE                                         r  uart_inst/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y112        FDRE (Prop_fdre_C_Q)         0.141     1.657 r  uart_inst/data_out_reg[4]/Q
                         net (fo=3, routed)           0.124     1.781    uart_inst/data_out[4]
    SLICE_X82Y113        LUT6 (Prop_lut6_I4_O)        0.045     1.826 r  uart_inst/tx_data[5]_i_1/O
                         net (fo=1, routed)           0.000     1.826    uart_inst_n_4
    SLICE_X82Y113        FDRE                                         r  tx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.866     2.032    clk_IBUF_BUFG
    SLICE_X82Y113        FDRE                                         r  tx_data_reg[5]/C
                         clock pessimism             -0.501     1.530    
    SLICE_X82Y113        FDRE (Hold_fdre_C_D)         0.091     1.621    tx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 tx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/tx_shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.942%)  route 0.153ns (52.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.596     1.515    clk_IBUF_BUFG
    SLICE_X83Y113        FDRE                                         r  tx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y113        FDRE (Prop_fdre_C_Q)         0.141     1.656 r  tx_data_reg[0]/Q
                         net (fo=1, routed)           0.153     1.810    uart_inst/Q[0]
    SLICE_X85Y115        FDRE                                         r  uart_inst/tx_shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.866     2.031    uart_inst/clk_IBUF_BUFG
    SLICE_X85Y115        FDRE                                         r  uart_inst/tx_shift_reg_reg[0]/C
                         clock pessimism             -0.501     1.529    
    SLICE_X85Y115        FDRE (Hold_fdre_C_D)         0.070     1.599    uart_inst/tx_shift_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 tx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/tx_shift_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.128ns (51.967%)  route 0.118ns (48.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.596     1.515    clk_IBUF_BUFG
    SLICE_X82Y113        FDRE                                         r  tx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y113        FDRE (Prop_fdre_C_Q)         0.128     1.643 r  tx_data_reg[3]/Q
                         net (fo=1, routed)           0.118     1.762    uart_inst/Q[3]
    SLICE_X83Y114        FDRE                                         r  uart_inst/tx_shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.866     2.032    uart_inst/clk_IBUF_BUFG
    SLICE_X83Y114        FDRE                                         r  uart_inst/tx_shift_reg_reg[3]/C
                         clock pessimism             -0.501     1.530    
    SLICE_X83Y114        FDRE (Hold_fdre_C_D)         0.013     1.543    uart_inst/tx_shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 uart_inst/tx_clk_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/tx_clk_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.227ns (73.093%)  route 0.084ns (26.907%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.596     1.515    uart_inst/clk_IBUF_BUFG
    SLICE_X85Y114        FDRE                                         r  uart_inst/tx_clk_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y114        FDRE (Prop_fdre_C_Q)         0.128     1.643 r  uart_inst/tx_clk_counter_reg[4]/Q
                         net (fo=5, routed)           0.084     1.727    uart_inst/tx_clk_counter_reg[4]
    SLICE_X85Y114        LUT6 (Prop_lut6_I0_O)        0.099     1.826 r  uart_inst/tx_clk_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.826    uart_inst/p_0_in__0[5]
    SLICE_X85Y114        FDRE                                         r  uart_inst/tx_clk_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.866     2.032    uart_inst/clk_IBUF_BUFG
    SLICE_X85Y114        FDRE                                         r  uart_inst/tx_clk_counter_reg[5]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X85Y114        FDRE (Hold_fdre_C_D)         0.092     1.607    uart_inst/tx_clk_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 uart_inst/tx_clk_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/tx_clk_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.227ns (72.858%)  route 0.085ns (27.142%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.596     1.515    uart_inst/clk_IBUF_BUFG
    SLICE_X85Y114        FDRE                                         r  uart_inst/tx_clk_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y114        FDRE (Prop_fdre_C_Q)         0.128     1.643 r  uart_inst/tx_clk_counter_reg[4]/Q
                         net (fo=5, routed)           0.085     1.728    uart_inst/tx_clk_counter_reg[4]
    SLICE_X85Y114        LUT6 (Prop_lut6_I4_O)        0.099     1.827 r  uart_inst/tx_clk_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.827    uart_inst/p_0_in__0[6]
    SLICE_X85Y114        FDRE                                         r  uart_inst/tx_clk_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.866     2.032    uart_inst/clk_IBUF_BUFG
    SLICE_X85Y114        FDRE                                         r  uart_inst/tx_clk_counter_reg[6]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X85Y114        FDRE (Hold_fdre_C_D)         0.091     1.606    uart_inst/tx_clk_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 tx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/tx_shift_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.519%)  route 0.176ns (55.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.596     1.515    clk_IBUF_BUFG
    SLICE_X82Y113        FDRE                                         r  tx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y113        FDRE (Prop_fdre_C_Q)         0.141     1.656 r  tx_data_reg[5]/Q
                         net (fo=1, routed)           0.176     1.832    uart_inst/Q[5]
    SLICE_X82Y114        FDRE                                         r  uart_inst/tx_shift_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.866     2.032    uart_inst/clk_IBUF_BUFG
    SLICE_X82Y114        FDRE                                         r  uart_inst/tx_shift_reg_reg[5]/C
                         clock pessimism             -0.501     1.530    
    SLICE_X82Y114        FDRE (Hold_fdre_C_D)         0.066     1.596    uart_inst/tx_shift_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 uart_inst/rx_shift_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/rx_shift_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.597     1.516    uart_inst/clk_IBUF_BUFG
    SLICE_X84Y112        FDRE                                         r  uart_inst/rx_shift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y112        FDRE (Prop_fdre_C_Q)         0.164     1.680 r  uart_inst/rx_shift_reg_reg[5]/Q
                         net (fo=2, routed)           0.149     1.830    uart_inst/rx_shift_reg[5]
    SLICE_X84Y112        LUT6 (Prop_lut6_I5_O)        0.045     1.875 r  uart_inst/rx_shift_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.875    uart_inst/rx_shift_reg[5]_i_1_n_0
    SLICE_X84Y112        FDRE                                         r  uart_inst/rx_shift_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.868     2.033    uart_inst/clk_IBUF_BUFG
    SLICE_X84Y112        FDRE                                         r  uart_inst/rx_shift_reg_reg[5]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X84Y112        FDRE (Hold_fdre_C_D)         0.121     1.637    uart_inst/rx_shift_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X82Y115   FSM_sequential_state_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y113   tx_data_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y113   tx_data_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X82Y113   tx_data_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X82Y113   tx_data_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X82Y113   tx_data_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X82Y113   tx_data_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y113   tx_data_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X82Y115   tx_data_valid_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y115   FSM_sequential_state_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y115   FSM_sequential_state_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y113   tx_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y113   tx_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y113   tx_data_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y113   tx_data_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y113   tx_data_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y113   tx_data_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y113   tx_data_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y113   tx_data_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y115   FSM_sequential_state_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y115   FSM_sequential_state_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y113   tx_data_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y113   tx_data_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y113   tx_data_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y113   tx_data_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y113   tx_data_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y113   tx_data_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y113   tx_data_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y113   tx_data_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_inst/tx_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.389ns  (logic 4.063ns (63.582%)  route 2.327ns (36.418%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.707     5.309    uart_inst/clk_IBUF_BUFG
    SLICE_X84Y115        FDRE                                         r  uart_inst/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y115        FDRE (Prop_fdre_C_Q)         0.518     5.827 r  uart_inst/tx_reg/Q
                         net (fo=1, routed)           2.327     8.154    tx_OBUF
    C4                   OBUF (Prop_obuf_I_O)         3.545    11.699 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    11.699    tx
    C4                                                                r  tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_inst/tx_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.040ns  (logic 1.409ns (69.075%)  route 0.631ns (30.925%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.596     1.515    uart_inst/clk_IBUF_BUFG
    SLICE_X84Y115        FDRE                                         r  uart_inst/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y115        FDRE (Prop_fdre_C_Q)         0.164     1.679 r  uart_inst/tx_reg/Q
                         net (fo=1, routed)           0.631     2.310    tx_OBUF
    C4                   OBUF (Prop_obuf_I_O)         1.245     3.556 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.556    tx
    C4                                                                r  tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            94 Endpoints
Min Delay            94 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_inst/rx_bit_index_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.667ns  (logic 1.660ns (35.573%)  route 3.007ns (64.427%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=56, routed)          2.207     3.715    uart_inst/reset_IBUF
    SLICE_X85Y113        LUT4 (Prop_lut4_I0_O)        0.153     3.868 r  uart_inst/rx_bit_index[3]_i_1/O
                         net (fo=4, routed)           0.800     4.667    uart_inst/rx_bit_index[3]_i_1_n_0
    SLICE_X85Y113        FDRE                                         r  uart_inst/rx_bit_index_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.589     5.011    uart_inst/clk_IBUF_BUFG
    SLICE_X85Y113        FDRE                                         r  uart_inst/rx_bit_index_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_inst/rx_bit_index_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.667ns  (logic 1.660ns (35.573%)  route 3.007ns (64.427%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=56, routed)          2.207     3.715    uart_inst/reset_IBUF
    SLICE_X85Y113        LUT4 (Prop_lut4_I0_O)        0.153     3.868 r  uart_inst/rx_bit_index[3]_i_1/O
                         net (fo=4, routed)           0.800     4.667    uart_inst/rx_bit_index[3]_i_1_n_0
    SLICE_X85Y113        FDRE                                         r  uart_inst/rx_bit_index_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.589     5.011    uart_inst/clk_IBUF_BUFG
    SLICE_X85Y113        FDRE                                         r  uart_inst/rx_bit_index_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_inst/rx_bit_index_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.667ns  (logic 1.660ns (35.573%)  route 3.007ns (64.427%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=56, routed)          2.207     3.715    uart_inst/reset_IBUF
    SLICE_X85Y113        LUT4 (Prop_lut4_I0_O)        0.153     3.868 r  uart_inst/rx_bit_index[3]_i_1/O
                         net (fo=4, routed)           0.800     4.667    uart_inst/rx_bit_index[3]_i_1_n_0
    SLICE_X85Y113        FDRE                                         r  uart_inst/rx_bit_index_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.589     5.011    uart_inst/clk_IBUF_BUFG
    SLICE_X85Y113        FDRE                                         r  uart_inst/rx_bit_index_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_inst/rx_bit_index_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.667ns  (logic 1.660ns (35.573%)  route 3.007ns (64.427%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=56, routed)          2.207     3.715    uart_inst/reset_IBUF
    SLICE_X85Y113        LUT4 (Prop_lut4_I0_O)        0.153     3.868 r  uart_inst/rx_bit_index[3]_i_1/O
                         net (fo=4, routed)           0.800     4.667    uart_inst/rx_bit_index[3]_i_1_n_0
    SLICE_X85Y113        FDRE                                         r  uart_inst/rx_bit_index_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.589     5.011    uart_inst/clk_IBUF_BUFG
    SLICE_X85Y113        FDRE                                         r  uart_inst/rx_bit_index_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_inst/tx_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.653ns  (logic 1.958ns (42.082%)  route 2.695ns (57.918%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=56, routed)          1.522     3.030    uart_inst/reset_IBUF
    SLICE_X83Y115        LUT3 (Prop_lut3_I0_O)        0.119     3.149 r  uart_inst/tx_bit_index[2]_i_2/O
                         net (fo=5, routed)           0.983     4.132    uart_inst/tx_bit_index[2]_i_2_n_0
    SLICE_X84Y115        LUT6 (Prop_lut6_I5_O)        0.332     4.464 r  uart_inst/tx_i_1/O
                         net (fo=1, routed)           0.190     4.653    uart_inst/tx_i_1_n_0
    SLICE_X84Y115        FDRE                                         r  uart_inst/tx_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.588     5.010    uart_inst/clk_IBUF_BUFG
    SLICE_X84Y115        FDRE                                         r  uart_inst/tx_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_inst/rx_clk_counter_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.530ns  (logic 1.631ns (36.011%)  route 2.899ns (63.989%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=56, routed)          2.095     3.602    uart_inst/reset_IBUF
    SLICE_X87Y112        LUT4 (Prop_lut4_I0_O)        0.124     3.726 r  uart_inst/rx_clk_counter[10]_i_1/O
                         net (fo=16, routed)          0.803     4.530    uart_inst/rx_clk_counter[10]_i_1_n_0
    SLICE_X89Y115        FDRE                                         r  uart_inst/rx_clk_counter_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.590     5.012    uart_inst/clk_IBUF_BUFG
    SLICE_X89Y115        FDRE                                         r  uart_inst/rx_clk_counter_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_inst/rx_clk_counter_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.530ns  (logic 1.631ns (36.011%)  route 2.899ns (63.989%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=56, routed)          2.095     3.602    uart_inst/reset_IBUF
    SLICE_X87Y112        LUT4 (Prop_lut4_I0_O)        0.124     3.726 r  uart_inst/rx_clk_counter[10]_i_1/O
                         net (fo=16, routed)          0.803     4.530    uart_inst/rx_clk_counter[10]_i_1_n_0
    SLICE_X89Y115        FDRE                                         r  uart_inst/rx_clk_counter_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.590     5.012    uart_inst/clk_IBUF_BUFG
    SLICE_X89Y115        FDRE                                         r  uart_inst/rx_clk_counter_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_inst/rx_clk_counter_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.530ns  (logic 1.631ns (36.011%)  route 2.899ns (63.989%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=56, routed)          2.095     3.602    uart_inst/reset_IBUF
    SLICE_X87Y112        LUT4 (Prop_lut4_I0_O)        0.124     3.726 r  uart_inst/rx_clk_counter[10]_i_1/O
                         net (fo=16, routed)          0.803     4.530    uart_inst/rx_clk_counter[10]_i_1_n_0
    SLICE_X89Y115        FDRE                                         r  uart_inst/rx_clk_counter_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.590     5.012    uart_inst/clk_IBUF_BUFG
    SLICE_X89Y115        FDRE                                         r  uart_inst/rx_clk_counter_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_inst/rx_clk_counter_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.528ns  (logic 1.631ns (36.028%)  route 2.896ns (63.972%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=56, routed)          2.095     3.602    uart_inst/reset_IBUF
    SLICE_X87Y112        LUT4 (Prop_lut4_I0_O)        0.124     3.726 r  uart_inst/rx_clk_counter[10]_i_1/O
                         net (fo=16, routed)          0.801     4.528    uart_inst/rx_clk_counter[10]_i_1_n_0
    SLICE_X87Y115        FDRE                                         r  uart_inst/rx_clk_counter_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.590     5.012    uart_inst/clk_IBUF_BUFG
    SLICE_X87Y115        FDRE                                         r  uart_inst/rx_clk_counter_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_inst/rx_clk_counter_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.528ns  (logic 1.631ns (36.028%)  route 2.896ns (63.972%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=56, routed)          2.095     3.602    uart_inst/reset_IBUF
    SLICE_X87Y112        LUT4 (Prop_lut4_I0_O)        0.124     3.726 r  uart_inst/rx_clk_counter[10]_i_1/O
                         net (fo=16, routed)          0.801     4.528    uart_inst/rx_clk_counter[10]_i_1_n_0
    SLICE_X87Y115        FDRE                                         r  uart_inst/rx_clk_counter_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.590     5.012    uart_inst/clk_IBUF_BUFG
    SLICE_X87Y115        FDRE                                         r  uart_inst/rx_clk_counter_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uart_inst/rx_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.754ns  (logic 0.268ns (35.579%)  route 0.485ns (64.421%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    D4                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  rx_IBUF_inst/O
                         net (fo=1, routed)           0.485     0.754    uart_inst/rx_sync_reg[0]_0[0]
    SLICE_X89Y116        FDRE                                         r  uart_inst/rx_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.866     2.031    uart_inst/clk_IBUF_BUFG
    SLICE_X89Y116        FDRE                                         r  uart_inst/rx_sync_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_inst/rx_clk_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.771ns  (logic 0.320ns (41.480%)  route 0.451ns (58.520%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_IBUF_inst/O
                         net (fo=56, routed)          0.451     0.726    uart_inst/reset_IBUF
    SLICE_X89Y113        LUT6 (Prop_lut6_I2_O)        0.045     0.771 r  uart_inst/rx_clk_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.771    uart_inst/p_1_in[2]
    SLICE_X89Y113        FDRE                                         r  uart_inst/rx_clk_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.867     2.033    uart_inst/clk_IBUF_BUFG
    SLICE_X89Y113        FDRE                                         r  uart_inst/rx_clk_counter_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_inst/rx_clk_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.825ns  (logic 0.320ns (38.770%)  route 0.505ns (61.230%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_IBUF_inst/O
                         net (fo=56, routed)          0.505     0.780    uart_inst/reset_IBUF
    SLICE_X89Y115        LUT5 (Prop_lut5_I4_O)        0.045     0.825 r  uart_inst/rx_clk_counter[11]_i_1/O
                         net (fo=1, routed)           0.000     0.825    uart_inst/rx_clk_counter[11]_i_1_n_0
    SLICE_X89Y115        FDRE                                         r  uart_inst/rx_clk_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.866     2.032    uart_inst/clk_IBUF_BUFG
    SLICE_X89Y115        FDRE                                         r  uart_inst/rx_clk_counter_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_inst/rx_clk_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.829ns  (logic 0.320ns (38.576%)  route 0.509ns (61.424%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_IBUF_inst/O
                         net (fo=56, routed)          0.509     0.784    uart_inst/reset_IBUF
    SLICE_X88Y112        LUT5 (Prop_lut5_I4_O)        0.045     0.829 r  uart_inst/rx_clk_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.829    uart_inst/rx_clk_counter[3]_i_1_n_0
    SLICE_X88Y112        FDRE                                         r  uart_inst/rx_clk_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.868     2.034    uart_inst/clk_IBUF_BUFG
    SLICE_X88Y112        FDRE                                         r  uart_inst/rx_clk_counter_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_inst/rx_clk_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.831ns  (logic 0.320ns (38.496%)  route 0.511ns (61.504%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_IBUF_inst/O
                         net (fo=56, routed)          0.511     0.786    uart_inst/reset_IBUF
    SLICE_X89Y114        LUT5 (Prop_lut5_I4_O)        0.045     0.831 r  uart_inst/rx_clk_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     0.831    uart_inst/rx_clk_counter[7]_i_1_n_0
    SLICE_X89Y114        FDRE                                         r  uart_inst/rx_clk_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.867     2.033    uart_inst/clk_IBUF_BUFG
    SLICE_X89Y114        FDRE                                         r  uart_inst/rx_clk_counter_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_inst/tx_shift_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.839ns  (logic 0.275ns (32.750%)  route 0.564ns (67.250%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_IBUF_inst/O
                         net (fo=56, routed)          0.564     0.839    uart_inst/reset_IBUF
    SLICE_X85Y115        FDRE                                         r  uart_inst/tx_shift_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.866     2.031    uart_inst/clk_IBUF_BUFG
    SLICE_X85Y115        FDRE                                         r  uart_inst/tx_shift_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_inst/tx_shift_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.839ns  (logic 0.275ns (32.750%)  route 0.564ns (67.250%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_IBUF_inst/O
                         net (fo=56, routed)          0.564     0.839    uart_inst/reset_IBUF
    SLICE_X85Y115        FDRE                                         r  uart_inst/tx_shift_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.866     2.031    uart_inst/clk_IBUF_BUFG
    SLICE_X85Y115        FDRE                                         r  uart_inst/tx_shift_reg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_inst/rx_clk_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.847ns  (logic 0.320ns (37.758%)  route 0.527ns (62.242%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_IBUF_inst/O
                         net (fo=56, routed)          0.527     0.802    uart_inst/reset_IBUF
    SLICE_X89Y113        LUT6 (Prop_lut6_I2_O)        0.045     0.847 r  uart_inst/rx_clk_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.847    uart_inst/p_1_in[4]
    SLICE_X89Y113        FDRE                                         r  uart_inst/rx_clk_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.867     2.033    uart_inst/clk_IBUF_BUFG
    SLICE_X89Y113        FDRE                                         r  uart_inst/rx_clk_counter_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_inst/rx_clk_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.880ns  (logic 0.320ns (36.359%)  route 0.560ns (63.641%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_IBUF_inst/O
                         net (fo=56, routed)          0.560     0.835    uart_inst/reset_IBUF
    SLICE_X87Y115        LUT6 (Prop_lut6_I1_O)        0.045     0.880 r  uart_inst/rx_clk_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     0.880    uart_inst/p_1_in[9]
    SLICE_X87Y115        FDRE                                         r  uart_inst/rx_clk_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.866     2.032    uart_inst/clk_IBUF_BUFG
    SLICE_X87Y115        FDRE                                         r  uart_inst/rx_clk_counter_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_inst/rx_clk_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.911ns  (logic 0.320ns (35.105%)  route 0.591ns (64.895%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_IBUF_inst/O
                         net (fo=56, routed)          0.591     0.866    uart_inst/reset_IBUF
    SLICE_X89Y113        LUT6 (Prop_lut6_I1_O)        0.045     0.911 r  uart_inst/rx_clk_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.911    uart_inst/p_1_in[5]
    SLICE_X89Y113        FDRE                                         r  uart_inst/rx_clk_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.867     2.033    uart_inst/clk_IBUF_BUFG
    SLICE_X89Y113        FDRE                                         r  uart_inst/rx_clk_counter_reg[5]/C





