#ifndef _seq_trc_GEN_H_
#define _seq_trc_GEN_H_

// UL2_SEQ_INIT
#define UL2_SEQ_INIT_size NULL
#define UL2_SEQ_INIT UL2_SEQ_INIT__enum,UL2_SEQ_INIT_size

// UL2_SEQ_STATE_CHANGE_TO_ACTIVE
#define UL2_SEQ_STATE_CHANGE_TO_ACTIVE_size NULL
#define UL2_SEQ_STATE_CHANGE_TO_ACTIVE UL2_SEQ_STATE_CHANGE_TO_ACTIVE__enum,UL2_SEQ_STATE_CHANGE_TO_ACTIVE_size

// UL2_SEQ_STATE_CHANGE_TO_IDLE
#define UL2_SEQ_STATE_CHANGE_TO_IDLE_size NULL
#define UL2_SEQ_STATE_CHANGE_TO_IDLE UL2_SEQ_STATE_CHANGE_TO_IDLE__enum,UL2_SEQ_STATE_CHANGE_TO_IDLE_size

// UL2_SEQ_SLCE_CLK_ON_INFO
#define UL2_SEQ_SLCE_CLK_ON_INFO_size "‚c…d"
#define UL2_SEQ_SLCE_CLK_ON_INFO UL2_SEQ_SLCE_CLK_ON_INFO__enum,UL2_SEQ_SLCE_CLK_ON_INFO_size

// UL2_SEQ_SLCE_CLK_OFF_INFO
#define UL2_SEQ_SLCE_CLK_OFF_INFO_size "‚d"
#define UL2_SEQ_SLCE_CLK_OFF_INFO UL2_SEQ_SLCE_CLK_OFF_INFO__enum,UL2_SEQ_SLCE_CLK_OFF_INFO_size

// UL2_SEQ_SUSPEND
#define UL2_SEQ_SUSPEND_size NULL
#define UL2_SEQ_SUSPEND UL2_SEQ_SUSPEND__enum,UL2_SEQ_SUSPEND_size

// UL2_SEQ_DPA_CLK_ON
#define UL2_SEQ_DPA_CLK_ON_size NULL
#define UL2_SEQ_DPA_CLK_ON UL2_SEQ_DPA_CLK_ON__enum,UL2_SEQ_DPA_CLK_ON_size

// UL2_SEQ_UPA_CLK_ON
#define UL2_SEQ_UPA_CLK_ON_size NULL
#define UL2_SEQ_UPA_CLK_ON UL2_SEQ_UPA_CLK_ON__enum,UL2_SEQ_UPA_CLK_ON_size

// UL2_SEQ_DPA_CLK_OFF
#define UL2_SEQ_DPA_CLK_OFF_size "cd"
#define UL2_SEQ_DPA_CLK_OFF UL2_SEQ_DPA_CLK_OFF__enum,UL2_SEQ_DPA_CLK_OFF_size

// UL2_SEQ_UPA_CLK_OFF
#define UL2_SEQ_UPA_CLK_OFF_size "cd"
#define UL2_SEQ_UPA_CLK_OFF UL2_SEQ_UPA_CLK_OFF__enum,UL2_SEQ_UPA_CLK_OFF_size

// UL2_SEQ_DISABLE_RX_INT
#define UL2_SEQ_DISABLE_RX_INT_size "cd"
#define UL2_SEQ_DISABLE_RX_INT UL2_SEQ_DISABLE_RX_INT__enum,UL2_SEQ_DISABLE_RX_INT_size

// UL2_SEQ_DNT_INIT_HW
#define UL2_SEQ_DNT_INIT_HW_size NULL
#define UL2_SEQ_DNT_INIT_HW UL2_SEQ_DNT_INIT_HW__enum,UL2_SEQ_DNT_INIT_HW_size

// UL2_SEQ_DNT_SET_FILTERS
#define UL2_SEQ_DNT_SET_FILTERS_size NULL
#define UL2_SEQ_DNT_SET_FILTERS UL2_SEQ_DNT_SET_FILTERS__enum,UL2_SEQ_DNT_SET_FILTERS_size

// UL2_SEQ_DNT_SET_TIMESTAMP
#define UL2_SEQ_DNT_SET_TIMESTAMP_size NULL
#define UL2_SEQ_DNT_SET_TIMESTAMP UL2_SEQ_DNT_SET_TIMESTAMP__enum,UL2_SEQ_DNT_SET_TIMESTAMP_size

// UL2_SEQ_UPA_PW_LOCK
#define UL2_SEQ_UPA_PW_LOCK_size NULL
#define UL2_SEQ_UPA_PW_LOCK UL2_SEQ_UPA_PW_LOCK__enum,UL2_SEQ_UPA_PW_LOCK_size

// UL2_SEQ_UPA_PW_UNLOCK
#define UL2_SEQ_UPA_PW_UNLOCK_size NULL
#define UL2_SEQ_UPA_PW_UNLOCK UL2_SEQ_UPA_PW_UNLOCK__enum,UL2_SEQ_UPA_PW_UNLOCK_size

// UL2_SEQ_DPA_PW_LOCK
#define UL2_SEQ_DPA_PW_LOCK_size NULL
#define UL2_SEQ_DPA_PW_LOCK UL2_SEQ_DPA_PW_LOCK__enum,UL2_SEQ_DPA_PW_LOCK_size

// UL2_SEQ_DPA_PW_UNLOCK
#define UL2_SEQ_DPA_PW_UNLOCK_size NULL
#define UL2_SEQ_DPA_PW_UNLOCK UL2_SEQ_DPA_PW_UNLOCK__enum,UL2_SEQ_DPA_PW_UNLOCK_size

// UL2_SEQ_ENABLE_DPA_HW
#define UL2_SEQ_ENABLE_DPA_HW_size NULL
#define UL2_SEQ_ENABLE_DPA_HW UL2_SEQ_ENABLE_DPA_HW__enum,UL2_SEQ_ENABLE_DPA_HW_size

// UL2_SEQ_ENABLE_UPA_HW
#define UL2_SEQ_ENABLE_UPA_HW_size NULL
#define UL2_SEQ_ENABLE_UPA_HW UL2_SEQ_ENABLE_UPA_HW__enum,UL2_SEQ_ENABLE_UPA_HW_size

// UL2_SEQ_ENABLE_L2COPRO_PWR
#define UL2_SEQ_ENABLE_L2COPRO_PWR_size NULL
#define UL2_SEQ_ENABLE_L2COPRO_PWR UL2_SEQ_ENABLE_L2COPRO_PWR__enum,UL2_SEQ_ENABLE_L2COPRO_PWR_size

// UL2_SEQ_DPA_RESTORE_RB_CONTEXT_START
#define UL2_SEQ_DPA_RESTORE_RB_CONTEXT_START_size NULL
#define UL2_SEQ_DPA_RESTORE_RB_CONTEXT_START UL2_SEQ_DPA_RESTORE_RB_CONTEXT_START__enum,UL2_SEQ_DPA_RESTORE_RB_CONTEXT_START_size

// UL2_SEQ_DPA_RESTORE_RB_CONTEXT_END
#define UL2_SEQ_DPA_RESTORE_RB_CONTEXT_END_size NULL
#define UL2_SEQ_DPA_RESTORE_RB_CONTEXT_END UL2_SEQ_DPA_RESTORE_RB_CONTEXT_END__enum,UL2_SEQ_DPA_RESTORE_RB_CONTEXT_END_size

// UL2_SEQ_ERROR_HANDLE_COPRO_SLEEP
#define UL2_SEQ_ERROR_HANDLE_COPRO_SLEEP_size "c"
#define UL2_SEQ_ERROR_HANDLE_COPRO_SLEEP UL2_SEQ_ERROR_HANDLE_COPRO_SLEEP__enum,UL2_SEQ_ERROR_HANDLE_COPRO_SLEEP_size

// UL2_SEQ_TICK
#define UL2_SEQ_TICK_size NULL
#define UL2_SEQ_TICK UL2_SEQ_TICK__enum,UL2_SEQ_TICK_size

// UL2_SEQ_TICK_SELF
#define UL2_SEQ_TICK_SELF_size NULL
#define UL2_SEQ_TICK_SELF UL2_SEQ_TICK_SELF__enum,UL2_SEQ_TICK_SELF_size

// UL2_SEQ_INIT_RLC_HW
#define UL2_SEQ_INIT_RLC_HW_size NULL
#define UL2_SEQ_INIT_RLC_HW UL2_SEQ_INIT_RLC_HW__enum,UL2_SEQ_INIT_RLC_HW_size

// UL2_SEQ_RESET_RLC_HW
#define UL2_SEQ_RESET_RLC_HW_size NULL
#define UL2_SEQ_RESET_RLC_HW UL2_SEQ_RESET_RLC_HW__enum,UL2_SEQ_RESET_RLC_HW_size

// UL2_SEQ_ENABLE_RLC_HW
#define UL2_SEQ_ENABLE_RLC_HW_size NULL
#define UL2_SEQ_ENABLE_RLC_HW UL2_SEQ_ENABLE_RLC_HW__enum,UL2_SEQ_ENABLE_RLC_HW_size

// UL2_SEQ_DISABLE_RLC_HW
#define UL2_SEQ_DISABLE_RLC_HW_size NULL
#define UL2_SEQ_DISABLE_RLC_HW UL2_SEQ_DISABLE_RLC_HW__enum,UL2_SEQ_DISABLE_RLC_HW_size

// UL2_SEQ_INIT_MAC_HW
#define UL2_SEQ_INIT_MAC_HW_size NULL
#define UL2_SEQ_INIT_MAC_HW UL2_SEQ_INIT_MAC_HW__enum,UL2_SEQ_INIT_MAC_HW_size

// UL2_SEQ_RESET_MAC_HW
#define UL2_SEQ_RESET_MAC_HW_size NULL
#define UL2_SEQ_RESET_MAC_HW UL2_SEQ_RESET_MAC_HW__enum,UL2_SEQ_RESET_MAC_HW_size

// UL2_SEQ_PROCESS_HW_CMD
#define UL2_SEQ_PROCESS_HW_CMD_size "c‚d"
#define UL2_SEQ_PROCESS_HW_CMD UL2_SEQ_PROCESS_HW_CMD__enum,UL2_SEQ_PROCESS_HW_CMD_size

// UL2_SEQ_ENQUEUE_HW_CMD
#define UL2_SEQ_ENQUEUE_HW_CMD_size "c‚d"
#define UL2_SEQ_ENQUEUE_HW_CMD UL2_SEQ_ENQUEUE_HW_CMD__enum,UL2_SEQ_ENQUEUE_HW_CMD_size

// UL2_SEQ_MAC_HW_STATUS
#define UL2_SEQ_MAC_HW_STATUS_size "d"
#define UL2_SEQ_MAC_HW_STATUS UL2_SEQ_MAC_HW_STATUS__enum,UL2_SEQ_MAC_HW_STATUS_size

// UL2_SEQ_ENQUEUE_TO_CONTROL_QUEUE
#define UL2_SEQ_ENQUEUE_TO_CONTROL_QUEUE_size NULL
#define UL2_SEQ_ENQUEUE_TO_CONTROL_QUEUE UL2_SEQ_ENQUEUE_TO_CONTROL_QUEUE__enum,UL2_SEQ_ENQUEUE_TO_CONTROL_QUEUE_size

// UL2_SEQ_PROCESS_CONTROL_QUEUE
#define UL2_SEQ_PROCESS_CONTROL_QUEUE_size "d"
#define UL2_SEQ_PROCESS_CONTROL_QUEUE UL2_SEQ_PROCESS_CONTROL_QUEUE__enum,UL2_SEQ_PROCESS_CONTROL_QUEUE_size

// UL2_SEQ_CONTROL_QUEUE_REACH_THRD
#define UL2_SEQ_CONTROL_QUEUE_REACH_THRD_size NULL
#define UL2_SEQ_CONTROL_QUEUE_REACH_THRD UL2_SEQ_CONTROL_QUEUE_REACH_THRD__enum,UL2_SEQ_CONTROL_QUEUE_REACH_THRD_size

// UL2_SEQ_CONTROL_QUEUE_FULL
#define UL2_SEQ_CONTROL_QUEUE_FULL_size "d"
#define UL2_SEQ_CONTROL_QUEUE_FULL UL2_SEQ_CONTROL_QUEUE_FULL__enum,UL2_SEQ_CONTROL_QUEUE_FULL_size

// UL2_SEQ_ENQUEUE_TO_MAC_R5_DATA_QUEUE
#define UL2_SEQ_ENQUEUE_TO_MAC_R5_DATA_QUEUE_size NULL
#define UL2_SEQ_ENQUEUE_TO_MAC_R5_DATA_QUEUE UL2_SEQ_ENQUEUE_TO_MAC_R5_DATA_QUEUE__enum,UL2_SEQ_ENQUEUE_TO_MAC_R5_DATA_QUEUE_size

// UL2_SEQ_PROCESS_MAC_R5_DATA_QUEUE
#define UL2_SEQ_PROCESS_MAC_R5_DATA_QUEUE_size "d"
#define UL2_SEQ_PROCESS_MAC_R5_DATA_QUEUE UL2_SEQ_PROCESS_MAC_R5_DATA_QUEUE__enum,UL2_SEQ_PROCESS_MAC_R5_DATA_QUEUE_size

// UL2_SEQ_PROCESS_MAC_R5_DATA_QUEUE_LEFT
#define UL2_SEQ_PROCESS_MAC_R5_DATA_QUEUE_LEFT_size "d"
#define UL2_SEQ_PROCESS_MAC_R5_DATA_QUEUE_LEFT UL2_SEQ_PROCESS_MAC_R5_DATA_QUEUE_LEFT__enum,UL2_SEQ_PROCESS_MAC_R5_DATA_QUEUE_LEFT_size

// UL2_SEQ_ENQUEUE_TO_MAC_R99_DATA_QUEUE
#define UL2_SEQ_ENQUEUE_TO_MAC_R99_DATA_QUEUE_size NULL
#define UL2_SEQ_ENQUEUE_TO_MAC_R99_DATA_QUEUE UL2_SEQ_ENQUEUE_TO_MAC_R99_DATA_QUEUE__enum,UL2_SEQ_ENQUEUE_TO_MAC_R99_DATA_QUEUE_size

// UL2_SEQ_PROCESS_MAC_R99_DATA_QUEUE
#define UL2_SEQ_PROCESS_MAC_R99_DATA_QUEUE_size "d"
#define UL2_SEQ_PROCESS_MAC_R99_DATA_QUEUE UL2_SEQ_PROCESS_MAC_R99_DATA_QUEUE__enum,UL2_SEQ_PROCESS_MAC_R99_DATA_QUEUE_size

// UL2_SEQ_PROCESS_MAC_R99_DATA_QUEUE_LEFT
#define UL2_SEQ_PROCESS_MAC_R99_DATA_QUEUE_LEFT_size "d"
#define UL2_SEQ_PROCESS_MAC_R99_DATA_QUEUE_LEFT UL2_SEQ_PROCESS_MAC_R99_DATA_QUEUE_LEFT__enum,UL2_SEQ_PROCESS_MAC_R99_DATA_QUEUE_LEFT_size

// UL2_SEQ_ENQUEUE_TO_MAC_R7_DATA_QUEUE
#define UL2_SEQ_ENQUEUE_TO_MAC_R7_DATA_QUEUE_size NULL
#define UL2_SEQ_ENQUEUE_TO_MAC_R7_DATA_QUEUE UL2_SEQ_ENQUEUE_TO_MAC_R7_DATA_QUEUE__enum,UL2_SEQ_ENQUEUE_TO_MAC_R7_DATA_QUEUE_size

// UL2_SEQ_PROCESS_MAC_R7_DATA_QUEUE
#define UL2_SEQ_PROCESS_MAC_R7_DATA_QUEUE_size "d"
#define UL2_SEQ_PROCESS_MAC_R7_DATA_QUEUE UL2_SEQ_PROCESS_MAC_R7_DATA_QUEUE__enum,UL2_SEQ_PROCESS_MAC_R7_DATA_QUEUE_size

// UL2_SEQ_PROCESS_MAC_R7_DATA_QUEUE_LEFT
#define UL2_SEQ_PROCESS_MAC_R7_DATA_QUEUE_LEFT_size "d"
#define UL2_SEQ_PROCESS_MAC_R7_DATA_QUEUE_LEFT UL2_SEQ_PROCESS_MAC_R7_DATA_QUEUE_LEFT__enum,UL2_SEQ_PROCESS_MAC_R7_DATA_QUEUE_LEFT_size

// UL2_SEQ_RECEIVE_DATA_IN_PCH
#define UL2_SEQ_RECEIVE_DATA_IN_PCH_size "d"
#define UL2_SEQ_RECEIVE_DATA_IN_PCH UL2_SEQ_RECEIVE_DATA_IN_PCH__enum,UL2_SEQ_RECEIVE_DATA_IN_PCH_size

// UL2_SEQ_POPULATE_FUNC_NULL
#define UL2_SEQ_POPULATE_FUNC_NULL_size NULL
#define UL2_SEQ_POPULATE_FUNC_NULL UL2_SEQ_POPULATE_FUNC_NULL__enum,UL2_SEQ_POPULATE_FUNC_NULL_size

// UL2_SEQ_MAC_HW_BUSY_RLC_HW_STOPPED
#define UL2_SEQ_MAC_HW_BUSY_RLC_HW_STOPPED_size NULL
#define UL2_SEQ_MAC_HW_BUSY_RLC_HW_STOPPED UL2_SEQ_MAC_HW_BUSY_RLC_HW_STOPPED__enum,UL2_SEQ_MAC_HW_BUSY_RLC_HW_STOPPED_size

// UL2_SEQ_TICK_NOT_HANDLED
#define UL2_SEQ_TICK_NOT_HANDLED_size "‚c"
#define UL2_SEQ_TICK_NOT_HANDLED UL2_SEQ_TICK_NOT_HANDLED__enum,UL2_SEQ_TICK_NOT_HANDLED_size

// UL2_SEQ_DATA_CMD_QUEUE_IS_NOT_EMPTY
#define UL2_SEQ_DATA_CMD_QUEUE_IS_NOT_EMPTY_size NULL
#define UL2_SEQ_DATA_CMD_QUEUE_IS_NOT_EMPTY UL2_SEQ_DATA_CMD_QUEUE_IS_NOT_EMPTY__enum,UL2_SEQ_DATA_CMD_QUEUE_IS_NOT_EMPTY_size

// UL2_SEQ_MAC_R7_DATA_QUEUE_NOT_EMPTY
#define UL2_SEQ_MAC_R7_DATA_QUEUE_NOT_EMPTY_size NULL
#define UL2_SEQ_MAC_R7_DATA_QUEUE_NOT_EMPTY UL2_SEQ_MAC_R7_DATA_QUEUE_NOT_EMPTY__enum,UL2_SEQ_MAC_R7_DATA_QUEUE_NOT_EMPTY_size

// UL2_SEQ_MAC_R5_DATA_QUEUE_NOT_EMPTY
#define UL2_SEQ_MAC_R5_DATA_QUEUE_NOT_EMPTY_size NULL
#define UL2_SEQ_MAC_R5_DATA_QUEUE_NOT_EMPTY UL2_SEQ_MAC_R5_DATA_QUEUE_NOT_EMPTY__enum,UL2_SEQ_MAC_R5_DATA_QUEUE_NOT_EMPTY_size

// UL2_SEQ_MAC_R99_DATA_QUEUE_NOT_EMPTY
#define UL2_SEQ_MAC_R99_DATA_QUEUE_NOT_EMPTY_size NULL
#define UL2_SEQ_MAC_R99_DATA_QUEUE_NOT_EMPTY UL2_SEQ_MAC_R99_DATA_QUEUE_NOT_EMPTY__enum,UL2_SEQ_MAC_R99_DATA_QUEUE_NOT_EMPTY_size

// UL2_SEQ_CONTROL_QUEUE_NOT_EMPTY
#define UL2_SEQ_CONTROL_QUEUE_NOT_EMPTY_size NULL
#define UL2_SEQ_CONTROL_QUEUE_NOT_EMPTY UL2_SEQ_CONTROL_QUEUE_NOT_EMPTY__enum,UL2_SEQ_CONTROL_QUEUE_NOT_EMPTY_size

// UL2_SEQ_SLCE_REVERT_CONFIG
#define UL2_SEQ_SLCE_REVERT_CONFIG_size "‚c"
#define UL2_SEQ_SLCE_REVERT_CONFIG UL2_SEQ_SLCE_REVERT_CONFIG__enum,UL2_SEQ_SLCE_REVERT_CONFIG_size

// UL2_SEQ_CMD_FLUSH
#define UL2_SEQ_CMD_FLUSH_size NULL
#define UL2_SEQ_CMD_FLUSH UL2_SEQ_CMD_FLUSH__enum,UL2_SEQ_CMD_FLUSH_size

// UL2_SEQ_SKIP_HW_CMD
#define UL2_SEQ_SKIP_HW_CMD_size "c"
#define UL2_SEQ_SKIP_HW_CMD UL2_SEQ_SKIP_HW_CMD__enum,UL2_SEQ_SKIP_HW_CMD_size

// UL2_SEQ_CLK_ON_IGNORE
#define UL2_SEQ_CLK_ON_IGNORE_size "…c"
#define UL2_SEQ_CLK_ON_IGNORE UL2_SEQ_CLK_ON_IGNORE__enum,UL2_SEQ_CLK_ON_IGNORE_size

// UL2_SEQ_CLK_OFF_IGNORE
#define UL2_SEQ_CLK_OFF_IGNORE_size "…c"
#define UL2_SEQ_CLK_OFF_IGNORE UL2_SEQ_CLK_OFF_IGNORE__enum,UL2_SEQ_CLK_OFF_IGNORE_size

// UL2_SEQ_CMD_QUEUE_IS_NOT_EMPTY
#define UL2_SEQ_CMD_QUEUE_IS_NOT_EMPTY_size NULL
#define UL2_SEQ_CMD_QUEUE_IS_NOT_EMPTY UL2_SEQ_CMD_QUEUE_IS_NOT_EMPTY__enum,UL2_SEQ_CMD_QUEUE_IS_NOT_EMPTY_size


#endif // seq_trc_gen.h
