
---------- Begin Simulation Statistics ----------
final_tick                               137238325000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    376                       # Simulator instruction rate (inst/s)
host_mem_usage                               31233984                       # Number of bytes of host memory used
host_op_rate                                      385                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                190622.85                       # Real time elapsed on the host
host_tick_rate                                 415218                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    71585856                       # Number of instructions simulated
sim_ops                                      73482961                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.079150                       # Number of seconds simulated
sim_ticks                                 79149995625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             81.326680                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  372268                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               457744                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               3712                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             29789                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            463302                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              53475                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           61374                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             7899                       # Number of indirect misses.
system.cpu.branchPred.lookups                  808507                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  135216                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         6147                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     5056946                       # Number of instructions committed
system.cpu.committedOps                       5441385                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.683066                       # CPI: cycles per instruction
system.cpu.discardedOps                         81593                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3492546                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            854797                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           386326                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7369378                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.372708                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     3546                       # number of quiesce instructions executed
system.cpu.numCycles                         13568120                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      3546                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3911140     71.88%     71.88% # Class of committed instruction
system.cpu.op_class_0::IntMult                  10174      0.19%     72.06% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::MemRead                 932894     17.14%     89.21% # Class of committed instruction
system.cpu.op_class_0::MemWrite                587177     10.79%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  5441385                       # Class of committed instruction
system.cpu.quiesceCycles                    113071894                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6198742                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1188                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        22460                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         45050                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 137238325000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 137238325000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 137238325000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 137238325000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1405086                       # Transaction distribution
system.membus.trans_dist::ReadResp            1425809                       # Transaction distribution
system.membus.trans_dist::WriteReq             553489                       # Transaction distribution
system.membus.trans_dist::WriteResp            553489                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         4307                       # Transaction distribution
system.membus.trans_dist::CleanEvict            18122                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1876                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1876                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          16450                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4280                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        49173                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        49173                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          237                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        14670                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        18231                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        60796                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        93934                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      3841677                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      3841677                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3984784                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port      1052800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      1052800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         5568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        29340                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       664064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        80888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       779860                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    122930976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    122930976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               124763636                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1984474                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000614                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.024777                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1983255     99.94%     99.94% # Request fanout histogram
system.membus.snoop_fanout::1                    1219      0.06%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1984474                       # Request fanout histogram
system.membus.reqLayer6.occupancy          4604685405                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               5.8                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            77054375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            47904733                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            14516750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 137238325000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           76595896                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         8339806372                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             10.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy           83098250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 137238325000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       327680                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       409600                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       327680                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       409600                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         2560                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        84480                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma        10240                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        92160                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      4139988                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1034997                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      5174984                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1034997                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      4139988                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      5174984                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      5174984                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      5174984                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     10349969                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 137238325000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 137238325000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 137238325000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1271808                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1271808                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3066164                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3066163                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1156                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         2184                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        30460                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        26208                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           90                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          252                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          140                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio          108                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          138                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        60796                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       401824                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       524704                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       245760                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      7647242                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        49152                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      7942154                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        64512                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        92160                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        25600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        46080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        10049                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total        10049                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      8675943                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1622                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         3432                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        33506                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        41184                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           99                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          396                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           75                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          220                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio          135                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          219                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        80888                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      6427560                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      8393640                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      3932160                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    122355732                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       786432                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    127074324                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port      1032192                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total      1474560                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       409600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       737280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       160548                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       160548                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    137921240                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        14629045125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             18.5                       # Network utilization (%)
system.acctest.local_bus.numRequests          9357513                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          735                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        11000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.09                       # Average queue length
system.acctest.local_bus.maxQueueLength             8                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  12141868263                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         15.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   6888499000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          8.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 137238325000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 137238325000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 137238325000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       983040                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       786432                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       442368                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       589824                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      2801664                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       589824                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       442368                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total      1032192                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        24576                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       442368                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       516096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma        13824                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       161280                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     12419963                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma      9935970                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      5588983                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      7451978                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     35396894                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      7451978                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      5588983                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     13040961                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     12419963                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma      9935970                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     13040961                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     13040961                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     48437855                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 137238325000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 137238325000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 137238325000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 137238325000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 137238325000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 137238325000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 137238325000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       442368                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0      1032192                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total      1474560                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       442368                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       160548                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       602916                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma        13824                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0      1032192                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total      1046016                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       442368                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         5025                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       447393                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      5588983                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     13040961                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       18629944                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      5588983                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2028402                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       7617385                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      5588983                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     18629944                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2028402                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      26247329                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 137238325000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1401418                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1401410                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       519424                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       519424                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]       139472                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      3676170                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        18432                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         2560                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         5042                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      3841676                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      4461480                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    117637140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       160548                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    122930912                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      2277482                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      2277482    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      2277482                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   4923333405                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          6.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   7526374000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          9.5                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 137238325000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0    158776848                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      2621440                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      3932160                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    165330448                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      3737148                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      3806120                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      7543268                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     39694212                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        81920                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma       122880                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     39899012                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       934287                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma       118992                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total      1053279                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   2006024722                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     33119901                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     49679851                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2088824474                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     47216023                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     48087432                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     95303454                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2053240745                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     81207332                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     49679851                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2184127929                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 137238325000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 137238325000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 137238325000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 137238325000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       983040                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    171638804                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     29949952                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       327680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    202899476                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     99811328                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     92405780                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    192217108                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     42909701                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       935936                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     43886597                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     24952832                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      2887685                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     27840517                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     12419963                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2168525755                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    378394866                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      4139988                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2563480571                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1261040221                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1167476754                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2428516976                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     12419963                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   3429565976                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1545871621                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      4139988                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4991997547                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 137238325000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 137238325000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 137238325000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 137238325000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 137238325000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 137238325000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 137238325000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 137238325000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 137238325000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 137238325000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 137238325000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 137238325000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 137238325000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 137238325000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 137238325000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 137238325000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 137238325000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 137238325000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 137238325000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst      1052800                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         5568                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total      1058368                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst      1052800                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total      1052800                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        16450                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           87                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        16537                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     13301327                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        70347                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       13371675                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     13301327                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     13301327                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     13301327                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        70347                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      13371675                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 137238325000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 137238325000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 137238325000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 137238325000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 137238325000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 137238325000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 137238325000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 137238325000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 137238325000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 137238325000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 137238325000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 137238325000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 137238325000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 137238325000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma      1840040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     87687188                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       160804                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         388416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           90076448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       275648                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      2621440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     29949952                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       589824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        81920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        33518784                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        28776                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1370117                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         2521                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            6069                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1407483                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         4307                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        40960                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       467968                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         9216                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma         1280                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             523731                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     23247506                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1107860933                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2031636                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4907341                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1138047416                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3482603                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     33119901                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    378394866                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      7451978                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1034997                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            423484344                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3482603                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     56367407                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1486255799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      7451978                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1034997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2031636                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4907341                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1561531760                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      4307.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     69736.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   1835915.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      9216.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples      1280.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      2525.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6067.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003449540250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2320                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2320                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2519620                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             554220                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1407487                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     523731                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1407487                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   523731                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2172                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             87845                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             87875                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             87858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             87882                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             87829                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             87927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             87831                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             87811                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             87769                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             87759                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            87816                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            87822                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            87844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            87825                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            87798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            87824                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             32691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             32727                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             32702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             32719                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             32706                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             32742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             32750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             32759                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             32782                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             32758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            32776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            32750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            32729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            32720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            32715                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            32706                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.80                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.31                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  47311990965                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 7026575000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             84201509715                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33666.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59916.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      3278                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1309853                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  485197                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.64                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                    14                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1407473                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               523731                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7379                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2031                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    7835                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7255                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1206790                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   49501                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   48709                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   49156                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    3661                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    6874                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   2423                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   2783                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   9222                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    623                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    589                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    484                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  35894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  81913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  77909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  36978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  12998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  10582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  12037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   7733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   8869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   8422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   7586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   6596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   5478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   5290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   4561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   4572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   4533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   4638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   4715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   4427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   8006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  10253                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       134001                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    921.319453                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   825.948426                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   259.719145                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4649      3.47%      3.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3865      2.88%      6.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2304      1.72%      8.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2579      1.92%     10.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2568      1.92%     11.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2374      1.77%     13.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1652      1.23%     14.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1955      1.46%     16.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       112055     83.62%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       134001                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2320                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     605.717241                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1443.406976                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1906     82.16%     82.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            6      0.26%     82.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            3      0.13%     82.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            2      0.09%     82.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            2      0.09%     82.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            2      0.09%     82.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.04%     82.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            5      0.22%     83.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           39      1.68%     84.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            3      0.13%     84.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.04%     84.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            2      0.09%     85.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.04%     85.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           31      1.34%     86.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.04%     86.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            2      0.09%     86.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.04%     86.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            2      0.09%     86.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.04%     86.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.04%     86.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199          150      6.47%     93.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.04%     93.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3456-3583            2      0.09%     93.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            9      0.39%     93.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            4      0.17%     93.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4735            1      0.04%     93.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-4991            1      0.04%     93.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119           61      2.63%     96.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247           77      3.32%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5503            1      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2320                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2320                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     225.746552                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     42.154007                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    404.136770                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1747     75.30%     75.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            47      2.03%     77.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            14      0.60%     77.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            4      0.17%     78.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            7      0.30%     78.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            9      0.39%     78.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            6      0.26%     79.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            5      0.22%     79.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.09%     79.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            4      0.17%     79.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            3      0.13%     79.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            2      0.09%     79.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.04%     79.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.04%     79.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            1      0.04%     79.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            2      0.09%     79.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            2      0.09%     80.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            3      0.13%     80.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            1      0.04%     80.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           18      0.78%     80.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          440     18.97%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1440-1471            1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2320                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               89940160                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  139008                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                33518848                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                90076704                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             33518784                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1136.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       423.49                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1138.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    423.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.19                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.88                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   79149989500                       # Total gap between requests
system.mem_ctrls.avgGap                      40984.49                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma      1840040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     87548308                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       161060                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       388288                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       277376                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      2621440                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     29948288                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       589824                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        81920                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 23247506.022840667516                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1106106289.819520235062                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2034870.611529487418                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4905723.581333425827                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3504434.811521191616                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 33119900.756785418838                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 378373842.771769583225                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 7451977.670276719145                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1034996.898649544339                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        28776                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1370117                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         2525                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         6069                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         4307                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        40960                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       467968                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         9216                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma         1280                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   2312781975                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  81265303120                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    374802765                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    248621855                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 118824408660                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  98290510655                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 1144356708305                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma  91786441930                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   5399732025                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     80371.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59312.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    148436.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40965.87                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  27588671.62                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   2399670.67                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2445373.85                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   9959466.36                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   4218540.64                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         66126351.375001                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         46153043.999998                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        2555951212.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          727878783                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     757730679.300162                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     754285124.399534                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     971628900.000057                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       5879754094.575760                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         74.286221                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  50660783595                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4281690000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  24209257405                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 137238325000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                7092                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          3546                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     19929977.932882                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    117558669.199019                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::underflows            1      0.03%      0.03% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         3545     99.97%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value          500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545322250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            3546                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     66566623250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  70671701750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 137238325000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1620623                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1620623                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1620623                       # number of overall hits
system.cpu.icache.overall_hits::total         1620623                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        16450                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          16450                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        16450                       # number of overall misses
system.cpu.icache.overall_misses::total         16450                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    714101250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    714101250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    714101250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    714101250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1637073                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1637073                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1637073                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1637073                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.010048                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.010048                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.010048                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.010048                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43410.410334                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43410.410334                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43410.410334                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43410.410334                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        16450                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        16450                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        16450                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        16450                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    688530125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    688530125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    688530125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    688530125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.010048                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010048                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.010048                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010048                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41855.934650                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41855.934650                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41855.934650                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41855.934650                       # average overall mshr miss latency
system.cpu.icache.replacements                  16273                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1620623                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1620623                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        16450                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         16450                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    714101250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    714101250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1637073                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1637073                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.010048                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.010048                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43410.410334                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43410.410334                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        16450                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        16450                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    688530125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    688530125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.010048                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010048                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41855.934650                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41855.934650                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 137238325000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           455.950802                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6483830                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             16273                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            398.440976                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   455.950802                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.890529                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.890529                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          457                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           32                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          400                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3290596                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3290596                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 137238325000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 137238325000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 137238325000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1481631                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1481631                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1481631                       # number of overall hits
system.cpu.dcache.overall_hits::total         1481631                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         7960                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           7960                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         7960                       # number of overall misses
system.cpu.dcache.overall_misses::total          7960                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    594774500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    594774500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    594774500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    594774500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1489591                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1489591                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1489591                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1489591                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005344                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005344                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005344                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005344                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74720.414573                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74720.414573                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74720.414573                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74720.414573                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         4307                       # number of writebacks
system.cpu.dcache.writebacks::total              4307                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1804                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1804                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1804                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1804                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         6156                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         6156                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         6156                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         6156                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        37733                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        37733                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    451070125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    451070125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    451070125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    451070125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     79798500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     79798500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004133                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004133                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004133                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004133                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73273.249675                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73273.249675                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73273.249675                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73273.249675                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2114.819919                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2114.819919                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   6156                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       934724                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          934724                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         4648                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4648                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    349063000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    349063000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       939372                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       939372                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004948                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004948                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75099.612737                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75099.612737                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          363                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          363                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4285                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4285                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         3668                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         3668                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    314984500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    314984500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     79798500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     79798500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004562                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004562                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73508.634772                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73508.634772                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21755.316249                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21755.316249                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       546907                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         546907                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3312                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3312                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    245711500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    245711500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       550219                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       550219                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006019                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006019                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 74188.254831                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74188.254831                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1441                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1441                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1871                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1871                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        34065                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        34065                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    136085625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    136085625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003400                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003400                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72734.166221                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72734.166221                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 137238325000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              202363                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              6156                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             32.872482                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           80                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          427                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5964520                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5964520                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 137238325000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 137238325000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               137239997500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    376                       # Simulator instruction rate (inst/s)
host_mem_usage                               31233984                       # Number of bytes of host memory used
host_op_rate                                      385                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                190624.08                       # Real time elapsed on the host
host_tick_rate                                 415224                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    71587923                       # Number of instructions simulated
sim_ops                                      73485514                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.079152                       # Number of seconds simulated
sim_ticks                                 79151668125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             81.319046                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  372390                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               457937                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               3712                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             29808                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            463352                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              53475                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           61374                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             7899                       # Number of indirect misses.
system.cpu.branchPred.lookups                  808813                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  135315                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         6147                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     5059013                       # Number of instructions committed
system.cpu.committedOps                       5443938                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.682499                       # CPI: cycles per instruction
system.cpu.discardedOps                         81640                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3493774                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            855305                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           386530                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7369637                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.372787                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     3546                       # number of quiesce instructions executed
system.cpu.numCycles                         13570796                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      3546                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3912615     71.87%     71.87% # Class of committed instruction
system.cpu.op_class_0::IntMult                  10174      0.19%     72.06% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     72.06% # Class of committed instruction
system.cpu.op_class_0::MemRead                 933485     17.15%     89.21% # Class of committed instruction
system.cpu.op_class_0::MemWrite                587663     10.79%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  5443938                       # Class of committed instruction
system.cpu.quiesceCycles                    113071894                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6201159                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1188                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        22464                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         45056                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 137239997500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 137239997500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 137239997500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 137239997500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1405211                       # Transaction distribution
system.membus.trans_dist::ReadResp            1425944                       # Transaction distribution
system.membus.trans_dist::WriteReq             553489                       # Transaction distribution
system.membus.trans_dist::WriteResp            553489                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         4308                       # Transaction distribution
system.membus.trans_dist::CleanEvict            18124                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1876                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1876                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          16452                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4281                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        49179                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        49179                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          237                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        14670                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        18234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        60796                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        93937                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      3841934                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      3841934                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3985050                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port      1052928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      1052928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         5568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        29340                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       664192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        80888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       779988                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    122939364                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    122939364                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               124772280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1984602                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000615                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.024786                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1983382     99.94%     99.94% # Request fanout histogram
system.membus.snoop_fanout::1                    1220      0.06%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1984602                       # Request fanout histogram
system.membus.reqLayer6.occupancy          4604832655                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               5.8                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            77054375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            47911233                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            14516750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 137239997500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           76601646                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         8340506932                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             10.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy           83109000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 137239997500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       327680                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       409600                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       327680                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       409600                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         2560                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        84480                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma        10240                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        92160                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      4139900                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1034975                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      5174875                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1034975                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      4139900                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      5174875                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      5174875                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      5174875                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     10349750                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 137239997500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 137239997500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 137239997500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1271808                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1271808                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3066429                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3066429                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1156                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         2184                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        30460                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        26208                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           90                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          252                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          140                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio          108                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          138                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        60796                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       401824                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       524704                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       245760                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      7647242                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        49152                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      7942154                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        64512                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        92160                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        25600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        46080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        10580                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total        10580                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      8676474                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1622                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         3432                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        33506                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        41184                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           99                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          396                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           75                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          220                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio          135                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          219                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        80888                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      6427560                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      8393640                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      3932160                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    122355732                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       786432                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    127074324                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port      1032192                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total      1474560                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       409600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       737280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       169000                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       169000                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    137929692                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        14629989750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             18.5                       # Network utilization (%)
system.acctest.local_bus.numRequests          9358044                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          735                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        11000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.09                       # Average queue length
system.acctest.local_bus.maxQueueLength             8                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  12142678888                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         15.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   6888765000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          8.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 137239997500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 137239997500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 137239997500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       983040                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       786432                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       442368                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       589824                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      2801664                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       589824                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       442368                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total      1032192                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        24576                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       442368                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       516096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma        13824                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       161280                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     12419700                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma      9935760                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      5588865                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      7451820                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     35396146                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      7451820                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      5588865                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     13040685                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     12419700                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma      9935760                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     13040685                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     13040685                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     48436831                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 137239997500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 137239997500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 137239997500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 137239997500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 137239997500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 137239997500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 137239997500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       442368                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0      1032192                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total      1474560                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       442368                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       169000                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       611368                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma        13824                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0      1032192                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total      1046016                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       442368                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         5290                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       447658                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      5588865                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     13040685                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       18629551                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      5588865                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2135141                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       7724007                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      5588865                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     18629551                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2135141                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      26353557                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 137239997500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1401543                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1401543                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       519424                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       519424                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]       139472                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      3676170                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        18432                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         2560                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         5300                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      3841934                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      4461480                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    117637140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       169000                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    122939364                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      2277607                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      2277607    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      2277607                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   4923474030                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          6.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   7527036000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          9.5                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 137239997500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0    158780368                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      2621440                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      3932160                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    165333968                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      3737220                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      3806120                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      7543340                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     39695092                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        81920                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma       122880                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     39899892                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       934305                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma       118992                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total      1053297                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   2006026806                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     33119201                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     49678801                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2088824808                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     47215935                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     48086415                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     95302350                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2053242741                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     81205616                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     49678801                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2184127159                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 137239997500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 137239997500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 137239997500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 137239997500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       983040                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    171638804                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     29949952                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       327680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    202899476                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     99811328                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     92405780                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    192217108                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     42909701                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       935936                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     43886597                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     24952832                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      2887685                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     27840517                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     12419700                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2168479933                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    378386871                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      4139900                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2563426404                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1261013575                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1167452085                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2428465660                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     12419700                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   3429493508                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1545838956                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      4139900                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4991892064                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 137239997500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 137239997500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 137239997500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 137239997500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 137239997500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 137239997500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 137239997500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 137239997500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 137239997500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 137239997500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 137239997500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 137239997500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 137239997500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 137239997500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 137239997500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 137239997500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 137239997500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 137239997500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 137239997500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst      1052928                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         5568                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total      1058496                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst      1052928                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total      1052928                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        16452                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           87                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        16539                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     13302663                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        70346                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       13373009                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     13302663                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     13302663                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     13302663                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        70346                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      13373009                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 137239997500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 137239997500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 137239997500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 137239997500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 137239997500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 137239997500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 137239997500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 137239997500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 137239997500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 137239997500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 137239997500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 137239997500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 137239997500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 137239997500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma      1840040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     87687188                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       169000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         388480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           90084708                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       275712                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      2621440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     29949952                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       589824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        81920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        33518848                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        28776                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1370117                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         2650                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            6070                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1407613                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         4308                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        40960                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       467968                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         9216                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma         1280                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             523732                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     23247015                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1107837524                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2135141                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4908046                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1138127725                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3483338                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     33119201                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    378386871                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      7451820                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1034975                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            423476205                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3483338                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     56366216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1486224394                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      7451820                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1034975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2135141                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4908046                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1561603930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      4308.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     69736.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   1835915.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      9216.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples      1280.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      2650.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6068.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003449540250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2320                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2320                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2519844                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             554220                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1407613                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     523732                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1407613                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   523732                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2172                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             87845                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             87875                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             87858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             87882                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             87829                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             87927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             87831                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             87838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             87801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             87791                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            87848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            87824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            87844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            87825                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            87799                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            87824                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             32691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             32727                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             32702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             32719                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             32706                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             32742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             32750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             32759                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             32782                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             32758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            32776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            32750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            32729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            32720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            32715                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            32706                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.80                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.31                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  47315356725                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 7027205000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             84208182975                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33665.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59915.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      3278                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1309970                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  485197                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.64                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                    15                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1407598                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               523732                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7379                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2031                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    7835                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7255                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1206899                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   49510                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   48713                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   49160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    3661                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    6874                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   2423                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   2783                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   9222                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    623                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    589                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    484                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  35894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  81913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  77909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  36978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  12998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  10582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  12037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   7733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   8869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   8422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   7586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   6596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   5478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   5290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   4561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   4572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   4533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   4638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   4715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   4427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   8006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  10253                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       134009                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    921.325583                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   825.959024                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   259.712604                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4649      3.47%      3.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3865      2.88%      6.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2304      1.72%      8.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2579      1.92%     10.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2568      1.92%     11.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2374      1.77%     13.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1652      1.23%     14.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1955      1.46%     16.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       112063     83.62%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       134009                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2320                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     605.717241                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1443.406976                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1906     82.16%     82.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            6      0.26%     82.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            3      0.13%     82.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            2      0.09%     82.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            2      0.09%     82.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            2      0.09%     82.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.04%     82.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            5      0.22%     83.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           39      1.68%     84.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            3      0.13%     84.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.04%     84.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            2      0.09%     85.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.04%     85.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           31      1.34%     86.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.04%     86.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            2      0.09%     86.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.04%     86.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            2      0.09%     86.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.04%     86.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.04%     86.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199          150      6.47%     93.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.04%     93.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3456-3583            2      0.09%     93.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            9      0.39%     93.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            4      0.17%     93.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4735            1      0.04%     93.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-4991            1      0.04%     93.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119           61      2.63%     96.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247           77      3.32%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5503            1      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2320                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2320                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     225.746552                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     42.154007                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    404.136770                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1747     75.30%     75.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            47      2.03%     77.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            14      0.60%     77.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            4      0.17%     78.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            7      0.30%     78.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            9      0.39%     78.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            6      0.26%     79.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            5      0.22%     79.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.09%     79.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            4      0.17%     79.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            3      0.13%     79.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            2      0.09%     79.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.04%     79.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.04%     79.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            1      0.04%     79.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            2      0.09%     79.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            2      0.09%     80.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            3      0.13%     80.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            1      0.04%     80.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           18      0.78%     80.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          440     18.97%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1440-1471            1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2320                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               89948224                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  139008                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                33518848                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                90084708                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             33518848                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1136.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       423.48                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1138.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    423.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.19                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.88                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   79151355500                       # Total gap between requests
system.mem_ctrls.avgGap                      40982.50                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma      1840040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     87548308                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       169000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       388352                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       277376                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      2621440                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     29948288                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       589824                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        81920                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 23247014.795621529222                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1106082917.440724372864                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2135141.355872719083                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4906428.496070309542                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3504360.761695570312                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 33119200.922715865076                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 378365847.611755549908                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 7451820.207611069083                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1034975.028834870784                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        28776                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1370117                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         2650                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         6070                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         4308                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        40960                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       467968                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         9216                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma         1280                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   2312781975                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  81265303120                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    381427775                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    248670105                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 118824408660                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  98290510655                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 1144356708305                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma  91786441930                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   5399732025                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     80371.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59312.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    143935.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40967.07                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  27582267.56                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   2399670.67                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2445373.85                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   9959466.36                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   4218540.64                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         66130792.200001                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         46155799.199998                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        2556184012.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          727878783                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     757730679.300162                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     754330332.074534                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     971628900.000057                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       5880039298.275760                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         74.288255                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  50660783595                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4281690000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  24210929905                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 137239997500                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                7092                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          3546                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     19929977.932882                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    117558669.199019                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::underflows            1      0.03%      0.03% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         3545     99.97%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value          500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545322250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            3546                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     66568295750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  70671701750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 137239997500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1621293                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1621293                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1621293                       # number of overall hits
system.cpu.icache.overall_hits::total         1621293                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        16452                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          16452                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        16452                       # number of overall misses
system.cpu.icache.overall_misses::total         16452                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    714190000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    714190000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    714190000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    714190000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1637745                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1637745                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1637745                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1637745                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.010046                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.010046                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.010046                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.010046                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43410.527595                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43410.527595                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43410.527595                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43410.527595                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        16452                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        16452                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        16452                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        16452                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    688616000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    688616000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    688616000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    688616000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.010046                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010046                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.010046                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010046                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41856.066132                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41856.066132                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41856.066132                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41856.066132                       # average overall mshr miss latency
system.cpu.icache.replacements                  16275                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1621293                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1621293                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        16452                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         16452                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    714190000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    714190000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1637745                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1637745                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.010046                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.010046                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43410.527595                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43410.527595                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        16452                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        16452                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    688616000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    688616000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.010046                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010046                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41856.066132                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41856.066132                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 137239997500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           455.950824                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            22797233                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             16732                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1362.493007                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   455.950824                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.890529                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.890529                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          457                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           30                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          400                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3291942                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3291942                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 137239997500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 137239997500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 137239997500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1482725                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1482725                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1482725                       # number of overall hits
system.cpu.dcache.overall_hits::total         1482725                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         7961                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           7961                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         7961                       # number of overall misses
system.cpu.dcache.overall_misses::total          7961                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    594856375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    594856375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    594856375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    594856375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1490686                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1490686                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1490686                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1490686                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005340                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005340                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005340                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005340                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74721.313277                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74721.313277                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74721.313277                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74721.313277                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         4308                       # number of writebacks
system.cpu.dcache.writebacks::total              4308                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1804                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1804                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1804                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1804                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         6157                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         6157                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         6157                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         6157                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        37733                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        37733                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    451150500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    451150500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    451150500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    451150500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     79798500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     79798500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004130                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004130                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004130                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004130                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73274.403118                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73274.403118                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73274.403118                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73274.403118                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2114.819919                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2114.819919                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   6157                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       935332                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          935332                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         4649                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4649                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    349144875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    349144875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       939981                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       939981                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004946                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004946                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75101.070123                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75101.070123                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          363                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          363                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4286                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4286                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         3668                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         3668                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    315064875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    315064875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     79798500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     79798500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004560                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004560                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73510.236818                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73510.236818                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21755.316249                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21755.316249                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       547393                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         547393                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3312                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3312                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    245711500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    245711500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       550705                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       550705                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006014                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006014                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 74188.254831                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74188.254831                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1441                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1441                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1871                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1871                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        34065                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        34065                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    136085625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    136085625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003397                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003397                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72734.166221                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72734.166221                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 137239997500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1491685                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              6669                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            223.674464                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           80                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          426                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5968901                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5968901                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 137239997500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 137239997500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
