module ex2(input [2:0] i, output [2:0] o);
  assign o[0]=i[1]^i[0];
  assign o[1]=(~i[2]&i[1])|(i[2]&~i[0]);
  assign o[2]=i[2];
  
endmodule

module ex2_tb;
  reg [2:0] i;
  wire [2:0] o;
  
  ex2 dut(
    .i(i),
    .o(o)
  );
  
  integer k;
  initial begin
    {k}=0;
    $monitor("%b\t%b",i,o);
    for(k=0;k<8;k=k+1) begin
      #10 {i}=k;
    end
  end
  
endmodule