Magdy S. Abadir , Jack Ferguson, An improved layout verification algorithm (LAVA), Proceedings of the conference on European design automation, March 12-15, 1990, Glasgow, Scotland
Alok Aggarwal , Jeffrey,S. Vitter, The input/output complexity of sorting and related problems, Communications of the ACM, v.31 n.9, p.1116-1127, Sept. 1988[doi>10.1145/48529.48535]
Deepak Ajwani , Roman Dementiev , Ulrich Meyer, A computational study of external-memory BFS algorithms, Proceedings of the seventeenth annual ACM-SIAM symposium on Discrete algorithm, p.601-610, January 22-26, 2006, Miami, Florida[doi>10.1145/1109557.1109623]
F. A. Aloul , A. Ramani , I. L. Markov , K. A. Sakallah, Solving difficult instances of Boolean satisfiability in the presence of symmetry, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.22 n.9, p.1117-1137, November 2006[doi>10.1109/TCAD.2003.816218]
Barke, E. 1984. A network comparison algorithm for layout verification of integrated circuits. IEEE Trans. Comput.-Aid. Des. Integr. Circuits and Syst. 3 2, 135--141.
Michael Boehner, LOGEXâ€”an automatic logic extractor form transistor to gate level for CMOS technology, Proceedings of the 25th ACM/IEEE Design Automation Conference, p.517-522, June 12-15, 1988, Atlantic City, New Jersey, USA
Thomas S Chanak, Netlist Processing for Custom VLSI via Pattern Matching, Stanford University, Stanford, CA, 1995
Yi-Jen Chiang , Michael T. Goodrich , Edward F. Grove , Roberto Tamassia , Darren Erik Vengroff , Jeffrey Scott Vitter, External-memory graph algorithms, Proceedings of the sixth annual ACM-SIAM symposium on Discrete algorithms, p.139-149, January 22-24, 1995, San Francisco, California, USA
Corneil, D. and Kirkpatrick, D. 1980. A theoretical analysis of various heuristics for the graph isomorphism problem. SIAM J. Comput. 9, 281--297.
Ebeling, C. 1988. GeminiII: A second generation layout validation tool. In Proceedings of the International Conference on Computer-Aided Design (ICCAD'88). IEEE, 322--325.
Yokesh Kumar , Prosenjit Gupta, An External Memory Circuit Validation Algorithm for Large VLSI Layouts, Proceedings of the IEEE Computer Society Annual Symposium on VLSI, p.510-511, March 09-11, 2007[doi>10.1109/ISVLSI.2007.24]
An Efficient External-Memory Implementation of Region Query with Application to Area Routing, Proceedings of the 2002 IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD'02), p.36, September 16-18, 2002
F. Luellau , T. Hoepken , E. Barke, A technology independent block extraction algorithm, Proceedings of the 21st Design Automation Conference, p.610-615, June 25-27, 1984, Albuquerque, New Mexico, USA
Bruno T. Messmer , Horst Bunke, Efficient Subgraph Isomorphism Detection: A Decomposition Approach, IEEE Transactions on Knowledge and Data Engineering, v.12 n.2, p.307-323, March 2000[doi>10.1109/69.842269]
Kameshwar Munagala , Abhiram Ranade, I/O-complexity of graph algorithms, Proceedings of the tenth annual ACM-SIAM symposium on Discrete algorithms, p.687-694, January 17-19, 1999, Baltimore, Maryland, USA
Miles Ohlrich , Carl Ebeling , Eka Ginting , Lisa Sather,SubGemini: identifying subcircuits using a fast subgraph isomorphism algorithm, Proceedings of the 30th international Design Automation Conference, p.31-37, June 14-18, 1993, Dallas, Texas, USA[doi>10.1145/157485.164556]
Pelz, G. and Roettcher, U. 1994. Pattern matching and refinement hybrid approach to circuit comparison. IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst. 13 2, 264--276.
Read, R. C. and Corneil, D. G. 1977. The graph isomorphism disease. J. Graph Theor. 1 4, 339--363.
N. Rubanov, SubIslands: the probabilistic match assignment algorithm for subcircuit recognition, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.22 n.1, p.26-38, November 2006[doi>10.1109/TCAD.2002.805722]
Sharathkumar, R., Maheshwari, P., and Gupta, P. 2006. A practical algorithm for connectivity extraction for very large VLSI layouts. In Proceedings of 49th IEEE International Midwest Symposium on Circuits and Systems (MWSCAS'06). IEEE, 491--495.
Sharathkumar, R., Vinaykumar, M. T. C., Maheshwari, P., and Gupta, P. 2005. Efficient external memory segment intersection for processing very large VLSI layouts. In Proceedings of 48th IEEE International Midwest Symposium on Circuits and Systems (MWSCAS'05). IEEE, 740--743.
J. D. Tygar , Ron Ellickson, Efficient netlist comparison using hierarchy and randomization, Proceedings of the 22nd ACM/IEEE Design Automation Conference, p.702-708, June 1985, Las Vegas, Nevada, USA
J. R. Ullmann, An Algorithm for Subgraph Isomorphism, Journal of the ACM (JACM), v.23 n.1, p.31-42, Jan. 1976[doi>10.1145/321921.321925]
Jeffrey Scott Vitter, External memory algorithms and data structures: dealing withmassive data, ACM Computing Surveys (CSUR), v.33 n.2, p.209-271, June 2001[doi>10.1145/384192.384193]
Lei Yang , C.-J. Richard Shi, FROSTY: A Fast Hierarchy Extractor for Industrial CMOS Circuits, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.741, November 09-13, 2003[doi>10.1109/ICCAD.2003.74]
