**Name:** ARUSHI KUMARI LOHRA

**Company:** CODETECH IT SOLUTION

**ID:** CT6WDS1300

**Domain:** VLSI DESIGN

**Duration:** JULY 15th, 2024 to AUGUST30th, 2024

**Mentor:** Neela Santhosh Kumar

### Overview of the Project

![Screenshot 2024-07-17 014627](https://github.com/user-attachments/assets/95451065-1ad4-4a14-aa98-2b057e258281)


**Project:** MEMORY CONTROLLER DESIGN

### Objective

The objective of this project is to design, implement, and simulate a ROM (Read-Only Memory) module using Verilog Hardware Description Language (HDL) on EDA Playground. This project aims to provide a comprehensive understanding of ROM architecture, fixed data storage, and the practical aspects of digital memory design and verification.

### Key Activities

1. **Requirement Analysis**: Define the specifications for the ROM module, including memory size, data width, address width, and predefined data content.
2. **Design**: Develop the Verilog code for the ROM module, incorporating features such as address decoding and fixed data storage.
3. **Implementation**: Implement the ROM design on EDA Playground, ensuring that the code is syntactically correct and adheres to the design specifications.
4. **Simulation**: Create testbenches to verify the functionality of the ROM module. Perform simulations to check read operations, address decoding, and overall behavior of the memory.
5. **Debugging**: Identify and fix any issues or bugs in the design through iterative testing and refinement.
6. **Documentation**: Document the design process, code, simulation results, and any challenges encountered during the project.

### Technology Used

- **Verilog HDL**: For designing the ROM module.
- **EDA Playground**: An online platform for writing, simulating, and verifying Verilog code.
- **Testbenches**: For simulating the ROM module and verifying its functionality.
- **Waveform Viewer**: To visually inspect the simulation results and debug the design.

### Key Insights

1. **Understanding ROM Architecture**: Gained a thorough understanding of how ROM operates, including the principles of fixed data storage and address decoding.
2. **Design Considerations**: Learned about the importance of defining and initializing data in ROM, ensuring that the predefined data is correctly stored and accessed.
3. **Simulation and Verification**: Understood the significance of creating detailed testbenches to verify the correctness of read operations and address decoding in the ROM module.
4. **Debugging Techniques**: Enhanced debugging skills by identifying and correcting errors in the Verilog code through iterative testing and analysis of simulation waveforms.
5. **Practical Application of Verilog**: Improved proficiency in Verilog HDL, particularly in the context of designing and simulating ROM modules, which is essential for fixed data storage applications in digital systems.
