
*** Running vivado
    with args -log Top_Student.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_Student.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Top_Student.tcl -notrace
Command: synth_design -top Top_Student -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6340 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 356.941 ; gain = 99.891
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_Student' [C:/Users/yanmi/OneDrive/Documents/Y2S1/EE2026/Lab/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:18]
INFO: [Synth 8-6157] synthesizing module 'switch_debouncer' [C:/Users/yanmi/OneDrive/Documents/Y2S1/EE2026/Lab/SoundDisplay/SoundDisplay.srcs/sources_1/new/switch_debouncer.v:23]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [C:/Users/yanmi/OneDrive/Documents/Y2S1/EE2026/Lab/SoundDisplay/SoundDisplay.srcs/sources_1/new/clock_divider.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (1#1) [C:/Users/yanmi/OneDrive/Documents/Y2S1/EE2026/Lab/SoundDisplay/SoundDisplay.srcs/sources_1/new/clock_divider.v:23]
INFO: [Synth 8-6157] synthesizing module 'D_FF' [C:/Users/yanmi/OneDrive/Documents/Y2S1/EE2026/Lab/SoundDisplay/SoundDisplay.srcs/sources_1/new/D_FF.v:23]
INFO: [Synth 8-6155] done synthesizing module 'D_FF' (2#1) [C:/Users/yanmi/OneDrive/Documents/Y2S1/EE2026/Lab/SoundDisplay/SoundDisplay.srcs/sources_1/new/D_FF.v:23]
WARNING: [Synth 8-350] instance 'd1' of module 'D_FF' requires 4 connections, but only 3 given [C:/Users/yanmi/OneDrive/Documents/Y2S1/EE2026/Lab/SoundDisplay/SoundDisplay.srcs/sources_1/new/switch_debouncer.v:33]
WARNING: [Synth 8-350] instance 'd2' of module 'D_FF' requires 4 connections, but only 3 given [C:/Users/yanmi/OneDrive/Documents/Y2S1/EE2026/Lab/SoundDisplay/SoundDisplay.srcs/sources_1/new/switch_debouncer.v:34]
INFO: [Synth 8-6155] done synthesizing module 'switch_debouncer' (3#1) [C:/Users/yanmi/OneDrive/Documents/Y2S1/EE2026/Lab/SoundDisplay/SoundDisplay.srcs/sources_1/new/switch_debouncer.v:23]
INFO: [Synth 8-6157] synthesizing module 'Audio_Capture' [C:/Users/yanmi/OneDrive/Documents/Y2S1/EE2026/Lab/SoundDisplay/SoundDisplay.srcs/sources_1/new/Audio_Capture.v:25]
INFO: [Synth 8-6155] done synthesizing module 'Audio_Capture' (4#1) [C:/Users/yanmi/OneDrive/Documents/Y2S1/EE2026/Lab/SoundDisplay/SoundDisplay.srcs/sources_1/new/Audio_Capture.v:25]
INFO: [Synth 8-6157] synthesizing module 'Oled_Display' [C:/Users/yanmi/OneDrive/Documents/Y2S1/EE2026/Lab/SoundDisplay/SoundDisplay.srcs/sources_1/new/Oled_Display.v:36]
	Parameter Width bound to: 96 - type: integer 
	Parameter Height bound to: 64 - type: integer 
	Parameter PixelCount bound to: 6144 - type: integer 
	Parameter PixelCountWidth bound to: 13 - type: integer 
	Parameter ClkFreq bound to: 6250000 - type: integer 
	Parameter FrameFreq bound to: 60 - type: integer 
	Parameter FrameDiv bound to: 104166 - type: integer 
	Parameter FrameDivWidth bound to: 17 - type: integer 
	Parameter PowerDelay bound to: 20 - type: integer 
	Parameter ResetDelay bound to: 3 - type: integer 
	Parameter VccEnDelay bound to: 20 - type: integer 
	Parameter StartupCompleteDelay bound to: 100 - type: integer 
	Parameter MaxDelay bound to: 100 - type: integer 
	Parameter MaxDelayCount bound to: 625000 - type: integer 
	Parameter StateCount bound to: 32 - type: integer 
	Parameter StateWidth bound to: 5 - type: integer 
	Parameter PowerUp bound to: 5'b00000 
	Parameter Reset bound to: 5'b00001 
	Parameter ReleaseReset bound to: 5'b00011 
	Parameter EnableDriver bound to: 5'b00010 
	Parameter DisplayOff bound to: 5'b00110 
	Parameter SetRemapDisplayFormat bound to: 5'b00111 
	Parameter SetStartLine bound to: 5'b00101 
	Parameter SetOffset bound to: 5'b00100 
	Parameter SetNormalDisplay bound to: 5'b01100 
	Parameter SetMultiplexRatio bound to: 5'b01101 
	Parameter SetMasterConfiguration bound to: 5'b01111 
	Parameter DisablePowerSave bound to: 5'b01110 
	Parameter SetPhaseAdjust bound to: 5'b01010 
	Parameter SetDisplayClock bound to: 5'b01011 
	Parameter SetSecondPrechargeA bound to: 5'b01001 
	Parameter SetSecondPrechargeB bound to: 5'b01000 
	Parameter SetSecondPrechargeC bound to: 5'b11000 
	Parameter SetPrechargeLevel bound to: 5'b11001 
	Parameter SetVCOMH bound to: 5'b11011 
	Parameter SetMasterCurrent bound to: 5'b11010 
	Parameter SetContrastA bound to: 5'b11110 
	Parameter SetContrastB bound to: 5'b11111 
	Parameter SetContrastC bound to: 5'b11101 
	Parameter DisableScrolling bound to: 5'b11100 
	Parameter ClearScreen bound to: 5'b10100 
	Parameter VccEn bound to: 5'b10101 
	Parameter DisplayOn bound to: 5'b10111 
	Parameter PrepareNextFrame bound to: 5'b10110 
	Parameter SetColAddress bound to: 5'b10010 
	Parameter SetRowAddress bound to: 5'b10011 
	Parameter WaitNextFrame bound to: 5'b10001 
	Parameter SendPixel bound to: 5'b10000 
	Parameter SpiCommandMaxWidth bound to: 40 - type: integer 
	Parameter SpiCommandBitCountWidth bound to: 6 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/yanmi/OneDrive/Documents/Y2S1/EE2026/Lab/SoundDisplay/SoundDisplay.srcs/sources_1/new/Oled_Display.v:124]
INFO: [Synth 8-226] default block is never used [C:/Users/yanmi/OneDrive/Documents/Y2S1/EE2026/Lab/SoundDisplay/SoundDisplay.srcs/sources_1/new/Oled_Display.v:201]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yanmi/OneDrive/Documents/Y2S1/EE2026/Lab/SoundDisplay/SoundDisplay.srcs/sources_1/new/Oled_Display.v:349]
INFO: [Synth 8-6155] done synthesizing module 'Oled_Display' (5#1) [C:/Users/yanmi/OneDrive/Documents/Y2S1/EE2026/Lab/SoundDisplay/SoundDisplay.srcs/sources_1/new/Oled_Display.v:36]
WARNING: [Synth 8-689] width (32) of port connection 'teststate' does not match port width (5) of module 'Oled_Display' [C:/Users/yanmi/OneDrive/Documents/Y2S1/EE2026/Lab/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:60]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/yanmi/OneDrive/Documents/Y2S1/EE2026/Lab/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:60]
INFO: [Synth 8-6157] synthesizing module 'main_menu' [C:/Users/yanmi/OneDrive/Documents/Y2S1/EE2026/Lab/SoundDisplay/SoundDisplay.srcs/sources_1/new/main_menu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'main_menu' (6#1) [C:/Users/yanmi/OneDrive/Documents/Y2S1/EE2026/Lab/SoundDisplay/SoundDisplay.srcs/sources_1/new/main_menu.v:23]
INFO: [Synth 8-6157] synthesizing module 'OTA' [C:/Users/yanmi/OneDrive/Documents/Y2S1/EE2026/Lab/SoundDisplay/SoundDisplay.srcs/sources_1/new/OTA.v:23]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register counter_reg in module OTA. [C:/Users/yanmi/OneDrive/Documents/Y2S1/EE2026/Lab/SoundDisplay/SoundDisplay.srcs/sources_1/new/OTA.v:38]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register led_reg in module OTA. [C:/Users/yanmi/OneDrive/Documents/Y2S1/EE2026/Lab/SoundDisplay/SoundDisplay.srcs/sources_1/new/OTA.v:43]
WARNING: [Synth 8-5788] Register led_reg in module OTA is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/yanmi/OneDrive/Documents/Y2S1/EE2026/Lab/SoundDisplay/SoundDisplay.srcs/sources_1/new/OTA.v:43]
INFO: [Synth 8-6155] done synthesizing module 'OTA' (7#1) [C:/Users/yanmi/OneDrive/Documents/Y2S1/EE2026/Lab/SoundDisplay/SoundDisplay.srcs/sources_1/new/OTA.v:23]
INFO: [Synth 8-6157] synthesizing module 'OTB' [C:/Users/yanmi/OneDrive/Documents/Y2S1/EE2026/Lab/SoundDisplay/SoundDisplay.srcs/sources_1/new/OTB.v:2]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register counter_reg in module OTB. [C:/Users/yanmi/OneDrive/Documents/Y2S1/EE2026/Lab/SoundDisplay/SoundDisplay.srcs/sources_1/new/OTB.v:17]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register led_reg in module OTB. [C:/Users/yanmi/OneDrive/Documents/Y2S1/EE2026/Lab/SoundDisplay/SoundDisplay.srcs/sources_1/new/OTB.v:16]
WARNING: [Synth 8-5788] Register led_reg in module OTB is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/yanmi/OneDrive/Documents/Y2S1/EE2026/Lab/SoundDisplay/SoundDisplay.srcs/sources_1/new/OTB.v:16]
INFO: [Synth 8-6155] done synthesizing module 'OTB' (8#1) [C:/Users/yanmi/OneDrive/Documents/Y2S1/EE2026/Lab/SoundDisplay/SoundDisplay.srcs/sources_1/new/OTB.v:2]
INFO: [Synth 8-6157] synthesizing module 'volume_level' [C:/Users/yanmi/OneDrive/Documents/Y2S1/EE2026/Lab/SoundDisplay/SoundDisplay.srcs/sources_1/new/volume_level.v:23]
WARNING: [Synth 8-6014] Unused sequential element maxout_reg was removed.  [C:/Users/yanmi/OneDrive/Documents/Y2S1/EE2026/Lab/SoundDisplay/SoundDisplay.srcs/sources_1/new/volume_level.v:37]
INFO: [Synth 8-6155] done synthesizing module 'volume_level' (9#1) [C:/Users/yanmi/OneDrive/Documents/Y2S1/EE2026/Lab/SoundDisplay/SoundDisplay.srcs/sources_1/new/volume_level.v:23]
INFO: [Synth 8-6157] synthesizing module 'volume_7seg' [C:/Users/yanmi/OneDrive/Documents/Y2S1/EE2026/Lab/SoundDisplay/SoundDisplay.srcs/sources_1/new/volume_7seg.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yanmi/OneDrive/Documents/Y2S1/EE2026/Lab/SoundDisplay/SoundDisplay.srcs/sources_1/new/volume_7seg.v:13]
INFO: [Synth 8-6155] done synthesizing module 'volume_7seg' (10#1) [C:/Users/yanmi/OneDrive/Documents/Y2S1/EE2026/Lab/SoundDisplay/SoundDisplay.srcs/sources_1/new/volume_7seg.v:3]
INFO: [Synth 8-6157] synthesizing module 'waveform' [C:/Users/yanmi/OneDrive/Documents/Y2S1/EE2026/Lab/SoundDisplay/SoundDisplay.srcs/sources_1/new/waveform.v:23]
INFO: [Synth 8-6155] done synthesizing module 'waveform' (11#1) [C:/Users/yanmi/OneDrive/Documents/Y2S1/EE2026/Lab/SoundDisplay/SoundDisplay.srcs/sources_1/new/waveform.v:23]
INFO: [Synth 8-6157] synthesizing module 'draw_module' [C:/Users/yanmi/OneDrive/Documents/Y2S1/EE2026/Lab/SoundDisplay/SoundDisplay.srcs/sources_1/new/draw_module.v:23]
INFO: [Synth 8-6155] done synthesizing module 'draw_module' (12#1) [C:/Users/yanmi/OneDrive/Documents/Y2S1/EE2026/Lab/SoundDisplay/SoundDisplay.srcs/sources_1/new/draw_module.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Top_Student' (13#1) [C:/Users/yanmi/OneDrive/Documents/Y2S1/EE2026/Lab/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:18]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[569]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[563]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[557]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[551]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[545]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[539]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[533]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[527]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[521]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[515]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[509]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[503]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[497]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[491]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[485]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[479]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[473]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[467]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[461]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[455]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[449]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[443]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[437]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[431]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[425]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[419]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[413]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[407]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[401]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[395]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[389]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[383]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[377]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[371]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[365]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[359]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[353]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[347]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[341]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[335]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[329]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[323]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[317]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[311]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[305]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[299]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[293]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[287]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[281]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[275]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[269]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[263]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[257]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[251]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[245]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[239]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[233]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[227]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[221]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[215]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[209]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[203]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[197]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[191]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[185]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[179]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[173]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[167]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[161]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[155]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[149]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[143]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[137]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[131]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[125]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[119]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[113]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[107]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[101]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[95]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[89]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[83]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[77]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[71]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[65]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[59]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[53]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[47]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[41]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[35]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[29]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[23]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[17]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[11]
WARNING: [Synth 8-3331] design draw_module has unconnected port waveform[5]
WARNING: [Synth 8-3331] design OTB has unconnected port pixel_index[12]
WARNING: [Synth 8-3331] design OTB has unconnected port pixel_index[11]
WARNING: [Synth 8-3331] design OTB has unconnected port pixel_index[10]
WARNING: [Synth 8-3331] design OTB has unconnected port pixel_index[9]
WARNING: [Synth 8-3331] design OTB has unconnected port pixel_index[8]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 414.289 ; gain = 157.238
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 414.289 ; gain = 157.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 414.289 ; gain = 157.238
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/yanmi/OneDrive/Documents/Y2S1/EE2026/Lab/SoundDisplay/SoundDisplay.srcs/constrs_1/new/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/yanmi/OneDrive/Documents/Y2S1/EE2026/Lab/SoundDisplay/SoundDisplay.srcs/constrs_1/new/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/yanmi/OneDrive/Documents/Y2S1/EE2026/Lab/SoundDisplay/SoundDisplay.srcs/constrs_1/new/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_Student_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_Student_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 757.590 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 757.703 ; gain = 500.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 757.703 ; gain = 500.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 757.703 ; gain = 500.652
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Oled_Display'
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fsm_next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "count20000" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "max0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count20000" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "waveform" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 PowerUp | 00000000100000000000000000000000 |                            00000
                   Reset | 00000000000100000000000000000000 |                            00001
            ReleaseReset | 00000000000000000000100000000000 |                            00011
            EnableDriver | 00000000000000000001000000000000 |                            00010
              DisplayOff | 00000000000000000100000000000000 |                            00110
   SetRemapDisplayFormat | 00000100000000000000000000000000 |                            00111
            SetStartLine | 00001000000000000000000000000000 |                            00101
               SetOffset | 10000000000000000000000000000000 |                            00100
        SetNormalDisplay | 00000000000000000000000010000000 |                            01100
       SetMultiplexRatio | 00000000000000000000000000100000 |                            01101
  SetMasterConfiguration | 00000000000000000000000001000000 |                            01111
        DisablePowerSave | 00000000000000000000000000000100 |                            01110
          SetPhaseAdjust | 00000000000000000000000000001000 |                            01010
         SetDisplayClock | 00000000001000000000000000000000 |                            01011
     SetSecondPrechargeA | 00000000010000000000000000000000 |                            01001
     SetSecondPrechargeB | 01000000000000000000000000000000 |                            01000
     SetSecondPrechargeC | 00000010000000000000000000000000 |                            11000
       SetPrechargeLevel | 00000001000000000000000000000000 |                            11001
                SetVCOMH | 00000000000000010000000000000000 |                            11011
        SetMasterCurrent | 00000000000000100000000000000000 |                            11010
            SetContrastA | 00000000000001000000000000000000 |                            11110
            SetContrastB | 00100000000000000000000000000000 |                            11111
            SetContrastC | 00000000000000000000000000000001 |                            11101
        DisableScrolling | 00000000000000000000000000000010 |                            11100
             ClearScreen | 00000000000000000000000000010000 |                            10100
                   VccEn | 00010000000000000000000000000000 |                            10101
               DisplayOn | 00000000000010000000000000000000 |                            10111
        PrepareNextFrame | 00000000000000001000000000000000 |                            10110
           SetColAddress | 00000000000000000000010000000000 |                            10010
           SetRowAddress | 00000000000000000000000100000000 |                            10011
           WaitNextFrame | 00000000000000000000001000000000 |                            10001
               SendPixel | 00000000000000000010000000000000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Oled_Display'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 757.703 ; gain = 500.652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              570 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 31    
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
	  32 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	  32 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 106   
	   4 Input     15 Bit        Muxes := 1     
	   5 Input     11 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	  32 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	  32 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clock_divider 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module D_FF 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module Audio_Capture 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module Oled_Display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
	  32 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	  32 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	  32 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  32 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module main_menu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module OTA 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module OTB 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module volume_level 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
Module volume_7seg 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   7 Input      7 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module waveform 
Detailed RTL Component Info : 
+---Registers : 
	              570 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module draw_module 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 106   
	   4 Input     15 Bit        Muxes := 1     
	   5 Input     11 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element d1/Qbar_reg was removed.  [C:/Users/yanmi/OneDrive/Documents/Y2S1/EE2026/Lab/SoundDisplay/SoundDisplay.srcs/sources_1/new/D_FF.v:32]
WARNING: [Synth 8-6014] Unused sequential element d2/Qbar_reg was removed.  [C:/Users/yanmi/OneDrive/Documents/Y2S1/EE2026/Lab/SoundDisplay/SoundDisplay.srcs/sources_1/new/D_FF.v:32]
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "count20000" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design Top_Student has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design Top_Student has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design Top_Student has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design Top_Student has port an[0] driven by constant 0
INFO: [Synth 8-3886] merging instance 'dm1/oled_data_reg[0]' (FDR) to 'dm1/oled_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'dm1/oled_data_reg[1]' (FDR) to 'dm1/oled_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'dm1/oled_data_reg[5]' (FDR) to 'dm1/oled_data_reg[6]'
INFO: [Synth 8-3886] merging instance 'dm1/oled_data_reg[6]' (FDR) to 'dm1/oled_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'dm1/oled_data_reg[7]' (FDR) to 'dm1/oled_data_reg[8]'
INFO: [Synth 8-3886] merging instance 'dm1/oled_data_reg[8]' (FDR) to 'dm1/oled_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'dm1/oled_data_reg[9]' (FDR) to 'dm1/oled_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'dm1/oled_data_reg[11]' (FDS) to 'dm1/oled_data_reg[12]'
INFO: [Synth 8-3886] merging instance 'dm1/oled_data_reg[12]' (FDS) to 'dm1/oled_data_reg[13]'
INFO: [Synth 8-3886] merging instance 'wvfm/waveform_reg[5]' (FDE) to 'wvfm/waveform_reg[0]'
INFO: [Synth 8-3886] merging instance 'wvfm/waveform_reg[0]' (FDE) to 'wvfm/waveform_reg[4]'
INFO: [Synth 8-3886] merging instance 'wvfm/waveform_reg[1]' (FDE) to 'wvfm/waveform_reg[4]'
INFO: [Synth 8-3886] merging instance 'wvfm/waveform_reg[2]' (FDE) to 'wvfm/waveform_reg[4]'
INFO: [Synth 8-3886] merging instance 'wvfm/waveform_reg[3]' (FDE) to 'wvfm/waveform_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wvfm/\waveform_reg[4] )
INFO: [Synth 8-3886] merging instance 'vl7seg/seg7_reg[0]' (FDE) to 'vl7seg/seg7_reg[3]'
WARNING: [Synth 8-3332] Sequential element (waveform_reg[569]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[563]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[557]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[551]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[545]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[539]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[533]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[527]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[521]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[515]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[509]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[503]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[497]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[491]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[485]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[479]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[473]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[467]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[461]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[455]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[449]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[443]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[437]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[431]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[425]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[419]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[413]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[407]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[401]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[395]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[389]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[383]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[377]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[371]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[365]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[359]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[353]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[347]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[341]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[335]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[329]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[323]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[317]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[311]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[305]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[299]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[293]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[287]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[281]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[275]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[269]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[263]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[257]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[251]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[245]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[239]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[233]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[227]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[221]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[215]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[209]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[203]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[197]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[191]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[185]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[179]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[173]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[167]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[161]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[155]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[149]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[143]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[137]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[131]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[125]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[119]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[113]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[107]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[101]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[95]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[89]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[83]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[77]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[71]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[65]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[59]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[53]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[47]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[41]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[35]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[29]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[23]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[17]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[11]) is unused and will be removed from module waveform.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[4]) is unused and will be removed from module waveform.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 757.703 ; gain = 500.652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 757.703 ; gain = 500.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 771.590 ; gain = 514.539
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 815.711 ; gain = 558.660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 815.711 ; gain = 558.660
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 815.711 ; gain = 558.660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 815.711 ; gain = 558.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 815.711 ; gain = 558.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 815.711 ; gain = 558.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 815.711 ; gain = 558.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     3|
|2     |CARRY4 |   129|
|3     |LUT1   |    84|
|4     |LUT2   |   183|
|5     |LUT3   |    89|
|6     |LUT4   |   148|
|7     |LUT5   |   171|
|8     |LUT6   |   448|
|9     |FDE_1  |    32|
|10    |FDRE   |   947|
|11    |FDSE   |    26|
|12    |IBUF   |    23|
|13    |OBUF   |    27|
|14    |OBUFT  |    10|
+------+-------+------+

Report Instance Areas: 
+------+------------+-------------------+------+
|      |Instance    |Module             |Cells |
+------+------------+-------------------+------+
|1     |top         |                   |  2320|
|2     |  A         |Audio_Capture      |   124|
|3     |  B         |Oled_Display       |   711|
|4     |  db1       |switch_debouncer   |    55|
|5     |    d1      |D_FF_16            |     2|
|6     |    d2      |D_FF_17            |     3|
|7     |    fourthz |clock_divider_18   |    50|
|8     |  db2       |switch_debouncer_0 |    52|
|9     |    d1      |D_FF_13            |     1|
|10    |    d2      |D_FF_14            |     1|
|11    |    fourthz |clock_divider_15   |    50|
|12    |  db3       |switch_debouncer_1 |    53|
|13    |    d1      |D_FF_10            |     2|
|14    |    d2      |D_FF_11            |     1|
|15    |    fourthz |clock_divider_12   |    50|
|16    |  db4       |switch_debouncer_2 |    52|
|17    |    d1      |D_FF_7             |     1|
|18    |    d2      |D_FF_8             |     1|
|19    |    fourthz |clock_divider_9    |    50|
|20    |  db5       |switch_debouncer_3 |    54|
|21    |    d1      |D_FF               |     2|
|22    |    d2      |D_FF_5             |     2|
|23    |    fourthz |clock_divider_6    |    50|
|24    |  dm1       |draw_module        |    78|
|25    |  mm        |main_menu          |    21|
|26    |  oledtaskA |OTA                |    94|
|27    |  oledtaskB |OTB                |    94|
|28    |  six25mhz  |clock_divider      |    78|
|29    |  twentykhz |clock_divider_4    |    76|
|30    |  vl        |volume_level       |    99|
|31    |  vl7seg    |volume_7seg        |    10|
|32    |  wvfm      |waveform           |   602|
+------+------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 815.711 ; gain = 558.660
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 232 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 815.711 ; gain = 215.246
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 815.711 ; gain = 558.660
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 184 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  FDE_1 => FDRE (inverted pins: C): 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
70 Infos, 209 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 815.711 ; gain = 571.523
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/yanmi/OneDrive/Documents/Y2S1/EE2026/Lab/SoundDisplay/SoundDisplay.runs/synth_1/Top_Student.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_Student_utilization_synth.rpt -pb Top_Student_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 815.711 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Oct  7 19:23:33 2022...
