Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Tue Feb 20 23:34:08 2024
| Host             : LAPTOP-JUA6D9DK running 64-bit major release  (build 9200)
| Command          : report_power -file top_greedy_snake_power_routed.rpt -pb top_greedy_snake_power_summary_routed.pb -rpx top_greedy_snake_power_routed.rpx
| Design           : top_greedy_snake
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.097        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.024        |
| Device Static (W)        | 0.073        |
| Effective TJA (C/W)      | 5.0          |
| Max Ambient (C)          | 84.5         |
| Junction Temperature (C) | 25.5         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.004 |        3 |       --- |             --- |
| Slice Logic    |     0.004 |     2308 |       --- |             --- |
|   LUT as Logic |     0.004 |     1034 |     20800 |            4.97 |
|   Register     |    <0.001 |      728 |     41600 |            1.75 |
|   CARRY4       |    <0.001 |       99 |      8150 |            1.21 |
|   BUFG         |    <0.001 |        2 |        32 |            6.25 |
|   F7/F8 Muxes  |    <0.001 |       17 |     32600 |            0.05 |
|   Others       |     0.000 |      113 |       --- |             --- |
| Signals        |     0.007 |     1922 |       --- |             --- |
| Block RAM      |     0.006 |       30 |        50 |           60.00 |
| DSPs           |     0.002 |        4 |        90 |            4.44 |
| I/O            |     0.001 |       51 |       106 |           48.11 |
| Static Power   |     0.073 |          |           |                 |
| Total          |     0.097 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.033 |       0.022 |      0.010 |
| Vccaux    |       1.800 |     0.013 |       0.000 |      0.013 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.001 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | clk    |            10.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------+-----------+
| Name                                               | Power (W) |
+----------------------------------------------------+-----------+
| top_greedy_snake                                   |     0.024 |
|   u_apple_generator                                |     0.001 |
|   u_buttons                                        |    <0.001 |
|   u_clock                                          |    <0.001 |
|   u_game_status_control                            |    <0.001 |
|   u_reward_logic                                   |     0.006 |
|     u_reward_display                               |    <0.001 |
|     u_reward_information                           |     0.004 |
|       info_pic_grade                               |    <0.001 |
|         U0                                         |    <0.001 |
|           inst_blk_mem_gen                         |    <0.001 |
|             gnbram.gnativebmg.native_blk_mem_gen   |    <0.001 |
|               valid.cstr                           |    <0.001 |
|                 ramloop[0].ram.r                   |    <0.001 |
|                   prim_init.ram                    |    <0.001 |
|       info_pic_protected                           |    <0.001 |
|         U0                                         |    <0.001 |
|           inst_blk_mem_gen                         |    <0.001 |
|             gnbram.gnativebmg.native_blk_mem_gen   |    <0.001 |
|               valid.cstr                           |    <0.001 |
|                 ramloop[0].ram.r                   |    <0.001 |
|                   prim_init.ram                    |    <0.001 |
|       info_pic_slowly                              |    <0.001 |
|         U0                                         |    <0.001 |
|           inst_blk_mem_gen                         |    <0.001 |
|             gnbram.gnativebmg.native_blk_mem_gen   |    <0.001 |
|               valid.cstr                           |    <0.001 |
|                 ramloop[0].ram.r                   |    <0.001 |
|                   prim_init.ram                    |    <0.001 |
|     u_reward_random_generator                      |    <0.001 |
|   u_seg_display                                    |    <0.001 |
|   u_snake_moving                                   |     0.003 |
|   u_vga_control                                    |     0.010 |
|     VGA                                            |     0.010 |
|       u_interface_display                          |     0.009 |
|         u_pic_snake                                |     0.006 |
|           U0                                       |     0.006 |
|             inst_blk_mem_gen                       |     0.006 |
|               gnbram.gnativebmg.native_blk_mem_gen |     0.006 |
|                 valid.cstr                         |     0.006 |
|                   bindec_a.bindec_inst_a           |    <0.001 |
|                   has_mux_a.A                      |     0.002 |
|                   ramloop[12].ram.r                |    <0.001 |
|                     prim_init.ram                  |    <0.001 |
|                   ramloop[13].ram.r                |    <0.001 |
|                     prim_init.ram                  |    <0.001 |
|                   ramloop[14].ram.r                |    <0.001 |
|                     prim_init.ram                  |    <0.001 |
|                   ramloop[15].ram.r                |    <0.001 |
|                     prim_init.ram                  |    <0.001 |
|                   ramloop[16].ram.r                |    <0.001 |
|                     prim_init.ram                  |    <0.001 |
|                   ramloop[17].ram.r                |    <0.001 |
|                     prim_init.ram                  |    <0.001 |
|                   ramloop[18].ram.r                |    <0.001 |
|                     prim_init.ram                  |    <0.001 |
|                   ramloop[19].ram.r                |    <0.001 |
|                     prim_init.ram                  |    <0.001 |
|                   ramloop[20].ram.r                |    <0.001 |
|                     prim_init.ram                  |    <0.001 |
|                   ramloop[21].ram.r                |    <0.001 |
|                     prim_init.ram                  |    <0.001 |
|                   ramloop[22].ram.r                |    <0.001 |
|                     prim_init.ram                  |    <0.001 |
|                   ramloop[23].ram.r                |    <0.001 |
|                     prim_init.ram                  |    <0.001 |
|                   ramloop[24].ram.r                |    <0.001 |
|                     prim_init.ram                  |    <0.001 |
|                   ramloop[25].ram.r                |    <0.001 |
|                     prim_init.ram                  |    <0.001 |
|                   ramloop[26].ram.r                |    <0.001 |
|                     prim_init.ram                  |    <0.001 |
|                   ramloop[27].ram.r                |    <0.001 |
|                     prim_init.ram                  |    <0.001 |
|                   ramloop[28].ram.r                |    <0.001 |
|                     prim_init.ram                  |    <0.001 |
|                   ramloop[29].ram.r                |    <0.001 |
|                     prim_init.ram                  |    <0.001 |
|                   ramloop[2].ram.r                 |    <0.001 |
|                     prim_init.ram                  |    <0.001 |
|                   ramloop[30].ram.r                |    <0.001 |
|                     prim_init.ram                  |    <0.001 |
|                   ramloop[3].ram.r                 |    <0.001 |
|                     prim_init.ram                  |    <0.001 |
|                   ramloop[4].ram.r                 |    <0.001 |
|                     prim_init.ram                  |    <0.001 |
|                   ramloop[5].ram.r                 |    <0.001 |
|                     prim_init.ram                  |    <0.001 |
|                   ramloop[6].ram.r                 |    <0.001 |
|                     prim_init.ram                  |    <0.001 |
|                   ramloop[7].ram.r                 |    <0.001 |
|                     prim_init.ram                  |    <0.001 |
|                   ramloop[8].ram.r                 |    <0.001 |
|                     prim_init.ram                  |    <0.001 |
|     myclk                                          |    <0.001 |
+----------------------------------------------------+-----------+


