
buffer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008a20  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a18  08008bc0  08008bc0  00018bc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080095d8  080095d8  0002007c  2**0
                  CONTENTS
  4 .ARM          00000008  080095d8  080095d8  000195d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080095e0  080095e0  0002007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080095e0  080095e0  000195e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080095e4  080095e4  000195e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  080095e8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004ca8  2000007c  08009664  0002007c  2**2
                  ALLOC
 10 ._user_heap_stack 00002004  20004d24  08009664  00024d24  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001770d  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000381d  00000000  00000000  000377b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013c8  00000000  00000000  0003afd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001240  00000000  00000000  0003c3a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00004608  00000000  00000000  0003d5e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017294  00000000  00000000  00041be8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00097625  00000000  00000000  00058e7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000f04a1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000062a4  00000000  00000000  000f04f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000007c 	.word	0x2000007c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008ba8 	.word	0x08008ba8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000080 	.word	0x20000080
 80001dc:	08008ba8 	.word	0x08008ba8

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_ldivmod>:
 8000290:	b97b      	cbnz	r3, 80002b2 <__aeabi_ldivmod+0x22>
 8000292:	b972      	cbnz	r2, 80002b2 <__aeabi_ldivmod+0x22>
 8000294:	2900      	cmp	r1, #0
 8000296:	bfbe      	ittt	lt
 8000298:	2000      	movlt	r0, #0
 800029a:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 800029e:	e006      	blt.n	80002ae <__aeabi_ldivmod+0x1e>
 80002a0:	bf08      	it	eq
 80002a2:	2800      	cmpeq	r0, #0
 80002a4:	bf1c      	itt	ne
 80002a6:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 80002aa:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002ae:	f000 b9bf 	b.w	8000630 <__aeabi_idiv0>
 80002b2:	f1ad 0c08 	sub.w	ip, sp, #8
 80002b6:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002ba:	2900      	cmp	r1, #0
 80002bc:	db09      	blt.n	80002d2 <__aeabi_ldivmod+0x42>
 80002be:	2b00      	cmp	r3, #0
 80002c0:	db1a      	blt.n	80002f8 <__aeabi_ldivmod+0x68>
 80002c2:	f000 f84d 	bl	8000360 <__udivmoddi4>
 80002c6:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002ca:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ce:	b004      	add	sp, #16
 80002d0:	4770      	bx	lr
 80002d2:	4240      	negs	r0, r0
 80002d4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002d8:	2b00      	cmp	r3, #0
 80002da:	db1b      	blt.n	8000314 <__aeabi_ldivmod+0x84>
 80002dc:	f000 f840 	bl	8000360 <__udivmoddi4>
 80002e0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002e8:	b004      	add	sp, #16
 80002ea:	4240      	negs	r0, r0
 80002ec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002f0:	4252      	negs	r2, r2
 80002f2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002f6:	4770      	bx	lr
 80002f8:	4252      	negs	r2, r2
 80002fa:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002fe:	f000 f82f 	bl	8000360 <__udivmoddi4>
 8000302:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000306:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030a:	b004      	add	sp, #16
 800030c:	4240      	negs	r0, r0
 800030e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000312:	4770      	bx	lr
 8000314:	4252      	negs	r2, r2
 8000316:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800031a:	f000 f821 	bl	8000360 <__udivmoddi4>
 800031e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000322:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000326:	b004      	add	sp, #16
 8000328:	4252      	negs	r2, r2
 800032a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800032e:	4770      	bx	lr

08000330 <__aeabi_uldivmod>:
 8000330:	b953      	cbnz	r3, 8000348 <__aeabi_uldivmod+0x18>
 8000332:	b94a      	cbnz	r2, 8000348 <__aeabi_uldivmod+0x18>
 8000334:	2900      	cmp	r1, #0
 8000336:	bf08      	it	eq
 8000338:	2800      	cmpeq	r0, #0
 800033a:	bf1c      	itt	ne
 800033c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000340:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000344:	f000 b974 	b.w	8000630 <__aeabi_idiv0>
 8000348:	f1ad 0c08 	sub.w	ip, sp, #8
 800034c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000350:	f000 f806 	bl	8000360 <__udivmoddi4>
 8000354:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000358:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800035c:	b004      	add	sp, #16
 800035e:	4770      	bx	lr

08000360 <__udivmoddi4>:
 8000360:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000364:	9d08      	ldr	r5, [sp, #32]
 8000366:	4604      	mov	r4, r0
 8000368:	468e      	mov	lr, r1
 800036a:	2b00      	cmp	r3, #0
 800036c:	d14d      	bne.n	800040a <__udivmoddi4+0xaa>
 800036e:	428a      	cmp	r2, r1
 8000370:	4694      	mov	ip, r2
 8000372:	d969      	bls.n	8000448 <__udivmoddi4+0xe8>
 8000374:	fab2 f282 	clz	r2, r2
 8000378:	b152      	cbz	r2, 8000390 <__udivmoddi4+0x30>
 800037a:	fa01 f302 	lsl.w	r3, r1, r2
 800037e:	f1c2 0120 	rsb	r1, r2, #32
 8000382:	fa20 f101 	lsr.w	r1, r0, r1
 8000386:	fa0c fc02 	lsl.w	ip, ip, r2
 800038a:	ea41 0e03 	orr.w	lr, r1, r3
 800038e:	4094      	lsls	r4, r2
 8000390:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000394:	0c21      	lsrs	r1, r4, #16
 8000396:	fbbe f6f8 	udiv	r6, lr, r8
 800039a:	fa1f f78c 	uxth.w	r7, ip
 800039e:	fb08 e316 	mls	r3, r8, r6, lr
 80003a2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80003a6:	fb06 f107 	mul.w	r1, r6, r7
 80003aa:	4299      	cmp	r1, r3
 80003ac:	d90a      	bls.n	80003c4 <__udivmoddi4+0x64>
 80003ae:	eb1c 0303 	adds.w	r3, ip, r3
 80003b2:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 80003b6:	f080 811f 	bcs.w	80005f8 <__udivmoddi4+0x298>
 80003ba:	4299      	cmp	r1, r3
 80003bc:	f240 811c 	bls.w	80005f8 <__udivmoddi4+0x298>
 80003c0:	3e02      	subs	r6, #2
 80003c2:	4463      	add	r3, ip
 80003c4:	1a5b      	subs	r3, r3, r1
 80003c6:	b2a4      	uxth	r4, r4
 80003c8:	fbb3 f0f8 	udiv	r0, r3, r8
 80003cc:	fb08 3310 	mls	r3, r8, r0, r3
 80003d0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80003d4:	fb00 f707 	mul.w	r7, r0, r7
 80003d8:	42a7      	cmp	r7, r4
 80003da:	d90a      	bls.n	80003f2 <__udivmoddi4+0x92>
 80003dc:	eb1c 0404 	adds.w	r4, ip, r4
 80003e0:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80003e4:	f080 810a 	bcs.w	80005fc <__udivmoddi4+0x29c>
 80003e8:	42a7      	cmp	r7, r4
 80003ea:	f240 8107 	bls.w	80005fc <__udivmoddi4+0x29c>
 80003ee:	4464      	add	r4, ip
 80003f0:	3802      	subs	r0, #2
 80003f2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003f6:	1be4      	subs	r4, r4, r7
 80003f8:	2600      	movs	r6, #0
 80003fa:	b11d      	cbz	r5, 8000404 <__udivmoddi4+0xa4>
 80003fc:	40d4      	lsrs	r4, r2
 80003fe:	2300      	movs	r3, #0
 8000400:	e9c5 4300 	strd	r4, r3, [r5]
 8000404:	4631      	mov	r1, r6
 8000406:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800040a:	428b      	cmp	r3, r1
 800040c:	d909      	bls.n	8000422 <__udivmoddi4+0xc2>
 800040e:	2d00      	cmp	r5, #0
 8000410:	f000 80ef 	beq.w	80005f2 <__udivmoddi4+0x292>
 8000414:	2600      	movs	r6, #0
 8000416:	e9c5 0100 	strd	r0, r1, [r5]
 800041a:	4630      	mov	r0, r6
 800041c:	4631      	mov	r1, r6
 800041e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000422:	fab3 f683 	clz	r6, r3
 8000426:	2e00      	cmp	r6, #0
 8000428:	d14a      	bne.n	80004c0 <__udivmoddi4+0x160>
 800042a:	428b      	cmp	r3, r1
 800042c:	d302      	bcc.n	8000434 <__udivmoddi4+0xd4>
 800042e:	4282      	cmp	r2, r0
 8000430:	f200 80f9 	bhi.w	8000626 <__udivmoddi4+0x2c6>
 8000434:	1a84      	subs	r4, r0, r2
 8000436:	eb61 0303 	sbc.w	r3, r1, r3
 800043a:	2001      	movs	r0, #1
 800043c:	469e      	mov	lr, r3
 800043e:	2d00      	cmp	r5, #0
 8000440:	d0e0      	beq.n	8000404 <__udivmoddi4+0xa4>
 8000442:	e9c5 4e00 	strd	r4, lr, [r5]
 8000446:	e7dd      	b.n	8000404 <__udivmoddi4+0xa4>
 8000448:	b902      	cbnz	r2, 800044c <__udivmoddi4+0xec>
 800044a:	deff      	udf	#255	; 0xff
 800044c:	fab2 f282 	clz	r2, r2
 8000450:	2a00      	cmp	r2, #0
 8000452:	f040 8092 	bne.w	800057a <__udivmoddi4+0x21a>
 8000456:	eba1 010c 	sub.w	r1, r1, ip
 800045a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800045e:	fa1f fe8c 	uxth.w	lr, ip
 8000462:	2601      	movs	r6, #1
 8000464:	0c20      	lsrs	r0, r4, #16
 8000466:	fbb1 f3f7 	udiv	r3, r1, r7
 800046a:	fb07 1113 	mls	r1, r7, r3, r1
 800046e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000472:	fb0e f003 	mul.w	r0, lr, r3
 8000476:	4288      	cmp	r0, r1
 8000478:	d908      	bls.n	800048c <__udivmoddi4+0x12c>
 800047a:	eb1c 0101 	adds.w	r1, ip, r1
 800047e:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000482:	d202      	bcs.n	800048a <__udivmoddi4+0x12a>
 8000484:	4288      	cmp	r0, r1
 8000486:	f200 80cb 	bhi.w	8000620 <__udivmoddi4+0x2c0>
 800048a:	4643      	mov	r3, r8
 800048c:	1a09      	subs	r1, r1, r0
 800048e:	b2a4      	uxth	r4, r4
 8000490:	fbb1 f0f7 	udiv	r0, r1, r7
 8000494:	fb07 1110 	mls	r1, r7, r0, r1
 8000498:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800049c:	fb0e fe00 	mul.w	lr, lr, r0
 80004a0:	45a6      	cmp	lr, r4
 80004a2:	d908      	bls.n	80004b6 <__udivmoddi4+0x156>
 80004a4:	eb1c 0404 	adds.w	r4, ip, r4
 80004a8:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 80004ac:	d202      	bcs.n	80004b4 <__udivmoddi4+0x154>
 80004ae:	45a6      	cmp	lr, r4
 80004b0:	f200 80bb 	bhi.w	800062a <__udivmoddi4+0x2ca>
 80004b4:	4608      	mov	r0, r1
 80004b6:	eba4 040e 	sub.w	r4, r4, lr
 80004ba:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80004be:	e79c      	b.n	80003fa <__udivmoddi4+0x9a>
 80004c0:	f1c6 0720 	rsb	r7, r6, #32
 80004c4:	40b3      	lsls	r3, r6
 80004c6:	fa22 fc07 	lsr.w	ip, r2, r7
 80004ca:	ea4c 0c03 	orr.w	ip, ip, r3
 80004ce:	fa20 f407 	lsr.w	r4, r0, r7
 80004d2:	fa01 f306 	lsl.w	r3, r1, r6
 80004d6:	431c      	orrs	r4, r3
 80004d8:	40f9      	lsrs	r1, r7
 80004da:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80004de:	fa00 f306 	lsl.w	r3, r0, r6
 80004e2:	fbb1 f8f9 	udiv	r8, r1, r9
 80004e6:	0c20      	lsrs	r0, r4, #16
 80004e8:	fa1f fe8c 	uxth.w	lr, ip
 80004ec:	fb09 1118 	mls	r1, r9, r8, r1
 80004f0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004f4:	fb08 f00e 	mul.w	r0, r8, lr
 80004f8:	4288      	cmp	r0, r1
 80004fa:	fa02 f206 	lsl.w	r2, r2, r6
 80004fe:	d90b      	bls.n	8000518 <__udivmoddi4+0x1b8>
 8000500:	eb1c 0101 	adds.w	r1, ip, r1
 8000504:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000508:	f080 8088 	bcs.w	800061c <__udivmoddi4+0x2bc>
 800050c:	4288      	cmp	r0, r1
 800050e:	f240 8085 	bls.w	800061c <__udivmoddi4+0x2bc>
 8000512:	f1a8 0802 	sub.w	r8, r8, #2
 8000516:	4461      	add	r1, ip
 8000518:	1a09      	subs	r1, r1, r0
 800051a:	b2a4      	uxth	r4, r4
 800051c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000520:	fb09 1110 	mls	r1, r9, r0, r1
 8000524:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000528:	fb00 fe0e 	mul.w	lr, r0, lr
 800052c:	458e      	cmp	lr, r1
 800052e:	d908      	bls.n	8000542 <__udivmoddi4+0x1e2>
 8000530:	eb1c 0101 	adds.w	r1, ip, r1
 8000534:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000538:	d26c      	bcs.n	8000614 <__udivmoddi4+0x2b4>
 800053a:	458e      	cmp	lr, r1
 800053c:	d96a      	bls.n	8000614 <__udivmoddi4+0x2b4>
 800053e:	3802      	subs	r0, #2
 8000540:	4461      	add	r1, ip
 8000542:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000546:	fba0 9402 	umull	r9, r4, r0, r2
 800054a:	eba1 010e 	sub.w	r1, r1, lr
 800054e:	42a1      	cmp	r1, r4
 8000550:	46c8      	mov	r8, r9
 8000552:	46a6      	mov	lr, r4
 8000554:	d356      	bcc.n	8000604 <__udivmoddi4+0x2a4>
 8000556:	d053      	beq.n	8000600 <__udivmoddi4+0x2a0>
 8000558:	b15d      	cbz	r5, 8000572 <__udivmoddi4+0x212>
 800055a:	ebb3 0208 	subs.w	r2, r3, r8
 800055e:	eb61 010e 	sbc.w	r1, r1, lr
 8000562:	fa01 f707 	lsl.w	r7, r1, r7
 8000566:	fa22 f306 	lsr.w	r3, r2, r6
 800056a:	40f1      	lsrs	r1, r6
 800056c:	431f      	orrs	r7, r3
 800056e:	e9c5 7100 	strd	r7, r1, [r5]
 8000572:	2600      	movs	r6, #0
 8000574:	4631      	mov	r1, r6
 8000576:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800057a:	f1c2 0320 	rsb	r3, r2, #32
 800057e:	40d8      	lsrs	r0, r3
 8000580:	fa0c fc02 	lsl.w	ip, ip, r2
 8000584:	fa21 f303 	lsr.w	r3, r1, r3
 8000588:	4091      	lsls	r1, r2
 800058a:	4301      	orrs	r1, r0
 800058c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000590:	fa1f fe8c 	uxth.w	lr, ip
 8000594:	fbb3 f0f7 	udiv	r0, r3, r7
 8000598:	fb07 3610 	mls	r6, r7, r0, r3
 800059c:	0c0b      	lsrs	r3, r1, #16
 800059e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80005a2:	fb00 f60e 	mul.w	r6, r0, lr
 80005a6:	429e      	cmp	r6, r3
 80005a8:	fa04 f402 	lsl.w	r4, r4, r2
 80005ac:	d908      	bls.n	80005c0 <__udivmoddi4+0x260>
 80005ae:	eb1c 0303 	adds.w	r3, ip, r3
 80005b2:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 80005b6:	d22f      	bcs.n	8000618 <__udivmoddi4+0x2b8>
 80005b8:	429e      	cmp	r6, r3
 80005ba:	d92d      	bls.n	8000618 <__udivmoddi4+0x2b8>
 80005bc:	3802      	subs	r0, #2
 80005be:	4463      	add	r3, ip
 80005c0:	1b9b      	subs	r3, r3, r6
 80005c2:	b289      	uxth	r1, r1
 80005c4:	fbb3 f6f7 	udiv	r6, r3, r7
 80005c8:	fb07 3316 	mls	r3, r7, r6, r3
 80005cc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80005d0:	fb06 f30e 	mul.w	r3, r6, lr
 80005d4:	428b      	cmp	r3, r1
 80005d6:	d908      	bls.n	80005ea <__udivmoddi4+0x28a>
 80005d8:	eb1c 0101 	adds.w	r1, ip, r1
 80005dc:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 80005e0:	d216      	bcs.n	8000610 <__udivmoddi4+0x2b0>
 80005e2:	428b      	cmp	r3, r1
 80005e4:	d914      	bls.n	8000610 <__udivmoddi4+0x2b0>
 80005e6:	3e02      	subs	r6, #2
 80005e8:	4461      	add	r1, ip
 80005ea:	1ac9      	subs	r1, r1, r3
 80005ec:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80005f0:	e738      	b.n	8000464 <__udivmoddi4+0x104>
 80005f2:	462e      	mov	r6, r5
 80005f4:	4628      	mov	r0, r5
 80005f6:	e705      	b.n	8000404 <__udivmoddi4+0xa4>
 80005f8:	4606      	mov	r6, r0
 80005fa:	e6e3      	b.n	80003c4 <__udivmoddi4+0x64>
 80005fc:	4618      	mov	r0, r3
 80005fe:	e6f8      	b.n	80003f2 <__udivmoddi4+0x92>
 8000600:	454b      	cmp	r3, r9
 8000602:	d2a9      	bcs.n	8000558 <__udivmoddi4+0x1f8>
 8000604:	ebb9 0802 	subs.w	r8, r9, r2
 8000608:	eb64 0e0c 	sbc.w	lr, r4, ip
 800060c:	3801      	subs	r0, #1
 800060e:	e7a3      	b.n	8000558 <__udivmoddi4+0x1f8>
 8000610:	4646      	mov	r6, r8
 8000612:	e7ea      	b.n	80005ea <__udivmoddi4+0x28a>
 8000614:	4620      	mov	r0, r4
 8000616:	e794      	b.n	8000542 <__udivmoddi4+0x1e2>
 8000618:	4640      	mov	r0, r8
 800061a:	e7d1      	b.n	80005c0 <__udivmoddi4+0x260>
 800061c:	46d0      	mov	r8, sl
 800061e:	e77b      	b.n	8000518 <__udivmoddi4+0x1b8>
 8000620:	3b02      	subs	r3, #2
 8000622:	4461      	add	r1, ip
 8000624:	e732      	b.n	800048c <__udivmoddi4+0x12c>
 8000626:	4630      	mov	r0, r6
 8000628:	e709      	b.n	800043e <__udivmoddi4+0xde>
 800062a:	4464      	add	r4, ip
 800062c:	3802      	subs	r0, #2
 800062e:	e742      	b.n	80004b6 <__udivmoddi4+0x156>

08000630 <__aeabi_idiv0>:
 8000630:	4770      	bx	lr
 8000632:	bf00      	nop

08000634 <check_errno>:
#include <string.h>

#define SIZE 8

void check_errno(int error)
{
 8000634:	b580      	push	{r7, lr}
 8000636:	b082      	sub	sp, #8
 8000638:	af00      	add	r7, sp, #0
 800063a:	6078      	str	r0, [r7, #4]
    if (error < 0)
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	2b00      	cmp	r3, #0
 8000640:	da03      	bge.n	800064a <check_errno+0x16>
    {
        perror("Error");
 8000642:	4804      	ldr	r0, [pc, #16]	; (8000654 <check_errno+0x20>)
 8000644:	f006 fcb6 	bl	8006fb4 <perror>
        while (1);
 8000648:	e7fe      	b.n	8000648 <check_errno+0x14>
    }
}
 800064a:	bf00      	nop
 800064c:	3708      	adds	r7, #8
 800064e:	46bd      	mov	sp, r7
 8000650:	bd80      	pop	{r7, pc}
 8000652:	bf00      	nop
 8000654:	08008bc0 	.word	0x08008bc0

08000658 <check>:

void check(int error)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b082      	sub	sp, #8
 800065c:	af00      	add	r7, sp, #0
 800065e:	6078      	str	r0, [r7, #4]
    if (error != 0)
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	2b00      	cmp	r3, #0
 8000664:	d008      	beq.n	8000678 <check+0x20>
    {
        printf("Error: %s\n", strerror(error));
 8000666:	6878      	ldr	r0, [r7, #4]
 8000668:	f006 ff96 	bl	8007598 <strerror>
 800066c:	4603      	mov	r3, r0
 800066e:	4619      	mov	r1, r3
 8000670:	4803      	ldr	r0, [pc, #12]	; (8000680 <check+0x28>)
 8000672:	f006 fca7 	bl	8006fc4 <iprintf>
        while (1);
 8000676:	e7fe      	b.n	8000676 <check+0x1e>
    }
}
 8000678:	bf00      	nop
 800067a:	3708      	adds	r7, #8
 800067c:	46bd      	mov	sp, r7
 800067e:	bd80      	pop	{r7, pc}
 8000680:	08008bc8 	.word	0x08008bc8

08000684 <put>:
sem_t semEmpty; // counting semaphore: counts the number of empty places
sem_t semFilled; // counting semaphore: count the number of filled places
sem_t semPrintf; // binary semaphore: used for mutual exclusive use of printf

void put(char c)
{
 8000684:	b580      	push	{r7, lr}
 8000686:	b082      	sub	sp, #8
 8000688:	af00      	add	r7, sp, #0
 800068a:	4603      	mov	r3, r0
 800068c:	71fb      	strb	r3, [r7, #7]
    check_errno( sem_wait(&semEmpty) ); // lower the number of empty places, WAIT if there are no free places left!
 800068e:	4818      	ldr	r0, [pc, #96]	; (80006f0 <put+0x6c>)
 8000690:	f005 fc26 	bl	8005ee0 <sem_wait>
 8000694:	4603      	mov	r3, r0
 8000696:	4618      	mov	r0, r3
 8000698:	f7ff ffcc 	bl	8000634 <check_errno>
    check_errno( sem_wait(&semMutualExclusive) ); // enter critical region
 800069c:	4815      	ldr	r0, [pc, #84]	; (80006f4 <put+0x70>)
 800069e:	f005 fc1f 	bl	8005ee0 <sem_wait>
 80006a2:	4603      	mov	r3, r0
 80006a4:	4618      	mov	r0, r3
 80006a6:	f7ff ffc5 	bl	8000634 <check_errno>
    buffer[indexPut] = c;
 80006aa:	4b13      	ldr	r3, [pc, #76]	; (80006f8 <put+0x74>)
 80006ac:	681b      	ldr	r3, [r3, #0]
 80006ae:	4913      	ldr	r1, [pc, #76]	; (80006fc <put+0x78>)
 80006b0:	79fa      	ldrb	r2, [r7, #7]
 80006b2:	54ca      	strb	r2, [r1, r3]
    indexPut++;
 80006b4:	4b10      	ldr	r3, [pc, #64]	; (80006f8 <put+0x74>)
 80006b6:	681b      	ldr	r3, [r3, #0]
 80006b8:	3301      	adds	r3, #1
 80006ba:	4a0f      	ldr	r2, [pc, #60]	; (80006f8 <put+0x74>)
 80006bc:	6013      	str	r3, [r2, #0]
    if (indexPut == SIZE)
 80006be:	4b0e      	ldr	r3, [pc, #56]	; (80006f8 <put+0x74>)
 80006c0:	681b      	ldr	r3, [r3, #0]
 80006c2:	2b08      	cmp	r3, #8
 80006c4:	d102      	bne.n	80006cc <put+0x48>
    {
        indexPut = 0;
 80006c6:	4b0c      	ldr	r3, [pc, #48]	; (80006f8 <put+0x74>)
 80006c8:	2200      	movs	r2, #0
 80006ca:	601a      	str	r2, [r3, #0]
    }
    check_errno( sem_post(&semMutualExclusive) ); // leave critical region
 80006cc:	4809      	ldr	r0, [pc, #36]	; (80006f4 <put+0x70>)
 80006ce:	f005 fb4b 	bl	8005d68 <sem_post>
 80006d2:	4603      	mov	r3, r0
 80006d4:	4618      	mov	r0, r3
 80006d6:	f7ff ffad 	bl	8000634 <check_errno>
    check_errno( sem_post(&semFilled) ); // increase the number of filled places
 80006da:	4809      	ldr	r0, [pc, #36]	; (8000700 <put+0x7c>)
 80006dc:	f005 fb44 	bl	8005d68 <sem_post>
 80006e0:	4603      	mov	r3, r0
 80006e2:	4618      	mov	r0, r3
 80006e4:	f7ff ffa6 	bl	8000634 <check_errno>
}
 80006e8:	bf00      	nop
 80006ea:	3708      	adds	r7, #8
 80006ec:	46bd      	mov	sp, r7
 80006ee:	bd80      	pop	{r7, pc}
 80006f0:	200000fc 	.word	0x200000fc
 80006f4:	200000a8 	.word	0x200000a8
 80006f8:	200000a4 	.word	0x200000a4
 80006fc:	20000098 	.word	0x20000098
 8000700:	20000150 	.word	0x20000150

08000704 <get>:

char get(void)
{
 8000704:	b580      	push	{r7, lr}
 8000706:	b082      	sub	sp, #8
 8000708:	af00      	add	r7, sp, #0
    check_errno( sem_wait(&semFilled) ); // lower the number of filled places, WAIT if there are no filled places left!
 800070a:	4819      	ldr	r0, [pc, #100]	; (8000770 <get+0x6c>)
 800070c:	f005 fbe8 	bl	8005ee0 <sem_wait>
 8000710:	4603      	mov	r3, r0
 8000712:	4618      	mov	r0, r3
 8000714:	f7ff ff8e 	bl	8000634 <check_errno>
    check_errno( sem_wait(&semMutualExclusive) ); // enter critical region
 8000718:	4816      	ldr	r0, [pc, #88]	; (8000774 <get+0x70>)
 800071a:	f005 fbe1 	bl	8005ee0 <sem_wait>
 800071e:	4603      	mov	r3, r0
 8000720:	4618      	mov	r0, r3
 8000722:	f7ff ff87 	bl	8000634 <check_errno>
    char c = buffer[indexGet];
 8000726:	4b14      	ldr	r3, [pc, #80]	; (8000778 <get+0x74>)
 8000728:	681b      	ldr	r3, [r3, #0]
 800072a:	4a14      	ldr	r2, [pc, #80]	; (800077c <get+0x78>)
 800072c:	5cd3      	ldrb	r3, [r2, r3]
 800072e:	71fb      	strb	r3, [r7, #7]
    indexGet++;
 8000730:	4b11      	ldr	r3, [pc, #68]	; (8000778 <get+0x74>)
 8000732:	681b      	ldr	r3, [r3, #0]
 8000734:	3301      	adds	r3, #1
 8000736:	4a10      	ldr	r2, [pc, #64]	; (8000778 <get+0x74>)
 8000738:	6013      	str	r3, [r2, #0]
    if (indexGet == SIZE)
 800073a:	4b0f      	ldr	r3, [pc, #60]	; (8000778 <get+0x74>)
 800073c:	681b      	ldr	r3, [r3, #0]
 800073e:	2b08      	cmp	r3, #8
 8000740:	d102      	bne.n	8000748 <get+0x44>
    {
        indexGet = 0;
 8000742:	4b0d      	ldr	r3, [pc, #52]	; (8000778 <get+0x74>)
 8000744:	2200      	movs	r2, #0
 8000746:	601a      	str	r2, [r3, #0]
    }
    check_errno( sem_post(&semMutualExclusive) ); // leave critical region
 8000748:	480a      	ldr	r0, [pc, #40]	; (8000774 <get+0x70>)
 800074a:	f005 fb0d 	bl	8005d68 <sem_post>
 800074e:	4603      	mov	r3, r0
 8000750:	4618      	mov	r0, r3
 8000752:	f7ff ff6f 	bl	8000634 <check_errno>
    check_errno( sem_post(&semEmpty) ); // increase the number of empty places
 8000756:	480a      	ldr	r0, [pc, #40]	; (8000780 <get+0x7c>)
 8000758:	f005 fb06 	bl	8005d68 <sem_post>
 800075c:	4603      	mov	r3, r0
 800075e:	4618      	mov	r0, r3
 8000760:	f7ff ff68 	bl	8000634 <check_errno>
    return c;
 8000764:	79fb      	ldrb	r3, [r7, #7]
}
 8000766:	4618      	mov	r0, r3
 8000768:	3708      	adds	r7, #8
 800076a:	46bd      	mov	sp, r7
 800076c:	bd80      	pop	{r7, pc}
 800076e:	bf00      	nop
 8000770:	20000150 	.word	0x20000150
 8000774:	200000a8 	.word	0x200000a8
 8000778:	200000a0 	.word	0x200000a0
 800077c:	20000098 	.word	0x20000098
 8000780:	200000fc 	.word	0x200000fc

08000784 <producer>:

void *producer(void *arg) // function for producer thread
{
 8000784:	b580      	push	{r7, lr}
 8000786:	b084      	sub	sp, #16
 8000788:	af00      	add	r7, sp, #0
 800078a:	6078      	str	r0, [r7, #4]
    char c = *(char *)arg;
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	781b      	ldrb	r3, [r3, #0]
 8000790:	72fb      	strb	r3, [r7, #11]
    check_errno( sem_wait(&semPrintf) );
 8000792:	4822      	ldr	r0, [pc, #136]	; (800081c <producer+0x98>)
 8000794:	f005 fba4 	bl	8005ee0 <sem_wait>
 8000798:	4603      	mov	r3, r0
 800079a:	4618      	mov	r0, r3
 800079c:	f7ff ff4a 	bl	8000634 <check_errno>
    check_errno( printf("Thread: %p with argument: %c starts\n", pthread_self(), c) );
 80007a0:	f005 fa98 	bl	8005cd4 <pthread_self>
 80007a4:	4601      	mov	r1, r0
 80007a6:	7afb      	ldrb	r3, [r7, #11]
 80007a8:	461a      	mov	r2, r3
 80007aa:	481d      	ldr	r0, [pc, #116]	; (8000820 <producer+0x9c>)
 80007ac:	f006 fc0a 	bl	8006fc4 <iprintf>
 80007b0:	4603      	mov	r3, r0
 80007b2:	4618      	mov	r0, r3
 80007b4:	f7ff ff3e 	bl	8000634 <check_errno>
    check_errno( sem_post(&semPrintf) );
 80007b8:	4818      	ldr	r0, [pc, #96]	; (800081c <producer+0x98>)
 80007ba:	f005 fad5 	bl	8005d68 <sem_post>
 80007be:	4603      	mov	r3, r0
 80007c0:	4618      	mov	r0, r3
 80007c2:	f7ff ff37 	bl	8000634 <check_errno>
    for (int i = 0; i < 100; ++i)
 80007c6:	2300      	movs	r3, #0
 80007c8:	60fb      	str	r3, [r7, #12]
 80007ca:	e006      	b.n	80007da <producer+0x56>
    {
        put(c);
 80007cc:	7afb      	ldrb	r3, [r7, #11]
 80007ce:	4618      	mov	r0, r3
 80007d0:	f7ff ff58 	bl	8000684 <put>
    for (int i = 0; i < 100; ++i)
 80007d4:	68fb      	ldr	r3, [r7, #12]
 80007d6:	3301      	adds	r3, #1
 80007d8:	60fb      	str	r3, [r7, #12]
 80007da:	68fb      	ldr	r3, [r7, #12]
 80007dc:	2b63      	cmp	r3, #99	; 0x63
 80007de:	ddf5      	ble.n	80007cc <producer+0x48>
    }
    check_errno( sem_wait(&semPrintf) );
 80007e0:	480e      	ldr	r0, [pc, #56]	; (800081c <producer+0x98>)
 80007e2:	f005 fb7d 	bl	8005ee0 <sem_wait>
 80007e6:	4603      	mov	r3, r0
 80007e8:	4618      	mov	r0, r3
 80007ea:	f7ff ff23 	bl	8000634 <check_errno>
    check_errno( printf("Thread: %p stops\n", pthread_self()) );
 80007ee:	f005 fa71 	bl	8005cd4 <pthread_self>
 80007f2:	4603      	mov	r3, r0
 80007f4:	4619      	mov	r1, r3
 80007f6:	480b      	ldr	r0, [pc, #44]	; (8000824 <producer+0xa0>)
 80007f8:	f006 fbe4 	bl	8006fc4 <iprintf>
 80007fc:	4603      	mov	r3, r0
 80007fe:	4618      	mov	r0, r3
 8000800:	f7ff ff18 	bl	8000634 <check_errno>
    check_errno( sem_post(&semPrintf) );
 8000804:	4805      	ldr	r0, [pc, #20]	; (800081c <producer+0x98>)
 8000806:	f005 faaf 	bl	8005d68 <sem_post>
 800080a:	4603      	mov	r3, r0
 800080c:	4618      	mov	r0, r3
 800080e:	f7ff ff11 	bl	8000634 <check_errno>
    return NULL;
 8000812:	2300      	movs	r3, #0
}
 8000814:	4618      	mov	r0, r3
 8000816:	3710      	adds	r7, #16
 8000818:	46bd      	mov	sp, r7
 800081a:	bd80      	pop	{r7, pc}
 800081c:	200001a4 	.word	0x200001a4
 8000820:	08008bd4 	.word	0x08008bd4
 8000824:	08008bfc 	.word	0x08008bfc

08000828 <consumer>:

void *consumer(void *arg) // function for consumer thread
{
 8000828:	b580      	push	{r7, lr}
 800082a:	b084      	sub	sp, #16
 800082c:	af00      	add	r7, sp, #0
 800082e:	6078      	str	r0, [r7, #4]
    check_errno( sem_wait(&semPrintf) );
 8000830:	4832      	ldr	r0, [pc, #200]	; (80008fc <consumer+0xd4>)
 8000832:	f005 fb55 	bl	8005ee0 <sem_wait>
 8000836:	4603      	mov	r3, r0
 8000838:	4618      	mov	r0, r3
 800083a:	f7ff fefb 	bl	8000634 <check_errno>
    check_errno( printf("Thread: %p starts\n", pthread_self()) );
 800083e:	f005 fa49 	bl	8005cd4 <pthread_self>
 8000842:	4603      	mov	r3, r0
 8000844:	4619      	mov	r1, r3
 8000846:	482e      	ldr	r0, [pc, #184]	; (8000900 <consumer+0xd8>)
 8000848:	f006 fbbc 	bl	8006fc4 <iprintf>
 800084c:	4603      	mov	r3, r0
 800084e:	4618      	mov	r0, r3
 8000850:	f7ff fef0 	bl	8000634 <check_errno>
    check_errno( sem_post(&semPrintf) );
 8000854:	4829      	ldr	r0, [pc, #164]	; (80008fc <consumer+0xd4>)
 8000856:	f005 fa87 	bl	8005d68 <sem_post>
 800085a:	4603      	mov	r3, r0
 800085c:	4618      	mov	r0, r3
 800085e:	f7ff fee9 	bl	8000634 <check_errno>
    for (int i = 0; i < 200; ++i)
 8000862:	2300      	movs	r3, #0
 8000864:	60fb      	str	r3, [r7, #12]
 8000866:	e027      	b.n	80008b8 <consumer+0x90>
    {
        char c = get();
 8000868:	f7ff ff4c 	bl	8000704 <get>
 800086c:	4603      	mov	r3, r0
 800086e:	72fb      	strb	r3, [r7, #11]
        check_errno( sem_wait(&semPrintf) );
 8000870:	4822      	ldr	r0, [pc, #136]	; (80008fc <consumer+0xd4>)
 8000872:	f005 fb35 	bl	8005ee0 <sem_wait>
 8000876:	4603      	mov	r3, r0
 8000878:	4618      	mov	r0, r3
 800087a:	f7ff fedb 	bl	8000634 <check_errno>
        check_errno( printf("%c", c) );
 800087e:	7afb      	ldrb	r3, [r7, #11]
 8000880:	4619      	mov	r1, r3
 8000882:	4820      	ldr	r0, [pc, #128]	; (8000904 <consumer+0xdc>)
 8000884:	f006 fb9e 	bl	8006fc4 <iprintf>
 8000888:	4603      	mov	r3, r0
 800088a:	4618      	mov	r0, r3
 800088c:	f7ff fed2 	bl	8000634 <check_errno>
        check_errno( fflush(stdout) );
 8000890:	4b1d      	ldr	r3, [pc, #116]	; (8000908 <consumer+0xe0>)
 8000892:	681b      	ldr	r3, [r3, #0]
 8000894:	689b      	ldr	r3, [r3, #8]
 8000896:	4618      	mov	r0, r3
 8000898:	f006 f8b0 	bl	80069fc <fflush>
 800089c:	4603      	mov	r3, r0
 800089e:	4618      	mov	r0, r3
 80008a0:	f7ff fec8 	bl	8000634 <check_errno>
        check_errno( sem_post(&semPrintf) );
 80008a4:	4815      	ldr	r0, [pc, #84]	; (80008fc <consumer+0xd4>)
 80008a6:	f005 fa5f 	bl	8005d68 <sem_post>
 80008aa:	4603      	mov	r3, r0
 80008ac:	4618      	mov	r0, r3
 80008ae:	f7ff fec1 	bl	8000634 <check_errno>
    for (int i = 0; i < 200; ++i)
 80008b2:	68fb      	ldr	r3, [r7, #12]
 80008b4:	3301      	adds	r3, #1
 80008b6:	60fb      	str	r3, [r7, #12]
 80008b8:	68fb      	ldr	r3, [r7, #12]
 80008ba:	2bc7      	cmp	r3, #199	; 0xc7
 80008bc:	ddd4      	ble.n	8000868 <consumer+0x40>
    }
    check_errno( sem_wait(&semPrintf) );
 80008be:	480f      	ldr	r0, [pc, #60]	; (80008fc <consumer+0xd4>)
 80008c0:	f005 fb0e 	bl	8005ee0 <sem_wait>
 80008c4:	4603      	mov	r3, r0
 80008c6:	4618      	mov	r0, r3
 80008c8:	f7ff feb4 	bl	8000634 <check_errno>
    check_errno( printf("Thread: %p stops\n", pthread_self()) );
 80008cc:	f005 fa02 	bl	8005cd4 <pthread_self>
 80008d0:	4603      	mov	r3, r0
 80008d2:	4619      	mov	r1, r3
 80008d4:	480d      	ldr	r0, [pc, #52]	; (800090c <consumer+0xe4>)
 80008d6:	f006 fb75 	bl	8006fc4 <iprintf>
 80008da:	4603      	mov	r3, r0
 80008dc:	4618      	mov	r0, r3
 80008de:	f7ff fea9 	bl	8000634 <check_errno>
    check_errno( sem_post(&semPrintf) );
 80008e2:	4806      	ldr	r0, [pc, #24]	; (80008fc <consumer+0xd4>)
 80008e4:	f005 fa40 	bl	8005d68 <sem_post>
 80008e8:	4603      	mov	r3, r0
 80008ea:	4618      	mov	r0, r3
 80008ec:	f7ff fea2 	bl	8000634 <check_errno>
    return NULL;
 80008f0:	2300      	movs	r3, #0
}
 80008f2:	4618      	mov	r0, r3
 80008f4:	3710      	adds	r7, #16
 80008f6:	46bd      	mov	sp, r7
 80008f8:	bd80      	pop	{r7, pc}
 80008fa:	bf00      	nop
 80008fc:	200001a4 	.word	0x200001a4
 8000900:	08008c10 	.word	0x08008c10
 8000904:	08008c24 	.word	0x08008c24
 8000908:	20000018 	.word	0x20000018
 800090c:	08008bfc 	.word	0x08008bfc

08000910 <read_prio>:

int read_prio(char *process_name)
{
 8000910:	b580      	push	{r7, lr}
 8000912:	b084      	sub	sp, #16
 8000914:	af00      	add	r7, sp, #0
 8000916:	6078      	str	r0, [r7, #4]
    int prio;
    do
    {
        check_errno( printf("Enter priority for process %s [1..15]: ", process_name) );
 8000918:	6879      	ldr	r1, [r7, #4]
 800091a:	4812      	ldr	r0, [pc, #72]	; (8000964 <read_prio+0x54>)
 800091c:	f006 fb52 	bl	8006fc4 <iprintf>
 8000920:	4603      	mov	r3, r0
 8000922:	4618      	mov	r0, r3
 8000924:	f7ff fe86 	bl	8000634 <check_errno>
        check_errno( fflush(stdout) );
 8000928:	4b0f      	ldr	r3, [pc, #60]	; (8000968 <read_prio+0x58>)
 800092a:	681b      	ldr	r3, [r3, #0]
 800092c:	689b      	ldr	r3, [r3, #8]
 800092e:	4618      	mov	r0, r3
 8000930:	f006 f864 	bl	80069fc <fflush>
 8000934:	4603      	mov	r3, r0
 8000936:	4618      	mov	r0, r3
 8000938:	f7ff fe7c 	bl	8000634 <check_errno>
    }
    while (scanf("%d", &prio) != 1 || prio < 1 || prio > 15);
 800093c:	f107 030c 	add.w	r3, r7, #12
 8000940:	4619      	mov	r1, r3
 8000942:	480a      	ldr	r0, [pc, #40]	; (800096c <read_prio+0x5c>)
 8000944:	f006 fbe6 	bl	8007114 <iscanf>
 8000948:	4603      	mov	r3, r0
 800094a:	2b01      	cmp	r3, #1
 800094c:	d1e4      	bne.n	8000918 <read_prio+0x8>
 800094e:	68fb      	ldr	r3, [r7, #12]
 8000950:	2b00      	cmp	r3, #0
 8000952:	dde1      	ble.n	8000918 <read_prio+0x8>
 8000954:	68fb      	ldr	r3, [r7, #12]
 8000956:	2b0f      	cmp	r3, #15
 8000958:	dcde      	bgt.n	8000918 <read_prio+0x8>
    return prio;
 800095a:	68fb      	ldr	r3, [r7, #12]
}
 800095c:	4618      	mov	r0, r3
 800095e:	3710      	adds	r7, #16
 8000960:	46bd      	mov	sp, r7
 8000962:	bd80      	pop	{r7, pc}
 8000964:	08008c28 	.word	0x08008c28
 8000968:	20000018 	.word	0x20000018
 800096c:	08008c50 	.word	0x08008c50

08000970 <main_thread>:

void *main_thread(void *arg)
{
 8000970:	b580      	push	{r7, lr}
 8000972:	b090      	sub	sp, #64	; 0x40
 8000974:	af00      	add	r7, sp, #0
 8000976:	6078      	str	r0, [r7, #4]
    int prioc = read_prio("Consumer");
 8000978:	48b1      	ldr	r0, [pc, #708]	; (8000c40 <main_thread+0x2d0>)
 800097a:	f7ff ffc9 	bl	8000910 <read_prio>
 800097e:	63f8      	str	r0, [r7, #60]	; 0x3c
    int priop1 = read_prio("Frikandel Producer");
 8000980:	48b0      	ldr	r0, [pc, #704]	; (8000c44 <main_thread+0x2d4>)
 8000982:	f7ff ffc5 	bl	8000910 <read_prio>
 8000986:	63b8      	str	r0, [r7, #56]	; 0x38
    int priop2 = read_prio("Kroket Producer");
 8000988:	48af      	ldr	r0, [pc, #700]	; (8000c48 <main_thread+0x2d8>)
 800098a:	f7ff ffc1 	bl	8000910 <read_prio>
 800098e:	6378      	str	r0, [r7, #52]	; 0x34

    check_errno( printf("Output for Consumer priority = %d ", prioc) );
 8000990:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8000992:	48ae      	ldr	r0, [pc, #696]	; (8000c4c <main_thread+0x2dc>)
 8000994:	f006 fb16 	bl	8006fc4 <iprintf>
 8000998:	4603      	mov	r3, r0
 800099a:	4618      	mov	r0, r3
 800099c:	f7ff fe4a 	bl	8000634 <check_errno>
    check_errno( printf("frikandel Producer priority = %d ", priop1) );
 80009a0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80009a2:	48ab      	ldr	r0, [pc, #684]	; (8000c50 <main_thread+0x2e0>)
 80009a4:	f006 fb0e 	bl	8006fc4 <iprintf>
 80009a8:	4603      	mov	r3, r0
 80009aa:	4618      	mov	r0, r3
 80009ac:	f7ff fe42 	bl	8000634 <check_errno>
    check_errno( printf("Kroket Producer priority = %d\n", priop2) );
 80009b0:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80009b2:	48a8      	ldr	r0, [pc, #672]	; (8000c54 <main_thread+0x2e4>)
 80009b4:	f006 fb06 	bl	8006fc4 <iprintf>
 80009b8:	4603      	mov	r3, r0
 80009ba:	4618      	mov	r0, r3
 80009bc:	f7ff fe3a 	bl	8000634 <check_errno>

    check_errno( sem_init(&semMutualExclusive, 0, 1) ); // allow one thread exclusively in critical section
 80009c0:	2201      	movs	r2, #1
 80009c2:	2100      	movs	r1, #0
 80009c4:	48a4      	ldr	r0, [pc, #656]	; (8000c58 <main_thread+0x2e8>)
 80009c6:	f005 f9a7 	bl	8005d18 <sem_init>
 80009ca:	4603      	mov	r3, r0
 80009cc:	4618      	mov	r0, r3
 80009ce:	f7ff fe31 	bl	8000634 <check_errno>
    check_errno( sem_init(&semEmpty, 0, SIZE) ); // there are SIZE empty places
 80009d2:	2208      	movs	r2, #8
 80009d4:	2100      	movs	r1, #0
 80009d6:	48a1      	ldr	r0, [pc, #644]	; (8000c5c <main_thread+0x2ec>)
 80009d8:	f005 f99e 	bl	8005d18 <sem_init>
 80009dc:	4603      	mov	r3, r0
 80009de:	4618      	mov	r0, r3
 80009e0:	f7ff fe28 	bl	8000634 <check_errno>
    check_errno( sem_init(&semFilled, 0, 0) ); // there are 0 filled places
 80009e4:	2200      	movs	r2, #0
 80009e6:	2100      	movs	r1, #0
 80009e8:	489d      	ldr	r0, [pc, #628]	; (8000c60 <main_thread+0x2f0>)
 80009ea:	f005 f995 	bl	8005d18 <sem_init>
 80009ee:	4603      	mov	r3, r0
 80009f0:	4618      	mov	r0, r3
 80009f2:	f7ff fe1f 	bl	8000634 <check_errno>
    check_errno( sem_init(&semPrintf, 0, 1) ); // allow one thread exclusively to use printf
 80009f6:	2201      	movs	r2, #1
 80009f8:	2100      	movs	r1, #0
 80009fa:	489a      	ldr	r0, [pc, #616]	; (8000c64 <main_thread+0x2f4>)
 80009fc:	f005 f98c 	bl	8005d18 <sem_init>
 8000a00:	4603      	mov	r3, r0
 8000a02:	4618      	mov	r0, r3
 8000a04:	f7ff fe16 	bl	8000634 <check_errno>

    // Zie UM2609 6.2.1.2 Add to registry
    // https://www.st.com/resource/en/user_manual/dm00629856-stm32cubeide-user-guide-stmicroelectronics.pdf
    vQueueAddToRegistry((QueueHandle_t) &semMutualExclusive.xSemaphore, "semMutualExclusive");
 8000a08:	4997      	ldr	r1, [pc, #604]	; (8000c68 <main_thread+0x2f8>)
 8000a0a:	4893      	ldr	r0, [pc, #588]	; (8000c58 <main_thread+0x2e8>)
 8000a0c:	f002 fdb6 	bl	800357c <vQueueAddToRegistry>
    vQueueAddToRegistry((QueueHandle_t) &semEmpty.xSemaphore, "semEmpty");
 8000a10:	4996      	ldr	r1, [pc, #600]	; (8000c6c <main_thread+0x2fc>)
 8000a12:	4892      	ldr	r0, [pc, #584]	; (8000c5c <main_thread+0x2ec>)
 8000a14:	f002 fdb2 	bl	800357c <vQueueAddToRegistry>
    vQueueAddToRegistry((QueueHandle_t) &semFilled.xSemaphore, "semFilled");
 8000a18:	4995      	ldr	r1, [pc, #596]	; (8000c70 <main_thread+0x300>)
 8000a1a:	4891      	ldr	r0, [pc, #580]	; (8000c60 <main_thread+0x2f0>)
 8000a1c:	f002 fdae 	bl	800357c <vQueueAddToRegistry>
    vQueueAddToRegistry((QueueHandle_t) &semPrintf.xSemaphore, "semPrintf");
 8000a20:	4994      	ldr	r1, [pc, #592]	; (8000c74 <main_thread+0x304>)
 8000a22:	4890      	ldr	r0, [pc, #576]	; (8000c64 <main_thread+0x2f4>)
 8000a24:	f002 fdaa 	bl	800357c <vQueueAddToRegistry>

    pthread_attr_t ptac, ptap1, ptap2;
    check( pthread_attr_init(&ptac) );
 8000a28:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000a2c:	4618      	mov	r0, r3
 8000a2e:	f004 ffcb 	bl	80059c8 <pthread_attr_init>
 8000a32:	4603      	mov	r3, r0
 8000a34:	4618      	mov	r0, r3
 8000a36:	f7ff fe0f 	bl	8000658 <check>
    check( pthread_attr_init(&ptap1) );
 8000a3a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000a3e:	4618      	mov	r0, r3
 8000a40:	f004 ffc2 	bl	80059c8 <pthread_attr_init>
 8000a44:	4603      	mov	r3, r0
 8000a46:	4618      	mov	r0, r3
 8000a48:	f7ff fe06 	bl	8000658 <check>
    check( pthread_attr_init(&ptap2) );
 8000a4c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000a50:	4618      	mov	r0, r3
 8000a52:	f004 ffb9 	bl	80059c8 <pthread_attr_init>
 8000a56:	4603      	mov	r3, r0
 8000a58:	4618      	mov	r0, r3
 8000a5a:	f7ff fdfd 	bl	8000658 <check>

    check( pthread_attr_setstacksize(&ptac, 1024) );
 8000a5e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000a62:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000a66:	4618      	mov	r0, r3
 8000a68:	f005 f825 	bl	8005ab6 <pthread_attr_setstacksize>
 8000a6c:	4603      	mov	r3, r0
 8000a6e:	4618      	mov	r0, r3
 8000a70:	f7ff fdf2 	bl	8000658 <check>
    check( pthread_attr_setstacksize(&ptap1, 1024) );
 8000a74:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000a78:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000a7c:	4618      	mov	r0, r3
 8000a7e:	f005 f81a 	bl	8005ab6 <pthread_attr_setstacksize>
 8000a82:	4603      	mov	r3, r0
 8000a84:	4618      	mov	r0, r3
 8000a86:	f7ff fde7 	bl	8000658 <check>
    check( pthread_attr_setstacksize(&ptap2, 1024) );
 8000a8a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000a8e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000a92:	4618      	mov	r0, r3
 8000a94:	f005 f80f 	bl	8005ab6 <pthread_attr_setstacksize>
 8000a98:	4603      	mov	r3, r0
 8000a9a:	4618      	mov	r0, r3
 8000a9c:	f7ff fddc 	bl	8000658 <check>

    struct sched_param spc, spp1, spp2;
    check( pthread_attr_getschedparam(&ptac, &spc) );
 8000aa0:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8000aa4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000aa8:	4611      	mov	r1, r2
 8000aaa:	4618      	mov	r0, r3
 8000aac:	f004 ff77 	bl	800599e <pthread_attr_getschedparam>
 8000ab0:	4603      	mov	r3, r0
 8000ab2:	4618      	mov	r0, r3
 8000ab4:	f7ff fdd0 	bl	8000658 <check>
    check( pthread_attr_getschedparam(&ptap1, &spp1) );
 8000ab8:	f107 0220 	add.w	r2, r7, #32
 8000abc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000ac0:	4611      	mov	r1, r2
 8000ac2:	4618      	mov	r0, r3
 8000ac4:	f004 ff6b 	bl	800599e <pthread_attr_getschedparam>
 8000ac8:	4603      	mov	r3, r0
 8000aca:	4618      	mov	r0, r3
 8000acc:	f7ff fdc4 	bl	8000658 <check>
    check( pthread_attr_getschedparam(&ptap2, &spp2) );
 8000ad0:	f107 021c 	add.w	r2, r7, #28
 8000ad4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000ad8:	4611      	mov	r1, r2
 8000ada:	4618      	mov	r0, r3
 8000adc:	f004 ff5f 	bl	800599e <pthread_attr_getschedparam>
 8000ae0:	4603      	mov	r3, r0
 8000ae2:	4618      	mov	r0, r3
 8000ae4:	f7ff fdb8 	bl	8000658 <check>

    spc.sched_priority = prioc;
 8000ae8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000aea:	627b      	str	r3, [r7, #36]	; 0x24
    spp1.sched_priority = priop1;
 8000aec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000aee:	623b      	str	r3, [r7, #32]
    spp2.sched_priority = priop2;
 8000af0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000af2:	61fb      	str	r3, [r7, #28]

    check( pthread_attr_setschedparam(&ptac, &spc) );
 8000af4:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8000af8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000afc:	4611      	mov	r1, r2
 8000afe:	4618      	mov	r0, r3
 8000b00:	f004 ffa0 	bl	8005a44 <pthread_attr_setschedparam>
 8000b04:	4603      	mov	r3, r0
 8000b06:	4618      	mov	r0, r3
 8000b08:	f7ff fda6 	bl	8000658 <check>
    check( pthread_attr_setschedparam(&ptap1, &spp1) );
 8000b0c:	f107 0220 	add.w	r2, r7, #32
 8000b10:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000b14:	4611      	mov	r1, r2
 8000b16:	4618      	mov	r0, r3
 8000b18:	f004 ff94 	bl	8005a44 <pthread_attr_setschedparam>
 8000b1c:	4603      	mov	r3, r0
 8000b1e:	4618      	mov	r0, r3
 8000b20:	f7ff fd9a 	bl	8000658 <check>
    check( pthread_attr_setschedparam(&ptap2, &spp2) );
 8000b24:	f107 021c 	add.w	r2, r7, #28
 8000b28:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000b2c:	4611      	mov	r1, r2
 8000b2e:	4618      	mov	r0, r3
 8000b30:	f004 ff88 	bl	8005a44 <pthread_attr_setschedparam>
 8000b34:	4603      	mov	r3, r0
 8000b36:	4618      	mov	r0, r3
 8000b38:	f7ff fd8e 	bl	8000658 <check>

    pthread_t ptc, ptp1, ptp2;
    char frikandel = 'F', kroket = 'K';
 8000b3c:	2346      	movs	r3, #70	; 0x46
 8000b3e:	73fb      	strb	r3, [r7, #15]
 8000b40:	234b      	movs	r3, #75	; 0x4b
 8000b42:	73bb      	strb	r3, [r7, #14]
    check( pthread_create(&ptc, &ptac, consumer, NULL) );
 8000b44:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8000b48:	f107 0018 	add.w	r0, r7, #24
 8000b4c:	2300      	movs	r3, #0
 8000b4e:	4a4a      	ldr	r2, [pc, #296]	; (8000c78 <main_thread+0x308>)
 8000b50:	f004 ffcc 	bl	8005aec <pthread_create>
 8000b54:	4603      	mov	r3, r0
 8000b56:	4618      	mov	r0, r3
 8000b58:	f7ff fd7e 	bl	8000658 <check>
    check( pthread_create(&ptp1, &ptap1, producer, &frikandel) );
 8000b5c:	f107 030f 	add.w	r3, r7, #15
 8000b60:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 8000b64:	f107 0014 	add.w	r0, r7, #20
 8000b68:	4a44      	ldr	r2, [pc, #272]	; (8000c7c <main_thread+0x30c>)
 8000b6a:	f004 ffbf 	bl	8005aec <pthread_create>
 8000b6e:	4603      	mov	r3, r0
 8000b70:	4618      	mov	r0, r3
 8000b72:	f7ff fd71 	bl	8000658 <check>
    check( pthread_create(&ptp2, &ptap2, producer, &kroket) );
 8000b76:	f107 030e 	add.w	r3, r7, #14
 8000b7a:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8000b7e:	f107 0010 	add.w	r0, r7, #16
 8000b82:	4a3e      	ldr	r2, [pc, #248]	; (8000c7c <main_thread+0x30c>)
 8000b84:	f004 ffb2 	bl	8005aec <pthread_create>
 8000b88:	4603      	mov	r3, r0
 8000b8a:	4618      	mov	r0, r3
 8000b8c:	f7ff fd64 	bl	8000658 <check>

    check( pthread_join(ptc, NULL) );
 8000b90:	69bb      	ldr	r3, [r7, #24]
 8000b92:	2100      	movs	r1, #0
 8000b94:	4618      	mov	r0, r3
 8000b96:	f005 f833 	bl	8005c00 <pthread_join>
 8000b9a:	4603      	mov	r3, r0
 8000b9c:	4618      	mov	r0, r3
 8000b9e:	f7ff fd5b 	bl	8000658 <check>
    check( pthread_join(ptp1, NULL) );
 8000ba2:	697b      	ldr	r3, [r7, #20]
 8000ba4:	2100      	movs	r1, #0
 8000ba6:	4618      	mov	r0, r3
 8000ba8:	f005 f82a 	bl	8005c00 <pthread_join>
 8000bac:	4603      	mov	r3, r0
 8000bae:	4618      	mov	r0, r3
 8000bb0:	f7ff fd52 	bl	8000658 <check>
    check( pthread_join(ptp2, NULL) );
 8000bb4:	693b      	ldr	r3, [r7, #16]
 8000bb6:	2100      	movs	r1, #0
 8000bb8:	4618      	mov	r0, r3
 8000bba:	f005 f821 	bl	8005c00 <pthread_join>
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	4618      	mov	r0, r3
 8000bc2:	f7ff fd49 	bl	8000658 <check>

    check_errno( sem_destroy(&semPrintf) );
 8000bc6:	4827      	ldr	r0, [pc, #156]	; (8000c64 <main_thread+0x2f4>)
 8000bc8:	f005 f897 	bl	8005cfa <sem_destroy>
 8000bcc:	4603      	mov	r3, r0
 8000bce:	4618      	mov	r0, r3
 8000bd0:	f7ff fd30 	bl	8000634 <check_errno>
    check_errno( sem_destroy(&semMutualExclusive) );
 8000bd4:	4820      	ldr	r0, [pc, #128]	; (8000c58 <main_thread+0x2e8>)
 8000bd6:	f005 f890 	bl	8005cfa <sem_destroy>
 8000bda:	4603      	mov	r3, r0
 8000bdc:	4618      	mov	r0, r3
 8000bde:	f7ff fd29 	bl	8000634 <check_errno>
    check_errno( sem_destroy(&semEmpty) );
 8000be2:	481e      	ldr	r0, [pc, #120]	; (8000c5c <main_thread+0x2ec>)
 8000be4:	f005 f889 	bl	8005cfa <sem_destroy>
 8000be8:	4603      	mov	r3, r0
 8000bea:	4618      	mov	r0, r3
 8000bec:	f7ff fd22 	bl	8000634 <check_errno>
    check_errno( sem_destroy(&semFilled) );
 8000bf0:	481b      	ldr	r0, [pc, #108]	; (8000c60 <main_thread+0x2f0>)
 8000bf2:	f005 f882 	bl	8005cfa <sem_destroy>
 8000bf6:	4603      	mov	r3, r0
 8000bf8:	4618      	mov	r0, r3
 8000bfa:	f7ff fd1b 	bl	8000634 <check_errno>

    check( pthread_attr_destroy(&ptac) );
 8000bfe:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000c02:	4618      	mov	r0, r3
 8000c04:	f004 fec0 	bl	8005988 <pthread_attr_destroy>
 8000c08:	4603      	mov	r3, r0
 8000c0a:	4618      	mov	r0, r3
 8000c0c:	f7ff fd24 	bl	8000658 <check>
    check( pthread_attr_destroy(&ptap1) );
 8000c10:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000c14:	4618      	mov	r0, r3
 8000c16:	f004 feb7 	bl	8005988 <pthread_attr_destroy>
 8000c1a:	4603      	mov	r3, r0
 8000c1c:	4618      	mov	r0, r3
 8000c1e:	f7ff fd1b 	bl	8000658 <check>
    check( pthread_attr_destroy(&ptap2) );
 8000c22:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000c26:	4618      	mov	r0, r3
 8000c28:	f004 feae 	bl	8005988 <pthread_attr_destroy>
 8000c2c:	4603      	mov	r3, r0
 8000c2e:	4618      	mov	r0, r3
 8000c30:	f7ff fd12 	bl	8000658 <check>

    return NULL;
 8000c34:	2300      	movs	r3, #0
}
 8000c36:	4618      	mov	r0, r3
 8000c38:	3740      	adds	r7, #64	; 0x40
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	bd80      	pop	{r7, pc}
 8000c3e:	bf00      	nop
 8000c40:	08008c54 	.word	0x08008c54
 8000c44:	08008c60 	.word	0x08008c60
 8000c48:	08008c74 	.word	0x08008c74
 8000c4c:	08008c84 	.word	0x08008c84
 8000c50:	08008ca8 	.word	0x08008ca8
 8000c54:	08008ccc 	.word	0x08008ccc
 8000c58:	200000a8 	.word	0x200000a8
 8000c5c:	200000fc 	.word	0x200000fc
 8000c60:	20000150 	.word	0x20000150
 8000c64:	200001a4 	.word	0x200001a4
 8000c68:	08008cec 	.word	0x08008cec
 8000c6c:	08008d00 	.word	0x08008d00
 8000c70:	08008d0c 	.word	0x08008d0c
 8000c74:	08008d18 	.word	0x08008d18
 8000c78:	08000829 	.word	0x08000829
 8000c7c:	08000785 	.word	0x08000785

08000c80 <main>:

int main(void)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b084      	sub	sp, #16
 8000c84:	af00      	add	r7, sp, #0
    Board_Init();
 8000c86:	f000 f8ff 	bl	8000e88 <Board_Init>

    pthread_attr_t pta;
    check( pthread_attr_init(&pta) );
 8000c8a:	f107 030c 	add.w	r3, r7, #12
 8000c8e:	4618      	mov	r0, r3
 8000c90:	f004 fe9a 	bl	80059c8 <pthread_attr_init>
 8000c94:	4603      	mov	r3, r0
 8000c96:	4618      	mov	r0, r3
 8000c98:	f7ff fcde 	bl	8000658 <check>
    check( pthread_attr_setdetachstate(&pta, PTHREAD_CREATE_DETACHED) );
 8000c9c:	f107 030c 	add.w	r3, r7, #12
 8000ca0:	2100      	movs	r1, #0
 8000ca2:	4618      	mov	r0, r3
 8000ca4:	f004 fea2 	bl	80059ec <pthread_attr_setdetachstate>
 8000ca8:	4603      	mov	r3, r0
 8000caa:	4618      	mov	r0, r3
 8000cac:	f7ff fcd4 	bl	8000658 <check>
    check( pthread_attr_setstacksize(&pta, 1024) );
 8000cb0:	f107 030c 	add.w	r3, r7, #12
 8000cb4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000cb8:	4618      	mov	r0, r3
 8000cba:	f004 fefc 	bl	8005ab6 <pthread_attr_setstacksize>
 8000cbe:	4603      	mov	r3, r0
 8000cc0:	4618      	mov	r0, r3
 8000cc2:	f7ff fcc9 	bl	8000658 <check>

    struct sched_param sp;
    check( pthread_attr_getschedparam(&pta, &sp) );
 8000cc6:	f107 0208 	add.w	r2, r7, #8
 8000cca:	f107 030c 	add.w	r3, r7, #12
 8000cce:	4611      	mov	r1, r2
 8000cd0:	4618      	mov	r0, r3
 8000cd2:	f004 fe64 	bl	800599e <pthread_attr_getschedparam>
 8000cd6:	4603      	mov	r3, r0
 8000cd8:	4618      	mov	r0, r3
 8000cda:	f7ff fcbd 	bl	8000658 <check>
    // The main thread must have the highest priority because this thread will start
    // the other threads and we want to study the interaction between those other threads
    sp.sched_priority = 15;
 8000cde:	230f      	movs	r3, #15
 8000ce0:	60bb      	str	r3, [r7, #8]
    check( pthread_attr_setschedparam(&pta, &sp) );
 8000ce2:	f107 0208 	add.w	r2, r7, #8
 8000ce6:	f107 030c 	add.w	r3, r7, #12
 8000cea:	4611      	mov	r1, r2
 8000cec:	4618      	mov	r0, r3
 8000cee:	f004 fea9 	bl	8005a44 <pthread_attr_setschedparam>
 8000cf2:	4603      	mov	r3, r0
 8000cf4:	4618      	mov	r0, r3
 8000cf6:	f7ff fcaf 	bl	8000658 <check>

    pthread_t pt;
    check( pthread_create(&pt, &pta, main_thread, NULL) );
 8000cfa:	f107 010c 	add.w	r1, r7, #12
 8000cfe:	1d38      	adds	r0, r7, #4
 8000d00:	2300      	movs	r3, #0
 8000d02:	4a0d      	ldr	r2, [pc, #52]	; (8000d38 <main+0xb8>)
 8000d04:	f004 fef2 	bl	8005aec <pthread_create>
 8000d08:	4603      	mov	r3, r0
 8000d0a:	4618      	mov	r0, r3
 8000d0c:	f7ff fca4 	bl	8000658 <check>

    printf("\n");
 8000d10:	200a      	movs	r0, #10
 8000d12:	f006 f96f 	bl	8006ff4 <putchar>
	vTaskStartScheduler();
 8000d16:	f002 ff5d 	bl	8003bd4 <vTaskStartScheduler>
	/* We should never get here as control is now taken by the scheduler */

    check( pthread_attr_destroy(&pta) );
 8000d1a:	f107 030c 	add.w	r3, r7, #12
 8000d1e:	4618      	mov	r0, r3
 8000d20:	f004 fe32 	bl	8005988 <pthread_attr_destroy>
 8000d24:	4603      	mov	r3, r0
 8000d26:	4618      	mov	r0, r3
 8000d28:	f7ff fc96 	bl	8000658 <check>

    return EXIT_SUCCESS;
 8000d2c:	2300      	movs	r3, #0
}
 8000d2e:	4618      	mov	r0, r3
 8000d30:	3710      	adds	r7, #16
 8000d32:	46bd      	mov	sp, r7
 8000d34:	bd80      	pop	{r7, pc}
 8000d36:	bf00      	nop
 8000d38:	08000971 	.word	0x08000971

08000d3c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	b082      	sub	sp, #8
 8000d40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d42:	2300      	movs	r3, #0
 8000d44:	607b      	str	r3, [r7, #4]
 8000d46:	4b12      	ldr	r3, [pc, #72]	; (8000d90 <HAL_MspInit+0x54>)
 8000d48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d4a:	4a11      	ldr	r2, [pc, #68]	; (8000d90 <HAL_MspInit+0x54>)
 8000d4c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000d50:	6453      	str	r3, [r2, #68]	; 0x44
 8000d52:	4b0f      	ldr	r3, [pc, #60]	; (8000d90 <HAL_MspInit+0x54>)
 8000d54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d56:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000d5a:	607b      	str	r3, [r7, #4]
 8000d5c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d5e:	2300      	movs	r3, #0
 8000d60:	603b      	str	r3, [r7, #0]
 8000d62:	4b0b      	ldr	r3, [pc, #44]	; (8000d90 <HAL_MspInit+0x54>)
 8000d64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d66:	4a0a      	ldr	r2, [pc, #40]	; (8000d90 <HAL_MspInit+0x54>)
 8000d68:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d6c:	6413      	str	r3, [r2, #64]	; 0x40
 8000d6e:	4b08      	ldr	r3, [pc, #32]	; (8000d90 <HAL_MspInit+0x54>)
 8000d70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d76:	603b      	str	r3, [r7, #0]
 8000d78:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	210f      	movs	r1, #15
 8000d7e:	f06f 0001 	mvn.w	r0, #1
 8000d82:	f000 fbc3 	bl	800150c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d86:	bf00      	nop
 8000d88:	3708      	adds	r7, #8
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	bd80      	pop	{r7, pc}
 8000d8e:	bf00      	nop
 8000d90:	40023800 	.word	0x40023800

08000d94 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	b08c      	sub	sp, #48	; 0x30
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000da0:	2300      	movs	r3, #0
 8000da2:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0);
 8000da4:	2200      	movs	r2, #0
 8000da6:	6879      	ldr	r1, [r7, #4]
 8000da8:	2019      	movs	r0, #25
 8000daa:	f000 fbaf 	bl	800150c <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8000dae:	2019      	movs	r0, #25
 8000db0:	f000 fbc8 	bl	8001544 <HAL_NVIC_EnableIRQ>

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000db4:	2300      	movs	r3, #0
 8000db6:	60fb      	str	r3, [r7, #12]
 8000db8:	4b1f      	ldr	r3, [pc, #124]	; (8000e38 <HAL_InitTick+0xa4>)
 8000dba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000dbc:	4a1e      	ldr	r2, [pc, #120]	; (8000e38 <HAL_InitTick+0xa4>)
 8000dbe:	f043 0301 	orr.w	r3, r3, #1
 8000dc2:	6453      	str	r3, [r2, #68]	; 0x44
 8000dc4:	4b1c      	ldr	r3, [pc, #112]	; (8000e38 <HAL_InitTick+0xa4>)
 8000dc6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000dc8:	f003 0301 	and.w	r3, r3, #1
 8000dcc:	60fb      	str	r3, [r7, #12]
 8000dce:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000dd0:	f107 0210 	add.w	r2, r7, #16
 8000dd4:	f107 0314 	add.w	r3, r7, #20
 8000dd8:	4611      	mov	r1, r2
 8000dda:	4618      	mov	r0, r3
 8000ddc:	f001 f9e2 	bl	80021a4 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8000de0:	f001 f9cc 	bl	800217c <HAL_RCC_GetPCLK2Freq>
 8000de4:	4603      	mov	r3, r0
 8000de6:	005b      	lsls	r3, r3, #1
 8000de8:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000dea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000dec:	4a13      	ldr	r2, [pc, #76]	; (8000e3c <HAL_InitTick+0xa8>)
 8000dee:	fba2 2303 	umull	r2, r3, r2, r3
 8000df2:	0c9b      	lsrs	r3, r3, #18
 8000df4:	3b01      	subs	r3, #1
 8000df6:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000df8:	4b11      	ldr	r3, [pc, #68]	; (8000e40 <HAL_InitTick+0xac>)
 8000dfa:	4a12      	ldr	r2, [pc, #72]	; (8000e44 <HAL_InitTick+0xb0>)
 8000dfc:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000dfe:	4b10      	ldr	r3, [pc, #64]	; (8000e40 <HAL_InitTick+0xac>)
 8000e00:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000e04:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000e06:	4a0e      	ldr	r2, [pc, #56]	; (8000e40 <HAL_InitTick+0xac>)
 8000e08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000e0a:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000e0c:	4b0c      	ldr	r3, [pc, #48]	; (8000e40 <HAL_InitTick+0xac>)
 8000e0e:	2200      	movs	r2, #0
 8000e10:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e12:	4b0b      	ldr	r3, [pc, #44]	; (8000e40 <HAL_InitTick+0xac>)
 8000e14:	2200      	movs	r2, #0
 8000e16:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8000e18:	4809      	ldr	r0, [pc, #36]	; (8000e40 <HAL_InitTick+0xac>)
 8000e1a:	f001 f9f5 	bl	8002208 <HAL_TIM_Base_Init>
 8000e1e:	4603      	mov	r3, r0
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	d104      	bne.n	8000e2e <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8000e24:	4806      	ldr	r0, [pc, #24]	; (8000e40 <HAL_InitTick+0xac>)
 8000e26:	f001 fa49 	bl	80022bc <HAL_TIM_Base_Start_IT>
 8000e2a:	4603      	mov	r3, r0
 8000e2c:	e000      	b.n	8000e30 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 8000e2e:	2301      	movs	r3, #1
}
 8000e30:	4618      	mov	r0, r3
 8000e32:	3730      	adds	r7, #48	; 0x30
 8000e34:	46bd      	mov	sp, r7
 8000e36:	bd80      	pop	{r7, pc}
 8000e38:	40023800 	.word	0x40023800
 8000e3c:	431bde83 	.word	0x431bde83
 8000e40:	200001f8 	.word	0x200001f8
 8000e44:	40010000 	.word	0x40010000

08000e48 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e48:	b480      	push	{r7}
 8000e4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000e4c:	e7fe      	b.n	8000e4c <NMI_Handler+0x4>

08000e4e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e4e:	b480      	push	{r7}
 8000e50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e52:	e7fe      	b.n	8000e52 <HardFault_Handler+0x4>

08000e54 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e54:	b480      	push	{r7}
 8000e56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e58:	e7fe      	b.n	8000e58 <MemManage_Handler+0x4>

08000e5a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e5a:	b480      	push	{r7}
 8000e5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e5e:	e7fe      	b.n	8000e5e <BusFault_Handler+0x4>

08000e60 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e60:	b480      	push	{r7}
 8000e62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e64:	e7fe      	b.n	8000e64 <UsageFault_Handler+0x4>

08000e66 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e66:	b480      	push	{r7}
 8000e68:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e6a:	bf00      	nop
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e72:	4770      	bx	lr

08000e74 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000e78:	4802      	ldr	r0, [pc, #8]	; (8000e84 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8000e7a:	f001 fa81 	bl	8002380 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000e7e:	bf00      	nop
 8000e80:	bd80      	pop	{r7, pc}
 8000e82:	bf00      	nop
 8000e84:	200001f8 	.word	0x200001f8

08000e88 <Board_Init>:

extern void initialise_monitor_handles(void);
static void SystemClock_Config(void);
static void MX_GPIO_Init(void);

void Board_Init(void) {
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	af00      	add	r7, sp, #0
	initialise_monitor_handles();
 8000e8c:	f005 fc72 	bl	8006774 <initialise_monitor_handles>
	HAL_Init();
 8000e90:	f000 fa42 	bl	8001318 <HAL_Init>
	SystemClock_Config();
 8000e94:	f000 f824 	bl	8000ee0 <SystemClock_Config>
	MX_GPIO_Init();
 8000e98:	f000 f88c 	bl	8000fb4 <MX_GPIO_Init>
}
 8000e9c:	bf00      	nop
 8000e9e:	bd80      	pop	{r7, pc}

08000ea0 <_sbrk>:

// Own implementation of_sbrk is needed to prevent error when printf is used from within a thread
// https://mcuoneclipse.com/2015/07/26/using-kinetis-design-studio-v3-0-0-with-the-launchad-4-9-2015-q2-release/
void *_sbrk ( uint32_t delta )
{
 8000ea0:	b480      	push	{r7}
 8000ea2:	b085      	sub	sp, #20
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	6078      	str	r0, [r7, #4]
	extern char _end; /* Defined by the linker */
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0) {
 8000ea8:	4b0b      	ldr	r3, [pc, #44]	; (8000ed8 <_sbrk+0x38>)
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	d102      	bne.n	8000eb6 <_sbrk+0x16>
		heap_end = &_end;
 8000eb0:	4b09      	ldr	r3, [pc, #36]	; (8000ed8 <_sbrk+0x38>)
 8000eb2:	4a0a      	ldr	r2, [pc, #40]	; (8000edc <_sbrk+0x3c>)
 8000eb4:	601a      	str	r2, [r3, #0]
	}

	prev_heap_end = heap_end;
 8000eb6:	4b08      	ldr	r3, [pc, #32]	; (8000ed8 <_sbrk+0x38>)
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	60fb      	str	r3, [r7, #12]
	heap_end += delta;
 8000ebc:	4b06      	ldr	r3, [pc, #24]	; (8000ed8 <_sbrk+0x38>)
 8000ebe:	681a      	ldr	r2, [r3, #0]
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	4413      	add	r3, r2
 8000ec4:	4a04      	ldr	r2, [pc, #16]	; (8000ed8 <_sbrk+0x38>)
 8000ec6:	6013      	str	r3, [r2, #0]
	return (void *) prev_heap_end;
 8000ec8:	68fb      	ldr	r3, [r7, #12]
}
 8000eca:	4618      	mov	r0, r3
 8000ecc:	3714      	adds	r7, #20
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed4:	4770      	bx	lr
 8000ed6:	bf00      	nop
 8000ed8:	20000240 	.word	0x20000240
 8000edc:	20004d28 	.word	0x20004d28

08000ee0 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
static void SystemClock_Config(void)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b094      	sub	sp, #80	; 0x50
 8000ee4:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ee6:	f107 0320 	add.w	r3, r7, #32
 8000eea:	2230      	movs	r2, #48	; 0x30
 8000eec:	2100      	movs	r1, #0
 8000eee:	4618      	mov	r0, r3
 8000ef0:	f005 fedd 	bl	8006cae <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ef4:	f107 030c 	add.w	r3, r7, #12
 8000ef8:	2200      	movs	r2, #0
 8000efa:	601a      	str	r2, [r3, #0]
 8000efc:	605a      	str	r2, [r3, #4]
 8000efe:	609a      	str	r2, [r3, #8]
 8000f00:	60da      	str	r2, [r3, #12]
 8000f02:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8000f04:	2300      	movs	r3, #0
 8000f06:	60bb      	str	r3, [r7, #8]
 8000f08:	4b28      	ldr	r3, [pc, #160]	; (8000fac <SystemClock_Config+0xcc>)
 8000f0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f0c:	4a27      	ldr	r2, [pc, #156]	; (8000fac <SystemClock_Config+0xcc>)
 8000f0e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f12:	6413      	str	r3, [r2, #64]	; 0x40
 8000f14:	4b25      	ldr	r3, [pc, #148]	; (8000fac <SystemClock_Config+0xcc>)
 8000f16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f18:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f1c:	60bb      	str	r3, [r7, #8]
 8000f1e:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000f20:	2300      	movs	r3, #0
 8000f22:	607b      	str	r3, [r7, #4]
 8000f24:	4b22      	ldr	r3, [pc, #136]	; (8000fb0 <SystemClock_Config+0xd0>)
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	4a21      	ldr	r2, [pc, #132]	; (8000fb0 <SystemClock_Config+0xd0>)
 8000f2a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000f2e:	6013      	str	r3, [r2, #0]
 8000f30:	4b1f      	ldr	r3, [pc, #124]	; (8000fb0 <SystemClock_Config+0xd0>)
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000f38:	607b      	str	r3, [r7, #4]
 8000f3a:	687b      	ldr	r3, [r7, #4]
	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000f3c:	2302      	movs	r3, #2
 8000f3e:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f40:	2301      	movs	r3, #1
 8000f42:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f44:	2310      	movs	r3, #16
 8000f46:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f48:	2302      	movs	r3, #2
 8000f4a:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000f4c:	2300      	movs	r3, #0
 8000f4e:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 8;
 8000f50:	2308      	movs	r3, #8
 8000f52:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 192;
 8000f54:	23c0      	movs	r3, #192	; 0xc0
 8000f56:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000f58:	2304      	movs	r3, #4
 8000f5a:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 8;
 8000f5c:	2308      	movs	r3, #8
 8000f5e:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f60:	f107 0320 	add.w	r3, r7, #32
 8000f64:	4618      	mov	r0, r3
 8000f66:	f000 fc99 	bl	800189c <HAL_RCC_OscConfig>
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d001      	beq.n	8000f74 <SystemClock_Config+0x94>
	{
		Error_Handler();
 8000f70:	f000 f990 	bl	8001294 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f74:	230f      	movs	r3, #15
 8000f76:	60fb      	str	r3, [r7, #12]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f78:	2302      	movs	r3, #2
 8000f7a:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000f80:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000f84:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000f86:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000f8a:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000f8c:	f107 030c 	add.w	r3, r7, #12
 8000f90:	2103      	movs	r1, #3
 8000f92:	4618      	mov	r0, r3
 8000f94:	f000 fefa 	bl	8001d8c <HAL_RCC_ClockConfig>
 8000f98:	4603      	mov	r3, r0
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d001      	beq.n	8000fa2 <SystemClock_Config+0xc2>
	{
		Error_Handler();
 8000f9e:	f000 f979 	bl	8001294 <Error_Handler>
	}
}
 8000fa2:	bf00      	nop
 8000fa4:	3750      	adds	r7, #80	; 0x50
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	bd80      	pop	{r7, pc}
 8000faa:	bf00      	nop
 8000fac:	40023800 	.word	0x40023800
 8000fb0:	40007000 	.word	0x40007000

08000fb4 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b08c      	sub	sp, #48	; 0x30
 8000fb8:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fba:	f107 031c 	add.w	r3, r7, #28
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	601a      	str	r2, [r3, #0]
 8000fc2:	605a      	str	r2, [r3, #4]
 8000fc4:	609a      	str	r2, [r3, #8]
 8000fc6:	60da      	str	r2, [r3, #12]
 8000fc8:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8000fca:	2300      	movs	r3, #0
 8000fcc:	61bb      	str	r3, [r7, #24]
 8000fce:	4ba2      	ldr	r3, [pc, #648]	; (8001258 <MX_GPIO_Init+0x2a4>)
 8000fd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fd2:	4aa1      	ldr	r2, [pc, #644]	; (8001258 <MX_GPIO_Init+0x2a4>)
 8000fd4:	f043 0310 	orr.w	r3, r3, #16
 8000fd8:	6313      	str	r3, [r2, #48]	; 0x30
 8000fda:	4b9f      	ldr	r3, [pc, #636]	; (8001258 <MX_GPIO_Init+0x2a4>)
 8000fdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fde:	f003 0310 	and.w	r3, r3, #16
 8000fe2:	61bb      	str	r3, [r7, #24]
 8000fe4:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	617b      	str	r3, [r7, #20]
 8000fea:	4b9b      	ldr	r3, [pc, #620]	; (8001258 <MX_GPIO_Init+0x2a4>)
 8000fec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fee:	4a9a      	ldr	r2, [pc, #616]	; (8001258 <MX_GPIO_Init+0x2a4>)
 8000ff0:	f043 0304 	orr.w	r3, r3, #4
 8000ff4:	6313      	str	r3, [r2, #48]	; 0x30
 8000ff6:	4b98      	ldr	r3, [pc, #608]	; (8001258 <MX_GPIO_Init+0x2a4>)
 8000ff8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ffa:	f003 0304 	and.w	r3, r3, #4
 8000ffe:	617b      	str	r3, [r7, #20]
 8001000:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8001002:	2300      	movs	r3, #0
 8001004:	613b      	str	r3, [r7, #16]
 8001006:	4b94      	ldr	r3, [pc, #592]	; (8001258 <MX_GPIO_Init+0x2a4>)
 8001008:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800100a:	4a93      	ldr	r2, [pc, #588]	; (8001258 <MX_GPIO_Init+0x2a4>)
 800100c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001010:	6313      	str	r3, [r2, #48]	; 0x30
 8001012:	4b91      	ldr	r3, [pc, #580]	; (8001258 <MX_GPIO_Init+0x2a4>)
 8001014:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001016:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800101a:	613b      	str	r3, [r7, #16]
 800101c:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800101e:	2300      	movs	r3, #0
 8001020:	60fb      	str	r3, [r7, #12]
 8001022:	4b8d      	ldr	r3, [pc, #564]	; (8001258 <MX_GPIO_Init+0x2a4>)
 8001024:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001026:	4a8c      	ldr	r2, [pc, #560]	; (8001258 <MX_GPIO_Init+0x2a4>)
 8001028:	f043 0301 	orr.w	r3, r3, #1
 800102c:	6313      	str	r3, [r2, #48]	; 0x30
 800102e:	4b8a      	ldr	r3, [pc, #552]	; (8001258 <MX_GPIO_Init+0x2a4>)
 8001030:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001032:	f003 0301 	and.w	r3, r3, #1
 8001036:	60fb      	str	r3, [r7, #12]
 8001038:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800103a:	2300      	movs	r3, #0
 800103c:	60bb      	str	r3, [r7, #8]
 800103e:	4b86      	ldr	r3, [pc, #536]	; (8001258 <MX_GPIO_Init+0x2a4>)
 8001040:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001042:	4a85      	ldr	r2, [pc, #532]	; (8001258 <MX_GPIO_Init+0x2a4>)
 8001044:	f043 0302 	orr.w	r3, r3, #2
 8001048:	6313      	str	r3, [r2, #48]	; 0x30
 800104a:	4b83      	ldr	r3, [pc, #524]	; (8001258 <MX_GPIO_Init+0x2a4>)
 800104c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800104e:	f003 0302 	and.w	r3, r3, #2
 8001052:	60bb      	str	r3, [r7, #8]
 8001054:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8001056:	2300      	movs	r3, #0
 8001058:	607b      	str	r3, [r7, #4]
 800105a:	4b7f      	ldr	r3, [pc, #508]	; (8001258 <MX_GPIO_Init+0x2a4>)
 800105c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800105e:	4a7e      	ldr	r2, [pc, #504]	; (8001258 <MX_GPIO_Init+0x2a4>)
 8001060:	f043 0308 	orr.w	r3, r3, #8
 8001064:	6313      	str	r3, [r2, #48]	; 0x30
 8001066:	4b7c      	ldr	r3, [pc, #496]	; (8001258 <MX_GPIO_Init+0x2a4>)
 8001068:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800106a:	f003 0308 	and.w	r3, r3, #8
 800106e:	607b      	str	r3, [r7, #4]
 8001070:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8001072:	2200      	movs	r2, #0
 8001074:	2108      	movs	r1, #8
 8001076:	4879      	ldr	r0, [pc, #484]	; (800125c <MX_GPIO_Init+0x2a8>)
 8001078:	f000 fbf6 	bl	8001868 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 800107c:	2201      	movs	r2, #1
 800107e:	2101      	movs	r1, #1
 8001080:	4877      	ldr	r0, [pc, #476]	; (8001260 <MX_GPIO_Init+0x2ac>)
 8001082:	f000 fbf1 	bl	8001868 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8001086:	2200      	movs	r2, #0
 8001088:	f24f 0110 	movw	r1, #61456	; 0xf010
 800108c:	4875      	ldr	r0, [pc, #468]	; (8001264 <MX_GPIO_Init+0x2b0>)
 800108e:	f000 fbeb 	bl	8001868 <HAL_GPIO_WritePin>
			|Audio_RST_Pin, GPIO_PIN_RESET);

	/*Configure GPIO pin : PE2 */
	GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001092:	2304      	movs	r3, #4
 8001094:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001096:	2300      	movs	r3, #0
 8001098:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800109a:	2300      	movs	r3, #0
 800109c:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800109e:	f107 031c 	add.w	r3, r7, #28
 80010a2:	4619      	mov	r1, r3
 80010a4:	486d      	ldr	r0, [pc, #436]	; (800125c <MX_GPIO_Init+0x2a8>)
 80010a6:	f000 fa5b 	bl	8001560 <HAL_GPIO_Init>

	/*Configure GPIO pin : CS_I2C_SPI_Pin */
	GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 80010aa:	2308      	movs	r3, #8
 80010ac:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010ae:	2301      	movs	r3, #1
 80010b0:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010b2:	2300      	movs	r3, #0
 80010b4:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010b6:	2300      	movs	r3, #0
 80010b8:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 80010ba:	f107 031c 	add.w	r3, r7, #28
 80010be:	4619      	mov	r1, r3
 80010c0:	4866      	ldr	r0, [pc, #408]	; (800125c <MX_GPIO_Init+0x2a8>)
 80010c2:	f000 fa4d 	bl	8001560 <HAL_GPIO_Init>

	/*Configure GPIO pins : PE4 PE5 MEMS_INT2_Pin */
	GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|MEMS_INT2_Pin;
 80010c6:	2332      	movs	r3, #50	; 0x32
 80010c8:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80010ca:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 80010ce:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010d0:	2300      	movs	r3, #0
 80010d2:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80010d4:	f107 031c 	add.w	r3, r7, #28
 80010d8:	4619      	mov	r1, r3
 80010da:	4860      	ldr	r0, [pc, #384]	; (800125c <MX_GPIO_Init+0x2a8>)
 80010dc:	f000 fa40 	bl	8001560 <HAL_GPIO_Init>

	/*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
	GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 80010e0:	2301      	movs	r3, #1
 80010e2:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010e4:	2301      	movs	r3, #1
 80010e6:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010e8:	2300      	movs	r3, #0
 80010ea:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010ec:	2300      	movs	r3, #0
 80010ee:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80010f0:	f107 031c 	add.w	r3, r7, #28
 80010f4:	4619      	mov	r1, r3
 80010f6:	485a      	ldr	r0, [pc, #360]	; (8001260 <MX_GPIO_Init+0x2ac>)
 80010f8:	f000 fa32 	bl	8001560 <HAL_GPIO_Init>

	/*Configure GPIO pin : PDM_OUT_Pin */
	GPIO_InitStruct.Pin = PDM_OUT_Pin;
 80010fc:	2308      	movs	r3, #8
 80010fe:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001100:	2302      	movs	r3, #2
 8001102:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001104:	2300      	movs	r3, #0
 8001106:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001108:	2300      	movs	r3, #0
 800110a:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800110c:	2305      	movs	r3, #5
 800110e:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8001110:	f107 031c 	add.w	r3, r7, #28
 8001114:	4619      	mov	r1, r3
 8001116:	4852      	ldr	r0, [pc, #328]	; (8001260 <MX_GPIO_Init+0x2ac>)
 8001118:	f000 fa22 	bl	8001560 <HAL_GPIO_Init>

	/*Configure GPIO pin : PA0 */
	GPIO_InitStruct.Pin = GPIO_PIN_0;
 800111c:	2301      	movs	r3, #1
 800111e:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001120:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8001124:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001126:	2300      	movs	r3, #0
 8001128:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800112a:	f107 031c 	add.w	r3, r7, #28
 800112e:	4619      	mov	r1, r3
 8001130:	484d      	ldr	r0, [pc, #308]	; (8001268 <MX_GPIO_Init+0x2b4>)
 8001132:	f000 fa15 	bl	8001560 <HAL_GPIO_Init>

	/*Configure GPIO pin : I2S3_WS_Pin */
	GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8001136:	2310      	movs	r3, #16
 8001138:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800113a:	2302      	movs	r3, #2
 800113c:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800113e:	2300      	movs	r3, #0
 8001140:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001142:	2300      	movs	r3, #0
 8001144:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001146:	2306      	movs	r3, #6
 8001148:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 800114a:	f107 031c 	add.w	r3, r7, #28
 800114e:	4619      	mov	r1, r3
 8001150:	4845      	ldr	r0, [pc, #276]	; (8001268 <MX_GPIO_Init+0x2b4>)
 8001152:	f000 fa05 	bl	8001560 <HAL_GPIO_Init>

	/*Configure GPIO pins : SPI1_SCK_Pin SPI1_MISO_Pin SPI1_MOSI_Pin */
	GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8001156:	23e0      	movs	r3, #224	; 0xe0
 8001158:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800115a:	2302      	movs	r3, #2
 800115c:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800115e:	2300      	movs	r3, #0
 8001160:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001162:	2303      	movs	r3, #3
 8001164:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001166:	2305      	movs	r3, #5
 8001168:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800116a:	f107 031c 	add.w	r3, r7, #28
 800116e:	4619      	mov	r1, r3
 8001170:	483d      	ldr	r0, [pc, #244]	; (8001268 <MX_GPIO_Init+0x2b4>)
 8001172:	f000 f9f5 	bl	8001560 <HAL_GPIO_Init>

	/*Configure GPIO pins : CLK_IN_Pin PB12 */
	GPIO_InitStruct.Pin = CLK_IN_Pin|GPIO_PIN_12;
 8001176:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800117a:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800117c:	2302      	movs	r3, #2
 800117e:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001180:	2300      	movs	r3, #0
 8001182:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001184:	2300      	movs	r3, #0
 8001186:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001188:	2305      	movs	r3, #5
 800118a:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800118c:	f107 031c 	add.w	r3, r7, #28
 8001190:	4619      	mov	r1, r3
 8001192:	4836      	ldr	r0, [pc, #216]	; (800126c <MX_GPIO_Init+0x2b8>)
 8001194:	f000 f9e4 	bl	8001560 <HAL_GPIO_Init>

	/*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
	GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8001198:	f24f 0310 	movw	r3, #61456	; 0xf010
 800119c:	61fb      	str	r3, [r7, #28]
			|Audio_RST_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800119e:	2301      	movs	r3, #1
 80011a0:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011a2:	2300      	movs	r3, #0
 80011a4:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011a6:	2300      	movs	r3, #0
 80011a8:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80011aa:	f107 031c 	add.w	r3, r7, #28
 80011ae:	4619      	mov	r1, r3
 80011b0:	482c      	ldr	r0, [pc, #176]	; (8001264 <MX_GPIO_Init+0x2b0>)
 80011b2:	f000 f9d5 	bl	8001560 <HAL_GPIO_Init>

	/*Configure GPIO pins : I2S3_MCK_Pin I2S3_SCK_Pin I2S3_SD_Pin */
	GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 80011b6:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 80011ba:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011bc:	2302      	movs	r3, #2
 80011be:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011c0:	2300      	movs	r3, #0
 80011c2:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011c4:	2300      	movs	r3, #0
 80011c6:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80011c8:	2306      	movs	r3, #6
 80011ca:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011cc:	f107 031c 	add.w	r3, r7, #28
 80011d0:	4619      	mov	r1, r3
 80011d2:	4823      	ldr	r0, [pc, #140]	; (8001260 <MX_GPIO_Init+0x2ac>)
 80011d4:	f000 f9c4 	bl	8001560 <HAL_GPIO_Init>

	/*Configure GPIO pin : VBUS_FS_Pin */
	GPIO_InitStruct.Pin = VBUS_FS_Pin;
 80011d8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80011dc:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011de:	2300      	movs	r3, #0
 80011e0:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011e2:	2300      	movs	r3, #0
 80011e4:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 80011e6:	f107 031c 	add.w	r3, r7, #28
 80011ea:	4619      	mov	r1, r3
 80011ec:	481e      	ldr	r0, [pc, #120]	; (8001268 <MX_GPIO_Init+0x2b4>)
 80011ee:	f000 f9b7 	bl	8001560 <HAL_GPIO_Init>

	/*Configure GPIO pins : OTG_FS_ID_Pin OTG_FS_DM_Pin OTG_FS_DP_Pin */
	GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 80011f2:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80011f6:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011f8:	2302      	movs	r3, #2
 80011fa:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011fc:	2300      	movs	r3, #0
 80011fe:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001200:	2303      	movs	r3, #3
 8001202:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001204:	230a      	movs	r3, #10
 8001206:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001208:	f107 031c 	add.w	r3, r7, #28
 800120c:	4619      	mov	r1, r3
 800120e:	4816      	ldr	r0, [pc, #88]	; (8001268 <MX_GPIO_Init+0x2b4>)
 8001210:	f000 f9a6 	bl	8001560 <HAL_GPIO_Init>

	/*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
	GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8001214:	2320      	movs	r3, #32
 8001216:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001218:	2300      	movs	r3, #0
 800121a:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800121c:	2300      	movs	r3, #0
 800121e:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001220:	f107 031c 	add.w	r3, r7, #28
 8001224:	4619      	mov	r1, r3
 8001226:	480f      	ldr	r0, [pc, #60]	; (8001264 <MX_GPIO_Init+0x2b0>)
 8001228:	f000 f99a 	bl	8001560 <HAL_GPIO_Init>

	/*Configure GPIO pins : Audio_SCL_Pin Audio_SDA_Pin */
	GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 800122c:	f44f 7310 	mov.w	r3, #576	; 0x240
 8001230:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001232:	2312      	movs	r3, #18
 8001234:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001236:	2300      	movs	r3, #0
 8001238:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800123a:	2300      	movs	r3, #0
 800123c:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800123e:	2304      	movs	r3, #4
 8001240:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001242:	f107 031c 	add.w	r3, r7, #28
 8001246:	4619      	mov	r1, r3
 8001248:	4808      	ldr	r0, [pc, #32]	; (800126c <MX_GPIO_Init+0x2b8>)
 800124a:	f000 f989 	bl	8001560 <HAL_GPIO_Init>

}
 800124e:	bf00      	nop
 8001250:	3730      	adds	r7, #48	; 0x30
 8001252:	46bd      	mov	sp, r7
 8001254:	bd80      	pop	{r7, pc}
 8001256:	bf00      	nop
 8001258:	40023800 	.word	0x40023800
 800125c:	40021000 	.word	0x40021000
 8001260:	40020800 	.word	0x40020800
 8001264:	40020c00 	.word	0x40020c00
 8001268:	40020000 	.word	0x40020000
 800126c:	40020400 	.word	0x40020400

08001270 <HAL_TIM_PeriodElapsedCallback>:
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b082      	sub	sp, #8
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM1) {
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	4a04      	ldr	r2, [pc, #16]	; (8001290 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800127e:	4293      	cmp	r3, r2
 8001280:	d101      	bne.n	8001286 <HAL_TIM_PeriodElapsedCallback+0x16>
		HAL_IncTick();
 8001282:	f000 f86b 	bl	800135c <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */

	/* USER CODE END Callback 1 */
}
 8001286:	bf00      	nop
 8001288:	3708      	adds	r7, #8
 800128a:	46bd      	mov	sp, r7
 800128c:	bd80      	pop	{r7, pc}
 800128e:	bf00      	nop
 8001290:	40010000 	.word	0x40010000

08001294 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8001294:	b480      	push	{r7}
 8001296:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001298:	b672      	cpsid	i
}
 800129a:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 800129c:	e7fe      	b.n	800129c <Error_Handler+0x8>
	...

080012a0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80012a0:	b480      	push	{r7}
 80012a2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80012a4:	4b06      	ldr	r3, [pc, #24]	; (80012c0 <SystemInit+0x20>)
 80012a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80012aa:	4a05      	ldr	r2, [pc, #20]	; (80012c0 <SystemInit+0x20>)
 80012ac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80012b0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80012b4:	bf00      	nop
 80012b6:	46bd      	mov	sp, r7
 80012b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012bc:	4770      	bx	lr
 80012be:	bf00      	nop
 80012c0:	e000ed00 	.word	0xe000ed00

080012c4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80012c4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80012fc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80012c8:	480d      	ldr	r0, [pc, #52]	; (8001300 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80012ca:	490e      	ldr	r1, [pc, #56]	; (8001304 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80012cc:	4a0e      	ldr	r2, [pc, #56]	; (8001308 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80012ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80012d0:	e002      	b.n	80012d8 <LoopCopyDataInit>

080012d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80012d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80012d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80012d6:	3304      	adds	r3, #4

080012d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80012d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80012da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80012dc:	d3f9      	bcc.n	80012d2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80012de:	4a0b      	ldr	r2, [pc, #44]	; (800130c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80012e0:	4c0b      	ldr	r4, [pc, #44]	; (8001310 <LoopFillZerobss+0x26>)
  movs r3, #0
 80012e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80012e4:	e001      	b.n	80012ea <LoopFillZerobss>

080012e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80012e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80012e8:	3204      	adds	r2, #4

080012ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80012ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80012ec:	d3fb      	bcc.n	80012e6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80012ee:	f7ff ffd7 	bl	80012a0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80012f2:	f005 fca7 	bl	8006c44 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80012f6:	f7ff fcc3 	bl	8000c80 <main>
  bx  lr    
 80012fa:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80012fc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001300:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001304:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8001308:	080095e8 	.word	0x080095e8
  ldr r2, =_sbss
 800130c:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8001310:	20004d24 	.word	0x20004d24

08001314 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001314:	e7fe      	b.n	8001314 <ADC_IRQHandler>
	...

08001318 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800131c:	4b0e      	ldr	r3, [pc, #56]	; (8001358 <HAL_Init+0x40>)
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	4a0d      	ldr	r2, [pc, #52]	; (8001358 <HAL_Init+0x40>)
 8001322:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001326:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001328:	4b0b      	ldr	r3, [pc, #44]	; (8001358 <HAL_Init+0x40>)
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	4a0a      	ldr	r2, [pc, #40]	; (8001358 <HAL_Init+0x40>)
 800132e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001332:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001334:	4b08      	ldr	r3, [pc, #32]	; (8001358 <HAL_Init+0x40>)
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	4a07      	ldr	r2, [pc, #28]	; (8001358 <HAL_Init+0x40>)
 800133a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800133e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001340:	2003      	movs	r0, #3
 8001342:	f000 f8d8 	bl	80014f6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001346:	200f      	movs	r0, #15
 8001348:	f7ff fd24 	bl	8000d94 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800134c:	f7ff fcf6 	bl	8000d3c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001350:	2300      	movs	r3, #0
}
 8001352:	4618      	mov	r0, r3
 8001354:	bd80      	pop	{r7, pc}
 8001356:	bf00      	nop
 8001358:	40023c00 	.word	0x40023c00

0800135c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800135c:	b480      	push	{r7}
 800135e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001360:	4b06      	ldr	r3, [pc, #24]	; (800137c <HAL_IncTick+0x20>)
 8001362:	781b      	ldrb	r3, [r3, #0]
 8001364:	461a      	mov	r2, r3
 8001366:	4b06      	ldr	r3, [pc, #24]	; (8001380 <HAL_IncTick+0x24>)
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	4413      	add	r3, r2
 800136c:	4a04      	ldr	r2, [pc, #16]	; (8001380 <HAL_IncTick+0x24>)
 800136e:	6013      	str	r3, [r2, #0]
}
 8001370:	bf00      	nop
 8001372:	46bd      	mov	sp, r7
 8001374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001378:	4770      	bx	lr
 800137a:	bf00      	nop
 800137c:	20000008 	.word	0x20000008
 8001380:	20000244 	.word	0x20000244

08001384 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001384:	b480      	push	{r7}
 8001386:	af00      	add	r7, sp, #0
  return uwTick;
 8001388:	4b03      	ldr	r3, [pc, #12]	; (8001398 <HAL_GetTick+0x14>)
 800138a:	681b      	ldr	r3, [r3, #0]
}
 800138c:	4618      	mov	r0, r3
 800138e:	46bd      	mov	sp, r7
 8001390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001394:	4770      	bx	lr
 8001396:	bf00      	nop
 8001398:	20000244 	.word	0x20000244

0800139c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800139c:	b480      	push	{r7}
 800139e:	b085      	sub	sp, #20
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	f003 0307 	and.w	r3, r3, #7
 80013aa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80013ac:	4b0c      	ldr	r3, [pc, #48]	; (80013e0 <__NVIC_SetPriorityGrouping+0x44>)
 80013ae:	68db      	ldr	r3, [r3, #12]
 80013b0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80013b2:	68ba      	ldr	r2, [r7, #8]
 80013b4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80013b8:	4013      	ands	r3, r2
 80013ba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80013c0:	68bb      	ldr	r3, [r7, #8]
 80013c2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80013c4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80013c8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80013cc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80013ce:	4a04      	ldr	r2, [pc, #16]	; (80013e0 <__NVIC_SetPriorityGrouping+0x44>)
 80013d0:	68bb      	ldr	r3, [r7, #8]
 80013d2:	60d3      	str	r3, [r2, #12]
}
 80013d4:	bf00      	nop
 80013d6:	3714      	adds	r7, #20
 80013d8:	46bd      	mov	sp, r7
 80013da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013de:	4770      	bx	lr
 80013e0:	e000ed00 	.word	0xe000ed00

080013e4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80013e4:	b480      	push	{r7}
 80013e6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80013e8:	4b04      	ldr	r3, [pc, #16]	; (80013fc <__NVIC_GetPriorityGrouping+0x18>)
 80013ea:	68db      	ldr	r3, [r3, #12]
 80013ec:	0a1b      	lsrs	r3, r3, #8
 80013ee:	f003 0307 	and.w	r3, r3, #7
}
 80013f2:	4618      	mov	r0, r3
 80013f4:	46bd      	mov	sp, r7
 80013f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fa:	4770      	bx	lr
 80013fc:	e000ed00 	.word	0xe000ed00

08001400 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001400:	b480      	push	{r7}
 8001402:	b083      	sub	sp, #12
 8001404:	af00      	add	r7, sp, #0
 8001406:	4603      	mov	r3, r0
 8001408:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800140a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800140e:	2b00      	cmp	r3, #0
 8001410:	db0b      	blt.n	800142a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001412:	79fb      	ldrb	r3, [r7, #7]
 8001414:	f003 021f 	and.w	r2, r3, #31
 8001418:	4907      	ldr	r1, [pc, #28]	; (8001438 <__NVIC_EnableIRQ+0x38>)
 800141a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800141e:	095b      	lsrs	r3, r3, #5
 8001420:	2001      	movs	r0, #1
 8001422:	fa00 f202 	lsl.w	r2, r0, r2
 8001426:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800142a:	bf00      	nop
 800142c:	370c      	adds	r7, #12
 800142e:	46bd      	mov	sp, r7
 8001430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001434:	4770      	bx	lr
 8001436:	bf00      	nop
 8001438:	e000e100 	.word	0xe000e100

0800143c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800143c:	b480      	push	{r7}
 800143e:	b083      	sub	sp, #12
 8001440:	af00      	add	r7, sp, #0
 8001442:	4603      	mov	r3, r0
 8001444:	6039      	str	r1, [r7, #0]
 8001446:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001448:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800144c:	2b00      	cmp	r3, #0
 800144e:	db0a      	blt.n	8001466 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001450:	683b      	ldr	r3, [r7, #0]
 8001452:	b2da      	uxtb	r2, r3
 8001454:	490c      	ldr	r1, [pc, #48]	; (8001488 <__NVIC_SetPriority+0x4c>)
 8001456:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800145a:	0112      	lsls	r2, r2, #4
 800145c:	b2d2      	uxtb	r2, r2
 800145e:	440b      	add	r3, r1
 8001460:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001464:	e00a      	b.n	800147c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001466:	683b      	ldr	r3, [r7, #0]
 8001468:	b2da      	uxtb	r2, r3
 800146a:	4908      	ldr	r1, [pc, #32]	; (800148c <__NVIC_SetPriority+0x50>)
 800146c:	79fb      	ldrb	r3, [r7, #7]
 800146e:	f003 030f 	and.w	r3, r3, #15
 8001472:	3b04      	subs	r3, #4
 8001474:	0112      	lsls	r2, r2, #4
 8001476:	b2d2      	uxtb	r2, r2
 8001478:	440b      	add	r3, r1
 800147a:	761a      	strb	r2, [r3, #24]
}
 800147c:	bf00      	nop
 800147e:	370c      	adds	r7, #12
 8001480:	46bd      	mov	sp, r7
 8001482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001486:	4770      	bx	lr
 8001488:	e000e100 	.word	0xe000e100
 800148c:	e000ed00 	.word	0xe000ed00

08001490 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001490:	b480      	push	{r7}
 8001492:	b089      	sub	sp, #36	; 0x24
 8001494:	af00      	add	r7, sp, #0
 8001496:	60f8      	str	r0, [r7, #12]
 8001498:	60b9      	str	r1, [r7, #8]
 800149a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800149c:	68fb      	ldr	r3, [r7, #12]
 800149e:	f003 0307 	and.w	r3, r3, #7
 80014a2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80014a4:	69fb      	ldr	r3, [r7, #28]
 80014a6:	f1c3 0307 	rsb	r3, r3, #7
 80014aa:	2b04      	cmp	r3, #4
 80014ac:	bf28      	it	cs
 80014ae:	2304      	movcs	r3, #4
 80014b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014b2:	69fb      	ldr	r3, [r7, #28]
 80014b4:	3304      	adds	r3, #4
 80014b6:	2b06      	cmp	r3, #6
 80014b8:	d902      	bls.n	80014c0 <NVIC_EncodePriority+0x30>
 80014ba:	69fb      	ldr	r3, [r7, #28]
 80014bc:	3b03      	subs	r3, #3
 80014be:	e000      	b.n	80014c2 <NVIC_EncodePriority+0x32>
 80014c0:	2300      	movs	r3, #0
 80014c2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014c4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80014c8:	69bb      	ldr	r3, [r7, #24]
 80014ca:	fa02 f303 	lsl.w	r3, r2, r3
 80014ce:	43da      	mvns	r2, r3
 80014d0:	68bb      	ldr	r3, [r7, #8]
 80014d2:	401a      	ands	r2, r3
 80014d4:	697b      	ldr	r3, [r7, #20]
 80014d6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80014d8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80014dc:	697b      	ldr	r3, [r7, #20]
 80014de:	fa01 f303 	lsl.w	r3, r1, r3
 80014e2:	43d9      	mvns	r1, r3
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014e8:	4313      	orrs	r3, r2
         );
}
 80014ea:	4618      	mov	r0, r3
 80014ec:	3724      	adds	r7, #36	; 0x24
 80014ee:	46bd      	mov	sp, r7
 80014f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f4:	4770      	bx	lr

080014f6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014f6:	b580      	push	{r7, lr}
 80014f8:	b082      	sub	sp, #8
 80014fa:	af00      	add	r7, sp, #0
 80014fc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80014fe:	6878      	ldr	r0, [r7, #4]
 8001500:	f7ff ff4c 	bl	800139c <__NVIC_SetPriorityGrouping>
}
 8001504:	bf00      	nop
 8001506:	3708      	adds	r7, #8
 8001508:	46bd      	mov	sp, r7
 800150a:	bd80      	pop	{r7, pc}

0800150c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800150c:	b580      	push	{r7, lr}
 800150e:	b086      	sub	sp, #24
 8001510:	af00      	add	r7, sp, #0
 8001512:	4603      	mov	r3, r0
 8001514:	60b9      	str	r1, [r7, #8]
 8001516:	607a      	str	r2, [r7, #4]
 8001518:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800151a:	2300      	movs	r3, #0
 800151c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800151e:	f7ff ff61 	bl	80013e4 <__NVIC_GetPriorityGrouping>
 8001522:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001524:	687a      	ldr	r2, [r7, #4]
 8001526:	68b9      	ldr	r1, [r7, #8]
 8001528:	6978      	ldr	r0, [r7, #20]
 800152a:	f7ff ffb1 	bl	8001490 <NVIC_EncodePriority>
 800152e:	4602      	mov	r2, r0
 8001530:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001534:	4611      	mov	r1, r2
 8001536:	4618      	mov	r0, r3
 8001538:	f7ff ff80 	bl	800143c <__NVIC_SetPriority>
}
 800153c:	bf00      	nop
 800153e:	3718      	adds	r7, #24
 8001540:	46bd      	mov	sp, r7
 8001542:	bd80      	pop	{r7, pc}

08001544 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	b082      	sub	sp, #8
 8001548:	af00      	add	r7, sp, #0
 800154a:	4603      	mov	r3, r0
 800154c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800154e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001552:	4618      	mov	r0, r3
 8001554:	f7ff ff54 	bl	8001400 <__NVIC_EnableIRQ>
}
 8001558:	bf00      	nop
 800155a:	3708      	adds	r7, #8
 800155c:	46bd      	mov	sp, r7
 800155e:	bd80      	pop	{r7, pc}

08001560 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001560:	b480      	push	{r7}
 8001562:	b089      	sub	sp, #36	; 0x24
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
 8001568:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800156a:	2300      	movs	r3, #0
 800156c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800156e:	2300      	movs	r3, #0
 8001570:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001572:	2300      	movs	r3, #0
 8001574:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001576:	2300      	movs	r3, #0
 8001578:	61fb      	str	r3, [r7, #28]
 800157a:	e159      	b.n	8001830 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800157c:	2201      	movs	r2, #1
 800157e:	69fb      	ldr	r3, [r7, #28]
 8001580:	fa02 f303 	lsl.w	r3, r2, r3
 8001584:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001586:	683b      	ldr	r3, [r7, #0]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	697a      	ldr	r2, [r7, #20]
 800158c:	4013      	ands	r3, r2
 800158e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001590:	693a      	ldr	r2, [r7, #16]
 8001592:	697b      	ldr	r3, [r7, #20]
 8001594:	429a      	cmp	r2, r3
 8001596:	f040 8148 	bne.w	800182a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800159a:	683b      	ldr	r3, [r7, #0]
 800159c:	685b      	ldr	r3, [r3, #4]
 800159e:	f003 0303 	and.w	r3, r3, #3
 80015a2:	2b01      	cmp	r3, #1
 80015a4:	d005      	beq.n	80015b2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80015a6:	683b      	ldr	r3, [r7, #0]
 80015a8:	685b      	ldr	r3, [r3, #4]
 80015aa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80015ae:	2b02      	cmp	r3, #2
 80015b0:	d130      	bne.n	8001614 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	689b      	ldr	r3, [r3, #8]
 80015b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80015b8:	69fb      	ldr	r3, [r7, #28]
 80015ba:	005b      	lsls	r3, r3, #1
 80015bc:	2203      	movs	r2, #3
 80015be:	fa02 f303 	lsl.w	r3, r2, r3
 80015c2:	43db      	mvns	r3, r3
 80015c4:	69ba      	ldr	r2, [r7, #24]
 80015c6:	4013      	ands	r3, r2
 80015c8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80015ca:	683b      	ldr	r3, [r7, #0]
 80015cc:	68da      	ldr	r2, [r3, #12]
 80015ce:	69fb      	ldr	r3, [r7, #28]
 80015d0:	005b      	lsls	r3, r3, #1
 80015d2:	fa02 f303 	lsl.w	r3, r2, r3
 80015d6:	69ba      	ldr	r2, [r7, #24]
 80015d8:	4313      	orrs	r3, r2
 80015da:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	69ba      	ldr	r2, [r7, #24]
 80015e0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	685b      	ldr	r3, [r3, #4]
 80015e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80015e8:	2201      	movs	r2, #1
 80015ea:	69fb      	ldr	r3, [r7, #28]
 80015ec:	fa02 f303 	lsl.w	r3, r2, r3
 80015f0:	43db      	mvns	r3, r3
 80015f2:	69ba      	ldr	r2, [r7, #24]
 80015f4:	4013      	ands	r3, r2
 80015f6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80015f8:	683b      	ldr	r3, [r7, #0]
 80015fa:	685b      	ldr	r3, [r3, #4]
 80015fc:	091b      	lsrs	r3, r3, #4
 80015fe:	f003 0201 	and.w	r2, r3, #1
 8001602:	69fb      	ldr	r3, [r7, #28]
 8001604:	fa02 f303 	lsl.w	r3, r2, r3
 8001608:	69ba      	ldr	r2, [r7, #24]
 800160a:	4313      	orrs	r3, r2
 800160c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	69ba      	ldr	r2, [r7, #24]
 8001612:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001614:	683b      	ldr	r3, [r7, #0]
 8001616:	685b      	ldr	r3, [r3, #4]
 8001618:	f003 0303 	and.w	r3, r3, #3
 800161c:	2b03      	cmp	r3, #3
 800161e:	d017      	beq.n	8001650 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	68db      	ldr	r3, [r3, #12]
 8001624:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001626:	69fb      	ldr	r3, [r7, #28]
 8001628:	005b      	lsls	r3, r3, #1
 800162a:	2203      	movs	r2, #3
 800162c:	fa02 f303 	lsl.w	r3, r2, r3
 8001630:	43db      	mvns	r3, r3
 8001632:	69ba      	ldr	r2, [r7, #24]
 8001634:	4013      	ands	r3, r2
 8001636:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001638:	683b      	ldr	r3, [r7, #0]
 800163a:	689a      	ldr	r2, [r3, #8]
 800163c:	69fb      	ldr	r3, [r7, #28]
 800163e:	005b      	lsls	r3, r3, #1
 8001640:	fa02 f303 	lsl.w	r3, r2, r3
 8001644:	69ba      	ldr	r2, [r7, #24]
 8001646:	4313      	orrs	r3, r2
 8001648:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	69ba      	ldr	r2, [r7, #24]
 800164e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001650:	683b      	ldr	r3, [r7, #0]
 8001652:	685b      	ldr	r3, [r3, #4]
 8001654:	f003 0303 	and.w	r3, r3, #3
 8001658:	2b02      	cmp	r3, #2
 800165a:	d123      	bne.n	80016a4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800165c:	69fb      	ldr	r3, [r7, #28]
 800165e:	08da      	lsrs	r2, r3, #3
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	3208      	adds	r2, #8
 8001664:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001668:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800166a:	69fb      	ldr	r3, [r7, #28]
 800166c:	f003 0307 	and.w	r3, r3, #7
 8001670:	009b      	lsls	r3, r3, #2
 8001672:	220f      	movs	r2, #15
 8001674:	fa02 f303 	lsl.w	r3, r2, r3
 8001678:	43db      	mvns	r3, r3
 800167a:	69ba      	ldr	r2, [r7, #24]
 800167c:	4013      	ands	r3, r2
 800167e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001680:	683b      	ldr	r3, [r7, #0]
 8001682:	691a      	ldr	r2, [r3, #16]
 8001684:	69fb      	ldr	r3, [r7, #28]
 8001686:	f003 0307 	and.w	r3, r3, #7
 800168a:	009b      	lsls	r3, r3, #2
 800168c:	fa02 f303 	lsl.w	r3, r2, r3
 8001690:	69ba      	ldr	r2, [r7, #24]
 8001692:	4313      	orrs	r3, r2
 8001694:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001696:	69fb      	ldr	r3, [r7, #28]
 8001698:	08da      	lsrs	r2, r3, #3
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	3208      	adds	r2, #8
 800169e:	69b9      	ldr	r1, [r7, #24]
 80016a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80016aa:	69fb      	ldr	r3, [r7, #28]
 80016ac:	005b      	lsls	r3, r3, #1
 80016ae:	2203      	movs	r2, #3
 80016b0:	fa02 f303 	lsl.w	r3, r2, r3
 80016b4:	43db      	mvns	r3, r3
 80016b6:	69ba      	ldr	r2, [r7, #24]
 80016b8:	4013      	ands	r3, r2
 80016ba:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80016bc:	683b      	ldr	r3, [r7, #0]
 80016be:	685b      	ldr	r3, [r3, #4]
 80016c0:	f003 0203 	and.w	r2, r3, #3
 80016c4:	69fb      	ldr	r3, [r7, #28]
 80016c6:	005b      	lsls	r3, r3, #1
 80016c8:	fa02 f303 	lsl.w	r3, r2, r3
 80016cc:	69ba      	ldr	r2, [r7, #24]
 80016ce:	4313      	orrs	r3, r2
 80016d0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	69ba      	ldr	r2, [r7, #24]
 80016d6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80016d8:	683b      	ldr	r3, [r7, #0]
 80016da:	685b      	ldr	r3, [r3, #4]
 80016dc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	f000 80a2 	beq.w	800182a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016e6:	2300      	movs	r3, #0
 80016e8:	60fb      	str	r3, [r7, #12]
 80016ea:	4b57      	ldr	r3, [pc, #348]	; (8001848 <HAL_GPIO_Init+0x2e8>)
 80016ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016ee:	4a56      	ldr	r2, [pc, #344]	; (8001848 <HAL_GPIO_Init+0x2e8>)
 80016f0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80016f4:	6453      	str	r3, [r2, #68]	; 0x44
 80016f6:	4b54      	ldr	r3, [pc, #336]	; (8001848 <HAL_GPIO_Init+0x2e8>)
 80016f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016fa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80016fe:	60fb      	str	r3, [r7, #12]
 8001700:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001702:	4a52      	ldr	r2, [pc, #328]	; (800184c <HAL_GPIO_Init+0x2ec>)
 8001704:	69fb      	ldr	r3, [r7, #28]
 8001706:	089b      	lsrs	r3, r3, #2
 8001708:	3302      	adds	r3, #2
 800170a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800170e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001710:	69fb      	ldr	r3, [r7, #28]
 8001712:	f003 0303 	and.w	r3, r3, #3
 8001716:	009b      	lsls	r3, r3, #2
 8001718:	220f      	movs	r2, #15
 800171a:	fa02 f303 	lsl.w	r3, r2, r3
 800171e:	43db      	mvns	r3, r3
 8001720:	69ba      	ldr	r2, [r7, #24]
 8001722:	4013      	ands	r3, r2
 8001724:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	4a49      	ldr	r2, [pc, #292]	; (8001850 <HAL_GPIO_Init+0x2f0>)
 800172a:	4293      	cmp	r3, r2
 800172c:	d019      	beq.n	8001762 <HAL_GPIO_Init+0x202>
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	4a48      	ldr	r2, [pc, #288]	; (8001854 <HAL_GPIO_Init+0x2f4>)
 8001732:	4293      	cmp	r3, r2
 8001734:	d013      	beq.n	800175e <HAL_GPIO_Init+0x1fe>
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	4a47      	ldr	r2, [pc, #284]	; (8001858 <HAL_GPIO_Init+0x2f8>)
 800173a:	4293      	cmp	r3, r2
 800173c:	d00d      	beq.n	800175a <HAL_GPIO_Init+0x1fa>
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	4a46      	ldr	r2, [pc, #280]	; (800185c <HAL_GPIO_Init+0x2fc>)
 8001742:	4293      	cmp	r3, r2
 8001744:	d007      	beq.n	8001756 <HAL_GPIO_Init+0x1f6>
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	4a45      	ldr	r2, [pc, #276]	; (8001860 <HAL_GPIO_Init+0x300>)
 800174a:	4293      	cmp	r3, r2
 800174c:	d101      	bne.n	8001752 <HAL_GPIO_Init+0x1f2>
 800174e:	2304      	movs	r3, #4
 8001750:	e008      	b.n	8001764 <HAL_GPIO_Init+0x204>
 8001752:	2307      	movs	r3, #7
 8001754:	e006      	b.n	8001764 <HAL_GPIO_Init+0x204>
 8001756:	2303      	movs	r3, #3
 8001758:	e004      	b.n	8001764 <HAL_GPIO_Init+0x204>
 800175a:	2302      	movs	r3, #2
 800175c:	e002      	b.n	8001764 <HAL_GPIO_Init+0x204>
 800175e:	2301      	movs	r3, #1
 8001760:	e000      	b.n	8001764 <HAL_GPIO_Init+0x204>
 8001762:	2300      	movs	r3, #0
 8001764:	69fa      	ldr	r2, [r7, #28]
 8001766:	f002 0203 	and.w	r2, r2, #3
 800176a:	0092      	lsls	r2, r2, #2
 800176c:	4093      	lsls	r3, r2
 800176e:	69ba      	ldr	r2, [r7, #24]
 8001770:	4313      	orrs	r3, r2
 8001772:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001774:	4935      	ldr	r1, [pc, #212]	; (800184c <HAL_GPIO_Init+0x2ec>)
 8001776:	69fb      	ldr	r3, [r7, #28]
 8001778:	089b      	lsrs	r3, r3, #2
 800177a:	3302      	adds	r3, #2
 800177c:	69ba      	ldr	r2, [r7, #24]
 800177e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001782:	4b38      	ldr	r3, [pc, #224]	; (8001864 <HAL_GPIO_Init+0x304>)
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001788:	693b      	ldr	r3, [r7, #16]
 800178a:	43db      	mvns	r3, r3
 800178c:	69ba      	ldr	r2, [r7, #24]
 800178e:	4013      	ands	r3, r2
 8001790:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001792:	683b      	ldr	r3, [r7, #0]
 8001794:	685b      	ldr	r3, [r3, #4]
 8001796:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800179a:	2b00      	cmp	r3, #0
 800179c:	d003      	beq.n	80017a6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800179e:	69ba      	ldr	r2, [r7, #24]
 80017a0:	693b      	ldr	r3, [r7, #16]
 80017a2:	4313      	orrs	r3, r2
 80017a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80017a6:	4a2f      	ldr	r2, [pc, #188]	; (8001864 <HAL_GPIO_Init+0x304>)
 80017a8:	69bb      	ldr	r3, [r7, #24]
 80017aa:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80017ac:	4b2d      	ldr	r3, [pc, #180]	; (8001864 <HAL_GPIO_Init+0x304>)
 80017ae:	685b      	ldr	r3, [r3, #4]
 80017b0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80017b2:	693b      	ldr	r3, [r7, #16]
 80017b4:	43db      	mvns	r3, r3
 80017b6:	69ba      	ldr	r2, [r7, #24]
 80017b8:	4013      	ands	r3, r2
 80017ba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80017bc:	683b      	ldr	r3, [r7, #0]
 80017be:	685b      	ldr	r3, [r3, #4]
 80017c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d003      	beq.n	80017d0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80017c8:	69ba      	ldr	r2, [r7, #24]
 80017ca:	693b      	ldr	r3, [r7, #16]
 80017cc:	4313      	orrs	r3, r2
 80017ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80017d0:	4a24      	ldr	r2, [pc, #144]	; (8001864 <HAL_GPIO_Init+0x304>)
 80017d2:	69bb      	ldr	r3, [r7, #24]
 80017d4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80017d6:	4b23      	ldr	r3, [pc, #140]	; (8001864 <HAL_GPIO_Init+0x304>)
 80017d8:	689b      	ldr	r3, [r3, #8]
 80017da:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80017dc:	693b      	ldr	r3, [r7, #16]
 80017de:	43db      	mvns	r3, r3
 80017e0:	69ba      	ldr	r2, [r7, #24]
 80017e2:	4013      	ands	r3, r2
 80017e4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80017e6:	683b      	ldr	r3, [r7, #0]
 80017e8:	685b      	ldr	r3, [r3, #4]
 80017ea:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d003      	beq.n	80017fa <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80017f2:	69ba      	ldr	r2, [r7, #24]
 80017f4:	693b      	ldr	r3, [r7, #16]
 80017f6:	4313      	orrs	r3, r2
 80017f8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80017fa:	4a1a      	ldr	r2, [pc, #104]	; (8001864 <HAL_GPIO_Init+0x304>)
 80017fc:	69bb      	ldr	r3, [r7, #24]
 80017fe:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001800:	4b18      	ldr	r3, [pc, #96]	; (8001864 <HAL_GPIO_Init+0x304>)
 8001802:	68db      	ldr	r3, [r3, #12]
 8001804:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001806:	693b      	ldr	r3, [r7, #16]
 8001808:	43db      	mvns	r3, r3
 800180a:	69ba      	ldr	r2, [r7, #24]
 800180c:	4013      	ands	r3, r2
 800180e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001810:	683b      	ldr	r3, [r7, #0]
 8001812:	685b      	ldr	r3, [r3, #4]
 8001814:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001818:	2b00      	cmp	r3, #0
 800181a:	d003      	beq.n	8001824 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800181c:	69ba      	ldr	r2, [r7, #24]
 800181e:	693b      	ldr	r3, [r7, #16]
 8001820:	4313      	orrs	r3, r2
 8001822:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001824:	4a0f      	ldr	r2, [pc, #60]	; (8001864 <HAL_GPIO_Init+0x304>)
 8001826:	69bb      	ldr	r3, [r7, #24]
 8001828:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800182a:	69fb      	ldr	r3, [r7, #28]
 800182c:	3301      	adds	r3, #1
 800182e:	61fb      	str	r3, [r7, #28]
 8001830:	69fb      	ldr	r3, [r7, #28]
 8001832:	2b0f      	cmp	r3, #15
 8001834:	f67f aea2 	bls.w	800157c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001838:	bf00      	nop
 800183a:	bf00      	nop
 800183c:	3724      	adds	r7, #36	; 0x24
 800183e:	46bd      	mov	sp, r7
 8001840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001844:	4770      	bx	lr
 8001846:	bf00      	nop
 8001848:	40023800 	.word	0x40023800
 800184c:	40013800 	.word	0x40013800
 8001850:	40020000 	.word	0x40020000
 8001854:	40020400 	.word	0x40020400
 8001858:	40020800 	.word	0x40020800
 800185c:	40020c00 	.word	0x40020c00
 8001860:	40021000 	.word	0x40021000
 8001864:	40013c00 	.word	0x40013c00

08001868 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001868:	b480      	push	{r7}
 800186a:	b083      	sub	sp, #12
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
 8001870:	460b      	mov	r3, r1
 8001872:	807b      	strh	r3, [r7, #2]
 8001874:	4613      	mov	r3, r2
 8001876:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001878:	787b      	ldrb	r3, [r7, #1]
 800187a:	2b00      	cmp	r3, #0
 800187c:	d003      	beq.n	8001886 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800187e:	887a      	ldrh	r2, [r7, #2]
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001884:	e003      	b.n	800188e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001886:	887b      	ldrh	r3, [r7, #2]
 8001888:	041a      	lsls	r2, r3, #16
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	619a      	str	r2, [r3, #24]
}
 800188e:	bf00      	nop
 8001890:	370c      	adds	r7, #12
 8001892:	46bd      	mov	sp, r7
 8001894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001898:	4770      	bx	lr
	...

0800189c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b086      	sub	sp, #24
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d101      	bne.n	80018ae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80018aa:	2301      	movs	r3, #1
 80018ac:	e267      	b.n	8001d7e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	f003 0301 	and.w	r3, r3, #1
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d075      	beq.n	80019a6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80018ba:	4b88      	ldr	r3, [pc, #544]	; (8001adc <HAL_RCC_OscConfig+0x240>)
 80018bc:	689b      	ldr	r3, [r3, #8]
 80018be:	f003 030c 	and.w	r3, r3, #12
 80018c2:	2b04      	cmp	r3, #4
 80018c4:	d00c      	beq.n	80018e0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80018c6:	4b85      	ldr	r3, [pc, #532]	; (8001adc <HAL_RCC_OscConfig+0x240>)
 80018c8:	689b      	ldr	r3, [r3, #8]
 80018ca:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80018ce:	2b08      	cmp	r3, #8
 80018d0:	d112      	bne.n	80018f8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80018d2:	4b82      	ldr	r3, [pc, #520]	; (8001adc <HAL_RCC_OscConfig+0x240>)
 80018d4:	685b      	ldr	r3, [r3, #4]
 80018d6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80018da:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80018de:	d10b      	bne.n	80018f8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018e0:	4b7e      	ldr	r3, [pc, #504]	; (8001adc <HAL_RCC_OscConfig+0x240>)
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d05b      	beq.n	80019a4 <HAL_RCC_OscConfig+0x108>
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	685b      	ldr	r3, [r3, #4]
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d157      	bne.n	80019a4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80018f4:	2301      	movs	r3, #1
 80018f6:	e242      	b.n	8001d7e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	685b      	ldr	r3, [r3, #4]
 80018fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001900:	d106      	bne.n	8001910 <HAL_RCC_OscConfig+0x74>
 8001902:	4b76      	ldr	r3, [pc, #472]	; (8001adc <HAL_RCC_OscConfig+0x240>)
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	4a75      	ldr	r2, [pc, #468]	; (8001adc <HAL_RCC_OscConfig+0x240>)
 8001908:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800190c:	6013      	str	r3, [r2, #0]
 800190e:	e01d      	b.n	800194c <HAL_RCC_OscConfig+0xb0>
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	685b      	ldr	r3, [r3, #4]
 8001914:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001918:	d10c      	bne.n	8001934 <HAL_RCC_OscConfig+0x98>
 800191a:	4b70      	ldr	r3, [pc, #448]	; (8001adc <HAL_RCC_OscConfig+0x240>)
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	4a6f      	ldr	r2, [pc, #444]	; (8001adc <HAL_RCC_OscConfig+0x240>)
 8001920:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001924:	6013      	str	r3, [r2, #0]
 8001926:	4b6d      	ldr	r3, [pc, #436]	; (8001adc <HAL_RCC_OscConfig+0x240>)
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	4a6c      	ldr	r2, [pc, #432]	; (8001adc <HAL_RCC_OscConfig+0x240>)
 800192c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001930:	6013      	str	r3, [r2, #0]
 8001932:	e00b      	b.n	800194c <HAL_RCC_OscConfig+0xb0>
 8001934:	4b69      	ldr	r3, [pc, #420]	; (8001adc <HAL_RCC_OscConfig+0x240>)
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	4a68      	ldr	r2, [pc, #416]	; (8001adc <HAL_RCC_OscConfig+0x240>)
 800193a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800193e:	6013      	str	r3, [r2, #0]
 8001940:	4b66      	ldr	r3, [pc, #408]	; (8001adc <HAL_RCC_OscConfig+0x240>)
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	4a65      	ldr	r2, [pc, #404]	; (8001adc <HAL_RCC_OscConfig+0x240>)
 8001946:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800194a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	685b      	ldr	r3, [r3, #4]
 8001950:	2b00      	cmp	r3, #0
 8001952:	d013      	beq.n	800197c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001954:	f7ff fd16 	bl	8001384 <HAL_GetTick>
 8001958:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800195a:	e008      	b.n	800196e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800195c:	f7ff fd12 	bl	8001384 <HAL_GetTick>
 8001960:	4602      	mov	r2, r0
 8001962:	693b      	ldr	r3, [r7, #16]
 8001964:	1ad3      	subs	r3, r2, r3
 8001966:	2b64      	cmp	r3, #100	; 0x64
 8001968:	d901      	bls.n	800196e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800196a:	2303      	movs	r3, #3
 800196c:	e207      	b.n	8001d7e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800196e:	4b5b      	ldr	r3, [pc, #364]	; (8001adc <HAL_RCC_OscConfig+0x240>)
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001976:	2b00      	cmp	r3, #0
 8001978:	d0f0      	beq.n	800195c <HAL_RCC_OscConfig+0xc0>
 800197a:	e014      	b.n	80019a6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800197c:	f7ff fd02 	bl	8001384 <HAL_GetTick>
 8001980:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001982:	e008      	b.n	8001996 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001984:	f7ff fcfe 	bl	8001384 <HAL_GetTick>
 8001988:	4602      	mov	r2, r0
 800198a:	693b      	ldr	r3, [r7, #16]
 800198c:	1ad3      	subs	r3, r2, r3
 800198e:	2b64      	cmp	r3, #100	; 0x64
 8001990:	d901      	bls.n	8001996 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001992:	2303      	movs	r3, #3
 8001994:	e1f3      	b.n	8001d7e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001996:	4b51      	ldr	r3, [pc, #324]	; (8001adc <HAL_RCC_OscConfig+0x240>)
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d1f0      	bne.n	8001984 <HAL_RCC_OscConfig+0xe8>
 80019a2:	e000      	b.n	80019a6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80019a4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	f003 0302 	and.w	r3, r3, #2
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d063      	beq.n	8001a7a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80019b2:	4b4a      	ldr	r3, [pc, #296]	; (8001adc <HAL_RCC_OscConfig+0x240>)
 80019b4:	689b      	ldr	r3, [r3, #8]
 80019b6:	f003 030c 	and.w	r3, r3, #12
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d00b      	beq.n	80019d6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80019be:	4b47      	ldr	r3, [pc, #284]	; (8001adc <HAL_RCC_OscConfig+0x240>)
 80019c0:	689b      	ldr	r3, [r3, #8]
 80019c2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80019c6:	2b08      	cmp	r3, #8
 80019c8:	d11c      	bne.n	8001a04 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80019ca:	4b44      	ldr	r3, [pc, #272]	; (8001adc <HAL_RCC_OscConfig+0x240>)
 80019cc:	685b      	ldr	r3, [r3, #4]
 80019ce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d116      	bne.n	8001a04 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80019d6:	4b41      	ldr	r3, [pc, #260]	; (8001adc <HAL_RCC_OscConfig+0x240>)
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	f003 0302 	and.w	r3, r3, #2
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d005      	beq.n	80019ee <HAL_RCC_OscConfig+0x152>
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	68db      	ldr	r3, [r3, #12]
 80019e6:	2b01      	cmp	r3, #1
 80019e8:	d001      	beq.n	80019ee <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80019ea:	2301      	movs	r3, #1
 80019ec:	e1c7      	b.n	8001d7e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019ee:	4b3b      	ldr	r3, [pc, #236]	; (8001adc <HAL_RCC_OscConfig+0x240>)
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	691b      	ldr	r3, [r3, #16]
 80019fa:	00db      	lsls	r3, r3, #3
 80019fc:	4937      	ldr	r1, [pc, #220]	; (8001adc <HAL_RCC_OscConfig+0x240>)
 80019fe:	4313      	orrs	r3, r2
 8001a00:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a02:	e03a      	b.n	8001a7a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	68db      	ldr	r3, [r3, #12]
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d020      	beq.n	8001a4e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001a0c:	4b34      	ldr	r3, [pc, #208]	; (8001ae0 <HAL_RCC_OscConfig+0x244>)
 8001a0e:	2201      	movs	r2, #1
 8001a10:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a12:	f7ff fcb7 	bl	8001384 <HAL_GetTick>
 8001a16:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a18:	e008      	b.n	8001a2c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001a1a:	f7ff fcb3 	bl	8001384 <HAL_GetTick>
 8001a1e:	4602      	mov	r2, r0
 8001a20:	693b      	ldr	r3, [r7, #16]
 8001a22:	1ad3      	subs	r3, r2, r3
 8001a24:	2b02      	cmp	r3, #2
 8001a26:	d901      	bls.n	8001a2c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001a28:	2303      	movs	r3, #3
 8001a2a:	e1a8      	b.n	8001d7e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a2c:	4b2b      	ldr	r3, [pc, #172]	; (8001adc <HAL_RCC_OscConfig+0x240>)
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	f003 0302 	and.w	r3, r3, #2
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d0f0      	beq.n	8001a1a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a38:	4b28      	ldr	r3, [pc, #160]	; (8001adc <HAL_RCC_OscConfig+0x240>)
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	691b      	ldr	r3, [r3, #16]
 8001a44:	00db      	lsls	r3, r3, #3
 8001a46:	4925      	ldr	r1, [pc, #148]	; (8001adc <HAL_RCC_OscConfig+0x240>)
 8001a48:	4313      	orrs	r3, r2
 8001a4a:	600b      	str	r3, [r1, #0]
 8001a4c:	e015      	b.n	8001a7a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001a4e:	4b24      	ldr	r3, [pc, #144]	; (8001ae0 <HAL_RCC_OscConfig+0x244>)
 8001a50:	2200      	movs	r2, #0
 8001a52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a54:	f7ff fc96 	bl	8001384 <HAL_GetTick>
 8001a58:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a5a:	e008      	b.n	8001a6e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001a5c:	f7ff fc92 	bl	8001384 <HAL_GetTick>
 8001a60:	4602      	mov	r2, r0
 8001a62:	693b      	ldr	r3, [r7, #16]
 8001a64:	1ad3      	subs	r3, r2, r3
 8001a66:	2b02      	cmp	r3, #2
 8001a68:	d901      	bls.n	8001a6e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001a6a:	2303      	movs	r3, #3
 8001a6c:	e187      	b.n	8001d7e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a6e:	4b1b      	ldr	r3, [pc, #108]	; (8001adc <HAL_RCC_OscConfig+0x240>)
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	f003 0302 	and.w	r3, r3, #2
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d1f0      	bne.n	8001a5c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	f003 0308 	and.w	r3, r3, #8
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d036      	beq.n	8001af4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	695b      	ldr	r3, [r3, #20]
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d016      	beq.n	8001abc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001a8e:	4b15      	ldr	r3, [pc, #84]	; (8001ae4 <HAL_RCC_OscConfig+0x248>)
 8001a90:	2201      	movs	r2, #1
 8001a92:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a94:	f7ff fc76 	bl	8001384 <HAL_GetTick>
 8001a98:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a9a:	e008      	b.n	8001aae <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001a9c:	f7ff fc72 	bl	8001384 <HAL_GetTick>
 8001aa0:	4602      	mov	r2, r0
 8001aa2:	693b      	ldr	r3, [r7, #16]
 8001aa4:	1ad3      	subs	r3, r2, r3
 8001aa6:	2b02      	cmp	r3, #2
 8001aa8:	d901      	bls.n	8001aae <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001aaa:	2303      	movs	r3, #3
 8001aac:	e167      	b.n	8001d7e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001aae:	4b0b      	ldr	r3, [pc, #44]	; (8001adc <HAL_RCC_OscConfig+0x240>)
 8001ab0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001ab2:	f003 0302 	and.w	r3, r3, #2
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d0f0      	beq.n	8001a9c <HAL_RCC_OscConfig+0x200>
 8001aba:	e01b      	b.n	8001af4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001abc:	4b09      	ldr	r3, [pc, #36]	; (8001ae4 <HAL_RCC_OscConfig+0x248>)
 8001abe:	2200      	movs	r2, #0
 8001ac0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ac2:	f7ff fc5f 	bl	8001384 <HAL_GetTick>
 8001ac6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ac8:	e00e      	b.n	8001ae8 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001aca:	f7ff fc5b 	bl	8001384 <HAL_GetTick>
 8001ace:	4602      	mov	r2, r0
 8001ad0:	693b      	ldr	r3, [r7, #16]
 8001ad2:	1ad3      	subs	r3, r2, r3
 8001ad4:	2b02      	cmp	r3, #2
 8001ad6:	d907      	bls.n	8001ae8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001ad8:	2303      	movs	r3, #3
 8001ada:	e150      	b.n	8001d7e <HAL_RCC_OscConfig+0x4e2>
 8001adc:	40023800 	.word	0x40023800
 8001ae0:	42470000 	.word	0x42470000
 8001ae4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ae8:	4b88      	ldr	r3, [pc, #544]	; (8001d0c <HAL_RCC_OscConfig+0x470>)
 8001aea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001aec:	f003 0302 	and.w	r3, r3, #2
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d1ea      	bne.n	8001aca <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	f003 0304 	and.w	r3, r3, #4
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	f000 8097 	beq.w	8001c30 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001b02:	2300      	movs	r3, #0
 8001b04:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001b06:	4b81      	ldr	r3, [pc, #516]	; (8001d0c <HAL_RCC_OscConfig+0x470>)
 8001b08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d10f      	bne.n	8001b32 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001b12:	2300      	movs	r3, #0
 8001b14:	60bb      	str	r3, [r7, #8]
 8001b16:	4b7d      	ldr	r3, [pc, #500]	; (8001d0c <HAL_RCC_OscConfig+0x470>)
 8001b18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b1a:	4a7c      	ldr	r2, [pc, #496]	; (8001d0c <HAL_RCC_OscConfig+0x470>)
 8001b1c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b20:	6413      	str	r3, [r2, #64]	; 0x40
 8001b22:	4b7a      	ldr	r3, [pc, #488]	; (8001d0c <HAL_RCC_OscConfig+0x470>)
 8001b24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b2a:	60bb      	str	r3, [r7, #8]
 8001b2c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001b2e:	2301      	movs	r3, #1
 8001b30:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b32:	4b77      	ldr	r3, [pc, #476]	; (8001d10 <HAL_RCC_OscConfig+0x474>)
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d118      	bne.n	8001b70 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001b3e:	4b74      	ldr	r3, [pc, #464]	; (8001d10 <HAL_RCC_OscConfig+0x474>)
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	4a73      	ldr	r2, [pc, #460]	; (8001d10 <HAL_RCC_OscConfig+0x474>)
 8001b44:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b48:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001b4a:	f7ff fc1b 	bl	8001384 <HAL_GetTick>
 8001b4e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b50:	e008      	b.n	8001b64 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b52:	f7ff fc17 	bl	8001384 <HAL_GetTick>
 8001b56:	4602      	mov	r2, r0
 8001b58:	693b      	ldr	r3, [r7, #16]
 8001b5a:	1ad3      	subs	r3, r2, r3
 8001b5c:	2b02      	cmp	r3, #2
 8001b5e:	d901      	bls.n	8001b64 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001b60:	2303      	movs	r3, #3
 8001b62:	e10c      	b.n	8001d7e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b64:	4b6a      	ldr	r3, [pc, #424]	; (8001d10 <HAL_RCC_OscConfig+0x474>)
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d0f0      	beq.n	8001b52 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	689b      	ldr	r3, [r3, #8]
 8001b74:	2b01      	cmp	r3, #1
 8001b76:	d106      	bne.n	8001b86 <HAL_RCC_OscConfig+0x2ea>
 8001b78:	4b64      	ldr	r3, [pc, #400]	; (8001d0c <HAL_RCC_OscConfig+0x470>)
 8001b7a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b7c:	4a63      	ldr	r2, [pc, #396]	; (8001d0c <HAL_RCC_OscConfig+0x470>)
 8001b7e:	f043 0301 	orr.w	r3, r3, #1
 8001b82:	6713      	str	r3, [r2, #112]	; 0x70
 8001b84:	e01c      	b.n	8001bc0 <HAL_RCC_OscConfig+0x324>
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	689b      	ldr	r3, [r3, #8]
 8001b8a:	2b05      	cmp	r3, #5
 8001b8c:	d10c      	bne.n	8001ba8 <HAL_RCC_OscConfig+0x30c>
 8001b8e:	4b5f      	ldr	r3, [pc, #380]	; (8001d0c <HAL_RCC_OscConfig+0x470>)
 8001b90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b92:	4a5e      	ldr	r2, [pc, #376]	; (8001d0c <HAL_RCC_OscConfig+0x470>)
 8001b94:	f043 0304 	orr.w	r3, r3, #4
 8001b98:	6713      	str	r3, [r2, #112]	; 0x70
 8001b9a:	4b5c      	ldr	r3, [pc, #368]	; (8001d0c <HAL_RCC_OscConfig+0x470>)
 8001b9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b9e:	4a5b      	ldr	r2, [pc, #364]	; (8001d0c <HAL_RCC_OscConfig+0x470>)
 8001ba0:	f043 0301 	orr.w	r3, r3, #1
 8001ba4:	6713      	str	r3, [r2, #112]	; 0x70
 8001ba6:	e00b      	b.n	8001bc0 <HAL_RCC_OscConfig+0x324>
 8001ba8:	4b58      	ldr	r3, [pc, #352]	; (8001d0c <HAL_RCC_OscConfig+0x470>)
 8001baa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001bac:	4a57      	ldr	r2, [pc, #348]	; (8001d0c <HAL_RCC_OscConfig+0x470>)
 8001bae:	f023 0301 	bic.w	r3, r3, #1
 8001bb2:	6713      	str	r3, [r2, #112]	; 0x70
 8001bb4:	4b55      	ldr	r3, [pc, #340]	; (8001d0c <HAL_RCC_OscConfig+0x470>)
 8001bb6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001bb8:	4a54      	ldr	r2, [pc, #336]	; (8001d0c <HAL_RCC_OscConfig+0x470>)
 8001bba:	f023 0304 	bic.w	r3, r3, #4
 8001bbe:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	689b      	ldr	r3, [r3, #8]
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d015      	beq.n	8001bf4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001bc8:	f7ff fbdc 	bl	8001384 <HAL_GetTick>
 8001bcc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001bce:	e00a      	b.n	8001be6 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001bd0:	f7ff fbd8 	bl	8001384 <HAL_GetTick>
 8001bd4:	4602      	mov	r2, r0
 8001bd6:	693b      	ldr	r3, [r7, #16]
 8001bd8:	1ad3      	subs	r3, r2, r3
 8001bda:	f241 3288 	movw	r2, #5000	; 0x1388
 8001bde:	4293      	cmp	r3, r2
 8001be0:	d901      	bls.n	8001be6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001be2:	2303      	movs	r3, #3
 8001be4:	e0cb      	b.n	8001d7e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001be6:	4b49      	ldr	r3, [pc, #292]	; (8001d0c <HAL_RCC_OscConfig+0x470>)
 8001be8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001bea:	f003 0302 	and.w	r3, r3, #2
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d0ee      	beq.n	8001bd0 <HAL_RCC_OscConfig+0x334>
 8001bf2:	e014      	b.n	8001c1e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001bf4:	f7ff fbc6 	bl	8001384 <HAL_GetTick>
 8001bf8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001bfa:	e00a      	b.n	8001c12 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001bfc:	f7ff fbc2 	bl	8001384 <HAL_GetTick>
 8001c00:	4602      	mov	r2, r0
 8001c02:	693b      	ldr	r3, [r7, #16]
 8001c04:	1ad3      	subs	r3, r2, r3
 8001c06:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c0a:	4293      	cmp	r3, r2
 8001c0c:	d901      	bls.n	8001c12 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001c0e:	2303      	movs	r3, #3
 8001c10:	e0b5      	b.n	8001d7e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c12:	4b3e      	ldr	r3, [pc, #248]	; (8001d0c <HAL_RCC_OscConfig+0x470>)
 8001c14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c16:	f003 0302 	and.w	r3, r3, #2
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d1ee      	bne.n	8001bfc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001c1e:	7dfb      	ldrb	r3, [r7, #23]
 8001c20:	2b01      	cmp	r3, #1
 8001c22:	d105      	bne.n	8001c30 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c24:	4b39      	ldr	r3, [pc, #228]	; (8001d0c <HAL_RCC_OscConfig+0x470>)
 8001c26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c28:	4a38      	ldr	r2, [pc, #224]	; (8001d0c <HAL_RCC_OscConfig+0x470>)
 8001c2a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001c2e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	699b      	ldr	r3, [r3, #24]
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	f000 80a1 	beq.w	8001d7c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001c3a:	4b34      	ldr	r3, [pc, #208]	; (8001d0c <HAL_RCC_OscConfig+0x470>)
 8001c3c:	689b      	ldr	r3, [r3, #8]
 8001c3e:	f003 030c 	and.w	r3, r3, #12
 8001c42:	2b08      	cmp	r3, #8
 8001c44:	d05c      	beq.n	8001d00 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	699b      	ldr	r3, [r3, #24]
 8001c4a:	2b02      	cmp	r3, #2
 8001c4c:	d141      	bne.n	8001cd2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c4e:	4b31      	ldr	r3, [pc, #196]	; (8001d14 <HAL_RCC_OscConfig+0x478>)
 8001c50:	2200      	movs	r2, #0
 8001c52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c54:	f7ff fb96 	bl	8001384 <HAL_GetTick>
 8001c58:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c5a:	e008      	b.n	8001c6e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c5c:	f7ff fb92 	bl	8001384 <HAL_GetTick>
 8001c60:	4602      	mov	r2, r0
 8001c62:	693b      	ldr	r3, [r7, #16]
 8001c64:	1ad3      	subs	r3, r2, r3
 8001c66:	2b02      	cmp	r3, #2
 8001c68:	d901      	bls.n	8001c6e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001c6a:	2303      	movs	r3, #3
 8001c6c:	e087      	b.n	8001d7e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c6e:	4b27      	ldr	r3, [pc, #156]	; (8001d0c <HAL_RCC_OscConfig+0x470>)
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d1f0      	bne.n	8001c5c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	69da      	ldr	r2, [r3, #28]
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	6a1b      	ldr	r3, [r3, #32]
 8001c82:	431a      	orrs	r2, r3
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c88:	019b      	lsls	r3, r3, #6
 8001c8a:	431a      	orrs	r2, r3
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c90:	085b      	lsrs	r3, r3, #1
 8001c92:	3b01      	subs	r3, #1
 8001c94:	041b      	lsls	r3, r3, #16
 8001c96:	431a      	orrs	r2, r3
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c9c:	061b      	lsls	r3, r3, #24
 8001c9e:	491b      	ldr	r1, [pc, #108]	; (8001d0c <HAL_RCC_OscConfig+0x470>)
 8001ca0:	4313      	orrs	r3, r2
 8001ca2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001ca4:	4b1b      	ldr	r3, [pc, #108]	; (8001d14 <HAL_RCC_OscConfig+0x478>)
 8001ca6:	2201      	movs	r2, #1
 8001ca8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001caa:	f7ff fb6b 	bl	8001384 <HAL_GetTick>
 8001cae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001cb0:	e008      	b.n	8001cc4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001cb2:	f7ff fb67 	bl	8001384 <HAL_GetTick>
 8001cb6:	4602      	mov	r2, r0
 8001cb8:	693b      	ldr	r3, [r7, #16]
 8001cba:	1ad3      	subs	r3, r2, r3
 8001cbc:	2b02      	cmp	r3, #2
 8001cbe:	d901      	bls.n	8001cc4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001cc0:	2303      	movs	r3, #3
 8001cc2:	e05c      	b.n	8001d7e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001cc4:	4b11      	ldr	r3, [pc, #68]	; (8001d0c <HAL_RCC_OscConfig+0x470>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d0f0      	beq.n	8001cb2 <HAL_RCC_OscConfig+0x416>
 8001cd0:	e054      	b.n	8001d7c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001cd2:	4b10      	ldr	r3, [pc, #64]	; (8001d14 <HAL_RCC_OscConfig+0x478>)
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cd8:	f7ff fb54 	bl	8001384 <HAL_GetTick>
 8001cdc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001cde:	e008      	b.n	8001cf2 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001ce0:	f7ff fb50 	bl	8001384 <HAL_GetTick>
 8001ce4:	4602      	mov	r2, r0
 8001ce6:	693b      	ldr	r3, [r7, #16]
 8001ce8:	1ad3      	subs	r3, r2, r3
 8001cea:	2b02      	cmp	r3, #2
 8001cec:	d901      	bls.n	8001cf2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001cee:	2303      	movs	r3, #3
 8001cf0:	e045      	b.n	8001d7e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001cf2:	4b06      	ldr	r3, [pc, #24]	; (8001d0c <HAL_RCC_OscConfig+0x470>)
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d1f0      	bne.n	8001ce0 <HAL_RCC_OscConfig+0x444>
 8001cfe:	e03d      	b.n	8001d7c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	699b      	ldr	r3, [r3, #24]
 8001d04:	2b01      	cmp	r3, #1
 8001d06:	d107      	bne.n	8001d18 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001d08:	2301      	movs	r3, #1
 8001d0a:	e038      	b.n	8001d7e <HAL_RCC_OscConfig+0x4e2>
 8001d0c:	40023800 	.word	0x40023800
 8001d10:	40007000 	.word	0x40007000
 8001d14:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001d18:	4b1b      	ldr	r3, [pc, #108]	; (8001d88 <HAL_RCC_OscConfig+0x4ec>)
 8001d1a:	685b      	ldr	r3, [r3, #4]
 8001d1c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	699b      	ldr	r3, [r3, #24]
 8001d22:	2b01      	cmp	r3, #1
 8001d24:	d028      	beq.n	8001d78 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001d30:	429a      	cmp	r2, r3
 8001d32:	d121      	bne.n	8001d78 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d3e:	429a      	cmp	r2, r3
 8001d40:	d11a      	bne.n	8001d78 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001d42:	68fa      	ldr	r2, [r7, #12]
 8001d44:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001d48:	4013      	ands	r3, r2
 8001d4a:	687a      	ldr	r2, [r7, #4]
 8001d4c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001d4e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001d50:	4293      	cmp	r3, r2
 8001d52:	d111      	bne.n	8001d78 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d5e:	085b      	lsrs	r3, r3, #1
 8001d60:	3b01      	subs	r3, #1
 8001d62:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001d64:	429a      	cmp	r2, r3
 8001d66:	d107      	bne.n	8001d78 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d72:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001d74:	429a      	cmp	r2, r3
 8001d76:	d001      	beq.n	8001d7c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8001d78:	2301      	movs	r3, #1
 8001d7a:	e000      	b.n	8001d7e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001d7c:	2300      	movs	r3, #0
}
 8001d7e:	4618      	mov	r0, r3
 8001d80:	3718      	adds	r7, #24
 8001d82:	46bd      	mov	sp, r7
 8001d84:	bd80      	pop	{r7, pc}
 8001d86:	bf00      	nop
 8001d88:	40023800 	.word	0x40023800

08001d8c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	b084      	sub	sp, #16
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	6078      	str	r0, [r7, #4]
 8001d94:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d101      	bne.n	8001da0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001d9c:	2301      	movs	r3, #1
 8001d9e:	e0cc      	b.n	8001f3a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001da0:	4b68      	ldr	r3, [pc, #416]	; (8001f44 <HAL_RCC_ClockConfig+0x1b8>)
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	f003 0307 	and.w	r3, r3, #7
 8001da8:	683a      	ldr	r2, [r7, #0]
 8001daa:	429a      	cmp	r2, r3
 8001dac:	d90c      	bls.n	8001dc8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001dae:	4b65      	ldr	r3, [pc, #404]	; (8001f44 <HAL_RCC_ClockConfig+0x1b8>)
 8001db0:	683a      	ldr	r2, [r7, #0]
 8001db2:	b2d2      	uxtb	r2, r2
 8001db4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001db6:	4b63      	ldr	r3, [pc, #396]	; (8001f44 <HAL_RCC_ClockConfig+0x1b8>)
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	f003 0307 	and.w	r3, r3, #7
 8001dbe:	683a      	ldr	r2, [r7, #0]
 8001dc0:	429a      	cmp	r2, r3
 8001dc2:	d001      	beq.n	8001dc8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001dc4:	2301      	movs	r3, #1
 8001dc6:	e0b8      	b.n	8001f3a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f003 0302 	and.w	r3, r3, #2
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d020      	beq.n	8001e16 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	f003 0304 	and.w	r3, r3, #4
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d005      	beq.n	8001dec <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001de0:	4b59      	ldr	r3, [pc, #356]	; (8001f48 <HAL_RCC_ClockConfig+0x1bc>)
 8001de2:	689b      	ldr	r3, [r3, #8]
 8001de4:	4a58      	ldr	r2, [pc, #352]	; (8001f48 <HAL_RCC_ClockConfig+0x1bc>)
 8001de6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001dea:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	f003 0308 	and.w	r3, r3, #8
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d005      	beq.n	8001e04 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001df8:	4b53      	ldr	r3, [pc, #332]	; (8001f48 <HAL_RCC_ClockConfig+0x1bc>)
 8001dfa:	689b      	ldr	r3, [r3, #8]
 8001dfc:	4a52      	ldr	r2, [pc, #328]	; (8001f48 <HAL_RCC_ClockConfig+0x1bc>)
 8001dfe:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001e02:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001e04:	4b50      	ldr	r3, [pc, #320]	; (8001f48 <HAL_RCC_ClockConfig+0x1bc>)
 8001e06:	689b      	ldr	r3, [r3, #8]
 8001e08:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	689b      	ldr	r3, [r3, #8]
 8001e10:	494d      	ldr	r1, [pc, #308]	; (8001f48 <HAL_RCC_ClockConfig+0x1bc>)
 8001e12:	4313      	orrs	r3, r2
 8001e14:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	f003 0301 	and.w	r3, r3, #1
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d044      	beq.n	8001eac <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	685b      	ldr	r3, [r3, #4]
 8001e26:	2b01      	cmp	r3, #1
 8001e28:	d107      	bne.n	8001e3a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e2a:	4b47      	ldr	r3, [pc, #284]	; (8001f48 <HAL_RCC_ClockConfig+0x1bc>)
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d119      	bne.n	8001e6a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e36:	2301      	movs	r3, #1
 8001e38:	e07f      	b.n	8001f3a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	685b      	ldr	r3, [r3, #4]
 8001e3e:	2b02      	cmp	r3, #2
 8001e40:	d003      	beq.n	8001e4a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001e46:	2b03      	cmp	r3, #3
 8001e48:	d107      	bne.n	8001e5a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e4a:	4b3f      	ldr	r3, [pc, #252]	; (8001f48 <HAL_RCC_ClockConfig+0x1bc>)
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d109      	bne.n	8001e6a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e56:	2301      	movs	r3, #1
 8001e58:	e06f      	b.n	8001f3a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e5a:	4b3b      	ldr	r3, [pc, #236]	; (8001f48 <HAL_RCC_ClockConfig+0x1bc>)
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	f003 0302 	and.w	r3, r3, #2
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d101      	bne.n	8001e6a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e66:	2301      	movs	r3, #1
 8001e68:	e067      	b.n	8001f3a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001e6a:	4b37      	ldr	r3, [pc, #220]	; (8001f48 <HAL_RCC_ClockConfig+0x1bc>)
 8001e6c:	689b      	ldr	r3, [r3, #8]
 8001e6e:	f023 0203 	bic.w	r2, r3, #3
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	685b      	ldr	r3, [r3, #4]
 8001e76:	4934      	ldr	r1, [pc, #208]	; (8001f48 <HAL_RCC_ClockConfig+0x1bc>)
 8001e78:	4313      	orrs	r3, r2
 8001e7a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001e7c:	f7ff fa82 	bl	8001384 <HAL_GetTick>
 8001e80:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e82:	e00a      	b.n	8001e9a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e84:	f7ff fa7e 	bl	8001384 <HAL_GetTick>
 8001e88:	4602      	mov	r2, r0
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	1ad3      	subs	r3, r2, r3
 8001e8e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e92:	4293      	cmp	r3, r2
 8001e94:	d901      	bls.n	8001e9a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001e96:	2303      	movs	r3, #3
 8001e98:	e04f      	b.n	8001f3a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e9a:	4b2b      	ldr	r3, [pc, #172]	; (8001f48 <HAL_RCC_ClockConfig+0x1bc>)
 8001e9c:	689b      	ldr	r3, [r3, #8]
 8001e9e:	f003 020c 	and.w	r2, r3, #12
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	685b      	ldr	r3, [r3, #4]
 8001ea6:	009b      	lsls	r3, r3, #2
 8001ea8:	429a      	cmp	r2, r3
 8001eaa:	d1eb      	bne.n	8001e84 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001eac:	4b25      	ldr	r3, [pc, #148]	; (8001f44 <HAL_RCC_ClockConfig+0x1b8>)
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	f003 0307 	and.w	r3, r3, #7
 8001eb4:	683a      	ldr	r2, [r7, #0]
 8001eb6:	429a      	cmp	r2, r3
 8001eb8:	d20c      	bcs.n	8001ed4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001eba:	4b22      	ldr	r3, [pc, #136]	; (8001f44 <HAL_RCC_ClockConfig+0x1b8>)
 8001ebc:	683a      	ldr	r2, [r7, #0]
 8001ebe:	b2d2      	uxtb	r2, r2
 8001ec0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ec2:	4b20      	ldr	r3, [pc, #128]	; (8001f44 <HAL_RCC_ClockConfig+0x1b8>)
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	f003 0307 	and.w	r3, r3, #7
 8001eca:	683a      	ldr	r2, [r7, #0]
 8001ecc:	429a      	cmp	r2, r3
 8001ece:	d001      	beq.n	8001ed4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001ed0:	2301      	movs	r3, #1
 8001ed2:	e032      	b.n	8001f3a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	f003 0304 	and.w	r3, r3, #4
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d008      	beq.n	8001ef2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001ee0:	4b19      	ldr	r3, [pc, #100]	; (8001f48 <HAL_RCC_ClockConfig+0x1bc>)
 8001ee2:	689b      	ldr	r3, [r3, #8]
 8001ee4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	68db      	ldr	r3, [r3, #12]
 8001eec:	4916      	ldr	r1, [pc, #88]	; (8001f48 <HAL_RCC_ClockConfig+0x1bc>)
 8001eee:	4313      	orrs	r3, r2
 8001ef0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	f003 0308 	and.w	r3, r3, #8
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d009      	beq.n	8001f12 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001efe:	4b12      	ldr	r3, [pc, #72]	; (8001f48 <HAL_RCC_ClockConfig+0x1bc>)
 8001f00:	689b      	ldr	r3, [r3, #8]
 8001f02:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	691b      	ldr	r3, [r3, #16]
 8001f0a:	00db      	lsls	r3, r3, #3
 8001f0c:	490e      	ldr	r1, [pc, #56]	; (8001f48 <HAL_RCC_ClockConfig+0x1bc>)
 8001f0e:	4313      	orrs	r3, r2
 8001f10:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001f12:	f000 f821 	bl	8001f58 <HAL_RCC_GetSysClockFreq>
 8001f16:	4602      	mov	r2, r0
 8001f18:	4b0b      	ldr	r3, [pc, #44]	; (8001f48 <HAL_RCC_ClockConfig+0x1bc>)
 8001f1a:	689b      	ldr	r3, [r3, #8]
 8001f1c:	091b      	lsrs	r3, r3, #4
 8001f1e:	f003 030f 	and.w	r3, r3, #15
 8001f22:	490a      	ldr	r1, [pc, #40]	; (8001f4c <HAL_RCC_ClockConfig+0x1c0>)
 8001f24:	5ccb      	ldrb	r3, [r1, r3]
 8001f26:	fa22 f303 	lsr.w	r3, r2, r3
 8001f2a:	4a09      	ldr	r2, [pc, #36]	; (8001f50 <HAL_RCC_ClockConfig+0x1c4>)
 8001f2c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001f2e:	4b09      	ldr	r3, [pc, #36]	; (8001f54 <HAL_RCC_ClockConfig+0x1c8>)
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	4618      	mov	r0, r3
 8001f34:	f7fe ff2e 	bl	8000d94 <HAL_InitTick>

  return HAL_OK;
 8001f38:	2300      	movs	r3, #0
}
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	3710      	adds	r7, #16
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	bd80      	pop	{r7, pc}
 8001f42:	bf00      	nop
 8001f44:	40023c00 	.word	0x40023c00
 8001f48:	40023800 	.word	0x40023800
 8001f4c:	08008d50 	.word	0x08008d50
 8001f50:	20000000 	.word	0x20000000
 8001f54:	20000004 	.word	0x20000004

08001f58 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001f58:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001f5c:	b094      	sub	sp, #80	; 0x50
 8001f5e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001f60:	2300      	movs	r3, #0
 8001f62:	647b      	str	r3, [r7, #68]	; 0x44
 8001f64:	2300      	movs	r3, #0
 8001f66:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001f68:	2300      	movs	r3, #0
 8001f6a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001f70:	4b79      	ldr	r3, [pc, #484]	; (8002158 <HAL_RCC_GetSysClockFreq+0x200>)
 8001f72:	689b      	ldr	r3, [r3, #8]
 8001f74:	f003 030c 	and.w	r3, r3, #12
 8001f78:	2b08      	cmp	r3, #8
 8001f7a:	d00d      	beq.n	8001f98 <HAL_RCC_GetSysClockFreq+0x40>
 8001f7c:	2b08      	cmp	r3, #8
 8001f7e:	f200 80e1 	bhi.w	8002144 <HAL_RCC_GetSysClockFreq+0x1ec>
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d002      	beq.n	8001f8c <HAL_RCC_GetSysClockFreq+0x34>
 8001f86:	2b04      	cmp	r3, #4
 8001f88:	d003      	beq.n	8001f92 <HAL_RCC_GetSysClockFreq+0x3a>
 8001f8a:	e0db      	b.n	8002144 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001f8c:	4b73      	ldr	r3, [pc, #460]	; (800215c <HAL_RCC_GetSysClockFreq+0x204>)
 8001f8e:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8001f90:	e0db      	b.n	800214a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001f92:	4b73      	ldr	r3, [pc, #460]	; (8002160 <HAL_RCC_GetSysClockFreq+0x208>)
 8001f94:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001f96:	e0d8      	b.n	800214a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001f98:	4b6f      	ldr	r3, [pc, #444]	; (8002158 <HAL_RCC_GetSysClockFreq+0x200>)
 8001f9a:	685b      	ldr	r3, [r3, #4]
 8001f9c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001fa0:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001fa2:	4b6d      	ldr	r3, [pc, #436]	; (8002158 <HAL_RCC_GetSysClockFreq+0x200>)
 8001fa4:	685b      	ldr	r3, [r3, #4]
 8001fa6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d063      	beq.n	8002076 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001fae:	4b6a      	ldr	r3, [pc, #424]	; (8002158 <HAL_RCC_GetSysClockFreq+0x200>)
 8001fb0:	685b      	ldr	r3, [r3, #4]
 8001fb2:	099b      	lsrs	r3, r3, #6
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	63bb      	str	r3, [r7, #56]	; 0x38
 8001fb8:	63fa      	str	r2, [r7, #60]	; 0x3c
 8001fba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001fbc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001fc0:	633b      	str	r3, [r7, #48]	; 0x30
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	637b      	str	r3, [r7, #52]	; 0x34
 8001fc6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8001fca:	4622      	mov	r2, r4
 8001fcc:	462b      	mov	r3, r5
 8001fce:	f04f 0000 	mov.w	r0, #0
 8001fd2:	f04f 0100 	mov.w	r1, #0
 8001fd6:	0159      	lsls	r1, r3, #5
 8001fd8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001fdc:	0150      	lsls	r0, r2, #5
 8001fde:	4602      	mov	r2, r0
 8001fe0:	460b      	mov	r3, r1
 8001fe2:	4621      	mov	r1, r4
 8001fe4:	1a51      	subs	r1, r2, r1
 8001fe6:	6139      	str	r1, [r7, #16]
 8001fe8:	4629      	mov	r1, r5
 8001fea:	eb63 0301 	sbc.w	r3, r3, r1
 8001fee:	617b      	str	r3, [r7, #20]
 8001ff0:	f04f 0200 	mov.w	r2, #0
 8001ff4:	f04f 0300 	mov.w	r3, #0
 8001ff8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001ffc:	4659      	mov	r1, fp
 8001ffe:	018b      	lsls	r3, r1, #6
 8002000:	4651      	mov	r1, sl
 8002002:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002006:	4651      	mov	r1, sl
 8002008:	018a      	lsls	r2, r1, #6
 800200a:	4651      	mov	r1, sl
 800200c:	ebb2 0801 	subs.w	r8, r2, r1
 8002010:	4659      	mov	r1, fp
 8002012:	eb63 0901 	sbc.w	r9, r3, r1
 8002016:	f04f 0200 	mov.w	r2, #0
 800201a:	f04f 0300 	mov.w	r3, #0
 800201e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002022:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002026:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800202a:	4690      	mov	r8, r2
 800202c:	4699      	mov	r9, r3
 800202e:	4623      	mov	r3, r4
 8002030:	eb18 0303 	adds.w	r3, r8, r3
 8002034:	60bb      	str	r3, [r7, #8]
 8002036:	462b      	mov	r3, r5
 8002038:	eb49 0303 	adc.w	r3, r9, r3
 800203c:	60fb      	str	r3, [r7, #12]
 800203e:	f04f 0200 	mov.w	r2, #0
 8002042:	f04f 0300 	mov.w	r3, #0
 8002046:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800204a:	4629      	mov	r1, r5
 800204c:	024b      	lsls	r3, r1, #9
 800204e:	4621      	mov	r1, r4
 8002050:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002054:	4621      	mov	r1, r4
 8002056:	024a      	lsls	r2, r1, #9
 8002058:	4610      	mov	r0, r2
 800205a:	4619      	mov	r1, r3
 800205c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800205e:	2200      	movs	r2, #0
 8002060:	62bb      	str	r3, [r7, #40]	; 0x28
 8002062:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002064:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002068:	f7fe f962 	bl	8000330 <__aeabi_uldivmod>
 800206c:	4602      	mov	r2, r0
 800206e:	460b      	mov	r3, r1
 8002070:	4613      	mov	r3, r2
 8002072:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002074:	e058      	b.n	8002128 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002076:	4b38      	ldr	r3, [pc, #224]	; (8002158 <HAL_RCC_GetSysClockFreq+0x200>)
 8002078:	685b      	ldr	r3, [r3, #4]
 800207a:	099b      	lsrs	r3, r3, #6
 800207c:	2200      	movs	r2, #0
 800207e:	4618      	mov	r0, r3
 8002080:	4611      	mov	r1, r2
 8002082:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002086:	623b      	str	r3, [r7, #32]
 8002088:	2300      	movs	r3, #0
 800208a:	627b      	str	r3, [r7, #36]	; 0x24
 800208c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002090:	4642      	mov	r2, r8
 8002092:	464b      	mov	r3, r9
 8002094:	f04f 0000 	mov.w	r0, #0
 8002098:	f04f 0100 	mov.w	r1, #0
 800209c:	0159      	lsls	r1, r3, #5
 800209e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80020a2:	0150      	lsls	r0, r2, #5
 80020a4:	4602      	mov	r2, r0
 80020a6:	460b      	mov	r3, r1
 80020a8:	4641      	mov	r1, r8
 80020aa:	ebb2 0a01 	subs.w	sl, r2, r1
 80020ae:	4649      	mov	r1, r9
 80020b0:	eb63 0b01 	sbc.w	fp, r3, r1
 80020b4:	f04f 0200 	mov.w	r2, #0
 80020b8:	f04f 0300 	mov.w	r3, #0
 80020bc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80020c0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80020c4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80020c8:	ebb2 040a 	subs.w	r4, r2, sl
 80020cc:	eb63 050b 	sbc.w	r5, r3, fp
 80020d0:	f04f 0200 	mov.w	r2, #0
 80020d4:	f04f 0300 	mov.w	r3, #0
 80020d8:	00eb      	lsls	r3, r5, #3
 80020da:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80020de:	00e2      	lsls	r2, r4, #3
 80020e0:	4614      	mov	r4, r2
 80020e2:	461d      	mov	r5, r3
 80020e4:	4643      	mov	r3, r8
 80020e6:	18e3      	adds	r3, r4, r3
 80020e8:	603b      	str	r3, [r7, #0]
 80020ea:	464b      	mov	r3, r9
 80020ec:	eb45 0303 	adc.w	r3, r5, r3
 80020f0:	607b      	str	r3, [r7, #4]
 80020f2:	f04f 0200 	mov.w	r2, #0
 80020f6:	f04f 0300 	mov.w	r3, #0
 80020fa:	e9d7 4500 	ldrd	r4, r5, [r7]
 80020fe:	4629      	mov	r1, r5
 8002100:	028b      	lsls	r3, r1, #10
 8002102:	4621      	mov	r1, r4
 8002104:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002108:	4621      	mov	r1, r4
 800210a:	028a      	lsls	r2, r1, #10
 800210c:	4610      	mov	r0, r2
 800210e:	4619      	mov	r1, r3
 8002110:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002112:	2200      	movs	r2, #0
 8002114:	61bb      	str	r3, [r7, #24]
 8002116:	61fa      	str	r2, [r7, #28]
 8002118:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800211c:	f7fe f908 	bl	8000330 <__aeabi_uldivmod>
 8002120:	4602      	mov	r2, r0
 8002122:	460b      	mov	r3, r1
 8002124:	4613      	mov	r3, r2
 8002126:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002128:	4b0b      	ldr	r3, [pc, #44]	; (8002158 <HAL_RCC_GetSysClockFreq+0x200>)
 800212a:	685b      	ldr	r3, [r3, #4]
 800212c:	0c1b      	lsrs	r3, r3, #16
 800212e:	f003 0303 	and.w	r3, r3, #3
 8002132:	3301      	adds	r3, #1
 8002134:	005b      	lsls	r3, r3, #1
 8002136:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8002138:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800213a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800213c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002140:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002142:	e002      	b.n	800214a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002144:	4b05      	ldr	r3, [pc, #20]	; (800215c <HAL_RCC_GetSysClockFreq+0x204>)
 8002146:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002148:	bf00      	nop
    }
  }
  return sysclockfreq;
 800214a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 800214c:	4618      	mov	r0, r3
 800214e:	3750      	adds	r7, #80	; 0x50
 8002150:	46bd      	mov	sp, r7
 8002152:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002156:	bf00      	nop
 8002158:	40023800 	.word	0x40023800
 800215c:	00f42400 	.word	0x00f42400
 8002160:	007a1200 	.word	0x007a1200

08002164 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002164:	b480      	push	{r7}
 8002166:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002168:	4b03      	ldr	r3, [pc, #12]	; (8002178 <HAL_RCC_GetHCLKFreq+0x14>)
 800216a:	681b      	ldr	r3, [r3, #0]
}
 800216c:	4618      	mov	r0, r3
 800216e:	46bd      	mov	sp, r7
 8002170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002174:	4770      	bx	lr
 8002176:	bf00      	nop
 8002178:	20000000 	.word	0x20000000

0800217c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002180:	f7ff fff0 	bl	8002164 <HAL_RCC_GetHCLKFreq>
 8002184:	4602      	mov	r2, r0
 8002186:	4b05      	ldr	r3, [pc, #20]	; (800219c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002188:	689b      	ldr	r3, [r3, #8]
 800218a:	0b5b      	lsrs	r3, r3, #13
 800218c:	f003 0307 	and.w	r3, r3, #7
 8002190:	4903      	ldr	r1, [pc, #12]	; (80021a0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002192:	5ccb      	ldrb	r3, [r1, r3]
 8002194:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002198:	4618      	mov	r0, r3
 800219a:	bd80      	pop	{r7, pc}
 800219c:	40023800 	.word	0x40023800
 80021a0:	08008d60 	.word	0x08008d60

080021a4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80021a4:	b480      	push	{r7}
 80021a6:	b083      	sub	sp, #12
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]
 80021ac:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	220f      	movs	r2, #15
 80021b2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80021b4:	4b12      	ldr	r3, [pc, #72]	; (8002200 <HAL_RCC_GetClockConfig+0x5c>)
 80021b6:	689b      	ldr	r3, [r3, #8]
 80021b8:	f003 0203 	and.w	r2, r3, #3
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80021c0:	4b0f      	ldr	r3, [pc, #60]	; (8002200 <HAL_RCC_GetClockConfig+0x5c>)
 80021c2:	689b      	ldr	r3, [r3, #8]
 80021c4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80021cc:	4b0c      	ldr	r3, [pc, #48]	; (8002200 <HAL_RCC_GetClockConfig+0x5c>)
 80021ce:	689b      	ldr	r3, [r3, #8]
 80021d0:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80021d8:	4b09      	ldr	r3, [pc, #36]	; (8002200 <HAL_RCC_GetClockConfig+0x5c>)
 80021da:	689b      	ldr	r3, [r3, #8]
 80021dc:	08db      	lsrs	r3, r3, #3
 80021de:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80021e6:	4b07      	ldr	r3, [pc, #28]	; (8002204 <HAL_RCC_GetClockConfig+0x60>)
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	f003 0207 	and.w	r2, r3, #7
 80021ee:	683b      	ldr	r3, [r7, #0]
 80021f0:	601a      	str	r2, [r3, #0]
}
 80021f2:	bf00      	nop
 80021f4:	370c      	adds	r7, #12
 80021f6:	46bd      	mov	sp, r7
 80021f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fc:	4770      	bx	lr
 80021fe:	bf00      	nop
 8002200:	40023800 	.word	0x40023800
 8002204:	40023c00 	.word	0x40023c00

08002208 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	b082      	sub	sp, #8
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	2b00      	cmp	r3, #0
 8002214:	d101      	bne.n	800221a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002216:	2301      	movs	r3, #1
 8002218:	e041      	b.n	800229e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002220:	b2db      	uxtb	r3, r3
 8002222:	2b00      	cmp	r3, #0
 8002224:	d106      	bne.n	8002234 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	2200      	movs	r2, #0
 800222a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800222e:	6878      	ldr	r0, [r7, #4]
 8002230:	f000 f839 	bl	80022a6 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	2202      	movs	r2, #2
 8002238:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681a      	ldr	r2, [r3, #0]
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	3304      	adds	r3, #4
 8002244:	4619      	mov	r1, r3
 8002246:	4610      	mov	r0, r2
 8002248:	f000 f9ca 	bl	80025e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	2201      	movs	r2, #1
 8002250:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	2201      	movs	r2, #1
 8002258:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	2201      	movs	r2, #1
 8002260:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	2201      	movs	r2, #1
 8002268:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	2201      	movs	r2, #1
 8002270:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	2201      	movs	r2, #1
 8002278:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	2201      	movs	r2, #1
 8002280:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	2201      	movs	r2, #1
 8002288:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	2201      	movs	r2, #1
 8002290:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	2201      	movs	r2, #1
 8002298:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800229c:	2300      	movs	r3, #0
}
 800229e:	4618      	mov	r0, r3
 80022a0:	3708      	adds	r7, #8
 80022a2:	46bd      	mov	sp, r7
 80022a4:	bd80      	pop	{r7, pc}

080022a6 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80022a6:	b480      	push	{r7}
 80022a8:	b083      	sub	sp, #12
 80022aa:	af00      	add	r7, sp, #0
 80022ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80022ae:	bf00      	nop
 80022b0:	370c      	adds	r7, #12
 80022b2:	46bd      	mov	sp, r7
 80022b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b8:	4770      	bx	lr
	...

080022bc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80022bc:	b480      	push	{r7}
 80022be:	b085      	sub	sp, #20
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80022ca:	b2db      	uxtb	r3, r3
 80022cc:	2b01      	cmp	r3, #1
 80022ce:	d001      	beq.n	80022d4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80022d0:	2301      	movs	r3, #1
 80022d2:	e044      	b.n	800235e <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	2202      	movs	r2, #2
 80022d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	68da      	ldr	r2, [r3, #12]
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f042 0201 	orr.w	r2, r2, #1
 80022ea:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	4a1e      	ldr	r2, [pc, #120]	; (800236c <HAL_TIM_Base_Start_IT+0xb0>)
 80022f2:	4293      	cmp	r3, r2
 80022f4:	d018      	beq.n	8002328 <HAL_TIM_Base_Start_IT+0x6c>
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80022fe:	d013      	beq.n	8002328 <HAL_TIM_Base_Start_IT+0x6c>
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	4a1a      	ldr	r2, [pc, #104]	; (8002370 <HAL_TIM_Base_Start_IT+0xb4>)
 8002306:	4293      	cmp	r3, r2
 8002308:	d00e      	beq.n	8002328 <HAL_TIM_Base_Start_IT+0x6c>
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	4a19      	ldr	r2, [pc, #100]	; (8002374 <HAL_TIM_Base_Start_IT+0xb8>)
 8002310:	4293      	cmp	r3, r2
 8002312:	d009      	beq.n	8002328 <HAL_TIM_Base_Start_IT+0x6c>
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	4a17      	ldr	r2, [pc, #92]	; (8002378 <HAL_TIM_Base_Start_IT+0xbc>)
 800231a:	4293      	cmp	r3, r2
 800231c:	d004      	beq.n	8002328 <HAL_TIM_Base_Start_IT+0x6c>
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	4a16      	ldr	r2, [pc, #88]	; (800237c <HAL_TIM_Base_Start_IT+0xc0>)
 8002324:	4293      	cmp	r3, r2
 8002326:	d111      	bne.n	800234c <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	689b      	ldr	r3, [r3, #8]
 800232e:	f003 0307 	and.w	r3, r3, #7
 8002332:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	2b06      	cmp	r3, #6
 8002338:	d010      	beq.n	800235c <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	681a      	ldr	r2, [r3, #0]
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	f042 0201 	orr.w	r2, r2, #1
 8002348:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800234a:	e007      	b.n	800235c <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	681a      	ldr	r2, [r3, #0]
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	f042 0201 	orr.w	r2, r2, #1
 800235a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800235c:	2300      	movs	r3, #0
}
 800235e:	4618      	mov	r0, r3
 8002360:	3714      	adds	r7, #20
 8002362:	46bd      	mov	sp, r7
 8002364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002368:	4770      	bx	lr
 800236a:	bf00      	nop
 800236c:	40010000 	.word	0x40010000
 8002370:	40000400 	.word	0x40000400
 8002374:	40000800 	.word	0x40000800
 8002378:	40000c00 	.word	0x40000c00
 800237c:	40014000 	.word	0x40014000

08002380 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002380:	b580      	push	{r7, lr}
 8002382:	b082      	sub	sp, #8
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	691b      	ldr	r3, [r3, #16]
 800238e:	f003 0302 	and.w	r3, r3, #2
 8002392:	2b02      	cmp	r3, #2
 8002394:	d122      	bne.n	80023dc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	68db      	ldr	r3, [r3, #12]
 800239c:	f003 0302 	and.w	r3, r3, #2
 80023a0:	2b02      	cmp	r3, #2
 80023a2:	d11b      	bne.n	80023dc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	f06f 0202 	mvn.w	r2, #2
 80023ac:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	2201      	movs	r2, #1
 80023b2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	699b      	ldr	r3, [r3, #24]
 80023ba:	f003 0303 	and.w	r3, r3, #3
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d003      	beq.n	80023ca <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80023c2:	6878      	ldr	r0, [r7, #4]
 80023c4:	f000 f8ee 	bl	80025a4 <HAL_TIM_IC_CaptureCallback>
 80023c8:	e005      	b.n	80023d6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80023ca:	6878      	ldr	r0, [r7, #4]
 80023cc:	f000 f8e0 	bl	8002590 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80023d0:	6878      	ldr	r0, [r7, #4]
 80023d2:	f000 f8f1 	bl	80025b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	2200      	movs	r2, #0
 80023da:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	691b      	ldr	r3, [r3, #16]
 80023e2:	f003 0304 	and.w	r3, r3, #4
 80023e6:	2b04      	cmp	r3, #4
 80023e8:	d122      	bne.n	8002430 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	68db      	ldr	r3, [r3, #12]
 80023f0:	f003 0304 	and.w	r3, r3, #4
 80023f4:	2b04      	cmp	r3, #4
 80023f6:	d11b      	bne.n	8002430 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	f06f 0204 	mvn.w	r2, #4
 8002400:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	2202      	movs	r2, #2
 8002406:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	699b      	ldr	r3, [r3, #24]
 800240e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002412:	2b00      	cmp	r3, #0
 8002414:	d003      	beq.n	800241e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002416:	6878      	ldr	r0, [r7, #4]
 8002418:	f000 f8c4 	bl	80025a4 <HAL_TIM_IC_CaptureCallback>
 800241c:	e005      	b.n	800242a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800241e:	6878      	ldr	r0, [r7, #4]
 8002420:	f000 f8b6 	bl	8002590 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002424:	6878      	ldr	r0, [r7, #4]
 8002426:	f000 f8c7 	bl	80025b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	2200      	movs	r2, #0
 800242e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	691b      	ldr	r3, [r3, #16]
 8002436:	f003 0308 	and.w	r3, r3, #8
 800243a:	2b08      	cmp	r3, #8
 800243c:	d122      	bne.n	8002484 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	68db      	ldr	r3, [r3, #12]
 8002444:	f003 0308 	and.w	r3, r3, #8
 8002448:	2b08      	cmp	r3, #8
 800244a:	d11b      	bne.n	8002484 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	f06f 0208 	mvn.w	r2, #8
 8002454:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	2204      	movs	r2, #4
 800245a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	69db      	ldr	r3, [r3, #28]
 8002462:	f003 0303 	and.w	r3, r3, #3
 8002466:	2b00      	cmp	r3, #0
 8002468:	d003      	beq.n	8002472 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800246a:	6878      	ldr	r0, [r7, #4]
 800246c:	f000 f89a 	bl	80025a4 <HAL_TIM_IC_CaptureCallback>
 8002470:	e005      	b.n	800247e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002472:	6878      	ldr	r0, [r7, #4]
 8002474:	f000 f88c 	bl	8002590 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002478:	6878      	ldr	r0, [r7, #4]
 800247a:	f000 f89d 	bl	80025b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	2200      	movs	r2, #0
 8002482:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	691b      	ldr	r3, [r3, #16]
 800248a:	f003 0310 	and.w	r3, r3, #16
 800248e:	2b10      	cmp	r3, #16
 8002490:	d122      	bne.n	80024d8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	68db      	ldr	r3, [r3, #12]
 8002498:	f003 0310 	and.w	r3, r3, #16
 800249c:	2b10      	cmp	r3, #16
 800249e:	d11b      	bne.n	80024d8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	f06f 0210 	mvn.w	r2, #16
 80024a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	2208      	movs	r2, #8
 80024ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	69db      	ldr	r3, [r3, #28]
 80024b6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d003      	beq.n	80024c6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80024be:	6878      	ldr	r0, [r7, #4]
 80024c0:	f000 f870 	bl	80025a4 <HAL_TIM_IC_CaptureCallback>
 80024c4:	e005      	b.n	80024d2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80024c6:	6878      	ldr	r0, [r7, #4]
 80024c8:	f000 f862 	bl	8002590 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80024cc:	6878      	ldr	r0, [r7, #4]
 80024ce:	f000 f873 	bl	80025b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	2200      	movs	r2, #0
 80024d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	691b      	ldr	r3, [r3, #16]
 80024de:	f003 0301 	and.w	r3, r3, #1
 80024e2:	2b01      	cmp	r3, #1
 80024e4:	d10e      	bne.n	8002504 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	68db      	ldr	r3, [r3, #12]
 80024ec:	f003 0301 	and.w	r3, r3, #1
 80024f0:	2b01      	cmp	r3, #1
 80024f2:	d107      	bne.n	8002504 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	f06f 0201 	mvn.w	r2, #1
 80024fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80024fe:	6878      	ldr	r0, [r7, #4]
 8002500:	f7fe feb6 	bl	8001270 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	691b      	ldr	r3, [r3, #16]
 800250a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800250e:	2b80      	cmp	r3, #128	; 0x80
 8002510:	d10e      	bne.n	8002530 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	68db      	ldr	r3, [r3, #12]
 8002518:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800251c:	2b80      	cmp	r3, #128	; 0x80
 800251e:	d107      	bne.n	8002530 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002528:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800252a:	6878      	ldr	r0, [r7, #4]
 800252c:	f000 f8e2 	bl	80026f4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	691b      	ldr	r3, [r3, #16]
 8002536:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800253a:	2b40      	cmp	r3, #64	; 0x40
 800253c:	d10e      	bne.n	800255c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	68db      	ldr	r3, [r3, #12]
 8002544:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002548:	2b40      	cmp	r3, #64	; 0x40
 800254a:	d107      	bne.n	800255c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002554:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002556:	6878      	ldr	r0, [r7, #4]
 8002558:	f000 f838 	bl	80025cc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	691b      	ldr	r3, [r3, #16]
 8002562:	f003 0320 	and.w	r3, r3, #32
 8002566:	2b20      	cmp	r3, #32
 8002568:	d10e      	bne.n	8002588 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	68db      	ldr	r3, [r3, #12]
 8002570:	f003 0320 	and.w	r3, r3, #32
 8002574:	2b20      	cmp	r3, #32
 8002576:	d107      	bne.n	8002588 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f06f 0220 	mvn.w	r2, #32
 8002580:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002582:	6878      	ldr	r0, [r7, #4]
 8002584:	f000 f8ac 	bl	80026e0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002588:	bf00      	nop
 800258a:	3708      	adds	r7, #8
 800258c:	46bd      	mov	sp, r7
 800258e:	bd80      	pop	{r7, pc}

08002590 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002590:	b480      	push	{r7}
 8002592:	b083      	sub	sp, #12
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002598:	bf00      	nop
 800259a:	370c      	adds	r7, #12
 800259c:	46bd      	mov	sp, r7
 800259e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a2:	4770      	bx	lr

080025a4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80025a4:	b480      	push	{r7}
 80025a6:	b083      	sub	sp, #12
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80025ac:	bf00      	nop
 80025ae:	370c      	adds	r7, #12
 80025b0:	46bd      	mov	sp, r7
 80025b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b6:	4770      	bx	lr

080025b8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80025b8:	b480      	push	{r7}
 80025ba:	b083      	sub	sp, #12
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80025c0:	bf00      	nop
 80025c2:	370c      	adds	r7, #12
 80025c4:	46bd      	mov	sp, r7
 80025c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ca:	4770      	bx	lr

080025cc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80025cc:	b480      	push	{r7}
 80025ce:	b083      	sub	sp, #12
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80025d4:	bf00      	nop
 80025d6:	370c      	adds	r7, #12
 80025d8:	46bd      	mov	sp, r7
 80025da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025de:	4770      	bx	lr

080025e0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80025e0:	b480      	push	{r7}
 80025e2:	b085      	sub	sp, #20
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	6078      	str	r0, [r7, #4]
 80025e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	4a34      	ldr	r2, [pc, #208]	; (80026c4 <TIM_Base_SetConfig+0xe4>)
 80025f4:	4293      	cmp	r3, r2
 80025f6:	d00f      	beq.n	8002618 <TIM_Base_SetConfig+0x38>
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80025fe:	d00b      	beq.n	8002618 <TIM_Base_SetConfig+0x38>
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	4a31      	ldr	r2, [pc, #196]	; (80026c8 <TIM_Base_SetConfig+0xe8>)
 8002604:	4293      	cmp	r3, r2
 8002606:	d007      	beq.n	8002618 <TIM_Base_SetConfig+0x38>
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	4a30      	ldr	r2, [pc, #192]	; (80026cc <TIM_Base_SetConfig+0xec>)
 800260c:	4293      	cmp	r3, r2
 800260e:	d003      	beq.n	8002618 <TIM_Base_SetConfig+0x38>
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	4a2f      	ldr	r2, [pc, #188]	; (80026d0 <TIM_Base_SetConfig+0xf0>)
 8002614:	4293      	cmp	r3, r2
 8002616:	d108      	bne.n	800262a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800261e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002620:	683b      	ldr	r3, [r7, #0]
 8002622:	685b      	ldr	r3, [r3, #4]
 8002624:	68fa      	ldr	r2, [r7, #12]
 8002626:	4313      	orrs	r3, r2
 8002628:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	4a25      	ldr	r2, [pc, #148]	; (80026c4 <TIM_Base_SetConfig+0xe4>)
 800262e:	4293      	cmp	r3, r2
 8002630:	d01b      	beq.n	800266a <TIM_Base_SetConfig+0x8a>
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002638:	d017      	beq.n	800266a <TIM_Base_SetConfig+0x8a>
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	4a22      	ldr	r2, [pc, #136]	; (80026c8 <TIM_Base_SetConfig+0xe8>)
 800263e:	4293      	cmp	r3, r2
 8002640:	d013      	beq.n	800266a <TIM_Base_SetConfig+0x8a>
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	4a21      	ldr	r2, [pc, #132]	; (80026cc <TIM_Base_SetConfig+0xec>)
 8002646:	4293      	cmp	r3, r2
 8002648:	d00f      	beq.n	800266a <TIM_Base_SetConfig+0x8a>
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	4a20      	ldr	r2, [pc, #128]	; (80026d0 <TIM_Base_SetConfig+0xf0>)
 800264e:	4293      	cmp	r3, r2
 8002650:	d00b      	beq.n	800266a <TIM_Base_SetConfig+0x8a>
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	4a1f      	ldr	r2, [pc, #124]	; (80026d4 <TIM_Base_SetConfig+0xf4>)
 8002656:	4293      	cmp	r3, r2
 8002658:	d007      	beq.n	800266a <TIM_Base_SetConfig+0x8a>
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	4a1e      	ldr	r2, [pc, #120]	; (80026d8 <TIM_Base_SetConfig+0xf8>)
 800265e:	4293      	cmp	r3, r2
 8002660:	d003      	beq.n	800266a <TIM_Base_SetConfig+0x8a>
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	4a1d      	ldr	r2, [pc, #116]	; (80026dc <TIM_Base_SetConfig+0xfc>)
 8002666:	4293      	cmp	r3, r2
 8002668:	d108      	bne.n	800267c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002670:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002672:	683b      	ldr	r3, [r7, #0]
 8002674:	68db      	ldr	r3, [r3, #12]
 8002676:	68fa      	ldr	r2, [r7, #12]
 8002678:	4313      	orrs	r3, r2
 800267a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002682:	683b      	ldr	r3, [r7, #0]
 8002684:	695b      	ldr	r3, [r3, #20]
 8002686:	4313      	orrs	r3, r2
 8002688:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	68fa      	ldr	r2, [r7, #12]
 800268e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002690:	683b      	ldr	r3, [r7, #0]
 8002692:	689a      	ldr	r2, [r3, #8]
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002698:	683b      	ldr	r3, [r7, #0]
 800269a:	681a      	ldr	r2, [r3, #0]
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	4a08      	ldr	r2, [pc, #32]	; (80026c4 <TIM_Base_SetConfig+0xe4>)
 80026a4:	4293      	cmp	r3, r2
 80026a6:	d103      	bne.n	80026b0 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80026a8:	683b      	ldr	r3, [r7, #0]
 80026aa:	691a      	ldr	r2, [r3, #16]
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	2201      	movs	r2, #1
 80026b4:	615a      	str	r2, [r3, #20]
}
 80026b6:	bf00      	nop
 80026b8:	3714      	adds	r7, #20
 80026ba:	46bd      	mov	sp, r7
 80026bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c0:	4770      	bx	lr
 80026c2:	bf00      	nop
 80026c4:	40010000 	.word	0x40010000
 80026c8:	40000400 	.word	0x40000400
 80026cc:	40000800 	.word	0x40000800
 80026d0:	40000c00 	.word	0x40000c00
 80026d4:	40014000 	.word	0x40014000
 80026d8:	40014400 	.word	0x40014400
 80026dc:	40014800 	.word	0x40014800

080026e0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80026e0:	b480      	push	{r7}
 80026e2:	b083      	sub	sp, #12
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80026e8:	bf00      	nop
 80026ea:	370c      	adds	r7, #12
 80026ec:	46bd      	mov	sp, r7
 80026ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f2:	4770      	bx	lr

080026f4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80026f4:	b480      	push	{r7}
 80026f6:	b083      	sub	sp, #12
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80026fc:	bf00      	nop
 80026fe:	370c      	adds	r7, #12
 8002700:	46bd      	mov	sp, r7
 8002702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002706:	4770      	bx	lr

08002708 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8002708:	b580      	push	{r7, lr}
 800270a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800270c:	4b05      	ldr	r3, [pc, #20]	; (8002724 <SysTick_Handler+0x1c>)
 800270e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8002710:	f001 ff26 	bl	8004560 <xTaskGetSchedulerState>
 8002714:	4603      	mov	r3, r0
 8002716:	2b01      	cmp	r3, #1
 8002718:	d001      	beq.n	800271e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800271a:	f002 fe0d 	bl	8005338 <xPortSysTickHandler>
  }
}
 800271e:	bf00      	nop
 8002720:	bd80      	pop	{r7, pc}
 8002722:	bf00      	nop
 8002724:	e000e010 	.word	0xe000e010

08002728 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8002728:	b480      	push	{r7}
 800272a:	b085      	sub	sp, #20
 800272c:	af00      	add	r7, sp, #0
 800272e:	60f8      	str	r0, [r7, #12]
 8002730:	60b9      	str	r1, [r7, #8]
 8002732:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	4a07      	ldr	r2, [pc, #28]	; (8002754 <vApplicationGetIdleTaskMemory+0x2c>)
 8002738:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800273a:	68bb      	ldr	r3, [r7, #8]
 800273c:	4a06      	ldr	r2, [pc, #24]	; (8002758 <vApplicationGetIdleTaskMemory+0x30>)
 800273e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	2280      	movs	r2, #128	; 0x80
 8002744:	601a      	str	r2, [r3, #0]
}
 8002746:	bf00      	nop
 8002748:	3714      	adds	r7, #20
 800274a:	46bd      	mov	sp, r7
 800274c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002750:	4770      	bx	lr
 8002752:	bf00      	nop
 8002754:	20000248 	.word	0x20000248
 8002758:	2000030c 	.word	0x2000030c

0800275c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800275c:	b480      	push	{r7}
 800275e:	b085      	sub	sp, #20
 8002760:	af00      	add	r7, sp, #0
 8002762:	60f8      	str	r0, [r7, #12]
 8002764:	60b9      	str	r1, [r7, #8]
 8002766:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	4a07      	ldr	r2, [pc, #28]	; (8002788 <vApplicationGetTimerTaskMemory+0x2c>)
 800276c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800276e:	68bb      	ldr	r3, [r7, #8]
 8002770:	4a06      	ldr	r2, [pc, #24]	; (800278c <vApplicationGetTimerTaskMemory+0x30>)
 8002772:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	f44f 7280 	mov.w	r2, #256	; 0x100
 800277a:	601a      	str	r2, [r3, #0]
}
 800277c:	bf00      	nop
 800277e:	3714      	adds	r7, #20
 8002780:	46bd      	mov	sp, r7
 8002782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002786:	4770      	bx	lr
 8002788:	2000050c 	.word	0x2000050c
 800278c:	200005d0 	.word	0x200005d0

08002790 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002790:	b480      	push	{r7}
 8002792:	b083      	sub	sp, #12
 8002794:	af00      	add	r7, sp, #0
 8002796:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	f103 0208 	add.w	r2, r3, #8
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80027a8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	f103 0208 	add.w	r2, r3, #8
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	f103 0208 	add.w	r2, r3, #8
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	2200      	movs	r2, #0
 80027c2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80027c4:	bf00      	nop
 80027c6:	370c      	adds	r7, #12
 80027c8:	46bd      	mov	sp, r7
 80027ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ce:	4770      	bx	lr

080027d0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80027d0:	b480      	push	{r7}
 80027d2:	b083      	sub	sp, #12
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	2200      	movs	r2, #0
 80027dc:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80027de:	bf00      	nop
 80027e0:	370c      	adds	r7, #12
 80027e2:	46bd      	mov	sp, r7
 80027e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e8:	4770      	bx	lr

080027ea <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80027ea:	b480      	push	{r7}
 80027ec:	b085      	sub	sp, #20
 80027ee:	af00      	add	r7, sp, #0
 80027f0:	6078      	str	r0, [r7, #4]
 80027f2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	685b      	ldr	r3, [r3, #4]
 80027f8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80027fa:	683b      	ldr	r3, [r7, #0]
 80027fc:	68fa      	ldr	r2, [r7, #12]
 80027fe:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	689a      	ldr	r2, [r3, #8]
 8002804:	683b      	ldr	r3, [r7, #0]
 8002806:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	689b      	ldr	r3, [r3, #8]
 800280c:	683a      	ldr	r2, [r7, #0]
 800280e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	683a      	ldr	r2, [r7, #0]
 8002814:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8002816:	683b      	ldr	r3, [r7, #0]
 8002818:	687a      	ldr	r2, [r7, #4]
 800281a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	1c5a      	adds	r2, r3, #1
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	601a      	str	r2, [r3, #0]
}
 8002826:	bf00      	nop
 8002828:	3714      	adds	r7, #20
 800282a:	46bd      	mov	sp, r7
 800282c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002830:	4770      	bx	lr

08002832 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002832:	b480      	push	{r7}
 8002834:	b085      	sub	sp, #20
 8002836:	af00      	add	r7, sp, #0
 8002838:	6078      	str	r0, [r7, #4]
 800283a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800283c:	683b      	ldr	r3, [r7, #0]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002842:	68bb      	ldr	r3, [r7, #8]
 8002844:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002848:	d103      	bne.n	8002852 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	691b      	ldr	r3, [r3, #16]
 800284e:	60fb      	str	r3, [r7, #12]
 8002850:	e00c      	b.n	800286c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	3308      	adds	r3, #8
 8002856:	60fb      	str	r3, [r7, #12]
 8002858:	e002      	b.n	8002860 <vListInsert+0x2e>
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	685b      	ldr	r3, [r3, #4]
 800285e:	60fb      	str	r3, [r7, #12]
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	685b      	ldr	r3, [r3, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	68ba      	ldr	r2, [r7, #8]
 8002868:	429a      	cmp	r2, r3
 800286a:	d2f6      	bcs.n	800285a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	685a      	ldr	r2, [r3, #4]
 8002870:	683b      	ldr	r3, [r7, #0]
 8002872:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002874:	683b      	ldr	r3, [r7, #0]
 8002876:	685b      	ldr	r3, [r3, #4]
 8002878:	683a      	ldr	r2, [r7, #0]
 800287a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800287c:	683b      	ldr	r3, [r7, #0]
 800287e:	68fa      	ldr	r2, [r7, #12]
 8002880:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	683a      	ldr	r2, [r7, #0]
 8002886:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8002888:	683b      	ldr	r3, [r7, #0]
 800288a:	687a      	ldr	r2, [r7, #4]
 800288c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	1c5a      	adds	r2, r3, #1
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	601a      	str	r2, [r3, #0]
}
 8002898:	bf00      	nop
 800289a:	3714      	adds	r7, #20
 800289c:	46bd      	mov	sp, r7
 800289e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a2:	4770      	bx	lr

080028a4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80028a4:	b480      	push	{r7}
 80028a6:	b085      	sub	sp, #20
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	691b      	ldr	r3, [r3, #16]
 80028b0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	685b      	ldr	r3, [r3, #4]
 80028b6:	687a      	ldr	r2, [r7, #4]
 80028b8:	6892      	ldr	r2, [r2, #8]
 80028ba:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	689b      	ldr	r3, [r3, #8]
 80028c0:	687a      	ldr	r2, [r7, #4]
 80028c2:	6852      	ldr	r2, [r2, #4]
 80028c4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	685b      	ldr	r3, [r3, #4]
 80028ca:	687a      	ldr	r2, [r7, #4]
 80028cc:	429a      	cmp	r2, r3
 80028ce:	d103      	bne.n	80028d8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	689a      	ldr	r2, [r3, #8]
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	2200      	movs	r2, #0
 80028dc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	1e5a      	subs	r2, r3, #1
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	681b      	ldr	r3, [r3, #0]
}
 80028ec:	4618      	mov	r0, r3
 80028ee:	3714      	adds	r7, #20
 80028f0:	46bd      	mov	sp, r7
 80028f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f6:	4770      	bx	lr

080028f8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80028f8:	b580      	push	{r7, lr}
 80028fa:	b084      	sub	sp, #16
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	6078      	str	r0, [r7, #4]
 8002900:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	2b00      	cmp	r3, #0
 800290a:	d10a      	bne.n	8002922 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800290c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002910:	f383 8811 	msr	BASEPRI, r3
 8002914:	f3bf 8f6f 	isb	sy
 8002918:	f3bf 8f4f 	dsb	sy
 800291c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800291e:	bf00      	nop
 8002920:	e7fe      	b.n	8002920 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8002922:	f002 fc77 	bl	8005214 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	681a      	ldr	r2, [r3, #0]
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800292e:	68f9      	ldr	r1, [r7, #12]
 8002930:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002932:	fb01 f303 	mul.w	r3, r1, r3
 8002936:	441a      	add	r2, r3
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	2200      	movs	r2, #0
 8002940:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	681a      	ldr	r2, [r3, #0]
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	681a      	ldr	r2, [r3, #0]
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002952:	3b01      	subs	r3, #1
 8002954:	68f9      	ldr	r1, [r7, #12]
 8002956:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002958:	fb01 f303 	mul.w	r3, r1, r3
 800295c:	441a      	add	r2, r3
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	22ff      	movs	r2, #255	; 0xff
 8002966:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	22ff      	movs	r2, #255	; 0xff
 800296e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8002972:	683b      	ldr	r3, [r7, #0]
 8002974:	2b00      	cmp	r3, #0
 8002976:	d114      	bne.n	80029a2 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	691b      	ldr	r3, [r3, #16]
 800297c:	2b00      	cmp	r3, #0
 800297e:	d01a      	beq.n	80029b6 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	3310      	adds	r3, #16
 8002984:	4618      	mov	r0, r3
 8002986:	f001 fc03 	bl	8004190 <xTaskRemoveFromEventList>
 800298a:	4603      	mov	r3, r0
 800298c:	2b00      	cmp	r3, #0
 800298e:	d012      	beq.n	80029b6 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8002990:	4b0c      	ldr	r3, [pc, #48]	; (80029c4 <xQueueGenericReset+0xcc>)
 8002992:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002996:	601a      	str	r2, [r3, #0]
 8002998:	f3bf 8f4f 	dsb	sy
 800299c:	f3bf 8f6f 	isb	sy
 80029a0:	e009      	b.n	80029b6 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	3310      	adds	r3, #16
 80029a6:	4618      	mov	r0, r3
 80029a8:	f7ff fef2 	bl	8002790 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	3324      	adds	r3, #36	; 0x24
 80029b0:	4618      	mov	r0, r3
 80029b2:	f7ff feed 	bl	8002790 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80029b6:	f002 fc5d 	bl	8005274 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80029ba:	2301      	movs	r3, #1
}
 80029bc:	4618      	mov	r0, r3
 80029be:	3710      	adds	r7, #16
 80029c0:	46bd      	mov	sp, r7
 80029c2:	bd80      	pop	{r7, pc}
 80029c4:	e000ed04 	.word	0xe000ed04

080029c8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80029c8:	b580      	push	{r7, lr}
 80029ca:	b08e      	sub	sp, #56	; 0x38
 80029cc:	af02      	add	r7, sp, #8
 80029ce:	60f8      	str	r0, [r7, #12]
 80029d0:	60b9      	str	r1, [r7, #8]
 80029d2:	607a      	str	r2, [r7, #4]
 80029d4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d10a      	bne.n	80029f2 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80029dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80029e0:	f383 8811 	msr	BASEPRI, r3
 80029e4:	f3bf 8f6f 	isb	sy
 80029e8:	f3bf 8f4f 	dsb	sy
 80029ec:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80029ee:	bf00      	nop
 80029f0:	e7fe      	b.n	80029f0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80029f2:	683b      	ldr	r3, [r7, #0]
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d10a      	bne.n	8002a0e <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80029f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80029fc:	f383 8811 	msr	BASEPRI, r3
 8002a00:	f3bf 8f6f 	isb	sy
 8002a04:	f3bf 8f4f 	dsb	sy
 8002a08:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002a0a:	bf00      	nop
 8002a0c:	e7fe      	b.n	8002a0c <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d002      	beq.n	8002a1a <xQueueGenericCreateStatic+0x52>
 8002a14:	68bb      	ldr	r3, [r7, #8]
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d001      	beq.n	8002a1e <xQueueGenericCreateStatic+0x56>
 8002a1a:	2301      	movs	r3, #1
 8002a1c:	e000      	b.n	8002a20 <xQueueGenericCreateStatic+0x58>
 8002a1e:	2300      	movs	r3, #0
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d10a      	bne.n	8002a3a <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8002a24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a28:	f383 8811 	msr	BASEPRI, r3
 8002a2c:	f3bf 8f6f 	isb	sy
 8002a30:	f3bf 8f4f 	dsb	sy
 8002a34:	623b      	str	r3, [r7, #32]
}
 8002a36:	bf00      	nop
 8002a38:	e7fe      	b.n	8002a38 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d102      	bne.n	8002a46 <xQueueGenericCreateStatic+0x7e>
 8002a40:	68bb      	ldr	r3, [r7, #8]
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d101      	bne.n	8002a4a <xQueueGenericCreateStatic+0x82>
 8002a46:	2301      	movs	r3, #1
 8002a48:	e000      	b.n	8002a4c <xQueueGenericCreateStatic+0x84>
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d10a      	bne.n	8002a66 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8002a50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a54:	f383 8811 	msr	BASEPRI, r3
 8002a58:	f3bf 8f6f 	isb	sy
 8002a5c:	f3bf 8f4f 	dsb	sy
 8002a60:	61fb      	str	r3, [r7, #28]
}
 8002a62:	bf00      	nop
 8002a64:	e7fe      	b.n	8002a64 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8002a66:	2350      	movs	r3, #80	; 0x50
 8002a68:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8002a6a:	697b      	ldr	r3, [r7, #20]
 8002a6c:	2b50      	cmp	r3, #80	; 0x50
 8002a6e:	d00a      	beq.n	8002a86 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8002a70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a74:	f383 8811 	msr	BASEPRI, r3
 8002a78:	f3bf 8f6f 	isb	sy
 8002a7c:	f3bf 8f4f 	dsb	sy
 8002a80:	61bb      	str	r3, [r7, #24]
}
 8002a82:	bf00      	nop
 8002a84:	e7fe      	b.n	8002a84 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8002a86:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002a88:	683b      	ldr	r3, [r7, #0]
 8002a8a:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8002a8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d00d      	beq.n	8002aae <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8002a92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a94:	2201      	movs	r2, #1
 8002a96:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002a9a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8002a9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002aa0:	9300      	str	r3, [sp, #0]
 8002aa2:	4613      	mov	r3, r2
 8002aa4:	687a      	ldr	r2, [r7, #4]
 8002aa6:	68b9      	ldr	r1, [r7, #8]
 8002aa8:	68f8      	ldr	r0, [r7, #12]
 8002aaa:	f000 f805 	bl	8002ab8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8002aae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8002ab0:	4618      	mov	r0, r3
 8002ab2:	3730      	adds	r7, #48	; 0x30
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	bd80      	pop	{r7, pc}

08002ab8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	b084      	sub	sp, #16
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	60f8      	str	r0, [r7, #12]
 8002ac0:	60b9      	str	r1, [r7, #8]
 8002ac2:	607a      	str	r2, [r7, #4]
 8002ac4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8002ac6:	68bb      	ldr	r3, [r7, #8]
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d103      	bne.n	8002ad4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002acc:	69bb      	ldr	r3, [r7, #24]
 8002ace:	69ba      	ldr	r2, [r7, #24]
 8002ad0:	601a      	str	r2, [r3, #0]
 8002ad2:	e002      	b.n	8002ada <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002ad4:	69bb      	ldr	r3, [r7, #24]
 8002ad6:	687a      	ldr	r2, [r7, #4]
 8002ad8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8002ada:	69bb      	ldr	r3, [r7, #24]
 8002adc:	68fa      	ldr	r2, [r7, #12]
 8002ade:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8002ae0:	69bb      	ldr	r3, [r7, #24]
 8002ae2:	68ba      	ldr	r2, [r7, #8]
 8002ae4:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002ae6:	2101      	movs	r1, #1
 8002ae8:	69b8      	ldr	r0, [r7, #24]
 8002aea:	f7ff ff05 	bl	80028f8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8002aee:	69bb      	ldr	r3, [r7, #24]
 8002af0:	78fa      	ldrb	r2, [r7, #3]
 8002af2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8002af6:	bf00      	nop
 8002af8:	3710      	adds	r7, #16
 8002afa:	46bd      	mov	sp, r7
 8002afc:	bd80      	pop	{r7, pc}

08002afe <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8002afe:	b580      	push	{r7, lr}
 8002b00:	b082      	sub	sp, #8
 8002b02:	af00      	add	r7, sp, #0
 8002b04:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d00e      	beq.n	8002b2a <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	2200      	movs	r2, #0
 8002b10:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	2200      	movs	r2, #0
 8002b16:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8002b1e:	2300      	movs	r3, #0
 8002b20:	2200      	movs	r2, #0
 8002b22:	2100      	movs	r1, #0
 8002b24:	6878      	ldr	r0, [r7, #4]
 8002b26:	f000 f857 	bl	8002bd8 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8002b2a:	bf00      	nop
 8002b2c:	3708      	adds	r7, #8
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	bd80      	pop	{r7, pc}

08002b32 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8002b32:	b580      	push	{r7, lr}
 8002b34:	b088      	sub	sp, #32
 8002b36:	af02      	add	r7, sp, #8
 8002b38:	4603      	mov	r3, r0
 8002b3a:	6039      	str	r1, [r7, #0]
 8002b3c:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8002b3e:	2301      	movs	r3, #1
 8002b40:	617b      	str	r3, [r7, #20]
 8002b42:	2300      	movs	r3, #0
 8002b44:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8002b46:	79fb      	ldrb	r3, [r7, #7]
 8002b48:	9300      	str	r3, [sp, #0]
 8002b4a:	683b      	ldr	r3, [r7, #0]
 8002b4c:	2200      	movs	r2, #0
 8002b4e:	6939      	ldr	r1, [r7, #16]
 8002b50:	6978      	ldr	r0, [r7, #20]
 8002b52:	f7ff ff39 	bl	80029c8 <xQueueGenericCreateStatic>
 8002b56:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8002b58:	68f8      	ldr	r0, [r7, #12]
 8002b5a:	f7ff ffd0 	bl	8002afe <prvInitialiseMutex>

		return xNewQueue;
 8002b5e:	68fb      	ldr	r3, [r7, #12]
	}
 8002b60:	4618      	mov	r0, r3
 8002b62:	3718      	adds	r7, #24
 8002b64:	46bd      	mov	sp, r7
 8002b66:	bd80      	pop	{r7, pc}

08002b68 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	b08a      	sub	sp, #40	; 0x28
 8002b6c:	af02      	add	r7, sp, #8
 8002b6e:	60f8      	str	r0, [r7, #12]
 8002b70:	60b9      	str	r1, [r7, #8]
 8002b72:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d10a      	bne.n	8002b90 <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 8002b7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b7e:	f383 8811 	msr	BASEPRI, r3
 8002b82:	f3bf 8f6f 	isb	sy
 8002b86:	f3bf 8f4f 	dsb	sy
 8002b8a:	61bb      	str	r3, [r7, #24]
}
 8002b8c:	bf00      	nop
 8002b8e:	e7fe      	b.n	8002b8e <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8002b90:	68ba      	ldr	r2, [r7, #8]
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	429a      	cmp	r2, r3
 8002b96:	d90a      	bls.n	8002bae <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 8002b98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b9c:	f383 8811 	msr	BASEPRI, r3
 8002ba0:	f3bf 8f6f 	isb	sy
 8002ba4:	f3bf 8f4f 	dsb	sy
 8002ba8:	617b      	str	r3, [r7, #20]
}
 8002baa:	bf00      	nop
 8002bac:	e7fe      	b.n	8002bac <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8002bae:	2302      	movs	r3, #2
 8002bb0:	9300      	str	r3, [sp, #0]
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	2200      	movs	r2, #0
 8002bb6:	2100      	movs	r1, #0
 8002bb8:	68f8      	ldr	r0, [r7, #12]
 8002bba:	f7ff ff05 	bl	80029c8 <xQueueGenericCreateStatic>
 8002bbe:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8002bc0:	69fb      	ldr	r3, [r7, #28]
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d002      	beq.n	8002bcc <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8002bc6:	69fb      	ldr	r3, [r7, #28]
 8002bc8:	68ba      	ldr	r2, [r7, #8]
 8002bca:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8002bcc:	69fb      	ldr	r3, [r7, #28]
	}
 8002bce:	4618      	mov	r0, r3
 8002bd0:	3720      	adds	r7, #32
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	bd80      	pop	{r7, pc}
	...

08002bd8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8002bd8:	b580      	push	{r7, lr}
 8002bda:	b08e      	sub	sp, #56	; 0x38
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	60f8      	str	r0, [r7, #12]
 8002be0:	60b9      	str	r1, [r7, #8]
 8002be2:	607a      	str	r2, [r7, #4]
 8002be4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8002be6:	2300      	movs	r3, #0
 8002be8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8002bee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d10a      	bne.n	8002c0a <xQueueGenericSend+0x32>
	__asm volatile
 8002bf4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002bf8:	f383 8811 	msr	BASEPRI, r3
 8002bfc:	f3bf 8f6f 	isb	sy
 8002c00:	f3bf 8f4f 	dsb	sy
 8002c04:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8002c06:	bf00      	nop
 8002c08:	e7fe      	b.n	8002c08 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002c0a:	68bb      	ldr	r3, [r7, #8]
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d103      	bne.n	8002c18 <xQueueGenericSend+0x40>
 8002c10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d101      	bne.n	8002c1c <xQueueGenericSend+0x44>
 8002c18:	2301      	movs	r3, #1
 8002c1a:	e000      	b.n	8002c1e <xQueueGenericSend+0x46>
 8002c1c:	2300      	movs	r3, #0
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d10a      	bne.n	8002c38 <xQueueGenericSend+0x60>
	__asm volatile
 8002c22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c26:	f383 8811 	msr	BASEPRI, r3
 8002c2a:	f3bf 8f6f 	isb	sy
 8002c2e:	f3bf 8f4f 	dsb	sy
 8002c32:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002c34:	bf00      	nop
 8002c36:	e7fe      	b.n	8002c36 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002c38:	683b      	ldr	r3, [r7, #0]
 8002c3a:	2b02      	cmp	r3, #2
 8002c3c:	d103      	bne.n	8002c46 <xQueueGenericSend+0x6e>
 8002c3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c42:	2b01      	cmp	r3, #1
 8002c44:	d101      	bne.n	8002c4a <xQueueGenericSend+0x72>
 8002c46:	2301      	movs	r3, #1
 8002c48:	e000      	b.n	8002c4c <xQueueGenericSend+0x74>
 8002c4a:	2300      	movs	r3, #0
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d10a      	bne.n	8002c66 <xQueueGenericSend+0x8e>
	__asm volatile
 8002c50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c54:	f383 8811 	msr	BASEPRI, r3
 8002c58:	f3bf 8f6f 	isb	sy
 8002c5c:	f3bf 8f4f 	dsb	sy
 8002c60:	623b      	str	r3, [r7, #32]
}
 8002c62:	bf00      	nop
 8002c64:	e7fe      	b.n	8002c64 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002c66:	f001 fc7b 	bl	8004560 <xTaskGetSchedulerState>
 8002c6a:	4603      	mov	r3, r0
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d102      	bne.n	8002c76 <xQueueGenericSend+0x9e>
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d101      	bne.n	8002c7a <xQueueGenericSend+0xa2>
 8002c76:	2301      	movs	r3, #1
 8002c78:	e000      	b.n	8002c7c <xQueueGenericSend+0xa4>
 8002c7a:	2300      	movs	r3, #0
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d10a      	bne.n	8002c96 <xQueueGenericSend+0xbe>
	__asm volatile
 8002c80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c84:	f383 8811 	msr	BASEPRI, r3
 8002c88:	f3bf 8f6f 	isb	sy
 8002c8c:	f3bf 8f4f 	dsb	sy
 8002c90:	61fb      	str	r3, [r7, #28]
}
 8002c92:	bf00      	nop
 8002c94:	e7fe      	b.n	8002c94 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002c96:	f002 fabd 	bl	8005214 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002c9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c9c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002c9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ca0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ca2:	429a      	cmp	r2, r3
 8002ca4:	d302      	bcc.n	8002cac <xQueueGenericSend+0xd4>
 8002ca6:	683b      	ldr	r3, [r7, #0]
 8002ca8:	2b02      	cmp	r3, #2
 8002caa:	d129      	bne.n	8002d00 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002cac:	683a      	ldr	r2, [r7, #0]
 8002cae:	68b9      	ldr	r1, [r7, #8]
 8002cb0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002cb2:	f000 fb52 	bl	800335a <prvCopyDataToQueue>
 8002cb6:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002cb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d010      	beq.n	8002ce2 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002cc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cc2:	3324      	adds	r3, #36	; 0x24
 8002cc4:	4618      	mov	r0, r3
 8002cc6:	f001 fa63 	bl	8004190 <xTaskRemoveFromEventList>
 8002cca:	4603      	mov	r3, r0
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d013      	beq.n	8002cf8 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8002cd0:	4b3f      	ldr	r3, [pc, #252]	; (8002dd0 <xQueueGenericSend+0x1f8>)
 8002cd2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002cd6:	601a      	str	r2, [r3, #0]
 8002cd8:	f3bf 8f4f 	dsb	sy
 8002cdc:	f3bf 8f6f 	isb	sy
 8002ce0:	e00a      	b.n	8002cf8 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8002ce2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d007      	beq.n	8002cf8 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8002ce8:	4b39      	ldr	r3, [pc, #228]	; (8002dd0 <xQueueGenericSend+0x1f8>)
 8002cea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002cee:	601a      	str	r2, [r3, #0]
 8002cf0:	f3bf 8f4f 	dsb	sy
 8002cf4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8002cf8:	f002 fabc 	bl	8005274 <vPortExitCritical>
				return pdPASS;
 8002cfc:	2301      	movs	r3, #1
 8002cfe:	e063      	b.n	8002dc8 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d103      	bne.n	8002d0e <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002d06:	f002 fab5 	bl	8005274 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8002d0a:	2300      	movs	r3, #0
 8002d0c:	e05c      	b.n	8002dc8 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002d0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d106      	bne.n	8002d22 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002d14:	f107 0314 	add.w	r3, r7, #20
 8002d18:	4618      	mov	r0, r3
 8002d1a:	f001 fac3 	bl	80042a4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002d1e:	2301      	movs	r3, #1
 8002d20:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002d22:	f002 faa7 	bl	8005274 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002d26:	f000 ffc5 	bl	8003cb4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002d2a:	f002 fa73 	bl	8005214 <vPortEnterCritical>
 8002d2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d30:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002d34:	b25b      	sxtb	r3, r3
 8002d36:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002d3a:	d103      	bne.n	8002d44 <xQueueGenericSend+0x16c>
 8002d3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d3e:	2200      	movs	r2, #0
 8002d40:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002d44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d46:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002d4a:	b25b      	sxtb	r3, r3
 8002d4c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002d50:	d103      	bne.n	8002d5a <xQueueGenericSend+0x182>
 8002d52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d54:	2200      	movs	r2, #0
 8002d56:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002d5a:	f002 fa8b 	bl	8005274 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002d5e:	1d3a      	adds	r2, r7, #4
 8002d60:	f107 0314 	add.w	r3, r7, #20
 8002d64:	4611      	mov	r1, r2
 8002d66:	4618      	mov	r0, r3
 8002d68:	f001 fab2 	bl	80042d0 <xTaskCheckForTimeOut>
 8002d6c:	4603      	mov	r3, r0
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d124      	bne.n	8002dbc <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8002d72:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002d74:	f000 fbe9 	bl	800354a <prvIsQueueFull>
 8002d78:	4603      	mov	r3, r0
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d018      	beq.n	8002db0 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8002d7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d80:	3310      	adds	r3, #16
 8002d82:	687a      	ldr	r2, [r7, #4]
 8002d84:	4611      	mov	r1, r2
 8002d86:	4618      	mov	r0, r3
 8002d88:	f001 f9b2 	bl	80040f0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8002d8c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002d8e:	f000 fb74 	bl	800347a <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8002d92:	f000 ff9d 	bl	8003cd0 <xTaskResumeAll>
 8002d96:	4603      	mov	r3, r0
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	f47f af7c 	bne.w	8002c96 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8002d9e:	4b0c      	ldr	r3, [pc, #48]	; (8002dd0 <xQueueGenericSend+0x1f8>)
 8002da0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002da4:	601a      	str	r2, [r3, #0]
 8002da6:	f3bf 8f4f 	dsb	sy
 8002daa:	f3bf 8f6f 	isb	sy
 8002dae:	e772      	b.n	8002c96 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8002db0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002db2:	f000 fb62 	bl	800347a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002db6:	f000 ff8b 	bl	8003cd0 <xTaskResumeAll>
 8002dba:	e76c      	b.n	8002c96 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8002dbc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002dbe:	f000 fb5c 	bl	800347a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002dc2:	f000 ff85 	bl	8003cd0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8002dc6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8002dc8:	4618      	mov	r0, r3
 8002dca:	3738      	adds	r7, #56	; 0x38
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	bd80      	pop	{r7, pc}
 8002dd0:	e000ed04 	.word	0xe000ed04

08002dd4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	b090      	sub	sp, #64	; 0x40
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	60f8      	str	r0, [r7, #12]
 8002ddc:	60b9      	str	r1, [r7, #8]
 8002dde:	607a      	str	r2, [r7, #4]
 8002de0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8002de6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d10a      	bne.n	8002e02 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8002dec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002df0:	f383 8811 	msr	BASEPRI, r3
 8002df4:	f3bf 8f6f 	isb	sy
 8002df8:	f3bf 8f4f 	dsb	sy
 8002dfc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8002dfe:	bf00      	nop
 8002e00:	e7fe      	b.n	8002e00 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002e02:	68bb      	ldr	r3, [r7, #8]
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d103      	bne.n	8002e10 <xQueueGenericSendFromISR+0x3c>
 8002e08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d101      	bne.n	8002e14 <xQueueGenericSendFromISR+0x40>
 8002e10:	2301      	movs	r3, #1
 8002e12:	e000      	b.n	8002e16 <xQueueGenericSendFromISR+0x42>
 8002e14:	2300      	movs	r3, #0
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d10a      	bne.n	8002e30 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8002e1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e1e:	f383 8811 	msr	BASEPRI, r3
 8002e22:	f3bf 8f6f 	isb	sy
 8002e26:	f3bf 8f4f 	dsb	sy
 8002e2a:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002e2c:	bf00      	nop
 8002e2e:	e7fe      	b.n	8002e2e <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002e30:	683b      	ldr	r3, [r7, #0]
 8002e32:	2b02      	cmp	r3, #2
 8002e34:	d103      	bne.n	8002e3e <xQueueGenericSendFromISR+0x6a>
 8002e36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e3a:	2b01      	cmp	r3, #1
 8002e3c:	d101      	bne.n	8002e42 <xQueueGenericSendFromISR+0x6e>
 8002e3e:	2301      	movs	r3, #1
 8002e40:	e000      	b.n	8002e44 <xQueueGenericSendFromISR+0x70>
 8002e42:	2300      	movs	r3, #0
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d10a      	bne.n	8002e5e <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8002e48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e4c:	f383 8811 	msr	BASEPRI, r3
 8002e50:	f3bf 8f6f 	isb	sy
 8002e54:	f3bf 8f4f 	dsb	sy
 8002e58:	623b      	str	r3, [r7, #32]
}
 8002e5a:	bf00      	nop
 8002e5c:	e7fe      	b.n	8002e5c <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002e5e:	f002 fabb 	bl	80053d8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8002e62:	f3ef 8211 	mrs	r2, BASEPRI
 8002e66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e6a:	f383 8811 	msr	BASEPRI, r3
 8002e6e:	f3bf 8f6f 	isb	sy
 8002e72:	f3bf 8f4f 	dsb	sy
 8002e76:	61fa      	str	r2, [r7, #28]
 8002e78:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8002e7a:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002e7c:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002e7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e80:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002e82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e86:	429a      	cmp	r2, r3
 8002e88:	d302      	bcc.n	8002e90 <xQueueGenericSendFromISR+0xbc>
 8002e8a:	683b      	ldr	r3, [r7, #0]
 8002e8c:	2b02      	cmp	r3, #2
 8002e8e:	d12f      	bne.n	8002ef0 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8002e90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e92:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002e96:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002e9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e9e:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002ea0:	683a      	ldr	r2, [r7, #0]
 8002ea2:	68b9      	ldr	r1, [r7, #8]
 8002ea4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8002ea6:	f000 fa58 	bl	800335a <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8002eaa:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8002eae:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002eb2:	d112      	bne.n	8002eda <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002eb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002eb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d016      	beq.n	8002eea <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002ebc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ebe:	3324      	adds	r3, #36	; 0x24
 8002ec0:	4618      	mov	r0, r3
 8002ec2:	f001 f965 	bl	8004190 <xTaskRemoveFromEventList>
 8002ec6:	4603      	mov	r3, r0
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d00e      	beq.n	8002eea <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d00b      	beq.n	8002eea <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	2201      	movs	r2, #1
 8002ed6:	601a      	str	r2, [r3, #0]
 8002ed8:	e007      	b.n	8002eea <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8002eda:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002ede:	3301      	adds	r3, #1
 8002ee0:	b2db      	uxtb	r3, r3
 8002ee2:	b25a      	sxtb	r2, r3
 8002ee4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ee6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8002eea:	2301      	movs	r3, #1
 8002eec:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8002eee:	e001      	b.n	8002ef4 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8002ef0:	2300      	movs	r3, #0
 8002ef2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002ef4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ef6:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002ef8:	697b      	ldr	r3, [r7, #20]
 8002efa:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8002efe:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8002f00:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8002f02:	4618      	mov	r0, r3
 8002f04:	3740      	adds	r7, #64	; 0x40
 8002f06:	46bd      	mov	sp, r7
 8002f08:	bd80      	pop	{r7, pc}
	...

08002f0c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	b08c      	sub	sp, #48	; 0x30
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	60f8      	str	r0, [r7, #12]
 8002f14:	60b9      	str	r1, [r7, #8]
 8002f16:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8002f18:	2300      	movs	r3, #0
 8002f1a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8002f20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d10a      	bne.n	8002f3c <xQueueReceive+0x30>
	__asm volatile
 8002f26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f2a:	f383 8811 	msr	BASEPRI, r3
 8002f2e:	f3bf 8f6f 	isb	sy
 8002f32:	f3bf 8f4f 	dsb	sy
 8002f36:	623b      	str	r3, [r7, #32]
}
 8002f38:	bf00      	nop
 8002f3a:	e7fe      	b.n	8002f3a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002f3c:	68bb      	ldr	r3, [r7, #8]
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d103      	bne.n	8002f4a <xQueueReceive+0x3e>
 8002f42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d101      	bne.n	8002f4e <xQueueReceive+0x42>
 8002f4a:	2301      	movs	r3, #1
 8002f4c:	e000      	b.n	8002f50 <xQueueReceive+0x44>
 8002f4e:	2300      	movs	r3, #0
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d10a      	bne.n	8002f6a <xQueueReceive+0x5e>
	__asm volatile
 8002f54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f58:	f383 8811 	msr	BASEPRI, r3
 8002f5c:	f3bf 8f6f 	isb	sy
 8002f60:	f3bf 8f4f 	dsb	sy
 8002f64:	61fb      	str	r3, [r7, #28]
}
 8002f66:	bf00      	nop
 8002f68:	e7fe      	b.n	8002f68 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002f6a:	f001 faf9 	bl	8004560 <xTaskGetSchedulerState>
 8002f6e:	4603      	mov	r3, r0
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d102      	bne.n	8002f7a <xQueueReceive+0x6e>
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d101      	bne.n	8002f7e <xQueueReceive+0x72>
 8002f7a:	2301      	movs	r3, #1
 8002f7c:	e000      	b.n	8002f80 <xQueueReceive+0x74>
 8002f7e:	2300      	movs	r3, #0
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d10a      	bne.n	8002f9a <xQueueReceive+0x8e>
	__asm volatile
 8002f84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f88:	f383 8811 	msr	BASEPRI, r3
 8002f8c:	f3bf 8f6f 	isb	sy
 8002f90:	f3bf 8f4f 	dsb	sy
 8002f94:	61bb      	str	r3, [r7, #24]
}
 8002f96:	bf00      	nop
 8002f98:	e7fe      	b.n	8002f98 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002f9a:	f002 f93b 	bl	8005214 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002f9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002fa0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fa2:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002fa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d01f      	beq.n	8002fea <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002faa:	68b9      	ldr	r1, [r7, #8]
 8002fac:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002fae:	f000 fa3e 	bl	800342e <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8002fb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fb4:	1e5a      	subs	r2, r3, #1
 8002fb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002fb8:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002fba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002fbc:	691b      	ldr	r3, [r3, #16]
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d00f      	beq.n	8002fe2 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002fc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002fc4:	3310      	adds	r3, #16
 8002fc6:	4618      	mov	r0, r3
 8002fc8:	f001 f8e2 	bl	8004190 <xTaskRemoveFromEventList>
 8002fcc:	4603      	mov	r3, r0
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d007      	beq.n	8002fe2 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8002fd2:	4b3d      	ldr	r3, [pc, #244]	; (80030c8 <xQueueReceive+0x1bc>)
 8002fd4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002fd8:	601a      	str	r2, [r3, #0]
 8002fda:	f3bf 8f4f 	dsb	sy
 8002fde:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8002fe2:	f002 f947 	bl	8005274 <vPortExitCritical>
				return pdPASS;
 8002fe6:	2301      	movs	r3, #1
 8002fe8:	e069      	b.n	80030be <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d103      	bne.n	8002ff8 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002ff0:	f002 f940 	bl	8005274 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8002ff4:	2300      	movs	r3, #0
 8002ff6:	e062      	b.n	80030be <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002ff8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d106      	bne.n	800300c <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002ffe:	f107 0310 	add.w	r3, r7, #16
 8003002:	4618      	mov	r0, r3
 8003004:	f001 f94e 	bl	80042a4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003008:	2301      	movs	r3, #1
 800300a:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800300c:	f002 f932 	bl	8005274 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003010:	f000 fe50 	bl	8003cb4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003014:	f002 f8fe 	bl	8005214 <vPortEnterCritical>
 8003018:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800301a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800301e:	b25b      	sxtb	r3, r3
 8003020:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003024:	d103      	bne.n	800302e <xQueueReceive+0x122>
 8003026:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003028:	2200      	movs	r2, #0
 800302a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800302e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003030:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003034:	b25b      	sxtb	r3, r3
 8003036:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800303a:	d103      	bne.n	8003044 <xQueueReceive+0x138>
 800303c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800303e:	2200      	movs	r2, #0
 8003040:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003044:	f002 f916 	bl	8005274 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003048:	1d3a      	adds	r2, r7, #4
 800304a:	f107 0310 	add.w	r3, r7, #16
 800304e:	4611      	mov	r1, r2
 8003050:	4618      	mov	r0, r3
 8003052:	f001 f93d 	bl	80042d0 <xTaskCheckForTimeOut>
 8003056:	4603      	mov	r3, r0
 8003058:	2b00      	cmp	r3, #0
 800305a:	d123      	bne.n	80030a4 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800305c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800305e:	f000 fa5e 	bl	800351e <prvIsQueueEmpty>
 8003062:	4603      	mov	r3, r0
 8003064:	2b00      	cmp	r3, #0
 8003066:	d017      	beq.n	8003098 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003068:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800306a:	3324      	adds	r3, #36	; 0x24
 800306c:	687a      	ldr	r2, [r7, #4]
 800306e:	4611      	mov	r1, r2
 8003070:	4618      	mov	r0, r3
 8003072:	f001 f83d 	bl	80040f0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8003076:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003078:	f000 f9ff 	bl	800347a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800307c:	f000 fe28 	bl	8003cd0 <xTaskResumeAll>
 8003080:	4603      	mov	r3, r0
 8003082:	2b00      	cmp	r3, #0
 8003084:	d189      	bne.n	8002f9a <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8003086:	4b10      	ldr	r3, [pc, #64]	; (80030c8 <xQueueReceive+0x1bc>)
 8003088:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800308c:	601a      	str	r2, [r3, #0]
 800308e:	f3bf 8f4f 	dsb	sy
 8003092:	f3bf 8f6f 	isb	sy
 8003096:	e780      	b.n	8002f9a <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8003098:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800309a:	f000 f9ee 	bl	800347a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800309e:	f000 fe17 	bl	8003cd0 <xTaskResumeAll>
 80030a2:	e77a      	b.n	8002f9a <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80030a4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80030a6:	f000 f9e8 	bl	800347a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80030aa:	f000 fe11 	bl	8003cd0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80030ae:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80030b0:	f000 fa35 	bl	800351e <prvIsQueueEmpty>
 80030b4:	4603      	mov	r3, r0
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	f43f af6f 	beq.w	8002f9a <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80030bc:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80030be:	4618      	mov	r0, r3
 80030c0:	3730      	adds	r7, #48	; 0x30
 80030c2:	46bd      	mov	sp, r7
 80030c4:	bd80      	pop	{r7, pc}
 80030c6:	bf00      	nop
 80030c8:	e000ed04 	.word	0xe000ed04

080030cc <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80030cc:	b580      	push	{r7, lr}
 80030ce:	b08e      	sub	sp, #56	; 0x38
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	6078      	str	r0, [r7, #4]
 80030d4:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80030d6:	2300      	movs	r3, #0
 80030d8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80030de:	2300      	movs	r3, #0
 80030e0:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80030e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d10a      	bne.n	80030fe <xQueueSemaphoreTake+0x32>
	__asm volatile
 80030e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030ec:	f383 8811 	msr	BASEPRI, r3
 80030f0:	f3bf 8f6f 	isb	sy
 80030f4:	f3bf 8f4f 	dsb	sy
 80030f8:	623b      	str	r3, [r7, #32]
}
 80030fa:	bf00      	nop
 80030fc:	e7fe      	b.n	80030fc <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80030fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003100:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003102:	2b00      	cmp	r3, #0
 8003104:	d00a      	beq.n	800311c <xQueueSemaphoreTake+0x50>
	__asm volatile
 8003106:	f04f 0350 	mov.w	r3, #80	; 0x50
 800310a:	f383 8811 	msr	BASEPRI, r3
 800310e:	f3bf 8f6f 	isb	sy
 8003112:	f3bf 8f4f 	dsb	sy
 8003116:	61fb      	str	r3, [r7, #28]
}
 8003118:	bf00      	nop
 800311a:	e7fe      	b.n	800311a <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800311c:	f001 fa20 	bl	8004560 <xTaskGetSchedulerState>
 8003120:	4603      	mov	r3, r0
 8003122:	2b00      	cmp	r3, #0
 8003124:	d102      	bne.n	800312c <xQueueSemaphoreTake+0x60>
 8003126:	683b      	ldr	r3, [r7, #0]
 8003128:	2b00      	cmp	r3, #0
 800312a:	d101      	bne.n	8003130 <xQueueSemaphoreTake+0x64>
 800312c:	2301      	movs	r3, #1
 800312e:	e000      	b.n	8003132 <xQueueSemaphoreTake+0x66>
 8003130:	2300      	movs	r3, #0
 8003132:	2b00      	cmp	r3, #0
 8003134:	d10a      	bne.n	800314c <xQueueSemaphoreTake+0x80>
	__asm volatile
 8003136:	f04f 0350 	mov.w	r3, #80	; 0x50
 800313a:	f383 8811 	msr	BASEPRI, r3
 800313e:	f3bf 8f6f 	isb	sy
 8003142:	f3bf 8f4f 	dsb	sy
 8003146:	61bb      	str	r3, [r7, #24]
}
 8003148:	bf00      	nop
 800314a:	e7fe      	b.n	800314a <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800314c:	f002 f862 	bl	8005214 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8003150:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003152:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003154:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8003156:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003158:	2b00      	cmp	r3, #0
 800315a:	d024      	beq.n	80031a6 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800315c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800315e:	1e5a      	subs	r2, r3, #1
 8003160:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003162:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003164:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	2b00      	cmp	r3, #0
 800316a:	d104      	bne.n	8003176 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800316c:	f001 fb6e 	bl	800484c <pvTaskIncrementMutexHeldCount>
 8003170:	4602      	mov	r2, r0
 8003172:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003174:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003176:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003178:	691b      	ldr	r3, [r3, #16]
 800317a:	2b00      	cmp	r3, #0
 800317c:	d00f      	beq.n	800319e <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800317e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003180:	3310      	adds	r3, #16
 8003182:	4618      	mov	r0, r3
 8003184:	f001 f804 	bl	8004190 <xTaskRemoveFromEventList>
 8003188:	4603      	mov	r3, r0
 800318a:	2b00      	cmp	r3, #0
 800318c:	d007      	beq.n	800319e <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800318e:	4b54      	ldr	r3, [pc, #336]	; (80032e0 <xQueueSemaphoreTake+0x214>)
 8003190:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003194:	601a      	str	r2, [r3, #0]
 8003196:	f3bf 8f4f 	dsb	sy
 800319a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800319e:	f002 f869 	bl	8005274 <vPortExitCritical>
				return pdPASS;
 80031a2:	2301      	movs	r3, #1
 80031a4:	e097      	b.n	80032d6 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80031a6:	683b      	ldr	r3, [r7, #0]
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d111      	bne.n	80031d0 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80031ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d00a      	beq.n	80031c8 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 80031b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031b6:	f383 8811 	msr	BASEPRI, r3
 80031ba:	f3bf 8f6f 	isb	sy
 80031be:	f3bf 8f4f 	dsb	sy
 80031c2:	617b      	str	r3, [r7, #20]
}
 80031c4:	bf00      	nop
 80031c6:	e7fe      	b.n	80031c6 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80031c8:	f002 f854 	bl	8005274 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80031cc:	2300      	movs	r3, #0
 80031ce:	e082      	b.n	80032d6 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 80031d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d106      	bne.n	80031e4 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80031d6:	f107 030c 	add.w	r3, r7, #12
 80031da:	4618      	mov	r0, r3
 80031dc:	f001 f862 	bl	80042a4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80031e0:	2301      	movs	r3, #1
 80031e2:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80031e4:	f002 f846 	bl	8005274 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80031e8:	f000 fd64 	bl	8003cb4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80031ec:	f002 f812 	bl	8005214 <vPortEnterCritical>
 80031f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80031f2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80031f6:	b25b      	sxtb	r3, r3
 80031f8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80031fc:	d103      	bne.n	8003206 <xQueueSemaphoreTake+0x13a>
 80031fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003200:	2200      	movs	r2, #0
 8003202:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003206:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003208:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800320c:	b25b      	sxtb	r3, r3
 800320e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003212:	d103      	bne.n	800321c <xQueueSemaphoreTake+0x150>
 8003214:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003216:	2200      	movs	r2, #0
 8003218:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800321c:	f002 f82a 	bl	8005274 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003220:	463a      	mov	r2, r7
 8003222:	f107 030c 	add.w	r3, r7, #12
 8003226:	4611      	mov	r1, r2
 8003228:	4618      	mov	r0, r3
 800322a:	f001 f851 	bl	80042d0 <xTaskCheckForTimeOut>
 800322e:	4603      	mov	r3, r0
 8003230:	2b00      	cmp	r3, #0
 8003232:	d132      	bne.n	800329a <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003234:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003236:	f000 f972 	bl	800351e <prvIsQueueEmpty>
 800323a:	4603      	mov	r3, r0
 800323c:	2b00      	cmp	r3, #0
 800323e:	d026      	beq.n	800328e <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003240:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	2b00      	cmp	r3, #0
 8003246:	d109      	bne.n	800325c <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8003248:	f001 ffe4 	bl	8005214 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800324c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800324e:	689b      	ldr	r3, [r3, #8]
 8003250:	4618      	mov	r0, r3
 8003252:	f001 f9a3 	bl	800459c <xTaskPriorityInherit>
 8003256:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8003258:	f002 f80c 	bl	8005274 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800325c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800325e:	3324      	adds	r3, #36	; 0x24
 8003260:	683a      	ldr	r2, [r7, #0]
 8003262:	4611      	mov	r1, r2
 8003264:	4618      	mov	r0, r3
 8003266:	f000 ff43 	bl	80040f0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800326a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800326c:	f000 f905 	bl	800347a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8003270:	f000 fd2e 	bl	8003cd0 <xTaskResumeAll>
 8003274:	4603      	mov	r3, r0
 8003276:	2b00      	cmp	r3, #0
 8003278:	f47f af68 	bne.w	800314c <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 800327c:	4b18      	ldr	r3, [pc, #96]	; (80032e0 <xQueueSemaphoreTake+0x214>)
 800327e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003282:	601a      	str	r2, [r3, #0]
 8003284:	f3bf 8f4f 	dsb	sy
 8003288:	f3bf 8f6f 	isb	sy
 800328c:	e75e      	b.n	800314c <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800328e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003290:	f000 f8f3 	bl	800347a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003294:	f000 fd1c 	bl	8003cd0 <xTaskResumeAll>
 8003298:	e758      	b.n	800314c <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800329a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800329c:	f000 f8ed 	bl	800347a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80032a0:	f000 fd16 	bl	8003cd0 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80032a4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80032a6:	f000 f93a 	bl	800351e <prvIsQueueEmpty>
 80032aa:	4603      	mov	r3, r0
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	f43f af4d 	beq.w	800314c <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80032b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d00d      	beq.n	80032d4 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 80032b8:	f001 ffac 	bl	8005214 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80032bc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80032be:	f000 f834 	bl	800332a <prvGetDisinheritPriorityAfterTimeout>
 80032c2:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80032c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80032c6:	689b      	ldr	r3, [r3, #8]
 80032c8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80032ca:	4618      	mov	r0, r3
 80032cc:	f001 fa3c 	bl	8004748 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80032d0:	f001 ffd0 	bl	8005274 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80032d4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80032d6:	4618      	mov	r0, r3
 80032d8:	3738      	adds	r7, #56	; 0x38
 80032da:	46bd      	mov	sp, r7
 80032dc:	bd80      	pop	{r7, pc}
 80032de:	bf00      	nop
 80032e0:	e000ed04 	.word	0xe000ed04

080032e4 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 80032e4:	b580      	push	{r7, lr}
 80032e6:	b084      	sub	sp, #16
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d10a      	bne.n	800330c <vQueueDelete+0x28>
	__asm volatile
 80032f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032fa:	f383 8811 	msr	BASEPRI, r3
 80032fe:	f3bf 8f6f 	isb	sy
 8003302:	f3bf 8f4f 	dsb	sy
 8003306:	60bb      	str	r3, [r7, #8]
}
 8003308:	bf00      	nop
 800330a:	e7fe      	b.n	800330a <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800330c:	68f8      	ldr	r0, [r7, #12]
 800330e:	f000 f95f 	bl	80035d0 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8003318:	2b00      	cmp	r3, #0
 800331a:	d102      	bne.n	8003322 <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 800331c:	68f8      	ldr	r0, [r7, #12]
 800331e:	f002 f967 	bl	80055f0 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8003322:	bf00      	nop
 8003324:	3710      	adds	r7, #16
 8003326:	46bd      	mov	sp, r7
 8003328:	bd80      	pop	{r7, pc}

0800332a <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800332a:	b480      	push	{r7}
 800332c:	b085      	sub	sp, #20
 800332e:	af00      	add	r7, sp, #0
 8003330:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003336:	2b00      	cmp	r3, #0
 8003338:	d006      	beq.n	8003348 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 8003344:	60fb      	str	r3, [r7, #12]
 8003346:	e001      	b.n	800334c <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8003348:	2300      	movs	r3, #0
 800334a:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800334c:	68fb      	ldr	r3, [r7, #12]
	}
 800334e:	4618      	mov	r0, r3
 8003350:	3714      	adds	r7, #20
 8003352:	46bd      	mov	sp, r7
 8003354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003358:	4770      	bx	lr

0800335a <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800335a:	b580      	push	{r7, lr}
 800335c:	b086      	sub	sp, #24
 800335e:	af00      	add	r7, sp, #0
 8003360:	60f8      	str	r0, [r7, #12]
 8003362:	60b9      	str	r1, [r7, #8]
 8003364:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8003366:	2300      	movs	r3, #0
 8003368:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800336e:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003374:	2b00      	cmp	r3, #0
 8003376:	d10d      	bne.n	8003394 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	2b00      	cmp	r3, #0
 800337e:	d14d      	bne.n	800341c <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	689b      	ldr	r3, [r3, #8]
 8003384:	4618      	mov	r0, r3
 8003386:	f001 f971 	bl	800466c <xTaskPriorityDisinherit>
 800338a:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	2200      	movs	r2, #0
 8003390:	609a      	str	r2, [r3, #8]
 8003392:	e043      	b.n	800341c <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	2b00      	cmp	r3, #0
 8003398:	d119      	bne.n	80033ce <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	6858      	ldr	r0, [r3, #4]
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033a2:	461a      	mov	r2, r3
 80033a4:	68b9      	ldr	r1, [r7, #8]
 80033a6:	f003 fc74 	bl	8006c92 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	685a      	ldr	r2, [r3, #4]
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033b2:	441a      	add	r2, r3
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	685a      	ldr	r2, [r3, #4]
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	689b      	ldr	r3, [r3, #8]
 80033c0:	429a      	cmp	r2, r3
 80033c2:	d32b      	bcc.n	800341c <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	681a      	ldr	r2, [r3, #0]
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	605a      	str	r2, [r3, #4]
 80033cc:	e026      	b.n	800341c <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	68d8      	ldr	r0, [r3, #12]
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033d6:	461a      	mov	r2, r3
 80033d8:	68b9      	ldr	r1, [r7, #8]
 80033da:	f003 fc5a 	bl	8006c92 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	68da      	ldr	r2, [r3, #12]
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033e6:	425b      	negs	r3, r3
 80033e8:	441a      	add	r2, r3
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	68da      	ldr	r2, [r3, #12]
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	429a      	cmp	r2, r3
 80033f8:	d207      	bcs.n	800340a <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	689a      	ldr	r2, [r3, #8]
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003402:	425b      	negs	r3, r3
 8003404:	441a      	add	r2, r3
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	2b02      	cmp	r3, #2
 800340e:	d105      	bne.n	800341c <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003410:	693b      	ldr	r3, [r7, #16]
 8003412:	2b00      	cmp	r3, #0
 8003414:	d002      	beq.n	800341c <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8003416:	693b      	ldr	r3, [r7, #16]
 8003418:	3b01      	subs	r3, #1
 800341a:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800341c:	693b      	ldr	r3, [r7, #16]
 800341e:	1c5a      	adds	r2, r3, #1
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8003424:	697b      	ldr	r3, [r7, #20]
}
 8003426:	4618      	mov	r0, r3
 8003428:	3718      	adds	r7, #24
 800342a:	46bd      	mov	sp, r7
 800342c:	bd80      	pop	{r7, pc}

0800342e <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800342e:	b580      	push	{r7, lr}
 8003430:	b082      	sub	sp, #8
 8003432:	af00      	add	r7, sp, #0
 8003434:	6078      	str	r0, [r7, #4]
 8003436:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800343c:	2b00      	cmp	r3, #0
 800343e:	d018      	beq.n	8003472 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	68da      	ldr	r2, [r3, #12]
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003448:	441a      	add	r2, r3
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	68da      	ldr	r2, [r3, #12]
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	689b      	ldr	r3, [r3, #8]
 8003456:	429a      	cmp	r2, r3
 8003458:	d303      	bcc.n	8003462 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681a      	ldr	r2, [r3, #0]
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	68d9      	ldr	r1, [r3, #12]
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800346a:	461a      	mov	r2, r3
 800346c:	6838      	ldr	r0, [r7, #0]
 800346e:	f003 fc10 	bl	8006c92 <memcpy>
	}
}
 8003472:	bf00      	nop
 8003474:	3708      	adds	r7, #8
 8003476:	46bd      	mov	sp, r7
 8003478:	bd80      	pop	{r7, pc}

0800347a <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800347a:	b580      	push	{r7, lr}
 800347c:	b084      	sub	sp, #16
 800347e:	af00      	add	r7, sp, #0
 8003480:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8003482:	f001 fec7 	bl	8005214 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800348c:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800348e:	e011      	b.n	80034b4 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003494:	2b00      	cmp	r3, #0
 8003496:	d012      	beq.n	80034be <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	3324      	adds	r3, #36	; 0x24
 800349c:	4618      	mov	r0, r3
 800349e:	f000 fe77 	bl	8004190 <xTaskRemoveFromEventList>
 80034a2:	4603      	mov	r3, r0
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d001      	beq.n	80034ac <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80034a8:	f000 ff74 	bl	8004394 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80034ac:	7bfb      	ldrb	r3, [r7, #15]
 80034ae:	3b01      	subs	r3, #1
 80034b0:	b2db      	uxtb	r3, r3
 80034b2:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80034b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	dce9      	bgt.n	8003490 <prvUnlockQueue+0x16>
 80034bc:	e000      	b.n	80034c0 <prvUnlockQueue+0x46>
					break;
 80034be:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	22ff      	movs	r2, #255	; 0xff
 80034c4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80034c8:	f001 fed4 	bl	8005274 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80034cc:	f001 fea2 	bl	8005214 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80034d6:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80034d8:	e011      	b.n	80034fe <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	691b      	ldr	r3, [r3, #16]
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d012      	beq.n	8003508 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	3310      	adds	r3, #16
 80034e6:	4618      	mov	r0, r3
 80034e8:	f000 fe52 	bl	8004190 <xTaskRemoveFromEventList>
 80034ec:	4603      	mov	r3, r0
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d001      	beq.n	80034f6 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80034f2:	f000 ff4f 	bl	8004394 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80034f6:	7bbb      	ldrb	r3, [r7, #14]
 80034f8:	3b01      	subs	r3, #1
 80034fa:	b2db      	uxtb	r3, r3
 80034fc:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80034fe:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003502:	2b00      	cmp	r3, #0
 8003504:	dce9      	bgt.n	80034da <prvUnlockQueue+0x60>
 8003506:	e000      	b.n	800350a <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8003508:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	22ff      	movs	r2, #255	; 0xff
 800350e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8003512:	f001 feaf 	bl	8005274 <vPortExitCritical>
}
 8003516:	bf00      	nop
 8003518:	3710      	adds	r7, #16
 800351a:	46bd      	mov	sp, r7
 800351c:	bd80      	pop	{r7, pc}

0800351e <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800351e:	b580      	push	{r7, lr}
 8003520:	b084      	sub	sp, #16
 8003522:	af00      	add	r7, sp, #0
 8003524:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003526:	f001 fe75 	bl	8005214 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800352e:	2b00      	cmp	r3, #0
 8003530:	d102      	bne.n	8003538 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8003532:	2301      	movs	r3, #1
 8003534:	60fb      	str	r3, [r7, #12]
 8003536:	e001      	b.n	800353c <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8003538:	2300      	movs	r3, #0
 800353a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800353c:	f001 fe9a 	bl	8005274 <vPortExitCritical>

	return xReturn;
 8003540:	68fb      	ldr	r3, [r7, #12]
}
 8003542:	4618      	mov	r0, r3
 8003544:	3710      	adds	r7, #16
 8003546:	46bd      	mov	sp, r7
 8003548:	bd80      	pop	{r7, pc}

0800354a <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800354a:	b580      	push	{r7, lr}
 800354c:	b084      	sub	sp, #16
 800354e:	af00      	add	r7, sp, #0
 8003550:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003552:	f001 fe5f 	bl	8005214 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800355e:	429a      	cmp	r2, r3
 8003560:	d102      	bne.n	8003568 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8003562:	2301      	movs	r3, #1
 8003564:	60fb      	str	r3, [r7, #12]
 8003566:	e001      	b.n	800356c <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8003568:	2300      	movs	r3, #0
 800356a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800356c:	f001 fe82 	bl	8005274 <vPortExitCritical>

	return xReturn;
 8003570:	68fb      	ldr	r3, [r7, #12]
}
 8003572:	4618      	mov	r0, r3
 8003574:	3710      	adds	r7, #16
 8003576:	46bd      	mov	sp, r7
 8003578:	bd80      	pop	{r7, pc}
	...

0800357c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800357c:	b480      	push	{r7}
 800357e:	b085      	sub	sp, #20
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]
 8003584:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003586:	2300      	movs	r3, #0
 8003588:	60fb      	str	r3, [r7, #12]
 800358a:	e014      	b.n	80035b6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800358c:	4a0f      	ldr	r2, [pc, #60]	; (80035cc <vQueueAddToRegistry+0x50>)
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8003594:	2b00      	cmp	r3, #0
 8003596:	d10b      	bne.n	80035b0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8003598:	490c      	ldr	r1, [pc, #48]	; (80035cc <vQueueAddToRegistry+0x50>)
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	683a      	ldr	r2, [r7, #0]
 800359e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80035a2:	4a0a      	ldr	r2, [pc, #40]	; (80035cc <vQueueAddToRegistry+0x50>)
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	00db      	lsls	r3, r3, #3
 80035a8:	4413      	add	r3, r2
 80035aa:	687a      	ldr	r2, [r7, #4]
 80035ac:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80035ae:	e006      	b.n	80035be <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	3301      	adds	r3, #1
 80035b4:	60fb      	str	r3, [r7, #12]
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	2b07      	cmp	r3, #7
 80035ba:	d9e7      	bls.n	800358c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80035bc:	bf00      	nop
 80035be:	bf00      	nop
 80035c0:	3714      	adds	r7, #20
 80035c2:	46bd      	mov	sp, r7
 80035c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c8:	4770      	bx	lr
 80035ca:	bf00      	nop
 80035cc:	200009d0 	.word	0x200009d0

080035d0 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 80035d0:	b480      	push	{r7}
 80035d2:	b085      	sub	sp, #20
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80035d8:	2300      	movs	r3, #0
 80035da:	60fb      	str	r3, [r7, #12]
 80035dc:	e016      	b.n	800360c <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 80035de:	4a10      	ldr	r2, [pc, #64]	; (8003620 <vQueueUnregisterQueue+0x50>)
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	00db      	lsls	r3, r3, #3
 80035e4:	4413      	add	r3, r2
 80035e6:	685b      	ldr	r3, [r3, #4]
 80035e8:	687a      	ldr	r2, [r7, #4]
 80035ea:	429a      	cmp	r2, r3
 80035ec:	d10b      	bne.n	8003606 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 80035ee:	4a0c      	ldr	r2, [pc, #48]	; (8003620 <vQueueUnregisterQueue+0x50>)
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	2100      	movs	r1, #0
 80035f4:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 80035f8:	4a09      	ldr	r2, [pc, #36]	; (8003620 <vQueueUnregisterQueue+0x50>)
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	00db      	lsls	r3, r3, #3
 80035fe:	4413      	add	r3, r2
 8003600:	2200      	movs	r2, #0
 8003602:	605a      	str	r2, [r3, #4]
				break;
 8003604:	e006      	b.n	8003614 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	3301      	adds	r3, #1
 800360a:	60fb      	str	r3, [r7, #12]
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	2b07      	cmp	r3, #7
 8003610:	d9e5      	bls.n	80035de <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8003612:	bf00      	nop
 8003614:	bf00      	nop
 8003616:	3714      	adds	r7, #20
 8003618:	46bd      	mov	sp, r7
 800361a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800361e:	4770      	bx	lr
 8003620:	200009d0 	.word	0x200009d0

08003624 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003624:	b580      	push	{r7, lr}
 8003626:	b086      	sub	sp, #24
 8003628:	af00      	add	r7, sp, #0
 800362a:	60f8      	str	r0, [r7, #12]
 800362c:	60b9      	str	r1, [r7, #8]
 800362e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8003634:	f001 fdee 	bl	8005214 <vPortEnterCritical>
 8003638:	697b      	ldr	r3, [r7, #20]
 800363a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800363e:	b25b      	sxtb	r3, r3
 8003640:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003644:	d103      	bne.n	800364e <vQueueWaitForMessageRestricted+0x2a>
 8003646:	697b      	ldr	r3, [r7, #20]
 8003648:	2200      	movs	r2, #0
 800364a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800364e:	697b      	ldr	r3, [r7, #20]
 8003650:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003654:	b25b      	sxtb	r3, r3
 8003656:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800365a:	d103      	bne.n	8003664 <vQueueWaitForMessageRestricted+0x40>
 800365c:	697b      	ldr	r3, [r7, #20]
 800365e:	2200      	movs	r2, #0
 8003660:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003664:	f001 fe06 	bl	8005274 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8003668:	697b      	ldr	r3, [r7, #20]
 800366a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800366c:	2b00      	cmp	r3, #0
 800366e:	d106      	bne.n	800367e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8003670:	697b      	ldr	r3, [r7, #20]
 8003672:	3324      	adds	r3, #36	; 0x24
 8003674:	687a      	ldr	r2, [r7, #4]
 8003676:	68b9      	ldr	r1, [r7, #8]
 8003678:	4618      	mov	r0, r3
 800367a:	f000 fd5d 	bl	8004138 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800367e:	6978      	ldr	r0, [r7, #20]
 8003680:	f7ff fefb 	bl	800347a <prvUnlockQueue>
	}
 8003684:	bf00      	nop
 8003686:	3718      	adds	r7, #24
 8003688:	46bd      	mov	sp, r7
 800368a:	bd80      	pop	{r7, pc}

0800368c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800368c:	b580      	push	{r7, lr}
 800368e:	b08e      	sub	sp, #56	; 0x38
 8003690:	af04      	add	r7, sp, #16
 8003692:	60f8      	str	r0, [r7, #12]
 8003694:	60b9      	str	r1, [r7, #8]
 8003696:	607a      	str	r2, [r7, #4]
 8003698:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800369a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800369c:	2b00      	cmp	r3, #0
 800369e:	d10a      	bne.n	80036b6 <xTaskCreateStatic+0x2a>
	__asm volatile
 80036a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036a4:	f383 8811 	msr	BASEPRI, r3
 80036a8:	f3bf 8f6f 	isb	sy
 80036ac:	f3bf 8f4f 	dsb	sy
 80036b0:	623b      	str	r3, [r7, #32]
}
 80036b2:	bf00      	nop
 80036b4:	e7fe      	b.n	80036b4 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80036b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d10a      	bne.n	80036d2 <xTaskCreateStatic+0x46>
	__asm volatile
 80036bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036c0:	f383 8811 	msr	BASEPRI, r3
 80036c4:	f3bf 8f6f 	isb	sy
 80036c8:	f3bf 8f4f 	dsb	sy
 80036cc:	61fb      	str	r3, [r7, #28]
}
 80036ce:	bf00      	nop
 80036d0:	e7fe      	b.n	80036d0 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80036d2:	23c4      	movs	r3, #196	; 0xc4
 80036d4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80036d6:	693b      	ldr	r3, [r7, #16]
 80036d8:	2bc4      	cmp	r3, #196	; 0xc4
 80036da:	d00a      	beq.n	80036f2 <xTaskCreateStatic+0x66>
	__asm volatile
 80036dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036e0:	f383 8811 	msr	BASEPRI, r3
 80036e4:	f3bf 8f6f 	isb	sy
 80036e8:	f3bf 8f4f 	dsb	sy
 80036ec:	61bb      	str	r3, [r7, #24]
}
 80036ee:	bf00      	nop
 80036f0:	e7fe      	b.n	80036f0 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80036f2:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80036f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d01e      	beq.n	8003738 <xTaskCreateStatic+0xac>
 80036fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d01b      	beq.n	8003738 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003700:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003702:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003704:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003706:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003708:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800370a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800370c:	2202      	movs	r2, #2
 800370e:	f883 20bd 	strb.w	r2, [r3, #189]	; 0xbd
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8003712:	2300      	movs	r3, #0
 8003714:	9303      	str	r3, [sp, #12]
 8003716:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003718:	9302      	str	r3, [sp, #8]
 800371a:	f107 0314 	add.w	r3, r7, #20
 800371e:	9301      	str	r3, [sp, #4]
 8003720:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003722:	9300      	str	r3, [sp, #0]
 8003724:	683b      	ldr	r3, [r7, #0]
 8003726:	687a      	ldr	r2, [r7, #4]
 8003728:	68b9      	ldr	r1, [r7, #8]
 800372a:	68f8      	ldr	r0, [r7, #12]
 800372c:	f000 f850 	bl	80037d0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003730:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003732:	f000 f8f7 	bl	8003924 <prvAddNewTaskToReadyList>
 8003736:	e001      	b.n	800373c <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8003738:	2300      	movs	r3, #0
 800373a:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800373c:	697b      	ldr	r3, [r7, #20]
	}
 800373e:	4618      	mov	r0, r3
 8003740:	3728      	adds	r7, #40	; 0x28
 8003742:	46bd      	mov	sp, r7
 8003744:	bd80      	pop	{r7, pc}

08003746 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003746:	b580      	push	{r7, lr}
 8003748:	b08c      	sub	sp, #48	; 0x30
 800374a:	af04      	add	r7, sp, #16
 800374c:	60f8      	str	r0, [r7, #12]
 800374e:	60b9      	str	r1, [r7, #8]
 8003750:	603b      	str	r3, [r7, #0]
 8003752:	4613      	mov	r3, r2
 8003754:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8003756:	88fb      	ldrh	r3, [r7, #6]
 8003758:	009b      	lsls	r3, r3, #2
 800375a:	4618      	mov	r0, r3
 800375c:	f001 fe7c 	bl	8005458 <pvPortMalloc>
 8003760:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8003762:	697b      	ldr	r3, [r7, #20]
 8003764:	2b00      	cmp	r3, #0
 8003766:	d00e      	beq.n	8003786 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8003768:	20c4      	movs	r0, #196	; 0xc4
 800376a:	f001 fe75 	bl	8005458 <pvPortMalloc>
 800376e:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8003770:	69fb      	ldr	r3, [r7, #28]
 8003772:	2b00      	cmp	r3, #0
 8003774:	d003      	beq.n	800377e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003776:	69fb      	ldr	r3, [r7, #28]
 8003778:	697a      	ldr	r2, [r7, #20]
 800377a:	631a      	str	r2, [r3, #48]	; 0x30
 800377c:	e005      	b.n	800378a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800377e:	6978      	ldr	r0, [r7, #20]
 8003780:	f001 ff36 	bl	80055f0 <vPortFree>
 8003784:	e001      	b.n	800378a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003786:	2300      	movs	r3, #0
 8003788:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800378a:	69fb      	ldr	r3, [r7, #28]
 800378c:	2b00      	cmp	r3, #0
 800378e:	d017      	beq.n	80037c0 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8003790:	69fb      	ldr	r3, [r7, #28]
 8003792:	2200      	movs	r2, #0
 8003794:	f883 20bd 	strb.w	r2, [r3, #189]	; 0xbd
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003798:	88fa      	ldrh	r2, [r7, #6]
 800379a:	2300      	movs	r3, #0
 800379c:	9303      	str	r3, [sp, #12]
 800379e:	69fb      	ldr	r3, [r7, #28]
 80037a0:	9302      	str	r3, [sp, #8]
 80037a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80037a4:	9301      	str	r3, [sp, #4]
 80037a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80037a8:	9300      	str	r3, [sp, #0]
 80037aa:	683b      	ldr	r3, [r7, #0]
 80037ac:	68b9      	ldr	r1, [r7, #8]
 80037ae:	68f8      	ldr	r0, [r7, #12]
 80037b0:	f000 f80e 	bl	80037d0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80037b4:	69f8      	ldr	r0, [r7, #28]
 80037b6:	f000 f8b5 	bl	8003924 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80037ba:	2301      	movs	r3, #1
 80037bc:	61bb      	str	r3, [r7, #24]
 80037be:	e002      	b.n	80037c6 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80037c0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80037c4:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80037c6:	69bb      	ldr	r3, [r7, #24]
	}
 80037c8:	4618      	mov	r0, r3
 80037ca:	3720      	adds	r7, #32
 80037cc:	46bd      	mov	sp, r7
 80037ce:	bd80      	pop	{r7, pc}

080037d0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80037d0:	b580      	push	{r7, lr}
 80037d2:	b088      	sub	sp, #32
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	60f8      	str	r0, [r7, #12]
 80037d8:	60b9      	str	r1, [r7, #8]
 80037da:	607a      	str	r2, [r7, #4]
 80037dc:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80037de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037e0:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	009b      	lsls	r3, r3, #2
 80037e6:	461a      	mov	r2, r3
 80037e8:	21a5      	movs	r1, #165	; 0xa5
 80037ea:	f003 fa60 	bl	8006cae <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80037ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037f0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80037f8:	3b01      	subs	r3, #1
 80037fa:	009b      	lsls	r3, r3, #2
 80037fc:	4413      	add	r3, r2
 80037fe:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8003800:	69bb      	ldr	r3, [r7, #24]
 8003802:	f023 0307 	bic.w	r3, r3, #7
 8003806:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003808:	69bb      	ldr	r3, [r7, #24]
 800380a:	f003 0307 	and.w	r3, r3, #7
 800380e:	2b00      	cmp	r3, #0
 8003810:	d00a      	beq.n	8003828 <prvInitialiseNewTask+0x58>
	__asm volatile
 8003812:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003816:	f383 8811 	msr	BASEPRI, r3
 800381a:	f3bf 8f6f 	isb	sy
 800381e:	f3bf 8f4f 	dsb	sy
 8003822:	617b      	str	r3, [r7, #20]
}
 8003824:	bf00      	nop
 8003826:	e7fe      	b.n	8003826 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8003828:	68bb      	ldr	r3, [r7, #8]
 800382a:	2b00      	cmp	r3, #0
 800382c:	d01f      	beq.n	800386e <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800382e:	2300      	movs	r3, #0
 8003830:	61fb      	str	r3, [r7, #28]
 8003832:	e012      	b.n	800385a <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003834:	68ba      	ldr	r2, [r7, #8]
 8003836:	69fb      	ldr	r3, [r7, #28]
 8003838:	4413      	add	r3, r2
 800383a:	7819      	ldrb	r1, [r3, #0]
 800383c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800383e:	69fb      	ldr	r3, [r7, #28]
 8003840:	4413      	add	r3, r2
 8003842:	3334      	adds	r3, #52	; 0x34
 8003844:	460a      	mov	r2, r1
 8003846:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8003848:	68ba      	ldr	r2, [r7, #8]
 800384a:	69fb      	ldr	r3, [r7, #28]
 800384c:	4413      	add	r3, r2
 800384e:	781b      	ldrb	r3, [r3, #0]
 8003850:	2b00      	cmp	r3, #0
 8003852:	d006      	beq.n	8003862 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003854:	69fb      	ldr	r3, [r7, #28]
 8003856:	3301      	adds	r3, #1
 8003858:	61fb      	str	r3, [r7, #28]
 800385a:	69fb      	ldr	r3, [r7, #28]
 800385c:	2b0f      	cmp	r3, #15
 800385e:	d9e9      	bls.n	8003834 <prvInitialiseNewTask+0x64>
 8003860:	e000      	b.n	8003864 <prvInitialiseNewTask+0x94>
			{
				break;
 8003862:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003864:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003866:	2200      	movs	r2, #0
 8003868:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800386c:	e003      	b.n	8003876 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800386e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003870:	2200      	movs	r2, #0
 8003872:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003876:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003878:	2b37      	cmp	r3, #55	; 0x37
 800387a:	d901      	bls.n	8003880 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800387c:	2337      	movs	r3, #55	; 0x37
 800387e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003880:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003882:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003884:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003886:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003888:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800388a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800388c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800388e:	2200      	movs	r2, #0
 8003890:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003892:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003894:	3304      	adds	r3, #4
 8003896:	4618      	mov	r0, r3
 8003898:	f7fe ff9a 	bl	80027d0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800389c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800389e:	3318      	adds	r3, #24
 80038a0:	4618      	mov	r0, r3
 80038a2:	f7fe ff95 	bl	80027d0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80038a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038a8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80038aa:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80038ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038ae:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80038b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038b4:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80038b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038b8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80038ba:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif /* portCRITICAL_NESTING_IN_TCB */

	#if ( configUSE_APPLICATION_TASK_TAG == 1 )
	{
		pxNewTCB->pxTaskTag = NULL;
 80038bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038be:	2200      	movs	r2, #0
 80038c0:	655a      	str	r2, [r3, #84]	; 0x54
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80038c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038c4:	2200      	movs	r2, #0
 80038c6:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80038ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038cc:	2200      	movs	r2, #0
 80038ce:	f883 20bc 	strb.w	r2, [r3, #188]	; 0xbc
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80038d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038d4:	3358      	adds	r3, #88	; 0x58
 80038d6:	2260      	movs	r2, #96	; 0x60
 80038d8:	2100      	movs	r1, #0
 80038da:	4618      	mov	r0, r3
 80038dc:	f003 f9e7 	bl	8006cae <memset>
 80038e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038e2:	4a0d      	ldr	r2, [pc, #52]	; (8003918 <prvInitialiseNewTask+0x148>)
 80038e4:	65da      	str	r2, [r3, #92]	; 0x5c
 80038e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038e8:	4a0c      	ldr	r2, [pc, #48]	; (800391c <prvInitialiseNewTask+0x14c>)
 80038ea:	661a      	str	r2, [r3, #96]	; 0x60
 80038ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038ee:	4a0c      	ldr	r2, [pc, #48]	; (8003920 <prvInitialiseNewTask+0x150>)
 80038f0:	665a      	str	r2, [r3, #100]	; 0x64
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80038f2:	683a      	ldr	r2, [r7, #0]
 80038f4:	68f9      	ldr	r1, [r7, #12]
 80038f6:	69b8      	ldr	r0, [r7, #24]
 80038f8:	f001 fb5e 	bl	8004fb8 <pxPortInitialiseStack>
 80038fc:	4602      	mov	r2, r0
 80038fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003900:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8003902:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003904:	2b00      	cmp	r3, #0
 8003906:	d002      	beq.n	800390e <prvInitialiseNewTask+0x13e>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003908:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800390a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800390c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800390e:	bf00      	nop
 8003910:	3720      	adds	r7, #32
 8003912:	46bd      	mov	sp, r7
 8003914:	bd80      	pop	{r7, pc}
 8003916:	bf00      	nop
 8003918:	08008da8 	.word	0x08008da8
 800391c:	08008dc8 	.word	0x08008dc8
 8003920:	08008d88 	.word	0x08008d88

08003924 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003924:	b580      	push	{r7, lr}
 8003926:	b082      	sub	sp, #8
 8003928:	af00      	add	r7, sp, #0
 800392a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800392c:	f001 fc72 	bl	8005214 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003930:	4b2d      	ldr	r3, [pc, #180]	; (80039e8 <prvAddNewTaskToReadyList+0xc4>)
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	3301      	adds	r3, #1
 8003936:	4a2c      	ldr	r2, [pc, #176]	; (80039e8 <prvAddNewTaskToReadyList+0xc4>)
 8003938:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800393a:	4b2c      	ldr	r3, [pc, #176]	; (80039ec <prvAddNewTaskToReadyList+0xc8>)
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	2b00      	cmp	r3, #0
 8003940:	d109      	bne.n	8003956 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8003942:	4a2a      	ldr	r2, [pc, #168]	; (80039ec <prvAddNewTaskToReadyList+0xc8>)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003948:	4b27      	ldr	r3, [pc, #156]	; (80039e8 <prvAddNewTaskToReadyList+0xc4>)
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	2b01      	cmp	r3, #1
 800394e:	d110      	bne.n	8003972 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003950:	f000 fd44 	bl	80043dc <prvInitialiseTaskLists>
 8003954:	e00d      	b.n	8003972 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8003956:	4b26      	ldr	r3, [pc, #152]	; (80039f0 <prvAddNewTaskToReadyList+0xcc>)
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	2b00      	cmp	r3, #0
 800395c:	d109      	bne.n	8003972 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800395e:	4b23      	ldr	r3, [pc, #140]	; (80039ec <prvAddNewTaskToReadyList+0xc8>)
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003968:	429a      	cmp	r2, r3
 800396a:	d802      	bhi.n	8003972 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800396c:	4a1f      	ldr	r2, [pc, #124]	; (80039ec <prvAddNewTaskToReadyList+0xc8>)
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003972:	4b20      	ldr	r3, [pc, #128]	; (80039f4 <prvAddNewTaskToReadyList+0xd0>)
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	3301      	adds	r3, #1
 8003978:	4a1e      	ldr	r2, [pc, #120]	; (80039f4 <prvAddNewTaskToReadyList+0xd0>)
 800397a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800397c:	4b1d      	ldr	r3, [pc, #116]	; (80039f4 <prvAddNewTaskToReadyList+0xd0>)
 800397e:	681a      	ldr	r2, [r3, #0]
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003988:	4b1b      	ldr	r3, [pc, #108]	; (80039f8 <prvAddNewTaskToReadyList+0xd4>)
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	429a      	cmp	r2, r3
 800398e:	d903      	bls.n	8003998 <prvAddNewTaskToReadyList+0x74>
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003994:	4a18      	ldr	r2, [pc, #96]	; (80039f8 <prvAddNewTaskToReadyList+0xd4>)
 8003996:	6013      	str	r3, [r2, #0]
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800399c:	4613      	mov	r3, r2
 800399e:	009b      	lsls	r3, r3, #2
 80039a0:	4413      	add	r3, r2
 80039a2:	009b      	lsls	r3, r3, #2
 80039a4:	4a15      	ldr	r2, [pc, #84]	; (80039fc <prvAddNewTaskToReadyList+0xd8>)
 80039a6:	441a      	add	r2, r3
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	3304      	adds	r3, #4
 80039ac:	4619      	mov	r1, r3
 80039ae:	4610      	mov	r0, r2
 80039b0:	f7fe ff1b 	bl	80027ea <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80039b4:	f001 fc5e 	bl	8005274 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80039b8:	4b0d      	ldr	r3, [pc, #52]	; (80039f0 <prvAddNewTaskToReadyList+0xcc>)
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d00e      	beq.n	80039de <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80039c0:	4b0a      	ldr	r3, [pc, #40]	; (80039ec <prvAddNewTaskToReadyList+0xc8>)
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039ca:	429a      	cmp	r2, r3
 80039cc:	d207      	bcs.n	80039de <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80039ce:	4b0c      	ldr	r3, [pc, #48]	; (8003a00 <prvAddNewTaskToReadyList+0xdc>)
 80039d0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80039d4:	601a      	str	r2, [r3, #0]
 80039d6:	f3bf 8f4f 	dsb	sy
 80039da:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80039de:	bf00      	nop
 80039e0:	3708      	adds	r7, #8
 80039e2:	46bd      	mov	sp, r7
 80039e4:	bd80      	pop	{r7, pc}
 80039e6:	bf00      	nop
 80039e8:	20000ee8 	.word	0x20000ee8
 80039ec:	20000a10 	.word	0x20000a10
 80039f0:	20000ef4 	.word	0x20000ef4
 80039f4:	20000f04 	.word	0x20000f04
 80039f8:	20000ef0 	.word	0x20000ef0
 80039fc:	20000a14 	.word	0x20000a14
 8003a00:	e000ed04 	.word	0xe000ed04

08003a04 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 8003a04:	b580      	push	{r7, lr}
 8003a06:	b084      	sub	sp, #16
 8003a08:	af00      	add	r7, sp, #0
 8003a0a:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8003a0c:	f001 fc02 	bl	8005214 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d102      	bne.n	8003a1c <vTaskDelete+0x18>
 8003a16:	4b2c      	ldr	r3, [pc, #176]	; (8003ac8 <vTaskDelete+0xc4>)
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	e000      	b.n	8003a1e <vTaskDelete+0x1a>
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	3304      	adds	r3, #4
 8003a24:	4618      	mov	r0, r3
 8003a26:	f7fe ff3d 	bl	80028a4 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d004      	beq.n	8003a3c <vTaskDelete+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	3318      	adds	r3, #24
 8003a36:	4618      	mov	r0, r3
 8003a38:	f7fe ff34 	bl	80028a4 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 8003a3c:	4b23      	ldr	r3, [pc, #140]	; (8003acc <vTaskDelete+0xc8>)
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	3301      	adds	r3, #1
 8003a42:	4a22      	ldr	r2, [pc, #136]	; (8003acc <vTaskDelete+0xc8>)
 8003a44:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 8003a46:	4b20      	ldr	r3, [pc, #128]	; (8003ac8 <vTaskDelete+0xc4>)
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	68fa      	ldr	r2, [r7, #12]
 8003a4c:	429a      	cmp	r2, r3
 8003a4e:	d10b      	bne.n	8003a68 <vTaskDelete+0x64>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	3304      	adds	r3, #4
 8003a54:	4619      	mov	r1, r3
 8003a56:	481e      	ldr	r0, [pc, #120]	; (8003ad0 <vTaskDelete+0xcc>)
 8003a58:	f7fe fec7 	bl	80027ea <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 8003a5c:	4b1d      	ldr	r3, [pc, #116]	; (8003ad4 <vTaskDelete+0xd0>)
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	3301      	adds	r3, #1
 8003a62:	4a1c      	ldr	r2, [pc, #112]	; (8003ad4 <vTaskDelete+0xd0>)
 8003a64:	6013      	str	r3, [r2, #0]
 8003a66:	e009      	b.n	8003a7c <vTaskDelete+0x78>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 8003a68:	4b1b      	ldr	r3, [pc, #108]	; (8003ad8 <vTaskDelete+0xd4>)
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	3b01      	subs	r3, #1
 8003a6e:	4a1a      	ldr	r2, [pc, #104]	; (8003ad8 <vTaskDelete+0xd4>)
 8003a70:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 8003a72:	68f8      	ldr	r0, [r7, #12]
 8003a74:	f000 fd20 	bl	80044b8 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 8003a78:	f000 fd52 	bl	8004520 <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 8003a7c:	f001 fbfa 	bl	8005274 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 8003a80:	4b16      	ldr	r3, [pc, #88]	; (8003adc <vTaskDelete+0xd8>)
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d01b      	beq.n	8003ac0 <vTaskDelete+0xbc>
		{
			if( pxTCB == pxCurrentTCB )
 8003a88:	4b0f      	ldr	r3, [pc, #60]	; (8003ac8 <vTaskDelete+0xc4>)
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	68fa      	ldr	r2, [r7, #12]
 8003a8e:	429a      	cmp	r2, r3
 8003a90:	d116      	bne.n	8003ac0 <vTaskDelete+0xbc>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 8003a92:	4b13      	ldr	r3, [pc, #76]	; (8003ae0 <vTaskDelete+0xdc>)
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d00a      	beq.n	8003ab0 <vTaskDelete+0xac>
	__asm volatile
 8003a9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a9e:	f383 8811 	msr	BASEPRI, r3
 8003aa2:	f3bf 8f6f 	isb	sy
 8003aa6:	f3bf 8f4f 	dsb	sy
 8003aaa:	60bb      	str	r3, [r7, #8]
}
 8003aac:	bf00      	nop
 8003aae:	e7fe      	b.n	8003aae <vTaskDelete+0xaa>
				portYIELD_WITHIN_API();
 8003ab0:	4b0c      	ldr	r3, [pc, #48]	; (8003ae4 <vTaskDelete+0xe0>)
 8003ab2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003ab6:	601a      	str	r2, [r3, #0]
 8003ab8:	f3bf 8f4f 	dsb	sy
 8003abc:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8003ac0:	bf00      	nop
 8003ac2:	3710      	adds	r7, #16
 8003ac4:	46bd      	mov	sp, r7
 8003ac6:	bd80      	pop	{r7, pc}
 8003ac8:	20000a10 	.word	0x20000a10
 8003acc:	20000f04 	.word	0x20000f04
 8003ad0:	20000eb8 	.word	0x20000eb8
 8003ad4:	20000ecc 	.word	0x20000ecc
 8003ad8:	20000ee8 	.word	0x20000ee8
 8003adc:	20000ef4 	.word	0x20000ef4
 8003ae0:	20000f10 	.word	0x20000f10
 8003ae4:	e000ed04 	.word	0xe000ed04

08003ae8 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	b084      	sub	sp, #16
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8003af0:	f001 fb90 	bl	8005214 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d102      	bne.n	8003b00 <vTaskSuspend+0x18>
 8003afa:	4b30      	ldr	r3, [pc, #192]	; (8003bbc <vTaskSuspend+0xd4>)
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	e000      	b.n	8003b02 <vTaskSuspend+0x1a>
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	3304      	adds	r3, #4
 8003b08:	4618      	mov	r0, r3
 8003b0a:	f7fe fecb 	bl	80028a4 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d004      	beq.n	8003b20 <vTaskSuspend+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	3318      	adds	r3, #24
 8003b1a:	4618      	mov	r0, r3
 8003b1c:	f7fe fec2 	bl	80028a4 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	3304      	adds	r3, #4
 8003b24:	4619      	mov	r1, r3
 8003b26:	4826      	ldr	r0, [pc, #152]	; (8003bc0 <vTaskSuspend+0xd8>)
 8003b28:	f7fe fe5f 	bl	80027ea <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	f893 30bc 	ldrb.w	r3, [r3, #188]	; 0xbc
 8003b32:	b2db      	uxtb	r3, r3
 8003b34:	2b01      	cmp	r3, #1
 8003b36:	d103      	bne.n	8003b40 <vTaskSuspend+0x58>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	2200      	movs	r2, #0
 8003b3c:	f883 20bc 	strb.w	r2, [r3, #188]	; 0xbc
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 8003b40:	f001 fb98 	bl	8005274 <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 8003b44:	4b1f      	ldr	r3, [pc, #124]	; (8003bc4 <vTaskSuspend+0xdc>)
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d005      	beq.n	8003b58 <vTaskSuspend+0x70>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 8003b4c:	f001 fb62 	bl	8005214 <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 8003b50:	f000 fce6 	bl	8004520 <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 8003b54:	f001 fb8e 	bl	8005274 <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 8003b58:	4b18      	ldr	r3, [pc, #96]	; (8003bbc <vTaskSuspend+0xd4>)
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	68fa      	ldr	r2, [r7, #12]
 8003b5e:	429a      	cmp	r2, r3
 8003b60:	d127      	bne.n	8003bb2 <vTaskSuspend+0xca>
		{
			if( xSchedulerRunning != pdFALSE )
 8003b62:	4b18      	ldr	r3, [pc, #96]	; (8003bc4 <vTaskSuspend+0xdc>)
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d017      	beq.n	8003b9a <vTaskSuspend+0xb2>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 8003b6a:	4b17      	ldr	r3, [pc, #92]	; (8003bc8 <vTaskSuspend+0xe0>)
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d00a      	beq.n	8003b88 <vTaskSuspend+0xa0>
	__asm volatile
 8003b72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b76:	f383 8811 	msr	BASEPRI, r3
 8003b7a:	f3bf 8f6f 	isb	sy
 8003b7e:	f3bf 8f4f 	dsb	sy
 8003b82:	60bb      	str	r3, [r7, #8]
}
 8003b84:	bf00      	nop
 8003b86:	e7fe      	b.n	8003b86 <vTaskSuspend+0x9e>
				portYIELD_WITHIN_API();
 8003b88:	4b10      	ldr	r3, [pc, #64]	; (8003bcc <vTaskSuspend+0xe4>)
 8003b8a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003b8e:	601a      	str	r2, [r3, #0]
 8003b90:	f3bf 8f4f 	dsb	sy
 8003b94:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003b98:	e00b      	b.n	8003bb2 <vTaskSuspend+0xca>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 8003b9a:	4b09      	ldr	r3, [pc, #36]	; (8003bc0 <vTaskSuspend+0xd8>)
 8003b9c:	681a      	ldr	r2, [r3, #0]
 8003b9e:	4b0c      	ldr	r3, [pc, #48]	; (8003bd0 <vTaskSuspend+0xe8>)
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	429a      	cmp	r2, r3
 8003ba4:	d103      	bne.n	8003bae <vTaskSuspend+0xc6>
					pxCurrentTCB = NULL;
 8003ba6:	4b05      	ldr	r3, [pc, #20]	; (8003bbc <vTaskSuspend+0xd4>)
 8003ba8:	2200      	movs	r2, #0
 8003baa:	601a      	str	r2, [r3, #0]
	}
 8003bac:	e001      	b.n	8003bb2 <vTaskSuspend+0xca>
					vTaskSwitchContext();
 8003bae:	f000 fa2d 	bl	800400c <vTaskSwitchContext>
	}
 8003bb2:	bf00      	nop
 8003bb4:	3710      	adds	r7, #16
 8003bb6:	46bd      	mov	sp, r7
 8003bb8:	bd80      	pop	{r7, pc}
 8003bba:	bf00      	nop
 8003bbc:	20000a10 	.word	0x20000a10
 8003bc0:	20000ed0 	.word	0x20000ed0
 8003bc4:	20000ef4 	.word	0x20000ef4
 8003bc8:	20000f10 	.word	0x20000f10
 8003bcc:	e000ed04 	.word	0xe000ed04
 8003bd0:	20000ee8 	.word	0x20000ee8

08003bd4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003bd4:	b580      	push	{r7, lr}
 8003bd6:	b08a      	sub	sp, #40	; 0x28
 8003bd8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8003bda:	2300      	movs	r3, #0
 8003bdc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8003bde:	2300      	movs	r3, #0
 8003be0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003be2:	463a      	mov	r2, r7
 8003be4:	1d39      	adds	r1, r7, #4
 8003be6:	f107 0308 	add.w	r3, r7, #8
 8003bea:	4618      	mov	r0, r3
 8003bec:	f7fe fd9c 	bl	8002728 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003bf0:	6839      	ldr	r1, [r7, #0]
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	68ba      	ldr	r2, [r7, #8]
 8003bf6:	9202      	str	r2, [sp, #8]
 8003bf8:	9301      	str	r3, [sp, #4]
 8003bfa:	2300      	movs	r3, #0
 8003bfc:	9300      	str	r3, [sp, #0]
 8003bfe:	2300      	movs	r3, #0
 8003c00:	460a      	mov	r2, r1
 8003c02:	4924      	ldr	r1, [pc, #144]	; (8003c94 <vTaskStartScheduler+0xc0>)
 8003c04:	4824      	ldr	r0, [pc, #144]	; (8003c98 <vTaskStartScheduler+0xc4>)
 8003c06:	f7ff fd41 	bl	800368c <xTaskCreateStatic>
 8003c0a:	4603      	mov	r3, r0
 8003c0c:	4a23      	ldr	r2, [pc, #140]	; (8003c9c <vTaskStartScheduler+0xc8>)
 8003c0e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003c10:	4b22      	ldr	r3, [pc, #136]	; (8003c9c <vTaskStartScheduler+0xc8>)
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d002      	beq.n	8003c1e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8003c18:	2301      	movs	r3, #1
 8003c1a:	617b      	str	r3, [r7, #20]
 8003c1c:	e001      	b.n	8003c22 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8003c1e:	2300      	movs	r3, #0
 8003c20:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8003c22:	697b      	ldr	r3, [r7, #20]
 8003c24:	2b01      	cmp	r3, #1
 8003c26:	d102      	bne.n	8003c2e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8003c28:	f000 fe78 	bl	800491c <xTimerCreateTimerTask>
 8003c2c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003c2e:	697b      	ldr	r3, [r7, #20]
 8003c30:	2b01      	cmp	r3, #1
 8003c32:	d11b      	bne.n	8003c6c <vTaskStartScheduler+0x98>
	__asm volatile
 8003c34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c38:	f383 8811 	msr	BASEPRI, r3
 8003c3c:	f3bf 8f6f 	isb	sy
 8003c40:	f3bf 8f4f 	dsb	sy
 8003c44:	613b      	str	r3, [r7, #16]
}
 8003c46:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8003c48:	4b15      	ldr	r3, [pc, #84]	; (8003ca0 <vTaskStartScheduler+0xcc>)
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	3358      	adds	r3, #88	; 0x58
 8003c4e:	4a15      	ldr	r2, [pc, #84]	; (8003ca4 <vTaskStartScheduler+0xd0>)
 8003c50:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003c52:	4b15      	ldr	r3, [pc, #84]	; (8003ca8 <vTaskStartScheduler+0xd4>)
 8003c54:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003c58:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003c5a:	4b14      	ldr	r3, [pc, #80]	; (8003cac <vTaskStartScheduler+0xd8>)
 8003c5c:	2201      	movs	r2, #1
 8003c5e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003c60:	4b13      	ldr	r3, [pc, #76]	; (8003cb0 <vTaskStartScheduler+0xdc>)
 8003c62:	2200      	movs	r2, #0
 8003c64:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003c66:	f001 fa33 	bl	80050d0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003c6a:	e00e      	b.n	8003c8a <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003c6c:	697b      	ldr	r3, [r7, #20]
 8003c6e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003c72:	d10a      	bne.n	8003c8a <vTaskStartScheduler+0xb6>
	__asm volatile
 8003c74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c78:	f383 8811 	msr	BASEPRI, r3
 8003c7c:	f3bf 8f6f 	isb	sy
 8003c80:	f3bf 8f4f 	dsb	sy
 8003c84:	60fb      	str	r3, [r7, #12]
}
 8003c86:	bf00      	nop
 8003c88:	e7fe      	b.n	8003c88 <vTaskStartScheduler+0xb4>
}
 8003c8a:	bf00      	nop
 8003c8c:	3718      	adds	r7, #24
 8003c8e:	46bd      	mov	sp, r7
 8003c90:	bd80      	pop	{r7, pc}
 8003c92:	bf00      	nop
 8003c94:	08008d24 	.word	0x08008d24
 8003c98:	080043ad 	.word	0x080043ad
 8003c9c:	20000f0c 	.word	0x20000f0c
 8003ca0:	20000a10 	.word	0x20000a10
 8003ca4:	20000018 	.word	0x20000018
 8003ca8:	20000f08 	.word	0x20000f08
 8003cac:	20000ef4 	.word	0x20000ef4
 8003cb0:	20000eec 	.word	0x20000eec

08003cb4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003cb4:	b480      	push	{r7}
 8003cb6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8003cb8:	4b04      	ldr	r3, [pc, #16]	; (8003ccc <vTaskSuspendAll+0x18>)
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	3301      	adds	r3, #1
 8003cbe:	4a03      	ldr	r2, [pc, #12]	; (8003ccc <vTaskSuspendAll+0x18>)
 8003cc0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8003cc2:	bf00      	nop
 8003cc4:	46bd      	mov	sp, r7
 8003cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cca:	4770      	bx	lr
 8003ccc:	20000f10 	.word	0x20000f10

08003cd0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003cd0:	b580      	push	{r7, lr}
 8003cd2:	b084      	sub	sp, #16
 8003cd4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8003cd6:	2300      	movs	r3, #0
 8003cd8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003cda:	2300      	movs	r3, #0
 8003cdc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003cde:	4b42      	ldr	r3, [pc, #264]	; (8003de8 <xTaskResumeAll+0x118>)
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d10a      	bne.n	8003cfc <xTaskResumeAll+0x2c>
	__asm volatile
 8003ce6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003cea:	f383 8811 	msr	BASEPRI, r3
 8003cee:	f3bf 8f6f 	isb	sy
 8003cf2:	f3bf 8f4f 	dsb	sy
 8003cf6:	603b      	str	r3, [r7, #0]
}
 8003cf8:	bf00      	nop
 8003cfa:	e7fe      	b.n	8003cfa <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003cfc:	f001 fa8a 	bl	8005214 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003d00:	4b39      	ldr	r3, [pc, #228]	; (8003de8 <xTaskResumeAll+0x118>)
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	3b01      	subs	r3, #1
 8003d06:	4a38      	ldr	r2, [pc, #224]	; (8003de8 <xTaskResumeAll+0x118>)
 8003d08:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003d0a:	4b37      	ldr	r3, [pc, #220]	; (8003de8 <xTaskResumeAll+0x118>)
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d162      	bne.n	8003dd8 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003d12:	4b36      	ldr	r3, [pc, #216]	; (8003dec <xTaskResumeAll+0x11c>)
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d05e      	beq.n	8003dd8 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003d1a:	e02f      	b.n	8003d7c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003d1c:	4b34      	ldr	r3, [pc, #208]	; (8003df0 <xTaskResumeAll+0x120>)
 8003d1e:	68db      	ldr	r3, [r3, #12]
 8003d20:	68db      	ldr	r3, [r3, #12]
 8003d22:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	3318      	adds	r3, #24
 8003d28:	4618      	mov	r0, r3
 8003d2a:	f7fe fdbb 	bl	80028a4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	3304      	adds	r3, #4
 8003d32:	4618      	mov	r0, r3
 8003d34:	f7fe fdb6 	bl	80028a4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d3c:	4b2d      	ldr	r3, [pc, #180]	; (8003df4 <xTaskResumeAll+0x124>)
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	429a      	cmp	r2, r3
 8003d42:	d903      	bls.n	8003d4c <xTaskResumeAll+0x7c>
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d48:	4a2a      	ldr	r2, [pc, #168]	; (8003df4 <xTaskResumeAll+0x124>)
 8003d4a:	6013      	str	r3, [r2, #0]
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d50:	4613      	mov	r3, r2
 8003d52:	009b      	lsls	r3, r3, #2
 8003d54:	4413      	add	r3, r2
 8003d56:	009b      	lsls	r3, r3, #2
 8003d58:	4a27      	ldr	r2, [pc, #156]	; (8003df8 <xTaskResumeAll+0x128>)
 8003d5a:	441a      	add	r2, r3
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	3304      	adds	r3, #4
 8003d60:	4619      	mov	r1, r3
 8003d62:	4610      	mov	r0, r2
 8003d64:	f7fe fd41 	bl	80027ea <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d6c:	4b23      	ldr	r3, [pc, #140]	; (8003dfc <xTaskResumeAll+0x12c>)
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d72:	429a      	cmp	r2, r3
 8003d74:	d302      	bcc.n	8003d7c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8003d76:	4b22      	ldr	r3, [pc, #136]	; (8003e00 <xTaskResumeAll+0x130>)
 8003d78:	2201      	movs	r2, #1
 8003d7a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003d7c:	4b1c      	ldr	r3, [pc, #112]	; (8003df0 <xTaskResumeAll+0x120>)
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d1cb      	bne.n	8003d1c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d001      	beq.n	8003d8e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003d8a:	f000 fbc9 	bl	8004520 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003d8e:	4b1d      	ldr	r3, [pc, #116]	; (8003e04 <xTaskResumeAll+0x134>)
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d010      	beq.n	8003dbc <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003d9a:	f000 f847 	bl	8003e2c <xTaskIncrementTick>
 8003d9e:	4603      	mov	r3, r0
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d002      	beq.n	8003daa <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8003da4:	4b16      	ldr	r3, [pc, #88]	; (8003e00 <xTaskResumeAll+0x130>)
 8003da6:	2201      	movs	r2, #1
 8003da8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	3b01      	subs	r3, #1
 8003dae:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d1f1      	bne.n	8003d9a <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8003db6:	4b13      	ldr	r3, [pc, #76]	; (8003e04 <xTaskResumeAll+0x134>)
 8003db8:	2200      	movs	r2, #0
 8003dba:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003dbc:	4b10      	ldr	r3, [pc, #64]	; (8003e00 <xTaskResumeAll+0x130>)
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d009      	beq.n	8003dd8 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003dc4:	2301      	movs	r3, #1
 8003dc6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003dc8:	4b0f      	ldr	r3, [pc, #60]	; (8003e08 <xTaskResumeAll+0x138>)
 8003dca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003dce:	601a      	str	r2, [r3, #0]
 8003dd0:	f3bf 8f4f 	dsb	sy
 8003dd4:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003dd8:	f001 fa4c 	bl	8005274 <vPortExitCritical>

	return xAlreadyYielded;
 8003ddc:	68bb      	ldr	r3, [r7, #8]
}
 8003dde:	4618      	mov	r0, r3
 8003de0:	3710      	adds	r7, #16
 8003de2:	46bd      	mov	sp, r7
 8003de4:	bd80      	pop	{r7, pc}
 8003de6:	bf00      	nop
 8003de8:	20000f10 	.word	0x20000f10
 8003dec:	20000ee8 	.word	0x20000ee8
 8003df0:	20000ea4 	.word	0x20000ea4
 8003df4:	20000ef0 	.word	0x20000ef0
 8003df8:	20000a14 	.word	0x20000a14
 8003dfc:	20000a10 	.word	0x20000a10
 8003e00:	20000efc 	.word	0x20000efc
 8003e04:	20000ef8 	.word	0x20000ef8
 8003e08:	e000ed04 	.word	0xe000ed04

08003e0c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8003e0c:	b480      	push	{r7}
 8003e0e:	b083      	sub	sp, #12
 8003e10:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8003e12:	4b05      	ldr	r3, [pc, #20]	; (8003e28 <xTaskGetTickCount+0x1c>)
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8003e18:	687b      	ldr	r3, [r7, #4]
}
 8003e1a:	4618      	mov	r0, r3
 8003e1c:	370c      	adds	r7, #12
 8003e1e:	46bd      	mov	sp, r7
 8003e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e24:	4770      	bx	lr
 8003e26:	bf00      	nop
 8003e28:	20000eec 	.word	0x20000eec

08003e2c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003e2c:	b580      	push	{r7, lr}
 8003e2e:	b086      	sub	sp, #24
 8003e30:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8003e32:	2300      	movs	r3, #0
 8003e34:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003e36:	4b4f      	ldr	r3, [pc, #316]	; (8003f74 <xTaskIncrementTick+0x148>)
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	f040 808f 	bne.w	8003f5e <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003e40:	4b4d      	ldr	r3, [pc, #308]	; (8003f78 <xTaskIncrementTick+0x14c>)
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	3301      	adds	r3, #1
 8003e46:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003e48:	4a4b      	ldr	r2, [pc, #300]	; (8003f78 <xTaskIncrementTick+0x14c>)
 8003e4a:	693b      	ldr	r3, [r7, #16]
 8003e4c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003e4e:	693b      	ldr	r3, [r7, #16]
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d120      	bne.n	8003e96 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8003e54:	4b49      	ldr	r3, [pc, #292]	; (8003f7c <xTaskIncrementTick+0x150>)
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d00a      	beq.n	8003e74 <xTaskIncrementTick+0x48>
	__asm volatile
 8003e5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e62:	f383 8811 	msr	BASEPRI, r3
 8003e66:	f3bf 8f6f 	isb	sy
 8003e6a:	f3bf 8f4f 	dsb	sy
 8003e6e:	603b      	str	r3, [r7, #0]
}
 8003e70:	bf00      	nop
 8003e72:	e7fe      	b.n	8003e72 <xTaskIncrementTick+0x46>
 8003e74:	4b41      	ldr	r3, [pc, #260]	; (8003f7c <xTaskIncrementTick+0x150>)
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	60fb      	str	r3, [r7, #12]
 8003e7a:	4b41      	ldr	r3, [pc, #260]	; (8003f80 <xTaskIncrementTick+0x154>)
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	4a3f      	ldr	r2, [pc, #252]	; (8003f7c <xTaskIncrementTick+0x150>)
 8003e80:	6013      	str	r3, [r2, #0]
 8003e82:	4a3f      	ldr	r2, [pc, #252]	; (8003f80 <xTaskIncrementTick+0x154>)
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	6013      	str	r3, [r2, #0]
 8003e88:	4b3e      	ldr	r3, [pc, #248]	; (8003f84 <xTaskIncrementTick+0x158>)
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	3301      	adds	r3, #1
 8003e8e:	4a3d      	ldr	r2, [pc, #244]	; (8003f84 <xTaskIncrementTick+0x158>)
 8003e90:	6013      	str	r3, [r2, #0]
 8003e92:	f000 fb45 	bl	8004520 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003e96:	4b3c      	ldr	r3, [pc, #240]	; (8003f88 <xTaskIncrementTick+0x15c>)
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	693a      	ldr	r2, [r7, #16]
 8003e9c:	429a      	cmp	r2, r3
 8003e9e:	d349      	bcc.n	8003f34 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003ea0:	4b36      	ldr	r3, [pc, #216]	; (8003f7c <xTaskIncrementTick+0x150>)
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d104      	bne.n	8003eb4 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003eaa:	4b37      	ldr	r3, [pc, #220]	; (8003f88 <xTaskIncrementTick+0x15c>)
 8003eac:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003eb0:	601a      	str	r2, [r3, #0]
					break;
 8003eb2:	e03f      	b.n	8003f34 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003eb4:	4b31      	ldr	r3, [pc, #196]	; (8003f7c <xTaskIncrementTick+0x150>)
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	68db      	ldr	r3, [r3, #12]
 8003eba:	68db      	ldr	r3, [r3, #12]
 8003ebc:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003ebe:	68bb      	ldr	r3, [r7, #8]
 8003ec0:	685b      	ldr	r3, [r3, #4]
 8003ec2:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003ec4:	693a      	ldr	r2, [r7, #16]
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	429a      	cmp	r2, r3
 8003eca:	d203      	bcs.n	8003ed4 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003ecc:	4a2e      	ldr	r2, [pc, #184]	; (8003f88 <xTaskIncrementTick+0x15c>)
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003ed2:	e02f      	b.n	8003f34 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003ed4:	68bb      	ldr	r3, [r7, #8]
 8003ed6:	3304      	adds	r3, #4
 8003ed8:	4618      	mov	r0, r3
 8003eda:	f7fe fce3 	bl	80028a4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003ede:	68bb      	ldr	r3, [r7, #8]
 8003ee0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d004      	beq.n	8003ef0 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003ee6:	68bb      	ldr	r3, [r7, #8]
 8003ee8:	3318      	adds	r3, #24
 8003eea:	4618      	mov	r0, r3
 8003eec:	f7fe fcda 	bl	80028a4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003ef0:	68bb      	ldr	r3, [r7, #8]
 8003ef2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ef4:	4b25      	ldr	r3, [pc, #148]	; (8003f8c <xTaskIncrementTick+0x160>)
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	429a      	cmp	r2, r3
 8003efa:	d903      	bls.n	8003f04 <xTaskIncrementTick+0xd8>
 8003efc:	68bb      	ldr	r3, [r7, #8]
 8003efe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f00:	4a22      	ldr	r2, [pc, #136]	; (8003f8c <xTaskIncrementTick+0x160>)
 8003f02:	6013      	str	r3, [r2, #0]
 8003f04:	68bb      	ldr	r3, [r7, #8]
 8003f06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f08:	4613      	mov	r3, r2
 8003f0a:	009b      	lsls	r3, r3, #2
 8003f0c:	4413      	add	r3, r2
 8003f0e:	009b      	lsls	r3, r3, #2
 8003f10:	4a1f      	ldr	r2, [pc, #124]	; (8003f90 <xTaskIncrementTick+0x164>)
 8003f12:	441a      	add	r2, r3
 8003f14:	68bb      	ldr	r3, [r7, #8]
 8003f16:	3304      	adds	r3, #4
 8003f18:	4619      	mov	r1, r3
 8003f1a:	4610      	mov	r0, r2
 8003f1c:	f7fe fc65 	bl	80027ea <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003f20:	68bb      	ldr	r3, [r7, #8]
 8003f22:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f24:	4b1b      	ldr	r3, [pc, #108]	; (8003f94 <xTaskIncrementTick+0x168>)
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f2a:	429a      	cmp	r2, r3
 8003f2c:	d3b8      	bcc.n	8003ea0 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8003f2e:	2301      	movs	r3, #1
 8003f30:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003f32:	e7b5      	b.n	8003ea0 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003f34:	4b17      	ldr	r3, [pc, #92]	; (8003f94 <xTaskIncrementTick+0x168>)
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f3a:	4915      	ldr	r1, [pc, #84]	; (8003f90 <xTaskIncrementTick+0x164>)
 8003f3c:	4613      	mov	r3, r2
 8003f3e:	009b      	lsls	r3, r3, #2
 8003f40:	4413      	add	r3, r2
 8003f42:	009b      	lsls	r3, r3, #2
 8003f44:	440b      	add	r3, r1
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	2b01      	cmp	r3, #1
 8003f4a:	d901      	bls.n	8003f50 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8003f4c:	2301      	movs	r3, #1
 8003f4e:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8003f50:	4b11      	ldr	r3, [pc, #68]	; (8003f98 <xTaskIncrementTick+0x16c>)
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d007      	beq.n	8003f68 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8003f58:	2301      	movs	r3, #1
 8003f5a:	617b      	str	r3, [r7, #20]
 8003f5c:	e004      	b.n	8003f68 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8003f5e:	4b0f      	ldr	r3, [pc, #60]	; (8003f9c <xTaskIncrementTick+0x170>)
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	3301      	adds	r3, #1
 8003f64:	4a0d      	ldr	r2, [pc, #52]	; (8003f9c <xTaskIncrementTick+0x170>)
 8003f66:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8003f68:	697b      	ldr	r3, [r7, #20]
}
 8003f6a:	4618      	mov	r0, r3
 8003f6c:	3718      	adds	r7, #24
 8003f6e:	46bd      	mov	sp, r7
 8003f70:	bd80      	pop	{r7, pc}
 8003f72:	bf00      	nop
 8003f74:	20000f10 	.word	0x20000f10
 8003f78:	20000eec 	.word	0x20000eec
 8003f7c:	20000e9c 	.word	0x20000e9c
 8003f80:	20000ea0 	.word	0x20000ea0
 8003f84:	20000f00 	.word	0x20000f00
 8003f88:	20000f08 	.word	0x20000f08
 8003f8c:	20000ef0 	.word	0x20000ef0
 8003f90:	20000a14 	.word	0x20000a14
 8003f94:	20000a10 	.word	0x20000a10
 8003f98:	20000efc 	.word	0x20000efc
 8003f9c:	20000ef8 	.word	0x20000ef8

08003fa0 <vTaskSetApplicationTaskTag>:
/*-----------------------------------------------------------*/

#if ( configUSE_APPLICATION_TASK_TAG == 1 )

	void vTaskSetApplicationTaskTag( TaskHandle_t xTask, TaskHookFunction_t pxHookFunction )
	{
 8003fa0:	b580      	push	{r7, lr}
 8003fa2:	b084      	sub	sp, #16
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	6078      	str	r0, [r7, #4]
 8003fa8:	6039      	str	r1, [r7, #0]
	TCB_t *xTCB;

		/* If xTask is NULL then it is the task hook of the calling task that is
		getting set. */
		if( xTask == NULL )
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d103      	bne.n	8003fb8 <vTaskSetApplicationTaskTag+0x18>
		{
			xTCB = ( TCB_t * ) pxCurrentTCB;
 8003fb0:	4b08      	ldr	r3, [pc, #32]	; (8003fd4 <vTaskSetApplicationTaskTag+0x34>)
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	60fb      	str	r3, [r7, #12]
 8003fb6:	e001      	b.n	8003fbc <vTaskSetApplicationTaskTag+0x1c>
		}
		else
		{
			xTCB = xTask;
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	60fb      	str	r3, [r7, #12]
		}

		/* Save the hook function in the TCB.  A critical section is required as
		the value can be accessed from an interrupt. */
		taskENTER_CRITICAL();
 8003fbc:	f001 f92a 	bl	8005214 <vPortEnterCritical>
		{
			xTCB->pxTaskTag = pxHookFunction;
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	683a      	ldr	r2, [r7, #0]
 8003fc4:	655a      	str	r2, [r3, #84]	; 0x54
		}
		taskEXIT_CRITICAL();
 8003fc6:	f001 f955 	bl	8005274 <vPortExitCritical>
	}
 8003fca:	bf00      	nop
 8003fcc:	3710      	adds	r7, #16
 8003fce:	46bd      	mov	sp, r7
 8003fd0:	bd80      	pop	{r7, pc}
 8003fd2:	bf00      	nop
 8003fd4:	20000a10 	.word	0x20000a10

08003fd8 <xTaskGetApplicationTaskTag>:
/*-----------------------------------------------------------*/

#if ( configUSE_APPLICATION_TASK_TAG == 1 )

	TaskHookFunction_t xTaskGetApplicationTaskTag( TaskHandle_t xTask )
	{
 8003fd8:	b580      	push	{r7, lr}
 8003fda:	b084      	sub	sp, #16
 8003fdc:	af00      	add	r7, sp, #0
 8003fde:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;
	TaskHookFunction_t xReturn;

		/* If xTask is NULL then set the calling task's hook. */
		pxTCB = prvGetTCBFromHandle( xTask );
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d102      	bne.n	8003fec <xTaskGetApplicationTaskTag+0x14>
 8003fe6:	4b08      	ldr	r3, [pc, #32]	; (8004008 <xTaskGetApplicationTaskTag+0x30>)
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	e000      	b.n	8003fee <xTaskGetApplicationTaskTag+0x16>
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	60fb      	str	r3, [r7, #12]

		/* Save the hook function in the TCB.  A critical section is required as
		the value can be accessed from an interrupt. */
		taskENTER_CRITICAL();
 8003ff0:	f001 f910 	bl	8005214 <vPortEnterCritical>
		{
			xReturn = pxTCB->pxTaskTag;
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ff8:	60bb      	str	r3, [r7, #8]
		}
		taskEXIT_CRITICAL();
 8003ffa:	f001 f93b 	bl	8005274 <vPortExitCritical>

		return xReturn;
 8003ffe:	68bb      	ldr	r3, [r7, #8]
	}
 8004000:	4618      	mov	r0, r3
 8004002:	3710      	adds	r7, #16
 8004004:	46bd      	mov	sp, r7
 8004006:	bd80      	pop	{r7, pc}
 8004008:	20000a10 	.word	0x20000a10

0800400c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800400c:	b480      	push	{r7}
 800400e:	b085      	sub	sp, #20
 8004010:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004012:	4b30      	ldr	r3, [pc, #192]	; (80040d4 <vTaskSwitchContext+0xc8>)
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	2b00      	cmp	r3, #0
 8004018:	d003      	beq.n	8004022 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800401a:	4b2f      	ldr	r3, [pc, #188]	; (80040d8 <vTaskSwitchContext+0xcc>)
 800401c:	2201      	movs	r2, #1
 800401e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004020:	e052      	b.n	80040c8 <vTaskSwitchContext+0xbc>
		xYieldPending = pdFALSE;
 8004022:	4b2d      	ldr	r3, [pc, #180]	; (80040d8 <vTaskSwitchContext+0xcc>)
 8004024:	2200      	movs	r2, #0
 8004026:	601a      	str	r2, [r3, #0]
			pxCurrentTCB->iTaskErrno = FreeRTOS_errno;
 8004028:	4b2c      	ldr	r3, [pc, #176]	; (80040dc <vTaskSwitchContext+0xd0>)
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	4a2c      	ldr	r2, [pc, #176]	; (80040e0 <vTaskSwitchContext+0xd4>)
 800402e:	6812      	ldr	r2, [r2, #0]
 8004030:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004034:	4b2b      	ldr	r3, [pc, #172]	; (80040e4 <vTaskSwitchContext+0xd8>)
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	60fb      	str	r3, [r7, #12]
 800403a:	e010      	b.n	800405e <vTaskSwitchContext+0x52>
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	2b00      	cmp	r3, #0
 8004040:	d10a      	bne.n	8004058 <vTaskSwitchContext+0x4c>
	__asm volatile
 8004042:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004046:	f383 8811 	msr	BASEPRI, r3
 800404a:	f3bf 8f6f 	isb	sy
 800404e:	f3bf 8f4f 	dsb	sy
 8004052:	607b      	str	r3, [r7, #4]
}
 8004054:	bf00      	nop
 8004056:	e7fe      	b.n	8004056 <vTaskSwitchContext+0x4a>
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	3b01      	subs	r3, #1
 800405c:	60fb      	str	r3, [r7, #12]
 800405e:	4922      	ldr	r1, [pc, #136]	; (80040e8 <vTaskSwitchContext+0xdc>)
 8004060:	68fa      	ldr	r2, [r7, #12]
 8004062:	4613      	mov	r3, r2
 8004064:	009b      	lsls	r3, r3, #2
 8004066:	4413      	add	r3, r2
 8004068:	009b      	lsls	r3, r3, #2
 800406a:	440b      	add	r3, r1
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	2b00      	cmp	r3, #0
 8004070:	d0e4      	beq.n	800403c <vTaskSwitchContext+0x30>
 8004072:	68fa      	ldr	r2, [r7, #12]
 8004074:	4613      	mov	r3, r2
 8004076:	009b      	lsls	r3, r3, #2
 8004078:	4413      	add	r3, r2
 800407a:	009b      	lsls	r3, r3, #2
 800407c:	4a1a      	ldr	r2, [pc, #104]	; (80040e8 <vTaskSwitchContext+0xdc>)
 800407e:	4413      	add	r3, r2
 8004080:	60bb      	str	r3, [r7, #8]
 8004082:	68bb      	ldr	r3, [r7, #8]
 8004084:	685b      	ldr	r3, [r3, #4]
 8004086:	685a      	ldr	r2, [r3, #4]
 8004088:	68bb      	ldr	r3, [r7, #8]
 800408a:	605a      	str	r2, [r3, #4]
 800408c:	68bb      	ldr	r3, [r7, #8]
 800408e:	685a      	ldr	r2, [r3, #4]
 8004090:	68bb      	ldr	r3, [r7, #8]
 8004092:	3308      	adds	r3, #8
 8004094:	429a      	cmp	r2, r3
 8004096:	d104      	bne.n	80040a2 <vTaskSwitchContext+0x96>
 8004098:	68bb      	ldr	r3, [r7, #8]
 800409a:	685b      	ldr	r3, [r3, #4]
 800409c:	685a      	ldr	r2, [r3, #4]
 800409e:	68bb      	ldr	r3, [r7, #8]
 80040a0:	605a      	str	r2, [r3, #4]
 80040a2:	68bb      	ldr	r3, [r7, #8]
 80040a4:	685b      	ldr	r3, [r3, #4]
 80040a6:	68db      	ldr	r3, [r3, #12]
 80040a8:	4a0c      	ldr	r2, [pc, #48]	; (80040dc <vTaskSwitchContext+0xd0>)
 80040aa:	6013      	str	r3, [r2, #0]
 80040ac:	4a0d      	ldr	r2, [pc, #52]	; (80040e4 <vTaskSwitchContext+0xd8>)
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	6013      	str	r3, [r2, #0]
			FreeRTOS_errno = pxCurrentTCB->iTaskErrno;
 80040b2:	4b0a      	ldr	r3, [pc, #40]	; (80040dc <vTaskSwitchContext+0xd0>)
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80040ba:	4a09      	ldr	r2, [pc, #36]	; (80040e0 <vTaskSwitchContext+0xd4>)
 80040bc:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80040be:	4b07      	ldr	r3, [pc, #28]	; (80040dc <vTaskSwitchContext+0xd0>)
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	3358      	adds	r3, #88	; 0x58
 80040c4:	4a09      	ldr	r2, [pc, #36]	; (80040ec <vTaskSwitchContext+0xe0>)
 80040c6:	6013      	str	r3, [r2, #0]
}
 80040c8:	bf00      	nop
 80040ca:	3714      	adds	r7, #20
 80040cc:	46bd      	mov	sp, r7
 80040ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d2:	4770      	bx	lr
 80040d4:	20000f10 	.word	0x20000f10
 80040d8:	20000efc 	.word	0x20000efc
 80040dc:	20000a10 	.word	0x20000a10
 80040e0:	20000ee4 	.word	0x20000ee4
 80040e4:	20000ef0 	.word	0x20000ef0
 80040e8:	20000a14 	.word	0x20000a14
 80040ec:	20000018 	.word	0x20000018

080040f0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80040f0:	b580      	push	{r7, lr}
 80040f2:	b084      	sub	sp, #16
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	6078      	str	r0, [r7, #4]
 80040f8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d10a      	bne.n	8004116 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8004100:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004104:	f383 8811 	msr	BASEPRI, r3
 8004108:	f3bf 8f6f 	isb	sy
 800410c:	f3bf 8f4f 	dsb	sy
 8004110:	60fb      	str	r3, [r7, #12]
}
 8004112:	bf00      	nop
 8004114:	e7fe      	b.n	8004114 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004116:	4b07      	ldr	r3, [pc, #28]	; (8004134 <vTaskPlaceOnEventList+0x44>)
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	3318      	adds	r3, #24
 800411c:	4619      	mov	r1, r3
 800411e:	6878      	ldr	r0, [r7, #4]
 8004120:	f7fe fb87 	bl	8002832 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004124:	2101      	movs	r1, #1
 8004126:	6838      	ldr	r0, [r7, #0]
 8004128:	f000 fba4 	bl	8004874 <prvAddCurrentTaskToDelayedList>
}
 800412c:	bf00      	nop
 800412e:	3710      	adds	r7, #16
 8004130:	46bd      	mov	sp, r7
 8004132:	bd80      	pop	{r7, pc}
 8004134:	20000a10 	.word	0x20000a10

08004138 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004138:	b580      	push	{r7, lr}
 800413a:	b086      	sub	sp, #24
 800413c:	af00      	add	r7, sp, #0
 800413e:	60f8      	str	r0, [r7, #12]
 8004140:	60b9      	str	r1, [r7, #8]
 8004142:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	2b00      	cmp	r3, #0
 8004148:	d10a      	bne.n	8004160 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800414a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800414e:	f383 8811 	msr	BASEPRI, r3
 8004152:	f3bf 8f6f 	isb	sy
 8004156:	f3bf 8f4f 	dsb	sy
 800415a:	617b      	str	r3, [r7, #20]
}
 800415c:	bf00      	nop
 800415e:	e7fe      	b.n	800415e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004160:	4b0a      	ldr	r3, [pc, #40]	; (800418c <vTaskPlaceOnEventListRestricted+0x54>)
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	3318      	adds	r3, #24
 8004166:	4619      	mov	r1, r3
 8004168:	68f8      	ldr	r0, [r7, #12]
 800416a:	f7fe fb3e 	bl	80027ea <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	2b00      	cmp	r3, #0
 8004172:	d002      	beq.n	800417a <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8004174:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004178:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800417a:	6879      	ldr	r1, [r7, #4]
 800417c:	68b8      	ldr	r0, [r7, #8]
 800417e:	f000 fb79 	bl	8004874 <prvAddCurrentTaskToDelayedList>
	}
 8004182:	bf00      	nop
 8004184:	3718      	adds	r7, #24
 8004186:	46bd      	mov	sp, r7
 8004188:	bd80      	pop	{r7, pc}
 800418a:	bf00      	nop
 800418c:	20000a10 	.word	0x20000a10

08004190 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004190:	b580      	push	{r7, lr}
 8004192:	b086      	sub	sp, #24
 8004194:	af00      	add	r7, sp, #0
 8004196:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	68db      	ldr	r3, [r3, #12]
 800419c:	68db      	ldr	r3, [r3, #12]
 800419e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80041a0:	693b      	ldr	r3, [r7, #16]
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d10a      	bne.n	80041bc <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80041a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041aa:	f383 8811 	msr	BASEPRI, r3
 80041ae:	f3bf 8f6f 	isb	sy
 80041b2:	f3bf 8f4f 	dsb	sy
 80041b6:	60fb      	str	r3, [r7, #12]
}
 80041b8:	bf00      	nop
 80041ba:	e7fe      	b.n	80041ba <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80041bc:	693b      	ldr	r3, [r7, #16]
 80041be:	3318      	adds	r3, #24
 80041c0:	4618      	mov	r0, r3
 80041c2:	f7fe fb6f 	bl	80028a4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80041c6:	4b1e      	ldr	r3, [pc, #120]	; (8004240 <xTaskRemoveFromEventList+0xb0>)
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d11d      	bne.n	800420a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80041ce:	693b      	ldr	r3, [r7, #16]
 80041d0:	3304      	adds	r3, #4
 80041d2:	4618      	mov	r0, r3
 80041d4:	f7fe fb66 	bl	80028a4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80041d8:	693b      	ldr	r3, [r7, #16]
 80041da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80041dc:	4b19      	ldr	r3, [pc, #100]	; (8004244 <xTaskRemoveFromEventList+0xb4>)
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	429a      	cmp	r2, r3
 80041e2:	d903      	bls.n	80041ec <xTaskRemoveFromEventList+0x5c>
 80041e4:	693b      	ldr	r3, [r7, #16]
 80041e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041e8:	4a16      	ldr	r2, [pc, #88]	; (8004244 <xTaskRemoveFromEventList+0xb4>)
 80041ea:	6013      	str	r3, [r2, #0]
 80041ec:	693b      	ldr	r3, [r7, #16]
 80041ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80041f0:	4613      	mov	r3, r2
 80041f2:	009b      	lsls	r3, r3, #2
 80041f4:	4413      	add	r3, r2
 80041f6:	009b      	lsls	r3, r3, #2
 80041f8:	4a13      	ldr	r2, [pc, #76]	; (8004248 <xTaskRemoveFromEventList+0xb8>)
 80041fa:	441a      	add	r2, r3
 80041fc:	693b      	ldr	r3, [r7, #16]
 80041fe:	3304      	adds	r3, #4
 8004200:	4619      	mov	r1, r3
 8004202:	4610      	mov	r0, r2
 8004204:	f7fe faf1 	bl	80027ea <vListInsertEnd>
 8004208:	e005      	b.n	8004216 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800420a:	693b      	ldr	r3, [r7, #16]
 800420c:	3318      	adds	r3, #24
 800420e:	4619      	mov	r1, r3
 8004210:	480e      	ldr	r0, [pc, #56]	; (800424c <xTaskRemoveFromEventList+0xbc>)
 8004212:	f7fe faea 	bl	80027ea <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004216:	693b      	ldr	r3, [r7, #16]
 8004218:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800421a:	4b0d      	ldr	r3, [pc, #52]	; (8004250 <xTaskRemoveFromEventList+0xc0>)
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004220:	429a      	cmp	r2, r3
 8004222:	d905      	bls.n	8004230 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8004224:	2301      	movs	r3, #1
 8004226:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8004228:	4b0a      	ldr	r3, [pc, #40]	; (8004254 <xTaskRemoveFromEventList+0xc4>)
 800422a:	2201      	movs	r2, #1
 800422c:	601a      	str	r2, [r3, #0]
 800422e:	e001      	b.n	8004234 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8004230:	2300      	movs	r3, #0
 8004232:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8004234:	697b      	ldr	r3, [r7, #20]
}
 8004236:	4618      	mov	r0, r3
 8004238:	3718      	adds	r7, #24
 800423a:	46bd      	mov	sp, r7
 800423c:	bd80      	pop	{r7, pc}
 800423e:	bf00      	nop
 8004240:	20000f10 	.word	0x20000f10
 8004244:	20000ef0 	.word	0x20000ef0
 8004248:	20000a14 	.word	0x20000a14
 800424c:	20000ea4 	.word	0x20000ea4
 8004250:	20000a10 	.word	0x20000a10
 8004254:	20000efc 	.word	0x20000efc

08004258 <vTaskSetTimeOutState>:
	}
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004258:	b580      	push	{r7, lr}
 800425a:	b084      	sub	sp, #16
 800425c:	af00      	add	r7, sp, #0
 800425e:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	2b00      	cmp	r3, #0
 8004264:	d10a      	bne.n	800427c <vTaskSetTimeOutState+0x24>
	__asm volatile
 8004266:	f04f 0350 	mov.w	r3, #80	; 0x50
 800426a:	f383 8811 	msr	BASEPRI, r3
 800426e:	f3bf 8f6f 	isb	sy
 8004272:	f3bf 8f4f 	dsb	sy
 8004276:	60fb      	str	r3, [r7, #12]
}
 8004278:	bf00      	nop
 800427a:	e7fe      	b.n	800427a <vTaskSetTimeOutState+0x22>
	taskENTER_CRITICAL();
 800427c:	f000 ffca 	bl	8005214 <vPortEnterCritical>
	{
		pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004280:	4b06      	ldr	r3, [pc, #24]	; (800429c <vTaskSetTimeOutState+0x44>)
 8004282:	681a      	ldr	r2, [r3, #0]
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	601a      	str	r2, [r3, #0]
		pxTimeOut->xTimeOnEntering = xTickCount;
 8004288:	4b05      	ldr	r3, [pc, #20]	; (80042a0 <vTaskSetTimeOutState+0x48>)
 800428a:	681a      	ldr	r2, [r3, #0]
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	605a      	str	r2, [r3, #4]
	}
	taskEXIT_CRITICAL();
 8004290:	f000 fff0 	bl	8005274 <vPortExitCritical>
}
 8004294:	bf00      	nop
 8004296:	3710      	adds	r7, #16
 8004298:	46bd      	mov	sp, r7
 800429a:	bd80      	pop	{r7, pc}
 800429c:	20000f00 	.word	0x20000f00
 80042a0:	20000eec 	.word	0x20000eec

080042a4 <vTaskInternalSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80042a4:	b480      	push	{r7}
 80042a6:	b083      	sub	sp, #12
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80042ac:	4b06      	ldr	r3, [pc, #24]	; (80042c8 <vTaskInternalSetTimeOutState+0x24>)
 80042ae:	681a      	ldr	r2, [r3, #0]
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80042b4:	4b05      	ldr	r3, [pc, #20]	; (80042cc <vTaskInternalSetTimeOutState+0x28>)
 80042b6:	681a      	ldr	r2, [r3, #0]
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	605a      	str	r2, [r3, #4]
}
 80042bc:	bf00      	nop
 80042be:	370c      	adds	r7, #12
 80042c0:	46bd      	mov	sp, r7
 80042c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c6:	4770      	bx	lr
 80042c8:	20000f00 	.word	0x20000f00
 80042cc:	20000eec 	.word	0x20000eec

080042d0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80042d0:	b580      	push	{r7, lr}
 80042d2:	b088      	sub	sp, #32
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	6078      	str	r0, [r7, #4]
 80042d8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d10a      	bne.n	80042f6 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80042e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042e4:	f383 8811 	msr	BASEPRI, r3
 80042e8:	f3bf 8f6f 	isb	sy
 80042ec:	f3bf 8f4f 	dsb	sy
 80042f0:	613b      	str	r3, [r7, #16]
}
 80042f2:	bf00      	nop
 80042f4:	e7fe      	b.n	80042f4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80042f6:	683b      	ldr	r3, [r7, #0]
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d10a      	bne.n	8004312 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80042fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004300:	f383 8811 	msr	BASEPRI, r3
 8004304:	f3bf 8f6f 	isb	sy
 8004308:	f3bf 8f4f 	dsb	sy
 800430c:	60fb      	str	r3, [r7, #12]
}
 800430e:	bf00      	nop
 8004310:	e7fe      	b.n	8004310 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8004312:	f000 ff7f 	bl	8005214 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8004316:	4b1d      	ldr	r3, [pc, #116]	; (800438c <xTaskCheckForTimeOut+0xbc>)
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	685b      	ldr	r3, [r3, #4]
 8004320:	69ba      	ldr	r2, [r7, #24]
 8004322:	1ad3      	subs	r3, r2, r3
 8004324:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8004326:	683b      	ldr	r3, [r7, #0]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800432e:	d102      	bne.n	8004336 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8004330:	2300      	movs	r3, #0
 8004332:	61fb      	str	r3, [r7, #28]
 8004334:	e023      	b.n	800437e <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681a      	ldr	r2, [r3, #0]
 800433a:	4b15      	ldr	r3, [pc, #84]	; (8004390 <xTaskCheckForTimeOut+0xc0>)
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	429a      	cmp	r2, r3
 8004340:	d007      	beq.n	8004352 <xTaskCheckForTimeOut+0x82>
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	685b      	ldr	r3, [r3, #4]
 8004346:	69ba      	ldr	r2, [r7, #24]
 8004348:	429a      	cmp	r2, r3
 800434a:	d302      	bcc.n	8004352 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800434c:	2301      	movs	r3, #1
 800434e:	61fb      	str	r3, [r7, #28]
 8004350:	e015      	b.n	800437e <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8004352:	683b      	ldr	r3, [r7, #0]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	697a      	ldr	r2, [r7, #20]
 8004358:	429a      	cmp	r2, r3
 800435a:	d20b      	bcs.n	8004374 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800435c:	683b      	ldr	r3, [r7, #0]
 800435e:	681a      	ldr	r2, [r3, #0]
 8004360:	697b      	ldr	r3, [r7, #20]
 8004362:	1ad2      	subs	r2, r2, r3
 8004364:	683b      	ldr	r3, [r7, #0]
 8004366:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8004368:	6878      	ldr	r0, [r7, #4]
 800436a:	f7ff ff9b 	bl	80042a4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800436e:	2300      	movs	r3, #0
 8004370:	61fb      	str	r3, [r7, #28]
 8004372:	e004      	b.n	800437e <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8004374:	683b      	ldr	r3, [r7, #0]
 8004376:	2200      	movs	r2, #0
 8004378:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800437a:	2301      	movs	r3, #1
 800437c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800437e:	f000 ff79 	bl	8005274 <vPortExitCritical>

	return xReturn;
 8004382:	69fb      	ldr	r3, [r7, #28]
}
 8004384:	4618      	mov	r0, r3
 8004386:	3720      	adds	r7, #32
 8004388:	46bd      	mov	sp, r7
 800438a:	bd80      	pop	{r7, pc}
 800438c:	20000eec 	.word	0x20000eec
 8004390:	20000f00 	.word	0x20000f00

08004394 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004394:	b480      	push	{r7}
 8004396:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8004398:	4b03      	ldr	r3, [pc, #12]	; (80043a8 <vTaskMissedYield+0x14>)
 800439a:	2201      	movs	r2, #1
 800439c:	601a      	str	r2, [r3, #0]
}
 800439e:	bf00      	nop
 80043a0:	46bd      	mov	sp, r7
 80043a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a6:	4770      	bx	lr
 80043a8:	20000efc 	.word	0x20000efc

080043ac <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80043ac:	b580      	push	{r7, lr}
 80043ae:	b082      	sub	sp, #8
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80043b4:	f000 f852 	bl	800445c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80043b8:	4b06      	ldr	r3, [pc, #24]	; (80043d4 <prvIdleTask+0x28>)
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	2b01      	cmp	r3, #1
 80043be:	d9f9      	bls.n	80043b4 <prvIdleTask+0x8>
			{
				taskYIELD();
 80043c0:	4b05      	ldr	r3, [pc, #20]	; (80043d8 <prvIdleTask+0x2c>)
 80043c2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80043c6:	601a      	str	r2, [r3, #0]
 80043c8:	f3bf 8f4f 	dsb	sy
 80043cc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80043d0:	e7f0      	b.n	80043b4 <prvIdleTask+0x8>
 80043d2:	bf00      	nop
 80043d4:	20000a14 	.word	0x20000a14
 80043d8:	e000ed04 	.word	0xe000ed04

080043dc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80043dc:	b580      	push	{r7, lr}
 80043de:	b082      	sub	sp, #8
 80043e0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80043e2:	2300      	movs	r3, #0
 80043e4:	607b      	str	r3, [r7, #4]
 80043e6:	e00c      	b.n	8004402 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80043e8:	687a      	ldr	r2, [r7, #4]
 80043ea:	4613      	mov	r3, r2
 80043ec:	009b      	lsls	r3, r3, #2
 80043ee:	4413      	add	r3, r2
 80043f0:	009b      	lsls	r3, r3, #2
 80043f2:	4a12      	ldr	r2, [pc, #72]	; (800443c <prvInitialiseTaskLists+0x60>)
 80043f4:	4413      	add	r3, r2
 80043f6:	4618      	mov	r0, r3
 80043f8:	f7fe f9ca 	bl	8002790 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	3301      	adds	r3, #1
 8004400:	607b      	str	r3, [r7, #4]
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	2b37      	cmp	r3, #55	; 0x37
 8004406:	d9ef      	bls.n	80043e8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004408:	480d      	ldr	r0, [pc, #52]	; (8004440 <prvInitialiseTaskLists+0x64>)
 800440a:	f7fe f9c1 	bl	8002790 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800440e:	480d      	ldr	r0, [pc, #52]	; (8004444 <prvInitialiseTaskLists+0x68>)
 8004410:	f7fe f9be 	bl	8002790 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004414:	480c      	ldr	r0, [pc, #48]	; (8004448 <prvInitialiseTaskLists+0x6c>)
 8004416:	f7fe f9bb 	bl	8002790 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800441a:	480c      	ldr	r0, [pc, #48]	; (800444c <prvInitialiseTaskLists+0x70>)
 800441c:	f7fe f9b8 	bl	8002790 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004420:	480b      	ldr	r0, [pc, #44]	; (8004450 <prvInitialiseTaskLists+0x74>)
 8004422:	f7fe f9b5 	bl	8002790 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8004426:	4b0b      	ldr	r3, [pc, #44]	; (8004454 <prvInitialiseTaskLists+0x78>)
 8004428:	4a05      	ldr	r2, [pc, #20]	; (8004440 <prvInitialiseTaskLists+0x64>)
 800442a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800442c:	4b0a      	ldr	r3, [pc, #40]	; (8004458 <prvInitialiseTaskLists+0x7c>)
 800442e:	4a05      	ldr	r2, [pc, #20]	; (8004444 <prvInitialiseTaskLists+0x68>)
 8004430:	601a      	str	r2, [r3, #0]
}
 8004432:	bf00      	nop
 8004434:	3708      	adds	r7, #8
 8004436:	46bd      	mov	sp, r7
 8004438:	bd80      	pop	{r7, pc}
 800443a:	bf00      	nop
 800443c:	20000a14 	.word	0x20000a14
 8004440:	20000e74 	.word	0x20000e74
 8004444:	20000e88 	.word	0x20000e88
 8004448:	20000ea4 	.word	0x20000ea4
 800444c:	20000eb8 	.word	0x20000eb8
 8004450:	20000ed0 	.word	0x20000ed0
 8004454:	20000e9c 	.word	0x20000e9c
 8004458:	20000ea0 	.word	0x20000ea0

0800445c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800445c:	b580      	push	{r7, lr}
 800445e:	b082      	sub	sp, #8
 8004460:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004462:	e019      	b.n	8004498 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004464:	f000 fed6 	bl	8005214 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004468:	4b10      	ldr	r3, [pc, #64]	; (80044ac <prvCheckTasksWaitingTermination+0x50>)
 800446a:	68db      	ldr	r3, [r3, #12]
 800446c:	68db      	ldr	r3, [r3, #12]
 800446e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	3304      	adds	r3, #4
 8004474:	4618      	mov	r0, r3
 8004476:	f7fe fa15 	bl	80028a4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800447a:	4b0d      	ldr	r3, [pc, #52]	; (80044b0 <prvCheckTasksWaitingTermination+0x54>)
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	3b01      	subs	r3, #1
 8004480:	4a0b      	ldr	r2, [pc, #44]	; (80044b0 <prvCheckTasksWaitingTermination+0x54>)
 8004482:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004484:	4b0b      	ldr	r3, [pc, #44]	; (80044b4 <prvCheckTasksWaitingTermination+0x58>)
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	3b01      	subs	r3, #1
 800448a:	4a0a      	ldr	r2, [pc, #40]	; (80044b4 <prvCheckTasksWaitingTermination+0x58>)
 800448c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800448e:	f000 fef1 	bl	8005274 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8004492:	6878      	ldr	r0, [r7, #4]
 8004494:	f000 f810 	bl	80044b8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004498:	4b06      	ldr	r3, [pc, #24]	; (80044b4 <prvCheckTasksWaitingTermination+0x58>)
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	2b00      	cmp	r3, #0
 800449e:	d1e1      	bne.n	8004464 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80044a0:	bf00      	nop
 80044a2:	bf00      	nop
 80044a4:	3708      	adds	r7, #8
 80044a6:	46bd      	mov	sp, r7
 80044a8:	bd80      	pop	{r7, pc}
 80044aa:	bf00      	nop
 80044ac:	20000eb8 	.word	0x20000eb8
 80044b0:	20000ee8 	.word	0x20000ee8
 80044b4:	20000ecc 	.word	0x20000ecc

080044b8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80044b8:	b580      	push	{r7, lr}
 80044ba:	b084      	sub	sp, #16
 80044bc:	af00      	add	r7, sp, #0
 80044be:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	3358      	adds	r3, #88	; 0x58
 80044c4:	4618      	mov	r0, r3
 80044c6:	f002 fdb9 	bl	800703c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	f893 30bd 	ldrb.w	r3, [r3, #189]	; 0xbd
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d108      	bne.n	80044e6 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044d8:	4618      	mov	r0, r3
 80044da:	f001 f889 	bl	80055f0 <vPortFree>
				vPortFree( pxTCB );
 80044de:	6878      	ldr	r0, [r7, #4]
 80044e0:	f001 f886 	bl	80055f0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80044e4:	e018      	b.n	8004518 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	f893 30bd 	ldrb.w	r3, [r3, #189]	; 0xbd
 80044ec:	2b01      	cmp	r3, #1
 80044ee:	d103      	bne.n	80044f8 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80044f0:	6878      	ldr	r0, [r7, #4]
 80044f2:	f001 f87d 	bl	80055f0 <vPortFree>
	}
 80044f6:	e00f      	b.n	8004518 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	f893 30bd 	ldrb.w	r3, [r3, #189]	; 0xbd
 80044fe:	2b02      	cmp	r3, #2
 8004500:	d00a      	beq.n	8004518 <prvDeleteTCB+0x60>
	__asm volatile
 8004502:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004506:	f383 8811 	msr	BASEPRI, r3
 800450a:	f3bf 8f6f 	isb	sy
 800450e:	f3bf 8f4f 	dsb	sy
 8004512:	60fb      	str	r3, [r7, #12]
}
 8004514:	bf00      	nop
 8004516:	e7fe      	b.n	8004516 <prvDeleteTCB+0x5e>
	}
 8004518:	bf00      	nop
 800451a:	3710      	adds	r7, #16
 800451c:	46bd      	mov	sp, r7
 800451e:	bd80      	pop	{r7, pc}

08004520 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004520:	b480      	push	{r7}
 8004522:	b083      	sub	sp, #12
 8004524:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004526:	4b0c      	ldr	r3, [pc, #48]	; (8004558 <prvResetNextTaskUnblockTime+0x38>)
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	2b00      	cmp	r3, #0
 800452e:	d104      	bne.n	800453a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004530:	4b0a      	ldr	r3, [pc, #40]	; (800455c <prvResetNextTaskUnblockTime+0x3c>)
 8004532:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004536:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004538:	e008      	b.n	800454c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800453a:	4b07      	ldr	r3, [pc, #28]	; (8004558 <prvResetNextTaskUnblockTime+0x38>)
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	68db      	ldr	r3, [r3, #12]
 8004540:	68db      	ldr	r3, [r3, #12]
 8004542:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	685b      	ldr	r3, [r3, #4]
 8004548:	4a04      	ldr	r2, [pc, #16]	; (800455c <prvResetNextTaskUnblockTime+0x3c>)
 800454a:	6013      	str	r3, [r2, #0]
}
 800454c:	bf00      	nop
 800454e:	370c      	adds	r7, #12
 8004550:	46bd      	mov	sp, r7
 8004552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004556:	4770      	bx	lr
 8004558:	20000e9c 	.word	0x20000e9c
 800455c:	20000f08 	.word	0x20000f08

08004560 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8004560:	b480      	push	{r7}
 8004562:	b083      	sub	sp, #12
 8004564:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8004566:	4b0b      	ldr	r3, [pc, #44]	; (8004594 <xTaskGetSchedulerState+0x34>)
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	2b00      	cmp	r3, #0
 800456c:	d102      	bne.n	8004574 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800456e:	2301      	movs	r3, #1
 8004570:	607b      	str	r3, [r7, #4]
 8004572:	e008      	b.n	8004586 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004574:	4b08      	ldr	r3, [pc, #32]	; (8004598 <xTaskGetSchedulerState+0x38>)
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	2b00      	cmp	r3, #0
 800457a:	d102      	bne.n	8004582 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800457c:	2302      	movs	r3, #2
 800457e:	607b      	str	r3, [r7, #4]
 8004580:	e001      	b.n	8004586 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8004582:	2300      	movs	r3, #0
 8004584:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8004586:	687b      	ldr	r3, [r7, #4]
	}
 8004588:	4618      	mov	r0, r3
 800458a:	370c      	adds	r7, #12
 800458c:	46bd      	mov	sp, r7
 800458e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004592:	4770      	bx	lr
 8004594:	20000ef4 	.word	0x20000ef4
 8004598:	20000f10 	.word	0x20000f10

0800459c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800459c:	b580      	push	{r7, lr}
 800459e:	b084      	sub	sp, #16
 80045a0:	af00      	add	r7, sp, #0
 80045a2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80045a8:	2300      	movs	r3, #0
 80045aa:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d051      	beq.n	8004656 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80045b2:	68bb      	ldr	r3, [r7, #8]
 80045b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80045b6:	4b2a      	ldr	r3, [pc, #168]	; (8004660 <xTaskPriorityInherit+0xc4>)
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045bc:	429a      	cmp	r2, r3
 80045be:	d241      	bcs.n	8004644 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80045c0:	68bb      	ldr	r3, [r7, #8]
 80045c2:	699b      	ldr	r3, [r3, #24]
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	db06      	blt.n	80045d6 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80045c8:	4b25      	ldr	r3, [pc, #148]	; (8004660 <xTaskPriorityInherit+0xc4>)
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045ce:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80045d2:	68bb      	ldr	r3, [r7, #8]
 80045d4:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80045d6:	68bb      	ldr	r3, [r7, #8]
 80045d8:	6959      	ldr	r1, [r3, #20]
 80045da:	68bb      	ldr	r3, [r7, #8]
 80045dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80045de:	4613      	mov	r3, r2
 80045e0:	009b      	lsls	r3, r3, #2
 80045e2:	4413      	add	r3, r2
 80045e4:	009b      	lsls	r3, r3, #2
 80045e6:	4a1f      	ldr	r2, [pc, #124]	; (8004664 <xTaskPriorityInherit+0xc8>)
 80045e8:	4413      	add	r3, r2
 80045ea:	4299      	cmp	r1, r3
 80045ec:	d122      	bne.n	8004634 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80045ee:	68bb      	ldr	r3, [r7, #8]
 80045f0:	3304      	adds	r3, #4
 80045f2:	4618      	mov	r0, r3
 80045f4:	f7fe f956 	bl	80028a4 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80045f8:	4b19      	ldr	r3, [pc, #100]	; (8004660 <xTaskPriorityInherit+0xc4>)
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80045fe:	68bb      	ldr	r3, [r7, #8]
 8004600:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8004602:	68bb      	ldr	r3, [r7, #8]
 8004604:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004606:	4b18      	ldr	r3, [pc, #96]	; (8004668 <xTaskPriorityInherit+0xcc>)
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	429a      	cmp	r2, r3
 800460c:	d903      	bls.n	8004616 <xTaskPriorityInherit+0x7a>
 800460e:	68bb      	ldr	r3, [r7, #8]
 8004610:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004612:	4a15      	ldr	r2, [pc, #84]	; (8004668 <xTaskPriorityInherit+0xcc>)
 8004614:	6013      	str	r3, [r2, #0]
 8004616:	68bb      	ldr	r3, [r7, #8]
 8004618:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800461a:	4613      	mov	r3, r2
 800461c:	009b      	lsls	r3, r3, #2
 800461e:	4413      	add	r3, r2
 8004620:	009b      	lsls	r3, r3, #2
 8004622:	4a10      	ldr	r2, [pc, #64]	; (8004664 <xTaskPriorityInherit+0xc8>)
 8004624:	441a      	add	r2, r3
 8004626:	68bb      	ldr	r3, [r7, #8]
 8004628:	3304      	adds	r3, #4
 800462a:	4619      	mov	r1, r3
 800462c:	4610      	mov	r0, r2
 800462e:	f7fe f8dc 	bl	80027ea <vListInsertEnd>
 8004632:	e004      	b.n	800463e <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8004634:	4b0a      	ldr	r3, [pc, #40]	; (8004660 <xTaskPriorityInherit+0xc4>)
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800463a:	68bb      	ldr	r3, [r7, #8]
 800463c:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800463e:	2301      	movs	r3, #1
 8004640:	60fb      	str	r3, [r7, #12]
 8004642:	e008      	b.n	8004656 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8004644:	68bb      	ldr	r3, [r7, #8]
 8004646:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004648:	4b05      	ldr	r3, [pc, #20]	; (8004660 <xTaskPriorityInherit+0xc4>)
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800464e:	429a      	cmp	r2, r3
 8004650:	d201      	bcs.n	8004656 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8004652:	2301      	movs	r3, #1
 8004654:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004656:	68fb      	ldr	r3, [r7, #12]
	}
 8004658:	4618      	mov	r0, r3
 800465a:	3710      	adds	r7, #16
 800465c:	46bd      	mov	sp, r7
 800465e:	bd80      	pop	{r7, pc}
 8004660:	20000a10 	.word	0x20000a10
 8004664:	20000a14 	.word	0x20000a14
 8004668:	20000ef0 	.word	0x20000ef0

0800466c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800466c:	b580      	push	{r7, lr}
 800466e:	b086      	sub	sp, #24
 8004670:	af00      	add	r7, sp, #0
 8004672:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8004678:	2300      	movs	r3, #0
 800467a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	2b00      	cmp	r3, #0
 8004680:	d056      	beq.n	8004730 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8004682:	4b2e      	ldr	r3, [pc, #184]	; (800473c <xTaskPriorityDisinherit+0xd0>)
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	693a      	ldr	r2, [r7, #16]
 8004688:	429a      	cmp	r2, r3
 800468a:	d00a      	beq.n	80046a2 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800468c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004690:	f383 8811 	msr	BASEPRI, r3
 8004694:	f3bf 8f6f 	isb	sy
 8004698:	f3bf 8f4f 	dsb	sy
 800469c:	60fb      	str	r3, [r7, #12]
}
 800469e:	bf00      	nop
 80046a0:	e7fe      	b.n	80046a0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80046a2:	693b      	ldr	r3, [r7, #16]
 80046a4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d10a      	bne.n	80046c0 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 80046aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046ae:	f383 8811 	msr	BASEPRI, r3
 80046b2:	f3bf 8f6f 	isb	sy
 80046b6:	f3bf 8f4f 	dsb	sy
 80046ba:	60bb      	str	r3, [r7, #8]
}
 80046bc:	bf00      	nop
 80046be:	e7fe      	b.n	80046be <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80046c0:	693b      	ldr	r3, [r7, #16]
 80046c2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80046c4:	1e5a      	subs	r2, r3, #1
 80046c6:	693b      	ldr	r3, [r7, #16]
 80046c8:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80046ca:	693b      	ldr	r3, [r7, #16]
 80046cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80046ce:	693b      	ldr	r3, [r7, #16]
 80046d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80046d2:	429a      	cmp	r2, r3
 80046d4:	d02c      	beq.n	8004730 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80046d6:	693b      	ldr	r3, [r7, #16]
 80046d8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d128      	bne.n	8004730 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80046de:	693b      	ldr	r3, [r7, #16]
 80046e0:	3304      	adds	r3, #4
 80046e2:	4618      	mov	r0, r3
 80046e4:	f7fe f8de 	bl	80028a4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80046e8:	693b      	ldr	r3, [r7, #16]
 80046ea:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80046ec:	693b      	ldr	r3, [r7, #16]
 80046ee:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80046f0:	693b      	ldr	r3, [r7, #16]
 80046f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046f4:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80046f8:	693b      	ldr	r3, [r7, #16]
 80046fa:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80046fc:	693b      	ldr	r3, [r7, #16]
 80046fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004700:	4b0f      	ldr	r3, [pc, #60]	; (8004740 <xTaskPriorityDisinherit+0xd4>)
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	429a      	cmp	r2, r3
 8004706:	d903      	bls.n	8004710 <xTaskPriorityDisinherit+0xa4>
 8004708:	693b      	ldr	r3, [r7, #16]
 800470a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800470c:	4a0c      	ldr	r2, [pc, #48]	; (8004740 <xTaskPriorityDisinherit+0xd4>)
 800470e:	6013      	str	r3, [r2, #0]
 8004710:	693b      	ldr	r3, [r7, #16]
 8004712:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004714:	4613      	mov	r3, r2
 8004716:	009b      	lsls	r3, r3, #2
 8004718:	4413      	add	r3, r2
 800471a:	009b      	lsls	r3, r3, #2
 800471c:	4a09      	ldr	r2, [pc, #36]	; (8004744 <xTaskPriorityDisinherit+0xd8>)
 800471e:	441a      	add	r2, r3
 8004720:	693b      	ldr	r3, [r7, #16]
 8004722:	3304      	adds	r3, #4
 8004724:	4619      	mov	r1, r3
 8004726:	4610      	mov	r0, r2
 8004728:	f7fe f85f 	bl	80027ea <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800472c:	2301      	movs	r3, #1
 800472e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004730:	697b      	ldr	r3, [r7, #20]
	}
 8004732:	4618      	mov	r0, r3
 8004734:	3718      	adds	r7, #24
 8004736:	46bd      	mov	sp, r7
 8004738:	bd80      	pop	{r7, pc}
 800473a:	bf00      	nop
 800473c:	20000a10 	.word	0x20000a10
 8004740:	20000ef0 	.word	0x20000ef0
 8004744:	20000a14 	.word	0x20000a14

08004748 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8004748:	b580      	push	{r7, lr}
 800474a:	b088      	sub	sp, #32
 800474c:	af00      	add	r7, sp, #0
 800474e:	6078      	str	r0, [r7, #4]
 8004750:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8004756:	2301      	movs	r3, #1
 8004758:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	2b00      	cmp	r3, #0
 800475e:	d06a      	beq.n	8004836 <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8004760:	69bb      	ldr	r3, [r7, #24]
 8004762:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004764:	2b00      	cmp	r3, #0
 8004766:	d10a      	bne.n	800477e <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 8004768:	f04f 0350 	mov.w	r3, #80	; 0x50
 800476c:	f383 8811 	msr	BASEPRI, r3
 8004770:	f3bf 8f6f 	isb	sy
 8004774:	f3bf 8f4f 	dsb	sy
 8004778:	60fb      	str	r3, [r7, #12]
}
 800477a:	bf00      	nop
 800477c:	e7fe      	b.n	800477c <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800477e:	69bb      	ldr	r3, [r7, #24]
 8004780:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004782:	683a      	ldr	r2, [r7, #0]
 8004784:	429a      	cmp	r2, r3
 8004786:	d902      	bls.n	800478e <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8004788:	683b      	ldr	r3, [r7, #0]
 800478a:	61fb      	str	r3, [r7, #28]
 800478c:	e002      	b.n	8004794 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800478e:	69bb      	ldr	r3, [r7, #24]
 8004790:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004792:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8004794:	69bb      	ldr	r3, [r7, #24]
 8004796:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004798:	69fa      	ldr	r2, [r7, #28]
 800479a:	429a      	cmp	r2, r3
 800479c:	d04b      	beq.n	8004836 <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800479e:	69bb      	ldr	r3, [r7, #24]
 80047a0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80047a2:	697a      	ldr	r2, [r7, #20]
 80047a4:	429a      	cmp	r2, r3
 80047a6:	d146      	bne.n	8004836 <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80047a8:	4b25      	ldr	r3, [pc, #148]	; (8004840 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	69ba      	ldr	r2, [r7, #24]
 80047ae:	429a      	cmp	r2, r3
 80047b0:	d10a      	bne.n	80047c8 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 80047b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047b6:	f383 8811 	msr	BASEPRI, r3
 80047ba:	f3bf 8f6f 	isb	sy
 80047be:	f3bf 8f4f 	dsb	sy
 80047c2:	60bb      	str	r3, [r7, #8]
}
 80047c4:	bf00      	nop
 80047c6:	e7fe      	b.n	80047c6 <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80047c8:	69bb      	ldr	r3, [r7, #24]
 80047ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047cc:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80047ce:	69bb      	ldr	r3, [r7, #24]
 80047d0:	69fa      	ldr	r2, [r7, #28]
 80047d2:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80047d4:	69bb      	ldr	r3, [r7, #24]
 80047d6:	699b      	ldr	r3, [r3, #24]
 80047d8:	2b00      	cmp	r3, #0
 80047da:	db04      	blt.n	80047e6 <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80047dc:	69fb      	ldr	r3, [r7, #28]
 80047de:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80047e2:	69bb      	ldr	r3, [r7, #24]
 80047e4:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80047e6:	69bb      	ldr	r3, [r7, #24]
 80047e8:	6959      	ldr	r1, [r3, #20]
 80047ea:	693a      	ldr	r2, [r7, #16]
 80047ec:	4613      	mov	r3, r2
 80047ee:	009b      	lsls	r3, r3, #2
 80047f0:	4413      	add	r3, r2
 80047f2:	009b      	lsls	r3, r3, #2
 80047f4:	4a13      	ldr	r2, [pc, #76]	; (8004844 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 80047f6:	4413      	add	r3, r2
 80047f8:	4299      	cmp	r1, r3
 80047fa:	d11c      	bne.n	8004836 <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80047fc:	69bb      	ldr	r3, [r7, #24]
 80047fe:	3304      	adds	r3, #4
 8004800:	4618      	mov	r0, r3
 8004802:	f7fe f84f 	bl	80028a4 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8004806:	69bb      	ldr	r3, [r7, #24]
 8004808:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800480a:	4b0f      	ldr	r3, [pc, #60]	; (8004848 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	429a      	cmp	r2, r3
 8004810:	d903      	bls.n	800481a <vTaskPriorityDisinheritAfterTimeout+0xd2>
 8004812:	69bb      	ldr	r3, [r7, #24]
 8004814:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004816:	4a0c      	ldr	r2, [pc, #48]	; (8004848 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8004818:	6013      	str	r3, [r2, #0]
 800481a:	69bb      	ldr	r3, [r7, #24]
 800481c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800481e:	4613      	mov	r3, r2
 8004820:	009b      	lsls	r3, r3, #2
 8004822:	4413      	add	r3, r2
 8004824:	009b      	lsls	r3, r3, #2
 8004826:	4a07      	ldr	r2, [pc, #28]	; (8004844 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8004828:	441a      	add	r2, r3
 800482a:	69bb      	ldr	r3, [r7, #24]
 800482c:	3304      	adds	r3, #4
 800482e:	4619      	mov	r1, r3
 8004830:	4610      	mov	r0, r2
 8004832:	f7fd ffda 	bl	80027ea <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004836:	bf00      	nop
 8004838:	3720      	adds	r7, #32
 800483a:	46bd      	mov	sp, r7
 800483c:	bd80      	pop	{r7, pc}
 800483e:	bf00      	nop
 8004840:	20000a10 	.word	0x20000a10
 8004844:	20000a14 	.word	0x20000a14
 8004848:	20000ef0 	.word	0x20000ef0

0800484c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800484c:	b480      	push	{r7}
 800484e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8004850:	4b07      	ldr	r3, [pc, #28]	; (8004870 <pvTaskIncrementMutexHeldCount+0x24>)
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	2b00      	cmp	r3, #0
 8004856:	d004      	beq.n	8004862 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8004858:	4b05      	ldr	r3, [pc, #20]	; (8004870 <pvTaskIncrementMutexHeldCount+0x24>)
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800485e:	3201      	adds	r2, #1
 8004860:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 8004862:	4b03      	ldr	r3, [pc, #12]	; (8004870 <pvTaskIncrementMutexHeldCount+0x24>)
 8004864:	681b      	ldr	r3, [r3, #0]
	}
 8004866:	4618      	mov	r0, r3
 8004868:	46bd      	mov	sp, r7
 800486a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800486e:	4770      	bx	lr
 8004870:	20000a10 	.word	0x20000a10

08004874 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004874:	b580      	push	{r7, lr}
 8004876:	b084      	sub	sp, #16
 8004878:	af00      	add	r7, sp, #0
 800487a:	6078      	str	r0, [r7, #4]
 800487c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800487e:	4b21      	ldr	r3, [pc, #132]	; (8004904 <prvAddCurrentTaskToDelayedList+0x90>)
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004884:	4b20      	ldr	r3, [pc, #128]	; (8004908 <prvAddCurrentTaskToDelayedList+0x94>)
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	3304      	adds	r3, #4
 800488a:	4618      	mov	r0, r3
 800488c:	f7fe f80a 	bl	80028a4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004896:	d10a      	bne.n	80048ae <prvAddCurrentTaskToDelayedList+0x3a>
 8004898:	683b      	ldr	r3, [r7, #0]
 800489a:	2b00      	cmp	r3, #0
 800489c:	d007      	beq.n	80048ae <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800489e:	4b1a      	ldr	r3, [pc, #104]	; (8004908 <prvAddCurrentTaskToDelayedList+0x94>)
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	3304      	adds	r3, #4
 80048a4:	4619      	mov	r1, r3
 80048a6:	4819      	ldr	r0, [pc, #100]	; (800490c <prvAddCurrentTaskToDelayedList+0x98>)
 80048a8:	f7fd ff9f 	bl	80027ea <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80048ac:	e026      	b.n	80048fc <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80048ae:	68fa      	ldr	r2, [r7, #12]
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	4413      	add	r3, r2
 80048b4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80048b6:	4b14      	ldr	r3, [pc, #80]	; (8004908 <prvAddCurrentTaskToDelayedList+0x94>)
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	68ba      	ldr	r2, [r7, #8]
 80048bc:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80048be:	68ba      	ldr	r2, [r7, #8]
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	429a      	cmp	r2, r3
 80048c4:	d209      	bcs.n	80048da <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80048c6:	4b12      	ldr	r3, [pc, #72]	; (8004910 <prvAddCurrentTaskToDelayedList+0x9c>)
 80048c8:	681a      	ldr	r2, [r3, #0]
 80048ca:	4b0f      	ldr	r3, [pc, #60]	; (8004908 <prvAddCurrentTaskToDelayedList+0x94>)
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	3304      	adds	r3, #4
 80048d0:	4619      	mov	r1, r3
 80048d2:	4610      	mov	r0, r2
 80048d4:	f7fd ffad 	bl	8002832 <vListInsert>
}
 80048d8:	e010      	b.n	80048fc <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80048da:	4b0e      	ldr	r3, [pc, #56]	; (8004914 <prvAddCurrentTaskToDelayedList+0xa0>)
 80048dc:	681a      	ldr	r2, [r3, #0]
 80048de:	4b0a      	ldr	r3, [pc, #40]	; (8004908 <prvAddCurrentTaskToDelayedList+0x94>)
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	3304      	adds	r3, #4
 80048e4:	4619      	mov	r1, r3
 80048e6:	4610      	mov	r0, r2
 80048e8:	f7fd ffa3 	bl	8002832 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80048ec:	4b0a      	ldr	r3, [pc, #40]	; (8004918 <prvAddCurrentTaskToDelayedList+0xa4>)
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	68ba      	ldr	r2, [r7, #8]
 80048f2:	429a      	cmp	r2, r3
 80048f4:	d202      	bcs.n	80048fc <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80048f6:	4a08      	ldr	r2, [pc, #32]	; (8004918 <prvAddCurrentTaskToDelayedList+0xa4>)
 80048f8:	68bb      	ldr	r3, [r7, #8]
 80048fa:	6013      	str	r3, [r2, #0]
}
 80048fc:	bf00      	nop
 80048fe:	3710      	adds	r7, #16
 8004900:	46bd      	mov	sp, r7
 8004902:	bd80      	pop	{r7, pc}
 8004904:	20000eec 	.word	0x20000eec
 8004908:	20000a10 	.word	0x20000a10
 800490c:	20000ed0 	.word	0x20000ed0
 8004910:	20000ea0 	.word	0x20000ea0
 8004914:	20000e9c 	.word	0x20000e9c
 8004918:	20000f08 	.word	0x20000f08

0800491c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800491c:	b580      	push	{r7, lr}
 800491e:	b08a      	sub	sp, #40	; 0x28
 8004920:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8004922:	2300      	movs	r3, #0
 8004924:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8004926:	f000 fb07 	bl	8004f38 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800492a:	4b1c      	ldr	r3, [pc, #112]	; (800499c <xTimerCreateTimerTask+0x80>)
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	2b00      	cmp	r3, #0
 8004930:	d021      	beq.n	8004976 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8004932:	2300      	movs	r3, #0
 8004934:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8004936:	2300      	movs	r3, #0
 8004938:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800493a:	1d3a      	adds	r2, r7, #4
 800493c:	f107 0108 	add.w	r1, r7, #8
 8004940:	f107 030c 	add.w	r3, r7, #12
 8004944:	4618      	mov	r0, r3
 8004946:	f7fd ff09 	bl	800275c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800494a:	6879      	ldr	r1, [r7, #4]
 800494c:	68bb      	ldr	r3, [r7, #8]
 800494e:	68fa      	ldr	r2, [r7, #12]
 8004950:	9202      	str	r2, [sp, #8]
 8004952:	9301      	str	r3, [sp, #4]
 8004954:	2302      	movs	r3, #2
 8004956:	9300      	str	r3, [sp, #0]
 8004958:	2300      	movs	r3, #0
 800495a:	460a      	mov	r2, r1
 800495c:	4910      	ldr	r1, [pc, #64]	; (80049a0 <xTimerCreateTimerTask+0x84>)
 800495e:	4811      	ldr	r0, [pc, #68]	; (80049a4 <xTimerCreateTimerTask+0x88>)
 8004960:	f7fe fe94 	bl	800368c <xTaskCreateStatic>
 8004964:	4603      	mov	r3, r0
 8004966:	4a10      	ldr	r2, [pc, #64]	; (80049a8 <xTimerCreateTimerTask+0x8c>)
 8004968:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800496a:	4b0f      	ldr	r3, [pc, #60]	; (80049a8 <xTimerCreateTimerTask+0x8c>)
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	2b00      	cmp	r3, #0
 8004970:	d001      	beq.n	8004976 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8004972:	2301      	movs	r3, #1
 8004974:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8004976:	697b      	ldr	r3, [r7, #20]
 8004978:	2b00      	cmp	r3, #0
 800497a:	d10a      	bne.n	8004992 <xTimerCreateTimerTask+0x76>
	__asm volatile
 800497c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004980:	f383 8811 	msr	BASEPRI, r3
 8004984:	f3bf 8f6f 	isb	sy
 8004988:	f3bf 8f4f 	dsb	sy
 800498c:	613b      	str	r3, [r7, #16]
}
 800498e:	bf00      	nop
 8004990:	e7fe      	b.n	8004990 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8004992:	697b      	ldr	r3, [r7, #20]
}
 8004994:	4618      	mov	r0, r3
 8004996:	3718      	adds	r7, #24
 8004998:	46bd      	mov	sp, r7
 800499a:	bd80      	pop	{r7, pc}
 800499c:	20000f44 	.word	0x20000f44
 80049a0:	08008d2c 	.word	0x08008d2c
 80049a4:	08004ae1 	.word	0x08004ae1
 80049a8:	20000f48 	.word	0x20000f48

080049ac <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80049ac:	b580      	push	{r7, lr}
 80049ae:	b08a      	sub	sp, #40	; 0x28
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	60f8      	str	r0, [r7, #12]
 80049b4:	60b9      	str	r1, [r7, #8]
 80049b6:	607a      	str	r2, [r7, #4]
 80049b8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80049ba:	2300      	movs	r3, #0
 80049bc:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d10a      	bne.n	80049da <xTimerGenericCommand+0x2e>
	__asm volatile
 80049c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049c8:	f383 8811 	msr	BASEPRI, r3
 80049cc:	f3bf 8f6f 	isb	sy
 80049d0:	f3bf 8f4f 	dsb	sy
 80049d4:	623b      	str	r3, [r7, #32]
}
 80049d6:	bf00      	nop
 80049d8:	e7fe      	b.n	80049d8 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80049da:	4b1a      	ldr	r3, [pc, #104]	; (8004a44 <xTimerGenericCommand+0x98>)
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d02a      	beq.n	8004a38 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80049e2:	68bb      	ldr	r3, [r7, #8]
 80049e4:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80049ee:	68bb      	ldr	r3, [r7, #8]
 80049f0:	2b05      	cmp	r3, #5
 80049f2:	dc18      	bgt.n	8004a26 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80049f4:	f7ff fdb4 	bl	8004560 <xTaskGetSchedulerState>
 80049f8:	4603      	mov	r3, r0
 80049fa:	2b02      	cmp	r3, #2
 80049fc:	d109      	bne.n	8004a12 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80049fe:	4b11      	ldr	r3, [pc, #68]	; (8004a44 <xTimerGenericCommand+0x98>)
 8004a00:	6818      	ldr	r0, [r3, #0]
 8004a02:	f107 0110 	add.w	r1, r7, #16
 8004a06:	2300      	movs	r3, #0
 8004a08:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004a0a:	f7fe f8e5 	bl	8002bd8 <xQueueGenericSend>
 8004a0e:	6278      	str	r0, [r7, #36]	; 0x24
 8004a10:	e012      	b.n	8004a38 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8004a12:	4b0c      	ldr	r3, [pc, #48]	; (8004a44 <xTimerGenericCommand+0x98>)
 8004a14:	6818      	ldr	r0, [r3, #0]
 8004a16:	f107 0110 	add.w	r1, r7, #16
 8004a1a:	2300      	movs	r3, #0
 8004a1c:	2200      	movs	r2, #0
 8004a1e:	f7fe f8db 	bl	8002bd8 <xQueueGenericSend>
 8004a22:	6278      	str	r0, [r7, #36]	; 0x24
 8004a24:	e008      	b.n	8004a38 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8004a26:	4b07      	ldr	r3, [pc, #28]	; (8004a44 <xTimerGenericCommand+0x98>)
 8004a28:	6818      	ldr	r0, [r3, #0]
 8004a2a:	f107 0110 	add.w	r1, r7, #16
 8004a2e:	2300      	movs	r3, #0
 8004a30:	683a      	ldr	r2, [r7, #0]
 8004a32:	f7fe f9cf 	bl	8002dd4 <xQueueGenericSendFromISR>
 8004a36:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8004a38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8004a3a:	4618      	mov	r0, r3
 8004a3c:	3728      	adds	r7, #40	; 0x28
 8004a3e:	46bd      	mov	sp, r7
 8004a40:	bd80      	pop	{r7, pc}
 8004a42:	bf00      	nop
 8004a44:	20000f44 	.word	0x20000f44

08004a48 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8004a48:	b580      	push	{r7, lr}
 8004a4a:	b088      	sub	sp, #32
 8004a4c:	af02      	add	r7, sp, #8
 8004a4e:	6078      	str	r0, [r7, #4]
 8004a50:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004a52:	4b22      	ldr	r3, [pc, #136]	; (8004adc <prvProcessExpiredTimer+0x94>)
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	68db      	ldr	r3, [r3, #12]
 8004a58:	68db      	ldr	r3, [r3, #12]
 8004a5a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004a5c:	697b      	ldr	r3, [r7, #20]
 8004a5e:	3304      	adds	r3, #4
 8004a60:	4618      	mov	r0, r3
 8004a62:	f7fd ff1f 	bl	80028a4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004a66:	697b      	ldr	r3, [r7, #20]
 8004a68:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004a6c:	f003 0304 	and.w	r3, r3, #4
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d022      	beq.n	8004aba <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8004a74:	697b      	ldr	r3, [r7, #20]
 8004a76:	699a      	ldr	r2, [r3, #24]
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	18d1      	adds	r1, r2, r3
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	683a      	ldr	r2, [r7, #0]
 8004a80:	6978      	ldr	r0, [r7, #20]
 8004a82:	f000 f8d1 	bl	8004c28 <prvInsertTimerInActiveList>
 8004a86:	4603      	mov	r3, r0
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d01f      	beq.n	8004acc <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004a8c:	2300      	movs	r3, #0
 8004a8e:	9300      	str	r3, [sp, #0]
 8004a90:	2300      	movs	r3, #0
 8004a92:	687a      	ldr	r2, [r7, #4]
 8004a94:	2100      	movs	r1, #0
 8004a96:	6978      	ldr	r0, [r7, #20]
 8004a98:	f7ff ff88 	bl	80049ac <xTimerGenericCommand>
 8004a9c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8004a9e:	693b      	ldr	r3, [r7, #16]
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d113      	bne.n	8004acc <prvProcessExpiredTimer+0x84>
	__asm volatile
 8004aa4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004aa8:	f383 8811 	msr	BASEPRI, r3
 8004aac:	f3bf 8f6f 	isb	sy
 8004ab0:	f3bf 8f4f 	dsb	sy
 8004ab4:	60fb      	str	r3, [r7, #12]
}
 8004ab6:	bf00      	nop
 8004ab8:	e7fe      	b.n	8004ab8 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004aba:	697b      	ldr	r3, [r7, #20]
 8004abc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004ac0:	f023 0301 	bic.w	r3, r3, #1
 8004ac4:	b2da      	uxtb	r2, r3
 8004ac6:	697b      	ldr	r3, [r7, #20]
 8004ac8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004acc:	697b      	ldr	r3, [r7, #20]
 8004ace:	6a1b      	ldr	r3, [r3, #32]
 8004ad0:	6978      	ldr	r0, [r7, #20]
 8004ad2:	4798      	blx	r3
}
 8004ad4:	bf00      	nop
 8004ad6:	3718      	adds	r7, #24
 8004ad8:	46bd      	mov	sp, r7
 8004ada:	bd80      	pop	{r7, pc}
 8004adc:	20000f3c 	.word	0x20000f3c

08004ae0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8004ae0:	b580      	push	{r7, lr}
 8004ae2:	b084      	sub	sp, #16
 8004ae4:	af00      	add	r7, sp, #0
 8004ae6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004ae8:	f107 0308 	add.w	r3, r7, #8
 8004aec:	4618      	mov	r0, r3
 8004aee:	f000 f857 	bl	8004ba0 <prvGetNextExpireTime>
 8004af2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8004af4:	68bb      	ldr	r3, [r7, #8]
 8004af6:	4619      	mov	r1, r3
 8004af8:	68f8      	ldr	r0, [r7, #12]
 8004afa:	f000 f803 	bl	8004b04 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8004afe:	f000 f8d5 	bl	8004cac <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004b02:	e7f1      	b.n	8004ae8 <prvTimerTask+0x8>

08004b04 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8004b04:	b580      	push	{r7, lr}
 8004b06:	b084      	sub	sp, #16
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	6078      	str	r0, [r7, #4]
 8004b0c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8004b0e:	f7ff f8d1 	bl	8003cb4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004b12:	f107 0308 	add.w	r3, r7, #8
 8004b16:	4618      	mov	r0, r3
 8004b18:	f000 f866 	bl	8004be8 <prvSampleTimeNow>
 8004b1c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8004b1e:	68bb      	ldr	r3, [r7, #8]
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d130      	bne.n	8004b86 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8004b24:	683b      	ldr	r3, [r7, #0]
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d10a      	bne.n	8004b40 <prvProcessTimerOrBlockTask+0x3c>
 8004b2a:	687a      	ldr	r2, [r7, #4]
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	429a      	cmp	r2, r3
 8004b30:	d806      	bhi.n	8004b40 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8004b32:	f7ff f8cd 	bl	8003cd0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8004b36:	68f9      	ldr	r1, [r7, #12]
 8004b38:	6878      	ldr	r0, [r7, #4]
 8004b3a:	f7ff ff85 	bl	8004a48 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8004b3e:	e024      	b.n	8004b8a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8004b40:	683b      	ldr	r3, [r7, #0]
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d008      	beq.n	8004b58 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8004b46:	4b13      	ldr	r3, [pc, #76]	; (8004b94 <prvProcessTimerOrBlockTask+0x90>)
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d101      	bne.n	8004b54 <prvProcessTimerOrBlockTask+0x50>
 8004b50:	2301      	movs	r3, #1
 8004b52:	e000      	b.n	8004b56 <prvProcessTimerOrBlockTask+0x52>
 8004b54:	2300      	movs	r3, #0
 8004b56:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8004b58:	4b0f      	ldr	r3, [pc, #60]	; (8004b98 <prvProcessTimerOrBlockTask+0x94>)
 8004b5a:	6818      	ldr	r0, [r3, #0]
 8004b5c:	687a      	ldr	r2, [r7, #4]
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	1ad3      	subs	r3, r2, r3
 8004b62:	683a      	ldr	r2, [r7, #0]
 8004b64:	4619      	mov	r1, r3
 8004b66:	f7fe fd5d 	bl	8003624 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8004b6a:	f7ff f8b1 	bl	8003cd0 <xTaskResumeAll>
 8004b6e:	4603      	mov	r3, r0
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d10a      	bne.n	8004b8a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8004b74:	4b09      	ldr	r3, [pc, #36]	; (8004b9c <prvProcessTimerOrBlockTask+0x98>)
 8004b76:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004b7a:	601a      	str	r2, [r3, #0]
 8004b7c:	f3bf 8f4f 	dsb	sy
 8004b80:	f3bf 8f6f 	isb	sy
}
 8004b84:	e001      	b.n	8004b8a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8004b86:	f7ff f8a3 	bl	8003cd0 <xTaskResumeAll>
}
 8004b8a:	bf00      	nop
 8004b8c:	3710      	adds	r7, #16
 8004b8e:	46bd      	mov	sp, r7
 8004b90:	bd80      	pop	{r7, pc}
 8004b92:	bf00      	nop
 8004b94:	20000f40 	.word	0x20000f40
 8004b98:	20000f44 	.word	0x20000f44
 8004b9c:	e000ed04 	.word	0xe000ed04

08004ba0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8004ba0:	b480      	push	{r7}
 8004ba2:	b085      	sub	sp, #20
 8004ba4:	af00      	add	r7, sp, #0
 8004ba6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8004ba8:	4b0e      	ldr	r3, [pc, #56]	; (8004be4 <prvGetNextExpireTime+0x44>)
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d101      	bne.n	8004bb6 <prvGetNextExpireTime+0x16>
 8004bb2:	2201      	movs	r2, #1
 8004bb4:	e000      	b.n	8004bb8 <prvGetNextExpireTime+0x18>
 8004bb6:	2200      	movs	r2, #0
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d105      	bne.n	8004bd0 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004bc4:	4b07      	ldr	r3, [pc, #28]	; (8004be4 <prvGetNextExpireTime+0x44>)
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	68db      	ldr	r3, [r3, #12]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	60fb      	str	r3, [r7, #12]
 8004bce:	e001      	b.n	8004bd4 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8004bd0:	2300      	movs	r3, #0
 8004bd2:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8004bd4:	68fb      	ldr	r3, [r7, #12]
}
 8004bd6:	4618      	mov	r0, r3
 8004bd8:	3714      	adds	r7, #20
 8004bda:	46bd      	mov	sp, r7
 8004bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be0:	4770      	bx	lr
 8004be2:	bf00      	nop
 8004be4:	20000f3c 	.word	0x20000f3c

08004be8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8004be8:	b580      	push	{r7, lr}
 8004bea:	b084      	sub	sp, #16
 8004bec:	af00      	add	r7, sp, #0
 8004bee:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8004bf0:	f7ff f90c 	bl	8003e0c <xTaskGetTickCount>
 8004bf4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8004bf6:	4b0b      	ldr	r3, [pc, #44]	; (8004c24 <prvSampleTimeNow+0x3c>)
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	68fa      	ldr	r2, [r7, #12]
 8004bfc:	429a      	cmp	r2, r3
 8004bfe:	d205      	bcs.n	8004c0c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8004c00:	f000 f936 	bl	8004e70 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	2201      	movs	r2, #1
 8004c08:	601a      	str	r2, [r3, #0]
 8004c0a:	e002      	b.n	8004c12 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	2200      	movs	r2, #0
 8004c10:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8004c12:	4a04      	ldr	r2, [pc, #16]	; (8004c24 <prvSampleTimeNow+0x3c>)
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8004c18:	68fb      	ldr	r3, [r7, #12]
}
 8004c1a:	4618      	mov	r0, r3
 8004c1c:	3710      	adds	r7, #16
 8004c1e:	46bd      	mov	sp, r7
 8004c20:	bd80      	pop	{r7, pc}
 8004c22:	bf00      	nop
 8004c24:	20000f4c 	.word	0x20000f4c

08004c28 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8004c28:	b580      	push	{r7, lr}
 8004c2a:	b086      	sub	sp, #24
 8004c2c:	af00      	add	r7, sp, #0
 8004c2e:	60f8      	str	r0, [r7, #12]
 8004c30:	60b9      	str	r1, [r7, #8]
 8004c32:	607a      	str	r2, [r7, #4]
 8004c34:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8004c36:	2300      	movs	r3, #0
 8004c38:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	68ba      	ldr	r2, [r7, #8]
 8004c3e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	68fa      	ldr	r2, [r7, #12]
 8004c44:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8004c46:	68ba      	ldr	r2, [r7, #8]
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	429a      	cmp	r2, r3
 8004c4c:	d812      	bhi.n	8004c74 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004c4e:	687a      	ldr	r2, [r7, #4]
 8004c50:	683b      	ldr	r3, [r7, #0]
 8004c52:	1ad2      	subs	r2, r2, r3
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	699b      	ldr	r3, [r3, #24]
 8004c58:	429a      	cmp	r2, r3
 8004c5a:	d302      	bcc.n	8004c62 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8004c5c:	2301      	movs	r3, #1
 8004c5e:	617b      	str	r3, [r7, #20]
 8004c60:	e01b      	b.n	8004c9a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8004c62:	4b10      	ldr	r3, [pc, #64]	; (8004ca4 <prvInsertTimerInActiveList+0x7c>)
 8004c64:	681a      	ldr	r2, [r3, #0]
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	3304      	adds	r3, #4
 8004c6a:	4619      	mov	r1, r3
 8004c6c:	4610      	mov	r0, r2
 8004c6e:	f7fd fde0 	bl	8002832 <vListInsert>
 8004c72:	e012      	b.n	8004c9a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8004c74:	687a      	ldr	r2, [r7, #4]
 8004c76:	683b      	ldr	r3, [r7, #0]
 8004c78:	429a      	cmp	r2, r3
 8004c7a:	d206      	bcs.n	8004c8a <prvInsertTimerInActiveList+0x62>
 8004c7c:	68ba      	ldr	r2, [r7, #8]
 8004c7e:	683b      	ldr	r3, [r7, #0]
 8004c80:	429a      	cmp	r2, r3
 8004c82:	d302      	bcc.n	8004c8a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8004c84:	2301      	movs	r3, #1
 8004c86:	617b      	str	r3, [r7, #20]
 8004c88:	e007      	b.n	8004c9a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004c8a:	4b07      	ldr	r3, [pc, #28]	; (8004ca8 <prvInsertTimerInActiveList+0x80>)
 8004c8c:	681a      	ldr	r2, [r3, #0]
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	3304      	adds	r3, #4
 8004c92:	4619      	mov	r1, r3
 8004c94:	4610      	mov	r0, r2
 8004c96:	f7fd fdcc 	bl	8002832 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8004c9a:	697b      	ldr	r3, [r7, #20]
}
 8004c9c:	4618      	mov	r0, r3
 8004c9e:	3718      	adds	r7, #24
 8004ca0:	46bd      	mov	sp, r7
 8004ca2:	bd80      	pop	{r7, pc}
 8004ca4:	20000f40 	.word	0x20000f40
 8004ca8:	20000f3c 	.word	0x20000f3c

08004cac <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8004cac:	b580      	push	{r7, lr}
 8004cae:	b08e      	sub	sp, #56	; 0x38
 8004cb0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004cb2:	e0ca      	b.n	8004e4a <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	da18      	bge.n	8004cec <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8004cba:	1d3b      	adds	r3, r7, #4
 8004cbc:	3304      	adds	r3, #4
 8004cbe:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8004cc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d10a      	bne.n	8004cdc <prvProcessReceivedCommands+0x30>
	__asm volatile
 8004cc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004cca:	f383 8811 	msr	BASEPRI, r3
 8004cce:	f3bf 8f6f 	isb	sy
 8004cd2:	f3bf 8f4f 	dsb	sy
 8004cd6:	61fb      	str	r3, [r7, #28]
}
 8004cd8:	bf00      	nop
 8004cda:	e7fe      	b.n	8004cda <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8004cdc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004ce2:	6850      	ldr	r0, [r2, #4]
 8004ce4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004ce6:	6892      	ldr	r2, [r2, #8]
 8004ce8:	4611      	mov	r1, r2
 8004cea:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	f2c0 80aa 	blt.w	8004e48 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8004cf8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cfa:	695b      	ldr	r3, [r3, #20]
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d004      	beq.n	8004d0a <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004d00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d02:	3304      	adds	r3, #4
 8004d04:	4618      	mov	r0, r3
 8004d06:	f7fd fdcd 	bl	80028a4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004d0a:	463b      	mov	r3, r7
 8004d0c:	4618      	mov	r0, r3
 8004d0e:	f7ff ff6b 	bl	8004be8 <prvSampleTimeNow>
 8004d12:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	2b09      	cmp	r3, #9
 8004d18:	f200 8097 	bhi.w	8004e4a <prvProcessReceivedCommands+0x19e>
 8004d1c:	a201      	add	r2, pc, #4	; (adr r2, 8004d24 <prvProcessReceivedCommands+0x78>)
 8004d1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d22:	bf00      	nop
 8004d24:	08004d4d 	.word	0x08004d4d
 8004d28:	08004d4d 	.word	0x08004d4d
 8004d2c:	08004d4d 	.word	0x08004d4d
 8004d30:	08004dc1 	.word	0x08004dc1
 8004d34:	08004dd5 	.word	0x08004dd5
 8004d38:	08004e1f 	.word	0x08004e1f
 8004d3c:	08004d4d 	.word	0x08004d4d
 8004d40:	08004d4d 	.word	0x08004d4d
 8004d44:	08004dc1 	.word	0x08004dc1
 8004d48:	08004dd5 	.word	0x08004dd5
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004d4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d4e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004d52:	f043 0301 	orr.w	r3, r3, #1
 8004d56:	b2da      	uxtb	r2, r3
 8004d58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d5a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8004d5e:	68ba      	ldr	r2, [r7, #8]
 8004d60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d62:	699b      	ldr	r3, [r3, #24]
 8004d64:	18d1      	adds	r1, r2, r3
 8004d66:	68bb      	ldr	r3, [r7, #8]
 8004d68:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004d6a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004d6c:	f7ff ff5c 	bl	8004c28 <prvInsertTimerInActiveList>
 8004d70:	4603      	mov	r3, r0
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d069      	beq.n	8004e4a <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004d76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d78:	6a1b      	ldr	r3, [r3, #32]
 8004d7a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004d7c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004d7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d80:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004d84:	f003 0304 	and.w	r3, r3, #4
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d05e      	beq.n	8004e4a <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8004d8c:	68ba      	ldr	r2, [r7, #8]
 8004d8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d90:	699b      	ldr	r3, [r3, #24]
 8004d92:	441a      	add	r2, r3
 8004d94:	2300      	movs	r3, #0
 8004d96:	9300      	str	r3, [sp, #0]
 8004d98:	2300      	movs	r3, #0
 8004d9a:	2100      	movs	r1, #0
 8004d9c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004d9e:	f7ff fe05 	bl	80049ac <xTimerGenericCommand>
 8004da2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8004da4:	6a3b      	ldr	r3, [r7, #32]
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d14f      	bne.n	8004e4a <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8004daa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004dae:	f383 8811 	msr	BASEPRI, r3
 8004db2:	f3bf 8f6f 	isb	sy
 8004db6:	f3bf 8f4f 	dsb	sy
 8004dba:	61bb      	str	r3, [r7, #24]
}
 8004dbc:	bf00      	nop
 8004dbe:	e7fe      	b.n	8004dbe <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004dc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004dc2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004dc6:	f023 0301 	bic.w	r3, r3, #1
 8004dca:	b2da      	uxtb	r2, r3
 8004dcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004dce:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8004dd2:	e03a      	b.n	8004e4a <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004dd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004dd6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004dda:	f043 0301 	orr.w	r3, r3, #1
 8004dde:	b2da      	uxtb	r2, r3
 8004de0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004de2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8004de6:	68ba      	ldr	r2, [r7, #8]
 8004de8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004dea:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8004dec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004dee:	699b      	ldr	r3, [r3, #24]
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d10a      	bne.n	8004e0a <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8004df4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004df8:	f383 8811 	msr	BASEPRI, r3
 8004dfc:	f3bf 8f6f 	isb	sy
 8004e00:	f3bf 8f4f 	dsb	sy
 8004e04:	617b      	str	r3, [r7, #20]
}
 8004e06:	bf00      	nop
 8004e08:	e7fe      	b.n	8004e08 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8004e0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e0c:	699a      	ldr	r2, [r3, #24]
 8004e0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e10:	18d1      	adds	r1, r2, r3
 8004e12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e14:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004e16:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004e18:	f7ff ff06 	bl	8004c28 <prvInsertTimerInActiveList>
					break;
 8004e1c:	e015      	b.n	8004e4a <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8004e1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e20:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004e24:	f003 0302 	and.w	r3, r3, #2
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d103      	bne.n	8004e34 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8004e2c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004e2e:	f000 fbdf 	bl	80055f0 <vPortFree>
 8004e32:	e00a      	b.n	8004e4a <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004e34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e36:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004e3a:	f023 0301 	bic.w	r3, r3, #1
 8004e3e:	b2da      	uxtb	r2, r3
 8004e40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e42:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8004e46:	e000      	b.n	8004e4a <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8004e48:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004e4a:	4b08      	ldr	r3, [pc, #32]	; (8004e6c <prvProcessReceivedCommands+0x1c0>)
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	1d39      	adds	r1, r7, #4
 8004e50:	2200      	movs	r2, #0
 8004e52:	4618      	mov	r0, r3
 8004e54:	f7fe f85a 	bl	8002f0c <xQueueReceive>
 8004e58:	4603      	mov	r3, r0
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	f47f af2a 	bne.w	8004cb4 <prvProcessReceivedCommands+0x8>
	}
}
 8004e60:	bf00      	nop
 8004e62:	bf00      	nop
 8004e64:	3730      	adds	r7, #48	; 0x30
 8004e66:	46bd      	mov	sp, r7
 8004e68:	bd80      	pop	{r7, pc}
 8004e6a:	bf00      	nop
 8004e6c:	20000f44 	.word	0x20000f44

08004e70 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8004e70:	b580      	push	{r7, lr}
 8004e72:	b088      	sub	sp, #32
 8004e74:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004e76:	e048      	b.n	8004f0a <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004e78:	4b2d      	ldr	r3, [pc, #180]	; (8004f30 <prvSwitchTimerLists+0xc0>)
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	68db      	ldr	r3, [r3, #12]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004e82:	4b2b      	ldr	r3, [pc, #172]	; (8004f30 <prvSwitchTimerLists+0xc0>)
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	68db      	ldr	r3, [r3, #12]
 8004e88:	68db      	ldr	r3, [r3, #12]
 8004e8a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	3304      	adds	r3, #4
 8004e90:	4618      	mov	r0, r3
 8004e92:	f7fd fd07 	bl	80028a4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	6a1b      	ldr	r3, [r3, #32]
 8004e9a:	68f8      	ldr	r0, [r7, #12]
 8004e9c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004ea4:	f003 0304 	and.w	r3, r3, #4
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d02e      	beq.n	8004f0a <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	699b      	ldr	r3, [r3, #24]
 8004eb0:	693a      	ldr	r2, [r7, #16]
 8004eb2:	4413      	add	r3, r2
 8004eb4:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8004eb6:	68ba      	ldr	r2, [r7, #8]
 8004eb8:	693b      	ldr	r3, [r7, #16]
 8004eba:	429a      	cmp	r2, r3
 8004ebc:	d90e      	bls.n	8004edc <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	68ba      	ldr	r2, [r7, #8]
 8004ec2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	68fa      	ldr	r2, [r7, #12]
 8004ec8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004eca:	4b19      	ldr	r3, [pc, #100]	; (8004f30 <prvSwitchTimerLists+0xc0>)
 8004ecc:	681a      	ldr	r2, [r3, #0]
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	3304      	adds	r3, #4
 8004ed2:	4619      	mov	r1, r3
 8004ed4:	4610      	mov	r0, r2
 8004ed6:	f7fd fcac 	bl	8002832 <vListInsert>
 8004eda:	e016      	b.n	8004f0a <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004edc:	2300      	movs	r3, #0
 8004ede:	9300      	str	r3, [sp, #0]
 8004ee0:	2300      	movs	r3, #0
 8004ee2:	693a      	ldr	r2, [r7, #16]
 8004ee4:	2100      	movs	r1, #0
 8004ee6:	68f8      	ldr	r0, [r7, #12]
 8004ee8:	f7ff fd60 	bl	80049ac <xTimerGenericCommand>
 8004eec:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d10a      	bne.n	8004f0a <prvSwitchTimerLists+0x9a>
	__asm volatile
 8004ef4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ef8:	f383 8811 	msr	BASEPRI, r3
 8004efc:	f3bf 8f6f 	isb	sy
 8004f00:	f3bf 8f4f 	dsb	sy
 8004f04:	603b      	str	r3, [r7, #0]
}
 8004f06:	bf00      	nop
 8004f08:	e7fe      	b.n	8004f08 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004f0a:	4b09      	ldr	r3, [pc, #36]	; (8004f30 <prvSwitchTimerLists+0xc0>)
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d1b1      	bne.n	8004e78 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8004f14:	4b06      	ldr	r3, [pc, #24]	; (8004f30 <prvSwitchTimerLists+0xc0>)
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8004f1a:	4b06      	ldr	r3, [pc, #24]	; (8004f34 <prvSwitchTimerLists+0xc4>)
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	4a04      	ldr	r2, [pc, #16]	; (8004f30 <prvSwitchTimerLists+0xc0>)
 8004f20:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8004f22:	4a04      	ldr	r2, [pc, #16]	; (8004f34 <prvSwitchTimerLists+0xc4>)
 8004f24:	697b      	ldr	r3, [r7, #20]
 8004f26:	6013      	str	r3, [r2, #0]
}
 8004f28:	bf00      	nop
 8004f2a:	3718      	adds	r7, #24
 8004f2c:	46bd      	mov	sp, r7
 8004f2e:	bd80      	pop	{r7, pc}
 8004f30:	20000f3c 	.word	0x20000f3c
 8004f34:	20000f40 	.word	0x20000f40

08004f38 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8004f38:	b580      	push	{r7, lr}
 8004f3a:	b082      	sub	sp, #8
 8004f3c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8004f3e:	f000 f969 	bl	8005214 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8004f42:	4b15      	ldr	r3, [pc, #84]	; (8004f98 <prvCheckForValidListAndQueue+0x60>)
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d120      	bne.n	8004f8c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8004f4a:	4814      	ldr	r0, [pc, #80]	; (8004f9c <prvCheckForValidListAndQueue+0x64>)
 8004f4c:	f7fd fc20 	bl	8002790 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8004f50:	4813      	ldr	r0, [pc, #76]	; (8004fa0 <prvCheckForValidListAndQueue+0x68>)
 8004f52:	f7fd fc1d 	bl	8002790 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8004f56:	4b13      	ldr	r3, [pc, #76]	; (8004fa4 <prvCheckForValidListAndQueue+0x6c>)
 8004f58:	4a10      	ldr	r2, [pc, #64]	; (8004f9c <prvCheckForValidListAndQueue+0x64>)
 8004f5a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8004f5c:	4b12      	ldr	r3, [pc, #72]	; (8004fa8 <prvCheckForValidListAndQueue+0x70>)
 8004f5e:	4a10      	ldr	r2, [pc, #64]	; (8004fa0 <prvCheckForValidListAndQueue+0x68>)
 8004f60:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8004f62:	2300      	movs	r3, #0
 8004f64:	9300      	str	r3, [sp, #0]
 8004f66:	4b11      	ldr	r3, [pc, #68]	; (8004fac <prvCheckForValidListAndQueue+0x74>)
 8004f68:	4a11      	ldr	r2, [pc, #68]	; (8004fb0 <prvCheckForValidListAndQueue+0x78>)
 8004f6a:	2110      	movs	r1, #16
 8004f6c:	200a      	movs	r0, #10
 8004f6e:	f7fd fd2b 	bl	80029c8 <xQueueGenericCreateStatic>
 8004f72:	4603      	mov	r3, r0
 8004f74:	4a08      	ldr	r2, [pc, #32]	; (8004f98 <prvCheckForValidListAndQueue+0x60>)
 8004f76:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8004f78:	4b07      	ldr	r3, [pc, #28]	; (8004f98 <prvCheckForValidListAndQueue+0x60>)
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d005      	beq.n	8004f8c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8004f80:	4b05      	ldr	r3, [pc, #20]	; (8004f98 <prvCheckForValidListAndQueue+0x60>)
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	490b      	ldr	r1, [pc, #44]	; (8004fb4 <prvCheckForValidListAndQueue+0x7c>)
 8004f86:	4618      	mov	r0, r3
 8004f88:	f7fe faf8 	bl	800357c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004f8c:	f000 f972 	bl	8005274 <vPortExitCritical>
}
 8004f90:	bf00      	nop
 8004f92:	46bd      	mov	sp, r7
 8004f94:	bd80      	pop	{r7, pc}
 8004f96:	bf00      	nop
 8004f98:	20000f44 	.word	0x20000f44
 8004f9c:	20000f14 	.word	0x20000f14
 8004fa0:	20000f28 	.word	0x20000f28
 8004fa4:	20000f3c 	.word	0x20000f3c
 8004fa8:	20000f40 	.word	0x20000f40
 8004fac:	20000ff0 	.word	0x20000ff0
 8004fb0:	20000f50 	.word	0x20000f50
 8004fb4:	08008d34 	.word	0x08008d34

08004fb8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004fb8:	b480      	push	{r7}
 8004fba:	b085      	sub	sp, #20
 8004fbc:	af00      	add	r7, sp, #0
 8004fbe:	60f8      	str	r0, [r7, #12]
 8004fc0:	60b9      	str	r1, [r7, #8]
 8004fc2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	3b04      	subs	r3, #4
 8004fc8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004fd0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	3b04      	subs	r3, #4
 8004fd6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004fd8:	68bb      	ldr	r3, [r7, #8]
 8004fda:	f023 0201 	bic.w	r2, r3, #1
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	3b04      	subs	r3, #4
 8004fe6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004fe8:	4a0c      	ldr	r2, [pc, #48]	; (800501c <pxPortInitialiseStack+0x64>)
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	3b14      	subs	r3, #20
 8004ff2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004ff4:	687a      	ldr	r2, [r7, #4]
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	3b04      	subs	r3, #4
 8004ffe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	f06f 0202 	mvn.w	r2, #2
 8005006:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	3b20      	subs	r3, #32
 800500c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800500e:	68fb      	ldr	r3, [r7, #12]
}
 8005010:	4618      	mov	r0, r3
 8005012:	3714      	adds	r7, #20
 8005014:	46bd      	mov	sp, r7
 8005016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800501a:	4770      	bx	lr
 800501c:	08005021 	.word	0x08005021

08005020 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005020:	b480      	push	{r7}
 8005022:	b085      	sub	sp, #20
 8005024:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8005026:	2300      	movs	r3, #0
 8005028:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800502a:	4b12      	ldr	r3, [pc, #72]	; (8005074 <prvTaskExitError+0x54>)
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005032:	d00a      	beq.n	800504a <prvTaskExitError+0x2a>
	__asm volatile
 8005034:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005038:	f383 8811 	msr	BASEPRI, r3
 800503c:	f3bf 8f6f 	isb	sy
 8005040:	f3bf 8f4f 	dsb	sy
 8005044:	60fb      	str	r3, [r7, #12]
}
 8005046:	bf00      	nop
 8005048:	e7fe      	b.n	8005048 <prvTaskExitError+0x28>
	__asm volatile
 800504a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800504e:	f383 8811 	msr	BASEPRI, r3
 8005052:	f3bf 8f6f 	isb	sy
 8005056:	f3bf 8f4f 	dsb	sy
 800505a:	60bb      	str	r3, [r7, #8]
}
 800505c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800505e:	bf00      	nop
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	2b00      	cmp	r3, #0
 8005064:	d0fc      	beq.n	8005060 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005066:	bf00      	nop
 8005068:	bf00      	nop
 800506a:	3714      	adds	r7, #20
 800506c:	46bd      	mov	sp, r7
 800506e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005072:	4770      	bx	lr
 8005074:	2000000c 	.word	0x2000000c
	...

08005080 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005080:	4b07      	ldr	r3, [pc, #28]	; (80050a0 <pxCurrentTCBConst2>)
 8005082:	6819      	ldr	r1, [r3, #0]
 8005084:	6808      	ldr	r0, [r1, #0]
 8005086:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800508a:	f380 8809 	msr	PSP, r0
 800508e:	f3bf 8f6f 	isb	sy
 8005092:	f04f 0000 	mov.w	r0, #0
 8005096:	f380 8811 	msr	BASEPRI, r0
 800509a:	4770      	bx	lr
 800509c:	f3af 8000 	nop.w

080050a0 <pxCurrentTCBConst2>:
 80050a0:	20000a10 	.word	0x20000a10
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80050a4:	bf00      	nop
 80050a6:	bf00      	nop

080050a8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80050a8:	4808      	ldr	r0, [pc, #32]	; (80050cc <prvPortStartFirstTask+0x24>)
 80050aa:	6800      	ldr	r0, [r0, #0]
 80050ac:	6800      	ldr	r0, [r0, #0]
 80050ae:	f380 8808 	msr	MSP, r0
 80050b2:	f04f 0000 	mov.w	r0, #0
 80050b6:	f380 8814 	msr	CONTROL, r0
 80050ba:	b662      	cpsie	i
 80050bc:	b661      	cpsie	f
 80050be:	f3bf 8f4f 	dsb	sy
 80050c2:	f3bf 8f6f 	isb	sy
 80050c6:	df00      	svc	0
 80050c8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80050ca:	bf00      	nop
 80050cc:	e000ed08 	.word	0xe000ed08

080050d0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80050d0:	b580      	push	{r7, lr}
 80050d2:	b086      	sub	sp, #24
 80050d4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80050d6:	4b46      	ldr	r3, [pc, #280]	; (80051f0 <xPortStartScheduler+0x120>)
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	4a46      	ldr	r2, [pc, #280]	; (80051f4 <xPortStartScheduler+0x124>)
 80050dc:	4293      	cmp	r3, r2
 80050de:	d10a      	bne.n	80050f6 <xPortStartScheduler+0x26>
	__asm volatile
 80050e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050e4:	f383 8811 	msr	BASEPRI, r3
 80050e8:	f3bf 8f6f 	isb	sy
 80050ec:	f3bf 8f4f 	dsb	sy
 80050f0:	613b      	str	r3, [r7, #16]
}
 80050f2:	bf00      	nop
 80050f4:	e7fe      	b.n	80050f4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80050f6:	4b3e      	ldr	r3, [pc, #248]	; (80051f0 <xPortStartScheduler+0x120>)
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	4a3f      	ldr	r2, [pc, #252]	; (80051f8 <xPortStartScheduler+0x128>)
 80050fc:	4293      	cmp	r3, r2
 80050fe:	d10a      	bne.n	8005116 <xPortStartScheduler+0x46>
	__asm volatile
 8005100:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005104:	f383 8811 	msr	BASEPRI, r3
 8005108:	f3bf 8f6f 	isb	sy
 800510c:	f3bf 8f4f 	dsb	sy
 8005110:	60fb      	str	r3, [r7, #12]
}
 8005112:	bf00      	nop
 8005114:	e7fe      	b.n	8005114 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8005116:	4b39      	ldr	r3, [pc, #228]	; (80051fc <xPortStartScheduler+0x12c>)
 8005118:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800511a:	697b      	ldr	r3, [r7, #20]
 800511c:	781b      	ldrb	r3, [r3, #0]
 800511e:	b2db      	uxtb	r3, r3
 8005120:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005122:	697b      	ldr	r3, [r7, #20]
 8005124:	22ff      	movs	r2, #255	; 0xff
 8005126:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005128:	697b      	ldr	r3, [r7, #20]
 800512a:	781b      	ldrb	r3, [r3, #0]
 800512c:	b2db      	uxtb	r3, r3
 800512e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005130:	78fb      	ldrb	r3, [r7, #3]
 8005132:	b2db      	uxtb	r3, r3
 8005134:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8005138:	b2da      	uxtb	r2, r3
 800513a:	4b31      	ldr	r3, [pc, #196]	; (8005200 <xPortStartScheduler+0x130>)
 800513c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800513e:	4b31      	ldr	r3, [pc, #196]	; (8005204 <xPortStartScheduler+0x134>)
 8005140:	2207      	movs	r2, #7
 8005142:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005144:	e009      	b.n	800515a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8005146:	4b2f      	ldr	r3, [pc, #188]	; (8005204 <xPortStartScheduler+0x134>)
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	3b01      	subs	r3, #1
 800514c:	4a2d      	ldr	r2, [pc, #180]	; (8005204 <xPortStartScheduler+0x134>)
 800514e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005150:	78fb      	ldrb	r3, [r7, #3]
 8005152:	b2db      	uxtb	r3, r3
 8005154:	005b      	lsls	r3, r3, #1
 8005156:	b2db      	uxtb	r3, r3
 8005158:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800515a:	78fb      	ldrb	r3, [r7, #3]
 800515c:	b2db      	uxtb	r3, r3
 800515e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005162:	2b80      	cmp	r3, #128	; 0x80
 8005164:	d0ef      	beq.n	8005146 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8005166:	4b27      	ldr	r3, [pc, #156]	; (8005204 <xPortStartScheduler+0x134>)
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	f1c3 0307 	rsb	r3, r3, #7
 800516e:	2b04      	cmp	r3, #4
 8005170:	d00a      	beq.n	8005188 <xPortStartScheduler+0xb8>
	__asm volatile
 8005172:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005176:	f383 8811 	msr	BASEPRI, r3
 800517a:	f3bf 8f6f 	isb	sy
 800517e:	f3bf 8f4f 	dsb	sy
 8005182:	60bb      	str	r3, [r7, #8]
}
 8005184:	bf00      	nop
 8005186:	e7fe      	b.n	8005186 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005188:	4b1e      	ldr	r3, [pc, #120]	; (8005204 <xPortStartScheduler+0x134>)
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	021b      	lsls	r3, r3, #8
 800518e:	4a1d      	ldr	r2, [pc, #116]	; (8005204 <xPortStartScheduler+0x134>)
 8005190:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005192:	4b1c      	ldr	r3, [pc, #112]	; (8005204 <xPortStartScheduler+0x134>)
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800519a:	4a1a      	ldr	r2, [pc, #104]	; (8005204 <xPortStartScheduler+0x134>)
 800519c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	b2da      	uxtb	r2, r3
 80051a2:	697b      	ldr	r3, [r7, #20]
 80051a4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80051a6:	4b18      	ldr	r3, [pc, #96]	; (8005208 <xPortStartScheduler+0x138>)
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	4a17      	ldr	r2, [pc, #92]	; (8005208 <xPortStartScheduler+0x138>)
 80051ac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80051b0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80051b2:	4b15      	ldr	r3, [pc, #84]	; (8005208 <xPortStartScheduler+0x138>)
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	4a14      	ldr	r2, [pc, #80]	; (8005208 <xPortStartScheduler+0x138>)
 80051b8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80051bc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80051be:	f000 f8dd 	bl	800537c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80051c2:	4b12      	ldr	r3, [pc, #72]	; (800520c <xPortStartScheduler+0x13c>)
 80051c4:	2200      	movs	r2, #0
 80051c6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80051c8:	f000 f8fc 	bl	80053c4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80051cc:	4b10      	ldr	r3, [pc, #64]	; (8005210 <xPortStartScheduler+0x140>)
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	4a0f      	ldr	r2, [pc, #60]	; (8005210 <xPortStartScheduler+0x140>)
 80051d2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80051d6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80051d8:	f7ff ff66 	bl	80050a8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80051dc:	f7fe ff16 	bl	800400c <vTaskSwitchContext>
	prvTaskExitError();
 80051e0:	f7ff ff1e 	bl	8005020 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80051e4:	2300      	movs	r3, #0
}
 80051e6:	4618      	mov	r0, r3
 80051e8:	3718      	adds	r7, #24
 80051ea:	46bd      	mov	sp, r7
 80051ec:	bd80      	pop	{r7, pc}
 80051ee:	bf00      	nop
 80051f0:	e000ed00 	.word	0xe000ed00
 80051f4:	410fc271 	.word	0x410fc271
 80051f8:	410fc270 	.word	0x410fc270
 80051fc:	e000e400 	.word	0xe000e400
 8005200:	20001040 	.word	0x20001040
 8005204:	20001044 	.word	0x20001044
 8005208:	e000ed20 	.word	0xe000ed20
 800520c:	2000000c 	.word	0x2000000c
 8005210:	e000ef34 	.word	0xe000ef34

08005214 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005214:	b480      	push	{r7}
 8005216:	b083      	sub	sp, #12
 8005218:	af00      	add	r7, sp, #0
	__asm volatile
 800521a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800521e:	f383 8811 	msr	BASEPRI, r3
 8005222:	f3bf 8f6f 	isb	sy
 8005226:	f3bf 8f4f 	dsb	sy
 800522a:	607b      	str	r3, [r7, #4]
}
 800522c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800522e:	4b0f      	ldr	r3, [pc, #60]	; (800526c <vPortEnterCritical+0x58>)
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	3301      	adds	r3, #1
 8005234:	4a0d      	ldr	r2, [pc, #52]	; (800526c <vPortEnterCritical+0x58>)
 8005236:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8005238:	4b0c      	ldr	r3, [pc, #48]	; (800526c <vPortEnterCritical+0x58>)
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	2b01      	cmp	r3, #1
 800523e:	d10f      	bne.n	8005260 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005240:	4b0b      	ldr	r3, [pc, #44]	; (8005270 <vPortEnterCritical+0x5c>)
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	b2db      	uxtb	r3, r3
 8005246:	2b00      	cmp	r3, #0
 8005248:	d00a      	beq.n	8005260 <vPortEnterCritical+0x4c>
	__asm volatile
 800524a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800524e:	f383 8811 	msr	BASEPRI, r3
 8005252:	f3bf 8f6f 	isb	sy
 8005256:	f3bf 8f4f 	dsb	sy
 800525a:	603b      	str	r3, [r7, #0]
}
 800525c:	bf00      	nop
 800525e:	e7fe      	b.n	800525e <vPortEnterCritical+0x4a>
	}
}
 8005260:	bf00      	nop
 8005262:	370c      	adds	r7, #12
 8005264:	46bd      	mov	sp, r7
 8005266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800526a:	4770      	bx	lr
 800526c:	2000000c 	.word	0x2000000c
 8005270:	e000ed04 	.word	0xe000ed04

08005274 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005274:	b480      	push	{r7}
 8005276:	b083      	sub	sp, #12
 8005278:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800527a:	4b12      	ldr	r3, [pc, #72]	; (80052c4 <vPortExitCritical+0x50>)
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	2b00      	cmp	r3, #0
 8005280:	d10a      	bne.n	8005298 <vPortExitCritical+0x24>
	__asm volatile
 8005282:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005286:	f383 8811 	msr	BASEPRI, r3
 800528a:	f3bf 8f6f 	isb	sy
 800528e:	f3bf 8f4f 	dsb	sy
 8005292:	607b      	str	r3, [r7, #4]
}
 8005294:	bf00      	nop
 8005296:	e7fe      	b.n	8005296 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8005298:	4b0a      	ldr	r3, [pc, #40]	; (80052c4 <vPortExitCritical+0x50>)
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	3b01      	subs	r3, #1
 800529e:	4a09      	ldr	r2, [pc, #36]	; (80052c4 <vPortExitCritical+0x50>)
 80052a0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80052a2:	4b08      	ldr	r3, [pc, #32]	; (80052c4 <vPortExitCritical+0x50>)
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d105      	bne.n	80052b6 <vPortExitCritical+0x42>
 80052aa:	2300      	movs	r3, #0
 80052ac:	603b      	str	r3, [r7, #0]
	__asm volatile
 80052ae:	683b      	ldr	r3, [r7, #0]
 80052b0:	f383 8811 	msr	BASEPRI, r3
}
 80052b4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80052b6:	bf00      	nop
 80052b8:	370c      	adds	r7, #12
 80052ba:	46bd      	mov	sp, r7
 80052bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c0:	4770      	bx	lr
 80052c2:	bf00      	nop
 80052c4:	2000000c 	.word	0x2000000c
	...

080052d0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80052d0:	f3ef 8009 	mrs	r0, PSP
 80052d4:	f3bf 8f6f 	isb	sy
 80052d8:	4b15      	ldr	r3, [pc, #84]	; (8005330 <pxCurrentTCBConst>)
 80052da:	681a      	ldr	r2, [r3, #0]
 80052dc:	f01e 0f10 	tst.w	lr, #16
 80052e0:	bf08      	it	eq
 80052e2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80052e6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80052ea:	6010      	str	r0, [r2, #0]
 80052ec:	e92d 0009 	stmdb	sp!, {r0, r3}
 80052f0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80052f4:	f380 8811 	msr	BASEPRI, r0
 80052f8:	f3bf 8f4f 	dsb	sy
 80052fc:	f3bf 8f6f 	isb	sy
 8005300:	f7fe fe84 	bl	800400c <vTaskSwitchContext>
 8005304:	f04f 0000 	mov.w	r0, #0
 8005308:	f380 8811 	msr	BASEPRI, r0
 800530c:	bc09      	pop	{r0, r3}
 800530e:	6819      	ldr	r1, [r3, #0]
 8005310:	6808      	ldr	r0, [r1, #0]
 8005312:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005316:	f01e 0f10 	tst.w	lr, #16
 800531a:	bf08      	it	eq
 800531c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005320:	f380 8809 	msr	PSP, r0
 8005324:	f3bf 8f6f 	isb	sy
 8005328:	4770      	bx	lr
 800532a:	bf00      	nop
 800532c:	f3af 8000 	nop.w

08005330 <pxCurrentTCBConst>:
 8005330:	20000a10 	.word	0x20000a10
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005334:	bf00      	nop
 8005336:	bf00      	nop

08005338 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005338:	b580      	push	{r7, lr}
 800533a:	b082      	sub	sp, #8
 800533c:	af00      	add	r7, sp, #0
	__asm volatile
 800533e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005342:	f383 8811 	msr	BASEPRI, r3
 8005346:	f3bf 8f6f 	isb	sy
 800534a:	f3bf 8f4f 	dsb	sy
 800534e:	607b      	str	r3, [r7, #4]
}
 8005350:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005352:	f7fe fd6b 	bl	8003e2c <xTaskIncrementTick>
 8005356:	4603      	mov	r3, r0
 8005358:	2b00      	cmp	r3, #0
 800535a:	d003      	beq.n	8005364 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800535c:	4b06      	ldr	r3, [pc, #24]	; (8005378 <xPortSysTickHandler+0x40>)
 800535e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005362:	601a      	str	r2, [r3, #0]
 8005364:	2300      	movs	r3, #0
 8005366:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005368:	683b      	ldr	r3, [r7, #0]
 800536a:	f383 8811 	msr	BASEPRI, r3
}
 800536e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8005370:	bf00      	nop
 8005372:	3708      	adds	r7, #8
 8005374:	46bd      	mov	sp, r7
 8005376:	bd80      	pop	{r7, pc}
 8005378:	e000ed04 	.word	0xe000ed04

0800537c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800537c:	b480      	push	{r7}
 800537e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005380:	4b0b      	ldr	r3, [pc, #44]	; (80053b0 <vPortSetupTimerInterrupt+0x34>)
 8005382:	2200      	movs	r2, #0
 8005384:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005386:	4b0b      	ldr	r3, [pc, #44]	; (80053b4 <vPortSetupTimerInterrupt+0x38>)
 8005388:	2200      	movs	r2, #0
 800538a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800538c:	4b0a      	ldr	r3, [pc, #40]	; (80053b8 <vPortSetupTimerInterrupt+0x3c>)
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	4a0a      	ldr	r2, [pc, #40]	; (80053bc <vPortSetupTimerInterrupt+0x40>)
 8005392:	fba2 2303 	umull	r2, r3, r2, r3
 8005396:	099b      	lsrs	r3, r3, #6
 8005398:	4a09      	ldr	r2, [pc, #36]	; (80053c0 <vPortSetupTimerInterrupt+0x44>)
 800539a:	3b01      	subs	r3, #1
 800539c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800539e:	4b04      	ldr	r3, [pc, #16]	; (80053b0 <vPortSetupTimerInterrupt+0x34>)
 80053a0:	2207      	movs	r2, #7
 80053a2:	601a      	str	r2, [r3, #0]
}
 80053a4:	bf00      	nop
 80053a6:	46bd      	mov	sp, r7
 80053a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ac:	4770      	bx	lr
 80053ae:	bf00      	nop
 80053b0:	e000e010 	.word	0xe000e010
 80053b4:	e000e018 	.word	0xe000e018
 80053b8:	20000000 	.word	0x20000000
 80053bc:	10624dd3 	.word	0x10624dd3
 80053c0:	e000e014 	.word	0xe000e014

080053c4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80053c4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80053d4 <vPortEnableVFP+0x10>
 80053c8:	6801      	ldr	r1, [r0, #0]
 80053ca:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80053ce:	6001      	str	r1, [r0, #0]
 80053d0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80053d2:	bf00      	nop
 80053d4:	e000ed88 	.word	0xe000ed88

080053d8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80053d8:	b480      	push	{r7}
 80053da:	b085      	sub	sp, #20
 80053dc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80053de:	f3ef 8305 	mrs	r3, IPSR
 80053e2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	2b0f      	cmp	r3, #15
 80053e8:	d914      	bls.n	8005414 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80053ea:	4a17      	ldr	r2, [pc, #92]	; (8005448 <vPortValidateInterruptPriority+0x70>)
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	4413      	add	r3, r2
 80053f0:	781b      	ldrb	r3, [r3, #0]
 80053f2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80053f4:	4b15      	ldr	r3, [pc, #84]	; (800544c <vPortValidateInterruptPriority+0x74>)
 80053f6:	781b      	ldrb	r3, [r3, #0]
 80053f8:	7afa      	ldrb	r2, [r7, #11]
 80053fa:	429a      	cmp	r2, r3
 80053fc:	d20a      	bcs.n	8005414 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 80053fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005402:	f383 8811 	msr	BASEPRI, r3
 8005406:	f3bf 8f6f 	isb	sy
 800540a:	f3bf 8f4f 	dsb	sy
 800540e:	607b      	str	r3, [r7, #4]
}
 8005410:	bf00      	nop
 8005412:	e7fe      	b.n	8005412 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8005414:	4b0e      	ldr	r3, [pc, #56]	; (8005450 <vPortValidateInterruptPriority+0x78>)
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800541c:	4b0d      	ldr	r3, [pc, #52]	; (8005454 <vPortValidateInterruptPriority+0x7c>)
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	429a      	cmp	r2, r3
 8005422:	d90a      	bls.n	800543a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8005424:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005428:	f383 8811 	msr	BASEPRI, r3
 800542c:	f3bf 8f6f 	isb	sy
 8005430:	f3bf 8f4f 	dsb	sy
 8005434:	603b      	str	r3, [r7, #0]
}
 8005436:	bf00      	nop
 8005438:	e7fe      	b.n	8005438 <vPortValidateInterruptPriority+0x60>
	}
 800543a:	bf00      	nop
 800543c:	3714      	adds	r7, #20
 800543e:	46bd      	mov	sp, r7
 8005440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005444:	4770      	bx	lr
 8005446:	bf00      	nop
 8005448:	e000e3f0 	.word	0xe000e3f0
 800544c:	20001040 	.word	0x20001040
 8005450:	e000ed0c 	.word	0xe000ed0c
 8005454:	20001044 	.word	0x20001044

08005458 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005458:	b580      	push	{r7, lr}
 800545a:	b08a      	sub	sp, #40	; 0x28
 800545c:	af00      	add	r7, sp, #0
 800545e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005460:	2300      	movs	r3, #0
 8005462:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005464:	f7fe fc26 	bl	8003cb4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005468:	4b5b      	ldr	r3, [pc, #364]	; (80055d8 <pvPortMalloc+0x180>)
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	2b00      	cmp	r3, #0
 800546e:	d101      	bne.n	8005474 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005470:	f000 f920 	bl	80056b4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005474:	4b59      	ldr	r3, [pc, #356]	; (80055dc <pvPortMalloc+0x184>)
 8005476:	681a      	ldr	r2, [r3, #0]
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	4013      	ands	r3, r2
 800547c:	2b00      	cmp	r3, #0
 800547e:	f040 8093 	bne.w	80055a8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	2b00      	cmp	r3, #0
 8005486:	d01d      	beq.n	80054c4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8005488:	2208      	movs	r2, #8
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	4413      	add	r3, r2
 800548e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	f003 0307 	and.w	r3, r3, #7
 8005496:	2b00      	cmp	r3, #0
 8005498:	d014      	beq.n	80054c4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	f023 0307 	bic.w	r3, r3, #7
 80054a0:	3308      	adds	r3, #8
 80054a2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	f003 0307 	and.w	r3, r3, #7
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d00a      	beq.n	80054c4 <pvPortMalloc+0x6c>
	__asm volatile
 80054ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054b2:	f383 8811 	msr	BASEPRI, r3
 80054b6:	f3bf 8f6f 	isb	sy
 80054ba:	f3bf 8f4f 	dsb	sy
 80054be:	617b      	str	r3, [r7, #20]
}
 80054c0:	bf00      	nop
 80054c2:	e7fe      	b.n	80054c2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d06e      	beq.n	80055a8 <pvPortMalloc+0x150>
 80054ca:	4b45      	ldr	r3, [pc, #276]	; (80055e0 <pvPortMalloc+0x188>)
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	687a      	ldr	r2, [r7, #4]
 80054d0:	429a      	cmp	r2, r3
 80054d2:	d869      	bhi.n	80055a8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80054d4:	4b43      	ldr	r3, [pc, #268]	; (80055e4 <pvPortMalloc+0x18c>)
 80054d6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80054d8:	4b42      	ldr	r3, [pc, #264]	; (80055e4 <pvPortMalloc+0x18c>)
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80054de:	e004      	b.n	80054ea <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 80054e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054e2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80054e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80054ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054ec:	685b      	ldr	r3, [r3, #4]
 80054ee:	687a      	ldr	r2, [r7, #4]
 80054f0:	429a      	cmp	r2, r3
 80054f2:	d903      	bls.n	80054fc <pvPortMalloc+0xa4>
 80054f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d1f1      	bne.n	80054e0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80054fc:	4b36      	ldr	r3, [pc, #216]	; (80055d8 <pvPortMalloc+0x180>)
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005502:	429a      	cmp	r2, r3
 8005504:	d050      	beq.n	80055a8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005506:	6a3b      	ldr	r3, [r7, #32]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	2208      	movs	r2, #8
 800550c:	4413      	add	r3, r2
 800550e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005510:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005512:	681a      	ldr	r2, [r3, #0]
 8005514:	6a3b      	ldr	r3, [r7, #32]
 8005516:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005518:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800551a:	685a      	ldr	r2, [r3, #4]
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	1ad2      	subs	r2, r2, r3
 8005520:	2308      	movs	r3, #8
 8005522:	005b      	lsls	r3, r3, #1
 8005524:	429a      	cmp	r2, r3
 8005526:	d91f      	bls.n	8005568 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005528:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	4413      	add	r3, r2
 800552e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005530:	69bb      	ldr	r3, [r7, #24]
 8005532:	f003 0307 	and.w	r3, r3, #7
 8005536:	2b00      	cmp	r3, #0
 8005538:	d00a      	beq.n	8005550 <pvPortMalloc+0xf8>
	__asm volatile
 800553a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800553e:	f383 8811 	msr	BASEPRI, r3
 8005542:	f3bf 8f6f 	isb	sy
 8005546:	f3bf 8f4f 	dsb	sy
 800554a:	613b      	str	r3, [r7, #16]
}
 800554c:	bf00      	nop
 800554e:	e7fe      	b.n	800554e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005550:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005552:	685a      	ldr	r2, [r3, #4]
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	1ad2      	subs	r2, r2, r3
 8005558:	69bb      	ldr	r3, [r7, #24]
 800555a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800555c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800555e:	687a      	ldr	r2, [r7, #4]
 8005560:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8005562:	69b8      	ldr	r0, [r7, #24]
 8005564:	f000 f908 	bl	8005778 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005568:	4b1d      	ldr	r3, [pc, #116]	; (80055e0 <pvPortMalloc+0x188>)
 800556a:	681a      	ldr	r2, [r3, #0]
 800556c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800556e:	685b      	ldr	r3, [r3, #4]
 8005570:	1ad3      	subs	r3, r2, r3
 8005572:	4a1b      	ldr	r2, [pc, #108]	; (80055e0 <pvPortMalloc+0x188>)
 8005574:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005576:	4b1a      	ldr	r3, [pc, #104]	; (80055e0 <pvPortMalloc+0x188>)
 8005578:	681a      	ldr	r2, [r3, #0]
 800557a:	4b1b      	ldr	r3, [pc, #108]	; (80055e8 <pvPortMalloc+0x190>)
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	429a      	cmp	r2, r3
 8005580:	d203      	bcs.n	800558a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005582:	4b17      	ldr	r3, [pc, #92]	; (80055e0 <pvPortMalloc+0x188>)
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	4a18      	ldr	r2, [pc, #96]	; (80055e8 <pvPortMalloc+0x190>)
 8005588:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800558a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800558c:	685a      	ldr	r2, [r3, #4]
 800558e:	4b13      	ldr	r3, [pc, #76]	; (80055dc <pvPortMalloc+0x184>)
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	431a      	orrs	r2, r3
 8005594:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005596:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005598:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800559a:	2200      	movs	r2, #0
 800559c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800559e:	4b13      	ldr	r3, [pc, #76]	; (80055ec <pvPortMalloc+0x194>)
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	3301      	adds	r3, #1
 80055a4:	4a11      	ldr	r2, [pc, #68]	; (80055ec <pvPortMalloc+0x194>)
 80055a6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80055a8:	f7fe fb92 	bl	8003cd0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80055ac:	69fb      	ldr	r3, [r7, #28]
 80055ae:	f003 0307 	and.w	r3, r3, #7
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d00a      	beq.n	80055cc <pvPortMalloc+0x174>
	__asm volatile
 80055b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055ba:	f383 8811 	msr	BASEPRI, r3
 80055be:	f3bf 8f6f 	isb	sy
 80055c2:	f3bf 8f4f 	dsb	sy
 80055c6:	60fb      	str	r3, [r7, #12]
}
 80055c8:	bf00      	nop
 80055ca:	e7fe      	b.n	80055ca <pvPortMalloc+0x172>
	return pvReturn;
 80055cc:	69fb      	ldr	r3, [r7, #28]
}
 80055ce:	4618      	mov	r0, r3
 80055d0:	3728      	adds	r7, #40	; 0x28
 80055d2:	46bd      	mov	sp, r7
 80055d4:	bd80      	pop	{r7, pc}
 80055d6:	bf00      	nop
 80055d8:	20004c50 	.word	0x20004c50
 80055dc:	20004c64 	.word	0x20004c64
 80055e0:	20004c54 	.word	0x20004c54
 80055e4:	20004c48 	.word	0x20004c48
 80055e8:	20004c58 	.word	0x20004c58
 80055ec:	20004c5c 	.word	0x20004c5c

080055f0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80055f0:	b580      	push	{r7, lr}
 80055f2:	b086      	sub	sp, #24
 80055f4:	af00      	add	r7, sp, #0
 80055f6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d04d      	beq.n	800569e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8005602:	2308      	movs	r3, #8
 8005604:	425b      	negs	r3, r3
 8005606:	697a      	ldr	r2, [r7, #20]
 8005608:	4413      	add	r3, r2
 800560a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800560c:	697b      	ldr	r3, [r7, #20]
 800560e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005610:	693b      	ldr	r3, [r7, #16]
 8005612:	685a      	ldr	r2, [r3, #4]
 8005614:	4b24      	ldr	r3, [pc, #144]	; (80056a8 <vPortFree+0xb8>)
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	4013      	ands	r3, r2
 800561a:	2b00      	cmp	r3, #0
 800561c:	d10a      	bne.n	8005634 <vPortFree+0x44>
	__asm volatile
 800561e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005622:	f383 8811 	msr	BASEPRI, r3
 8005626:	f3bf 8f6f 	isb	sy
 800562a:	f3bf 8f4f 	dsb	sy
 800562e:	60fb      	str	r3, [r7, #12]
}
 8005630:	bf00      	nop
 8005632:	e7fe      	b.n	8005632 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005634:	693b      	ldr	r3, [r7, #16]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	2b00      	cmp	r3, #0
 800563a:	d00a      	beq.n	8005652 <vPortFree+0x62>
	__asm volatile
 800563c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005640:	f383 8811 	msr	BASEPRI, r3
 8005644:	f3bf 8f6f 	isb	sy
 8005648:	f3bf 8f4f 	dsb	sy
 800564c:	60bb      	str	r3, [r7, #8]
}
 800564e:	bf00      	nop
 8005650:	e7fe      	b.n	8005650 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005652:	693b      	ldr	r3, [r7, #16]
 8005654:	685a      	ldr	r2, [r3, #4]
 8005656:	4b14      	ldr	r3, [pc, #80]	; (80056a8 <vPortFree+0xb8>)
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	4013      	ands	r3, r2
 800565c:	2b00      	cmp	r3, #0
 800565e:	d01e      	beq.n	800569e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005660:	693b      	ldr	r3, [r7, #16]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	2b00      	cmp	r3, #0
 8005666:	d11a      	bne.n	800569e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005668:	693b      	ldr	r3, [r7, #16]
 800566a:	685a      	ldr	r2, [r3, #4]
 800566c:	4b0e      	ldr	r3, [pc, #56]	; (80056a8 <vPortFree+0xb8>)
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	43db      	mvns	r3, r3
 8005672:	401a      	ands	r2, r3
 8005674:	693b      	ldr	r3, [r7, #16]
 8005676:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005678:	f7fe fb1c 	bl	8003cb4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800567c:	693b      	ldr	r3, [r7, #16]
 800567e:	685a      	ldr	r2, [r3, #4]
 8005680:	4b0a      	ldr	r3, [pc, #40]	; (80056ac <vPortFree+0xbc>)
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	4413      	add	r3, r2
 8005686:	4a09      	ldr	r2, [pc, #36]	; (80056ac <vPortFree+0xbc>)
 8005688:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800568a:	6938      	ldr	r0, [r7, #16]
 800568c:	f000 f874 	bl	8005778 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8005690:	4b07      	ldr	r3, [pc, #28]	; (80056b0 <vPortFree+0xc0>)
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	3301      	adds	r3, #1
 8005696:	4a06      	ldr	r2, [pc, #24]	; (80056b0 <vPortFree+0xc0>)
 8005698:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800569a:	f7fe fb19 	bl	8003cd0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800569e:	bf00      	nop
 80056a0:	3718      	adds	r7, #24
 80056a2:	46bd      	mov	sp, r7
 80056a4:	bd80      	pop	{r7, pc}
 80056a6:	bf00      	nop
 80056a8:	20004c64 	.word	0x20004c64
 80056ac:	20004c54 	.word	0x20004c54
 80056b0:	20004c60 	.word	0x20004c60

080056b4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80056b4:	b480      	push	{r7}
 80056b6:	b085      	sub	sp, #20
 80056b8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80056ba:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 80056be:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80056c0:	4b27      	ldr	r3, [pc, #156]	; (8005760 <prvHeapInit+0xac>)
 80056c2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	f003 0307 	and.w	r3, r3, #7
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d00c      	beq.n	80056e8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	3307      	adds	r3, #7
 80056d2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	f023 0307 	bic.w	r3, r3, #7
 80056da:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80056dc:	68ba      	ldr	r2, [r7, #8]
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	1ad3      	subs	r3, r2, r3
 80056e2:	4a1f      	ldr	r2, [pc, #124]	; (8005760 <prvHeapInit+0xac>)
 80056e4:	4413      	add	r3, r2
 80056e6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80056ec:	4a1d      	ldr	r2, [pc, #116]	; (8005764 <prvHeapInit+0xb0>)
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80056f2:	4b1c      	ldr	r3, [pc, #112]	; (8005764 <prvHeapInit+0xb0>)
 80056f4:	2200      	movs	r2, #0
 80056f6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	68ba      	ldr	r2, [r7, #8]
 80056fc:	4413      	add	r3, r2
 80056fe:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005700:	2208      	movs	r2, #8
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	1a9b      	subs	r3, r3, r2
 8005706:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	f023 0307 	bic.w	r3, r3, #7
 800570e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	4a15      	ldr	r2, [pc, #84]	; (8005768 <prvHeapInit+0xb4>)
 8005714:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8005716:	4b14      	ldr	r3, [pc, #80]	; (8005768 <prvHeapInit+0xb4>)
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	2200      	movs	r2, #0
 800571c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800571e:	4b12      	ldr	r3, [pc, #72]	; (8005768 <prvHeapInit+0xb4>)
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	2200      	movs	r2, #0
 8005724:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800572a:	683b      	ldr	r3, [r7, #0]
 800572c:	68fa      	ldr	r2, [r7, #12]
 800572e:	1ad2      	subs	r2, r2, r3
 8005730:	683b      	ldr	r3, [r7, #0]
 8005732:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005734:	4b0c      	ldr	r3, [pc, #48]	; (8005768 <prvHeapInit+0xb4>)
 8005736:	681a      	ldr	r2, [r3, #0]
 8005738:	683b      	ldr	r3, [r7, #0]
 800573a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800573c:	683b      	ldr	r3, [r7, #0]
 800573e:	685b      	ldr	r3, [r3, #4]
 8005740:	4a0a      	ldr	r2, [pc, #40]	; (800576c <prvHeapInit+0xb8>)
 8005742:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005744:	683b      	ldr	r3, [r7, #0]
 8005746:	685b      	ldr	r3, [r3, #4]
 8005748:	4a09      	ldr	r2, [pc, #36]	; (8005770 <prvHeapInit+0xbc>)
 800574a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800574c:	4b09      	ldr	r3, [pc, #36]	; (8005774 <prvHeapInit+0xc0>)
 800574e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8005752:	601a      	str	r2, [r3, #0]
}
 8005754:	bf00      	nop
 8005756:	3714      	adds	r7, #20
 8005758:	46bd      	mov	sp, r7
 800575a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800575e:	4770      	bx	lr
 8005760:	20001048 	.word	0x20001048
 8005764:	20004c48 	.word	0x20004c48
 8005768:	20004c50 	.word	0x20004c50
 800576c:	20004c58 	.word	0x20004c58
 8005770:	20004c54 	.word	0x20004c54
 8005774:	20004c64 	.word	0x20004c64

08005778 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005778:	b480      	push	{r7}
 800577a:	b085      	sub	sp, #20
 800577c:	af00      	add	r7, sp, #0
 800577e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005780:	4b28      	ldr	r3, [pc, #160]	; (8005824 <prvInsertBlockIntoFreeList+0xac>)
 8005782:	60fb      	str	r3, [r7, #12]
 8005784:	e002      	b.n	800578c <prvInsertBlockIntoFreeList+0x14>
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	60fb      	str	r3, [r7, #12]
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	687a      	ldr	r2, [r7, #4]
 8005792:	429a      	cmp	r2, r3
 8005794:	d8f7      	bhi.n	8005786 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	685b      	ldr	r3, [r3, #4]
 800579e:	68ba      	ldr	r2, [r7, #8]
 80057a0:	4413      	add	r3, r2
 80057a2:	687a      	ldr	r2, [r7, #4]
 80057a4:	429a      	cmp	r2, r3
 80057a6:	d108      	bne.n	80057ba <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	685a      	ldr	r2, [r3, #4]
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	685b      	ldr	r3, [r3, #4]
 80057b0:	441a      	add	r2, r3
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	685b      	ldr	r3, [r3, #4]
 80057c2:	68ba      	ldr	r2, [r7, #8]
 80057c4:	441a      	add	r2, r3
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	429a      	cmp	r2, r3
 80057cc:	d118      	bne.n	8005800 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	681a      	ldr	r2, [r3, #0]
 80057d2:	4b15      	ldr	r3, [pc, #84]	; (8005828 <prvInsertBlockIntoFreeList+0xb0>)
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	429a      	cmp	r2, r3
 80057d8:	d00d      	beq.n	80057f6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	685a      	ldr	r2, [r3, #4]
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	685b      	ldr	r3, [r3, #4]
 80057e4:	441a      	add	r2, r3
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	681a      	ldr	r2, [r3, #0]
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	601a      	str	r2, [r3, #0]
 80057f4:	e008      	b.n	8005808 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80057f6:	4b0c      	ldr	r3, [pc, #48]	; (8005828 <prvInsertBlockIntoFreeList+0xb0>)
 80057f8:	681a      	ldr	r2, [r3, #0]
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	601a      	str	r2, [r3, #0]
 80057fe:	e003      	b.n	8005808 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	681a      	ldr	r2, [r3, #0]
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005808:	68fa      	ldr	r2, [r7, #12]
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	429a      	cmp	r2, r3
 800580e:	d002      	beq.n	8005816 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	687a      	ldr	r2, [r7, #4]
 8005814:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005816:	bf00      	nop
 8005818:	3714      	adds	r7, #20
 800581a:	46bd      	mov	sp, r7
 800581c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005820:	4770      	bx	lr
 8005822:	bf00      	nop
 8005824:	20004c48 	.word	0x20004c48
 8005828:	20004c50 	.word	0x20004c50

0800582c <clock_gettime>:

/*-----------------------------------------------------------*/

int clock_gettime( clockid_t clock_id,
                   struct timespec * tp )
{
 800582c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005830:	b08e      	sub	sp, #56	; 0x38
 8005832:	af00      	add	r7, sp, #0
 8005834:	6278      	str	r0, [r7, #36]	; 0x24
 8005836:	6239      	str	r1, [r7, #32]
    TimeOut_t xCurrentTime = { 0 };
 8005838:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800583c:	2300      	movs	r3, #0
 800583e:	6013      	str	r3, [r2, #0]
 8005840:	6053      	str	r3, [r2, #4]

    /* Intermediate variable used to convert TimeOut_t to struct timespec.
     * Also used to detect overflow issues. It must be unsigned because the
     * behavior of signed integer overflow is undefined. */
    uint64_t ullTickCount = 0ULL;
 8005842:	f04f 0200 	mov.w	r2, #0
 8005846:	f04f 0300 	mov.w	r3, #0
 800584a:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    /* Silence warnings about unused parameters. */
    ( void ) clock_id;

    /* Get the current tick count and overflow count. vTaskSetTimeOutState()
     * is used to get these values because they are both static in tasks.c. */
    vTaskSetTimeOutState( &xCurrentTime );
 800584e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005852:	4618      	mov	r0, r3
 8005854:	f7fe fd00 	bl	8004258 <vTaskSetTimeOutState>

    /* Adjust the tick count for the number of times a TickType_t has overflowed.
     * portMAX_DELAY should be the maximum value of a TickType_t. */
    ullTickCount = ( uint64_t ) ( xCurrentTime.xOverflowCount ) << ( sizeof( TickType_t ) * 8 );
 8005858:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800585a:	17da      	asrs	r2, r3, #31
 800585c:	61bb      	str	r3, [r7, #24]
 800585e:	61fa      	str	r2, [r7, #28]
 8005860:	f04f 0200 	mov.w	r2, #0
 8005864:	f04f 0300 	mov.w	r3, #0
 8005868:	69b9      	ldr	r1, [r7, #24]
 800586a:	000b      	movs	r3, r1
 800586c:	2200      	movs	r2, #0
 800586e:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

    /* Add the current tick count. */
    ullTickCount += xCurrentTime.xTimeOnEntering;
 8005872:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005874:	2200      	movs	r2, #0
 8005876:	461c      	mov	r4, r3
 8005878:	4615      	mov	r5, r2
 800587a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800587e:	1911      	adds	r1, r2, r4
 8005880:	60b9      	str	r1, [r7, #8]
 8005882:	416b      	adcs	r3, r5
 8005884:	60fb      	str	r3, [r7, #12]
 8005886:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 800588a:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30

    /* Convert ullTickCount to timespec. */
    UTILS_NanosecondsToTimespec( ( int64_t ) ullTickCount * NANOSECONDS_PER_TICK, tp );
 800588e:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8005892:	4602      	mov	r2, r0
 8005894:	460b      	mov	r3, r1
 8005896:	f04f 0400 	mov.w	r4, #0
 800589a:	f04f 0500 	mov.w	r5, #0
 800589e:	015d      	lsls	r5, r3, #5
 80058a0:	ea45 65d2 	orr.w	r5, r5, r2, lsr #27
 80058a4:	0154      	lsls	r4, r2, #5
 80058a6:	4622      	mov	r2, r4
 80058a8:	462b      	mov	r3, r5
 80058aa:	ebb2 0800 	subs.w	r8, r2, r0
 80058ae:	eb63 0901 	sbc.w	r9, r3, r1
 80058b2:	f04f 0200 	mov.w	r2, #0
 80058b6:	f04f 0300 	mov.w	r3, #0
 80058ba:	ea4f 2349 	mov.w	r3, r9, lsl #9
 80058be:	ea43 53d8 	orr.w	r3, r3, r8, lsr #23
 80058c2:	ea4f 2248 	mov.w	r2, r8, lsl #9
 80058c6:	4690      	mov	r8, r2
 80058c8:	4699      	mov	r9, r3
 80058ca:	eb18 0a00 	adds.w	sl, r8, r0
 80058ce:	eb49 0b01 	adc.w	fp, r9, r1
 80058d2:	f04f 0200 	mov.w	r2, #0
 80058d6:	f04f 0300 	mov.w	r3, #0
 80058da:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80058de:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80058e2:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80058e6:	ebb2 040a 	subs.w	r4, r2, sl
 80058ea:	603c      	str	r4, [r7, #0]
 80058ec:	eb63 030b 	sbc.w	r3, r3, fp
 80058f0:	607b      	str	r3, [r7, #4]
 80058f2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80058f6:	4623      	mov	r3, r4
 80058f8:	181b      	adds	r3, r3, r0
 80058fa:	613b      	str	r3, [r7, #16]
 80058fc:	462b      	mov	r3, r5
 80058fe:	eb41 0303 	adc.w	r3, r1, r3
 8005902:	617b      	str	r3, [r7, #20]
 8005904:	6a3a      	ldr	r2, [r7, #32]
 8005906:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800590a:	f000 fbe1 	bl	80060d0 <UTILS_NanosecondsToTimespec>

    return 0;
 800590e:	2300      	movs	r3, #0
}
 8005910:	4618      	mov	r0, r3
 8005912:	3738      	adds	r7, #56	; 0x38
 8005914:	46bd      	mov	sp, r7
 8005916:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800591a <prvExitThread>:
};

/*-----------------------------------------------------------*/

static void prvExitThread( void )
{
 800591a:	b580      	push	{r7, lr}
 800591c:	b082      	sub	sp, #8
 800591e:	af00      	add	r7, sp, #0
    pthread_internal_t * pxThread = ( pthread_internal_t * ) pthread_self();
 8005920:	f000 f9d8 	bl	8005cd4 <pthread_self>
 8005924:	6078      	str	r0, [r7, #4]

    /* If this thread is joinable, wait for a call to pthread_join. */
    if( pthreadIS_JOINABLE( pxThread->xAttr.usSchedPriorityDetachState ) )
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	885b      	ldrh	r3, [r3, #2]
 800592a:	b21b      	sxth	r3, r3
 800592c:	2b00      	cmp	r3, #0
 800592e:	da0b      	bge.n	8005948 <prvExitThread+0x2e>
    {
        ( void ) xSemaphoreGive( ( SemaphoreHandle_t ) &pxThread->xJoinBarrier );
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	f103 0010 	add.w	r0, r3, #16
 8005936:	2300      	movs	r3, #0
 8005938:	2200      	movs	r2, #0
 800593a:	2100      	movs	r1, #0
 800593c:	f7fd f94c 	bl	8002bd8 <xQueueGenericSend>

        /* Suspend until the call to pthread_join. The caller of pthread_join
         * will perform cleanup. */
        vTaskSuspend( NULL );
 8005940:	2000      	movs	r0, #0
 8005942:	f7fe f8d1 	bl	8003ae8 <vTaskSuspend>
    {
        /* For a detached thread, perform cleanup of thread object. */
        vPortFree( pxThread );
        vTaskDelete( NULL );
    }
}
 8005946:	e005      	b.n	8005954 <prvExitThread+0x3a>
        vPortFree( pxThread );
 8005948:	6878      	ldr	r0, [r7, #4]
 800594a:	f7ff fe51 	bl	80055f0 <vPortFree>
        vTaskDelete( NULL );
 800594e:	2000      	movs	r0, #0
 8005950:	f7fe f858 	bl	8003a04 <vTaskDelete>
}
 8005954:	bf00      	nop
 8005956:	3708      	adds	r7, #8
 8005958:	46bd      	mov	sp, r7
 800595a:	bd80      	pop	{r7, pc}

0800595c <prvRunThread>:

/*-----------------------------------------------------------*/

static void prvRunThread( void * pxArg )
{
 800595c:	b580      	push	{r7, lr}
 800595e:	b084      	sub	sp, #16
 8005960:	af00      	add	r7, sp, #0
 8005962:	6078      	str	r0, [r7, #4]
    pthread_internal_t * pxThread = ( pthread_internal_t * ) pxArg;
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	60fb      	str	r3, [r7, #12]

    /* Run the thread routine. */
    pxThread->xReturn = pxThread->pvStartRoutine( ( void * ) pxThread->xTaskArg );
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	685b      	ldr	r3, [r3, #4]
 800596c:	68fa      	ldr	r2, [r7, #12]
 800596e:	6892      	ldr	r2, [r2, #8]
 8005970:	4610      	mov	r0, r2
 8005972:	4798      	blx	r3
 8005974:	4602      	mov	r2, r0
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

    /* Exit once finished. This function does not return. */
    prvExitThread();
 800597c:	f7ff ffcd 	bl	800591a <prvExitThread>
}
 8005980:	bf00      	nop
 8005982:	3710      	adds	r7, #16
 8005984:	46bd      	mov	sp, r7
 8005986:	bd80      	pop	{r7, pc}

08005988 <pthread_attr_destroy>:

/*-----------------------------------------------------------*/

int pthread_attr_destroy( pthread_attr_t * attr )
{
 8005988:	b480      	push	{r7}
 800598a:	b083      	sub	sp, #12
 800598c:	af00      	add	r7, sp, #0
 800598e:	6078      	str	r0, [r7, #4]
    ( void ) attr;

    return 0;
 8005990:	2300      	movs	r3, #0
}
 8005992:	4618      	mov	r0, r3
 8005994:	370c      	adds	r7, #12
 8005996:	46bd      	mov	sp, r7
 8005998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800599c:	4770      	bx	lr

0800599e <pthread_attr_getschedparam>:

/*-----------------------------------------------------------*/

int pthread_attr_getschedparam( const pthread_attr_t * attr,
                                struct sched_param * param )
{
 800599e:	b480      	push	{r7}
 80059a0:	b085      	sub	sp, #20
 80059a2:	af00      	add	r7, sp, #0
 80059a4:	6078      	str	r0, [r7, #4]
 80059a6:	6039      	str	r1, [r7, #0]
    pthread_attr_internal_t * pxAttr = ( pthread_attr_internal_t * ) ( attr );
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	60fb      	str	r3, [r7, #12]

    param->sched_priority = ( int ) ( pthreadGET_SCHED_PRIORITY( pxAttr->usSchedPriorityDetachState ) );
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	885b      	ldrh	r3, [r3, #2]
 80059b0:	f3c3 020e 	ubfx	r2, r3, #0, #15
 80059b4:	683b      	ldr	r3, [r7, #0]
 80059b6:	601a      	str	r2, [r3, #0]

    return 0;
 80059b8:	2300      	movs	r3, #0
}
 80059ba:	4618      	mov	r0, r3
 80059bc:	3714      	adds	r7, #20
 80059be:	46bd      	mov	sp, r7
 80059c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059c4:	4770      	bx	lr
	...

080059c8 <pthread_attr_init>:
}

/*-----------------------------------------------------------*/

int pthread_attr_init( pthread_attr_t * attr )
{
 80059c8:	b480      	push	{r7}
 80059ca:	b083      	sub	sp, #12
 80059cc:	af00      	add	r7, sp, #0
 80059ce:	6078      	str	r0, [r7, #4]
    /* Copy the default values into the new thread attributes object. */
    *( ( pthread_attr_internal_t * ) ( attr ) ) = xDefaultThreadAttributes;
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	4a05      	ldr	r2, [pc, #20]	; (80059e8 <pthread_attr_init+0x20>)
 80059d4:	6810      	ldr	r0, [r2, #0]
 80059d6:	6018      	str	r0, [r3, #0]

    return 0;
 80059d8:	2300      	movs	r3, #0
}
 80059da:	4618      	mov	r0, r3
 80059dc:	370c      	adds	r7, #12
 80059de:	46bd      	mov	sp, r7
 80059e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e4:	4770      	bx	lr
 80059e6:	bf00      	nop
 80059e8:	08008d68 	.word	0x08008d68

080059ec <pthread_attr_setdetachstate>:

/*-----------------------------------------------------------*/

int pthread_attr_setdetachstate( pthread_attr_t * attr,
                                 int detachstate )
{
 80059ec:	b480      	push	{r7}
 80059ee:	b085      	sub	sp, #20
 80059f0:	af00      	add	r7, sp, #0
 80059f2:	6078      	str	r0, [r7, #4]
 80059f4:	6039      	str	r1, [r7, #0]
    int iStatus = 0;
 80059f6:	2300      	movs	r3, #0
 80059f8:	60fb      	str	r3, [r7, #12]
    pthread_attr_internal_t * pxAttr = ( pthread_attr_internal_t * ) ( attr );
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	60bb      	str	r3, [r7, #8]

    if( ( detachstate != PTHREAD_CREATE_DETACHED ) && ( detachstate != PTHREAD_CREATE_JOINABLE ) )
 80059fe:	683b      	ldr	r3, [r7, #0]
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d005      	beq.n	8005a10 <pthread_attr_setdetachstate+0x24>
 8005a04:	683b      	ldr	r3, [r7, #0]
 8005a06:	2b01      	cmp	r3, #1
 8005a08:	d002      	beq.n	8005a10 <pthread_attr_setdetachstate+0x24>
    {
        iStatus = EINVAL;
 8005a0a:	2316      	movs	r3, #22
 8005a0c:	60fb      	str	r3, [r7, #12]
 8005a0e:	e012      	b.n	8005a36 <pthread_attr_setdetachstate+0x4a>
    }
    else
    {
        /* clear and then set msb bit to detachstate) */
        pxAttr->usSchedPriorityDetachState &= ~pthreadDETACH_STATE_MASK;
 8005a10:	68bb      	ldr	r3, [r7, #8]
 8005a12:	885b      	ldrh	r3, [r3, #2]
 8005a14:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8005a18:	b29a      	uxth	r2, r3
 8005a1a:	68bb      	ldr	r3, [r7, #8]
 8005a1c:	805a      	strh	r2, [r3, #2]
        pxAttr->usSchedPriorityDetachState |= ( ( uint16_t ) detachstate << pthreadDETACH_STATE_SHIFT );
 8005a1e:	68bb      	ldr	r3, [r7, #8]
 8005a20:	885b      	ldrh	r3, [r3, #2]
 8005a22:	b21a      	sxth	r2, r3
 8005a24:	683b      	ldr	r3, [r7, #0]
 8005a26:	b29b      	uxth	r3, r3
 8005a28:	03db      	lsls	r3, r3, #15
 8005a2a:	b21b      	sxth	r3, r3
 8005a2c:	4313      	orrs	r3, r2
 8005a2e:	b21b      	sxth	r3, r3
 8005a30:	b29a      	uxth	r2, r3
 8005a32:	68bb      	ldr	r3, [r7, #8]
 8005a34:	805a      	strh	r2, [r3, #2]
    }

    return iStatus;
 8005a36:	68fb      	ldr	r3, [r7, #12]
}
 8005a38:	4618      	mov	r0, r3
 8005a3a:	3714      	adds	r7, #20
 8005a3c:	46bd      	mov	sp, r7
 8005a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a42:	4770      	bx	lr

08005a44 <pthread_attr_setschedparam>:

/*-----------------------------------------------------------*/

int pthread_attr_setschedparam( pthread_attr_t * attr,
                                const struct sched_param * param )
{
 8005a44:	b590      	push	{r4, r7, lr}
 8005a46:	b085      	sub	sp, #20
 8005a48:	af00      	add	r7, sp, #0
 8005a4a:	6078      	str	r0, [r7, #4]
 8005a4c:	6039      	str	r1, [r7, #0]
    int iStatus = 0;
 8005a4e:	2300      	movs	r3, #0
 8005a50:	60fb      	str	r3, [r7, #12]
    pthread_attr_internal_t * pxAttr = ( pthread_attr_internal_t * ) ( attr );
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	60bb      	str	r3, [r7, #8]

    /* Check for NULL param. */
    if( param == NULL )
 8005a56:	683b      	ldr	r3, [r7, #0]
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d101      	bne.n	8005a60 <pthread_attr_setschedparam+0x1c>
    {
        iStatus = EINVAL;
 8005a5c:	2316      	movs	r3, #22
 8005a5e:	60fb      	str	r3, [r7, #12]
    }

    /* Ensure that param.sched_priority is valid. */
    if( ( iStatus == 0 ) &&
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d10d      	bne.n	8005a82 <pthread_attr_setschedparam+0x3e>
        ( ( param->sched_priority > sched_get_priority_max( SCHED_OTHER ) ) ||
 8005a66:	683b      	ldr	r3, [r7, #0]
 8005a68:	681c      	ldr	r4, [r3, #0]
 8005a6a:	2000      	movs	r0, #0
 8005a6c:	f000 f93a 	bl	8005ce4 <sched_get_priority_max>
 8005a70:	4603      	mov	r3, r0
    if( ( iStatus == 0 ) &&
 8005a72:	429c      	cmp	r4, r3
 8005a74:	dc03      	bgt.n	8005a7e <pthread_attr_setschedparam+0x3a>
          ( param->sched_priority < 0 ) ) )
 8005a76:	683b      	ldr	r3, [r7, #0]
 8005a78:	681b      	ldr	r3, [r3, #0]
        ( ( param->sched_priority > sched_get_priority_max( SCHED_OTHER ) ) ||
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	da01      	bge.n	8005a82 <pthread_attr_setschedparam+0x3e>
    {
        iStatus = ENOTSUP;
 8005a7e:	235f      	movs	r3, #95	; 0x5f
 8005a80:	60fb      	str	r3, [r7, #12]
    }

    /* Set the sched_param. */
    if( iStatus == 0 )
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d111      	bne.n	8005aac <pthread_attr_setschedparam+0x68>
    {
        /* clear and then set  15 LSB to schedule priority) */
        pxAttr->usSchedPriorityDetachState &= ~pthreadSCHED_PRIORITY_MASK;
 8005a88:	68bb      	ldr	r3, [r7, #8]
 8005a8a:	885b      	ldrh	r3, [r3, #2]
 8005a8c:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8005a90:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8005a94:	b29a      	uxth	r2, r3
 8005a96:	68bb      	ldr	r3, [r7, #8]
 8005a98:	805a      	strh	r2, [r3, #2]
        pxAttr->usSchedPriorityDetachState |= ( ( uint16_t ) param->sched_priority );
 8005a9a:	68bb      	ldr	r3, [r7, #8]
 8005a9c:	885a      	ldrh	r2, [r3, #2]
 8005a9e:	683b      	ldr	r3, [r7, #0]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	b29b      	uxth	r3, r3
 8005aa4:	4313      	orrs	r3, r2
 8005aa6:	b29a      	uxth	r2, r3
 8005aa8:	68bb      	ldr	r3, [r7, #8]
 8005aaa:	805a      	strh	r2, [r3, #2]
    }

    return iStatus;
 8005aac:	68fb      	ldr	r3, [r7, #12]
}
 8005aae:	4618      	mov	r0, r3
 8005ab0:	3714      	adds	r7, #20
 8005ab2:	46bd      	mov	sp, r7
 8005ab4:	bd90      	pop	{r4, r7, pc}

08005ab6 <pthread_attr_setstacksize>:

/*-----------------------------------------------------------*/

int pthread_attr_setstacksize( pthread_attr_t * attr,
                               size_t stacksize )
{
 8005ab6:	b480      	push	{r7}
 8005ab8:	b085      	sub	sp, #20
 8005aba:	af00      	add	r7, sp, #0
 8005abc:	6078      	str	r0, [r7, #4]
 8005abe:	6039      	str	r1, [r7, #0]
    int iStatus = 0;
 8005ac0:	2300      	movs	r3, #0
 8005ac2:	60fb      	str	r3, [r7, #12]
    pthread_attr_internal_t * pxAttr = ( pthread_attr_internal_t * ) ( attr );
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	60bb      	str	r3, [r7, #8]

    if( stacksize < PTHREAD_STACK_MIN )
 8005ac8:	683b      	ldr	r3, [r7, #0]
 8005aca:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005ace:	d202      	bcs.n	8005ad6 <pthread_attr_setstacksize+0x20>
    {
        iStatus = EINVAL;
 8005ad0:	2316      	movs	r3, #22
 8005ad2:	60fb      	str	r3, [r7, #12]
 8005ad4:	e003      	b.n	8005ade <pthread_attr_setstacksize+0x28>
    }
    else
    {
        pxAttr->usStackSize = ( uint16_t ) stacksize;
 8005ad6:	683b      	ldr	r3, [r7, #0]
 8005ad8:	b29a      	uxth	r2, r3
 8005ada:	68bb      	ldr	r3, [r7, #8]
 8005adc:	801a      	strh	r2, [r3, #0]
    }

    return iStatus;
 8005ade:	68fb      	ldr	r3, [r7, #12]
}
 8005ae0:	4618      	mov	r0, r3
 8005ae2:	3714      	adds	r7, #20
 8005ae4:	46bd      	mov	sp, r7
 8005ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aea:	4770      	bx	lr

08005aec <pthread_create>:

int pthread_create( pthread_t * thread,
                    const pthread_attr_t * attr,
                    void *( *startroutine )( void * ),
                    void * arg )
{
 8005aec:	b580      	push	{r7, lr}
 8005aee:	b08a      	sub	sp, #40	; 0x28
 8005af0:	af02      	add	r7, sp, #8
 8005af2:	60f8      	str	r0, [r7, #12]
 8005af4:	60b9      	str	r1, [r7, #8]
 8005af6:	607a      	str	r2, [r7, #4]
 8005af8:	603b      	str	r3, [r7, #0]
    int iStatus = 0;
 8005afa:	2300      	movs	r3, #0
 8005afc:	61fb      	str	r3, [r7, #28]
    pthread_internal_t * pxThread = NULL;
 8005afe:	2300      	movs	r3, #0
 8005b00:	61bb      	str	r3, [r7, #24]
    struct sched_param xSchedParam = { .sched_priority = tskIDLE_PRIORITY };
 8005b02:	2300      	movs	r3, #0
 8005b04:	617b      	str	r3, [r7, #20]

    /* Allocate memory for new thread object. */
    pxThread = ( pthread_internal_t * ) pvPortMalloc( sizeof( pthread_internal_t ) );
 8005b06:	20b4      	movs	r0, #180	; 0xb4
 8005b08:	f7ff fca6 	bl	8005458 <pvPortMalloc>
 8005b0c:	61b8      	str	r0, [r7, #24]

    if( pxThread == NULL )
 8005b0e:	69bb      	ldr	r3, [r7, #24]
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d101      	bne.n	8005b18 <pthread_create+0x2c>
    {
        /* No memory. */
        iStatus = EAGAIN;
 8005b14:	230b      	movs	r3, #11
 8005b16:	61fb      	str	r3, [r7, #28]
    }

    if( iStatus == 0 )
 8005b18:	69fb      	ldr	r3, [r7, #28]
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d12a      	bne.n	8005b74 <pthread_create+0x88>
    {
        /* No attributes given, use default attributes. */
        if( attr == NULL )
 8005b1e:	68bb      	ldr	r3, [r7, #8]
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d104      	bne.n	8005b2e <pthread_create+0x42>
        {
            pxThread->xAttr = xDefaultThreadAttributes;
 8005b24:	69bb      	ldr	r3, [r7, #24]
 8005b26:	4a2a      	ldr	r2, [pc, #168]	; (8005bd0 <pthread_create+0xe4>)
 8005b28:	6812      	ldr	r2, [r2, #0]
 8005b2a:	601a      	str	r2, [r3, #0]
 8005b2c:	e003      	b.n	8005b36 <pthread_create+0x4a>
        }
        /* Otherwise, use provided attributes. */
        else
        {
            pxThread->xAttr = *( ( pthread_attr_internal_t * ) ( attr ) );
 8005b2e:	69bb      	ldr	r3, [r7, #24]
 8005b30:	68ba      	ldr	r2, [r7, #8]
 8005b32:	6810      	ldr	r0, [r2, #0]
 8005b34:	6018      	str	r0, [r3, #0]
        }

        /* Get priority from attributes */
        xSchedParam.sched_priority = ( int ) pthreadGET_SCHED_PRIORITY( pxThread->xAttr.usSchedPriorityDetachState );
 8005b36:	69bb      	ldr	r3, [r7, #24]
 8005b38:	885b      	ldrh	r3, [r3, #2]
 8005b3a:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8005b3e:	617b      	str	r3, [r7, #20]

        /* Set argument and start routine. */
        pxThread->xTaskArg = arg;
 8005b40:	69bb      	ldr	r3, [r7, #24]
 8005b42:	683a      	ldr	r2, [r7, #0]
 8005b44:	609a      	str	r2, [r3, #8]
        pxThread->pvStartRoutine = startroutine;
 8005b46:	69bb      	ldr	r3, [r7, #24]
 8005b48:	687a      	ldr	r2, [r7, #4]
 8005b4a:	605a      	str	r2, [r3, #4]

        /* If this thread is joinable, create the synchronization mechanisms for
         * pthread_join. */

        if( pthreadIS_JOINABLE( pxThread->xAttr.usSchedPriorityDetachState ) )
 8005b4c:	69bb      	ldr	r3, [r7, #24]
 8005b4e:	885b      	ldrh	r3, [r3, #2]
 8005b50:	b21b      	sxth	r3, r3
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	da0e      	bge.n	8005b74 <pthread_create+0x88>
        {
            /* These calls will not fail when their arguments aren't NULL. */
            ( void ) xSemaphoreCreateMutexStatic( &pxThread->xJoinMutex );
 8005b56:	69bb      	ldr	r3, [r7, #24]
 8005b58:	3360      	adds	r3, #96	; 0x60
 8005b5a:	4619      	mov	r1, r3
 8005b5c:	2001      	movs	r0, #1
 8005b5e:	f7fc ffe8 	bl	8002b32 <xQueueCreateMutexStatic>
            ( void ) xSemaphoreCreateBinaryStatic( &pxThread->xJoinBarrier );
 8005b62:	69bb      	ldr	r3, [r7, #24]
 8005b64:	3310      	adds	r3, #16
 8005b66:	2203      	movs	r2, #3
 8005b68:	9200      	str	r2, [sp, #0]
 8005b6a:	2200      	movs	r2, #0
 8005b6c:	2100      	movs	r1, #0
 8005b6e:	2001      	movs	r0, #1
 8005b70:	f7fc ff2a 	bl	80029c8 <xQueueGenericCreateStatic>
        }
    }

    if( iStatus == 0 )
 8005b74:	69fb      	ldr	r3, [r7, #28]
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d125      	bne.n	8005bc6 <pthread_create+0xda>
    {
        /* Suspend all tasks to create a critical section. This ensures that
         * the new thread doesn't exit before a tag is assigned. */
        vTaskSuspendAll();
 8005b7a:	f7fe f89b 	bl	8003cb4 <vTaskSuspendAll>

        /* Create the FreeRTOS task that will run the pthread. */
        if( xTaskCreate( prvRunThread,
                         posixconfigPTHREAD_TASK_NAME,
                         ( uint16_t ) ( pxThread->xAttr.usStackSize / sizeof( StackType_t ) ),
 8005b7e:	69bb      	ldr	r3, [r7, #24]
 8005b80:	881b      	ldrh	r3, [r3, #0]
        if( xTaskCreate( prvRunThread,
 8005b82:	089b      	lsrs	r3, r3, #2
 8005b84:	b29a      	uxth	r2, r3
                         ( void * ) pxThread,
                         xSchedParam.sched_priority,
 8005b86:	697b      	ldr	r3, [r7, #20]
        if( xTaskCreate( prvRunThread,
 8005b88:	4619      	mov	r1, r3
 8005b8a:	69bb      	ldr	r3, [r7, #24]
 8005b8c:	330c      	adds	r3, #12
 8005b8e:	9301      	str	r3, [sp, #4]
 8005b90:	9100      	str	r1, [sp, #0]
 8005b92:	69bb      	ldr	r3, [r7, #24]
 8005b94:	490f      	ldr	r1, [pc, #60]	; (8005bd4 <pthread_create+0xe8>)
 8005b96:	4810      	ldr	r0, [pc, #64]	; (8005bd8 <pthread_create+0xec>)
 8005b98:	f7fd fdd5 	bl	8003746 <xTaskCreate>
 8005b9c:	4603      	mov	r3, r0
 8005b9e:	2b01      	cmp	r3, #1
 8005ba0:	d005      	beq.n	8005bae <pthread_create+0xc2>
                         &pxThread->xTaskHandle ) != pdPASS )
        {
            /* Task creation failed, no memory. */
            vPortFree( pxThread );
 8005ba2:	69b8      	ldr	r0, [r7, #24]
 8005ba4:	f7ff fd24 	bl	80055f0 <vPortFree>
            iStatus = EAGAIN;
 8005ba8:	230b      	movs	r3, #11
 8005baa:	61fb      	str	r3, [r7, #28]
 8005bac:	e009      	b.n	8005bc2 <pthread_create+0xd6>
        }
        else
        {
            /* Store the pointer to the thread object in the task tag. */
            vTaskSetApplicationTaskTag( pxThread->xTaskHandle, ( TaskHookFunction_t ) pxThread );
 8005bae:	69bb      	ldr	r3, [r7, #24]
 8005bb0:	68db      	ldr	r3, [r3, #12]
 8005bb2:	69ba      	ldr	r2, [r7, #24]
 8005bb4:	4611      	mov	r1, r2
 8005bb6:	4618      	mov	r0, r3
 8005bb8:	f7fe f9f2 	bl	8003fa0 <vTaskSetApplicationTaskTag>

            /* Set the thread object for the user. */
            *thread = ( pthread_t ) pxThread;
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	69ba      	ldr	r2, [r7, #24]
 8005bc0:	601a      	str	r2, [r3, #0]
        }

        /* End the critical section. */
        xTaskResumeAll();
 8005bc2:	f7fe f885 	bl	8003cd0 <xTaskResumeAll>
    }

    return iStatus;
 8005bc6:	69fb      	ldr	r3, [r7, #28]
}
 8005bc8:	4618      	mov	r0, r3
 8005bca:	3720      	adds	r7, #32
 8005bcc:	46bd      	mov	sp, r7
 8005bce:	bd80      	pop	{r7, pc}
 8005bd0:	08008d68 	.word	0x08008d68
 8005bd4:	08008d3c 	.word	0x08008d3c
 8005bd8:	0800595d 	.word	0x0800595d

08005bdc <pthread_equal>:

/*-----------------------------------------------------------*/

int pthread_equal( pthread_t t1,
                   pthread_t t2 )
{
 8005bdc:	b480      	push	{r7}
 8005bde:	b083      	sub	sp, #12
 8005be0:	af00      	add	r7, sp, #0
 8005be2:	6078      	str	r0, [r7, #4]
 8005be4:	6039      	str	r1, [r7, #0]
    return t1 == t2;
 8005be6:	687a      	ldr	r2, [r7, #4]
 8005be8:	683b      	ldr	r3, [r7, #0]
 8005bea:	429a      	cmp	r2, r3
 8005bec:	bf0c      	ite	eq
 8005bee:	2301      	moveq	r3, #1
 8005bf0:	2300      	movne	r3, #0
 8005bf2:	b2db      	uxtb	r3, r3
}
 8005bf4:	4618      	mov	r0, r3
 8005bf6:	370c      	adds	r7, #12
 8005bf8:	46bd      	mov	sp, r7
 8005bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bfe:	4770      	bx	lr

08005c00 <pthread_join>:

/*-----------------------------------------------------------*/

int pthread_join( pthread_t pthread,
                  void ** retval )
{
 8005c00:	b580      	push	{r7, lr}
 8005c02:	b084      	sub	sp, #16
 8005c04:	af00      	add	r7, sp, #0
 8005c06:	6078      	str	r0, [r7, #4]
 8005c08:	6039      	str	r1, [r7, #0]
    int iStatus = 0;
 8005c0a:	2300      	movs	r3, #0
 8005c0c:	60fb      	str	r3, [r7, #12]
    pthread_internal_t * pxThread = ( pthread_internal_t * ) pthread;
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	60bb      	str	r3, [r7, #8]

    /* Make sure pthread is joinable. Otherwise, this function would block
     * forever waiting for an unjoinable thread. */
    if( !pthreadIS_JOINABLE( pxThread->xAttr.usSchedPriorityDetachState ) )
 8005c12:	68bb      	ldr	r3, [r7, #8]
 8005c14:	885b      	ldrh	r3, [r3, #2]
 8005c16:	b21b      	sxth	r3, r3
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	db01      	blt.n	8005c20 <pthread_join+0x20>
    {
        iStatus = EDEADLK;
 8005c1c:	232d      	movs	r3, #45	; 0x2d
 8005c1e:	60fb      	str	r3, [r7, #12]
    }

    /* Only one thread may attempt to join another. Lock the join mutex
     * to prevent other threads from calling pthread_join on the same thread. */
    if( iStatus == 0 )
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d10a      	bne.n	8005c3c <pthread_join+0x3c>
    {
        if( xSemaphoreTake( ( SemaphoreHandle_t ) &pxThread->xJoinMutex, 0 ) != pdPASS )
 8005c26:	68bb      	ldr	r3, [r7, #8]
 8005c28:	3360      	adds	r3, #96	; 0x60
 8005c2a:	2100      	movs	r1, #0
 8005c2c:	4618      	mov	r0, r3
 8005c2e:	f7fd fa4d 	bl	80030cc <xQueueSemaphoreTake>
 8005c32:	4603      	mov	r3, r0
 8005c34:	2b01      	cmp	r3, #1
 8005c36:	d001      	beq.n	8005c3c <pthread_join+0x3c>
        {
            /* Another thread has already joined the requested thread, which would
             * cause this thread to wait forever. */
            iStatus = EDEADLK;
 8005c38:	232d      	movs	r3, #45	; 0x2d
 8005c3a:	60fb      	str	r3, [r7, #12]
        }
    }

    /* Attempting to join the calling thread would cause a deadlock. */
    if( iStatus == 0 )
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d10b      	bne.n	8005c5a <pthread_join+0x5a>
    {
        if( pthread_equal( pthread_self(), pthread ) != 0 )
 8005c42:	f000 f847 	bl	8005cd4 <pthread_self>
 8005c46:	4603      	mov	r3, r0
 8005c48:	6879      	ldr	r1, [r7, #4]
 8005c4a:	4618      	mov	r0, r3
 8005c4c:	f7ff ffc6 	bl	8005bdc <pthread_equal>
 8005c50:	4603      	mov	r3, r0
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d001      	beq.n	8005c5a <pthread_join+0x5a>
        {
            iStatus = EDEADLK;
 8005c56:	232d      	movs	r3, #45	; 0x2d
 8005c58:	60fb      	str	r3, [r7, #12]
        }
    }

    if( iStatus == 0 )
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d134      	bne.n	8005cca <pthread_join+0xca>
    {
        /* Wait for the joining thread to finish. Because this call waits forever,
         * it should never fail. */
        ( void ) xSemaphoreTake( ( SemaphoreHandle_t ) &pxThread->xJoinBarrier, portMAX_DELAY );
 8005c60:	68bb      	ldr	r3, [r7, #8]
 8005c62:	3310      	adds	r3, #16
 8005c64:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8005c68:	4618      	mov	r0, r3
 8005c6a:	f7fd fa2f 	bl	80030cc <xQueueSemaphoreTake>

        /* Create a critical section to clean up the joined thread. */
        vTaskSuspendAll();
 8005c6e:	f7fe f821 	bl	8003cb4 <vTaskSuspendAll>

        /* Release xJoinBarrier and delete it. */
        ( void ) xSemaphoreGive( ( SemaphoreHandle_t ) &pxThread->xJoinBarrier );
 8005c72:	68bb      	ldr	r3, [r7, #8]
 8005c74:	f103 0010 	add.w	r0, r3, #16
 8005c78:	2300      	movs	r3, #0
 8005c7a:	2200      	movs	r2, #0
 8005c7c:	2100      	movs	r1, #0
 8005c7e:	f7fc ffab 	bl	8002bd8 <xQueueGenericSend>
        vSemaphoreDelete( ( SemaphoreHandle_t ) &pxThread->xJoinBarrier );
 8005c82:	68bb      	ldr	r3, [r7, #8]
 8005c84:	3310      	adds	r3, #16
 8005c86:	4618      	mov	r0, r3
 8005c88:	f7fd fb2c 	bl	80032e4 <vQueueDelete>

        /* Release xJoinMutex and delete it. */
        ( void ) xSemaphoreGive( ( SemaphoreHandle_t ) &pxThread->xJoinMutex );
 8005c8c:	68bb      	ldr	r3, [r7, #8]
 8005c8e:	f103 0060 	add.w	r0, r3, #96	; 0x60
 8005c92:	2300      	movs	r3, #0
 8005c94:	2200      	movs	r2, #0
 8005c96:	2100      	movs	r1, #0
 8005c98:	f7fc ff9e 	bl	8002bd8 <xQueueGenericSend>
        vSemaphoreDelete( ( SemaphoreHandle_t ) &pxThread->xJoinMutex );
 8005c9c:	68bb      	ldr	r3, [r7, #8]
 8005c9e:	3360      	adds	r3, #96	; 0x60
 8005ca0:	4618      	mov	r0, r3
 8005ca2:	f7fd fb1f 	bl	80032e4 <vQueueDelete>

        /* Delete the FreeRTOS task that ran the thread. */
        vTaskDelete( pxThread->xTaskHandle );
 8005ca6:	68bb      	ldr	r3, [r7, #8]
 8005ca8:	68db      	ldr	r3, [r3, #12]
 8005caa:	4618      	mov	r0, r3
 8005cac:	f7fd feaa 	bl	8003a04 <vTaskDelete>

        /* Set the return value. */
        if( retval != NULL )
 8005cb0:	683b      	ldr	r3, [r7, #0]
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d004      	beq.n	8005cc0 <pthread_join+0xc0>
        {
            *retval = pxThread->xReturn;
 8005cb6:	68bb      	ldr	r3, [r7, #8]
 8005cb8:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8005cbc:	683b      	ldr	r3, [r7, #0]
 8005cbe:	601a      	str	r2, [r3, #0]
        }

        /* Free the thread object. */
        vPortFree( pxThread );
 8005cc0:	68b8      	ldr	r0, [r7, #8]
 8005cc2:	f7ff fc95 	bl	80055f0 <vPortFree>

        /* End the critical section. */
        xTaskResumeAll();
 8005cc6:	f7fe f803 	bl	8003cd0 <xTaskResumeAll>
    }

    return iStatus;
 8005cca:	68fb      	ldr	r3, [r7, #12]
}
 8005ccc:	4618      	mov	r0, r3
 8005cce:	3710      	adds	r7, #16
 8005cd0:	46bd      	mov	sp, r7
 8005cd2:	bd80      	pop	{r7, pc}

08005cd4 <pthread_self>:

/*-----------------------------------------------------------*/

pthread_t pthread_self( void )
{
 8005cd4:	b580      	push	{r7, lr}
 8005cd6:	af00      	add	r7, sp, #0
    /* Return a reference to this pthread object, which is stored in the
     * FreeRTOS task tag. */
    return ( pthread_t ) xTaskGetApplicationTaskTag( NULL );
 8005cd8:	2000      	movs	r0, #0
 8005cda:	f7fe f97d 	bl	8003fd8 <xTaskGetApplicationTaskTag>
 8005cde:	4603      	mov	r3, r0
}
 8005ce0:	4618      	mov	r0, r3
 8005ce2:	bd80      	pop	{r7, pc}

08005ce4 <sched_get_priority_max>:
#include "FreeRTOS_POSIX/sched.h"

/*-----------------------------------------------------------*/

int sched_get_priority_max( int policy )
{
 8005ce4:	b480      	push	{r7}
 8005ce6:	b083      	sub	sp, #12
 8005ce8:	af00      	add	r7, sp, #0
 8005cea:	6078      	str	r0, [r7, #4]
    /* Silence warnings about unused parameters. */
    ( void ) policy;

    return configMAX_PRIORITIES - 1;
 8005cec:	2337      	movs	r3, #55	; 0x37
}
 8005cee:	4618      	mov	r0, r3
 8005cf0:	370c      	adds	r7, #12
 8005cf2:	46bd      	mov	sp, r7
 8005cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cf8:	4770      	bx	lr

08005cfa <sem_destroy>:


/*-----------------------------------------------------------*/

int sem_destroy( sem_t * sem )
{
 8005cfa:	b580      	push	{r7, lr}
 8005cfc:	b084      	sub	sp, #16
 8005cfe:	af00      	add	r7, sp, #0
 8005d00:	6078      	str	r0, [r7, #4]
    sem_internal_t * pxSem = ( sem_internal_t * ) ( sem );
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	60fb      	str	r3, [r7, #12]

    /* Free the resources in use by the semaphore. */
    vSemaphoreDelete( ( SemaphoreHandle_t ) &pxSem->xSemaphore );
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	4618      	mov	r0, r3
 8005d0a:	f7fd faeb 	bl	80032e4 <vQueueDelete>

    return 0;
 8005d0e:	2300      	movs	r3, #0
}
 8005d10:	4618      	mov	r0, r3
 8005d12:	3710      	adds	r7, #16
 8005d14:	46bd      	mov	sp, r7
 8005d16:	bd80      	pop	{r7, pc}

08005d18 <sem_init>:
/*-----------------------------------------------------------*/

int sem_init( sem_t * sem,
              int pshared,
              unsigned value )
{
 8005d18:	b580      	push	{r7, lr}
 8005d1a:	b086      	sub	sp, #24
 8005d1c:	af00      	add	r7, sp, #0
 8005d1e:	60f8      	str	r0, [r7, #12]
 8005d20:	60b9      	str	r1, [r7, #8]
 8005d22:	607a      	str	r2, [r7, #4]
    int iStatus = 0;
 8005d24:	2300      	movs	r3, #0
 8005d26:	617b      	str	r3, [r7, #20]
    sem_internal_t * pxSem = ( sem_internal_t * ) ( sem );
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	613b      	str	r3, [r7, #16]

    /* Silence warnings about unused parameters. */
    ( void ) pshared;

    /* Check value parameter. */
    if( value > SEM_VALUE_MAX )
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005d32:	d305      	bcc.n	8005d40 <sem_init+0x28>
    {
        errno = EINVAL;
 8005d34:	4b0b      	ldr	r3, [pc, #44]	; (8005d64 <sem_init+0x4c>)
 8005d36:	2216      	movs	r2, #22
 8005d38:	601a      	str	r2, [r3, #0]
        iStatus = -1;
 8005d3a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005d3e:	617b      	str	r3, [r7, #20]
    }

    /* value is guaranteed to not exceed INT32_MAX, which is the default value of SEM_VALUE_MAX (0x7FFFU). */
    pxSem->value = ( int ) value;
 8005d40:	687a      	ldr	r2, [r7, #4]
 8005d42:	693b      	ldr	r3, [r7, #16]
 8005d44:	651a      	str	r2, [r3, #80]	; 0x50
    /* Create the FreeRTOS semaphore.
     * This is only used to queue threads when no semaphore is available.
     * Initializing with semaphore initial count zero.
     * This call will not fail because the memory for the semaphore has already been allocated.
     */
    if( iStatus == 0 )
 8005d46:	697b      	ldr	r3, [r7, #20]
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d106      	bne.n	8005d5a <sem_init+0x42>
    {
        ( void ) xSemaphoreCreateCountingStatic( SEM_VALUE_MAX, 0, &pxSem->xSemaphore );
 8005d4c:	693b      	ldr	r3, [r7, #16]
 8005d4e:	461a      	mov	r2, r3
 8005d50:	2100      	movs	r1, #0
 8005d52:	f647 70ff 	movw	r0, #32767	; 0x7fff
 8005d56:	f7fc ff07 	bl	8002b68 <xQueueCreateCountingSemaphoreStatic>
    }

    return iStatus;
 8005d5a:	697b      	ldr	r3, [r7, #20]
}
 8005d5c:	4618      	mov	r0, r3
 8005d5e:	3718      	adds	r7, #24
 8005d60:	46bd      	mov	sp, r7
 8005d62:	bd80      	pop	{r7, pc}
 8005d64:	20000ee4 	.word	0x20000ee4

08005d68 <sem_post>:

/*-----------------------------------------------------------*/

int sem_post( sem_t * sem )
{
 8005d68:	b580      	push	{r7, lr}
 8005d6a:	b08a      	sub	sp, #40	; 0x28
 8005d6c:	af00      	add	r7, sp, #0
 8005d6e:	6078      	str	r0, [r7, #4]
    sem_internal_t * pxSem = ( sem_internal_t * ) ( sem );
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	627b      	str	r3, [r7, #36]	; 0x24

    int iPreviouValue = Atomic_Increment_u32( ( uint32_t * ) &pxSem->value );
 8005d74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d76:	3350      	adds	r3, #80	; 0x50
 8005d78:	61fb      	str	r3, [r7, #28]
	__asm volatile
 8005d7a:	f3ef 8211 	mrs	r2, BASEPRI
 8005d7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d82:	f383 8811 	msr	BASEPRI, r3
 8005d86:	f3bf 8f6f 	isb	sy
 8005d8a:	f3bf 8f4f 	dsb	sy
 8005d8e:	61ba      	str	r2, [r7, #24]
 8005d90:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8005d92:	69bb      	ldr	r3, [r7, #24]
 */
static portFORCE_INLINE uint32_t Atomic_Increment_u32( uint32_t volatile * pulAddend )
{
uint32_t ulCurrent;

	ATOMIC_ENTER_CRITICAL();
 8005d94:	613b      	str	r3, [r7, #16]
	{
		ulCurrent = *pulAddend;
 8005d96:	69fb      	ldr	r3, [r7, #28]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	60fb      	str	r3, [r7, #12]
		*pulAddend += 1;
 8005d9c:	69fb      	ldr	r3, [r7, #28]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	1c5a      	adds	r2, r3, #1
 8005da2:	69fb      	ldr	r3, [r7, #28]
 8005da4:	601a      	str	r2, [r3, #0]
 8005da6:	693b      	ldr	r3, [r7, #16]
 8005da8:	60bb      	str	r3, [r7, #8]
	__asm volatile
 8005daa:	68bb      	ldr	r3, [r7, #8]
 8005dac:	f383 8811 	msr	BASEPRI, r3
}
 8005db0:	bf00      	nop
	}
	ATOMIC_EXIT_CRITICAL();

	return ulCurrent;
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	623b      	str	r3, [r7, #32]

    /* If previous semaphore value is equal or larger than zero, there is no
     * thread waiting for this semaphore. Otherwise (<0), call FreeRTOS interface
     * to wake up a thread. */
    if( iPreviouValue < 0 )
 8005db6:	6a3b      	ldr	r3, [r7, #32]
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	da05      	bge.n	8005dc8 <sem_post+0x60>
    {
        /* Give the semaphore using the FreeRTOS API. */
        ( void ) xSemaphoreGive( ( SemaphoreHandle_t ) &pxSem->xSemaphore );
 8005dbc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005dbe:	2300      	movs	r3, #0
 8005dc0:	2200      	movs	r2, #0
 8005dc2:	2100      	movs	r1, #0
 8005dc4:	f7fc ff08 	bl	8002bd8 <xQueueGenericSend>
    }

    return 0;
 8005dc8:	2300      	movs	r3, #0
}
 8005dca:	4618      	mov	r0, r3
 8005dcc:	3728      	adds	r7, #40	; 0x28
 8005dce:	46bd      	mov	sp, r7
 8005dd0:	bd80      	pop	{r7, pc}
	...

08005dd4 <sem_timedwait>:

/*-----------------------------------------------------------*/

int sem_timedwait( sem_t * sem,
                   const struct timespec * abstime )
{
 8005dd4:	b580      	push	{r7, lr}
 8005dd6:	b090      	sub	sp, #64	; 0x40
 8005dd8:	af00      	add	r7, sp, #0
 8005dda:	6078      	str	r0, [r7, #4]
 8005ddc:	6039      	str	r1, [r7, #0]
    int iStatus = 0;
 8005dde:	2300      	movs	r3, #0
 8005de0:	63fb      	str	r3, [r7, #60]	; 0x3c
    sem_internal_t * pxSem = ( sem_internal_t * ) ( sem );
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	63bb      	str	r3, [r7, #56]	; 0x38
    TickType_t xDelay = portMAX_DELAY;
 8005de6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005dea:	61bb      	str	r3, [r7, #24]
    int iPreviousValue = Atomic_Decrement_u32( ( uint32_t * ) &pxSem->value );
 8005dec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005dee:	3350      	adds	r3, #80	; 0x50
 8005df0:	633b      	str	r3, [r7, #48]	; 0x30
	__asm volatile
 8005df2:	f3ef 8211 	mrs	r2, BASEPRI
 8005df6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005dfa:	f383 8811 	msr	BASEPRI, r3
 8005dfe:	f3bf 8f6f 	isb	sy
 8005e02:	f3bf 8f4f 	dsb	sy
 8005e06:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005e08:	62bb      	str	r3, [r7, #40]	; 0x28
	return ulOriginalBASEPRI;
 8005e0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 */
static portFORCE_INLINE uint32_t Atomic_Decrement_u32( uint32_t volatile * pulAddend )
{
uint32_t ulCurrent;

	ATOMIC_ENTER_CRITICAL();
 8005e0c:	627b      	str	r3, [r7, #36]	; 0x24
	{
		ulCurrent = *pulAddend;
 8005e0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	623b      	str	r3, [r7, #32]
		*pulAddend -= 1;
 8005e14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	1e5a      	subs	r2, r3, #1
 8005e1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e1c:	601a      	str	r2, [r3, #0]
 8005e1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e20:	61fb      	str	r3, [r7, #28]
	__asm volatile
 8005e22:	69fb      	ldr	r3, [r7, #28]
 8005e24:	f383 8811 	msr	BASEPRI, r3
}
 8005e28:	bf00      	nop
	}
	ATOMIC_EXIT_CRITICAL();

	return ulCurrent;
 8005e2a:	6a3b      	ldr	r3, [r7, #32]
 8005e2c:	637b      	str	r3, [r7, #52]	; 0x34

    if( abstime != NULL )
 8005e2e:	683b      	ldr	r3, [r7, #0]
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d02e      	beq.n	8005e92 <sem_timedwait+0xbe>
    {
        /* If the provided timespec is invalid, still attempt to take the
         * semaphore without blocking, per POSIX spec. */
        if( UTILS_ValidateTimespec( abstime ) == false )
 8005e34:	6838      	ldr	r0, [r7, #0]
 8005e36:	f000 fa59 	bl	80062ec <UTILS_ValidateTimespec>
 8005e3a:	4603      	mov	r3, r0
 8005e3c:	f083 0301 	eor.w	r3, r3, #1
 8005e40:	b2db      	uxtb	r3, r3
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d004      	beq.n	8005e50 <sem_timedwait+0x7c>
        {
            xDelay = 0;
 8005e46:	2300      	movs	r3, #0
 8005e48:	61bb      	str	r3, [r7, #24]
            iStatus = EINVAL;
 8005e4a:	2316      	movs	r3, #22
 8005e4c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005e4e:	e020      	b.n	8005e92 <sem_timedwait+0xbe>
        }
        else
        {
            struct timespec xCurrentTime = { 0 };
 8005e50:	f107 0308 	add.w	r3, r7, #8
 8005e54:	2200      	movs	r2, #0
 8005e56:	601a      	str	r2, [r3, #0]
 8005e58:	605a      	str	r2, [r3, #4]
 8005e5a:	609a      	str	r2, [r3, #8]
 8005e5c:	60da      	str	r2, [r3, #12]

            /* Get current time */
            if( clock_gettime( CLOCK_REALTIME, &xCurrentTime ) != 0 )
 8005e5e:	f107 0308 	add.w	r3, r7, #8
 8005e62:	4619      	mov	r1, r3
 8005e64:	2000      	movs	r0, #0
 8005e66:	f7ff fce1 	bl	800582c <clock_gettime>
 8005e6a:	4603      	mov	r3, r0
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d002      	beq.n	8005e76 <sem_timedwait+0xa2>
            {
                iStatus = EINVAL;
 8005e70:	2316      	movs	r3, #22
 8005e72:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005e74:	e008      	b.n	8005e88 <sem_timedwait+0xb4>
            }
            else
            {
                iStatus = UTILS_AbsoluteTimespecToDeltaTicks( abstime, &xCurrentTime, &xDelay );
 8005e76:	f107 0218 	add.w	r2, r7, #24
 8005e7a:	f107 0308 	add.w	r3, r7, #8
 8005e7e:	4619      	mov	r1, r3
 8005e80:	6838      	ldr	r0, [r7, #0]
 8005e82:	f000 f83a 	bl	8005efa <UTILS_AbsoluteTimespecToDeltaTicks>
 8005e86:	63f8      	str	r0, [r7, #60]	; 0x3c
            }

            /* If abstime was in the past, still attempt to take the semaphore without
             * blocking, per POSIX spec. */
            if( iStatus == ETIMEDOUT )
 8005e88:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005e8a:	2b74      	cmp	r3, #116	; 0x74
 8005e8c:	d101      	bne.n	8005e92 <sem_timedwait+0xbe>
            {
                xDelay = 0;
 8005e8e:	2300      	movs	r3, #0
 8005e90:	61bb      	str	r3, [r7, #24]
    }

    /* If previous semaphore value is larger than zero, the thread entering this function call
     * can take the semaphore without yielding. Else (<=0), calling into FreeRTOS API to yield.
     */
    if( iPreviousValue > 0 )
 8005e92:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	dd02      	ble.n	8005e9e <sem_timedwait+0xca>
    {
        /* Under no circumstance shall the function fail with a timeout if the semaphore can be locked immediately. */
        iStatus = 0;
 8005e98:	2300      	movs	r3, #0
 8005e9a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005e9c:	e018      	b.n	8005ed0 <sem_timedwait+0xfc>
    }
    else
    {
        /* Take the semaphore using the FreeRTOS API. */
        if( xSemaphoreTake( ( SemaphoreHandle_t ) &pxSem->xSemaphore,
 8005e9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ea0:	69ba      	ldr	r2, [r7, #24]
 8005ea2:	4611      	mov	r1, r2
 8005ea4:	4618      	mov	r0, r3
 8005ea6:	f7fd f911 	bl	80030cc <xQueueSemaphoreTake>
 8005eaa:	4603      	mov	r3, r0
 8005eac:	2b01      	cmp	r3, #1
 8005eae:	d00d      	beq.n	8005ecc <sem_timedwait+0xf8>
                            xDelay ) != pdTRUE )
        {
            if( iStatus == 0 )
 8005eb0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d103      	bne.n	8005ebe <sem_timedwait+0xea>
            {
                errno = ETIMEDOUT;
 8005eb6:	4b09      	ldr	r3, [pc, #36]	; (8005edc <sem_timedwait+0x108>)
 8005eb8:	2274      	movs	r2, #116	; 0x74
 8005eba:	601a      	str	r2, [r3, #0]
 8005ebc:	e002      	b.n	8005ec4 <sem_timedwait+0xf0>
            }
            else
            {
                errno = iStatus;
 8005ebe:	4a07      	ldr	r2, [pc, #28]	; (8005edc <sem_timedwait+0x108>)
 8005ec0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005ec2:	6013      	str	r3, [r2, #0]
            }

            iStatus = -1;
 8005ec4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005ec8:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005eca:	e001      	b.n	8005ed0 <sem_timedwait+0xfc>
        }
        else
        {
            iStatus = 0;
 8005ecc:	2300      	movs	r3, #0
 8005ece:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
    }

    return iStatus;
 8005ed0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8005ed2:	4618      	mov	r0, r3
 8005ed4:	3740      	adds	r7, #64	; 0x40
 8005ed6:	46bd      	mov	sp, r7
 8005ed8:	bd80      	pop	{r7, pc}
 8005eda:	bf00      	nop
 8005edc:	20000ee4 	.word	0x20000ee4

08005ee0 <sem_wait>:
}

/*-----------------------------------------------------------*/

int sem_wait( sem_t * sem )
{
 8005ee0:	b580      	push	{r7, lr}
 8005ee2:	b082      	sub	sp, #8
 8005ee4:	af00      	add	r7, sp, #0
 8005ee6:	6078      	str	r0, [r7, #4]
    return sem_timedwait( sem, NULL );
 8005ee8:	2100      	movs	r1, #0
 8005eea:	6878      	ldr	r0, [r7, #4]
 8005eec:	f7ff ff72 	bl	8005dd4 <sem_timedwait>
 8005ef0:	4603      	mov	r3, r0
}
 8005ef2:	4618      	mov	r0, r3
 8005ef4:	3708      	adds	r7, #8
 8005ef6:	46bd      	mov	sp, r7
 8005ef8:	bd80      	pop	{r7, pc}

08005efa <UTILS_AbsoluteTimespecToDeltaTicks>:
/*-----------------------------------------------------------*/

int UTILS_AbsoluteTimespecToDeltaTicks( const struct timespec * const pxAbsoluteTime,
                                        const struct timespec * const pxCurrentTime,
                                        TickType_t * const pxResult )
{
 8005efa:	b580      	push	{r7, lr}
 8005efc:	b08a      	sub	sp, #40	; 0x28
 8005efe:	af00      	add	r7, sp, #0
 8005f00:	60f8      	str	r0, [r7, #12]
 8005f02:	60b9      	str	r1, [r7, #8]
 8005f04:	607a      	str	r2, [r7, #4]
    int iStatus = 0;
 8005f06:	2300      	movs	r3, #0
 8005f08:	627b      	str	r3, [r7, #36]	; 0x24
    struct timespec xDifference = { 0 };
 8005f0a:	f107 0310 	add.w	r3, r7, #16
 8005f0e:	2200      	movs	r2, #0
 8005f10:	601a      	str	r2, [r3, #0]
 8005f12:	605a      	str	r2, [r3, #4]
 8005f14:	609a      	str	r2, [r3, #8]
 8005f16:	60da      	str	r2, [r3, #12]

    /* Check parameters. */
    if( ( pxAbsoluteTime == NULL ) || ( pxCurrentTime == NULL ) || ( pxResult == NULL ) )
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d005      	beq.n	8005f2a <UTILS_AbsoluteTimespecToDeltaTicks+0x30>
 8005f1e:	68bb      	ldr	r3, [r7, #8]
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d002      	beq.n	8005f2a <UTILS_AbsoluteTimespecToDeltaTicks+0x30>
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d101      	bne.n	8005f2e <UTILS_AbsoluteTimespecToDeltaTicks+0x34>
    {
        iStatus = EINVAL;
 8005f2a:	2316      	movs	r3, #22
 8005f2c:	627b      	str	r3, [r7, #36]	; 0x24
    }

    /* Calculate the difference between the current time and absolute time. */
    if( iStatus == 0 )
 8005f2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d113      	bne.n	8005f5c <UTILS_AbsoluteTimespecToDeltaTicks+0x62>
    {
        iStatus = UTILS_TimespecSubtract( pxAbsoluteTime, pxCurrentTime, &xDifference );
 8005f34:	f107 0310 	add.w	r3, r7, #16
 8005f38:	461a      	mov	r2, r3
 8005f3a:	68b9      	ldr	r1, [r7, #8]
 8005f3c:	68f8      	ldr	r0, [r7, #12]
 8005f3e:	f000 f917 	bl	8006170 <UTILS_TimespecSubtract>
 8005f42:	6278      	str	r0, [r7, #36]	; 0x24

        if( iStatus == 1 )
 8005f44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f46:	2b01      	cmp	r3, #1
 8005f48:	d102      	bne.n	8005f50 <UTILS_AbsoluteTimespecToDeltaTicks+0x56>
        {
            /* pxAbsoluteTime was in the past. */
            iStatus = ETIMEDOUT;
 8005f4a:	2374      	movs	r3, #116	; 0x74
 8005f4c:	627b      	str	r3, [r7, #36]	; 0x24
 8005f4e:	e005      	b.n	8005f5c <UTILS_AbsoluteTimespecToDeltaTicks+0x62>
        }
        else if( iStatus == -1 )
 8005f50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f52:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005f56:	d101      	bne.n	8005f5c <UTILS_AbsoluteTimespecToDeltaTicks+0x62>
        {
            /* error */
            iStatus = EINVAL;
 8005f58:	2316      	movs	r3, #22
 8005f5a:	627b      	str	r3, [r7, #36]	; 0x24
        }
    }

    /* Convert the time difference to ticks. */
    if( iStatus == 0 )
 8005f5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d106      	bne.n	8005f70 <UTILS_AbsoluteTimespecToDeltaTicks+0x76>
    {
        iStatus = UTILS_TimespecToTicks( &xDifference, pxResult );
 8005f62:	f107 0310 	add.w	r3, r7, #16
 8005f66:	6879      	ldr	r1, [r7, #4]
 8005f68:	4618      	mov	r0, r3
 8005f6a:	f000 f807 	bl	8005f7c <UTILS_TimespecToTicks>
 8005f6e:	6278      	str	r0, [r7, #36]	; 0x24
    }

    return iStatus;
 8005f70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8005f72:	4618      	mov	r0, r3
 8005f74:	3728      	adds	r7, #40	; 0x28
 8005f76:	46bd      	mov	sp, r7
 8005f78:	bd80      	pop	{r7, pc}
	...

08005f7c <UTILS_TimespecToTicks>:

/*-----------------------------------------------------------*/

int UTILS_TimespecToTicks( const struct timespec * const pxTimespec,
                           TickType_t * const pxResult )
{
 8005f7c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005f80:	b08c      	sub	sp, #48	; 0x30
 8005f82:	af00      	add	r7, sp, #0
 8005f84:	6178      	str	r0, [r7, #20]
 8005f86:	6139      	str	r1, [r7, #16]
    int iStatus = 0;
 8005f88:	2300      	movs	r3, #0
 8005f8a:	62fb      	str	r3, [r7, #44]	; 0x2c
    int64_t llTotalTicks = 0;
 8005f8c:	f04f 0200 	mov.w	r2, #0
 8005f90:	f04f 0300 	mov.w	r3, #0
 8005f94:	e9c7 2308 	strd	r2, r3, [r7, #32]
    long lNanoseconds = 0;
 8005f98:	2300      	movs	r3, #0
 8005f9a:	61fb      	str	r3, [r7, #28]

    /* Check parameters. */
    if( ( pxTimespec == NULL ) || ( pxResult == NULL ) )
 8005f9c:	697b      	ldr	r3, [r7, #20]
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d002      	beq.n	8005fa8 <UTILS_TimespecToTicks+0x2c>
 8005fa2:	693b      	ldr	r3, [r7, #16]
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d102      	bne.n	8005fae <UTILS_TimespecToTicks+0x32>
    {
        iStatus = EINVAL;
 8005fa8:	2316      	movs	r3, #22
 8005faa:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005fac:	e00d      	b.n	8005fca <UTILS_TimespecToTicks+0x4e>
    }
    else if( ( iStatus == 0 ) && ( UTILS_ValidateTimespec( pxTimespec ) == false ) )
 8005fae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d10a      	bne.n	8005fca <UTILS_TimespecToTicks+0x4e>
 8005fb4:	6978      	ldr	r0, [r7, #20]
 8005fb6:	f000 f999 	bl	80062ec <UTILS_ValidateTimespec>
 8005fba:	4603      	mov	r3, r0
 8005fbc:	f083 0301 	eor.w	r3, r3, #1
 8005fc0:	b2db      	uxtb	r3, r3
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d001      	beq.n	8005fca <UTILS_TimespecToTicks+0x4e>
    {
        iStatus = EINVAL;
 8005fc6:	2316      	movs	r3, #22
 8005fc8:	62fb      	str	r3, [r7, #44]	; 0x2c
    }

    if( iStatus == 0 )
 8005fca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d172      	bne.n	80060b6 <UTILS_TimespecToTicks+0x13a>
    {
        /* Convert timespec.tv_sec to ticks. */
        llTotalTicks = ( int64_t ) configTICK_RATE_HZ * ( pxTimespec->tv_sec );
 8005fd0:	697b      	ldr	r3, [r7, #20]
 8005fd2:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005fd6:	4602      	mov	r2, r0
 8005fd8:	460b      	mov	r3, r1
 8005fda:	f04f 0a00 	mov.w	sl, #0
 8005fde:	f04f 0b00 	mov.w	fp, #0
 8005fe2:	ea4f 1b43 	mov.w	fp, r3, lsl #5
 8005fe6:	ea4b 6bd2 	orr.w	fp, fp, r2, lsr #27
 8005fea:	ea4f 1a42 	mov.w	sl, r2, lsl #5
 8005fee:	4652      	mov	r2, sl
 8005ff0:	465b      	mov	r3, fp
 8005ff2:	1a14      	subs	r4, r2, r0
 8005ff4:	eb63 0501 	sbc.w	r5, r3, r1
 8005ff8:	f04f 0200 	mov.w	r2, #0
 8005ffc:	f04f 0300 	mov.w	r3, #0
 8006000:	00ab      	lsls	r3, r5, #2
 8006002:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 8006006:	00a2      	lsls	r2, r4, #2
 8006008:	4614      	mov	r4, r2
 800600a:	461d      	mov	r5, r3
 800600c:	eb14 0800 	adds.w	r8, r4, r0
 8006010:	eb45 0901 	adc.w	r9, r5, r1
 8006014:	f04f 0200 	mov.w	r2, #0
 8006018:	f04f 0300 	mov.w	r3, #0
 800601c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006020:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006024:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006028:	4690      	mov	r8, r2
 800602a:	4699      	mov	r9, r3
 800602c:	e9c7 8908 	strd	r8, r9, [r7, #32]

        /* Convert timespec.tv_nsec to ticks. This value does not have to be checked
         * for overflow because a valid timespec has 0 <= tv_nsec < 1000000000 and
         * NANOSECONDS_PER_TICK > 1. */
        lNanoseconds = pxTimespec->tv_nsec / ( long ) NANOSECONDS_PER_TICK +                  /* Whole nanoseconds. */
 8006030:	697b      	ldr	r3, [r7, #20]
 8006032:	689b      	ldr	r3, [r3, #8]
 8006034:	4a23      	ldr	r2, [pc, #140]	; (80060c4 <UTILS_TimespecToTicks+0x148>)
 8006036:	fb82 1203 	smull	r1, r2, r2, r3
 800603a:	1492      	asrs	r2, r2, #18
 800603c:	17db      	asrs	r3, r3, #31
 800603e:	1ad1      	subs	r1, r2, r3
                       ( long ) ( pxTimespec->tv_nsec % ( long ) NANOSECONDS_PER_TICK != 0 ); /* Add 1 to round up if needed. */
 8006040:	697b      	ldr	r3, [r7, #20]
 8006042:	689a      	ldr	r2, [r3, #8]
 8006044:	4b1f      	ldr	r3, [pc, #124]	; (80060c4 <UTILS_TimespecToTicks+0x148>)
 8006046:	fb83 0302 	smull	r0, r3, r3, r2
 800604a:	1498      	asrs	r0, r3, #18
 800604c:	17d3      	asrs	r3, r2, #31
 800604e:	1ac3      	subs	r3, r0, r3
 8006050:	481d      	ldr	r0, [pc, #116]	; (80060c8 <UTILS_TimespecToTicks+0x14c>)
 8006052:	fb00 f303 	mul.w	r3, r0, r3
 8006056:	1ad3      	subs	r3, r2, r3
 8006058:	2b00      	cmp	r3, #0
 800605a:	bf14      	ite	ne
 800605c:	2301      	movne	r3, #1
 800605e:	2300      	moveq	r3, #0
 8006060:	b2db      	uxtb	r3, r3
        lNanoseconds = pxTimespec->tv_nsec / ( long ) NANOSECONDS_PER_TICK +                  /* Whole nanoseconds. */
 8006062:	440b      	add	r3, r1
 8006064:	61fb      	str	r3, [r7, #28]

        /* Add the nanoseconds to the total ticks. */
        llTotalTicks += ( int64_t ) lNanoseconds;
 8006066:	69fb      	ldr	r3, [r7, #28]
 8006068:	17da      	asrs	r2, r3, #31
 800606a:	60bb      	str	r3, [r7, #8]
 800606c:	60fa      	str	r2, [r7, #12]
 800606e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006072:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006076:	4621      	mov	r1, r4
 8006078:	1851      	adds	r1, r2, r1
 800607a:	6039      	str	r1, [r7, #0]
 800607c:	4629      	mov	r1, r5
 800607e:	eb43 0101 	adc.w	r1, r3, r1
 8006082:	6079      	str	r1, [r7, #4]
 8006084:	e9d7 3400 	ldrd	r3, r4, [r7]
 8006088:	e9c7 3408 	strd	r3, r4, [r7, #32]

        /* Check for overflow */
        if( llTotalTicks < 0 )
 800608c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006090:	2b00      	cmp	r3, #0
 8006092:	da02      	bge.n	800609a <UTILS_TimespecToTicks+0x11e>
        {
            iStatus = EINVAL;
 8006094:	2316      	movs	r3, #22
 8006096:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006098:	e00a      	b.n	80060b0 <UTILS_TimespecToTicks+0x134>
        }
        else
        {
            /* check if TickType_t is 32 bit or 64 bit */
            uint32_t ulTickTypeSize = sizeof( TickType_t );
 800609a:	2304      	movs	r3, #4
 800609c:	61bb      	str	r3, [r7, #24]

            /* check for downcast overflow */
            if( ulTickTypeSize == sizeof( uint32_t ) )
 800609e:	69bb      	ldr	r3, [r7, #24]
 80060a0:	2b04      	cmp	r3, #4
 80060a2:	d105      	bne.n	80060b0 <UTILS_TimespecToTicks+0x134>
            {
                if( llTotalTicks > UINT_MAX )
 80060a4:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80060a8:	2b01      	cmp	r3, #1
 80060aa:	db01      	blt.n	80060b0 <UTILS_TimespecToTicks+0x134>
                {
                    iStatus = EINVAL;
 80060ac:	2316      	movs	r3, #22
 80060ae:	62fb      	str	r3, [r7, #44]	; 0x2c
                }
            }
        }

        /* Write result. */
        *pxResult = ( TickType_t ) llTotalTicks;
 80060b0:	6a3a      	ldr	r2, [r7, #32]
 80060b2:	693b      	ldr	r3, [r7, #16]
 80060b4:	601a      	str	r2, [r3, #0]
    }

    return iStatus;
 80060b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 80060b8:	4618      	mov	r0, r3
 80060ba:	3730      	adds	r7, #48	; 0x30
 80060bc:	46bd      	mov	sp, r7
 80060be:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80060c2:	bf00      	nop
 80060c4:	431bde83 	.word	0x431bde83
 80060c8:	000f4240 	.word	0x000f4240
 80060cc:	00000000 	.word	0x00000000

080060d0 <UTILS_NanosecondsToTimespec>:

/*-----------------------------------------------------------*/

void UTILS_NanosecondsToTimespec( int64_t llSource,
                                  struct timespec * const pxDestination )
{
 80060d0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80060d4:	b086      	sub	sp, #24
 80060d6:	af00      	add	r7, sp, #0
 80060d8:	e9c7 0102 	strd	r0, r1, [r7, #8]
 80060dc:	607a      	str	r2, [r7, #4]
    long lCarrySec = 0;
 80060de:	2300      	movs	r3, #0
 80060e0:	617b      	str	r3, [r7, #20]

    /* Convert to timespec. */
    pxDestination->tv_sec = ( time_t ) ( llSource / NANOSECONDS_PER_SECOND );
 80060e2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80060e6:	a320      	add	r3, pc, #128	; (adr r3, 8006168 <UTILS_NanosecondsToTimespec+0x98>)
 80060e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060ec:	f7fa f8d0 	bl	8000290 <__aeabi_ldivmod>
 80060f0:	4602      	mov	r2, r0
 80060f2:	460b      	mov	r3, r1
 80060f4:	6879      	ldr	r1, [r7, #4]
 80060f6:	e9c1 2300 	strd	r2, r3, [r1]
    pxDestination->tv_nsec = ( long ) ( llSource % NANOSECONDS_PER_SECOND );
 80060fa:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80060fe:	a31a      	add	r3, pc, #104	; (adr r3, 8006168 <UTILS_NanosecondsToTimespec+0x98>)
 8006100:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006104:	f7fa f8c4 	bl	8000290 <__aeabi_ldivmod>
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	609a      	str	r2, [r3, #8]

    /* Subtract from tv_sec if tv_nsec < 0. */
    if( pxDestination->tv_nsec < 0L )
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	689b      	ldr	r3, [r3, #8]
 8006110:	2b00      	cmp	r3, #0
 8006112:	da20      	bge.n	8006156 <UTILS_NanosecondsToTimespec+0x86>
    {
        /* Compute the number of seconds to carry. */
        lCarrySec = ( pxDestination->tv_nsec / ( long ) NANOSECONDS_PER_SECOND ) + 1L;
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	689b      	ldr	r3, [r3, #8]
 8006118:	4a11      	ldr	r2, [pc, #68]	; (8006160 <UTILS_NanosecondsToTimespec+0x90>)
 800611a:	fb82 1203 	smull	r1, r2, r2, r3
 800611e:	1712      	asrs	r2, r2, #28
 8006120:	17db      	asrs	r3, r3, #31
 8006122:	1ad3      	subs	r3, r2, r3
 8006124:	3301      	adds	r3, #1
 8006126:	617b      	str	r3, [r7, #20]

        pxDestination->tv_sec -= ( time_t ) ( lCarrySec );
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800612e:	6979      	ldr	r1, [r7, #20]
 8006130:	17c8      	asrs	r0, r1, #31
 8006132:	460c      	mov	r4, r1
 8006134:	4605      	mov	r5, r0
 8006136:	ebb2 0804 	subs.w	r8, r2, r4
 800613a:	eb63 0905 	sbc.w	r9, r3, r5
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	e9c3 8900 	strd	r8, r9, [r3]
        pxDestination->tv_nsec += lCarrySec * ( long ) NANOSECONDS_PER_SECOND;
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	689a      	ldr	r2, [r3, #8]
 8006148:	697b      	ldr	r3, [r7, #20]
 800614a:	4906      	ldr	r1, [pc, #24]	; (8006164 <UTILS_NanosecondsToTimespec+0x94>)
 800614c:	fb01 f303 	mul.w	r3, r1, r3
 8006150:	441a      	add	r2, r3
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	609a      	str	r2, [r3, #8]
    }
}
 8006156:	bf00      	nop
 8006158:	3718      	adds	r7, #24
 800615a:	46bd      	mov	sp, r7
 800615c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8006160:	44b82fa1 	.word	0x44b82fa1
 8006164:	3b9aca00 	.word	0x3b9aca00
 8006168:	3b9aca00 	.word	0x3b9aca00
 800616c:	00000000 	.word	0x00000000

08006170 <UTILS_TimespecSubtract>:
/*-----------------------------------------------------------*/

int UTILS_TimespecSubtract( const struct timespec * const x,
                            const struct timespec * const y,
                            struct timespec * const pxResult )
{
 8006170:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8006174:	b086      	sub	sp, #24
 8006176:	af00      	add	r7, sp, #0
 8006178:	60f8      	str	r0, [r7, #12]
 800617a:	60b9      	str	r1, [r7, #8]
 800617c:	607a      	str	r2, [r7, #4]
    int iCompareResult = 0;
 800617e:	2300      	movs	r3, #0
 8006180:	613b      	str	r3, [r7, #16]
    int iStatus = 0;
 8006182:	2300      	movs	r3, #0
 8006184:	617b      	str	r3, [r7, #20]

    /* Check parameters. */
    if( ( pxResult == NULL ) || ( x == NULL ) || ( y == NULL ) )
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	2b00      	cmp	r3, #0
 800618a:	d005      	beq.n	8006198 <UTILS_TimespecSubtract+0x28>
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	2b00      	cmp	r3, #0
 8006190:	d002      	beq.n	8006198 <UTILS_TimespecSubtract+0x28>
 8006192:	68bb      	ldr	r3, [r7, #8]
 8006194:	2b00      	cmp	r3, #0
 8006196:	d102      	bne.n	800619e <UTILS_TimespecSubtract+0x2e>
    {
        iStatus = -1;
 8006198:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800619c:	617b      	str	r3, [r7, #20]
    }

    if( iStatus == 0 )
 800619e:	697b      	ldr	r3, [r7, #20]
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d147      	bne.n	8006234 <UTILS_TimespecSubtract+0xc4>
    {
        iCompareResult = UTILS_TimespecCompare( x, y );
 80061a4:	68b9      	ldr	r1, [r7, #8]
 80061a6:	68f8      	ldr	r0, [r7, #12]
 80061a8:	f000 f84c 	bl	8006244 <UTILS_TimespecCompare>
 80061ac:	6138      	str	r0, [r7, #16]

        /* if x < y then result would be negative, return 1 */
        if( iCompareResult == -1 )
 80061ae:	693b      	ldr	r3, [r7, #16]
 80061b0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80061b4:	d102      	bne.n	80061bc <UTILS_TimespecSubtract+0x4c>
        {
            iStatus = 1;
 80061b6:	2301      	movs	r3, #1
 80061b8:	617b      	str	r3, [r7, #20]
 80061ba:	e03b      	b.n	8006234 <UTILS_TimespecSubtract+0xc4>
        }
        else if( iCompareResult == 0 )
 80061bc:	693b      	ldr	r3, [r7, #16]
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d10a      	bne.n	80061d8 <UTILS_TimespecSubtract+0x68>
        {
            /* if times are the same return zero */
            pxResult->tv_sec = 0;
 80061c2:	6879      	ldr	r1, [r7, #4]
 80061c4:	f04f 0200 	mov.w	r2, #0
 80061c8:	f04f 0300 	mov.w	r3, #0
 80061cc:	e9c1 2300 	strd	r2, r3, [r1]
            pxResult->tv_nsec = 0;
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	2200      	movs	r2, #0
 80061d4:	609a      	str	r2, [r3, #8]
 80061d6:	e02d      	b.n	8006234 <UTILS_TimespecSubtract+0xc4>
        }
        else
        {
            /* If x > y Perform subtraction. */
            pxResult->tv_sec = x->tv_sec - y->tv_sec;
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	e9d3 0100 	ldrd	r0, r1, [r3]
 80061de:	68bb      	ldr	r3, [r7, #8]
 80061e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061e4:	ebb0 0802 	subs.w	r8, r0, r2
 80061e8:	eb61 0903 	sbc.w	r9, r1, r3
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	e9c3 8900 	strd	r8, r9, [r3]
            pxResult->tv_nsec = x->tv_nsec - y->tv_nsec;
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	689a      	ldr	r2, [r3, #8]
 80061f6:	68bb      	ldr	r3, [r7, #8]
 80061f8:	689b      	ldr	r3, [r3, #8]
 80061fa:	1ad2      	subs	r2, r2, r3
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	609a      	str	r2, [r3, #8]

            /* check if nano seconds value needs to borrow */
            if( pxResult->tv_nsec < 0 )
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	689b      	ldr	r3, [r3, #8]
 8006204:	2b00      	cmp	r3, #0
 8006206:	da0e      	bge.n	8006226 <UTILS_TimespecSubtract+0xb6>
            {
                /* Based on comparison, tv_sec > 0 */
                pxResult->tv_sec--;
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800620e:	1e54      	subs	r4, r2, #1
 8006210:	f143 35ff 	adc.w	r5, r3, #4294967295	; 0xffffffff
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	e9c3 4500 	strd	r4, r5, [r3]
                pxResult->tv_nsec += ( long ) NANOSECONDS_PER_SECOND;
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	689a      	ldr	r2, [r3, #8]
 800621e:	4b08      	ldr	r3, [pc, #32]	; (8006240 <UTILS_TimespecSubtract+0xd0>)
 8006220:	4413      	add	r3, r2
 8006222:	687a      	ldr	r2, [r7, #4]
 8006224:	6093      	str	r3, [r2, #8]
            }

            /* if nano second is negative after borrow, it is an overflow error */
            if( pxResult->tv_nsec < 0 )
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	689b      	ldr	r3, [r3, #8]
 800622a:	2b00      	cmp	r3, #0
 800622c:	da02      	bge.n	8006234 <UTILS_TimespecSubtract+0xc4>
            {
                iStatus = -1;
 800622e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006232:	617b      	str	r3, [r7, #20]
            }
        }
    }

    return iStatus;
 8006234:	697b      	ldr	r3, [r7, #20]
}
 8006236:	4618      	mov	r0, r3
 8006238:	3718      	adds	r7, #24
 800623a:	46bd      	mov	sp, r7
 800623c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8006240:	3b9aca00 	.word	0x3b9aca00

08006244 <UTILS_TimespecCompare>:

/*-----------------------------------------------------------*/

int UTILS_TimespecCompare( const struct timespec * const x,
                           const struct timespec * const y )
{
 8006244:	b480      	push	{r7}
 8006246:	b085      	sub	sp, #20
 8006248:	af00      	add	r7, sp, #0
 800624a:	6078      	str	r0, [r7, #4]
 800624c:	6039      	str	r1, [r7, #0]
    int iStatus = 0;
 800624e:	2300      	movs	r3, #0
 8006250:	60fb      	str	r3, [r7, #12]

    /* Check parameters */
    if( ( x == NULL ) && ( y == NULL ) )
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	2b00      	cmp	r3, #0
 8006256:	d105      	bne.n	8006264 <UTILS_TimespecCompare+0x20>
 8006258:	683b      	ldr	r3, [r7, #0]
 800625a:	2b00      	cmp	r3, #0
 800625c:	d102      	bne.n	8006264 <UTILS_TimespecCompare+0x20>
    {
        iStatus = 0;
 800625e:	2300      	movs	r3, #0
 8006260:	60fb      	str	r3, [r7, #12]
 8006262:	e03c      	b.n	80062de <UTILS_TimespecCompare+0x9a>
    }
    else if( y == NULL )
 8006264:	683b      	ldr	r3, [r7, #0]
 8006266:	2b00      	cmp	r3, #0
 8006268:	d102      	bne.n	8006270 <UTILS_TimespecCompare+0x2c>
    {
        iStatus = 1;
 800626a:	2301      	movs	r3, #1
 800626c:	60fb      	str	r3, [r7, #12]
 800626e:	e036      	b.n	80062de <UTILS_TimespecCompare+0x9a>
    }
    else if( x == NULL )
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	2b00      	cmp	r3, #0
 8006274:	d103      	bne.n	800627e <UTILS_TimespecCompare+0x3a>
    {
        iStatus = -1;
 8006276:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800627a:	60fb      	str	r3, [r7, #12]
 800627c:	e02f      	b.n	80062de <UTILS_TimespecCompare+0x9a>
    }
    else if( x->tv_sec > y->tv_sec )
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006284:	6839      	ldr	r1, [r7, #0]
 8006286:	e9d1 0100 	ldrd	r0, r1, [r1]
 800628a:	4290      	cmp	r0, r2
 800628c:	eb71 0303 	sbcs.w	r3, r1, r3
 8006290:	da02      	bge.n	8006298 <UTILS_TimespecCompare+0x54>
    {
        iStatus = 1;
 8006292:	2301      	movs	r3, #1
 8006294:	60fb      	str	r3, [r7, #12]
 8006296:	e022      	b.n	80062de <UTILS_TimespecCompare+0x9a>
    }
    else if( x->tv_sec < y->tv_sec )
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800629e:	683b      	ldr	r3, [r7, #0]
 80062a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062a4:	4290      	cmp	r0, r2
 80062a6:	eb71 0303 	sbcs.w	r3, r1, r3
 80062aa:	da03      	bge.n	80062b4 <UTILS_TimespecCompare+0x70>
    {
        iStatus = -1;
 80062ac:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80062b0:	60fb      	str	r3, [r7, #12]
 80062b2:	e014      	b.n	80062de <UTILS_TimespecCompare+0x9a>
    }
    else
    {
        /* seconds are equal compare nano seconds */
        if( x->tv_nsec > y->tv_nsec )
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	689a      	ldr	r2, [r3, #8]
 80062b8:	683b      	ldr	r3, [r7, #0]
 80062ba:	689b      	ldr	r3, [r3, #8]
 80062bc:	429a      	cmp	r2, r3
 80062be:	dd02      	ble.n	80062c6 <UTILS_TimespecCompare+0x82>
        {
            iStatus = 1;
 80062c0:	2301      	movs	r3, #1
 80062c2:	60fb      	str	r3, [r7, #12]
 80062c4:	e00b      	b.n	80062de <UTILS_TimespecCompare+0x9a>
        }
        else if( x->tv_nsec < y->tv_nsec )
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	689a      	ldr	r2, [r3, #8]
 80062ca:	683b      	ldr	r3, [r7, #0]
 80062cc:	689b      	ldr	r3, [r3, #8]
 80062ce:	429a      	cmp	r2, r3
 80062d0:	da03      	bge.n	80062da <UTILS_TimespecCompare+0x96>
        {
            iStatus = -1;
 80062d2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80062d6:	60fb      	str	r3, [r7, #12]
 80062d8:	e001      	b.n	80062de <UTILS_TimespecCompare+0x9a>
        }
        else
        {
            iStatus = 0;
 80062da:	2300      	movs	r3, #0
 80062dc:	60fb      	str	r3, [r7, #12]
        }
    }

    return iStatus;
 80062de:	68fb      	ldr	r3, [r7, #12]
}
 80062e0:	4618      	mov	r0, r3
 80062e2:	3714      	adds	r7, #20
 80062e4:	46bd      	mov	sp, r7
 80062e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ea:	4770      	bx	lr

080062ec <UTILS_ValidateTimespec>:

/*-----------------------------------------------------------*/

bool UTILS_ValidateTimespec( const struct timespec * const pxTimespec )
{
 80062ec:	b480      	push	{r7}
 80062ee:	b085      	sub	sp, #20
 80062f0:	af00      	add	r7, sp, #0
 80062f2:	6078      	str	r0, [r7, #4]
    bool xReturn = false;
 80062f4:	2300      	movs	r3, #0
 80062f6:	73fb      	strb	r3, [r7, #15]

    if( pxTimespec != NULL )
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d00a      	beq.n	8006314 <UTILS_ValidateTimespec+0x28>
    {
        /* Verify 0 <= tv_nsec < 1000000000. */
        if( ( pxTimespec->tv_nsec >= 0 ) &&
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	689b      	ldr	r3, [r3, #8]
 8006302:	2b00      	cmp	r3, #0
 8006304:	db06      	blt.n	8006314 <UTILS_ValidateTimespec+0x28>
            ( pxTimespec->tv_nsec < NANOSECONDS_PER_SECOND ) )
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	689b      	ldr	r3, [r3, #8]
        if( ( pxTimespec->tv_nsec >= 0 ) &&
 800630a:	4a06      	ldr	r2, [pc, #24]	; (8006324 <UTILS_ValidateTimespec+0x38>)
 800630c:	4293      	cmp	r3, r2
 800630e:	dc01      	bgt.n	8006314 <UTILS_ValidateTimespec+0x28>
        {
            xReturn = true;
 8006310:	2301      	movs	r3, #1
 8006312:	73fb      	strb	r3, [r7, #15]
        }
    }

    return xReturn;
 8006314:	7bfb      	ldrb	r3, [r7, #15]
}
 8006316:	4618      	mov	r0, r3
 8006318:	3714      	adds	r7, #20
 800631a:	46bd      	mov	sp, r7
 800631c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006320:	4770      	bx	lr
 8006322:	bf00      	nop
 8006324:	3b9ac9ff 	.word	0x3b9ac9ff

08006328 <findslot>:
 8006328:	4b0a      	ldr	r3, [pc, #40]	; (8006354 <findslot+0x2c>)
 800632a:	b510      	push	{r4, lr}
 800632c:	4604      	mov	r4, r0
 800632e:	6818      	ldr	r0, [r3, #0]
 8006330:	b118      	cbz	r0, 800633a <findslot+0x12>
 8006332:	6983      	ldr	r3, [r0, #24]
 8006334:	b90b      	cbnz	r3, 800633a <findslot+0x12>
 8006336:	f000 fbcb 	bl	8006ad0 <__sinit>
 800633a:	2c13      	cmp	r4, #19
 800633c:	d807      	bhi.n	800634e <findslot+0x26>
 800633e:	4806      	ldr	r0, [pc, #24]	; (8006358 <findslot+0x30>)
 8006340:	f850 2034 	ldr.w	r2, [r0, r4, lsl #3]
 8006344:	3201      	adds	r2, #1
 8006346:	d002      	beq.n	800634e <findslot+0x26>
 8006348:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
 800634c:	bd10      	pop	{r4, pc}
 800634e:	2000      	movs	r0, #0
 8006350:	e7fc      	b.n	800634c <findslot+0x24>
 8006352:	bf00      	nop
 8006354:	20000018 	.word	0x20000018
 8006358:	20004c74 	.word	0x20004c74

0800635c <error>:
 800635c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800635e:	4604      	mov	r4, r0
 8006360:	f000 fa84 	bl	800686c <__errno>
 8006364:	2613      	movs	r6, #19
 8006366:	4605      	mov	r5, r0
 8006368:	2700      	movs	r7, #0
 800636a:	4630      	mov	r0, r6
 800636c:	4639      	mov	r1, r7
 800636e:	beab      	bkpt	0x00ab
 8006370:	4606      	mov	r6, r0
 8006372:	602e      	str	r6, [r5, #0]
 8006374:	4620      	mov	r0, r4
 8006376:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006378 <checkerror>:
 8006378:	1c43      	adds	r3, r0, #1
 800637a:	d101      	bne.n	8006380 <checkerror+0x8>
 800637c:	f7ff bfee 	b.w	800635c <error>
 8006380:	4770      	bx	lr

08006382 <_swiread>:
 8006382:	b530      	push	{r4, r5, lr}
 8006384:	b085      	sub	sp, #20
 8006386:	e9cd 0101 	strd	r0, r1, [sp, #4]
 800638a:	9203      	str	r2, [sp, #12]
 800638c:	2406      	movs	r4, #6
 800638e:	ad01      	add	r5, sp, #4
 8006390:	4620      	mov	r0, r4
 8006392:	4629      	mov	r1, r5
 8006394:	beab      	bkpt	0x00ab
 8006396:	4604      	mov	r4, r0
 8006398:	4620      	mov	r0, r4
 800639a:	f7ff ffed 	bl	8006378 <checkerror>
 800639e:	b005      	add	sp, #20
 80063a0:	bd30      	pop	{r4, r5, pc}

080063a2 <_read>:
 80063a2:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80063a4:	4615      	mov	r5, r2
 80063a6:	9101      	str	r1, [sp, #4]
 80063a8:	f7ff ffbe 	bl	8006328 <findslot>
 80063ac:	9901      	ldr	r1, [sp, #4]
 80063ae:	4604      	mov	r4, r0
 80063b0:	b938      	cbnz	r0, 80063c2 <_read+0x20>
 80063b2:	f000 fa5b 	bl	800686c <__errno>
 80063b6:	2309      	movs	r3, #9
 80063b8:	6003      	str	r3, [r0, #0]
 80063ba:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80063be:	b003      	add	sp, #12
 80063c0:	bd30      	pop	{r4, r5, pc}
 80063c2:	6800      	ldr	r0, [r0, #0]
 80063c4:	462a      	mov	r2, r5
 80063c6:	f7ff ffdc 	bl	8006382 <_swiread>
 80063ca:	1c43      	adds	r3, r0, #1
 80063cc:	d0f7      	beq.n	80063be <_read+0x1c>
 80063ce:	6863      	ldr	r3, [r4, #4]
 80063d0:	1a2a      	subs	r2, r5, r0
 80063d2:	4413      	add	r3, r2
 80063d4:	6063      	str	r3, [r4, #4]
 80063d6:	4610      	mov	r0, r2
 80063d8:	e7f1      	b.n	80063be <_read+0x1c>

080063da <_swilseek>:
 80063da:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80063dc:	460c      	mov	r4, r1
 80063de:	4616      	mov	r6, r2
 80063e0:	f7ff ffa2 	bl	8006328 <findslot>
 80063e4:	4605      	mov	r5, r0
 80063e6:	b940      	cbnz	r0, 80063fa <_swilseek+0x20>
 80063e8:	f000 fa40 	bl	800686c <__errno>
 80063ec:	2309      	movs	r3, #9
 80063ee:	6003      	str	r3, [r0, #0]
 80063f0:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80063f4:	4620      	mov	r0, r4
 80063f6:	b003      	add	sp, #12
 80063f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80063fa:	2e02      	cmp	r6, #2
 80063fc:	d903      	bls.n	8006406 <_swilseek+0x2c>
 80063fe:	f000 fa35 	bl	800686c <__errno>
 8006402:	2316      	movs	r3, #22
 8006404:	e7f3      	b.n	80063ee <_swilseek+0x14>
 8006406:	2e01      	cmp	r6, #1
 8006408:	d112      	bne.n	8006430 <_swilseek+0x56>
 800640a:	6843      	ldr	r3, [r0, #4]
 800640c:	18e4      	adds	r4, r4, r3
 800640e:	d4f6      	bmi.n	80063fe <_swilseek+0x24>
 8006410:	682b      	ldr	r3, [r5, #0]
 8006412:	260a      	movs	r6, #10
 8006414:	e9cd 3400 	strd	r3, r4, [sp]
 8006418:	466f      	mov	r7, sp
 800641a:	4630      	mov	r0, r6
 800641c:	4639      	mov	r1, r7
 800641e:	beab      	bkpt	0x00ab
 8006420:	4606      	mov	r6, r0
 8006422:	4630      	mov	r0, r6
 8006424:	f7ff ffa8 	bl	8006378 <checkerror>
 8006428:	2800      	cmp	r0, #0
 800642a:	dbe1      	blt.n	80063f0 <_swilseek+0x16>
 800642c:	606c      	str	r4, [r5, #4]
 800642e:	e7e1      	b.n	80063f4 <_swilseek+0x1a>
 8006430:	2e02      	cmp	r6, #2
 8006432:	d1ed      	bne.n	8006410 <_swilseek+0x36>
 8006434:	6803      	ldr	r3, [r0, #0]
 8006436:	9300      	str	r3, [sp, #0]
 8006438:	260c      	movs	r6, #12
 800643a:	466f      	mov	r7, sp
 800643c:	4630      	mov	r0, r6
 800643e:	4639      	mov	r1, r7
 8006440:	beab      	bkpt	0x00ab
 8006442:	4606      	mov	r6, r0
 8006444:	4630      	mov	r0, r6
 8006446:	f7ff ff97 	bl	8006378 <checkerror>
 800644a:	1c43      	adds	r3, r0, #1
 800644c:	d0d0      	beq.n	80063f0 <_swilseek+0x16>
 800644e:	4404      	add	r4, r0
 8006450:	e7de      	b.n	8006410 <_swilseek+0x36>

08006452 <_lseek>:
 8006452:	f7ff bfc2 	b.w	80063da <_swilseek>

08006456 <_swiwrite>:
 8006456:	b530      	push	{r4, r5, lr}
 8006458:	b085      	sub	sp, #20
 800645a:	e9cd 0101 	strd	r0, r1, [sp, #4]
 800645e:	9203      	str	r2, [sp, #12]
 8006460:	2405      	movs	r4, #5
 8006462:	ad01      	add	r5, sp, #4
 8006464:	4620      	mov	r0, r4
 8006466:	4629      	mov	r1, r5
 8006468:	beab      	bkpt	0x00ab
 800646a:	4604      	mov	r4, r0
 800646c:	4620      	mov	r0, r4
 800646e:	f7ff ff83 	bl	8006378 <checkerror>
 8006472:	b005      	add	sp, #20
 8006474:	bd30      	pop	{r4, r5, pc}

08006476 <_write>:
 8006476:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006478:	4615      	mov	r5, r2
 800647a:	9101      	str	r1, [sp, #4]
 800647c:	f7ff ff54 	bl	8006328 <findslot>
 8006480:	9901      	ldr	r1, [sp, #4]
 8006482:	4604      	mov	r4, r0
 8006484:	b930      	cbnz	r0, 8006494 <_write+0x1e>
 8006486:	f000 f9f1 	bl	800686c <__errno>
 800648a:	2309      	movs	r3, #9
 800648c:	6003      	str	r3, [r0, #0]
 800648e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006492:	e012      	b.n	80064ba <_write+0x44>
 8006494:	6800      	ldr	r0, [r0, #0]
 8006496:	462a      	mov	r2, r5
 8006498:	f7ff ffdd 	bl	8006456 <_swiwrite>
 800649c:	2800      	cmp	r0, #0
 800649e:	dbf6      	blt.n	800648e <_write+0x18>
 80064a0:	6862      	ldr	r2, [r4, #4]
 80064a2:	1a2b      	subs	r3, r5, r0
 80064a4:	441a      	add	r2, r3
 80064a6:	42a8      	cmp	r0, r5
 80064a8:	6062      	str	r2, [r4, #4]
 80064aa:	d105      	bne.n	80064b8 <_write+0x42>
 80064ac:	2000      	movs	r0, #0
 80064ae:	b003      	add	sp, #12
 80064b0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80064b4:	f7ff bf52 	b.w	800635c <error>
 80064b8:	4618      	mov	r0, r3
 80064ba:	b003      	add	sp, #12
 80064bc:	bd30      	pop	{r4, r5, pc}

080064be <_swiclose>:
 80064be:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80064c0:	2402      	movs	r4, #2
 80064c2:	9001      	str	r0, [sp, #4]
 80064c4:	ad01      	add	r5, sp, #4
 80064c6:	4620      	mov	r0, r4
 80064c8:	4629      	mov	r1, r5
 80064ca:	beab      	bkpt	0x00ab
 80064cc:	4604      	mov	r4, r0
 80064ce:	4620      	mov	r0, r4
 80064d0:	f7ff ff52 	bl	8006378 <checkerror>
 80064d4:	b003      	add	sp, #12
 80064d6:	bd30      	pop	{r4, r5, pc}

080064d8 <_close>:
 80064d8:	b538      	push	{r3, r4, r5, lr}
 80064da:	4605      	mov	r5, r0
 80064dc:	f7ff ff24 	bl	8006328 <findslot>
 80064e0:	4604      	mov	r4, r0
 80064e2:	b930      	cbnz	r0, 80064f2 <_close+0x1a>
 80064e4:	f000 f9c2 	bl	800686c <__errno>
 80064e8:	2309      	movs	r3, #9
 80064ea:	6003      	str	r3, [r0, #0]
 80064ec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80064f0:	bd38      	pop	{r3, r4, r5, pc}
 80064f2:	3d01      	subs	r5, #1
 80064f4:	2d01      	cmp	r5, #1
 80064f6:	d809      	bhi.n	800650c <_close+0x34>
 80064f8:	4b09      	ldr	r3, [pc, #36]	; (8006520 <_close+0x48>)
 80064fa:	689a      	ldr	r2, [r3, #8]
 80064fc:	691b      	ldr	r3, [r3, #16]
 80064fe:	429a      	cmp	r2, r3
 8006500:	d104      	bne.n	800650c <_close+0x34>
 8006502:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006506:	6003      	str	r3, [r0, #0]
 8006508:	2000      	movs	r0, #0
 800650a:	e7f1      	b.n	80064f0 <_close+0x18>
 800650c:	6820      	ldr	r0, [r4, #0]
 800650e:	f7ff ffd6 	bl	80064be <_swiclose>
 8006512:	2800      	cmp	r0, #0
 8006514:	d1ec      	bne.n	80064f0 <_close+0x18>
 8006516:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800651a:	6023      	str	r3, [r4, #0]
 800651c:	e7e8      	b.n	80064f0 <_close+0x18>
 800651e:	bf00      	nop
 8006520:	20004c74 	.word	0x20004c74

08006524 <_swistat>:
 8006524:	b570      	push	{r4, r5, r6, lr}
 8006526:	460c      	mov	r4, r1
 8006528:	f7ff fefe 	bl	8006328 <findslot>
 800652c:	4605      	mov	r5, r0
 800652e:	b930      	cbnz	r0, 800653e <_swistat+0x1a>
 8006530:	f000 f99c 	bl	800686c <__errno>
 8006534:	2309      	movs	r3, #9
 8006536:	6003      	str	r3, [r0, #0]
 8006538:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800653c:	bd70      	pop	{r4, r5, r6, pc}
 800653e:	6863      	ldr	r3, [r4, #4]
 8006540:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8006544:	6063      	str	r3, [r4, #4]
 8006546:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800654a:	64a3      	str	r3, [r4, #72]	; 0x48
 800654c:	260c      	movs	r6, #12
 800654e:	4630      	mov	r0, r6
 8006550:	4629      	mov	r1, r5
 8006552:	beab      	bkpt	0x00ab
 8006554:	4605      	mov	r5, r0
 8006556:	4628      	mov	r0, r5
 8006558:	f7ff ff0e 	bl	8006378 <checkerror>
 800655c:	1c43      	adds	r3, r0, #1
 800655e:	bf1c      	itt	ne
 8006560:	6120      	strne	r0, [r4, #16]
 8006562:	2000      	movne	r0, #0
 8006564:	e7ea      	b.n	800653c <_swistat+0x18>

08006566 <_fstat>:
 8006566:	460b      	mov	r3, r1
 8006568:	b510      	push	{r4, lr}
 800656a:	2100      	movs	r1, #0
 800656c:	4604      	mov	r4, r0
 800656e:	2258      	movs	r2, #88	; 0x58
 8006570:	4618      	mov	r0, r3
 8006572:	f000 fb9c 	bl	8006cae <memset>
 8006576:	4601      	mov	r1, r0
 8006578:	4620      	mov	r0, r4
 800657a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800657e:	f7ff bfd1 	b.w	8006524 <_swistat>

08006582 <_stat>:
 8006582:	b538      	push	{r3, r4, r5, lr}
 8006584:	460d      	mov	r5, r1
 8006586:	4604      	mov	r4, r0
 8006588:	2258      	movs	r2, #88	; 0x58
 800658a:	2100      	movs	r1, #0
 800658c:	4628      	mov	r0, r5
 800658e:	f000 fb8e 	bl	8006cae <memset>
 8006592:	4620      	mov	r0, r4
 8006594:	2100      	movs	r1, #0
 8006596:	f000 f811 	bl	80065bc <_swiopen>
 800659a:	1c43      	adds	r3, r0, #1
 800659c:	4604      	mov	r4, r0
 800659e:	d00b      	beq.n	80065b8 <_stat+0x36>
 80065a0:	686b      	ldr	r3, [r5, #4]
 80065a2:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 80065a6:	606b      	str	r3, [r5, #4]
 80065a8:	4629      	mov	r1, r5
 80065aa:	f7ff ffbb 	bl	8006524 <_swistat>
 80065ae:	4605      	mov	r5, r0
 80065b0:	4620      	mov	r0, r4
 80065b2:	f7ff ff91 	bl	80064d8 <_close>
 80065b6:	462c      	mov	r4, r5
 80065b8:	4620      	mov	r0, r4
 80065ba:	bd38      	pop	{r3, r4, r5, pc}

080065bc <_swiopen>:
 80065bc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80065c0:	f8df 80a8 	ldr.w	r8, [pc, #168]	; 800666c <_swiopen+0xb0>
 80065c4:	b097      	sub	sp, #92	; 0x5c
 80065c6:	4607      	mov	r7, r0
 80065c8:	460e      	mov	r6, r1
 80065ca:	2500      	movs	r5, #0
 80065cc:	f858 4035 	ldr.w	r4, [r8, r5, lsl #3]
 80065d0:	1c61      	adds	r1, r4, #1
 80065d2:	d037      	beq.n	8006644 <_swiopen+0x88>
 80065d4:	3501      	adds	r5, #1
 80065d6:	2d14      	cmp	r5, #20
 80065d8:	d1f8      	bne.n	80065cc <_swiopen+0x10>
 80065da:	f000 f947 	bl	800686c <__errno>
 80065de:	2318      	movs	r3, #24
 80065e0:	6003      	str	r3, [r0, #0]
 80065e2:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80065e6:	e03d      	b.n	8006664 <_swiopen+0xa8>
 80065e8:	f3c6 4400 	ubfx	r4, r6, #16, #1
 80065ec:	f240 6301 	movw	r3, #1537	; 0x601
 80065f0:	07b2      	lsls	r2, r6, #30
 80065f2:	bf48      	it	mi
 80065f4:	f044 0402 	orrmi.w	r4, r4, #2
 80065f8:	421e      	tst	r6, r3
 80065fa:	bf18      	it	ne
 80065fc:	f044 0404 	orrne.w	r4, r4, #4
 8006600:	0733      	lsls	r3, r6, #28
 8006602:	bf48      	it	mi
 8006604:	f024 0404 	bicmi.w	r4, r4, #4
 8006608:	4638      	mov	r0, r7
 800660a:	bf48      	it	mi
 800660c:	f044 0408 	orrmi.w	r4, r4, #8
 8006610:	9700      	str	r7, [sp, #0]
 8006612:	f7f9 fde5 	bl	80001e0 <strlen>
 8006616:	e9cd 4001 	strd	r4, r0, [sp, #4]
 800661a:	2401      	movs	r4, #1
 800661c:	4620      	mov	r0, r4
 800661e:	4649      	mov	r1, r9
 8006620:	beab      	bkpt	0x00ab
 8006622:	4604      	mov	r4, r0
 8006624:	2c00      	cmp	r4, #0
 8006626:	db08      	blt.n	800663a <_swiopen+0x7e>
 8006628:	f848 4035 	str.w	r4, [r8, r5, lsl #3]
 800662c:	eb08 08c5 	add.w	r8, r8, r5, lsl #3
 8006630:	2300      	movs	r3, #0
 8006632:	f8c8 3004 	str.w	r3, [r8, #4]
 8006636:	462c      	mov	r4, r5
 8006638:	e014      	b.n	8006664 <_swiopen+0xa8>
 800663a:	4620      	mov	r0, r4
 800663c:	f7ff fe8e 	bl	800635c <error>
 8006640:	4604      	mov	r4, r0
 8006642:	e00f      	b.n	8006664 <_swiopen+0xa8>
 8006644:	f406 6320 	and.w	r3, r6, #2560	; 0xa00
 8006648:	f5b3 6f20 	cmp.w	r3, #2560	; 0xa00
 800664c:	46e9      	mov	r9, sp
 800664e:	d1cb      	bne.n	80065e8 <_swiopen+0x2c>
 8006650:	4649      	mov	r1, r9
 8006652:	4638      	mov	r0, r7
 8006654:	f7ff ff95 	bl	8006582 <_stat>
 8006658:	3001      	adds	r0, #1
 800665a:	d0c5      	beq.n	80065e8 <_swiopen+0x2c>
 800665c:	f000 f906 	bl	800686c <__errno>
 8006660:	2311      	movs	r3, #17
 8006662:	6003      	str	r3, [r0, #0]
 8006664:	4620      	mov	r0, r4
 8006666:	b017      	add	sp, #92	; 0x5c
 8006668:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800666c:	20004c74 	.word	0x20004c74

08006670 <_get_semihosting_exts>:
 8006670:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006674:	4606      	mov	r6, r0
 8006676:	460f      	mov	r7, r1
 8006678:	482a      	ldr	r0, [pc, #168]	; (8006724 <_get_semihosting_exts+0xb4>)
 800667a:	2100      	movs	r1, #0
 800667c:	4615      	mov	r5, r2
 800667e:	f7ff ff9d 	bl	80065bc <_swiopen>
 8006682:	462a      	mov	r2, r5
 8006684:	4604      	mov	r4, r0
 8006686:	2100      	movs	r1, #0
 8006688:	4630      	mov	r0, r6
 800668a:	f000 fb10 	bl	8006cae <memset>
 800668e:	1c63      	adds	r3, r4, #1
 8006690:	d016      	beq.n	80066c0 <_get_semihosting_exts+0x50>
 8006692:	4620      	mov	r0, r4
 8006694:	f7ff fe48 	bl	8006328 <findslot>
 8006698:	f04f 090c 	mov.w	r9, #12
 800669c:	4680      	mov	r8, r0
 800669e:	4648      	mov	r0, r9
 80066a0:	4641      	mov	r1, r8
 80066a2:	beab      	bkpt	0x00ab
 80066a4:	4680      	mov	r8, r0
 80066a6:	4640      	mov	r0, r8
 80066a8:	f7ff fe66 	bl	8006378 <checkerror>
 80066ac:	2803      	cmp	r0, #3
 80066ae:	dd02      	ble.n	80066b6 <_get_semihosting_exts+0x46>
 80066b0:	1ec3      	subs	r3, r0, #3
 80066b2:	42ab      	cmp	r3, r5
 80066b4:	dc08      	bgt.n	80066c8 <_get_semihosting_exts+0x58>
 80066b6:	4620      	mov	r0, r4
 80066b8:	f7ff ff0e 	bl	80064d8 <_close>
 80066bc:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80066c0:	4620      	mov	r0, r4
 80066c2:	b003      	add	sp, #12
 80066c4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80066c8:	2204      	movs	r2, #4
 80066ca:	eb0d 0102 	add.w	r1, sp, r2
 80066ce:	4620      	mov	r0, r4
 80066d0:	f7ff fe67 	bl	80063a2 <_read>
 80066d4:	2803      	cmp	r0, #3
 80066d6:	ddee      	ble.n	80066b6 <_get_semihosting_exts+0x46>
 80066d8:	f89d 3004 	ldrb.w	r3, [sp, #4]
 80066dc:	2b53      	cmp	r3, #83	; 0x53
 80066de:	d1ea      	bne.n	80066b6 <_get_semihosting_exts+0x46>
 80066e0:	f89d 3005 	ldrb.w	r3, [sp, #5]
 80066e4:	2b48      	cmp	r3, #72	; 0x48
 80066e6:	d1e6      	bne.n	80066b6 <_get_semihosting_exts+0x46>
 80066e8:	f89d 3006 	ldrb.w	r3, [sp, #6]
 80066ec:	2b46      	cmp	r3, #70	; 0x46
 80066ee:	d1e2      	bne.n	80066b6 <_get_semihosting_exts+0x46>
 80066f0:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80066f4:	2b42      	cmp	r3, #66	; 0x42
 80066f6:	d1de      	bne.n	80066b6 <_get_semihosting_exts+0x46>
 80066f8:	2201      	movs	r2, #1
 80066fa:	4639      	mov	r1, r7
 80066fc:	4620      	mov	r0, r4
 80066fe:	f7ff fe6c 	bl	80063da <_swilseek>
 8006702:	2800      	cmp	r0, #0
 8006704:	dbd7      	blt.n	80066b6 <_get_semihosting_exts+0x46>
 8006706:	462a      	mov	r2, r5
 8006708:	4631      	mov	r1, r6
 800670a:	4620      	mov	r0, r4
 800670c:	f7ff fe49 	bl	80063a2 <_read>
 8006710:	4605      	mov	r5, r0
 8006712:	4620      	mov	r0, r4
 8006714:	f7ff fee0 	bl	80064d8 <_close>
 8006718:	4628      	mov	r0, r5
 800671a:	f7ff fe2d 	bl	8006378 <checkerror>
 800671e:	4604      	mov	r4, r0
 8006720:	e7ce      	b.n	80066c0 <_get_semihosting_exts+0x50>
 8006722:	bf00      	nop
 8006724:	08008d6c 	.word	0x08008d6c

08006728 <initialise_semihosting_exts>:
 8006728:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800672a:	4d0a      	ldr	r5, [pc, #40]	; (8006754 <initialise_semihosting_exts+0x2c>)
 800672c:	4c0a      	ldr	r4, [pc, #40]	; (8006758 <initialise_semihosting_exts+0x30>)
 800672e:	2100      	movs	r1, #0
 8006730:	2201      	movs	r2, #1
 8006732:	a801      	add	r0, sp, #4
 8006734:	6029      	str	r1, [r5, #0]
 8006736:	6022      	str	r2, [r4, #0]
 8006738:	f7ff ff9a 	bl	8006670 <_get_semihosting_exts>
 800673c:	2800      	cmp	r0, #0
 800673e:	dd07      	ble.n	8006750 <initialise_semihosting_exts+0x28>
 8006740:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8006744:	f003 0201 	and.w	r2, r3, #1
 8006748:	f003 0302 	and.w	r3, r3, #2
 800674c:	602a      	str	r2, [r5, #0]
 800674e:	6023      	str	r3, [r4, #0]
 8006750:	b003      	add	sp, #12
 8006752:	bd30      	pop	{r4, r5, pc}
 8006754:	20000010 	.word	0x20000010
 8006758:	20000014 	.word	0x20000014

0800675c <_has_ext_stdout_stderr>:
 800675c:	b510      	push	{r4, lr}
 800675e:	4c04      	ldr	r4, [pc, #16]	; (8006770 <_has_ext_stdout_stderr+0x14>)
 8006760:	6823      	ldr	r3, [r4, #0]
 8006762:	2b00      	cmp	r3, #0
 8006764:	da01      	bge.n	800676a <_has_ext_stdout_stderr+0xe>
 8006766:	f7ff ffdf 	bl	8006728 <initialise_semihosting_exts>
 800676a:	6820      	ldr	r0, [r4, #0]
 800676c:	bd10      	pop	{r4, pc}
 800676e:	bf00      	nop
 8006770:	20000014 	.word	0x20000014

08006774 <initialise_monitor_handles>:
 8006774:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006778:	b085      	sub	sp, #20
 800677a:	f8df 90b0 	ldr.w	r9, [pc, #176]	; 800682c <initialise_monitor_handles+0xb8>
 800677e:	f8cd 9004 	str.w	r9, [sp, #4]
 8006782:	2303      	movs	r3, #3
 8006784:	2400      	movs	r4, #0
 8006786:	9303      	str	r3, [sp, #12]
 8006788:	af01      	add	r7, sp, #4
 800678a:	9402      	str	r4, [sp, #8]
 800678c:	2501      	movs	r5, #1
 800678e:	4628      	mov	r0, r5
 8006790:	4639      	mov	r1, r7
 8006792:	beab      	bkpt	0x00ab
 8006794:	4605      	mov	r5, r0
 8006796:	f8df 8098 	ldr.w	r8, [pc, #152]	; 8006830 <initialise_monitor_handles+0xbc>
 800679a:	4623      	mov	r3, r4
 800679c:	4c20      	ldr	r4, [pc, #128]	; (8006820 <initialise_monitor_handles+0xac>)
 800679e:	f8c8 5000 	str.w	r5, [r8]
 80067a2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80067a6:	f844 2033 	str.w	r2, [r4, r3, lsl #3]
 80067aa:	3301      	adds	r3, #1
 80067ac:	2b14      	cmp	r3, #20
 80067ae:	d1fa      	bne.n	80067a6 <initialise_monitor_handles+0x32>
 80067b0:	f7ff ffd4 	bl	800675c <_has_ext_stdout_stderr>
 80067b4:	4d1b      	ldr	r5, [pc, #108]	; (8006824 <initialise_monitor_handles+0xb0>)
 80067b6:	b1d0      	cbz	r0, 80067ee <initialise_monitor_handles+0x7a>
 80067b8:	f04f 0a03 	mov.w	sl, #3
 80067bc:	2304      	movs	r3, #4
 80067be:	f8cd 9004 	str.w	r9, [sp, #4]
 80067c2:	2601      	movs	r6, #1
 80067c4:	f8cd a00c 	str.w	sl, [sp, #12]
 80067c8:	9302      	str	r3, [sp, #8]
 80067ca:	4630      	mov	r0, r6
 80067cc:	4639      	mov	r1, r7
 80067ce:	beab      	bkpt	0x00ab
 80067d0:	4683      	mov	fp, r0
 80067d2:	4b15      	ldr	r3, [pc, #84]	; (8006828 <initialise_monitor_handles+0xb4>)
 80067d4:	f8cd 9004 	str.w	r9, [sp, #4]
 80067d8:	f8c3 b000 	str.w	fp, [r3]
 80067dc:	2308      	movs	r3, #8
 80067de:	f8cd a00c 	str.w	sl, [sp, #12]
 80067e2:	9302      	str	r3, [sp, #8]
 80067e4:	4630      	mov	r0, r6
 80067e6:	4639      	mov	r1, r7
 80067e8:	beab      	bkpt	0x00ab
 80067ea:	4606      	mov	r6, r0
 80067ec:	602e      	str	r6, [r5, #0]
 80067ee:	682b      	ldr	r3, [r5, #0]
 80067f0:	3301      	adds	r3, #1
 80067f2:	bf02      	ittt	eq
 80067f4:	4b0c      	ldreq	r3, [pc, #48]	; (8006828 <initialise_monitor_handles+0xb4>)
 80067f6:	681b      	ldreq	r3, [r3, #0]
 80067f8:	602b      	streq	r3, [r5, #0]
 80067fa:	2600      	movs	r6, #0
 80067fc:	f8d8 3000 	ldr.w	r3, [r8]
 8006800:	6023      	str	r3, [r4, #0]
 8006802:	6066      	str	r6, [r4, #4]
 8006804:	f7ff ffaa 	bl	800675c <_has_ext_stdout_stderr>
 8006808:	b130      	cbz	r0, 8006818 <initialise_monitor_handles+0xa4>
 800680a:	4b07      	ldr	r3, [pc, #28]	; (8006828 <initialise_monitor_handles+0xb4>)
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	e9c4 3602 	strd	r3, r6, [r4, #8]
 8006812:	682b      	ldr	r3, [r5, #0]
 8006814:	e9c4 3604 	strd	r3, r6, [r4, #16]
 8006818:	b005      	add	sp, #20
 800681a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800681e:	bf00      	nop
 8006820:	20004c74 	.word	0x20004c74
 8006824:	20004c68 	.word	0x20004c68
 8006828:	20004c70 	.word	0x20004c70
 800682c:	08008d82 	.word	0x08008d82
 8006830:	20004c6c 	.word	0x20004c6c

08006834 <_isatty>:
 8006834:	b570      	push	{r4, r5, r6, lr}
 8006836:	f7ff fd77 	bl	8006328 <findslot>
 800683a:	2509      	movs	r5, #9
 800683c:	4604      	mov	r4, r0
 800683e:	b920      	cbnz	r0, 800684a <_isatty+0x16>
 8006840:	f000 f814 	bl	800686c <__errno>
 8006844:	6005      	str	r5, [r0, #0]
 8006846:	4620      	mov	r0, r4
 8006848:	bd70      	pop	{r4, r5, r6, pc}
 800684a:	4628      	mov	r0, r5
 800684c:	4621      	mov	r1, r4
 800684e:	beab      	bkpt	0x00ab
 8006850:	4604      	mov	r4, r0
 8006852:	2c01      	cmp	r4, #1
 8006854:	d0f7      	beq.n	8006846 <_isatty+0x12>
 8006856:	f000 f809 	bl	800686c <__errno>
 800685a:	2400      	movs	r4, #0
 800685c:	4605      	mov	r5, r0
 800685e:	2613      	movs	r6, #19
 8006860:	4630      	mov	r0, r6
 8006862:	4621      	mov	r1, r4
 8006864:	beab      	bkpt	0x00ab
 8006866:	4606      	mov	r6, r0
 8006868:	602e      	str	r6, [r5, #0]
 800686a:	e7ec      	b.n	8006846 <_isatty+0x12>

0800686c <__errno>:
 800686c:	4b01      	ldr	r3, [pc, #4]	; (8006874 <__errno+0x8>)
 800686e:	6818      	ldr	r0, [r3, #0]
 8006870:	4770      	bx	lr
 8006872:	bf00      	nop
 8006874:	20000018 	.word	0x20000018

08006878 <__sflush_r>:
 8006878:	898a      	ldrh	r2, [r1, #12]
 800687a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800687e:	4605      	mov	r5, r0
 8006880:	0710      	lsls	r0, r2, #28
 8006882:	460c      	mov	r4, r1
 8006884:	d458      	bmi.n	8006938 <__sflush_r+0xc0>
 8006886:	684b      	ldr	r3, [r1, #4]
 8006888:	2b00      	cmp	r3, #0
 800688a:	dc05      	bgt.n	8006898 <__sflush_r+0x20>
 800688c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800688e:	2b00      	cmp	r3, #0
 8006890:	dc02      	bgt.n	8006898 <__sflush_r+0x20>
 8006892:	2000      	movs	r0, #0
 8006894:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006898:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800689a:	2e00      	cmp	r6, #0
 800689c:	d0f9      	beq.n	8006892 <__sflush_r+0x1a>
 800689e:	2300      	movs	r3, #0
 80068a0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80068a4:	682f      	ldr	r7, [r5, #0]
 80068a6:	602b      	str	r3, [r5, #0]
 80068a8:	d032      	beq.n	8006910 <__sflush_r+0x98>
 80068aa:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80068ac:	89a3      	ldrh	r3, [r4, #12]
 80068ae:	075a      	lsls	r2, r3, #29
 80068b0:	d505      	bpl.n	80068be <__sflush_r+0x46>
 80068b2:	6863      	ldr	r3, [r4, #4]
 80068b4:	1ac0      	subs	r0, r0, r3
 80068b6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80068b8:	b10b      	cbz	r3, 80068be <__sflush_r+0x46>
 80068ba:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80068bc:	1ac0      	subs	r0, r0, r3
 80068be:	2300      	movs	r3, #0
 80068c0:	4602      	mov	r2, r0
 80068c2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80068c4:	6a21      	ldr	r1, [r4, #32]
 80068c6:	4628      	mov	r0, r5
 80068c8:	47b0      	blx	r6
 80068ca:	1c43      	adds	r3, r0, #1
 80068cc:	89a3      	ldrh	r3, [r4, #12]
 80068ce:	d106      	bne.n	80068de <__sflush_r+0x66>
 80068d0:	6829      	ldr	r1, [r5, #0]
 80068d2:	291d      	cmp	r1, #29
 80068d4:	d82c      	bhi.n	8006930 <__sflush_r+0xb8>
 80068d6:	4a2a      	ldr	r2, [pc, #168]	; (8006980 <__sflush_r+0x108>)
 80068d8:	40ca      	lsrs	r2, r1
 80068da:	07d6      	lsls	r6, r2, #31
 80068dc:	d528      	bpl.n	8006930 <__sflush_r+0xb8>
 80068de:	2200      	movs	r2, #0
 80068e0:	6062      	str	r2, [r4, #4]
 80068e2:	04d9      	lsls	r1, r3, #19
 80068e4:	6922      	ldr	r2, [r4, #16]
 80068e6:	6022      	str	r2, [r4, #0]
 80068e8:	d504      	bpl.n	80068f4 <__sflush_r+0x7c>
 80068ea:	1c42      	adds	r2, r0, #1
 80068ec:	d101      	bne.n	80068f2 <__sflush_r+0x7a>
 80068ee:	682b      	ldr	r3, [r5, #0]
 80068f0:	b903      	cbnz	r3, 80068f4 <__sflush_r+0x7c>
 80068f2:	6560      	str	r0, [r4, #84]	; 0x54
 80068f4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80068f6:	602f      	str	r7, [r5, #0]
 80068f8:	2900      	cmp	r1, #0
 80068fa:	d0ca      	beq.n	8006892 <__sflush_r+0x1a>
 80068fc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006900:	4299      	cmp	r1, r3
 8006902:	d002      	beq.n	800690a <__sflush_r+0x92>
 8006904:	4628      	mov	r0, r5
 8006906:	f000 f9db 	bl	8006cc0 <_free_r>
 800690a:	2000      	movs	r0, #0
 800690c:	6360      	str	r0, [r4, #52]	; 0x34
 800690e:	e7c1      	b.n	8006894 <__sflush_r+0x1c>
 8006910:	6a21      	ldr	r1, [r4, #32]
 8006912:	2301      	movs	r3, #1
 8006914:	4628      	mov	r0, r5
 8006916:	47b0      	blx	r6
 8006918:	1c41      	adds	r1, r0, #1
 800691a:	d1c7      	bne.n	80068ac <__sflush_r+0x34>
 800691c:	682b      	ldr	r3, [r5, #0]
 800691e:	2b00      	cmp	r3, #0
 8006920:	d0c4      	beq.n	80068ac <__sflush_r+0x34>
 8006922:	2b1d      	cmp	r3, #29
 8006924:	d001      	beq.n	800692a <__sflush_r+0xb2>
 8006926:	2b16      	cmp	r3, #22
 8006928:	d101      	bne.n	800692e <__sflush_r+0xb6>
 800692a:	602f      	str	r7, [r5, #0]
 800692c:	e7b1      	b.n	8006892 <__sflush_r+0x1a>
 800692e:	89a3      	ldrh	r3, [r4, #12]
 8006930:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006934:	81a3      	strh	r3, [r4, #12]
 8006936:	e7ad      	b.n	8006894 <__sflush_r+0x1c>
 8006938:	690f      	ldr	r7, [r1, #16]
 800693a:	2f00      	cmp	r7, #0
 800693c:	d0a9      	beq.n	8006892 <__sflush_r+0x1a>
 800693e:	0793      	lsls	r3, r2, #30
 8006940:	680e      	ldr	r6, [r1, #0]
 8006942:	bf08      	it	eq
 8006944:	694b      	ldreq	r3, [r1, #20]
 8006946:	600f      	str	r7, [r1, #0]
 8006948:	bf18      	it	ne
 800694a:	2300      	movne	r3, #0
 800694c:	eba6 0807 	sub.w	r8, r6, r7
 8006950:	608b      	str	r3, [r1, #8]
 8006952:	f1b8 0f00 	cmp.w	r8, #0
 8006956:	dd9c      	ble.n	8006892 <__sflush_r+0x1a>
 8006958:	6a21      	ldr	r1, [r4, #32]
 800695a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800695c:	4643      	mov	r3, r8
 800695e:	463a      	mov	r2, r7
 8006960:	4628      	mov	r0, r5
 8006962:	47b0      	blx	r6
 8006964:	2800      	cmp	r0, #0
 8006966:	dc06      	bgt.n	8006976 <__sflush_r+0xfe>
 8006968:	89a3      	ldrh	r3, [r4, #12]
 800696a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800696e:	81a3      	strh	r3, [r4, #12]
 8006970:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006974:	e78e      	b.n	8006894 <__sflush_r+0x1c>
 8006976:	4407      	add	r7, r0
 8006978:	eba8 0800 	sub.w	r8, r8, r0
 800697c:	e7e9      	b.n	8006952 <__sflush_r+0xda>
 800697e:	bf00      	nop
 8006980:	20400001 	.word	0x20400001

08006984 <_fflush_r>:
 8006984:	b538      	push	{r3, r4, r5, lr}
 8006986:	690b      	ldr	r3, [r1, #16]
 8006988:	4605      	mov	r5, r0
 800698a:	460c      	mov	r4, r1
 800698c:	b913      	cbnz	r3, 8006994 <_fflush_r+0x10>
 800698e:	2500      	movs	r5, #0
 8006990:	4628      	mov	r0, r5
 8006992:	bd38      	pop	{r3, r4, r5, pc}
 8006994:	b118      	cbz	r0, 800699e <_fflush_r+0x1a>
 8006996:	6983      	ldr	r3, [r0, #24]
 8006998:	b90b      	cbnz	r3, 800699e <_fflush_r+0x1a>
 800699a:	f000 f899 	bl	8006ad0 <__sinit>
 800699e:	4b14      	ldr	r3, [pc, #80]	; (80069f0 <_fflush_r+0x6c>)
 80069a0:	429c      	cmp	r4, r3
 80069a2:	d11b      	bne.n	80069dc <_fflush_r+0x58>
 80069a4:	686c      	ldr	r4, [r5, #4]
 80069a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d0ef      	beq.n	800698e <_fflush_r+0xa>
 80069ae:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80069b0:	07d0      	lsls	r0, r2, #31
 80069b2:	d404      	bmi.n	80069be <_fflush_r+0x3a>
 80069b4:	0599      	lsls	r1, r3, #22
 80069b6:	d402      	bmi.n	80069be <_fflush_r+0x3a>
 80069b8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80069ba:	f000 f968 	bl	8006c8e <__retarget_lock_acquire_recursive>
 80069be:	4628      	mov	r0, r5
 80069c0:	4621      	mov	r1, r4
 80069c2:	f7ff ff59 	bl	8006878 <__sflush_r>
 80069c6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80069c8:	07da      	lsls	r2, r3, #31
 80069ca:	4605      	mov	r5, r0
 80069cc:	d4e0      	bmi.n	8006990 <_fflush_r+0xc>
 80069ce:	89a3      	ldrh	r3, [r4, #12]
 80069d0:	059b      	lsls	r3, r3, #22
 80069d2:	d4dd      	bmi.n	8006990 <_fflush_r+0xc>
 80069d4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80069d6:	f000 f95b 	bl	8006c90 <__retarget_lock_release_recursive>
 80069da:	e7d9      	b.n	8006990 <_fflush_r+0xc>
 80069dc:	4b05      	ldr	r3, [pc, #20]	; (80069f4 <_fflush_r+0x70>)
 80069de:	429c      	cmp	r4, r3
 80069e0:	d101      	bne.n	80069e6 <_fflush_r+0x62>
 80069e2:	68ac      	ldr	r4, [r5, #8]
 80069e4:	e7df      	b.n	80069a6 <_fflush_r+0x22>
 80069e6:	4b04      	ldr	r3, [pc, #16]	; (80069f8 <_fflush_r+0x74>)
 80069e8:	429c      	cmp	r4, r3
 80069ea:	bf08      	it	eq
 80069ec:	68ec      	ldreq	r4, [r5, #12]
 80069ee:	e7da      	b.n	80069a6 <_fflush_r+0x22>
 80069f0:	08008da8 	.word	0x08008da8
 80069f4:	08008dc8 	.word	0x08008dc8
 80069f8:	08008d88 	.word	0x08008d88

080069fc <fflush>:
 80069fc:	4601      	mov	r1, r0
 80069fe:	b920      	cbnz	r0, 8006a0a <fflush+0xe>
 8006a00:	4b04      	ldr	r3, [pc, #16]	; (8006a14 <fflush+0x18>)
 8006a02:	4905      	ldr	r1, [pc, #20]	; (8006a18 <fflush+0x1c>)
 8006a04:	6818      	ldr	r0, [r3, #0]
 8006a06:	f000 b8fe 	b.w	8006c06 <_fwalk_reent>
 8006a0a:	4b04      	ldr	r3, [pc, #16]	; (8006a1c <fflush+0x20>)
 8006a0c:	6818      	ldr	r0, [r3, #0]
 8006a0e:	f7ff bfb9 	b.w	8006984 <_fflush_r>
 8006a12:	bf00      	nop
 8006a14:	08008de8 	.word	0x08008de8
 8006a18:	08006985 	.word	0x08006985
 8006a1c:	20000018 	.word	0x20000018

08006a20 <std>:
 8006a20:	2300      	movs	r3, #0
 8006a22:	b510      	push	{r4, lr}
 8006a24:	4604      	mov	r4, r0
 8006a26:	e9c0 3300 	strd	r3, r3, [r0]
 8006a2a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006a2e:	6083      	str	r3, [r0, #8]
 8006a30:	8181      	strh	r1, [r0, #12]
 8006a32:	6643      	str	r3, [r0, #100]	; 0x64
 8006a34:	81c2      	strh	r2, [r0, #14]
 8006a36:	6183      	str	r3, [r0, #24]
 8006a38:	4619      	mov	r1, r3
 8006a3a:	2208      	movs	r2, #8
 8006a3c:	305c      	adds	r0, #92	; 0x5c
 8006a3e:	f000 f936 	bl	8006cae <memset>
 8006a42:	4b05      	ldr	r3, [pc, #20]	; (8006a58 <std+0x38>)
 8006a44:	6263      	str	r3, [r4, #36]	; 0x24
 8006a46:	4b05      	ldr	r3, [pc, #20]	; (8006a5c <std+0x3c>)
 8006a48:	62a3      	str	r3, [r4, #40]	; 0x28
 8006a4a:	4b05      	ldr	r3, [pc, #20]	; (8006a60 <std+0x40>)
 8006a4c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006a4e:	4b05      	ldr	r3, [pc, #20]	; (8006a64 <std+0x44>)
 8006a50:	6224      	str	r4, [r4, #32]
 8006a52:	6323      	str	r3, [r4, #48]	; 0x30
 8006a54:	bd10      	pop	{r4, pc}
 8006a56:	bf00      	nop
 8006a58:	08007145 	.word	0x08007145
 8006a5c:	08007167 	.word	0x08007167
 8006a60:	0800719f 	.word	0x0800719f
 8006a64:	080071c3 	.word	0x080071c3

08006a68 <_cleanup_r>:
 8006a68:	4901      	ldr	r1, [pc, #4]	; (8006a70 <_cleanup_r+0x8>)
 8006a6a:	f000 b8cc 	b.w	8006c06 <_fwalk_reent>
 8006a6e:	bf00      	nop
 8006a70:	08006985 	.word	0x08006985

08006a74 <__sfmoreglue>:
 8006a74:	b570      	push	{r4, r5, r6, lr}
 8006a76:	2268      	movs	r2, #104	; 0x68
 8006a78:	1e4d      	subs	r5, r1, #1
 8006a7a:	4355      	muls	r5, r2
 8006a7c:	460e      	mov	r6, r1
 8006a7e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006a82:	f000 f989 	bl	8006d98 <_malloc_r>
 8006a86:	4604      	mov	r4, r0
 8006a88:	b140      	cbz	r0, 8006a9c <__sfmoreglue+0x28>
 8006a8a:	2100      	movs	r1, #0
 8006a8c:	e9c0 1600 	strd	r1, r6, [r0]
 8006a90:	300c      	adds	r0, #12
 8006a92:	60a0      	str	r0, [r4, #8]
 8006a94:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006a98:	f000 f909 	bl	8006cae <memset>
 8006a9c:	4620      	mov	r0, r4
 8006a9e:	bd70      	pop	{r4, r5, r6, pc}

08006aa0 <__sfp_lock_acquire>:
 8006aa0:	4801      	ldr	r0, [pc, #4]	; (8006aa8 <__sfp_lock_acquire+0x8>)
 8006aa2:	f000 b8f4 	b.w	8006c8e <__retarget_lock_acquire_recursive>
 8006aa6:	bf00      	nop
 8006aa8:	20004d15 	.word	0x20004d15

08006aac <__sfp_lock_release>:
 8006aac:	4801      	ldr	r0, [pc, #4]	; (8006ab4 <__sfp_lock_release+0x8>)
 8006aae:	f000 b8ef 	b.w	8006c90 <__retarget_lock_release_recursive>
 8006ab2:	bf00      	nop
 8006ab4:	20004d15 	.word	0x20004d15

08006ab8 <__sinit_lock_acquire>:
 8006ab8:	4801      	ldr	r0, [pc, #4]	; (8006ac0 <__sinit_lock_acquire+0x8>)
 8006aba:	f000 b8e8 	b.w	8006c8e <__retarget_lock_acquire_recursive>
 8006abe:	bf00      	nop
 8006ac0:	20004d16 	.word	0x20004d16

08006ac4 <__sinit_lock_release>:
 8006ac4:	4801      	ldr	r0, [pc, #4]	; (8006acc <__sinit_lock_release+0x8>)
 8006ac6:	f000 b8e3 	b.w	8006c90 <__retarget_lock_release_recursive>
 8006aca:	bf00      	nop
 8006acc:	20004d16 	.word	0x20004d16

08006ad0 <__sinit>:
 8006ad0:	b510      	push	{r4, lr}
 8006ad2:	4604      	mov	r4, r0
 8006ad4:	f7ff fff0 	bl	8006ab8 <__sinit_lock_acquire>
 8006ad8:	69a3      	ldr	r3, [r4, #24]
 8006ada:	b11b      	cbz	r3, 8006ae4 <__sinit+0x14>
 8006adc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006ae0:	f7ff bff0 	b.w	8006ac4 <__sinit_lock_release>
 8006ae4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8006ae8:	6523      	str	r3, [r4, #80]	; 0x50
 8006aea:	4b13      	ldr	r3, [pc, #76]	; (8006b38 <__sinit+0x68>)
 8006aec:	4a13      	ldr	r2, [pc, #76]	; (8006b3c <__sinit+0x6c>)
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	62a2      	str	r2, [r4, #40]	; 0x28
 8006af2:	42a3      	cmp	r3, r4
 8006af4:	bf04      	itt	eq
 8006af6:	2301      	moveq	r3, #1
 8006af8:	61a3      	streq	r3, [r4, #24]
 8006afa:	4620      	mov	r0, r4
 8006afc:	f000 f820 	bl	8006b40 <__sfp>
 8006b00:	6060      	str	r0, [r4, #4]
 8006b02:	4620      	mov	r0, r4
 8006b04:	f000 f81c 	bl	8006b40 <__sfp>
 8006b08:	60a0      	str	r0, [r4, #8]
 8006b0a:	4620      	mov	r0, r4
 8006b0c:	f000 f818 	bl	8006b40 <__sfp>
 8006b10:	2200      	movs	r2, #0
 8006b12:	60e0      	str	r0, [r4, #12]
 8006b14:	2104      	movs	r1, #4
 8006b16:	6860      	ldr	r0, [r4, #4]
 8006b18:	f7ff ff82 	bl	8006a20 <std>
 8006b1c:	68a0      	ldr	r0, [r4, #8]
 8006b1e:	2201      	movs	r2, #1
 8006b20:	2109      	movs	r1, #9
 8006b22:	f7ff ff7d 	bl	8006a20 <std>
 8006b26:	68e0      	ldr	r0, [r4, #12]
 8006b28:	2202      	movs	r2, #2
 8006b2a:	2112      	movs	r1, #18
 8006b2c:	f7ff ff78 	bl	8006a20 <std>
 8006b30:	2301      	movs	r3, #1
 8006b32:	61a3      	str	r3, [r4, #24]
 8006b34:	e7d2      	b.n	8006adc <__sinit+0xc>
 8006b36:	bf00      	nop
 8006b38:	08008de8 	.word	0x08008de8
 8006b3c:	08006a69 	.word	0x08006a69

08006b40 <__sfp>:
 8006b40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b42:	4607      	mov	r7, r0
 8006b44:	f7ff ffac 	bl	8006aa0 <__sfp_lock_acquire>
 8006b48:	4b1e      	ldr	r3, [pc, #120]	; (8006bc4 <__sfp+0x84>)
 8006b4a:	681e      	ldr	r6, [r3, #0]
 8006b4c:	69b3      	ldr	r3, [r6, #24]
 8006b4e:	b913      	cbnz	r3, 8006b56 <__sfp+0x16>
 8006b50:	4630      	mov	r0, r6
 8006b52:	f7ff ffbd 	bl	8006ad0 <__sinit>
 8006b56:	3648      	adds	r6, #72	; 0x48
 8006b58:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006b5c:	3b01      	subs	r3, #1
 8006b5e:	d503      	bpl.n	8006b68 <__sfp+0x28>
 8006b60:	6833      	ldr	r3, [r6, #0]
 8006b62:	b30b      	cbz	r3, 8006ba8 <__sfp+0x68>
 8006b64:	6836      	ldr	r6, [r6, #0]
 8006b66:	e7f7      	b.n	8006b58 <__sfp+0x18>
 8006b68:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006b6c:	b9d5      	cbnz	r5, 8006ba4 <__sfp+0x64>
 8006b6e:	4b16      	ldr	r3, [pc, #88]	; (8006bc8 <__sfp+0x88>)
 8006b70:	60e3      	str	r3, [r4, #12]
 8006b72:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006b76:	6665      	str	r5, [r4, #100]	; 0x64
 8006b78:	f000 f888 	bl	8006c8c <__retarget_lock_init_recursive>
 8006b7c:	f7ff ff96 	bl	8006aac <__sfp_lock_release>
 8006b80:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006b84:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006b88:	6025      	str	r5, [r4, #0]
 8006b8a:	61a5      	str	r5, [r4, #24]
 8006b8c:	2208      	movs	r2, #8
 8006b8e:	4629      	mov	r1, r5
 8006b90:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006b94:	f000 f88b 	bl	8006cae <memset>
 8006b98:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006b9c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006ba0:	4620      	mov	r0, r4
 8006ba2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006ba4:	3468      	adds	r4, #104	; 0x68
 8006ba6:	e7d9      	b.n	8006b5c <__sfp+0x1c>
 8006ba8:	2104      	movs	r1, #4
 8006baa:	4638      	mov	r0, r7
 8006bac:	f7ff ff62 	bl	8006a74 <__sfmoreglue>
 8006bb0:	4604      	mov	r4, r0
 8006bb2:	6030      	str	r0, [r6, #0]
 8006bb4:	2800      	cmp	r0, #0
 8006bb6:	d1d5      	bne.n	8006b64 <__sfp+0x24>
 8006bb8:	f7ff ff78 	bl	8006aac <__sfp_lock_release>
 8006bbc:	230c      	movs	r3, #12
 8006bbe:	603b      	str	r3, [r7, #0]
 8006bc0:	e7ee      	b.n	8006ba0 <__sfp+0x60>
 8006bc2:	bf00      	nop
 8006bc4:	08008de8 	.word	0x08008de8
 8006bc8:	ffff0001 	.word	0xffff0001

08006bcc <_fwalk>:
 8006bcc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006bd0:	460f      	mov	r7, r1
 8006bd2:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006bd6:	2600      	movs	r6, #0
 8006bd8:	e9d4 8501 	ldrd	r8, r5, [r4, #4]
 8006bdc:	f1b8 0801 	subs.w	r8, r8, #1
 8006be0:	d505      	bpl.n	8006bee <_fwalk+0x22>
 8006be2:	6824      	ldr	r4, [r4, #0]
 8006be4:	2c00      	cmp	r4, #0
 8006be6:	d1f7      	bne.n	8006bd8 <_fwalk+0xc>
 8006be8:	4630      	mov	r0, r6
 8006bea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006bee:	89ab      	ldrh	r3, [r5, #12]
 8006bf0:	2b01      	cmp	r3, #1
 8006bf2:	d906      	bls.n	8006c02 <_fwalk+0x36>
 8006bf4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006bf8:	3301      	adds	r3, #1
 8006bfa:	d002      	beq.n	8006c02 <_fwalk+0x36>
 8006bfc:	4628      	mov	r0, r5
 8006bfe:	47b8      	blx	r7
 8006c00:	4306      	orrs	r6, r0
 8006c02:	3568      	adds	r5, #104	; 0x68
 8006c04:	e7ea      	b.n	8006bdc <_fwalk+0x10>

08006c06 <_fwalk_reent>:
 8006c06:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006c0a:	4606      	mov	r6, r0
 8006c0c:	4688      	mov	r8, r1
 8006c0e:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006c12:	2700      	movs	r7, #0
 8006c14:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006c18:	f1b9 0901 	subs.w	r9, r9, #1
 8006c1c:	d505      	bpl.n	8006c2a <_fwalk_reent+0x24>
 8006c1e:	6824      	ldr	r4, [r4, #0]
 8006c20:	2c00      	cmp	r4, #0
 8006c22:	d1f7      	bne.n	8006c14 <_fwalk_reent+0xe>
 8006c24:	4638      	mov	r0, r7
 8006c26:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006c2a:	89ab      	ldrh	r3, [r5, #12]
 8006c2c:	2b01      	cmp	r3, #1
 8006c2e:	d907      	bls.n	8006c40 <_fwalk_reent+0x3a>
 8006c30:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006c34:	3301      	adds	r3, #1
 8006c36:	d003      	beq.n	8006c40 <_fwalk_reent+0x3a>
 8006c38:	4629      	mov	r1, r5
 8006c3a:	4630      	mov	r0, r6
 8006c3c:	47c0      	blx	r8
 8006c3e:	4307      	orrs	r7, r0
 8006c40:	3568      	adds	r5, #104	; 0x68
 8006c42:	e7e9      	b.n	8006c18 <_fwalk_reent+0x12>

08006c44 <__libc_init_array>:
 8006c44:	b570      	push	{r4, r5, r6, lr}
 8006c46:	4d0d      	ldr	r5, [pc, #52]	; (8006c7c <__libc_init_array+0x38>)
 8006c48:	4c0d      	ldr	r4, [pc, #52]	; (8006c80 <__libc_init_array+0x3c>)
 8006c4a:	1b64      	subs	r4, r4, r5
 8006c4c:	10a4      	asrs	r4, r4, #2
 8006c4e:	2600      	movs	r6, #0
 8006c50:	42a6      	cmp	r6, r4
 8006c52:	d109      	bne.n	8006c68 <__libc_init_array+0x24>
 8006c54:	4d0b      	ldr	r5, [pc, #44]	; (8006c84 <__libc_init_array+0x40>)
 8006c56:	4c0c      	ldr	r4, [pc, #48]	; (8006c88 <__libc_init_array+0x44>)
 8006c58:	f001 ffa6 	bl	8008ba8 <_init>
 8006c5c:	1b64      	subs	r4, r4, r5
 8006c5e:	10a4      	asrs	r4, r4, #2
 8006c60:	2600      	movs	r6, #0
 8006c62:	42a6      	cmp	r6, r4
 8006c64:	d105      	bne.n	8006c72 <__libc_init_array+0x2e>
 8006c66:	bd70      	pop	{r4, r5, r6, pc}
 8006c68:	f855 3b04 	ldr.w	r3, [r5], #4
 8006c6c:	4798      	blx	r3
 8006c6e:	3601      	adds	r6, #1
 8006c70:	e7ee      	b.n	8006c50 <__libc_init_array+0xc>
 8006c72:	f855 3b04 	ldr.w	r3, [r5], #4
 8006c76:	4798      	blx	r3
 8006c78:	3601      	adds	r6, #1
 8006c7a:	e7f2      	b.n	8006c62 <__libc_init_array+0x1e>
 8006c7c:	080095e0 	.word	0x080095e0
 8006c80:	080095e0 	.word	0x080095e0
 8006c84:	080095e0 	.word	0x080095e0
 8006c88:	080095e4 	.word	0x080095e4

08006c8c <__retarget_lock_init_recursive>:
 8006c8c:	4770      	bx	lr

08006c8e <__retarget_lock_acquire_recursive>:
 8006c8e:	4770      	bx	lr

08006c90 <__retarget_lock_release_recursive>:
 8006c90:	4770      	bx	lr

08006c92 <memcpy>:
 8006c92:	440a      	add	r2, r1
 8006c94:	4291      	cmp	r1, r2
 8006c96:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8006c9a:	d100      	bne.n	8006c9e <memcpy+0xc>
 8006c9c:	4770      	bx	lr
 8006c9e:	b510      	push	{r4, lr}
 8006ca0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006ca4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006ca8:	4291      	cmp	r1, r2
 8006caa:	d1f9      	bne.n	8006ca0 <memcpy+0xe>
 8006cac:	bd10      	pop	{r4, pc}

08006cae <memset>:
 8006cae:	4402      	add	r2, r0
 8006cb0:	4603      	mov	r3, r0
 8006cb2:	4293      	cmp	r3, r2
 8006cb4:	d100      	bne.n	8006cb8 <memset+0xa>
 8006cb6:	4770      	bx	lr
 8006cb8:	f803 1b01 	strb.w	r1, [r3], #1
 8006cbc:	e7f9      	b.n	8006cb2 <memset+0x4>
	...

08006cc0 <_free_r>:
 8006cc0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006cc2:	2900      	cmp	r1, #0
 8006cc4:	d044      	beq.n	8006d50 <_free_r+0x90>
 8006cc6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006cca:	9001      	str	r0, [sp, #4]
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	f1a1 0404 	sub.w	r4, r1, #4
 8006cd2:	bfb8      	it	lt
 8006cd4:	18e4      	addlt	r4, r4, r3
 8006cd6:	f000 fcdd 	bl	8007694 <__malloc_lock>
 8006cda:	4a1e      	ldr	r2, [pc, #120]	; (8006d54 <_free_r+0x94>)
 8006cdc:	9801      	ldr	r0, [sp, #4]
 8006cde:	6813      	ldr	r3, [r2, #0]
 8006ce0:	b933      	cbnz	r3, 8006cf0 <_free_r+0x30>
 8006ce2:	6063      	str	r3, [r4, #4]
 8006ce4:	6014      	str	r4, [r2, #0]
 8006ce6:	b003      	add	sp, #12
 8006ce8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006cec:	f000 bcd8 	b.w	80076a0 <__malloc_unlock>
 8006cf0:	42a3      	cmp	r3, r4
 8006cf2:	d908      	bls.n	8006d06 <_free_r+0x46>
 8006cf4:	6825      	ldr	r5, [r4, #0]
 8006cf6:	1961      	adds	r1, r4, r5
 8006cf8:	428b      	cmp	r3, r1
 8006cfa:	bf01      	itttt	eq
 8006cfc:	6819      	ldreq	r1, [r3, #0]
 8006cfe:	685b      	ldreq	r3, [r3, #4]
 8006d00:	1949      	addeq	r1, r1, r5
 8006d02:	6021      	streq	r1, [r4, #0]
 8006d04:	e7ed      	b.n	8006ce2 <_free_r+0x22>
 8006d06:	461a      	mov	r2, r3
 8006d08:	685b      	ldr	r3, [r3, #4]
 8006d0a:	b10b      	cbz	r3, 8006d10 <_free_r+0x50>
 8006d0c:	42a3      	cmp	r3, r4
 8006d0e:	d9fa      	bls.n	8006d06 <_free_r+0x46>
 8006d10:	6811      	ldr	r1, [r2, #0]
 8006d12:	1855      	adds	r5, r2, r1
 8006d14:	42a5      	cmp	r5, r4
 8006d16:	d10b      	bne.n	8006d30 <_free_r+0x70>
 8006d18:	6824      	ldr	r4, [r4, #0]
 8006d1a:	4421      	add	r1, r4
 8006d1c:	1854      	adds	r4, r2, r1
 8006d1e:	42a3      	cmp	r3, r4
 8006d20:	6011      	str	r1, [r2, #0]
 8006d22:	d1e0      	bne.n	8006ce6 <_free_r+0x26>
 8006d24:	681c      	ldr	r4, [r3, #0]
 8006d26:	685b      	ldr	r3, [r3, #4]
 8006d28:	6053      	str	r3, [r2, #4]
 8006d2a:	4421      	add	r1, r4
 8006d2c:	6011      	str	r1, [r2, #0]
 8006d2e:	e7da      	b.n	8006ce6 <_free_r+0x26>
 8006d30:	d902      	bls.n	8006d38 <_free_r+0x78>
 8006d32:	230c      	movs	r3, #12
 8006d34:	6003      	str	r3, [r0, #0]
 8006d36:	e7d6      	b.n	8006ce6 <_free_r+0x26>
 8006d38:	6825      	ldr	r5, [r4, #0]
 8006d3a:	1961      	adds	r1, r4, r5
 8006d3c:	428b      	cmp	r3, r1
 8006d3e:	bf04      	itt	eq
 8006d40:	6819      	ldreq	r1, [r3, #0]
 8006d42:	685b      	ldreq	r3, [r3, #4]
 8006d44:	6063      	str	r3, [r4, #4]
 8006d46:	bf04      	itt	eq
 8006d48:	1949      	addeq	r1, r1, r5
 8006d4a:	6021      	streq	r1, [r4, #0]
 8006d4c:	6054      	str	r4, [r2, #4]
 8006d4e:	e7ca      	b.n	8006ce6 <_free_r+0x26>
 8006d50:	b003      	add	sp, #12
 8006d52:	bd30      	pop	{r4, r5, pc}
 8006d54:	20004d18 	.word	0x20004d18

08006d58 <sbrk_aligned>:
 8006d58:	b570      	push	{r4, r5, r6, lr}
 8006d5a:	4e0e      	ldr	r6, [pc, #56]	; (8006d94 <sbrk_aligned+0x3c>)
 8006d5c:	460c      	mov	r4, r1
 8006d5e:	6831      	ldr	r1, [r6, #0]
 8006d60:	4605      	mov	r5, r0
 8006d62:	b911      	cbnz	r1, 8006d6a <sbrk_aligned+0x12>
 8006d64:	f000 f9c6 	bl	80070f4 <_sbrk_r>
 8006d68:	6030      	str	r0, [r6, #0]
 8006d6a:	4621      	mov	r1, r4
 8006d6c:	4628      	mov	r0, r5
 8006d6e:	f000 f9c1 	bl	80070f4 <_sbrk_r>
 8006d72:	1c43      	adds	r3, r0, #1
 8006d74:	d00a      	beq.n	8006d8c <sbrk_aligned+0x34>
 8006d76:	1cc4      	adds	r4, r0, #3
 8006d78:	f024 0403 	bic.w	r4, r4, #3
 8006d7c:	42a0      	cmp	r0, r4
 8006d7e:	d007      	beq.n	8006d90 <sbrk_aligned+0x38>
 8006d80:	1a21      	subs	r1, r4, r0
 8006d82:	4628      	mov	r0, r5
 8006d84:	f000 f9b6 	bl	80070f4 <_sbrk_r>
 8006d88:	3001      	adds	r0, #1
 8006d8a:	d101      	bne.n	8006d90 <sbrk_aligned+0x38>
 8006d8c:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8006d90:	4620      	mov	r0, r4
 8006d92:	bd70      	pop	{r4, r5, r6, pc}
 8006d94:	20004d1c 	.word	0x20004d1c

08006d98 <_malloc_r>:
 8006d98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d9c:	1ccd      	adds	r5, r1, #3
 8006d9e:	f025 0503 	bic.w	r5, r5, #3
 8006da2:	3508      	adds	r5, #8
 8006da4:	2d0c      	cmp	r5, #12
 8006da6:	bf38      	it	cc
 8006da8:	250c      	movcc	r5, #12
 8006daa:	2d00      	cmp	r5, #0
 8006dac:	4607      	mov	r7, r0
 8006dae:	db01      	blt.n	8006db4 <_malloc_r+0x1c>
 8006db0:	42a9      	cmp	r1, r5
 8006db2:	d905      	bls.n	8006dc0 <_malloc_r+0x28>
 8006db4:	230c      	movs	r3, #12
 8006db6:	603b      	str	r3, [r7, #0]
 8006db8:	2600      	movs	r6, #0
 8006dba:	4630      	mov	r0, r6
 8006dbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006dc0:	4e2e      	ldr	r6, [pc, #184]	; (8006e7c <_malloc_r+0xe4>)
 8006dc2:	f000 fc67 	bl	8007694 <__malloc_lock>
 8006dc6:	6833      	ldr	r3, [r6, #0]
 8006dc8:	461c      	mov	r4, r3
 8006dca:	bb34      	cbnz	r4, 8006e1a <_malloc_r+0x82>
 8006dcc:	4629      	mov	r1, r5
 8006dce:	4638      	mov	r0, r7
 8006dd0:	f7ff ffc2 	bl	8006d58 <sbrk_aligned>
 8006dd4:	1c43      	adds	r3, r0, #1
 8006dd6:	4604      	mov	r4, r0
 8006dd8:	d14d      	bne.n	8006e76 <_malloc_r+0xde>
 8006dda:	6834      	ldr	r4, [r6, #0]
 8006ddc:	4626      	mov	r6, r4
 8006dde:	2e00      	cmp	r6, #0
 8006de0:	d140      	bne.n	8006e64 <_malloc_r+0xcc>
 8006de2:	6823      	ldr	r3, [r4, #0]
 8006de4:	4631      	mov	r1, r6
 8006de6:	4638      	mov	r0, r7
 8006de8:	eb04 0803 	add.w	r8, r4, r3
 8006dec:	f000 f982 	bl	80070f4 <_sbrk_r>
 8006df0:	4580      	cmp	r8, r0
 8006df2:	d13a      	bne.n	8006e6a <_malloc_r+0xd2>
 8006df4:	6821      	ldr	r1, [r4, #0]
 8006df6:	3503      	adds	r5, #3
 8006df8:	1a6d      	subs	r5, r5, r1
 8006dfa:	f025 0503 	bic.w	r5, r5, #3
 8006dfe:	3508      	adds	r5, #8
 8006e00:	2d0c      	cmp	r5, #12
 8006e02:	bf38      	it	cc
 8006e04:	250c      	movcc	r5, #12
 8006e06:	4629      	mov	r1, r5
 8006e08:	4638      	mov	r0, r7
 8006e0a:	f7ff ffa5 	bl	8006d58 <sbrk_aligned>
 8006e0e:	3001      	adds	r0, #1
 8006e10:	d02b      	beq.n	8006e6a <_malloc_r+0xd2>
 8006e12:	6823      	ldr	r3, [r4, #0]
 8006e14:	442b      	add	r3, r5
 8006e16:	6023      	str	r3, [r4, #0]
 8006e18:	e00e      	b.n	8006e38 <_malloc_r+0xa0>
 8006e1a:	6822      	ldr	r2, [r4, #0]
 8006e1c:	1b52      	subs	r2, r2, r5
 8006e1e:	d41e      	bmi.n	8006e5e <_malloc_r+0xc6>
 8006e20:	2a0b      	cmp	r2, #11
 8006e22:	d916      	bls.n	8006e52 <_malloc_r+0xba>
 8006e24:	1961      	adds	r1, r4, r5
 8006e26:	42a3      	cmp	r3, r4
 8006e28:	6025      	str	r5, [r4, #0]
 8006e2a:	bf18      	it	ne
 8006e2c:	6059      	strne	r1, [r3, #4]
 8006e2e:	6863      	ldr	r3, [r4, #4]
 8006e30:	bf08      	it	eq
 8006e32:	6031      	streq	r1, [r6, #0]
 8006e34:	5162      	str	r2, [r4, r5]
 8006e36:	604b      	str	r3, [r1, #4]
 8006e38:	4638      	mov	r0, r7
 8006e3a:	f104 060b 	add.w	r6, r4, #11
 8006e3e:	f000 fc2f 	bl	80076a0 <__malloc_unlock>
 8006e42:	f026 0607 	bic.w	r6, r6, #7
 8006e46:	1d23      	adds	r3, r4, #4
 8006e48:	1af2      	subs	r2, r6, r3
 8006e4a:	d0b6      	beq.n	8006dba <_malloc_r+0x22>
 8006e4c:	1b9b      	subs	r3, r3, r6
 8006e4e:	50a3      	str	r3, [r4, r2]
 8006e50:	e7b3      	b.n	8006dba <_malloc_r+0x22>
 8006e52:	6862      	ldr	r2, [r4, #4]
 8006e54:	42a3      	cmp	r3, r4
 8006e56:	bf0c      	ite	eq
 8006e58:	6032      	streq	r2, [r6, #0]
 8006e5a:	605a      	strne	r2, [r3, #4]
 8006e5c:	e7ec      	b.n	8006e38 <_malloc_r+0xa0>
 8006e5e:	4623      	mov	r3, r4
 8006e60:	6864      	ldr	r4, [r4, #4]
 8006e62:	e7b2      	b.n	8006dca <_malloc_r+0x32>
 8006e64:	4634      	mov	r4, r6
 8006e66:	6876      	ldr	r6, [r6, #4]
 8006e68:	e7b9      	b.n	8006dde <_malloc_r+0x46>
 8006e6a:	230c      	movs	r3, #12
 8006e6c:	603b      	str	r3, [r7, #0]
 8006e6e:	4638      	mov	r0, r7
 8006e70:	f000 fc16 	bl	80076a0 <__malloc_unlock>
 8006e74:	e7a1      	b.n	8006dba <_malloc_r+0x22>
 8006e76:	6025      	str	r5, [r4, #0]
 8006e78:	e7de      	b.n	8006e38 <_malloc_r+0xa0>
 8006e7a:	bf00      	nop
 8006e7c:	20004d18 	.word	0x20004d18

08006e80 <_perror_r>:
 8006e80:	6983      	ldr	r3, [r0, #24]
 8006e82:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006e84:	68c4      	ldr	r4, [r0, #12]
 8006e86:	4605      	mov	r5, r0
 8006e88:	460e      	mov	r6, r1
 8006e8a:	b90b      	cbnz	r3, 8006e90 <_perror_r+0x10>
 8006e8c:	f7ff fe20 	bl	8006ad0 <__sinit>
 8006e90:	4b43      	ldr	r3, [pc, #268]	; (8006fa0 <_perror_r+0x120>)
 8006e92:	429c      	cmp	r4, r3
 8006e94:	d132      	bne.n	8006efc <_perror_r+0x7c>
 8006e96:	686c      	ldr	r4, [r5, #4]
 8006e98:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006e9a:	07d8      	lsls	r0, r3, #31
 8006e9c:	d405      	bmi.n	8006eaa <_perror_r+0x2a>
 8006e9e:	89a3      	ldrh	r3, [r4, #12]
 8006ea0:	0599      	lsls	r1, r3, #22
 8006ea2:	d402      	bmi.n	8006eaa <_perror_r+0x2a>
 8006ea4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006ea6:	f7ff fef2 	bl	8006c8e <__retarget_lock_acquire_recursive>
 8006eaa:	4621      	mov	r1, r4
 8006eac:	4628      	mov	r0, r5
 8006eae:	f7ff fd69 	bl	8006984 <_fflush_r>
 8006eb2:	bb6e      	cbnz	r6, 8006f10 <_perror_r+0x90>
 8006eb4:	6829      	ldr	r1, [r5, #0]
 8006eb6:	ab01      	add	r3, sp, #4
 8006eb8:	2201      	movs	r2, #1
 8006eba:	4628      	mov	r0, r5
 8006ebc:	f000 f986 	bl	80071cc <_strerror_r>
 8006ec0:	4607      	mov	r7, r0
 8006ec2:	2800      	cmp	r0, #0
 8006ec4:	d14f      	bne.n	8006f66 <_perror_r+0xe6>
 8006ec6:	4837      	ldr	r0, [pc, #220]	; (8006fa4 <_perror_r+0x124>)
 8006ec8:	4f36      	ldr	r7, [pc, #216]	; (8006fa4 <_perror_r+0x124>)
 8006eca:	f7f9 f989 	bl	80001e0 <strlen>
 8006ece:	4606      	mov	r6, r0
 8006ed0:	b156      	cbz	r6, 8006ee8 <_perror_r+0x68>
 8006ed2:	4620      	mov	r0, r4
 8006ed4:	f000 fb8e 	bl	80075f4 <fileno>
 8006ed8:	4633      	mov	r3, r6
 8006eda:	4601      	mov	r1, r0
 8006edc:	463a      	mov	r2, r7
 8006ede:	4628      	mov	r0, r5
 8006ee0:	f000 fb66 	bl	80075b0 <_write_r>
 8006ee4:	2800      	cmp	r0, #0
 8006ee6:	da51      	bge.n	8006f8c <_perror_r+0x10c>
 8006ee8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006eec:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006eee:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006ef2:	07d2      	lsls	r2, r2, #31
 8006ef4:	81a3      	strh	r3, [r4, #12]
 8006ef6:	d54c      	bpl.n	8006f92 <_perror_r+0x112>
 8006ef8:	b003      	add	sp, #12
 8006efa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006efc:	4b2a      	ldr	r3, [pc, #168]	; (8006fa8 <_perror_r+0x128>)
 8006efe:	429c      	cmp	r4, r3
 8006f00:	d101      	bne.n	8006f06 <_perror_r+0x86>
 8006f02:	68ac      	ldr	r4, [r5, #8]
 8006f04:	e7c8      	b.n	8006e98 <_perror_r+0x18>
 8006f06:	4b29      	ldr	r3, [pc, #164]	; (8006fac <_perror_r+0x12c>)
 8006f08:	429c      	cmp	r4, r3
 8006f0a:	bf08      	it	eq
 8006f0c:	68ec      	ldreq	r4, [r5, #12]
 8006f0e:	e7c3      	b.n	8006e98 <_perror_r+0x18>
 8006f10:	7833      	ldrb	r3, [r6, #0]
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d0ce      	beq.n	8006eb4 <_perror_r+0x34>
 8006f16:	4630      	mov	r0, r6
 8006f18:	f7f9 f962 	bl	80001e0 <strlen>
 8006f1c:	4607      	mov	r7, r0
 8006f1e:	b157      	cbz	r7, 8006f36 <_perror_r+0xb6>
 8006f20:	4620      	mov	r0, r4
 8006f22:	f000 fb67 	bl	80075f4 <fileno>
 8006f26:	463b      	mov	r3, r7
 8006f28:	4601      	mov	r1, r0
 8006f2a:	4632      	mov	r2, r6
 8006f2c:	4628      	mov	r0, r5
 8006f2e:	f000 fb3f 	bl	80075b0 <_write_r>
 8006f32:	2800      	cmp	r0, #0
 8006f34:	da14      	bge.n	8006f60 <_perror_r+0xe0>
 8006f36:	481e      	ldr	r0, [pc, #120]	; (8006fb0 <_perror_r+0x130>)
 8006f38:	4f1d      	ldr	r7, [pc, #116]	; (8006fb0 <_perror_r+0x130>)
 8006f3a:	f7f9 f951 	bl	80001e0 <strlen>
 8006f3e:	4606      	mov	r6, r0
 8006f40:	2e00      	cmp	r6, #0
 8006f42:	d0b7      	beq.n	8006eb4 <_perror_r+0x34>
 8006f44:	4620      	mov	r0, r4
 8006f46:	f000 fb55 	bl	80075f4 <fileno>
 8006f4a:	4633      	mov	r3, r6
 8006f4c:	4601      	mov	r1, r0
 8006f4e:	463a      	mov	r2, r7
 8006f50:	4628      	mov	r0, r5
 8006f52:	f000 fb2d 	bl	80075b0 <_write_r>
 8006f56:	2800      	cmp	r0, #0
 8006f58:	dbac      	blt.n	8006eb4 <_perror_r+0x34>
 8006f5a:	1a36      	subs	r6, r6, r0
 8006f5c:	4407      	add	r7, r0
 8006f5e:	e7ef      	b.n	8006f40 <_perror_r+0xc0>
 8006f60:	1a3f      	subs	r7, r7, r0
 8006f62:	4406      	add	r6, r0
 8006f64:	e7db      	b.n	8006f1e <_perror_r+0x9e>
 8006f66:	f7f9 f93b 	bl	80001e0 <strlen>
 8006f6a:	4606      	mov	r6, r0
 8006f6c:	2e00      	cmp	r6, #0
 8006f6e:	d0aa      	beq.n	8006ec6 <_perror_r+0x46>
 8006f70:	4620      	mov	r0, r4
 8006f72:	f000 fb3f 	bl	80075f4 <fileno>
 8006f76:	4633      	mov	r3, r6
 8006f78:	4601      	mov	r1, r0
 8006f7a:	463a      	mov	r2, r7
 8006f7c:	4628      	mov	r0, r5
 8006f7e:	f000 fb17 	bl	80075b0 <_write_r>
 8006f82:	2800      	cmp	r0, #0
 8006f84:	db9f      	blt.n	8006ec6 <_perror_r+0x46>
 8006f86:	1a36      	subs	r6, r6, r0
 8006f88:	4407      	add	r7, r0
 8006f8a:	e7ef      	b.n	8006f6c <_perror_r+0xec>
 8006f8c:	1a36      	subs	r6, r6, r0
 8006f8e:	4407      	add	r7, r0
 8006f90:	e79e      	b.n	8006ed0 <_perror_r+0x50>
 8006f92:	059b      	lsls	r3, r3, #22
 8006f94:	d4b0      	bmi.n	8006ef8 <_perror_r+0x78>
 8006f96:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006f98:	f7ff fe7a 	bl	8006c90 <__retarget_lock_release_recursive>
 8006f9c:	e7ac      	b.n	8006ef8 <_perror_r+0x78>
 8006f9e:	bf00      	nop
 8006fa0:	08008da8 	.word	0x08008da8
 8006fa4:	08008def 	.word	0x08008def
 8006fa8:	08008dc8 	.word	0x08008dc8
 8006fac:	08008d88 	.word	0x08008d88
 8006fb0:	08008dec 	.word	0x08008dec

08006fb4 <perror>:
 8006fb4:	4b02      	ldr	r3, [pc, #8]	; (8006fc0 <perror+0xc>)
 8006fb6:	4601      	mov	r1, r0
 8006fb8:	6818      	ldr	r0, [r3, #0]
 8006fba:	f7ff bf61 	b.w	8006e80 <_perror_r>
 8006fbe:	bf00      	nop
 8006fc0:	20000018 	.word	0x20000018

08006fc4 <iprintf>:
 8006fc4:	b40f      	push	{r0, r1, r2, r3}
 8006fc6:	4b0a      	ldr	r3, [pc, #40]	; (8006ff0 <iprintf+0x2c>)
 8006fc8:	b513      	push	{r0, r1, r4, lr}
 8006fca:	681c      	ldr	r4, [r3, #0]
 8006fcc:	b124      	cbz	r4, 8006fd8 <iprintf+0x14>
 8006fce:	69a3      	ldr	r3, [r4, #24]
 8006fd0:	b913      	cbnz	r3, 8006fd8 <iprintf+0x14>
 8006fd2:	4620      	mov	r0, r4
 8006fd4:	f7ff fd7c 	bl	8006ad0 <__sinit>
 8006fd8:	ab05      	add	r3, sp, #20
 8006fda:	9a04      	ldr	r2, [sp, #16]
 8006fdc:	68a1      	ldr	r1, [r4, #8]
 8006fde:	9301      	str	r3, [sp, #4]
 8006fe0:	4620      	mov	r0, r4
 8006fe2:	f000 fb8d 	bl	8007700 <_vfiprintf_r>
 8006fe6:	b002      	add	sp, #8
 8006fe8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006fec:	b004      	add	sp, #16
 8006fee:	4770      	bx	lr
 8006ff0:	20000018 	.word	0x20000018

08006ff4 <putchar>:
 8006ff4:	4b09      	ldr	r3, [pc, #36]	; (800701c <putchar+0x28>)
 8006ff6:	b513      	push	{r0, r1, r4, lr}
 8006ff8:	681c      	ldr	r4, [r3, #0]
 8006ffa:	4601      	mov	r1, r0
 8006ffc:	b134      	cbz	r4, 800700c <putchar+0x18>
 8006ffe:	69a3      	ldr	r3, [r4, #24]
 8007000:	b923      	cbnz	r3, 800700c <putchar+0x18>
 8007002:	9001      	str	r0, [sp, #4]
 8007004:	4620      	mov	r0, r4
 8007006:	f7ff fd63 	bl	8006ad0 <__sinit>
 800700a:	9901      	ldr	r1, [sp, #4]
 800700c:	68a2      	ldr	r2, [r4, #8]
 800700e:	4620      	mov	r0, r4
 8007010:	b002      	add	sp, #8
 8007012:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007016:	f001 b957 	b.w	80082c8 <_putc_r>
 800701a:	bf00      	nop
 800701c:	20000018 	.word	0x20000018

08007020 <cleanup_glue>:
 8007020:	b538      	push	{r3, r4, r5, lr}
 8007022:	460c      	mov	r4, r1
 8007024:	6809      	ldr	r1, [r1, #0]
 8007026:	4605      	mov	r5, r0
 8007028:	b109      	cbz	r1, 800702e <cleanup_glue+0xe>
 800702a:	f7ff fff9 	bl	8007020 <cleanup_glue>
 800702e:	4621      	mov	r1, r4
 8007030:	4628      	mov	r0, r5
 8007032:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007036:	f7ff be43 	b.w	8006cc0 <_free_r>
	...

0800703c <_reclaim_reent>:
 800703c:	4b2c      	ldr	r3, [pc, #176]	; (80070f0 <_reclaim_reent+0xb4>)
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	4283      	cmp	r3, r0
 8007042:	b570      	push	{r4, r5, r6, lr}
 8007044:	4604      	mov	r4, r0
 8007046:	d051      	beq.n	80070ec <_reclaim_reent+0xb0>
 8007048:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800704a:	b143      	cbz	r3, 800705e <_reclaim_reent+0x22>
 800704c:	68db      	ldr	r3, [r3, #12]
 800704e:	2b00      	cmp	r3, #0
 8007050:	d14a      	bne.n	80070e8 <_reclaim_reent+0xac>
 8007052:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007054:	6819      	ldr	r1, [r3, #0]
 8007056:	b111      	cbz	r1, 800705e <_reclaim_reent+0x22>
 8007058:	4620      	mov	r0, r4
 800705a:	f7ff fe31 	bl	8006cc0 <_free_r>
 800705e:	6961      	ldr	r1, [r4, #20]
 8007060:	b111      	cbz	r1, 8007068 <_reclaim_reent+0x2c>
 8007062:	4620      	mov	r0, r4
 8007064:	f7ff fe2c 	bl	8006cc0 <_free_r>
 8007068:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800706a:	b111      	cbz	r1, 8007072 <_reclaim_reent+0x36>
 800706c:	4620      	mov	r0, r4
 800706e:	f7ff fe27 	bl	8006cc0 <_free_r>
 8007072:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8007074:	b111      	cbz	r1, 800707c <_reclaim_reent+0x40>
 8007076:	4620      	mov	r0, r4
 8007078:	f7ff fe22 	bl	8006cc0 <_free_r>
 800707c:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800707e:	b111      	cbz	r1, 8007086 <_reclaim_reent+0x4a>
 8007080:	4620      	mov	r0, r4
 8007082:	f7ff fe1d 	bl	8006cc0 <_free_r>
 8007086:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8007088:	b111      	cbz	r1, 8007090 <_reclaim_reent+0x54>
 800708a:	4620      	mov	r0, r4
 800708c:	f7ff fe18 	bl	8006cc0 <_free_r>
 8007090:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8007092:	b111      	cbz	r1, 800709a <_reclaim_reent+0x5e>
 8007094:	4620      	mov	r0, r4
 8007096:	f7ff fe13 	bl	8006cc0 <_free_r>
 800709a:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800709c:	b111      	cbz	r1, 80070a4 <_reclaim_reent+0x68>
 800709e:	4620      	mov	r0, r4
 80070a0:	f7ff fe0e 	bl	8006cc0 <_free_r>
 80070a4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80070a6:	b111      	cbz	r1, 80070ae <_reclaim_reent+0x72>
 80070a8:	4620      	mov	r0, r4
 80070aa:	f7ff fe09 	bl	8006cc0 <_free_r>
 80070ae:	69a3      	ldr	r3, [r4, #24]
 80070b0:	b1e3      	cbz	r3, 80070ec <_reclaim_reent+0xb0>
 80070b2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80070b4:	4620      	mov	r0, r4
 80070b6:	4798      	blx	r3
 80070b8:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80070ba:	b1b9      	cbz	r1, 80070ec <_reclaim_reent+0xb0>
 80070bc:	4620      	mov	r0, r4
 80070be:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80070c2:	f7ff bfad 	b.w	8007020 <cleanup_glue>
 80070c6:	5949      	ldr	r1, [r1, r5]
 80070c8:	b941      	cbnz	r1, 80070dc <_reclaim_reent+0xa0>
 80070ca:	3504      	adds	r5, #4
 80070cc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80070ce:	2d80      	cmp	r5, #128	; 0x80
 80070d0:	68d9      	ldr	r1, [r3, #12]
 80070d2:	d1f8      	bne.n	80070c6 <_reclaim_reent+0x8a>
 80070d4:	4620      	mov	r0, r4
 80070d6:	f7ff fdf3 	bl	8006cc0 <_free_r>
 80070da:	e7ba      	b.n	8007052 <_reclaim_reent+0x16>
 80070dc:	680e      	ldr	r6, [r1, #0]
 80070de:	4620      	mov	r0, r4
 80070e0:	f7ff fdee 	bl	8006cc0 <_free_r>
 80070e4:	4631      	mov	r1, r6
 80070e6:	e7ef      	b.n	80070c8 <_reclaim_reent+0x8c>
 80070e8:	2500      	movs	r5, #0
 80070ea:	e7ef      	b.n	80070cc <_reclaim_reent+0x90>
 80070ec:	bd70      	pop	{r4, r5, r6, pc}
 80070ee:	bf00      	nop
 80070f0:	20000018 	.word	0x20000018

080070f4 <_sbrk_r>:
 80070f4:	b538      	push	{r3, r4, r5, lr}
 80070f6:	4d06      	ldr	r5, [pc, #24]	; (8007110 <_sbrk_r+0x1c>)
 80070f8:	2300      	movs	r3, #0
 80070fa:	4604      	mov	r4, r0
 80070fc:	4608      	mov	r0, r1
 80070fe:	602b      	str	r3, [r5, #0]
 8007100:	f7f9 fece 	bl	8000ea0 <_sbrk>
 8007104:	1c43      	adds	r3, r0, #1
 8007106:	d102      	bne.n	800710e <_sbrk_r+0x1a>
 8007108:	682b      	ldr	r3, [r5, #0]
 800710a:	b103      	cbz	r3, 800710e <_sbrk_r+0x1a>
 800710c:	6023      	str	r3, [r4, #0]
 800710e:	bd38      	pop	{r3, r4, r5, pc}
 8007110:	20004d20 	.word	0x20004d20

08007114 <iscanf>:
 8007114:	b40f      	push	{r0, r1, r2, r3}
 8007116:	4b0a      	ldr	r3, [pc, #40]	; (8007140 <iscanf+0x2c>)
 8007118:	b513      	push	{r0, r1, r4, lr}
 800711a:	681c      	ldr	r4, [r3, #0]
 800711c:	b124      	cbz	r4, 8007128 <iscanf+0x14>
 800711e:	69a3      	ldr	r3, [r4, #24]
 8007120:	b913      	cbnz	r3, 8007128 <iscanf+0x14>
 8007122:	4620      	mov	r0, r4
 8007124:	f7ff fcd4 	bl	8006ad0 <__sinit>
 8007128:	ab05      	add	r3, sp, #20
 800712a:	9a04      	ldr	r2, [sp, #16]
 800712c:	6861      	ldr	r1, [r4, #4]
 800712e:	9301      	str	r3, [sp, #4]
 8007130:	4620      	mov	r0, r4
 8007132:	f000 ff4f 	bl	8007fd4 <_vfiscanf_r>
 8007136:	b002      	add	sp, #8
 8007138:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800713c:	b004      	add	sp, #16
 800713e:	4770      	bx	lr
 8007140:	20000018 	.word	0x20000018

08007144 <__sread>:
 8007144:	b510      	push	{r4, lr}
 8007146:	460c      	mov	r4, r1
 8007148:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800714c:	f001 f904 	bl	8008358 <_read_r>
 8007150:	2800      	cmp	r0, #0
 8007152:	bfab      	itete	ge
 8007154:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007156:	89a3      	ldrhlt	r3, [r4, #12]
 8007158:	181b      	addge	r3, r3, r0
 800715a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800715e:	bfac      	ite	ge
 8007160:	6563      	strge	r3, [r4, #84]	; 0x54
 8007162:	81a3      	strhlt	r3, [r4, #12]
 8007164:	bd10      	pop	{r4, pc}

08007166 <__swrite>:
 8007166:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800716a:	461f      	mov	r7, r3
 800716c:	898b      	ldrh	r3, [r1, #12]
 800716e:	05db      	lsls	r3, r3, #23
 8007170:	4605      	mov	r5, r0
 8007172:	460c      	mov	r4, r1
 8007174:	4616      	mov	r6, r2
 8007176:	d505      	bpl.n	8007184 <__swrite+0x1e>
 8007178:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800717c:	2302      	movs	r3, #2
 800717e:	2200      	movs	r2, #0
 8007180:	f000 fa76 	bl	8007670 <_lseek_r>
 8007184:	89a3      	ldrh	r3, [r4, #12]
 8007186:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800718a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800718e:	81a3      	strh	r3, [r4, #12]
 8007190:	4632      	mov	r2, r6
 8007192:	463b      	mov	r3, r7
 8007194:	4628      	mov	r0, r5
 8007196:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800719a:	f000 ba09 	b.w	80075b0 <_write_r>

0800719e <__sseek>:
 800719e:	b510      	push	{r4, lr}
 80071a0:	460c      	mov	r4, r1
 80071a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80071a6:	f000 fa63 	bl	8007670 <_lseek_r>
 80071aa:	1c43      	adds	r3, r0, #1
 80071ac:	89a3      	ldrh	r3, [r4, #12]
 80071ae:	bf15      	itete	ne
 80071b0:	6560      	strne	r0, [r4, #84]	; 0x54
 80071b2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80071b6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80071ba:	81a3      	strheq	r3, [r4, #12]
 80071bc:	bf18      	it	ne
 80071be:	81a3      	strhne	r3, [r4, #12]
 80071c0:	bd10      	pop	{r4, pc}

080071c2 <__sclose>:
 80071c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80071c6:	f000 ba05 	b.w	80075d4 <_close_r>
	...

080071cc <_strerror_r>:
 80071cc:	b510      	push	{r4, lr}
 80071ce:	4604      	mov	r4, r0
 80071d0:	4608      	mov	r0, r1
 80071d2:	4611      	mov	r1, r2
 80071d4:	288e      	cmp	r0, #142	; 0x8e
 80071d6:	f200 8130 	bhi.w	800743a <_strerror_r+0x26e>
 80071da:	e8df f010 	tbh	[pc, r0, lsl #1]
 80071de:	0139      	.short	0x0139
 80071e0:	0092008f 	.word	0x0092008f
 80071e4:	00960094 	.word	0x00960094
 80071e8:	009a0098 	.word	0x009a0098
 80071ec:	009e009c 	.word	0x009e009c
 80071f0:	00a400a2 	.word	0x00a400a2
 80071f4:	00aa00a8 	.word	0x00aa00a8
 80071f8:	00ae00ac 	.word	0x00ae00ac
 80071fc:	00b0012e 	.word	0x00b0012e
 8007200:	00b400b2 	.word	0x00b400b2
 8007204:	00b800b6 	.word	0x00b800b6
 8007208:	00c000be 	.word	0x00c000be
 800720c:	00c800c6 	.word	0x00c800c6
 8007210:	00cc00ca 	.word	0x00cc00ca
 8007214:	00d200ce 	.word	0x00d200ce
 8007218:	00d800d6 	.word	0x00d800d6
 800721c:	00dc00da 	.word	0x00dc00da
 8007220:	00e000de 	.word	0x00e000de
 8007224:	00e400e2 	.word	0x00e400e2
 8007228:	012e012e 	.word	0x012e012e
 800722c:	012e012e 	.word	0x012e012e
 8007230:	012e012e 	.word	0x012e012e
 8007234:	012e012e 	.word	0x012e012e
 8007238:	00ec00e8 	.word	0x00ec00e8
 800723c:	012e012e 	.word	0x012e012e
 8007240:	012e012e 	.word	0x012e012e
 8007244:	012e012e 	.word	0x012e012e
 8007248:	012e012e 	.word	0x012e012e
 800724c:	012e012e 	.word	0x012e012e
 8007250:	012e012e 	.word	0x012e012e
 8007254:	00ee012e 	.word	0x00ee012e
 8007258:	00f00108 	.word	0x00f00108
 800725c:	012e00f2 	.word	0x012e00f2
 8007260:	012e012e 	.word	0x012e012e
 8007264:	012e00f4 	.word	0x012e00f4
 8007268:	012e012e 	.word	0x012e012e
 800726c:	012e00f6 	.word	0x012e00f6
 8007270:	00fa012e 	.word	0x00fa012e
 8007274:	012e012e 	.word	0x012e012e
 8007278:	012e00fc 	.word	0x012e00fc
 800727c:	012e012e 	.word	0x012e012e
 8007280:	012e012e 	.word	0x012e012e
 8007284:	012e012e 	.word	0x012e012e
 8007288:	012e012e 	.word	0x012e012e
 800728c:	00fe012e 	.word	0x00fe012e
 8007290:	0100012e 	.word	0x0100012e
 8007294:	01040102 	.word	0x01040102
 8007298:	012e012e 	.word	0x012e012e
 800729c:	012e0126 	.word	0x012e0126
 80072a0:	012e012e 	.word	0x012e012e
 80072a4:	012e012e 	.word	0x012e012e
 80072a8:	012e012e 	.word	0x012e012e
 80072ac:	0114012e 	.word	0x0114012e
 80072b0:	010a0106 	.word	0x010a0106
 80072b4:	010e010c 	.word	0x010e010c
 80072b8:	012e0110 	.word	0x012e0110
 80072bc:	01160112 	.word	0x01160112
 80072c0:	00ea011a 	.word	0x00ea011a
 80072c4:	012c00c2 	.word	0x012c00c2
 80072c8:	00d000ba 	.word	0x00d000ba
 80072cc:	00a000bc 	.word	0x00a000bc
 80072d0:	012a00a6 	.word	0x012a00a6
 80072d4:	012e00f8 	.word	0x012e00f8
 80072d8:	00c40118 	.word	0x00c40118
 80072dc:	011c011e 	.word	0x011c011e
 80072e0:	012e012e 	.word	0x012e012e
 80072e4:	012e012e 	.word	0x012e012e
 80072e8:	00d4012e 	.word	0x00d4012e
 80072ec:	012e012e 	.word	0x012e012e
 80072f0:	00e6012e 	.word	0x00e6012e
 80072f4:	01200128 	.word	0x01200128
 80072f8:	01240122 	.word	0x01240122
 80072fc:	4b55      	ldr	r3, [pc, #340]	; (8007454 <_strerror_r+0x288>)
 80072fe:	4618      	mov	r0, r3
 8007300:	bd10      	pop	{r4, pc}
 8007302:	4b55      	ldr	r3, [pc, #340]	; (8007458 <_strerror_r+0x28c>)
 8007304:	e7fb      	b.n	80072fe <_strerror_r+0x132>
 8007306:	4b55      	ldr	r3, [pc, #340]	; (800745c <_strerror_r+0x290>)
 8007308:	e7f9      	b.n	80072fe <_strerror_r+0x132>
 800730a:	4b55      	ldr	r3, [pc, #340]	; (8007460 <_strerror_r+0x294>)
 800730c:	e7f7      	b.n	80072fe <_strerror_r+0x132>
 800730e:	4b55      	ldr	r3, [pc, #340]	; (8007464 <_strerror_r+0x298>)
 8007310:	e7f5      	b.n	80072fe <_strerror_r+0x132>
 8007312:	4b55      	ldr	r3, [pc, #340]	; (8007468 <_strerror_r+0x29c>)
 8007314:	e7f3      	b.n	80072fe <_strerror_r+0x132>
 8007316:	4b55      	ldr	r3, [pc, #340]	; (800746c <_strerror_r+0x2a0>)
 8007318:	e7f1      	b.n	80072fe <_strerror_r+0x132>
 800731a:	4b55      	ldr	r3, [pc, #340]	; (8007470 <_strerror_r+0x2a4>)
 800731c:	e7ef      	b.n	80072fe <_strerror_r+0x132>
 800731e:	4b55      	ldr	r3, [pc, #340]	; (8007474 <_strerror_r+0x2a8>)
 8007320:	e7ed      	b.n	80072fe <_strerror_r+0x132>
 8007322:	4b55      	ldr	r3, [pc, #340]	; (8007478 <_strerror_r+0x2ac>)
 8007324:	e7eb      	b.n	80072fe <_strerror_r+0x132>
 8007326:	4b55      	ldr	r3, [pc, #340]	; (800747c <_strerror_r+0x2b0>)
 8007328:	e7e9      	b.n	80072fe <_strerror_r+0x132>
 800732a:	4b55      	ldr	r3, [pc, #340]	; (8007480 <_strerror_r+0x2b4>)
 800732c:	e7e7      	b.n	80072fe <_strerror_r+0x132>
 800732e:	4b55      	ldr	r3, [pc, #340]	; (8007484 <_strerror_r+0x2b8>)
 8007330:	e7e5      	b.n	80072fe <_strerror_r+0x132>
 8007332:	4b55      	ldr	r3, [pc, #340]	; (8007488 <_strerror_r+0x2bc>)
 8007334:	e7e3      	b.n	80072fe <_strerror_r+0x132>
 8007336:	4b55      	ldr	r3, [pc, #340]	; (800748c <_strerror_r+0x2c0>)
 8007338:	e7e1      	b.n	80072fe <_strerror_r+0x132>
 800733a:	4b55      	ldr	r3, [pc, #340]	; (8007490 <_strerror_r+0x2c4>)
 800733c:	e7df      	b.n	80072fe <_strerror_r+0x132>
 800733e:	4b55      	ldr	r3, [pc, #340]	; (8007494 <_strerror_r+0x2c8>)
 8007340:	e7dd      	b.n	80072fe <_strerror_r+0x132>
 8007342:	4b55      	ldr	r3, [pc, #340]	; (8007498 <_strerror_r+0x2cc>)
 8007344:	e7db      	b.n	80072fe <_strerror_r+0x132>
 8007346:	4b55      	ldr	r3, [pc, #340]	; (800749c <_strerror_r+0x2d0>)
 8007348:	e7d9      	b.n	80072fe <_strerror_r+0x132>
 800734a:	4b55      	ldr	r3, [pc, #340]	; (80074a0 <_strerror_r+0x2d4>)
 800734c:	e7d7      	b.n	80072fe <_strerror_r+0x132>
 800734e:	4b55      	ldr	r3, [pc, #340]	; (80074a4 <_strerror_r+0x2d8>)
 8007350:	e7d5      	b.n	80072fe <_strerror_r+0x132>
 8007352:	4b55      	ldr	r3, [pc, #340]	; (80074a8 <_strerror_r+0x2dc>)
 8007354:	e7d3      	b.n	80072fe <_strerror_r+0x132>
 8007356:	4b55      	ldr	r3, [pc, #340]	; (80074ac <_strerror_r+0x2e0>)
 8007358:	e7d1      	b.n	80072fe <_strerror_r+0x132>
 800735a:	4b55      	ldr	r3, [pc, #340]	; (80074b0 <_strerror_r+0x2e4>)
 800735c:	e7cf      	b.n	80072fe <_strerror_r+0x132>
 800735e:	4b55      	ldr	r3, [pc, #340]	; (80074b4 <_strerror_r+0x2e8>)
 8007360:	e7cd      	b.n	80072fe <_strerror_r+0x132>
 8007362:	4b55      	ldr	r3, [pc, #340]	; (80074b8 <_strerror_r+0x2ec>)
 8007364:	e7cb      	b.n	80072fe <_strerror_r+0x132>
 8007366:	4b55      	ldr	r3, [pc, #340]	; (80074bc <_strerror_r+0x2f0>)
 8007368:	e7c9      	b.n	80072fe <_strerror_r+0x132>
 800736a:	4b55      	ldr	r3, [pc, #340]	; (80074c0 <_strerror_r+0x2f4>)
 800736c:	e7c7      	b.n	80072fe <_strerror_r+0x132>
 800736e:	4b55      	ldr	r3, [pc, #340]	; (80074c4 <_strerror_r+0x2f8>)
 8007370:	e7c5      	b.n	80072fe <_strerror_r+0x132>
 8007372:	4b55      	ldr	r3, [pc, #340]	; (80074c8 <_strerror_r+0x2fc>)
 8007374:	e7c3      	b.n	80072fe <_strerror_r+0x132>
 8007376:	4b55      	ldr	r3, [pc, #340]	; (80074cc <_strerror_r+0x300>)
 8007378:	e7c1      	b.n	80072fe <_strerror_r+0x132>
 800737a:	4b55      	ldr	r3, [pc, #340]	; (80074d0 <_strerror_r+0x304>)
 800737c:	e7bf      	b.n	80072fe <_strerror_r+0x132>
 800737e:	4b55      	ldr	r3, [pc, #340]	; (80074d4 <_strerror_r+0x308>)
 8007380:	e7bd      	b.n	80072fe <_strerror_r+0x132>
 8007382:	4b55      	ldr	r3, [pc, #340]	; (80074d8 <_strerror_r+0x30c>)
 8007384:	e7bb      	b.n	80072fe <_strerror_r+0x132>
 8007386:	4b55      	ldr	r3, [pc, #340]	; (80074dc <_strerror_r+0x310>)
 8007388:	e7b9      	b.n	80072fe <_strerror_r+0x132>
 800738a:	4b55      	ldr	r3, [pc, #340]	; (80074e0 <_strerror_r+0x314>)
 800738c:	e7b7      	b.n	80072fe <_strerror_r+0x132>
 800738e:	4b55      	ldr	r3, [pc, #340]	; (80074e4 <_strerror_r+0x318>)
 8007390:	e7b5      	b.n	80072fe <_strerror_r+0x132>
 8007392:	4b55      	ldr	r3, [pc, #340]	; (80074e8 <_strerror_r+0x31c>)
 8007394:	e7b3      	b.n	80072fe <_strerror_r+0x132>
 8007396:	4b55      	ldr	r3, [pc, #340]	; (80074ec <_strerror_r+0x320>)
 8007398:	e7b1      	b.n	80072fe <_strerror_r+0x132>
 800739a:	4b55      	ldr	r3, [pc, #340]	; (80074f0 <_strerror_r+0x324>)
 800739c:	e7af      	b.n	80072fe <_strerror_r+0x132>
 800739e:	4b55      	ldr	r3, [pc, #340]	; (80074f4 <_strerror_r+0x328>)
 80073a0:	e7ad      	b.n	80072fe <_strerror_r+0x132>
 80073a2:	4b55      	ldr	r3, [pc, #340]	; (80074f8 <_strerror_r+0x32c>)
 80073a4:	e7ab      	b.n	80072fe <_strerror_r+0x132>
 80073a6:	4b55      	ldr	r3, [pc, #340]	; (80074fc <_strerror_r+0x330>)
 80073a8:	e7a9      	b.n	80072fe <_strerror_r+0x132>
 80073aa:	4b55      	ldr	r3, [pc, #340]	; (8007500 <_strerror_r+0x334>)
 80073ac:	e7a7      	b.n	80072fe <_strerror_r+0x132>
 80073ae:	4b55      	ldr	r3, [pc, #340]	; (8007504 <_strerror_r+0x338>)
 80073b0:	e7a5      	b.n	80072fe <_strerror_r+0x132>
 80073b2:	4b55      	ldr	r3, [pc, #340]	; (8007508 <_strerror_r+0x33c>)
 80073b4:	e7a3      	b.n	80072fe <_strerror_r+0x132>
 80073b6:	4b55      	ldr	r3, [pc, #340]	; (800750c <_strerror_r+0x340>)
 80073b8:	e7a1      	b.n	80072fe <_strerror_r+0x132>
 80073ba:	4b55      	ldr	r3, [pc, #340]	; (8007510 <_strerror_r+0x344>)
 80073bc:	e79f      	b.n	80072fe <_strerror_r+0x132>
 80073be:	4b55      	ldr	r3, [pc, #340]	; (8007514 <_strerror_r+0x348>)
 80073c0:	e79d      	b.n	80072fe <_strerror_r+0x132>
 80073c2:	4b55      	ldr	r3, [pc, #340]	; (8007518 <_strerror_r+0x34c>)
 80073c4:	e79b      	b.n	80072fe <_strerror_r+0x132>
 80073c6:	4b55      	ldr	r3, [pc, #340]	; (800751c <_strerror_r+0x350>)
 80073c8:	e799      	b.n	80072fe <_strerror_r+0x132>
 80073ca:	4b55      	ldr	r3, [pc, #340]	; (8007520 <_strerror_r+0x354>)
 80073cc:	e797      	b.n	80072fe <_strerror_r+0x132>
 80073ce:	4b55      	ldr	r3, [pc, #340]	; (8007524 <_strerror_r+0x358>)
 80073d0:	e795      	b.n	80072fe <_strerror_r+0x132>
 80073d2:	4b55      	ldr	r3, [pc, #340]	; (8007528 <_strerror_r+0x35c>)
 80073d4:	e793      	b.n	80072fe <_strerror_r+0x132>
 80073d6:	4b55      	ldr	r3, [pc, #340]	; (800752c <_strerror_r+0x360>)
 80073d8:	e791      	b.n	80072fe <_strerror_r+0x132>
 80073da:	4b55      	ldr	r3, [pc, #340]	; (8007530 <_strerror_r+0x364>)
 80073dc:	e78f      	b.n	80072fe <_strerror_r+0x132>
 80073de:	4b55      	ldr	r3, [pc, #340]	; (8007534 <_strerror_r+0x368>)
 80073e0:	e78d      	b.n	80072fe <_strerror_r+0x132>
 80073e2:	4b55      	ldr	r3, [pc, #340]	; (8007538 <_strerror_r+0x36c>)
 80073e4:	e78b      	b.n	80072fe <_strerror_r+0x132>
 80073e6:	4b55      	ldr	r3, [pc, #340]	; (800753c <_strerror_r+0x370>)
 80073e8:	e789      	b.n	80072fe <_strerror_r+0x132>
 80073ea:	4b55      	ldr	r3, [pc, #340]	; (8007540 <_strerror_r+0x374>)
 80073ec:	e787      	b.n	80072fe <_strerror_r+0x132>
 80073ee:	4b55      	ldr	r3, [pc, #340]	; (8007544 <_strerror_r+0x378>)
 80073f0:	e785      	b.n	80072fe <_strerror_r+0x132>
 80073f2:	4b55      	ldr	r3, [pc, #340]	; (8007548 <_strerror_r+0x37c>)
 80073f4:	e783      	b.n	80072fe <_strerror_r+0x132>
 80073f6:	4b55      	ldr	r3, [pc, #340]	; (800754c <_strerror_r+0x380>)
 80073f8:	e781      	b.n	80072fe <_strerror_r+0x132>
 80073fa:	4b55      	ldr	r3, [pc, #340]	; (8007550 <_strerror_r+0x384>)
 80073fc:	e77f      	b.n	80072fe <_strerror_r+0x132>
 80073fe:	4b55      	ldr	r3, [pc, #340]	; (8007554 <_strerror_r+0x388>)
 8007400:	e77d      	b.n	80072fe <_strerror_r+0x132>
 8007402:	4b55      	ldr	r3, [pc, #340]	; (8007558 <_strerror_r+0x38c>)
 8007404:	e77b      	b.n	80072fe <_strerror_r+0x132>
 8007406:	4b55      	ldr	r3, [pc, #340]	; (800755c <_strerror_r+0x390>)
 8007408:	e779      	b.n	80072fe <_strerror_r+0x132>
 800740a:	4b55      	ldr	r3, [pc, #340]	; (8007560 <_strerror_r+0x394>)
 800740c:	e777      	b.n	80072fe <_strerror_r+0x132>
 800740e:	4b55      	ldr	r3, [pc, #340]	; (8007564 <_strerror_r+0x398>)
 8007410:	e775      	b.n	80072fe <_strerror_r+0x132>
 8007412:	4b55      	ldr	r3, [pc, #340]	; (8007568 <_strerror_r+0x39c>)
 8007414:	e773      	b.n	80072fe <_strerror_r+0x132>
 8007416:	4b55      	ldr	r3, [pc, #340]	; (800756c <_strerror_r+0x3a0>)
 8007418:	e771      	b.n	80072fe <_strerror_r+0x132>
 800741a:	4b55      	ldr	r3, [pc, #340]	; (8007570 <_strerror_r+0x3a4>)
 800741c:	e76f      	b.n	80072fe <_strerror_r+0x132>
 800741e:	4b55      	ldr	r3, [pc, #340]	; (8007574 <_strerror_r+0x3a8>)
 8007420:	e76d      	b.n	80072fe <_strerror_r+0x132>
 8007422:	4b55      	ldr	r3, [pc, #340]	; (8007578 <_strerror_r+0x3ac>)
 8007424:	e76b      	b.n	80072fe <_strerror_r+0x132>
 8007426:	4b55      	ldr	r3, [pc, #340]	; (800757c <_strerror_r+0x3b0>)
 8007428:	e769      	b.n	80072fe <_strerror_r+0x132>
 800742a:	4b55      	ldr	r3, [pc, #340]	; (8007580 <_strerror_r+0x3b4>)
 800742c:	e767      	b.n	80072fe <_strerror_r+0x132>
 800742e:	4b55      	ldr	r3, [pc, #340]	; (8007584 <_strerror_r+0x3b8>)
 8007430:	e765      	b.n	80072fe <_strerror_r+0x132>
 8007432:	4b55      	ldr	r3, [pc, #340]	; (8007588 <_strerror_r+0x3bc>)
 8007434:	e763      	b.n	80072fe <_strerror_r+0x132>
 8007436:	4b55      	ldr	r3, [pc, #340]	; (800758c <_strerror_r+0x3c0>)
 8007438:	e761      	b.n	80072fe <_strerror_r+0x132>
 800743a:	2b00      	cmp	r3, #0
 800743c:	bf14      	ite	ne
 800743e:	461a      	movne	r2, r3
 8007440:	4622      	moveq	r2, r4
 8007442:	f000 f8b3 	bl	80075ac <_user_strerror>
 8007446:	4b52      	ldr	r3, [pc, #328]	; (8007590 <_strerror_r+0x3c4>)
 8007448:	2800      	cmp	r0, #0
 800744a:	bf18      	it	ne
 800744c:	4603      	movne	r3, r0
 800744e:	e756      	b.n	80072fe <_strerror_r+0x132>
 8007450:	4b50      	ldr	r3, [pc, #320]	; (8007594 <_strerror_r+0x3c8>)
 8007452:	e754      	b.n	80072fe <_strerror_r+0x132>
 8007454:	08008df1 	.word	0x08008df1
 8007458:	08008dfb 	.word	0x08008dfb
 800745c:	08008e15 	.word	0x08008e15
 8007460:	08008e25 	.word	0x08008e25
 8007464:	08008e3d 	.word	0x08008e3d
 8007468:	08008e47 	.word	0x08008e47
 800746c:	08008e61 	.word	0x08008e61
 8007470:	08008e73 	.word	0x08008e73
 8007474:	08008e85 	.word	0x08008e85
 8007478:	08008e9e 	.word	0x08008e9e
 800747c:	08008eae 	.word	0x08008eae
 8007480:	08008eba 	.word	0x08008eba
 8007484:	08008ed7 	.word	0x08008ed7
 8007488:	08008ee9 	.word	0x08008ee9
 800748c:	08008efa 	.word	0x08008efa
 8007490:	08008f0c 	.word	0x08008f0c
 8007494:	08008f18 	.word	0x08008f18
 8007498:	08008f30 	.word	0x08008f30
 800749c:	08008f3c 	.word	0x08008f3c
 80074a0:	08008f4e 	.word	0x08008f4e
 80074a4:	08008f5d 	.word	0x08008f5d
 80074a8:	08008f6d 	.word	0x08008f6d
 80074ac:	08008f7a 	.word	0x08008f7a
 80074b0:	08008f99 	.word	0x08008f99
 80074b4:	08008fa8 	.word	0x08008fa8
 80074b8:	08008fb9 	.word	0x08008fb9
 80074bc:	08008fdd 	.word	0x08008fdd
 80074c0:	08008ffb 	.word	0x08008ffb
 80074c4:	08009019 	.word	0x08009019
 80074c8:	08009039 	.word	0x08009039
 80074cc:	08009050 	.word	0x08009050
 80074d0:	0800905f 	.word	0x0800905f
 80074d4:	0800906e 	.word	0x0800906e
 80074d8:	08009082 	.word	0x08009082
 80074dc:	0800909a 	.word	0x0800909a
 80074e0:	080090a8 	.word	0x080090a8
 80074e4:	080090b5 	.word	0x080090b5
 80074e8:	080090cb 	.word	0x080090cb
 80074ec:	080090da 	.word	0x080090da
 80074f0:	080090e6 	.word	0x080090e6
 80074f4:	08009115 	.word	0x08009115
 80074f8:	08009126 	.word	0x08009126
 80074fc:	08009141 	.word	0x08009141
 8007500:	08009154 	.word	0x08009154
 8007504:	0800916a 	.word	0x0800916a
 8007508:	08009173 	.word	0x08009173
 800750c:	0800918a 	.word	0x0800918a
 8007510:	08009192 	.word	0x08009192
 8007514:	0800919f 	.word	0x0800919f
 8007518:	080091b4 	.word	0x080091b4
 800751c:	080091c8 	.word	0x080091c8
 8007520:	080091e0 	.word	0x080091e0
 8007524:	080091ef 	.word	0x080091ef
 8007528:	08009200 	.word	0x08009200
 800752c:	08009213 	.word	0x08009213
 8007530:	0800921f 	.word	0x0800921f
 8007534:	08009238 	.word	0x08009238
 8007538:	0800924c 	.word	0x0800924c
 800753c:	08009267 	.word	0x08009267
 8007540:	0800927f 	.word	0x0800927f
 8007544:	08009299 	.word	0x08009299
 8007548:	080092a1 	.word	0x080092a1
 800754c:	080092d1 	.word	0x080092d1
 8007550:	080092f0 	.word	0x080092f0
 8007554:	0800930f 	.word	0x0800930f
 8007558:	08009326 	.word	0x08009326
 800755c:	08009339 	.word	0x08009339
 8007560:	08009352 	.word	0x08009352
 8007564:	08009369 	.word	0x08009369
 8007568:	0800937f 	.word	0x0800937f
 800756c:	080093a0 	.word	0x080093a0
 8007570:	080093b8 	.word	0x080093b8
 8007574:	080093d4 	.word	0x080093d4
 8007578:	080093e7 	.word	0x080093e7
 800757c:	080093fd 	.word	0x080093fd
 8007580:	08009411 	.word	0x08009411
 8007584:	08009433 	.word	0x08009433
 8007588:	08009459 	.word	0x08009459
 800758c:	0800946a 	.word	0x0800946a
 8007590:	08008df0 	.word	0x08008df0
 8007594:	0800947f 	.word	0x0800947f

08007598 <strerror>:
 8007598:	4601      	mov	r1, r0
 800759a:	4803      	ldr	r0, [pc, #12]	; (80075a8 <strerror+0x10>)
 800759c:	2300      	movs	r3, #0
 800759e:	6800      	ldr	r0, [r0, #0]
 80075a0:	461a      	mov	r2, r3
 80075a2:	f7ff be13 	b.w	80071cc <_strerror_r>
 80075a6:	bf00      	nop
 80075a8:	20000018 	.word	0x20000018

080075ac <_user_strerror>:
 80075ac:	2000      	movs	r0, #0
 80075ae:	4770      	bx	lr

080075b0 <_write_r>:
 80075b0:	b538      	push	{r3, r4, r5, lr}
 80075b2:	4d07      	ldr	r5, [pc, #28]	; (80075d0 <_write_r+0x20>)
 80075b4:	4604      	mov	r4, r0
 80075b6:	4608      	mov	r0, r1
 80075b8:	4611      	mov	r1, r2
 80075ba:	2200      	movs	r2, #0
 80075bc:	602a      	str	r2, [r5, #0]
 80075be:	461a      	mov	r2, r3
 80075c0:	f7fe ff59 	bl	8006476 <_write>
 80075c4:	1c43      	adds	r3, r0, #1
 80075c6:	d102      	bne.n	80075ce <_write_r+0x1e>
 80075c8:	682b      	ldr	r3, [r5, #0]
 80075ca:	b103      	cbz	r3, 80075ce <_write_r+0x1e>
 80075cc:	6023      	str	r3, [r4, #0]
 80075ce:	bd38      	pop	{r3, r4, r5, pc}
 80075d0:	20004d20 	.word	0x20004d20

080075d4 <_close_r>:
 80075d4:	b538      	push	{r3, r4, r5, lr}
 80075d6:	4d06      	ldr	r5, [pc, #24]	; (80075f0 <_close_r+0x1c>)
 80075d8:	2300      	movs	r3, #0
 80075da:	4604      	mov	r4, r0
 80075dc:	4608      	mov	r0, r1
 80075de:	602b      	str	r3, [r5, #0]
 80075e0:	f7fe ff7a 	bl	80064d8 <_close>
 80075e4:	1c43      	adds	r3, r0, #1
 80075e6:	d102      	bne.n	80075ee <_close_r+0x1a>
 80075e8:	682b      	ldr	r3, [r5, #0]
 80075ea:	b103      	cbz	r3, 80075ee <_close_r+0x1a>
 80075ec:	6023      	str	r3, [r4, #0]
 80075ee:	bd38      	pop	{r3, r4, r5, pc}
 80075f0:	20004d20 	.word	0x20004d20

080075f4 <fileno>:
 80075f4:	b570      	push	{r4, r5, r6, lr}
 80075f6:	4e1a      	ldr	r6, [pc, #104]	; (8007660 <fileno+0x6c>)
 80075f8:	6835      	ldr	r5, [r6, #0]
 80075fa:	4604      	mov	r4, r0
 80075fc:	b125      	cbz	r5, 8007608 <fileno+0x14>
 80075fe:	69ab      	ldr	r3, [r5, #24]
 8007600:	b913      	cbnz	r3, 8007608 <fileno+0x14>
 8007602:	4628      	mov	r0, r5
 8007604:	f7ff fa64 	bl	8006ad0 <__sinit>
 8007608:	4b16      	ldr	r3, [pc, #88]	; (8007664 <fileno+0x70>)
 800760a:	429c      	cmp	r4, r3
 800760c:	d118      	bne.n	8007640 <fileno+0x4c>
 800760e:	686c      	ldr	r4, [r5, #4]
 8007610:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007612:	07d8      	lsls	r0, r3, #31
 8007614:	d405      	bmi.n	8007622 <fileno+0x2e>
 8007616:	89a3      	ldrh	r3, [r4, #12]
 8007618:	0599      	lsls	r1, r3, #22
 800761a:	d402      	bmi.n	8007622 <fileno+0x2e>
 800761c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800761e:	f7ff fb36 	bl	8006c8e <__retarget_lock_acquire_recursive>
 8007622:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007626:	b1ab      	cbz	r3, 8007654 <fileno+0x60>
 8007628:	f9b4 500e 	ldrsh.w	r5, [r4, #14]
 800762c:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800762e:	07d2      	lsls	r2, r2, #31
 8007630:	d404      	bmi.n	800763c <fileno+0x48>
 8007632:	059b      	lsls	r3, r3, #22
 8007634:	d402      	bmi.n	800763c <fileno+0x48>
 8007636:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007638:	f7ff fb2a 	bl	8006c90 <__retarget_lock_release_recursive>
 800763c:	4628      	mov	r0, r5
 800763e:	bd70      	pop	{r4, r5, r6, pc}
 8007640:	4b09      	ldr	r3, [pc, #36]	; (8007668 <fileno+0x74>)
 8007642:	429c      	cmp	r4, r3
 8007644:	d101      	bne.n	800764a <fileno+0x56>
 8007646:	68ac      	ldr	r4, [r5, #8]
 8007648:	e7e2      	b.n	8007610 <fileno+0x1c>
 800764a:	4b08      	ldr	r3, [pc, #32]	; (800766c <fileno+0x78>)
 800764c:	429c      	cmp	r4, r3
 800764e:	bf08      	it	eq
 8007650:	68ec      	ldreq	r4, [r5, #12]
 8007652:	e7dd      	b.n	8007610 <fileno+0x1c>
 8007654:	6832      	ldr	r2, [r6, #0]
 8007656:	2109      	movs	r1, #9
 8007658:	6011      	str	r1, [r2, #0]
 800765a:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 800765e:	e7e5      	b.n	800762c <fileno+0x38>
 8007660:	20000018 	.word	0x20000018
 8007664:	08008da8 	.word	0x08008da8
 8007668:	08008dc8 	.word	0x08008dc8
 800766c:	08008d88 	.word	0x08008d88

08007670 <_lseek_r>:
 8007670:	b538      	push	{r3, r4, r5, lr}
 8007672:	4d07      	ldr	r5, [pc, #28]	; (8007690 <_lseek_r+0x20>)
 8007674:	4604      	mov	r4, r0
 8007676:	4608      	mov	r0, r1
 8007678:	4611      	mov	r1, r2
 800767a:	2200      	movs	r2, #0
 800767c:	602a      	str	r2, [r5, #0]
 800767e:	461a      	mov	r2, r3
 8007680:	f7fe fee7 	bl	8006452 <_lseek>
 8007684:	1c43      	adds	r3, r0, #1
 8007686:	d102      	bne.n	800768e <_lseek_r+0x1e>
 8007688:	682b      	ldr	r3, [r5, #0]
 800768a:	b103      	cbz	r3, 800768e <_lseek_r+0x1e>
 800768c:	6023      	str	r3, [r4, #0]
 800768e:	bd38      	pop	{r3, r4, r5, pc}
 8007690:	20004d20 	.word	0x20004d20

08007694 <__malloc_lock>:
 8007694:	4801      	ldr	r0, [pc, #4]	; (800769c <__malloc_lock+0x8>)
 8007696:	f7ff bafa 	b.w	8006c8e <__retarget_lock_acquire_recursive>
 800769a:	bf00      	nop
 800769c:	20004d14 	.word	0x20004d14

080076a0 <__malloc_unlock>:
 80076a0:	4801      	ldr	r0, [pc, #4]	; (80076a8 <__malloc_unlock+0x8>)
 80076a2:	f7ff baf5 	b.w	8006c90 <__retarget_lock_release_recursive>
 80076a6:	bf00      	nop
 80076a8:	20004d14 	.word	0x20004d14

080076ac <__sfputc_r>:
 80076ac:	6893      	ldr	r3, [r2, #8]
 80076ae:	3b01      	subs	r3, #1
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	b410      	push	{r4}
 80076b4:	6093      	str	r3, [r2, #8]
 80076b6:	da08      	bge.n	80076ca <__sfputc_r+0x1e>
 80076b8:	6994      	ldr	r4, [r2, #24]
 80076ba:	42a3      	cmp	r3, r4
 80076bc:	db01      	blt.n	80076c2 <__sfputc_r+0x16>
 80076be:	290a      	cmp	r1, #10
 80076c0:	d103      	bne.n	80076ca <__sfputc_r+0x1e>
 80076c2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80076c6:	f001 b8ef 	b.w	80088a8 <__swbuf_r>
 80076ca:	6813      	ldr	r3, [r2, #0]
 80076cc:	1c58      	adds	r0, r3, #1
 80076ce:	6010      	str	r0, [r2, #0]
 80076d0:	7019      	strb	r1, [r3, #0]
 80076d2:	4608      	mov	r0, r1
 80076d4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80076d8:	4770      	bx	lr

080076da <__sfputs_r>:
 80076da:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80076dc:	4606      	mov	r6, r0
 80076de:	460f      	mov	r7, r1
 80076e0:	4614      	mov	r4, r2
 80076e2:	18d5      	adds	r5, r2, r3
 80076e4:	42ac      	cmp	r4, r5
 80076e6:	d101      	bne.n	80076ec <__sfputs_r+0x12>
 80076e8:	2000      	movs	r0, #0
 80076ea:	e007      	b.n	80076fc <__sfputs_r+0x22>
 80076ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 80076f0:	463a      	mov	r2, r7
 80076f2:	4630      	mov	r0, r6
 80076f4:	f7ff ffda 	bl	80076ac <__sfputc_r>
 80076f8:	1c43      	adds	r3, r0, #1
 80076fa:	d1f3      	bne.n	80076e4 <__sfputs_r+0xa>
 80076fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007700 <_vfiprintf_r>:
 8007700:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007704:	460d      	mov	r5, r1
 8007706:	b09d      	sub	sp, #116	; 0x74
 8007708:	4614      	mov	r4, r2
 800770a:	4698      	mov	r8, r3
 800770c:	4606      	mov	r6, r0
 800770e:	b118      	cbz	r0, 8007718 <_vfiprintf_r+0x18>
 8007710:	6983      	ldr	r3, [r0, #24]
 8007712:	b90b      	cbnz	r3, 8007718 <_vfiprintf_r+0x18>
 8007714:	f7ff f9dc 	bl	8006ad0 <__sinit>
 8007718:	4b89      	ldr	r3, [pc, #548]	; (8007940 <_vfiprintf_r+0x240>)
 800771a:	429d      	cmp	r5, r3
 800771c:	d11b      	bne.n	8007756 <_vfiprintf_r+0x56>
 800771e:	6875      	ldr	r5, [r6, #4]
 8007720:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007722:	07d9      	lsls	r1, r3, #31
 8007724:	d405      	bmi.n	8007732 <_vfiprintf_r+0x32>
 8007726:	89ab      	ldrh	r3, [r5, #12]
 8007728:	059a      	lsls	r2, r3, #22
 800772a:	d402      	bmi.n	8007732 <_vfiprintf_r+0x32>
 800772c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800772e:	f7ff faae 	bl	8006c8e <__retarget_lock_acquire_recursive>
 8007732:	89ab      	ldrh	r3, [r5, #12]
 8007734:	071b      	lsls	r3, r3, #28
 8007736:	d501      	bpl.n	800773c <_vfiprintf_r+0x3c>
 8007738:	692b      	ldr	r3, [r5, #16]
 800773a:	b9eb      	cbnz	r3, 8007778 <_vfiprintf_r+0x78>
 800773c:	4629      	mov	r1, r5
 800773e:	4630      	mov	r0, r6
 8007740:	f001 f904 	bl	800894c <__swsetup_r>
 8007744:	b1c0      	cbz	r0, 8007778 <_vfiprintf_r+0x78>
 8007746:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007748:	07dc      	lsls	r4, r3, #31
 800774a:	d50e      	bpl.n	800776a <_vfiprintf_r+0x6a>
 800774c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007750:	b01d      	add	sp, #116	; 0x74
 8007752:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007756:	4b7b      	ldr	r3, [pc, #492]	; (8007944 <_vfiprintf_r+0x244>)
 8007758:	429d      	cmp	r5, r3
 800775a:	d101      	bne.n	8007760 <_vfiprintf_r+0x60>
 800775c:	68b5      	ldr	r5, [r6, #8]
 800775e:	e7df      	b.n	8007720 <_vfiprintf_r+0x20>
 8007760:	4b79      	ldr	r3, [pc, #484]	; (8007948 <_vfiprintf_r+0x248>)
 8007762:	429d      	cmp	r5, r3
 8007764:	bf08      	it	eq
 8007766:	68f5      	ldreq	r5, [r6, #12]
 8007768:	e7da      	b.n	8007720 <_vfiprintf_r+0x20>
 800776a:	89ab      	ldrh	r3, [r5, #12]
 800776c:	0598      	lsls	r0, r3, #22
 800776e:	d4ed      	bmi.n	800774c <_vfiprintf_r+0x4c>
 8007770:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007772:	f7ff fa8d 	bl	8006c90 <__retarget_lock_release_recursive>
 8007776:	e7e9      	b.n	800774c <_vfiprintf_r+0x4c>
 8007778:	2300      	movs	r3, #0
 800777a:	9309      	str	r3, [sp, #36]	; 0x24
 800777c:	2320      	movs	r3, #32
 800777e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007782:	f8cd 800c 	str.w	r8, [sp, #12]
 8007786:	2330      	movs	r3, #48	; 0x30
 8007788:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800794c <_vfiprintf_r+0x24c>
 800778c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007790:	f04f 0901 	mov.w	r9, #1
 8007794:	4623      	mov	r3, r4
 8007796:	469a      	mov	sl, r3
 8007798:	f813 2b01 	ldrb.w	r2, [r3], #1
 800779c:	b10a      	cbz	r2, 80077a2 <_vfiprintf_r+0xa2>
 800779e:	2a25      	cmp	r2, #37	; 0x25
 80077a0:	d1f9      	bne.n	8007796 <_vfiprintf_r+0x96>
 80077a2:	ebba 0b04 	subs.w	fp, sl, r4
 80077a6:	d00b      	beq.n	80077c0 <_vfiprintf_r+0xc0>
 80077a8:	465b      	mov	r3, fp
 80077aa:	4622      	mov	r2, r4
 80077ac:	4629      	mov	r1, r5
 80077ae:	4630      	mov	r0, r6
 80077b0:	f7ff ff93 	bl	80076da <__sfputs_r>
 80077b4:	3001      	adds	r0, #1
 80077b6:	f000 80aa 	beq.w	800790e <_vfiprintf_r+0x20e>
 80077ba:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80077bc:	445a      	add	r2, fp
 80077be:	9209      	str	r2, [sp, #36]	; 0x24
 80077c0:	f89a 3000 	ldrb.w	r3, [sl]
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	f000 80a2 	beq.w	800790e <_vfiprintf_r+0x20e>
 80077ca:	2300      	movs	r3, #0
 80077cc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80077d0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80077d4:	f10a 0a01 	add.w	sl, sl, #1
 80077d8:	9304      	str	r3, [sp, #16]
 80077da:	9307      	str	r3, [sp, #28]
 80077dc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80077e0:	931a      	str	r3, [sp, #104]	; 0x68
 80077e2:	4654      	mov	r4, sl
 80077e4:	2205      	movs	r2, #5
 80077e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80077ea:	4858      	ldr	r0, [pc, #352]	; (800794c <_vfiprintf_r+0x24c>)
 80077ec:	f7f8 fd00 	bl	80001f0 <memchr>
 80077f0:	9a04      	ldr	r2, [sp, #16]
 80077f2:	b9d8      	cbnz	r0, 800782c <_vfiprintf_r+0x12c>
 80077f4:	06d1      	lsls	r1, r2, #27
 80077f6:	bf44      	itt	mi
 80077f8:	2320      	movmi	r3, #32
 80077fa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80077fe:	0713      	lsls	r3, r2, #28
 8007800:	bf44      	itt	mi
 8007802:	232b      	movmi	r3, #43	; 0x2b
 8007804:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007808:	f89a 3000 	ldrb.w	r3, [sl]
 800780c:	2b2a      	cmp	r3, #42	; 0x2a
 800780e:	d015      	beq.n	800783c <_vfiprintf_r+0x13c>
 8007810:	9a07      	ldr	r2, [sp, #28]
 8007812:	4654      	mov	r4, sl
 8007814:	2000      	movs	r0, #0
 8007816:	f04f 0c0a 	mov.w	ip, #10
 800781a:	4621      	mov	r1, r4
 800781c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007820:	3b30      	subs	r3, #48	; 0x30
 8007822:	2b09      	cmp	r3, #9
 8007824:	d94e      	bls.n	80078c4 <_vfiprintf_r+0x1c4>
 8007826:	b1b0      	cbz	r0, 8007856 <_vfiprintf_r+0x156>
 8007828:	9207      	str	r2, [sp, #28]
 800782a:	e014      	b.n	8007856 <_vfiprintf_r+0x156>
 800782c:	eba0 0308 	sub.w	r3, r0, r8
 8007830:	fa09 f303 	lsl.w	r3, r9, r3
 8007834:	4313      	orrs	r3, r2
 8007836:	9304      	str	r3, [sp, #16]
 8007838:	46a2      	mov	sl, r4
 800783a:	e7d2      	b.n	80077e2 <_vfiprintf_r+0xe2>
 800783c:	9b03      	ldr	r3, [sp, #12]
 800783e:	1d19      	adds	r1, r3, #4
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	9103      	str	r1, [sp, #12]
 8007844:	2b00      	cmp	r3, #0
 8007846:	bfbb      	ittet	lt
 8007848:	425b      	neglt	r3, r3
 800784a:	f042 0202 	orrlt.w	r2, r2, #2
 800784e:	9307      	strge	r3, [sp, #28]
 8007850:	9307      	strlt	r3, [sp, #28]
 8007852:	bfb8      	it	lt
 8007854:	9204      	strlt	r2, [sp, #16]
 8007856:	7823      	ldrb	r3, [r4, #0]
 8007858:	2b2e      	cmp	r3, #46	; 0x2e
 800785a:	d10c      	bne.n	8007876 <_vfiprintf_r+0x176>
 800785c:	7863      	ldrb	r3, [r4, #1]
 800785e:	2b2a      	cmp	r3, #42	; 0x2a
 8007860:	d135      	bne.n	80078ce <_vfiprintf_r+0x1ce>
 8007862:	9b03      	ldr	r3, [sp, #12]
 8007864:	1d1a      	adds	r2, r3, #4
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	9203      	str	r2, [sp, #12]
 800786a:	2b00      	cmp	r3, #0
 800786c:	bfb8      	it	lt
 800786e:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8007872:	3402      	adds	r4, #2
 8007874:	9305      	str	r3, [sp, #20]
 8007876:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800795c <_vfiprintf_r+0x25c>
 800787a:	7821      	ldrb	r1, [r4, #0]
 800787c:	2203      	movs	r2, #3
 800787e:	4650      	mov	r0, sl
 8007880:	f7f8 fcb6 	bl	80001f0 <memchr>
 8007884:	b140      	cbz	r0, 8007898 <_vfiprintf_r+0x198>
 8007886:	2340      	movs	r3, #64	; 0x40
 8007888:	eba0 000a 	sub.w	r0, r0, sl
 800788c:	fa03 f000 	lsl.w	r0, r3, r0
 8007890:	9b04      	ldr	r3, [sp, #16]
 8007892:	4303      	orrs	r3, r0
 8007894:	3401      	adds	r4, #1
 8007896:	9304      	str	r3, [sp, #16]
 8007898:	f814 1b01 	ldrb.w	r1, [r4], #1
 800789c:	482c      	ldr	r0, [pc, #176]	; (8007950 <_vfiprintf_r+0x250>)
 800789e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80078a2:	2206      	movs	r2, #6
 80078a4:	f7f8 fca4 	bl	80001f0 <memchr>
 80078a8:	2800      	cmp	r0, #0
 80078aa:	d03f      	beq.n	800792c <_vfiprintf_r+0x22c>
 80078ac:	4b29      	ldr	r3, [pc, #164]	; (8007954 <_vfiprintf_r+0x254>)
 80078ae:	bb1b      	cbnz	r3, 80078f8 <_vfiprintf_r+0x1f8>
 80078b0:	9b03      	ldr	r3, [sp, #12]
 80078b2:	3307      	adds	r3, #7
 80078b4:	f023 0307 	bic.w	r3, r3, #7
 80078b8:	3308      	adds	r3, #8
 80078ba:	9303      	str	r3, [sp, #12]
 80078bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80078be:	443b      	add	r3, r7
 80078c0:	9309      	str	r3, [sp, #36]	; 0x24
 80078c2:	e767      	b.n	8007794 <_vfiprintf_r+0x94>
 80078c4:	fb0c 3202 	mla	r2, ip, r2, r3
 80078c8:	460c      	mov	r4, r1
 80078ca:	2001      	movs	r0, #1
 80078cc:	e7a5      	b.n	800781a <_vfiprintf_r+0x11a>
 80078ce:	2300      	movs	r3, #0
 80078d0:	3401      	adds	r4, #1
 80078d2:	9305      	str	r3, [sp, #20]
 80078d4:	4619      	mov	r1, r3
 80078d6:	f04f 0c0a 	mov.w	ip, #10
 80078da:	4620      	mov	r0, r4
 80078dc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80078e0:	3a30      	subs	r2, #48	; 0x30
 80078e2:	2a09      	cmp	r2, #9
 80078e4:	d903      	bls.n	80078ee <_vfiprintf_r+0x1ee>
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d0c5      	beq.n	8007876 <_vfiprintf_r+0x176>
 80078ea:	9105      	str	r1, [sp, #20]
 80078ec:	e7c3      	b.n	8007876 <_vfiprintf_r+0x176>
 80078ee:	fb0c 2101 	mla	r1, ip, r1, r2
 80078f2:	4604      	mov	r4, r0
 80078f4:	2301      	movs	r3, #1
 80078f6:	e7f0      	b.n	80078da <_vfiprintf_r+0x1da>
 80078f8:	ab03      	add	r3, sp, #12
 80078fa:	9300      	str	r3, [sp, #0]
 80078fc:	462a      	mov	r2, r5
 80078fe:	4b16      	ldr	r3, [pc, #88]	; (8007958 <_vfiprintf_r+0x258>)
 8007900:	a904      	add	r1, sp, #16
 8007902:	4630      	mov	r0, r6
 8007904:	f3af 8000 	nop.w
 8007908:	4607      	mov	r7, r0
 800790a:	1c78      	adds	r0, r7, #1
 800790c:	d1d6      	bne.n	80078bc <_vfiprintf_r+0x1bc>
 800790e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007910:	07d9      	lsls	r1, r3, #31
 8007912:	d405      	bmi.n	8007920 <_vfiprintf_r+0x220>
 8007914:	89ab      	ldrh	r3, [r5, #12]
 8007916:	059a      	lsls	r2, r3, #22
 8007918:	d402      	bmi.n	8007920 <_vfiprintf_r+0x220>
 800791a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800791c:	f7ff f9b8 	bl	8006c90 <__retarget_lock_release_recursive>
 8007920:	89ab      	ldrh	r3, [r5, #12]
 8007922:	065b      	lsls	r3, r3, #25
 8007924:	f53f af12 	bmi.w	800774c <_vfiprintf_r+0x4c>
 8007928:	9809      	ldr	r0, [sp, #36]	; 0x24
 800792a:	e711      	b.n	8007750 <_vfiprintf_r+0x50>
 800792c:	ab03      	add	r3, sp, #12
 800792e:	9300      	str	r3, [sp, #0]
 8007930:	462a      	mov	r2, r5
 8007932:	4b09      	ldr	r3, [pc, #36]	; (8007958 <_vfiprintf_r+0x258>)
 8007934:	a904      	add	r1, sp, #16
 8007936:	4630      	mov	r0, r6
 8007938:	f000 f880 	bl	8007a3c <_printf_i>
 800793c:	e7e4      	b.n	8007908 <_vfiprintf_r+0x208>
 800793e:	bf00      	nop
 8007940:	08008da8 	.word	0x08008da8
 8007944:	08008dc8 	.word	0x08008dc8
 8007948:	08008d88 	.word	0x08008d88
 800794c:	08009487 	.word	0x08009487
 8007950:	08009491 	.word	0x08009491
 8007954:	00000000 	.word	0x00000000
 8007958:	080076db 	.word	0x080076db
 800795c:	0800948d 	.word	0x0800948d

08007960 <_printf_common>:
 8007960:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007964:	4616      	mov	r6, r2
 8007966:	4699      	mov	r9, r3
 8007968:	688a      	ldr	r2, [r1, #8]
 800796a:	690b      	ldr	r3, [r1, #16]
 800796c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007970:	4293      	cmp	r3, r2
 8007972:	bfb8      	it	lt
 8007974:	4613      	movlt	r3, r2
 8007976:	6033      	str	r3, [r6, #0]
 8007978:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800797c:	4607      	mov	r7, r0
 800797e:	460c      	mov	r4, r1
 8007980:	b10a      	cbz	r2, 8007986 <_printf_common+0x26>
 8007982:	3301      	adds	r3, #1
 8007984:	6033      	str	r3, [r6, #0]
 8007986:	6823      	ldr	r3, [r4, #0]
 8007988:	0699      	lsls	r1, r3, #26
 800798a:	bf42      	ittt	mi
 800798c:	6833      	ldrmi	r3, [r6, #0]
 800798e:	3302      	addmi	r3, #2
 8007990:	6033      	strmi	r3, [r6, #0]
 8007992:	6825      	ldr	r5, [r4, #0]
 8007994:	f015 0506 	ands.w	r5, r5, #6
 8007998:	d106      	bne.n	80079a8 <_printf_common+0x48>
 800799a:	f104 0a19 	add.w	sl, r4, #25
 800799e:	68e3      	ldr	r3, [r4, #12]
 80079a0:	6832      	ldr	r2, [r6, #0]
 80079a2:	1a9b      	subs	r3, r3, r2
 80079a4:	42ab      	cmp	r3, r5
 80079a6:	dc26      	bgt.n	80079f6 <_printf_common+0x96>
 80079a8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80079ac:	1e13      	subs	r3, r2, #0
 80079ae:	6822      	ldr	r2, [r4, #0]
 80079b0:	bf18      	it	ne
 80079b2:	2301      	movne	r3, #1
 80079b4:	0692      	lsls	r2, r2, #26
 80079b6:	d42b      	bmi.n	8007a10 <_printf_common+0xb0>
 80079b8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80079bc:	4649      	mov	r1, r9
 80079be:	4638      	mov	r0, r7
 80079c0:	47c0      	blx	r8
 80079c2:	3001      	adds	r0, #1
 80079c4:	d01e      	beq.n	8007a04 <_printf_common+0xa4>
 80079c6:	6823      	ldr	r3, [r4, #0]
 80079c8:	68e5      	ldr	r5, [r4, #12]
 80079ca:	6832      	ldr	r2, [r6, #0]
 80079cc:	f003 0306 	and.w	r3, r3, #6
 80079d0:	2b04      	cmp	r3, #4
 80079d2:	bf08      	it	eq
 80079d4:	1aad      	subeq	r5, r5, r2
 80079d6:	68a3      	ldr	r3, [r4, #8]
 80079d8:	6922      	ldr	r2, [r4, #16]
 80079da:	bf0c      	ite	eq
 80079dc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80079e0:	2500      	movne	r5, #0
 80079e2:	4293      	cmp	r3, r2
 80079e4:	bfc4      	itt	gt
 80079e6:	1a9b      	subgt	r3, r3, r2
 80079e8:	18ed      	addgt	r5, r5, r3
 80079ea:	2600      	movs	r6, #0
 80079ec:	341a      	adds	r4, #26
 80079ee:	42b5      	cmp	r5, r6
 80079f0:	d11a      	bne.n	8007a28 <_printf_common+0xc8>
 80079f2:	2000      	movs	r0, #0
 80079f4:	e008      	b.n	8007a08 <_printf_common+0xa8>
 80079f6:	2301      	movs	r3, #1
 80079f8:	4652      	mov	r2, sl
 80079fa:	4649      	mov	r1, r9
 80079fc:	4638      	mov	r0, r7
 80079fe:	47c0      	blx	r8
 8007a00:	3001      	adds	r0, #1
 8007a02:	d103      	bne.n	8007a0c <_printf_common+0xac>
 8007a04:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007a08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a0c:	3501      	adds	r5, #1
 8007a0e:	e7c6      	b.n	800799e <_printf_common+0x3e>
 8007a10:	18e1      	adds	r1, r4, r3
 8007a12:	1c5a      	adds	r2, r3, #1
 8007a14:	2030      	movs	r0, #48	; 0x30
 8007a16:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007a1a:	4422      	add	r2, r4
 8007a1c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007a20:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007a24:	3302      	adds	r3, #2
 8007a26:	e7c7      	b.n	80079b8 <_printf_common+0x58>
 8007a28:	2301      	movs	r3, #1
 8007a2a:	4622      	mov	r2, r4
 8007a2c:	4649      	mov	r1, r9
 8007a2e:	4638      	mov	r0, r7
 8007a30:	47c0      	blx	r8
 8007a32:	3001      	adds	r0, #1
 8007a34:	d0e6      	beq.n	8007a04 <_printf_common+0xa4>
 8007a36:	3601      	adds	r6, #1
 8007a38:	e7d9      	b.n	80079ee <_printf_common+0x8e>
	...

08007a3c <_printf_i>:
 8007a3c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007a40:	7e0f      	ldrb	r7, [r1, #24]
 8007a42:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007a44:	2f78      	cmp	r7, #120	; 0x78
 8007a46:	4691      	mov	r9, r2
 8007a48:	4680      	mov	r8, r0
 8007a4a:	460c      	mov	r4, r1
 8007a4c:	469a      	mov	sl, r3
 8007a4e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007a52:	d807      	bhi.n	8007a64 <_printf_i+0x28>
 8007a54:	2f62      	cmp	r7, #98	; 0x62
 8007a56:	d80a      	bhi.n	8007a6e <_printf_i+0x32>
 8007a58:	2f00      	cmp	r7, #0
 8007a5a:	f000 80d8 	beq.w	8007c0e <_printf_i+0x1d2>
 8007a5e:	2f58      	cmp	r7, #88	; 0x58
 8007a60:	f000 80a3 	beq.w	8007baa <_printf_i+0x16e>
 8007a64:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007a68:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007a6c:	e03a      	b.n	8007ae4 <_printf_i+0xa8>
 8007a6e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007a72:	2b15      	cmp	r3, #21
 8007a74:	d8f6      	bhi.n	8007a64 <_printf_i+0x28>
 8007a76:	a101      	add	r1, pc, #4	; (adr r1, 8007a7c <_printf_i+0x40>)
 8007a78:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007a7c:	08007ad5 	.word	0x08007ad5
 8007a80:	08007ae9 	.word	0x08007ae9
 8007a84:	08007a65 	.word	0x08007a65
 8007a88:	08007a65 	.word	0x08007a65
 8007a8c:	08007a65 	.word	0x08007a65
 8007a90:	08007a65 	.word	0x08007a65
 8007a94:	08007ae9 	.word	0x08007ae9
 8007a98:	08007a65 	.word	0x08007a65
 8007a9c:	08007a65 	.word	0x08007a65
 8007aa0:	08007a65 	.word	0x08007a65
 8007aa4:	08007a65 	.word	0x08007a65
 8007aa8:	08007bf5 	.word	0x08007bf5
 8007aac:	08007b19 	.word	0x08007b19
 8007ab0:	08007bd7 	.word	0x08007bd7
 8007ab4:	08007a65 	.word	0x08007a65
 8007ab8:	08007a65 	.word	0x08007a65
 8007abc:	08007c17 	.word	0x08007c17
 8007ac0:	08007a65 	.word	0x08007a65
 8007ac4:	08007b19 	.word	0x08007b19
 8007ac8:	08007a65 	.word	0x08007a65
 8007acc:	08007a65 	.word	0x08007a65
 8007ad0:	08007bdf 	.word	0x08007bdf
 8007ad4:	682b      	ldr	r3, [r5, #0]
 8007ad6:	1d1a      	adds	r2, r3, #4
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	602a      	str	r2, [r5, #0]
 8007adc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007ae0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007ae4:	2301      	movs	r3, #1
 8007ae6:	e0a3      	b.n	8007c30 <_printf_i+0x1f4>
 8007ae8:	6820      	ldr	r0, [r4, #0]
 8007aea:	6829      	ldr	r1, [r5, #0]
 8007aec:	0606      	lsls	r6, r0, #24
 8007aee:	f101 0304 	add.w	r3, r1, #4
 8007af2:	d50a      	bpl.n	8007b0a <_printf_i+0xce>
 8007af4:	680e      	ldr	r6, [r1, #0]
 8007af6:	602b      	str	r3, [r5, #0]
 8007af8:	2e00      	cmp	r6, #0
 8007afa:	da03      	bge.n	8007b04 <_printf_i+0xc8>
 8007afc:	232d      	movs	r3, #45	; 0x2d
 8007afe:	4276      	negs	r6, r6
 8007b00:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007b04:	485e      	ldr	r0, [pc, #376]	; (8007c80 <_printf_i+0x244>)
 8007b06:	230a      	movs	r3, #10
 8007b08:	e019      	b.n	8007b3e <_printf_i+0x102>
 8007b0a:	680e      	ldr	r6, [r1, #0]
 8007b0c:	602b      	str	r3, [r5, #0]
 8007b0e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007b12:	bf18      	it	ne
 8007b14:	b236      	sxthne	r6, r6
 8007b16:	e7ef      	b.n	8007af8 <_printf_i+0xbc>
 8007b18:	682b      	ldr	r3, [r5, #0]
 8007b1a:	6820      	ldr	r0, [r4, #0]
 8007b1c:	1d19      	adds	r1, r3, #4
 8007b1e:	6029      	str	r1, [r5, #0]
 8007b20:	0601      	lsls	r1, r0, #24
 8007b22:	d501      	bpl.n	8007b28 <_printf_i+0xec>
 8007b24:	681e      	ldr	r6, [r3, #0]
 8007b26:	e002      	b.n	8007b2e <_printf_i+0xf2>
 8007b28:	0646      	lsls	r6, r0, #25
 8007b2a:	d5fb      	bpl.n	8007b24 <_printf_i+0xe8>
 8007b2c:	881e      	ldrh	r6, [r3, #0]
 8007b2e:	4854      	ldr	r0, [pc, #336]	; (8007c80 <_printf_i+0x244>)
 8007b30:	2f6f      	cmp	r7, #111	; 0x6f
 8007b32:	bf0c      	ite	eq
 8007b34:	2308      	moveq	r3, #8
 8007b36:	230a      	movne	r3, #10
 8007b38:	2100      	movs	r1, #0
 8007b3a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007b3e:	6865      	ldr	r5, [r4, #4]
 8007b40:	60a5      	str	r5, [r4, #8]
 8007b42:	2d00      	cmp	r5, #0
 8007b44:	bfa2      	ittt	ge
 8007b46:	6821      	ldrge	r1, [r4, #0]
 8007b48:	f021 0104 	bicge.w	r1, r1, #4
 8007b4c:	6021      	strge	r1, [r4, #0]
 8007b4e:	b90e      	cbnz	r6, 8007b54 <_printf_i+0x118>
 8007b50:	2d00      	cmp	r5, #0
 8007b52:	d04d      	beq.n	8007bf0 <_printf_i+0x1b4>
 8007b54:	4615      	mov	r5, r2
 8007b56:	fbb6 f1f3 	udiv	r1, r6, r3
 8007b5a:	fb03 6711 	mls	r7, r3, r1, r6
 8007b5e:	5dc7      	ldrb	r7, [r0, r7]
 8007b60:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007b64:	4637      	mov	r7, r6
 8007b66:	42bb      	cmp	r3, r7
 8007b68:	460e      	mov	r6, r1
 8007b6a:	d9f4      	bls.n	8007b56 <_printf_i+0x11a>
 8007b6c:	2b08      	cmp	r3, #8
 8007b6e:	d10b      	bne.n	8007b88 <_printf_i+0x14c>
 8007b70:	6823      	ldr	r3, [r4, #0]
 8007b72:	07de      	lsls	r6, r3, #31
 8007b74:	d508      	bpl.n	8007b88 <_printf_i+0x14c>
 8007b76:	6923      	ldr	r3, [r4, #16]
 8007b78:	6861      	ldr	r1, [r4, #4]
 8007b7a:	4299      	cmp	r1, r3
 8007b7c:	bfde      	ittt	le
 8007b7e:	2330      	movle	r3, #48	; 0x30
 8007b80:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007b84:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8007b88:	1b52      	subs	r2, r2, r5
 8007b8a:	6122      	str	r2, [r4, #16]
 8007b8c:	f8cd a000 	str.w	sl, [sp]
 8007b90:	464b      	mov	r3, r9
 8007b92:	aa03      	add	r2, sp, #12
 8007b94:	4621      	mov	r1, r4
 8007b96:	4640      	mov	r0, r8
 8007b98:	f7ff fee2 	bl	8007960 <_printf_common>
 8007b9c:	3001      	adds	r0, #1
 8007b9e:	d14c      	bne.n	8007c3a <_printf_i+0x1fe>
 8007ba0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007ba4:	b004      	add	sp, #16
 8007ba6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007baa:	4835      	ldr	r0, [pc, #212]	; (8007c80 <_printf_i+0x244>)
 8007bac:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007bb0:	6829      	ldr	r1, [r5, #0]
 8007bb2:	6823      	ldr	r3, [r4, #0]
 8007bb4:	f851 6b04 	ldr.w	r6, [r1], #4
 8007bb8:	6029      	str	r1, [r5, #0]
 8007bba:	061d      	lsls	r5, r3, #24
 8007bbc:	d514      	bpl.n	8007be8 <_printf_i+0x1ac>
 8007bbe:	07df      	lsls	r7, r3, #31
 8007bc0:	bf44      	itt	mi
 8007bc2:	f043 0320 	orrmi.w	r3, r3, #32
 8007bc6:	6023      	strmi	r3, [r4, #0]
 8007bc8:	b91e      	cbnz	r6, 8007bd2 <_printf_i+0x196>
 8007bca:	6823      	ldr	r3, [r4, #0]
 8007bcc:	f023 0320 	bic.w	r3, r3, #32
 8007bd0:	6023      	str	r3, [r4, #0]
 8007bd2:	2310      	movs	r3, #16
 8007bd4:	e7b0      	b.n	8007b38 <_printf_i+0xfc>
 8007bd6:	6823      	ldr	r3, [r4, #0]
 8007bd8:	f043 0320 	orr.w	r3, r3, #32
 8007bdc:	6023      	str	r3, [r4, #0]
 8007bde:	2378      	movs	r3, #120	; 0x78
 8007be0:	4828      	ldr	r0, [pc, #160]	; (8007c84 <_printf_i+0x248>)
 8007be2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007be6:	e7e3      	b.n	8007bb0 <_printf_i+0x174>
 8007be8:	0659      	lsls	r1, r3, #25
 8007bea:	bf48      	it	mi
 8007bec:	b2b6      	uxthmi	r6, r6
 8007bee:	e7e6      	b.n	8007bbe <_printf_i+0x182>
 8007bf0:	4615      	mov	r5, r2
 8007bf2:	e7bb      	b.n	8007b6c <_printf_i+0x130>
 8007bf4:	682b      	ldr	r3, [r5, #0]
 8007bf6:	6826      	ldr	r6, [r4, #0]
 8007bf8:	6961      	ldr	r1, [r4, #20]
 8007bfa:	1d18      	adds	r0, r3, #4
 8007bfc:	6028      	str	r0, [r5, #0]
 8007bfe:	0635      	lsls	r5, r6, #24
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	d501      	bpl.n	8007c08 <_printf_i+0x1cc>
 8007c04:	6019      	str	r1, [r3, #0]
 8007c06:	e002      	b.n	8007c0e <_printf_i+0x1d2>
 8007c08:	0670      	lsls	r0, r6, #25
 8007c0a:	d5fb      	bpl.n	8007c04 <_printf_i+0x1c8>
 8007c0c:	8019      	strh	r1, [r3, #0]
 8007c0e:	2300      	movs	r3, #0
 8007c10:	6123      	str	r3, [r4, #16]
 8007c12:	4615      	mov	r5, r2
 8007c14:	e7ba      	b.n	8007b8c <_printf_i+0x150>
 8007c16:	682b      	ldr	r3, [r5, #0]
 8007c18:	1d1a      	adds	r2, r3, #4
 8007c1a:	602a      	str	r2, [r5, #0]
 8007c1c:	681d      	ldr	r5, [r3, #0]
 8007c1e:	6862      	ldr	r2, [r4, #4]
 8007c20:	2100      	movs	r1, #0
 8007c22:	4628      	mov	r0, r5
 8007c24:	f7f8 fae4 	bl	80001f0 <memchr>
 8007c28:	b108      	cbz	r0, 8007c2e <_printf_i+0x1f2>
 8007c2a:	1b40      	subs	r0, r0, r5
 8007c2c:	6060      	str	r0, [r4, #4]
 8007c2e:	6863      	ldr	r3, [r4, #4]
 8007c30:	6123      	str	r3, [r4, #16]
 8007c32:	2300      	movs	r3, #0
 8007c34:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007c38:	e7a8      	b.n	8007b8c <_printf_i+0x150>
 8007c3a:	6923      	ldr	r3, [r4, #16]
 8007c3c:	462a      	mov	r2, r5
 8007c3e:	4649      	mov	r1, r9
 8007c40:	4640      	mov	r0, r8
 8007c42:	47d0      	blx	sl
 8007c44:	3001      	adds	r0, #1
 8007c46:	d0ab      	beq.n	8007ba0 <_printf_i+0x164>
 8007c48:	6823      	ldr	r3, [r4, #0]
 8007c4a:	079b      	lsls	r3, r3, #30
 8007c4c:	d413      	bmi.n	8007c76 <_printf_i+0x23a>
 8007c4e:	68e0      	ldr	r0, [r4, #12]
 8007c50:	9b03      	ldr	r3, [sp, #12]
 8007c52:	4298      	cmp	r0, r3
 8007c54:	bfb8      	it	lt
 8007c56:	4618      	movlt	r0, r3
 8007c58:	e7a4      	b.n	8007ba4 <_printf_i+0x168>
 8007c5a:	2301      	movs	r3, #1
 8007c5c:	4632      	mov	r2, r6
 8007c5e:	4649      	mov	r1, r9
 8007c60:	4640      	mov	r0, r8
 8007c62:	47d0      	blx	sl
 8007c64:	3001      	adds	r0, #1
 8007c66:	d09b      	beq.n	8007ba0 <_printf_i+0x164>
 8007c68:	3501      	adds	r5, #1
 8007c6a:	68e3      	ldr	r3, [r4, #12]
 8007c6c:	9903      	ldr	r1, [sp, #12]
 8007c6e:	1a5b      	subs	r3, r3, r1
 8007c70:	42ab      	cmp	r3, r5
 8007c72:	dcf2      	bgt.n	8007c5a <_printf_i+0x21e>
 8007c74:	e7eb      	b.n	8007c4e <_printf_i+0x212>
 8007c76:	2500      	movs	r5, #0
 8007c78:	f104 0619 	add.w	r6, r4, #25
 8007c7c:	e7f5      	b.n	8007c6a <_printf_i+0x22e>
 8007c7e:	bf00      	nop
 8007c80:	08009498 	.word	0x08009498
 8007c84:	080094a9 	.word	0x080094a9

08007c88 <__svfiscanf_r>:
 8007c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007c8c:	461d      	mov	r5, r3
 8007c8e:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 8007c90:	07df      	lsls	r7, r3, #31
 8007c92:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 8007c96:	4606      	mov	r6, r0
 8007c98:	460c      	mov	r4, r1
 8007c9a:	4692      	mov	sl, r2
 8007c9c:	d405      	bmi.n	8007caa <__svfiscanf_r+0x22>
 8007c9e:	898b      	ldrh	r3, [r1, #12]
 8007ca0:	0598      	lsls	r0, r3, #22
 8007ca2:	d402      	bmi.n	8007caa <__svfiscanf_r+0x22>
 8007ca4:	6d88      	ldr	r0, [r1, #88]	; 0x58
 8007ca6:	f7fe fff2 	bl	8006c8e <__retarget_lock_acquire_recursive>
 8007caa:	2300      	movs	r3, #0
 8007cac:	e9cd 3344 	strd	r3, r3, [sp, #272]	; 0x110
 8007cb0:	4ba6      	ldr	r3, [pc, #664]	; (8007f4c <__svfiscanf_r+0x2c4>)
 8007cb2:	93a0      	str	r3, [sp, #640]	; 0x280
 8007cb4:	f10d 0804 	add.w	r8, sp, #4
 8007cb8:	4ba5      	ldr	r3, [pc, #660]	; (8007f50 <__svfiscanf_r+0x2c8>)
 8007cba:	4fa6      	ldr	r7, [pc, #664]	; (8007f54 <__svfiscanf_r+0x2cc>)
 8007cbc:	f8df 9298 	ldr.w	r9, [pc, #664]	; 8007f58 <__svfiscanf_r+0x2d0>
 8007cc0:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8007cc4:	93a1      	str	r3, [sp, #644]	; 0x284
 8007cc6:	9500      	str	r5, [sp, #0]
 8007cc8:	f89a 3000 	ldrb.w	r3, [sl]
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	f000 8173 	beq.w	8007fb8 <__svfiscanf_r+0x330>
 8007cd2:	5dd9      	ldrb	r1, [r3, r7]
 8007cd4:	f011 0108 	ands.w	r1, r1, #8
 8007cd8:	f10a 0501 	add.w	r5, sl, #1
 8007cdc:	d019      	beq.n	8007d12 <__svfiscanf_r+0x8a>
 8007cde:	6863      	ldr	r3, [r4, #4]
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	dd0f      	ble.n	8007d04 <__svfiscanf_r+0x7c>
 8007ce4:	6823      	ldr	r3, [r4, #0]
 8007ce6:	781a      	ldrb	r2, [r3, #0]
 8007ce8:	5cba      	ldrb	r2, [r7, r2]
 8007cea:	0711      	lsls	r1, r2, #28
 8007cec:	d401      	bmi.n	8007cf2 <__svfiscanf_r+0x6a>
 8007cee:	46aa      	mov	sl, r5
 8007cf0:	e7ea      	b.n	8007cc8 <__svfiscanf_r+0x40>
 8007cf2:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8007cf4:	3201      	adds	r2, #1
 8007cf6:	9245      	str	r2, [sp, #276]	; 0x114
 8007cf8:	6862      	ldr	r2, [r4, #4]
 8007cfa:	3301      	adds	r3, #1
 8007cfc:	3a01      	subs	r2, #1
 8007cfe:	6062      	str	r2, [r4, #4]
 8007d00:	6023      	str	r3, [r4, #0]
 8007d02:	e7ec      	b.n	8007cde <__svfiscanf_r+0x56>
 8007d04:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8007d06:	4621      	mov	r1, r4
 8007d08:	4630      	mov	r0, r6
 8007d0a:	4798      	blx	r3
 8007d0c:	2800      	cmp	r0, #0
 8007d0e:	d0e9      	beq.n	8007ce4 <__svfiscanf_r+0x5c>
 8007d10:	e7ed      	b.n	8007cee <__svfiscanf_r+0x66>
 8007d12:	2b25      	cmp	r3, #37	; 0x25
 8007d14:	d012      	beq.n	8007d3c <__svfiscanf_r+0xb4>
 8007d16:	469a      	mov	sl, r3
 8007d18:	6863      	ldr	r3, [r4, #4]
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	f340 8095 	ble.w	8007e4a <__svfiscanf_r+0x1c2>
 8007d20:	6822      	ldr	r2, [r4, #0]
 8007d22:	7813      	ldrb	r3, [r2, #0]
 8007d24:	4553      	cmp	r3, sl
 8007d26:	f040 8147 	bne.w	8007fb8 <__svfiscanf_r+0x330>
 8007d2a:	6863      	ldr	r3, [r4, #4]
 8007d2c:	3b01      	subs	r3, #1
 8007d2e:	6063      	str	r3, [r4, #4]
 8007d30:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8007d32:	3201      	adds	r2, #1
 8007d34:	3301      	adds	r3, #1
 8007d36:	6022      	str	r2, [r4, #0]
 8007d38:	9345      	str	r3, [sp, #276]	; 0x114
 8007d3a:	e7d8      	b.n	8007cee <__svfiscanf_r+0x66>
 8007d3c:	9141      	str	r1, [sp, #260]	; 0x104
 8007d3e:	9143      	str	r1, [sp, #268]	; 0x10c
 8007d40:	f89a 3001 	ldrb.w	r3, [sl, #1]
 8007d44:	2b2a      	cmp	r3, #42	; 0x2a
 8007d46:	bf02      	ittt	eq
 8007d48:	2310      	moveq	r3, #16
 8007d4a:	9341      	streq	r3, [sp, #260]	; 0x104
 8007d4c:	f10a 0502 	addeq.w	r5, sl, #2
 8007d50:	220a      	movs	r2, #10
 8007d52:	46aa      	mov	sl, r5
 8007d54:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8007d58:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 8007d5c:	2b09      	cmp	r3, #9
 8007d5e:	d91e      	bls.n	8007d9e <__svfiscanf_r+0x116>
 8007d60:	487d      	ldr	r0, [pc, #500]	; (8007f58 <__svfiscanf_r+0x2d0>)
 8007d62:	2203      	movs	r2, #3
 8007d64:	f7f8 fa44 	bl	80001f0 <memchr>
 8007d68:	b140      	cbz	r0, 8007d7c <__svfiscanf_r+0xf4>
 8007d6a:	2301      	movs	r3, #1
 8007d6c:	eba0 0009 	sub.w	r0, r0, r9
 8007d70:	fa03 f000 	lsl.w	r0, r3, r0
 8007d74:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8007d76:	4318      	orrs	r0, r3
 8007d78:	9041      	str	r0, [sp, #260]	; 0x104
 8007d7a:	4655      	mov	r5, sl
 8007d7c:	f815 3b01 	ldrb.w	r3, [r5], #1
 8007d80:	2b78      	cmp	r3, #120	; 0x78
 8007d82:	d807      	bhi.n	8007d94 <__svfiscanf_r+0x10c>
 8007d84:	2b57      	cmp	r3, #87	; 0x57
 8007d86:	d811      	bhi.n	8007dac <__svfiscanf_r+0x124>
 8007d88:	2b25      	cmp	r3, #37	; 0x25
 8007d8a:	d0c4      	beq.n	8007d16 <__svfiscanf_r+0x8e>
 8007d8c:	d858      	bhi.n	8007e40 <__svfiscanf_r+0x1b8>
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	f000 80c8 	beq.w	8007f24 <__svfiscanf_r+0x29c>
 8007d94:	2303      	movs	r3, #3
 8007d96:	9347      	str	r3, [sp, #284]	; 0x11c
 8007d98:	230a      	movs	r3, #10
 8007d9a:	9342      	str	r3, [sp, #264]	; 0x108
 8007d9c:	e07c      	b.n	8007e98 <__svfiscanf_r+0x210>
 8007d9e:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8007da0:	fb02 1103 	mla	r1, r2, r3, r1
 8007da4:	3930      	subs	r1, #48	; 0x30
 8007da6:	9143      	str	r1, [sp, #268]	; 0x10c
 8007da8:	4655      	mov	r5, sl
 8007daa:	e7d2      	b.n	8007d52 <__svfiscanf_r+0xca>
 8007dac:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 8007db0:	2a20      	cmp	r2, #32
 8007db2:	d8ef      	bhi.n	8007d94 <__svfiscanf_r+0x10c>
 8007db4:	a101      	add	r1, pc, #4	; (adr r1, 8007dbc <__svfiscanf_r+0x134>)
 8007db6:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8007dba:	bf00      	nop
 8007dbc:	08007e83 	.word	0x08007e83
 8007dc0:	08007d95 	.word	0x08007d95
 8007dc4:	08007d95 	.word	0x08007d95
 8007dc8:	08007ee1 	.word	0x08007ee1
 8007dcc:	08007d95 	.word	0x08007d95
 8007dd0:	08007d95 	.word	0x08007d95
 8007dd4:	08007d95 	.word	0x08007d95
 8007dd8:	08007d95 	.word	0x08007d95
 8007ddc:	08007d95 	.word	0x08007d95
 8007de0:	08007d95 	.word	0x08007d95
 8007de4:	08007d95 	.word	0x08007d95
 8007de8:	08007ef7 	.word	0x08007ef7
 8007dec:	08007ecd 	.word	0x08007ecd
 8007df0:	08007e47 	.word	0x08007e47
 8007df4:	08007e47 	.word	0x08007e47
 8007df8:	08007e47 	.word	0x08007e47
 8007dfc:	08007d95 	.word	0x08007d95
 8007e00:	08007ed1 	.word	0x08007ed1
 8007e04:	08007d95 	.word	0x08007d95
 8007e08:	08007d95 	.word	0x08007d95
 8007e0c:	08007d95 	.word	0x08007d95
 8007e10:	08007d95 	.word	0x08007d95
 8007e14:	08007f07 	.word	0x08007f07
 8007e18:	08007ed9 	.word	0x08007ed9
 8007e1c:	08007e7b 	.word	0x08007e7b
 8007e20:	08007d95 	.word	0x08007d95
 8007e24:	08007d95 	.word	0x08007d95
 8007e28:	08007f03 	.word	0x08007f03
 8007e2c:	08007d95 	.word	0x08007d95
 8007e30:	08007ecd 	.word	0x08007ecd
 8007e34:	08007d95 	.word	0x08007d95
 8007e38:	08007d95 	.word	0x08007d95
 8007e3c:	08007e83 	.word	0x08007e83
 8007e40:	3b45      	subs	r3, #69	; 0x45
 8007e42:	2b02      	cmp	r3, #2
 8007e44:	d8a6      	bhi.n	8007d94 <__svfiscanf_r+0x10c>
 8007e46:	2305      	movs	r3, #5
 8007e48:	e025      	b.n	8007e96 <__svfiscanf_r+0x20e>
 8007e4a:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8007e4c:	4621      	mov	r1, r4
 8007e4e:	4630      	mov	r0, r6
 8007e50:	4798      	blx	r3
 8007e52:	2800      	cmp	r0, #0
 8007e54:	f43f af64 	beq.w	8007d20 <__svfiscanf_r+0x98>
 8007e58:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007e5a:	07da      	lsls	r2, r3, #31
 8007e5c:	f140 80a4 	bpl.w	8007fa8 <__svfiscanf_r+0x320>
 8007e60:	9844      	ldr	r0, [sp, #272]	; 0x110
 8007e62:	2800      	cmp	r0, #0
 8007e64:	d067      	beq.n	8007f36 <__svfiscanf_r+0x2ae>
 8007e66:	89a3      	ldrh	r3, [r4, #12]
 8007e68:	f013 0f40 	tst.w	r3, #64	; 0x40
 8007e6c:	bf18      	it	ne
 8007e6e:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8007e72:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 8007e76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e7a:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8007e7c:	f042 0220 	orr.w	r2, r2, #32
 8007e80:	9241      	str	r2, [sp, #260]	; 0x104
 8007e82:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8007e84:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007e88:	9241      	str	r2, [sp, #260]	; 0x104
 8007e8a:	2210      	movs	r2, #16
 8007e8c:	2b6f      	cmp	r3, #111	; 0x6f
 8007e8e:	9242      	str	r2, [sp, #264]	; 0x108
 8007e90:	bf34      	ite	cc
 8007e92:	2303      	movcc	r3, #3
 8007e94:	2304      	movcs	r3, #4
 8007e96:	9347      	str	r3, [sp, #284]	; 0x11c
 8007e98:	6863      	ldr	r3, [r4, #4]
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	dd4e      	ble.n	8007f3c <__svfiscanf_r+0x2b4>
 8007e9e:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8007ea0:	065b      	lsls	r3, r3, #25
 8007ea2:	d404      	bmi.n	8007eae <__svfiscanf_r+0x226>
 8007ea4:	6823      	ldr	r3, [r4, #0]
 8007ea6:	781a      	ldrb	r2, [r3, #0]
 8007ea8:	5cba      	ldrb	r2, [r7, r2]
 8007eaa:	0710      	lsls	r0, r2, #28
 8007eac:	d456      	bmi.n	8007f5c <__svfiscanf_r+0x2d4>
 8007eae:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8007eb0:	2b02      	cmp	r3, #2
 8007eb2:	dc65      	bgt.n	8007f80 <__svfiscanf_r+0x2f8>
 8007eb4:	466b      	mov	r3, sp
 8007eb6:	4622      	mov	r2, r4
 8007eb8:	a941      	add	r1, sp, #260	; 0x104
 8007eba:	4630      	mov	r0, r6
 8007ebc:	f000 f8b2 	bl	8008024 <_scanf_chars>
 8007ec0:	2801      	cmp	r0, #1
 8007ec2:	d079      	beq.n	8007fb8 <__svfiscanf_r+0x330>
 8007ec4:	2802      	cmp	r0, #2
 8007ec6:	f47f af12 	bne.w	8007cee <__svfiscanf_r+0x66>
 8007eca:	e7c5      	b.n	8007e58 <__svfiscanf_r+0x1d0>
 8007ecc:	220a      	movs	r2, #10
 8007ece:	e7dd      	b.n	8007e8c <__svfiscanf_r+0x204>
 8007ed0:	2300      	movs	r3, #0
 8007ed2:	9342      	str	r3, [sp, #264]	; 0x108
 8007ed4:	2303      	movs	r3, #3
 8007ed6:	e7de      	b.n	8007e96 <__svfiscanf_r+0x20e>
 8007ed8:	2308      	movs	r3, #8
 8007eda:	9342      	str	r3, [sp, #264]	; 0x108
 8007edc:	2304      	movs	r3, #4
 8007ede:	e7da      	b.n	8007e96 <__svfiscanf_r+0x20e>
 8007ee0:	4629      	mov	r1, r5
 8007ee2:	4640      	mov	r0, r8
 8007ee4:	f000 fade 	bl	80084a4 <__sccl>
 8007ee8:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8007eea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007eee:	9341      	str	r3, [sp, #260]	; 0x104
 8007ef0:	4605      	mov	r5, r0
 8007ef2:	2301      	movs	r3, #1
 8007ef4:	e7cf      	b.n	8007e96 <__svfiscanf_r+0x20e>
 8007ef6:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8007ef8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007efc:	9341      	str	r3, [sp, #260]	; 0x104
 8007efe:	2300      	movs	r3, #0
 8007f00:	e7c9      	b.n	8007e96 <__svfiscanf_r+0x20e>
 8007f02:	2302      	movs	r3, #2
 8007f04:	e7c7      	b.n	8007e96 <__svfiscanf_r+0x20e>
 8007f06:	9841      	ldr	r0, [sp, #260]	; 0x104
 8007f08:	06c3      	lsls	r3, r0, #27
 8007f0a:	f53f aef0 	bmi.w	8007cee <__svfiscanf_r+0x66>
 8007f0e:	9b00      	ldr	r3, [sp, #0]
 8007f10:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8007f12:	1d19      	adds	r1, r3, #4
 8007f14:	9100      	str	r1, [sp, #0]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	f010 0f01 	tst.w	r0, #1
 8007f1c:	bf14      	ite	ne
 8007f1e:	801a      	strhne	r2, [r3, #0]
 8007f20:	601a      	streq	r2, [r3, #0]
 8007f22:	e6e4      	b.n	8007cee <__svfiscanf_r+0x66>
 8007f24:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007f26:	07d8      	lsls	r0, r3, #31
 8007f28:	d405      	bmi.n	8007f36 <__svfiscanf_r+0x2ae>
 8007f2a:	89a3      	ldrh	r3, [r4, #12]
 8007f2c:	0599      	lsls	r1, r3, #22
 8007f2e:	d402      	bmi.n	8007f36 <__svfiscanf_r+0x2ae>
 8007f30:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007f32:	f7fe fead 	bl	8006c90 <__retarget_lock_release_recursive>
 8007f36:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007f3a:	e79a      	b.n	8007e72 <__svfiscanf_r+0x1ea>
 8007f3c:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8007f3e:	4621      	mov	r1, r4
 8007f40:	4630      	mov	r0, r6
 8007f42:	4798      	blx	r3
 8007f44:	2800      	cmp	r0, #0
 8007f46:	d0aa      	beq.n	8007e9e <__svfiscanf_r+0x216>
 8007f48:	e786      	b.n	8007e58 <__svfiscanf_r+0x1d0>
 8007f4a:	bf00      	nop
 8007f4c:	08008779 	.word	0x08008779
 8007f50:	08008391 	.word	0x08008391
 8007f54:	080094d6 	.word	0x080094d6
 8007f58:	0800948d 	.word	0x0800948d
 8007f5c:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8007f5e:	3201      	adds	r2, #1
 8007f60:	9245      	str	r2, [sp, #276]	; 0x114
 8007f62:	6862      	ldr	r2, [r4, #4]
 8007f64:	3a01      	subs	r2, #1
 8007f66:	2a00      	cmp	r2, #0
 8007f68:	6062      	str	r2, [r4, #4]
 8007f6a:	dd02      	ble.n	8007f72 <__svfiscanf_r+0x2ea>
 8007f6c:	3301      	adds	r3, #1
 8007f6e:	6023      	str	r3, [r4, #0]
 8007f70:	e798      	b.n	8007ea4 <__svfiscanf_r+0x21c>
 8007f72:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8007f74:	4621      	mov	r1, r4
 8007f76:	4630      	mov	r0, r6
 8007f78:	4798      	blx	r3
 8007f7a:	2800      	cmp	r0, #0
 8007f7c:	d092      	beq.n	8007ea4 <__svfiscanf_r+0x21c>
 8007f7e:	e76b      	b.n	8007e58 <__svfiscanf_r+0x1d0>
 8007f80:	2b04      	cmp	r3, #4
 8007f82:	dc06      	bgt.n	8007f92 <__svfiscanf_r+0x30a>
 8007f84:	466b      	mov	r3, sp
 8007f86:	4622      	mov	r2, r4
 8007f88:	a941      	add	r1, sp, #260	; 0x104
 8007f8a:	4630      	mov	r0, r6
 8007f8c:	f000 f8a4 	bl	80080d8 <_scanf_i>
 8007f90:	e796      	b.n	8007ec0 <__svfiscanf_r+0x238>
 8007f92:	4b0f      	ldr	r3, [pc, #60]	; (8007fd0 <__svfiscanf_r+0x348>)
 8007f94:	2b00      	cmp	r3, #0
 8007f96:	f43f aeaa 	beq.w	8007cee <__svfiscanf_r+0x66>
 8007f9a:	466b      	mov	r3, sp
 8007f9c:	4622      	mov	r2, r4
 8007f9e:	a941      	add	r1, sp, #260	; 0x104
 8007fa0:	4630      	mov	r0, r6
 8007fa2:	f3af 8000 	nop.w
 8007fa6:	e78b      	b.n	8007ec0 <__svfiscanf_r+0x238>
 8007fa8:	89a3      	ldrh	r3, [r4, #12]
 8007faa:	0599      	lsls	r1, r3, #22
 8007fac:	f53f af58 	bmi.w	8007e60 <__svfiscanf_r+0x1d8>
 8007fb0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007fb2:	f7fe fe6d 	bl	8006c90 <__retarget_lock_release_recursive>
 8007fb6:	e753      	b.n	8007e60 <__svfiscanf_r+0x1d8>
 8007fb8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007fba:	07da      	lsls	r2, r3, #31
 8007fbc:	d405      	bmi.n	8007fca <__svfiscanf_r+0x342>
 8007fbe:	89a3      	ldrh	r3, [r4, #12]
 8007fc0:	059b      	lsls	r3, r3, #22
 8007fc2:	d402      	bmi.n	8007fca <__svfiscanf_r+0x342>
 8007fc4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007fc6:	f7fe fe63 	bl	8006c90 <__retarget_lock_release_recursive>
 8007fca:	9844      	ldr	r0, [sp, #272]	; 0x110
 8007fcc:	e751      	b.n	8007e72 <__svfiscanf_r+0x1ea>
 8007fce:	bf00      	nop
 8007fd0:	00000000 	.word	0x00000000

08007fd4 <_vfiscanf_r>:
 8007fd4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007fd6:	460c      	mov	r4, r1
 8007fd8:	4605      	mov	r5, r0
 8007fda:	b138      	cbz	r0, 8007fec <_vfiscanf_r+0x18>
 8007fdc:	6981      	ldr	r1, [r0, #24]
 8007fde:	b929      	cbnz	r1, 8007fec <_vfiscanf_r+0x18>
 8007fe0:	e9cd 2300 	strd	r2, r3, [sp]
 8007fe4:	f7fe fd74 	bl	8006ad0 <__sinit>
 8007fe8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007fec:	490a      	ldr	r1, [pc, #40]	; (8008018 <_vfiscanf_r+0x44>)
 8007fee:	428c      	cmp	r4, r1
 8007ff0:	d107      	bne.n	8008002 <_vfiscanf_r+0x2e>
 8007ff2:	686c      	ldr	r4, [r5, #4]
 8007ff4:	4621      	mov	r1, r4
 8007ff6:	4628      	mov	r0, r5
 8007ff8:	b003      	add	sp, #12
 8007ffa:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007ffe:	f7ff be43 	b.w	8007c88 <__svfiscanf_r>
 8008002:	4906      	ldr	r1, [pc, #24]	; (800801c <_vfiscanf_r+0x48>)
 8008004:	428c      	cmp	r4, r1
 8008006:	d101      	bne.n	800800c <_vfiscanf_r+0x38>
 8008008:	68ac      	ldr	r4, [r5, #8]
 800800a:	e7f3      	b.n	8007ff4 <_vfiscanf_r+0x20>
 800800c:	4904      	ldr	r1, [pc, #16]	; (8008020 <_vfiscanf_r+0x4c>)
 800800e:	428c      	cmp	r4, r1
 8008010:	bf08      	it	eq
 8008012:	68ec      	ldreq	r4, [r5, #12]
 8008014:	e7ee      	b.n	8007ff4 <_vfiscanf_r+0x20>
 8008016:	bf00      	nop
 8008018:	08008da8 	.word	0x08008da8
 800801c:	08008dc8 	.word	0x08008dc8
 8008020:	08008d88 	.word	0x08008d88

08008024 <_scanf_chars>:
 8008024:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008028:	4615      	mov	r5, r2
 800802a:	688a      	ldr	r2, [r1, #8]
 800802c:	4680      	mov	r8, r0
 800802e:	460c      	mov	r4, r1
 8008030:	b932      	cbnz	r2, 8008040 <_scanf_chars+0x1c>
 8008032:	698a      	ldr	r2, [r1, #24]
 8008034:	2a00      	cmp	r2, #0
 8008036:	bf0c      	ite	eq
 8008038:	2201      	moveq	r2, #1
 800803a:	f04f 32ff 	movne.w	r2, #4294967295	; 0xffffffff
 800803e:	608a      	str	r2, [r1, #8]
 8008040:	6822      	ldr	r2, [r4, #0]
 8008042:	f8df 9090 	ldr.w	r9, [pc, #144]	; 80080d4 <_scanf_chars+0xb0>
 8008046:	06d1      	lsls	r1, r2, #27
 8008048:	bf5f      	itttt	pl
 800804a:	681a      	ldrpl	r2, [r3, #0]
 800804c:	1d11      	addpl	r1, r2, #4
 800804e:	6019      	strpl	r1, [r3, #0]
 8008050:	6816      	ldrpl	r6, [r2, #0]
 8008052:	2700      	movs	r7, #0
 8008054:	69a0      	ldr	r0, [r4, #24]
 8008056:	b188      	cbz	r0, 800807c <_scanf_chars+0x58>
 8008058:	2801      	cmp	r0, #1
 800805a:	d107      	bne.n	800806c <_scanf_chars+0x48>
 800805c:	682a      	ldr	r2, [r5, #0]
 800805e:	7811      	ldrb	r1, [r2, #0]
 8008060:	6962      	ldr	r2, [r4, #20]
 8008062:	5c52      	ldrb	r2, [r2, r1]
 8008064:	b952      	cbnz	r2, 800807c <_scanf_chars+0x58>
 8008066:	2f00      	cmp	r7, #0
 8008068:	d031      	beq.n	80080ce <_scanf_chars+0xaa>
 800806a:	e022      	b.n	80080b2 <_scanf_chars+0x8e>
 800806c:	2802      	cmp	r0, #2
 800806e:	d120      	bne.n	80080b2 <_scanf_chars+0x8e>
 8008070:	682b      	ldr	r3, [r5, #0]
 8008072:	781b      	ldrb	r3, [r3, #0]
 8008074:	f813 3009 	ldrb.w	r3, [r3, r9]
 8008078:	071b      	lsls	r3, r3, #28
 800807a:	d41a      	bmi.n	80080b2 <_scanf_chars+0x8e>
 800807c:	6823      	ldr	r3, [r4, #0]
 800807e:	06da      	lsls	r2, r3, #27
 8008080:	bf5e      	ittt	pl
 8008082:	682b      	ldrpl	r3, [r5, #0]
 8008084:	781b      	ldrbpl	r3, [r3, #0]
 8008086:	f806 3b01 	strbpl.w	r3, [r6], #1
 800808a:	682a      	ldr	r2, [r5, #0]
 800808c:	686b      	ldr	r3, [r5, #4]
 800808e:	3201      	adds	r2, #1
 8008090:	602a      	str	r2, [r5, #0]
 8008092:	68a2      	ldr	r2, [r4, #8]
 8008094:	3b01      	subs	r3, #1
 8008096:	3a01      	subs	r2, #1
 8008098:	606b      	str	r3, [r5, #4]
 800809a:	3701      	adds	r7, #1
 800809c:	60a2      	str	r2, [r4, #8]
 800809e:	b142      	cbz	r2, 80080b2 <_scanf_chars+0x8e>
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	dcd7      	bgt.n	8008054 <_scanf_chars+0x30>
 80080a4:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80080a8:	4629      	mov	r1, r5
 80080aa:	4640      	mov	r0, r8
 80080ac:	4798      	blx	r3
 80080ae:	2800      	cmp	r0, #0
 80080b0:	d0d0      	beq.n	8008054 <_scanf_chars+0x30>
 80080b2:	6823      	ldr	r3, [r4, #0]
 80080b4:	f013 0310 	ands.w	r3, r3, #16
 80080b8:	d105      	bne.n	80080c6 <_scanf_chars+0xa2>
 80080ba:	68e2      	ldr	r2, [r4, #12]
 80080bc:	3201      	adds	r2, #1
 80080be:	60e2      	str	r2, [r4, #12]
 80080c0:	69a2      	ldr	r2, [r4, #24]
 80080c2:	b102      	cbz	r2, 80080c6 <_scanf_chars+0xa2>
 80080c4:	7033      	strb	r3, [r6, #0]
 80080c6:	6923      	ldr	r3, [r4, #16]
 80080c8:	443b      	add	r3, r7
 80080ca:	6123      	str	r3, [r4, #16]
 80080cc:	2000      	movs	r0, #0
 80080ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80080d2:	bf00      	nop
 80080d4:	080094d6 	.word	0x080094d6

080080d8 <_scanf_i>:
 80080d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080dc:	4698      	mov	r8, r3
 80080de:	4b76      	ldr	r3, [pc, #472]	; (80082b8 <_scanf_i+0x1e0>)
 80080e0:	460c      	mov	r4, r1
 80080e2:	4682      	mov	sl, r0
 80080e4:	4616      	mov	r6, r2
 80080e6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80080ea:	b087      	sub	sp, #28
 80080ec:	ab03      	add	r3, sp, #12
 80080ee:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80080f2:	4b72      	ldr	r3, [pc, #456]	; (80082bc <_scanf_i+0x1e4>)
 80080f4:	69a1      	ldr	r1, [r4, #24]
 80080f6:	4a72      	ldr	r2, [pc, #456]	; (80082c0 <_scanf_i+0x1e8>)
 80080f8:	2903      	cmp	r1, #3
 80080fa:	bf18      	it	ne
 80080fc:	461a      	movne	r2, r3
 80080fe:	68a3      	ldr	r3, [r4, #8]
 8008100:	9201      	str	r2, [sp, #4]
 8008102:	1e5a      	subs	r2, r3, #1
 8008104:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8008108:	bf88      	it	hi
 800810a:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800810e:	4627      	mov	r7, r4
 8008110:	bf82      	ittt	hi
 8008112:	eb03 0905 	addhi.w	r9, r3, r5
 8008116:	f240 135d 	movwhi	r3, #349	; 0x15d
 800811a:	60a3      	strhi	r3, [r4, #8]
 800811c:	f857 3b1c 	ldr.w	r3, [r7], #28
 8008120:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 8008124:	bf98      	it	ls
 8008126:	f04f 0900 	movls.w	r9, #0
 800812a:	6023      	str	r3, [r4, #0]
 800812c:	463d      	mov	r5, r7
 800812e:	f04f 0b00 	mov.w	fp, #0
 8008132:	6831      	ldr	r1, [r6, #0]
 8008134:	ab03      	add	r3, sp, #12
 8008136:	7809      	ldrb	r1, [r1, #0]
 8008138:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800813c:	2202      	movs	r2, #2
 800813e:	f7f8 f857 	bl	80001f0 <memchr>
 8008142:	b328      	cbz	r0, 8008190 <_scanf_i+0xb8>
 8008144:	f1bb 0f01 	cmp.w	fp, #1
 8008148:	d159      	bne.n	80081fe <_scanf_i+0x126>
 800814a:	6862      	ldr	r2, [r4, #4]
 800814c:	b92a      	cbnz	r2, 800815a <_scanf_i+0x82>
 800814e:	6822      	ldr	r2, [r4, #0]
 8008150:	2308      	movs	r3, #8
 8008152:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008156:	6063      	str	r3, [r4, #4]
 8008158:	6022      	str	r2, [r4, #0]
 800815a:	6822      	ldr	r2, [r4, #0]
 800815c:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8008160:	6022      	str	r2, [r4, #0]
 8008162:	68a2      	ldr	r2, [r4, #8]
 8008164:	1e51      	subs	r1, r2, #1
 8008166:	60a1      	str	r1, [r4, #8]
 8008168:	b192      	cbz	r2, 8008190 <_scanf_i+0xb8>
 800816a:	6832      	ldr	r2, [r6, #0]
 800816c:	1c51      	adds	r1, r2, #1
 800816e:	6031      	str	r1, [r6, #0]
 8008170:	7812      	ldrb	r2, [r2, #0]
 8008172:	f805 2b01 	strb.w	r2, [r5], #1
 8008176:	6872      	ldr	r2, [r6, #4]
 8008178:	3a01      	subs	r2, #1
 800817a:	2a00      	cmp	r2, #0
 800817c:	6072      	str	r2, [r6, #4]
 800817e:	dc07      	bgt.n	8008190 <_scanf_i+0xb8>
 8008180:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 8008184:	4631      	mov	r1, r6
 8008186:	4650      	mov	r0, sl
 8008188:	4790      	blx	r2
 800818a:	2800      	cmp	r0, #0
 800818c:	f040 8085 	bne.w	800829a <_scanf_i+0x1c2>
 8008190:	f10b 0b01 	add.w	fp, fp, #1
 8008194:	f1bb 0f03 	cmp.w	fp, #3
 8008198:	d1cb      	bne.n	8008132 <_scanf_i+0x5a>
 800819a:	6863      	ldr	r3, [r4, #4]
 800819c:	b90b      	cbnz	r3, 80081a2 <_scanf_i+0xca>
 800819e:	230a      	movs	r3, #10
 80081a0:	6063      	str	r3, [r4, #4]
 80081a2:	6863      	ldr	r3, [r4, #4]
 80081a4:	4947      	ldr	r1, [pc, #284]	; (80082c4 <_scanf_i+0x1ec>)
 80081a6:	6960      	ldr	r0, [r4, #20]
 80081a8:	1ac9      	subs	r1, r1, r3
 80081aa:	f000 f97b 	bl	80084a4 <__sccl>
 80081ae:	f04f 0b00 	mov.w	fp, #0
 80081b2:	68a3      	ldr	r3, [r4, #8]
 80081b4:	6822      	ldr	r2, [r4, #0]
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	d03d      	beq.n	8008236 <_scanf_i+0x15e>
 80081ba:	6831      	ldr	r1, [r6, #0]
 80081bc:	6960      	ldr	r0, [r4, #20]
 80081be:	f891 c000 	ldrb.w	ip, [r1]
 80081c2:	f810 000c 	ldrb.w	r0, [r0, ip]
 80081c6:	2800      	cmp	r0, #0
 80081c8:	d035      	beq.n	8008236 <_scanf_i+0x15e>
 80081ca:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 80081ce:	d124      	bne.n	800821a <_scanf_i+0x142>
 80081d0:	0510      	lsls	r0, r2, #20
 80081d2:	d522      	bpl.n	800821a <_scanf_i+0x142>
 80081d4:	f10b 0b01 	add.w	fp, fp, #1
 80081d8:	f1b9 0f00 	cmp.w	r9, #0
 80081dc:	d003      	beq.n	80081e6 <_scanf_i+0x10e>
 80081de:	3301      	adds	r3, #1
 80081e0:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 80081e4:	60a3      	str	r3, [r4, #8]
 80081e6:	6873      	ldr	r3, [r6, #4]
 80081e8:	3b01      	subs	r3, #1
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	6073      	str	r3, [r6, #4]
 80081ee:	dd1b      	ble.n	8008228 <_scanf_i+0x150>
 80081f0:	6833      	ldr	r3, [r6, #0]
 80081f2:	3301      	adds	r3, #1
 80081f4:	6033      	str	r3, [r6, #0]
 80081f6:	68a3      	ldr	r3, [r4, #8]
 80081f8:	3b01      	subs	r3, #1
 80081fa:	60a3      	str	r3, [r4, #8]
 80081fc:	e7d9      	b.n	80081b2 <_scanf_i+0xda>
 80081fe:	f1bb 0f02 	cmp.w	fp, #2
 8008202:	d1ae      	bne.n	8008162 <_scanf_i+0x8a>
 8008204:	6822      	ldr	r2, [r4, #0]
 8008206:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800820a:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800820e:	d1bf      	bne.n	8008190 <_scanf_i+0xb8>
 8008210:	2310      	movs	r3, #16
 8008212:	6063      	str	r3, [r4, #4]
 8008214:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008218:	e7a2      	b.n	8008160 <_scanf_i+0x88>
 800821a:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800821e:	6022      	str	r2, [r4, #0]
 8008220:	780b      	ldrb	r3, [r1, #0]
 8008222:	f805 3b01 	strb.w	r3, [r5], #1
 8008226:	e7de      	b.n	80081e6 <_scanf_i+0x10e>
 8008228:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800822c:	4631      	mov	r1, r6
 800822e:	4650      	mov	r0, sl
 8008230:	4798      	blx	r3
 8008232:	2800      	cmp	r0, #0
 8008234:	d0df      	beq.n	80081f6 <_scanf_i+0x11e>
 8008236:	6823      	ldr	r3, [r4, #0]
 8008238:	05db      	lsls	r3, r3, #23
 800823a:	d50d      	bpl.n	8008258 <_scanf_i+0x180>
 800823c:	42bd      	cmp	r5, r7
 800823e:	d909      	bls.n	8008254 <_scanf_i+0x17c>
 8008240:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8008244:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008248:	4632      	mov	r2, r6
 800824a:	4650      	mov	r0, sl
 800824c:	4798      	blx	r3
 800824e:	f105 39ff 	add.w	r9, r5, #4294967295	; 0xffffffff
 8008252:	464d      	mov	r5, r9
 8008254:	42bd      	cmp	r5, r7
 8008256:	d02d      	beq.n	80082b4 <_scanf_i+0x1dc>
 8008258:	6822      	ldr	r2, [r4, #0]
 800825a:	f012 0210 	ands.w	r2, r2, #16
 800825e:	d113      	bne.n	8008288 <_scanf_i+0x1b0>
 8008260:	702a      	strb	r2, [r5, #0]
 8008262:	6863      	ldr	r3, [r4, #4]
 8008264:	9e01      	ldr	r6, [sp, #4]
 8008266:	4639      	mov	r1, r7
 8008268:	4650      	mov	r0, sl
 800826a:	47b0      	blx	r6
 800826c:	6821      	ldr	r1, [r4, #0]
 800826e:	f8d8 3000 	ldr.w	r3, [r8]
 8008272:	f011 0f20 	tst.w	r1, #32
 8008276:	d013      	beq.n	80082a0 <_scanf_i+0x1c8>
 8008278:	1d1a      	adds	r2, r3, #4
 800827a:	f8c8 2000 	str.w	r2, [r8]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	6018      	str	r0, [r3, #0]
 8008282:	68e3      	ldr	r3, [r4, #12]
 8008284:	3301      	adds	r3, #1
 8008286:	60e3      	str	r3, [r4, #12]
 8008288:	1bed      	subs	r5, r5, r7
 800828a:	44ab      	add	fp, r5
 800828c:	6925      	ldr	r5, [r4, #16]
 800828e:	445d      	add	r5, fp
 8008290:	6125      	str	r5, [r4, #16]
 8008292:	2000      	movs	r0, #0
 8008294:	b007      	add	sp, #28
 8008296:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800829a:	f04f 0b00 	mov.w	fp, #0
 800829e:	e7ca      	b.n	8008236 <_scanf_i+0x15e>
 80082a0:	1d1a      	adds	r2, r3, #4
 80082a2:	f8c8 2000 	str.w	r2, [r8]
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	f011 0f01 	tst.w	r1, #1
 80082ac:	bf14      	ite	ne
 80082ae:	8018      	strhne	r0, [r3, #0]
 80082b0:	6018      	streq	r0, [r3, #0]
 80082b2:	e7e6      	b.n	8008282 <_scanf_i+0x1aa>
 80082b4:	2001      	movs	r0, #1
 80082b6:	e7ed      	b.n	8008294 <_scanf_i+0x1bc>
 80082b8:	08008d44 	.word	0x08008d44
 80082bc:	08008701 	.word	0x08008701
 80082c0:	08008619 	.word	0x08008619
 80082c4:	080094d3 	.word	0x080094d3

080082c8 <_putc_r>:
 80082c8:	b570      	push	{r4, r5, r6, lr}
 80082ca:	460d      	mov	r5, r1
 80082cc:	4614      	mov	r4, r2
 80082ce:	4606      	mov	r6, r0
 80082d0:	b118      	cbz	r0, 80082da <_putc_r+0x12>
 80082d2:	6983      	ldr	r3, [r0, #24]
 80082d4:	b90b      	cbnz	r3, 80082da <_putc_r+0x12>
 80082d6:	f7fe fbfb 	bl	8006ad0 <__sinit>
 80082da:	4b1c      	ldr	r3, [pc, #112]	; (800834c <_putc_r+0x84>)
 80082dc:	429c      	cmp	r4, r3
 80082de:	d124      	bne.n	800832a <_putc_r+0x62>
 80082e0:	6874      	ldr	r4, [r6, #4]
 80082e2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80082e4:	07d8      	lsls	r0, r3, #31
 80082e6:	d405      	bmi.n	80082f4 <_putc_r+0x2c>
 80082e8:	89a3      	ldrh	r3, [r4, #12]
 80082ea:	0599      	lsls	r1, r3, #22
 80082ec:	d402      	bmi.n	80082f4 <_putc_r+0x2c>
 80082ee:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80082f0:	f7fe fccd 	bl	8006c8e <__retarget_lock_acquire_recursive>
 80082f4:	68a3      	ldr	r3, [r4, #8]
 80082f6:	3b01      	subs	r3, #1
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	60a3      	str	r3, [r4, #8]
 80082fc:	da05      	bge.n	800830a <_putc_r+0x42>
 80082fe:	69a2      	ldr	r2, [r4, #24]
 8008300:	4293      	cmp	r3, r2
 8008302:	db1c      	blt.n	800833e <_putc_r+0x76>
 8008304:	b2eb      	uxtb	r3, r5
 8008306:	2b0a      	cmp	r3, #10
 8008308:	d019      	beq.n	800833e <_putc_r+0x76>
 800830a:	6823      	ldr	r3, [r4, #0]
 800830c:	1c5a      	adds	r2, r3, #1
 800830e:	6022      	str	r2, [r4, #0]
 8008310:	701d      	strb	r5, [r3, #0]
 8008312:	b2ed      	uxtb	r5, r5
 8008314:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008316:	07da      	lsls	r2, r3, #31
 8008318:	d405      	bmi.n	8008326 <_putc_r+0x5e>
 800831a:	89a3      	ldrh	r3, [r4, #12]
 800831c:	059b      	lsls	r3, r3, #22
 800831e:	d402      	bmi.n	8008326 <_putc_r+0x5e>
 8008320:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008322:	f7fe fcb5 	bl	8006c90 <__retarget_lock_release_recursive>
 8008326:	4628      	mov	r0, r5
 8008328:	bd70      	pop	{r4, r5, r6, pc}
 800832a:	4b09      	ldr	r3, [pc, #36]	; (8008350 <_putc_r+0x88>)
 800832c:	429c      	cmp	r4, r3
 800832e:	d101      	bne.n	8008334 <_putc_r+0x6c>
 8008330:	68b4      	ldr	r4, [r6, #8]
 8008332:	e7d6      	b.n	80082e2 <_putc_r+0x1a>
 8008334:	4b07      	ldr	r3, [pc, #28]	; (8008354 <_putc_r+0x8c>)
 8008336:	429c      	cmp	r4, r3
 8008338:	bf08      	it	eq
 800833a:	68f4      	ldreq	r4, [r6, #12]
 800833c:	e7d1      	b.n	80082e2 <_putc_r+0x1a>
 800833e:	4629      	mov	r1, r5
 8008340:	4622      	mov	r2, r4
 8008342:	4630      	mov	r0, r6
 8008344:	f000 fab0 	bl	80088a8 <__swbuf_r>
 8008348:	4605      	mov	r5, r0
 800834a:	e7e3      	b.n	8008314 <_putc_r+0x4c>
 800834c:	08008da8 	.word	0x08008da8
 8008350:	08008dc8 	.word	0x08008dc8
 8008354:	08008d88 	.word	0x08008d88

08008358 <_read_r>:
 8008358:	b538      	push	{r3, r4, r5, lr}
 800835a:	4d07      	ldr	r5, [pc, #28]	; (8008378 <_read_r+0x20>)
 800835c:	4604      	mov	r4, r0
 800835e:	4608      	mov	r0, r1
 8008360:	4611      	mov	r1, r2
 8008362:	2200      	movs	r2, #0
 8008364:	602a      	str	r2, [r5, #0]
 8008366:	461a      	mov	r2, r3
 8008368:	f7fe f81b 	bl	80063a2 <_read>
 800836c:	1c43      	adds	r3, r0, #1
 800836e:	d102      	bne.n	8008376 <_read_r+0x1e>
 8008370:	682b      	ldr	r3, [r5, #0]
 8008372:	b103      	cbz	r3, 8008376 <_read_r+0x1e>
 8008374:	6023      	str	r3, [r4, #0]
 8008376:	bd38      	pop	{r3, r4, r5, pc}
 8008378:	20004d20 	.word	0x20004d20

0800837c <lflush>:
 800837c:	8983      	ldrh	r3, [r0, #12]
 800837e:	f003 0309 	and.w	r3, r3, #9
 8008382:	2b09      	cmp	r3, #9
 8008384:	d101      	bne.n	800838a <lflush+0xe>
 8008386:	f7fe bb39 	b.w	80069fc <fflush>
 800838a:	2000      	movs	r0, #0
 800838c:	4770      	bx	lr
	...

08008390 <__srefill_r>:
 8008390:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008392:	460c      	mov	r4, r1
 8008394:	4605      	mov	r5, r0
 8008396:	b118      	cbz	r0, 80083a0 <__srefill_r+0x10>
 8008398:	6983      	ldr	r3, [r0, #24]
 800839a:	b90b      	cbnz	r3, 80083a0 <__srefill_r+0x10>
 800839c:	f7fe fb98 	bl	8006ad0 <__sinit>
 80083a0:	4b3b      	ldr	r3, [pc, #236]	; (8008490 <__srefill_r+0x100>)
 80083a2:	429c      	cmp	r4, r3
 80083a4:	d10a      	bne.n	80083bc <__srefill_r+0x2c>
 80083a6:	686c      	ldr	r4, [r5, #4]
 80083a8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80083ac:	2300      	movs	r3, #0
 80083ae:	6063      	str	r3, [r4, #4]
 80083b0:	89a3      	ldrh	r3, [r4, #12]
 80083b2:	069e      	lsls	r6, r3, #26
 80083b4:	d50c      	bpl.n	80083d0 <__srefill_r+0x40>
 80083b6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80083ba:	e066      	b.n	800848a <__srefill_r+0xfa>
 80083bc:	4b35      	ldr	r3, [pc, #212]	; (8008494 <__srefill_r+0x104>)
 80083be:	429c      	cmp	r4, r3
 80083c0:	d101      	bne.n	80083c6 <__srefill_r+0x36>
 80083c2:	68ac      	ldr	r4, [r5, #8]
 80083c4:	e7f0      	b.n	80083a8 <__srefill_r+0x18>
 80083c6:	4b34      	ldr	r3, [pc, #208]	; (8008498 <__srefill_r+0x108>)
 80083c8:	429c      	cmp	r4, r3
 80083ca:	bf08      	it	eq
 80083cc:	68ec      	ldreq	r4, [r5, #12]
 80083ce:	e7eb      	b.n	80083a8 <__srefill_r+0x18>
 80083d0:	0758      	lsls	r0, r3, #29
 80083d2:	d448      	bmi.n	8008466 <__srefill_r+0xd6>
 80083d4:	06d9      	lsls	r1, r3, #27
 80083d6:	d405      	bmi.n	80083e4 <__srefill_r+0x54>
 80083d8:	2309      	movs	r3, #9
 80083da:	602b      	str	r3, [r5, #0]
 80083dc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80083e0:	81a3      	strh	r3, [r4, #12]
 80083e2:	e7e8      	b.n	80083b6 <__srefill_r+0x26>
 80083e4:	071a      	lsls	r2, r3, #28
 80083e6:	d50b      	bpl.n	8008400 <__srefill_r+0x70>
 80083e8:	4621      	mov	r1, r4
 80083ea:	4628      	mov	r0, r5
 80083ec:	f7fe faca 	bl	8006984 <_fflush_r>
 80083f0:	2800      	cmp	r0, #0
 80083f2:	d1e0      	bne.n	80083b6 <__srefill_r+0x26>
 80083f4:	89a3      	ldrh	r3, [r4, #12]
 80083f6:	60a0      	str	r0, [r4, #8]
 80083f8:	f023 0308 	bic.w	r3, r3, #8
 80083fc:	81a3      	strh	r3, [r4, #12]
 80083fe:	61a0      	str	r0, [r4, #24]
 8008400:	89a3      	ldrh	r3, [r4, #12]
 8008402:	f043 0304 	orr.w	r3, r3, #4
 8008406:	81a3      	strh	r3, [r4, #12]
 8008408:	6923      	ldr	r3, [r4, #16]
 800840a:	b91b      	cbnz	r3, 8008414 <__srefill_r+0x84>
 800840c:	4621      	mov	r1, r4
 800840e:	4628      	mov	r0, r5
 8008410:	f000 fb30 	bl	8008a74 <__smakebuf_r>
 8008414:	89a6      	ldrh	r6, [r4, #12]
 8008416:	f9b4 700c 	ldrsh.w	r7, [r4, #12]
 800841a:	07b3      	lsls	r3, r6, #30
 800841c:	d00f      	beq.n	800843e <__srefill_r+0xae>
 800841e:	2301      	movs	r3, #1
 8008420:	81a3      	strh	r3, [r4, #12]
 8008422:	4b1e      	ldr	r3, [pc, #120]	; (800849c <__srefill_r+0x10c>)
 8008424:	491e      	ldr	r1, [pc, #120]	; (80084a0 <__srefill_r+0x110>)
 8008426:	6818      	ldr	r0, [r3, #0]
 8008428:	f006 0609 	and.w	r6, r6, #9
 800842c:	f7fe fbce 	bl	8006bcc <_fwalk>
 8008430:	2e09      	cmp	r6, #9
 8008432:	81a7      	strh	r7, [r4, #12]
 8008434:	d103      	bne.n	800843e <__srefill_r+0xae>
 8008436:	4621      	mov	r1, r4
 8008438:	4628      	mov	r0, r5
 800843a:	f7fe fa1d 	bl	8006878 <__sflush_r>
 800843e:	6922      	ldr	r2, [r4, #16]
 8008440:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008442:	6963      	ldr	r3, [r4, #20]
 8008444:	6a21      	ldr	r1, [r4, #32]
 8008446:	6022      	str	r2, [r4, #0]
 8008448:	4628      	mov	r0, r5
 800844a:	47b0      	blx	r6
 800844c:	2800      	cmp	r0, #0
 800844e:	6060      	str	r0, [r4, #4]
 8008450:	dc1c      	bgt.n	800848c <__srefill_r+0xfc>
 8008452:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008456:	bf17      	itett	ne
 8008458:	2200      	movne	r2, #0
 800845a:	f043 0320 	orreq.w	r3, r3, #32
 800845e:	6062      	strne	r2, [r4, #4]
 8008460:	f043 0340 	orrne.w	r3, r3, #64	; 0x40
 8008464:	e7bc      	b.n	80083e0 <__srefill_r+0x50>
 8008466:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008468:	2900      	cmp	r1, #0
 800846a:	d0cd      	beq.n	8008408 <__srefill_r+0x78>
 800846c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008470:	4299      	cmp	r1, r3
 8008472:	d002      	beq.n	800847a <__srefill_r+0xea>
 8008474:	4628      	mov	r0, r5
 8008476:	f7fe fc23 	bl	8006cc0 <_free_r>
 800847a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800847c:	6063      	str	r3, [r4, #4]
 800847e:	2000      	movs	r0, #0
 8008480:	6360      	str	r0, [r4, #52]	; 0x34
 8008482:	2b00      	cmp	r3, #0
 8008484:	d0c0      	beq.n	8008408 <__srefill_r+0x78>
 8008486:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8008488:	6023      	str	r3, [r4, #0]
 800848a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800848c:	2000      	movs	r0, #0
 800848e:	e7fc      	b.n	800848a <__srefill_r+0xfa>
 8008490:	08008da8 	.word	0x08008da8
 8008494:	08008dc8 	.word	0x08008dc8
 8008498:	08008d88 	.word	0x08008d88
 800849c:	08008de8 	.word	0x08008de8
 80084a0:	0800837d 	.word	0x0800837d

080084a4 <__sccl>:
 80084a4:	b570      	push	{r4, r5, r6, lr}
 80084a6:	780b      	ldrb	r3, [r1, #0]
 80084a8:	4604      	mov	r4, r0
 80084aa:	2b5e      	cmp	r3, #94	; 0x5e
 80084ac:	bf0b      	itete	eq
 80084ae:	784b      	ldrbeq	r3, [r1, #1]
 80084b0:	1c48      	addne	r0, r1, #1
 80084b2:	1c88      	addeq	r0, r1, #2
 80084b4:	2200      	movne	r2, #0
 80084b6:	bf08      	it	eq
 80084b8:	2201      	moveq	r2, #1
 80084ba:	1e61      	subs	r1, r4, #1
 80084bc:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 80084c0:	f801 2f01 	strb.w	r2, [r1, #1]!
 80084c4:	42a9      	cmp	r1, r5
 80084c6:	d1fb      	bne.n	80084c0 <__sccl+0x1c>
 80084c8:	b90b      	cbnz	r3, 80084ce <__sccl+0x2a>
 80084ca:	3801      	subs	r0, #1
 80084cc:	bd70      	pop	{r4, r5, r6, pc}
 80084ce:	f082 0201 	eor.w	r2, r2, #1
 80084d2:	54e2      	strb	r2, [r4, r3]
 80084d4:	4605      	mov	r5, r0
 80084d6:	4628      	mov	r0, r5
 80084d8:	f810 1b01 	ldrb.w	r1, [r0], #1
 80084dc:	292d      	cmp	r1, #45	; 0x2d
 80084de:	d006      	beq.n	80084ee <__sccl+0x4a>
 80084e0:	295d      	cmp	r1, #93	; 0x5d
 80084e2:	d0f3      	beq.n	80084cc <__sccl+0x28>
 80084e4:	b909      	cbnz	r1, 80084ea <__sccl+0x46>
 80084e6:	4628      	mov	r0, r5
 80084e8:	e7f0      	b.n	80084cc <__sccl+0x28>
 80084ea:	460b      	mov	r3, r1
 80084ec:	e7f1      	b.n	80084d2 <__sccl+0x2e>
 80084ee:	786e      	ldrb	r6, [r5, #1]
 80084f0:	2e5d      	cmp	r6, #93	; 0x5d
 80084f2:	d0fa      	beq.n	80084ea <__sccl+0x46>
 80084f4:	42b3      	cmp	r3, r6
 80084f6:	dcf8      	bgt.n	80084ea <__sccl+0x46>
 80084f8:	3502      	adds	r5, #2
 80084fa:	4619      	mov	r1, r3
 80084fc:	3101      	adds	r1, #1
 80084fe:	428e      	cmp	r6, r1
 8008500:	5462      	strb	r2, [r4, r1]
 8008502:	dcfb      	bgt.n	80084fc <__sccl+0x58>
 8008504:	1af1      	subs	r1, r6, r3
 8008506:	3901      	subs	r1, #1
 8008508:	1c58      	adds	r0, r3, #1
 800850a:	42b3      	cmp	r3, r6
 800850c:	bfa8      	it	ge
 800850e:	2100      	movge	r1, #0
 8008510:	1843      	adds	r3, r0, r1
 8008512:	e7e0      	b.n	80084d6 <__sccl+0x32>

08008514 <_strtol_l.constprop.0>:
 8008514:	2b01      	cmp	r3, #1
 8008516:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800851a:	d001      	beq.n	8008520 <_strtol_l.constprop.0+0xc>
 800851c:	2b24      	cmp	r3, #36	; 0x24
 800851e:	d906      	bls.n	800852e <_strtol_l.constprop.0+0x1a>
 8008520:	f7fe f9a4 	bl	800686c <__errno>
 8008524:	2316      	movs	r3, #22
 8008526:	6003      	str	r3, [r0, #0]
 8008528:	2000      	movs	r0, #0
 800852a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800852e:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8008614 <_strtol_l.constprop.0+0x100>
 8008532:	460d      	mov	r5, r1
 8008534:	462e      	mov	r6, r5
 8008536:	f815 4b01 	ldrb.w	r4, [r5], #1
 800853a:	f814 700c 	ldrb.w	r7, [r4, ip]
 800853e:	f017 0708 	ands.w	r7, r7, #8
 8008542:	d1f7      	bne.n	8008534 <_strtol_l.constprop.0+0x20>
 8008544:	2c2d      	cmp	r4, #45	; 0x2d
 8008546:	d132      	bne.n	80085ae <_strtol_l.constprop.0+0x9a>
 8008548:	782c      	ldrb	r4, [r5, #0]
 800854a:	2701      	movs	r7, #1
 800854c:	1cb5      	adds	r5, r6, #2
 800854e:	2b00      	cmp	r3, #0
 8008550:	d05b      	beq.n	800860a <_strtol_l.constprop.0+0xf6>
 8008552:	2b10      	cmp	r3, #16
 8008554:	d109      	bne.n	800856a <_strtol_l.constprop.0+0x56>
 8008556:	2c30      	cmp	r4, #48	; 0x30
 8008558:	d107      	bne.n	800856a <_strtol_l.constprop.0+0x56>
 800855a:	782c      	ldrb	r4, [r5, #0]
 800855c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8008560:	2c58      	cmp	r4, #88	; 0x58
 8008562:	d14d      	bne.n	8008600 <_strtol_l.constprop.0+0xec>
 8008564:	786c      	ldrb	r4, [r5, #1]
 8008566:	2310      	movs	r3, #16
 8008568:	3502      	adds	r5, #2
 800856a:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800856e:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 8008572:	f04f 0c00 	mov.w	ip, #0
 8008576:	fbb8 f9f3 	udiv	r9, r8, r3
 800857a:	4666      	mov	r6, ip
 800857c:	fb03 8a19 	mls	sl, r3, r9, r8
 8008580:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8008584:	f1be 0f09 	cmp.w	lr, #9
 8008588:	d816      	bhi.n	80085b8 <_strtol_l.constprop.0+0xa4>
 800858a:	4674      	mov	r4, lr
 800858c:	42a3      	cmp	r3, r4
 800858e:	dd24      	ble.n	80085da <_strtol_l.constprop.0+0xc6>
 8008590:	f1bc 0f00 	cmp.w	ip, #0
 8008594:	db1e      	blt.n	80085d4 <_strtol_l.constprop.0+0xc0>
 8008596:	45b1      	cmp	r9, r6
 8008598:	d31c      	bcc.n	80085d4 <_strtol_l.constprop.0+0xc0>
 800859a:	d101      	bne.n	80085a0 <_strtol_l.constprop.0+0x8c>
 800859c:	45a2      	cmp	sl, r4
 800859e:	db19      	blt.n	80085d4 <_strtol_l.constprop.0+0xc0>
 80085a0:	fb06 4603 	mla	r6, r6, r3, r4
 80085a4:	f04f 0c01 	mov.w	ip, #1
 80085a8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80085ac:	e7e8      	b.n	8008580 <_strtol_l.constprop.0+0x6c>
 80085ae:	2c2b      	cmp	r4, #43	; 0x2b
 80085b0:	bf04      	itt	eq
 80085b2:	782c      	ldrbeq	r4, [r5, #0]
 80085b4:	1cb5      	addeq	r5, r6, #2
 80085b6:	e7ca      	b.n	800854e <_strtol_l.constprop.0+0x3a>
 80085b8:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 80085bc:	f1be 0f19 	cmp.w	lr, #25
 80085c0:	d801      	bhi.n	80085c6 <_strtol_l.constprop.0+0xb2>
 80085c2:	3c37      	subs	r4, #55	; 0x37
 80085c4:	e7e2      	b.n	800858c <_strtol_l.constprop.0+0x78>
 80085c6:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 80085ca:	f1be 0f19 	cmp.w	lr, #25
 80085ce:	d804      	bhi.n	80085da <_strtol_l.constprop.0+0xc6>
 80085d0:	3c57      	subs	r4, #87	; 0x57
 80085d2:	e7db      	b.n	800858c <_strtol_l.constprop.0+0x78>
 80085d4:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 80085d8:	e7e6      	b.n	80085a8 <_strtol_l.constprop.0+0x94>
 80085da:	f1bc 0f00 	cmp.w	ip, #0
 80085de:	da05      	bge.n	80085ec <_strtol_l.constprop.0+0xd8>
 80085e0:	2322      	movs	r3, #34	; 0x22
 80085e2:	6003      	str	r3, [r0, #0]
 80085e4:	4646      	mov	r6, r8
 80085e6:	b942      	cbnz	r2, 80085fa <_strtol_l.constprop.0+0xe6>
 80085e8:	4630      	mov	r0, r6
 80085ea:	e79e      	b.n	800852a <_strtol_l.constprop.0+0x16>
 80085ec:	b107      	cbz	r7, 80085f0 <_strtol_l.constprop.0+0xdc>
 80085ee:	4276      	negs	r6, r6
 80085f0:	2a00      	cmp	r2, #0
 80085f2:	d0f9      	beq.n	80085e8 <_strtol_l.constprop.0+0xd4>
 80085f4:	f1bc 0f00 	cmp.w	ip, #0
 80085f8:	d000      	beq.n	80085fc <_strtol_l.constprop.0+0xe8>
 80085fa:	1e69      	subs	r1, r5, #1
 80085fc:	6011      	str	r1, [r2, #0]
 80085fe:	e7f3      	b.n	80085e8 <_strtol_l.constprop.0+0xd4>
 8008600:	2430      	movs	r4, #48	; 0x30
 8008602:	2b00      	cmp	r3, #0
 8008604:	d1b1      	bne.n	800856a <_strtol_l.constprop.0+0x56>
 8008606:	2308      	movs	r3, #8
 8008608:	e7af      	b.n	800856a <_strtol_l.constprop.0+0x56>
 800860a:	2c30      	cmp	r4, #48	; 0x30
 800860c:	d0a5      	beq.n	800855a <_strtol_l.constprop.0+0x46>
 800860e:	230a      	movs	r3, #10
 8008610:	e7ab      	b.n	800856a <_strtol_l.constprop.0+0x56>
 8008612:	bf00      	nop
 8008614:	080094d6 	.word	0x080094d6

08008618 <_strtol_r>:
 8008618:	f7ff bf7c 	b.w	8008514 <_strtol_l.constprop.0>

0800861c <_strtoul_l.constprop.0>:
 800861c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008620:	4f36      	ldr	r7, [pc, #216]	; (80086fc <_strtoul_l.constprop.0+0xe0>)
 8008622:	4686      	mov	lr, r0
 8008624:	460d      	mov	r5, r1
 8008626:	4628      	mov	r0, r5
 8008628:	f815 4b01 	ldrb.w	r4, [r5], #1
 800862c:	5de6      	ldrb	r6, [r4, r7]
 800862e:	f016 0608 	ands.w	r6, r6, #8
 8008632:	d1f8      	bne.n	8008626 <_strtoul_l.constprop.0+0xa>
 8008634:	2c2d      	cmp	r4, #45	; 0x2d
 8008636:	d12f      	bne.n	8008698 <_strtoul_l.constprop.0+0x7c>
 8008638:	782c      	ldrb	r4, [r5, #0]
 800863a:	2601      	movs	r6, #1
 800863c:	1c85      	adds	r5, r0, #2
 800863e:	2b00      	cmp	r3, #0
 8008640:	d057      	beq.n	80086f2 <_strtoul_l.constprop.0+0xd6>
 8008642:	2b10      	cmp	r3, #16
 8008644:	d109      	bne.n	800865a <_strtoul_l.constprop.0+0x3e>
 8008646:	2c30      	cmp	r4, #48	; 0x30
 8008648:	d107      	bne.n	800865a <_strtoul_l.constprop.0+0x3e>
 800864a:	7828      	ldrb	r0, [r5, #0]
 800864c:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8008650:	2858      	cmp	r0, #88	; 0x58
 8008652:	d149      	bne.n	80086e8 <_strtoul_l.constprop.0+0xcc>
 8008654:	786c      	ldrb	r4, [r5, #1]
 8008656:	2310      	movs	r3, #16
 8008658:	3502      	adds	r5, #2
 800865a:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 800865e:	2700      	movs	r7, #0
 8008660:	fbb8 f8f3 	udiv	r8, r8, r3
 8008664:	fb03 f908 	mul.w	r9, r3, r8
 8008668:	ea6f 0909 	mvn.w	r9, r9
 800866c:	4638      	mov	r0, r7
 800866e:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8008672:	f1bc 0f09 	cmp.w	ip, #9
 8008676:	d814      	bhi.n	80086a2 <_strtoul_l.constprop.0+0x86>
 8008678:	4664      	mov	r4, ip
 800867a:	42a3      	cmp	r3, r4
 800867c:	dd22      	ble.n	80086c4 <_strtoul_l.constprop.0+0xa8>
 800867e:	2f00      	cmp	r7, #0
 8008680:	db1d      	blt.n	80086be <_strtoul_l.constprop.0+0xa2>
 8008682:	4580      	cmp	r8, r0
 8008684:	d31b      	bcc.n	80086be <_strtoul_l.constprop.0+0xa2>
 8008686:	d101      	bne.n	800868c <_strtoul_l.constprop.0+0x70>
 8008688:	45a1      	cmp	r9, r4
 800868a:	db18      	blt.n	80086be <_strtoul_l.constprop.0+0xa2>
 800868c:	fb00 4003 	mla	r0, r0, r3, r4
 8008690:	2701      	movs	r7, #1
 8008692:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008696:	e7ea      	b.n	800866e <_strtoul_l.constprop.0+0x52>
 8008698:	2c2b      	cmp	r4, #43	; 0x2b
 800869a:	bf04      	itt	eq
 800869c:	782c      	ldrbeq	r4, [r5, #0]
 800869e:	1c85      	addeq	r5, r0, #2
 80086a0:	e7cd      	b.n	800863e <_strtoul_l.constprop.0+0x22>
 80086a2:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 80086a6:	f1bc 0f19 	cmp.w	ip, #25
 80086aa:	d801      	bhi.n	80086b0 <_strtoul_l.constprop.0+0x94>
 80086ac:	3c37      	subs	r4, #55	; 0x37
 80086ae:	e7e4      	b.n	800867a <_strtoul_l.constprop.0+0x5e>
 80086b0:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 80086b4:	f1bc 0f19 	cmp.w	ip, #25
 80086b8:	d804      	bhi.n	80086c4 <_strtoul_l.constprop.0+0xa8>
 80086ba:	3c57      	subs	r4, #87	; 0x57
 80086bc:	e7dd      	b.n	800867a <_strtoul_l.constprop.0+0x5e>
 80086be:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80086c2:	e7e6      	b.n	8008692 <_strtoul_l.constprop.0+0x76>
 80086c4:	2f00      	cmp	r7, #0
 80086c6:	da07      	bge.n	80086d8 <_strtoul_l.constprop.0+0xbc>
 80086c8:	2322      	movs	r3, #34	; 0x22
 80086ca:	f8ce 3000 	str.w	r3, [lr]
 80086ce:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80086d2:	b932      	cbnz	r2, 80086e2 <_strtoul_l.constprop.0+0xc6>
 80086d4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80086d8:	b106      	cbz	r6, 80086dc <_strtoul_l.constprop.0+0xc0>
 80086da:	4240      	negs	r0, r0
 80086dc:	2a00      	cmp	r2, #0
 80086de:	d0f9      	beq.n	80086d4 <_strtoul_l.constprop.0+0xb8>
 80086e0:	b107      	cbz	r7, 80086e4 <_strtoul_l.constprop.0+0xc8>
 80086e2:	1e69      	subs	r1, r5, #1
 80086e4:	6011      	str	r1, [r2, #0]
 80086e6:	e7f5      	b.n	80086d4 <_strtoul_l.constprop.0+0xb8>
 80086e8:	2430      	movs	r4, #48	; 0x30
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	d1b5      	bne.n	800865a <_strtoul_l.constprop.0+0x3e>
 80086ee:	2308      	movs	r3, #8
 80086f0:	e7b3      	b.n	800865a <_strtoul_l.constprop.0+0x3e>
 80086f2:	2c30      	cmp	r4, #48	; 0x30
 80086f4:	d0a9      	beq.n	800864a <_strtoul_l.constprop.0+0x2e>
 80086f6:	230a      	movs	r3, #10
 80086f8:	e7af      	b.n	800865a <_strtoul_l.constprop.0+0x3e>
 80086fa:	bf00      	nop
 80086fc:	080094d6 	.word	0x080094d6

08008700 <_strtoul_r>:
 8008700:	f7ff bf8c 	b.w	800861c <_strtoul_l.constprop.0>

08008704 <__submore>:
 8008704:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008708:	460c      	mov	r4, r1
 800870a:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800870c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008710:	4299      	cmp	r1, r3
 8008712:	d11d      	bne.n	8008750 <__submore+0x4c>
 8008714:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8008718:	f7fe fb3e 	bl	8006d98 <_malloc_r>
 800871c:	b918      	cbnz	r0, 8008726 <__submore+0x22>
 800871e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008722:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008726:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800872a:	63a3      	str	r3, [r4, #56]	; 0x38
 800872c:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8008730:	6360      	str	r0, [r4, #52]	; 0x34
 8008732:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8008736:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800873a:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800873e:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8008742:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 8008746:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800874a:	6020      	str	r0, [r4, #0]
 800874c:	2000      	movs	r0, #0
 800874e:	e7e8      	b.n	8008722 <__submore+0x1e>
 8008750:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8008752:	0077      	lsls	r7, r6, #1
 8008754:	463a      	mov	r2, r7
 8008756:	f000 f9cd 	bl	8008af4 <_realloc_r>
 800875a:	4605      	mov	r5, r0
 800875c:	2800      	cmp	r0, #0
 800875e:	d0de      	beq.n	800871e <__submore+0x1a>
 8008760:	eb00 0806 	add.w	r8, r0, r6
 8008764:	4601      	mov	r1, r0
 8008766:	4632      	mov	r2, r6
 8008768:	4640      	mov	r0, r8
 800876a:	f7fe fa92 	bl	8006c92 <memcpy>
 800876e:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8008772:	f8c4 8000 	str.w	r8, [r4]
 8008776:	e7e9      	b.n	800874c <__submore+0x48>

08008778 <_ungetc_r>:
 8008778:	b570      	push	{r4, r5, r6, lr}
 800877a:	4614      	mov	r4, r2
 800877c:	1c4a      	adds	r2, r1, #1
 800877e:	4606      	mov	r6, r0
 8008780:	460d      	mov	r5, r1
 8008782:	d103      	bne.n	800878c <_ungetc_r+0x14>
 8008784:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8008788:	4628      	mov	r0, r5
 800878a:	bd70      	pop	{r4, r5, r6, pc}
 800878c:	b118      	cbz	r0, 8008796 <_ungetc_r+0x1e>
 800878e:	6983      	ldr	r3, [r0, #24]
 8008790:	b90b      	cbnz	r3, 8008796 <_ungetc_r+0x1e>
 8008792:	f7fe f99d 	bl	8006ad0 <__sinit>
 8008796:	4b41      	ldr	r3, [pc, #260]	; (800889c <_ungetc_r+0x124>)
 8008798:	429c      	cmp	r4, r3
 800879a:	d11d      	bne.n	80087d8 <_ungetc_r+0x60>
 800879c:	6874      	ldr	r4, [r6, #4]
 800879e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80087a0:	07db      	lsls	r3, r3, #31
 80087a2:	d405      	bmi.n	80087b0 <_ungetc_r+0x38>
 80087a4:	89a3      	ldrh	r3, [r4, #12]
 80087a6:	0598      	lsls	r0, r3, #22
 80087a8:	d402      	bmi.n	80087b0 <_ungetc_r+0x38>
 80087aa:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80087ac:	f7fe fa6f 	bl	8006c8e <__retarget_lock_acquire_recursive>
 80087b0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80087b4:	f023 0320 	bic.w	r3, r3, #32
 80087b8:	0759      	lsls	r1, r3, #29
 80087ba:	81a3      	strh	r3, [r4, #12]
 80087bc:	b29a      	uxth	r2, r3
 80087be:	d42d      	bmi.n	800881c <_ungetc_r+0xa4>
 80087c0:	06d3      	lsls	r3, r2, #27
 80087c2:	d413      	bmi.n	80087ec <_ungetc_r+0x74>
 80087c4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80087c6:	07dd      	lsls	r5, r3, #31
 80087c8:	d4dc      	bmi.n	8008784 <_ungetc_r+0xc>
 80087ca:	f412 7f00 	tst.w	r2, #512	; 0x200
 80087ce:	d1d9      	bne.n	8008784 <_ungetc_r+0xc>
 80087d0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80087d2:	f7fe fa5d 	bl	8006c90 <__retarget_lock_release_recursive>
 80087d6:	e7d5      	b.n	8008784 <_ungetc_r+0xc>
 80087d8:	4b31      	ldr	r3, [pc, #196]	; (80088a0 <_ungetc_r+0x128>)
 80087da:	429c      	cmp	r4, r3
 80087dc:	d101      	bne.n	80087e2 <_ungetc_r+0x6a>
 80087de:	68b4      	ldr	r4, [r6, #8]
 80087e0:	e7dd      	b.n	800879e <_ungetc_r+0x26>
 80087e2:	4b30      	ldr	r3, [pc, #192]	; (80088a4 <_ungetc_r+0x12c>)
 80087e4:	429c      	cmp	r4, r3
 80087e6:	bf08      	it	eq
 80087e8:	68f4      	ldreq	r4, [r6, #12]
 80087ea:	e7d8      	b.n	800879e <_ungetc_r+0x26>
 80087ec:	0710      	lsls	r0, r2, #28
 80087ee:	d511      	bpl.n	8008814 <_ungetc_r+0x9c>
 80087f0:	4621      	mov	r1, r4
 80087f2:	4630      	mov	r0, r6
 80087f4:	f7fe f8c6 	bl	8006984 <_fflush_r>
 80087f8:	b130      	cbz	r0, 8008808 <_ungetc_r+0x90>
 80087fa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80087fc:	07d9      	lsls	r1, r3, #31
 80087fe:	d4c1      	bmi.n	8008784 <_ungetc_r+0xc>
 8008800:	89a3      	ldrh	r3, [r4, #12]
 8008802:	f413 7f00 	tst.w	r3, #512	; 0x200
 8008806:	e7e2      	b.n	80087ce <_ungetc_r+0x56>
 8008808:	89a3      	ldrh	r3, [r4, #12]
 800880a:	60a0      	str	r0, [r4, #8]
 800880c:	f023 0308 	bic.w	r3, r3, #8
 8008810:	81a3      	strh	r3, [r4, #12]
 8008812:	61a0      	str	r0, [r4, #24]
 8008814:	89a3      	ldrh	r3, [r4, #12]
 8008816:	f043 0304 	orr.w	r3, r3, #4
 800881a:	81a3      	strh	r3, [r4, #12]
 800881c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800881e:	6862      	ldr	r2, [r4, #4]
 8008820:	b2ed      	uxtb	r5, r5
 8008822:	b1d3      	cbz	r3, 800885a <_ungetc_r+0xe2>
 8008824:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8008826:	4293      	cmp	r3, r2
 8008828:	dc05      	bgt.n	8008836 <_ungetc_r+0xbe>
 800882a:	4621      	mov	r1, r4
 800882c:	4630      	mov	r0, r6
 800882e:	f7ff ff69 	bl	8008704 <__submore>
 8008832:	2800      	cmp	r0, #0
 8008834:	d1e1      	bne.n	80087fa <_ungetc_r+0x82>
 8008836:	6823      	ldr	r3, [r4, #0]
 8008838:	1e5a      	subs	r2, r3, #1
 800883a:	6022      	str	r2, [r4, #0]
 800883c:	f803 5c01 	strb.w	r5, [r3, #-1]
 8008840:	6863      	ldr	r3, [r4, #4]
 8008842:	3301      	adds	r3, #1
 8008844:	6063      	str	r3, [r4, #4]
 8008846:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008848:	07da      	lsls	r2, r3, #31
 800884a:	d49d      	bmi.n	8008788 <_ungetc_r+0x10>
 800884c:	89a3      	ldrh	r3, [r4, #12]
 800884e:	059b      	lsls	r3, r3, #22
 8008850:	d49a      	bmi.n	8008788 <_ungetc_r+0x10>
 8008852:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008854:	f7fe fa1c 	bl	8006c90 <__retarget_lock_release_recursive>
 8008858:	e796      	b.n	8008788 <_ungetc_r+0x10>
 800885a:	6e61      	ldr	r1, [r4, #100]	; 0x64
 800885c:	6920      	ldr	r0, [r4, #16]
 800885e:	6823      	ldr	r3, [r4, #0]
 8008860:	f001 0101 	and.w	r1, r1, #1
 8008864:	b160      	cbz	r0, 8008880 <_ungetc_r+0x108>
 8008866:	4298      	cmp	r0, r3
 8008868:	d20a      	bcs.n	8008880 <_ungetc_r+0x108>
 800886a:	f813 0c01 	ldrb.w	r0, [r3, #-1]
 800886e:	42a8      	cmp	r0, r5
 8008870:	d106      	bne.n	8008880 <_ungetc_r+0x108>
 8008872:	3b01      	subs	r3, #1
 8008874:	3201      	adds	r2, #1
 8008876:	6023      	str	r3, [r4, #0]
 8008878:	6062      	str	r2, [r4, #4]
 800887a:	2900      	cmp	r1, #0
 800887c:	d184      	bne.n	8008788 <_ungetc_r+0x10>
 800887e:	e7e5      	b.n	800884c <_ungetc_r+0xd4>
 8008880:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8008884:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008888:	6363      	str	r3, [r4, #52]	; 0x34
 800888a:	2303      	movs	r3, #3
 800888c:	63a3      	str	r3, [r4, #56]	; 0x38
 800888e:	4623      	mov	r3, r4
 8008890:	f803 5f46 	strb.w	r5, [r3, #70]!
 8008894:	6023      	str	r3, [r4, #0]
 8008896:	2301      	movs	r3, #1
 8008898:	6063      	str	r3, [r4, #4]
 800889a:	e7ee      	b.n	800887a <_ungetc_r+0x102>
 800889c:	08008da8 	.word	0x08008da8
 80088a0:	08008dc8 	.word	0x08008dc8
 80088a4:	08008d88 	.word	0x08008d88

080088a8 <__swbuf_r>:
 80088a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80088aa:	460e      	mov	r6, r1
 80088ac:	4614      	mov	r4, r2
 80088ae:	4605      	mov	r5, r0
 80088b0:	b118      	cbz	r0, 80088ba <__swbuf_r+0x12>
 80088b2:	6983      	ldr	r3, [r0, #24]
 80088b4:	b90b      	cbnz	r3, 80088ba <__swbuf_r+0x12>
 80088b6:	f7fe f90b 	bl	8006ad0 <__sinit>
 80088ba:	4b21      	ldr	r3, [pc, #132]	; (8008940 <__swbuf_r+0x98>)
 80088bc:	429c      	cmp	r4, r3
 80088be:	d12b      	bne.n	8008918 <__swbuf_r+0x70>
 80088c0:	686c      	ldr	r4, [r5, #4]
 80088c2:	69a3      	ldr	r3, [r4, #24]
 80088c4:	60a3      	str	r3, [r4, #8]
 80088c6:	89a3      	ldrh	r3, [r4, #12]
 80088c8:	071a      	lsls	r2, r3, #28
 80088ca:	d52f      	bpl.n	800892c <__swbuf_r+0x84>
 80088cc:	6923      	ldr	r3, [r4, #16]
 80088ce:	b36b      	cbz	r3, 800892c <__swbuf_r+0x84>
 80088d0:	6923      	ldr	r3, [r4, #16]
 80088d2:	6820      	ldr	r0, [r4, #0]
 80088d4:	1ac0      	subs	r0, r0, r3
 80088d6:	6963      	ldr	r3, [r4, #20]
 80088d8:	b2f6      	uxtb	r6, r6
 80088da:	4283      	cmp	r3, r0
 80088dc:	4637      	mov	r7, r6
 80088de:	dc04      	bgt.n	80088ea <__swbuf_r+0x42>
 80088e0:	4621      	mov	r1, r4
 80088e2:	4628      	mov	r0, r5
 80088e4:	f7fe f84e 	bl	8006984 <_fflush_r>
 80088e8:	bb30      	cbnz	r0, 8008938 <__swbuf_r+0x90>
 80088ea:	68a3      	ldr	r3, [r4, #8]
 80088ec:	3b01      	subs	r3, #1
 80088ee:	60a3      	str	r3, [r4, #8]
 80088f0:	6823      	ldr	r3, [r4, #0]
 80088f2:	1c5a      	adds	r2, r3, #1
 80088f4:	6022      	str	r2, [r4, #0]
 80088f6:	701e      	strb	r6, [r3, #0]
 80088f8:	6963      	ldr	r3, [r4, #20]
 80088fa:	3001      	adds	r0, #1
 80088fc:	4283      	cmp	r3, r0
 80088fe:	d004      	beq.n	800890a <__swbuf_r+0x62>
 8008900:	89a3      	ldrh	r3, [r4, #12]
 8008902:	07db      	lsls	r3, r3, #31
 8008904:	d506      	bpl.n	8008914 <__swbuf_r+0x6c>
 8008906:	2e0a      	cmp	r6, #10
 8008908:	d104      	bne.n	8008914 <__swbuf_r+0x6c>
 800890a:	4621      	mov	r1, r4
 800890c:	4628      	mov	r0, r5
 800890e:	f7fe f839 	bl	8006984 <_fflush_r>
 8008912:	b988      	cbnz	r0, 8008938 <__swbuf_r+0x90>
 8008914:	4638      	mov	r0, r7
 8008916:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008918:	4b0a      	ldr	r3, [pc, #40]	; (8008944 <__swbuf_r+0x9c>)
 800891a:	429c      	cmp	r4, r3
 800891c:	d101      	bne.n	8008922 <__swbuf_r+0x7a>
 800891e:	68ac      	ldr	r4, [r5, #8]
 8008920:	e7cf      	b.n	80088c2 <__swbuf_r+0x1a>
 8008922:	4b09      	ldr	r3, [pc, #36]	; (8008948 <__swbuf_r+0xa0>)
 8008924:	429c      	cmp	r4, r3
 8008926:	bf08      	it	eq
 8008928:	68ec      	ldreq	r4, [r5, #12]
 800892a:	e7ca      	b.n	80088c2 <__swbuf_r+0x1a>
 800892c:	4621      	mov	r1, r4
 800892e:	4628      	mov	r0, r5
 8008930:	f000 f80c 	bl	800894c <__swsetup_r>
 8008934:	2800      	cmp	r0, #0
 8008936:	d0cb      	beq.n	80088d0 <__swbuf_r+0x28>
 8008938:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800893c:	e7ea      	b.n	8008914 <__swbuf_r+0x6c>
 800893e:	bf00      	nop
 8008940:	08008da8 	.word	0x08008da8
 8008944:	08008dc8 	.word	0x08008dc8
 8008948:	08008d88 	.word	0x08008d88

0800894c <__swsetup_r>:
 800894c:	4b32      	ldr	r3, [pc, #200]	; (8008a18 <__swsetup_r+0xcc>)
 800894e:	b570      	push	{r4, r5, r6, lr}
 8008950:	681d      	ldr	r5, [r3, #0]
 8008952:	4606      	mov	r6, r0
 8008954:	460c      	mov	r4, r1
 8008956:	b125      	cbz	r5, 8008962 <__swsetup_r+0x16>
 8008958:	69ab      	ldr	r3, [r5, #24]
 800895a:	b913      	cbnz	r3, 8008962 <__swsetup_r+0x16>
 800895c:	4628      	mov	r0, r5
 800895e:	f7fe f8b7 	bl	8006ad0 <__sinit>
 8008962:	4b2e      	ldr	r3, [pc, #184]	; (8008a1c <__swsetup_r+0xd0>)
 8008964:	429c      	cmp	r4, r3
 8008966:	d10f      	bne.n	8008988 <__swsetup_r+0x3c>
 8008968:	686c      	ldr	r4, [r5, #4]
 800896a:	89a3      	ldrh	r3, [r4, #12]
 800896c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008970:	0719      	lsls	r1, r3, #28
 8008972:	d42c      	bmi.n	80089ce <__swsetup_r+0x82>
 8008974:	06dd      	lsls	r5, r3, #27
 8008976:	d411      	bmi.n	800899c <__swsetup_r+0x50>
 8008978:	2309      	movs	r3, #9
 800897a:	6033      	str	r3, [r6, #0]
 800897c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008980:	81a3      	strh	r3, [r4, #12]
 8008982:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008986:	e03e      	b.n	8008a06 <__swsetup_r+0xba>
 8008988:	4b25      	ldr	r3, [pc, #148]	; (8008a20 <__swsetup_r+0xd4>)
 800898a:	429c      	cmp	r4, r3
 800898c:	d101      	bne.n	8008992 <__swsetup_r+0x46>
 800898e:	68ac      	ldr	r4, [r5, #8]
 8008990:	e7eb      	b.n	800896a <__swsetup_r+0x1e>
 8008992:	4b24      	ldr	r3, [pc, #144]	; (8008a24 <__swsetup_r+0xd8>)
 8008994:	429c      	cmp	r4, r3
 8008996:	bf08      	it	eq
 8008998:	68ec      	ldreq	r4, [r5, #12]
 800899a:	e7e6      	b.n	800896a <__swsetup_r+0x1e>
 800899c:	0758      	lsls	r0, r3, #29
 800899e:	d512      	bpl.n	80089c6 <__swsetup_r+0x7a>
 80089a0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80089a2:	b141      	cbz	r1, 80089b6 <__swsetup_r+0x6a>
 80089a4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80089a8:	4299      	cmp	r1, r3
 80089aa:	d002      	beq.n	80089b2 <__swsetup_r+0x66>
 80089ac:	4630      	mov	r0, r6
 80089ae:	f7fe f987 	bl	8006cc0 <_free_r>
 80089b2:	2300      	movs	r3, #0
 80089b4:	6363      	str	r3, [r4, #52]	; 0x34
 80089b6:	89a3      	ldrh	r3, [r4, #12]
 80089b8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80089bc:	81a3      	strh	r3, [r4, #12]
 80089be:	2300      	movs	r3, #0
 80089c0:	6063      	str	r3, [r4, #4]
 80089c2:	6923      	ldr	r3, [r4, #16]
 80089c4:	6023      	str	r3, [r4, #0]
 80089c6:	89a3      	ldrh	r3, [r4, #12]
 80089c8:	f043 0308 	orr.w	r3, r3, #8
 80089cc:	81a3      	strh	r3, [r4, #12]
 80089ce:	6923      	ldr	r3, [r4, #16]
 80089d0:	b94b      	cbnz	r3, 80089e6 <__swsetup_r+0x9a>
 80089d2:	89a3      	ldrh	r3, [r4, #12]
 80089d4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80089d8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80089dc:	d003      	beq.n	80089e6 <__swsetup_r+0x9a>
 80089de:	4621      	mov	r1, r4
 80089e0:	4630      	mov	r0, r6
 80089e2:	f000 f847 	bl	8008a74 <__smakebuf_r>
 80089e6:	89a0      	ldrh	r0, [r4, #12]
 80089e8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80089ec:	f010 0301 	ands.w	r3, r0, #1
 80089f0:	d00a      	beq.n	8008a08 <__swsetup_r+0xbc>
 80089f2:	2300      	movs	r3, #0
 80089f4:	60a3      	str	r3, [r4, #8]
 80089f6:	6963      	ldr	r3, [r4, #20]
 80089f8:	425b      	negs	r3, r3
 80089fa:	61a3      	str	r3, [r4, #24]
 80089fc:	6923      	ldr	r3, [r4, #16]
 80089fe:	b943      	cbnz	r3, 8008a12 <__swsetup_r+0xc6>
 8008a00:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008a04:	d1ba      	bne.n	800897c <__swsetup_r+0x30>
 8008a06:	bd70      	pop	{r4, r5, r6, pc}
 8008a08:	0781      	lsls	r1, r0, #30
 8008a0a:	bf58      	it	pl
 8008a0c:	6963      	ldrpl	r3, [r4, #20]
 8008a0e:	60a3      	str	r3, [r4, #8]
 8008a10:	e7f4      	b.n	80089fc <__swsetup_r+0xb0>
 8008a12:	2000      	movs	r0, #0
 8008a14:	e7f7      	b.n	8008a06 <__swsetup_r+0xba>
 8008a16:	bf00      	nop
 8008a18:	20000018 	.word	0x20000018
 8008a1c:	08008da8 	.word	0x08008da8
 8008a20:	08008dc8 	.word	0x08008dc8
 8008a24:	08008d88 	.word	0x08008d88

08008a28 <__swhatbuf_r>:
 8008a28:	b570      	push	{r4, r5, r6, lr}
 8008a2a:	460e      	mov	r6, r1
 8008a2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a30:	2900      	cmp	r1, #0
 8008a32:	b096      	sub	sp, #88	; 0x58
 8008a34:	4614      	mov	r4, r2
 8008a36:	461d      	mov	r5, r3
 8008a38:	da08      	bge.n	8008a4c <__swhatbuf_r+0x24>
 8008a3a:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8008a3e:	2200      	movs	r2, #0
 8008a40:	602a      	str	r2, [r5, #0]
 8008a42:	061a      	lsls	r2, r3, #24
 8008a44:	d410      	bmi.n	8008a68 <__swhatbuf_r+0x40>
 8008a46:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008a4a:	e00e      	b.n	8008a6a <__swhatbuf_r+0x42>
 8008a4c:	466a      	mov	r2, sp
 8008a4e:	f000 f881 	bl	8008b54 <_fstat_r>
 8008a52:	2800      	cmp	r0, #0
 8008a54:	dbf1      	blt.n	8008a3a <__swhatbuf_r+0x12>
 8008a56:	9a01      	ldr	r2, [sp, #4]
 8008a58:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008a5c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008a60:	425a      	negs	r2, r3
 8008a62:	415a      	adcs	r2, r3
 8008a64:	602a      	str	r2, [r5, #0]
 8008a66:	e7ee      	b.n	8008a46 <__swhatbuf_r+0x1e>
 8008a68:	2340      	movs	r3, #64	; 0x40
 8008a6a:	2000      	movs	r0, #0
 8008a6c:	6023      	str	r3, [r4, #0]
 8008a6e:	b016      	add	sp, #88	; 0x58
 8008a70:	bd70      	pop	{r4, r5, r6, pc}
	...

08008a74 <__smakebuf_r>:
 8008a74:	898b      	ldrh	r3, [r1, #12]
 8008a76:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008a78:	079d      	lsls	r5, r3, #30
 8008a7a:	4606      	mov	r6, r0
 8008a7c:	460c      	mov	r4, r1
 8008a7e:	d507      	bpl.n	8008a90 <__smakebuf_r+0x1c>
 8008a80:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008a84:	6023      	str	r3, [r4, #0]
 8008a86:	6123      	str	r3, [r4, #16]
 8008a88:	2301      	movs	r3, #1
 8008a8a:	6163      	str	r3, [r4, #20]
 8008a8c:	b002      	add	sp, #8
 8008a8e:	bd70      	pop	{r4, r5, r6, pc}
 8008a90:	ab01      	add	r3, sp, #4
 8008a92:	466a      	mov	r2, sp
 8008a94:	f7ff ffc8 	bl	8008a28 <__swhatbuf_r>
 8008a98:	9900      	ldr	r1, [sp, #0]
 8008a9a:	4605      	mov	r5, r0
 8008a9c:	4630      	mov	r0, r6
 8008a9e:	f7fe f97b 	bl	8006d98 <_malloc_r>
 8008aa2:	b948      	cbnz	r0, 8008ab8 <__smakebuf_r+0x44>
 8008aa4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008aa8:	059a      	lsls	r2, r3, #22
 8008aaa:	d4ef      	bmi.n	8008a8c <__smakebuf_r+0x18>
 8008aac:	f023 0303 	bic.w	r3, r3, #3
 8008ab0:	f043 0302 	orr.w	r3, r3, #2
 8008ab4:	81a3      	strh	r3, [r4, #12]
 8008ab6:	e7e3      	b.n	8008a80 <__smakebuf_r+0xc>
 8008ab8:	4b0d      	ldr	r3, [pc, #52]	; (8008af0 <__smakebuf_r+0x7c>)
 8008aba:	62b3      	str	r3, [r6, #40]	; 0x28
 8008abc:	89a3      	ldrh	r3, [r4, #12]
 8008abe:	6020      	str	r0, [r4, #0]
 8008ac0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008ac4:	81a3      	strh	r3, [r4, #12]
 8008ac6:	9b00      	ldr	r3, [sp, #0]
 8008ac8:	6163      	str	r3, [r4, #20]
 8008aca:	9b01      	ldr	r3, [sp, #4]
 8008acc:	6120      	str	r0, [r4, #16]
 8008ace:	b15b      	cbz	r3, 8008ae8 <__smakebuf_r+0x74>
 8008ad0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008ad4:	4630      	mov	r0, r6
 8008ad6:	f000 f84f 	bl	8008b78 <_isatty_r>
 8008ada:	b128      	cbz	r0, 8008ae8 <__smakebuf_r+0x74>
 8008adc:	89a3      	ldrh	r3, [r4, #12]
 8008ade:	f023 0303 	bic.w	r3, r3, #3
 8008ae2:	f043 0301 	orr.w	r3, r3, #1
 8008ae6:	81a3      	strh	r3, [r4, #12]
 8008ae8:	89a0      	ldrh	r0, [r4, #12]
 8008aea:	4305      	orrs	r5, r0
 8008aec:	81a5      	strh	r5, [r4, #12]
 8008aee:	e7cd      	b.n	8008a8c <__smakebuf_r+0x18>
 8008af0:	08006a69 	.word	0x08006a69

08008af4 <_realloc_r>:
 8008af4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008af8:	4680      	mov	r8, r0
 8008afa:	4614      	mov	r4, r2
 8008afc:	460e      	mov	r6, r1
 8008afe:	b921      	cbnz	r1, 8008b0a <_realloc_r+0x16>
 8008b00:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008b04:	4611      	mov	r1, r2
 8008b06:	f7fe b947 	b.w	8006d98 <_malloc_r>
 8008b0a:	b92a      	cbnz	r2, 8008b18 <_realloc_r+0x24>
 8008b0c:	f7fe f8d8 	bl	8006cc0 <_free_r>
 8008b10:	4625      	mov	r5, r4
 8008b12:	4628      	mov	r0, r5
 8008b14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008b18:	f000 f83e 	bl	8008b98 <_malloc_usable_size_r>
 8008b1c:	4284      	cmp	r4, r0
 8008b1e:	4607      	mov	r7, r0
 8008b20:	d802      	bhi.n	8008b28 <_realloc_r+0x34>
 8008b22:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008b26:	d812      	bhi.n	8008b4e <_realloc_r+0x5a>
 8008b28:	4621      	mov	r1, r4
 8008b2a:	4640      	mov	r0, r8
 8008b2c:	f7fe f934 	bl	8006d98 <_malloc_r>
 8008b30:	4605      	mov	r5, r0
 8008b32:	2800      	cmp	r0, #0
 8008b34:	d0ed      	beq.n	8008b12 <_realloc_r+0x1e>
 8008b36:	42bc      	cmp	r4, r7
 8008b38:	4622      	mov	r2, r4
 8008b3a:	4631      	mov	r1, r6
 8008b3c:	bf28      	it	cs
 8008b3e:	463a      	movcs	r2, r7
 8008b40:	f7fe f8a7 	bl	8006c92 <memcpy>
 8008b44:	4631      	mov	r1, r6
 8008b46:	4640      	mov	r0, r8
 8008b48:	f7fe f8ba 	bl	8006cc0 <_free_r>
 8008b4c:	e7e1      	b.n	8008b12 <_realloc_r+0x1e>
 8008b4e:	4635      	mov	r5, r6
 8008b50:	e7df      	b.n	8008b12 <_realloc_r+0x1e>
	...

08008b54 <_fstat_r>:
 8008b54:	b538      	push	{r3, r4, r5, lr}
 8008b56:	4d07      	ldr	r5, [pc, #28]	; (8008b74 <_fstat_r+0x20>)
 8008b58:	2300      	movs	r3, #0
 8008b5a:	4604      	mov	r4, r0
 8008b5c:	4608      	mov	r0, r1
 8008b5e:	4611      	mov	r1, r2
 8008b60:	602b      	str	r3, [r5, #0]
 8008b62:	f7fd fd00 	bl	8006566 <_fstat>
 8008b66:	1c43      	adds	r3, r0, #1
 8008b68:	d102      	bne.n	8008b70 <_fstat_r+0x1c>
 8008b6a:	682b      	ldr	r3, [r5, #0]
 8008b6c:	b103      	cbz	r3, 8008b70 <_fstat_r+0x1c>
 8008b6e:	6023      	str	r3, [r4, #0]
 8008b70:	bd38      	pop	{r3, r4, r5, pc}
 8008b72:	bf00      	nop
 8008b74:	20004d20 	.word	0x20004d20

08008b78 <_isatty_r>:
 8008b78:	b538      	push	{r3, r4, r5, lr}
 8008b7a:	4d06      	ldr	r5, [pc, #24]	; (8008b94 <_isatty_r+0x1c>)
 8008b7c:	2300      	movs	r3, #0
 8008b7e:	4604      	mov	r4, r0
 8008b80:	4608      	mov	r0, r1
 8008b82:	602b      	str	r3, [r5, #0]
 8008b84:	f7fd fe56 	bl	8006834 <_isatty>
 8008b88:	1c43      	adds	r3, r0, #1
 8008b8a:	d102      	bne.n	8008b92 <_isatty_r+0x1a>
 8008b8c:	682b      	ldr	r3, [r5, #0]
 8008b8e:	b103      	cbz	r3, 8008b92 <_isatty_r+0x1a>
 8008b90:	6023      	str	r3, [r4, #0]
 8008b92:	bd38      	pop	{r3, r4, r5, pc}
 8008b94:	20004d20 	.word	0x20004d20

08008b98 <_malloc_usable_size_r>:
 8008b98:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008b9c:	1f18      	subs	r0, r3, #4
 8008b9e:	2b00      	cmp	r3, #0
 8008ba0:	bfbc      	itt	lt
 8008ba2:	580b      	ldrlt	r3, [r1, r0]
 8008ba4:	18c0      	addlt	r0, r0, r3
 8008ba6:	4770      	bx	lr

08008ba8 <_init>:
 8008ba8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008baa:	bf00      	nop
 8008bac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008bae:	bc08      	pop	{r3}
 8008bb0:	469e      	mov	lr, r3
 8008bb2:	4770      	bx	lr

08008bb4 <_fini>:
 8008bb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008bb6:	bf00      	nop
 8008bb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008bba:	bc08      	pop	{r3}
 8008bbc:	469e      	mov	lr, r3
 8008bbe:	4770      	bx	lr
