<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p425" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_425{left:789px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_425{left:827px;bottom:68px;letter-spacing:0.1px;}
#t3_425{left:487px;bottom:1141px;letter-spacing:-0.14px;}
#t4_425{left:70px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-1.07px;}
#t5_425{left:70px;bottom:1071px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t6_425{left:70px;bottom:1054px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#t7_425{left:70px;bottom:1031px;letter-spacing:-0.14px;word-spacing:-1.29px;}
#t8_425{left:70px;bottom:1014px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t9_425{left:70px;bottom:998px;letter-spacing:-0.16px;word-spacing:-0.83px;}
#ta_425{left:70px;bottom:939px;letter-spacing:0.13px;}
#tb_425{left:152px;bottom:939px;letter-spacing:0.15px;word-spacing:0.01px;}
#tc_425{left:70px;bottom:917px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#td_425{left:70px;bottom:900px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#te_425{left:694px;bottom:900px;letter-spacing:-0.17px;}
#tf_425{left:70px;bottom:883px;letter-spacing:-0.16px;word-spacing:-0.66px;}
#tg_425{left:713px;bottom:883px;letter-spacing:-0.15px;word-spacing:-0.66px;}
#th_425{left:826px;bottom:883px;letter-spacing:-0.12px;}
#ti_425{left:70px;bottom:866px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tj_425{left:70px;bottom:849px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tk_425{left:70px;bottom:826px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tl_425{left:70px;bottom:810px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tm_425{left:70px;bottom:742px;letter-spacing:0.16px;}
#tn_425{left:151px;bottom:742px;letter-spacing:0.22px;}
#to_425{left:70px;bottom:716px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tp_425{left:70px;bottom:700px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tq_425{left:70px;bottom:683px;letter-spacing:-0.14px;word-spacing:-1.35px;}
#tr_425{left:70px;bottom:666px;letter-spacing:-0.14px;word-spacing:-0.85px;}
#ts_425{left:70px;bottom:649px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tt_425{left:441px;bottom:609px;letter-spacing:-0.13px;}
#tu_425{left:124px;bottom:588px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tv_425{left:124px;bottom:571px;letter-spacing:-0.14px;}
#tw_425{left:70px;bottom:525px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tx_425{left:70px;bottom:509px;letter-spacing:-0.15px;word-spacing:-0.98px;}
#ty_425{left:70px;bottom:492px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tz_425{left:70px;bottom:475px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t10_425{left:70px;bottom:458px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t11_425{left:70px;bottom:441px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t12_425{left:70px;bottom:417px;letter-spacing:-0.16px;word-spacing:-1.31px;}
#t13_425{left:70px;bottom:400px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t14_425{left:284px;bottom:400px;letter-spacing:-0.13px;}
#t15_425{left:313px;bottom:400px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t16_425{left:70px;bottom:383px;letter-spacing:-0.16px;word-spacing:-0.61px;}
#t17_425{left:70px;bottom:367px;letter-spacing:-0.21px;word-spacing:-0.42px;}
#t18_425{left:70px;bottom:350px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t19_425{left:70px;bottom:282px;letter-spacing:0.16px;}
#t1a_425{left:151px;bottom:282px;letter-spacing:0.22px;word-spacing:-0.03px;}
#t1b_425{left:70px;bottom:258px;letter-spacing:-0.14px;word-spacing:-0.46px;}

.s1_425{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_425{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_425{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_425{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_425{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s6_425{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_425{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts425" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg425Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg425" style="-webkit-user-select: none;"><object width="935" height="1210" data="425/425.svg" type="image/svg+xml" id="pdf425" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_425" class="t s1_425">Vol. 1 </span><span id="t2_425" class="t s1_425">18-5 </span>
<span id="t3_425" class="t s2_425">PROGRAMMING WITH INTEL® ADVANCED MATRIX EXTENSIONS </span>
<span id="t4_425" class="t s3_425">each of the first 10 rows with 48 bytes of output/result data and zero the remaining 16 bytes in each row. Tile oper- </span>
<span id="t5_425" class="t s3_425">ations also fully zero any rows after the first 10 configured rows. When using a 1 KByte tile with 64-byte rows, </span>
<span id="t6_425" class="t s3_425">there would be 16 rows, so in this example, the last 6 rows would also be zeroed. </span>
<span id="t7_425" class="t s3_425">Intel AMX instructions will always obey the metadata on reads and the zeroing rules on writes, and so a subsequent </span>
<span id="t8_425" class="t s3_425">XSAVE would see zeros in the appropriate locations. Tiles that are not written by Intel AMX instructions between </span>
<span id="t9_425" class="t s3_425">XRSTOR and XSAVE will write back with the same image they were loaded with regardless of the value of TILECFG. </span>
<span id="ta_425" class="t s4_425">18.1.4 </span><span id="tb_425" class="t s4_425">Exceptions and Interrupts </span>
<span id="tc_425" class="t s3_425">Tile instructions are restartable so that operations that access strided memory can restart after page faults. To </span>
<span id="td_425" class="t s3_425">support restarting instructions after these events, the instructions store information in the </span><span id="te_425" class="t s5_425">TILECFG.start_row </span>
<span id="tf_425" class="t s3_425">register. TILECFG.start_row indicates the row that should be used for restart; i.e., it indicates </span><span id="tg_425" class="t s5_425">next row after </span><span id="th_425" class="t s3_425">the </span>
<span id="ti_425" class="t s3_425">rows that have already been successfully loaded (on a TILELOAD) or written to memory (on a TILESTORE) and </span>
<span id="tj_425" class="t s3_425">prevents repeating work that was successfully done. </span>
<span id="tk_425" class="t s3_425">The TMUL instruction set is not sensitive to the TILECFG.start_row value; this is due to there not being TMUL </span>
<span id="tl_425" class="t s3_425">instructions with memory operands or any restartable faults. </span>
<span id="tm_425" class="t s6_425">18.2 </span><span id="tn_425" class="t s6_425">RECOMMENDATIONS FOR SYSTEM SOFTWARE </span>
<span id="to_425" class="t s3_425">Intel AMX is an XSAVE-enabled feature, meaning that it requires use of the XSAVE feature set for their enabling. </span>
<span id="tp_425" class="t s3_425">Specifically, Intel AMX instructions and state are available only if system software has set CR4.OSXSAVE and also </span>
<span id="tq_425" class="t s3_425">set XCR0[18:17] to 11B. In addition, use of Intel AMX instructions is disabled if system software has used extended </span>
<span id="tr_425" class="t s3_425">feature disable (XFD) and set either IA32_XFD[17] or IA32_XFD[18] to 1. See Chapter 13, “Managing State Using </span>
<span id="ts_425" class="t s3_425">the XSAVE Feature Set,” for more details. </span>
<span id="tt_425" class="t s7_425">NOTE </span>
<span id="tu_425" class="t s3_425">The first processors implementing Intel AMX will support setting IA32_XFD[18] but not </span>
<span id="tv_425" class="t s3_425">IA32_XFD[17]. </span>
<span id="tw_425" class="t s3_425">Once Intel AMX has been enabled, system software can disable it by clearing XCR0[18:17], by clearing </span>
<span id="tx_425" class="t s3_425">CR4.OSXSAVE, or by setting either IA32_XFD[17] or IA32_XFD[18]. Before doing do, system software should first </span>
<span id="ty_425" class="t s3_425">initialize AMX state (e.g., by executing TILERELEASE); maintaining AMX state in a non-initialized state may have </span>
<span id="tz_425" class="t s3_425">negative power and performance implications. In addition, software should not rely on the state of the tile data </span>
<span id="t10_425" class="t s3_425">after setting IA32_XFD[17] or IA32_XFD[18]; software should always reload or reinitialize the tile data after </span>
<span id="t11_425" class="t s3_425">clearing IA32_XFD[17] and IA32_XFD[18]. </span>
<span id="t12_425" class="t s3_425">System software should not use XFD to implement a “lazy restore” approach to management of the TILEDATA state </span>
<span id="t13_425" class="t s3_425">component. This approach will </span><span id="t14_425" class="t s5_425">not </span><span id="t15_425" class="t s3_425">operate correctly for a variety of reasons. One is that the LDTILECFG and </span>
<span id="t16_425" class="t s3_425">TILERELEASE instructions initialize TILEDATA and do not cause an #NM exception. Another is that an execution of </span>
<span id="t17_425" class="t s3_425">XSAVE, XSAVEC, XSAVEOPT, or XSAVES by a user thread will save TILEDATA as initialized instead of the data </span>
<span id="t18_425" class="t s3_425">expected by the user thread. </span>
<span id="t19_425" class="t s6_425">18.3 </span><span id="t1a_425" class="t s6_425">IMPLEMENTATION PARAMETERS </span>
<span id="t1b_425" class="t s3_425">The parameters are reported via CPUID leaf 1DH. Index 0 reports all zeros for all fields. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
