// Seed: 1337604853
module module_0 (
    input  tri1  id_0,
    input  tri0  id_1,
    input  uwire id_2,
    output tri0  id_3
);
  assign id_3 = -1;
  wire  id_5;
  logic id_6;
  ;
  logic id_7;
  ;
  wire id_8;
endmodule
module module_1 #(
    parameter id_12 = 32'd16,
    parameter id_6  = 32'd14
) (
    output uwire id_0,
    output supply1 id_1,
    output wor id_2,
    output tri id_3,
    input tri0 id_4,
    input supply1 id_5,
    input tri1 _id_6,
    input tri1 id_7,
    output tri id_8,
    input tri id_9,
    output tri1 id_10,
    output uwire id_11,
    output tri _id_12["" ==  1  *  1 : -1  >  1  ?  1  +  1 : 1],
    output tri id_13
);
  wire [-1 : 1] id_15, id_16[id_6 : -1], id_17[1 : -1  -  id_12], id_18;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_4,
      id_10
  );
  assign modCall_1.id_2 = 0;
  assign id_10 = id_6;
endmodule
