INFO: [HLS 200-10] Running 'C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'itr9fc' on host 'embsys18' (Windows NT_amd64 version 6.2) on Sun Apr 21 18:26:30 -0400 2019
INFO: [HLS 200-10] In directory 'C:/Users/itr9fc/Desktop/FPGA__Proj'
INFO: [HLS 200-10] Opening project 'C:/Users/itr9fc/Desktop/FPGA__Proj/Interface'.
INFO: [HLS 200-10] Adding design file 'Interface/Interface.cpp' to the project
INFO: [HLS 200-10] Adding design file 'Interface/InterfaceInit.h' to the project
INFO: [HLS 200-10] Opening solution 'C:/Users/itr9fc/Desktop/FPGA__Proj/Interface/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Interface/Interface.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 102.668 ; gain = 17.836
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 102.668 ; gain = 17.836
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'retBit' into 'Interface' (Interface/Interface.cpp:46).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 110.762 ; gain = 25.930
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 115.359 ; gain = 30.527
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 139.711 ; gain = 54.879
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 141.020 ; gain = 56.188
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Interface' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Interface' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.205 seconds; current allocated memory: 90.875 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.069 seconds; current allocated memory: 90.954 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Interface' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Interface/x_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Interface/y_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Interface/XY_Red_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'XY_Red_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'Interface/XY_Green_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'XY_Green_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'Interface/XY_Blue_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'XY_Blue_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'Interface' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'Interface/x_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'Interface/y_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Interface'.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 91.086 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 141.020 ; gain = 56.188
INFO: [SYSC 207-301] Generating SystemC RTL for Interface.
INFO: [VHDL 208-304] Generating VHDL RTL for Interface.
INFO: [VLOG 209-307] Generating Verilog RTL for Interface.
INFO: [HLS 200-112] Total elapsed time: 15.271 seconds; peak allocated memory: 91.086 MB.
