
*** Running vivado
    with args -log TOP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source TOP.tcl -notrace
Command: synth_design -top TOP -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15096 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 430.688 ; gain = 98.148
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:52]
WARNING: [Synth 8-6014] Unused sequential element UU_I_reg[0] was removed.  [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:158]
WARNING: [Synth 8-6014] Unused sequential element UU_Q_reg[0] was removed.  [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:159]
WARNING: [Synth 8-6014] Unused sequential element I_Temp_reg[0] was removed.  [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:264]
WARNING: [Synth 8-6014] Unused sequential element I_Temp_reg[1] was removed.  [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:264]
WARNING: [Synth 8-6014] Unused sequential element I_Temp_reg[2] was removed.  [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:264]
WARNING: [Synth 8-6014] Unused sequential element I_Temp_reg[3] was removed.  [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:264]
WARNING: [Synth 8-6014] Unused sequential element Q_Temp_reg[0] was removed.  [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:265]
WARNING: [Synth 8-6014] Unused sequential element Q_Temp_reg[1] was removed.  [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:265]
WARNING: [Synth 8-6014] Unused sequential element Q_Temp_reg[2] was removed.  [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:265]
WARNING: [Synth 8-6014] Unused sequential element Q_Temp_reg[3] was removed.  [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:265]
WARNING: [Synth 8-6014] Unused sequential element I_Temp_reg was removed.  [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:288]
WARNING: [Synth 8-6014] Unused sequential element Q_Temp_reg was removed.  [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:289]
WARNING: [Synth 8-6014] Unused sequential element Error_I_reg was removed.  [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:337]
WARNING: [Synth 8-6014] Unused sequential element Error_Q_reg was removed.  [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:338]
WARNING: [Synth 8-6014] Unused sequential element temp_reg was removed.  [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:411]
INFO: [Synth 8-256] done synthesizing module 'TOP' (1#1) [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:52]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 534.422 ; gain = 201.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 534.422 ; gain = 201.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 534.422 ; gain = 201.883
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'UU_I_1d_reg[0][15:0]' into 'UU_I_reg[1][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:132]
INFO: [Synth 8-4471] merging register 'UU_I_1d_reg[1][15:0]' into 'UU_I_reg[2][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:132]
INFO: [Synth 8-4471] merging register 'UU_I_1d_reg[2][15:0]' into 'UU_I_reg[3][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:132]
INFO: [Synth 8-4471] merging register 'UU_I_1d_reg[3][15:0]' into 'UU_I_reg[4][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:132]
INFO: [Synth 8-4471] merging register 'UU_I_1d_reg[4][15:0]' into 'UU_I_reg[5][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:132]
INFO: [Synth 8-4471] merging register 'UU_I_1d_reg[5][15:0]' into 'UU_I_reg[6][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:132]
INFO: [Synth 8-4471] merging register 'UU_I_1d_reg[6][15:0]' into 'UU_I_reg[7][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:132]
INFO: [Synth 8-4471] merging register 'UU_I_1d_reg[7][15:0]' into 'UU_I_reg[8][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:132]
INFO: [Synth 8-4471] merging register 'UU_I_1d_reg[8][15:0]' into 'UU_I_reg[9][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:132]
INFO: [Synth 8-4471] merging register 'UU_I_1d_reg[9][15:0]' into 'UU_I_reg[10][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:132]
INFO: [Synth 8-4471] merging register 'UU_I_1d_reg[10][15:0]' into 'UU_I_reg[11][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:132]
INFO: [Synth 8-4471] merging register 'UU_I_1d_reg[11][15:0]' into 'UU_I_reg[12][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:132]
INFO: [Synth 8-4471] merging register 'UU_I_1d_reg[12][15:0]' into 'UU_I_reg[13][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:132]
INFO: [Synth 8-4471] merging register 'UU_I_1d_reg[13][15:0]' into 'UU_I_reg[14][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:132]
INFO: [Synth 8-4471] merging register 'UU_I_1d_reg[14][15:0]' into 'UU_I_reg[15][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:132]
INFO: [Synth 8-4471] merging register 'UU_Q_1d_reg[0][15:0]' into 'UU_Q_reg[1][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:133]
INFO: [Synth 8-4471] merging register 'UU_Q_1d_reg[1][15:0]' into 'UU_Q_reg[2][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:133]
INFO: [Synth 8-4471] merging register 'UU_Q_1d_reg[2][15:0]' into 'UU_Q_reg[3][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:133]
INFO: [Synth 8-4471] merging register 'UU_Q_1d_reg[3][15:0]' into 'UU_Q_reg[4][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:133]
INFO: [Synth 8-4471] merging register 'UU_Q_1d_reg[4][15:0]' into 'UU_Q_reg[5][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:133]
INFO: [Synth 8-4471] merging register 'UU_Q_1d_reg[5][15:0]' into 'UU_Q_reg[6][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:133]
INFO: [Synth 8-4471] merging register 'UU_Q_1d_reg[6][15:0]' into 'UU_Q_reg[7][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:133]
INFO: [Synth 8-4471] merging register 'UU_Q_1d_reg[7][15:0]' into 'UU_Q_reg[8][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:133]
INFO: [Synth 8-4471] merging register 'UU_Q_1d_reg[8][15:0]' into 'UU_Q_reg[9][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:133]
INFO: [Synth 8-4471] merging register 'UU_Q_1d_reg[9][15:0]' into 'UU_Q_reg[10][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:133]
INFO: [Synth 8-4471] merging register 'UU_Q_1d_reg[10][15:0]' into 'UU_Q_reg[11][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:133]
INFO: [Synth 8-4471] merging register 'UU_Q_1d_reg[11][15:0]' into 'UU_Q_reg[12][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:133]
INFO: [Synth 8-4471] merging register 'UU_Q_1d_reg[12][15:0]' into 'UU_Q_reg[13][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:133]
INFO: [Synth 8-4471] merging register 'UU_Q_1d_reg[13][15:0]' into 'UU_Q_reg[14][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:133]
INFO: [Synth 8-4471] merging register 'UU_Q_1d_reg[14][15:0]' into 'UU_Q_reg[15][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:133]
INFO: [Synth 8-4471] merging register 'UU_I_2d_reg[0][15:0]' into 'UU_I_reg[2][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:134]
INFO: [Synth 8-4471] merging register 'UU_I_2d_reg[1][15:0]' into 'UU_I_reg[3][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:134]
INFO: [Synth 8-4471] merging register 'UU_I_2d_reg[2][15:0]' into 'UU_I_reg[4][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:134]
INFO: [Synth 8-4471] merging register 'UU_I_2d_reg[3][15:0]' into 'UU_I_reg[5][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:134]
INFO: [Synth 8-4471] merging register 'UU_I_2d_reg[4][15:0]' into 'UU_I_reg[6][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:134]
INFO: [Synth 8-4471] merging register 'UU_I_2d_reg[5][15:0]' into 'UU_I_reg[7][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:134]
INFO: [Synth 8-4471] merging register 'UU_I_2d_reg[6][15:0]' into 'UU_I_reg[8][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:134]
INFO: [Synth 8-4471] merging register 'UU_I_2d_reg[7][15:0]' into 'UU_I_reg[9][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:134]
INFO: [Synth 8-4471] merging register 'UU_I_2d_reg[8][15:0]' into 'UU_I_reg[10][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:134]
INFO: [Synth 8-4471] merging register 'UU_I_2d_reg[9][15:0]' into 'UU_I_reg[11][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:134]
INFO: [Synth 8-4471] merging register 'UU_I_2d_reg[10][15:0]' into 'UU_I_reg[12][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:134]
INFO: [Synth 8-4471] merging register 'UU_I_2d_reg[11][15:0]' into 'UU_I_reg[13][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:134]
INFO: [Synth 8-4471] merging register 'UU_I_2d_reg[12][15:0]' into 'UU_I_reg[14][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:134]
INFO: [Synth 8-4471] merging register 'UU_I_2d_reg[13][15:0]' into 'UU_I_reg[15][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:134]
INFO: [Synth 8-4471] merging register 'UU_I_2d_reg[14][15:0]' into 'UU_I_1d_reg[15][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:134]
INFO: [Synth 8-4471] merging register 'UU_Q_2d_reg[0][15:0]' into 'UU_Q_reg[2][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:135]
INFO: [Synth 8-4471] merging register 'UU_Q_2d_reg[1][15:0]' into 'UU_Q_reg[3][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:135]
INFO: [Synth 8-4471] merging register 'UU_Q_2d_reg[2][15:0]' into 'UU_Q_reg[4][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:135]
INFO: [Synth 8-4471] merging register 'UU_Q_2d_reg[3][15:0]' into 'UU_Q_reg[5][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:135]
INFO: [Synth 8-4471] merging register 'UU_Q_2d_reg[4][15:0]' into 'UU_Q_reg[6][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:135]
INFO: [Synth 8-4471] merging register 'UU_Q_2d_reg[5][15:0]' into 'UU_Q_reg[7][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:135]
INFO: [Synth 8-4471] merging register 'UU_Q_2d_reg[6][15:0]' into 'UU_Q_reg[8][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:135]
INFO: [Synth 8-4471] merging register 'UU_Q_2d_reg[7][15:0]' into 'UU_Q_reg[9][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:135]
INFO: [Synth 8-4471] merging register 'UU_Q_2d_reg[8][15:0]' into 'UU_Q_reg[10][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:135]
INFO: [Synth 8-4471] merging register 'UU_Q_2d_reg[9][15:0]' into 'UU_Q_reg[11][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:135]
INFO: [Synth 8-4471] merging register 'UU_Q_2d_reg[10][15:0]' into 'UU_Q_reg[12][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:135]
INFO: [Synth 8-4471] merging register 'UU_Q_2d_reg[11][15:0]' into 'UU_Q_reg[13][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:135]
INFO: [Synth 8-4471] merging register 'UU_Q_2d_reg[12][15:0]' into 'UU_Q_reg[14][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:135]
INFO: [Synth 8-4471] merging register 'UU_Q_2d_reg[13][15:0]' into 'UU_Q_reg[15][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:135]
INFO: [Synth 8-4471] merging register 'UU_Q_2d_reg[14][15:0]' into 'UU_Q_1d_reg[15][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:135]
INFO: [Synth 8-4471] merging register 'UU_I_3d_reg[0][15:0]' into 'UU_I_reg[3][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:136]
INFO: [Synth 8-4471] merging register 'UU_I_3d_reg[1][15:0]' into 'UU_I_reg[4][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:136]
INFO: [Synth 8-4471] merging register 'UU_I_3d_reg[2][15:0]' into 'UU_I_reg[5][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:136]
INFO: [Synth 8-4471] merging register 'UU_I_3d_reg[3][15:0]' into 'UU_I_reg[6][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:136]
INFO: [Synth 8-4471] merging register 'UU_I_3d_reg[4][15:0]' into 'UU_I_reg[7][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:136]
INFO: [Synth 8-4471] merging register 'UU_I_3d_reg[5][15:0]' into 'UU_I_reg[8][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:136]
INFO: [Synth 8-4471] merging register 'UU_I_3d_reg[6][15:0]' into 'UU_I_reg[9][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:136]
INFO: [Synth 8-4471] merging register 'UU_I_3d_reg[7][15:0]' into 'UU_I_reg[10][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:136]
INFO: [Synth 8-4471] merging register 'UU_I_3d_reg[8][15:0]' into 'UU_I_reg[11][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:136]
INFO: [Synth 8-4471] merging register 'UU_I_3d_reg[9][15:0]' into 'UU_I_reg[12][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:136]
INFO: [Synth 8-4471] merging register 'UU_I_3d_reg[10][15:0]' into 'UU_I_reg[13][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:136]
INFO: [Synth 8-4471] merging register 'UU_I_3d_reg[11][15:0]' into 'UU_I_reg[14][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:136]
INFO: [Synth 8-4471] merging register 'UU_I_3d_reg[12][15:0]' into 'UU_I_reg[15][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:136]
INFO: [Synth 8-4471] merging register 'UU_I_3d_reg[13][15:0]' into 'UU_I_1d_reg[15][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:136]
INFO: [Synth 8-4471] merging register 'UU_I_3d_reg[14][15:0]' into 'UU_I_2d_reg[15][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:136]
INFO: [Synth 8-4471] merging register 'UU_Q_3d_reg[0][15:0]' into 'UU_Q_reg[3][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:137]
INFO: [Synth 8-4471] merging register 'UU_Q_3d_reg[1][15:0]' into 'UU_Q_reg[4][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:137]
INFO: [Synth 8-4471] merging register 'UU_Q_3d_reg[2][15:0]' into 'UU_Q_reg[5][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:137]
INFO: [Synth 8-4471] merging register 'UU_Q_3d_reg[3][15:0]' into 'UU_Q_reg[6][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:137]
INFO: [Synth 8-4471] merging register 'UU_Q_3d_reg[4][15:0]' into 'UU_Q_reg[7][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:137]
INFO: [Synth 8-4471] merging register 'UU_Q_3d_reg[5][15:0]' into 'UU_Q_reg[8][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:137]
INFO: [Synth 8-4471] merging register 'UU_Q_3d_reg[6][15:0]' into 'UU_Q_reg[9][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:137]
INFO: [Synth 8-4471] merging register 'UU_Q_3d_reg[7][15:0]' into 'UU_Q_reg[10][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:137]
INFO: [Synth 8-4471] merging register 'UU_Q_3d_reg[8][15:0]' into 'UU_Q_reg[11][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:137]
INFO: [Synth 8-4471] merging register 'UU_Q_3d_reg[9][15:0]' into 'UU_Q_reg[12][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:137]
INFO: [Synth 8-4471] merging register 'UU_Q_3d_reg[10][15:0]' into 'UU_Q_reg[13][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:137]
INFO: [Synth 8-4471] merging register 'UU_Q_3d_reg[11][15:0]' into 'UU_Q_reg[14][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:137]
INFO: [Synth 8-4471] merging register 'UU_Q_3d_reg[12][15:0]' into 'UU_Q_reg[15][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:137]
INFO: [Synth 8-4471] merging register 'UU_Q_3d_reg[13][15:0]' into 'UU_Q_1d_reg[15][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:137]
INFO: [Synth 8-4471] merging register 'UU_Q_3d_reg[14][15:0]' into 'UU_Q_2d_reg[15][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:137]
INFO: [Synth 8-4471] merging register 'UU_I_last_d_reg[0][15:0]' into 'UU_I_reg[4][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:138]
INFO: [Synth 8-4471] merging register 'UU_I_last_d_reg[1][15:0]' into 'UU_I_reg[5][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:138]
INFO: [Synth 8-4471] merging register 'UU_I_last_d_reg[2][15:0]' into 'UU_I_reg[6][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:138]
INFO: [Synth 8-4471] merging register 'UU_I_last_d_reg[3][15:0]' into 'UU_I_reg[7][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:138]
INFO: [Synth 8-4471] merging register 'UU_I_last_d_reg[4][15:0]' into 'UU_I_reg[8][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:138]
INFO: [Synth 8-4471] merging register 'UU_I_last_d_reg[5][15:0]' into 'UU_I_reg[9][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:138]
INFO: [Synth 8-4471] merging register 'UU_I_last_d_reg[6][15:0]' into 'UU_I_reg[10][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:138]
INFO: [Synth 8-4471] merging register 'UU_I_last_d_reg[7][15:0]' into 'UU_I_reg[11][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:138]
INFO: [Synth 8-4471] merging register 'UU_I_last_d_reg[8][15:0]' into 'UU_I_reg[12][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:138]
INFO: [Synth 8-4471] merging register 'UU_I_last_d_reg[9][15:0]' into 'UU_I_reg[13][15:0]' [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:138]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-802] inferred FSM for state register 'm_STATE_reg' in module 'TOP'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            comput_eu_ab |                            00001 |                              000
               comput_eu |                            00010 |                              001
             comput_eumu |                            00100 |                              010
              comput_add |                            01000 |                              011
                update_w |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'm_STATE_reg' using encoding 'one-hot' in module 'TOP'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 713.438 ; gain = 380.898
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     45 Bit       Adders := 78    
	   2 Input     29 Bit       Adders := 32    
	   3 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               44 Bit    Registers := 40    
	               32 Bit    Registers := 32    
	               28 Bit    Registers := 96    
	               25 Bit    Registers := 94    
	               16 Bit    Registers := 170   
	                4 Bit    Registers := 36    
	                1 Bit    Registers := 2     
+---Multipliers : 
	                28x32  Multipliers := 32    
+---Muxes : 
	   2 Input     44 Bit        Muxes := 256   
	   2 Input     32 Bit        Muxes := 96    
	   2 Input     28 Bit        Muxes := 96    
	   2 Input     16 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module TOP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     45 Bit       Adders := 78    
	   2 Input     29 Bit       Adders := 32    
	   3 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               44 Bit    Registers := 40    
	               32 Bit    Registers := 32    
	               28 Bit    Registers := 96    
	               25 Bit    Registers := 94    
	               16 Bit    Registers := 170   
	                4 Bit    Registers := 36    
	                1 Bit    Registers := 2     
+---Multipliers : 
	                28x32  Multipliers := 32    
+---Muxes : 
	   2 Input     44 Bit        Muxes := 256   
	   2 Input     32 Bit        Muxes := 96    
	   2 Input     28 Bit        Muxes := 96    
	   2 Input     16 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/fixed_pkg_c.vhd:1978]
DSP Report: Generating DSP eu_I_A_reg[15], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_last_d_reg[15] is absorbed into DSP eu_I_A_reg[15].
DSP Report: register UU_I_for_update_w_reg[15] is absorbed into DSP eu_I_A_reg[15].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_I_A_reg[15].
DSP Report: register eu_I_A_reg[15] is absorbed into DSP eu_I_A_reg[15].
DSP Report: operator arg is absorbed into DSP eu_I_A_reg[15].
DSP Report: Generating DSP arg, operation Mode is: PCIN+(A2*B'')'.
DSP Report: register UU_Q_last_d_reg[15] is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[15] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_I_B_reg[15] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_B_reg[15], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[14] is absorbed into DSP Q_B_reg[15].
DSP Report: register UU_Q_reg[15] is absorbed into DSP Q_B_reg[15].
DSP Report: register A is absorbed into DSP Q_B_reg[15].
DSP Report: register Q_B_reg[15] is absorbed into DSP Q_B_reg[15].
DSP Report: operator arg is absorbed into DSP Q_B_reg[15].
DSP Report: operator arg is absorbed into DSP Q_B_reg[15].
DSP Report: Generating DSP Q_A_reg[15], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[14] is absorbed into DSP Q_A_reg[15].
DSP Report: register UU_I_reg[15] is absorbed into DSP Q_A_reg[15].
DSP Report: register A is absorbed into DSP Q_A_reg[15].
DSP Report: register Q_A_reg[15] is absorbed into DSP Q_A_reg[15].
DSP Report: operator arg is absorbed into DSP Q_A_reg[15].
DSP Report: operator arg is absorbed into DSP Q_A_reg[15].
DSP Report: Generating DSP eu_I_A_reg[14], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_3d_reg[15] is absorbed into DSP eu_I_A_reg[14].
DSP Report: register UU_I_for_update_w_reg[14] is absorbed into DSP eu_I_A_reg[14].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_I_A_reg[14].
DSP Report: register eu_I_A_reg[14] is absorbed into DSP eu_I_A_reg[14].
DSP Report: operator arg is absorbed into DSP eu_I_A_reg[14].
DSP Report: Generating DSP arg, operation Mode is: PCIN+(A2*B'')'.
DSP Report: register UU_Q_3d_reg[15] is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[14] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_I_B_reg[14] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_B_reg[14], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[13] is absorbed into DSP Q_B_reg[14].
DSP Report: register UU_Q_reg[14] is absorbed into DSP Q_B_reg[14].
DSP Report: register A is absorbed into DSP Q_B_reg[14].
DSP Report: register Q_B_reg[14] is absorbed into DSP Q_B_reg[14].
DSP Report: operator arg is absorbed into DSP Q_B_reg[14].
DSP Report: operator arg is absorbed into DSP Q_B_reg[14].
DSP Report: Generating DSP eu_Q_A_reg[14], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_3d_reg[15] is absorbed into DSP eu_Q_A_reg[14].
DSP Report: register UU_I_for_update_w_reg[14] is absorbed into DSP eu_Q_A_reg[14].
DSP Report: register E_Q_for_update_reg is absorbed into DSP eu_Q_A_reg[14].
DSP Report: register eu_Q_A_reg[14] is absorbed into DSP eu_Q_A_reg[14].
DSP Report: operator arg is absorbed into DSP eu_Q_A_reg[14].
DSP Report: Generating DSP arg, operation Mode is: PCIN-(A2*B'')'.
DSP Report: register UU_Q_3d_reg[15] is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[14] is absorbed into DSP arg.
DSP Report: register E_I_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_Q_B_reg[14] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_A_reg[14], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[13] is absorbed into DSP Q_A_reg[14].
DSP Report: register UU_I_reg[14] is absorbed into DSP Q_A_reg[14].
DSP Report: register A is absorbed into DSP Q_A_reg[14].
DSP Report: register Q_A_reg[14] is absorbed into DSP Q_A_reg[14].
DSP Report: operator arg is absorbed into DSP Q_A_reg[14].
DSP Report: operator arg is absorbed into DSP Q_A_reg[14].
DSP Report: Generating DSP eu_I_A_reg[13], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_2d_reg[15] is absorbed into DSP eu_I_A_reg[13].
DSP Report: register UU_I_for_update_w_reg[13] is absorbed into DSP eu_I_A_reg[13].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_I_A_reg[13].
DSP Report: register eu_I_A_reg[13] is absorbed into DSP eu_I_A_reg[13].
DSP Report: operator arg is absorbed into DSP eu_I_A_reg[13].
DSP Report: Generating DSP arg, operation Mode is: PCIN+(A2*B'')'.
DSP Report: register UU_Q_2d_reg[15] is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[13] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_I_B_reg[13] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_B_reg[13], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[12] is absorbed into DSP Q_B_reg[13].
DSP Report: register UU_Q_reg[13] is absorbed into DSP Q_B_reg[13].
DSP Report: register A is absorbed into DSP Q_B_reg[13].
DSP Report: register Q_B_reg[13] is absorbed into DSP Q_B_reg[13].
DSP Report: operator arg is absorbed into DSP Q_B_reg[13].
DSP Report: operator arg is absorbed into DSP Q_B_reg[13].
DSP Report: Generating DSP eu_Q_A_reg[13], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_2d_reg[15] is absorbed into DSP eu_Q_A_reg[13].
DSP Report: register UU_I_for_update_w_reg[13] is absorbed into DSP eu_Q_A_reg[13].
DSP Report: register E_Q_for_update_reg is absorbed into DSP eu_Q_A_reg[13].
DSP Report: register eu_Q_A_reg[13] is absorbed into DSP eu_Q_A_reg[13].
DSP Report: operator arg is absorbed into DSP eu_Q_A_reg[13].
DSP Report: Generating DSP arg, operation Mode is: PCIN-(A2*B'')'.
DSP Report: register UU_Q_2d_reg[15] is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[13] is absorbed into DSP arg.
DSP Report: register E_I_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_Q_B_reg[13] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_A_reg[13], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[12] is absorbed into DSP Q_A_reg[13].
DSP Report: register UU_I_reg[13] is absorbed into DSP Q_A_reg[13].
DSP Report: register A is absorbed into DSP Q_A_reg[13].
DSP Report: register Q_A_reg[13] is absorbed into DSP Q_A_reg[13].
DSP Report: operator arg is absorbed into DSP Q_A_reg[13].
DSP Report: operator arg is absorbed into DSP Q_A_reg[13].
DSP Report: Generating DSP eu_I_A_reg[12], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_1d_reg[15] is absorbed into DSP eu_I_A_reg[12].
DSP Report: register UU_I_for_update_w_reg[12] is absorbed into DSP eu_I_A_reg[12].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_I_A_reg[12].
DSP Report: register eu_I_A_reg[12] is absorbed into DSP eu_I_A_reg[12].
DSP Report: operator arg is absorbed into DSP eu_I_A_reg[12].
DSP Report: Generating DSP arg, operation Mode is: PCIN+(A2*B'')'.
DSP Report: register UU_Q_1d_reg[15] is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[12] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_I_B_reg[12] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_B_reg[12], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[11] is absorbed into DSP Q_B_reg[12].
DSP Report: register UU_Q_reg[12] is absorbed into DSP Q_B_reg[12].
DSP Report: register A is absorbed into DSP Q_B_reg[12].
DSP Report: register Q_B_reg[12] is absorbed into DSP Q_B_reg[12].
DSP Report: operator arg is absorbed into DSP Q_B_reg[12].
DSP Report: operator arg is absorbed into DSP Q_B_reg[12].
DSP Report: Generating DSP eu_Q_A_reg[12], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_1d_reg[15] is absorbed into DSP eu_Q_A_reg[12].
DSP Report: register UU_I_for_update_w_reg[12] is absorbed into DSP eu_Q_A_reg[12].
DSP Report: register E_Q_for_update_reg is absorbed into DSP eu_Q_A_reg[12].
DSP Report: register eu_Q_A_reg[12] is absorbed into DSP eu_Q_A_reg[12].
DSP Report: operator arg is absorbed into DSP eu_Q_A_reg[12].
DSP Report: Generating DSP arg, operation Mode is: PCIN-(A2*B'')'.
DSP Report: register UU_Q_1d_reg[15] is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[12] is absorbed into DSP arg.
DSP Report: register E_I_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_Q_B_reg[12] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_A_reg[12], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[11] is absorbed into DSP Q_A_reg[12].
DSP Report: register UU_I_reg[12] is absorbed into DSP Q_A_reg[12].
DSP Report: register A is absorbed into DSP Q_A_reg[12].
DSP Report: register Q_A_reg[12] is absorbed into DSP Q_A_reg[12].
DSP Report: operator arg is absorbed into DSP Q_A_reg[12].
DSP Report: operator arg is absorbed into DSP Q_A_reg[12].
DSP Report: Generating DSP eu_I_A_reg[11], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[15] is absorbed into DSP eu_I_A_reg[11].
DSP Report: register UU_I_for_update_w_reg[11] is absorbed into DSP eu_I_A_reg[11].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_I_A_reg[11].
DSP Report: register eu_I_A_reg[11] is absorbed into DSP eu_I_A_reg[11].
DSP Report: operator arg is absorbed into DSP eu_I_A_reg[11].
DSP Report: Generating DSP arg, operation Mode is: PCIN+(A2*B'')'.
DSP Report: register UU_Q_reg[15] is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[11] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_I_B_reg[11] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_B_reg[11], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[10] is absorbed into DSP Q_B_reg[11].
DSP Report: register UU_Q_reg[11] is absorbed into DSP Q_B_reg[11].
DSP Report: register A is absorbed into DSP Q_B_reg[11].
DSP Report: register Q_B_reg[11] is absorbed into DSP Q_B_reg[11].
DSP Report: operator arg is absorbed into DSP Q_B_reg[11].
DSP Report: operator arg is absorbed into DSP Q_B_reg[11].
DSP Report: Generating DSP eu_Q_A_reg[11], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[15] is absorbed into DSP eu_Q_A_reg[11].
DSP Report: register UU_I_for_update_w_reg[11] is absorbed into DSP eu_Q_A_reg[11].
DSP Report: register E_Q_for_update_reg is absorbed into DSP eu_Q_A_reg[11].
DSP Report: register eu_Q_A_reg[11] is absorbed into DSP eu_Q_A_reg[11].
DSP Report: operator arg is absorbed into DSP eu_Q_A_reg[11].
DSP Report: Generating DSP arg, operation Mode is: PCIN-(A2*B'')'.
DSP Report: register UU_Q_reg[15] is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[11] is absorbed into DSP arg.
DSP Report: register E_I_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_Q_B_reg[11] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_A_reg[11], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[10] is absorbed into DSP Q_A_reg[11].
DSP Report: register UU_I_reg[11] is absorbed into DSP Q_A_reg[11].
DSP Report: register A is absorbed into DSP Q_A_reg[11].
DSP Report: register Q_A_reg[11] is absorbed into DSP Q_A_reg[11].
DSP Report: operator arg is absorbed into DSP Q_A_reg[11].
DSP Report: operator arg is absorbed into DSP Q_A_reg[11].
DSP Report: Generating DSP eu_I_A_reg[10], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[14] is absorbed into DSP eu_I_A_reg[10].
DSP Report: register UU_I_for_update_w_reg[10] is absorbed into DSP eu_I_A_reg[10].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_I_A_reg[10].
DSP Report: register eu_I_A_reg[10] is absorbed into DSP eu_I_A_reg[10].
DSP Report: operator arg is absorbed into DSP eu_I_A_reg[10].
DSP Report: Generating DSP arg, operation Mode is: PCIN+(A2*B'')'.
DSP Report: register UU_Q_reg[14] is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[10] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_I_B_reg[10] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_B_reg[10], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[9] is absorbed into DSP Q_B_reg[10].
DSP Report: register UU_Q_reg[10] is absorbed into DSP Q_B_reg[10].
DSP Report: register A is absorbed into DSP Q_B_reg[10].
DSP Report: register Q_B_reg[10] is absorbed into DSP Q_B_reg[10].
DSP Report: operator arg is absorbed into DSP Q_B_reg[10].
DSP Report: operator arg is absorbed into DSP Q_B_reg[10].
DSP Report: Generating DSP eu_Q_A_reg[10], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[14] is absorbed into DSP eu_Q_A_reg[10].
DSP Report: register UU_I_for_update_w_reg[10] is absorbed into DSP eu_Q_A_reg[10].
DSP Report: register E_Q_for_update_reg is absorbed into DSP eu_Q_A_reg[10].
DSP Report: register eu_Q_A_reg[10] is absorbed into DSP eu_Q_A_reg[10].
DSP Report: operator arg is absorbed into DSP eu_Q_A_reg[10].
DSP Report: Generating DSP arg, operation Mode is: PCIN-(A2*B'')'.
DSP Report: register UU_Q_reg[14] is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[10] is absorbed into DSP arg.
DSP Report: register E_I_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_Q_B_reg[10] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_A_reg[10], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[9] is absorbed into DSP Q_A_reg[10].
DSP Report: register UU_I_reg[10] is absorbed into DSP Q_A_reg[10].
DSP Report: register A is absorbed into DSP Q_A_reg[10].
DSP Report: register Q_A_reg[10] is absorbed into DSP Q_A_reg[10].
DSP Report: operator arg is absorbed into DSP Q_A_reg[10].
DSP Report: operator arg is absorbed into DSP Q_A_reg[10].
DSP Report: Generating DSP eu_I_A_reg[9], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[13] is absorbed into DSP eu_I_A_reg[9].
DSP Report: register UU_I_for_update_w_reg[9] is absorbed into DSP eu_I_A_reg[9].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_I_A_reg[9].
DSP Report: register eu_I_A_reg[9] is absorbed into DSP eu_I_A_reg[9].
DSP Report: operator arg is absorbed into DSP eu_I_A_reg[9].
DSP Report: Generating DSP arg, operation Mode is: PCIN+(A2*B'')'.
DSP Report: register UU_Q_reg[13] is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[9] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_I_B_reg[9] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_B_reg[9], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[8] is absorbed into DSP Q_B_reg[9].
DSP Report: register UU_Q_reg[9] is absorbed into DSP Q_B_reg[9].
DSP Report: register A is absorbed into DSP Q_B_reg[9].
DSP Report: register Q_B_reg[9] is absorbed into DSP Q_B_reg[9].
DSP Report: operator arg is absorbed into DSP Q_B_reg[9].
DSP Report: operator arg is absorbed into DSP Q_B_reg[9].
DSP Report: Generating DSP eu_Q_A_reg[9], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[13] is absorbed into DSP eu_Q_A_reg[9].
DSP Report: register UU_I_for_update_w_reg[9] is absorbed into DSP eu_Q_A_reg[9].
DSP Report: register E_Q_for_update_reg is absorbed into DSP eu_Q_A_reg[9].
DSP Report: register eu_Q_A_reg[9] is absorbed into DSP eu_Q_A_reg[9].
DSP Report: operator arg is absorbed into DSP eu_Q_A_reg[9].
DSP Report: Generating DSP arg, operation Mode is: PCIN-(A2*B'')'.
DSP Report: register UU_Q_reg[13] is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[9] is absorbed into DSP arg.
DSP Report: register E_I_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_Q_B_reg[9] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_A_reg[9], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[8] is absorbed into DSP Q_A_reg[9].
DSP Report: register UU_I_reg[9] is absorbed into DSP Q_A_reg[9].
DSP Report: register A is absorbed into DSP Q_A_reg[9].
DSP Report: register Q_A_reg[9] is absorbed into DSP Q_A_reg[9].
DSP Report: operator arg is absorbed into DSP Q_A_reg[9].
DSP Report: operator arg is absorbed into DSP Q_A_reg[9].
DSP Report: Generating DSP eu_I_A_reg[8], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[12] is absorbed into DSP eu_I_A_reg[8].
DSP Report: register UU_I_for_update_w_reg[8] is absorbed into DSP eu_I_A_reg[8].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_I_A_reg[8].
DSP Report: register eu_I_A_reg[8] is absorbed into DSP eu_I_A_reg[8].
DSP Report: operator arg is absorbed into DSP eu_I_A_reg[8].
DSP Report: Generating DSP arg, operation Mode is: PCIN+(A2*B'')'.
DSP Report: register UU_Q_reg[12] is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[8] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_I_B_reg[8] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_B_reg[8], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[7] is absorbed into DSP Q_B_reg[8].
DSP Report: register UU_Q_reg[8] is absorbed into DSP Q_B_reg[8].
DSP Report: register A is absorbed into DSP Q_B_reg[8].
DSP Report: register Q_B_reg[8] is absorbed into DSP Q_B_reg[8].
DSP Report: operator arg is absorbed into DSP Q_B_reg[8].
DSP Report: operator arg is absorbed into DSP Q_B_reg[8].
DSP Report: Generating DSP eu_Q_A_reg[8], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[12] is absorbed into DSP eu_Q_A_reg[8].
DSP Report: register UU_I_for_update_w_reg[8] is absorbed into DSP eu_Q_A_reg[8].
DSP Report: register E_Q_for_update_reg is absorbed into DSP eu_Q_A_reg[8].
DSP Report: register eu_Q_A_reg[8] is absorbed into DSP eu_Q_A_reg[8].
DSP Report: operator arg is absorbed into DSP eu_Q_A_reg[8].
DSP Report: Generating DSP arg, operation Mode is: PCIN-(A2*B'')'.
DSP Report: register UU_Q_reg[12] is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[8] is absorbed into DSP arg.
DSP Report: register E_I_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_Q_B_reg[8] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_A_reg[8], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[7] is absorbed into DSP Q_A_reg[8].
DSP Report: register UU_I_reg[8] is absorbed into DSP Q_A_reg[8].
DSP Report: register A is absorbed into DSP Q_A_reg[8].
DSP Report: register Q_A_reg[8] is absorbed into DSP Q_A_reg[8].
DSP Report: operator arg is absorbed into DSP Q_A_reg[8].
DSP Report: operator arg is absorbed into DSP Q_A_reg[8].
DSP Report: Generating DSP eu_I_A_reg[7], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[11] is absorbed into DSP eu_I_A_reg[7].
DSP Report: register UU_I_for_update_w_reg[7] is absorbed into DSP eu_I_A_reg[7].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_I_A_reg[7].
DSP Report: register eu_I_A_reg[7] is absorbed into DSP eu_I_A_reg[7].
DSP Report: operator arg is absorbed into DSP eu_I_A_reg[7].
DSP Report: Generating DSP arg, operation Mode is: PCIN+(A2*B'')'.
DSP Report: register UU_Q_reg[11] is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[7] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_I_B_reg[7] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_B_reg[7], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[6] is absorbed into DSP Q_B_reg[7].
DSP Report: register UU_Q_reg[7] is absorbed into DSP Q_B_reg[7].
DSP Report: register A is absorbed into DSP Q_B_reg[7].
DSP Report: register Q_B_reg[7] is absorbed into DSP Q_B_reg[7].
DSP Report: operator arg is absorbed into DSP Q_B_reg[7].
DSP Report: operator arg is absorbed into DSP Q_B_reg[7].
DSP Report: Generating DSP eu_Q_A_reg[7], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[11] is absorbed into DSP eu_Q_A_reg[7].
DSP Report: register UU_I_for_update_w_reg[7] is absorbed into DSP eu_Q_A_reg[7].
DSP Report: register E_Q_for_update_reg is absorbed into DSP eu_Q_A_reg[7].
DSP Report: register eu_Q_A_reg[7] is absorbed into DSP eu_Q_A_reg[7].
DSP Report: operator arg is absorbed into DSP eu_Q_A_reg[7].
DSP Report: Generating DSP arg, operation Mode is: PCIN-(A2*B'')'.
DSP Report: register UU_Q_reg[11] is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[7] is absorbed into DSP arg.
DSP Report: register E_I_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_Q_B_reg[7] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_A_reg[7], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[6] is absorbed into DSP Q_A_reg[7].
DSP Report: register UU_I_reg[7] is absorbed into DSP Q_A_reg[7].
DSP Report: register A is absorbed into DSP Q_A_reg[7].
DSP Report: register Q_A_reg[7] is absorbed into DSP Q_A_reg[7].
DSP Report: operator arg is absorbed into DSP Q_A_reg[7].
DSP Report: operator arg is absorbed into DSP Q_A_reg[7].
DSP Report: Generating DSP eu_I_A_reg[6], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[10] is absorbed into DSP eu_I_A_reg[6].
DSP Report: register UU_I_for_update_w_reg[6] is absorbed into DSP eu_I_A_reg[6].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_I_A_reg[6].
DSP Report: register eu_I_A_reg[6] is absorbed into DSP eu_I_A_reg[6].
DSP Report: operator arg is absorbed into DSP eu_I_A_reg[6].
DSP Report: Generating DSP arg, operation Mode is: PCIN+(A2*B'')'.
DSP Report: register UU_Q_reg[10] is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[6] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_I_B_reg[6] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_B_reg[6], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[5] is absorbed into DSP Q_B_reg[6].
DSP Report: register UU_Q_reg[6] is absorbed into DSP Q_B_reg[6].
DSP Report: register A is absorbed into DSP Q_B_reg[6].
DSP Report: register Q_B_reg[6] is absorbed into DSP Q_B_reg[6].
DSP Report: operator arg is absorbed into DSP Q_B_reg[6].
DSP Report: operator arg is absorbed into DSP Q_B_reg[6].
DSP Report: Generating DSP eu_Q_A_reg[6], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[10] is absorbed into DSP eu_Q_A_reg[6].
DSP Report: register UU_I_for_update_w_reg[6] is absorbed into DSP eu_Q_A_reg[6].
DSP Report: register E_Q_for_update_reg is absorbed into DSP eu_Q_A_reg[6].
DSP Report: register eu_Q_A_reg[6] is absorbed into DSP eu_Q_A_reg[6].
DSP Report: operator arg is absorbed into DSP eu_Q_A_reg[6].
DSP Report: Generating DSP arg, operation Mode is: PCIN-(A2*B'')'.
DSP Report: register UU_Q_reg[10] is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[6] is absorbed into DSP arg.
DSP Report: register E_I_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_Q_B_reg[6] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_A_reg[6], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[5] is absorbed into DSP Q_A_reg[6].
DSP Report: register UU_I_reg[6] is absorbed into DSP Q_A_reg[6].
DSP Report: register A is absorbed into DSP Q_A_reg[6].
DSP Report: register Q_A_reg[6] is absorbed into DSP Q_A_reg[6].
DSP Report: operator arg is absorbed into DSP Q_A_reg[6].
DSP Report: operator arg is absorbed into DSP Q_A_reg[6].
DSP Report: Generating DSP eu_I_A_reg[5], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[9] is absorbed into DSP eu_I_A_reg[5].
DSP Report: register UU_I_for_update_w_reg[5] is absorbed into DSP eu_I_A_reg[5].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_I_A_reg[5].
DSP Report: register eu_I_A_reg[5] is absorbed into DSP eu_I_A_reg[5].
DSP Report: operator arg is absorbed into DSP eu_I_A_reg[5].
DSP Report: Generating DSP arg, operation Mode is: PCIN+(A2*B'')'.
DSP Report: register UU_Q_reg[9] is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[5] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_I_B_reg[5] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_B_reg[5], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[4] is absorbed into DSP Q_B_reg[5].
DSP Report: register UU_Q_reg[5] is absorbed into DSP Q_B_reg[5].
DSP Report: register A is absorbed into DSP Q_B_reg[5].
DSP Report: register Q_B_reg[5] is absorbed into DSP Q_B_reg[5].
DSP Report: operator arg is absorbed into DSP Q_B_reg[5].
DSP Report: operator arg is absorbed into DSP Q_B_reg[5].
DSP Report: Generating DSP eu_Q_A_reg[5], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[9] is absorbed into DSP eu_Q_A_reg[5].
DSP Report: register UU_I_for_update_w_reg[5] is absorbed into DSP eu_Q_A_reg[5].
DSP Report: register E_Q_for_update_reg is absorbed into DSP eu_Q_A_reg[5].
DSP Report: register eu_Q_A_reg[5] is absorbed into DSP eu_Q_A_reg[5].
DSP Report: operator arg is absorbed into DSP eu_Q_A_reg[5].
DSP Report: Generating DSP arg, operation Mode is: PCIN-(A2*B'')'.
DSP Report: register UU_Q_reg[9] is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[5] is absorbed into DSP arg.
DSP Report: register E_I_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_Q_B_reg[5] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_A_reg[5], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[4] is absorbed into DSP Q_A_reg[5].
DSP Report: register UU_I_reg[5] is absorbed into DSP Q_A_reg[5].
DSP Report: register A is absorbed into DSP Q_A_reg[5].
DSP Report: register Q_A_reg[5] is absorbed into DSP Q_A_reg[5].
DSP Report: operator arg is absorbed into DSP Q_A_reg[5].
DSP Report: operator arg is absorbed into DSP Q_A_reg[5].
DSP Report: Generating DSP eu_I_A_reg[4], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[8] is absorbed into DSP eu_I_A_reg[4].
DSP Report: register UU_I_for_update_w_reg[4] is absorbed into DSP eu_I_A_reg[4].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_I_A_reg[4].
DSP Report: register eu_I_A_reg[4] is absorbed into DSP eu_I_A_reg[4].
DSP Report: operator arg is absorbed into DSP eu_I_A_reg[4].
DSP Report: Generating DSP arg, operation Mode is: PCIN+(A2*B'')'.
DSP Report: register UU_Q_reg[8] is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[4] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_I_B_reg[4] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_B_reg[4], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[3] is absorbed into DSP Q_B_reg[4].
DSP Report: register UU_Q_reg[4] is absorbed into DSP Q_B_reg[4].
DSP Report: register A is absorbed into DSP Q_B_reg[4].
DSP Report: register Q_B_reg[4] is absorbed into DSP Q_B_reg[4].
DSP Report: operator arg is absorbed into DSP Q_B_reg[4].
DSP Report: operator arg is absorbed into DSP Q_B_reg[4].
DSP Report: Generating DSP eu_Q_A_reg[4], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[8] is absorbed into DSP eu_Q_A_reg[4].
DSP Report: register UU_I_for_update_w_reg[4] is absorbed into DSP eu_Q_A_reg[4].
DSP Report: register E_Q_for_update_reg is absorbed into DSP eu_Q_A_reg[4].
DSP Report: register eu_Q_A_reg[4] is absorbed into DSP eu_Q_A_reg[4].
DSP Report: operator arg is absorbed into DSP eu_Q_A_reg[4].
DSP Report: Generating DSP arg, operation Mode is: PCIN-(A2*B'')'.
DSP Report: register UU_Q_reg[8] is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[4] is absorbed into DSP arg.
DSP Report: register E_I_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_Q_B_reg[4] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_A_reg[4], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[3] is absorbed into DSP Q_A_reg[4].
DSP Report: register UU_I_reg[4] is absorbed into DSP Q_A_reg[4].
DSP Report: register A is absorbed into DSP Q_A_reg[4].
DSP Report: register Q_A_reg[4] is absorbed into DSP Q_A_reg[4].
DSP Report: operator arg is absorbed into DSP Q_A_reg[4].
DSP Report: operator arg is absorbed into DSP Q_A_reg[4].
DSP Report: Generating DSP eu_I_A_reg[3], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[7] is absorbed into DSP eu_I_A_reg[3].
DSP Report: register UU_I_for_update_w_reg[3] is absorbed into DSP eu_I_A_reg[3].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_I_A_reg[3].
DSP Report: register eu_I_A_reg[3] is absorbed into DSP eu_I_A_reg[3].
DSP Report: operator arg is absorbed into DSP eu_I_A_reg[3].
DSP Report: Generating DSP arg, operation Mode is: PCIN+(A2*B'')'.
DSP Report: register UU_Q_reg[7] is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[3] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_I_B_reg[3] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_B_reg[3], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[2] is absorbed into DSP Q_B_reg[3].
DSP Report: register UU_Q_reg[3] is absorbed into DSP Q_B_reg[3].
DSP Report: register A is absorbed into DSP Q_B_reg[3].
DSP Report: register Q_B_reg[3] is absorbed into DSP Q_B_reg[3].
DSP Report: operator arg is absorbed into DSP Q_B_reg[3].
DSP Report: operator arg is absorbed into DSP Q_B_reg[3].
DSP Report: Generating DSP eu_Q_A_reg[3], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[7] is absorbed into DSP eu_Q_A_reg[3].
DSP Report: register UU_I_for_update_w_reg[3] is absorbed into DSP eu_Q_A_reg[3].
DSP Report: register E_Q_for_update_reg is absorbed into DSP eu_Q_A_reg[3].
DSP Report: register eu_Q_A_reg[3] is absorbed into DSP eu_Q_A_reg[3].
DSP Report: operator arg is absorbed into DSP eu_Q_A_reg[3].
DSP Report: Generating DSP arg, operation Mode is: PCIN-(A2*B'')'.
DSP Report: register UU_Q_reg[7] is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[3] is absorbed into DSP arg.
DSP Report: register E_I_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_Q_B_reg[3] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_A_reg[3], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[2] is absorbed into DSP Q_A_reg[3].
DSP Report: register UU_I_reg[3] is absorbed into DSP Q_A_reg[3].
DSP Report: register A is absorbed into DSP Q_A_reg[3].
DSP Report: register Q_A_reg[3] is absorbed into DSP Q_A_reg[3].
DSP Report: operator arg is absorbed into DSP Q_A_reg[3].
DSP Report: operator arg is absorbed into DSP Q_A_reg[3].
DSP Report: Generating DSP eu_I_A_reg[2], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[6] is absorbed into DSP eu_I_A_reg[2].
DSP Report: register UU_I_for_update_w_reg[2] is absorbed into DSP eu_I_A_reg[2].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_I_A_reg[2].
DSP Report: register eu_I_A_reg[2] is absorbed into DSP eu_I_A_reg[2].
DSP Report: operator arg is absorbed into DSP eu_I_A_reg[2].
DSP Report: Generating DSP arg, operation Mode is: PCIN+(A2*B'')'.
DSP Report: register UU_Q_reg[6] is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[2] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_I_B_reg[2] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_B_reg[2], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[1] is absorbed into DSP Q_B_reg[2].
DSP Report: register UU_Q_reg[2] is absorbed into DSP Q_B_reg[2].
DSP Report: register A is absorbed into DSP Q_B_reg[2].
DSP Report: register Q_B_reg[2] is absorbed into DSP Q_B_reg[2].
DSP Report: operator arg is absorbed into DSP Q_B_reg[2].
DSP Report: operator arg is absorbed into DSP Q_B_reg[2].
DSP Report: Generating DSP eu_Q_A_reg[2], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[6] is absorbed into DSP eu_Q_A_reg[2].
DSP Report: register UU_I_for_update_w_reg[2] is absorbed into DSP eu_Q_A_reg[2].
DSP Report: register E_Q_for_update_reg is absorbed into DSP eu_Q_A_reg[2].
DSP Report: register eu_Q_A_reg[2] is absorbed into DSP eu_Q_A_reg[2].
DSP Report: operator arg is absorbed into DSP eu_Q_A_reg[2].
DSP Report: Generating DSP arg, operation Mode is: PCIN-(A2*B'')'.
DSP Report: register UU_Q_reg[6] is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[2] is absorbed into DSP arg.
DSP Report: register E_I_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_Q_B_reg[2] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_A_reg[2], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[1] is absorbed into DSP Q_A_reg[2].
DSP Report: register UU_I_reg[2] is absorbed into DSP Q_A_reg[2].
DSP Report: register A is absorbed into DSP Q_A_reg[2].
DSP Report: register Q_A_reg[2] is absorbed into DSP Q_A_reg[2].
DSP Report: operator arg is absorbed into DSP Q_A_reg[2].
DSP Report: operator arg is absorbed into DSP Q_A_reg[2].
DSP Report: Generating DSP eu_I_A_reg[1], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[5] is absorbed into DSP eu_I_A_reg[1].
DSP Report: register UU_I_for_update_w_reg[1] is absorbed into DSP eu_I_A_reg[1].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_I_A_reg[1].
DSP Report: register eu_I_A_reg[1] is absorbed into DSP eu_I_A_reg[1].
DSP Report: operator arg is absorbed into DSP eu_I_A_reg[1].
DSP Report: Generating DSP arg, operation Mode is: PCIN+(A2*B'')'.
DSP Report: register UU_Q_reg[5] is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[1] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_I_B_reg[1] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_B_reg[1], operation Mode is: (A2*B2)'.
DSP Report: register UU_Q_reg[1] is absorbed into DSP Q_B_reg[1].
DSP Report: register A is absorbed into DSP Q_B_reg[1].
DSP Report: register Q_B_reg[1] is absorbed into DSP Q_B_reg[1].
DSP Report: operator arg is absorbed into DSP Q_B_reg[1].
DSP Report: operator arg is absorbed into DSP Q_B_reg[1].
DSP Report: Generating DSP eu_Q_A_reg[1], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[5] is absorbed into DSP eu_Q_A_reg[1].
DSP Report: register UU_I_for_update_w_reg[1] is absorbed into DSP eu_Q_A_reg[1].
DSP Report: register E_Q_for_update_reg is absorbed into DSP eu_Q_A_reg[1].
DSP Report: register eu_Q_A_reg[1] is absorbed into DSP eu_Q_A_reg[1].
DSP Report: operator arg is absorbed into DSP eu_Q_A_reg[1].
DSP Report: Generating DSP arg, operation Mode is: PCIN-(A2*B'')'.
DSP Report: register UU_Q_reg[5] is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[1] is absorbed into DSP arg.
DSP Report: register E_I_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_Q_B_reg[1] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_A_reg[1], operation Mode is: (A2*B2)'.
DSP Report: register UU_I_reg[1] is absorbed into DSP Q_A_reg[1].
DSP Report: register A is absorbed into DSP Q_A_reg[1].
DSP Report: register Q_A_reg[1] is absorbed into DSP Q_A_reg[1].
DSP Report: operator arg is absorbed into DSP Q_A_reg[1].
DSP Report: operator arg is absorbed into DSP Q_A_reg[1].
DSP Report: Generating DSP eu_I_A_reg[0], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[4] is absorbed into DSP eu_I_A_reg[0].
DSP Report: register UU_I_for_update_w_reg[0] is absorbed into DSP eu_I_A_reg[0].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_I_A_reg[0].
DSP Report: register eu_I_A_reg[0] is absorbed into DSP eu_I_A_reg[0].
DSP Report: operator arg is absorbed into DSP eu_I_A_reg[0].
DSP Report: Generating DSP arg, operation Mode is: PCIN+(A2*B'')'.
DSP Report: register UU_Q_reg[4] is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[0] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_I_B_reg[0] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_B_reg[0], operation Mode is: (A2*B)'.
DSP Report: register A is absorbed into DSP Q_B_reg[0].
DSP Report: register Q_B_reg[0] is absorbed into DSP Q_B_reg[0].
DSP Report: operator arg is absorbed into DSP Q_B_reg[0].
DSP Report: operator arg is absorbed into DSP Q_B_reg[0].
DSP Report: Generating DSP eu_Q_A_reg[0], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[4] is absorbed into DSP eu_Q_A_reg[0].
DSP Report: register UU_I_for_update_w_reg[0] is absorbed into DSP eu_Q_A_reg[0].
DSP Report: register E_Q_for_update_reg is absorbed into DSP eu_Q_A_reg[0].
DSP Report: register eu_Q_A_reg[0] is absorbed into DSP eu_Q_A_reg[0].
DSP Report: operator arg is absorbed into DSP eu_Q_A_reg[0].
DSP Report: Generating DSP arg, operation Mode is: PCIN-(A2*B'')'.
DSP Report: register UU_Q_reg[4] is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[0] is absorbed into DSP arg.
DSP Report: register E_I_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_Q_B_reg[0] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_A_reg[0], operation Mode is: (A2*B)'.
DSP Report: register A is absorbed into DSP Q_A_reg[0].
DSP Report: register Q_A_reg[0] is absorbed into DSP Q_A_reg[0].
DSP Report: operator arg is absorbed into DSP Q_A_reg[0].
DSP Report: operator arg is absorbed into DSP Q_A_reg[0].
DSP Report: Generating DSP eu_Q_A_reg[15], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_last_d_reg[15] is absorbed into DSP eu_Q_A_reg[15].
DSP Report: register E_Q_for_update_reg is absorbed into DSP eu_Q_A_reg[15].
DSP Report: register UU_I_for_update_w_reg[15] is absorbed into DSP eu_Q_A_reg[15].
DSP Report: register eu_Q_A_reg[15] is absorbed into DSP eu_Q_A_reg[15].
DSP Report: operator arg is absorbed into DSP eu_Q_A_reg[15].
DSP Report: Generating DSP arg, operation Mode is: PCIN-(A2*B'')'.
DSP Report: register UU_Q_last_d_reg[15] is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[15] is absorbed into DSP arg.
DSP Report: register E_I_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_Q_B_reg[15] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP I_B_reg[15], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[14] is absorbed into DSP I_B_reg[15].
DSP Report: register UU_Q_reg[15] is absorbed into DSP I_B_reg[15].
DSP Report: register A is absorbed into DSP I_B_reg[15].
DSP Report: register I_B_reg[15] is absorbed into DSP I_B_reg[15].
DSP Report: operator arg is absorbed into DSP I_B_reg[15].
DSP Report: operator arg is absorbed into DSP I_B_reg[15].
DSP Report: Generating DSP I_A_reg[15], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[14] is absorbed into DSP I_A_reg[15].
DSP Report: register UU_I_reg[15] is absorbed into DSP I_A_reg[15].
DSP Report: register A is absorbed into DSP I_A_reg[15].
DSP Report: register I_A_reg[15] is absorbed into DSP I_A_reg[15].
DSP Report: operator arg is absorbed into DSP I_A_reg[15].
DSP Report: operator arg is absorbed into DSP I_A_reg[15].
DSP Report: Generating DSP I_B_reg[14], operation Mode is: (A2*B'')'.
DSP Report: register A is absorbed into DSP I_B_reg[14].
DSP Report: register UU_Q_reg[13] is absorbed into DSP I_B_reg[14].
DSP Report: register UU_Q_reg[14] is absorbed into DSP I_B_reg[14].
DSP Report: register I_B_reg[14] is absorbed into DSP I_B_reg[14].
DSP Report: operator arg is absorbed into DSP I_B_reg[14].
DSP Report: operator arg is absorbed into DSP I_B_reg[14].
DSP Report: Generating DSP I_A_reg[14], operation Mode is: (A2*B'')'.
DSP Report: register A is absorbed into DSP I_A_reg[14].
DSP Report: register UU_I_reg[13] is absorbed into DSP I_A_reg[14].
DSP Report: register UU_I_reg[14] is absorbed into DSP I_A_reg[14].
DSP Report: register I_A_reg[14] is absorbed into DSP I_A_reg[14].
DSP Report: operator arg is absorbed into DSP I_A_reg[14].
DSP Report: operator arg is absorbed into DSP I_A_reg[14].
DSP Report: Generating DSP I_B_reg[13], operation Mode is: (A2*B'')'.
DSP Report: register A is absorbed into DSP I_B_reg[13].
DSP Report: register UU_Q_reg[12] is absorbed into DSP I_B_reg[13].
DSP Report: register UU_Q_reg[13] is absorbed into DSP I_B_reg[13].
DSP Report: register I_B_reg[13] is absorbed into DSP I_B_reg[13].
DSP Report: operator arg is absorbed into DSP I_B_reg[13].
DSP Report: operator arg is absorbed into DSP I_B_reg[13].
DSP Report: Generating DSP I_A_reg[13], operation Mode is: (A2*B'')'.
DSP Report: register A is absorbed into DSP I_A_reg[13].
DSP Report: register UU_I_reg[12] is absorbed into DSP I_A_reg[13].
DSP Report: register UU_I_reg[13] is absorbed into DSP I_A_reg[13].
DSP Report: register I_A_reg[13] is absorbed into DSP I_A_reg[13].
DSP Report: operator arg is absorbed into DSP I_A_reg[13].
DSP Report: operator arg is absorbed into DSP I_A_reg[13].
DSP Report: Generating DSP I_B_reg[12], operation Mode is: (A2*B'')'.
DSP Report: register A is absorbed into DSP I_B_reg[12].
DSP Report: register UU_Q_reg[11] is absorbed into DSP I_B_reg[12].
DSP Report: register UU_Q_reg[12] is absorbed into DSP I_B_reg[12].
DSP Report: register I_B_reg[12] is absorbed into DSP I_B_reg[12].
DSP Report: operator arg is absorbed into DSP I_B_reg[12].
DSP Report: operator arg is absorbed into DSP I_B_reg[12].
DSP Report: Generating DSP I_A_reg[12], operation Mode is: (A2*B'')'.
DSP Report: register A is absorbed into DSP I_A_reg[12].
DSP Report: register UU_I_reg[11] is absorbed into DSP I_A_reg[12].
DSP Report: register UU_I_reg[12] is absorbed into DSP I_A_reg[12].
DSP Report: register I_A_reg[12] is absorbed into DSP I_A_reg[12].
DSP Report: operator arg is absorbed into DSP I_A_reg[12].
DSP Report: operator arg is absorbed into DSP I_A_reg[12].
DSP Report: Generating DSP I_B_reg[11], operation Mode is: (A2*B'')'.
DSP Report: register A is absorbed into DSP I_B_reg[11].
DSP Report: register UU_Q_reg[10] is absorbed into DSP I_B_reg[11].
DSP Report: register UU_Q_reg[11] is absorbed into DSP I_B_reg[11].
DSP Report: register I_B_reg[11] is absorbed into DSP I_B_reg[11].
DSP Report: operator arg is absorbed into DSP I_B_reg[11].
DSP Report: operator arg is absorbed into DSP I_B_reg[11].
DSP Report: Generating DSP I_A_reg[11], operation Mode is: (A2*B'')'.
DSP Report: register A is absorbed into DSP I_A_reg[11].
DSP Report: register UU_I_reg[10] is absorbed into DSP I_A_reg[11].
DSP Report: register UU_I_reg[11] is absorbed into DSP I_A_reg[11].
DSP Report: register I_A_reg[11] is absorbed into DSP I_A_reg[11].
DSP Report: operator arg is absorbed into DSP I_A_reg[11].
DSP Report: operator arg is absorbed into DSP I_A_reg[11].
DSP Report: Generating DSP I_B_reg[10], operation Mode is: (A2*B'')'.
DSP Report: register A is absorbed into DSP I_B_reg[10].
DSP Report: register UU_Q_reg[9] is absorbed into DSP I_B_reg[10].
DSP Report: register UU_Q_reg[10] is absorbed into DSP I_B_reg[10].
DSP Report: register I_B_reg[10] is absorbed into DSP I_B_reg[10].
DSP Report: operator arg is absorbed into DSP I_B_reg[10].
DSP Report: operator arg is absorbed into DSP I_B_reg[10].
DSP Report: Generating DSP I_A_reg[10], operation Mode is: (A2*B'')'.
DSP Report: register A is absorbed into DSP I_A_reg[10].
DSP Report: register UU_I_reg[9] is absorbed into DSP I_A_reg[10].
DSP Report: register UU_I_reg[10] is absorbed into DSP I_A_reg[10].
DSP Report: register I_A_reg[10] is absorbed into DSP I_A_reg[10].
DSP Report: operator arg is absorbed into DSP I_A_reg[10].
DSP Report: operator arg is absorbed into DSP I_A_reg[10].
DSP Report: Generating DSP I_B_reg[9], operation Mode is: (A2*B'')'.
DSP Report: register A is absorbed into DSP I_B_reg[9].
DSP Report: register UU_Q_reg[8] is absorbed into DSP I_B_reg[9].
DSP Report: register UU_Q_reg[9] is absorbed into DSP I_B_reg[9].
DSP Report: register I_B_reg[9] is absorbed into DSP I_B_reg[9].
DSP Report: operator arg is absorbed into DSP I_B_reg[9].
DSP Report: operator arg is absorbed into DSP I_B_reg[9].
DSP Report: Generating DSP I_A_reg[9], operation Mode is: (A2*B'')'.
DSP Report: register A is absorbed into DSP I_A_reg[9].
DSP Report: register UU_I_reg[8] is absorbed into DSP I_A_reg[9].
DSP Report: register UU_I_reg[9] is absorbed into DSP I_A_reg[9].
DSP Report: register I_A_reg[9] is absorbed into DSP I_A_reg[9].
DSP Report: operator arg is absorbed into DSP I_A_reg[9].
DSP Report: operator arg is absorbed into DSP I_A_reg[9].
DSP Report: Generating DSP I_B_reg[8], operation Mode is: (A2*B'')'.
DSP Report: register A is absorbed into DSP I_B_reg[8].
DSP Report: register UU_Q_reg[7] is absorbed into DSP I_B_reg[8].
DSP Report: register UU_Q_reg[8] is absorbed into DSP I_B_reg[8].
DSP Report: register I_B_reg[8] is absorbed into DSP I_B_reg[8].
DSP Report: operator arg is absorbed into DSP I_B_reg[8].
DSP Report: operator arg is absorbed into DSP I_B_reg[8].
DSP Report: Generating DSP I_A_reg[8], operation Mode is: (A2*B'')'.
DSP Report: register A is absorbed into DSP I_A_reg[8].
DSP Report: register UU_I_reg[7] is absorbed into DSP I_A_reg[8].
DSP Report: register UU_I_reg[8] is absorbed into DSP I_A_reg[8].
DSP Report: register I_A_reg[8] is absorbed into DSP I_A_reg[8].
DSP Report: operator arg is absorbed into DSP I_A_reg[8].
DSP Report: operator arg is absorbed into DSP I_A_reg[8].
DSP Report: Generating DSP I_B_reg[7], operation Mode is: (A2*B'')'.
DSP Report: register A is absorbed into DSP I_B_reg[7].
DSP Report: register UU_Q_reg[6] is absorbed into DSP I_B_reg[7].
DSP Report: register UU_Q_reg[7] is absorbed into DSP I_B_reg[7].
DSP Report: register I_B_reg[7] is absorbed into DSP I_B_reg[7].
DSP Report: operator arg is absorbed into DSP I_B_reg[7].
DSP Report: operator arg is absorbed into DSP I_B_reg[7].
DSP Report: Generating DSP I_A_reg[7], operation Mode is: (A2*B'')'.
DSP Report: register A is absorbed into DSP I_A_reg[7].
DSP Report: register UU_I_reg[6] is absorbed into DSP I_A_reg[7].
DSP Report: register UU_I_reg[7] is absorbed into DSP I_A_reg[7].
DSP Report: register I_A_reg[7] is absorbed into DSP I_A_reg[7].
DSP Report: operator arg is absorbed into DSP I_A_reg[7].
DSP Report: operator arg is absorbed into DSP I_A_reg[7].
DSP Report: Generating DSP I_B_reg[6], operation Mode is: (A2*B'')'.
DSP Report: register A is absorbed into DSP I_B_reg[6].
DSP Report: register UU_Q_reg[5] is absorbed into DSP I_B_reg[6].
DSP Report: register UU_Q_reg[6] is absorbed into DSP I_B_reg[6].
DSP Report: register I_B_reg[6] is absorbed into DSP I_B_reg[6].
DSP Report: operator arg is absorbed into DSP I_B_reg[6].
DSP Report: operator arg is absorbed into DSP I_B_reg[6].
DSP Report: Generating DSP I_A_reg[6], operation Mode is: (A2*B'')'.
DSP Report: register A is absorbed into DSP I_A_reg[6].
DSP Report: register UU_I_reg[5] is absorbed into DSP I_A_reg[6].
DSP Report: register UU_I_reg[6] is absorbed into DSP I_A_reg[6].
DSP Report: register I_A_reg[6] is absorbed into DSP I_A_reg[6].
DSP Report: operator arg is absorbed into DSP I_A_reg[6].
DSP Report: operator arg is absorbed into DSP I_A_reg[6].
DSP Report: Generating DSP I_B_reg[5], operation Mode is: (A2*B'')'.
DSP Report: register A is absorbed into DSP I_B_reg[5].
DSP Report: register UU_Q_reg[4] is absorbed into DSP I_B_reg[5].
DSP Report: register UU_Q_reg[5] is absorbed into DSP I_B_reg[5].
DSP Report: register I_B_reg[5] is absorbed into DSP I_B_reg[5].
DSP Report: operator arg is absorbed into DSP I_B_reg[5].
DSP Report: operator arg is absorbed into DSP I_B_reg[5].
DSP Report: Generating DSP I_A_reg[5], operation Mode is: (A2*B'')'.
DSP Report: register A is absorbed into DSP I_A_reg[5].
DSP Report: register UU_I_reg[4] is absorbed into DSP I_A_reg[5].
DSP Report: register UU_I_reg[5] is absorbed into DSP I_A_reg[5].
DSP Report: register I_A_reg[5] is absorbed into DSP I_A_reg[5].
DSP Report: operator arg is absorbed into DSP I_A_reg[5].
DSP Report: operator arg is absorbed into DSP I_A_reg[5].
DSP Report: Generating DSP I_B_reg[4], operation Mode is: (A2*B'')'.
DSP Report: register A is absorbed into DSP I_B_reg[4].
DSP Report: register UU_Q_reg[3] is absorbed into DSP I_B_reg[4].
DSP Report: register UU_Q_reg[4] is absorbed into DSP I_B_reg[4].
DSP Report: register I_B_reg[4] is absorbed into DSP I_B_reg[4].
DSP Report: operator arg is absorbed into DSP I_B_reg[4].
DSP Report: operator arg is absorbed into DSP I_B_reg[4].
DSP Report: Generating DSP I_A_reg[4], operation Mode is: (A2*B'')'.
DSP Report: register A is absorbed into DSP I_A_reg[4].
DSP Report: register UU_I_reg[3] is absorbed into DSP I_A_reg[4].
DSP Report: register UU_I_reg[4] is absorbed into DSP I_A_reg[4].
DSP Report: register I_A_reg[4] is absorbed into DSP I_A_reg[4].
DSP Report: operator arg is absorbed into DSP I_A_reg[4].
DSP Report: operator arg is absorbed into DSP I_A_reg[4].
DSP Report: Generating DSP I_B_reg[3], operation Mode is: (A2*B'')'.
DSP Report: register A is absorbed into DSP I_B_reg[3].
DSP Report: register UU_Q_reg[2] is absorbed into DSP I_B_reg[3].
DSP Report: register UU_Q_reg[3] is absorbed into DSP I_B_reg[3].
DSP Report: register I_B_reg[3] is absorbed into DSP I_B_reg[3].
DSP Report: operator arg is absorbed into DSP I_B_reg[3].
DSP Report: operator arg is absorbed into DSP I_B_reg[3].
DSP Report: Generating DSP I_A_reg[3], operation Mode is: (A2*B'')'.
DSP Report: register A is absorbed into DSP I_A_reg[3].
DSP Report: register UU_I_reg[2] is absorbed into DSP I_A_reg[3].
DSP Report: register UU_I_reg[3] is absorbed into DSP I_A_reg[3].
DSP Report: register I_A_reg[3] is absorbed into DSP I_A_reg[3].
DSP Report: operator arg is absorbed into DSP I_A_reg[3].
DSP Report: operator arg is absorbed into DSP I_A_reg[3].
DSP Report: Generating DSP I_B_reg[2], operation Mode is: (A2*B'')'.
DSP Report: register A is absorbed into DSP I_B_reg[2].
DSP Report: register UU_Q_reg[1] is absorbed into DSP I_B_reg[2].
DSP Report: register UU_Q_reg[2] is absorbed into DSP I_B_reg[2].
DSP Report: register I_B_reg[2] is absorbed into DSP I_B_reg[2].
DSP Report: operator arg is absorbed into DSP I_B_reg[2].
DSP Report: operator arg is absorbed into DSP I_B_reg[2].
DSP Report: Generating DSP I_A_reg[2], operation Mode is: (A2*B'')'.
DSP Report: register A is absorbed into DSP I_A_reg[2].
DSP Report: register UU_I_reg[1] is absorbed into DSP I_A_reg[2].
DSP Report: register UU_I_reg[2] is absorbed into DSP I_A_reg[2].
DSP Report: register I_A_reg[2] is absorbed into DSP I_A_reg[2].
DSP Report: operator arg is absorbed into DSP I_A_reg[2].
DSP Report: operator arg is absorbed into DSP I_A_reg[2].
DSP Report: Generating DSP I_B_reg[1], operation Mode is: (A2*B2)'.
DSP Report: register A is absorbed into DSP I_B_reg[1].
DSP Report: register UU_Q_reg[1] is absorbed into DSP I_B_reg[1].
DSP Report: register I_B_reg[1] is absorbed into DSP I_B_reg[1].
DSP Report: operator arg is absorbed into DSP I_B_reg[1].
DSP Report: operator arg is absorbed into DSP I_B_reg[1].
DSP Report: Generating DSP I_A_reg[1], operation Mode is: (A2*B2)'.
DSP Report: register A is absorbed into DSP I_A_reg[1].
DSP Report: register UU_I_reg[1] is absorbed into DSP I_A_reg[1].
DSP Report: register I_A_reg[1] is absorbed into DSP I_A_reg[1].
DSP Report: operator arg is absorbed into DSP I_A_reg[1].
DSP Report: operator arg is absorbed into DSP I_A_reg[1].
DSP Report: Generating DSP I_B_reg[0], operation Mode is: (A2*B)'.
DSP Report: register A is absorbed into DSP I_B_reg[0].
DSP Report: register I_B_reg[0] is absorbed into DSP I_B_reg[0].
DSP Report: operator arg is absorbed into DSP I_B_reg[0].
DSP Report: operator arg is absorbed into DSP I_B_reg[0].
DSP Report: Generating DSP I_A_reg[0], operation Mode is: (A2*B)'.
DSP Report: register A is absorbed into DSP I_A_reg[0].
DSP Report: register I_A_reg[0] is absorbed into DSP I_A_reg[0].
DSP Report: operator arg is absorbed into DSP I_A_reg[0].
DSP Report: operator arg is absorbed into DSP I_A_reg[0].
INFO: [Synth 8-3886] merging instance 'W_I_temp_reg[0][-27]' (FDE) to 'p_1_out[0]__62'
INFO: [Synth 8-3886] merging instance 'W_I_temp_reg[0][-26]' (FDE) to 'p_1_out[1]__58'
INFO: [Synth 8-3886] merging instance 'W_I_temp_reg[0][-25]' (FDE) to 'p_1_out[2]__58'
INFO: [Synth 8-3886] merging instance 'W_I_temp_reg[0][-24]' (FDE) to 'p_1_out[3]__58'
INFO: [Synth 8-3886] merging instance 'W_I_temp_reg[0][-23]' (FDE) to 'p_1_out[4]__28'
INFO: [Synth 8-3886] merging instance 'W_I_temp_reg[0][-22]' (FDE) to 'p_1_out[5]__28'
INFO: [Synth 8-3886] merging instance 'W_I_temp_reg[0][-21]' (FDE) to 'p_1_out[6]__28'
INFO: [Synth 8-3886] merging instance 'W_I_temp_reg[0][-20]' (FDE) to 'p_1_out[7]__28'
INFO: [Synth 8-3886] merging instance 'W_I_temp_reg[0][-19]' (FDE) to 'p_1_out[8]__28'
INFO: [Synth 8-3886] merging instance 'W_I_temp_reg[0][-18]' (FDE) to 'p_1_out[9]__28'
INFO: [Synth 8-3886] merging instance 'W_I_temp_reg[0][-17]' (FDE) to 'p_1_out[10]__28'
INFO: [Synth 8-3886] merging instance 'W_I_temp_reg[0][-16]' (FDE) to 'p_1_out[11]__28'
INFO: [Synth 8-3886] merging instance 'W_I_temp_reg[0][-15]' (FDE) to 'p_1_out[12]__28'
INFO: [Synth 8-3886] merging instance 'W_I_temp_reg[0][-14]' (FDE) to 'p_1_out[13]__28'
INFO: [Synth 8-3886] merging instance 'W_I_temp_reg[0][-13]' (FDE) to 'p_1_out[14]__28'
INFO: [Synth 8-3886] merging instance 'W_I_temp_reg[0][-12]' (FDE) to 'p_1_out[15]__28'
INFO: [Synth 8-3886] merging instance 'W_I_temp_reg[0][-11]' (FDE) to 'p_1_out[16]__28'
INFO: [Synth 8-3886] merging instance 'W_I_temp_reg[0][-10]' (FDE) to 'p_1_out[17]__28'
INFO: [Synth 8-3886] merging instance 'W_I_temp_reg[0][-9]' (FDE) to 'p_1_out[18]__28'
INFO: [Synth 8-3886] merging instance 'W_I_temp_reg[0][-8]' (FDE) to 'p_1_out[19]__28'
INFO: [Synth 8-3886] merging instance 'W_I_temp_reg[0][-7]' (FDE) to 'p_1_out[20]__28'
INFO: [Synth 8-3886] merging instance 'W_I_temp_reg[0][-6]' (FDE) to 'p_1_out[21]__28'
INFO: [Synth 8-3886] merging instance 'W_I_temp_reg[0][-5]' (FDE) to 'p_1_out[22]__28'
INFO: [Synth 8-3886] merging instance 'W_I_temp_reg[0][-4]' (FDE) to 'p_1_out[23]__28'
INFO: [Synth 8-3886] merging instance 'W_I_temp_reg[0][-3]' (FDE) to 'p_1_out[0]__58'
INFO: [Synth 8-3886] merging instance 'W_I_temp_reg[0][-2]' (FDE) to 'p_1_out[1]__59'
INFO: [Synth 8-3886] merging instance 'W_I_temp_reg[0][-1]' (FDE) to 'p_1_out[2]__59'
INFO: [Synth 8-3886] merging instance 'W_I_temp_reg[0][0]' (FDE) to 'p_1_out[3]__59'
INFO: [Synth 8-3886] merging instance 'W_Q_temp_reg[0][-27]' (FDE) to 'p_1_out[0]__59'
INFO: [Synth 8-3886] merging instance 'W_Q_temp_reg[0][-26]' (FDE) to 'p_1_out[1]__60'
INFO: [Synth 8-3886] merging instance 'W_Q_temp_reg[0][-25]' (FDE) to 'p_1_out[2]__60'
INFO: [Synth 8-3886] merging instance 'W_Q_temp_reg[0][-24]' (FDE) to 'p_1_out[3]__60'
INFO: [Synth 8-3886] merging instance 'W_Q_temp_reg[0][-23]' (FDE) to 'p_1_out[4]__29'
INFO: [Synth 8-3886] merging instance 'W_Q_temp_reg[0][-22]' (FDE) to 'p_1_out[5]__29'
INFO: [Synth 8-3886] merging instance 'W_Q_temp_reg[0][-21]' (FDE) to 'p_1_out[6]__29'
INFO: [Synth 8-3886] merging instance 'W_Q_temp_reg[0][-20]' (FDE) to 'p_1_out[7]__29'
INFO: [Synth 8-3886] merging instance 'W_Q_temp_reg[0][-19]' (FDE) to 'p_1_out[8]__29'
INFO: [Synth 8-3886] merging instance 'W_Q_temp_reg[0][-18]' (FDE) to 'p_1_out[9]__29'
INFO: [Synth 8-3886] merging instance 'W_Q_temp_reg[0][-17]' (FDE) to 'p_1_out[10]__29'
INFO: [Synth 8-3886] merging instance 'W_Q_temp_reg[0][-16]' (FDE) to 'p_1_out[11]__29'
INFO: [Synth 8-3886] merging instance 'W_Q_temp_reg[0][-15]' (FDE) to 'p_1_out[12]__29'
INFO: [Synth 8-3886] merging instance 'W_Q_temp_reg[0][-14]' (FDE) to 'p_1_out[13]__29'
INFO: [Synth 8-3886] merging instance 'W_Q_temp_reg[0][-13]' (FDE) to 'p_1_out[14]__29'
INFO: [Synth 8-3886] merging instance 'W_Q_temp_reg[0][-12]' (FDE) to 'p_1_out[15]__29'
INFO: [Synth 8-3886] merging instance 'W_Q_temp_reg[0][-11]' (FDE) to 'p_1_out[16]__29'
INFO: [Synth 8-3886] merging instance 'W_Q_temp_reg[0][-10]' (FDE) to 'p_1_out[17]__29'
INFO: [Synth 8-3886] merging instance 'W_Q_temp_reg[0][-9]' (FDE) to 'p_1_out[18]__29'
INFO: [Synth 8-3886] merging instance 'W_Q_temp_reg[0][-8]' (FDE) to 'p_1_out[19]__29'
INFO: [Synth 8-3886] merging instance 'W_Q_temp_reg[0][-7]' (FDE) to 'p_1_out[20]__29'
INFO: [Synth 8-3886] merging instance 'W_Q_temp_reg[0][-6]' (FDE) to 'p_1_out[21]__29'
INFO: [Synth 8-3886] merging instance 'W_Q_temp_reg[0][-5]' (FDE) to 'p_1_out[22]__29'
INFO: [Synth 8-3886] merging instance 'W_Q_temp_reg[0][-4]' (FDE) to 'p_1_out[23]__29'
INFO: [Synth 8-3886] merging instance 'W_Q_temp_reg[0][-3]' (FDE) to 'p_1_out[0]__60'
INFO: [Synth 8-3886] merging instance 'W_Q_temp_reg[0][-2]' (FDE) to 'p_1_out[1]__61'
INFO: [Synth 8-3886] merging instance 'W_Q_temp_reg[0][-1]' (FDE) to 'p_1_out[2]__61'
INFO: [Synth 8-3886] merging instance 'W_Q_temp_reg[0][0]' (FDE) to 'p_1_out[3]__61'
INFO: [Synth 8-3886] merging instance 'W_I_temp_reg[1][-27]' (FDE) to 'p_1_out[0]__54'
INFO: [Synth 8-3886] merging instance 'W_I_temp_reg[1][-26]' (FDE) to 'p_1_out[1]__54'
INFO: [Synth 8-3886] merging instance 'W_I_temp_reg[1][-25]' (FDE) to 'p_1_out[2]__54'
INFO: [Synth 8-3886] merging instance 'W_I_temp_reg[1][-24]' (FDE) to 'p_1_out[3]__54'
INFO: [Synth 8-3886] merging instance 'W_I_temp_reg[1][-23]' (FDE) to 'p_1_out[4]__26'
INFO: [Synth 8-3886] merging instance 'W_I_temp_reg[1][-22]' (FDE) to 'p_1_out[5]__26'
INFO: [Synth 8-3886] merging instance 'W_I_temp_reg[1][-21]' (FDE) to 'p_1_out[6]__26'
INFO: [Synth 8-3886] merging instance 'W_I_temp_reg[1][-20]' (FDE) to 'p_1_out[7]__26'
INFO: [Synth 8-3886] merging instance 'W_I_temp_reg[1][-19]' (FDE) to 'p_1_out[8]__26'
INFO: [Synth 8-3886] merging instance 'W_I_temp_reg[1][-18]' (FDE) to 'p_1_out[9]__26'
INFO: [Synth 8-3886] merging instance 'W_I_temp_reg[1][-17]' (FDE) to 'p_1_out[10]__26'
INFO: [Synth 8-3886] merging instance 'W_I_temp_reg[1][-16]' (FDE) to 'p_1_out[11]__26'
INFO: [Synth 8-3886] merging instance 'W_I_temp_reg[1][-15]' (FDE) to 'p_1_out[12]__26'
INFO: [Synth 8-3886] merging instance 'W_I_temp_reg[1][-14]' (FDE) to 'p_1_out[13]__26'
INFO: [Synth 8-3886] merging instance 'W_I_temp_reg[1][-13]' (FDE) to 'p_1_out[14]__26'
INFO: [Synth 8-3886] merging instance 'W_I_temp_reg[1][-12]' (FDE) to 'p_1_out[15]__26'
INFO: [Synth 8-3886] merging instance 'W_I_temp_reg[1][-11]' (FDE) to 'p_1_out[16]__26'
INFO: [Synth 8-3886] merging instance 'W_I_temp_reg[1][-10]' (FDE) to 'p_1_out[17]__26'
INFO: [Synth 8-3886] merging instance 'W_I_temp_reg[1][-9]' (FDE) to 'p_1_out[18]__26'
INFO: [Synth 8-3886] merging instance 'W_I_temp_reg[1][-8]' (FDE) to 'p_1_out[19]__26'
INFO: [Synth 8-3886] merging instance 'W_I_temp_reg[1][-7]' (FDE) to 'p_1_out[20]__26'
INFO: [Synth 8-3886] merging instance 'W_I_temp_reg[1][-6]' (FDE) to 'p_1_out[21]__26'
INFO: [Synth 8-3886] merging instance 'W_I_temp_reg[1][-5]' (FDE) to 'p_1_out[22]__26'
INFO: [Synth 8-3886] merging instance 'W_I_temp_reg[1][-4]' (FDE) to 'p_1_out[23]__26'
INFO: [Synth 8-3886] merging instance 'W_I_temp_reg[1][-3]' (FDE) to 'p_1_out[0]__55'
INFO: [Synth 8-3886] merging instance 'W_I_temp_reg[1][-2]' (FDE) to 'p_1_out[1]__55'
INFO: [Synth 8-3886] merging instance 'W_I_temp_reg[1][-1]' (FDE) to 'p_1_out[2]__55'
INFO: [Synth 8-3886] merging instance 'W_I_temp_reg[1][0]' (FDE) to 'p_1_out[3]__55'
INFO: [Synth 8-3886] merging instance 'W_Q_temp_reg[1][-27]' (FDE) to 'p_1_out[0]__56'
INFO: [Synth 8-3886] merging instance 'W_Q_temp_reg[1][-26]' (FDE) to 'p_1_out[1]__56'
INFO: [Synth 8-3886] merging instance 'W_Q_temp_reg[1][-25]' (FDE) to 'p_1_out[2]__56'
INFO: [Synth 8-3886] merging instance 'W_Q_temp_reg[1][-24]' (FDE) to 'p_1_out[3]__56'
INFO: [Synth 8-3886] merging instance 'W_Q_temp_reg[1][-23]' (FDE) to 'p_1_out[4]__27'
INFO: [Synth 8-3886] merging instance 'W_Q_temp_reg[1][-22]' (FDE) to 'p_1_out[5]__27'
INFO: [Synth 8-3886] merging instance 'W_Q_temp_reg[1][-21]' (FDE) to 'p_1_out[6]__27'
INFO: [Synth 8-3886] merging instance 'W_Q_temp_reg[1][-20]' (FDE) to 'p_1_out[7]__27'
INFO: [Synth 8-3886] merging instance 'W_Q_temp_reg[1][-19]' (FDE) to 'p_1_out[8]__27'
INFO: [Synth 8-3886] merging instance 'W_Q_temp_reg[1][-18]' (FDE) to 'p_1_out[9]__27'
INFO: [Synth 8-3886] merging instance 'W_Q_temp_reg[1][-17]' (FDE) to 'p_1_out[10]__27'
INFO: [Synth 8-3886] merging instance 'W_Q_temp_reg[1][-16]' (FDE) to 'p_1_out[11]__27'
INFO: [Synth 8-3886] merging instance 'W_Q_temp_reg[1][-15]' (FDE) to 'p_1_out[12]__27'
INFO: [Synth 8-3886] merging instance 'W_Q_temp_reg[1][-14]' (FDE) to 'p_1_out[13]__27'
INFO: [Synth 8-3886] merging instance 'W_Q_temp_reg[1][-13]' (FDE) to 'p_1_out[14]__27'
INFO: [Synth 8-3886] merging instance 'W_Q_temp_reg[1][-12]' (FDE) to 'p_1_out[15]__27'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_1_out[24]__28 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_1_out[24]__29 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_1_out[24]__26 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_1_out[24]__27 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_1_out[24]__24 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_1_out[24]__25 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_1_out[24]__22 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_1_out[24]__23 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_1_out[24]__20 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_1_out[24]__21 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_1_out[24]__18 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_1_out[24]__19 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_1_out[24]__16 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_1_out[24]__17 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_1_out[24]__14 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_1_out[24]__15 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_1_out[24]__12 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_1_out[24]__13 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_1_out[24]__10 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_1_out[24]__11 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_1_out[24]__8 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_1_out[24]__9 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_1_out[24]__6 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_1_out[24]__7 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_1_out[24]__4 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_1_out[24]__5 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_1_out[24]__2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_1_out[24]__3 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_1_out[24]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_1_out[24]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_1_out[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_1_out[24]__30 )
WARNING: [Synth 8-3332] Sequential element (p_1_out[24]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (p_1_out[24]__0) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (p_1_out[24]__1) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (p_1_out[24]__2) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (p_1_out[24]__3) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (p_1_out[24]__4) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (p_1_out[24]__5) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (p_1_out[24]__6) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (p_1_out[24]__7) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (p_1_out[24]__8) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (p_1_out[24]__9) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (p_1_out[24]__10) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (p_1_out[24]__11) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (p_1_out[24]__12) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (p_1_out[24]__13) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (p_1_out[24]__14) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (p_1_out[24]__15) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (p_1_out[24]__16) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (p_1_out[24]__17) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (p_1_out[24]__18) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (p_1_out[24]__19) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (p_1_out[24]__20) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (p_1_out[24]__21) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (p_1_out[24]__22) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (p_1_out[24]__23) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (p_1_out[24]__24) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (p_1_out[24]__25) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (p_1_out[24]__26) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (p_1_out[24]__27) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (p_1_out[24]__28) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (p_1_out[24]__29) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (p_1_out[24]__30) is unused and will be removed from module TOP.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:00:48 . Memory (MB): peak = 803.121 ; gain = 470.582
---------------------------------------------------------------------------------
WARNING: [Synth 8-3323] Resources of type DSP have been overutilized. Used = 256, Available = 240. Use report_utilization command for details.
DSP Report: Generating DSP eu_I_A_reg[15], operation Mode is (post resource management): (A2*B'')'.
DSP Report: register UU_I_last_d_reg[15] is absorbed into DSP eu_I_A_reg[15].
DSP Report: register UU_I_for_update_w_reg[15] is absorbed into DSP eu_I_A_reg[15].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_I_A_reg[15].
DSP Report: register eu_I_A_reg[15] is absorbed into DSP eu_I_A_reg[15].
DSP Report: operator arg is absorbed into DSP eu_I_A_reg[15].
DSP Report: Generating DSP arg, operation Mode is (post resource management): PCIN+(A2*B'')'.
DSP Report: register UU_Q_last_d_reg[15] is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[15] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_I_B_reg[15] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_B_reg[15], operation Mode is (post resource management): (A2*B'')'.
DSP Report: register UU_Q_reg[14] is absorbed into DSP Q_B_reg[15].
DSP Report: register UU_Q_reg[15] is absorbed into DSP Q_B_reg[15].
DSP Report: register A is absorbed into DSP Q_B_reg[15].
DSP Report: register Q_B_reg[15] is absorbed into DSP Q_B_reg[15].
DSP Report: operator arg is absorbed into DSP Q_B_reg[15].
DSP Report: operator arg is absorbed into DSP Q_B_reg[15].
DSP Report: Generating DSP Q_A_reg[15], operation Mode is (post resource management): (A2*B'')'.
DSP Report: register UU_I_reg[14] is absorbed into DSP Q_A_reg[15].
DSP Report: register UU_I_reg[15] is absorbed into DSP Q_A_reg[15].
DSP Report: register A is absorbed into DSP Q_A_reg[15].
DSP Report: register Q_A_reg[15] is absorbed into DSP Q_A_reg[15].
DSP Report: operator arg is absorbed into DSP Q_A_reg[15].
DSP Report: operator arg is absorbed into DSP Q_A_reg[15].
DSP Report: Generating DSP eu_I_A_reg[14], operation Mode is (post resource management): (A2*B'')'.
DSP Report: register UU_I_3d_reg[15] is absorbed into DSP eu_I_A_reg[14].
DSP Report: register UU_I_for_update_w_reg[14] is absorbed into DSP eu_I_A_reg[14].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_I_A_reg[14].
DSP Report: register eu_I_A_reg[14] is absorbed into DSP eu_I_A_reg[14].
DSP Report: operator arg is absorbed into DSP eu_I_A_reg[14].
DSP Report: Generating DSP arg, operation Mode is (post resource management): PCIN+(A2*B'')'.
DSP Report: register UU_Q_3d_reg[15] is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[14] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_I_B_reg[14] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_B_reg[14], operation Mode is (post resource management): (A2*B'')'.
DSP Report: register UU_Q_reg[13] is absorbed into DSP Q_B_reg[14].
DSP Report: register UU_Q_reg[14] is absorbed into DSP Q_B_reg[14].
DSP Report: register A is absorbed into DSP Q_B_reg[14].
DSP Report: register Q_B_reg[14] is absorbed into DSP Q_B_reg[14].
DSP Report: operator arg is absorbed into DSP Q_B_reg[14].
DSP Report: operator arg is absorbed into DSP Q_B_reg[14].
DSP Report: Generating DSP eu_Q_A_reg[14], operation Mode is (post resource management): (A2*B'')'.
DSP Report: register UU_I_3d_reg[15] is absorbed into DSP eu_Q_A_reg[14].
DSP Report: register UU_I_for_update_w_reg[14] is absorbed into DSP eu_Q_A_reg[14].
DSP Report: register E_Q_for_update_reg is absorbed into DSP eu_Q_A_reg[14].
DSP Report: register eu_Q_A_reg[14] is absorbed into DSP eu_Q_A_reg[14].
DSP Report: operator arg is absorbed into DSP eu_Q_A_reg[14].
DSP Report: Generating DSP arg, operation Mode is (post resource management): PCIN-(A2*B'')'.
DSP Report: register UU_Q_3d_reg[15] is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[14] is absorbed into DSP arg.
DSP Report: register E_I_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_Q_B_reg[14] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_A_reg[14], operation Mode is (post resource management): (A2*B'')'.
DSP Report: register UU_I_reg[13] is absorbed into DSP Q_A_reg[14].
DSP Report: register UU_I_reg[14] is absorbed into DSP Q_A_reg[14].
DSP Report: register A is absorbed into DSP Q_A_reg[14].
DSP Report: register Q_A_reg[14] is absorbed into DSP Q_A_reg[14].
DSP Report: operator arg is absorbed into DSP Q_A_reg[14].
DSP Report: operator arg is absorbed into DSP Q_A_reg[14].
DSP Report: Generating DSP eu_I_A_reg[13], operation Mode is (post resource management): (A2*B'')'.
DSP Report: register UU_I_2d_reg[15] is absorbed into DSP eu_I_A_reg[13].
DSP Report: register UU_I_for_update_w_reg[13] is absorbed into DSP eu_I_A_reg[13].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_I_A_reg[13].
DSP Report: register eu_I_A_reg[13] is absorbed into DSP eu_I_A_reg[13].
DSP Report: operator arg is absorbed into DSP eu_I_A_reg[13].
DSP Report: Generating DSP arg, operation Mode is (post resource management): PCIN+(A2*B'')'.
DSP Report: register UU_Q_2d_reg[15] is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[13] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_I_B_reg[13] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_B_reg[13], operation Mode is (post resource management): (A2*B'')'.
DSP Report: register UU_Q_reg[12] is absorbed into DSP Q_B_reg[13].
DSP Report: register UU_Q_reg[13] is absorbed into DSP Q_B_reg[13].
DSP Report: register A is absorbed into DSP Q_B_reg[13].
DSP Report: register Q_B_reg[13] is absorbed into DSP Q_B_reg[13].
DSP Report: operator arg is absorbed into DSP Q_B_reg[13].
DSP Report: operator arg is absorbed into DSP Q_B_reg[13].
DSP Report: Generating DSP eu_Q_A_reg[13], operation Mode is (post resource management): (A2*B'')'.
DSP Report: register UU_I_2d_reg[15] is absorbed into DSP eu_Q_A_reg[13].
DSP Report: register UU_I_for_update_w_reg[13] is absorbed into DSP eu_Q_A_reg[13].
DSP Report: register E_Q_for_update_reg is absorbed into DSP eu_Q_A_reg[13].
DSP Report: register eu_Q_A_reg[13] is absorbed into DSP eu_Q_A_reg[13].
DSP Report: operator arg is absorbed into DSP eu_Q_A_reg[13].
DSP Report: Generating DSP arg, operation Mode is (post resource management): PCIN-(A2*B'')'.
DSP Report: register UU_Q_2d_reg[15] is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[13] is absorbed into DSP arg.
DSP Report: register E_I_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_Q_B_reg[13] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_A_reg[13], operation Mode is (post resource management): (A2*B'')'.
DSP Report: register UU_I_reg[12] is absorbed into DSP Q_A_reg[13].
DSP Report: register UU_I_reg[13] is absorbed into DSP Q_A_reg[13].
DSP Report: register A is absorbed into DSP Q_A_reg[13].
DSP Report: register Q_A_reg[13] is absorbed into DSP Q_A_reg[13].
DSP Report: operator arg is absorbed into DSP Q_A_reg[13].
DSP Report: operator arg is absorbed into DSP Q_A_reg[13].
DSP Report: Generating DSP eu_I_A_reg[12], operation Mode is (post resource management): (A2*B'')'.
DSP Report: register UU_I_1d_reg[15] is absorbed into DSP eu_I_A_reg[12].
DSP Report: register UU_I_for_update_w_reg[12] is absorbed into DSP eu_I_A_reg[12].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_I_A_reg[12].
DSP Report: register eu_I_A_reg[12] is absorbed into DSP eu_I_A_reg[12].
DSP Report: operator arg is absorbed into DSP eu_I_A_reg[12].
DSP Report: Generating DSP arg, operation Mode is (post resource management): PCIN+(A2*B'')'.
DSP Report: register UU_Q_1d_reg[15] is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[12] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_I_B_reg[12] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_B_reg[12], operation Mode is (post resource management): (A2*B'')'.
DSP Report: register UU_Q_reg[11] is absorbed into DSP Q_B_reg[12].
DSP Report: register UU_Q_reg[12] is absorbed into DSP Q_B_reg[12].
DSP Report: register A is absorbed into DSP Q_B_reg[12].
DSP Report: register Q_B_reg[12] is absorbed into DSP Q_B_reg[12].
DSP Report: operator arg is absorbed into DSP Q_B_reg[12].
DSP Report: operator arg is absorbed into DSP Q_B_reg[12].
DSP Report: Generating DSP eu_Q_A_reg[12], operation Mode is (post resource management): (A2*B'')'.
DSP Report: register UU_I_1d_reg[15] is absorbed into DSP eu_Q_A_reg[12].
DSP Report: register UU_I_for_update_w_reg[12] is absorbed into DSP eu_Q_A_reg[12].
DSP Report: register E_Q_for_update_reg is absorbed into DSP eu_Q_A_reg[12].
DSP Report: register eu_Q_A_reg[12] is absorbed into DSP eu_Q_A_reg[12].
DSP Report: operator arg is absorbed into DSP eu_Q_A_reg[12].
DSP Report: Generating DSP arg, operation Mode is (post resource management): PCIN-(A2*B'')'.
DSP Report: register UU_Q_1d_reg[15] is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[12] is absorbed into DSP arg.
DSP Report: register E_I_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_Q_B_reg[12] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_A_reg[12], operation Mode is (post resource management): (A2*B'')'.
DSP Report: register UU_I_reg[11] is absorbed into DSP Q_A_reg[12].
DSP Report: register UU_I_reg[12] is absorbed into DSP Q_A_reg[12].
DSP Report: register A is absorbed into DSP Q_A_reg[12].
DSP Report: register Q_A_reg[12] is absorbed into DSP Q_A_reg[12].
DSP Report: operator arg is absorbed into DSP Q_A_reg[12].
DSP Report: operator arg is absorbed into DSP Q_A_reg[12].
DSP Report: Generating DSP eu_I_A_reg[11], operation Mode is (post resource management): (A2*B'')'.
DSP Report: register UU_I_reg[15] is absorbed into DSP eu_I_A_reg[11].
DSP Report: register UU_I_for_update_w_reg[11] is absorbed into DSP eu_I_A_reg[11].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_I_A_reg[11].
DSP Report: register eu_I_A_reg[11] is absorbed into DSP eu_I_A_reg[11].
DSP Report: operator arg is absorbed into DSP eu_I_A_reg[11].
DSP Report: Generating DSP arg, operation Mode is (post resource management): PCIN+(A2*B'')'.
DSP Report: register UU_Q_reg[15] is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[11] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_I_B_reg[11] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_B_reg[11], operation Mode is (post resource management): (A2*B'')'.
DSP Report: register UU_Q_reg[10] is absorbed into DSP Q_B_reg[11].
DSP Report: register UU_Q_reg[11] is absorbed into DSP Q_B_reg[11].
DSP Report: register A is absorbed into DSP Q_B_reg[11].
DSP Report: register Q_B_reg[11] is absorbed into DSP Q_B_reg[11].
DSP Report: operator arg is absorbed into DSP Q_B_reg[11].
DSP Report: operator arg is absorbed into DSP Q_B_reg[11].
DSP Report: Generating DSP eu_Q_A_reg[11], operation Mode is (post resource management): (A2*B'')'.
DSP Report: register UU_I_reg[15] is absorbed into DSP eu_Q_A_reg[11].
DSP Report: register UU_I_for_update_w_reg[11] is absorbed into DSP eu_Q_A_reg[11].
DSP Report: register E_Q_for_update_reg is absorbed into DSP eu_Q_A_reg[11].
DSP Report: register eu_Q_A_reg[11] is absorbed into DSP eu_Q_A_reg[11].
DSP Report: operator arg is absorbed into DSP eu_Q_A_reg[11].
DSP Report: Generating DSP arg, operation Mode is (post resource management): PCIN-(A2*B'')'.
DSP Report: register UU_Q_reg[15] is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[11] is absorbed into DSP arg.
DSP Report: register E_I_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_Q_B_reg[11] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_A_reg[11], operation Mode is (post resource management): (A2*B'')'.
DSP Report: register UU_I_reg[10] is absorbed into DSP Q_A_reg[11].
DSP Report: register UU_I_reg[11] is absorbed into DSP Q_A_reg[11].
DSP Report: register A is absorbed into DSP Q_A_reg[11].
DSP Report: register Q_A_reg[11] is absorbed into DSP Q_A_reg[11].
DSP Report: operator arg is absorbed into DSP Q_A_reg[11].
DSP Report: operator arg is absorbed into DSP Q_A_reg[11].
DSP Report: Generating DSP eu_I_A_reg[10], operation Mode is (post resource management): (A2*B'')'.
DSP Report: register UU_I_reg[14] is absorbed into DSP eu_I_A_reg[10].
DSP Report: register UU_I_for_update_w_reg[10] is absorbed into DSP eu_I_A_reg[10].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_I_A_reg[10].
DSP Report: register eu_I_A_reg[10] is absorbed into DSP eu_I_A_reg[10].
DSP Report: operator arg is absorbed into DSP eu_I_A_reg[10].
DSP Report: Generating DSP arg, operation Mode is (post resource management): PCIN+(A2*B'')'.
DSP Report: register UU_Q_reg[14] is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[10] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_I_B_reg[10] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_B_reg[10], operation Mode is (post resource management): (A2*B'')'.
DSP Report: register UU_Q_reg[9] is absorbed into DSP Q_B_reg[10].
DSP Report: register UU_Q_reg[10] is absorbed into DSP Q_B_reg[10].
DSP Report: register A is absorbed into DSP Q_B_reg[10].
DSP Report: register Q_B_reg[10] is absorbed into DSP Q_B_reg[10].
DSP Report: operator arg is absorbed into DSP Q_B_reg[10].
DSP Report: operator arg is absorbed into DSP Q_B_reg[10].
DSP Report: Generating DSP eu_Q_A_reg[10], operation Mode is (post resource management): (A2*B'')'.
DSP Report: register UU_I_reg[14] is absorbed into DSP eu_Q_A_reg[10].
DSP Report: register UU_I_for_update_w_reg[10] is absorbed into DSP eu_Q_A_reg[10].
DSP Report: register E_Q_for_update_reg is absorbed into DSP eu_Q_A_reg[10].
DSP Report: register eu_Q_A_reg[10] is absorbed into DSP eu_Q_A_reg[10].
DSP Report: operator arg is absorbed into DSP eu_Q_A_reg[10].
DSP Report: Generating DSP arg, operation Mode is (post resource management): PCIN-(A2*B'')'.
DSP Report: register UU_Q_reg[14] is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[10] is absorbed into DSP arg.
DSP Report: register E_I_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_Q_B_reg[10] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_A_reg[10], operation Mode is (post resource management): (A2*B'')'.
DSP Report: register UU_I_reg[9] is absorbed into DSP Q_A_reg[10].
DSP Report: register UU_I_reg[10] is absorbed into DSP Q_A_reg[10].
DSP Report: register A is absorbed into DSP Q_A_reg[10].
DSP Report: register Q_A_reg[10] is absorbed into DSP Q_A_reg[10].
DSP Report: operator arg is absorbed into DSP Q_A_reg[10].
DSP Report: operator arg is absorbed into DSP Q_A_reg[10].
DSP Report: Generating DSP eu_I_A_reg[9], operation Mode is (post resource management): (A2*B'')'.
DSP Report: register UU_I_reg[13] is absorbed into DSP eu_I_A_reg[9].
DSP Report: register UU_I_for_update_w_reg[9] is absorbed into DSP eu_I_A_reg[9].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_I_A_reg[9].
DSP Report: register eu_I_A_reg[9] is absorbed into DSP eu_I_A_reg[9].
DSP Report: operator arg is absorbed into DSP eu_I_A_reg[9].
DSP Report: Generating DSP arg, operation Mode is (post resource management): PCIN+(A2*B'')'.
DSP Report: register UU_Q_reg[13] is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[9] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_I_B_reg[9] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP eu_Q_A_reg[9], operation Mode is (post resource management): (A2*B'')'.
DSP Report: register UU_I_reg[13] is absorbed into DSP eu_Q_A_reg[9].
DSP Report: register UU_I_for_update_w_reg[9] is absorbed into DSP eu_Q_A_reg[9].
DSP Report: register E_Q_for_update_reg is absorbed into DSP eu_Q_A_reg[9].
DSP Report: register eu_Q_A_reg[9] is absorbed into DSP eu_Q_A_reg[9].
DSP Report: operator arg is absorbed into DSP eu_Q_A_reg[9].
DSP Report: Generating DSP arg, operation Mode is (post resource management): PCIN-(A2*B'')'.
DSP Report: register UU_Q_reg[13] is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[9] is absorbed into DSP arg.
DSP Report: register E_I_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_Q_B_reg[9] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_A_reg[9], operation Mode is (post resource management): (A2*B'')'.
DSP Report: register UU_I_reg[8] is absorbed into DSP Q_A_reg[9].
DSP Report: register UU_I_reg[9] is absorbed into DSP Q_A_reg[9].
DSP Report: register A is absorbed into DSP Q_A_reg[9].
DSP Report: register Q_A_reg[9] is absorbed into DSP Q_A_reg[9].
DSP Report: operator arg is absorbed into DSP Q_A_reg[9].
DSP Report: operator arg is absorbed into DSP Q_A_reg[9].
DSP Report: Generating DSP eu_I_A_reg[8], operation Mode is (post resource management): (A2*B'')'.
DSP Report: register UU_I_reg[12] is absorbed into DSP eu_I_A_reg[8].
DSP Report: register UU_I_for_update_w_reg[8] is absorbed into DSP eu_I_A_reg[8].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_I_A_reg[8].
DSP Report: register eu_I_A_reg[8] is absorbed into DSP eu_I_A_reg[8].
DSP Report: operator arg is absorbed into DSP eu_I_A_reg[8].
DSP Report: Generating DSP arg, operation Mode is (post resource management): PCIN+(A2*B'')'.
DSP Report: register UU_Q_reg[12] is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[8] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_I_B_reg[8] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP eu_Q_A_reg[8], operation Mode is (post resource management): (A2*B'')'.
DSP Report: register UU_I_reg[12] is absorbed into DSP eu_Q_A_reg[8].
DSP Report: register UU_I_for_update_w_reg[8] is absorbed into DSP eu_Q_A_reg[8].
DSP Report: register E_Q_for_update_reg is absorbed into DSP eu_Q_A_reg[8].
DSP Report: register eu_Q_A_reg[8] is absorbed into DSP eu_Q_A_reg[8].
DSP Report: operator arg is absorbed into DSP eu_Q_A_reg[8].
DSP Report: Generating DSP arg, operation Mode is (post resource management): PCIN-(A2*B'')'.
DSP Report: register UU_Q_reg[12] is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[8] is absorbed into DSP arg.
DSP Report: register E_I_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_Q_B_reg[8] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_A_reg[8], operation Mode is (post resource management): (A2*B'')'.
DSP Report: register UU_I_reg[7] is absorbed into DSP Q_A_reg[8].
DSP Report: register UU_I_reg[8] is absorbed into DSP Q_A_reg[8].
DSP Report: register A is absorbed into DSP Q_A_reg[8].
DSP Report: register Q_A_reg[8] is absorbed into DSP Q_A_reg[8].
DSP Report: operator arg is absorbed into DSP Q_A_reg[8].
DSP Report: operator arg is absorbed into DSP Q_A_reg[8].
DSP Report: Generating DSP eu_I_A_reg[7], operation Mode is (post resource management): (A2*B'')'.
DSP Report: register UU_I_reg[11] is absorbed into DSP eu_I_A_reg[7].
DSP Report: register UU_I_for_update_w_reg[7] is absorbed into DSP eu_I_A_reg[7].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_I_A_reg[7].
DSP Report: register eu_I_A_reg[7] is absorbed into DSP eu_I_A_reg[7].
DSP Report: operator arg is absorbed into DSP eu_I_A_reg[7].
DSP Report: Generating DSP arg, operation Mode is (post resource management): PCIN+(A2*B'')'.
DSP Report: register UU_Q_reg[11] is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[7] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_I_B_reg[7] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP eu_Q_A_reg[7], operation Mode is (post resource management): (A2*B'')'.
DSP Report: register UU_I_reg[11] is absorbed into DSP eu_Q_A_reg[7].
DSP Report: register UU_I_for_update_w_reg[7] is absorbed into DSP eu_Q_A_reg[7].
DSP Report: register E_Q_for_update_reg is absorbed into DSP eu_Q_A_reg[7].
DSP Report: register eu_Q_A_reg[7] is absorbed into DSP eu_Q_A_reg[7].
DSP Report: operator arg is absorbed into DSP eu_Q_A_reg[7].
DSP Report: Generating DSP arg, operation Mode is (post resource management): PCIN-(A2*B'')'.
DSP Report: register UU_Q_reg[11] is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[7] is absorbed into DSP arg.
DSP Report: register E_I_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_Q_B_reg[7] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_A_reg[7], operation Mode is (post resource management): (A2*B'')'.
DSP Report: register UU_I_reg[6] is absorbed into DSP Q_A_reg[7].
DSP Report: register UU_I_reg[7] is absorbed into DSP Q_A_reg[7].
DSP Report: register A is absorbed into DSP Q_A_reg[7].
DSP Report: register Q_A_reg[7] is absorbed into DSP Q_A_reg[7].
DSP Report: operator arg is absorbed into DSP Q_A_reg[7].
DSP Report: operator arg is absorbed into DSP Q_A_reg[7].
DSP Report: Generating DSP eu_I_A_reg[6], operation Mode is (post resource management): (A2*B'')'.
DSP Report: register UU_I_reg[10] is absorbed into DSP eu_I_A_reg[6].
DSP Report: register UU_I_for_update_w_reg[6] is absorbed into DSP eu_I_A_reg[6].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_I_A_reg[6].
DSP Report: register eu_I_A_reg[6] is absorbed into DSP eu_I_A_reg[6].
DSP Report: operator arg is absorbed into DSP eu_I_A_reg[6].
DSP Report: Generating DSP arg, operation Mode is (post resource management): PCIN+(A2*B'')'.
DSP Report: register UU_Q_reg[10] is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[6] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_I_B_reg[6] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP eu_Q_A_reg[6], operation Mode is (post resource management): (A2*B'')'.
DSP Report: register UU_I_reg[10] is absorbed into DSP eu_Q_A_reg[6].
DSP Report: register UU_I_for_update_w_reg[6] is absorbed into DSP eu_Q_A_reg[6].
DSP Report: register E_Q_for_update_reg is absorbed into DSP eu_Q_A_reg[6].
DSP Report: register eu_Q_A_reg[6] is absorbed into DSP eu_Q_A_reg[6].
DSP Report: operator arg is absorbed into DSP eu_Q_A_reg[6].
DSP Report: Generating DSP arg, operation Mode is (post resource management): PCIN-(A2*B'')'.
DSP Report: register UU_Q_reg[10] is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[6] is absorbed into DSP arg.
DSP Report: register E_I_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_Q_B_reg[6] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_A_reg[6], operation Mode is (post resource management): (A2*B'')'.
DSP Report: register UU_I_reg[5] is absorbed into DSP Q_A_reg[6].
DSP Report: register UU_I_reg[6] is absorbed into DSP Q_A_reg[6].
DSP Report: register A is absorbed into DSP Q_A_reg[6].
DSP Report: register Q_A_reg[6] is absorbed into DSP Q_A_reg[6].
DSP Report: operator arg is absorbed into DSP Q_A_reg[6].
DSP Report: operator arg is absorbed into DSP Q_A_reg[6].
DSP Report: Generating DSP eu_I_A_reg[5], operation Mode is (post resource management): (A2*B'')'.
DSP Report: register UU_I_reg[9] is absorbed into DSP eu_I_A_reg[5].
DSP Report: register UU_I_for_update_w_reg[5] is absorbed into DSP eu_I_A_reg[5].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_I_A_reg[5].
DSP Report: register eu_I_A_reg[5] is absorbed into DSP eu_I_A_reg[5].
DSP Report: operator arg is absorbed into DSP eu_I_A_reg[5].
DSP Report: Generating DSP arg, operation Mode is (post resource management): PCIN+(A2*B'')'.
DSP Report: register UU_Q_reg[9] is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[5] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_I_B_reg[5] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP eu_Q_A_reg[5], operation Mode is (post resource management): (A2*B'')'.
DSP Report: register UU_I_reg[9] is absorbed into DSP eu_Q_A_reg[5].
DSP Report: register UU_I_for_update_w_reg[5] is absorbed into DSP eu_Q_A_reg[5].
DSP Report: register E_Q_for_update_reg is absorbed into DSP eu_Q_A_reg[5].
DSP Report: register eu_Q_A_reg[5] is absorbed into DSP eu_Q_A_reg[5].
DSP Report: operator arg is absorbed into DSP eu_Q_A_reg[5].
DSP Report: Generating DSP arg, operation Mode is (post resource management): PCIN-(A2*B'')'.
DSP Report: register UU_Q_reg[9] is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[5] is absorbed into DSP arg.
DSP Report: register E_I_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_Q_B_reg[5] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_A_reg[5], operation Mode is (post resource management): (A2*B'')'.
DSP Report: register UU_I_reg[4] is absorbed into DSP Q_A_reg[5].
DSP Report: register UU_I_reg[5] is absorbed into DSP Q_A_reg[5].
DSP Report: register A is absorbed into DSP Q_A_reg[5].
DSP Report: register Q_A_reg[5] is absorbed into DSP Q_A_reg[5].
DSP Report: operator arg is absorbed into DSP Q_A_reg[5].
DSP Report: operator arg is absorbed into DSP Q_A_reg[5].
DSP Report: Generating DSP eu_I_A_reg[4], operation Mode is (post resource management): (A2*B'')'.
DSP Report: register UU_I_reg[8] is absorbed into DSP eu_I_A_reg[4].
DSP Report: register UU_I_for_update_w_reg[4] is absorbed into DSP eu_I_A_reg[4].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_I_A_reg[4].
DSP Report: register eu_I_A_reg[4] is absorbed into DSP eu_I_A_reg[4].
DSP Report: operator arg is absorbed into DSP eu_I_A_reg[4].
DSP Report: Generating DSP arg, operation Mode is (post resource management): PCIN+(A2*B'')'.
DSP Report: register UU_Q_reg[8] is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[4] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_I_B_reg[4] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP eu_Q_A_reg[4], operation Mode is (post resource management): (A2*B'')'.
DSP Report: register UU_I_reg[8] is absorbed into DSP eu_Q_A_reg[4].
DSP Report: register UU_I_for_update_w_reg[4] is absorbed into DSP eu_Q_A_reg[4].
DSP Report: register E_Q_for_update_reg is absorbed into DSP eu_Q_A_reg[4].
DSP Report: register eu_Q_A_reg[4] is absorbed into DSP eu_Q_A_reg[4].
DSP Report: operator arg is absorbed into DSP eu_Q_A_reg[4].
DSP Report: Generating DSP arg, operation Mode is (post resource management): PCIN-(A2*B'')'.
DSP Report: register UU_Q_reg[8] is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[4] is absorbed into DSP arg.
DSP Report: register E_I_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_Q_B_reg[4] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_A_reg[4], operation Mode is (post resource management): (A2*B'')'.
DSP Report: register UU_I_reg[3] is absorbed into DSP Q_A_reg[4].
DSP Report: register UU_I_reg[4] is absorbed into DSP Q_A_reg[4].
DSP Report: register A is absorbed into DSP Q_A_reg[4].
DSP Report: register Q_A_reg[4] is absorbed into DSP Q_A_reg[4].
DSP Report: operator arg is absorbed into DSP Q_A_reg[4].
DSP Report: operator arg is absorbed into DSP Q_A_reg[4].
DSP Report: Generating DSP eu_I_A_reg[3], operation Mode is (post resource management): (A2*B'')'.
DSP Report: register UU_I_reg[7] is absorbed into DSP eu_I_A_reg[3].
DSP Report: register UU_I_for_update_w_reg[3] is absorbed into DSP eu_I_A_reg[3].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_I_A_reg[3].
DSP Report: register eu_I_A_reg[3] is absorbed into DSP eu_I_A_reg[3].
DSP Report: operator arg is absorbed into DSP eu_I_A_reg[3].
DSP Report: Generating DSP arg, operation Mode is (post resource management): PCIN+(A2*B'')'.
DSP Report: register UU_Q_reg[7] is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[3] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_I_B_reg[3] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP eu_Q_A_reg[3], operation Mode is (post resource management): (A2*B'')'.
DSP Report: register UU_I_reg[7] is absorbed into DSP eu_Q_A_reg[3].
DSP Report: register UU_I_for_update_w_reg[3] is absorbed into DSP eu_Q_A_reg[3].
DSP Report: register E_Q_for_update_reg is absorbed into DSP eu_Q_A_reg[3].
DSP Report: register eu_Q_A_reg[3] is absorbed into DSP eu_Q_A_reg[3].
DSP Report: operator arg is absorbed into DSP eu_Q_A_reg[3].
DSP Report: Generating DSP arg, operation Mode is (post resource management): PCIN-(A2*B'')'.
DSP Report: register UU_Q_reg[7] is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[3] is absorbed into DSP arg.
DSP Report: register E_I_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_Q_B_reg[3] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_A_reg[3], operation Mode is (post resource management): (A2*B'')'.
DSP Report: register UU_I_reg[2] is absorbed into DSP Q_A_reg[3].
DSP Report: register UU_I_reg[3] is absorbed into DSP Q_A_reg[3].
DSP Report: register A is absorbed into DSP Q_A_reg[3].
DSP Report: register Q_A_reg[3] is absorbed into DSP Q_A_reg[3].
DSP Report: operator arg is absorbed into DSP Q_A_reg[3].
DSP Report: operator arg is absorbed into DSP Q_A_reg[3].
DSP Report: Generating DSP eu_I_A_reg[2], operation Mode is (post resource management): (A2*B'')'.
DSP Report: register UU_I_reg[6] is absorbed into DSP eu_I_A_reg[2].
DSP Report: register UU_I_for_update_w_reg[2] is absorbed into DSP eu_I_A_reg[2].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_I_A_reg[2].
DSP Report: register eu_I_A_reg[2] is absorbed into DSP eu_I_A_reg[2].
DSP Report: operator arg is absorbed into DSP eu_I_A_reg[2].
DSP Report: Generating DSP arg, operation Mode is (post resource management): PCIN+(A2*B'')'.
DSP Report: register UU_Q_reg[6] is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[2] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_I_B_reg[2] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP eu_Q_A_reg[2], operation Mode is (post resource management): (A2*B'')'.
DSP Report: register UU_I_reg[6] is absorbed into DSP eu_Q_A_reg[2].
DSP Report: register UU_I_for_update_w_reg[2] is absorbed into DSP eu_Q_A_reg[2].
DSP Report: register E_Q_for_update_reg is absorbed into DSP eu_Q_A_reg[2].
DSP Report: register eu_Q_A_reg[2] is absorbed into DSP eu_Q_A_reg[2].
DSP Report: operator arg is absorbed into DSP eu_Q_A_reg[2].
DSP Report: Generating DSP arg, operation Mode is (post resource management): PCIN-(A2*B'')'.
DSP Report: register UU_Q_reg[6] is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[2] is absorbed into DSP arg.
DSP Report: register E_I_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_Q_B_reg[2] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_A_reg[2], operation Mode is (post resource management): (A2*B'')'.
DSP Report: register UU_I_reg[1] is absorbed into DSP Q_A_reg[2].
DSP Report: register UU_I_reg[2] is absorbed into DSP Q_A_reg[2].
DSP Report: register A is absorbed into DSP Q_A_reg[2].
DSP Report: register Q_A_reg[2] is absorbed into DSP Q_A_reg[2].
DSP Report: operator arg is absorbed into DSP Q_A_reg[2].
DSP Report: operator arg is absorbed into DSP Q_A_reg[2].
DSP Report: Generating DSP eu_I_A_reg[1], operation Mode is (post resource management): (A2*B'')'.
DSP Report: register UU_I_reg[5] is absorbed into DSP eu_I_A_reg[1].
DSP Report: register UU_I_for_update_w_reg[1] is absorbed into DSP eu_I_A_reg[1].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_I_A_reg[1].
DSP Report: register eu_I_A_reg[1] is absorbed into DSP eu_I_A_reg[1].
DSP Report: operator arg is absorbed into DSP eu_I_A_reg[1].
DSP Report: Generating DSP arg, operation Mode is (post resource management): PCIN+(A2*B'')'.
DSP Report: register UU_Q_reg[5] is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[1] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_I_B_reg[1] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP eu_Q_A_reg[1], operation Mode is (post resource management): (A2*B'')'.
DSP Report: register UU_I_reg[5] is absorbed into DSP eu_Q_A_reg[1].
DSP Report: register UU_I_for_update_w_reg[1] is absorbed into DSP eu_Q_A_reg[1].
DSP Report: register E_Q_for_update_reg is absorbed into DSP eu_Q_A_reg[1].
DSP Report: register eu_Q_A_reg[1] is absorbed into DSP eu_Q_A_reg[1].
DSP Report: operator arg is absorbed into DSP eu_Q_A_reg[1].
DSP Report: Generating DSP arg, operation Mode is (post resource management): PCIN-(A2*B'')'.
DSP Report: register UU_Q_reg[5] is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[1] is absorbed into DSP arg.
DSP Report: register E_I_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_Q_B_reg[1] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP eu_I_A_reg[0], operation Mode is (post resource management): (A2*B'')'.
DSP Report: register UU_I_reg[4] is absorbed into DSP eu_I_A_reg[0].
DSP Report: register UU_I_for_update_w_reg[0] is absorbed into DSP eu_I_A_reg[0].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_I_A_reg[0].
DSP Report: register eu_I_A_reg[0] is absorbed into DSP eu_I_A_reg[0].
DSP Report: operator arg is absorbed into DSP eu_I_A_reg[0].
DSP Report: Generating DSP arg, operation Mode is (post resource management): PCIN+(A2*B'')'.
DSP Report: register UU_Q_reg[4] is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[0] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_I_B_reg[0] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP eu_Q_A_reg[0], operation Mode is (post resource management): (A2*B'')'.
DSP Report: register UU_I_reg[4] is absorbed into DSP eu_Q_A_reg[0].
DSP Report: register UU_I_for_update_w_reg[0] is absorbed into DSP eu_Q_A_reg[0].
DSP Report: register E_Q_for_update_reg is absorbed into DSP eu_Q_A_reg[0].
DSP Report: register eu_Q_A_reg[0] is absorbed into DSP eu_Q_A_reg[0].
DSP Report: operator arg is absorbed into DSP eu_Q_A_reg[0].
DSP Report: Generating DSP arg, operation Mode is (post resource management): PCIN-(A2*B'')'.
DSP Report: register UU_Q_reg[4] is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[0] is absorbed into DSP arg.
DSP Report: register E_I_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_Q_B_reg[0] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP eu_Q_A_reg[15], operation Mode is (post resource management): (A2*B'')'.
DSP Report: register UU_I_last_d_reg[15] is absorbed into DSP eu_Q_A_reg[15].
DSP Report: register E_Q_for_update_reg is absorbed into DSP eu_Q_A_reg[15].
DSP Report: register UU_I_for_update_w_reg[15] is absorbed into DSP eu_Q_A_reg[15].
DSP Report: register eu_Q_A_reg[15] is absorbed into DSP eu_Q_A_reg[15].
DSP Report: operator arg is absorbed into DSP eu_Q_A_reg[15].
DSP Report: Generating DSP arg, operation Mode is (post resource management): PCIN-(A2*B'')'.
DSP Report: register UU_Q_last_d_reg[15] is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[15] is absorbed into DSP arg.
DSP Report: register E_I_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_Q_B_reg[15] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP I_B_reg[15], operation Mode is (post resource management): (A2*B'')'.
DSP Report: register UU_Q_reg[14] is absorbed into DSP I_B_reg[15].
DSP Report: register UU_Q_reg[15] is absorbed into DSP I_B_reg[15].
DSP Report: register A is absorbed into DSP I_B_reg[15].
DSP Report: register I_B_reg[15] is absorbed into DSP I_B_reg[15].
DSP Report: operator arg is absorbed into DSP I_B_reg[15].
DSP Report: operator arg is absorbed into DSP I_B_reg[15].
DSP Report: Generating DSP I_A_reg[15], operation Mode is (post resource management): (A2*B'')'.
DSP Report: register UU_I_reg[14] is absorbed into DSP I_A_reg[15].
DSP Report: register UU_I_reg[15] is absorbed into DSP I_A_reg[15].
DSP Report: register A is absorbed into DSP I_A_reg[15].
DSP Report: register I_A_reg[15] is absorbed into DSP I_A_reg[15].
DSP Report: operator arg is absorbed into DSP I_A_reg[15].
DSP Report: operator arg is absorbed into DSP I_A_reg[15].
DSP Report: Generating DSP I_B_reg[14], operation Mode is (post resource management): (A2*B'')'.
DSP Report: register UU_Q_reg[13] is absorbed into DSP I_B_reg[14].
DSP Report: register UU_Q_reg[14] is absorbed into DSP I_B_reg[14].
DSP Report: register A is absorbed into DSP I_B_reg[14].
DSP Report: register I_B_reg[14] is absorbed into DSP I_B_reg[14].
DSP Report: operator arg is absorbed into DSP I_B_reg[14].
DSP Report: operator arg is absorbed into DSP I_B_reg[14].
DSP Report: Generating DSP I_A_reg[14], operation Mode is (post resource management): (A2*B'')'.
DSP Report: register UU_I_reg[13] is absorbed into DSP I_A_reg[14].
DSP Report: register UU_I_reg[14] is absorbed into DSP I_A_reg[14].
DSP Report: register A is absorbed into DSP I_A_reg[14].
DSP Report: register I_A_reg[14] is absorbed into DSP I_A_reg[14].
DSP Report: operator arg is absorbed into DSP I_A_reg[14].
DSP Report: operator arg is absorbed into DSP I_A_reg[14].
DSP Report: Generating DSP I_B_reg[13], operation Mode is (post resource management): (A2*B'')'.
DSP Report: register UU_Q_reg[12] is absorbed into DSP I_B_reg[13].
DSP Report: register UU_Q_reg[13] is absorbed into DSP I_B_reg[13].
DSP Report: register A is absorbed into DSP I_B_reg[13].
DSP Report: register I_B_reg[13] is absorbed into DSP I_B_reg[13].
DSP Report: operator arg is absorbed into DSP I_B_reg[13].
DSP Report: operator arg is absorbed into DSP I_B_reg[13].
DSP Report: Generating DSP I_A_reg[13], operation Mode is (post resource management): (A2*B'')'.
DSP Report: register UU_I_reg[12] is absorbed into DSP I_A_reg[13].
DSP Report: register UU_I_reg[13] is absorbed into DSP I_A_reg[13].
DSP Report: register A is absorbed into DSP I_A_reg[13].
DSP Report: register I_A_reg[13] is absorbed into DSP I_A_reg[13].
DSP Report: operator arg is absorbed into DSP I_A_reg[13].
DSP Report: operator arg is absorbed into DSP I_A_reg[13].
DSP Report: Generating DSP I_B_reg[12], operation Mode is (post resource management): (A2*B'')'.
DSP Report: register UU_Q_reg[11] is absorbed into DSP I_B_reg[12].
DSP Report: register UU_Q_reg[12] is absorbed into DSP I_B_reg[12].
DSP Report: register A is absorbed into DSP I_B_reg[12].
DSP Report: register I_B_reg[12] is absorbed into DSP I_B_reg[12].
DSP Report: operator arg is absorbed into DSP I_B_reg[12].
DSP Report: operator arg is absorbed into DSP I_B_reg[12].
DSP Report: Generating DSP I_A_reg[12], operation Mode is (post resource management): (A2*B'')'.
DSP Report: register UU_I_reg[11] is absorbed into DSP I_A_reg[12].
DSP Report: register UU_I_reg[12] is absorbed into DSP I_A_reg[12].
DSP Report: register A is absorbed into DSP I_A_reg[12].
DSP Report: register I_A_reg[12] is absorbed into DSP I_A_reg[12].
DSP Report: operator arg is absorbed into DSP I_A_reg[12].
DSP Report: operator arg is absorbed into DSP I_A_reg[12].
DSP Report: Generating DSP I_B_reg[11], operation Mode is (post resource management): (A2*B'')'.
DSP Report: register UU_Q_reg[10] is absorbed into DSP I_B_reg[11].
DSP Report: register UU_Q_reg[11] is absorbed into DSP I_B_reg[11].
DSP Report: register A is absorbed into DSP I_B_reg[11].
DSP Report: register I_B_reg[11] is absorbed into DSP I_B_reg[11].
DSP Report: operator arg is absorbed into DSP I_B_reg[11].
DSP Report: operator arg is absorbed into DSP I_B_reg[11].
DSP Report: Generating DSP I_A_reg[11], operation Mode is (post resource management): (A2*B'')'.
DSP Report: register UU_I_reg[10] is absorbed into DSP I_A_reg[11].
DSP Report: register UU_I_reg[11] is absorbed into DSP I_A_reg[11].
DSP Report: register A is absorbed into DSP I_A_reg[11].
DSP Report: register I_A_reg[11] is absorbed into DSP I_A_reg[11].
DSP Report: operator arg is absorbed into DSP I_A_reg[11].
DSP Report: operator arg is absorbed into DSP I_A_reg[11].
DSP Report: Generating DSP I_B_reg[10], operation Mode is (post resource management): (A2*B'')'.
DSP Report: register UU_Q_reg[9] is absorbed into DSP I_B_reg[10].
DSP Report: register UU_Q_reg[10] is absorbed into DSP I_B_reg[10].
DSP Report: register A is absorbed into DSP I_B_reg[10].
DSP Report: register I_B_reg[10] is absorbed into DSP I_B_reg[10].
DSP Report: operator arg is absorbed into DSP I_B_reg[10].
DSP Report: operator arg is absorbed into DSP I_B_reg[10].
DSP Report: Generating DSP I_A_reg[10], operation Mode is (post resource management): (A2*B'')'.
DSP Report: register UU_I_reg[9] is absorbed into DSP I_A_reg[10].
DSP Report: register UU_I_reg[10] is absorbed into DSP I_A_reg[10].
DSP Report: register A is absorbed into DSP I_A_reg[10].
DSP Report: register I_A_reg[10] is absorbed into DSP I_A_reg[10].
DSP Report: operator arg is absorbed into DSP I_A_reg[10].
DSP Report: operator arg is absorbed into DSP I_A_reg[10].
DSP Report: Generating DSP I_B_reg[9], operation Mode is (post resource management): (A2*B'')'.
DSP Report: register UU_Q_reg[8] is absorbed into DSP I_B_reg[9].
DSP Report: register UU_Q_reg[9] is absorbed into DSP I_B_reg[9].
DSP Report: register A is absorbed into DSP I_B_reg[9].
DSP Report: register I_B_reg[9] is absorbed into DSP I_B_reg[9].
DSP Report: operator arg is absorbed into DSP I_B_reg[9].
DSP Report: operator arg is absorbed into DSP I_B_reg[9].
DSP Report: Generating DSP I_A_reg[9], operation Mode is (post resource management): (A2*B'')'.
DSP Report: register UU_I_reg[8] is absorbed into DSP I_A_reg[9].
DSP Report: register UU_I_reg[9] is absorbed into DSP I_A_reg[9].
DSP Report: register A is absorbed into DSP I_A_reg[9].
DSP Report: register I_A_reg[9] is absorbed into DSP I_A_reg[9].
DSP Report: operator arg is absorbed into DSP I_A_reg[9].
DSP Report: operator arg is absorbed into DSP I_A_reg[9].
DSP Report: Generating DSP I_B_reg[8], operation Mode is (post resource management): (A2*B'')'.
DSP Report: register UU_Q_reg[7] is absorbed into DSP I_B_reg[8].
DSP Report: register UU_Q_reg[8] is absorbed into DSP I_B_reg[8].
DSP Report: register A is absorbed into DSP I_B_reg[8].
DSP Report: register I_B_reg[8] is absorbed into DSP I_B_reg[8].
DSP Report: operator arg is absorbed into DSP I_B_reg[8].
DSP Report: operator arg is absorbed into DSP I_B_reg[8].
DSP Report: Generating DSP I_A_reg[8], operation Mode is (post resource management): (A2*B'')'.
DSP Report: register UU_I_reg[7] is absorbed into DSP I_A_reg[8].
DSP Report: register UU_I_reg[8] is absorbed into DSP I_A_reg[8].
DSP Report: register A is absorbed into DSP I_A_reg[8].
DSP Report: register I_A_reg[8] is absorbed into DSP I_A_reg[8].
DSP Report: operator arg is absorbed into DSP I_A_reg[8].
DSP Report: operator arg is absorbed into DSP I_A_reg[8].
DSP Report: Generating DSP I_B_reg[7], operation Mode is (post resource management): (A2*B'')'.
DSP Report: register UU_Q_reg[6] is absorbed into DSP I_B_reg[7].
DSP Report: register UU_Q_reg[7] is absorbed into DSP I_B_reg[7].
DSP Report: register A is absorbed into DSP I_B_reg[7].
DSP Report: register I_B_reg[7] is absorbed into DSP I_B_reg[7].
DSP Report: operator arg is absorbed into DSP I_B_reg[7].
DSP Report: operator arg is absorbed into DSP I_B_reg[7].
DSP Report: Generating DSP I_A_reg[7], operation Mode is (post resource management): (A2*B'')'.
DSP Report: register UU_I_reg[6] is absorbed into DSP I_A_reg[7].
DSP Report: register UU_I_reg[7] is absorbed into DSP I_A_reg[7].
DSP Report: register A is absorbed into DSP I_A_reg[7].
DSP Report: register I_A_reg[7] is absorbed into DSP I_A_reg[7].
DSP Report: operator arg is absorbed into DSP I_A_reg[7].
DSP Report: operator arg is absorbed into DSP I_A_reg[7].
DSP Report: Generating DSP I_B_reg[6], operation Mode is (post resource management): (A2*B'')'.
DSP Report: register UU_Q_reg[5] is absorbed into DSP I_B_reg[6].
DSP Report: register UU_Q_reg[6] is absorbed into DSP I_B_reg[6].
DSP Report: register A is absorbed into DSP I_B_reg[6].
DSP Report: register I_B_reg[6] is absorbed into DSP I_B_reg[6].
DSP Report: operator arg is absorbed into DSP I_B_reg[6].
DSP Report: operator arg is absorbed into DSP I_B_reg[6].
DSP Report: Generating DSP I_A_reg[6], operation Mode is (post resource management): (A2*B'')'.
DSP Report: register UU_I_reg[5] is absorbed into DSP I_A_reg[6].
DSP Report: register UU_I_reg[6] is absorbed into DSP I_A_reg[6].
DSP Report: register A is absorbed into DSP I_A_reg[6].
DSP Report: register I_A_reg[6] is absorbed into DSP I_A_reg[6].
DSP Report: operator arg is absorbed into DSP I_A_reg[6].
DSP Report: operator arg is absorbed into DSP I_A_reg[6].
DSP Report: Generating DSP I_B_reg[5], operation Mode is (post resource management): (A2*B'')'.
DSP Report: register UU_Q_reg[4] is absorbed into DSP I_B_reg[5].
DSP Report: register UU_Q_reg[5] is absorbed into DSP I_B_reg[5].
DSP Report: register A is absorbed into DSP I_B_reg[5].
DSP Report: register I_B_reg[5] is absorbed into DSP I_B_reg[5].
DSP Report: operator arg is absorbed into DSP I_B_reg[5].
DSP Report: operator arg is absorbed into DSP I_B_reg[5].
DSP Report: Generating DSP I_A_reg[5], operation Mode is (post resource management): (A2*B'')'.
DSP Report: register UU_I_reg[4] is absorbed into DSP I_A_reg[5].
DSP Report: register UU_I_reg[5] is absorbed into DSP I_A_reg[5].
DSP Report: register A is absorbed into DSP I_A_reg[5].
DSP Report: register I_A_reg[5] is absorbed into DSP I_A_reg[5].
DSP Report: operator arg is absorbed into DSP I_A_reg[5].
DSP Report: operator arg is absorbed into DSP I_A_reg[5].
DSP Report: Generating DSP I_B_reg[4], operation Mode is (post resource management): (A2*B'')'.
DSP Report: register UU_Q_reg[3] is absorbed into DSP I_B_reg[4].
DSP Report: register UU_Q_reg[4] is absorbed into DSP I_B_reg[4].
DSP Report: register A is absorbed into DSP I_B_reg[4].
DSP Report: register I_B_reg[4] is absorbed into DSP I_B_reg[4].
DSP Report: operator arg is absorbed into DSP I_B_reg[4].
DSP Report: operator arg is absorbed into DSP I_B_reg[4].
DSP Report: Generating DSP I_A_reg[4], operation Mode is (post resource management): (A2*B'')'.
DSP Report: register UU_I_reg[3] is absorbed into DSP I_A_reg[4].
DSP Report: register A is absorbed into DSP I_A_reg[4].
DSP Report: register UU_I_reg[4] is absorbed into DSP I_A_reg[4].
DSP Report: register I_A_reg[4] is absorbed into DSP I_A_reg[4].
DSP Report: operator arg is absorbed into DSP I_A_reg[4].
DSP Report: operator arg is absorbed into DSP I_A_reg[4].
DSP Report: Generating DSP I_B_reg[3], operation Mode is (post resource management): (A2*B'')'.
DSP Report: register UU_Q_reg[2] is absorbed into DSP I_B_reg[3].
DSP Report: register UU_Q_reg[3] is absorbed into DSP I_B_reg[3].
DSP Report: register A is absorbed into DSP I_B_reg[3].
DSP Report: register I_B_reg[3] is absorbed into DSP I_B_reg[3].
DSP Report: operator arg is absorbed into DSP I_B_reg[3].
DSP Report: operator arg is absorbed into DSP I_B_reg[3].
DSP Report: Generating DSP I_A_reg[3], operation Mode is (post resource management): (A2*B'')'.
DSP Report: register UU_I_reg[2] is absorbed into DSP I_A_reg[3].
DSP Report: register A is absorbed into DSP I_A_reg[3].
DSP Report: register UU_I_reg[3] is absorbed into DSP I_A_reg[3].
DSP Report: register I_A_reg[3] is absorbed into DSP I_A_reg[3].
DSP Report: operator arg is absorbed into DSP I_A_reg[3].
DSP Report: operator arg is absorbed into DSP I_A_reg[3].
DSP Report: Generating DSP I_B_reg[2], operation Mode is (post resource management): (A2*B'')'.
DSP Report: register UU_Q_reg[1] is absorbed into DSP I_B_reg[2].
DSP Report: register UU_Q_reg[2] is absorbed into DSP I_B_reg[2].
DSP Report: register A is absorbed into DSP I_B_reg[2].
DSP Report: register I_B_reg[2] is absorbed into DSP I_B_reg[2].
DSP Report: operator arg is absorbed into DSP I_B_reg[2].
DSP Report: operator arg is absorbed into DSP I_B_reg[2].
DSP Report: Generating DSP I_A_reg[2], operation Mode is (post resource management): (A2*B'')'.
DSP Report: register UU_I_reg[1] is absorbed into DSP I_A_reg[2].
DSP Report: register A is absorbed into DSP I_A_reg[2].
DSP Report: register UU_I_reg[2] is absorbed into DSP I_A_reg[2].
DSP Report: register I_A_reg[2] is absorbed into DSP I_A_reg[2].
DSP Report: operator arg is absorbed into DSP I_A_reg[2].
DSP Report: operator arg is absorbed into DSP I_A_reg[2].
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | PCIN+(A2*B'')'  | 16     | 16     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP         | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | PCIN+(A2*B'')'  | 16     | 16     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP         | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | PCIN-(A2*B'')'  | 16     | 16     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP         | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | PCIN+(A2*B'')'  | 16     | 16     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP         | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | PCIN-(A2*B'')'  | 16     | 16     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP         | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | PCIN+(A2*B'')'  | 16     | 16     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP         | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | PCIN-(A2*B'')'  | 16     | 16     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP         | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | PCIN+(A2*B'')'  | 16     | 16     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP         | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | PCIN-(A2*B'')'  | 16     | 16     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP         | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | PCIN+(A2*B'')'  | 16     | 16     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP         | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | PCIN-(A2*B'')'  | 16     | 16     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP         | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | PCIN+(A2*B'')'  | 16     | 16     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP         | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | PCIN-(A2*B'')'  | 16     | 16     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP         | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | PCIN+(A2*B'')'  | 16     | 16     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP         | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | PCIN-(A2*B'')'  | 16     | 16     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP         | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | PCIN+(A2*B'')'  | 16     | 16     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP         | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | PCIN-(A2*B'')'  | 16     | 16     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP         | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | PCIN+(A2*B'')'  | 16     | 16     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP         | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | PCIN-(A2*B'')'  | 16     | 16     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP         | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | PCIN+(A2*B'')'  | 16     | 16     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP         | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | PCIN-(A2*B'')'  | 16     | 16     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP         | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | PCIN+(A2*B'')'  | 16     | 16     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP         | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | PCIN-(A2*B'')'  | 16     | 16     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP         | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | PCIN+(A2*B'')'  | 16     | 16     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP         | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | PCIN-(A2*B'')'  | 16     | 16     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP         | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | PCIN+(A2*B'')'  | 16     | 16     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP         | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | PCIN-(A2*B'')'  | 16     | 16     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP         | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | PCIN+(A2*B'')'  | 16     | 16     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP         | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B2)'        | 25     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | PCIN-(A2*B'')'  | 16     | 16     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP         | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B2)'        | 25     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | PCIN+(A2*B'')'  | 16     | 16     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP         | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B)'         | 25     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | PCIN-(A2*B'')'  | 16     | 16     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP         | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B)'         | 25     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | PCIN-(A2*B'')'  | 16     | 16     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP         | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B2)'        | 25     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B2)'        | 25     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B)'         | 25     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B)'         | 25     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 0    | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_34/\A[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_38/\A[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_52/\A[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_57/\A[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_50/\A[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_55/\A[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_30/\A[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_46/\A[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_18/\A[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_22/\A[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_26/\A[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_42/\A[24] )
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:01:03 . Memory (MB): peak = 803.121 ; gain = 470.582
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4765] Removing register instance (Rdy_reg__2) from module (TOP) as it is equivalent to (Rdy_reg) and driving same net [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:199]
INFO: [Synth 8-4765] Removing register instance (Rdy_reg__1) from module (TOP) as it is equivalent to (Rdy_reg) and driving same net [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:236]
INFO: [Synth 8-4765] Removing register instance (Rdy_reg__0) from module (TOP) as it is equivalent to (Rdy_reg) and driving same net [D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.srcs/sources_1/new/TOP.vhd:260]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:19 ; elapsed = 00:01:18 . Memory (MB): peak = 1002.340 ; gain = 669.801
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net n_0_2770 is driving 480 big block pins (URAM, BRAM and DSP loads). Created 48 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_2714 is driving 480 big block pins (URAM, BRAM and DSP loads). Created 48 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:23 ; elapsed = 00:01:22 . Memory (MB): peak = 1002.340 ; gain = 669.801
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:23 ; elapsed = 00:01:22 . Memory (MB): peak = 1002.340 ; gain = 669.801
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:24 ; elapsed = 00:01:23 . Memory (MB): peak = 1002.340 ; gain = 669.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:24 ; elapsed = 00:01:23 . Memory (MB): peak = 1002.340 ; gain = 669.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:28 ; elapsed = 00:01:27 . Memory (MB): peak = 1002.340 ; gain = 669.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:28 ; elapsed = 00:01:27 . Memory (MB): peak = 1002.340 ; gain = 669.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|TOP         | Rec_I_fix_last_d_reg[15] | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|TOP         | Rec_Q_fix_last_d_reg[15] | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
+------------+--------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |  3804|
|3     |DSP48E1 |   240|
|4     |LUT1    |   997|
|5     |LUT2    |  8966|
|6     |LUT3    |  4355|
|7     |LUT4    |  4082|
|8     |LUT5    |  1295|
|9     |LUT6    |  5377|
|10    |SRL16E  |    32|
|11    |FDRE    |  7192|
|12    |FDSE    |     1|
|13    |IBUF    |   112|
|14    |OBUF    |    66|
+------+--------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       | 36520|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:28 ; elapsed = 00:01:27 . Memory (MB): peak = 1002.340 ; gain = 669.801
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 112 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:28 ; elapsed = 00:01:27 . Memory (MB): peak = 1002.340 ; gain = 669.801
Synthesis Optimization Complete : Time (s): cpu = 00:01:28 ; elapsed = 00:01:27 . Memory (MB): peak = 1002.340 ; gain = 669.801
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4044 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'TOP' is not ideal for floorplanning, since the cellview 'TOP' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1002.340 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
360 Infos, 113 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:40 ; elapsed = 00:01:40 . Memory (MB): peak = 1002.340 ; gain = 682.813
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1002.340 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/MyDiSIC/VHDL/Ver33/KUL_DiSIC/KUL_DiSIC.runs/synth_1/TOP.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1002.340 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file TOP_utilization_synth.rpt -pb TOP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Feb 27 09:58:52 2020...
