<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>X86Subtarget.h source code [llvm/llvm/lib/Target/X86/X86Subtarget.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::PICStyles::Style,llvm::X86Subtarget "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/X86/X86Subtarget.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>X86</a>/<a href='X86Subtarget.h.html'>X86Subtarget.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- X86Subtarget.h - Define Subtarget for the X86 ----------*- C++ -*--===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file declares the X86 specific subclass of TargetSubtargetInfo.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#<span data-ppcond="13">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_TARGET_X86_X86SUBTARGET_H">LLVM_LIB_TARGET_X86_X86SUBTARGET_H</span></u></td></tr>
<tr><th id="14">14</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_TARGET_X86_X86SUBTARGET_H" data-ref="_M/LLVM_LIB_TARGET_X86_X86SUBTARGET_H">LLVM_LIB_TARGET_X86_X86SUBTARGET_H</dfn></u></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="X86FrameLowering.h.html">"X86FrameLowering.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="X86ISelLowering.h.html">"X86ISelLowering.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="X86InstrInfo.h.html">"X86InstrInfo.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="X86SelectionDAGInfo.h.html">"X86SelectionDAGInfo.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/ADT/StringRef.h.html">"llvm/ADT/StringRef.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/ADT/Triple.h.html">"llvm/ADT/Triple.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html">"llvm/CodeGen/GlobalISel/CallLowering.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html">"llvm/CodeGen/GlobalISel/InstructionSelector.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html">"llvm/CodeGen/GlobalISel/LegalizerInfo.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html">"llvm/CodeGen/GlobalISel/RegisterBankInfo.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html">"llvm/CodeGen/TargetSubtargetInfo.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/IR/CallingConv.h.html">"llvm/IR/CallingConv.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/Target/TargetMachine.h.html">"llvm/Target/TargetMachine.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../../../include/c++/7/climits.html">&lt;climits&gt;</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../../../include/c++/7/memory.html">&lt;memory&gt;</a></u></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/GET_SUBTARGETINFO_HEADER" data-ref="_M/GET_SUBTARGETINFO_HEADER">GET_SUBTARGETINFO_HEADER</dfn></u></td></tr>
<tr><th id="33">33</th><td><u>#include <span class='error' title="&apos;X86GenSubtargetInfo.inc&apos; file not found">"X86GenSubtargetInfo.inc"</span></u></td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><b>class</b> <a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue" id="llvm::GlobalValue">GlobalValue</a>;</td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><i class="doc">/// The X86 backend supports a number of different styles of PIC.</i></td></tr>
<tr><th id="40">40</th><td><i class="doc">///</i></td></tr>
<tr><th id="41">41</th><td><b>namespace</b> <span class="namespace">PICStyles</span> {</td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><b>enum</b> <dfn class="type def" id="llvm::PICStyles::Style" title='llvm::PICStyles::Style' data-ref="llvm::PICStyles::Style">Style</dfn> {</td></tr>
<tr><th id="44">44</th><td>  <dfn class="enum" id="llvm::PICStyles::Style::StubPIC" title='llvm::PICStyles::Style::StubPIC' data-ref="llvm::PICStyles::Style::StubPIC">StubPIC</dfn>,          <i>// Used on i386-darwin in pic mode.</i></td></tr>
<tr><th id="45">45</th><td>  <dfn class="enum" id="llvm::PICStyles::Style::GOT" title='llvm::PICStyles::Style::GOT' data-ref="llvm::PICStyles::Style::GOT">GOT</dfn>,              <i>// Used on 32 bit elf on when in pic mode.</i></td></tr>
<tr><th id="46">46</th><td>  <dfn class="enum" id="llvm::PICStyles::Style::RIPRel" title='llvm::PICStyles::Style::RIPRel' data-ref="llvm::PICStyles::Style::RIPRel">RIPRel</dfn>,           <i>// Used on X86-64 when in pic mode.</i></td></tr>
<tr><th id="47">47</th><td>  <dfn class="enum" id="llvm::PICStyles::Style::None" title='llvm::PICStyles::Style::None' data-ref="llvm::PICStyles::Style::None">None</dfn>              <i>// Set when not in pic mode.</i></td></tr>
<tr><th id="48">48</th><td>};</td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td>} <i>// end namespace PICStyles</i></td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td><b>class</b> <dfn class="type def" id="llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget">X86Subtarget</dfn> final : <b>public</b> X86GenSubtargetInfo {</td></tr>
<tr><th id="53">53</th><td><b>public</b>:</td></tr>
<tr><th id="54">54</th><td>  <i>// NOTE: Do not add anything new to this list. Coarse, CPU name based flags</i></td></tr>
<tr><th id="55">55</th><td><i>  // are not a good idea. We should be migrating away from these.</i></td></tr>
<tr><th id="56">56</th><td>  <b>enum</b> <dfn class="type def" id="llvm::X86Subtarget::X86ProcFamilyEnum" title='llvm::X86Subtarget::X86ProcFamilyEnum' data-ref="llvm::X86Subtarget::X86ProcFamilyEnum">X86ProcFamilyEnum</dfn> {</td></tr>
<tr><th id="57">57</th><td>    <dfn class="enum" id="llvm::X86Subtarget::X86ProcFamilyEnum::Others" title='llvm::X86Subtarget::X86ProcFamilyEnum::Others' data-ref="llvm::X86Subtarget::X86ProcFamilyEnum::Others">Others</dfn>,</td></tr>
<tr><th id="58">58</th><td>    <dfn class="enum" id="llvm::X86Subtarget::X86ProcFamilyEnum::IntelAtom" title='llvm::X86Subtarget::X86ProcFamilyEnum::IntelAtom' data-ref="llvm::X86Subtarget::X86ProcFamilyEnum::IntelAtom">IntelAtom</dfn>,</td></tr>
<tr><th id="59">59</th><td>    <dfn class="enum" id="llvm::X86Subtarget::X86ProcFamilyEnum::IntelSLM" title='llvm::X86Subtarget::X86ProcFamilyEnum::IntelSLM' data-ref="llvm::X86Subtarget::X86ProcFamilyEnum::IntelSLM">IntelSLM</dfn>,</td></tr>
<tr><th id="60">60</th><td>    <dfn class="enum" id="llvm::X86Subtarget::X86ProcFamilyEnum::IntelGLM" title='llvm::X86Subtarget::X86ProcFamilyEnum::IntelGLM' data-ref="llvm::X86Subtarget::X86ProcFamilyEnum::IntelGLM">IntelGLM</dfn>,</td></tr>
<tr><th id="61">61</th><td>    <dfn class="enum" id="llvm::X86Subtarget::X86ProcFamilyEnum::IntelGLP" title='llvm::X86Subtarget::X86ProcFamilyEnum::IntelGLP' data-ref="llvm::X86Subtarget::X86ProcFamilyEnum::IntelGLP">IntelGLP</dfn>,</td></tr>
<tr><th id="62">62</th><td>    <dfn class="enum" id="llvm::X86Subtarget::X86ProcFamilyEnum::IntelTRM" title='llvm::X86Subtarget::X86ProcFamilyEnum::IntelTRM' data-ref="llvm::X86Subtarget::X86ProcFamilyEnum::IntelTRM">IntelTRM</dfn></td></tr>
<tr><th id="63">63</th><td>  };</td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td><b>protected</b>:</td></tr>
<tr><th id="66">66</th><td>  <b>enum</b> <dfn class="type def" id="llvm::X86Subtarget::X86SSEEnum" title='llvm::X86Subtarget::X86SSEEnum' data-ref="llvm::X86Subtarget::X86SSEEnum">X86SSEEnum</dfn> {</td></tr>
<tr><th id="67">67</th><td>    <dfn class="enum" id="llvm::X86Subtarget::X86SSEEnum::NoSSE" title='llvm::X86Subtarget::X86SSEEnum::NoSSE' data-ref="llvm::X86Subtarget::X86SSEEnum::NoSSE">NoSSE</dfn>, <dfn class="enum" id="llvm::X86Subtarget::X86SSEEnum::SSE1" title='llvm::X86Subtarget::X86SSEEnum::SSE1' data-ref="llvm::X86Subtarget::X86SSEEnum::SSE1">SSE1</dfn>, <dfn class="enum" id="llvm::X86Subtarget::X86SSEEnum::SSE2" title='llvm::X86Subtarget::X86SSEEnum::SSE2' data-ref="llvm::X86Subtarget::X86SSEEnum::SSE2">SSE2</dfn>, <dfn class="enum" id="llvm::X86Subtarget::X86SSEEnum::SSE3" title='llvm::X86Subtarget::X86SSEEnum::SSE3' data-ref="llvm::X86Subtarget::X86SSEEnum::SSE3">SSE3</dfn>, <dfn class="enum" id="llvm::X86Subtarget::X86SSEEnum::SSSE3" title='llvm::X86Subtarget::X86SSEEnum::SSSE3' data-ref="llvm::X86Subtarget::X86SSEEnum::SSSE3">SSSE3</dfn>, <dfn class="enum" id="llvm::X86Subtarget::X86SSEEnum::SSE41" title='llvm::X86Subtarget::X86SSEEnum::SSE41' data-ref="llvm::X86Subtarget::X86SSEEnum::SSE41">SSE41</dfn>, <dfn class="enum" id="llvm::X86Subtarget::X86SSEEnum::SSE42" title='llvm::X86Subtarget::X86SSEEnum::SSE42' data-ref="llvm::X86Subtarget::X86SSEEnum::SSE42">SSE42</dfn>, <dfn class="enum" id="llvm::X86Subtarget::X86SSEEnum::AVX" title='llvm::X86Subtarget::X86SSEEnum::AVX' data-ref="llvm::X86Subtarget::X86SSEEnum::AVX">AVX</dfn>, <dfn class="enum" id="llvm::X86Subtarget::X86SSEEnum::AVX2" title='llvm::X86Subtarget::X86SSEEnum::AVX2' data-ref="llvm::X86Subtarget::X86SSEEnum::AVX2">AVX2</dfn>, <dfn class="enum" id="llvm::X86Subtarget::X86SSEEnum::AVX512F" title='llvm::X86Subtarget::X86SSEEnum::AVX512F' data-ref="llvm::X86Subtarget::X86SSEEnum::AVX512F">AVX512F</dfn></td></tr>
<tr><th id="68">68</th><td>  };</td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td>  <b>enum</b> <dfn class="type def" id="llvm::X86Subtarget::X863DNowEnum" title='llvm::X86Subtarget::X863DNowEnum' data-ref="llvm::X86Subtarget::X863DNowEnum">X863DNowEnum</dfn> {</td></tr>
<tr><th id="71">71</th><td>    <dfn class="enum" id="llvm::X86Subtarget::X863DNowEnum::NoThreeDNow" title='llvm::X86Subtarget::X863DNowEnum::NoThreeDNow' data-ref="llvm::X86Subtarget::X863DNowEnum::NoThreeDNow">NoThreeDNow</dfn>, <dfn class="enum" id="llvm::X86Subtarget::X863DNowEnum::MMX" title='llvm::X86Subtarget::X863DNowEnum::MMX' data-ref="llvm::X86Subtarget::X863DNowEnum::MMX">MMX</dfn>, <dfn class="enum" id="llvm::X86Subtarget::X863DNowEnum::ThreeDNow" title='llvm::X86Subtarget::X863DNowEnum::ThreeDNow' data-ref="llvm::X86Subtarget::X863DNowEnum::ThreeDNow">ThreeDNow</dfn>, <dfn class="enum" id="llvm::X86Subtarget::X863DNowEnum::ThreeDNowA" title='llvm::X86Subtarget::X863DNowEnum::ThreeDNowA' data-ref="llvm::X86Subtarget::X863DNowEnum::ThreeDNowA">ThreeDNowA</dfn></td></tr>
<tr><th id="72">72</th><td>  };</td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td>  <i class="doc">/// X86 processor family: Intel Atom, and others</i></td></tr>
<tr><th id="75">75</th><td>  <a class="type" href="#llvm::X86Subtarget::X86ProcFamilyEnum" title='llvm::X86Subtarget::X86ProcFamilyEnum' data-ref="llvm::X86Subtarget::X86ProcFamilyEnum">X86ProcFamilyEnum</a> <dfn class="decl" id="llvm::X86Subtarget::X86ProcFamily" title='llvm::X86Subtarget::X86ProcFamily' data-ref="llvm::X86Subtarget::X86ProcFamily">X86ProcFamily</dfn> = <a class="enum" href="#llvm::X86Subtarget::X86ProcFamilyEnum::Others" title='llvm::X86Subtarget::X86ProcFamilyEnum::Others' data-ref="llvm::X86Subtarget::X86ProcFamilyEnum::Others">Others</a>;</td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td>  <i class="doc">/// Which PIC style to use</i></td></tr>
<tr><th id="78">78</th><td>  <span class="namespace">PICStyles::</span><a class="type" href="#llvm::PICStyles::Style" title='llvm::PICStyles::Style' data-ref="llvm::PICStyles::Style">Style</a> <dfn class="decl" id="llvm::X86Subtarget::PICStyle" title='llvm::X86Subtarget::PICStyle' data-ref="llvm::X86Subtarget::PICStyle">PICStyle</dfn>;</td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::TargetMachine" title='llvm::TargetMachine' data-ref="llvm::TargetMachine">TargetMachine</a> &amp;<dfn class="decl" id="llvm::X86Subtarget::TM" title='llvm::X86Subtarget::TM' data-ref="llvm::X86Subtarget::TM">TM</dfn>;</td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td>  <i class="doc">/// SSE1, SSE2, SSE3, SSSE3, SSE41, SSE42, or none supported.</i></td></tr>
<tr><th id="83">83</th><td>  <a class="type" href="#llvm::X86Subtarget::X86SSEEnum" title='llvm::X86Subtarget::X86SSEEnum' data-ref="llvm::X86Subtarget::X86SSEEnum">X86SSEEnum</a> <dfn class="decl" id="llvm::X86Subtarget::X86SSELevel" title='llvm::X86Subtarget::X86SSELevel' data-ref="llvm::X86Subtarget::X86SSELevel">X86SSELevel</dfn> = <a class="enum" href="#llvm::X86Subtarget::X86SSEEnum::NoSSE" title='llvm::X86Subtarget::X86SSEEnum::NoSSE' data-ref="llvm::X86Subtarget::X86SSEEnum::NoSSE">NoSSE</a>;</td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td>  <i class="doc">/// MMX, 3DNow, 3DNow Athlon, or none supported.</i></td></tr>
<tr><th id="86">86</th><td>  <a class="type" href="#llvm::X86Subtarget::X863DNowEnum" title='llvm::X86Subtarget::X863DNowEnum' data-ref="llvm::X86Subtarget::X863DNowEnum">X863DNowEnum</a> <dfn class="decl" id="llvm::X86Subtarget::X863DNowLevel" title='llvm::X86Subtarget::X863DNowLevel' data-ref="llvm::X86Subtarget::X863DNowLevel">X863DNowLevel</dfn> = <a class="enum" href="#llvm::X86Subtarget::X863DNowEnum::NoThreeDNow" title='llvm::X86Subtarget::X863DNowEnum::NoThreeDNow' data-ref="llvm::X86Subtarget::X863DNowEnum::NoThreeDNow">NoThreeDNow</a>;</td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td>  <i class="doc">/// True if the processor supports X87 instructions.</i></td></tr>
<tr><th id="89">89</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::HasX87" title='llvm::X86Subtarget::HasX87' data-ref="llvm::X86Subtarget::HasX87">HasX87</dfn> = <b>false</b>;</td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td>  <i class="doc">/// True if the processor supports CMPXCHG8B.</i></td></tr>
<tr><th id="92">92</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::HasCmpxchg8b" title='llvm::X86Subtarget::HasCmpxchg8b' data-ref="llvm::X86Subtarget::HasCmpxchg8b">HasCmpxchg8b</dfn> = <b>false</b>;</td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td>  <i class="doc">/// True if this processor has NOPL instruction</i></td></tr>
<tr><th id="95">95</th><td><i class="doc">  /// (generally pentium pro+).</i></td></tr>
<tr><th id="96">96</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::HasNOPL" title='llvm::X86Subtarget::HasNOPL' data-ref="llvm::X86Subtarget::HasNOPL">HasNOPL</dfn> = <b>false</b>;</td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td>  <i class="doc">/// True if this processor has conditional move instructions</i></td></tr>
<tr><th id="99">99</th><td><i class="doc">  /// (generally pentium pro+).</i></td></tr>
<tr><th id="100">100</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::HasCMov" title='llvm::X86Subtarget::HasCMov' data-ref="llvm::X86Subtarget::HasCMov">HasCMov</dfn> = <b>false</b>;</td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td>  <i class="doc">/// True if the processor supports X86-64 instructions.</i></td></tr>
<tr><th id="103">103</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::HasX86_64" title='llvm::X86Subtarget::HasX86_64' data-ref="llvm::X86Subtarget::HasX86_64">HasX86_64</dfn> = <b>false</b>;</td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td>  <i class="doc">/// True if the processor supports POPCNT.</i></td></tr>
<tr><th id="106">106</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::HasPOPCNT" title='llvm::X86Subtarget::HasPOPCNT' data-ref="llvm::X86Subtarget::HasPOPCNT">HasPOPCNT</dfn> = <b>false</b>;</td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td>  <i class="doc">/// True if the processor supports SSE4A instructions.</i></td></tr>
<tr><th id="109">109</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::HasSSE4A" title='llvm::X86Subtarget::HasSSE4A' data-ref="llvm::X86Subtarget::HasSSE4A">HasSSE4A</dfn> = <b>false</b>;</td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td>  <i class="doc">/// Target has AES instructions</i></td></tr>
<tr><th id="112">112</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::HasAES" title='llvm::X86Subtarget::HasAES' data-ref="llvm::X86Subtarget::HasAES">HasAES</dfn> = <b>false</b>;</td></tr>
<tr><th id="113">113</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::HasVAES" title='llvm::X86Subtarget::HasVAES' data-ref="llvm::X86Subtarget::HasVAES">HasVAES</dfn> = <b>false</b>;</td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td>  <i class="doc">/// Target has FXSAVE/FXRESTOR instructions</i></td></tr>
<tr><th id="116">116</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::HasFXSR" title='llvm::X86Subtarget::HasFXSR' data-ref="llvm::X86Subtarget::HasFXSR">HasFXSR</dfn> = <b>false</b>;</td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td>  <i class="doc">/// Target has XSAVE instructions</i></td></tr>
<tr><th id="119">119</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::HasXSAVE" title='llvm::X86Subtarget::HasXSAVE' data-ref="llvm::X86Subtarget::HasXSAVE">HasXSAVE</dfn> = <b>false</b>;</td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td>  <i class="doc">/// Target has XSAVEOPT instructions</i></td></tr>
<tr><th id="122">122</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::HasXSAVEOPT" title='llvm::X86Subtarget::HasXSAVEOPT' data-ref="llvm::X86Subtarget::HasXSAVEOPT">HasXSAVEOPT</dfn> = <b>false</b>;</td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td>  <i class="doc">/// Target has XSAVEC instructions</i></td></tr>
<tr><th id="125">125</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::HasXSAVEC" title='llvm::X86Subtarget::HasXSAVEC' data-ref="llvm::X86Subtarget::HasXSAVEC">HasXSAVEC</dfn> = <b>false</b>;</td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td>  <i class="doc">/// Target has XSAVES instructions</i></td></tr>
<tr><th id="128">128</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::HasXSAVES" title='llvm::X86Subtarget::HasXSAVES' data-ref="llvm::X86Subtarget::HasXSAVES">HasXSAVES</dfn> = <b>false</b>;</td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td>  <i class="doc">/// Target has carry-less multiplication</i></td></tr>
<tr><th id="131">131</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::HasPCLMUL" title='llvm::X86Subtarget::HasPCLMUL' data-ref="llvm::X86Subtarget::HasPCLMUL">HasPCLMUL</dfn> = <b>false</b>;</td></tr>
<tr><th id="132">132</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::HasVPCLMULQDQ" title='llvm::X86Subtarget::HasVPCLMULQDQ' data-ref="llvm::X86Subtarget::HasVPCLMULQDQ">HasVPCLMULQDQ</dfn> = <b>false</b>;</td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td>  <i class="doc">/// Target has Galois Field Arithmetic instructions</i></td></tr>
<tr><th id="135">135</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::HasGFNI" title='llvm::X86Subtarget::HasGFNI' data-ref="llvm::X86Subtarget::HasGFNI">HasGFNI</dfn> = <b>false</b>;</td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td>  <i class="doc">/// Target has 3-operand fused multiply-add</i></td></tr>
<tr><th id="138">138</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::HasFMA" title='llvm::X86Subtarget::HasFMA' data-ref="llvm::X86Subtarget::HasFMA">HasFMA</dfn> = <b>false</b>;</td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td>  <i class="doc">/// Target has 4-operand fused multiply-add</i></td></tr>
<tr><th id="141">141</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::HasFMA4" title='llvm::X86Subtarget::HasFMA4' data-ref="llvm::X86Subtarget::HasFMA4">HasFMA4</dfn> = <b>false</b>;</td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td>  <i class="doc">/// Target has XOP instructions</i></td></tr>
<tr><th id="144">144</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::HasXOP" title='llvm::X86Subtarget::HasXOP' data-ref="llvm::X86Subtarget::HasXOP">HasXOP</dfn> = <b>false</b>;</td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td>  <i class="doc">/// Target has TBM instructions.</i></td></tr>
<tr><th id="147">147</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::HasTBM" title='llvm::X86Subtarget::HasTBM' data-ref="llvm::X86Subtarget::HasTBM">HasTBM</dfn> = <b>false</b>;</td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td>  <i class="doc">/// Target has LWP instructions</i></td></tr>
<tr><th id="150">150</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::HasLWP" title='llvm::X86Subtarget::HasLWP' data-ref="llvm::X86Subtarget::HasLWP">HasLWP</dfn> = <b>false</b>;</td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td>  <i class="doc">/// True if the processor has the MOVBE instruction.</i></td></tr>
<tr><th id="153">153</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::HasMOVBE" title='llvm::X86Subtarget::HasMOVBE' data-ref="llvm::X86Subtarget::HasMOVBE">HasMOVBE</dfn> = <b>false</b>;</td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td>  <i class="doc">/// True if the processor has the RDRAND instruction.</i></td></tr>
<tr><th id="156">156</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::HasRDRAND" title='llvm::X86Subtarget::HasRDRAND' data-ref="llvm::X86Subtarget::HasRDRAND">HasRDRAND</dfn> = <b>false</b>;</td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td>  <i class="doc">/// Processor has 16-bit floating point conversion instructions.</i></td></tr>
<tr><th id="159">159</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::HasF16C" title='llvm::X86Subtarget::HasF16C' data-ref="llvm::X86Subtarget::HasF16C">HasF16C</dfn> = <b>false</b>;</td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td>  <i class="doc">/// Processor has FS/GS base insturctions.</i></td></tr>
<tr><th id="162">162</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::HasFSGSBase" title='llvm::X86Subtarget::HasFSGSBase' data-ref="llvm::X86Subtarget::HasFSGSBase">HasFSGSBase</dfn> = <b>false</b>;</td></tr>
<tr><th id="163">163</th><td></td></tr>
<tr><th id="164">164</th><td>  <i class="doc">/// Processor has LZCNT instruction.</i></td></tr>
<tr><th id="165">165</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::HasLZCNT" title='llvm::X86Subtarget::HasLZCNT' data-ref="llvm::X86Subtarget::HasLZCNT">HasLZCNT</dfn> = <b>false</b>;</td></tr>
<tr><th id="166">166</th><td></td></tr>
<tr><th id="167">167</th><td>  <i class="doc">/// Processor has BMI1 instructions.</i></td></tr>
<tr><th id="168">168</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::HasBMI" title='llvm::X86Subtarget::HasBMI' data-ref="llvm::X86Subtarget::HasBMI">HasBMI</dfn> = <b>false</b>;</td></tr>
<tr><th id="169">169</th><td></td></tr>
<tr><th id="170">170</th><td>  <i class="doc">/// Processor has BMI2 instructions.</i></td></tr>
<tr><th id="171">171</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::HasBMI2" title='llvm::X86Subtarget::HasBMI2' data-ref="llvm::X86Subtarget::HasBMI2">HasBMI2</dfn> = <b>false</b>;</td></tr>
<tr><th id="172">172</th><td></td></tr>
<tr><th id="173">173</th><td>  <i class="doc">/// Processor has VBMI instructions.</i></td></tr>
<tr><th id="174">174</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::HasVBMI" title='llvm::X86Subtarget::HasVBMI' data-ref="llvm::X86Subtarget::HasVBMI">HasVBMI</dfn> = <b>false</b>;</td></tr>
<tr><th id="175">175</th><td></td></tr>
<tr><th id="176">176</th><td>  <i class="doc">/// Processor has VBMI2 instructions.</i></td></tr>
<tr><th id="177">177</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::HasVBMI2" title='llvm::X86Subtarget::HasVBMI2' data-ref="llvm::X86Subtarget::HasVBMI2">HasVBMI2</dfn> = <b>false</b>;</td></tr>
<tr><th id="178">178</th><td></td></tr>
<tr><th id="179">179</th><td>  <i class="doc">/// Processor has Integer Fused Multiply Add</i></td></tr>
<tr><th id="180">180</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::HasIFMA" title='llvm::X86Subtarget::HasIFMA' data-ref="llvm::X86Subtarget::HasIFMA">HasIFMA</dfn> = <b>false</b>;</td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td>  <i class="doc">/// Processor has RTM instructions.</i></td></tr>
<tr><th id="183">183</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::HasRTM" title='llvm::X86Subtarget::HasRTM' data-ref="llvm::X86Subtarget::HasRTM">HasRTM</dfn> = <b>false</b>;</td></tr>
<tr><th id="184">184</th><td></td></tr>
<tr><th id="185">185</th><td>  <i class="doc">/// Processor has ADX instructions.</i></td></tr>
<tr><th id="186">186</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::HasADX" title='llvm::X86Subtarget::HasADX' data-ref="llvm::X86Subtarget::HasADX">HasADX</dfn> = <b>false</b>;</td></tr>
<tr><th id="187">187</th><td></td></tr>
<tr><th id="188">188</th><td>  <i class="doc">/// Processor has SHA instructions.</i></td></tr>
<tr><th id="189">189</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::HasSHA" title='llvm::X86Subtarget::HasSHA' data-ref="llvm::X86Subtarget::HasSHA">HasSHA</dfn> = <b>false</b>;</td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td>  <i class="doc">/// Processor has PRFCHW instructions.</i></td></tr>
<tr><th id="192">192</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::HasPRFCHW" title='llvm::X86Subtarget::HasPRFCHW' data-ref="llvm::X86Subtarget::HasPRFCHW">HasPRFCHW</dfn> = <b>false</b>;</td></tr>
<tr><th id="193">193</th><td></td></tr>
<tr><th id="194">194</th><td>  <i class="doc">/// Processor has RDSEED instructions.</i></td></tr>
<tr><th id="195">195</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::HasRDSEED" title='llvm::X86Subtarget::HasRDSEED' data-ref="llvm::X86Subtarget::HasRDSEED">HasRDSEED</dfn> = <b>false</b>;</td></tr>
<tr><th id="196">196</th><td></td></tr>
<tr><th id="197">197</th><td>  <i class="doc">/// Processor has LAHF/SAHF instructions.</i></td></tr>
<tr><th id="198">198</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::HasLAHFSAHF" title='llvm::X86Subtarget::HasLAHFSAHF' data-ref="llvm::X86Subtarget::HasLAHFSAHF">HasLAHFSAHF</dfn> = <b>false</b>;</td></tr>
<tr><th id="199">199</th><td></td></tr>
<tr><th id="200">200</th><td>  <i class="doc">/// Processor has MONITORX/MWAITX instructions.</i></td></tr>
<tr><th id="201">201</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::HasMWAITX" title='llvm::X86Subtarget::HasMWAITX' data-ref="llvm::X86Subtarget::HasMWAITX">HasMWAITX</dfn> = <b>false</b>;</td></tr>
<tr><th id="202">202</th><td></td></tr>
<tr><th id="203">203</th><td>  <i class="doc">/// Processor has Cache Line Zero instruction</i></td></tr>
<tr><th id="204">204</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::HasCLZERO" title='llvm::X86Subtarget::HasCLZERO' data-ref="llvm::X86Subtarget::HasCLZERO">HasCLZERO</dfn> = <b>false</b>;</td></tr>
<tr><th id="205">205</th><td></td></tr>
<tr><th id="206">206</th><td>  <i class="doc">/// Processor has Cache Line Demote instruction</i></td></tr>
<tr><th id="207">207</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::HasCLDEMOTE" title='llvm::X86Subtarget::HasCLDEMOTE' data-ref="llvm::X86Subtarget::HasCLDEMOTE">HasCLDEMOTE</dfn> = <b>false</b>;</td></tr>
<tr><th id="208">208</th><td></td></tr>
<tr><th id="209">209</th><td>  <i class="doc">/// Processor has MOVDIRI instruction (direct store integer).</i></td></tr>
<tr><th id="210">210</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::HasMOVDIRI" title='llvm::X86Subtarget::HasMOVDIRI' data-ref="llvm::X86Subtarget::HasMOVDIRI">HasMOVDIRI</dfn> = <b>false</b>;</td></tr>
<tr><th id="211">211</th><td></td></tr>
<tr><th id="212">212</th><td>  <i class="doc">/// Processor has MOVDIR64B instruction (direct store 64 bytes).</i></td></tr>
<tr><th id="213">213</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::HasMOVDIR64B" title='llvm::X86Subtarget::HasMOVDIR64B' data-ref="llvm::X86Subtarget::HasMOVDIR64B">HasMOVDIR64B</dfn> = <b>false</b>;</td></tr>
<tr><th id="214">214</th><td></td></tr>
<tr><th id="215">215</th><td>  <i class="doc">/// Processor has ptwrite instruction.</i></td></tr>
<tr><th id="216">216</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::HasPTWRITE" title='llvm::X86Subtarget::HasPTWRITE' data-ref="llvm::X86Subtarget::HasPTWRITE">HasPTWRITE</dfn> = <b>false</b>;</td></tr>
<tr><th id="217">217</th><td></td></tr>
<tr><th id="218">218</th><td>  <i class="doc">/// Processor has Prefetch with intent to Write instruction</i></td></tr>
<tr><th id="219">219</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::HasPREFETCHWT1" title='llvm::X86Subtarget::HasPREFETCHWT1' data-ref="llvm::X86Subtarget::HasPREFETCHWT1">HasPREFETCHWT1</dfn> = <b>false</b>;</td></tr>
<tr><th id="220">220</th><td></td></tr>
<tr><th id="221">221</th><td>  <i class="doc">/// True if SHLD instructions are slow.</i></td></tr>
<tr><th id="222">222</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::IsSHLDSlow" title='llvm::X86Subtarget::IsSHLDSlow' data-ref="llvm::X86Subtarget::IsSHLDSlow">IsSHLDSlow</dfn> = <b>false</b>;</td></tr>
<tr><th id="223">223</th><td></td></tr>
<tr><th id="224">224</th><td>  <i class="doc">/// True if the PMULLD instruction is slow compared to PMULLW/PMULHW and</i></td></tr>
<tr><th id="225">225</th><td><i class="doc">  //  PMULUDQ.</i></td></tr>
<tr><th id="226">226</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::IsPMULLDSlow" title='llvm::X86Subtarget::IsPMULLDSlow' data-ref="llvm::X86Subtarget::IsPMULLDSlow">IsPMULLDSlow</dfn> = <b>false</b>;</td></tr>
<tr><th id="227">227</th><td></td></tr>
<tr><th id="228">228</th><td>  <i class="doc">/// True if the PMADDWD instruction is slow compared to PMULLD.</i></td></tr>
<tr><th id="229">229</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::IsPMADDWDSlow" title='llvm::X86Subtarget::IsPMADDWDSlow' data-ref="llvm::X86Subtarget::IsPMADDWDSlow">IsPMADDWDSlow</dfn> = <b>false</b>;</td></tr>
<tr><th id="230">230</th><td></td></tr>
<tr><th id="231">231</th><td>  <i class="doc">/// True if unaligned memory accesses of 16-bytes are slow.</i></td></tr>
<tr><th id="232">232</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::IsUAMem16Slow" title='llvm::X86Subtarget::IsUAMem16Slow' data-ref="llvm::X86Subtarget::IsUAMem16Slow">IsUAMem16Slow</dfn> = <b>false</b>;</td></tr>
<tr><th id="233">233</th><td></td></tr>
<tr><th id="234">234</th><td>  <i class="doc">/// True if unaligned memory accesses of 32-bytes are slow.</i></td></tr>
<tr><th id="235">235</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::IsUAMem32Slow" title='llvm::X86Subtarget::IsUAMem32Slow' data-ref="llvm::X86Subtarget::IsUAMem32Slow">IsUAMem32Slow</dfn> = <b>false</b>;</td></tr>
<tr><th id="236">236</th><td></td></tr>
<tr><th id="237">237</th><td>  <i class="doc">/// True if SSE operations can have unaligned memory operands.</i></td></tr>
<tr><th id="238">238</th><td><i class="doc">  /// This may require setting a configuration bit in the processor.</i></td></tr>
<tr><th id="239">239</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::HasSSEUnalignedMem" title='llvm::X86Subtarget::HasSSEUnalignedMem' data-ref="llvm::X86Subtarget::HasSSEUnalignedMem">HasSSEUnalignedMem</dfn> = <b>false</b>;</td></tr>
<tr><th id="240">240</th><td></td></tr>
<tr><th id="241">241</th><td>  <i class="doc">/// True if this processor has the CMPXCHG16B instruction;</i></td></tr>
<tr><th id="242">242</th><td><i class="doc">  /// this is true for most x86-64 chips, but not the first AMD chips.</i></td></tr>
<tr><th id="243">243</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::HasCmpxchg16b" title='llvm::X86Subtarget::HasCmpxchg16b' data-ref="llvm::X86Subtarget::HasCmpxchg16b">HasCmpxchg16b</dfn> = <b>false</b>;</td></tr>
<tr><th id="244">244</th><td></td></tr>
<tr><th id="245">245</th><td>  <i class="doc">/// True if the LEA instruction should be used for adjusting</i></td></tr>
<tr><th id="246">246</th><td><i class="doc">  /// the stack pointer. This is an optimization for Intel Atom processors.</i></td></tr>
<tr><th id="247">247</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::UseLeaForSP" title='llvm::X86Subtarget::UseLeaForSP' data-ref="llvm::X86Subtarget::UseLeaForSP">UseLeaForSP</dfn> = <b>false</b>;</td></tr>
<tr><th id="248">248</th><td></td></tr>
<tr><th id="249">249</th><td>  <i class="doc">/// True if POPCNT instruction has a false dependency on the destination register.</i></td></tr>
<tr><th id="250">250</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::HasPOPCNTFalseDeps" title='llvm::X86Subtarget::HasPOPCNTFalseDeps' data-ref="llvm::X86Subtarget::HasPOPCNTFalseDeps">HasPOPCNTFalseDeps</dfn> = <b>false</b>;</td></tr>
<tr><th id="251">251</th><td></td></tr>
<tr><th id="252">252</th><td>  <i class="doc">/// True if LZCNT/TZCNT instructions have a false dependency on the destination register.</i></td></tr>
<tr><th id="253">253</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::HasLZCNTFalseDeps" title='llvm::X86Subtarget::HasLZCNTFalseDeps' data-ref="llvm::X86Subtarget::HasLZCNTFalseDeps">HasLZCNTFalseDeps</dfn> = <b>false</b>;</td></tr>
<tr><th id="254">254</th><td></td></tr>
<tr><th id="255">255</th><td>  <i class="doc">/// True if its preferable to combine to a single shuffle using a variable</i></td></tr>
<tr><th id="256">256</th><td><i class="doc">  /// mask over multiple fixed shuffles.</i></td></tr>
<tr><th id="257">257</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::HasFastVariableShuffle" title='llvm::X86Subtarget::HasFastVariableShuffle' data-ref="llvm::X86Subtarget::HasFastVariableShuffle">HasFastVariableShuffle</dfn> = <b>false</b>;</td></tr>
<tr><th id="258">258</th><td></td></tr>
<tr><th id="259">259</th><td>  <i class="doc">/// True if there is no performance penalty to writing only the lower parts</i></td></tr>
<tr><th id="260">260</th><td><i class="doc">  /// of a YMM or ZMM register without clearing the upper part.</i></td></tr>
<tr><th id="261">261</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::HasFastPartialYMMorZMMWrite" title='llvm::X86Subtarget::HasFastPartialYMMorZMMWrite' data-ref="llvm::X86Subtarget::HasFastPartialYMMorZMMWrite">HasFastPartialYMMorZMMWrite</dfn> = <b>false</b>;</td></tr>
<tr><th id="262">262</th><td></td></tr>
<tr><th id="263">263</th><td>  <i class="doc">/// True if there is no performance penalty for writing NOPs with up to</i></td></tr>
<tr><th id="264">264</th><td><i class="doc">  /// 11 bytes.</i></td></tr>
<tr><th id="265">265</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::HasFast11ByteNOP" title='llvm::X86Subtarget::HasFast11ByteNOP' data-ref="llvm::X86Subtarget::HasFast11ByteNOP">HasFast11ByteNOP</dfn> = <b>false</b>;</td></tr>
<tr><th id="266">266</th><td></td></tr>
<tr><th id="267">267</th><td>  <i class="doc">/// True if there is no performance penalty for writing NOPs with up to</i></td></tr>
<tr><th id="268">268</th><td><i class="doc">  /// 15 bytes.</i></td></tr>
<tr><th id="269">269</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::HasFast15ByteNOP" title='llvm::X86Subtarget::HasFast15ByteNOP' data-ref="llvm::X86Subtarget::HasFast15ByteNOP">HasFast15ByteNOP</dfn> = <b>false</b>;</td></tr>
<tr><th id="270">270</th><td></td></tr>
<tr><th id="271">271</th><td>  <i class="doc">/// True if gather is reasonably fast. This is true for Skylake client and</i></td></tr>
<tr><th id="272">272</th><td><i class="doc">  /// all AVX-512 CPUs.</i></td></tr>
<tr><th id="273">273</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::HasFastGather" title='llvm::X86Subtarget::HasFastGather' data-ref="llvm::X86Subtarget::HasFastGather">HasFastGather</dfn> = <b>false</b>;</td></tr>
<tr><th id="274">274</th><td></td></tr>
<tr><th id="275">275</th><td>  <i class="doc">/// True if hardware SQRTSS instruction is at least as fast (latency) as</i></td></tr>
<tr><th id="276">276</th><td><i class="doc">  /// RSQRTSS followed by a Newton-Raphson iteration.</i></td></tr>
<tr><th id="277">277</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::HasFastScalarFSQRT" title='llvm::X86Subtarget::HasFastScalarFSQRT' data-ref="llvm::X86Subtarget::HasFastScalarFSQRT">HasFastScalarFSQRT</dfn> = <b>false</b>;</td></tr>
<tr><th id="278">278</th><td></td></tr>
<tr><th id="279">279</th><td>  <i class="doc">/// True if hardware SQRTPS/VSQRTPS instructions are at least as fast</i></td></tr>
<tr><th id="280">280</th><td><i class="doc">  /// (throughput) as RSQRTPS/VRSQRTPS followed by a Newton-Raphson iteration.</i></td></tr>
<tr><th id="281">281</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::HasFastVectorFSQRT" title='llvm::X86Subtarget::HasFastVectorFSQRT' data-ref="llvm::X86Subtarget::HasFastVectorFSQRT">HasFastVectorFSQRT</dfn> = <b>false</b>;</td></tr>
<tr><th id="282">282</th><td></td></tr>
<tr><th id="283">283</th><td>  <i class="doc">/// True if 8-bit divisions are significantly faster than</i></td></tr>
<tr><th id="284">284</th><td><i class="doc">  /// 32-bit divisions and should be used when possible.</i></td></tr>
<tr><th id="285">285</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::HasSlowDivide32" title='llvm::X86Subtarget::HasSlowDivide32' data-ref="llvm::X86Subtarget::HasSlowDivide32">HasSlowDivide32</dfn> = <b>false</b>;</td></tr>
<tr><th id="286">286</th><td></td></tr>
<tr><th id="287">287</th><td>  <i class="doc">/// True if 32-bit divides are significantly faster than</i></td></tr>
<tr><th id="288">288</th><td><i class="doc">  /// 64-bit divisions and should be used when possible.</i></td></tr>
<tr><th id="289">289</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::HasSlowDivide64" title='llvm::X86Subtarget::HasSlowDivide64' data-ref="llvm::X86Subtarget::HasSlowDivide64">HasSlowDivide64</dfn> = <b>false</b>;</td></tr>
<tr><th id="290">290</th><td></td></tr>
<tr><th id="291">291</th><td>  <i class="doc">/// True if LZCNT instruction is fast.</i></td></tr>
<tr><th id="292">292</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::HasFastLZCNT" title='llvm::X86Subtarget::HasFastLZCNT' data-ref="llvm::X86Subtarget::HasFastLZCNT">HasFastLZCNT</dfn> = <b>false</b>;</td></tr>
<tr><th id="293">293</th><td></td></tr>
<tr><th id="294">294</th><td>  <i class="doc">/// True if SHLD based rotate is fast.</i></td></tr>
<tr><th id="295">295</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::HasFastSHLDRotate" title='llvm::X86Subtarget::HasFastSHLDRotate' data-ref="llvm::X86Subtarget::HasFastSHLDRotate">HasFastSHLDRotate</dfn> = <b>false</b>;</td></tr>
<tr><th id="296">296</th><td></td></tr>
<tr><th id="297">297</th><td>  <i class="doc">/// True if the processor supports macrofusion.</i></td></tr>
<tr><th id="298">298</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::HasMacroFusion" title='llvm::X86Subtarget::HasMacroFusion' data-ref="llvm::X86Subtarget::HasMacroFusion">HasMacroFusion</dfn> = <b>false</b>;</td></tr>
<tr><th id="299">299</th><td></td></tr>
<tr><th id="300">300</th><td>  <i class="doc">/// True if the processor supports branch fusion.</i></td></tr>
<tr><th id="301">301</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::HasBranchFusion" title='llvm::X86Subtarget::HasBranchFusion' data-ref="llvm::X86Subtarget::HasBranchFusion">HasBranchFusion</dfn> = <b>false</b>;</td></tr>
<tr><th id="302">302</th><td></td></tr>
<tr><th id="303">303</th><td>  <i class="doc">/// True if the processor has enhanced REP MOVSB/STOSB.</i></td></tr>
<tr><th id="304">304</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::HasERMSB" title='llvm::X86Subtarget::HasERMSB' data-ref="llvm::X86Subtarget::HasERMSB">HasERMSB</dfn> = <b>false</b>;</td></tr>
<tr><th id="305">305</th><td></td></tr>
<tr><th id="306">306</th><td>  <i class="doc">/// True if the short functions should be padded to prevent</i></td></tr>
<tr><th id="307">307</th><td><i class="doc">  /// a stall when returning too early.</i></td></tr>
<tr><th id="308">308</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::PadShortFunctions" title='llvm::X86Subtarget::PadShortFunctions' data-ref="llvm::X86Subtarget::PadShortFunctions">PadShortFunctions</dfn> = <b>false</b>;</td></tr>
<tr><th id="309">309</th><td></td></tr>
<tr><th id="310">310</th><td>  <i class="doc">/// True if two memory operand instructions should use a temporary register</i></td></tr>
<tr><th id="311">311</th><td><i class="doc">  /// instead.</i></td></tr>
<tr><th id="312">312</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::SlowTwoMemOps" title='llvm::X86Subtarget::SlowTwoMemOps' data-ref="llvm::X86Subtarget::SlowTwoMemOps">SlowTwoMemOps</dfn> = <b>false</b>;</td></tr>
<tr><th id="313">313</th><td></td></tr>
<tr><th id="314">314</th><td>  <i class="doc">/// True if the LEA instruction inputs have to be ready at address generation</i></td></tr>
<tr><th id="315">315</th><td><i class="doc">  /// (AG) time.</i></td></tr>
<tr><th id="316">316</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::LEAUsesAG" title='llvm::X86Subtarget::LEAUsesAG' data-ref="llvm::X86Subtarget::LEAUsesAG">LEAUsesAG</dfn> = <b>false</b>;</td></tr>
<tr><th id="317">317</th><td></td></tr>
<tr><th id="318">318</th><td>  <i class="doc">/// True if the LEA instruction with certain arguments is slow</i></td></tr>
<tr><th id="319">319</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::SlowLEA" title='llvm::X86Subtarget::SlowLEA' data-ref="llvm::X86Subtarget::SlowLEA">SlowLEA</dfn> = <b>false</b>;</td></tr>
<tr><th id="320">320</th><td></td></tr>
<tr><th id="321">321</th><td>  <i class="doc">/// True if the LEA instruction has all three source operands: base, index,</i></td></tr>
<tr><th id="322">322</th><td><i class="doc">  /// and offset or if the LEA instruction uses base and index registers where</i></td></tr>
<tr><th id="323">323</th><td><i class="doc">  /// the base is EBP, RBP,or R13</i></td></tr>
<tr><th id="324">324</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::Slow3OpsLEA" title='llvm::X86Subtarget::Slow3OpsLEA' data-ref="llvm::X86Subtarget::Slow3OpsLEA">Slow3OpsLEA</dfn> = <b>false</b>;</td></tr>
<tr><th id="325">325</th><td></td></tr>
<tr><th id="326">326</th><td>  <i class="doc">/// True if INC and DEC instructions are slow when writing to flags</i></td></tr>
<tr><th id="327">327</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::SlowIncDec" title='llvm::X86Subtarget::SlowIncDec' data-ref="llvm::X86Subtarget::SlowIncDec">SlowIncDec</dfn> = <b>false</b>;</td></tr>
<tr><th id="328">328</th><td></td></tr>
<tr><th id="329">329</th><td>  <i class="doc">/// Processor has AVX-512 PreFetch Instructions</i></td></tr>
<tr><th id="330">330</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::HasPFI" title='llvm::X86Subtarget::HasPFI' data-ref="llvm::X86Subtarget::HasPFI">HasPFI</dfn> = <b>false</b>;</td></tr>
<tr><th id="331">331</th><td></td></tr>
<tr><th id="332">332</th><td>  <i class="doc">/// Processor has AVX-512 Exponential and Reciprocal Instructions</i></td></tr>
<tr><th id="333">333</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::HasERI" title='llvm::X86Subtarget::HasERI' data-ref="llvm::X86Subtarget::HasERI">HasERI</dfn> = <b>false</b>;</td></tr>
<tr><th id="334">334</th><td></td></tr>
<tr><th id="335">335</th><td>  <i class="doc">/// Processor has AVX-512 Conflict Detection Instructions</i></td></tr>
<tr><th id="336">336</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::HasCDI" title='llvm::X86Subtarget::HasCDI' data-ref="llvm::X86Subtarget::HasCDI">HasCDI</dfn> = <b>false</b>;</td></tr>
<tr><th id="337">337</th><td></td></tr>
<tr><th id="338">338</th><td>  <i class="doc">/// Processor has AVX-512 population count Instructions</i></td></tr>
<tr><th id="339">339</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::HasVPOPCNTDQ" title='llvm::X86Subtarget::HasVPOPCNTDQ' data-ref="llvm::X86Subtarget::HasVPOPCNTDQ">HasVPOPCNTDQ</dfn> = <b>false</b>;</td></tr>
<tr><th id="340">340</th><td></td></tr>
<tr><th id="341">341</th><td>  <i class="doc">/// Processor has AVX-512 Doubleword and Quadword instructions</i></td></tr>
<tr><th id="342">342</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::HasDQI" title='llvm::X86Subtarget::HasDQI' data-ref="llvm::X86Subtarget::HasDQI">HasDQI</dfn> = <b>false</b>;</td></tr>
<tr><th id="343">343</th><td></td></tr>
<tr><th id="344">344</th><td>  <i class="doc">/// Processor has AVX-512 Byte and Word instructions</i></td></tr>
<tr><th id="345">345</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::HasBWI" title='llvm::X86Subtarget::HasBWI' data-ref="llvm::X86Subtarget::HasBWI">HasBWI</dfn> = <b>false</b>;</td></tr>
<tr><th id="346">346</th><td></td></tr>
<tr><th id="347">347</th><td>  <i class="doc">/// Processor has AVX-512 Vector Length eXtenstions</i></td></tr>
<tr><th id="348">348</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::HasVLX" title='llvm::X86Subtarget::HasVLX' data-ref="llvm::X86Subtarget::HasVLX">HasVLX</dfn> = <b>false</b>;</td></tr>
<tr><th id="349">349</th><td></td></tr>
<tr><th id="350">350</th><td>  <i class="doc">/// Processor has PKU extenstions</i></td></tr>
<tr><th id="351">351</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::HasPKU" title='llvm::X86Subtarget::HasPKU' data-ref="llvm::X86Subtarget::HasPKU">HasPKU</dfn> = <b>false</b>;</td></tr>
<tr><th id="352">352</th><td></td></tr>
<tr><th id="353">353</th><td>  <i class="doc">/// Processor has AVX-512 Vector Neural Network Instructions</i></td></tr>
<tr><th id="354">354</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::HasVNNI" title='llvm::X86Subtarget::HasVNNI' data-ref="llvm::X86Subtarget::HasVNNI">HasVNNI</dfn> = <b>false</b>;</td></tr>
<tr><th id="355">355</th><td></td></tr>
<tr><th id="356">356</th><td>  <i class="doc">/// Processor has AVX-512 bfloat16 floating-point extensions</i></td></tr>
<tr><th id="357">357</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::HasBF16" title='llvm::X86Subtarget::HasBF16' data-ref="llvm::X86Subtarget::HasBF16">HasBF16</dfn> = <b>false</b>;</td></tr>
<tr><th id="358">358</th><td></td></tr>
<tr><th id="359">359</th><td>  <i class="doc">/// Processor supports ENQCMD instructions</i></td></tr>
<tr><th id="360">360</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::HasENQCMD" title='llvm::X86Subtarget::HasENQCMD' data-ref="llvm::X86Subtarget::HasENQCMD">HasENQCMD</dfn> = <b>false</b>;</td></tr>
<tr><th id="361">361</th><td></td></tr>
<tr><th id="362">362</th><td>  <i class="doc">/// Processor has AVX-512 Bit Algorithms instructions</i></td></tr>
<tr><th id="363">363</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::HasBITALG" title='llvm::X86Subtarget::HasBITALG' data-ref="llvm::X86Subtarget::HasBITALG">HasBITALG</dfn> = <b>false</b>;</td></tr>
<tr><th id="364">364</th><td></td></tr>
<tr><th id="365">365</th><td>  <i class="doc">/// Processor has AVX-512 vp2intersect instructions</i></td></tr>
<tr><th id="366">366</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::HasVP2INTERSECT" title='llvm::X86Subtarget::HasVP2INTERSECT' data-ref="llvm::X86Subtarget::HasVP2INTERSECT">HasVP2INTERSECT</dfn> = <b>false</b>;</td></tr>
<tr><th id="367">367</th><td></td></tr>
<tr><th id="368">368</th><td>  <i class="doc">/// Processor supports MPX - Memory Protection Extensions</i></td></tr>
<tr><th id="369">369</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::HasMPX" title='llvm::X86Subtarget::HasMPX' data-ref="llvm::X86Subtarget::HasMPX">HasMPX</dfn> = <b>false</b>;</td></tr>
<tr><th id="370">370</th><td></td></tr>
<tr><th id="371">371</th><td>  <i class="doc">/// Processor supports CET SHSTK - Control-Flow Enforcement Technology</i></td></tr>
<tr><th id="372">372</th><td><i class="doc">  /// using Shadow Stack</i></td></tr>
<tr><th id="373">373</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::HasSHSTK" title='llvm::X86Subtarget::HasSHSTK' data-ref="llvm::X86Subtarget::HasSHSTK">HasSHSTK</dfn> = <b>false</b>;</td></tr>
<tr><th id="374">374</th><td></td></tr>
<tr><th id="375">375</th><td>  <i class="doc">/// Processor supports Invalidate Process-Context Identifier</i></td></tr>
<tr><th id="376">376</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::HasINVPCID" title='llvm::X86Subtarget::HasINVPCID' data-ref="llvm::X86Subtarget::HasINVPCID">HasINVPCID</dfn> = <b>false</b>;</td></tr>
<tr><th id="377">377</th><td></td></tr>
<tr><th id="378">378</th><td>  <i class="doc">/// Processor has Software Guard Extensions</i></td></tr>
<tr><th id="379">379</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::HasSGX" title='llvm::X86Subtarget::HasSGX' data-ref="llvm::X86Subtarget::HasSGX">HasSGX</dfn> = <b>false</b>;</td></tr>
<tr><th id="380">380</th><td></td></tr>
<tr><th id="381">381</th><td>  <i class="doc">/// Processor supports Flush Cache Line instruction</i></td></tr>
<tr><th id="382">382</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::HasCLFLUSHOPT" title='llvm::X86Subtarget::HasCLFLUSHOPT' data-ref="llvm::X86Subtarget::HasCLFLUSHOPT">HasCLFLUSHOPT</dfn> = <b>false</b>;</td></tr>
<tr><th id="383">383</th><td></td></tr>
<tr><th id="384">384</th><td>  <i class="doc">/// Processor supports Cache Line Write Back instruction</i></td></tr>
<tr><th id="385">385</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::HasCLWB" title='llvm::X86Subtarget::HasCLWB' data-ref="llvm::X86Subtarget::HasCLWB">HasCLWB</dfn> = <b>false</b>;</td></tr>
<tr><th id="386">386</th><td></td></tr>
<tr><th id="387">387</th><td>  <i class="doc">/// Processor supports Write Back No Invalidate instruction</i></td></tr>
<tr><th id="388">388</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::HasWBNOINVD" title='llvm::X86Subtarget::HasWBNOINVD' data-ref="llvm::X86Subtarget::HasWBNOINVD">HasWBNOINVD</dfn> = <b>false</b>;</td></tr>
<tr><th id="389">389</th><td></td></tr>
<tr><th id="390">390</th><td>  <i class="doc">/// Processor support RDPID instruction</i></td></tr>
<tr><th id="391">391</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::HasRDPID" title='llvm::X86Subtarget::HasRDPID' data-ref="llvm::X86Subtarget::HasRDPID">HasRDPID</dfn> = <b>false</b>;</td></tr>
<tr><th id="392">392</th><td></td></tr>
<tr><th id="393">393</th><td>  <i class="doc">/// Processor supports WaitPKG instructions</i></td></tr>
<tr><th id="394">394</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::HasWAITPKG" title='llvm::X86Subtarget::HasWAITPKG' data-ref="llvm::X86Subtarget::HasWAITPKG">HasWAITPKG</dfn> = <b>false</b>;</td></tr>
<tr><th id="395">395</th><td></td></tr>
<tr><th id="396">396</th><td>  <i class="doc">/// Processor supports PCONFIG instruction</i></td></tr>
<tr><th id="397">397</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::HasPCONFIG" title='llvm::X86Subtarget::HasPCONFIG' data-ref="llvm::X86Subtarget::HasPCONFIG">HasPCONFIG</dfn> = <b>false</b>;</td></tr>
<tr><th id="398">398</th><td></td></tr>
<tr><th id="399">399</th><td>  <i class="doc">/// Processor has a single uop BEXTR implementation.</i></td></tr>
<tr><th id="400">400</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::HasFastBEXTR" title='llvm::X86Subtarget::HasFastBEXTR' data-ref="llvm::X86Subtarget::HasFastBEXTR">HasFastBEXTR</dfn> = <b>false</b>;</td></tr>
<tr><th id="401">401</th><td></td></tr>
<tr><th id="402">402</th><td>  <i class="doc">/// Try harder to combine to horizontal vector ops if they are fast.</i></td></tr>
<tr><th id="403">403</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::HasFastHorizontalOps" title='llvm::X86Subtarget::HasFastHorizontalOps' data-ref="llvm::X86Subtarget::HasFastHorizontalOps">HasFastHorizontalOps</dfn> = <b>false</b>;</td></tr>
<tr><th id="404">404</th><td></td></tr>
<tr><th id="405">405</th><td>  <i class="doc">/// Prefer a left/right scalar logical shifts pair over a shift+and pair.</i></td></tr>
<tr><th id="406">406</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::HasFastScalarShiftMasks" title='llvm::X86Subtarget::HasFastScalarShiftMasks' data-ref="llvm::X86Subtarget::HasFastScalarShiftMasks">HasFastScalarShiftMasks</dfn> = <b>false</b>;</td></tr>
<tr><th id="407">407</th><td></td></tr>
<tr><th id="408">408</th><td>  <i class="doc">/// Prefer a left/right vector logical shifts pair over a shift+and pair.</i></td></tr>
<tr><th id="409">409</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::HasFastVectorShiftMasks" title='llvm::X86Subtarget::HasFastVectorShiftMasks' data-ref="llvm::X86Subtarget::HasFastVectorShiftMasks">HasFastVectorShiftMasks</dfn> = <b>false</b>;</td></tr>
<tr><th id="410">410</th><td></td></tr>
<tr><th id="411">411</th><td>  <i class="doc">/// Use a retpoline thunk rather than indirect calls to block speculative</i></td></tr>
<tr><th id="412">412</th><td><i class="doc">  /// execution.</i></td></tr>
<tr><th id="413">413</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::UseRetpolineIndirectCalls" title='llvm::X86Subtarget::UseRetpolineIndirectCalls' data-ref="llvm::X86Subtarget::UseRetpolineIndirectCalls">UseRetpolineIndirectCalls</dfn> = <b>false</b>;</td></tr>
<tr><th id="414">414</th><td></td></tr>
<tr><th id="415">415</th><td>  <i class="doc">/// Use a retpoline thunk or remove any indirect branch to block speculative</i></td></tr>
<tr><th id="416">416</th><td><i class="doc">  /// execution.</i></td></tr>
<tr><th id="417">417</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::UseRetpolineIndirectBranches" title='llvm::X86Subtarget::UseRetpolineIndirectBranches' data-ref="llvm::X86Subtarget::UseRetpolineIndirectBranches">UseRetpolineIndirectBranches</dfn> = <b>false</b>;</td></tr>
<tr><th id="418">418</th><td></td></tr>
<tr><th id="419">419</th><td>  <i class="doc">/// Deprecated flag, query `UseRetpolineIndirectCalls` and</i></td></tr>
<tr><th id="420">420</th><td><i class="doc">  /// `UseRetpolineIndirectBranches` instead.</i></td></tr>
<tr><th id="421">421</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::DeprecatedUseRetpoline" title='llvm::X86Subtarget::DeprecatedUseRetpoline' data-ref="llvm::X86Subtarget::DeprecatedUseRetpoline">DeprecatedUseRetpoline</dfn> = <b>false</b>;</td></tr>
<tr><th id="422">422</th><td></td></tr>
<tr><th id="423">423</th><td>  <i class="doc">/// When using a retpoline thunk, call an externally provided thunk rather</i></td></tr>
<tr><th id="424">424</th><td><i class="doc">  /// than emitting one inside the compiler.</i></td></tr>
<tr><th id="425">425</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::UseRetpolineExternalThunk" title='llvm::X86Subtarget::UseRetpolineExternalThunk' data-ref="llvm::X86Subtarget::UseRetpolineExternalThunk">UseRetpolineExternalThunk</dfn> = <b>false</b>;</td></tr>
<tr><th id="426">426</th><td></td></tr>
<tr><th id="427">427</th><td>  <i class="doc">/// Use software floating point for code generation.</i></td></tr>
<tr><th id="428">428</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::UseSoftFloat" title='llvm::X86Subtarget::UseSoftFloat' data-ref="llvm::X86Subtarget::UseSoftFloat">UseSoftFloat</dfn> = <b>false</b>;</td></tr>
<tr><th id="429">429</th><td></td></tr>
<tr><th id="430">430</th><td>  <i class="doc">/// The minimum alignment known to hold of the stack frame on</i></td></tr>
<tr><th id="431">431</th><td><i class="doc">  /// entry to the function and which must be maintained by every function.</i></td></tr>
<tr><th id="432">432</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::X86Subtarget::stackAlignment" title='llvm::X86Subtarget::stackAlignment' data-ref="llvm::X86Subtarget::stackAlignment">stackAlignment</dfn> = <var>4</var>;</td></tr>
<tr><th id="433">433</th><td></td></tr>
<tr><th id="434">434</th><td>  <i class="doc">/// Max. memset / memcpy size that is turned into rep/movs, rep/stos ops.</i></td></tr>
<tr><th id="435">435</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="436">436</th><td><i class="doc">  // FIXME: this is a known good value for Yonah. How about others?</i></td></tr>
<tr><th id="437">437</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::X86Subtarget::MaxInlineSizeThreshold" title='llvm::X86Subtarget::MaxInlineSizeThreshold' data-ref="llvm::X86Subtarget::MaxInlineSizeThreshold">MaxInlineSizeThreshold</dfn> = <var>128</var>;</td></tr>
<tr><th id="438">438</th><td></td></tr>
<tr><th id="439">439</th><td>  <i class="doc">/// Indicates target prefers 256 bit instructions.</i></td></tr>
<tr><th id="440">440</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::Prefer256Bit" title='llvm::X86Subtarget::Prefer256Bit' data-ref="llvm::X86Subtarget::Prefer256Bit">Prefer256Bit</dfn> = <b>false</b>;</td></tr>
<tr><th id="441">441</th><td></td></tr>
<tr><th id="442">442</th><td>  <i class="doc">/// Threeway branch is profitable in this subtarget.</i></td></tr>
<tr><th id="443">443</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::ThreewayBranchProfitable" title='llvm::X86Subtarget::ThreewayBranchProfitable' data-ref="llvm::X86Subtarget::ThreewayBranchProfitable">ThreewayBranchProfitable</dfn> = <b>false</b>;</td></tr>
<tr><th id="444">444</th><td></td></tr>
<tr><th id="445">445</th><td>  <i class="doc">/// What processor and OS we're targeting.</i></td></tr>
<tr><th id="446">446</th><td>  <a class="type" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a> <dfn class="decl" id="llvm::X86Subtarget::TargetTriple" title='llvm::X86Subtarget::TargetTriple' data-ref="llvm::X86Subtarget::TargetTriple">TargetTriple</dfn>;</td></tr>
<tr><th id="447">447</th><td></td></tr>
<tr><th id="448">448</th><td>  <i class="doc">/// GlobalISel related APIs.</i></td></tr>
<tr><th id="449">449</th><td>  std::unique_ptr&lt;CallLowering&gt; <dfn class="decl" id="llvm::X86Subtarget::CallLoweringInfo" title='llvm::X86Subtarget::CallLoweringInfo' data-ref="llvm::X86Subtarget::CallLoweringInfo">CallLoweringInfo</dfn>;</td></tr>
<tr><th id="450">450</th><td>  std::unique_ptr&lt;LegalizerInfo&gt; <dfn class="decl" id="llvm::X86Subtarget::Legalizer" title='llvm::X86Subtarget::Legalizer' data-ref="llvm::X86Subtarget::Legalizer">Legalizer</dfn>;</td></tr>
<tr><th id="451">451</th><td>  std::unique_ptr&lt;RegisterBankInfo&gt; <dfn class="decl" id="llvm::X86Subtarget::RegBankInfo" title='llvm::X86Subtarget::RegBankInfo' data-ref="llvm::X86Subtarget::RegBankInfo">RegBankInfo</dfn>;</td></tr>
<tr><th id="452">452</th><td>  std::unique_ptr&lt;InstructionSelector&gt; <dfn class="decl" id="llvm::X86Subtarget::InstSelector" title='llvm::X86Subtarget::InstSelector' data-ref="llvm::X86Subtarget::InstSelector">InstSelector</dfn>;</td></tr>
<tr><th id="453">453</th><td></td></tr>
<tr><th id="454">454</th><td><b>private</b>:</td></tr>
<tr><th id="455">455</th><td>  <i class="doc">/// Override the stack alignment.</i></td></tr>
<tr><th id="456">456</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::X86Subtarget::StackAlignOverride" title='llvm::X86Subtarget::StackAlignOverride' data-ref="llvm::X86Subtarget::StackAlignOverride">StackAlignOverride</dfn>;</td></tr>
<tr><th id="457">457</th><td></td></tr>
<tr><th id="458">458</th><td>  <i class="doc">/// Preferred vector width from function attribute.</i></td></tr>
<tr><th id="459">459</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::X86Subtarget::PreferVectorWidthOverride" title='llvm::X86Subtarget::PreferVectorWidthOverride' data-ref="llvm::X86Subtarget::PreferVectorWidthOverride">PreferVectorWidthOverride</dfn>;</td></tr>
<tr><th id="460">460</th><td></td></tr>
<tr><th id="461">461</th><td>  <i class="doc">/// Resolved preferred vector width from function attribute and subtarget</i></td></tr>
<tr><th id="462">462</th><td><i class="doc">  /// features.</i></td></tr>
<tr><th id="463">463</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::X86Subtarget::PreferVectorWidth" title='llvm::X86Subtarget::PreferVectorWidth' data-ref="llvm::X86Subtarget::PreferVectorWidth">PreferVectorWidth</dfn> = <a class="macro" href="../../../../../include/stdint.h.html#139" title="(4294967295U)" data-ref="_M/UINT32_MAX">UINT32_MAX</a>;</td></tr>
<tr><th id="464">464</th><td></td></tr>
<tr><th id="465">465</th><td>  <i class="doc">/// Required vector width from function attribute.</i></td></tr>
<tr><th id="466">466</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::X86Subtarget::RequiredVectorWidth" title='llvm::X86Subtarget::RequiredVectorWidth' data-ref="llvm::X86Subtarget::RequiredVectorWidth">RequiredVectorWidth</dfn>;</td></tr>
<tr><th id="467">467</th><td></td></tr>
<tr><th id="468">468</th><td>  <i class="doc">/// True if compiling for 64-bit, false for 16-bit or 32-bit.</i></td></tr>
<tr><th id="469">469</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::In64BitMode" title='llvm::X86Subtarget::In64BitMode' data-ref="llvm::X86Subtarget::In64BitMode">In64BitMode</dfn>;</td></tr>
<tr><th id="470">470</th><td></td></tr>
<tr><th id="471">471</th><td>  <i class="doc">/// True if compiling for 32-bit, false for 16-bit or 64-bit.</i></td></tr>
<tr><th id="472">472</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::In32BitMode" title='llvm::X86Subtarget::In32BitMode' data-ref="llvm::X86Subtarget::In32BitMode">In32BitMode</dfn>;</td></tr>
<tr><th id="473">473</th><td></td></tr>
<tr><th id="474">474</th><td>  <i class="doc">/// True if compiling for 16-bit, false for 32-bit or 64-bit.</i></td></tr>
<tr><th id="475">475</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Subtarget::In16BitMode" title='llvm::X86Subtarget::In16BitMode' data-ref="llvm::X86Subtarget::In16BitMode">In16BitMode</dfn>;</td></tr>
<tr><th id="476">476</th><td></td></tr>
<tr><th id="477">477</th><td>  <i class="doc">/// Contains the Overhead of gathe<span class="command">r\scatter</span> instructions</i></td></tr>
<tr><th id="478">478</th><td>  <em>int</em> <dfn class="decl" id="llvm::X86Subtarget::GatherOverhead" title='llvm::X86Subtarget::GatherOverhead' data-ref="llvm::X86Subtarget::GatherOverhead">GatherOverhead</dfn> = <var>1024</var>;</td></tr>
<tr><th id="479">479</th><td>  <em>int</em> <dfn class="decl" id="llvm::X86Subtarget::ScatterOverhead" title='llvm::X86Subtarget::ScatterOverhead' data-ref="llvm::X86Subtarget::ScatterOverhead">ScatterOverhead</dfn> = <var>1024</var>;</td></tr>
<tr><th id="480">480</th><td></td></tr>
<tr><th id="481">481</th><td>  <a class="type" href="X86SelectionDAGInfo.h.html#llvm::X86SelectionDAGInfo" title='llvm::X86SelectionDAGInfo' data-ref="llvm::X86SelectionDAGInfo">X86SelectionDAGInfo</a> <dfn class="decl" id="llvm::X86Subtarget::TSInfo" title='llvm::X86Subtarget::TSInfo' data-ref="llvm::X86Subtarget::TSInfo">TSInfo</dfn>;</td></tr>
<tr><th id="482">482</th><td>  <i>// Ordering here is important. X86InstrInfo initializes X86RegisterInfo which</i></td></tr>
<tr><th id="483">483</th><td><i>  // X86TargetLowering needs.</i></td></tr>
<tr><th id="484">484</th><td>  <a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo">X86InstrInfo</a> <dfn class="decl" id="llvm::X86Subtarget::InstrInfo" title='llvm::X86Subtarget::InstrInfo' data-ref="llvm::X86Subtarget::InstrInfo">InstrInfo</dfn>;</td></tr>
<tr><th id="485">485</th><td>  <a class="type" href="X86ISelLowering.h.html#llvm::X86TargetLowering" title='llvm::X86TargetLowering' data-ref="llvm::X86TargetLowering">X86TargetLowering</a> <dfn class="decl" id="llvm::X86Subtarget::TLInfo" title='llvm::X86Subtarget::TLInfo' data-ref="llvm::X86Subtarget::TLInfo">TLInfo</dfn>;</td></tr>
<tr><th id="486">486</th><td>  <a class="type" href="X86FrameLowering.h.html#llvm::X86FrameLowering" title='llvm::X86FrameLowering' data-ref="llvm::X86FrameLowering">X86FrameLowering</a> <dfn class="decl" id="llvm::X86Subtarget::FrameLowering" title='llvm::X86Subtarget::FrameLowering' data-ref="llvm::X86Subtarget::FrameLowering">FrameLowering</dfn>;</td></tr>
<tr><th id="487">487</th><td></td></tr>
<tr><th id="488">488</th><td><b>public</b>:</td></tr>
<tr><th id="489">489</th><td>  <i class="doc">/// This constructor initializes the data members to match that</i></td></tr>
<tr><th id="490">490</th><td><i class="doc">  /// of the specified triple.</i></td></tr>
<tr><th id="491">491</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="492">492</th><td>  <dfn class="decl" id="_ZN4llvm12X86SubtargetC1ERKNS_6TripleENS_9StringRefES4_RKNS_16X86TargetMachineEjjj" title='llvm::X86Subtarget::X86Subtarget' data-ref="_ZN4llvm12X86SubtargetC1ERKNS_6TripleENS_9StringRefES4_RKNS_16X86TargetMachineEjjj">X86Subtarget</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a> &amp;<dfn class="local col9 decl" id="999TT" title='TT' data-type='const llvm::Triple &amp;' data-ref="999TT">TT</dfn>, <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col0 decl" id="1000CPU" title='CPU' data-type='llvm::StringRef' data-ref="1000CPU">CPU</dfn>, <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col1 decl" id="1001FS" title='FS' data-type='llvm::StringRef' data-ref="1001FS">FS</dfn>,</td></tr>
<tr><th id="493">493</th><td>               <em>const</em> <a class="type" href="X86ISelLowering.h.html#llvm::X86TargetMachine" title='llvm::X86TargetMachine' data-ref="llvm::X86TargetMachine">X86TargetMachine</a> &amp;<dfn class="local col2 decl" id="1002TM" title='TM' data-type='const llvm::X86TargetMachine &amp;' data-ref="1002TM">TM</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="1003StackAlignOverride" title='StackAlignOverride' data-type='unsigned int' data-ref="1003StackAlignOverride">StackAlignOverride</dfn>,</td></tr>
<tr><th id="494">494</th><td>               <em>unsigned</em> <dfn class="local col4 decl" id="1004PreferVectorWidthOverride" title='PreferVectorWidthOverride' data-type='unsigned int' data-ref="1004PreferVectorWidthOverride">PreferVectorWidthOverride</dfn>,</td></tr>
<tr><th id="495">495</th><td>               <em>unsigned</em> <dfn class="local col5 decl" id="1005RequiredVectorWidth" title='RequiredVectorWidth' data-type='unsigned int' data-ref="1005RequiredVectorWidth">RequiredVectorWidth</dfn>);</td></tr>
<tr><th id="496">496</th><td></td></tr>
<tr><th id="497">497</th><td>  <em>const</em> <a class="type" href="X86ISelLowering.h.html#llvm::X86TargetLowering" title='llvm::X86TargetLowering' data-ref="llvm::X86TargetLowering">X86TargetLowering</a> *<dfn class="decl def" id="_ZNK4llvm12X86Subtarget17getTargetLoweringEv" title='llvm::X86Subtarget::getTargetLowering' data-ref="_ZNK4llvm12X86Subtarget17getTargetLoweringEv">getTargetLowering</dfn>() <em>const</em> override {</td></tr>
<tr><th id="498">498</th><td>    <b>return</b> &amp;<a class="member" href="#llvm::X86Subtarget::TLInfo" title='llvm::X86Subtarget::TLInfo' data-ref="llvm::X86Subtarget::TLInfo">TLInfo</a>;</td></tr>
<tr><th id="499">499</th><td>  }</td></tr>
<tr><th id="500">500</th><td></td></tr>
<tr><th id="501">501</th><td>  <em>const</em> <a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo">X86InstrInfo</a> *<dfn class="decl def" id="_ZNK4llvm12X86Subtarget12getInstrInfoEv" title='llvm::X86Subtarget::getInstrInfo' data-ref="_ZNK4llvm12X86Subtarget12getInstrInfoEv">getInstrInfo</dfn>() <em>const</em> override { <b>return</b> &amp;<a class="member" href="#llvm::X86Subtarget::InstrInfo" title='llvm::X86Subtarget::InstrInfo' data-ref="llvm::X86Subtarget::InstrInfo">InstrInfo</a>; }</td></tr>
<tr><th id="502">502</th><td></td></tr>
<tr><th id="503">503</th><td>  <em>const</em> <a class="type" href="X86FrameLowering.h.html#llvm::X86FrameLowering" title='llvm::X86FrameLowering' data-ref="llvm::X86FrameLowering">X86FrameLowering</a> *<dfn class="decl def" id="_ZNK4llvm12X86Subtarget16getFrameLoweringEv" title='llvm::X86Subtarget::getFrameLowering' data-ref="_ZNK4llvm12X86Subtarget16getFrameLoweringEv">getFrameLowering</dfn>() <em>const</em> override {</td></tr>
<tr><th id="504">504</th><td>    <b>return</b> &amp;<a class="member" href="#llvm::X86Subtarget::FrameLowering" title='llvm::X86Subtarget::FrameLowering' data-ref="llvm::X86Subtarget::FrameLowering">FrameLowering</a>;</td></tr>
<tr><th id="505">505</th><td>  }</td></tr>
<tr><th id="506">506</th><td></td></tr>
<tr><th id="507">507</th><td>  <em>const</em> <a class="type" href="X86SelectionDAGInfo.h.html#llvm::X86SelectionDAGInfo" title='llvm::X86SelectionDAGInfo' data-ref="llvm::X86SelectionDAGInfo">X86SelectionDAGInfo</a> *<dfn class="decl def" id="_ZNK4llvm12X86Subtarget19getSelectionDAGInfoEv" title='llvm::X86Subtarget::getSelectionDAGInfo' data-ref="_ZNK4llvm12X86Subtarget19getSelectionDAGInfoEv">getSelectionDAGInfo</dfn>() <em>const</em> override {</td></tr>
<tr><th id="508">508</th><td>    <b>return</b> &amp;<a class="member" href="#llvm::X86Subtarget::TSInfo" title='llvm::X86Subtarget::TSInfo' data-ref="llvm::X86Subtarget::TSInfo">TSInfo</a>;</td></tr>
<tr><th id="509">509</th><td>  }</td></tr>
<tr><th id="510">510</th><td></td></tr>
<tr><th id="511">511</th><td>  <em>const</em> <a class="type" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo" title='llvm::X86RegisterInfo' data-ref="llvm::X86RegisterInfo">X86RegisterInfo</a> *<dfn class="decl def" id="_ZNK4llvm12X86Subtarget15getRegisterInfoEv" title='llvm::X86Subtarget::getRegisterInfo' data-ref="_ZNK4llvm12X86Subtarget15getRegisterInfoEv">getRegisterInfo</dfn>() <em>const</em> override {</td></tr>
<tr><th id="512">512</th><td>    <b>return</b> &amp;<a class="member" href="#_ZNK4llvm12X86Subtarget12getInstrInfoEv" title='llvm::X86Subtarget::getInstrInfo' data-ref="_ZNK4llvm12X86Subtarget12getInstrInfoEv">getInstrInfo</a>()-&gt;<a class="ref" href="X86InstrInfo.h.html#_ZNK4llvm12X86InstrInfo15getRegisterInfoEv" title='llvm::X86InstrInfo::getRegisterInfo' data-ref="_ZNK4llvm12X86InstrInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="513">513</th><td>  }</td></tr>
<tr><th id="514">514</th><td></td></tr>
<tr><th id="515">515</th><td>  <i class="doc">/// Returns the minimum alignment known to hold of the</i></td></tr>
<tr><th id="516">516</th><td><i class="doc">  /// stack frame on entry to the function and which must be maintained by every</i></td></tr>
<tr><th id="517">517</th><td><i class="doc">  /// function for this subtarget.</i></td></tr>
<tr><th id="518">518</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget17getStackAlignmentEv" title='llvm::X86Subtarget::getStackAlignment' data-ref="_ZNK4llvm12X86Subtarget17getStackAlignmentEv">getStackAlignment</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::stackAlignment" title='llvm::X86Subtarget::stackAlignment' data-ref="llvm::X86Subtarget::stackAlignment">stackAlignment</a>; }</td></tr>
<tr><th id="519">519</th><td></td></tr>
<tr><th id="520">520</th><td>  <i class="doc">/// Returns the maximum memset / memcpy size</i></td></tr>
<tr><th id="521">521</th><td><i class="doc">  /// that still makes it profitable to inline the call.</i></td></tr>
<tr><th id="522">522</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget25getMaxInlineSizeThresholdEv" title='llvm::X86Subtarget::getMaxInlineSizeThreshold' data-ref="_ZNK4llvm12X86Subtarget25getMaxInlineSizeThresholdEv">getMaxInlineSizeThreshold</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::MaxInlineSizeThreshold" title='llvm::X86Subtarget::MaxInlineSizeThreshold' data-ref="llvm::X86Subtarget::MaxInlineSizeThreshold">MaxInlineSizeThreshold</a>; }</td></tr>
<tr><th id="523">523</th><td></td></tr>
<tr><th id="524">524</th><td>  <i class="doc">/// ParseSubtargetFeatures - Parses features string setting specified</i></td></tr>
<tr><th id="525">525</th><td><i class="doc">  /// subtarget options.  Definition of function is auto generated by tblgen.</i></td></tr>
<tr><th id="526">526</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm12X86Subtarget22ParseSubtargetFeaturesENS_9StringRefES1_" title='llvm::X86Subtarget::ParseSubtargetFeatures' data-ref="_ZN4llvm12X86Subtarget22ParseSubtargetFeaturesENS_9StringRefES1_">ParseSubtargetFeatures</dfn>(<a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col6 decl" id="1006CPU" title='CPU' data-type='llvm::StringRef' data-ref="1006CPU">CPU</dfn>, <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col7 decl" id="1007FS" title='FS' data-type='llvm::StringRef' data-ref="1007FS">FS</dfn>);</td></tr>
<tr><th id="527">527</th><td></td></tr>
<tr><th id="528">528</th><td>  <i class="doc">/// Methods used by Global ISel</i></td></tr>
<tr><th id="529">529</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering" title='llvm::CallLowering' data-ref="llvm::CallLowering">CallLowering</a> *<dfn class="decl" id="_ZNK4llvm12X86Subtarget15getCallLoweringEv" title='llvm::X86Subtarget::getCallLowering' data-ref="_ZNK4llvm12X86Subtarget15getCallLoweringEv">getCallLowering</dfn>() <em>const</em> override;</td></tr>
<tr><th id="530">530</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector">InstructionSelector</a> *<dfn class="decl" id="_ZNK4llvm12X86Subtarget22getInstructionSelectorEv" title='llvm::X86Subtarget::getInstructionSelector' data-ref="_ZNK4llvm12X86Subtarget22getInstructionSelectorEv">getInstructionSelector</dfn>() <em>const</em> override;</td></tr>
<tr><th id="531">531</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalizerInfo" title='llvm::LegalizerInfo' data-ref="llvm::LegalizerInfo">LegalizerInfo</a> *<dfn class="decl" id="_ZNK4llvm12X86Subtarget16getLegalizerInfoEv" title='llvm::X86Subtarget::getLegalizerInfo' data-ref="_ZNK4llvm12X86Subtarget16getLegalizerInfoEv">getLegalizerInfo</dfn>() <em>const</em> override;</td></tr>
<tr><th id="532">532</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a> *<dfn class="decl" id="_ZNK4llvm12X86Subtarget14getRegBankInfoEv" title='llvm::X86Subtarget::getRegBankInfo' data-ref="_ZNK4llvm12X86Subtarget14getRegBankInfoEv">getRegBankInfo</dfn>() <em>const</em> override;</td></tr>
<tr><th id="533">533</th><td></td></tr>
<tr><th id="534">534</th><td><b>private</b>:</td></tr>
<tr><th id="535">535</th><td>  <i class="doc">/// Initialize the full set of dependencies so we can use an initializer</i></td></tr>
<tr><th id="536">536</th><td><i class="doc">  /// list for X86Subtarget.</i></td></tr>
<tr><th id="537">537</th><td>  <a class="type" href="#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget">X86Subtarget</a> &amp;<dfn class="decl" id="_ZN4llvm12X86Subtarget31initializeSubtargetDependenciesENS_9StringRefES1_" title='llvm::X86Subtarget::initializeSubtargetDependencies' data-ref="_ZN4llvm12X86Subtarget31initializeSubtargetDependenciesENS_9StringRefES1_">initializeSubtargetDependencies</dfn>(<a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col8 decl" id="1008CPU" title='CPU' data-type='llvm::StringRef' data-ref="1008CPU">CPU</dfn>, <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col9 decl" id="1009FS" title='FS' data-type='llvm::StringRef' data-ref="1009FS">FS</dfn>);</td></tr>
<tr><th id="538">538</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm12X86Subtarget21initSubtargetFeaturesENS_9StringRefES1_" title='llvm::X86Subtarget::initSubtargetFeatures' data-ref="_ZN4llvm12X86Subtarget21initSubtargetFeaturesENS_9StringRefES1_">initSubtargetFeatures</dfn>(<a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col0 decl" id="1010CPU" title='CPU' data-type='llvm::StringRef' data-ref="1010CPU">CPU</dfn>, <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col1 decl" id="1011FS" title='FS' data-type='llvm::StringRef' data-ref="1011FS">FS</dfn>);</td></tr>
<tr><th id="539">539</th><td></td></tr>
<tr><th id="540">540</th><td><b>public</b>:</td></tr>
<tr><th id="541">541</th><td>  <i class="doc">/// Is this x86_64? (disregarding specific ABI / programming model)</i></td></tr>
<tr><th id="542">542</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget7is64BitEv" title='llvm::X86Subtarget::is64Bit' data-ref="_ZNK4llvm12X86Subtarget7is64BitEv">is64Bit</dfn>() <em>const</em> {</td></tr>
<tr><th id="543">543</th><td>    <b>return</b> <a class="member" href="#llvm::X86Subtarget::In64BitMode" title='llvm::X86Subtarget::In64BitMode' data-ref="llvm::X86Subtarget::In64BitMode">In64BitMode</a>;</td></tr>
<tr><th id="544">544</th><td>  }</td></tr>
<tr><th id="545">545</th><td></td></tr>
<tr><th id="546">546</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget7is32BitEv" title='llvm::X86Subtarget::is32Bit' data-ref="_ZNK4llvm12X86Subtarget7is32BitEv">is32Bit</dfn>() <em>const</em> {</td></tr>
<tr><th id="547">547</th><td>    <b>return</b> <a class="member" href="#llvm::X86Subtarget::In32BitMode" title='llvm::X86Subtarget::In32BitMode' data-ref="llvm::X86Subtarget::In32BitMode">In32BitMode</a>;</td></tr>
<tr><th id="548">548</th><td>  }</td></tr>
<tr><th id="549">549</th><td></td></tr>
<tr><th id="550">550</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget7is16BitEv" title='llvm::X86Subtarget::is16Bit' data-ref="_ZNK4llvm12X86Subtarget7is16BitEv">is16Bit</dfn>() <em>const</em> {</td></tr>
<tr><th id="551">551</th><td>    <b>return</b> <a class="member" href="#llvm::X86Subtarget::In16BitMode" title='llvm::X86Subtarget::In16BitMode' data-ref="llvm::X86Subtarget::In16BitMode">In16BitMode</a>;</td></tr>
<tr><th id="552">552</th><td>  }</td></tr>
<tr><th id="553">553</th><td></td></tr>
<tr><th id="554">554</th><td>  <i class="doc">/// Is this x86_64 with the ILP32 programming model (x32 ABI)?</i></td></tr>
<tr><th id="555">555</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget18isTarget64BitILP32Ev" title='llvm::X86Subtarget::isTarget64BitILP32' data-ref="_ZNK4llvm12X86Subtarget18isTarget64BitILP32Ev">isTarget64BitILP32</dfn>() <em>const</em> {</td></tr>
<tr><th id="556">556</th><td>    <b>return</b> <a class="member" href="#llvm::X86Subtarget::In64BitMode" title='llvm::X86Subtarget::In64BitMode' data-ref="llvm::X86Subtarget::In64BitMode">In64BitMode</a> &amp;&amp; (<a class="member" href="#llvm::X86Subtarget::TargetTriple" title='llvm::X86Subtarget::TargetTriple' data-ref="llvm::X86Subtarget::TargetTriple">TargetTriple</a>.<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple14getEnvironmentEv" title='llvm::Triple::getEnvironment' data-ref="_ZNK4llvm6Triple14getEnvironmentEv">getEnvironment</a>() == <a class="type" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a>::<a class="enum" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple::EnvironmentType::GNUX32" title='llvm::Triple::EnvironmentType::GNUX32' data-ref="llvm::Triple::EnvironmentType::GNUX32">GNUX32</a> ||</td></tr>
<tr><th id="557">557</th><td>                           <a class="member" href="#llvm::X86Subtarget::TargetTriple" title='llvm::X86Subtarget::TargetTriple' data-ref="llvm::X86Subtarget::TargetTriple">TargetTriple</a>.<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple8isOSNaClEv" title='llvm::Triple::isOSNaCl' data-ref="_ZNK4llvm6Triple8isOSNaClEv">isOSNaCl</a>());</td></tr>
<tr><th id="558">558</th><td>  }</td></tr>
<tr><th id="559">559</th><td></td></tr>
<tr><th id="560">560</th><td>  <i class="doc">/// Is this x86_64 with the LP64 programming model (standard AMD64, no x32)?</i></td></tr>
<tr><th id="561">561</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget17isTarget64BitLP64Ev" title='llvm::X86Subtarget::isTarget64BitLP64' data-ref="_ZNK4llvm12X86Subtarget17isTarget64BitLP64Ev">isTarget64BitLP64</dfn>() <em>const</em> {</td></tr>
<tr><th id="562">562</th><td>    <b>return</b> <a class="member" href="#llvm::X86Subtarget::In64BitMode" title='llvm::X86Subtarget::In64BitMode' data-ref="llvm::X86Subtarget::In64BitMode">In64BitMode</a> &amp;&amp; (<a class="member" href="#llvm::X86Subtarget::TargetTriple" title='llvm::X86Subtarget::TargetTriple' data-ref="llvm::X86Subtarget::TargetTriple">TargetTriple</a>.<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple14getEnvironmentEv" title='llvm::Triple::getEnvironment' data-ref="_ZNK4llvm6Triple14getEnvironmentEv">getEnvironment</a>() != <a class="type" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a>::<a class="enum" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple::EnvironmentType::GNUX32" title='llvm::Triple::EnvironmentType::GNUX32' data-ref="llvm::Triple::EnvironmentType::GNUX32">GNUX32</a> &amp;&amp;</td></tr>
<tr><th id="563">563</th><td>                           !<a class="member" href="#llvm::X86Subtarget::TargetTriple" title='llvm::X86Subtarget::TargetTriple' data-ref="llvm::X86Subtarget::TargetTriple">TargetTriple</a>.<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple8isOSNaClEv" title='llvm::Triple::isOSNaCl' data-ref="_ZNK4llvm6Triple8isOSNaClEv">isOSNaCl</a>());</td></tr>
<tr><th id="564">564</th><td>  }</td></tr>
<tr><th id="565">565</th><td></td></tr>
<tr><th id="566">566</th><td>  <span class="namespace">PICStyles::</span><a class="type" href="#llvm::PICStyles::Style" title='llvm::PICStyles::Style' data-ref="llvm::PICStyles::Style">Style</a> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget11getPICStyleEv" title='llvm::X86Subtarget::getPICStyle' data-ref="_ZNK4llvm12X86Subtarget11getPICStyleEv">getPICStyle</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::PICStyle" title='llvm::X86Subtarget::PICStyle' data-ref="llvm::X86Subtarget::PICStyle">PICStyle</a>; }</td></tr>
<tr><th id="567">567</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm12X86Subtarget11setPICStyleENS_9PICStyles5StyleE" title='llvm::X86Subtarget::setPICStyle' data-ref="_ZN4llvm12X86Subtarget11setPICStyleENS_9PICStyles5StyleE">setPICStyle</dfn>(<span class="namespace">PICStyles::</span><a class="type" href="#llvm::PICStyles::Style" title='llvm::PICStyles::Style' data-ref="llvm::PICStyles::Style">Style</a> <dfn class="local col2 decl" id="1012Style" title='Style' data-type='PICStyles::Style' data-ref="1012Style">Style</dfn>)  { <a class="member" href="#llvm::X86Subtarget::PICStyle" title='llvm::X86Subtarget::PICStyle' data-ref="llvm::X86Subtarget::PICStyle">PICStyle</a> = <a class="local col2 ref" href="#1012Style" title='Style' data-ref="1012Style">Style</a>; }</td></tr>
<tr><th id="568">568</th><td></td></tr>
<tr><th id="569">569</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget6hasX87Ev" title='llvm::X86Subtarget::hasX87' data-ref="_ZNK4llvm12X86Subtarget6hasX87Ev">hasX87</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::HasX87" title='llvm::X86Subtarget::HasX87' data-ref="llvm::X86Subtarget::HasX87">HasX87</a>; }</td></tr>
<tr><th id="570">570</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget12hasCmpxchg8bEv" title='llvm::X86Subtarget::hasCmpxchg8b' data-ref="_ZNK4llvm12X86Subtarget12hasCmpxchg8bEv">hasCmpxchg8b</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::HasCmpxchg8b" title='llvm::X86Subtarget::HasCmpxchg8b' data-ref="llvm::X86Subtarget::HasCmpxchg8b">HasCmpxchg8b</a>; }</td></tr>
<tr><th id="571">571</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget7hasNOPLEv" title='llvm::X86Subtarget::hasNOPL' data-ref="_ZNK4llvm12X86Subtarget7hasNOPLEv">hasNOPL</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::HasNOPL" title='llvm::X86Subtarget::HasNOPL' data-ref="llvm::X86Subtarget::HasNOPL">HasNOPL</a>; }</td></tr>
<tr><th id="572">572</th><td>  <i>// SSE codegen depends on cmovs, and all SSE1+ processors support them.</i></td></tr>
<tr><th id="573">573</th><td><i>  // All 64-bit processors support cmov.</i></td></tr>
<tr><th id="574">574</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget7hasCMovEv" title='llvm::X86Subtarget::hasCMov' data-ref="_ZNK4llvm12X86Subtarget7hasCMovEv">hasCMov</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::HasCMov" title='llvm::X86Subtarget::HasCMov' data-ref="llvm::X86Subtarget::HasCMov">HasCMov</a> || <a class="member" href="#llvm::X86Subtarget::X86SSELevel" title='llvm::X86Subtarget::X86SSELevel' data-ref="llvm::X86Subtarget::X86SSELevel">X86SSELevel</a> &gt;= <a class="enum" href="#llvm::X86Subtarget::X86SSEEnum::SSE1" title='llvm::X86Subtarget::X86SSEEnum::SSE1' data-ref="llvm::X86Subtarget::X86SSEEnum::SSE1">SSE1</a> || <a class="member" href="#_ZNK4llvm12X86Subtarget7is64BitEv" title='llvm::X86Subtarget::is64Bit' data-ref="_ZNK4llvm12X86Subtarget7is64BitEv">is64Bit</a>(); }</td></tr>
<tr><th id="575">575</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget7hasSSE1Ev" title='llvm::X86Subtarget::hasSSE1' data-ref="_ZNK4llvm12X86Subtarget7hasSSE1Ev">hasSSE1</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::X86SSELevel" title='llvm::X86Subtarget::X86SSELevel' data-ref="llvm::X86Subtarget::X86SSELevel">X86SSELevel</a> &gt;= <a class="enum" href="#llvm::X86Subtarget::X86SSEEnum::SSE1" title='llvm::X86Subtarget::X86SSEEnum::SSE1' data-ref="llvm::X86Subtarget::X86SSEEnum::SSE1">SSE1</a>; }</td></tr>
<tr><th id="576">576</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget7hasSSE2Ev" title='llvm::X86Subtarget::hasSSE2' data-ref="_ZNK4llvm12X86Subtarget7hasSSE2Ev">hasSSE2</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::X86SSELevel" title='llvm::X86Subtarget::X86SSELevel' data-ref="llvm::X86Subtarget::X86SSELevel">X86SSELevel</a> &gt;= <a class="enum" href="#llvm::X86Subtarget::X86SSEEnum::SSE2" title='llvm::X86Subtarget::X86SSEEnum::SSE2' data-ref="llvm::X86Subtarget::X86SSEEnum::SSE2">SSE2</a>; }</td></tr>
<tr><th id="577">577</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget7hasSSE3Ev" title='llvm::X86Subtarget::hasSSE3' data-ref="_ZNK4llvm12X86Subtarget7hasSSE3Ev">hasSSE3</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::X86SSELevel" title='llvm::X86Subtarget::X86SSELevel' data-ref="llvm::X86Subtarget::X86SSELevel">X86SSELevel</a> &gt;= <a class="enum" href="#llvm::X86Subtarget::X86SSEEnum::SSE3" title='llvm::X86Subtarget::X86SSEEnum::SSE3' data-ref="llvm::X86Subtarget::X86SSEEnum::SSE3">SSE3</a>; }</td></tr>
<tr><th id="578">578</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget8hasSSSE3Ev" title='llvm::X86Subtarget::hasSSSE3' data-ref="_ZNK4llvm12X86Subtarget8hasSSSE3Ev">hasSSSE3</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::X86SSELevel" title='llvm::X86Subtarget::X86SSELevel' data-ref="llvm::X86Subtarget::X86SSELevel">X86SSELevel</a> &gt;= <a class="enum" href="#llvm::X86Subtarget::X86SSEEnum::SSSE3" title='llvm::X86Subtarget::X86SSEEnum::SSSE3' data-ref="llvm::X86Subtarget::X86SSEEnum::SSSE3">SSSE3</a>; }</td></tr>
<tr><th id="579">579</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget8hasSSE41Ev" title='llvm::X86Subtarget::hasSSE41' data-ref="_ZNK4llvm12X86Subtarget8hasSSE41Ev">hasSSE41</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::X86SSELevel" title='llvm::X86Subtarget::X86SSELevel' data-ref="llvm::X86Subtarget::X86SSELevel">X86SSELevel</a> &gt;= <a class="enum" href="#llvm::X86Subtarget::X86SSEEnum::SSE41" title='llvm::X86Subtarget::X86SSEEnum::SSE41' data-ref="llvm::X86Subtarget::X86SSEEnum::SSE41">SSE41</a>; }</td></tr>
<tr><th id="580">580</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget8hasSSE42Ev" title='llvm::X86Subtarget::hasSSE42' data-ref="_ZNK4llvm12X86Subtarget8hasSSE42Ev">hasSSE42</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::X86SSELevel" title='llvm::X86Subtarget::X86SSELevel' data-ref="llvm::X86Subtarget::X86SSELevel">X86SSELevel</a> &gt;= <a class="enum" href="#llvm::X86Subtarget::X86SSEEnum::SSE42" title='llvm::X86Subtarget::X86SSEEnum::SSE42' data-ref="llvm::X86Subtarget::X86SSEEnum::SSE42">SSE42</a>; }</td></tr>
<tr><th id="581">581</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget6hasAVXEv" title='llvm::X86Subtarget::hasAVX' data-ref="_ZNK4llvm12X86Subtarget6hasAVXEv">hasAVX</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::X86SSELevel" title='llvm::X86Subtarget::X86SSELevel' data-ref="llvm::X86Subtarget::X86SSELevel">X86SSELevel</a> &gt;= <a class="enum" href="#llvm::X86Subtarget::X86SSEEnum::AVX" title='llvm::X86Subtarget::X86SSEEnum::AVX' data-ref="llvm::X86Subtarget::X86SSEEnum::AVX">AVX</a>; }</td></tr>
<tr><th id="582">582</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget7hasAVX2Ev" title='llvm::X86Subtarget::hasAVX2' data-ref="_ZNK4llvm12X86Subtarget7hasAVX2Ev">hasAVX2</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::X86SSELevel" title='llvm::X86Subtarget::X86SSELevel' data-ref="llvm::X86Subtarget::X86SSELevel">X86SSELevel</a> &gt;= <a class="enum" href="#llvm::X86Subtarget::X86SSEEnum::AVX2" title='llvm::X86Subtarget::X86SSEEnum::AVX2' data-ref="llvm::X86Subtarget::X86SSEEnum::AVX2">AVX2</a>; }</td></tr>
<tr><th id="583">583</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget9hasAVX512Ev" title='llvm::X86Subtarget::hasAVX512' data-ref="_ZNK4llvm12X86Subtarget9hasAVX512Ev">hasAVX512</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::X86SSELevel" title='llvm::X86Subtarget::X86SSELevel' data-ref="llvm::X86Subtarget::X86SSELevel">X86SSELevel</a> &gt;= <a class="enum" href="#llvm::X86Subtarget::X86SSEEnum::AVX512F" title='llvm::X86Subtarget::X86SSEEnum::AVX512F' data-ref="llvm::X86Subtarget::X86SSEEnum::AVX512F">AVX512F</a>; }</td></tr>
<tr><th id="584">584</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget9hasInt256Ev" title='llvm::X86Subtarget::hasInt256' data-ref="_ZNK4llvm12X86Subtarget9hasInt256Ev">hasInt256</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#_ZNK4llvm12X86Subtarget7hasAVX2Ev" title='llvm::X86Subtarget::hasAVX2' data-ref="_ZNK4llvm12X86Subtarget7hasAVX2Ev">hasAVX2</a>(); }</td></tr>
<tr><th id="585">585</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget8hasSSE4AEv" title='llvm::X86Subtarget::hasSSE4A' data-ref="_ZNK4llvm12X86Subtarget8hasSSE4AEv">hasSSE4A</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::HasSSE4A" title='llvm::X86Subtarget::HasSSE4A' data-ref="llvm::X86Subtarget::HasSSE4A">HasSSE4A</a>; }</td></tr>
<tr><th id="586">586</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget6hasMMXEv" title='llvm::X86Subtarget::hasMMX' data-ref="_ZNK4llvm12X86Subtarget6hasMMXEv">hasMMX</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::X863DNowLevel" title='llvm::X86Subtarget::X863DNowLevel' data-ref="llvm::X86Subtarget::X863DNowLevel">X863DNowLevel</a> &gt;= <a class="enum" href="#llvm::X86Subtarget::X863DNowEnum::MMX" title='llvm::X86Subtarget::X863DNowEnum::MMX' data-ref="llvm::X86Subtarget::X863DNowEnum::MMX">MMX</a>; }</td></tr>
<tr><th id="587">587</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget8has3DNowEv" title='llvm::X86Subtarget::has3DNow' data-ref="_ZNK4llvm12X86Subtarget8has3DNowEv">has3DNow</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::X863DNowLevel" title='llvm::X86Subtarget::X863DNowLevel' data-ref="llvm::X86Subtarget::X863DNowLevel">X863DNowLevel</a> &gt;= <a class="enum" href="#llvm::X86Subtarget::X863DNowEnum::ThreeDNow" title='llvm::X86Subtarget::X863DNowEnum::ThreeDNow' data-ref="llvm::X86Subtarget::X863DNowEnum::ThreeDNow">ThreeDNow</a>; }</td></tr>
<tr><th id="588">588</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget9has3DNowAEv" title='llvm::X86Subtarget::has3DNowA' data-ref="_ZNK4llvm12X86Subtarget9has3DNowAEv">has3DNowA</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::X863DNowLevel" title='llvm::X86Subtarget::X863DNowLevel' data-ref="llvm::X86Subtarget::X863DNowLevel">X863DNowLevel</a> &gt;= <a class="enum" href="#llvm::X86Subtarget::X863DNowEnum::ThreeDNowA" title='llvm::X86Subtarget::X863DNowEnum::ThreeDNowA' data-ref="llvm::X86Subtarget::X863DNowEnum::ThreeDNowA">ThreeDNowA</a>; }</td></tr>
<tr><th id="589">589</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget9hasPOPCNTEv" title='llvm::X86Subtarget::hasPOPCNT' data-ref="_ZNK4llvm12X86Subtarget9hasPOPCNTEv">hasPOPCNT</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::HasPOPCNT" title='llvm::X86Subtarget::HasPOPCNT' data-ref="llvm::X86Subtarget::HasPOPCNT">HasPOPCNT</a>; }</td></tr>
<tr><th id="590">590</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget6hasAESEv" title='llvm::X86Subtarget::hasAES' data-ref="_ZNK4llvm12X86Subtarget6hasAESEv">hasAES</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::HasAES" title='llvm::X86Subtarget::HasAES' data-ref="llvm::X86Subtarget::HasAES">HasAES</a>; }</td></tr>
<tr><th id="591">591</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget7hasVAESEv" title='llvm::X86Subtarget::hasVAES' data-ref="_ZNK4llvm12X86Subtarget7hasVAESEv">hasVAES</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::HasVAES" title='llvm::X86Subtarget::HasVAES' data-ref="llvm::X86Subtarget::HasVAES">HasVAES</a>; }</td></tr>
<tr><th id="592">592</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget7hasFXSREv" title='llvm::X86Subtarget::hasFXSR' data-ref="_ZNK4llvm12X86Subtarget7hasFXSREv">hasFXSR</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::HasFXSR" title='llvm::X86Subtarget::HasFXSR' data-ref="llvm::X86Subtarget::HasFXSR">HasFXSR</a>; }</td></tr>
<tr><th id="593">593</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget8hasXSAVEEv" title='llvm::X86Subtarget::hasXSAVE' data-ref="_ZNK4llvm12X86Subtarget8hasXSAVEEv">hasXSAVE</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::HasXSAVE" title='llvm::X86Subtarget::HasXSAVE' data-ref="llvm::X86Subtarget::HasXSAVE">HasXSAVE</a>; }</td></tr>
<tr><th id="594">594</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget11hasXSAVEOPTEv" title='llvm::X86Subtarget::hasXSAVEOPT' data-ref="_ZNK4llvm12X86Subtarget11hasXSAVEOPTEv">hasXSAVEOPT</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::HasXSAVEOPT" title='llvm::X86Subtarget::HasXSAVEOPT' data-ref="llvm::X86Subtarget::HasXSAVEOPT">HasXSAVEOPT</a>; }</td></tr>
<tr><th id="595">595</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget9hasXSAVECEv" title='llvm::X86Subtarget::hasXSAVEC' data-ref="_ZNK4llvm12X86Subtarget9hasXSAVECEv">hasXSAVEC</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::HasXSAVEC" title='llvm::X86Subtarget::HasXSAVEC' data-ref="llvm::X86Subtarget::HasXSAVEC">HasXSAVEC</a>; }</td></tr>
<tr><th id="596">596</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget9hasXSAVESEv" title='llvm::X86Subtarget::hasXSAVES' data-ref="_ZNK4llvm12X86Subtarget9hasXSAVESEv">hasXSAVES</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::HasXSAVES" title='llvm::X86Subtarget::HasXSAVES' data-ref="llvm::X86Subtarget::HasXSAVES">HasXSAVES</a>; }</td></tr>
<tr><th id="597">597</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget9hasPCLMULEv" title='llvm::X86Subtarget::hasPCLMUL' data-ref="_ZNK4llvm12X86Subtarget9hasPCLMULEv">hasPCLMUL</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::HasPCLMUL" title='llvm::X86Subtarget::HasPCLMUL' data-ref="llvm::X86Subtarget::HasPCLMUL">HasPCLMUL</a>; }</td></tr>
<tr><th id="598">598</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget13hasVPCLMULQDQEv" title='llvm::X86Subtarget::hasVPCLMULQDQ' data-ref="_ZNK4llvm12X86Subtarget13hasVPCLMULQDQEv">hasVPCLMULQDQ</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::HasVPCLMULQDQ" title='llvm::X86Subtarget::HasVPCLMULQDQ' data-ref="llvm::X86Subtarget::HasVPCLMULQDQ">HasVPCLMULQDQ</a>; }</td></tr>
<tr><th id="599">599</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget7hasGFNIEv" title='llvm::X86Subtarget::hasGFNI' data-ref="_ZNK4llvm12X86Subtarget7hasGFNIEv">hasGFNI</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::HasGFNI" title='llvm::X86Subtarget::HasGFNI' data-ref="llvm::X86Subtarget::HasGFNI">HasGFNI</a>; }</td></tr>
<tr><th id="600">600</th><td>  <i>// Prefer FMA4 to FMA - its better for commutation/memory folding and</i></td></tr>
<tr><th id="601">601</th><td><i>  // has equal or better performance on all supported targets.</i></td></tr>
<tr><th id="602">602</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget6hasFMAEv" title='llvm::X86Subtarget::hasFMA' data-ref="_ZNK4llvm12X86Subtarget6hasFMAEv">hasFMA</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::HasFMA" title='llvm::X86Subtarget::HasFMA' data-ref="llvm::X86Subtarget::HasFMA">HasFMA</a>; }</td></tr>
<tr><th id="603">603</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget7hasFMA4Ev" title='llvm::X86Subtarget::hasFMA4' data-ref="_ZNK4llvm12X86Subtarget7hasFMA4Ev">hasFMA4</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::HasFMA4" title='llvm::X86Subtarget::HasFMA4' data-ref="llvm::X86Subtarget::HasFMA4">HasFMA4</a>; }</td></tr>
<tr><th id="604">604</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget9hasAnyFMAEv" title='llvm::X86Subtarget::hasAnyFMA' data-ref="_ZNK4llvm12X86Subtarget9hasAnyFMAEv">hasAnyFMA</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#_ZNK4llvm12X86Subtarget6hasFMAEv" title='llvm::X86Subtarget::hasFMA' data-ref="_ZNK4llvm12X86Subtarget6hasFMAEv">hasFMA</a>() || <a class="member" href="#_ZNK4llvm12X86Subtarget7hasFMA4Ev" title='llvm::X86Subtarget::hasFMA4' data-ref="_ZNK4llvm12X86Subtarget7hasFMA4Ev">hasFMA4</a>(); }</td></tr>
<tr><th id="605">605</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget6hasXOPEv" title='llvm::X86Subtarget::hasXOP' data-ref="_ZNK4llvm12X86Subtarget6hasXOPEv">hasXOP</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::HasXOP" title='llvm::X86Subtarget::HasXOP' data-ref="llvm::X86Subtarget::HasXOP">HasXOP</a>; }</td></tr>
<tr><th id="606">606</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget6hasTBMEv" title='llvm::X86Subtarget::hasTBM' data-ref="_ZNK4llvm12X86Subtarget6hasTBMEv">hasTBM</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::HasTBM" title='llvm::X86Subtarget::HasTBM' data-ref="llvm::X86Subtarget::HasTBM">HasTBM</a>; }</td></tr>
<tr><th id="607">607</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget6hasLWPEv" title='llvm::X86Subtarget::hasLWP' data-ref="_ZNK4llvm12X86Subtarget6hasLWPEv">hasLWP</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::HasLWP" title='llvm::X86Subtarget::HasLWP' data-ref="llvm::X86Subtarget::HasLWP">HasLWP</a>; }</td></tr>
<tr><th id="608">608</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget8hasMOVBEEv" title='llvm::X86Subtarget::hasMOVBE' data-ref="_ZNK4llvm12X86Subtarget8hasMOVBEEv">hasMOVBE</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::HasMOVBE" title='llvm::X86Subtarget::HasMOVBE' data-ref="llvm::X86Subtarget::HasMOVBE">HasMOVBE</a>; }</td></tr>
<tr><th id="609">609</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget9hasRDRANDEv" title='llvm::X86Subtarget::hasRDRAND' data-ref="_ZNK4llvm12X86Subtarget9hasRDRANDEv">hasRDRAND</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::HasRDRAND" title='llvm::X86Subtarget::HasRDRAND' data-ref="llvm::X86Subtarget::HasRDRAND">HasRDRAND</a>; }</td></tr>
<tr><th id="610">610</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget7hasF16CEv" title='llvm::X86Subtarget::hasF16C' data-ref="_ZNK4llvm12X86Subtarget7hasF16CEv">hasF16C</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::HasF16C" title='llvm::X86Subtarget::HasF16C' data-ref="llvm::X86Subtarget::HasF16C">HasF16C</a>; }</td></tr>
<tr><th id="611">611</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget11hasFSGSBaseEv" title='llvm::X86Subtarget::hasFSGSBase' data-ref="_ZNK4llvm12X86Subtarget11hasFSGSBaseEv">hasFSGSBase</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::HasFSGSBase" title='llvm::X86Subtarget::HasFSGSBase' data-ref="llvm::X86Subtarget::HasFSGSBase">HasFSGSBase</a>; }</td></tr>
<tr><th id="612">612</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget8hasLZCNTEv" title='llvm::X86Subtarget::hasLZCNT' data-ref="_ZNK4llvm12X86Subtarget8hasLZCNTEv">hasLZCNT</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::HasLZCNT" title='llvm::X86Subtarget::HasLZCNT' data-ref="llvm::X86Subtarget::HasLZCNT">HasLZCNT</a>; }</td></tr>
<tr><th id="613">613</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget6hasBMIEv" title='llvm::X86Subtarget::hasBMI' data-ref="_ZNK4llvm12X86Subtarget6hasBMIEv">hasBMI</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::HasBMI" title='llvm::X86Subtarget::HasBMI' data-ref="llvm::X86Subtarget::HasBMI">HasBMI</a>; }</td></tr>
<tr><th id="614">614</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget7hasBMI2Ev" title='llvm::X86Subtarget::hasBMI2' data-ref="_ZNK4llvm12X86Subtarget7hasBMI2Ev">hasBMI2</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::HasBMI2" title='llvm::X86Subtarget::HasBMI2' data-ref="llvm::X86Subtarget::HasBMI2">HasBMI2</a>; }</td></tr>
<tr><th id="615">615</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget7hasVBMIEv" title='llvm::X86Subtarget::hasVBMI' data-ref="_ZNK4llvm12X86Subtarget7hasVBMIEv">hasVBMI</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::HasVBMI" title='llvm::X86Subtarget::HasVBMI' data-ref="llvm::X86Subtarget::HasVBMI">HasVBMI</a>; }</td></tr>
<tr><th id="616">616</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget8hasVBMI2Ev" title='llvm::X86Subtarget::hasVBMI2' data-ref="_ZNK4llvm12X86Subtarget8hasVBMI2Ev">hasVBMI2</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::HasVBMI2" title='llvm::X86Subtarget::HasVBMI2' data-ref="llvm::X86Subtarget::HasVBMI2">HasVBMI2</a>; }</td></tr>
<tr><th id="617">617</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget7hasIFMAEv" title='llvm::X86Subtarget::hasIFMA' data-ref="_ZNK4llvm12X86Subtarget7hasIFMAEv">hasIFMA</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::HasIFMA" title='llvm::X86Subtarget::HasIFMA' data-ref="llvm::X86Subtarget::HasIFMA">HasIFMA</a>; }</td></tr>
<tr><th id="618">618</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget6hasRTMEv" title='llvm::X86Subtarget::hasRTM' data-ref="_ZNK4llvm12X86Subtarget6hasRTMEv">hasRTM</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::HasRTM" title='llvm::X86Subtarget::HasRTM' data-ref="llvm::X86Subtarget::HasRTM">HasRTM</a>; }</td></tr>
<tr><th id="619">619</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget6hasADXEv" title='llvm::X86Subtarget::hasADX' data-ref="_ZNK4llvm12X86Subtarget6hasADXEv">hasADX</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::HasADX" title='llvm::X86Subtarget::HasADX' data-ref="llvm::X86Subtarget::HasADX">HasADX</a>; }</td></tr>
<tr><th id="620">620</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget6hasSHAEv" title='llvm::X86Subtarget::hasSHA' data-ref="_ZNK4llvm12X86Subtarget6hasSHAEv">hasSHA</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::HasSHA" title='llvm::X86Subtarget::HasSHA' data-ref="llvm::X86Subtarget::HasSHA">HasSHA</a>; }</td></tr>
<tr><th id="621">621</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget9hasPRFCHWEv" title='llvm::X86Subtarget::hasPRFCHW' data-ref="_ZNK4llvm12X86Subtarget9hasPRFCHWEv">hasPRFCHW</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::HasPRFCHW" title='llvm::X86Subtarget::HasPRFCHW' data-ref="llvm::X86Subtarget::HasPRFCHW">HasPRFCHW</a> || <a class="member" href="#llvm::X86Subtarget::HasPREFETCHWT1" title='llvm::X86Subtarget::HasPREFETCHWT1' data-ref="llvm::X86Subtarget::HasPREFETCHWT1">HasPREFETCHWT1</a>; }</td></tr>
<tr><th id="622">622</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget14hasPREFETCHWT1Ev" title='llvm::X86Subtarget::hasPREFETCHWT1' data-ref="_ZNK4llvm12X86Subtarget14hasPREFETCHWT1Ev">hasPREFETCHWT1</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::HasPREFETCHWT1" title='llvm::X86Subtarget::HasPREFETCHWT1' data-ref="llvm::X86Subtarget::HasPREFETCHWT1">HasPREFETCHWT1</a>; }</td></tr>
<tr><th id="623">623</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget14hasSSEPrefetchEv" title='llvm::X86Subtarget::hasSSEPrefetch' data-ref="_ZNK4llvm12X86Subtarget14hasSSEPrefetchEv">hasSSEPrefetch</dfn>() <em>const</em> {</td></tr>
<tr><th id="624">624</th><td>    <i>// We implicitly enable these when we have a write prefix supporting cache</i></td></tr>
<tr><th id="625">625</th><td><i>    // level OR if we have prfchw, but don't already have a read prefetch from</i></td></tr>
<tr><th id="626">626</th><td><i>    // 3dnow.</i></td></tr>
<tr><th id="627">627</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm12X86Subtarget7hasSSE1Ev" title='llvm::X86Subtarget::hasSSE1' data-ref="_ZNK4llvm12X86Subtarget7hasSSE1Ev">hasSSE1</a>() || (<a class="member" href="#_ZNK4llvm12X86Subtarget9hasPRFCHWEv" title='llvm::X86Subtarget::hasPRFCHW' data-ref="_ZNK4llvm12X86Subtarget9hasPRFCHWEv">hasPRFCHW</a>() &amp;&amp; !<a class="member" href="#_ZNK4llvm12X86Subtarget8has3DNowEv" title='llvm::X86Subtarget::has3DNow' data-ref="_ZNK4llvm12X86Subtarget8has3DNowEv">has3DNow</a>()) || <a class="member" href="#_ZNK4llvm12X86Subtarget14hasPREFETCHWT1Ev" title='llvm::X86Subtarget::hasPREFETCHWT1' data-ref="_ZNK4llvm12X86Subtarget14hasPREFETCHWT1Ev">hasPREFETCHWT1</a>();</td></tr>
<tr><th id="628">628</th><td>  }</td></tr>
<tr><th id="629">629</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget9hasRDSEEDEv" title='llvm::X86Subtarget::hasRDSEED' data-ref="_ZNK4llvm12X86Subtarget9hasRDSEEDEv">hasRDSEED</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::HasRDSEED" title='llvm::X86Subtarget::HasRDSEED' data-ref="llvm::X86Subtarget::HasRDSEED">HasRDSEED</a>; }</td></tr>
<tr><th id="630">630</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget11hasLAHFSAHFEv" title='llvm::X86Subtarget::hasLAHFSAHF' data-ref="_ZNK4llvm12X86Subtarget11hasLAHFSAHFEv">hasLAHFSAHF</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::HasLAHFSAHF" title='llvm::X86Subtarget::HasLAHFSAHF' data-ref="llvm::X86Subtarget::HasLAHFSAHF">HasLAHFSAHF</a>; }</td></tr>
<tr><th id="631">631</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget9hasMWAITXEv" title='llvm::X86Subtarget::hasMWAITX' data-ref="_ZNK4llvm12X86Subtarget9hasMWAITXEv">hasMWAITX</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::HasMWAITX" title='llvm::X86Subtarget::HasMWAITX' data-ref="llvm::X86Subtarget::HasMWAITX">HasMWAITX</a>; }</td></tr>
<tr><th id="632">632</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget9hasCLZEROEv" title='llvm::X86Subtarget::hasCLZERO' data-ref="_ZNK4llvm12X86Subtarget9hasCLZEROEv">hasCLZERO</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::HasCLZERO" title='llvm::X86Subtarget::HasCLZERO' data-ref="llvm::X86Subtarget::HasCLZERO">HasCLZERO</a>; }</td></tr>
<tr><th id="633">633</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget11hasCLDEMOTEEv" title='llvm::X86Subtarget::hasCLDEMOTE' data-ref="_ZNK4llvm12X86Subtarget11hasCLDEMOTEEv">hasCLDEMOTE</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::HasCLDEMOTE" title='llvm::X86Subtarget::HasCLDEMOTE' data-ref="llvm::X86Subtarget::HasCLDEMOTE">HasCLDEMOTE</a>; }</td></tr>
<tr><th id="634">634</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget10hasMOVDIRIEv" title='llvm::X86Subtarget::hasMOVDIRI' data-ref="_ZNK4llvm12X86Subtarget10hasMOVDIRIEv">hasMOVDIRI</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::HasMOVDIRI" title='llvm::X86Subtarget::HasMOVDIRI' data-ref="llvm::X86Subtarget::HasMOVDIRI">HasMOVDIRI</a>; }</td></tr>
<tr><th id="635">635</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget12hasMOVDIR64BEv" title='llvm::X86Subtarget::hasMOVDIR64B' data-ref="_ZNK4llvm12X86Subtarget12hasMOVDIR64BEv">hasMOVDIR64B</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::HasMOVDIR64B" title='llvm::X86Subtarget::HasMOVDIR64B' data-ref="llvm::X86Subtarget::HasMOVDIR64B">HasMOVDIR64B</a>; }</td></tr>
<tr><th id="636">636</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget10hasPTWRITEEv" title='llvm::X86Subtarget::hasPTWRITE' data-ref="_ZNK4llvm12X86Subtarget10hasPTWRITEEv">hasPTWRITE</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::HasPTWRITE" title='llvm::X86Subtarget::HasPTWRITE' data-ref="llvm::X86Subtarget::HasPTWRITE">HasPTWRITE</a>; }</td></tr>
<tr><th id="637">637</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget10isSHLDSlowEv" title='llvm::X86Subtarget::isSHLDSlow' data-ref="_ZNK4llvm12X86Subtarget10isSHLDSlowEv">isSHLDSlow</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::IsSHLDSlow" title='llvm::X86Subtarget::IsSHLDSlow' data-ref="llvm::X86Subtarget::IsSHLDSlow">IsSHLDSlow</a>; }</td></tr>
<tr><th id="638">638</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget12isPMULLDSlowEv" title='llvm::X86Subtarget::isPMULLDSlow' data-ref="_ZNK4llvm12X86Subtarget12isPMULLDSlowEv">isPMULLDSlow</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::IsPMULLDSlow" title='llvm::X86Subtarget::IsPMULLDSlow' data-ref="llvm::X86Subtarget::IsPMULLDSlow">IsPMULLDSlow</a>; }</td></tr>
<tr><th id="639">639</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget13isPMADDWDSlowEv" title='llvm::X86Subtarget::isPMADDWDSlow' data-ref="_ZNK4llvm12X86Subtarget13isPMADDWDSlowEv">isPMADDWDSlow</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::IsPMADDWDSlow" title='llvm::X86Subtarget::IsPMADDWDSlow' data-ref="llvm::X86Subtarget::IsPMADDWDSlow">IsPMADDWDSlow</a>; }</td></tr>
<tr><th id="640">640</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget20isUnalignedMem16SlowEv" title='llvm::X86Subtarget::isUnalignedMem16Slow' data-ref="_ZNK4llvm12X86Subtarget20isUnalignedMem16SlowEv">isUnalignedMem16Slow</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::IsUAMem16Slow" title='llvm::X86Subtarget::IsUAMem16Slow' data-ref="llvm::X86Subtarget::IsUAMem16Slow">IsUAMem16Slow</a>; }</td></tr>
<tr><th id="641">641</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget20isUnalignedMem32SlowEv" title='llvm::X86Subtarget::isUnalignedMem32Slow' data-ref="_ZNK4llvm12X86Subtarget20isUnalignedMem32SlowEv">isUnalignedMem32Slow</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::IsUAMem32Slow" title='llvm::X86Subtarget::IsUAMem32Slow' data-ref="llvm::X86Subtarget::IsUAMem32Slow">IsUAMem32Slow</a>; }</td></tr>
<tr><th id="642">642</th><td>  <em>int</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget17getGatherOverheadEv" title='llvm::X86Subtarget::getGatherOverhead' data-ref="_ZNK4llvm12X86Subtarget17getGatherOverheadEv">getGatherOverhead</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::GatherOverhead" title='llvm::X86Subtarget::GatherOverhead' data-ref="llvm::X86Subtarget::GatherOverhead">GatherOverhead</a>; }</td></tr>
<tr><th id="643">643</th><td>  <em>int</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget18getScatterOverheadEv" title='llvm::X86Subtarget::getScatterOverhead' data-ref="_ZNK4llvm12X86Subtarget18getScatterOverheadEv">getScatterOverhead</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::ScatterOverhead" title='llvm::X86Subtarget::ScatterOverhead' data-ref="llvm::X86Subtarget::ScatterOverhead">ScatterOverhead</a>; }</td></tr>
<tr><th id="644">644</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget18hasSSEUnalignedMemEv" title='llvm::X86Subtarget::hasSSEUnalignedMem' data-ref="_ZNK4llvm12X86Subtarget18hasSSEUnalignedMemEv">hasSSEUnalignedMem</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::HasSSEUnalignedMem" title='llvm::X86Subtarget::HasSSEUnalignedMem' data-ref="llvm::X86Subtarget::HasSSEUnalignedMem">HasSSEUnalignedMem</a>; }</td></tr>
<tr><th id="645">645</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget13hasCmpxchg16bEv" title='llvm::X86Subtarget::hasCmpxchg16b' data-ref="_ZNK4llvm12X86Subtarget13hasCmpxchg16bEv">hasCmpxchg16b</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::HasCmpxchg16b" title='llvm::X86Subtarget::HasCmpxchg16b' data-ref="llvm::X86Subtarget::HasCmpxchg16b">HasCmpxchg16b</a> &amp;&amp; <a class="member" href="#_ZNK4llvm12X86Subtarget7is64BitEv" title='llvm::X86Subtarget::is64Bit' data-ref="_ZNK4llvm12X86Subtarget7is64BitEv">is64Bit</a>(); }</td></tr>
<tr><th id="646">646</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget11useLeaForSPEv" title='llvm::X86Subtarget::useLeaForSP' data-ref="_ZNK4llvm12X86Subtarget11useLeaForSPEv">useLeaForSP</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::UseLeaForSP" title='llvm::X86Subtarget::UseLeaForSP' data-ref="llvm::X86Subtarget::UseLeaForSP">UseLeaForSP</a>; }</td></tr>
<tr><th id="647">647</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget18hasPOPCNTFalseDepsEv" title='llvm::X86Subtarget::hasPOPCNTFalseDeps' data-ref="_ZNK4llvm12X86Subtarget18hasPOPCNTFalseDepsEv">hasPOPCNTFalseDeps</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::HasPOPCNTFalseDeps" title='llvm::X86Subtarget::HasPOPCNTFalseDeps' data-ref="llvm::X86Subtarget::HasPOPCNTFalseDeps">HasPOPCNTFalseDeps</a>; }</td></tr>
<tr><th id="648">648</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget17hasLZCNTFalseDepsEv" title='llvm::X86Subtarget::hasLZCNTFalseDeps' data-ref="_ZNK4llvm12X86Subtarget17hasLZCNTFalseDepsEv">hasLZCNTFalseDeps</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::HasLZCNTFalseDeps" title='llvm::X86Subtarget::HasLZCNTFalseDeps' data-ref="llvm::X86Subtarget::HasLZCNTFalseDeps">HasLZCNTFalseDeps</a>; }</td></tr>
<tr><th id="649">649</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget22hasFastVariableShuffleEv" title='llvm::X86Subtarget::hasFastVariableShuffle' data-ref="_ZNK4llvm12X86Subtarget22hasFastVariableShuffleEv">hasFastVariableShuffle</dfn>() <em>const</em> {</td></tr>
<tr><th id="650">650</th><td>    <b>return</b> <a class="member" href="#llvm::X86Subtarget::HasFastVariableShuffle" title='llvm::X86Subtarget::HasFastVariableShuffle' data-ref="llvm::X86Subtarget::HasFastVariableShuffle">HasFastVariableShuffle</a>;</td></tr>
<tr><th id="651">651</th><td>  }</td></tr>
<tr><th id="652">652</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget27hasFastPartialYMMorZMMWriteEv" title='llvm::X86Subtarget::hasFastPartialYMMorZMMWrite' data-ref="_ZNK4llvm12X86Subtarget27hasFastPartialYMMorZMMWriteEv">hasFastPartialYMMorZMMWrite</dfn>() <em>const</em> {</td></tr>
<tr><th id="653">653</th><td>    <b>return</b> <a class="member" href="#llvm::X86Subtarget::HasFastPartialYMMorZMMWrite" title='llvm::X86Subtarget::HasFastPartialYMMorZMMWrite' data-ref="llvm::X86Subtarget::HasFastPartialYMMorZMMWrite">HasFastPartialYMMorZMMWrite</a>;</td></tr>
<tr><th id="654">654</th><td>  }</td></tr>
<tr><th id="655">655</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget13hasFastGatherEv" title='llvm::X86Subtarget::hasFastGather' data-ref="_ZNK4llvm12X86Subtarget13hasFastGatherEv">hasFastGather</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::HasFastGather" title='llvm::X86Subtarget::HasFastGather' data-ref="llvm::X86Subtarget::HasFastGather">HasFastGather</a>; }</td></tr>
<tr><th id="656">656</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget18hasFastScalarFSQRTEv" title='llvm::X86Subtarget::hasFastScalarFSQRT' data-ref="_ZNK4llvm12X86Subtarget18hasFastScalarFSQRTEv">hasFastScalarFSQRT</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::HasFastScalarFSQRT" title='llvm::X86Subtarget::HasFastScalarFSQRT' data-ref="llvm::X86Subtarget::HasFastScalarFSQRT">HasFastScalarFSQRT</a>; }</td></tr>
<tr><th id="657">657</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget18hasFastVectorFSQRTEv" title='llvm::X86Subtarget::hasFastVectorFSQRT' data-ref="_ZNK4llvm12X86Subtarget18hasFastVectorFSQRTEv">hasFastVectorFSQRT</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::HasFastVectorFSQRT" title='llvm::X86Subtarget::HasFastVectorFSQRT' data-ref="llvm::X86Subtarget::HasFastVectorFSQRT">HasFastVectorFSQRT</a>; }</td></tr>
<tr><th id="658">658</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget12hasFastLZCNTEv" title='llvm::X86Subtarget::hasFastLZCNT' data-ref="_ZNK4llvm12X86Subtarget12hasFastLZCNTEv">hasFastLZCNT</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::HasFastLZCNT" title='llvm::X86Subtarget::HasFastLZCNT' data-ref="llvm::X86Subtarget::HasFastLZCNT">HasFastLZCNT</a>; }</td></tr>
<tr><th id="659">659</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget17hasFastSHLDRotateEv" title='llvm::X86Subtarget::hasFastSHLDRotate' data-ref="_ZNK4llvm12X86Subtarget17hasFastSHLDRotateEv">hasFastSHLDRotate</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::HasFastSHLDRotate" title='llvm::X86Subtarget::HasFastSHLDRotate' data-ref="llvm::X86Subtarget::HasFastSHLDRotate">HasFastSHLDRotate</a>; }</td></tr>
<tr><th id="660">660</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget12hasFastBEXTREv" title='llvm::X86Subtarget::hasFastBEXTR' data-ref="_ZNK4llvm12X86Subtarget12hasFastBEXTREv">hasFastBEXTR</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::HasFastBEXTR" title='llvm::X86Subtarget::HasFastBEXTR' data-ref="llvm::X86Subtarget::HasFastBEXTR">HasFastBEXTR</a>; }</td></tr>
<tr><th id="661">661</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget20hasFastHorizontalOpsEv" title='llvm::X86Subtarget::hasFastHorizontalOps' data-ref="_ZNK4llvm12X86Subtarget20hasFastHorizontalOpsEv">hasFastHorizontalOps</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::HasFastHorizontalOps" title='llvm::X86Subtarget::HasFastHorizontalOps' data-ref="llvm::X86Subtarget::HasFastHorizontalOps">HasFastHorizontalOps</a>; }</td></tr>
<tr><th id="662">662</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget23hasFastScalarShiftMasksEv" title='llvm::X86Subtarget::hasFastScalarShiftMasks' data-ref="_ZNK4llvm12X86Subtarget23hasFastScalarShiftMasksEv">hasFastScalarShiftMasks</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::HasFastScalarShiftMasks" title='llvm::X86Subtarget::HasFastScalarShiftMasks' data-ref="llvm::X86Subtarget::HasFastScalarShiftMasks">HasFastScalarShiftMasks</a>; }</td></tr>
<tr><th id="663">663</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget23hasFastVectorShiftMasksEv" title='llvm::X86Subtarget::hasFastVectorShiftMasks' data-ref="_ZNK4llvm12X86Subtarget23hasFastVectorShiftMasksEv">hasFastVectorShiftMasks</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::HasFastVectorShiftMasks" title='llvm::X86Subtarget::HasFastVectorShiftMasks' data-ref="llvm::X86Subtarget::HasFastVectorShiftMasks">HasFastVectorShiftMasks</a>; }</td></tr>
<tr><th id="664">664</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget14hasMacroFusionEv" title='llvm::X86Subtarget::hasMacroFusion' data-ref="_ZNK4llvm12X86Subtarget14hasMacroFusionEv">hasMacroFusion</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::HasMacroFusion" title='llvm::X86Subtarget::HasMacroFusion' data-ref="llvm::X86Subtarget::HasMacroFusion">HasMacroFusion</a>; }</td></tr>
<tr><th id="665">665</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget15hasBranchFusionEv" title='llvm::X86Subtarget::hasBranchFusion' data-ref="_ZNK4llvm12X86Subtarget15hasBranchFusionEv">hasBranchFusion</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::HasBranchFusion" title='llvm::X86Subtarget::HasBranchFusion' data-ref="llvm::X86Subtarget::HasBranchFusion">HasBranchFusion</a>; }</td></tr>
<tr><th id="666">666</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget8hasERMSBEv" title='llvm::X86Subtarget::hasERMSB' data-ref="_ZNK4llvm12X86Subtarget8hasERMSBEv">hasERMSB</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::HasERMSB" title='llvm::X86Subtarget::HasERMSB' data-ref="llvm::X86Subtarget::HasERMSB">HasERMSB</a>; }</td></tr>
<tr><th id="667">667</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget15hasSlowDivide32Ev" title='llvm::X86Subtarget::hasSlowDivide32' data-ref="_ZNK4llvm12X86Subtarget15hasSlowDivide32Ev">hasSlowDivide32</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::HasSlowDivide32" title='llvm::X86Subtarget::HasSlowDivide32' data-ref="llvm::X86Subtarget::HasSlowDivide32">HasSlowDivide32</a>; }</td></tr>
<tr><th id="668">668</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget15hasSlowDivide64Ev" title='llvm::X86Subtarget::hasSlowDivide64' data-ref="_ZNK4llvm12X86Subtarget15hasSlowDivide64Ev">hasSlowDivide64</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::HasSlowDivide64" title='llvm::X86Subtarget::HasSlowDivide64' data-ref="llvm::X86Subtarget::HasSlowDivide64">HasSlowDivide64</a>; }</td></tr>
<tr><th id="669">669</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget17padShortFunctionsEv" title='llvm::X86Subtarget::padShortFunctions' data-ref="_ZNK4llvm12X86Subtarget17padShortFunctionsEv">padShortFunctions</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::PadShortFunctions" title='llvm::X86Subtarget::PadShortFunctions' data-ref="llvm::X86Subtarget::PadShortFunctions">PadShortFunctions</a>; }</td></tr>
<tr><th id="670">670</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget13slowTwoMemOpsEv" title='llvm::X86Subtarget::slowTwoMemOps' data-ref="_ZNK4llvm12X86Subtarget13slowTwoMemOpsEv">slowTwoMemOps</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::SlowTwoMemOps" title='llvm::X86Subtarget::SlowTwoMemOps' data-ref="llvm::X86Subtarget::SlowTwoMemOps">SlowTwoMemOps</a>; }</td></tr>
<tr><th id="671">671</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget9LEAusesAGEv" title='llvm::X86Subtarget::LEAusesAG' data-ref="_ZNK4llvm12X86Subtarget9LEAusesAGEv">LEAusesAG</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::LEAUsesAG" title='llvm::X86Subtarget::LEAUsesAG' data-ref="llvm::X86Subtarget::LEAUsesAG">LEAUsesAG</a>; }</td></tr>
<tr><th id="672">672</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget7slowLEAEv" title='llvm::X86Subtarget::slowLEA' data-ref="_ZNK4llvm12X86Subtarget7slowLEAEv">slowLEA</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::SlowLEA" title='llvm::X86Subtarget::SlowLEA' data-ref="llvm::X86Subtarget::SlowLEA">SlowLEA</a>; }</td></tr>
<tr><th id="673">673</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget11slow3OpsLEAEv" title='llvm::X86Subtarget::slow3OpsLEA' data-ref="_ZNK4llvm12X86Subtarget11slow3OpsLEAEv">slow3OpsLEA</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::Slow3OpsLEA" title='llvm::X86Subtarget::Slow3OpsLEA' data-ref="llvm::X86Subtarget::Slow3OpsLEA">Slow3OpsLEA</a>; }</td></tr>
<tr><th id="674">674</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget10slowIncDecEv" title='llvm::X86Subtarget::slowIncDec' data-ref="_ZNK4llvm12X86Subtarget10slowIncDecEv">slowIncDec</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::SlowIncDec" title='llvm::X86Subtarget::SlowIncDec' data-ref="llvm::X86Subtarget::SlowIncDec">SlowIncDec</a>; }</td></tr>
<tr><th id="675">675</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget6hasCDIEv" title='llvm::X86Subtarget::hasCDI' data-ref="_ZNK4llvm12X86Subtarget6hasCDIEv">hasCDI</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::HasCDI" title='llvm::X86Subtarget::HasCDI' data-ref="llvm::X86Subtarget::HasCDI">HasCDI</a>; }</td></tr>
<tr><th id="676">676</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget12hasVPOPCNTDQEv" title='llvm::X86Subtarget::hasVPOPCNTDQ' data-ref="_ZNK4llvm12X86Subtarget12hasVPOPCNTDQEv">hasVPOPCNTDQ</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::HasVPOPCNTDQ" title='llvm::X86Subtarget::HasVPOPCNTDQ' data-ref="llvm::X86Subtarget::HasVPOPCNTDQ">HasVPOPCNTDQ</a>; }</td></tr>
<tr><th id="677">677</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget6hasPFIEv" title='llvm::X86Subtarget::hasPFI' data-ref="_ZNK4llvm12X86Subtarget6hasPFIEv">hasPFI</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::HasPFI" title='llvm::X86Subtarget::HasPFI' data-ref="llvm::X86Subtarget::HasPFI">HasPFI</a>; }</td></tr>
<tr><th id="678">678</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget6hasERIEv" title='llvm::X86Subtarget::hasERI' data-ref="_ZNK4llvm12X86Subtarget6hasERIEv">hasERI</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::HasERI" title='llvm::X86Subtarget::HasERI' data-ref="llvm::X86Subtarget::HasERI">HasERI</a>; }</td></tr>
<tr><th id="679">679</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget6hasDQIEv" title='llvm::X86Subtarget::hasDQI' data-ref="_ZNK4llvm12X86Subtarget6hasDQIEv">hasDQI</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::HasDQI" title='llvm::X86Subtarget::HasDQI' data-ref="llvm::X86Subtarget::HasDQI">HasDQI</a>; }</td></tr>
<tr><th id="680">680</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget6hasBWIEv" title='llvm::X86Subtarget::hasBWI' data-ref="_ZNK4llvm12X86Subtarget6hasBWIEv">hasBWI</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::HasBWI" title='llvm::X86Subtarget::HasBWI' data-ref="llvm::X86Subtarget::HasBWI">HasBWI</a>; }</td></tr>
<tr><th id="681">681</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget6hasVLXEv" title='llvm::X86Subtarget::hasVLX' data-ref="_ZNK4llvm12X86Subtarget6hasVLXEv">hasVLX</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::HasVLX" title='llvm::X86Subtarget::HasVLX' data-ref="llvm::X86Subtarget::HasVLX">HasVLX</a>; }</td></tr>
<tr><th id="682">682</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget6hasPKUEv" title='llvm::X86Subtarget::hasPKU' data-ref="_ZNK4llvm12X86Subtarget6hasPKUEv">hasPKU</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::HasPKU" title='llvm::X86Subtarget::HasPKU' data-ref="llvm::X86Subtarget::HasPKU">HasPKU</a>; }</td></tr>
<tr><th id="683">683</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget7hasVNNIEv" title='llvm::X86Subtarget::hasVNNI' data-ref="_ZNK4llvm12X86Subtarget7hasVNNIEv">hasVNNI</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::HasVNNI" title='llvm::X86Subtarget::HasVNNI' data-ref="llvm::X86Subtarget::HasVNNI">HasVNNI</a>; }</td></tr>
<tr><th id="684">684</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget7hasBF16Ev" title='llvm::X86Subtarget::hasBF16' data-ref="_ZNK4llvm12X86Subtarget7hasBF16Ev">hasBF16</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::HasBF16" title='llvm::X86Subtarget::HasBF16' data-ref="llvm::X86Subtarget::HasBF16">HasBF16</a>; }</td></tr>
<tr><th id="685">685</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget15hasVP2INTERSECTEv" title='llvm::X86Subtarget::hasVP2INTERSECT' data-ref="_ZNK4llvm12X86Subtarget15hasVP2INTERSECTEv">hasVP2INTERSECT</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::HasVP2INTERSECT" title='llvm::X86Subtarget::HasVP2INTERSECT' data-ref="llvm::X86Subtarget::HasVP2INTERSECT">HasVP2INTERSECT</a>; }</td></tr>
<tr><th id="686">686</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget9hasBITALGEv" title='llvm::X86Subtarget::hasBITALG' data-ref="_ZNK4llvm12X86Subtarget9hasBITALGEv">hasBITALG</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::HasBITALG" title='llvm::X86Subtarget::HasBITALG' data-ref="llvm::X86Subtarget::HasBITALG">HasBITALG</a>; }</td></tr>
<tr><th id="687">687</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget6hasMPXEv" title='llvm::X86Subtarget::hasMPX' data-ref="_ZNK4llvm12X86Subtarget6hasMPXEv">hasMPX</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::HasMPX" title='llvm::X86Subtarget::HasMPX' data-ref="llvm::X86Subtarget::HasMPX">HasMPX</a>; }</td></tr>
<tr><th id="688">688</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget8hasSHSTKEv" title='llvm::X86Subtarget::hasSHSTK' data-ref="_ZNK4llvm12X86Subtarget8hasSHSTKEv">hasSHSTK</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::HasSHSTK" title='llvm::X86Subtarget::HasSHSTK' data-ref="llvm::X86Subtarget::HasSHSTK">HasSHSTK</a>; }</td></tr>
<tr><th id="689">689</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget13hasCLFLUSHOPTEv" title='llvm::X86Subtarget::hasCLFLUSHOPT' data-ref="_ZNK4llvm12X86Subtarget13hasCLFLUSHOPTEv">hasCLFLUSHOPT</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::HasCLFLUSHOPT" title='llvm::X86Subtarget::HasCLFLUSHOPT' data-ref="llvm::X86Subtarget::HasCLFLUSHOPT">HasCLFLUSHOPT</a>; }</td></tr>
<tr><th id="690">690</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget7hasCLWBEv" title='llvm::X86Subtarget::hasCLWB' data-ref="_ZNK4llvm12X86Subtarget7hasCLWBEv">hasCLWB</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::HasCLWB" title='llvm::X86Subtarget::HasCLWB' data-ref="llvm::X86Subtarget::HasCLWB">HasCLWB</a>; }</td></tr>
<tr><th id="691">691</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget11hasWBNOINVDEv" title='llvm::X86Subtarget::hasWBNOINVD' data-ref="_ZNK4llvm12X86Subtarget11hasWBNOINVDEv">hasWBNOINVD</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::HasWBNOINVD" title='llvm::X86Subtarget::HasWBNOINVD' data-ref="llvm::X86Subtarget::HasWBNOINVD">HasWBNOINVD</a>; }</td></tr>
<tr><th id="692">692</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget8hasRDPIDEv" title='llvm::X86Subtarget::hasRDPID' data-ref="_ZNK4llvm12X86Subtarget8hasRDPIDEv">hasRDPID</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::HasRDPID" title='llvm::X86Subtarget::HasRDPID' data-ref="llvm::X86Subtarget::HasRDPID">HasRDPID</a>; }</td></tr>
<tr><th id="693">693</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget10hasWAITPKGEv" title='llvm::X86Subtarget::hasWAITPKG' data-ref="_ZNK4llvm12X86Subtarget10hasWAITPKGEv">hasWAITPKG</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::HasWAITPKG" title='llvm::X86Subtarget::HasWAITPKG' data-ref="llvm::X86Subtarget::HasWAITPKG">HasWAITPKG</a>; }</td></tr>
<tr><th id="694">694</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget10hasPCONFIGEv" title='llvm::X86Subtarget::hasPCONFIG' data-ref="_ZNK4llvm12X86Subtarget10hasPCONFIGEv">hasPCONFIG</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::HasPCONFIG" title='llvm::X86Subtarget::HasPCONFIG' data-ref="llvm::X86Subtarget::HasPCONFIG">HasPCONFIG</a>; }</td></tr>
<tr><th id="695">695</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget6hasSGXEv" title='llvm::X86Subtarget::hasSGX' data-ref="_ZNK4llvm12X86Subtarget6hasSGXEv">hasSGX</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::HasSGX" title='llvm::X86Subtarget::HasSGX' data-ref="llvm::X86Subtarget::HasSGX">HasSGX</a>; }</td></tr>
<tr><th id="696">696</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget24threewayBranchProfitableEv" title='llvm::X86Subtarget::threewayBranchProfitable' data-ref="_ZNK4llvm12X86Subtarget24threewayBranchProfitableEv">threewayBranchProfitable</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::ThreewayBranchProfitable" title='llvm::X86Subtarget::ThreewayBranchProfitable' data-ref="llvm::X86Subtarget::ThreewayBranchProfitable">ThreewayBranchProfitable</a>; }</td></tr>
<tr><th id="697">697</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget10hasINVPCIDEv" title='llvm::X86Subtarget::hasINVPCID' data-ref="_ZNK4llvm12X86Subtarget10hasINVPCIDEv">hasINVPCID</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::HasINVPCID" title='llvm::X86Subtarget::HasINVPCID' data-ref="llvm::X86Subtarget::HasINVPCID">HasINVPCID</a>; }</td></tr>
<tr><th id="698">698</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget9hasENQCMDEv" title='llvm::X86Subtarget::hasENQCMD' data-ref="_ZNK4llvm12X86Subtarget9hasENQCMDEv">hasENQCMD</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::HasENQCMD" title='llvm::X86Subtarget::HasENQCMD' data-ref="llvm::X86Subtarget::HasENQCMD">HasENQCMD</a>; }</td></tr>
<tr><th id="699">699</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget25useRetpolineIndirectCallsEv" title='llvm::X86Subtarget::useRetpolineIndirectCalls' data-ref="_ZNK4llvm12X86Subtarget25useRetpolineIndirectCallsEv">useRetpolineIndirectCalls</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::UseRetpolineIndirectCalls" title='llvm::X86Subtarget::UseRetpolineIndirectCalls' data-ref="llvm::X86Subtarget::UseRetpolineIndirectCalls">UseRetpolineIndirectCalls</a>; }</td></tr>
<tr><th id="700">700</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget28useRetpolineIndirectBranchesEv" title='llvm::X86Subtarget::useRetpolineIndirectBranches' data-ref="_ZNK4llvm12X86Subtarget28useRetpolineIndirectBranchesEv">useRetpolineIndirectBranches</dfn>() <em>const</em> {</td></tr>
<tr><th id="701">701</th><td>    <b>return</b> <a class="member" href="#llvm::X86Subtarget::UseRetpolineIndirectBranches" title='llvm::X86Subtarget::UseRetpolineIndirectBranches' data-ref="llvm::X86Subtarget::UseRetpolineIndirectBranches">UseRetpolineIndirectBranches</a>;</td></tr>
<tr><th id="702">702</th><td>  }</td></tr>
<tr><th id="703">703</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget25useRetpolineExternalThunkEv" title='llvm::X86Subtarget::useRetpolineExternalThunk' data-ref="_ZNK4llvm12X86Subtarget25useRetpolineExternalThunkEv">useRetpolineExternalThunk</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::UseRetpolineExternalThunk" title='llvm::X86Subtarget::UseRetpolineExternalThunk' data-ref="llvm::X86Subtarget::UseRetpolineExternalThunk">UseRetpolineExternalThunk</a>; }</td></tr>
<tr><th id="704">704</th><td></td></tr>
<tr><th id="705">705</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget20getPreferVectorWidthEv" title='llvm::X86Subtarget::getPreferVectorWidth' data-ref="_ZNK4llvm12X86Subtarget20getPreferVectorWidthEv">getPreferVectorWidth</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::PreferVectorWidth" title='llvm::X86Subtarget::PreferVectorWidth' data-ref="llvm::X86Subtarget::PreferVectorWidth">PreferVectorWidth</a>; }</td></tr>
<tr><th id="706">706</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget22getRequiredVectorWidthEv" title='llvm::X86Subtarget::getRequiredVectorWidth' data-ref="_ZNK4llvm12X86Subtarget22getRequiredVectorWidthEv">getRequiredVectorWidth</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::RequiredVectorWidth" title='llvm::X86Subtarget::RequiredVectorWidth' data-ref="llvm::X86Subtarget::RequiredVectorWidth">RequiredVectorWidth</a>; }</td></tr>
<tr><th id="707">707</th><td></td></tr>
<tr><th id="708">708</th><td>  <i>// Helper functions to determine when we should allow widening to 512-bit</i></td></tr>
<tr><th id="709">709</th><td><i>  // during codegen.</i></td></tr>
<tr><th id="710">710</th><td><i>  // TODO: Currently we're always allowing widening on CPUs without VLX,</i></td></tr>
<tr><th id="711">711</th><td><i>  // because for many cases we don't have a better option.</i></td></tr>
<tr><th id="712">712</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget16canExtendTo512DQEv" title='llvm::X86Subtarget::canExtendTo512DQ' data-ref="_ZNK4llvm12X86Subtarget16canExtendTo512DQEv">canExtendTo512DQ</dfn>() <em>const</em> {</td></tr>
<tr><th id="713">713</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm12X86Subtarget9hasAVX512Ev" title='llvm::X86Subtarget::hasAVX512' data-ref="_ZNK4llvm12X86Subtarget9hasAVX512Ev">hasAVX512</a>() &amp;&amp; (!<a class="member" href="#_ZNK4llvm12X86Subtarget6hasVLXEv" title='llvm::X86Subtarget::hasVLX' data-ref="_ZNK4llvm12X86Subtarget6hasVLXEv">hasVLX</a>() || <a class="member" href="#_ZNK4llvm12X86Subtarget20getPreferVectorWidthEv" title='llvm::X86Subtarget::getPreferVectorWidth' data-ref="_ZNK4llvm12X86Subtarget20getPreferVectorWidthEv">getPreferVectorWidth</a>() &gt;= <var>512</var>);</td></tr>
<tr><th id="714">714</th><td>  }</td></tr>
<tr><th id="715">715</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget16canExtendTo512BWEv" title='llvm::X86Subtarget::canExtendTo512BW' data-ref="_ZNK4llvm12X86Subtarget16canExtendTo512BWEv">canExtendTo512BW</dfn>() <em>const</em>  {</td></tr>
<tr><th id="716">716</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm12X86Subtarget6hasBWIEv" title='llvm::X86Subtarget::hasBWI' data-ref="_ZNK4llvm12X86Subtarget6hasBWIEv">hasBWI</a>() &amp;&amp; <a class="member" href="#_ZNK4llvm12X86Subtarget16canExtendTo512DQEv" title='llvm::X86Subtarget::canExtendTo512DQ' data-ref="_ZNK4llvm12X86Subtarget16canExtendTo512DQEv">canExtendTo512DQ</a>();</td></tr>
<tr><th id="717">717</th><td>  }</td></tr>
<tr><th id="718">718</th><td></td></tr>
<tr><th id="719">719</th><td>  <i>// If there are no 512-bit vectors and we prefer not to use 512-bit registers,</i></td></tr>
<tr><th id="720">720</th><td><i>  // disable them in the legalizer.</i></td></tr>
<tr><th id="721">721</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget13useAVX512RegsEv" title='llvm::X86Subtarget::useAVX512Regs' data-ref="_ZNK4llvm12X86Subtarget13useAVX512RegsEv">useAVX512Regs</dfn>() <em>const</em> {</td></tr>
<tr><th id="722">722</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm12X86Subtarget9hasAVX512Ev" title='llvm::X86Subtarget::hasAVX512' data-ref="_ZNK4llvm12X86Subtarget9hasAVX512Ev">hasAVX512</a>() &amp;&amp; (<a class="member" href="#_ZNK4llvm12X86Subtarget16canExtendTo512DQEv" title='llvm::X86Subtarget::canExtendTo512DQ' data-ref="_ZNK4llvm12X86Subtarget16canExtendTo512DQEv">canExtendTo512DQ</a>() || <a class="member" href="#llvm::X86Subtarget::RequiredVectorWidth" title='llvm::X86Subtarget::RequiredVectorWidth' data-ref="llvm::X86Subtarget::RequiredVectorWidth">RequiredVectorWidth</a> &gt; <var>256</var>);</td></tr>
<tr><th id="723">723</th><td>  }</td></tr>
<tr><th id="724">724</th><td></td></tr>
<tr><th id="725">725</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget10useBWIRegsEv" title='llvm::X86Subtarget::useBWIRegs' data-ref="_ZNK4llvm12X86Subtarget10useBWIRegsEv">useBWIRegs</dfn>() <em>const</em> {</td></tr>
<tr><th id="726">726</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm12X86Subtarget6hasBWIEv" title='llvm::X86Subtarget::hasBWI' data-ref="_ZNK4llvm12X86Subtarget6hasBWIEv">hasBWI</a>() &amp;&amp; <a class="member" href="#_ZNK4llvm12X86Subtarget13useAVX512RegsEv" title='llvm::X86Subtarget::useAVX512Regs' data-ref="_ZNK4llvm12X86Subtarget13useAVX512RegsEv">useAVX512Regs</a>();</td></tr>
<tr><th id="727">727</th><td>  }</td></tr>
<tr><th id="728">728</th><td></td></tr>
<tr><th id="729">729</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget15isXRaySupportedEv" title='llvm::X86Subtarget::isXRaySupported' data-ref="_ZNK4llvm12X86Subtarget15isXRaySupportedEv">isXRaySupported</dfn>() <em>const</em> override { <b>return</b> <a class="member" href="#_ZNK4llvm12X86Subtarget7is64BitEv" title='llvm::X86Subtarget::is64Bit' data-ref="_ZNK4llvm12X86Subtarget7is64BitEv">is64Bit</a>(); }</td></tr>
<tr><th id="730">730</th><td></td></tr>
<tr><th id="731">731</th><td>  <a class="type" href="#llvm::X86Subtarget::X86ProcFamilyEnum" title='llvm::X86Subtarget::X86ProcFamilyEnum' data-ref="llvm::X86Subtarget::X86ProcFamilyEnum">X86ProcFamilyEnum</a> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget13getProcFamilyEv" title='llvm::X86Subtarget::getProcFamily' data-ref="_ZNK4llvm12X86Subtarget13getProcFamilyEv">getProcFamily</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::X86ProcFamily" title='llvm::X86Subtarget::X86ProcFamily' data-ref="llvm::X86Subtarget::X86ProcFamily">X86ProcFamily</a>; }</td></tr>
<tr><th id="732">732</th><td></td></tr>
<tr><th id="733">733</th><td>  <i class="doc">/// TODO: to be removed later and replaced with suitable properties</i></td></tr>
<tr><th id="734">734</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget6isAtomEv" title='llvm::X86Subtarget::isAtom' data-ref="_ZNK4llvm12X86Subtarget6isAtomEv">isAtom</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::X86ProcFamily" title='llvm::X86Subtarget::X86ProcFamily' data-ref="llvm::X86Subtarget::X86ProcFamily">X86ProcFamily</a> == <a class="enum" href="#llvm::X86Subtarget::X86ProcFamilyEnum::IntelAtom" title='llvm::X86Subtarget::X86ProcFamilyEnum::IntelAtom' data-ref="llvm::X86Subtarget::X86ProcFamilyEnum::IntelAtom">IntelAtom</a>; }</td></tr>
<tr><th id="735">735</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget5isSLMEv" title='llvm::X86Subtarget::isSLM' data-ref="_ZNK4llvm12X86Subtarget5isSLMEv">isSLM</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::X86ProcFamily" title='llvm::X86Subtarget::X86ProcFamily' data-ref="llvm::X86Subtarget::X86ProcFamily">X86ProcFamily</a> == <a class="enum" href="#llvm::X86Subtarget::X86ProcFamilyEnum::IntelSLM" title='llvm::X86Subtarget::X86ProcFamilyEnum::IntelSLM' data-ref="llvm::X86Subtarget::X86ProcFamilyEnum::IntelSLM">IntelSLM</a>; }</td></tr>
<tr><th id="736">736</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget5isGLMEv" title='llvm::X86Subtarget::isGLM' data-ref="_ZNK4llvm12X86Subtarget5isGLMEv">isGLM</dfn>() <em>const</em> {</td></tr>
<tr><th id="737">737</th><td>    <b>return</b> <a class="member" href="#llvm::X86Subtarget::X86ProcFamily" title='llvm::X86Subtarget::X86ProcFamily' data-ref="llvm::X86Subtarget::X86ProcFamily">X86ProcFamily</a> == <a class="enum" href="#llvm::X86Subtarget::X86ProcFamilyEnum::IntelGLM" title='llvm::X86Subtarget::X86ProcFamilyEnum::IntelGLM' data-ref="llvm::X86Subtarget::X86ProcFamilyEnum::IntelGLM">IntelGLM</a> ||</td></tr>
<tr><th id="738">738</th><td>           <a class="member" href="#llvm::X86Subtarget::X86ProcFamily" title='llvm::X86Subtarget::X86ProcFamily' data-ref="llvm::X86Subtarget::X86ProcFamily">X86ProcFamily</a> == <a class="enum" href="#llvm::X86Subtarget::X86ProcFamilyEnum::IntelGLP" title='llvm::X86Subtarget::X86ProcFamilyEnum::IntelGLP' data-ref="llvm::X86Subtarget::X86ProcFamilyEnum::IntelGLP">IntelGLP</a> ||</td></tr>
<tr><th id="739">739</th><td>           <a class="member" href="#llvm::X86Subtarget::X86ProcFamily" title='llvm::X86Subtarget::X86ProcFamily' data-ref="llvm::X86Subtarget::X86ProcFamily">X86ProcFamily</a> == <a class="enum" href="#llvm::X86Subtarget::X86ProcFamilyEnum::IntelTRM" title='llvm::X86Subtarget::X86ProcFamilyEnum::IntelTRM' data-ref="llvm::X86Subtarget::X86ProcFamilyEnum::IntelTRM">IntelTRM</a>;</td></tr>
<tr><th id="740">740</th><td>  }</td></tr>
<tr><th id="741">741</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget12useSoftFloatEv" title='llvm::X86Subtarget::useSoftFloat' data-ref="_ZNK4llvm12X86Subtarget12useSoftFloatEv">useSoftFloat</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::UseSoftFloat" title='llvm::X86Subtarget::UseSoftFloat' data-ref="llvm::X86Subtarget::UseSoftFloat">UseSoftFloat</a>; }</td></tr>
<tr><th id="742">742</th><td></td></tr>
<tr><th id="743">743</th><td>  <i class="doc">/// Use mfence if we have SSE2 or we're on x86-64 (even if we asked for</i></td></tr>
<tr><th id="744">744</th><td><i class="doc">  /// no-sse2). There isn't any reason to disable it if the target processor</i></td></tr>
<tr><th id="745">745</th><td><i class="doc">  /// supports it.</i></td></tr>
<tr><th id="746">746</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget9hasMFenceEv" title='llvm::X86Subtarget::hasMFence' data-ref="_ZNK4llvm12X86Subtarget9hasMFenceEv">hasMFence</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#_ZNK4llvm12X86Subtarget7hasSSE2Ev" title='llvm::X86Subtarget::hasSSE2' data-ref="_ZNK4llvm12X86Subtarget7hasSSE2Ev">hasSSE2</a>() || <a class="member" href="#_ZNK4llvm12X86Subtarget7is64BitEv" title='llvm::X86Subtarget::is64Bit' data-ref="_ZNK4llvm12X86Subtarget7is64BitEv">is64Bit</a>(); }</td></tr>
<tr><th id="747">747</th><td></td></tr>
<tr><th id="748">748</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a> &amp;<dfn class="decl def" id="_ZNK4llvm12X86Subtarget15getTargetTripleEv" title='llvm::X86Subtarget::getTargetTriple' data-ref="_ZNK4llvm12X86Subtarget15getTargetTripleEv">getTargetTriple</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::TargetTriple" title='llvm::X86Subtarget::TargetTriple' data-ref="llvm::X86Subtarget::TargetTriple">TargetTriple</a>; }</td></tr>
<tr><th id="749">749</th><td></td></tr>
<tr><th id="750">750</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget14isTargetDarwinEv" title='llvm::X86Subtarget::isTargetDarwin' data-ref="_ZNK4llvm12X86Subtarget14isTargetDarwinEv">isTargetDarwin</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::TargetTriple" title='llvm::X86Subtarget::TargetTriple' data-ref="llvm::X86Subtarget::TargetTriple">TargetTriple</a>.<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple10isOSDarwinEv" title='llvm::Triple::isOSDarwin' data-ref="_ZNK4llvm6Triple10isOSDarwinEv">isOSDarwin</a>(); }</td></tr>
<tr><th id="751">751</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget15isTargetFreeBSDEv" title='llvm::X86Subtarget::isTargetFreeBSD' data-ref="_ZNK4llvm12X86Subtarget15isTargetFreeBSDEv">isTargetFreeBSD</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::TargetTriple" title='llvm::X86Subtarget::TargetTriple' data-ref="llvm::X86Subtarget::TargetTriple">TargetTriple</a>.<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple11isOSFreeBSDEv" title='llvm::Triple::isOSFreeBSD' data-ref="_ZNK4llvm6Triple11isOSFreeBSDEv">isOSFreeBSD</a>(); }</td></tr>
<tr><th id="752">752</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget17isTargetDragonFlyEv" title='llvm::X86Subtarget::isTargetDragonFly' data-ref="_ZNK4llvm12X86Subtarget17isTargetDragonFlyEv">isTargetDragonFly</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::TargetTriple" title='llvm::X86Subtarget::TargetTriple' data-ref="llvm::X86Subtarget::TargetTriple">TargetTriple</a>.<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple13isOSDragonFlyEv" title='llvm::Triple::isOSDragonFly' data-ref="_ZNK4llvm6Triple13isOSDragonFlyEv">isOSDragonFly</a>(); }</td></tr>
<tr><th id="753">753</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget15isTargetSolarisEv" title='llvm::X86Subtarget::isTargetSolaris' data-ref="_ZNK4llvm12X86Subtarget15isTargetSolarisEv">isTargetSolaris</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::TargetTriple" title='llvm::X86Subtarget::TargetTriple' data-ref="llvm::X86Subtarget::TargetTriple">TargetTriple</a>.<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple11isOSSolarisEv" title='llvm::Triple::isOSSolaris' data-ref="_ZNK4llvm6Triple11isOSSolarisEv">isOSSolaris</a>(); }</td></tr>
<tr><th id="754">754</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget11isTargetPS4Ev" title='llvm::X86Subtarget::isTargetPS4' data-ref="_ZNK4llvm12X86Subtarget11isTargetPS4Ev">isTargetPS4</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::TargetTriple" title='llvm::X86Subtarget::TargetTriple' data-ref="llvm::X86Subtarget::TargetTriple">TargetTriple</a>.<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple8isPS4CPUEv" title='llvm::Triple::isPS4CPU' data-ref="_ZNK4llvm6Triple8isPS4CPUEv">isPS4CPU</a>(); }</td></tr>
<tr><th id="755">755</th><td></td></tr>
<tr><th id="756">756</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget11isTargetELFEv" title='llvm::X86Subtarget::isTargetELF' data-ref="_ZNK4llvm12X86Subtarget11isTargetELFEv">isTargetELF</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::TargetTriple" title='llvm::X86Subtarget::TargetTriple' data-ref="llvm::X86Subtarget::TargetTriple">TargetTriple</a>.<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple16isOSBinFormatELFEv" title='llvm::Triple::isOSBinFormatELF' data-ref="_ZNK4llvm6Triple16isOSBinFormatELFEv">isOSBinFormatELF</a>(); }</td></tr>
<tr><th id="757">757</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget12isTargetCOFFEv" title='llvm::X86Subtarget::isTargetCOFF' data-ref="_ZNK4llvm12X86Subtarget12isTargetCOFFEv">isTargetCOFF</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::TargetTriple" title='llvm::X86Subtarget::TargetTriple' data-ref="llvm::X86Subtarget::TargetTriple">TargetTriple</a>.<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple17isOSBinFormatCOFFEv" title='llvm::Triple::isOSBinFormatCOFF' data-ref="_ZNK4llvm6Triple17isOSBinFormatCOFFEv">isOSBinFormatCOFF</a>(); }</td></tr>
<tr><th id="758">758</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget13isTargetMachOEv" title='llvm::X86Subtarget::isTargetMachO' data-ref="_ZNK4llvm12X86Subtarget13isTargetMachOEv">isTargetMachO</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::TargetTriple" title='llvm::X86Subtarget::TargetTriple' data-ref="llvm::X86Subtarget::TargetTriple">TargetTriple</a>.<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple18isOSBinFormatMachOEv" title='llvm::Triple::isOSBinFormatMachO' data-ref="_ZNK4llvm6Triple18isOSBinFormatMachOEv">isOSBinFormatMachO</a>(); }</td></tr>
<tr><th id="759">759</th><td></td></tr>
<tr><th id="760">760</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget13isTargetLinuxEv" title='llvm::X86Subtarget::isTargetLinux' data-ref="_ZNK4llvm12X86Subtarget13isTargetLinuxEv">isTargetLinux</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::TargetTriple" title='llvm::X86Subtarget::TargetTriple' data-ref="llvm::X86Subtarget::TargetTriple">TargetTriple</a>.<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple9isOSLinuxEv" title='llvm::Triple::isOSLinux' data-ref="_ZNK4llvm6Triple9isOSLinuxEv">isOSLinux</a>(); }</td></tr>
<tr><th id="761">761</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget16isTargetKFreeBSDEv" title='llvm::X86Subtarget::isTargetKFreeBSD' data-ref="_ZNK4llvm12X86Subtarget16isTargetKFreeBSDEv">isTargetKFreeBSD</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::TargetTriple" title='llvm::X86Subtarget::TargetTriple' data-ref="llvm::X86Subtarget::TargetTriple">TargetTriple</a>.<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple12isOSKFreeBSDEv" title='llvm::Triple::isOSKFreeBSD' data-ref="_ZNK4llvm6Triple12isOSKFreeBSDEv">isOSKFreeBSD</a>(); }</td></tr>
<tr><th id="762">762</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget13isTargetGlibcEv" title='llvm::X86Subtarget::isTargetGlibc' data-ref="_ZNK4llvm12X86Subtarget13isTargetGlibcEv">isTargetGlibc</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::TargetTriple" title='llvm::X86Subtarget::TargetTriple' data-ref="llvm::X86Subtarget::TargetTriple">TargetTriple</a>.<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple9isOSGlibcEv" title='llvm::Triple::isOSGlibc' data-ref="_ZNK4llvm6Triple9isOSGlibcEv">isOSGlibc</a>(); }</td></tr>
<tr><th id="763">763</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget15isTargetAndroidEv" title='llvm::X86Subtarget::isTargetAndroid' data-ref="_ZNK4llvm12X86Subtarget15isTargetAndroidEv">isTargetAndroid</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::TargetTriple" title='llvm::X86Subtarget::TargetTriple' data-ref="llvm::X86Subtarget::TargetTriple">TargetTriple</a>.<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple9isAndroidEv" title='llvm::Triple::isAndroid' data-ref="_ZNK4llvm6Triple9isAndroidEv">isAndroid</a>(); }</td></tr>
<tr><th id="764">764</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget12isTargetNaClEv" title='llvm::X86Subtarget::isTargetNaCl' data-ref="_ZNK4llvm12X86Subtarget12isTargetNaClEv">isTargetNaCl</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::TargetTriple" title='llvm::X86Subtarget::TargetTriple' data-ref="llvm::X86Subtarget::TargetTriple">TargetTriple</a>.<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple8isOSNaClEv" title='llvm::Triple::isOSNaCl' data-ref="_ZNK4llvm6Triple8isOSNaClEv">isOSNaCl</a>(); }</td></tr>
<tr><th id="765">765</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget14isTargetNaCl32Ev" title='llvm::X86Subtarget::isTargetNaCl32' data-ref="_ZNK4llvm12X86Subtarget14isTargetNaCl32Ev">isTargetNaCl32</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#_ZNK4llvm12X86Subtarget12isTargetNaClEv" title='llvm::X86Subtarget::isTargetNaCl' data-ref="_ZNK4llvm12X86Subtarget12isTargetNaClEv">isTargetNaCl</a>() &amp;&amp; !<a class="member" href="#_ZNK4llvm12X86Subtarget7is64BitEv" title='llvm::X86Subtarget::is64Bit' data-ref="_ZNK4llvm12X86Subtarget7is64BitEv">is64Bit</a>(); }</td></tr>
<tr><th id="766">766</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget14isTargetNaCl64Ev" title='llvm::X86Subtarget::isTargetNaCl64' data-ref="_ZNK4llvm12X86Subtarget14isTargetNaCl64Ev">isTargetNaCl64</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#_ZNK4llvm12X86Subtarget12isTargetNaClEv" title='llvm::X86Subtarget::isTargetNaCl' data-ref="_ZNK4llvm12X86Subtarget12isTargetNaClEv">isTargetNaCl</a>() &amp;&amp; <a class="member" href="#_ZNK4llvm12X86Subtarget7is64BitEv" title='llvm::X86Subtarget::is64Bit' data-ref="_ZNK4llvm12X86Subtarget7is64BitEv">is64Bit</a>(); }</td></tr>
<tr><th id="767">767</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget11isTargetMCUEv" title='llvm::X86Subtarget::isTargetMCU' data-ref="_ZNK4llvm12X86Subtarget11isTargetMCUEv">isTargetMCU</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::TargetTriple" title='llvm::X86Subtarget::TargetTriple' data-ref="llvm::X86Subtarget::TargetTriple">TargetTriple</a>.<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple9isOSIAMCUEv" title='llvm::Triple::isOSIAMCU' data-ref="_ZNK4llvm6Triple9isOSIAMCUEv">isOSIAMCU</a>(); }</td></tr>
<tr><th id="768">768</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget15isTargetFuchsiaEv" title='llvm::X86Subtarget::isTargetFuchsia' data-ref="_ZNK4llvm12X86Subtarget15isTargetFuchsiaEv">isTargetFuchsia</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::TargetTriple" title='llvm::X86Subtarget::TargetTriple' data-ref="llvm::X86Subtarget::TargetTriple">TargetTriple</a>.<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple11isOSFuchsiaEv" title='llvm::Triple::isOSFuchsia' data-ref="_ZNK4llvm6Triple11isOSFuchsiaEv">isOSFuchsia</a>(); }</td></tr>
<tr><th id="769">769</th><td></td></tr>
<tr><th id="770">770</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget19isTargetWindowsMSVCEv" title='llvm::X86Subtarget::isTargetWindowsMSVC' data-ref="_ZNK4llvm12X86Subtarget19isTargetWindowsMSVCEv">isTargetWindowsMSVC</dfn>() <em>const</em> {</td></tr>
<tr><th id="771">771</th><td>    <b>return</b> <a class="member" href="#llvm::X86Subtarget::TargetTriple" title='llvm::X86Subtarget::TargetTriple' data-ref="llvm::X86Subtarget::TargetTriple">TargetTriple</a>.<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple24isWindowsMSVCEnvironmentEv" title='llvm::Triple::isWindowsMSVCEnvironment' data-ref="_ZNK4llvm6Triple24isWindowsMSVCEnvironmentEv">isWindowsMSVCEnvironment</a>();</td></tr>
<tr><th id="772">772</th><td>  }</td></tr>
<tr><th id="773">773</th><td></td></tr>
<tr><th id="774">774</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget24isTargetKnownWindowsMSVCEv" title='llvm::X86Subtarget::isTargetKnownWindowsMSVC' data-ref="_ZNK4llvm12X86Subtarget24isTargetKnownWindowsMSVCEv">isTargetKnownWindowsMSVC</dfn>() <em>const</em> {</td></tr>
<tr><th id="775">775</th><td>    <b>return</b> <a class="member" href="#llvm::X86Subtarget::TargetTriple" title='llvm::X86Subtarget::TargetTriple' data-ref="llvm::X86Subtarget::TargetTriple">TargetTriple</a>.<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple29isKnownWindowsMSVCEnvironmentEv" title='llvm::Triple::isKnownWindowsMSVCEnvironment' data-ref="_ZNK4llvm6Triple29isKnownWindowsMSVCEnvironmentEv">isKnownWindowsMSVCEnvironment</a>();</td></tr>
<tr><th id="776">776</th><td>  }</td></tr>
<tr><th id="777">777</th><td></td></tr>
<tr><th id="778">778</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget22isTargetWindowsCoreCLREv" title='llvm::X86Subtarget::isTargetWindowsCoreCLR' data-ref="_ZNK4llvm12X86Subtarget22isTargetWindowsCoreCLREv">isTargetWindowsCoreCLR</dfn>() <em>const</em> {</td></tr>
<tr><th id="779">779</th><td>    <b>return</b> <a class="member" href="#llvm::X86Subtarget::TargetTriple" title='llvm::X86Subtarget::TargetTriple' data-ref="llvm::X86Subtarget::TargetTriple">TargetTriple</a>.<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple27isWindowsCoreCLREnvironmentEv" title='llvm::Triple::isWindowsCoreCLREnvironment' data-ref="_ZNK4llvm6Triple27isWindowsCoreCLREnvironmentEv">isWindowsCoreCLREnvironment</a>();</td></tr>
<tr><th id="780">780</th><td>  }</td></tr>
<tr><th id="781">781</th><td></td></tr>
<tr><th id="782">782</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget21isTargetWindowsCygwinEv" title='llvm::X86Subtarget::isTargetWindowsCygwin' data-ref="_ZNK4llvm12X86Subtarget21isTargetWindowsCygwinEv">isTargetWindowsCygwin</dfn>() <em>const</em> {</td></tr>
<tr><th id="783">783</th><td>    <b>return</b> <a class="member" href="#llvm::X86Subtarget::TargetTriple" title='llvm::X86Subtarget::TargetTriple' data-ref="llvm::X86Subtarget::TargetTriple">TargetTriple</a>.<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple26isWindowsCygwinEnvironmentEv" title='llvm::Triple::isWindowsCygwinEnvironment' data-ref="_ZNK4llvm6Triple26isWindowsCygwinEnvironmentEv">isWindowsCygwinEnvironment</a>();</td></tr>
<tr><th id="784">784</th><td>  }</td></tr>
<tr><th id="785">785</th><td></td></tr>
<tr><th id="786">786</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget18isTargetWindowsGNUEv" title='llvm::X86Subtarget::isTargetWindowsGNU' data-ref="_ZNK4llvm12X86Subtarget18isTargetWindowsGNUEv">isTargetWindowsGNU</dfn>() <em>const</em> {</td></tr>
<tr><th id="787">787</th><td>    <b>return</b> <a class="member" href="#llvm::X86Subtarget::TargetTriple" title='llvm::X86Subtarget::TargetTriple' data-ref="llvm::X86Subtarget::TargetTriple">TargetTriple</a>.<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple23isWindowsGNUEnvironmentEv" title='llvm::Triple::isWindowsGNUEnvironment' data-ref="_ZNK4llvm6Triple23isWindowsGNUEnvironmentEv">isWindowsGNUEnvironment</a>();</td></tr>
<tr><th id="788">788</th><td>  }</td></tr>
<tr><th id="789">789</th><td></td></tr>
<tr><th id="790">790</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget22isTargetWindowsItaniumEv" title='llvm::X86Subtarget::isTargetWindowsItanium' data-ref="_ZNK4llvm12X86Subtarget22isTargetWindowsItaniumEv">isTargetWindowsItanium</dfn>() <em>const</em> {</td></tr>
<tr><th id="791">791</th><td>    <b>return</b> <a class="member" href="#llvm::X86Subtarget::TargetTriple" title='llvm::X86Subtarget::TargetTriple' data-ref="llvm::X86Subtarget::TargetTriple">TargetTriple</a>.<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple27isWindowsItaniumEnvironmentEv" title='llvm::Triple::isWindowsItaniumEnvironment' data-ref="_ZNK4llvm6Triple27isWindowsItaniumEnvironmentEv">isWindowsItaniumEnvironment</a>();</td></tr>
<tr><th id="792">792</th><td>  }</td></tr>
<tr><th id="793">793</th><td></td></tr>
<tr><th id="794">794</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget15isTargetCygMingEv" title='llvm::X86Subtarget::isTargetCygMing' data-ref="_ZNK4llvm12X86Subtarget15isTargetCygMingEv">isTargetCygMing</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::TargetTriple" title='llvm::X86Subtarget::TargetTriple' data-ref="llvm::X86Subtarget::TargetTriple">TargetTriple</a>.<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple11isOSCygMingEv" title='llvm::Triple::isOSCygMing' data-ref="_ZNK4llvm6Triple11isOSCygMingEv">isOSCygMing</a>(); }</td></tr>
<tr><th id="795">795</th><td></td></tr>
<tr><th id="796">796</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget11isOSWindowsEv" title='llvm::X86Subtarget::isOSWindows' data-ref="_ZNK4llvm12X86Subtarget11isOSWindowsEv">isOSWindows</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::TargetTriple" title='llvm::X86Subtarget::TargetTriple' data-ref="llvm::X86Subtarget::TargetTriple">TargetTriple</a>.<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple11isOSWindowsEv" title='llvm::Triple::isOSWindows' data-ref="_ZNK4llvm6Triple11isOSWindowsEv">isOSWindows</a>(); }</td></tr>
<tr><th id="797">797</th><td></td></tr>
<tr><th id="798">798</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget13isTargetWin64Ev" title='llvm::X86Subtarget::isTargetWin64' data-ref="_ZNK4llvm12X86Subtarget13isTargetWin64Ev">isTargetWin64</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::In64BitMode" title='llvm::X86Subtarget::In64BitMode' data-ref="llvm::X86Subtarget::In64BitMode">In64BitMode</a> &amp;&amp; <a class="member" href="#_ZNK4llvm12X86Subtarget11isOSWindowsEv" title='llvm::X86Subtarget::isOSWindows' data-ref="_ZNK4llvm12X86Subtarget11isOSWindowsEv">isOSWindows</a>(); }</td></tr>
<tr><th id="799">799</th><td></td></tr>
<tr><th id="800">800</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget13isTargetWin32Ev" title='llvm::X86Subtarget::isTargetWin32' data-ref="_ZNK4llvm12X86Subtarget13isTargetWin32Ev">isTargetWin32</dfn>() <em>const</em> { <b>return</b> !<a class="member" href="#llvm::X86Subtarget::In64BitMode" title='llvm::X86Subtarget::In64BitMode' data-ref="llvm::X86Subtarget::In64BitMode">In64BitMode</a> &amp;&amp; <a class="member" href="#_ZNK4llvm12X86Subtarget11isOSWindowsEv" title='llvm::X86Subtarget::isOSWindows' data-ref="_ZNK4llvm12X86Subtarget11isOSWindowsEv">isOSWindows</a>(); }</td></tr>
<tr><th id="801">801</th><td></td></tr>
<tr><th id="802">802</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget13isPICStyleGOTEv" title='llvm::X86Subtarget::isPICStyleGOT' data-ref="_ZNK4llvm12X86Subtarget13isPICStyleGOTEv">isPICStyleGOT</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::PICStyle" title='llvm::X86Subtarget::PICStyle' data-ref="llvm::X86Subtarget::PICStyle">PICStyle</a> == <span class="namespace">PICStyles::</span><a class="enum" href="#llvm::PICStyles::Style::GOT" title='llvm::PICStyles::Style::GOT' data-ref="llvm::PICStyles::Style::GOT">GOT</a>; }</td></tr>
<tr><th id="803">803</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget16isPICStyleRIPRelEv" title='llvm::X86Subtarget::isPICStyleRIPRel' data-ref="_ZNK4llvm12X86Subtarget16isPICStyleRIPRelEv">isPICStyleRIPRel</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::PICStyle" title='llvm::X86Subtarget::PICStyle' data-ref="llvm::X86Subtarget::PICStyle">PICStyle</a> == <span class="namespace">PICStyles::</span><a class="enum" href="#llvm::PICStyles::Style::RIPRel" title='llvm::PICStyles::Style::RIPRel' data-ref="llvm::PICStyles::Style::RIPRel">RIPRel</a>; }</td></tr>
<tr><th id="804">804</th><td></td></tr>
<tr><th id="805">805</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget17isPICStyleStubPICEv" title='llvm::X86Subtarget::isPICStyleStubPIC' data-ref="_ZNK4llvm12X86Subtarget17isPICStyleStubPICEv">isPICStyleStubPIC</dfn>() <em>const</em> {</td></tr>
<tr><th id="806">806</th><td>    <b>return</b> <a class="member" href="#llvm::X86Subtarget::PICStyle" title='llvm::X86Subtarget::PICStyle' data-ref="llvm::X86Subtarget::PICStyle">PICStyle</a> == <span class="namespace">PICStyles::</span><a class="enum" href="#llvm::PICStyles::Style::StubPIC" title='llvm::PICStyles::Style::StubPIC' data-ref="llvm::PICStyles::Style::StubPIC">StubPIC</a>;</td></tr>
<tr><th id="807">807</th><td>  }</td></tr>
<tr><th id="808">808</th><td></td></tr>
<tr><th id="809">809</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget21isPositionIndependentEv" title='llvm::X86Subtarget::isPositionIndependent' data-ref="_ZNK4llvm12X86Subtarget21isPositionIndependentEv">isPositionIndependent</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Subtarget::TM" title='llvm::X86Subtarget::TM' data-ref="llvm::X86Subtarget::TM">TM</a>.<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine21isPositionIndependentEv" title='llvm::TargetMachine::isPositionIndependent' data-ref="_ZNK4llvm13TargetMachine21isPositionIndependentEv">isPositionIndependent</a>(); }</td></tr>
<tr><th id="810">810</th><td></td></tr>
<tr><th id="811">811</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget18isCallingConvWin64Ej" title='llvm::X86Subtarget::isCallingConvWin64' data-ref="_ZNK4llvm12X86Subtarget18isCallingConvWin64Ej">isCallingConvWin64</dfn>(<span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col3 decl" id="1013CC" title='CC' data-type='CallingConv::ID' data-ref="1013CC">CC</dfn>) <em>const</em> {</td></tr>
<tr><th id="812">812</th><td>    <b>switch</b> (<a class="local col3 ref" href="#1013CC" title='CC' data-ref="1013CC">CC</a>) {</td></tr>
<tr><th id="813">813</th><td>    <i>// On Win64, all these conventions just use the default convention.</i></td></tr>
<tr><th id="814">814</th><td>    <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::C" title='llvm::CallingConv::C' data-ref="llvm::CallingConv::C">C</a>:</td></tr>
<tr><th id="815">815</th><td>    <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::Fast" title='llvm::CallingConv::Fast' data-ref="llvm::CallingConv::Fast">Fast</a>:</td></tr>
<tr><th id="816">816</th><td>    <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::Swift" title='llvm::CallingConv::Swift' data-ref="llvm::CallingConv::Swift">Swift</a>:</td></tr>
<tr><th id="817">817</th><td>    <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::X86_FastCall" title='llvm::CallingConv::X86_FastCall' data-ref="llvm::CallingConv::X86_FastCall">X86_FastCall</a>:</td></tr>
<tr><th id="818">818</th><td>    <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::X86_StdCall" title='llvm::CallingConv::X86_StdCall' data-ref="llvm::CallingConv::X86_StdCall">X86_StdCall</a>:</td></tr>
<tr><th id="819">819</th><td>    <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::X86_ThisCall" title='llvm::CallingConv::X86_ThisCall' data-ref="llvm::CallingConv::X86_ThisCall">X86_ThisCall</a>:</td></tr>
<tr><th id="820">820</th><td>    <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::X86_VectorCall" title='llvm::CallingConv::X86_VectorCall' data-ref="llvm::CallingConv::X86_VectorCall">X86_VectorCall</a>:</td></tr>
<tr><th id="821">821</th><td>    <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::Intel_OCL_BI" title='llvm::CallingConv::Intel_OCL_BI' data-ref="llvm::CallingConv::Intel_OCL_BI">Intel_OCL_BI</a>:</td></tr>
<tr><th id="822">822</th><td>      <b>return</b> <a class="member" href="#_ZNK4llvm12X86Subtarget13isTargetWin64Ev" title='llvm::X86Subtarget::isTargetWin64' data-ref="_ZNK4llvm12X86Subtarget13isTargetWin64Ev">isTargetWin64</a>();</td></tr>
<tr><th id="823">823</th><td>    <i>// This convention allows using the Win64 convention on other targets.</i></td></tr>
<tr><th id="824">824</th><td>    <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::Win64" title='llvm::CallingConv::Win64' data-ref="llvm::CallingConv::Win64">Win64</a>:</td></tr>
<tr><th id="825">825</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="826">826</th><td>    <i>// This convention allows using the SysV convention on Windows targets.</i></td></tr>
<tr><th id="827">827</th><td>    <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::X86_64_SysV" title='llvm::CallingConv::X86_64_SysV' data-ref="llvm::CallingConv::X86_64_SysV">X86_64_SysV</a>:</td></tr>
<tr><th id="828">828</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="829">829</th><td>    <i>// Otherwise, who knows what this is.</i></td></tr>
<tr><th id="830">830</th><td>    <b>default</b>:</td></tr>
<tr><th id="831">831</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="832">832</th><td>    }</td></tr>
<tr><th id="833">833</th><td>  }</td></tr>
<tr><th id="834">834</th><td></td></tr>
<tr><th id="835">835</th><td>  <i class="doc">/// Classify a global variable reference for the current subtarget according</i></td></tr>
<tr><th id="836">836</th><td><i class="doc">  /// to how we should reference it in a non-pcrel context.</i></td></tr>
<tr><th id="837">837</th><td>  <em>unsigned</em> <em>char</em> <dfn class="decl" id="_ZNK4llvm12X86Subtarget22classifyLocalReferenceEPKNS_11GlobalValueE" title='llvm::X86Subtarget::classifyLocalReference' data-ref="_ZNK4llvm12X86Subtarget22classifyLocalReferenceEPKNS_11GlobalValueE">classifyLocalReference</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue">GlobalValue</a> *<dfn class="local col4 decl" id="1014GV" title='GV' data-type='const llvm::GlobalValue *' data-ref="1014GV">GV</dfn>) <em>const</em>;</td></tr>
<tr><th id="838">838</th><td></td></tr>
<tr><th id="839">839</th><td>  <em>unsigned</em> <em>char</em> <dfn class="decl" id="_ZNK4llvm12X86Subtarget23classifyGlobalReferenceEPKNS_11GlobalValueERKNS_6ModuleE" title='llvm::X86Subtarget::classifyGlobalReference' data-ref="_ZNK4llvm12X86Subtarget23classifyGlobalReferenceEPKNS_11GlobalValueERKNS_6ModuleE">classifyGlobalReference</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue">GlobalValue</a> *<dfn class="local col5 decl" id="1015GV" title='GV' data-type='const llvm::GlobalValue *' data-ref="1015GV">GV</dfn>,</td></tr>
<tr><th id="840">840</th><td>                                        <em>const</em> <a class="type" href="../../../include/llvm/IR/Module.h.html#llvm::Module" title='llvm::Module' data-ref="llvm::Module">Module</a> &amp;<dfn class="local col6 decl" id="1016M" title='M' data-type='const llvm::Module &amp;' data-ref="1016M">M</dfn>) <em>const</em>;</td></tr>
<tr><th id="841">841</th><td>  <em>unsigned</em> <em>char</em> <dfn class="decl" id="_ZNK4llvm12X86Subtarget23classifyGlobalReferenceEPKNS_11GlobalValueE" title='llvm::X86Subtarget::classifyGlobalReference' data-ref="_ZNK4llvm12X86Subtarget23classifyGlobalReferenceEPKNS_11GlobalValueE">classifyGlobalReference</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue">GlobalValue</a> *<dfn class="local col7 decl" id="1017GV" title='GV' data-type='const llvm::GlobalValue *' data-ref="1017GV">GV</dfn>) <em>const</em>;</td></tr>
<tr><th id="842">842</th><td></td></tr>
<tr><th id="843">843</th><td>  <i class="doc">/// Classify a global function reference for the current subtarget.</i></td></tr>
<tr><th id="844">844</th><td>  <em>unsigned</em> <em>char</em> <dfn class="decl" id="_ZNK4llvm12X86Subtarget31classifyGlobalFunctionReferenceEPKNS_11GlobalValueERKNS_6ModuleE" title='llvm::X86Subtarget::classifyGlobalFunctionReference' data-ref="_ZNK4llvm12X86Subtarget31classifyGlobalFunctionReferenceEPKNS_11GlobalValueERKNS_6ModuleE">classifyGlobalFunctionReference</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue">GlobalValue</a> *<dfn class="local col8 decl" id="1018GV" title='GV' data-type='const llvm::GlobalValue *' data-ref="1018GV">GV</dfn>,</td></tr>
<tr><th id="845">845</th><td>                                                <em>const</em> <a class="type" href="../../../include/llvm/IR/Module.h.html#llvm::Module" title='llvm::Module' data-ref="llvm::Module">Module</a> &amp;<dfn class="local col9 decl" id="1019M" title='M' data-type='const llvm::Module &amp;' data-ref="1019M">M</dfn>) <em>const</em>;</td></tr>
<tr><th id="846">846</th><td>  <em>unsigned</em> <em>char</em> <dfn class="decl" id="_ZNK4llvm12X86Subtarget31classifyGlobalFunctionReferenceEPKNS_11GlobalValueE" title='llvm::X86Subtarget::classifyGlobalFunctionReference' data-ref="_ZNK4llvm12X86Subtarget31classifyGlobalFunctionReferenceEPKNS_11GlobalValueE">classifyGlobalFunctionReference</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue">GlobalValue</a> *<dfn class="local col0 decl" id="1020GV" title='GV' data-type='const llvm::GlobalValue *' data-ref="1020GV">GV</dfn>) <em>const</em>;</td></tr>
<tr><th id="847">847</th><td></td></tr>
<tr><th id="848">848</th><td>  <i class="doc">/// Classify a blockaddress reference for the current subtarget according to</i></td></tr>
<tr><th id="849">849</th><td><i class="doc">  /// how we should reference it in a non-pcrel context.</i></td></tr>
<tr><th id="850">850</th><td>  <em>unsigned</em> <em>char</em> <dfn class="decl" id="_ZNK4llvm12X86Subtarget29classifyBlockAddressReferenceEv" title='llvm::X86Subtarget::classifyBlockAddressReference' data-ref="_ZNK4llvm12X86Subtarget29classifyBlockAddressReferenceEv">classifyBlockAddressReference</dfn>() <em>const</em>;</td></tr>
<tr><th id="851">851</th><td></td></tr>
<tr><th id="852">852</th><td>  <i class="doc">/// Return true if the subtarget allows calls to immediate address.</i></td></tr>
<tr><th id="853">853</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12X86Subtarget26isLegalToCallImmediateAddrEv" title='llvm::X86Subtarget::isLegalToCallImmediateAddr' data-ref="_ZNK4llvm12X86Subtarget26isLegalToCallImmediateAddrEv">isLegalToCallImmediateAddr</dfn>() <em>const</em>;</td></tr>
<tr><th id="854">854</th><td></td></tr>
<tr><th id="855">855</th><td>  <i class="doc">/// If we are using retpolines, we need to expand indirectbr to avoid it</i></td></tr>
<tr><th id="856">856</th><td><i class="doc">  /// lowering to an actual indirect jump.</i></td></tr>
<tr><th id="857">857</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget22enableIndirectBrExpandEv" title='llvm::X86Subtarget::enableIndirectBrExpand' data-ref="_ZNK4llvm12X86Subtarget22enableIndirectBrExpandEv">enableIndirectBrExpand</dfn>() <em>const</em> override {</td></tr>
<tr><th id="858">858</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm12X86Subtarget28useRetpolineIndirectBranchesEv" title='llvm::X86Subtarget::useRetpolineIndirectBranches' data-ref="_ZNK4llvm12X86Subtarget28useRetpolineIndirectBranchesEv">useRetpolineIndirectBranches</a>();</td></tr>
<tr><th id="859">859</th><td>  }</td></tr>
<tr><th id="860">860</th><td></td></tr>
<tr><th id="861">861</th><td>  <i class="doc">/// Enable the MachineScheduler pass for all X86 subtargets.</i></td></tr>
<tr><th id="862">862</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget22enableMachineSchedulerEv" title='llvm::X86Subtarget::enableMachineScheduler' data-ref="_ZNK4llvm12X86Subtarget22enableMachineSchedulerEv">enableMachineScheduler</dfn>() <em>const</em> override { <b>return</b> <b>true</b>; }</td></tr>
<tr><th id="863">863</th><td></td></tr>
<tr><th id="864">864</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12X86Subtarget23enableEarlyIfConversionEv" title='llvm::X86Subtarget::enableEarlyIfConversion' data-ref="_ZNK4llvm12X86Subtarget23enableEarlyIfConversionEv">enableEarlyIfConversion</dfn>() <em>const</em> override;</td></tr>
<tr><th id="865">865</th><td></td></tr>
<tr><th id="866">866</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm12X86Subtarget18getPostRAMutationsERi" title='llvm::X86Subtarget::getPostRAMutations' data-ref="_ZNK4llvm12X86Subtarget18getPostRAMutationsERi">getPostRAMutations</dfn>(std::vector&lt;std::unique_ptr&lt;ScheduleDAGMutation&gt;&gt;</td></tr>
<tr><th id="867">867</th><td>                              &amp;<dfn class="local col1 decl" id="1021Mutations" title='Mutations' data-type='int &amp;' data-ref="1021Mutations">Mutations</dfn>) <em>const</em> override;</td></tr>
<tr><th id="868">868</th><td></td></tr>
<tr><th id="869">869</th><td>  AntiDepBreakMode <dfn class="decl def" id="_ZNK4llvm12X86Subtarget19getAntiDepBreakModeEv" title='llvm::X86Subtarget::getAntiDepBreakMode' data-ref="_ZNK4llvm12X86Subtarget19getAntiDepBreakModeEv">getAntiDepBreakMode</dfn>() <em>const</em> override {</td></tr>
<tr><th id="870">870</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo" title='llvm::TargetSubtargetInfo' data-ref="llvm::TargetSubtargetInfo">TargetSubtargetInfo</a>::<a class="enum" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo::ANTIDEP_CRITICAL" title='llvm::TargetSubtargetInfo::ANTIDEP_CRITICAL' data-ref="llvm::TargetSubtargetInfo::ANTIDEP_CRITICAL">ANTIDEP_CRITICAL</a>;</td></tr>
<tr><th id="871">871</th><td>  }</td></tr>
<tr><th id="872">872</th><td></td></tr>
<tr><th id="873">873</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86Subtarget25enableAdvancedRASplitCostEv" title='llvm::X86Subtarget::enableAdvancedRASplitCost' data-ref="_ZNK4llvm12X86Subtarget25enableAdvancedRASplitCostEv">enableAdvancedRASplitCost</dfn>() <em>const</em> override { <b>return</b> <b>true</b>; }</td></tr>
<tr><th id="874">874</th><td>};</td></tr>
<tr><th id="875">875</th><td></td></tr>
<tr><th id="876">876</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="877">877</th><td></td></tr>
<tr><th id="878">878</th><td><u>#<span data-ppcond="13">endif</span> // LLVM_LIB_TARGET_X86_X86SUBTARGET_H</u></td></tr>
<tr><th id="879">879</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='X86AsmPrinter.cpp.html'>llvm/llvm/lib/Target/X86/X86AsmPrinter.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
