// Seed: 417302951
module module_0 (
    id_1
);
  input id_1;
endmodule
`timescale 1 ps / 1 ps
`define pp_2 0
module module_1 (
    input id_0,
    input id_1
);
  reg id_2, id_3, id_4, id_5;
  initial id_3 <= 1;
endmodule
