

================================================================
== Vivado HLS Report for 'C_drain_IO_L3_out_serialize'
================================================================
* Date:           Sat Sep 14 23:31:21 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        hls_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.375 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1032|     1032| 5.160 us | 5.160 us |  1032|  1032|   none  |
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     1025|     1025|         6|          4|          1|   256|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 4, D = 6, States = { 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 9 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 3 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.45>
ST_1 : Operation 14 [1/1] (1.45ns)   --->   "%C_V_offset_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %C_V_offset)" [src/kernel_kernel.cpp:1159]   --->   Operation 14 'read' 'C_V_offset_read' <Predicate = true> <Delay = 1.45> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%C_V_offset1_i = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %C_V_offset_read, i32 6, i32 31)" [src/kernel_kernel.cpp:1159->src/kernel_kernel.cpp:1180]   --->   Operation 15 'partselect' 'C_V_offset1_i' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.37>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %C_V, [6 x i8]* @p_str33, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [7 x i8]* @p_str37, [6 x i8]* @p_str35, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %fifo_C_drain_local_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %C_V_offset, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln1159 = zext i26 %C_V_offset1_i to i64" [src/kernel_kernel.cpp:1159->src/kernel_kernel.cpp:1180]   --->   Operation 19 'zext' 'zext_ln1159' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%C_V_addr = getelementptr i512* %C_V, i64 %zext_ln1159" [src/kernel_kernel.cpp:1159->src/kernel_kernel.cpp:1180]   --->   Operation 20 'getelementptr' 'C_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %fifo_C_drain_local_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %C_V, [6 x i8]* @p_str33, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [7 x i8]* @p_str37, [6 x i8]* @p_str35, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (4.37ns)   --->   "%C_V_addr_i_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i512P(i512* %C_V_addr, i32 256)" [src/kernel_kernel.cpp:1175->src/kernel_kernel.cpp:1180]   --->   Operation 23 'writereq' 'C_V_addr_i_wr_req' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 24 [1/1] (0.60ns)   --->   "br label %0" [src/kernel_kernel.cpp:1164->src/kernel_kernel.cpp:1180]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.60>

State 3 <SV = 2> <Delay = 0.59>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%t_V = phi i9 [ 0, %entry ], [ %i_V, %hls_label_29 ]"   --->   Operation 25 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.59ns)   --->   "%icmp_ln1164 = icmp eq i9 %t_V, -256" [src/kernel_kernel.cpp:1164->src/kernel_kernel.cpp:1180]   --->   Operation 26 'icmp' 'icmp_ln1164' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 27 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.51ns)   --->   "%i_V = add i9 %t_V, 1" [src/kernel_kernel.cpp:1164->src/kernel_kernel.cpp:1180]   --->   Operation 28 'add' 'i_V' <Predicate = true> <Delay = 0.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1164, label %.exit, label %hls_label_29" [src/kernel_kernel.cpp:1164->src/kernel_kernel.cpp:1180]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.45>
ST_4 : Operation 30 [1/1] (1.45ns)   --->   "%tmp_V = call i128 @_ssdm_op_Read.ap_fifo.volatile.i128P(i128* %fifo_C_drain_local_in_V_V)" [src/kernel_kernel.cpp:1171->src/kernel_kernel.cpp:1180]   --->   Operation 30 'read' 'tmp_V' <Predicate = (!icmp_ln1164)> <Delay = 1.45> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 5 <SV = 4> <Delay = 1.45>
ST_5 : Operation 31 [1/1] (1.45ns)   --->   "%tmp_V_2 = call i128 @_ssdm_op_Read.ap_fifo.volatile.i128P(i128* %fifo_C_drain_local_in_V_V)" [src/kernel_kernel.cpp:1171->src/kernel_kernel.cpp:1180]   --->   Operation 31 'read' 'tmp_V_2' <Predicate = (!icmp_ln1164)> <Delay = 1.45> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 6 <SV = 5> <Delay = 1.45>
ST_6 : Operation 32 [1/1] (1.45ns)   --->   "%tmp_V_3 = call i128 @_ssdm_op_Read.ap_fifo.volatile.i128P(i128* %fifo_C_drain_local_in_V_V)" [src/kernel_kernel.cpp:1171->src/kernel_kernel.cpp:1180]   --->   Operation 32 'read' 'tmp_V_3' <Predicate = (!icmp_ln1164)> <Delay = 1.45> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 7 <SV = 6> <Delay = 1.45>
ST_7 : Operation 33 [1/1] (1.45ns)   --->   "%tmp_V_4 = call i128 @_ssdm_op_Read.ap_fifo.volatile.i128P(i128* %fifo_C_drain_local_in_V_V)" [src/kernel_kernel.cpp:1171->src/kernel_kernel.cpp:1180]   --->   Operation 33 'read' 'tmp_V_4' <Predicate = (!icmp_ln1164)> <Delay = 1.45> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 8 <SV = 7> <Delay = 4.37>
ST_8 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str32)" [src/kernel_kernel.cpp:1164->src/kernel_kernel.cpp:1180]   --->   Operation 34 'specregionbegin' 'tmp_i' <Predicate = (!icmp_ln1164)> <Delay = 0.00>
ST_8 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [src/kernel_kernel.cpp:1165->src/kernel_kernel.cpp:1180]   --->   Operation 35 'specpipeline' <Predicate = (!icmp_ln1164)> <Delay = 0.00>
ST_8 : Operation 36 [1/1] (0.00ns)   --->   "%p_Result_s = call i512 @_ssdm_op_BitConcatenate.i512.i128.i128.i128.i128(i128 %tmp_V_4, i128 %tmp_V_3, i128 %tmp_V_2, i128 %tmp_V)" [src/kernel_kernel.cpp:1174->src/kernel_kernel.cpp:1180]   --->   Operation 36 'bitconcatenate' 'p_Result_s' <Predicate = (!icmp_ln1164)> <Delay = 0.00>
ST_8 : Operation 37 [1/1] (4.37ns)   --->   "call void @_ssdm_op_Write.m_axi.i512P(i512* %C_V_addr, i512 %p_Result_s, i64 -1)" [src/kernel_kernel.cpp:1175->src/kernel_kernel.cpp:1180]   --->   Operation 37 'write' <Predicate = (!icmp_ln1164)> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 38 [1/1] (0.00ns)   --->   "%empty_83 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str32, i32 %tmp_i)" [src/kernel_kernel.cpp:1176->src/kernel_kernel.cpp:1180]   --->   Operation 38 'specregionend' 'empty_83' <Predicate = (!icmp_ln1164)> <Delay = 0.00>
ST_8 : Operation 39 [1/1] (0.00ns)   --->   "br label %0" [src/kernel_kernel.cpp:1164->src/kernel_kernel.cpp:1180]   --->   Operation 39 'br' <Predicate = (!icmp_ln1164)> <Delay = 0.00>

State 9 <SV = 3> <Delay = 4.37>
ST_9 : Operation 40 [5/5] (4.37ns)   --->   "%C_V_addr_i_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %C_V_addr)" [src/kernel_kernel.cpp:1175->src/kernel_kernel.cpp:1180]   --->   Operation 40 'writeresp' 'C_V_addr_i_wr_resp' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 4> <Delay = 4.37>
ST_10 : Operation 41 [4/5] (4.37ns)   --->   "%C_V_addr_i_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %C_V_addr)" [src/kernel_kernel.cpp:1175->src/kernel_kernel.cpp:1180]   --->   Operation 41 'writeresp' 'C_V_addr_i_wr_resp' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 5> <Delay = 4.37>
ST_11 : Operation 42 [3/5] (4.37ns)   --->   "%C_V_addr_i_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %C_V_addr)" [src/kernel_kernel.cpp:1175->src/kernel_kernel.cpp:1180]   --->   Operation 42 'writeresp' 'C_V_addr_i_wr_resp' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 6> <Delay = 4.37>
ST_12 : Operation 43 [2/5] (4.37ns)   --->   "%C_V_addr_i_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %C_V_addr)" [src/kernel_kernel.cpp:1175->src/kernel_kernel.cpp:1180]   --->   Operation 43 'writeresp' 'C_V_addr_i_wr_resp' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 7> <Delay = 4.37>
ST_13 : Operation 44 [1/5] (4.37ns)   --->   "%C_V_addr_i_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %C_V_addr)" [src/kernel_kernel.cpp:1175->src/kernel_kernel.cpp:1180]   --->   Operation 44 'writeresp' 'C_V_addr_i_wr_resp' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 45 [1/1] (0.00ns)   --->   "ret void" [src/kernel_kernel.cpp:1180]   --->   Operation 45 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.46ns
The critical path consists of the following:
	fifo read on port 'C_V_offset' (src/kernel_kernel.cpp:1159) [7]  (1.46 ns)

 <State 2>: 4.38ns
The critical path consists of the following:
	'getelementptr' operation ('C_V_addr', src/kernel_kernel.cpp:1159->src/kernel_kernel.cpp:1180) [10]  (0 ns)
	bus request on port 'C_V' (src/kernel_kernel.cpp:1175->src/kernel_kernel.cpp:1180) [13]  (4.38 ns)

 <State 3>: 0.593ns
The critical path consists of the following:
	'phi' operation ('i.V') with incoming values : ('i.V', src/kernel_kernel.cpp:1164->src/kernel_kernel.cpp:1180) [16]  (0 ns)
	'icmp' operation ('icmp_ln1164', src/kernel_kernel.cpp:1164->src/kernel_kernel.cpp:1180) [17]  (0.593 ns)

 <State 4>: 1.46ns
The critical path consists of the following:
	fifo read on port 'fifo_C_drain_local_in_V_V' (src/kernel_kernel.cpp:1171->src/kernel_kernel.cpp:1180) [24]  (1.46 ns)

 <State 5>: 1.46ns
The critical path consists of the following:
	fifo read on port 'fifo_C_drain_local_in_V_V' (src/kernel_kernel.cpp:1171->src/kernel_kernel.cpp:1180) [25]  (1.46 ns)

 <State 6>: 1.46ns
The critical path consists of the following:
	fifo read on port 'fifo_C_drain_local_in_V_V' (src/kernel_kernel.cpp:1171->src/kernel_kernel.cpp:1180) [26]  (1.46 ns)

 <State 7>: 1.46ns
The critical path consists of the following:
	fifo read on port 'fifo_C_drain_local_in_V_V' (src/kernel_kernel.cpp:1171->src/kernel_kernel.cpp:1180) [27]  (1.46 ns)

 <State 8>: 4.38ns
The critical path consists of the following:
	bus write on port 'C_V' (src/kernel_kernel.cpp:1175->src/kernel_kernel.cpp:1180) [29]  (4.38 ns)

 <State 9>: 4.38ns
The critical path consists of the following:
	bus access on port 'C_V' (src/kernel_kernel.cpp:1175->src/kernel_kernel.cpp:1180) [33]  (4.38 ns)

 <State 10>: 4.38ns
The critical path consists of the following:
	bus access on port 'C_V' (src/kernel_kernel.cpp:1175->src/kernel_kernel.cpp:1180) [33]  (4.38 ns)

 <State 11>: 4.38ns
The critical path consists of the following:
	bus access on port 'C_V' (src/kernel_kernel.cpp:1175->src/kernel_kernel.cpp:1180) [33]  (4.38 ns)

 <State 12>: 4.38ns
The critical path consists of the following:
	bus access on port 'C_V' (src/kernel_kernel.cpp:1175->src/kernel_kernel.cpp:1180) [33]  (4.38 ns)

 <State 13>: 4.38ns
The critical path consists of the following:
	bus access on port 'C_V' (src/kernel_kernel.cpp:1175->src/kernel_kernel.cpp:1180) [33]  (4.38 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
