// Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
// Date        : Tue Apr 19 21:00:48 2022
// Host        : DESKTOP-7MUVEUF running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_eucDis_0_5_sim_netlist.v
// Design      : design_1_eucDis_0_5
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z010clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_eucDis_0_5,eucDis,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "eucDis,Vivado 2021.1" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_control_AWADDR,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_BRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR" *) input [13:0]s_axi_control_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID" *) input s_axi_control_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY" *) output s_axi_control_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WDATA" *) input [31:0]s_axi_control_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB" *) input [3:0]s_axi_control_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WVALID" *) input s_axi_control_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WREADY" *) output s_axi_control_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BRESP" *) output [1:0]s_axi_control_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BVALID" *) output s_axi_control_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BREADY" *) input s_axi_control_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR" *) input [13:0]s_axi_control_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID" *) input s_axi_control_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY" *) output s_axi_control_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RDATA" *) output [31:0]s_axi_control_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RRESP" *) output [1:0]s_axi_control_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RVALID" *) output s_axi_control_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 14, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 4, NUM_WRITE_THREADS 4, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_control_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;

  wire \<const0> ;
  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [13:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [13:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [1:0]NLW_inst_s_axi_control_BRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_RRESP_UNCONNECTED;

  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_S_AXI_CONTROL_ADDR_WIDTH = "14" *) 
  (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  (* ap_ST_fsm_pp0_stage0 = "13'b0000000000010" *) 
  (* ap_ST_fsm_state1 = "13'b0000000000001" *) 
  (* ap_ST_fsm_state10 = "13'b0000000010000" *) 
  (* ap_ST_fsm_state11 = "13'b0000000100000" *) 
  (* ap_ST_fsm_state12 = "13'b0000001000000" *) 
  (* ap_ST_fsm_state13 = "13'b0000010000000" *) 
  (* ap_ST_fsm_state14 = "13'b0000100000000" *) 
  (* ap_ST_fsm_state15 = "13'b0001000000000" *) 
  (* ap_ST_fsm_state16 = "13'b0010000000000" *) 
  (* ap_ST_fsm_state17 = "13'b0100000000000" *) 
  (* ap_ST_fsm_state18 = "13'b1000000000000" *) 
  (* ap_ST_fsm_state8 = "13'b0000000000100" *) 
  (* ap_ST_fsm_state9 = "13'b0000000001000" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eucDis inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BRESP(NLW_inst_s_axi_control_BRESP_UNCONNECTED[1:0]),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RRESP(NLW_inst_s_axi_control_RRESP_UNCONNECTED[1:0]),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
endmodule

(* C_S_AXI_CONTROL_ADDR_WIDTH = "14" *) (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) (* ap_ST_fsm_pp0_stage0 = "13'b0000000000010" *) 
(* ap_ST_fsm_state1 = "13'b0000000000001" *) (* ap_ST_fsm_state10 = "13'b0000000010000" *) (* ap_ST_fsm_state11 = "13'b0000000100000" *) 
(* ap_ST_fsm_state12 = "13'b0000001000000" *) (* ap_ST_fsm_state13 = "13'b0000010000000" *) (* ap_ST_fsm_state14 = "13'b0000100000000" *) 
(* ap_ST_fsm_state15 = "13'b0001000000000" *) (* ap_ST_fsm_state16 = "13'b0010000000000" *) (* ap_ST_fsm_state17 = "13'b0100000000000" *) 
(* ap_ST_fsm_state18 = "13'b1000000000000" *) (* ap_ST_fsm_state8 = "13'b0000000000100" *) (* ap_ST_fsm_state9 = "13'b0000000001000" *) 
(* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eucDis
   (ap_clk,
    ap_rst_n,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_AWADDR,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_ARADDR,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP,
    interrupt);
  input ap_clk;
  input ap_rst_n;
  input s_axi_control_AWVALID;
  output s_axi_control_AWREADY;
  input [13:0]s_axi_control_AWADDR;
  input s_axi_control_WVALID;
  output s_axi_control_WREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_ARVALID;
  output s_axi_control_ARREADY;
  input [13:0]s_axi_control_ARADDR;
  output s_axi_control_RVALID;
  input s_axi_control_RREADY;
  output [31:0]s_axi_control_RDATA;
  output [1:0]s_axi_control_RRESP;
  output s_axi_control_BVALID;
  input s_axi_control_BREADY;
  output [1:0]s_axi_control_BRESP;
  output interrupt;

  wire \<const0> ;
  wire [6:0]A_0_address0;
  wire [10:3]add_ln10_fu_413_p2;
  wire [31:0]add_ln9_2_fu_702_p2;
  wire [31:0]add_ln9_2_reg_1045;
  wire \add_ln9_2_reg_1045[11]_i_15_n_0 ;
  wire \add_ln9_2_reg_1045[11]_i_16_n_0 ;
  wire \add_ln9_2_reg_1045[11]_i_17_n_0 ;
  wire \add_ln9_2_reg_1045[11]_i_18_n_0 ;
  wire \add_ln9_2_reg_1045[11]_i_19_n_0 ;
  wire \add_ln9_2_reg_1045[11]_i_20_n_0 ;
  wire \add_ln9_2_reg_1045[11]_i_21_n_0 ;
  wire \add_ln9_2_reg_1045[11]_i_22_n_0 ;
  wire \add_ln9_2_reg_1045[11]_i_2_n_0 ;
  wire \add_ln9_2_reg_1045[11]_i_3_n_0 ;
  wire \add_ln9_2_reg_1045[11]_i_4_n_0 ;
  wire \add_ln9_2_reg_1045[11]_i_5_n_0 ;
  wire \add_ln9_2_reg_1045[11]_i_6_n_0 ;
  wire \add_ln9_2_reg_1045[11]_i_7_n_0 ;
  wire \add_ln9_2_reg_1045[11]_i_8_n_0 ;
  wire \add_ln9_2_reg_1045[11]_i_9_n_0 ;
  wire \add_ln9_2_reg_1045[15]_i_15_n_0 ;
  wire \add_ln9_2_reg_1045[15]_i_16_n_0 ;
  wire \add_ln9_2_reg_1045[15]_i_17_n_0 ;
  wire \add_ln9_2_reg_1045[15]_i_18_n_0 ;
  wire \add_ln9_2_reg_1045[15]_i_19_n_0 ;
  wire \add_ln9_2_reg_1045[15]_i_20_n_0 ;
  wire \add_ln9_2_reg_1045[15]_i_21_n_0 ;
  wire \add_ln9_2_reg_1045[15]_i_22_n_0 ;
  wire \add_ln9_2_reg_1045[15]_i_2_n_0 ;
  wire \add_ln9_2_reg_1045[15]_i_3_n_0 ;
  wire \add_ln9_2_reg_1045[15]_i_4_n_0 ;
  wire \add_ln9_2_reg_1045[15]_i_5_n_0 ;
  wire \add_ln9_2_reg_1045[15]_i_6_n_0 ;
  wire \add_ln9_2_reg_1045[15]_i_7_n_0 ;
  wire \add_ln9_2_reg_1045[15]_i_8_n_0 ;
  wire \add_ln9_2_reg_1045[15]_i_9_n_0 ;
  wire \add_ln9_2_reg_1045[19]_i_15_n_0 ;
  wire \add_ln9_2_reg_1045[19]_i_16_n_0 ;
  wire \add_ln9_2_reg_1045[19]_i_17_n_0 ;
  wire \add_ln9_2_reg_1045[19]_i_18_n_0 ;
  wire \add_ln9_2_reg_1045[19]_i_19_n_0 ;
  wire \add_ln9_2_reg_1045[19]_i_20_n_0 ;
  wire \add_ln9_2_reg_1045[19]_i_21_n_0 ;
  wire \add_ln9_2_reg_1045[19]_i_22_n_0 ;
  wire \add_ln9_2_reg_1045[19]_i_2_n_0 ;
  wire \add_ln9_2_reg_1045[19]_i_3_n_0 ;
  wire \add_ln9_2_reg_1045[19]_i_4_n_0 ;
  wire \add_ln9_2_reg_1045[19]_i_5_n_0 ;
  wire \add_ln9_2_reg_1045[19]_i_6_n_0 ;
  wire \add_ln9_2_reg_1045[19]_i_7_n_0 ;
  wire \add_ln9_2_reg_1045[19]_i_8_n_0 ;
  wire \add_ln9_2_reg_1045[19]_i_9_n_0 ;
  wire \add_ln9_2_reg_1045[23]_i_15_n_0 ;
  wire \add_ln9_2_reg_1045[23]_i_16_n_0 ;
  wire \add_ln9_2_reg_1045[23]_i_17_n_0 ;
  wire \add_ln9_2_reg_1045[23]_i_18_n_0 ;
  wire \add_ln9_2_reg_1045[23]_i_19_n_0 ;
  wire \add_ln9_2_reg_1045[23]_i_20_n_0 ;
  wire \add_ln9_2_reg_1045[23]_i_21_n_0 ;
  wire \add_ln9_2_reg_1045[23]_i_22_n_0 ;
  wire \add_ln9_2_reg_1045[23]_i_2_n_0 ;
  wire \add_ln9_2_reg_1045[23]_i_3_n_0 ;
  wire \add_ln9_2_reg_1045[23]_i_4_n_0 ;
  wire \add_ln9_2_reg_1045[23]_i_5_n_0 ;
  wire \add_ln9_2_reg_1045[23]_i_6_n_0 ;
  wire \add_ln9_2_reg_1045[23]_i_7_n_0 ;
  wire \add_ln9_2_reg_1045[23]_i_8_n_0 ;
  wire \add_ln9_2_reg_1045[23]_i_9_n_0 ;
  wire \add_ln9_2_reg_1045[27]_i_15_n_0 ;
  wire \add_ln9_2_reg_1045[27]_i_16_n_0 ;
  wire \add_ln9_2_reg_1045[27]_i_17_n_0 ;
  wire \add_ln9_2_reg_1045[27]_i_18_n_0 ;
  wire \add_ln9_2_reg_1045[27]_i_19_n_0 ;
  wire \add_ln9_2_reg_1045[27]_i_20_n_0 ;
  wire \add_ln9_2_reg_1045[27]_i_21_n_0 ;
  wire \add_ln9_2_reg_1045[27]_i_22_n_0 ;
  wire \add_ln9_2_reg_1045[27]_i_2_n_0 ;
  wire \add_ln9_2_reg_1045[27]_i_3_n_0 ;
  wire \add_ln9_2_reg_1045[27]_i_4_n_0 ;
  wire \add_ln9_2_reg_1045[27]_i_5_n_0 ;
  wire \add_ln9_2_reg_1045[27]_i_6_n_0 ;
  wire \add_ln9_2_reg_1045[27]_i_7_n_0 ;
  wire \add_ln9_2_reg_1045[27]_i_8_n_0 ;
  wire \add_ln9_2_reg_1045[27]_i_9_n_0 ;
  wire \add_ln9_2_reg_1045[31]_i_14_n_0 ;
  wire \add_ln9_2_reg_1045[31]_i_15_n_0 ;
  wire \add_ln9_2_reg_1045[31]_i_17_n_0 ;
  wire \add_ln9_2_reg_1045[31]_i_18_n_0 ;
  wire \add_ln9_2_reg_1045[31]_i_19_n_0 ;
  wire \add_ln9_2_reg_1045[31]_i_20_n_0 ;
  wire \add_ln9_2_reg_1045[31]_i_21_n_0 ;
  wire \add_ln9_2_reg_1045[31]_i_22_n_0 ;
  wire \add_ln9_2_reg_1045[31]_i_23_n_0 ;
  wire \add_ln9_2_reg_1045[31]_i_24_n_0 ;
  wire \add_ln9_2_reg_1045[31]_i_25_n_0 ;
  wire \add_ln9_2_reg_1045[31]_i_26_n_0 ;
  wire \add_ln9_2_reg_1045[31]_i_27_n_0 ;
  wire \add_ln9_2_reg_1045[31]_i_28_n_0 ;
  wire \add_ln9_2_reg_1045[31]_i_29_n_0 ;
  wire \add_ln9_2_reg_1045[31]_i_2_n_0 ;
  wire \add_ln9_2_reg_1045[31]_i_30_n_0 ;
  wire \add_ln9_2_reg_1045[31]_i_31_n_0 ;
  wire \add_ln9_2_reg_1045[31]_i_38_n_0 ;
  wire \add_ln9_2_reg_1045[31]_i_39_n_0 ;
  wire \add_ln9_2_reg_1045[31]_i_3_n_0 ;
  wire \add_ln9_2_reg_1045[31]_i_4_n_0 ;
  wire \add_ln9_2_reg_1045[31]_i_5_n_0 ;
  wire \add_ln9_2_reg_1045[31]_i_6_n_0 ;
  wire \add_ln9_2_reg_1045[31]_i_7_n_0 ;
  wire \add_ln9_2_reg_1045[31]_i_8_n_0 ;
  wire \add_ln9_2_reg_1045[3]_i_2_n_0 ;
  wire \add_ln9_2_reg_1045[3]_i_3_n_0 ;
  wire \add_ln9_2_reg_1045[3]_i_4_n_0 ;
  wire \add_ln9_2_reg_1045[3]_i_5_n_0 ;
  wire \add_ln9_2_reg_1045[3]_i_6_n_0 ;
  wire \add_ln9_2_reg_1045[3]_i_7_n_0 ;
  wire \add_ln9_2_reg_1045[3]_i_8_n_0 ;
  wire \add_ln9_2_reg_1045[7]_i_15_n_0 ;
  wire \add_ln9_2_reg_1045[7]_i_16_n_0 ;
  wire \add_ln9_2_reg_1045[7]_i_17_n_0 ;
  wire \add_ln9_2_reg_1045[7]_i_18_n_0 ;
  wire \add_ln9_2_reg_1045[7]_i_19_n_0 ;
  wire \add_ln9_2_reg_1045[7]_i_20_n_0 ;
  wire \add_ln9_2_reg_1045[7]_i_21_n_0 ;
  wire \add_ln9_2_reg_1045[7]_i_2_n_0 ;
  wire \add_ln9_2_reg_1045[7]_i_3_n_0 ;
  wire \add_ln9_2_reg_1045[7]_i_4_n_0 ;
  wire \add_ln9_2_reg_1045[7]_i_5_n_0 ;
  wire \add_ln9_2_reg_1045[7]_i_6_n_0 ;
  wire \add_ln9_2_reg_1045[7]_i_7_n_0 ;
  wire \add_ln9_2_reg_1045[7]_i_8_n_0 ;
  wire \add_ln9_2_reg_1045[7]_i_9_n_0 ;
  wire \add_ln9_2_reg_1045_reg[11]_i_13_n_0 ;
  wire \add_ln9_2_reg_1045_reg[11]_i_13_n_1 ;
  wire \add_ln9_2_reg_1045_reg[11]_i_13_n_2 ;
  wire \add_ln9_2_reg_1045_reg[11]_i_13_n_3 ;
  wire \add_ln9_2_reg_1045_reg[11]_i_13_n_4 ;
  wire \add_ln9_2_reg_1045_reg[11]_i_13_n_5 ;
  wire \add_ln9_2_reg_1045_reg[11]_i_13_n_6 ;
  wire \add_ln9_2_reg_1045_reg[11]_i_13_n_7 ;
  wire \add_ln9_2_reg_1045_reg[11]_i_1_n_0 ;
  wire \add_ln9_2_reg_1045_reg[11]_i_1_n_1 ;
  wire \add_ln9_2_reg_1045_reg[11]_i_1_n_2 ;
  wire \add_ln9_2_reg_1045_reg[11]_i_1_n_3 ;
  wire \add_ln9_2_reg_1045_reg[15]_i_13_n_0 ;
  wire \add_ln9_2_reg_1045_reg[15]_i_13_n_1 ;
  wire \add_ln9_2_reg_1045_reg[15]_i_13_n_2 ;
  wire \add_ln9_2_reg_1045_reg[15]_i_13_n_3 ;
  wire \add_ln9_2_reg_1045_reg[15]_i_13_n_4 ;
  wire \add_ln9_2_reg_1045_reg[15]_i_13_n_5 ;
  wire \add_ln9_2_reg_1045_reg[15]_i_13_n_6 ;
  wire \add_ln9_2_reg_1045_reg[15]_i_13_n_7 ;
  wire \add_ln9_2_reg_1045_reg[15]_i_1_n_0 ;
  wire \add_ln9_2_reg_1045_reg[15]_i_1_n_1 ;
  wire \add_ln9_2_reg_1045_reg[15]_i_1_n_2 ;
  wire \add_ln9_2_reg_1045_reg[15]_i_1_n_3 ;
  wire \add_ln9_2_reg_1045_reg[19]_i_13_n_0 ;
  wire \add_ln9_2_reg_1045_reg[19]_i_13_n_1 ;
  wire \add_ln9_2_reg_1045_reg[19]_i_13_n_2 ;
  wire \add_ln9_2_reg_1045_reg[19]_i_13_n_3 ;
  wire \add_ln9_2_reg_1045_reg[19]_i_13_n_4 ;
  wire \add_ln9_2_reg_1045_reg[19]_i_13_n_5 ;
  wire \add_ln9_2_reg_1045_reg[19]_i_13_n_6 ;
  wire \add_ln9_2_reg_1045_reg[19]_i_13_n_7 ;
  wire \add_ln9_2_reg_1045_reg[19]_i_1_n_0 ;
  wire \add_ln9_2_reg_1045_reg[19]_i_1_n_1 ;
  wire \add_ln9_2_reg_1045_reg[19]_i_1_n_2 ;
  wire \add_ln9_2_reg_1045_reg[19]_i_1_n_3 ;
  wire \add_ln9_2_reg_1045_reg[23]_i_13_n_0 ;
  wire \add_ln9_2_reg_1045_reg[23]_i_13_n_1 ;
  wire \add_ln9_2_reg_1045_reg[23]_i_13_n_2 ;
  wire \add_ln9_2_reg_1045_reg[23]_i_13_n_3 ;
  wire \add_ln9_2_reg_1045_reg[23]_i_13_n_4 ;
  wire \add_ln9_2_reg_1045_reg[23]_i_13_n_5 ;
  wire \add_ln9_2_reg_1045_reg[23]_i_13_n_6 ;
  wire \add_ln9_2_reg_1045_reg[23]_i_13_n_7 ;
  wire \add_ln9_2_reg_1045_reg[23]_i_1_n_0 ;
  wire \add_ln9_2_reg_1045_reg[23]_i_1_n_1 ;
  wire \add_ln9_2_reg_1045_reg[23]_i_1_n_2 ;
  wire \add_ln9_2_reg_1045_reg[23]_i_1_n_3 ;
  wire \add_ln9_2_reg_1045_reg[27]_i_13_n_0 ;
  wire \add_ln9_2_reg_1045_reg[27]_i_13_n_1 ;
  wire \add_ln9_2_reg_1045_reg[27]_i_13_n_2 ;
  wire \add_ln9_2_reg_1045_reg[27]_i_13_n_3 ;
  wire \add_ln9_2_reg_1045_reg[27]_i_13_n_4 ;
  wire \add_ln9_2_reg_1045_reg[27]_i_13_n_5 ;
  wire \add_ln9_2_reg_1045_reg[27]_i_13_n_6 ;
  wire \add_ln9_2_reg_1045_reg[27]_i_13_n_7 ;
  wire \add_ln9_2_reg_1045_reg[27]_i_1_n_0 ;
  wire \add_ln9_2_reg_1045_reg[27]_i_1_n_1 ;
  wire \add_ln9_2_reg_1045_reg[27]_i_1_n_2 ;
  wire \add_ln9_2_reg_1045_reg[27]_i_1_n_3 ;
  wire \add_ln9_2_reg_1045_reg[31]_i_12_n_0 ;
  wire \add_ln9_2_reg_1045_reg[31]_i_12_n_1 ;
  wire \add_ln9_2_reg_1045_reg[31]_i_12_n_2 ;
  wire \add_ln9_2_reg_1045_reg[31]_i_12_n_3 ;
  wire \add_ln9_2_reg_1045_reg[31]_i_12_n_4 ;
  wire \add_ln9_2_reg_1045_reg[31]_i_12_n_5 ;
  wire \add_ln9_2_reg_1045_reg[31]_i_12_n_6 ;
  wire \add_ln9_2_reg_1045_reg[31]_i_12_n_7 ;
  wire \add_ln9_2_reg_1045_reg[31]_i_1_n_1 ;
  wire \add_ln9_2_reg_1045_reg[31]_i_1_n_2 ;
  wire \add_ln9_2_reg_1045_reg[31]_i_1_n_3 ;
  wire \add_ln9_2_reg_1045_reg[31]_i_9_n_1 ;
  wire \add_ln9_2_reg_1045_reg[31]_i_9_n_2 ;
  wire \add_ln9_2_reg_1045_reg[31]_i_9_n_3 ;
  wire \add_ln9_2_reg_1045_reg[31]_i_9_n_4 ;
  wire \add_ln9_2_reg_1045_reg[31]_i_9_n_5 ;
  wire \add_ln9_2_reg_1045_reg[31]_i_9_n_6 ;
  wire \add_ln9_2_reg_1045_reg[31]_i_9_n_7 ;
  wire \add_ln9_2_reg_1045_reg[3]_i_1_n_0 ;
  wire \add_ln9_2_reg_1045_reg[3]_i_1_n_1 ;
  wire \add_ln9_2_reg_1045_reg[3]_i_1_n_2 ;
  wire \add_ln9_2_reg_1045_reg[3]_i_1_n_3 ;
  wire \add_ln9_2_reg_1045_reg[7]_i_13_n_0 ;
  wire \add_ln9_2_reg_1045_reg[7]_i_13_n_1 ;
  wire \add_ln9_2_reg_1045_reg[7]_i_13_n_2 ;
  wire \add_ln9_2_reg_1045_reg[7]_i_13_n_3 ;
  wire \add_ln9_2_reg_1045_reg[7]_i_13_n_4 ;
  wire \add_ln9_2_reg_1045_reg[7]_i_13_n_5 ;
  wire \add_ln9_2_reg_1045_reg[7]_i_13_n_6 ;
  wire \add_ln9_2_reg_1045_reg[7]_i_13_n_7 ;
  wire \add_ln9_2_reg_1045_reg[7]_i_1_n_0 ;
  wire \add_ln9_2_reg_1045_reg[7]_i_1_n_1 ;
  wire \add_ln9_2_reg_1045_reg[7]_i_1_n_2 ;
  wire \add_ln9_2_reg_1045_reg[7]_i_1_n_3 ;
  wire [31:0]add_ln9_fu_678_p2;
  wire [31:0]add_ln9_reg_1040;
  wire \add_ln9_reg_1040[11]_i_2_n_0 ;
  wire \add_ln9_reg_1040[11]_i_3_n_0 ;
  wire \add_ln9_reg_1040[11]_i_4_n_0 ;
  wire \add_ln9_reg_1040[11]_i_5_n_0 ;
  wire \add_ln9_reg_1040[11]_i_6_n_0 ;
  wire \add_ln9_reg_1040[11]_i_7_n_0 ;
  wire \add_ln9_reg_1040[11]_i_8_n_0 ;
  wire \add_ln9_reg_1040[11]_i_9_n_0 ;
  wire \add_ln9_reg_1040[15]_i_2_n_0 ;
  wire \add_ln9_reg_1040[15]_i_3_n_0 ;
  wire \add_ln9_reg_1040[15]_i_4_n_0 ;
  wire \add_ln9_reg_1040[15]_i_5_n_0 ;
  wire \add_ln9_reg_1040[15]_i_6_n_0 ;
  wire \add_ln9_reg_1040[15]_i_7_n_0 ;
  wire \add_ln9_reg_1040[15]_i_8_n_0 ;
  wire \add_ln9_reg_1040[15]_i_9_n_0 ;
  wire \add_ln9_reg_1040[19]_i_2_n_0 ;
  wire \add_ln9_reg_1040[19]_i_3_n_0 ;
  wire \add_ln9_reg_1040[19]_i_4_n_0 ;
  wire \add_ln9_reg_1040[19]_i_5_n_0 ;
  wire \add_ln9_reg_1040[19]_i_6_n_0 ;
  wire \add_ln9_reg_1040[19]_i_7_n_0 ;
  wire \add_ln9_reg_1040[19]_i_8_n_0 ;
  wire \add_ln9_reg_1040[19]_i_9_n_0 ;
  wire \add_ln9_reg_1040[23]_i_2_n_0 ;
  wire \add_ln9_reg_1040[23]_i_3_n_0 ;
  wire \add_ln9_reg_1040[23]_i_4_n_0 ;
  wire \add_ln9_reg_1040[23]_i_5_n_0 ;
  wire \add_ln9_reg_1040[23]_i_6_n_0 ;
  wire \add_ln9_reg_1040[23]_i_7_n_0 ;
  wire \add_ln9_reg_1040[23]_i_8_n_0 ;
  wire \add_ln9_reg_1040[23]_i_9_n_0 ;
  wire \add_ln9_reg_1040[27]_i_2_n_0 ;
  wire \add_ln9_reg_1040[27]_i_3_n_0 ;
  wire \add_ln9_reg_1040[27]_i_4_n_0 ;
  wire \add_ln9_reg_1040[27]_i_5_n_0 ;
  wire \add_ln9_reg_1040[27]_i_6_n_0 ;
  wire \add_ln9_reg_1040[27]_i_7_n_0 ;
  wire \add_ln9_reg_1040[27]_i_8_n_0 ;
  wire \add_ln9_reg_1040[27]_i_9_n_0 ;
  wire \add_ln9_reg_1040[31]_i_15_n_0 ;
  wire \add_ln9_reg_1040[31]_i_16_n_0 ;
  wire \add_ln9_reg_1040[31]_i_2_n_0 ;
  wire \add_ln9_reg_1040[31]_i_3_n_0 ;
  wire \add_ln9_reg_1040[31]_i_4_n_0 ;
  wire \add_ln9_reg_1040[31]_i_5_n_0 ;
  wire \add_ln9_reg_1040[31]_i_6_n_0 ;
  wire \add_ln9_reg_1040[31]_i_7_n_0 ;
  wire \add_ln9_reg_1040[31]_i_8_n_0 ;
  wire \add_ln9_reg_1040[3]_i_2_n_0 ;
  wire \add_ln9_reg_1040[3]_i_3_n_0 ;
  wire \add_ln9_reg_1040[3]_i_4_n_0 ;
  wire \add_ln9_reg_1040[3]_i_5_n_0 ;
  wire \add_ln9_reg_1040[3]_i_6_n_0 ;
  wire \add_ln9_reg_1040[3]_i_7_n_0 ;
  wire \add_ln9_reg_1040[3]_i_8_n_0 ;
  wire \add_ln9_reg_1040[7]_i_2_n_0 ;
  wire \add_ln9_reg_1040[7]_i_3_n_0 ;
  wire \add_ln9_reg_1040[7]_i_4_n_0 ;
  wire \add_ln9_reg_1040[7]_i_5_n_0 ;
  wire \add_ln9_reg_1040[7]_i_6_n_0 ;
  wire \add_ln9_reg_1040[7]_i_7_n_0 ;
  wire \add_ln9_reg_1040[7]_i_8_n_0 ;
  wire \add_ln9_reg_1040[7]_i_9_n_0 ;
  wire \add_ln9_reg_1040_reg[11]_i_1_n_0 ;
  wire \add_ln9_reg_1040_reg[11]_i_1_n_1 ;
  wire \add_ln9_reg_1040_reg[11]_i_1_n_2 ;
  wire \add_ln9_reg_1040_reg[11]_i_1_n_3 ;
  wire \add_ln9_reg_1040_reg[15]_i_1_n_0 ;
  wire \add_ln9_reg_1040_reg[15]_i_1_n_1 ;
  wire \add_ln9_reg_1040_reg[15]_i_1_n_2 ;
  wire \add_ln9_reg_1040_reg[15]_i_1_n_3 ;
  wire \add_ln9_reg_1040_reg[19]_i_1_n_0 ;
  wire \add_ln9_reg_1040_reg[19]_i_1_n_1 ;
  wire \add_ln9_reg_1040_reg[19]_i_1_n_2 ;
  wire \add_ln9_reg_1040_reg[19]_i_1_n_3 ;
  wire \add_ln9_reg_1040_reg[23]_i_1_n_0 ;
  wire \add_ln9_reg_1040_reg[23]_i_1_n_1 ;
  wire \add_ln9_reg_1040_reg[23]_i_1_n_2 ;
  wire \add_ln9_reg_1040_reg[23]_i_1_n_3 ;
  wire \add_ln9_reg_1040_reg[27]_i_1_n_0 ;
  wire \add_ln9_reg_1040_reg[27]_i_1_n_1 ;
  wire \add_ln9_reg_1040_reg[27]_i_1_n_2 ;
  wire \add_ln9_reg_1040_reg[27]_i_1_n_3 ;
  wire \add_ln9_reg_1040_reg[31]_i_1_n_1 ;
  wire \add_ln9_reg_1040_reg[31]_i_1_n_2 ;
  wire \add_ln9_reg_1040_reg[31]_i_1_n_3 ;
  wire \add_ln9_reg_1040_reg[3]_i_1_n_0 ;
  wire \add_ln9_reg_1040_reg[3]_i_1_n_1 ;
  wire \add_ln9_reg_1040_reg[3]_i_1_n_2 ;
  wire \add_ln9_reg_1040_reg[3]_i_1_n_3 ;
  wire \add_ln9_reg_1040_reg[7]_i_1_n_0 ;
  wire \add_ln9_reg_1040_reg[7]_i_1_n_1 ;
  wire \add_ln9_reg_1040_reg[7]_i_1_n_2 ;
  wire \add_ln9_reg_1040_reg[7]_i_1_n_3 ;
  wire \ap_CS_fsm[1]_i_2_n_0 ;
  wire \ap_CS_fsm[1]_i_3_n_0 ;
  wire \ap_CS_fsm[1]_i_4_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire \ap_CS_fsm_reg_n_0_[10] ;
  wire \ap_CS_fsm_reg_n_0_[2] ;
  wire \ap_CS_fsm_reg_n_0_[3] ;
  wire \ap_CS_fsm_reg_n_0_[4] ;
  wire \ap_CS_fsm_reg_n_0_[5] ;
  wire \ap_CS_fsm_reg_n_0_[6] ;
  wire \ap_CS_fsm_reg_n_0_[7] ;
  wire \ap_CS_fsm_reg_n_0_[8] ;
  wire \ap_CS_fsm_reg_n_0_[9] ;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state18;
  wire [2:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state2;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1_n_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire control_s_axi_U_n_3;
  wire [31:16]dout_reg__1;
  wire [31:16]dout_reg__1_0;
  wire [31:16]dout_reg__1_1;
  wire [31:16]dout_reg__1_10;
  wire [31:16]dout_reg__1_11;
  wire [31:16]dout_reg__1_12;
  wire [31:16]dout_reg__1_13;
  wire [31:16]dout_reg__1_14;
  wire [31:16]dout_reg__1_2;
  wire [31:16]dout_reg__1_3;
  wire [31:16]dout_reg__1_4;
  wire [31:16]dout_reg__1_5;
  wire [31:16]dout_reg__1_6;
  wire [31:16]dout_reg__1_7;
  wire [31:16]dout_reg__1_8;
  wire [31:16]dout_reg__1_9;
  wire [16:0]grp_sqrt_fixed_33_33_s_fu_353_ap_return;
  wire grp_sqrt_fixed_33_33_s_fu_353_n_0;
  wire grp_sqrt_fixed_33_33_s_fu_353_n_1;
  wire icmp_ln12_1_fu_442_p2;
  wire icmp_ln12_1_reg_841;
  wire icmp_ln12_1_reg_841_pp0_iter2_reg;
  wire icmp_ln12_1_reg_841_pp0_iter3_reg;
  wire icmp_ln12_2_fu_460_p2;
  wire icmp_ln12_2_reg_858;
  wire icmp_ln12_2_reg_858_pp0_iter2_reg;
  wire icmp_ln12_2_reg_858_pp0_iter3_reg;
  wire icmp_ln12_3_fu_478_p2;
  wire icmp_ln12_3_reg_875;
  wire icmp_ln12_3_reg_875_pp0_iter2_reg;
  wire icmp_ln12_3_reg_875_pp0_iter3_reg;
  wire icmp_ln12_4_fu_496_p2;
  wire icmp_ln12_4_reg_892;
  wire icmp_ln12_4_reg_892_pp0_iter2_reg;
  wire icmp_ln12_4_reg_892_pp0_iter3_reg;
  wire icmp_ln12_5_fu_514_p2;
  wire icmp_ln12_5_reg_909;
  wire icmp_ln12_5_reg_909_pp0_iter2_reg;
  wire icmp_ln12_5_reg_909_pp0_iter3_reg;
  wire icmp_ln12_6_fu_532_p2;
  wire icmp_ln12_6_reg_926;
  wire icmp_ln12_6_reg_926_pp0_iter2_reg;
  wire icmp_ln12_6_reg_926_pp0_iter3_reg;
  wire icmp_ln12_7_fu_550_p2;
  wire icmp_ln12_7_reg_943;
  wire icmp_ln12_7_reg_943_pp0_iter2_reg;
  wire icmp_ln12_7_reg_943_pp0_iter3_reg;
  wire icmp_ln12_fu_424_p2;
  wire icmp_ln12_reg_824;
  wire icmp_ln12_reg_824_pp0_iter2_reg;
  wire icmp_ln12_reg_824_pp0_iter3_reg;
  wire index_fu_1340;
  wire \index_fu_134[10]_i_3_n_0 ;
  wire interrupt;
  wire mul_32s_32s_32_2_1_U10_n_16;
  wire mul_32s_32s_32_2_1_U10_n_17;
  wire mul_32s_32s_32_2_1_U10_n_18;
  wire mul_32s_32s_32_2_1_U10_n_19;
  wire mul_32s_32s_32_2_1_U10_n_20;
  wire mul_32s_32s_32_2_1_U10_n_21;
  wire mul_32s_32s_32_2_1_U10_n_22;
  wire mul_32s_32s_32_2_1_U10_n_23;
  wire mul_32s_32s_32_2_1_U10_n_24;
  wire mul_32s_32s_32_2_1_U10_n_25;
  wire mul_32s_32s_32_2_1_U10_n_26;
  wire mul_32s_32s_32_2_1_U10_n_27;
  wire mul_32s_32s_32_2_1_U10_n_28;
  wire mul_32s_32s_32_2_1_U10_n_29;
  wire mul_32s_32s_32_2_1_U10_n_30;
  wire mul_32s_32s_32_2_1_U10_n_31;
  wire mul_32s_32s_32_2_1_U11_n_16;
  wire mul_32s_32s_32_2_1_U11_n_17;
  wire mul_32s_32s_32_2_1_U11_n_18;
  wire mul_32s_32s_32_2_1_U11_n_19;
  wire mul_32s_32s_32_2_1_U11_n_20;
  wire mul_32s_32s_32_2_1_U11_n_21;
  wire mul_32s_32s_32_2_1_U11_n_22;
  wire mul_32s_32s_32_2_1_U11_n_23;
  wire mul_32s_32s_32_2_1_U11_n_24;
  wire mul_32s_32s_32_2_1_U11_n_25;
  wire mul_32s_32s_32_2_1_U11_n_26;
  wire mul_32s_32s_32_2_1_U11_n_27;
  wire mul_32s_32s_32_2_1_U11_n_28;
  wire mul_32s_32s_32_2_1_U11_n_29;
  wire mul_32s_32s_32_2_1_U11_n_30;
  wire mul_32s_32s_32_2_1_U11_n_31;
  wire mul_32s_32s_32_2_1_U12_n_16;
  wire mul_32s_32s_32_2_1_U12_n_17;
  wire mul_32s_32s_32_2_1_U12_n_18;
  wire mul_32s_32s_32_2_1_U12_n_19;
  wire mul_32s_32s_32_2_1_U12_n_20;
  wire mul_32s_32s_32_2_1_U12_n_21;
  wire mul_32s_32s_32_2_1_U12_n_22;
  wire mul_32s_32s_32_2_1_U12_n_23;
  wire mul_32s_32s_32_2_1_U12_n_24;
  wire mul_32s_32s_32_2_1_U12_n_25;
  wire mul_32s_32s_32_2_1_U12_n_26;
  wire mul_32s_32s_32_2_1_U12_n_27;
  wire mul_32s_32s_32_2_1_U12_n_28;
  wire mul_32s_32s_32_2_1_U12_n_29;
  wire mul_32s_32s_32_2_1_U12_n_30;
  wire mul_32s_32s_32_2_1_U12_n_31;
  wire mul_32s_32s_32_2_1_U13_n_16;
  wire mul_32s_32s_32_2_1_U13_n_17;
  wire mul_32s_32s_32_2_1_U13_n_18;
  wire mul_32s_32s_32_2_1_U13_n_19;
  wire mul_32s_32s_32_2_1_U13_n_20;
  wire mul_32s_32s_32_2_1_U13_n_21;
  wire mul_32s_32s_32_2_1_U13_n_22;
  wire mul_32s_32s_32_2_1_U13_n_23;
  wire mul_32s_32s_32_2_1_U13_n_24;
  wire mul_32s_32s_32_2_1_U13_n_25;
  wire mul_32s_32s_32_2_1_U13_n_26;
  wire mul_32s_32s_32_2_1_U13_n_27;
  wire mul_32s_32s_32_2_1_U13_n_28;
  wire mul_32s_32s_32_2_1_U13_n_29;
  wire mul_32s_32s_32_2_1_U13_n_30;
  wire mul_32s_32s_32_2_1_U13_n_31;
  wire mul_32s_32s_32_2_1_U14_n_16;
  wire mul_32s_32s_32_2_1_U14_n_17;
  wire mul_32s_32s_32_2_1_U14_n_18;
  wire mul_32s_32s_32_2_1_U14_n_19;
  wire mul_32s_32s_32_2_1_U14_n_20;
  wire mul_32s_32s_32_2_1_U14_n_21;
  wire mul_32s_32s_32_2_1_U14_n_22;
  wire mul_32s_32s_32_2_1_U14_n_23;
  wire mul_32s_32s_32_2_1_U14_n_24;
  wire mul_32s_32s_32_2_1_U14_n_25;
  wire mul_32s_32s_32_2_1_U14_n_26;
  wire mul_32s_32s_32_2_1_U14_n_27;
  wire mul_32s_32s_32_2_1_U14_n_28;
  wire mul_32s_32s_32_2_1_U14_n_29;
  wire mul_32s_32s_32_2_1_U14_n_30;
  wire mul_32s_32s_32_2_1_U14_n_31;
  wire mul_32s_32s_32_2_1_U15_n_16;
  wire mul_32s_32s_32_2_1_U15_n_17;
  wire mul_32s_32s_32_2_1_U15_n_18;
  wire mul_32s_32s_32_2_1_U15_n_19;
  wire mul_32s_32s_32_2_1_U15_n_20;
  wire mul_32s_32s_32_2_1_U15_n_21;
  wire mul_32s_32s_32_2_1_U15_n_22;
  wire mul_32s_32s_32_2_1_U15_n_23;
  wire mul_32s_32s_32_2_1_U15_n_24;
  wire mul_32s_32s_32_2_1_U15_n_25;
  wire mul_32s_32s_32_2_1_U15_n_26;
  wire mul_32s_32s_32_2_1_U15_n_27;
  wire mul_32s_32s_32_2_1_U15_n_28;
  wire mul_32s_32s_32_2_1_U15_n_29;
  wire mul_32s_32s_32_2_1_U15_n_30;
  wire mul_32s_32s_32_2_1_U15_n_31;
  wire mul_32s_32s_32_2_1_U16_n_16;
  wire mul_32s_32s_32_2_1_U16_n_17;
  wire mul_32s_32s_32_2_1_U16_n_18;
  wire mul_32s_32s_32_2_1_U16_n_19;
  wire mul_32s_32s_32_2_1_U16_n_20;
  wire mul_32s_32s_32_2_1_U16_n_21;
  wire mul_32s_32s_32_2_1_U16_n_22;
  wire mul_32s_32s_32_2_1_U16_n_23;
  wire mul_32s_32s_32_2_1_U16_n_24;
  wire mul_32s_32s_32_2_1_U16_n_25;
  wire mul_32s_32s_32_2_1_U16_n_26;
  wire mul_32s_32s_32_2_1_U16_n_27;
  wire mul_32s_32s_32_2_1_U16_n_28;
  wire mul_32s_32s_32_2_1_U16_n_29;
  wire mul_32s_32s_32_2_1_U16_n_30;
  wire mul_32s_32s_32_2_1_U16_n_31;
  wire mul_32s_32s_32_2_1_U17_n_16;
  wire mul_32s_32s_32_2_1_U17_n_17;
  wire mul_32s_32s_32_2_1_U17_n_18;
  wire mul_32s_32s_32_2_1_U17_n_19;
  wire mul_32s_32s_32_2_1_U17_n_20;
  wire mul_32s_32s_32_2_1_U17_n_21;
  wire mul_32s_32s_32_2_1_U17_n_22;
  wire mul_32s_32s_32_2_1_U17_n_23;
  wire mul_32s_32s_32_2_1_U17_n_24;
  wire mul_32s_32s_32_2_1_U17_n_25;
  wire mul_32s_32s_32_2_1_U17_n_26;
  wire mul_32s_32s_32_2_1_U17_n_27;
  wire mul_32s_32s_32_2_1_U17_n_28;
  wire mul_32s_32s_32_2_1_U17_n_29;
  wire mul_32s_32s_32_2_1_U17_n_30;
  wire mul_32s_32s_32_2_1_U17_n_31;
  wire mul_32s_32s_32_2_1_U2_n_16;
  wire mul_32s_32s_32_2_1_U2_n_17;
  wire mul_32s_32s_32_2_1_U2_n_18;
  wire mul_32s_32s_32_2_1_U2_n_19;
  wire mul_32s_32s_32_2_1_U2_n_20;
  wire mul_32s_32s_32_2_1_U2_n_21;
  wire mul_32s_32s_32_2_1_U2_n_22;
  wire mul_32s_32s_32_2_1_U2_n_23;
  wire mul_32s_32s_32_2_1_U2_n_24;
  wire mul_32s_32s_32_2_1_U2_n_25;
  wire mul_32s_32s_32_2_1_U2_n_26;
  wire mul_32s_32s_32_2_1_U2_n_27;
  wire mul_32s_32s_32_2_1_U2_n_28;
  wire mul_32s_32s_32_2_1_U2_n_29;
  wire mul_32s_32s_32_2_1_U2_n_30;
  wire mul_32s_32s_32_2_1_U2_n_31;
  wire mul_32s_32s_32_2_1_U3_n_16;
  wire mul_32s_32s_32_2_1_U3_n_17;
  wire mul_32s_32s_32_2_1_U3_n_18;
  wire mul_32s_32s_32_2_1_U3_n_19;
  wire mul_32s_32s_32_2_1_U3_n_20;
  wire mul_32s_32s_32_2_1_U3_n_21;
  wire mul_32s_32s_32_2_1_U3_n_22;
  wire mul_32s_32s_32_2_1_U3_n_23;
  wire mul_32s_32s_32_2_1_U3_n_24;
  wire mul_32s_32s_32_2_1_U3_n_25;
  wire mul_32s_32s_32_2_1_U3_n_26;
  wire mul_32s_32s_32_2_1_U3_n_27;
  wire mul_32s_32s_32_2_1_U3_n_28;
  wire mul_32s_32s_32_2_1_U3_n_29;
  wire mul_32s_32s_32_2_1_U3_n_30;
  wire mul_32s_32s_32_2_1_U3_n_31;
  wire mul_32s_32s_32_2_1_U4_n_16;
  wire mul_32s_32s_32_2_1_U4_n_17;
  wire mul_32s_32s_32_2_1_U4_n_18;
  wire mul_32s_32s_32_2_1_U4_n_19;
  wire mul_32s_32s_32_2_1_U4_n_20;
  wire mul_32s_32s_32_2_1_U4_n_21;
  wire mul_32s_32s_32_2_1_U4_n_22;
  wire mul_32s_32s_32_2_1_U4_n_23;
  wire mul_32s_32s_32_2_1_U4_n_24;
  wire mul_32s_32s_32_2_1_U4_n_25;
  wire mul_32s_32s_32_2_1_U4_n_26;
  wire mul_32s_32s_32_2_1_U4_n_27;
  wire mul_32s_32s_32_2_1_U4_n_28;
  wire mul_32s_32s_32_2_1_U4_n_29;
  wire mul_32s_32s_32_2_1_U4_n_30;
  wire mul_32s_32s_32_2_1_U4_n_31;
  wire mul_32s_32s_32_2_1_U5_n_16;
  wire mul_32s_32s_32_2_1_U5_n_17;
  wire mul_32s_32s_32_2_1_U5_n_18;
  wire mul_32s_32s_32_2_1_U5_n_19;
  wire mul_32s_32s_32_2_1_U5_n_20;
  wire mul_32s_32s_32_2_1_U5_n_21;
  wire mul_32s_32s_32_2_1_U5_n_22;
  wire mul_32s_32s_32_2_1_U5_n_23;
  wire mul_32s_32s_32_2_1_U5_n_24;
  wire mul_32s_32s_32_2_1_U5_n_25;
  wire mul_32s_32s_32_2_1_U5_n_26;
  wire mul_32s_32s_32_2_1_U5_n_27;
  wire mul_32s_32s_32_2_1_U5_n_28;
  wire mul_32s_32s_32_2_1_U5_n_29;
  wire mul_32s_32s_32_2_1_U5_n_30;
  wire mul_32s_32s_32_2_1_U5_n_31;
  wire mul_32s_32s_32_2_1_U6_n_16;
  wire mul_32s_32s_32_2_1_U6_n_17;
  wire mul_32s_32s_32_2_1_U6_n_18;
  wire mul_32s_32s_32_2_1_U6_n_19;
  wire mul_32s_32s_32_2_1_U6_n_20;
  wire mul_32s_32s_32_2_1_U6_n_21;
  wire mul_32s_32s_32_2_1_U6_n_22;
  wire mul_32s_32s_32_2_1_U6_n_23;
  wire mul_32s_32s_32_2_1_U6_n_24;
  wire mul_32s_32s_32_2_1_U6_n_25;
  wire mul_32s_32s_32_2_1_U6_n_26;
  wire mul_32s_32s_32_2_1_U6_n_27;
  wire mul_32s_32s_32_2_1_U6_n_28;
  wire mul_32s_32s_32_2_1_U6_n_29;
  wire mul_32s_32s_32_2_1_U6_n_30;
  wire mul_32s_32s_32_2_1_U6_n_31;
  wire mul_32s_32s_32_2_1_U7_n_16;
  wire mul_32s_32s_32_2_1_U7_n_17;
  wire mul_32s_32s_32_2_1_U7_n_18;
  wire mul_32s_32s_32_2_1_U7_n_19;
  wire mul_32s_32s_32_2_1_U7_n_20;
  wire mul_32s_32s_32_2_1_U7_n_21;
  wire mul_32s_32s_32_2_1_U7_n_22;
  wire mul_32s_32s_32_2_1_U7_n_23;
  wire mul_32s_32s_32_2_1_U7_n_24;
  wire mul_32s_32s_32_2_1_U7_n_25;
  wire mul_32s_32s_32_2_1_U7_n_26;
  wire mul_32s_32s_32_2_1_U7_n_27;
  wire mul_32s_32s_32_2_1_U7_n_28;
  wire mul_32s_32s_32_2_1_U7_n_29;
  wire mul_32s_32s_32_2_1_U7_n_30;
  wire mul_32s_32s_32_2_1_U7_n_31;
  wire mul_32s_32s_32_2_1_U8_n_16;
  wire mul_32s_32s_32_2_1_U8_n_17;
  wire mul_32s_32s_32_2_1_U8_n_18;
  wire mul_32s_32s_32_2_1_U8_n_19;
  wire mul_32s_32s_32_2_1_U8_n_20;
  wire mul_32s_32s_32_2_1_U8_n_21;
  wire mul_32s_32s_32_2_1_U8_n_22;
  wire mul_32s_32s_32_2_1_U8_n_23;
  wire mul_32s_32s_32_2_1_U8_n_24;
  wire mul_32s_32s_32_2_1_U8_n_25;
  wire mul_32s_32s_32_2_1_U8_n_26;
  wire mul_32s_32s_32_2_1_U8_n_27;
  wire mul_32s_32s_32_2_1_U8_n_28;
  wire mul_32s_32s_32_2_1_U8_n_29;
  wire mul_32s_32s_32_2_1_U8_n_30;
  wire mul_32s_32s_32_2_1_U8_n_31;
  wire mul_32s_32s_32_2_1_U9_n_16;
  wire mul_32s_32s_32_2_1_U9_n_17;
  wire mul_32s_32s_32_2_1_U9_n_18;
  wire mul_32s_32s_32_2_1_U9_n_19;
  wire mul_32s_32s_32_2_1_U9_n_20;
  wire mul_32s_32s_32_2_1_U9_n_21;
  wire mul_32s_32s_32_2_1_U9_n_22;
  wire mul_32s_32s_32_2_1_U9_n_23;
  wire mul_32s_32s_32_2_1_U9_n_24;
  wire mul_32s_32s_32_2_1_U9_n_25;
  wire mul_32s_32s_32_2_1_U9_n_26;
  wire mul_32s_32s_32_2_1_U9_n_27;
  wire mul_32s_32s_32_2_1_U9_n_28;
  wire mul_32s_32s_32_2_1_U9_n_29;
  wire mul_32s_32s_32_2_1_U9_n_30;
  wire mul_32s_32s_32_2_1_U9_n_31;
  wire [31:0]mul_ln13_1_reg_970;
  wire [31:0]mul_ln13_2_reg_980;
  wire [31:0]mul_ln13_3_reg_990;
  wire [31:0]mul_ln13_4_reg_1000;
  wire [31:0]mul_ln13_5_reg_1010;
  wire [31:0]mul_ln13_6_reg_1020;
  wire [31:0]mul_ln13_7_reg_1030;
  wire [31:0]mul_ln13_reg_960;
  wire [31:0]mul_ln16_1_reg_975;
  wire \mul_ln16_1_reg_975[31]_i_1_n_0 ;
  wire [31:0]mul_ln16_2_reg_985;
  wire \mul_ln16_2_reg_985[31]_i_1_n_0 ;
  wire [31:0]mul_ln16_3_reg_995;
  wire \mul_ln16_3_reg_995[31]_i_1_n_0 ;
  wire [31:0]mul_ln16_4_reg_1005;
  wire \mul_ln16_4_reg_1005[31]_i_1_n_0 ;
  wire [31:0]mul_ln16_5_reg_1015;
  wire \mul_ln16_5_reg_1015[31]_i_1_n_0 ;
  wire [31:0]mul_ln16_6_reg_1025;
  wire \mul_ln16_6_reg_1025[31]_i_1_n_0 ;
  wire [31:0]mul_ln16_7_reg_1035;
  wire \mul_ln16_7_reg_1035[31]_i_1_n_0 ;
  wire [31:0]mul_ln16_reg_965;
  wire \mul_ln16_reg_965[31]_i_1_n_0 ;
  wire [16:0]p_Val2_s_reg_1055;
  wire \p_Val2_s_reg_1055[3]_i_3_n_0 ;
  wire [13:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [13:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [30:0]select_ln12_1_fu_637_p3;
  wire [30:0]select_ln12_3_fu_647_p3;
  wire [30:0]select_ln12_6_fu_662_p3;
  wire [30:0]select_ln12_7_fu_667_p3;
  wire [30:0]select_ln12_fu_632_p3;
  wire [31:0]sub_ln13_1_fu_448_p215_out;
  wire [31:0]sub_ln13_2_fu_466_p214_out;
  wire [31:0]sub_ln13_3_fu_484_p213_out;
  wire [31:0]sub_ln13_4_fu_502_p212_out;
  wire [31:0]sub_ln13_5_fu_520_p211_out;
  wire [31:0]sub_ln13_6_fu_538_p210_out;
  wire [31:0]sub_ln13_7_fu_556_p29_out;
  wire [31:0]sub_ln13_fu_430_p28_out;
  wire [31:0]sub_ln16_1_fu_454_p27_out;
  wire [31:0]sub_ln16_2_fu_472_p26_out;
  wire [31:0]sub_ln16_3_fu_490_p25_out;
  wire [31:0]sub_ln16_4_fu_508_p24_out;
  wire [31:0]sub_ln16_5_fu_526_p23_out;
  wire [31:0]sub_ln16_6_fu_544_p22_out;
  wire [31:0]sub_ln16_7_fu_562_p21_out;
  wire [31:0]sub_ln16_fu_436_p20_out;
  wire [31:0]xf_V_fu_130;
  wire \xf_V_fu_130[11]_i_2_n_0 ;
  wire \xf_V_fu_130[11]_i_3_n_0 ;
  wire \xf_V_fu_130[11]_i_4_n_0 ;
  wire \xf_V_fu_130[11]_i_5_n_0 ;
  wire \xf_V_fu_130[11]_i_6_n_0 ;
  wire \xf_V_fu_130[11]_i_7_n_0 ;
  wire \xf_V_fu_130[11]_i_8_n_0 ;
  wire \xf_V_fu_130[11]_i_9_n_0 ;
  wire \xf_V_fu_130[15]_i_2_n_0 ;
  wire \xf_V_fu_130[15]_i_3_n_0 ;
  wire \xf_V_fu_130[15]_i_4_n_0 ;
  wire \xf_V_fu_130[15]_i_5_n_0 ;
  wire \xf_V_fu_130[15]_i_6_n_0 ;
  wire \xf_V_fu_130[15]_i_7_n_0 ;
  wire \xf_V_fu_130[15]_i_8_n_0 ;
  wire \xf_V_fu_130[15]_i_9_n_0 ;
  wire \xf_V_fu_130[19]_i_2_n_0 ;
  wire \xf_V_fu_130[19]_i_3_n_0 ;
  wire \xf_V_fu_130[19]_i_4_n_0 ;
  wire \xf_V_fu_130[19]_i_5_n_0 ;
  wire \xf_V_fu_130[19]_i_6_n_0 ;
  wire \xf_V_fu_130[19]_i_7_n_0 ;
  wire \xf_V_fu_130[19]_i_8_n_0 ;
  wire \xf_V_fu_130[19]_i_9_n_0 ;
  wire \xf_V_fu_130[23]_i_2_n_0 ;
  wire \xf_V_fu_130[23]_i_3_n_0 ;
  wire \xf_V_fu_130[23]_i_4_n_0 ;
  wire \xf_V_fu_130[23]_i_5_n_0 ;
  wire \xf_V_fu_130[23]_i_6_n_0 ;
  wire \xf_V_fu_130[23]_i_7_n_0 ;
  wire \xf_V_fu_130[23]_i_8_n_0 ;
  wire \xf_V_fu_130[23]_i_9_n_0 ;
  wire \xf_V_fu_130[27]_i_2_n_0 ;
  wire \xf_V_fu_130[27]_i_3_n_0 ;
  wire \xf_V_fu_130[27]_i_4_n_0 ;
  wire \xf_V_fu_130[27]_i_5_n_0 ;
  wire \xf_V_fu_130[27]_i_6_n_0 ;
  wire \xf_V_fu_130[27]_i_7_n_0 ;
  wire \xf_V_fu_130[27]_i_8_n_0 ;
  wire \xf_V_fu_130[27]_i_9_n_0 ;
  wire \xf_V_fu_130[31]_i_3_n_0 ;
  wire \xf_V_fu_130[31]_i_4_n_0 ;
  wire \xf_V_fu_130[31]_i_5_n_0 ;
  wire \xf_V_fu_130[31]_i_6_n_0 ;
  wire \xf_V_fu_130[31]_i_7_n_0 ;
  wire \xf_V_fu_130[31]_i_8_n_0 ;
  wire \xf_V_fu_130[31]_i_9_n_0 ;
  wire \xf_V_fu_130[3]_i_2_n_0 ;
  wire \xf_V_fu_130[3]_i_3_n_0 ;
  wire \xf_V_fu_130[3]_i_4_n_0 ;
  wire \xf_V_fu_130[3]_i_5_n_0 ;
  wire \xf_V_fu_130[3]_i_6_n_0 ;
  wire \xf_V_fu_130[3]_i_7_n_0 ;
  wire \xf_V_fu_130[3]_i_8_n_0 ;
  wire \xf_V_fu_130[7]_i_2_n_0 ;
  wire \xf_V_fu_130[7]_i_3_n_0 ;
  wire \xf_V_fu_130[7]_i_4_n_0 ;
  wire \xf_V_fu_130[7]_i_5_n_0 ;
  wire \xf_V_fu_130[7]_i_6_n_0 ;
  wire \xf_V_fu_130[7]_i_7_n_0 ;
  wire \xf_V_fu_130[7]_i_8_n_0 ;
  wire \xf_V_fu_130[7]_i_9_n_0 ;
  wire \xf_V_fu_130_reg[11]_i_1_n_0 ;
  wire \xf_V_fu_130_reg[11]_i_1_n_1 ;
  wire \xf_V_fu_130_reg[11]_i_1_n_2 ;
  wire \xf_V_fu_130_reg[11]_i_1_n_3 ;
  wire \xf_V_fu_130_reg[11]_i_1_n_4 ;
  wire \xf_V_fu_130_reg[11]_i_1_n_5 ;
  wire \xf_V_fu_130_reg[11]_i_1_n_6 ;
  wire \xf_V_fu_130_reg[11]_i_1_n_7 ;
  wire \xf_V_fu_130_reg[15]_i_1_n_0 ;
  wire \xf_V_fu_130_reg[15]_i_1_n_1 ;
  wire \xf_V_fu_130_reg[15]_i_1_n_2 ;
  wire \xf_V_fu_130_reg[15]_i_1_n_3 ;
  wire \xf_V_fu_130_reg[15]_i_1_n_4 ;
  wire \xf_V_fu_130_reg[15]_i_1_n_5 ;
  wire \xf_V_fu_130_reg[15]_i_1_n_6 ;
  wire \xf_V_fu_130_reg[15]_i_1_n_7 ;
  wire \xf_V_fu_130_reg[19]_i_1_n_0 ;
  wire \xf_V_fu_130_reg[19]_i_1_n_1 ;
  wire \xf_V_fu_130_reg[19]_i_1_n_2 ;
  wire \xf_V_fu_130_reg[19]_i_1_n_3 ;
  wire \xf_V_fu_130_reg[19]_i_1_n_4 ;
  wire \xf_V_fu_130_reg[19]_i_1_n_5 ;
  wire \xf_V_fu_130_reg[19]_i_1_n_6 ;
  wire \xf_V_fu_130_reg[19]_i_1_n_7 ;
  wire \xf_V_fu_130_reg[23]_i_1_n_0 ;
  wire \xf_V_fu_130_reg[23]_i_1_n_1 ;
  wire \xf_V_fu_130_reg[23]_i_1_n_2 ;
  wire \xf_V_fu_130_reg[23]_i_1_n_3 ;
  wire \xf_V_fu_130_reg[23]_i_1_n_4 ;
  wire \xf_V_fu_130_reg[23]_i_1_n_5 ;
  wire \xf_V_fu_130_reg[23]_i_1_n_6 ;
  wire \xf_V_fu_130_reg[23]_i_1_n_7 ;
  wire \xf_V_fu_130_reg[27]_i_1_n_0 ;
  wire \xf_V_fu_130_reg[27]_i_1_n_1 ;
  wire \xf_V_fu_130_reg[27]_i_1_n_2 ;
  wire \xf_V_fu_130_reg[27]_i_1_n_3 ;
  wire \xf_V_fu_130_reg[27]_i_1_n_4 ;
  wire \xf_V_fu_130_reg[27]_i_1_n_5 ;
  wire \xf_V_fu_130_reg[27]_i_1_n_6 ;
  wire \xf_V_fu_130_reg[27]_i_1_n_7 ;
  wire \xf_V_fu_130_reg[31]_i_2_n_1 ;
  wire \xf_V_fu_130_reg[31]_i_2_n_2 ;
  wire \xf_V_fu_130_reg[31]_i_2_n_3 ;
  wire \xf_V_fu_130_reg[31]_i_2_n_4 ;
  wire \xf_V_fu_130_reg[31]_i_2_n_5 ;
  wire \xf_V_fu_130_reg[31]_i_2_n_6 ;
  wire \xf_V_fu_130_reg[31]_i_2_n_7 ;
  wire \xf_V_fu_130_reg[3]_i_1_n_0 ;
  wire \xf_V_fu_130_reg[3]_i_1_n_1 ;
  wire \xf_V_fu_130_reg[3]_i_1_n_2 ;
  wire \xf_V_fu_130_reg[3]_i_1_n_3 ;
  wire \xf_V_fu_130_reg[3]_i_1_n_4 ;
  wire \xf_V_fu_130_reg[3]_i_1_n_5 ;
  wire \xf_V_fu_130_reg[3]_i_1_n_6 ;
  wire \xf_V_fu_130_reg[3]_i_1_n_7 ;
  wire \xf_V_fu_130_reg[7]_i_1_n_0 ;
  wire \xf_V_fu_130_reg[7]_i_1_n_1 ;
  wire \xf_V_fu_130_reg[7]_i_1_n_2 ;
  wire \xf_V_fu_130_reg[7]_i_1_n_3 ;
  wire \xf_V_fu_130_reg[7]_i_1_n_4 ;
  wire \xf_V_fu_130_reg[7]_i_1_n_5 ;
  wire \xf_V_fu_130_reg[7]_i_1_n_6 ;
  wire \xf_V_fu_130_reg[7]_i_1_n_7 ;
  wire [3:3]\NLW_add_ln9_2_reg_1045_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln9_2_reg_1045_reg[31]_i_9_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln9_reg_1040_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_xf_V_fu_130_reg[31]_i_2_CO_UNCONNECTED ;

  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_2_reg_1045[11]_i_10 
       (.I0(mul_ln13_7_reg_1030[10]),
        .I1(icmp_ln12_7_reg_943_pp0_iter3_reg),
        .I2(mul_ln16_7_reg_1035[10]),
        .O(select_ln12_7_fu_667_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_2_reg_1045[11]_i_11 
       (.I0(mul_ln13_7_reg_1030[9]),
        .I1(icmp_ln12_7_reg_943_pp0_iter3_reg),
        .I2(mul_ln16_7_reg_1035[9]),
        .O(select_ln12_7_fu_667_p3[9]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_2_reg_1045[11]_i_12 
       (.I0(mul_ln13_7_reg_1030[8]),
        .I1(icmp_ln12_7_reg_943_pp0_iter3_reg),
        .I2(mul_ln16_7_reg_1035[8]),
        .O(select_ln12_7_fu_667_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_2_reg_1045[11]_i_14 
       (.I0(mul_ln13_7_reg_1030[7]),
        .I1(icmp_ln12_7_reg_943_pp0_iter3_reg),
        .I2(mul_ln16_7_reg_1035[7]),
        .O(select_ln12_7_fu_667_p3[7]));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    \add_ln9_2_reg_1045[11]_i_15 
       (.I0(mul_ln16_4_reg_1005[6]),
        .I1(icmp_ln12_4_reg_892_pp0_iter3_reg),
        .I2(mul_ln13_4_reg_1000[6]),
        .I3(select_ln12_6_fu_662_p3[6]),
        .I4(select_ln12_fu_632_p3[6]),
        .O(\add_ln9_2_reg_1045[11]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    \add_ln9_2_reg_1045[11]_i_16 
       (.I0(mul_ln16_4_reg_1005[5]),
        .I1(icmp_ln12_4_reg_892_pp0_iter3_reg),
        .I2(mul_ln13_4_reg_1000[5]),
        .I3(select_ln12_6_fu_662_p3[5]),
        .I4(select_ln12_fu_632_p3[5]),
        .O(\add_ln9_2_reg_1045[11]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    \add_ln9_2_reg_1045[11]_i_17 
       (.I0(mul_ln16_4_reg_1005[4]),
        .I1(icmp_ln12_4_reg_892_pp0_iter3_reg),
        .I2(mul_ln13_4_reg_1000[4]),
        .I3(select_ln12_6_fu_662_p3[4]),
        .I4(select_ln12_fu_632_p3[4]),
        .O(\add_ln9_2_reg_1045[11]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    \add_ln9_2_reg_1045[11]_i_18 
       (.I0(mul_ln16_4_reg_1005[3]),
        .I1(icmp_ln12_4_reg_892_pp0_iter3_reg),
        .I2(mul_ln13_4_reg_1000[3]),
        .I3(select_ln12_6_fu_662_p3[3]),
        .I4(select_ln12_fu_632_p3[3]),
        .O(\add_ln9_2_reg_1045[11]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    \add_ln9_2_reg_1045[11]_i_19 
       (.I0(\add_ln9_2_reg_1045[11]_i_15_n_0 ),
        .I1(select_ln12_fu_632_p3[7]),
        .I2(select_ln12_6_fu_662_p3[7]),
        .I3(mul_ln13_4_reg_1000[7]),
        .I4(icmp_ln12_4_reg_892_pp0_iter3_reg),
        .I5(mul_ln16_4_reg_1005[7]),
        .O(\add_ln9_2_reg_1045[11]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    \add_ln9_2_reg_1045[11]_i_2 
       (.I0(mul_ln16_5_reg_1015[10]),
        .I1(icmp_ln12_5_reg_909_pp0_iter3_reg),
        .I2(mul_ln13_5_reg_1010[10]),
        .I3(\add_ln9_2_reg_1045_reg[15]_i_13_n_5 ),
        .I4(select_ln12_7_fu_667_p3[10]),
        .O(\add_ln9_2_reg_1045[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    \add_ln9_2_reg_1045[11]_i_20 
       (.I0(\add_ln9_2_reg_1045[11]_i_16_n_0 ),
        .I1(select_ln12_fu_632_p3[6]),
        .I2(select_ln12_6_fu_662_p3[6]),
        .I3(mul_ln13_4_reg_1000[6]),
        .I4(icmp_ln12_4_reg_892_pp0_iter3_reg),
        .I5(mul_ln16_4_reg_1005[6]),
        .O(\add_ln9_2_reg_1045[11]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    \add_ln9_2_reg_1045[11]_i_21 
       (.I0(\add_ln9_2_reg_1045[11]_i_17_n_0 ),
        .I1(select_ln12_fu_632_p3[5]),
        .I2(select_ln12_6_fu_662_p3[5]),
        .I3(mul_ln13_4_reg_1000[5]),
        .I4(icmp_ln12_4_reg_892_pp0_iter3_reg),
        .I5(mul_ln16_4_reg_1005[5]),
        .O(\add_ln9_2_reg_1045[11]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    \add_ln9_2_reg_1045[11]_i_22 
       (.I0(\add_ln9_2_reg_1045[11]_i_18_n_0 ),
        .I1(select_ln12_fu_632_p3[4]),
        .I2(select_ln12_6_fu_662_p3[4]),
        .I3(mul_ln13_4_reg_1000[4]),
        .I4(icmp_ln12_4_reg_892_pp0_iter3_reg),
        .I5(mul_ln16_4_reg_1005[4]),
        .O(\add_ln9_2_reg_1045[11]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_2_reg_1045[11]_i_23 
       (.I0(mul_ln13_6_reg_1020[6]),
        .I1(icmp_ln12_6_reg_926_pp0_iter3_reg),
        .I2(mul_ln16_6_reg_1025[6]),
        .O(select_ln12_6_fu_662_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_2_reg_1045[11]_i_24 
       (.I0(mul_ln13_reg_960[6]),
        .I1(icmp_ln12_reg_824_pp0_iter3_reg),
        .I2(mul_ln16_reg_965[6]),
        .O(select_ln12_fu_632_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_2_reg_1045[11]_i_25 
       (.I0(mul_ln13_6_reg_1020[5]),
        .I1(icmp_ln12_6_reg_926_pp0_iter3_reg),
        .I2(mul_ln16_6_reg_1025[5]),
        .O(select_ln12_6_fu_662_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_2_reg_1045[11]_i_26 
       (.I0(mul_ln13_reg_960[5]),
        .I1(icmp_ln12_reg_824_pp0_iter3_reg),
        .I2(mul_ln16_reg_965[5]),
        .O(select_ln12_fu_632_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_2_reg_1045[11]_i_27 
       (.I0(mul_ln13_6_reg_1020[4]),
        .I1(icmp_ln12_6_reg_926_pp0_iter3_reg),
        .I2(mul_ln16_6_reg_1025[4]),
        .O(select_ln12_6_fu_662_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_2_reg_1045[11]_i_28 
       (.I0(mul_ln13_reg_960[4]),
        .I1(icmp_ln12_reg_824_pp0_iter3_reg),
        .I2(mul_ln16_reg_965[4]),
        .O(select_ln12_fu_632_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_2_reg_1045[11]_i_29 
       (.I0(mul_ln13_6_reg_1020[3]),
        .I1(icmp_ln12_6_reg_926_pp0_iter3_reg),
        .I2(mul_ln16_6_reg_1025[3]),
        .O(select_ln12_6_fu_662_p3[3]));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    \add_ln9_2_reg_1045[11]_i_3 
       (.I0(mul_ln16_5_reg_1015[9]),
        .I1(icmp_ln12_5_reg_909_pp0_iter3_reg),
        .I2(mul_ln13_5_reg_1010[9]),
        .I3(\add_ln9_2_reg_1045_reg[15]_i_13_n_6 ),
        .I4(select_ln12_7_fu_667_p3[9]),
        .O(\add_ln9_2_reg_1045[11]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_2_reg_1045[11]_i_30 
       (.I0(mul_ln13_reg_960[3]),
        .I1(icmp_ln12_reg_824_pp0_iter3_reg),
        .I2(mul_ln16_reg_965[3]),
        .O(select_ln12_fu_632_p3[3]));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    \add_ln9_2_reg_1045[11]_i_4 
       (.I0(mul_ln16_5_reg_1015[8]),
        .I1(icmp_ln12_5_reg_909_pp0_iter3_reg),
        .I2(mul_ln13_5_reg_1010[8]),
        .I3(\add_ln9_2_reg_1045_reg[15]_i_13_n_7 ),
        .I4(select_ln12_7_fu_667_p3[8]),
        .O(\add_ln9_2_reg_1045[11]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    \add_ln9_2_reg_1045[11]_i_5 
       (.I0(mul_ln16_5_reg_1015[7]),
        .I1(icmp_ln12_5_reg_909_pp0_iter3_reg),
        .I2(mul_ln13_5_reg_1010[7]),
        .I3(\add_ln9_2_reg_1045_reg[11]_i_13_n_4 ),
        .I4(select_ln12_7_fu_667_p3[7]),
        .O(\add_ln9_2_reg_1045[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    \add_ln9_2_reg_1045[11]_i_6 
       (.I0(\add_ln9_2_reg_1045[11]_i_2_n_0 ),
        .I1(select_ln12_7_fu_667_p3[11]),
        .I2(\add_ln9_2_reg_1045_reg[15]_i_13_n_4 ),
        .I3(mul_ln13_5_reg_1010[11]),
        .I4(icmp_ln12_5_reg_909_pp0_iter3_reg),
        .I5(mul_ln16_5_reg_1015[11]),
        .O(\add_ln9_2_reg_1045[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    \add_ln9_2_reg_1045[11]_i_7 
       (.I0(\add_ln9_2_reg_1045[11]_i_3_n_0 ),
        .I1(select_ln12_7_fu_667_p3[10]),
        .I2(\add_ln9_2_reg_1045_reg[15]_i_13_n_5 ),
        .I3(mul_ln13_5_reg_1010[10]),
        .I4(icmp_ln12_5_reg_909_pp0_iter3_reg),
        .I5(mul_ln16_5_reg_1015[10]),
        .O(\add_ln9_2_reg_1045[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    \add_ln9_2_reg_1045[11]_i_8 
       (.I0(\add_ln9_2_reg_1045[11]_i_4_n_0 ),
        .I1(select_ln12_7_fu_667_p3[9]),
        .I2(\add_ln9_2_reg_1045_reg[15]_i_13_n_6 ),
        .I3(mul_ln13_5_reg_1010[9]),
        .I4(icmp_ln12_5_reg_909_pp0_iter3_reg),
        .I5(mul_ln16_5_reg_1015[9]),
        .O(\add_ln9_2_reg_1045[11]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    \add_ln9_2_reg_1045[11]_i_9 
       (.I0(\add_ln9_2_reg_1045[11]_i_5_n_0 ),
        .I1(select_ln12_7_fu_667_p3[8]),
        .I2(\add_ln9_2_reg_1045_reg[15]_i_13_n_7 ),
        .I3(mul_ln13_5_reg_1010[8]),
        .I4(icmp_ln12_5_reg_909_pp0_iter3_reg),
        .I5(mul_ln16_5_reg_1015[8]),
        .O(\add_ln9_2_reg_1045[11]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_2_reg_1045[15]_i_10 
       (.I0(mul_ln13_7_reg_1030[14]),
        .I1(icmp_ln12_7_reg_943_pp0_iter3_reg),
        .I2(mul_ln16_7_reg_1035[14]),
        .O(select_ln12_7_fu_667_p3[14]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_2_reg_1045[15]_i_11 
       (.I0(mul_ln13_7_reg_1030[13]),
        .I1(icmp_ln12_7_reg_943_pp0_iter3_reg),
        .I2(mul_ln16_7_reg_1035[13]),
        .O(select_ln12_7_fu_667_p3[13]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_2_reg_1045[15]_i_12 
       (.I0(mul_ln13_7_reg_1030[12]),
        .I1(icmp_ln12_7_reg_943_pp0_iter3_reg),
        .I2(mul_ln16_7_reg_1035[12]),
        .O(select_ln12_7_fu_667_p3[12]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_2_reg_1045[15]_i_14 
       (.I0(mul_ln13_7_reg_1030[11]),
        .I1(icmp_ln12_7_reg_943_pp0_iter3_reg),
        .I2(mul_ln16_7_reg_1035[11]),
        .O(select_ln12_7_fu_667_p3[11]));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    \add_ln9_2_reg_1045[15]_i_15 
       (.I0(mul_ln16_4_reg_1005[10]),
        .I1(icmp_ln12_4_reg_892_pp0_iter3_reg),
        .I2(mul_ln13_4_reg_1000[10]),
        .I3(select_ln12_6_fu_662_p3[10]),
        .I4(select_ln12_fu_632_p3[10]),
        .O(\add_ln9_2_reg_1045[15]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    \add_ln9_2_reg_1045[15]_i_16 
       (.I0(mul_ln16_4_reg_1005[9]),
        .I1(icmp_ln12_4_reg_892_pp0_iter3_reg),
        .I2(mul_ln13_4_reg_1000[9]),
        .I3(select_ln12_6_fu_662_p3[9]),
        .I4(select_ln12_fu_632_p3[9]),
        .O(\add_ln9_2_reg_1045[15]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    \add_ln9_2_reg_1045[15]_i_17 
       (.I0(mul_ln16_4_reg_1005[8]),
        .I1(icmp_ln12_4_reg_892_pp0_iter3_reg),
        .I2(mul_ln13_4_reg_1000[8]),
        .I3(select_ln12_6_fu_662_p3[8]),
        .I4(select_ln12_fu_632_p3[8]),
        .O(\add_ln9_2_reg_1045[15]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    \add_ln9_2_reg_1045[15]_i_18 
       (.I0(mul_ln16_4_reg_1005[7]),
        .I1(icmp_ln12_4_reg_892_pp0_iter3_reg),
        .I2(mul_ln13_4_reg_1000[7]),
        .I3(select_ln12_6_fu_662_p3[7]),
        .I4(select_ln12_fu_632_p3[7]),
        .O(\add_ln9_2_reg_1045[15]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    \add_ln9_2_reg_1045[15]_i_19 
       (.I0(\add_ln9_2_reg_1045[15]_i_15_n_0 ),
        .I1(select_ln12_fu_632_p3[11]),
        .I2(select_ln12_6_fu_662_p3[11]),
        .I3(mul_ln13_4_reg_1000[11]),
        .I4(icmp_ln12_4_reg_892_pp0_iter3_reg),
        .I5(mul_ln16_4_reg_1005[11]),
        .O(\add_ln9_2_reg_1045[15]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    \add_ln9_2_reg_1045[15]_i_2 
       (.I0(mul_ln16_5_reg_1015[14]),
        .I1(icmp_ln12_5_reg_909_pp0_iter3_reg),
        .I2(mul_ln13_5_reg_1010[14]),
        .I3(\add_ln9_2_reg_1045_reg[19]_i_13_n_5 ),
        .I4(select_ln12_7_fu_667_p3[14]),
        .O(\add_ln9_2_reg_1045[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    \add_ln9_2_reg_1045[15]_i_20 
       (.I0(\add_ln9_2_reg_1045[15]_i_16_n_0 ),
        .I1(select_ln12_fu_632_p3[10]),
        .I2(select_ln12_6_fu_662_p3[10]),
        .I3(mul_ln13_4_reg_1000[10]),
        .I4(icmp_ln12_4_reg_892_pp0_iter3_reg),
        .I5(mul_ln16_4_reg_1005[10]),
        .O(\add_ln9_2_reg_1045[15]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    \add_ln9_2_reg_1045[15]_i_21 
       (.I0(\add_ln9_2_reg_1045[15]_i_17_n_0 ),
        .I1(select_ln12_fu_632_p3[9]),
        .I2(select_ln12_6_fu_662_p3[9]),
        .I3(mul_ln13_4_reg_1000[9]),
        .I4(icmp_ln12_4_reg_892_pp0_iter3_reg),
        .I5(mul_ln16_4_reg_1005[9]),
        .O(\add_ln9_2_reg_1045[15]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    \add_ln9_2_reg_1045[15]_i_22 
       (.I0(\add_ln9_2_reg_1045[15]_i_18_n_0 ),
        .I1(select_ln12_fu_632_p3[8]),
        .I2(select_ln12_6_fu_662_p3[8]),
        .I3(mul_ln13_4_reg_1000[8]),
        .I4(icmp_ln12_4_reg_892_pp0_iter3_reg),
        .I5(mul_ln16_4_reg_1005[8]),
        .O(\add_ln9_2_reg_1045[15]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_2_reg_1045[15]_i_23 
       (.I0(mul_ln13_6_reg_1020[10]),
        .I1(icmp_ln12_6_reg_926_pp0_iter3_reg),
        .I2(mul_ln16_6_reg_1025[10]),
        .O(select_ln12_6_fu_662_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_2_reg_1045[15]_i_24 
       (.I0(mul_ln13_reg_960[10]),
        .I1(icmp_ln12_reg_824_pp0_iter3_reg),
        .I2(mul_ln16_reg_965[10]),
        .O(select_ln12_fu_632_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_2_reg_1045[15]_i_25 
       (.I0(mul_ln13_6_reg_1020[9]),
        .I1(icmp_ln12_6_reg_926_pp0_iter3_reg),
        .I2(mul_ln16_6_reg_1025[9]),
        .O(select_ln12_6_fu_662_p3[9]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_2_reg_1045[15]_i_26 
       (.I0(mul_ln13_reg_960[9]),
        .I1(icmp_ln12_reg_824_pp0_iter3_reg),
        .I2(mul_ln16_reg_965[9]),
        .O(select_ln12_fu_632_p3[9]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_2_reg_1045[15]_i_27 
       (.I0(mul_ln13_6_reg_1020[8]),
        .I1(icmp_ln12_6_reg_926_pp0_iter3_reg),
        .I2(mul_ln16_6_reg_1025[8]),
        .O(select_ln12_6_fu_662_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_2_reg_1045[15]_i_28 
       (.I0(mul_ln13_reg_960[8]),
        .I1(icmp_ln12_reg_824_pp0_iter3_reg),
        .I2(mul_ln16_reg_965[8]),
        .O(select_ln12_fu_632_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_2_reg_1045[15]_i_29 
       (.I0(mul_ln13_6_reg_1020[7]),
        .I1(icmp_ln12_6_reg_926_pp0_iter3_reg),
        .I2(mul_ln16_6_reg_1025[7]),
        .O(select_ln12_6_fu_662_p3[7]));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    \add_ln9_2_reg_1045[15]_i_3 
       (.I0(mul_ln16_5_reg_1015[13]),
        .I1(icmp_ln12_5_reg_909_pp0_iter3_reg),
        .I2(mul_ln13_5_reg_1010[13]),
        .I3(\add_ln9_2_reg_1045_reg[19]_i_13_n_6 ),
        .I4(select_ln12_7_fu_667_p3[13]),
        .O(\add_ln9_2_reg_1045[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_2_reg_1045[15]_i_30 
       (.I0(mul_ln13_reg_960[7]),
        .I1(icmp_ln12_reg_824_pp0_iter3_reg),
        .I2(mul_ln16_reg_965[7]),
        .O(select_ln12_fu_632_p3[7]));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    \add_ln9_2_reg_1045[15]_i_4 
       (.I0(mul_ln16_5_reg_1015[12]),
        .I1(icmp_ln12_5_reg_909_pp0_iter3_reg),
        .I2(mul_ln13_5_reg_1010[12]),
        .I3(\add_ln9_2_reg_1045_reg[19]_i_13_n_7 ),
        .I4(select_ln12_7_fu_667_p3[12]),
        .O(\add_ln9_2_reg_1045[15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    \add_ln9_2_reg_1045[15]_i_5 
       (.I0(mul_ln16_5_reg_1015[11]),
        .I1(icmp_ln12_5_reg_909_pp0_iter3_reg),
        .I2(mul_ln13_5_reg_1010[11]),
        .I3(\add_ln9_2_reg_1045_reg[15]_i_13_n_4 ),
        .I4(select_ln12_7_fu_667_p3[11]),
        .O(\add_ln9_2_reg_1045[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    \add_ln9_2_reg_1045[15]_i_6 
       (.I0(\add_ln9_2_reg_1045[15]_i_2_n_0 ),
        .I1(select_ln12_7_fu_667_p3[15]),
        .I2(\add_ln9_2_reg_1045_reg[19]_i_13_n_4 ),
        .I3(mul_ln13_5_reg_1010[15]),
        .I4(icmp_ln12_5_reg_909_pp0_iter3_reg),
        .I5(mul_ln16_5_reg_1015[15]),
        .O(\add_ln9_2_reg_1045[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    \add_ln9_2_reg_1045[15]_i_7 
       (.I0(\add_ln9_2_reg_1045[15]_i_3_n_0 ),
        .I1(select_ln12_7_fu_667_p3[14]),
        .I2(\add_ln9_2_reg_1045_reg[19]_i_13_n_5 ),
        .I3(mul_ln13_5_reg_1010[14]),
        .I4(icmp_ln12_5_reg_909_pp0_iter3_reg),
        .I5(mul_ln16_5_reg_1015[14]),
        .O(\add_ln9_2_reg_1045[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    \add_ln9_2_reg_1045[15]_i_8 
       (.I0(\add_ln9_2_reg_1045[15]_i_4_n_0 ),
        .I1(select_ln12_7_fu_667_p3[13]),
        .I2(\add_ln9_2_reg_1045_reg[19]_i_13_n_6 ),
        .I3(mul_ln13_5_reg_1010[13]),
        .I4(icmp_ln12_5_reg_909_pp0_iter3_reg),
        .I5(mul_ln16_5_reg_1015[13]),
        .O(\add_ln9_2_reg_1045[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    \add_ln9_2_reg_1045[15]_i_9 
       (.I0(\add_ln9_2_reg_1045[15]_i_5_n_0 ),
        .I1(select_ln12_7_fu_667_p3[12]),
        .I2(\add_ln9_2_reg_1045_reg[19]_i_13_n_7 ),
        .I3(mul_ln13_5_reg_1010[12]),
        .I4(icmp_ln12_5_reg_909_pp0_iter3_reg),
        .I5(mul_ln16_5_reg_1015[12]),
        .O(\add_ln9_2_reg_1045[15]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_2_reg_1045[19]_i_10 
       (.I0(mul_ln13_7_reg_1030[18]),
        .I1(icmp_ln12_7_reg_943_pp0_iter3_reg),
        .I2(mul_ln16_7_reg_1035[18]),
        .O(select_ln12_7_fu_667_p3[18]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_2_reg_1045[19]_i_11 
       (.I0(mul_ln13_7_reg_1030[17]),
        .I1(icmp_ln12_7_reg_943_pp0_iter3_reg),
        .I2(mul_ln16_7_reg_1035[17]),
        .O(select_ln12_7_fu_667_p3[17]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_2_reg_1045[19]_i_12 
       (.I0(mul_ln13_7_reg_1030[16]),
        .I1(icmp_ln12_7_reg_943_pp0_iter3_reg),
        .I2(mul_ln16_7_reg_1035[16]),
        .O(select_ln12_7_fu_667_p3[16]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_2_reg_1045[19]_i_14 
       (.I0(mul_ln13_7_reg_1030[15]),
        .I1(icmp_ln12_7_reg_943_pp0_iter3_reg),
        .I2(mul_ln16_7_reg_1035[15]),
        .O(select_ln12_7_fu_667_p3[15]));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    \add_ln9_2_reg_1045[19]_i_15 
       (.I0(mul_ln16_4_reg_1005[14]),
        .I1(icmp_ln12_4_reg_892_pp0_iter3_reg),
        .I2(mul_ln13_4_reg_1000[14]),
        .I3(select_ln12_6_fu_662_p3[14]),
        .I4(select_ln12_fu_632_p3[14]),
        .O(\add_ln9_2_reg_1045[19]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    \add_ln9_2_reg_1045[19]_i_16 
       (.I0(mul_ln16_4_reg_1005[13]),
        .I1(icmp_ln12_4_reg_892_pp0_iter3_reg),
        .I2(mul_ln13_4_reg_1000[13]),
        .I3(select_ln12_6_fu_662_p3[13]),
        .I4(select_ln12_fu_632_p3[13]),
        .O(\add_ln9_2_reg_1045[19]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    \add_ln9_2_reg_1045[19]_i_17 
       (.I0(mul_ln16_4_reg_1005[12]),
        .I1(icmp_ln12_4_reg_892_pp0_iter3_reg),
        .I2(mul_ln13_4_reg_1000[12]),
        .I3(select_ln12_6_fu_662_p3[12]),
        .I4(select_ln12_fu_632_p3[12]),
        .O(\add_ln9_2_reg_1045[19]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    \add_ln9_2_reg_1045[19]_i_18 
       (.I0(mul_ln16_4_reg_1005[11]),
        .I1(icmp_ln12_4_reg_892_pp0_iter3_reg),
        .I2(mul_ln13_4_reg_1000[11]),
        .I3(select_ln12_6_fu_662_p3[11]),
        .I4(select_ln12_fu_632_p3[11]),
        .O(\add_ln9_2_reg_1045[19]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    \add_ln9_2_reg_1045[19]_i_19 
       (.I0(\add_ln9_2_reg_1045[19]_i_15_n_0 ),
        .I1(select_ln12_fu_632_p3[15]),
        .I2(select_ln12_6_fu_662_p3[15]),
        .I3(mul_ln13_4_reg_1000[15]),
        .I4(icmp_ln12_4_reg_892_pp0_iter3_reg),
        .I5(mul_ln16_4_reg_1005[15]),
        .O(\add_ln9_2_reg_1045[19]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    \add_ln9_2_reg_1045[19]_i_2 
       (.I0(mul_ln16_5_reg_1015[18]),
        .I1(icmp_ln12_5_reg_909_pp0_iter3_reg),
        .I2(mul_ln13_5_reg_1010[18]),
        .I3(\add_ln9_2_reg_1045_reg[23]_i_13_n_5 ),
        .I4(select_ln12_7_fu_667_p3[18]),
        .O(\add_ln9_2_reg_1045[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    \add_ln9_2_reg_1045[19]_i_20 
       (.I0(\add_ln9_2_reg_1045[19]_i_16_n_0 ),
        .I1(select_ln12_fu_632_p3[14]),
        .I2(select_ln12_6_fu_662_p3[14]),
        .I3(mul_ln13_4_reg_1000[14]),
        .I4(icmp_ln12_4_reg_892_pp0_iter3_reg),
        .I5(mul_ln16_4_reg_1005[14]),
        .O(\add_ln9_2_reg_1045[19]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    \add_ln9_2_reg_1045[19]_i_21 
       (.I0(\add_ln9_2_reg_1045[19]_i_17_n_0 ),
        .I1(select_ln12_fu_632_p3[13]),
        .I2(select_ln12_6_fu_662_p3[13]),
        .I3(mul_ln13_4_reg_1000[13]),
        .I4(icmp_ln12_4_reg_892_pp0_iter3_reg),
        .I5(mul_ln16_4_reg_1005[13]),
        .O(\add_ln9_2_reg_1045[19]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    \add_ln9_2_reg_1045[19]_i_22 
       (.I0(\add_ln9_2_reg_1045[19]_i_18_n_0 ),
        .I1(select_ln12_fu_632_p3[12]),
        .I2(select_ln12_6_fu_662_p3[12]),
        .I3(mul_ln13_4_reg_1000[12]),
        .I4(icmp_ln12_4_reg_892_pp0_iter3_reg),
        .I5(mul_ln16_4_reg_1005[12]),
        .O(\add_ln9_2_reg_1045[19]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_2_reg_1045[19]_i_23 
       (.I0(mul_ln13_6_reg_1020[14]),
        .I1(icmp_ln12_6_reg_926_pp0_iter3_reg),
        .I2(mul_ln16_6_reg_1025[14]),
        .O(select_ln12_6_fu_662_p3[14]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_2_reg_1045[19]_i_24 
       (.I0(mul_ln13_reg_960[14]),
        .I1(icmp_ln12_reg_824_pp0_iter3_reg),
        .I2(mul_ln16_reg_965[14]),
        .O(select_ln12_fu_632_p3[14]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_2_reg_1045[19]_i_25 
       (.I0(mul_ln13_6_reg_1020[13]),
        .I1(icmp_ln12_6_reg_926_pp0_iter3_reg),
        .I2(mul_ln16_6_reg_1025[13]),
        .O(select_ln12_6_fu_662_p3[13]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_2_reg_1045[19]_i_26 
       (.I0(mul_ln13_reg_960[13]),
        .I1(icmp_ln12_reg_824_pp0_iter3_reg),
        .I2(mul_ln16_reg_965[13]),
        .O(select_ln12_fu_632_p3[13]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_2_reg_1045[19]_i_27 
       (.I0(mul_ln13_6_reg_1020[12]),
        .I1(icmp_ln12_6_reg_926_pp0_iter3_reg),
        .I2(mul_ln16_6_reg_1025[12]),
        .O(select_ln12_6_fu_662_p3[12]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_2_reg_1045[19]_i_28 
       (.I0(mul_ln13_reg_960[12]),
        .I1(icmp_ln12_reg_824_pp0_iter3_reg),
        .I2(mul_ln16_reg_965[12]),
        .O(select_ln12_fu_632_p3[12]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_2_reg_1045[19]_i_29 
       (.I0(mul_ln13_6_reg_1020[11]),
        .I1(icmp_ln12_6_reg_926_pp0_iter3_reg),
        .I2(mul_ln16_6_reg_1025[11]),
        .O(select_ln12_6_fu_662_p3[11]));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    \add_ln9_2_reg_1045[19]_i_3 
       (.I0(mul_ln16_5_reg_1015[17]),
        .I1(icmp_ln12_5_reg_909_pp0_iter3_reg),
        .I2(mul_ln13_5_reg_1010[17]),
        .I3(\add_ln9_2_reg_1045_reg[23]_i_13_n_6 ),
        .I4(select_ln12_7_fu_667_p3[17]),
        .O(\add_ln9_2_reg_1045[19]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_2_reg_1045[19]_i_30 
       (.I0(mul_ln13_reg_960[11]),
        .I1(icmp_ln12_reg_824_pp0_iter3_reg),
        .I2(mul_ln16_reg_965[11]),
        .O(select_ln12_fu_632_p3[11]));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    \add_ln9_2_reg_1045[19]_i_4 
       (.I0(mul_ln16_5_reg_1015[16]),
        .I1(icmp_ln12_5_reg_909_pp0_iter3_reg),
        .I2(mul_ln13_5_reg_1010[16]),
        .I3(\add_ln9_2_reg_1045_reg[23]_i_13_n_7 ),
        .I4(select_ln12_7_fu_667_p3[16]),
        .O(\add_ln9_2_reg_1045[19]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    \add_ln9_2_reg_1045[19]_i_5 
       (.I0(mul_ln16_5_reg_1015[15]),
        .I1(icmp_ln12_5_reg_909_pp0_iter3_reg),
        .I2(mul_ln13_5_reg_1010[15]),
        .I3(\add_ln9_2_reg_1045_reg[19]_i_13_n_4 ),
        .I4(select_ln12_7_fu_667_p3[15]),
        .O(\add_ln9_2_reg_1045[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    \add_ln9_2_reg_1045[19]_i_6 
       (.I0(\add_ln9_2_reg_1045[19]_i_2_n_0 ),
        .I1(select_ln12_7_fu_667_p3[19]),
        .I2(\add_ln9_2_reg_1045_reg[23]_i_13_n_4 ),
        .I3(mul_ln13_5_reg_1010[19]),
        .I4(icmp_ln12_5_reg_909_pp0_iter3_reg),
        .I5(mul_ln16_5_reg_1015[19]),
        .O(\add_ln9_2_reg_1045[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    \add_ln9_2_reg_1045[19]_i_7 
       (.I0(\add_ln9_2_reg_1045[19]_i_3_n_0 ),
        .I1(select_ln12_7_fu_667_p3[18]),
        .I2(\add_ln9_2_reg_1045_reg[23]_i_13_n_5 ),
        .I3(mul_ln13_5_reg_1010[18]),
        .I4(icmp_ln12_5_reg_909_pp0_iter3_reg),
        .I5(mul_ln16_5_reg_1015[18]),
        .O(\add_ln9_2_reg_1045[19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    \add_ln9_2_reg_1045[19]_i_8 
       (.I0(\add_ln9_2_reg_1045[19]_i_4_n_0 ),
        .I1(select_ln12_7_fu_667_p3[17]),
        .I2(\add_ln9_2_reg_1045_reg[23]_i_13_n_6 ),
        .I3(mul_ln13_5_reg_1010[17]),
        .I4(icmp_ln12_5_reg_909_pp0_iter3_reg),
        .I5(mul_ln16_5_reg_1015[17]),
        .O(\add_ln9_2_reg_1045[19]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    \add_ln9_2_reg_1045[19]_i_9 
       (.I0(\add_ln9_2_reg_1045[19]_i_5_n_0 ),
        .I1(select_ln12_7_fu_667_p3[16]),
        .I2(\add_ln9_2_reg_1045_reg[23]_i_13_n_7 ),
        .I3(mul_ln13_5_reg_1010[16]),
        .I4(icmp_ln12_5_reg_909_pp0_iter3_reg),
        .I5(mul_ln16_5_reg_1015[16]),
        .O(\add_ln9_2_reg_1045[19]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_2_reg_1045[23]_i_10 
       (.I0(mul_ln13_7_reg_1030[22]),
        .I1(icmp_ln12_7_reg_943_pp0_iter3_reg),
        .I2(mul_ln16_7_reg_1035[22]),
        .O(select_ln12_7_fu_667_p3[22]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_2_reg_1045[23]_i_11 
       (.I0(mul_ln13_7_reg_1030[21]),
        .I1(icmp_ln12_7_reg_943_pp0_iter3_reg),
        .I2(mul_ln16_7_reg_1035[21]),
        .O(select_ln12_7_fu_667_p3[21]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_2_reg_1045[23]_i_12 
       (.I0(mul_ln13_7_reg_1030[20]),
        .I1(icmp_ln12_7_reg_943_pp0_iter3_reg),
        .I2(mul_ln16_7_reg_1035[20]),
        .O(select_ln12_7_fu_667_p3[20]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_2_reg_1045[23]_i_14 
       (.I0(mul_ln13_7_reg_1030[19]),
        .I1(icmp_ln12_7_reg_943_pp0_iter3_reg),
        .I2(mul_ln16_7_reg_1035[19]),
        .O(select_ln12_7_fu_667_p3[19]));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    \add_ln9_2_reg_1045[23]_i_15 
       (.I0(mul_ln16_4_reg_1005[18]),
        .I1(icmp_ln12_4_reg_892_pp0_iter3_reg),
        .I2(mul_ln13_4_reg_1000[18]),
        .I3(select_ln12_6_fu_662_p3[18]),
        .I4(select_ln12_fu_632_p3[18]),
        .O(\add_ln9_2_reg_1045[23]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    \add_ln9_2_reg_1045[23]_i_16 
       (.I0(mul_ln16_4_reg_1005[17]),
        .I1(icmp_ln12_4_reg_892_pp0_iter3_reg),
        .I2(mul_ln13_4_reg_1000[17]),
        .I3(select_ln12_6_fu_662_p3[17]),
        .I4(select_ln12_fu_632_p3[17]),
        .O(\add_ln9_2_reg_1045[23]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    \add_ln9_2_reg_1045[23]_i_17 
       (.I0(mul_ln16_4_reg_1005[16]),
        .I1(icmp_ln12_4_reg_892_pp0_iter3_reg),
        .I2(mul_ln13_4_reg_1000[16]),
        .I3(select_ln12_6_fu_662_p3[16]),
        .I4(select_ln12_fu_632_p3[16]),
        .O(\add_ln9_2_reg_1045[23]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    \add_ln9_2_reg_1045[23]_i_18 
       (.I0(mul_ln16_4_reg_1005[15]),
        .I1(icmp_ln12_4_reg_892_pp0_iter3_reg),
        .I2(mul_ln13_4_reg_1000[15]),
        .I3(select_ln12_6_fu_662_p3[15]),
        .I4(select_ln12_fu_632_p3[15]),
        .O(\add_ln9_2_reg_1045[23]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    \add_ln9_2_reg_1045[23]_i_19 
       (.I0(\add_ln9_2_reg_1045[23]_i_15_n_0 ),
        .I1(select_ln12_fu_632_p3[19]),
        .I2(select_ln12_6_fu_662_p3[19]),
        .I3(mul_ln13_4_reg_1000[19]),
        .I4(icmp_ln12_4_reg_892_pp0_iter3_reg),
        .I5(mul_ln16_4_reg_1005[19]),
        .O(\add_ln9_2_reg_1045[23]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    \add_ln9_2_reg_1045[23]_i_2 
       (.I0(mul_ln16_5_reg_1015[22]),
        .I1(icmp_ln12_5_reg_909_pp0_iter3_reg),
        .I2(mul_ln13_5_reg_1010[22]),
        .I3(\add_ln9_2_reg_1045_reg[27]_i_13_n_5 ),
        .I4(select_ln12_7_fu_667_p3[22]),
        .O(\add_ln9_2_reg_1045[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    \add_ln9_2_reg_1045[23]_i_20 
       (.I0(\add_ln9_2_reg_1045[23]_i_16_n_0 ),
        .I1(select_ln12_fu_632_p3[18]),
        .I2(select_ln12_6_fu_662_p3[18]),
        .I3(mul_ln13_4_reg_1000[18]),
        .I4(icmp_ln12_4_reg_892_pp0_iter3_reg),
        .I5(mul_ln16_4_reg_1005[18]),
        .O(\add_ln9_2_reg_1045[23]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    \add_ln9_2_reg_1045[23]_i_21 
       (.I0(\add_ln9_2_reg_1045[23]_i_17_n_0 ),
        .I1(select_ln12_fu_632_p3[17]),
        .I2(select_ln12_6_fu_662_p3[17]),
        .I3(mul_ln13_4_reg_1000[17]),
        .I4(icmp_ln12_4_reg_892_pp0_iter3_reg),
        .I5(mul_ln16_4_reg_1005[17]),
        .O(\add_ln9_2_reg_1045[23]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    \add_ln9_2_reg_1045[23]_i_22 
       (.I0(\add_ln9_2_reg_1045[23]_i_18_n_0 ),
        .I1(select_ln12_fu_632_p3[16]),
        .I2(select_ln12_6_fu_662_p3[16]),
        .I3(mul_ln13_4_reg_1000[16]),
        .I4(icmp_ln12_4_reg_892_pp0_iter3_reg),
        .I5(mul_ln16_4_reg_1005[16]),
        .O(\add_ln9_2_reg_1045[23]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_2_reg_1045[23]_i_23 
       (.I0(mul_ln13_6_reg_1020[18]),
        .I1(icmp_ln12_6_reg_926_pp0_iter3_reg),
        .I2(mul_ln16_6_reg_1025[18]),
        .O(select_ln12_6_fu_662_p3[18]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_2_reg_1045[23]_i_24 
       (.I0(mul_ln13_reg_960[18]),
        .I1(icmp_ln12_reg_824_pp0_iter3_reg),
        .I2(mul_ln16_reg_965[18]),
        .O(select_ln12_fu_632_p3[18]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_2_reg_1045[23]_i_25 
       (.I0(mul_ln13_6_reg_1020[17]),
        .I1(icmp_ln12_6_reg_926_pp0_iter3_reg),
        .I2(mul_ln16_6_reg_1025[17]),
        .O(select_ln12_6_fu_662_p3[17]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_2_reg_1045[23]_i_26 
       (.I0(mul_ln13_reg_960[17]),
        .I1(icmp_ln12_reg_824_pp0_iter3_reg),
        .I2(mul_ln16_reg_965[17]),
        .O(select_ln12_fu_632_p3[17]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_2_reg_1045[23]_i_27 
       (.I0(mul_ln13_6_reg_1020[16]),
        .I1(icmp_ln12_6_reg_926_pp0_iter3_reg),
        .I2(mul_ln16_6_reg_1025[16]),
        .O(select_ln12_6_fu_662_p3[16]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_2_reg_1045[23]_i_28 
       (.I0(mul_ln13_reg_960[16]),
        .I1(icmp_ln12_reg_824_pp0_iter3_reg),
        .I2(mul_ln16_reg_965[16]),
        .O(select_ln12_fu_632_p3[16]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_2_reg_1045[23]_i_29 
       (.I0(mul_ln13_6_reg_1020[15]),
        .I1(icmp_ln12_6_reg_926_pp0_iter3_reg),
        .I2(mul_ln16_6_reg_1025[15]),
        .O(select_ln12_6_fu_662_p3[15]));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    \add_ln9_2_reg_1045[23]_i_3 
       (.I0(mul_ln16_5_reg_1015[21]),
        .I1(icmp_ln12_5_reg_909_pp0_iter3_reg),
        .I2(mul_ln13_5_reg_1010[21]),
        .I3(\add_ln9_2_reg_1045_reg[27]_i_13_n_6 ),
        .I4(select_ln12_7_fu_667_p3[21]),
        .O(\add_ln9_2_reg_1045[23]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_2_reg_1045[23]_i_30 
       (.I0(mul_ln13_reg_960[15]),
        .I1(icmp_ln12_reg_824_pp0_iter3_reg),
        .I2(mul_ln16_reg_965[15]),
        .O(select_ln12_fu_632_p3[15]));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    \add_ln9_2_reg_1045[23]_i_4 
       (.I0(mul_ln16_5_reg_1015[20]),
        .I1(icmp_ln12_5_reg_909_pp0_iter3_reg),
        .I2(mul_ln13_5_reg_1010[20]),
        .I3(\add_ln9_2_reg_1045_reg[27]_i_13_n_7 ),
        .I4(select_ln12_7_fu_667_p3[20]),
        .O(\add_ln9_2_reg_1045[23]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    \add_ln9_2_reg_1045[23]_i_5 
       (.I0(mul_ln16_5_reg_1015[19]),
        .I1(icmp_ln12_5_reg_909_pp0_iter3_reg),
        .I2(mul_ln13_5_reg_1010[19]),
        .I3(\add_ln9_2_reg_1045_reg[23]_i_13_n_4 ),
        .I4(select_ln12_7_fu_667_p3[19]),
        .O(\add_ln9_2_reg_1045[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    \add_ln9_2_reg_1045[23]_i_6 
       (.I0(\add_ln9_2_reg_1045[23]_i_2_n_0 ),
        .I1(select_ln12_7_fu_667_p3[23]),
        .I2(\add_ln9_2_reg_1045_reg[27]_i_13_n_4 ),
        .I3(mul_ln13_5_reg_1010[23]),
        .I4(icmp_ln12_5_reg_909_pp0_iter3_reg),
        .I5(mul_ln16_5_reg_1015[23]),
        .O(\add_ln9_2_reg_1045[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    \add_ln9_2_reg_1045[23]_i_7 
       (.I0(\add_ln9_2_reg_1045[23]_i_3_n_0 ),
        .I1(select_ln12_7_fu_667_p3[22]),
        .I2(\add_ln9_2_reg_1045_reg[27]_i_13_n_5 ),
        .I3(mul_ln13_5_reg_1010[22]),
        .I4(icmp_ln12_5_reg_909_pp0_iter3_reg),
        .I5(mul_ln16_5_reg_1015[22]),
        .O(\add_ln9_2_reg_1045[23]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    \add_ln9_2_reg_1045[23]_i_8 
       (.I0(\add_ln9_2_reg_1045[23]_i_4_n_0 ),
        .I1(select_ln12_7_fu_667_p3[21]),
        .I2(\add_ln9_2_reg_1045_reg[27]_i_13_n_6 ),
        .I3(mul_ln13_5_reg_1010[21]),
        .I4(icmp_ln12_5_reg_909_pp0_iter3_reg),
        .I5(mul_ln16_5_reg_1015[21]),
        .O(\add_ln9_2_reg_1045[23]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    \add_ln9_2_reg_1045[23]_i_9 
       (.I0(\add_ln9_2_reg_1045[23]_i_5_n_0 ),
        .I1(select_ln12_7_fu_667_p3[20]),
        .I2(\add_ln9_2_reg_1045_reg[27]_i_13_n_7 ),
        .I3(mul_ln13_5_reg_1010[20]),
        .I4(icmp_ln12_5_reg_909_pp0_iter3_reg),
        .I5(mul_ln16_5_reg_1015[20]),
        .O(\add_ln9_2_reg_1045[23]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_2_reg_1045[27]_i_10 
       (.I0(mul_ln13_7_reg_1030[26]),
        .I1(icmp_ln12_7_reg_943_pp0_iter3_reg),
        .I2(mul_ln16_7_reg_1035[26]),
        .O(select_ln12_7_fu_667_p3[26]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_2_reg_1045[27]_i_11 
       (.I0(mul_ln13_7_reg_1030[25]),
        .I1(icmp_ln12_7_reg_943_pp0_iter3_reg),
        .I2(mul_ln16_7_reg_1035[25]),
        .O(select_ln12_7_fu_667_p3[25]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_2_reg_1045[27]_i_12 
       (.I0(mul_ln13_7_reg_1030[24]),
        .I1(icmp_ln12_7_reg_943_pp0_iter3_reg),
        .I2(mul_ln16_7_reg_1035[24]),
        .O(select_ln12_7_fu_667_p3[24]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_2_reg_1045[27]_i_14 
       (.I0(mul_ln13_7_reg_1030[23]),
        .I1(icmp_ln12_7_reg_943_pp0_iter3_reg),
        .I2(mul_ln16_7_reg_1035[23]),
        .O(select_ln12_7_fu_667_p3[23]));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    \add_ln9_2_reg_1045[27]_i_15 
       (.I0(mul_ln16_4_reg_1005[22]),
        .I1(icmp_ln12_4_reg_892_pp0_iter3_reg),
        .I2(mul_ln13_4_reg_1000[22]),
        .I3(select_ln12_6_fu_662_p3[22]),
        .I4(select_ln12_fu_632_p3[22]),
        .O(\add_ln9_2_reg_1045[27]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    \add_ln9_2_reg_1045[27]_i_16 
       (.I0(mul_ln16_4_reg_1005[21]),
        .I1(icmp_ln12_4_reg_892_pp0_iter3_reg),
        .I2(mul_ln13_4_reg_1000[21]),
        .I3(select_ln12_6_fu_662_p3[21]),
        .I4(select_ln12_fu_632_p3[21]),
        .O(\add_ln9_2_reg_1045[27]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    \add_ln9_2_reg_1045[27]_i_17 
       (.I0(mul_ln16_4_reg_1005[20]),
        .I1(icmp_ln12_4_reg_892_pp0_iter3_reg),
        .I2(mul_ln13_4_reg_1000[20]),
        .I3(select_ln12_6_fu_662_p3[20]),
        .I4(select_ln12_fu_632_p3[20]),
        .O(\add_ln9_2_reg_1045[27]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    \add_ln9_2_reg_1045[27]_i_18 
       (.I0(mul_ln16_4_reg_1005[19]),
        .I1(icmp_ln12_4_reg_892_pp0_iter3_reg),
        .I2(mul_ln13_4_reg_1000[19]),
        .I3(select_ln12_6_fu_662_p3[19]),
        .I4(select_ln12_fu_632_p3[19]),
        .O(\add_ln9_2_reg_1045[27]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    \add_ln9_2_reg_1045[27]_i_19 
       (.I0(\add_ln9_2_reg_1045[27]_i_15_n_0 ),
        .I1(select_ln12_fu_632_p3[23]),
        .I2(select_ln12_6_fu_662_p3[23]),
        .I3(mul_ln13_4_reg_1000[23]),
        .I4(icmp_ln12_4_reg_892_pp0_iter3_reg),
        .I5(mul_ln16_4_reg_1005[23]),
        .O(\add_ln9_2_reg_1045[27]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    \add_ln9_2_reg_1045[27]_i_2 
       (.I0(mul_ln16_5_reg_1015[26]),
        .I1(icmp_ln12_5_reg_909_pp0_iter3_reg),
        .I2(mul_ln13_5_reg_1010[26]),
        .I3(\add_ln9_2_reg_1045_reg[31]_i_12_n_5 ),
        .I4(select_ln12_7_fu_667_p3[26]),
        .O(\add_ln9_2_reg_1045[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    \add_ln9_2_reg_1045[27]_i_20 
       (.I0(\add_ln9_2_reg_1045[27]_i_16_n_0 ),
        .I1(select_ln12_fu_632_p3[22]),
        .I2(select_ln12_6_fu_662_p3[22]),
        .I3(mul_ln13_4_reg_1000[22]),
        .I4(icmp_ln12_4_reg_892_pp0_iter3_reg),
        .I5(mul_ln16_4_reg_1005[22]),
        .O(\add_ln9_2_reg_1045[27]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    \add_ln9_2_reg_1045[27]_i_21 
       (.I0(\add_ln9_2_reg_1045[27]_i_17_n_0 ),
        .I1(select_ln12_fu_632_p3[21]),
        .I2(select_ln12_6_fu_662_p3[21]),
        .I3(mul_ln13_4_reg_1000[21]),
        .I4(icmp_ln12_4_reg_892_pp0_iter3_reg),
        .I5(mul_ln16_4_reg_1005[21]),
        .O(\add_ln9_2_reg_1045[27]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    \add_ln9_2_reg_1045[27]_i_22 
       (.I0(\add_ln9_2_reg_1045[27]_i_18_n_0 ),
        .I1(select_ln12_fu_632_p3[20]),
        .I2(select_ln12_6_fu_662_p3[20]),
        .I3(mul_ln13_4_reg_1000[20]),
        .I4(icmp_ln12_4_reg_892_pp0_iter3_reg),
        .I5(mul_ln16_4_reg_1005[20]),
        .O(\add_ln9_2_reg_1045[27]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_2_reg_1045[27]_i_23 
       (.I0(mul_ln13_6_reg_1020[22]),
        .I1(icmp_ln12_6_reg_926_pp0_iter3_reg),
        .I2(mul_ln16_6_reg_1025[22]),
        .O(select_ln12_6_fu_662_p3[22]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_2_reg_1045[27]_i_24 
       (.I0(mul_ln13_reg_960[22]),
        .I1(icmp_ln12_reg_824_pp0_iter3_reg),
        .I2(mul_ln16_reg_965[22]),
        .O(select_ln12_fu_632_p3[22]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_2_reg_1045[27]_i_25 
       (.I0(mul_ln13_6_reg_1020[21]),
        .I1(icmp_ln12_6_reg_926_pp0_iter3_reg),
        .I2(mul_ln16_6_reg_1025[21]),
        .O(select_ln12_6_fu_662_p3[21]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_2_reg_1045[27]_i_26 
       (.I0(mul_ln13_reg_960[21]),
        .I1(icmp_ln12_reg_824_pp0_iter3_reg),
        .I2(mul_ln16_reg_965[21]),
        .O(select_ln12_fu_632_p3[21]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_2_reg_1045[27]_i_27 
       (.I0(mul_ln13_6_reg_1020[20]),
        .I1(icmp_ln12_6_reg_926_pp0_iter3_reg),
        .I2(mul_ln16_6_reg_1025[20]),
        .O(select_ln12_6_fu_662_p3[20]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_2_reg_1045[27]_i_28 
       (.I0(mul_ln13_reg_960[20]),
        .I1(icmp_ln12_reg_824_pp0_iter3_reg),
        .I2(mul_ln16_reg_965[20]),
        .O(select_ln12_fu_632_p3[20]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_2_reg_1045[27]_i_29 
       (.I0(mul_ln13_6_reg_1020[19]),
        .I1(icmp_ln12_6_reg_926_pp0_iter3_reg),
        .I2(mul_ln16_6_reg_1025[19]),
        .O(select_ln12_6_fu_662_p3[19]));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    \add_ln9_2_reg_1045[27]_i_3 
       (.I0(mul_ln16_5_reg_1015[25]),
        .I1(icmp_ln12_5_reg_909_pp0_iter3_reg),
        .I2(mul_ln13_5_reg_1010[25]),
        .I3(\add_ln9_2_reg_1045_reg[31]_i_12_n_6 ),
        .I4(select_ln12_7_fu_667_p3[25]),
        .O(\add_ln9_2_reg_1045[27]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_2_reg_1045[27]_i_30 
       (.I0(mul_ln13_reg_960[19]),
        .I1(icmp_ln12_reg_824_pp0_iter3_reg),
        .I2(mul_ln16_reg_965[19]),
        .O(select_ln12_fu_632_p3[19]));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    \add_ln9_2_reg_1045[27]_i_4 
       (.I0(mul_ln16_5_reg_1015[24]),
        .I1(icmp_ln12_5_reg_909_pp0_iter3_reg),
        .I2(mul_ln13_5_reg_1010[24]),
        .I3(\add_ln9_2_reg_1045_reg[31]_i_12_n_7 ),
        .I4(select_ln12_7_fu_667_p3[24]),
        .O(\add_ln9_2_reg_1045[27]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    \add_ln9_2_reg_1045[27]_i_5 
       (.I0(mul_ln16_5_reg_1015[23]),
        .I1(icmp_ln12_5_reg_909_pp0_iter3_reg),
        .I2(mul_ln13_5_reg_1010[23]),
        .I3(\add_ln9_2_reg_1045_reg[27]_i_13_n_4 ),
        .I4(select_ln12_7_fu_667_p3[23]),
        .O(\add_ln9_2_reg_1045[27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    \add_ln9_2_reg_1045[27]_i_6 
       (.I0(\add_ln9_2_reg_1045[27]_i_2_n_0 ),
        .I1(select_ln12_7_fu_667_p3[27]),
        .I2(\add_ln9_2_reg_1045_reg[31]_i_12_n_4 ),
        .I3(mul_ln13_5_reg_1010[27]),
        .I4(icmp_ln12_5_reg_909_pp0_iter3_reg),
        .I5(mul_ln16_5_reg_1015[27]),
        .O(\add_ln9_2_reg_1045[27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    \add_ln9_2_reg_1045[27]_i_7 
       (.I0(\add_ln9_2_reg_1045[27]_i_3_n_0 ),
        .I1(select_ln12_7_fu_667_p3[26]),
        .I2(\add_ln9_2_reg_1045_reg[31]_i_12_n_5 ),
        .I3(mul_ln13_5_reg_1010[26]),
        .I4(icmp_ln12_5_reg_909_pp0_iter3_reg),
        .I5(mul_ln16_5_reg_1015[26]),
        .O(\add_ln9_2_reg_1045[27]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    \add_ln9_2_reg_1045[27]_i_8 
       (.I0(\add_ln9_2_reg_1045[27]_i_4_n_0 ),
        .I1(select_ln12_7_fu_667_p3[25]),
        .I2(\add_ln9_2_reg_1045_reg[31]_i_12_n_6 ),
        .I3(mul_ln13_5_reg_1010[25]),
        .I4(icmp_ln12_5_reg_909_pp0_iter3_reg),
        .I5(mul_ln16_5_reg_1015[25]),
        .O(\add_ln9_2_reg_1045[27]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    \add_ln9_2_reg_1045[27]_i_9 
       (.I0(\add_ln9_2_reg_1045[27]_i_5_n_0 ),
        .I1(select_ln12_7_fu_667_p3[24]),
        .I2(\add_ln9_2_reg_1045_reg[31]_i_12_n_7 ),
        .I3(mul_ln13_5_reg_1010[24]),
        .I4(icmp_ln12_5_reg_909_pp0_iter3_reg),
        .I5(mul_ln16_5_reg_1015[24]),
        .O(\add_ln9_2_reg_1045[27]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_2_reg_1045[31]_i_10 
       (.I0(mul_ln13_7_reg_1030[29]),
        .I1(icmp_ln12_7_reg_943_pp0_iter3_reg),
        .I2(mul_ln16_7_reg_1035[29]),
        .O(select_ln12_7_fu_667_p3[29]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_2_reg_1045[31]_i_11 
       (.I0(mul_ln13_7_reg_1030[28]),
        .I1(icmp_ln12_7_reg_943_pp0_iter3_reg),
        .I2(mul_ln16_7_reg_1035[28]),
        .O(select_ln12_7_fu_667_p3[28]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_2_reg_1045[31]_i_13 
       (.I0(mul_ln13_7_reg_1030[27]),
        .I1(icmp_ln12_7_reg_943_pp0_iter3_reg),
        .I2(mul_ln16_7_reg_1035[27]),
        .O(select_ln12_7_fu_667_p3[27]));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    \add_ln9_2_reg_1045[31]_i_14 
       (.I0(mul_ln16_5_reg_1015[30]),
        .I1(icmp_ln12_5_reg_909_pp0_iter3_reg),
        .I2(mul_ln13_5_reg_1010[30]),
        .I3(\add_ln9_2_reg_1045_reg[31]_i_9_n_5 ),
        .I4(select_ln12_7_fu_667_p3[30]),
        .O(\add_ln9_2_reg_1045[31]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \add_ln9_2_reg_1045[31]_i_15 
       (.I0(mul_ln16_7_reg_1035[31]),
        .I1(icmp_ln12_7_reg_943_pp0_iter3_reg),
        .I2(mul_ln13_7_reg_1030[31]),
        .I3(\add_ln9_2_reg_1045_reg[31]_i_9_n_4 ),
        .O(\add_ln9_2_reg_1045[31]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_2_reg_1045[31]_i_16 
       (.I0(mul_ln13_7_reg_1030[30]),
        .I1(icmp_ln12_7_reg_943_pp0_iter3_reg),
        .I2(mul_ln16_7_reg_1035[30]),
        .O(select_ln12_7_fu_667_p3[30]));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    \add_ln9_2_reg_1045[31]_i_17 
       (.I0(mul_ln16_4_reg_1005[29]),
        .I1(icmp_ln12_4_reg_892_pp0_iter3_reg),
        .I2(mul_ln13_4_reg_1000[29]),
        .I3(select_ln12_6_fu_662_p3[29]),
        .I4(select_ln12_fu_632_p3[29]),
        .O(\add_ln9_2_reg_1045[31]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    \add_ln9_2_reg_1045[31]_i_18 
       (.I0(mul_ln16_4_reg_1005[28]),
        .I1(icmp_ln12_4_reg_892_pp0_iter3_reg),
        .I2(mul_ln13_4_reg_1000[28]),
        .I3(select_ln12_6_fu_662_p3[28]),
        .I4(select_ln12_fu_632_p3[28]),
        .O(\add_ln9_2_reg_1045[31]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    \add_ln9_2_reg_1045[31]_i_19 
       (.I0(mul_ln16_4_reg_1005[27]),
        .I1(icmp_ln12_4_reg_892_pp0_iter3_reg),
        .I2(mul_ln13_4_reg_1000[27]),
        .I3(select_ln12_6_fu_662_p3[27]),
        .I4(select_ln12_fu_632_p3[27]),
        .O(\add_ln9_2_reg_1045[31]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    \add_ln9_2_reg_1045[31]_i_2 
       (.I0(mul_ln16_5_reg_1015[29]),
        .I1(icmp_ln12_5_reg_909_pp0_iter3_reg),
        .I2(mul_ln13_5_reg_1010[29]),
        .I3(\add_ln9_2_reg_1045_reg[31]_i_9_n_6 ),
        .I4(select_ln12_7_fu_667_p3[29]),
        .O(\add_ln9_2_reg_1045[31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \add_ln9_2_reg_1045[31]_i_20 
       (.I0(\add_ln9_2_reg_1045[31]_i_38_n_0 ),
        .I1(\add_ln9_2_reg_1045[31]_i_39_n_0 ),
        .I2(mul_ln13_4_reg_1000[31]),
        .I3(icmp_ln12_4_reg_892_pp0_iter3_reg),
        .I4(mul_ln16_4_reg_1005[31]),
        .O(\add_ln9_2_reg_1045[31]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    \add_ln9_2_reg_1045[31]_i_21 
       (.I0(\add_ln9_2_reg_1045[31]_i_17_n_0 ),
        .I1(select_ln12_fu_632_p3[30]),
        .I2(select_ln12_6_fu_662_p3[30]),
        .I3(mul_ln13_4_reg_1000[30]),
        .I4(icmp_ln12_4_reg_892_pp0_iter3_reg),
        .I5(mul_ln16_4_reg_1005[30]),
        .O(\add_ln9_2_reg_1045[31]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    \add_ln9_2_reg_1045[31]_i_22 
       (.I0(\add_ln9_2_reg_1045[31]_i_18_n_0 ),
        .I1(select_ln12_fu_632_p3[29]),
        .I2(select_ln12_6_fu_662_p3[29]),
        .I3(mul_ln13_4_reg_1000[29]),
        .I4(icmp_ln12_4_reg_892_pp0_iter3_reg),
        .I5(mul_ln16_4_reg_1005[29]),
        .O(\add_ln9_2_reg_1045[31]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    \add_ln9_2_reg_1045[31]_i_23 
       (.I0(\add_ln9_2_reg_1045[31]_i_19_n_0 ),
        .I1(select_ln12_fu_632_p3[28]),
        .I2(select_ln12_6_fu_662_p3[28]),
        .I3(mul_ln13_4_reg_1000[28]),
        .I4(icmp_ln12_4_reg_892_pp0_iter3_reg),
        .I5(mul_ln16_4_reg_1005[28]),
        .O(\add_ln9_2_reg_1045[31]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    \add_ln9_2_reg_1045[31]_i_24 
       (.I0(mul_ln16_4_reg_1005[26]),
        .I1(icmp_ln12_4_reg_892_pp0_iter3_reg),
        .I2(mul_ln13_4_reg_1000[26]),
        .I3(select_ln12_6_fu_662_p3[26]),
        .I4(select_ln12_fu_632_p3[26]),
        .O(\add_ln9_2_reg_1045[31]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    \add_ln9_2_reg_1045[31]_i_25 
       (.I0(mul_ln16_4_reg_1005[25]),
        .I1(icmp_ln12_4_reg_892_pp0_iter3_reg),
        .I2(mul_ln13_4_reg_1000[25]),
        .I3(select_ln12_6_fu_662_p3[25]),
        .I4(select_ln12_fu_632_p3[25]),
        .O(\add_ln9_2_reg_1045[31]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    \add_ln9_2_reg_1045[31]_i_26 
       (.I0(mul_ln16_4_reg_1005[24]),
        .I1(icmp_ln12_4_reg_892_pp0_iter3_reg),
        .I2(mul_ln13_4_reg_1000[24]),
        .I3(select_ln12_6_fu_662_p3[24]),
        .I4(select_ln12_fu_632_p3[24]),
        .O(\add_ln9_2_reg_1045[31]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    \add_ln9_2_reg_1045[31]_i_27 
       (.I0(mul_ln16_4_reg_1005[23]),
        .I1(icmp_ln12_4_reg_892_pp0_iter3_reg),
        .I2(mul_ln13_4_reg_1000[23]),
        .I3(select_ln12_6_fu_662_p3[23]),
        .I4(select_ln12_fu_632_p3[23]),
        .O(\add_ln9_2_reg_1045[31]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    \add_ln9_2_reg_1045[31]_i_28 
       (.I0(\add_ln9_2_reg_1045[31]_i_24_n_0 ),
        .I1(select_ln12_fu_632_p3[27]),
        .I2(select_ln12_6_fu_662_p3[27]),
        .I3(mul_ln13_4_reg_1000[27]),
        .I4(icmp_ln12_4_reg_892_pp0_iter3_reg),
        .I5(mul_ln16_4_reg_1005[27]),
        .O(\add_ln9_2_reg_1045[31]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    \add_ln9_2_reg_1045[31]_i_29 
       (.I0(\add_ln9_2_reg_1045[31]_i_25_n_0 ),
        .I1(select_ln12_fu_632_p3[26]),
        .I2(select_ln12_6_fu_662_p3[26]),
        .I3(mul_ln13_4_reg_1000[26]),
        .I4(icmp_ln12_4_reg_892_pp0_iter3_reg),
        .I5(mul_ln16_4_reg_1005[26]),
        .O(\add_ln9_2_reg_1045[31]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    \add_ln9_2_reg_1045[31]_i_3 
       (.I0(mul_ln16_5_reg_1015[28]),
        .I1(icmp_ln12_5_reg_909_pp0_iter3_reg),
        .I2(mul_ln13_5_reg_1010[28]),
        .I3(\add_ln9_2_reg_1045_reg[31]_i_9_n_7 ),
        .I4(select_ln12_7_fu_667_p3[28]),
        .O(\add_ln9_2_reg_1045[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    \add_ln9_2_reg_1045[31]_i_30 
       (.I0(\add_ln9_2_reg_1045[31]_i_26_n_0 ),
        .I1(select_ln12_fu_632_p3[25]),
        .I2(select_ln12_6_fu_662_p3[25]),
        .I3(mul_ln13_4_reg_1000[25]),
        .I4(icmp_ln12_4_reg_892_pp0_iter3_reg),
        .I5(mul_ln16_4_reg_1005[25]),
        .O(\add_ln9_2_reg_1045[31]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    \add_ln9_2_reg_1045[31]_i_31 
       (.I0(\add_ln9_2_reg_1045[31]_i_27_n_0 ),
        .I1(select_ln12_fu_632_p3[24]),
        .I2(select_ln12_6_fu_662_p3[24]),
        .I3(mul_ln13_4_reg_1000[24]),
        .I4(icmp_ln12_4_reg_892_pp0_iter3_reg),
        .I5(mul_ln16_4_reg_1005[24]),
        .O(\add_ln9_2_reg_1045[31]_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_2_reg_1045[31]_i_32 
       (.I0(mul_ln13_6_reg_1020[29]),
        .I1(icmp_ln12_6_reg_926_pp0_iter3_reg),
        .I2(mul_ln16_6_reg_1025[29]),
        .O(select_ln12_6_fu_662_p3[29]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_2_reg_1045[31]_i_33 
       (.I0(mul_ln13_reg_960[29]),
        .I1(icmp_ln12_reg_824_pp0_iter3_reg),
        .I2(mul_ln16_reg_965[29]),
        .O(select_ln12_fu_632_p3[29]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_2_reg_1045[31]_i_34 
       (.I0(mul_ln13_6_reg_1020[28]),
        .I1(icmp_ln12_6_reg_926_pp0_iter3_reg),
        .I2(mul_ln16_6_reg_1025[28]),
        .O(select_ln12_6_fu_662_p3[28]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_2_reg_1045[31]_i_35 
       (.I0(mul_ln13_reg_960[28]),
        .I1(icmp_ln12_reg_824_pp0_iter3_reg),
        .I2(mul_ln16_reg_965[28]),
        .O(select_ln12_fu_632_p3[28]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_2_reg_1045[31]_i_36 
       (.I0(mul_ln13_6_reg_1020[27]),
        .I1(icmp_ln12_6_reg_926_pp0_iter3_reg),
        .I2(mul_ln16_6_reg_1025[27]),
        .O(select_ln12_6_fu_662_p3[27]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_2_reg_1045[31]_i_37 
       (.I0(mul_ln13_reg_960[27]),
        .I1(icmp_ln12_reg_824_pp0_iter3_reg),
        .I2(mul_ln16_reg_965[27]),
        .O(select_ln12_fu_632_p3[27]));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    \add_ln9_2_reg_1045[31]_i_38 
       (.I0(mul_ln16_4_reg_1005[30]),
        .I1(icmp_ln12_4_reg_892_pp0_iter3_reg),
        .I2(mul_ln13_4_reg_1000[30]),
        .I3(select_ln12_6_fu_662_p3[30]),
        .I4(select_ln12_fu_632_p3[30]),
        .O(\add_ln9_2_reg_1045[31]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h1D1D1DE2E2E21DE2)) 
    \add_ln9_2_reg_1045[31]_i_39 
       (.I0(mul_ln16_reg_965[31]),
        .I1(icmp_ln12_reg_824_pp0_iter3_reg),
        .I2(mul_ln13_reg_960[31]),
        .I3(mul_ln16_6_reg_1025[31]),
        .I4(icmp_ln12_6_reg_926_pp0_iter3_reg),
        .I5(mul_ln13_6_reg_1020[31]),
        .O(\add_ln9_2_reg_1045[31]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    \add_ln9_2_reg_1045[31]_i_4 
       (.I0(mul_ln16_5_reg_1015[27]),
        .I1(icmp_ln12_5_reg_909_pp0_iter3_reg),
        .I2(mul_ln13_5_reg_1010[27]),
        .I3(\add_ln9_2_reg_1045_reg[31]_i_12_n_4 ),
        .I4(select_ln12_7_fu_667_p3[27]),
        .O(\add_ln9_2_reg_1045[31]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_2_reg_1045[31]_i_40 
       (.I0(mul_ln13_reg_960[30]),
        .I1(icmp_ln12_reg_824_pp0_iter3_reg),
        .I2(mul_ln16_reg_965[30]),
        .O(select_ln12_fu_632_p3[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_2_reg_1045[31]_i_41 
       (.I0(mul_ln13_6_reg_1020[30]),
        .I1(icmp_ln12_6_reg_926_pp0_iter3_reg),
        .I2(mul_ln16_6_reg_1025[30]),
        .O(select_ln12_6_fu_662_p3[30]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_2_reg_1045[31]_i_42 
       (.I0(mul_ln13_6_reg_1020[26]),
        .I1(icmp_ln12_6_reg_926_pp0_iter3_reg),
        .I2(mul_ln16_6_reg_1025[26]),
        .O(select_ln12_6_fu_662_p3[26]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_2_reg_1045[31]_i_43 
       (.I0(mul_ln13_reg_960[26]),
        .I1(icmp_ln12_reg_824_pp0_iter3_reg),
        .I2(mul_ln16_reg_965[26]),
        .O(select_ln12_fu_632_p3[26]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_2_reg_1045[31]_i_44 
       (.I0(mul_ln13_6_reg_1020[25]),
        .I1(icmp_ln12_6_reg_926_pp0_iter3_reg),
        .I2(mul_ln16_6_reg_1025[25]),
        .O(select_ln12_6_fu_662_p3[25]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_2_reg_1045[31]_i_45 
       (.I0(mul_ln13_reg_960[25]),
        .I1(icmp_ln12_reg_824_pp0_iter3_reg),
        .I2(mul_ln16_reg_965[25]),
        .O(select_ln12_fu_632_p3[25]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_2_reg_1045[31]_i_46 
       (.I0(mul_ln13_6_reg_1020[24]),
        .I1(icmp_ln12_6_reg_926_pp0_iter3_reg),
        .I2(mul_ln16_6_reg_1025[24]),
        .O(select_ln12_6_fu_662_p3[24]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_2_reg_1045[31]_i_47 
       (.I0(mul_ln13_reg_960[24]),
        .I1(icmp_ln12_reg_824_pp0_iter3_reg),
        .I2(mul_ln16_reg_965[24]),
        .O(select_ln12_fu_632_p3[24]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_2_reg_1045[31]_i_48 
       (.I0(mul_ln13_6_reg_1020[23]),
        .I1(icmp_ln12_6_reg_926_pp0_iter3_reg),
        .I2(mul_ln16_6_reg_1025[23]),
        .O(select_ln12_6_fu_662_p3[23]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_2_reg_1045[31]_i_49 
       (.I0(mul_ln13_reg_960[23]),
        .I1(icmp_ln12_reg_824_pp0_iter3_reg),
        .I2(mul_ln16_reg_965[23]),
        .O(select_ln12_fu_632_p3[23]));
  LUT5 #(
    .INIT(32'h96999666)) 
    \add_ln9_2_reg_1045[31]_i_5 
       (.I0(\add_ln9_2_reg_1045[31]_i_14_n_0 ),
        .I1(\add_ln9_2_reg_1045[31]_i_15_n_0 ),
        .I2(mul_ln13_5_reg_1010[31]),
        .I3(icmp_ln12_5_reg_909_pp0_iter3_reg),
        .I4(mul_ln16_5_reg_1015[31]),
        .O(\add_ln9_2_reg_1045[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    \add_ln9_2_reg_1045[31]_i_6 
       (.I0(\add_ln9_2_reg_1045[31]_i_2_n_0 ),
        .I1(select_ln12_7_fu_667_p3[30]),
        .I2(\add_ln9_2_reg_1045_reg[31]_i_9_n_5 ),
        .I3(mul_ln13_5_reg_1010[30]),
        .I4(icmp_ln12_5_reg_909_pp0_iter3_reg),
        .I5(mul_ln16_5_reg_1015[30]),
        .O(\add_ln9_2_reg_1045[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    \add_ln9_2_reg_1045[31]_i_7 
       (.I0(\add_ln9_2_reg_1045[31]_i_3_n_0 ),
        .I1(select_ln12_7_fu_667_p3[29]),
        .I2(\add_ln9_2_reg_1045_reg[31]_i_9_n_6 ),
        .I3(mul_ln13_5_reg_1010[29]),
        .I4(icmp_ln12_5_reg_909_pp0_iter3_reg),
        .I5(mul_ln16_5_reg_1015[29]),
        .O(\add_ln9_2_reg_1045[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    \add_ln9_2_reg_1045[31]_i_8 
       (.I0(\add_ln9_2_reg_1045[31]_i_4_n_0 ),
        .I1(select_ln12_7_fu_667_p3[28]),
        .I2(\add_ln9_2_reg_1045_reg[31]_i_9_n_7 ),
        .I3(mul_ln13_5_reg_1010[28]),
        .I4(icmp_ln12_5_reg_909_pp0_iter3_reg),
        .I5(mul_ln16_5_reg_1015[28]),
        .O(\add_ln9_2_reg_1045[31]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_2_reg_1045[3]_i_10 
       (.I0(mul_ln13_7_reg_1030[1]),
        .I1(icmp_ln12_7_reg_943_pp0_iter3_reg),
        .I2(mul_ln16_7_reg_1035[1]),
        .O(select_ln12_7_fu_667_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_2_reg_1045[3]_i_11 
       (.I0(mul_ln13_7_reg_1030[0]),
        .I1(icmp_ln12_7_reg_943_pp0_iter3_reg),
        .I2(mul_ln16_7_reg_1035[0]),
        .O(select_ln12_7_fu_667_p3[0]));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    \add_ln9_2_reg_1045[3]_i_2 
       (.I0(mul_ln16_5_reg_1015[2]),
        .I1(icmp_ln12_5_reg_909_pp0_iter3_reg),
        .I2(mul_ln13_5_reg_1010[2]),
        .I3(\add_ln9_2_reg_1045_reg[7]_i_13_n_5 ),
        .I4(select_ln12_7_fu_667_p3[2]),
        .O(\add_ln9_2_reg_1045[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    \add_ln9_2_reg_1045[3]_i_3 
       (.I0(mul_ln16_5_reg_1015[1]),
        .I1(icmp_ln12_5_reg_909_pp0_iter3_reg),
        .I2(mul_ln13_5_reg_1010[1]),
        .I3(\add_ln9_2_reg_1045_reg[7]_i_13_n_6 ),
        .I4(select_ln12_7_fu_667_p3[1]),
        .O(\add_ln9_2_reg_1045[3]_i_3_n_0 ));
  (* HLUTNM = "lutpair32" *) 
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    \add_ln9_2_reg_1045[3]_i_4 
       (.I0(mul_ln16_5_reg_1015[0]),
        .I1(icmp_ln12_5_reg_909_pp0_iter3_reg),
        .I2(mul_ln13_5_reg_1010[0]),
        .I3(\add_ln9_2_reg_1045_reg[7]_i_13_n_7 ),
        .I4(select_ln12_7_fu_667_p3[0]),
        .O(\add_ln9_2_reg_1045[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    \add_ln9_2_reg_1045[3]_i_5 
       (.I0(\add_ln9_2_reg_1045[3]_i_2_n_0 ),
        .I1(select_ln12_7_fu_667_p3[3]),
        .I2(\add_ln9_2_reg_1045_reg[7]_i_13_n_4 ),
        .I3(mul_ln13_5_reg_1010[3]),
        .I4(icmp_ln12_5_reg_909_pp0_iter3_reg),
        .I5(mul_ln16_5_reg_1015[3]),
        .O(\add_ln9_2_reg_1045[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    \add_ln9_2_reg_1045[3]_i_6 
       (.I0(\add_ln9_2_reg_1045[3]_i_3_n_0 ),
        .I1(select_ln12_7_fu_667_p3[2]),
        .I2(\add_ln9_2_reg_1045_reg[7]_i_13_n_5 ),
        .I3(mul_ln13_5_reg_1010[2]),
        .I4(icmp_ln12_5_reg_909_pp0_iter3_reg),
        .I5(mul_ln16_5_reg_1015[2]),
        .O(\add_ln9_2_reg_1045[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    \add_ln9_2_reg_1045[3]_i_7 
       (.I0(\add_ln9_2_reg_1045[3]_i_4_n_0 ),
        .I1(select_ln12_7_fu_667_p3[1]),
        .I2(\add_ln9_2_reg_1045_reg[7]_i_13_n_6 ),
        .I3(mul_ln13_5_reg_1010[1]),
        .I4(icmp_ln12_5_reg_909_pp0_iter3_reg),
        .I5(mul_ln16_5_reg_1015[1]),
        .O(\add_ln9_2_reg_1045[3]_i_7_n_0 ));
  (* HLUTNM = "lutpair32" *) 
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \add_ln9_2_reg_1045[3]_i_8 
       (.I0(mul_ln16_5_reg_1015[0]),
        .I1(icmp_ln12_5_reg_909_pp0_iter3_reg),
        .I2(mul_ln13_5_reg_1010[0]),
        .I3(\add_ln9_2_reg_1045_reg[7]_i_13_n_7 ),
        .I4(select_ln12_7_fu_667_p3[0]),
        .O(\add_ln9_2_reg_1045[3]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_2_reg_1045[3]_i_9 
       (.I0(mul_ln13_7_reg_1030[2]),
        .I1(icmp_ln12_7_reg_943_pp0_iter3_reg),
        .I2(mul_ln16_7_reg_1035[2]),
        .O(select_ln12_7_fu_667_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_2_reg_1045[7]_i_10 
       (.I0(mul_ln13_7_reg_1030[6]),
        .I1(icmp_ln12_7_reg_943_pp0_iter3_reg),
        .I2(mul_ln16_7_reg_1035[6]),
        .O(select_ln12_7_fu_667_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_2_reg_1045[7]_i_11 
       (.I0(mul_ln13_7_reg_1030[5]),
        .I1(icmp_ln12_7_reg_943_pp0_iter3_reg),
        .I2(mul_ln16_7_reg_1035[5]),
        .O(select_ln12_7_fu_667_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_2_reg_1045[7]_i_12 
       (.I0(mul_ln13_7_reg_1030[4]),
        .I1(icmp_ln12_7_reg_943_pp0_iter3_reg),
        .I2(mul_ln16_7_reg_1035[4]),
        .O(select_ln12_7_fu_667_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_2_reg_1045[7]_i_14 
       (.I0(mul_ln13_7_reg_1030[3]),
        .I1(icmp_ln12_7_reg_943_pp0_iter3_reg),
        .I2(mul_ln16_7_reg_1035[3]),
        .O(select_ln12_7_fu_667_p3[3]));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    \add_ln9_2_reg_1045[7]_i_15 
       (.I0(mul_ln16_4_reg_1005[2]),
        .I1(icmp_ln12_4_reg_892_pp0_iter3_reg),
        .I2(mul_ln13_4_reg_1000[2]),
        .I3(select_ln12_6_fu_662_p3[2]),
        .I4(select_ln12_fu_632_p3[2]),
        .O(\add_ln9_2_reg_1045[7]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    \add_ln9_2_reg_1045[7]_i_16 
       (.I0(mul_ln16_4_reg_1005[1]),
        .I1(icmp_ln12_4_reg_892_pp0_iter3_reg),
        .I2(mul_ln13_4_reg_1000[1]),
        .I3(select_ln12_6_fu_662_p3[1]),
        .I4(select_ln12_fu_632_p3[1]),
        .O(\add_ln9_2_reg_1045[7]_i_16_n_0 ));
  (* HLUTNM = "lutpair31" *) 
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    \add_ln9_2_reg_1045[7]_i_17 
       (.I0(mul_ln16_4_reg_1005[0]),
        .I1(icmp_ln12_4_reg_892_pp0_iter3_reg),
        .I2(mul_ln13_4_reg_1000[0]),
        .I3(select_ln12_6_fu_662_p3[0]),
        .I4(select_ln12_fu_632_p3[0]),
        .O(\add_ln9_2_reg_1045[7]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    \add_ln9_2_reg_1045[7]_i_18 
       (.I0(\add_ln9_2_reg_1045[7]_i_15_n_0 ),
        .I1(select_ln12_fu_632_p3[3]),
        .I2(select_ln12_6_fu_662_p3[3]),
        .I3(mul_ln13_4_reg_1000[3]),
        .I4(icmp_ln12_4_reg_892_pp0_iter3_reg),
        .I5(mul_ln16_4_reg_1005[3]),
        .O(\add_ln9_2_reg_1045[7]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    \add_ln9_2_reg_1045[7]_i_19 
       (.I0(\add_ln9_2_reg_1045[7]_i_16_n_0 ),
        .I1(select_ln12_fu_632_p3[2]),
        .I2(select_ln12_6_fu_662_p3[2]),
        .I3(mul_ln13_4_reg_1000[2]),
        .I4(icmp_ln12_4_reg_892_pp0_iter3_reg),
        .I5(mul_ln16_4_reg_1005[2]),
        .O(\add_ln9_2_reg_1045[7]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    \add_ln9_2_reg_1045[7]_i_2 
       (.I0(mul_ln16_5_reg_1015[6]),
        .I1(icmp_ln12_5_reg_909_pp0_iter3_reg),
        .I2(mul_ln13_5_reg_1010[6]),
        .I3(\add_ln9_2_reg_1045_reg[11]_i_13_n_5 ),
        .I4(select_ln12_7_fu_667_p3[6]),
        .O(\add_ln9_2_reg_1045[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    \add_ln9_2_reg_1045[7]_i_20 
       (.I0(\add_ln9_2_reg_1045[7]_i_17_n_0 ),
        .I1(select_ln12_fu_632_p3[1]),
        .I2(select_ln12_6_fu_662_p3[1]),
        .I3(mul_ln13_4_reg_1000[1]),
        .I4(icmp_ln12_4_reg_892_pp0_iter3_reg),
        .I5(mul_ln16_4_reg_1005[1]),
        .O(\add_ln9_2_reg_1045[7]_i_20_n_0 ));
  (* HLUTNM = "lutpair31" *) 
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \add_ln9_2_reg_1045[7]_i_21 
       (.I0(mul_ln16_4_reg_1005[0]),
        .I1(icmp_ln12_4_reg_892_pp0_iter3_reg),
        .I2(mul_ln13_4_reg_1000[0]),
        .I3(select_ln12_6_fu_662_p3[0]),
        .I4(select_ln12_fu_632_p3[0]),
        .O(\add_ln9_2_reg_1045[7]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_2_reg_1045[7]_i_22 
       (.I0(mul_ln13_6_reg_1020[2]),
        .I1(icmp_ln12_6_reg_926_pp0_iter3_reg),
        .I2(mul_ln16_6_reg_1025[2]),
        .O(select_ln12_6_fu_662_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_2_reg_1045[7]_i_23 
       (.I0(mul_ln13_reg_960[2]),
        .I1(icmp_ln12_reg_824_pp0_iter3_reg),
        .I2(mul_ln16_reg_965[2]),
        .O(select_ln12_fu_632_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_2_reg_1045[7]_i_24 
       (.I0(mul_ln13_6_reg_1020[1]),
        .I1(icmp_ln12_6_reg_926_pp0_iter3_reg),
        .I2(mul_ln16_6_reg_1025[1]),
        .O(select_ln12_6_fu_662_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_2_reg_1045[7]_i_25 
       (.I0(mul_ln13_reg_960[1]),
        .I1(icmp_ln12_reg_824_pp0_iter3_reg),
        .I2(mul_ln16_reg_965[1]),
        .O(select_ln12_fu_632_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_2_reg_1045[7]_i_26 
       (.I0(mul_ln13_6_reg_1020[0]),
        .I1(icmp_ln12_6_reg_926_pp0_iter3_reg),
        .I2(mul_ln16_6_reg_1025[0]),
        .O(select_ln12_6_fu_662_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_2_reg_1045[7]_i_27 
       (.I0(mul_ln13_reg_960[0]),
        .I1(icmp_ln12_reg_824_pp0_iter3_reg),
        .I2(mul_ln16_reg_965[0]),
        .O(select_ln12_fu_632_p3[0]));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    \add_ln9_2_reg_1045[7]_i_3 
       (.I0(mul_ln16_5_reg_1015[5]),
        .I1(icmp_ln12_5_reg_909_pp0_iter3_reg),
        .I2(mul_ln13_5_reg_1010[5]),
        .I3(\add_ln9_2_reg_1045_reg[11]_i_13_n_6 ),
        .I4(select_ln12_7_fu_667_p3[5]),
        .O(\add_ln9_2_reg_1045[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    \add_ln9_2_reg_1045[7]_i_4 
       (.I0(mul_ln16_5_reg_1015[4]),
        .I1(icmp_ln12_5_reg_909_pp0_iter3_reg),
        .I2(mul_ln13_5_reg_1010[4]),
        .I3(\add_ln9_2_reg_1045_reg[11]_i_13_n_7 ),
        .I4(select_ln12_7_fu_667_p3[4]),
        .O(\add_ln9_2_reg_1045[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    \add_ln9_2_reg_1045[7]_i_5 
       (.I0(mul_ln16_5_reg_1015[3]),
        .I1(icmp_ln12_5_reg_909_pp0_iter3_reg),
        .I2(mul_ln13_5_reg_1010[3]),
        .I3(\add_ln9_2_reg_1045_reg[7]_i_13_n_4 ),
        .I4(select_ln12_7_fu_667_p3[3]),
        .O(\add_ln9_2_reg_1045[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    \add_ln9_2_reg_1045[7]_i_6 
       (.I0(\add_ln9_2_reg_1045[7]_i_2_n_0 ),
        .I1(select_ln12_7_fu_667_p3[7]),
        .I2(\add_ln9_2_reg_1045_reg[11]_i_13_n_4 ),
        .I3(mul_ln13_5_reg_1010[7]),
        .I4(icmp_ln12_5_reg_909_pp0_iter3_reg),
        .I5(mul_ln16_5_reg_1015[7]),
        .O(\add_ln9_2_reg_1045[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    \add_ln9_2_reg_1045[7]_i_7 
       (.I0(\add_ln9_2_reg_1045[7]_i_3_n_0 ),
        .I1(select_ln12_7_fu_667_p3[6]),
        .I2(\add_ln9_2_reg_1045_reg[11]_i_13_n_5 ),
        .I3(mul_ln13_5_reg_1010[6]),
        .I4(icmp_ln12_5_reg_909_pp0_iter3_reg),
        .I5(mul_ln16_5_reg_1015[6]),
        .O(\add_ln9_2_reg_1045[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    \add_ln9_2_reg_1045[7]_i_8 
       (.I0(\add_ln9_2_reg_1045[7]_i_4_n_0 ),
        .I1(select_ln12_7_fu_667_p3[5]),
        .I2(\add_ln9_2_reg_1045_reg[11]_i_13_n_6 ),
        .I3(mul_ln13_5_reg_1010[5]),
        .I4(icmp_ln12_5_reg_909_pp0_iter3_reg),
        .I5(mul_ln16_5_reg_1015[5]),
        .O(\add_ln9_2_reg_1045[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    \add_ln9_2_reg_1045[7]_i_9 
       (.I0(\add_ln9_2_reg_1045[7]_i_5_n_0 ),
        .I1(select_ln12_7_fu_667_p3[4]),
        .I2(\add_ln9_2_reg_1045_reg[11]_i_13_n_7 ),
        .I3(mul_ln13_5_reg_1010[4]),
        .I4(icmp_ln12_5_reg_909_pp0_iter3_reg),
        .I5(mul_ln16_5_reg_1015[4]),
        .O(\add_ln9_2_reg_1045[7]_i_9_n_0 ));
  FDRE \add_ln9_2_reg_1045_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln9_2_fu_702_p2[0]),
        .Q(add_ln9_2_reg_1045[0]),
        .R(1'b0));
  FDRE \add_ln9_2_reg_1045_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln9_2_fu_702_p2[10]),
        .Q(add_ln9_2_reg_1045[10]),
        .R(1'b0));
  FDRE \add_ln9_2_reg_1045_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln9_2_fu_702_p2[11]),
        .Q(add_ln9_2_reg_1045[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln9_2_reg_1045_reg[11]_i_1 
       (.CI(\add_ln9_2_reg_1045_reg[7]_i_1_n_0 ),
        .CO({\add_ln9_2_reg_1045_reg[11]_i_1_n_0 ,\add_ln9_2_reg_1045_reg[11]_i_1_n_1 ,\add_ln9_2_reg_1045_reg[11]_i_1_n_2 ,\add_ln9_2_reg_1045_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln9_2_reg_1045[11]_i_2_n_0 ,\add_ln9_2_reg_1045[11]_i_3_n_0 ,\add_ln9_2_reg_1045[11]_i_4_n_0 ,\add_ln9_2_reg_1045[11]_i_5_n_0 }),
        .O(add_ln9_2_fu_702_p2[11:8]),
        .S({\add_ln9_2_reg_1045[11]_i_6_n_0 ,\add_ln9_2_reg_1045[11]_i_7_n_0 ,\add_ln9_2_reg_1045[11]_i_8_n_0 ,\add_ln9_2_reg_1045[11]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln9_2_reg_1045_reg[11]_i_13 
       (.CI(\add_ln9_2_reg_1045_reg[7]_i_13_n_0 ),
        .CO({\add_ln9_2_reg_1045_reg[11]_i_13_n_0 ,\add_ln9_2_reg_1045_reg[11]_i_13_n_1 ,\add_ln9_2_reg_1045_reg[11]_i_13_n_2 ,\add_ln9_2_reg_1045_reg[11]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln9_2_reg_1045[11]_i_15_n_0 ,\add_ln9_2_reg_1045[11]_i_16_n_0 ,\add_ln9_2_reg_1045[11]_i_17_n_0 ,\add_ln9_2_reg_1045[11]_i_18_n_0 }),
        .O({\add_ln9_2_reg_1045_reg[11]_i_13_n_4 ,\add_ln9_2_reg_1045_reg[11]_i_13_n_5 ,\add_ln9_2_reg_1045_reg[11]_i_13_n_6 ,\add_ln9_2_reg_1045_reg[11]_i_13_n_7 }),
        .S({\add_ln9_2_reg_1045[11]_i_19_n_0 ,\add_ln9_2_reg_1045[11]_i_20_n_0 ,\add_ln9_2_reg_1045[11]_i_21_n_0 ,\add_ln9_2_reg_1045[11]_i_22_n_0 }));
  FDRE \add_ln9_2_reg_1045_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln9_2_fu_702_p2[12]),
        .Q(add_ln9_2_reg_1045[12]),
        .R(1'b0));
  FDRE \add_ln9_2_reg_1045_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln9_2_fu_702_p2[13]),
        .Q(add_ln9_2_reg_1045[13]),
        .R(1'b0));
  FDRE \add_ln9_2_reg_1045_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln9_2_fu_702_p2[14]),
        .Q(add_ln9_2_reg_1045[14]),
        .R(1'b0));
  FDRE \add_ln9_2_reg_1045_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln9_2_fu_702_p2[15]),
        .Q(add_ln9_2_reg_1045[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln9_2_reg_1045_reg[15]_i_1 
       (.CI(\add_ln9_2_reg_1045_reg[11]_i_1_n_0 ),
        .CO({\add_ln9_2_reg_1045_reg[15]_i_1_n_0 ,\add_ln9_2_reg_1045_reg[15]_i_1_n_1 ,\add_ln9_2_reg_1045_reg[15]_i_1_n_2 ,\add_ln9_2_reg_1045_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln9_2_reg_1045[15]_i_2_n_0 ,\add_ln9_2_reg_1045[15]_i_3_n_0 ,\add_ln9_2_reg_1045[15]_i_4_n_0 ,\add_ln9_2_reg_1045[15]_i_5_n_0 }),
        .O(add_ln9_2_fu_702_p2[15:12]),
        .S({\add_ln9_2_reg_1045[15]_i_6_n_0 ,\add_ln9_2_reg_1045[15]_i_7_n_0 ,\add_ln9_2_reg_1045[15]_i_8_n_0 ,\add_ln9_2_reg_1045[15]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln9_2_reg_1045_reg[15]_i_13 
       (.CI(\add_ln9_2_reg_1045_reg[11]_i_13_n_0 ),
        .CO({\add_ln9_2_reg_1045_reg[15]_i_13_n_0 ,\add_ln9_2_reg_1045_reg[15]_i_13_n_1 ,\add_ln9_2_reg_1045_reg[15]_i_13_n_2 ,\add_ln9_2_reg_1045_reg[15]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln9_2_reg_1045[15]_i_15_n_0 ,\add_ln9_2_reg_1045[15]_i_16_n_0 ,\add_ln9_2_reg_1045[15]_i_17_n_0 ,\add_ln9_2_reg_1045[15]_i_18_n_0 }),
        .O({\add_ln9_2_reg_1045_reg[15]_i_13_n_4 ,\add_ln9_2_reg_1045_reg[15]_i_13_n_5 ,\add_ln9_2_reg_1045_reg[15]_i_13_n_6 ,\add_ln9_2_reg_1045_reg[15]_i_13_n_7 }),
        .S({\add_ln9_2_reg_1045[15]_i_19_n_0 ,\add_ln9_2_reg_1045[15]_i_20_n_0 ,\add_ln9_2_reg_1045[15]_i_21_n_0 ,\add_ln9_2_reg_1045[15]_i_22_n_0 }));
  FDRE \add_ln9_2_reg_1045_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln9_2_fu_702_p2[16]),
        .Q(add_ln9_2_reg_1045[16]),
        .R(1'b0));
  FDRE \add_ln9_2_reg_1045_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln9_2_fu_702_p2[17]),
        .Q(add_ln9_2_reg_1045[17]),
        .R(1'b0));
  FDRE \add_ln9_2_reg_1045_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln9_2_fu_702_p2[18]),
        .Q(add_ln9_2_reg_1045[18]),
        .R(1'b0));
  FDRE \add_ln9_2_reg_1045_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln9_2_fu_702_p2[19]),
        .Q(add_ln9_2_reg_1045[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln9_2_reg_1045_reg[19]_i_1 
       (.CI(\add_ln9_2_reg_1045_reg[15]_i_1_n_0 ),
        .CO({\add_ln9_2_reg_1045_reg[19]_i_1_n_0 ,\add_ln9_2_reg_1045_reg[19]_i_1_n_1 ,\add_ln9_2_reg_1045_reg[19]_i_1_n_2 ,\add_ln9_2_reg_1045_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln9_2_reg_1045[19]_i_2_n_0 ,\add_ln9_2_reg_1045[19]_i_3_n_0 ,\add_ln9_2_reg_1045[19]_i_4_n_0 ,\add_ln9_2_reg_1045[19]_i_5_n_0 }),
        .O(add_ln9_2_fu_702_p2[19:16]),
        .S({\add_ln9_2_reg_1045[19]_i_6_n_0 ,\add_ln9_2_reg_1045[19]_i_7_n_0 ,\add_ln9_2_reg_1045[19]_i_8_n_0 ,\add_ln9_2_reg_1045[19]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln9_2_reg_1045_reg[19]_i_13 
       (.CI(\add_ln9_2_reg_1045_reg[15]_i_13_n_0 ),
        .CO({\add_ln9_2_reg_1045_reg[19]_i_13_n_0 ,\add_ln9_2_reg_1045_reg[19]_i_13_n_1 ,\add_ln9_2_reg_1045_reg[19]_i_13_n_2 ,\add_ln9_2_reg_1045_reg[19]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln9_2_reg_1045[19]_i_15_n_0 ,\add_ln9_2_reg_1045[19]_i_16_n_0 ,\add_ln9_2_reg_1045[19]_i_17_n_0 ,\add_ln9_2_reg_1045[19]_i_18_n_0 }),
        .O({\add_ln9_2_reg_1045_reg[19]_i_13_n_4 ,\add_ln9_2_reg_1045_reg[19]_i_13_n_5 ,\add_ln9_2_reg_1045_reg[19]_i_13_n_6 ,\add_ln9_2_reg_1045_reg[19]_i_13_n_7 }),
        .S({\add_ln9_2_reg_1045[19]_i_19_n_0 ,\add_ln9_2_reg_1045[19]_i_20_n_0 ,\add_ln9_2_reg_1045[19]_i_21_n_0 ,\add_ln9_2_reg_1045[19]_i_22_n_0 }));
  FDRE \add_ln9_2_reg_1045_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln9_2_fu_702_p2[1]),
        .Q(add_ln9_2_reg_1045[1]),
        .R(1'b0));
  FDRE \add_ln9_2_reg_1045_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln9_2_fu_702_p2[20]),
        .Q(add_ln9_2_reg_1045[20]),
        .R(1'b0));
  FDRE \add_ln9_2_reg_1045_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln9_2_fu_702_p2[21]),
        .Q(add_ln9_2_reg_1045[21]),
        .R(1'b0));
  FDRE \add_ln9_2_reg_1045_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln9_2_fu_702_p2[22]),
        .Q(add_ln9_2_reg_1045[22]),
        .R(1'b0));
  FDRE \add_ln9_2_reg_1045_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln9_2_fu_702_p2[23]),
        .Q(add_ln9_2_reg_1045[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln9_2_reg_1045_reg[23]_i_1 
       (.CI(\add_ln9_2_reg_1045_reg[19]_i_1_n_0 ),
        .CO({\add_ln9_2_reg_1045_reg[23]_i_1_n_0 ,\add_ln9_2_reg_1045_reg[23]_i_1_n_1 ,\add_ln9_2_reg_1045_reg[23]_i_1_n_2 ,\add_ln9_2_reg_1045_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln9_2_reg_1045[23]_i_2_n_0 ,\add_ln9_2_reg_1045[23]_i_3_n_0 ,\add_ln9_2_reg_1045[23]_i_4_n_0 ,\add_ln9_2_reg_1045[23]_i_5_n_0 }),
        .O(add_ln9_2_fu_702_p2[23:20]),
        .S({\add_ln9_2_reg_1045[23]_i_6_n_0 ,\add_ln9_2_reg_1045[23]_i_7_n_0 ,\add_ln9_2_reg_1045[23]_i_8_n_0 ,\add_ln9_2_reg_1045[23]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln9_2_reg_1045_reg[23]_i_13 
       (.CI(\add_ln9_2_reg_1045_reg[19]_i_13_n_0 ),
        .CO({\add_ln9_2_reg_1045_reg[23]_i_13_n_0 ,\add_ln9_2_reg_1045_reg[23]_i_13_n_1 ,\add_ln9_2_reg_1045_reg[23]_i_13_n_2 ,\add_ln9_2_reg_1045_reg[23]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln9_2_reg_1045[23]_i_15_n_0 ,\add_ln9_2_reg_1045[23]_i_16_n_0 ,\add_ln9_2_reg_1045[23]_i_17_n_0 ,\add_ln9_2_reg_1045[23]_i_18_n_0 }),
        .O({\add_ln9_2_reg_1045_reg[23]_i_13_n_4 ,\add_ln9_2_reg_1045_reg[23]_i_13_n_5 ,\add_ln9_2_reg_1045_reg[23]_i_13_n_6 ,\add_ln9_2_reg_1045_reg[23]_i_13_n_7 }),
        .S({\add_ln9_2_reg_1045[23]_i_19_n_0 ,\add_ln9_2_reg_1045[23]_i_20_n_0 ,\add_ln9_2_reg_1045[23]_i_21_n_0 ,\add_ln9_2_reg_1045[23]_i_22_n_0 }));
  FDRE \add_ln9_2_reg_1045_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln9_2_fu_702_p2[24]),
        .Q(add_ln9_2_reg_1045[24]),
        .R(1'b0));
  FDRE \add_ln9_2_reg_1045_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln9_2_fu_702_p2[25]),
        .Q(add_ln9_2_reg_1045[25]),
        .R(1'b0));
  FDRE \add_ln9_2_reg_1045_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln9_2_fu_702_p2[26]),
        .Q(add_ln9_2_reg_1045[26]),
        .R(1'b0));
  FDRE \add_ln9_2_reg_1045_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln9_2_fu_702_p2[27]),
        .Q(add_ln9_2_reg_1045[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln9_2_reg_1045_reg[27]_i_1 
       (.CI(\add_ln9_2_reg_1045_reg[23]_i_1_n_0 ),
        .CO({\add_ln9_2_reg_1045_reg[27]_i_1_n_0 ,\add_ln9_2_reg_1045_reg[27]_i_1_n_1 ,\add_ln9_2_reg_1045_reg[27]_i_1_n_2 ,\add_ln9_2_reg_1045_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln9_2_reg_1045[27]_i_2_n_0 ,\add_ln9_2_reg_1045[27]_i_3_n_0 ,\add_ln9_2_reg_1045[27]_i_4_n_0 ,\add_ln9_2_reg_1045[27]_i_5_n_0 }),
        .O(add_ln9_2_fu_702_p2[27:24]),
        .S({\add_ln9_2_reg_1045[27]_i_6_n_0 ,\add_ln9_2_reg_1045[27]_i_7_n_0 ,\add_ln9_2_reg_1045[27]_i_8_n_0 ,\add_ln9_2_reg_1045[27]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln9_2_reg_1045_reg[27]_i_13 
       (.CI(\add_ln9_2_reg_1045_reg[23]_i_13_n_0 ),
        .CO({\add_ln9_2_reg_1045_reg[27]_i_13_n_0 ,\add_ln9_2_reg_1045_reg[27]_i_13_n_1 ,\add_ln9_2_reg_1045_reg[27]_i_13_n_2 ,\add_ln9_2_reg_1045_reg[27]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln9_2_reg_1045[27]_i_15_n_0 ,\add_ln9_2_reg_1045[27]_i_16_n_0 ,\add_ln9_2_reg_1045[27]_i_17_n_0 ,\add_ln9_2_reg_1045[27]_i_18_n_0 }),
        .O({\add_ln9_2_reg_1045_reg[27]_i_13_n_4 ,\add_ln9_2_reg_1045_reg[27]_i_13_n_5 ,\add_ln9_2_reg_1045_reg[27]_i_13_n_6 ,\add_ln9_2_reg_1045_reg[27]_i_13_n_7 }),
        .S({\add_ln9_2_reg_1045[27]_i_19_n_0 ,\add_ln9_2_reg_1045[27]_i_20_n_0 ,\add_ln9_2_reg_1045[27]_i_21_n_0 ,\add_ln9_2_reg_1045[27]_i_22_n_0 }));
  FDRE \add_ln9_2_reg_1045_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln9_2_fu_702_p2[28]),
        .Q(add_ln9_2_reg_1045[28]),
        .R(1'b0));
  FDRE \add_ln9_2_reg_1045_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln9_2_fu_702_p2[29]),
        .Q(add_ln9_2_reg_1045[29]),
        .R(1'b0));
  FDRE \add_ln9_2_reg_1045_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln9_2_fu_702_p2[2]),
        .Q(add_ln9_2_reg_1045[2]),
        .R(1'b0));
  FDRE \add_ln9_2_reg_1045_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln9_2_fu_702_p2[30]),
        .Q(add_ln9_2_reg_1045[30]),
        .R(1'b0));
  FDRE \add_ln9_2_reg_1045_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln9_2_fu_702_p2[31]),
        .Q(add_ln9_2_reg_1045[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln9_2_reg_1045_reg[31]_i_1 
       (.CI(\add_ln9_2_reg_1045_reg[27]_i_1_n_0 ),
        .CO({\NLW_add_ln9_2_reg_1045_reg[31]_i_1_CO_UNCONNECTED [3],\add_ln9_2_reg_1045_reg[31]_i_1_n_1 ,\add_ln9_2_reg_1045_reg[31]_i_1_n_2 ,\add_ln9_2_reg_1045_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln9_2_reg_1045[31]_i_2_n_0 ,\add_ln9_2_reg_1045[31]_i_3_n_0 ,\add_ln9_2_reg_1045[31]_i_4_n_0 }),
        .O(add_ln9_2_fu_702_p2[31:28]),
        .S({\add_ln9_2_reg_1045[31]_i_5_n_0 ,\add_ln9_2_reg_1045[31]_i_6_n_0 ,\add_ln9_2_reg_1045[31]_i_7_n_0 ,\add_ln9_2_reg_1045[31]_i_8_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln9_2_reg_1045_reg[31]_i_12 
       (.CI(\add_ln9_2_reg_1045_reg[27]_i_13_n_0 ),
        .CO({\add_ln9_2_reg_1045_reg[31]_i_12_n_0 ,\add_ln9_2_reg_1045_reg[31]_i_12_n_1 ,\add_ln9_2_reg_1045_reg[31]_i_12_n_2 ,\add_ln9_2_reg_1045_reg[31]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln9_2_reg_1045[31]_i_24_n_0 ,\add_ln9_2_reg_1045[31]_i_25_n_0 ,\add_ln9_2_reg_1045[31]_i_26_n_0 ,\add_ln9_2_reg_1045[31]_i_27_n_0 }),
        .O({\add_ln9_2_reg_1045_reg[31]_i_12_n_4 ,\add_ln9_2_reg_1045_reg[31]_i_12_n_5 ,\add_ln9_2_reg_1045_reg[31]_i_12_n_6 ,\add_ln9_2_reg_1045_reg[31]_i_12_n_7 }),
        .S({\add_ln9_2_reg_1045[31]_i_28_n_0 ,\add_ln9_2_reg_1045[31]_i_29_n_0 ,\add_ln9_2_reg_1045[31]_i_30_n_0 ,\add_ln9_2_reg_1045[31]_i_31_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln9_2_reg_1045_reg[31]_i_9 
       (.CI(\add_ln9_2_reg_1045_reg[31]_i_12_n_0 ),
        .CO({\NLW_add_ln9_2_reg_1045_reg[31]_i_9_CO_UNCONNECTED [3],\add_ln9_2_reg_1045_reg[31]_i_9_n_1 ,\add_ln9_2_reg_1045_reg[31]_i_9_n_2 ,\add_ln9_2_reg_1045_reg[31]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln9_2_reg_1045[31]_i_17_n_0 ,\add_ln9_2_reg_1045[31]_i_18_n_0 ,\add_ln9_2_reg_1045[31]_i_19_n_0 }),
        .O({\add_ln9_2_reg_1045_reg[31]_i_9_n_4 ,\add_ln9_2_reg_1045_reg[31]_i_9_n_5 ,\add_ln9_2_reg_1045_reg[31]_i_9_n_6 ,\add_ln9_2_reg_1045_reg[31]_i_9_n_7 }),
        .S({\add_ln9_2_reg_1045[31]_i_20_n_0 ,\add_ln9_2_reg_1045[31]_i_21_n_0 ,\add_ln9_2_reg_1045[31]_i_22_n_0 ,\add_ln9_2_reg_1045[31]_i_23_n_0 }));
  FDRE \add_ln9_2_reg_1045_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln9_2_fu_702_p2[3]),
        .Q(add_ln9_2_reg_1045[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln9_2_reg_1045_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln9_2_reg_1045_reg[3]_i_1_n_0 ,\add_ln9_2_reg_1045_reg[3]_i_1_n_1 ,\add_ln9_2_reg_1045_reg[3]_i_1_n_2 ,\add_ln9_2_reg_1045_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln9_2_reg_1045[3]_i_2_n_0 ,\add_ln9_2_reg_1045[3]_i_3_n_0 ,\add_ln9_2_reg_1045[3]_i_4_n_0 ,1'b0}),
        .O(add_ln9_2_fu_702_p2[3:0]),
        .S({\add_ln9_2_reg_1045[3]_i_5_n_0 ,\add_ln9_2_reg_1045[3]_i_6_n_0 ,\add_ln9_2_reg_1045[3]_i_7_n_0 ,\add_ln9_2_reg_1045[3]_i_8_n_0 }));
  FDRE \add_ln9_2_reg_1045_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln9_2_fu_702_p2[4]),
        .Q(add_ln9_2_reg_1045[4]),
        .R(1'b0));
  FDRE \add_ln9_2_reg_1045_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln9_2_fu_702_p2[5]),
        .Q(add_ln9_2_reg_1045[5]),
        .R(1'b0));
  FDRE \add_ln9_2_reg_1045_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln9_2_fu_702_p2[6]),
        .Q(add_ln9_2_reg_1045[6]),
        .R(1'b0));
  FDRE \add_ln9_2_reg_1045_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln9_2_fu_702_p2[7]),
        .Q(add_ln9_2_reg_1045[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln9_2_reg_1045_reg[7]_i_1 
       (.CI(\add_ln9_2_reg_1045_reg[3]_i_1_n_0 ),
        .CO({\add_ln9_2_reg_1045_reg[7]_i_1_n_0 ,\add_ln9_2_reg_1045_reg[7]_i_1_n_1 ,\add_ln9_2_reg_1045_reg[7]_i_1_n_2 ,\add_ln9_2_reg_1045_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln9_2_reg_1045[7]_i_2_n_0 ,\add_ln9_2_reg_1045[7]_i_3_n_0 ,\add_ln9_2_reg_1045[7]_i_4_n_0 ,\add_ln9_2_reg_1045[7]_i_5_n_0 }),
        .O(add_ln9_2_fu_702_p2[7:4]),
        .S({\add_ln9_2_reg_1045[7]_i_6_n_0 ,\add_ln9_2_reg_1045[7]_i_7_n_0 ,\add_ln9_2_reg_1045[7]_i_8_n_0 ,\add_ln9_2_reg_1045[7]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln9_2_reg_1045_reg[7]_i_13 
       (.CI(1'b0),
        .CO({\add_ln9_2_reg_1045_reg[7]_i_13_n_0 ,\add_ln9_2_reg_1045_reg[7]_i_13_n_1 ,\add_ln9_2_reg_1045_reg[7]_i_13_n_2 ,\add_ln9_2_reg_1045_reg[7]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln9_2_reg_1045[7]_i_15_n_0 ,\add_ln9_2_reg_1045[7]_i_16_n_0 ,\add_ln9_2_reg_1045[7]_i_17_n_0 ,1'b0}),
        .O({\add_ln9_2_reg_1045_reg[7]_i_13_n_4 ,\add_ln9_2_reg_1045_reg[7]_i_13_n_5 ,\add_ln9_2_reg_1045_reg[7]_i_13_n_6 ,\add_ln9_2_reg_1045_reg[7]_i_13_n_7 }),
        .S({\add_ln9_2_reg_1045[7]_i_18_n_0 ,\add_ln9_2_reg_1045[7]_i_19_n_0 ,\add_ln9_2_reg_1045[7]_i_20_n_0 ,\add_ln9_2_reg_1045[7]_i_21_n_0 }));
  FDRE \add_ln9_2_reg_1045_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln9_2_fu_702_p2[8]),
        .Q(add_ln9_2_reg_1045[8]),
        .R(1'b0));
  FDRE \add_ln9_2_reg_1045_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln9_2_fu_702_p2[9]),
        .Q(add_ln9_2_reg_1045[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_reg_1040[11]_i_10 
       (.I0(mul_ln13_3_reg_990[10]),
        .I1(icmp_ln12_3_reg_875_pp0_iter3_reg),
        .I2(mul_ln16_3_reg_995[10]),
        .O(select_ln12_3_fu_647_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_reg_1040[11]_i_11 
       (.I0(mul_ln13_1_reg_970[10]),
        .I1(icmp_ln12_1_reg_841_pp0_iter3_reg),
        .I2(mul_ln16_1_reg_975[10]),
        .O(select_ln12_1_fu_637_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_reg_1040[11]_i_12 
       (.I0(mul_ln13_3_reg_990[9]),
        .I1(icmp_ln12_3_reg_875_pp0_iter3_reg),
        .I2(mul_ln16_3_reg_995[9]),
        .O(select_ln12_3_fu_647_p3[9]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_reg_1040[11]_i_13 
       (.I0(mul_ln13_1_reg_970[9]),
        .I1(icmp_ln12_1_reg_841_pp0_iter3_reg),
        .I2(mul_ln16_1_reg_975[9]),
        .O(select_ln12_1_fu_637_p3[9]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_reg_1040[11]_i_14 
       (.I0(mul_ln13_3_reg_990[8]),
        .I1(icmp_ln12_3_reg_875_pp0_iter3_reg),
        .I2(mul_ln16_3_reg_995[8]),
        .O(select_ln12_3_fu_647_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_reg_1040[11]_i_15 
       (.I0(mul_ln13_1_reg_970[8]),
        .I1(icmp_ln12_1_reg_841_pp0_iter3_reg),
        .I2(mul_ln16_1_reg_975[8]),
        .O(select_ln12_1_fu_637_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_reg_1040[11]_i_16 
       (.I0(mul_ln13_3_reg_990[7]),
        .I1(icmp_ln12_3_reg_875_pp0_iter3_reg),
        .I2(mul_ln16_3_reg_995[7]),
        .O(select_ln12_3_fu_647_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_reg_1040[11]_i_17 
       (.I0(mul_ln13_1_reg_970[7]),
        .I1(icmp_ln12_1_reg_841_pp0_iter3_reg),
        .I2(mul_ln16_1_reg_975[7]),
        .O(select_ln12_1_fu_637_p3[7]));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    \add_ln9_reg_1040[11]_i_2 
       (.I0(mul_ln16_2_reg_985[10]),
        .I1(icmp_ln12_2_reg_858_pp0_iter3_reg),
        .I2(mul_ln13_2_reg_980[10]),
        .I3(select_ln12_3_fu_647_p3[10]),
        .I4(select_ln12_1_fu_637_p3[10]),
        .O(\add_ln9_reg_1040[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    \add_ln9_reg_1040[11]_i_3 
       (.I0(mul_ln16_2_reg_985[9]),
        .I1(icmp_ln12_2_reg_858_pp0_iter3_reg),
        .I2(mul_ln13_2_reg_980[9]),
        .I3(select_ln12_3_fu_647_p3[9]),
        .I4(select_ln12_1_fu_637_p3[9]),
        .O(\add_ln9_reg_1040[11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    \add_ln9_reg_1040[11]_i_4 
       (.I0(mul_ln16_2_reg_985[8]),
        .I1(icmp_ln12_2_reg_858_pp0_iter3_reg),
        .I2(mul_ln13_2_reg_980[8]),
        .I3(select_ln12_3_fu_647_p3[8]),
        .I4(select_ln12_1_fu_637_p3[8]),
        .O(\add_ln9_reg_1040[11]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    \add_ln9_reg_1040[11]_i_5 
       (.I0(mul_ln16_2_reg_985[7]),
        .I1(icmp_ln12_2_reg_858_pp0_iter3_reg),
        .I2(mul_ln13_2_reg_980[7]),
        .I3(select_ln12_3_fu_647_p3[7]),
        .I4(select_ln12_1_fu_637_p3[7]),
        .O(\add_ln9_reg_1040[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    \add_ln9_reg_1040[11]_i_6 
       (.I0(\add_ln9_reg_1040[11]_i_2_n_0 ),
        .I1(select_ln12_1_fu_637_p3[11]),
        .I2(select_ln12_3_fu_647_p3[11]),
        .I3(mul_ln13_2_reg_980[11]),
        .I4(icmp_ln12_2_reg_858_pp0_iter3_reg),
        .I5(mul_ln16_2_reg_985[11]),
        .O(\add_ln9_reg_1040[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    \add_ln9_reg_1040[11]_i_7 
       (.I0(\add_ln9_reg_1040[11]_i_3_n_0 ),
        .I1(select_ln12_1_fu_637_p3[10]),
        .I2(select_ln12_3_fu_647_p3[10]),
        .I3(mul_ln13_2_reg_980[10]),
        .I4(icmp_ln12_2_reg_858_pp0_iter3_reg),
        .I5(mul_ln16_2_reg_985[10]),
        .O(\add_ln9_reg_1040[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    \add_ln9_reg_1040[11]_i_8 
       (.I0(\add_ln9_reg_1040[11]_i_4_n_0 ),
        .I1(select_ln12_1_fu_637_p3[9]),
        .I2(select_ln12_3_fu_647_p3[9]),
        .I3(mul_ln13_2_reg_980[9]),
        .I4(icmp_ln12_2_reg_858_pp0_iter3_reg),
        .I5(mul_ln16_2_reg_985[9]),
        .O(\add_ln9_reg_1040[11]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    \add_ln9_reg_1040[11]_i_9 
       (.I0(\add_ln9_reg_1040[11]_i_5_n_0 ),
        .I1(select_ln12_1_fu_637_p3[8]),
        .I2(select_ln12_3_fu_647_p3[8]),
        .I3(mul_ln13_2_reg_980[8]),
        .I4(icmp_ln12_2_reg_858_pp0_iter3_reg),
        .I5(mul_ln16_2_reg_985[8]),
        .O(\add_ln9_reg_1040[11]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_reg_1040[15]_i_10 
       (.I0(mul_ln13_3_reg_990[14]),
        .I1(icmp_ln12_3_reg_875_pp0_iter3_reg),
        .I2(mul_ln16_3_reg_995[14]),
        .O(select_ln12_3_fu_647_p3[14]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_reg_1040[15]_i_11 
       (.I0(mul_ln13_1_reg_970[14]),
        .I1(icmp_ln12_1_reg_841_pp0_iter3_reg),
        .I2(mul_ln16_1_reg_975[14]),
        .O(select_ln12_1_fu_637_p3[14]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_reg_1040[15]_i_12 
       (.I0(mul_ln13_3_reg_990[13]),
        .I1(icmp_ln12_3_reg_875_pp0_iter3_reg),
        .I2(mul_ln16_3_reg_995[13]),
        .O(select_ln12_3_fu_647_p3[13]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_reg_1040[15]_i_13 
       (.I0(mul_ln13_1_reg_970[13]),
        .I1(icmp_ln12_1_reg_841_pp0_iter3_reg),
        .I2(mul_ln16_1_reg_975[13]),
        .O(select_ln12_1_fu_637_p3[13]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_reg_1040[15]_i_14 
       (.I0(mul_ln13_3_reg_990[12]),
        .I1(icmp_ln12_3_reg_875_pp0_iter3_reg),
        .I2(mul_ln16_3_reg_995[12]),
        .O(select_ln12_3_fu_647_p3[12]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_reg_1040[15]_i_15 
       (.I0(mul_ln13_1_reg_970[12]),
        .I1(icmp_ln12_1_reg_841_pp0_iter3_reg),
        .I2(mul_ln16_1_reg_975[12]),
        .O(select_ln12_1_fu_637_p3[12]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_reg_1040[15]_i_16 
       (.I0(mul_ln13_3_reg_990[11]),
        .I1(icmp_ln12_3_reg_875_pp0_iter3_reg),
        .I2(mul_ln16_3_reg_995[11]),
        .O(select_ln12_3_fu_647_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_reg_1040[15]_i_17 
       (.I0(mul_ln13_1_reg_970[11]),
        .I1(icmp_ln12_1_reg_841_pp0_iter3_reg),
        .I2(mul_ln16_1_reg_975[11]),
        .O(select_ln12_1_fu_637_p3[11]));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    \add_ln9_reg_1040[15]_i_2 
       (.I0(mul_ln16_2_reg_985[14]),
        .I1(icmp_ln12_2_reg_858_pp0_iter3_reg),
        .I2(mul_ln13_2_reg_980[14]),
        .I3(select_ln12_3_fu_647_p3[14]),
        .I4(select_ln12_1_fu_637_p3[14]),
        .O(\add_ln9_reg_1040[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    \add_ln9_reg_1040[15]_i_3 
       (.I0(mul_ln16_2_reg_985[13]),
        .I1(icmp_ln12_2_reg_858_pp0_iter3_reg),
        .I2(mul_ln13_2_reg_980[13]),
        .I3(select_ln12_3_fu_647_p3[13]),
        .I4(select_ln12_1_fu_637_p3[13]),
        .O(\add_ln9_reg_1040[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    \add_ln9_reg_1040[15]_i_4 
       (.I0(mul_ln16_2_reg_985[12]),
        .I1(icmp_ln12_2_reg_858_pp0_iter3_reg),
        .I2(mul_ln13_2_reg_980[12]),
        .I3(select_ln12_3_fu_647_p3[12]),
        .I4(select_ln12_1_fu_637_p3[12]),
        .O(\add_ln9_reg_1040[15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    \add_ln9_reg_1040[15]_i_5 
       (.I0(mul_ln16_2_reg_985[11]),
        .I1(icmp_ln12_2_reg_858_pp0_iter3_reg),
        .I2(mul_ln13_2_reg_980[11]),
        .I3(select_ln12_3_fu_647_p3[11]),
        .I4(select_ln12_1_fu_637_p3[11]),
        .O(\add_ln9_reg_1040[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    \add_ln9_reg_1040[15]_i_6 
       (.I0(\add_ln9_reg_1040[15]_i_2_n_0 ),
        .I1(select_ln12_1_fu_637_p3[15]),
        .I2(select_ln12_3_fu_647_p3[15]),
        .I3(mul_ln13_2_reg_980[15]),
        .I4(icmp_ln12_2_reg_858_pp0_iter3_reg),
        .I5(mul_ln16_2_reg_985[15]),
        .O(\add_ln9_reg_1040[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    \add_ln9_reg_1040[15]_i_7 
       (.I0(\add_ln9_reg_1040[15]_i_3_n_0 ),
        .I1(select_ln12_1_fu_637_p3[14]),
        .I2(select_ln12_3_fu_647_p3[14]),
        .I3(mul_ln13_2_reg_980[14]),
        .I4(icmp_ln12_2_reg_858_pp0_iter3_reg),
        .I5(mul_ln16_2_reg_985[14]),
        .O(\add_ln9_reg_1040[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    \add_ln9_reg_1040[15]_i_8 
       (.I0(\add_ln9_reg_1040[15]_i_4_n_0 ),
        .I1(select_ln12_1_fu_637_p3[13]),
        .I2(select_ln12_3_fu_647_p3[13]),
        .I3(mul_ln13_2_reg_980[13]),
        .I4(icmp_ln12_2_reg_858_pp0_iter3_reg),
        .I5(mul_ln16_2_reg_985[13]),
        .O(\add_ln9_reg_1040[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    \add_ln9_reg_1040[15]_i_9 
       (.I0(\add_ln9_reg_1040[15]_i_5_n_0 ),
        .I1(select_ln12_1_fu_637_p3[12]),
        .I2(select_ln12_3_fu_647_p3[12]),
        .I3(mul_ln13_2_reg_980[12]),
        .I4(icmp_ln12_2_reg_858_pp0_iter3_reg),
        .I5(mul_ln16_2_reg_985[12]),
        .O(\add_ln9_reg_1040[15]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_reg_1040[19]_i_10 
       (.I0(mul_ln13_3_reg_990[18]),
        .I1(icmp_ln12_3_reg_875_pp0_iter3_reg),
        .I2(mul_ln16_3_reg_995[18]),
        .O(select_ln12_3_fu_647_p3[18]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_reg_1040[19]_i_11 
       (.I0(mul_ln13_1_reg_970[18]),
        .I1(icmp_ln12_1_reg_841_pp0_iter3_reg),
        .I2(mul_ln16_1_reg_975[18]),
        .O(select_ln12_1_fu_637_p3[18]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_reg_1040[19]_i_12 
       (.I0(mul_ln13_3_reg_990[17]),
        .I1(icmp_ln12_3_reg_875_pp0_iter3_reg),
        .I2(mul_ln16_3_reg_995[17]),
        .O(select_ln12_3_fu_647_p3[17]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_reg_1040[19]_i_13 
       (.I0(mul_ln13_1_reg_970[17]),
        .I1(icmp_ln12_1_reg_841_pp0_iter3_reg),
        .I2(mul_ln16_1_reg_975[17]),
        .O(select_ln12_1_fu_637_p3[17]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_reg_1040[19]_i_14 
       (.I0(mul_ln13_3_reg_990[16]),
        .I1(icmp_ln12_3_reg_875_pp0_iter3_reg),
        .I2(mul_ln16_3_reg_995[16]),
        .O(select_ln12_3_fu_647_p3[16]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_reg_1040[19]_i_15 
       (.I0(mul_ln13_1_reg_970[16]),
        .I1(icmp_ln12_1_reg_841_pp0_iter3_reg),
        .I2(mul_ln16_1_reg_975[16]),
        .O(select_ln12_1_fu_637_p3[16]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_reg_1040[19]_i_16 
       (.I0(mul_ln13_3_reg_990[15]),
        .I1(icmp_ln12_3_reg_875_pp0_iter3_reg),
        .I2(mul_ln16_3_reg_995[15]),
        .O(select_ln12_3_fu_647_p3[15]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_reg_1040[19]_i_17 
       (.I0(mul_ln13_1_reg_970[15]),
        .I1(icmp_ln12_1_reg_841_pp0_iter3_reg),
        .I2(mul_ln16_1_reg_975[15]),
        .O(select_ln12_1_fu_637_p3[15]));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    \add_ln9_reg_1040[19]_i_2 
       (.I0(mul_ln16_2_reg_985[18]),
        .I1(icmp_ln12_2_reg_858_pp0_iter3_reg),
        .I2(mul_ln13_2_reg_980[18]),
        .I3(select_ln12_3_fu_647_p3[18]),
        .I4(select_ln12_1_fu_637_p3[18]),
        .O(\add_ln9_reg_1040[19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    \add_ln9_reg_1040[19]_i_3 
       (.I0(mul_ln16_2_reg_985[17]),
        .I1(icmp_ln12_2_reg_858_pp0_iter3_reg),
        .I2(mul_ln13_2_reg_980[17]),
        .I3(select_ln12_3_fu_647_p3[17]),
        .I4(select_ln12_1_fu_637_p3[17]),
        .O(\add_ln9_reg_1040[19]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    \add_ln9_reg_1040[19]_i_4 
       (.I0(mul_ln16_2_reg_985[16]),
        .I1(icmp_ln12_2_reg_858_pp0_iter3_reg),
        .I2(mul_ln13_2_reg_980[16]),
        .I3(select_ln12_3_fu_647_p3[16]),
        .I4(select_ln12_1_fu_637_p3[16]),
        .O(\add_ln9_reg_1040[19]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    \add_ln9_reg_1040[19]_i_5 
       (.I0(mul_ln16_2_reg_985[15]),
        .I1(icmp_ln12_2_reg_858_pp0_iter3_reg),
        .I2(mul_ln13_2_reg_980[15]),
        .I3(select_ln12_3_fu_647_p3[15]),
        .I4(select_ln12_1_fu_637_p3[15]),
        .O(\add_ln9_reg_1040[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    \add_ln9_reg_1040[19]_i_6 
       (.I0(\add_ln9_reg_1040[19]_i_2_n_0 ),
        .I1(select_ln12_1_fu_637_p3[19]),
        .I2(select_ln12_3_fu_647_p3[19]),
        .I3(mul_ln13_2_reg_980[19]),
        .I4(icmp_ln12_2_reg_858_pp0_iter3_reg),
        .I5(mul_ln16_2_reg_985[19]),
        .O(\add_ln9_reg_1040[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    \add_ln9_reg_1040[19]_i_7 
       (.I0(\add_ln9_reg_1040[19]_i_3_n_0 ),
        .I1(select_ln12_1_fu_637_p3[18]),
        .I2(select_ln12_3_fu_647_p3[18]),
        .I3(mul_ln13_2_reg_980[18]),
        .I4(icmp_ln12_2_reg_858_pp0_iter3_reg),
        .I5(mul_ln16_2_reg_985[18]),
        .O(\add_ln9_reg_1040[19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    \add_ln9_reg_1040[19]_i_8 
       (.I0(\add_ln9_reg_1040[19]_i_4_n_0 ),
        .I1(select_ln12_1_fu_637_p3[17]),
        .I2(select_ln12_3_fu_647_p3[17]),
        .I3(mul_ln13_2_reg_980[17]),
        .I4(icmp_ln12_2_reg_858_pp0_iter3_reg),
        .I5(mul_ln16_2_reg_985[17]),
        .O(\add_ln9_reg_1040[19]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    \add_ln9_reg_1040[19]_i_9 
       (.I0(\add_ln9_reg_1040[19]_i_5_n_0 ),
        .I1(select_ln12_1_fu_637_p3[16]),
        .I2(select_ln12_3_fu_647_p3[16]),
        .I3(mul_ln13_2_reg_980[16]),
        .I4(icmp_ln12_2_reg_858_pp0_iter3_reg),
        .I5(mul_ln16_2_reg_985[16]),
        .O(\add_ln9_reg_1040[19]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_reg_1040[23]_i_10 
       (.I0(mul_ln13_3_reg_990[22]),
        .I1(icmp_ln12_3_reg_875_pp0_iter3_reg),
        .I2(mul_ln16_3_reg_995[22]),
        .O(select_ln12_3_fu_647_p3[22]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_reg_1040[23]_i_11 
       (.I0(mul_ln13_1_reg_970[22]),
        .I1(icmp_ln12_1_reg_841_pp0_iter3_reg),
        .I2(mul_ln16_1_reg_975[22]),
        .O(select_ln12_1_fu_637_p3[22]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_reg_1040[23]_i_12 
       (.I0(mul_ln13_3_reg_990[21]),
        .I1(icmp_ln12_3_reg_875_pp0_iter3_reg),
        .I2(mul_ln16_3_reg_995[21]),
        .O(select_ln12_3_fu_647_p3[21]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_reg_1040[23]_i_13 
       (.I0(mul_ln13_1_reg_970[21]),
        .I1(icmp_ln12_1_reg_841_pp0_iter3_reg),
        .I2(mul_ln16_1_reg_975[21]),
        .O(select_ln12_1_fu_637_p3[21]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_reg_1040[23]_i_14 
       (.I0(mul_ln13_3_reg_990[20]),
        .I1(icmp_ln12_3_reg_875_pp0_iter3_reg),
        .I2(mul_ln16_3_reg_995[20]),
        .O(select_ln12_3_fu_647_p3[20]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_reg_1040[23]_i_15 
       (.I0(mul_ln13_1_reg_970[20]),
        .I1(icmp_ln12_1_reg_841_pp0_iter3_reg),
        .I2(mul_ln16_1_reg_975[20]),
        .O(select_ln12_1_fu_637_p3[20]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_reg_1040[23]_i_16 
       (.I0(mul_ln13_3_reg_990[19]),
        .I1(icmp_ln12_3_reg_875_pp0_iter3_reg),
        .I2(mul_ln16_3_reg_995[19]),
        .O(select_ln12_3_fu_647_p3[19]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_reg_1040[23]_i_17 
       (.I0(mul_ln13_1_reg_970[19]),
        .I1(icmp_ln12_1_reg_841_pp0_iter3_reg),
        .I2(mul_ln16_1_reg_975[19]),
        .O(select_ln12_1_fu_637_p3[19]));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    \add_ln9_reg_1040[23]_i_2 
       (.I0(mul_ln16_2_reg_985[22]),
        .I1(icmp_ln12_2_reg_858_pp0_iter3_reg),
        .I2(mul_ln13_2_reg_980[22]),
        .I3(select_ln12_3_fu_647_p3[22]),
        .I4(select_ln12_1_fu_637_p3[22]),
        .O(\add_ln9_reg_1040[23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    \add_ln9_reg_1040[23]_i_3 
       (.I0(mul_ln16_2_reg_985[21]),
        .I1(icmp_ln12_2_reg_858_pp0_iter3_reg),
        .I2(mul_ln13_2_reg_980[21]),
        .I3(select_ln12_3_fu_647_p3[21]),
        .I4(select_ln12_1_fu_637_p3[21]),
        .O(\add_ln9_reg_1040[23]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    \add_ln9_reg_1040[23]_i_4 
       (.I0(mul_ln16_2_reg_985[20]),
        .I1(icmp_ln12_2_reg_858_pp0_iter3_reg),
        .I2(mul_ln13_2_reg_980[20]),
        .I3(select_ln12_3_fu_647_p3[20]),
        .I4(select_ln12_1_fu_637_p3[20]),
        .O(\add_ln9_reg_1040[23]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    \add_ln9_reg_1040[23]_i_5 
       (.I0(mul_ln16_2_reg_985[19]),
        .I1(icmp_ln12_2_reg_858_pp0_iter3_reg),
        .I2(mul_ln13_2_reg_980[19]),
        .I3(select_ln12_3_fu_647_p3[19]),
        .I4(select_ln12_1_fu_637_p3[19]),
        .O(\add_ln9_reg_1040[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    \add_ln9_reg_1040[23]_i_6 
       (.I0(\add_ln9_reg_1040[23]_i_2_n_0 ),
        .I1(select_ln12_1_fu_637_p3[23]),
        .I2(select_ln12_3_fu_647_p3[23]),
        .I3(mul_ln13_2_reg_980[23]),
        .I4(icmp_ln12_2_reg_858_pp0_iter3_reg),
        .I5(mul_ln16_2_reg_985[23]),
        .O(\add_ln9_reg_1040[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    \add_ln9_reg_1040[23]_i_7 
       (.I0(\add_ln9_reg_1040[23]_i_3_n_0 ),
        .I1(select_ln12_1_fu_637_p3[22]),
        .I2(select_ln12_3_fu_647_p3[22]),
        .I3(mul_ln13_2_reg_980[22]),
        .I4(icmp_ln12_2_reg_858_pp0_iter3_reg),
        .I5(mul_ln16_2_reg_985[22]),
        .O(\add_ln9_reg_1040[23]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    \add_ln9_reg_1040[23]_i_8 
       (.I0(\add_ln9_reg_1040[23]_i_4_n_0 ),
        .I1(select_ln12_1_fu_637_p3[21]),
        .I2(select_ln12_3_fu_647_p3[21]),
        .I3(mul_ln13_2_reg_980[21]),
        .I4(icmp_ln12_2_reg_858_pp0_iter3_reg),
        .I5(mul_ln16_2_reg_985[21]),
        .O(\add_ln9_reg_1040[23]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    \add_ln9_reg_1040[23]_i_9 
       (.I0(\add_ln9_reg_1040[23]_i_5_n_0 ),
        .I1(select_ln12_1_fu_637_p3[20]),
        .I2(select_ln12_3_fu_647_p3[20]),
        .I3(mul_ln13_2_reg_980[20]),
        .I4(icmp_ln12_2_reg_858_pp0_iter3_reg),
        .I5(mul_ln16_2_reg_985[20]),
        .O(\add_ln9_reg_1040[23]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_reg_1040[27]_i_10 
       (.I0(mul_ln13_3_reg_990[26]),
        .I1(icmp_ln12_3_reg_875_pp0_iter3_reg),
        .I2(mul_ln16_3_reg_995[26]),
        .O(select_ln12_3_fu_647_p3[26]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_reg_1040[27]_i_11 
       (.I0(mul_ln13_1_reg_970[26]),
        .I1(icmp_ln12_1_reg_841_pp0_iter3_reg),
        .I2(mul_ln16_1_reg_975[26]),
        .O(select_ln12_1_fu_637_p3[26]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_reg_1040[27]_i_12 
       (.I0(mul_ln13_3_reg_990[25]),
        .I1(icmp_ln12_3_reg_875_pp0_iter3_reg),
        .I2(mul_ln16_3_reg_995[25]),
        .O(select_ln12_3_fu_647_p3[25]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_reg_1040[27]_i_13 
       (.I0(mul_ln13_1_reg_970[25]),
        .I1(icmp_ln12_1_reg_841_pp0_iter3_reg),
        .I2(mul_ln16_1_reg_975[25]),
        .O(select_ln12_1_fu_637_p3[25]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_reg_1040[27]_i_14 
       (.I0(mul_ln13_3_reg_990[24]),
        .I1(icmp_ln12_3_reg_875_pp0_iter3_reg),
        .I2(mul_ln16_3_reg_995[24]),
        .O(select_ln12_3_fu_647_p3[24]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_reg_1040[27]_i_15 
       (.I0(mul_ln13_1_reg_970[24]),
        .I1(icmp_ln12_1_reg_841_pp0_iter3_reg),
        .I2(mul_ln16_1_reg_975[24]),
        .O(select_ln12_1_fu_637_p3[24]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_reg_1040[27]_i_16 
       (.I0(mul_ln13_3_reg_990[23]),
        .I1(icmp_ln12_3_reg_875_pp0_iter3_reg),
        .I2(mul_ln16_3_reg_995[23]),
        .O(select_ln12_3_fu_647_p3[23]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_reg_1040[27]_i_17 
       (.I0(mul_ln13_1_reg_970[23]),
        .I1(icmp_ln12_1_reg_841_pp0_iter3_reg),
        .I2(mul_ln16_1_reg_975[23]),
        .O(select_ln12_1_fu_637_p3[23]));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    \add_ln9_reg_1040[27]_i_2 
       (.I0(mul_ln16_2_reg_985[26]),
        .I1(icmp_ln12_2_reg_858_pp0_iter3_reg),
        .I2(mul_ln13_2_reg_980[26]),
        .I3(select_ln12_3_fu_647_p3[26]),
        .I4(select_ln12_1_fu_637_p3[26]),
        .O(\add_ln9_reg_1040[27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    \add_ln9_reg_1040[27]_i_3 
       (.I0(mul_ln16_2_reg_985[25]),
        .I1(icmp_ln12_2_reg_858_pp0_iter3_reg),
        .I2(mul_ln13_2_reg_980[25]),
        .I3(select_ln12_3_fu_647_p3[25]),
        .I4(select_ln12_1_fu_637_p3[25]),
        .O(\add_ln9_reg_1040[27]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    \add_ln9_reg_1040[27]_i_4 
       (.I0(mul_ln16_2_reg_985[24]),
        .I1(icmp_ln12_2_reg_858_pp0_iter3_reg),
        .I2(mul_ln13_2_reg_980[24]),
        .I3(select_ln12_3_fu_647_p3[24]),
        .I4(select_ln12_1_fu_637_p3[24]),
        .O(\add_ln9_reg_1040[27]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    \add_ln9_reg_1040[27]_i_5 
       (.I0(mul_ln16_2_reg_985[23]),
        .I1(icmp_ln12_2_reg_858_pp0_iter3_reg),
        .I2(mul_ln13_2_reg_980[23]),
        .I3(select_ln12_3_fu_647_p3[23]),
        .I4(select_ln12_1_fu_637_p3[23]),
        .O(\add_ln9_reg_1040[27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    \add_ln9_reg_1040[27]_i_6 
       (.I0(\add_ln9_reg_1040[27]_i_2_n_0 ),
        .I1(select_ln12_1_fu_637_p3[27]),
        .I2(select_ln12_3_fu_647_p3[27]),
        .I3(mul_ln13_2_reg_980[27]),
        .I4(icmp_ln12_2_reg_858_pp0_iter3_reg),
        .I5(mul_ln16_2_reg_985[27]),
        .O(\add_ln9_reg_1040[27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    \add_ln9_reg_1040[27]_i_7 
       (.I0(\add_ln9_reg_1040[27]_i_3_n_0 ),
        .I1(select_ln12_1_fu_637_p3[26]),
        .I2(select_ln12_3_fu_647_p3[26]),
        .I3(mul_ln13_2_reg_980[26]),
        .I4(icmp_ln12_2_reg_858_pp0_iter3_reg),
        .I5(mul_ln16_2_reg_985[26]),
        .O(\add_ln9_reg_1040[27]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    \add_ln9_reg_1040[27]_i_8 
       (.I0(\add_ln9_reg_1040[27]_i_4_n_0 ),
        .I1(select_ln12_1_fu_637_p3[25]),
        .I2(select_ln12_3_fu_647_p3[25]),
        .I3(mul_ln13_2_reg_980[25]),
        .I4(icmp_ln12_2_reg_858_pp0_iter3_reg),
        .I5(mul_ln16_2_reg_985[25]),
        .O(\add_ln9_reg_1040[27]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    \add_ln9_reg_1040[27]_i_9 
       (.I0(\add_ln9_reg_1040[27]_i_5_n_0 ),
        .I1(select_ln12_1_fu_637_p3[24]),
        .I2(select_ln12_3_fu_647_p3[24]),
        .I3(mul_ln13_2_reg_980[24]),
        .I4(icmp_ln12_2_reg_858_pp0_iter3_reg),
        .I5(mul_ln16_2_reg_985[24]),
        .O(\add_ln9_reg_1040[27]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_reg_1040[31]_i_10 
       (.I0(mul_ln13_1_reg_970[29]),
        .I1(icmp_ln12_1_reg_841_pp0_iter3_reg),
        .I2(mul_ln16_1_reg_975[29]),
        .O(select_ln12_1_fu_637_p3[29]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_reg_1040[31]_i_11 
       (.I0(mul_ln13_3_reg_990[28]),
        .I1(icmp_ln12_3_reg_875_pp0_iter3_reg),
        .I2(mul_ln16_3_reg_995[28]),
        .O(select_ln12_3_fu_647_p3[28]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_reg_1040[31]_i_12 
       (.I0(mul_ln13_1_reg_970[28]),
        .I1(icmp_ln12_1_reg_841_pp0_iter3_reg),
        .I2(mul_ln16_1_reg_975[28]),
        .O(select_ln12_1_fu_637_p3[28]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_reg_1040[31]_i_13 
       (.I0(mul_ln13_3_reg_990[27]),
        .I1(icmp_ln12_3_reg_875_pp0_iter3_reg),
        .I2(mul_ln16_3_reg_995[27]),
        .O(select_ln12_3_fu_647_p3[27]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_reg_1040[31]_i_14 
       (.I0(mul_ln13_1_reg_970[27]),
        .I1(icmp_ln12_1_reg_841_pp0_iter3_reg),
        .I2(mul_ln16_1_reg_975[27]),
        .O(select_ln12_1_fu_637_p3[27]));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    \add_ln9_reg_1040[31]_i_15 
       (.I0(mul_ln16_2_reg_985[30]),
        .I1(icmp_ln12_2_reg_858_pp0_iter3_reg),
        .I2(mul_ln13_2_reg_980[30]),
        .I3(select_ln12_3_fu_647_p3[30]),
        .I4(select_ln12_1_fu_637_p3[30]),
        .O(\add_ln9_reg_1040[31]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h1D1D1DE2E2E21DE2)) 
    \add_ln9_reg_1040[31]_i_16 
       (.I0(mul_ln16_1_reg_975[31]),
        .I1(icmp_ln12_1_reg_841_pp0_iter3_reg),
        .I2(mul_ln13_1_reg_970[31]),
        .I3(mul_ln16_3_reg_995[31]),
        .I4(icmp_ln12_3_reg_875_pp0_iter3_reg),
        .I5(mul_ln13_3_reg_990[31]),
        .O(\add_ln9_reg_1040[31]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_reg_1040[31]_i_17 
       (.I0(mul_ln13_1_reg_970[30]),
        .I1(icmp_ln12_1_reg_841_pp0_iter3_reg),
        .I2(mul_ln16_1_reg_975[30]),
        .O(select_ln12_1_fu_637_p3[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_reg_1040[31]_i_18 
       (.I0(mul_ln13_3_reg_990[30]),
        .I1(icmp_ln12_3_reg_875_pp0_iter3_reg),
        .I2(mul_ln16_3_reg_995[30]),
        .O(select_ln12_3_fu_647_p3[30]));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    \add_ln9_reg_1040[31]_i_2 
       (.I0(mul_ln16_2_reg_985[29]),
        .I1(icmp_ln12_2_reg_858_pp0_iter3_reg),
        .I2(mul_ln13_2_reg_980[29]),
        .I3(select_ln12_3_fu_647_p3[29]),
        .I4(select_ln12_1_fu_637_p3[29]),
        .O(\add_ln9_reg_1040[31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    \add_ln9_reg_1040[31]_i_3 
       (.I0(mul_ln16_2_reg_985[28]),
        .I1(icmp_ln12_2_reg_858_pp0_iter3_reg),
        .I2(mul_ln13_2_reg_980[28]),
        .I3(select_ln12_3_fu_647_p3[28]),
        .I4(select_ln12_1_fu_637_p3[28]),
        .O(\add_ln9_reg_1040[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    \add_ln9_reg_1040[31]_i_4 
       (.I0(mul_ln16_2_reg_985[27]),
        .I1(icmp_ln12_2_reg_858_pp0_iter3_reg),
        .I2(mul_ln13_2_reg_980[27]),
        .I3(select_ln12_3_fu_647_p3[27]),
        .I4(select_ln12_1_fu_637_p3[27]),
        .O(\add_ln9_reg_1040[31]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \add_ln9_reg_1040[31]_i_5 
       (.I0(\add_ln9_reg_1040[31]_i_15_n_0 ),
        .I1(\add_ln9_reg_1040[31]_i_16_n_0 ),
        .I2(mul_ln13_2_reg_980[31]),
        .I3(icmp_ln12_2_reg_858_pp0_iter3_reg),
        .I4(mul_ln16_2_reg_985[31]),
        .O(\add_ln9_reg_1040[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    \add_ln9_reg_1040[31]_i_6 
       (.I0(\add_ln9_reg_1040[31]_i_2_n_0 ),
        .I1(select_ln12_1_fu_637_p3[30]),
        .I2(select_ln12_3_fu_647_p3[30]),
        .I3(mul_ln13_2_reg_980[30]),
        .I4(icmp_ln12_2_reg_858_pp0_iter3_reg),
        .I5(mul_ln16_2_reg_985[30]),
        .O(\add_ln9_reg_1040[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    \add_ln9_reg_1040[31]_i_7 
       (.I0(\add_ln9_reg_1040[31]_i_3_n_0 ),
        .I1(select_ln12_1_fu_637_p3[29]),
        .I2(select_ln12_3_fu_647_p3[29]),
        .I3(mul_ln13_2_reg_980[29]),
        .I4(icmp_ln12_2_reg_858_pp0_iter3_reg),
        .I5(mul_ln16_2_reg_985[29]),
        .O(\add_ln9_reg_1040[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    \add_ln9_reg_1040[31]_i_8 
       (.I0(\add_ln9_reg_1040[31]_i_4_n_0 ),
        .I1(select_ln12_1_fu_637_p3[28]),
        .I2(select_ln12_3_fu_647_p3[28]),
        .I3(mul_ln13_2_reg_980[28]),
        .I4(icmp_ln12_2_reg_858_pp0_iter3_reg),
        .I5(mul_ln16_2_reg_985[28]),
        .O(\add_ln9_reg_1040[31]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_reg_1040[31]_i_9 
       (.I0(mul_ln13_3_reg_990[29]),
        .I1(icmp_ln12_3_reg_875_pp0_iter3_reg),
        .I2(mul_ln16_3_reg_995[29]),
        .O(select_ln12_3_fu_647_p3[29]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_reg_1040[3]_i_10 
       (.I0(mul_ln13_1_reg_970[2]),
        .I1(icmp_ln12_1_reg_841_pp0_iter3_reg),
        .I2(mul_ln16_1_reg_975[2]),
        .O(select_ln12_1_fu_637_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_reg_1040[3]_i_11 
       (.I0(mul_ln13_3_reg_990[1]),
        .I1(icmp_ln12_3_reg_875_pp0_iter3_reg),
        .I2(mul_ln16_3_reg_995[1]),
        .O(select_ln12_3_fu_647_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_reg_1040[3]_i_12 
       (.I0(mul_ln13_1_reg_970[1]),
        .I1(icmp_ln12_1_reg_841_pp0_iter3_reg),
        .I2(mul_ln16_1_reg_975[1]),
        .O(select_ln12_1_fu_637_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_reg_1040[3]_i_13 
       (.I0(mul_ln13_3_reg_990[0]),
        .I1(icmp_ln12_3_reg_875_pp0_iter3_reg),
        .I2(mul_ln16_3_reg_995[0]),
        .O(select_ln12_3_fu_647_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_reg_1040[3]_i_14 
       (.I0(mul_ln13_1_reg_970[0]),
        .I1(icmp_ln12_1_reg_841_pp0_iter3_reg),
        .I2(mul_ln16_1_reg_975[0]),
        .O(select_ln12_1_fu_637_p3[0]));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    \add_ln9_reg_1040[3]_i_2 
       (.I0(mul_ln16_2_reg_985[2]),
        .I1(icmp_ln12_2_reg_858_pp0_iter3_reg),
        .I2(mul_ln13_2_reg_980[2]),
        .I3(select_ln12_3_fu_647_p3[2]),
        .I4(select_ln12_1_fu_637_p3[2]),
        .O(\add_ln9_reg_1040[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    \add_ln9_reg_1040[3]_i_3 
       (.I0(mul_ln16_2_reg_985[1]),
        .I1(icmp_ln12_2_reg_858_pp0_iter3_reg),
        .I2(mul_ln13_2_reg_980[1]),
        .I3(select_ln12_3_fu_647_p3[1]),
        .I4(select_ln12_1_fu_637_p3[1]),
        .O(\add_ln9_reg_1040[3]_i_3_n_0 ));
  (* HLUTNM = "lutpair30" *) 
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    \add_ln9_reg_1040[3]_i_4 
       (.I0(mul_ln16_2_reg_985[0]),
        .I1(icmp_ln12_2_reg_858_pp0_iter3_reg),
        .I2(mul_ln13_2_reg_980[0]),
        .I3(select_ln12_3_fu_647_p3[0]),
        .I4(select_ln12_1_fu_637_p3[0]),
        .O(\add_ln9_reg_1040[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    \add_ln9_reg_1040[3]_i_5 
       (.I0(\add_ln9_reg_1040[3]_i_2_n_0 ),
        .I1(select_ln12_1_fu_637_p3[3]),
        .I2(select_ln12_3_fu_647_p3[3]),
        .I3(mul_ln13_2_reg_980[3]),
        .I4(icmp_ln12_2_reg_858_pp0_iter3_reg),
        .I5(mul_ln16_2_reg_985[3]),
        .O(\add_ln9_reg_1040[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    \add_ln9_reg_1040[3]_i_6 
       (.I0(\add_ln9_reg_1040[3]_i_3_n_0 ),
        .I1(select_ln12_1_fu_637_p3[2]),
        .I2(select_ln12_3_fu_647_p3[2]),
        .I3(mul_ln13_2_reg_980[2]),
        .I4(icmp_ln12_2_reg_858_pp0_iter3_reg),
        .I5(mul_ln16_2_reg_985[2]),
        .O(\add_ln9_reg_1040[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    \add_ln9_reg_1040[3]_i_7 
       (.I0(\add_ln9_reg_1040[3]_i_4_n_0 ),
        .I1(select_ln12_1_fu_637_p3[1]),
        .I2(select_ln12_3_fu_647_p3[1]),
        .I3(mul_ln13_2_reg_980[1]),
        .I4(icmp_ln12_2_reg_858_pp0_iter3_reg),
        .I5(mul_ln16_2_reg_985[1]),
        .O(\add_ln9_reg_1040[3]_i_7_n_0 ));
  (* HLUTNM = "lutpair30" *) 
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \add_ln9_reg_1040[3]_i_8 
       (.I0(mul_ln16_2_reg_985[0]),
        .I1(icmp_ln12_2_reg_858_pp0_iter3_reg),
        .I2(mul_ln13_2_reg_980[0]),
        .I3(select_ln12_3_fu_647_p3[0]),
        .I4(select_ln12_1_fu_637_p3[0]),
        .O(\add_ln9_reg_1040[3]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_reg_1040[3]_i_9 
       (.I0(mul_ln13_3_reg_990[2]),
        .I1(icmp_ln12_3_reg_875_pp0_iter3_reg),
        .I2(mul_ln16_3_reg_995[2]),
        .O(select_ln12_3_fu_647_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_reg_1040[7]_i_10 
       (.I0(mul_ln13_3_reg_990[6]),
        .I1(icmp_ln12_3_reg_875_pp0_iter3_reg),
        .I2(mul_ln16_3_reg_995[6]),
        .O(select_ln12_3_fu_647_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_reg_1040[7]_i_11 
       (.I0(mul_ln13_1_reg_970[6]),
        .I1(icmp_ln12_1_reg_841_pp0_iter3_reg),
        .I2(mul_ln16_1_reg_975[6]),
        .O(select_ln12_1_fu_637_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_reg_1040[7]_i_12 
       (.I0(mul_ln13_3_reg_990[5]),
        .I1(icmp_ln12_3_reg_875_pp0_iter3_reg),
        .I2(mul_ln16_3_reg_995[5]),
        .O(select_ln12_3_fu_647_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_reg_1040[7]_i_13 
       (.I0(mul_ln13_1_reg_970[5]),
        .I1(icmp_ln12_1_reg_841_pp0_iter3_reg),
        .I2(mul_ln16_1_reg_975[5]),
        .O(select_ln12_1_fu_637_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_reg_1040[7]_i_14 
       (.I0(mul_ln13_3_reg_990[4]),
        .I1(icmp_ln12_3_reg_875_pp0_iter3_reg),
        .I2(mul_ln16_3_reg_995[4]),
        .O(select_ln12_3_fu_647_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_reg_1040[7]_i_15 
       (.I0(mul_ln13_1_reg_970[4]),
        .I1(icmp_ln12_1_reg_841_pp0_iter3_reg),
        .I2(mul_ln16_1_reg_975[4]),
        .O(select_ln12_1_fu_637_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_reg_1040[7]_i_16 
       (.I0(mul_ln13_3_reg_990[3]),
        .I1(icmp_ln12_3_reg_875_pp0_iter3_reg),
        .I2(mul_ln16_3_reg_995[3]),
        .O(select_ln12_3_fu_647_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln9_reg_1040[7]_i_17 
       (.I0(mul_ln13_1_reg_970[3]),
        .I1(icmp_ln12_1_reg_841_pp0_iter3_reg),
        .I2(mul_ln16_1_reg_975[3]),
        .O(select_ln12_1_fu_637_p3[3]));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    \add_ln9_reg_1040[7]_i_2 
       (.I0(mul_ln16_2_reg_985[6]),
        .I1(icmp_ln12_2_reg_858_pp0_iter3_reg),
        .I2(mul_ln13_2_reg_980[6]),
        .I3(select_ln12_3_fu_647_p3[6]),
        .I4(select_ln12_1_fu_637_p3[6]),
        .O(\add_ln9_reg_1040[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    \add_ln9_reg_1040[7]_i_3 
       (.I0(mul_ln16_2_reg_985[5]),
        .I1(icmp_ln12_2_reg_858_pp0_iter3_reg),
        .I2(mul_ln13_2_reg_980[5]),
        .I3(select_ln12_3_fu_647_p3[5]),
        .I4(select_ln12_1_fu_637_p3[5]),
        .O(\add_ln9_reg_1040[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    \add_ln9_reg_1040[7]_i_4 
       (.I0(mul_ln16_2_reg_985[4]),
        .I1(icmp_ln12_2_reg_858_pp0_iter3_reg),
        .I2(mul_ln13_2_reg_980[4]),
        .I3(select_ln12_3_fu_647_p3[4]),
        .I4(select_ln12_1_fu_637_p3[4]),
        .O(\add_ln9_reg_1040[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFE2E200)) 
    \add_ln9_reg_1040[7]_i_5 
       (.I0(mul_ln16_2_reg_985[3]),
        .I1(icmp_ln12_2_reg_858_pp0_iter3_reg),
        .I2(mul_ln13_2_reg_980[3]),
        .I3(select_ln12_3_fu_647_p3[3]),
        .I4(select_ln12_1_fu_637_p3[3]),
        .O(\add_ln9_reg_1040[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    \add_ln9_reg_1040[7]_i_6 
       (.I0(\add_ln9_reg_1040[7]_i_2_n_0 ),
        .I1(select_ln12_1_fu_637_p3[7]),
        .I2(select_ln12_3_fu_647_p3[7]),
        .I3(mul_ln13_2_reg_980[7]),
        .I4(icmp_ln12_2_reg_858_pp0_iter3_reg),
        .I5(mul_ln16_2_reg_985[7]),
        .O(\add_ln9_reg_1040[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    \add_ln9_reg_1040[7]_i_7 
       (.I0(\add_ln9_reg_1040[7]_i_3_n_0 ),
        .I1(select_ln12_1_fu_637_p3[6]),
        .I2(select_ln12_3_fu_647_p3[6]),
        .I3(mul_ln13_2_reg_980[6]),
        .I4(icmp_ln12_2_reg_858_pp0_iter3_reg),
        .I5(mul_ln16_2_reg_985[6]),
        .O(\add_ln9_reg_1040[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    \add_ln9_reg_1040[7]_i_8 
       (.I0(\add_ln9_reg_1040[7]_i_4_n_0 ),
        .I1(select_ln12_1_fu_637_p3[5]),
        .I2(select_ln12_3_fu_647_p3[5]),
        .I3(mul_ln13_2_reg_980[5]),
        .I4(icmp_ln12_2_reg_858_pp0_iter3_reg),
        .I5(mul_ln16_2_reg_985[5]),
        .O(\add_ln9_reg_1040[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    \add_ln9_reg_1040[7]_i_9 
       (.I0(\add_ln9_reg_1040[7]_i_5_n_0 ),
        .I1(select_ln12_1_fu_637_p3[4]),
        .I2(select_ln12_3_fu_647_p3[4]),
        .I3(mul_ln13_2_reg_980[4]),
        .I4(icmp_ln12_2_reg_858_pp0_iter3_reg),
        .I5(mul_ln16_2_reg_985[4]),
        .O(\add_ln9_reg_1040[7]_i_9_n_0 ));
  FDRE \add_ln9_reg_1040_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln9_fu_678_p2[0]),
        .Q(add_ln9_reg_1040[0]),
        .R(1'b0));
  FDRE \add_ln9_reg_1040_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln9_fu_678_p2[10]),
        .Q(add_ln9_reg_1040[10]),
        .R(1'b0));
  FDRE \add_ln9_reg_1040_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln9_fu_678_p2[11]),
        .Q(add_ln9_reg_1040[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln9_reg_1040_reg[11]_i_1 
       (.CI(\add_ln9_reg_1040_reg[7]_i_1_n_0 ),
        .CO({\add_ln9_reg_1040_reg[11]_i_1_n_0 ,\add_ln9_reg_1040_reg[11]_i_1_n_1 ,\add_ln9_reg_1040_reg[11]_i_1_n_2 ,\add_ln9_reg_1040_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln9_reg_1040[11]_i_2_n_0 ,\add_ln9_reg_1040[11]_i_3_n_0 ,\add_ln9_reg_1040[11]_i_4_n_0 ,\add_ln9_reg_1040[11]_i_5_n_0 }),
        .O(add_ln9_fu_678_p2[11:8]),
        .S({\add_ln9_reg_1040[11]_i_6_n_0 ,\add_ln9_reg_1040[11]_i_7_n_0 ,\add_ln9_reg_1040[11]_i_8_n_0 ,\add_ln9_reg_1040[11]_i_9_n_0 }));
  FDRE \add_ln9_reg_1040_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln9_fu_678_p2[12]),
        .Q(add_ln9_reg_1040[12]),
        .R(1'b0));
  FDRE \add_ln9_reg_1040_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln9_fu_678_p2[13]),
        .Q(add_ln9_reg_1040[13]),
        .R(1'b0));
  FDRE \add_ln9_reg_1040_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln9_fu_678_p2[14]),
        .Q(add_ln9_reg_1040[14]),
        .R(1'b0));
  FDRE \add_ln9_reg_1040_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln9_fu_678_p2[15]),
        .Q(add_ln9_reg_1040[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln9_reg_1040_reg[15]_i_1 
       (.CI(\add_ln9_reg_1040_reg[11]_i_1_n_0 ),
        .CO({\add_ln9_reg_1040_reg[15]_i_1_n_0 ,\add_ln9_reg_1040_reg[15]_i_1_n_1 ,\add_ln9_reg_1040_reg[15]_i_1_n_2 ,\add_ln9_reg_1040_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln9_reg_1040[15]_i_2_n_0 ,\add_ln9_reg_1040[15]_i_3_n_0 ,\add_ln9_reg_1040[15]_i_4_n_0 ,\add_ln9_reg_1040[15]_i_5_n_0 }),
        .O(add_ln9_fu_678_p2[15:12]),
        .S({\add_ln9_reg_1040[15]_i_6_n_0 ,\add_ln9_reg_1040[15]_i_7_n_0 ,\add_ln9_reg_1040[15]_i_8_n_0 ,\add_ln9_reg_1040[15]_i_9_n_0 }));
  FDRE \add_ln9_reg_1040_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln9_fu_678_p2[16]),
        .Q(add_ln9_reg_1040[16]),
        .R(1'b0));
  FDRE \add_ln9_reg_1040_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln9_fu_678_p2[17]),
        .Q(add_ln9_reg_1040[17]),
        .R(1'b0));
  FDRE \add_ln9_reg_1040_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln9_fu_678_p2[18]),
        .Q(add_ln9_reg_1040[18]),
        .R(1'b0));
  FDRE \add_ln9_reg_1040_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln9_fu_678_p2[19]),
        .Q(add_ln9_reg_1040[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln9_reg_1040_reg[19]_i_1 
       (.CI(\add_ln9_reg_1040_reg[15]_i_1_n_0 ),
        .CO({\add_ln9_reg_1040_reg[19]_i_1_n_0 ,\add_ln9_reg_1040_reg[19]_i_1_n_1 ,\add_ln9_reg_1040_reg[19]_i_1_n_2 ,\add_ln9_reg_1040_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln9_reg_1040[19]_i_2_n_0 ,\add_ln9_reg_1040[19]_i_3_n_0 ,\add_ln9_reg_1040[19]_i_4_n_0 ,\add_ln9_reg_1040[19]_i_5_n_0 }),
        .O(add_ln9_fu_678_p2[19:16]),
        .S({\add_ln9_reg_1040[19]_i_6_n_0 ,\add_ln9_reg_1040[19]_i_7_n_0 ,\add_ln9_reg_1040[19]_i_8_n_0 ,\add_ln9_reg_1040[19]_i_9_n_0 }));
  FDRE \add_ln9_reg_1040_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln9_fu_678_p2[1]),
        .Q(add_ln9_reg_1040[1]),
        .R(1'b0));
  FDRE \add_ln9_reg_1040_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln9_fu_678_p2[20]),
        .Q(add_ln9_reg_1040[20]),
        .R(1'b0));
  FDRE \add_ln9_reg_1040_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln9_fu_678_p2[21]),
        .Q(add_ln9_reg_1040[21]),
        .R(1'b0));
  FDRE \add_ln9_reg_1040_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln9_fu_678_p2[22]),
        .Q(add_ln9_reg_1040[22]),
        .R(1'b0));
  FDRE \add_ln9_reg_1040_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln9_fu_678_p2[23]),
        .Q(add_ln9_reg_1040[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln9_reg_1040_reg[23]_i_1 
       (.CI(\add_ln9_reg_1040_reg[19]_i_1_n_0 ),
        .CO({\add_ln9_reg_1040_reg[23]_i_1_n_0 ,\add_ln9_reg_1040_reg[23]_i_1_n_1 ,\add_ln9_reg_1040_reg[23]_i_1_n_2 ,\add_ln9_reg_1040_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln9_reg_1040[23]_i_2_n_0 ,\add_ln9_reg_1040[23]_i_3_n_0 ,\add_ln9_reg_1040[23]_i_4_n_0 ,\add_ln9_reg_1040[23]_i_5_n_0 }),
        .O(add_ln9_fu_678_p2[23:20]),
        .S({\add_ln9_reg_1040[23]_i_6_n_0 ,\add_ln9_reg_1040[23]_i_7_n_0 ,\add_ln9_reg_1040[23]_i_8_n_0 ,\add_ln9_reg_1040[23]_i_9_n_0 }));
  FDRE \add_ln9_reg_1040_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln9_fu_678_p2[24]),
        .Q(add_ln9_reg_1040[24]),
        .R(1'b0));
  FDRE \add_ln9_reg_1040_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln9_fu_678_p2[25]),
        .Q(add_ln9_reg_1040[25]),
        .R(1'b0));
  FDRE \add_ln9_reg_1040_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln9_fu_678_p2[26]),
        .Q(add_ln9_reg_1040[26]),
        .R(1'b0));
  FDRE \add_ln9_reg_1040_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln9_fu_678_p2[27]),
        .Q(add_ln9_reg_1040[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln9_reg_1040_reg[27]_i_1 
       (.CI(\add_ln9_reg_1040_reg[23]_i_1_n_0 ),
        .CO({\add_ln9_reg_1040_reg[27]_i_1_n_0 ,\add_ln9_reg_1040_reg[27]_i_1_n_1 ,\add_ln9_reg_1040_reg[27]_i_1_n_2 ,\add_ln9_reg_1040_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln9_reg_1040[27]_i_2_n_0 ,\add_ln9_reg_1040[27]_i_3_n_0 ,\add_ln9_reg_1040[27]_i_4_n_0 ,\add_ln9_reg_1040[27]_i_5_n_0 }),
        .O(add_ln9_fu_678_p2[27:24]),
        .S({\add_ln9_reg_1040[27]_i_6_n_0 ,\add_ln9_reg_1040[27]_i_7_n_0 ,\add_ln9_reg_1040[27]_i_8_n_0 ,\add_ln9_reg_1040[27]_i_9_n_0 }));
  FDRE \add_ln9_reg_1040_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln9_fu_678_p2[28]),
        .Q(add_ln9_reg_1040[28]),
        .R(1'b0));
  FDRE \add_ln9_reg_1040_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln9_fu_678_p2[29]),
        .Q(add_ln9_reg_1040[29]),
        .R(1'b0));
  FDRE \add_ln9_reg_1040_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln9_fu_678_p2[2]),
        .Q(add_ln9_reg_1040[2]),
        .R(1'b0));
  FDRE \add_ln9_reg_1040_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln9_fu_678_p2[30]),
        .Q(add_ln9_reg_1040[30]),
        .R(1'b0));
  FDRE \add_ln9_reg_1040_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln9_fu_678_p2[31]),
        .Q(add_ln9_reg_1040[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln9_reg_1040_reg[31]_i_1 
       (.CI(\add_ln9_reg_1040_reg[27]_i_1_n_0 ),
        .CO({\NLW_add_ln9_reg_1040_reg[31]_i_1_CO_UNCONNECTED [3],\add_ln9_reg_1040_reg[31]_i_1_n_1 ,\add_ln9_reg_1040_reg[31]_i_1_n_2 ,\add_ln9_reg_1040_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln9_reg_1040[31]_i_2_n_0 ,\add_ln9_reg_1040[31]_i_3_n_0 ,\add_ln9_reg_1040[31]_i_4_n_0 }),
        .O(add_ln9_fu_678_p2[31:28]),
        .S({\add_ln9_reg_1040[31]_i_5_n_0 ,\add_ln9_reg_1040[31]_i_6_n_0 ,\add_ln9_reg_1040[31]_i_7_n_0 ,\add_ln9_reg_1040[31]_i_8_n_0 }));
  FDRE \add_ln9_reg_1040_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln9_fu_678_p2[3]),
        .Q(add_ln9_reg_1040[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln9_reg_1040_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln9_reg_1040_reg[3]_i_1_n_0 ,\add_ln9_reg_1040_reg[3]_i_1_n_1 ,\add_ln9_reg_1040_reg[3]_i_1_n_2 ,\add_ln9_reg_1040_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln9_reg_1040[3]_i_2_n_0 ,\add_ln9_reg_1040[3]_i_3_n_0 ,\add_ln9_reg_1040[3]_i_4_n_0 ,1'b0}),
        .O(add_ln9_fu_678_p2[3:0]),
        .S({\add_ln9_reg_1040[3]_i_5_n_0 ,\add_ln9_reg_1040[3]_i_6_n_0 ,\add_ln9_reg_1040[3]_i_7_n_0 ,\add_ln9_reg_1040[3]_i_8_n_0 }));
  FDRE \add_ln9_reg_1040_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln9_fu_678_p2[4]),
        .Q(add_ln9_reg_1040[4]),
        .R(1'b0));
  FDRE \add_ln9_reg_1040_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln9_fu_678_p2[5]),
        .Q(add_ln9_reg_1040[5]),
        .R(1'b0));
  FDRE \add_ln9_reg_1040_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln9_fu_678_p2[6]),
        .Q(add_ln9_reg_1040[6]),
        .R(1'b0));
  FDRE \add_ln9_reg_1040_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln9_fu_678_p2[7]),
        .Q(add_ln9_reg_1040[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln9_reg_1040_reg[7]_i_1 
       (.CI(\add_ln9_reg_1040_reg[3]_i_1_n_0 ),
        .CO({\add_ln9_reg_1040_reg[7]_i_1_n_0 ,\add_ln9_reg_1040_reg[7]_i_1_n_1 ,\add_ln9_reg_1040_reg[7]_i_1_n_2 ,\add_ln9_reg_1040_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln9_reg_1040[7]_i_2_n_0 ,\add_ln9_reg_1040[7]_i_3_n_0 ,\add_ln9_reg_1040[7]_i_4_n_0 ,\add_ln9_reg_1040[7]_i_5_n_0 }),
        .O(add_ln9_fu_678_p2[7:4]),
        .S({\add_ln9_reg_1040[7]_i_6_n_0 ,\add_ln9_reg_1040[7]_i_7_n_0 ,\add_ln9_reg_1040[7]_i_8_n_0 ,\add_ln9_reg_1040[7]_i_9_n_0 }));
  FDRE \add_ln9_reg_1040_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln9_fu_678_p2[8]),
        .Q(add_ln9_reg_1040[8]),
        .R(1'b0));
  FDRE \add_ln9_reg_1040_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln9_fu_678_p2[9]),
        .Q(add_ln9_reg_1040[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000001)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(\ap_CS_fsm_reg_n_0_[2] ),
        .I1(\ap_CS_fsm_reg_n_0_[3] ),
        .I2(\ap_CS_fsm_reg_n_0_[4] ),
        .I3(\ap_CS_fsm_reg_n_0_[6] ),
        .I4(\ap_CS_fsm_reg_n_0_[5] ),
        .O(\ap_CS_fsm[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h4040FF40)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_condition_pp0_exit_iter0_state2),
        .I3(ap_enable_reg_pp0_iter5),
        .I4(ap_enable_reg_pp0_iter4),
        .O(\ap_CS_fsm[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_4 
       (.I0(\ap_CS_fsm_reg_n_0_[9] ),
        .I1(\ap_CS_fsm_reg_n_0_[10] ),
        .I2(\ap_CS_fsm_reg_n_0_[7] ),
        .I3(\ap_CS_fsm_reg_n_0_[8] ),
        .I4(ap_CS_fsm_state18),
        .I5(ap_CS_fsm_state17),
        .O(\ap_CS_fsm[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4444F44400000000)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(ap_condition_pp0_exit_iter0_state2),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[2]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[9] ),
        .Q(\ap_CS_fsm_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[10] ),
        .Q(ap_CS_fsm_state17),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state17),
        .Q(ap_CS_fsm_state18),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(\ap_CS_fsm_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[2] ),
        .Q(\ap_CS_fsm_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[3] ),
        .Q(\ap_CS_fsm_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[4] ),
        .Q(\ap_CS_fsm_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[5] ),
        .Q(\ap_CS_fsm_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[6] ),
        .Q(\ap_CS_fsm_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[7] ),
        .Q(\ap_CS_fsm_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[8] ),
        .Q(\ap_CS_fsm_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(control_s_axi_U_n_3),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h40)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_condition_pp0_exit_iter0_state2),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_rst_n),
        .O(ap_enable_reg_pp0_iter1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eucDis_control_s_axi control_s_axi_U
       (.D(ap_NS_fsm[1:0]),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_control_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_control_AWREADY),
        .Q({ap_CS_fsm_state18,ap_CS_fsm_pp0_stage0,\ap_CS_fsm_reg_n_0_[0] }),
        .SR(ap_NS_fsm1),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm[1]_i_2_n_0 ),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm[1]_i_3_n_0 ),
        .\ap_CS_fsm_reg[1]_1 (\ap_CS_fsm[1]_i_4_n_0 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg({ap_condition_pp0_exit_iter0_state2,A_0_address0}),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(control_s_axi_U_n_3),
        .ap_rst_n_inv(ap_rst_n_inv),
        .icmp_ln12_1_fu_442_p2(icmp_ln12_1_fu_442_p2),
        .icmp_ln12_2_fu_460_p2(icmp_ln12_2_fu_460_p2),
        .icmp_ln12_3_fu_478_p2(icmp_ln12_3_fu_478_p2),
        .icmp_ln12_4_fu_496_p2(icmp_ln12_4_fu_496_p2),
        .icmp_ln12_5_fu_514_p2(icmp_ln12_5_fu_514_p2),
        .icmp_ln12_6_fu_532_p2(icmp_ln12_6_fu_532_p2),
        .icmp_ln12_7_fu_550_p2(icmp_ln12_7_fu_550_p2),
        .icmp_ln12_fu_424_p2(icmp_ln12_fu_424_p2),
        .\int_C_reg[16]_0 (p_Val2_s_reg_1055),
        .interrupt(interrupt),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .sub_ln13_1_fu_448_p215_out(sub_ln13_1_fu_448_p215_out),
        .sub_ln13_2_fu_466_p214_out(sub_ln13_2_fu_466_p214_out),
        .sub_ln13_3_fu_484_p213_out(sub_ln13_3_fu_484_p213_out),
        .sub_ln13_4_fu_502_p212_out(sub_ln13_4_fu_502_p212_out),
        .sub_ln13_5_fu_520_p211_out(sub_ln13_5_fu_520_p211_out),
        .sub_ln13_6_fu_538_p210_out(sub_ln13_6_fu_538_p210_out),
        .sub_ln13_7_fu_556_p29_out(sub_ln13_7_fu_556_p29_out),
        .sub_ln13_fu_430_p28_out(sub_ln13_fu_430_p28_out),
        .sub_ln16_1_fu_454_p27_out(sub_ln16_1_fu_454_p27_out),
        .sub_ln16_2_fu_472_p26_out(sub_ln16_2_fu_472_p26_out),
        .sub_ln16_3_fu_490_p25_out(sub_ln16_3_fu_490_p25_out),
        .sub_ln16_4_fu_508_p24_out(sub_ln16_4_fu_508_p24_out),
        .sub_ln16_5_fu_526_p23_out(sub_ln16_5_fu_526_p23_out),
        .sub_ln16_6_fu_544_p22_out(sub_ln16_6_fu_544_p22_out),
        .sub_ln16_7_fu_562_p21_out(sub_ln16_7_fu_562_p21_out),
        .sub_ln16_fu_436_p20_out(sub_ln16_fu_436_p20_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eucDis_sqrt_fixed_33_33_s grp_sqrt_fixed_33_33_s_fu_353
       (.CO(grp_sqrt_fixed_33_33_s_fu_353_n_0),
        .Q(xf_V_fu_130),
        .S(\p_Val2_s_reg_1055[3]_i_3_n_0 ),
        .ap_clk(ap_clk),
        .ap_return(grp_sqrt_fixed_33_33_s_fu_353_ap_return),
        .\x_l_I_V_44_reg_1627_reg[32]__0_0 (grp_sqrt_fixed_33_33_s_fu_353_n_1));
  FDRE \icmp_ln12_1_reg_841_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln12_1_reg_841),
        .Q(icmp_ln12_1_reg_841_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln12_1_reg_841_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln12_1_reg_841_pp0_iter2_reg),
        .Q(icmp_ln12_1_reg_841_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln12_1_reg_841_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(icmp_ln12_1_fu_442_p2),
        .Q(icmp_ln12_1_reg_841),
        .R(1'b0));
  FDRE \icmp_ln12_2_reg_858_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln12_2_reg_858),
        .Q(icmp_ln12_2_reg_858_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln12_2_reg_858_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln12_2_reg_858_pp0_iter2_reg),
        .Q(icmp_ln12_2_reg_858_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln12_2_reg_858_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(icmp_ln12_2_fu_460_p2),
        .Q(icmp_ln12_2_reg_858),
        .R(1'b0));
  FDRE \icmp_ln12_3_reg_875_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln12_3_reg_875),
        .Q(icmp_ln12_3_reg_875_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln12_3_reg_875_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln12_3_reg_875_pp0_iter2_reg),
        .Q(icmp_ln12_3_reg_875_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln12_3_reg_875_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(icmp_ln12_3_fu_478_p2),
        .Q(icmp_ln12_3_reg_875),
        .R(1'b0));
  FDRE \icmp_ln12_4_reg_892_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln12_4_reg_892),
        .Q(icmp_ln12_4_reg_892_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln12_4_reg_892_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln12_4_reg_892_pp0_iter2_reg),
        .Q(icmp_ln12_4_reg_892_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln12_4_reg_892_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(icmp_ln12_4_fu_496_p2),
        .Q(icmp_ln12_4_reg_892),
        .R(1'b0));
  FDRE \icmp_ln12_5_reg_909_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln12_5_reg_909),
        .Q(icmp_ln12_5_reg_909_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln12_5_reg_909_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln12_5_reg_909_pp0_iter2_reg),
        .Q(icmp_ln12_5_reg_909_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln12_5_reg_909_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(icmp_ln12_5_fu_514_p2),
        .Q(icmp_ln12_5_reg_909),
        .R(1'b0));
  FDRE \icmp_ln12_6_reg_926_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln12_6_reg_926),
        .Q(icmp_ln12_6_reg_926_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln12_6_reg_926_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln12_6_reg_926_pp0_iter2_reg),
        .Q(icmp_ln12_6_reg_926_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln12_6_reg_926_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(icmp_ln12_6_fu_532_p2),
        .Q(icmp_ln12_6_reg_926),
        .R(1'b0));
  FDRE \icmp_ln12_7_reg_943_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln12_7_reg_943),
        .Q(icmp_ln12_7_reg_943_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln12_7_reg_943_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln12_7_reg_943_pp0_iter2_reg),
        .Q(icmp_ln12_7_reg_943_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln12_7_reg_943_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(icmp_ln12_7_fu_550_p2),
        .Q(icmp_ln12_7_reg_943),
        .R(1'b0));
  FDRE \icmp_ln12_reg_824_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln12_reg_824),
        .Q(icmp_ln12_reg_824_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln12_reg_824_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln12_reg_824_pp0_iter2_reg),
        .Q(icmp_ln12_reg_824_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln12_reg_824_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(icmp_ln12_fu_424_p2),
        .Q(icmp_ln12_reg_824),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h40)) 
    \index_fu_134[10]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0),
        .O(index_fu_1340));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \index_fu_134[10]_i_2 
       (.I0(A_0_address0[6]),
        .I1(\index_fu_134[10]_i_3_n_0 ),
        .O(add_ln10_fu_413_p2[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \index_fu_134[10]_i_3 
       (.I0(A_0_address0[4]),
        .I1(A_0_address0[2]),
        .I2(A_0_address0[0]),
        .I3(A_0_address0[1]),
        .I4(A_0_address0[3]),
        .I5(A_0_address0[5]),
        .O(\index_fu_134[10]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \index_fu_134[3]_i_1 
       (.I0(A_0_address0[0]),
        .O(add_ln10_fu_413_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \index_fu_134[4]_i_1 
       (.I0(A_0_address0[0]),
        .I1(A_0_address0[1]),
        .O(add_ln10_fu_413_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \index_fu_134[5]_i_1 
       (.I0(A_0_address0[1]),
        .I1(A_0_address0[0]),
        .I2(A_0_address0[2]),
        .O(add_ln10_fu_413_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \index_fu_134[6]_i_1 
       (.I0(A_0_address0[2]),
        .I1(A_0_address0[0]),
        .I2(A_0_address0[1]),
        .I3(A_0_address0[3]),
        .O(add_ln10_fu_413_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \index_fu_134[7]_i_1 
       (.I0(A_0_address0[3]),
        .I1(A_0_address0[1]),
        .I2(A_0_address0[0]),
        .I3(A_0_address0[2]),
        .I4(A_0_address0[4]),
        .O(add_ln10_fu_413_p2[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \index_fu_134[8]_i_1 
       (.I0(A_0_address0[4]),
        .I1(A_0_address0[2]),
        .I2(A_0_address0[0]),
        .I3(A_0_address0[1]),
        .I4(A_0_address0[3]),
        .I5(A_0_address0[5]),
        .O(add_ln10_fu_413_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \index_fu_134[9]_i_1 
       (.I0(\index_fu_134[10]_i_3_n_0 ),
        .I1(A_0_address0[6]),
        .O(add_ln10_fu_413_p2[9]));
  FDRE \index_fu_134_reg[10] 
       (.C(ap_clk),
        .CE(index_fu_1340),
        .D(add_ln10_fu_413_p2[10]),
        .Q(ap_condition_pp0_exit_iter0_state2),
        .R(ap_NS_fsm1));
  FDRE \index_fu_134_reg[3] 
       (.C(ap_clk),
        .CE(index_fu_1340),
        .D(add_ln10_fu_413_p2[3]),
        .Q(A_0_address0[0]),
        .R(ap_NS_fsm1));
  FDRE \index_fu_134_reg[4] 
       (.C(ap_clk),
        .CE(index_fu_1340),
        .D(add_ln10_fu_413_p2[4]),
        .Q(A_0_address0[1]),
        .R(ap_NS_fsm1));
  FDRE \index_fu_134_reg[5] 
       (.C(ap_clk),
        .CE(index_fu_1340),
        .D(add_ln10_fu_413_p2[5]),
        .Q(A_0_address0[2]),
        .R(ap_NS_fsm1));
  FDRE \index_fu_134_reg[6] 
       (.C(ap_clk),
        .CE(index_fu_1340),
        .D(add_ln10_fu_413_p2[6]),
        .Q(A_0_address0[3]),
        .R(ap_NS_fsm1));
  FDRE \index_fu_134_reg[7] 
       (.C(ap_clk),
        .CE(index_fu_1340),
        .D(add_ln10_fu_413_p2[7]),
        .Q(A_0_address0[4]),
        .R(ap_NS_fsm1));
  FDRE \index_fu_134_reg[8] 
       (.C(ap_clk),
        .CE(index_fu_1340),
        .D(add_ln10_fu_413_p2[8]),
        .Q(A_0_address0[5]),
        .R(ap_NS_fsm1));
  FDRE \index_fu_134_reg[9] 
       (.C(ap_clk),
        .CE(index_fu_1340),
        .D(add_ln10_fu_413_p2[9]),
        .Q(A_0_address0[6]),
        .R(ap_NS_fsm1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eucDis_mul_32s_32s_32_2_1 mul_32s_32s_32_2_1_U10
       (.D({dout_reg__1,mul_32s_32s_32_2_1_U10_n_16,mul_32s_32s_32_2_1_U10_n_17,mul_32s_32s_32_2_1_U10_n_18,mul_32s_32s_32_2_1_U10_n_19,mul_32s_32s_32_2_1_U10_n_20,mul_32s_32s_32_2_1_U10_n_21,mul_32s_32s_32_2_1_U10_n_22,mul_32s_32s_32_2_1_U10_n_23,mul_32s_32s_32_2_1_U10_n_24,mul_32s_32s_32_2_1_U10_n_25,mul_32s_32s_32_2_1_U10_n_26,mul_32s_32s_32_2_1_U10_n_27,mul_32s_32s_32_2_1_U10_n_28,mul_32s_32s_32_2_1_U10_n_29,mul_32s_32s_32_2_1_U10_n_30,mul_32s_32s_32_2_1_U10_n_31}),
        .Q(ap_CS_fsm_pp0_stage0),
        .ap_clk(ap_clk),
        .sub_ln13_4_fu_502_p212_out(sub_ln13_4_fu_502_p212_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eucDis_mul_32s_32s_32_2_1_0 mul_32s_32s_32_2_1_U11
       (.D({dout_reg__1_0,mul_32s_32s_32_2_1_U11_n_16,mul_32s_32s_32_2_1_U11_n_17,mul_32s_32s_32_2_1_U11_n_18,mul_32s_32s_32_2_1_U11_n_19,mul_32s_32s_32_2_1_U11_n_20,mul_32s_32s_32_2_1_U11_n_21,mul_32s_32s_32_2_1_U11_n_22,mul_32s_32s_32_2_1_U11_n_23,mul_32s_32s_32_2_1_U11_n_24,mul_32s_32s_32_2_1_U11_n_25,mul_32s_32s_32_2_1_U11_n_26,mul_32s_32s_32_2_1_U11_n_27,mul_32s_32s_32_2_1_U11_n_28,mul_32s_32s_32_2_1_U11_n_29,mul_32s_32s_32_2_1_U11_n_30,mul_32s_32s_32_2_1_U11_n_31}),
        .Q(ap_CS_fsm_pp0_stage0),
        .ap_clk(ap_clk),
        .sub_ln16_4_fu_508_p24_out(sub_ln16_4_fu_508_p24_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eucDis_mul_32s_32s_32_2_1_1 mul_32s_32s_32_2_1_U12
       (.D({dout_reg__1_1,mul_32s_32s_32_2_1_U12_n_16,mul_32s_32s_32_2_1_U12_n_17,mul_32s_32s_32_2_1_U12_n_18,mul_32s_32s_32_2_1_U12_n_19,mul_32s_32s_32_2_1_U12_n_20,mul_32s_32s_32_2_1_U12_n_21,mul_32s_32s_32_2_1_U12_n_22,mul_32s_32s_32_2_1_U12_n_23,mul_32s_32s_32_2_1_U12_n_24,mul_32s_32s_32_2_1_U12_n_25,mul_32s_32s_32_2_1_U12_n_26,mul_32s_32s_32_2_1_U12_n_27,mul_32s_32s_32_2_1_U12_n_28,mul_32s_32s_32_2_1_U12_n_29,mul_32s_32s_32_2_1_U12_n_30,mul_32s_32s_32_2_1_U12_n_31}),
        .Q(ap_CS_fsm_pp0_stage0),
        .ap_clk(ap_clk),
        .sub_ln13_5_fu_520_p211_out(sub_ln13_5_fu_520_p211_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eucDis_mul_32s_32s_32_2_1_2 mul_32s_32s_32_2_1_U13
       (.D({dout_reg__1_2,mul_32s_32s_32_2_1_U13_n_16,mul_32s_32s_32_2_1_U13_n_17,mul_32s_32s_32_2_1_U13_n_18,mul_32s_32s_32_2_1_U13_n_19,mul_32s_32s_32_2_1_U13_n_20,mul_32s_32s_32_2_1_U13_n_21,mul_32s_32s_32_2_1_U13_n_22,mul_32s_32s_32_2_1_U13_n_23,mul_32s_32s_32_2_1_U13_n_24,mul_32s_32s_32_2_1_U13_n_25,mul_32s_32s_32_2_1_U13_n_26,mul_32s_32s_32_2_1_U13_n_27,mul_32s_32s_32_2_1_U13_n_28,mul_32s_32s_32_2_1_U13_n_29,mul_32s_32s_32_2_1_U13_n_30,mul_32s_32s_32_2_1_U13_n_31}),
        .Q(ap_CS_fsm_pp0_stage0),
        .ap_clk(ap_clk),
        .sub_ln16_5_fu_526_p23_out(sub_ln16_5_fu_526_p23_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eucDis_mul_32s_32s_32_2_1_3 mul_32s_32s_32_2_1_U14
       (.D({dout_reg__1_3,mul_32s_32s_32_2_1_U14_n_16,mul_32s_32s_32_2_1_U14_n_17,mul_32s_32s_32_2_1_U14_n_18,mul_32s_32s_32_2_1_U14_n_19,mul_32s_32s_32_2_1_U14_n_20,mul_32s_32s_32_2_1_U14_n_21,mul_32s_32s_32_2_1_U14_n_22,mul_32s_32s_32_2_1_U14_n_23,mul_32s_32s_32_2_1_U14_n_24,mul_32s_32s_32_2_1_U14_n_25,mul_32s_32s_32_2_1_U14_n_26,mul_32s_32s_32_2_1_U14_n_27,mul_32s_32s_32_2_1_U14_n_28,mul_32s_32s_32_2_1_U14_n_29,mul_32s_32s_32_2_1_U14_n_30,mul_32s_32s_32_2_1_U14_n_31}),
        .Q(ap_CS_fsm_pp0_stage0),
        .ap_clk(ap_clk),
        .sub_ln13_6_fu_538_p210_out(sub_ln13_6_fu_538_p210_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eucDis_mul_32s_32s_32_2_1_4 mul_32s_32s_32_2_1_U15
       (.D({dout_reg__1_4,mul_32s_32s_32_2_1_U15_n_16,mul_32s_32s_32_2_1_U15_n_17,mul_32s_32s_32_2_1_U15_n_18,mul_32s_32s_32_2_1_U15_n_19,mul_32s_32s_32_2_1_U15_n_20,mul_32s_32s_32_2_1_U15_n_21,mul_32s_32s_32_2_1_U15_n_22,mul_32s_32s_32_2_1_U15_n_23,mul_32s_32s_32_2_1_U15_n_24,mul_32s_32s_32_2_1_U15_n_25,mul_32s_32s_32_2_1_U15_n_26,mul_32s_32s_32_2_1_U15_n_27,mul_32s_32s_32_2_1_U15_n_28,mul_32s_32s_32_2_1_U15_n_29,mul_32s_32s_32_2_1_U15_n_30,mul_32s_32s_32_2_1_U15_n_31}),
        .Q(ap_CS_fsm_pp0_stage0),
        .ap_clk(ap_clk),
        .sub_ln16_6_fu_544_p22_out(sub_ln16_6_fu_544_p22_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eucDis_mul_32s_32s_32_2_1_5 mul_32s_32s_32_2_1_U16
       (.D({dout_reg__1_5,mul_32s_32s_32_2_1_U16_n_16,mul_32s_32s_32_2_1_U16_n_17,mul_32s_32s_32_2_1_U16_n_18,mul_32s_32s_32_2_1_U16_n_19,mul_32s_32s_32_2_1_U16_n_20,mul_32s_32s_32_2_1_U16_n_21,mul_32s_32s_32_2_1_U16_n_22,mul_32s_32s_32_2_1_U16_n_23,mul_32s_32s_32_2_1_U16_n_24,mul_32s_32s_32_2_1_U16_n_25,mul_32s_32s_32_2_1_U16_n_26,mul_32s_32s_32_2_1_U16_n_27,mul_32s_32s_32_2_1_U16_n_28,mul_32s_32s_32_2_1_U16_n_29,mul_32s_32s_32_2_1_U16_n_30,mul_32s_32s_32_2_1_U16_n_31}),
        .Q(ap_CS_fsm_pp0_stage0),
        .ap_clk(ap_clk),
        .sub_ln13_7_fu_556_p29_out(sub_ln13_7_fu_556_p29_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eucDis_mul_32s_32s_32_2_1_6 mul_32s_32s_32_2_1_U17
       (.D({dout_reg__1_6,mul_32s_32s_32_2_1_U17_n_16,mul_32s_32s_32_2_1_U17_n_17,mul_32s_32s_32_2_1_U17_n_18,mul_32s_32s_32_2_1_U17_n_19,mul_32s_32s_32_2_1_U17_n_20,mul_32s_32s_32_2_1_U17_n_21,mul_32s_32s_32_2_1_U17_n_22,mul_32s_32s_32_2_1_U17_n_23,mul_32s_32s_32_2_1_U17_n_24,mul_32s_32s_32_2_1_U17_n_25,mul_32s_32s_32_2_1_U17_n_26,mul_32s_32s_32_2_1_U17_n_27,mul_32s_32s_32_2_1_U17_n_28,mul_32s_32s_32_2_1_U17_n_29,mul_32s_32s_32_2_1_U17_n_30,mul_32s_32s_32_2_1_U17_n_31}),
        .Q(ap_CS_fsm_pp0_stage0),
        .ap_clk(ap_clk),
        .sub_ln16_7_fu_562_p21_out(sub_ln16_7_fu_562_p21_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eucDis_mul_32s_32s_32_2_1_7 mul_32s_32s_32_2_1_U2
       (.D({dout_reg__1_7,mul_32s_32s_32_2_1_U2_n_16,mul_32s_32s_32_2_1_U2_n_17,mul_32s_32s_32_2_1_U2_n_18,mul_32s_32s_32_2_1_U2_n_19,mul_32s_32s_32_2_1_U2_n_20,mul_32s_32s_32_2_1_U2_n_21,mul_32s_32s_32_2_1_U2_n_22,mul_32s_32s_32_2_1_U2_n_23,mul_32s_32s_32_2_1_U2_n_24,mul_32s_32s_32_2_1_U2_n_25,mul_32s_32s_32_2_1_U2_n_26,mul_32s_32s_32_2_1_U2_n_27,mul_32s_32s_32_2_1_U2_n_28,mul_32s_32s_32_2_1_U2_n_29,mul_32s_32s_32_2_1_U2_n_30,mul_32s_32s_32_2_1_U2_n_31}),
        .Q(ap_CS_fsm_pp0_stage0),
        .ap_clk(ap_clk),
        .sub_ln13_fu_430_p28_out(sub_ln13_fu_430_p28_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eucDis_mul_32s_32s_32_2_1_8 mul_32s_32s_32_2_1_U3
       (.D({dout_reg__1_8,mul_32s_32s_32_2_1_U3_n_16,mul_32s_32s_32_2_1_U3_n_17,mul_32s_32s_32_2_1_U3_n_18,mul_32s_32s_32_2_1_U3_n_19,mul_32s_32s_32_2_1_U3_n_20,mul_32s_32s_32_2_1_U3_n_21,mul_32s_32s_32_2_1_U3_n_22,mul_32s_32s_32_2_1_U3_n_23,mul_32s_32s_32_2_1_U3_n_24,mul_32s_32s_32_2_1_U3_n_25,mul_32s_32s_32_2_1_U3_n_26,mul_32s_32s_32_2_1_U3_n_27,mul_32s_32s_32_2_1_U3_n_28,mul_32s_32s_32_2_1_U3_n_29,mul_32s_32s_32_2_1_U3_n_30,mul_32s_32s_32_2_1_U3_n_31}),
        .Q(ap_CS_fsm_pp0_stage0),
        .ap_clk(ap_clk),
        .sub_ln16_fu_436_p20_out(sub_ln16_fu_436_p20_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eucDis_mul_32s_32s_32_2_1_9 mul_32s_32s_32_2_1_U4
       (.D({dout_reg__1_9,mul_32s_32s_32_2_1_U4_n_16,mul_32s_32s_32_2_1_U4_n_17,mul_32s_32s_32_2_1_U4_n_18,mul_32s_32s_32_2_1_U4_n_19,mul_32s_32s_32_2_1_U4_n_20,mul_32s_32s_32_2_1_U4_n_21,mul_32s_32s_32_2_1_U4_n_22,mul_32s_32s_32_2_1_U4_n_23,mul_32s_32s_32_2_1_U4_n_24,mul_32s_32s_32_2_1_U4_n_25,mul_32s_32s_32_2_1_U4_n_26,mul_32s_32s_32_2_1_U4_n_27,mul_32s_32s_32_2_1_U4_n_28,mul_32s_32s_32_2_1_U4_n_29,mul_32s_32s_32_2_1_U4_n_30,mul_32s_32s_32_2_1_U4_n_31}),
        .Q(ap_CS_fsm_pp0_stage0),
        .ap_clk(ap_clk),
        .sub_ln13_1_fu_448_p215_out(sub_ln13_1_fu_448_p215_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eucDis_mul_32s_32s_32_2_1_10 mul_32s_32s_32_2_1_U5
       (.D({dout_reg__1_10,mul_32s_32s_32_2_1_U5_n_16,mul_32s_32s_32_2_1_U5_n_17,mul_32s_32s_32_2_1_U5_n_18,mul_32s_32s_32_2_1_U5_n_19,mul_32s_32s_32_2_1_U5_n_20,mul_32s_32s_32_2_1_U5_n_21,mul_32s_32s_32_2_1_U5_n_22,mul_32s_32s_32_2_1_U5_n_23,mul_32s_32s_32_2_1_U5_n_24,mul_32s_32s_32_2_1_U5_n_25,mul_32s_32s_32_2_1_U5_n_26,mul_32s_32s_32_2_1_U5_n_27,mul_32s_32s_32_2_1_U5_n_28,mul_32s_32s_32_2_1_U5_n_29,mul_32s_32s_32_2_1_U5_n_30,mul_32s_32s_32_2_1_U5_n_31}),
        .Q(ap_CS_fsm_pp0_stage0),
        .ap_clk(ap_clk),
        .sub_ln16_1_fu_454_p27_out(sub_ln16_1_fu_454_p27_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eucDis_mul_32s_32s_32_2_1_11 mul_32s_32s_32_2_1_U6
       (.D({dout_reg__1_11,mul_32s_32s_32_2_1_U6_n_16,mul_32s_32s_32_2_1_U6_n_17,mul_32s_32s_32_2_1_U6_n_18,mul_32s_32s_32_2_1_U6_n_19,mul_32s_32s_32_2_1_U6_n_20,mul_32s_32s_32_2_1_U6_n_21,mul_32s_32s_32_2_1_U6_n_22,mul_32s_32s_32_2_1_U6_n_23,mul_32s_32s_32_2_1_U6_n_24,mul_32s_32s_32_2_1_U6_n_25,mul_32s_32s_32_2_1_U6_n_26,mul_32s_32s_32_2_1_U6_n_27,mul_32s_32s_32_2_1_U6_n_28,mul_32s_32s_32_2_1_U6_n_29,mul_32s_32s_32_2_1_U6_n_30,mul_32s_32s_32_2_1_U6_n_31}),
        .Q(ap_CS_fsm_pp0_stage0),
        .ap_clk(ap_clk),
        .sub_ln13_2_fu_466_p214_out(sub_ln13_2_fu_466_p214_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eucDis_mul_32s_32s_32_2_1_12 mul_32s_32s_32_2_1_U7
       (.D({dout_reg__1_12,mul_32s_32s_32_2_1_U7_n_16,mul_32s_32s_32_2_1_U7_n_17,mul_32s_32s_32_2_1_U7_n_18,mul_32s_32s_32_2_1_U7_n_19,mul_32s_32s_32_2_1_U7_n_20,mul_32s_32s_32_2_1_U7_n_21,mul_32s_32s_32_2_1_U7_n_22,mul_32s_32s_32_2_1_U7_n_23,mul_32s_32s_32_2_1_U7_n_24,mul_32s_32s_32_2_1_U7_n_25,mul_32s_32s_32_2_1_U7_n_26,mul_32s_32s_32_2_1_U7_n_27,mul_32s_32s_32_2_1_U7_n_28,mul_32s_32s_32_2_1_U7_n_29,mul_32s_32s_32_2_1_U7_n_30,mul_32s_32s_32_2_1_U7_n_31}),
        .Q(ap_CS_fsm_pp0_stage0),
        .ap_clk(ap_clk),
        .sub_ln16_2_fu_472_p26_out(sub_ln16_2_fu_472_p26_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eucDis_mul_32s_32s_32_2_1_13 mul_32s_32s_32_2_1_U8
       (.D({dout_reg__1_13,mul_32s_32s_32_2_1_U8_n_16,mul_32s_32s_32_2_1_U8_n_17,mul_32s_32s_32_2_1_U8_n_18,mul_32s_32s_32_2_1_U8_n_19,mul_32s_32s_32_2_1_U8_n_20,mul_32s_32s_32_2_1_U8_n_21,mul_32s_32s_32_2_1_U8_n_22,mul_32s_32s_32_2_1_U8_n_23,mul_32s_32s_32_2_1_U8_n_24,mul_32s_32s_32_2_1_U8_n_25,mul_32s_32s_32_2_1_U8_n_26,mul_32s_32s_32_2_1_U8_n_27,mul_32s_32s_32_2_1_U8_n_28,mul_32s_32s_32_2_1_U8_n_29,mul_32s_32s_32_2_1_U8_n_30,mul_32s_32s_32_2_1_U8_n_31}),
        .Q(ap_CS_fsm_pp0_stage0),
        .ap_clk(ap_clk),
        .sub_ln13_3_fu_484_p213_out(sub_ln13_3_fu_484_p213_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eucDis_mul_32s_32s_32_2_1_14 mul_32s_32s_32_2_1_U9
       (.D({dout_reg__1_14,mul_32s_32s_32_2_1_U9_n_16,mul_32s_32s_32_2_1_U9_n_17,mul_32s_32s_32_2_1_U9_n_18,mul_32s_32s_32_2_1_U9_n_19,mul_32s_32s_32_2_1_U9_n_20,mul_32s_32s_32_2_1_U9_n_21,mul_32s_32s_32_2_1_U9_n_22,mul_32s_32s_32_2_1_U9_n_23,mul_32s_32s_32_2_1_U9_n_24,mul_32s_32s_32_2_1_U9_n_25,mul_32s_32s_32_2_1_U9_n_26,mul_32s_32s_32_2_1_U9_n_27,mul_32s_32s_32_2_1_U9_n_28,mul_32s_32s_32_2_1_U9_n_29,mul_32s_32s_32_2_1_U9_n_30,mul_32s_32s_32_2_1_U9_n_31}),
        .Q(ap_CS_fsm_pp0_stage0),
        .ap_clk(ap_clk),
        .sub_ln16_3_fu_490_p25_out(sub_ln16_3_fu_490_p25_out));
  FDRE \mul_ln13_1_reg_970_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln12_1_reg_841_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U4_n_31),
        .Q(mul_ln13_1_reg_970[0]),
        .R(1'b0));
  FDRE \mul_ln13_1_reg_970_reg[10] 
       (.C(ap_clk),
        .CE(icmp_ln12_1_reg_841_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U4_n_21),
        .Q(mul_ln13_1_reg_970[10]),
        .R(1'b0));
  FDRE \mul_ln13_1_reg_970_reg[11] 
       (.C(ap_clk),
        .CE(icmp_ln12_1_reg_841_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U4_n_20),
        .Q(mul_ln13_1_reg_970[11]),
        .R(1'b0));
  FDRE \mul_ln13_1_reg_970_reg[12] 
       (.C(ap_clk),
        .CE(icmp_ln12_1_reg_841_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U4_n_19),
        .Q(mul_ln13_1_reg_970[12]),
        .R(1'b0));
  FDRE \mul_ln13_1_reg_970_reg[13] 
       (.C(ap_clk),
        .CE(icmp_ln12_1_reg_841_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U4_n_18),
        .Q(mul_ln13_1_reg_970[13]),
        .R(1'b0));
  FDRE \mul_ln13_1_reg_970_reg[14] 
       (.C(ap_clk),
        .CE(icmp_ln12_1_reg_841_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U4_n_17),
        .Q(mul_ln13_1_reg_970[14]),
        .R(1'b0));
  FDRE \mul_ln13_1_reg_970_reg[15] 
       (.C(ap_clk),
        .CE(icmp_ln12_1_reg_841_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U4_n_16),
        .Q(mul_ln13_1_reg_970[15]),
        .R(1'b0));
  FDRE \mul_ln13_1_reg_970_reg[16] 
       (.C(ap_clk),
        .CE(icmp_ln12_1_reg_841_pp0_iter2_reg),
        .D(dout_reg__1_9[16]),
        .Q(mul_ln13_1_reg_970[16]),
        .R(1'b0));
  FDRE \mul_ln13_1_reg_970_reg[17] 
       (.C(ap_clk),
        .CE(icmp_ln12_1_reg_841_pp0_iter2_reg),
        .D(dout_reg__1_9[17]),
        .Q(mul_ln13_1_reg_970[17]),
        .R(1'b0));
  FDRE \mul_ln13_1_reg_970_reg[18] 
       (.C(ap_clk),
        .CE(icmp_ln12_1_reg_841_pp0_iter2_reg),
        .D(dout_reg__1_9[18]),
        .Q(mul_ln13_1_reg_970[18]),
        .R(1'b0));
  FDRE \mul_ln13_1_reg_970_reg[19] 
       (.C(ap_clk),
        .CE(icmp_ln12_1_reg_841_pp0_iter2_reg),
        .D(dout_reg__1_9[19]),
        .Q(mul_ln13_1_reg_970[19]),
        .R(1'b0));
  FDRE \mul_ln13_1_reg_970_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln12_1_reg_841_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U4_n_30),
        .Q(mul_ln13_1_reg_970[1]),
        .R(1'b0));
  FDRE \mul_ln13_1_reg_970_reg[20] 
       (.C(ap_clk),
        .CE(icmp_ln12_1_reg_841_pp0_iter2_reg),
        .D(dout_reg__1_9[20]),
        .Q(mul_ln13_1_reg_970[20]),
        .R(1'b0));
  FDRE \mul_ln13_1_reg_970_reg[21] 
       (.C(ap_clk),
        .CE(icmp_ln12_1_reg_841_pp0_iter2_reg),
        .D(dout_reg__1_9[21]),
        .Q(mul_ln13_1_reg_970[21]),
        .R(1'b0));
  FDRE \mul_ln13_1_reg_970_reg[22] 
       (.C(ap_clk),
        .CE(icmp_ln12_1_reg_841_pp0_iter2_reg),
        .D(dout_reg__1_9[22]),
        .Q(mul_ln13_1_reg_970[22]),
        .R(1'b0));
  FDRE \mul_ln13_1_reg_970_reg[23] 
       (.C(ap_clk),
        .CE(icmp_ln12_1_reg_841_pp0_iter2_reg),
        .D(dout_reg__1_9[23]),
        .Q(mul_ln13_1_reg_970[23]),
        .R(1'b0));
  FDRE \mul_ln13_1_reg_970_reg[24] 
       (.C(ap_clk),
        .CE(icmp_ln12_1_reg_841_pp0_iter2_reg),
        .D(dout_reg__1_9[24]),
        .Q(mul_ln13_1_reg_970[24]),
        .R(1'b0));
  FDRE \mul_ln13_1_reg_970_reg[25] 
       (.C(ap_clk),
        .CE(icmp_ln12_1_reg_841_pp0_iter2_reg),
        .D(dout_reg__1_9[25]),
        .Q(mul_ln13_1_reg_970[25]),
        .R(1'b0));
  FDRE \mul_ln13_1_reg_970_reg[26] 
       (.C(ap_clk),
        .CE(icmp_ln12_1_reg_841_pp0_iter2_reg),
        .D(dout_reg__1_9[26]),
        .Q(mul_ln13_1_reg_970[26]),
        .R(1'b0));
  FDRE \mul_ln13_1_reg_970_reg[27] 
       (.C(ap_clk),
        .CE(icmp_ln12_1_reg_841_pp0_iter2_reg),
        .D(dout_reg__1_9[27]),
        .Q(mul_ln13_1_reg_970[27]),
        .R(1'b0));
  FDRE \mul_ln13_1_reg_970_reg[28] 
       (.C(ap_clk),
        .CE(icmp_ln12_1_reg_841_pp0_iter2_reg),
        .D(dout_reg__1_9[28]),
        .Q(mul_ln13_1_reg_970[28]),
        .R(1'b0));
  FDRE \mul_ln13_1_reg_970_reg[29] 
       (.C(ap_clk),
        .CE(icmp_ln12_1_reg_841_pp0_iter2_reg),
        .D(dout_reg__1_9[29]),
        .Q(mul_ln13_1_reg_970[29]),
        .R(1'b0));
  FDRE \mul_ln13_1_reg_970_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln12_1_reg_841_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U4_n_29),
        .Q(mul_ln13_1_reg_970[2]),
        .R(1'b0));
  FDRE \mul_ln13_1_reg_970_reg[30] 
       (.C(ap_clk),
        .CE(icmp_ln12_1_reg_841_pp0_iter2_reg),
        .D(dout_reg__1_9[30]),
        .Q(mul_ln13_1_reg_970[30]),
        .R(1'b0));
  FDRE \mul_ln13_1_reg_970_reg[31] 
       (.C(ap_clk),
        .CE(icmp_ln12_1_reg_841_pp0_iter2_reg),
        .D(dout_reg__1_9[31]),
        .Q(mul_ln13_1_reg_970[31]),
        .R(1'b0));
  FDRE \mul_ln13_1_reg_970_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln12_1_reg_841_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U4_n_28),
        .Q(mul_ln13_1_reg_970[3]),
        .R(1'b0));
  FDRE \mul_ln13_1_reg_970_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln12_1_reg_841_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U4_n_27),
        .Q(mul_ln13_1_reg_970[4]),
        .R(1'b0));
  FDRE \mul_ln13_1_reg_970_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln12_1_reg_841_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U4_n_26),
        .Q(mul_ln13_1_reg_970[5]),
        .R(1'b0));
  FDRE \mul_ln13_1_reg_970_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln12_1_reg_841_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U4_n_25),
        .Q(mul_ln13_1_reg_970[6]),
        .R(1'b0));
  FDRE \mul_ln13_1_reg_970_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln12_1_reg_841_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U4_n_24),
        .Q(mul_ln13_1_reg_970[7]),
        .R(1'b0));
  FDRE \mul_ln13_1_reg_970_reg[8] 
       (.C(ap_clk),
        .CE(icmp_ln12_1_reg_841_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U4_n_23),
        .Q(mul_ln13_1_reg_970[8]),
        .R(1'b0));
  FDRE \mul_ln13_1_reg_970_reg[9] 
       (.C(ap_clk),
        .CE(icmp_ln12_1_reg_841_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U4_n_22),
        .Q(mul_ln13_1_reg_970[9]),
        .R(1'b0));
  FDRE \mul_ln13_2_reg_980_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln12_2_reg_858_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U6_n_31),
        .Q(mul_ln13_2_reg_980[0]),
        .R(1'b0));
  FDRE \mul_ln13_2_reg_980_reg[10] 
       (.C(ap_clk),
        .CE(icmp_ln12_2_reg_858_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U6_n_21),
        .Q(mul_ln13_2_reg_980[10]),
        .R(1'b0));
  FDRE \mul_ln13_2_reg_980_reg[11] 
       (.C(ap_clk),
        .CE(icmp_ln12_2_reg_858_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U6_n_20),
        .Q(mul_ln13_2_reg_980[11]),
        .R(1'b0));
  FDRE \mul_ln13_2_reg_980_reg[12] 
       (.C(ap_clk),
        .CE(icmp_ln12_2_reg_858_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U6_n_19),
        .Q(mul_ln13_2_reg_980[12]),
        .R(1'b0));
  FDRE \mul_ln13_2_reg_980_reg[13] 
       (.C(ap_clk),
        .CE(icmp_ln12_2_reg_858_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U6_n_18),
        .Q(mul_ln13_2_reg_980[13]),
        .R(1'b0));
  FDRE \mul_ln13_2_reg_980_reg[14] 
       (.C(ap_clk),
        .CE(icmp_ln12_2_reg_858_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U6_n_17),
        .Q(mul_ln13_2_reg_980[14]),
        .R(1'b0));
  FDRE \mul_ln13_2_reg_980_reg[15] 
       (.C(ap_clk),
        .CE(icmp_ln12_2_reg_858_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U6_n_16),
        .Q(mul_ln13_2_reg_980[15]),
        .R(1'b0));
  FDRE \mul_ln13_2_reg_980_reg[16] 
       (.C(ap_clk),
        .CE(icmp_ln12_2_reg_858_pp0_iter2_reg),
        .D(dout_reg__1_11[16]),
        .Q(mul_ln13_2_reg_980[16]),
        .R(1'b0));
  FDRE \mul_ln13_2_reg_980_reg[17] 
       (.C(ap_clk),
        .CE(icmp_ln12_2_reg_858_pp0_iter2_reg),
        .D(dout_reg__1_11[17]),
        .Q(mul_ln13_2_reg_980[17]),
        .R(1'b0));
  FDRE \mul_ln13_2_reg_980_reg[18] 
       (.C(ap_clk),
        .CE(icmp_ln12_2_reg_858_pp0_iter2_reg),
        .D(dout_reg__1_11[18]),
        .Q(mul_ln13_2_reg_980[18]),
        .R(1'b0));
  FDRE \mul_ln13_2_reg_980_reg[19] 
       (.C(ap_clk),
        .CE(icmp_ln12_2_reg_858_pp0_iter2_reg),
        .D(dout_reg__1_11[19]),
        .Q(mul_ln13_2_reg_980[19]),
        .R(1'b0));
  FDRE \mul_ln13_2_reg_980_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln12_2_reg_858_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U6_n_30),
        .Q(mul_ln13_2_reg_980[1]),
        .R(1'b0));
  FDRE \mul_ln13_2_reg_980_reg[20] 
       (.C(ap_clk),
        .CE(icmp_ln12_2_reg_858_pp0_iter2_reg),
        .D(dout_reg__1_11[20]),
        .Q(mul_ln13_2_reg_980[20]),
        .R(1'b0));
  FDRE \mul_ln13_2_reg_980_reg[21] 
       (.C(ap_clk),
        .CE(icmp_ln12_2_reg_858_pp0_iter2_reg),
        .D(dout_reg__1_11[21]),
        .Q(mul_ln13_2_reg_980[21]),
        .R(1'b0));
  FDRE \mul_ln13_2_reg_980_reg[22] 
       (.C(ap_clk),
        .CE(icmp_ln12_2_reg_858_pp0_iter2_reg),
        .D(dout_reg__1_11[22]),
        .Q(mul_ln13_2_reg_980[22]),
        .R(1'b0));
  FDRE \mul_ln13_2_reg_980_reg[23] 
       (.C(ap_clk),
        .CE(icmp_ln12_2_reg_858_pp0_iter2_reg),
        .D(dout_reg__1_11[23]),
        .Q(mul_ln13_2_reg_980[23]),
        .R(1'b0));
  FDRE \mul_ln13_2_reg_980_reg[24] 
       (.C(ap_clk),
        .CE(icmp_ln12_2_reg_858_pp0_iter2_reg),
        .D(dout_reg__1_11[24]),
        .Q(mul_ln13_2_reg_980[24]),
        .R(1'b0));
  FDRE \mul_ln13_2_reg_980_reg[25] 
       (.C(ap_clk),
        .CE(icmp_ln12_2_reg_858_pp0_iter2_reg),
        .D(dout_reg__1_11[25]),
        .Q(mul_ln13_2_reg_980[25]),
        .R(1'b0));
  FDRE \mul_ln13_2_reg_980_reg[26] 
       (.C(ap_clk),
        .CE(icmp_ln12_2_reg_858_pp0_iter2_reg),
        .D(dout_reg__1_11[26]),
        .Q(mul_ln13_2_reg_980[26]),
        .R(1'b0));
  FDRE \mul_ln13_2_reg_980_reg[27] 
       (.C(ap_clk),
        .CE(icmp_ln12_2_reg_858_pp0_iter2_reg),
        .D(dout_reg__1_11[27]),
        .Q(mul_ln13_2_reg_980[27]),
        .R(1'b0));
  FDRE \mul_ln13_2_reg_980_reg[28] 
       (.C(ap_clk),
        .CE(icmp_ln12_2_reg_858_pp0_iter2_reg),
        .D(dout_reg__1_11[28]),
        .Q(mul_ln13_2_reg_980[28]),
        .R(1'b0));
  FDRE \mul_ln13_2_reg_980_reg[29] 
       (.C(ap_clk),
        .CE(icmp_ln12_2_reg_858_pp0_iter2_reg),
        .D(dout_reg__1_11[29]),
        .Q(mul_ln13_2_reg_980[29]),
        .R(1'b0));
  FDRE \mul_ln13_2_reg_980_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln12_2_reg_858_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U6_n_29),
        .Q(mul_ln13_2_reg_980[2]),
        .R(1'b0));
  FDRE \mul_ln13_2_reg_980_reg[30] 
       (.C(ap_clk),
        .CE(icmp_ln12_2_reg_858_pp0_iter2_reg),
        .D(dout_reg__1_11[30]),
        .Q(mul_ln13_2_reg_980[30]),
        .R(1'b0));
  FDRE \mul_ln13_2_reg_980_reg[31] 
       (.C(ap_clk),
        .CE(icmp_ln12_2_reg_858_pp0_iter2_reg),
        .D(dout_reg__1_11[31]),
        .Q(mul_ln13_2_reg_980[31]),
        .R(1'b0));
  FDRE \mul_ln13_2_reg_980_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln12_2_reg_858_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U6_n_28),
        .Q(mul_ln13_2_reg_980[3]),
        .R(1'b0));
  FDRE \mul_ln13_2_reg_980_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln12_2_reg_858_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U6_n_27),
        .Q(mul_ln13_2_reg_980[4]),
        .R(1'b0));
  FDRE \mul_ln13_2_reg_980_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln12_2_reg_858_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U6_n_26),
        .Q(mul_ln13_2_reg_980[5]),
        .R(1'b0));
  FDRE \mul_ln13_2_reg_980_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln12_2_reg_858_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U6_n_25),
        .Q(mul_ln13_2_reg_980[6]),
        .R(1'b0));
  FDRE \mul_ln13_2_reg_980_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln12_2_reg_858_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U6_n_24),
        .Q(mul_ln13_2_reg_980[7]),
        .R(1'b0));
  FDRE \mul_ln13_2_reg_980_reg[8] 
       (.C(ap_clk),
        .CE(icmp_ln12_2_reg_858_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U6_n_23),
        .Q(mul_ln13_2_reg_980[8]),
        .R(1'b0));
  FDRE \mul_ln13_2_reg_980_reg[9] 
       (.C(ap_clk),
        .CE(icmp_ln12_2_reg_858_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U6_n_22),
        .Q(mul_ln13_2_reg_980[9]),
        .R(1'b0));
  FDRE \mul_ln13_3_reg_990_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln12_3_reg_875_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U8_n_31),
        .Q(mul_ln13_3_reg_990[0]),
        .R(1'b0));
  FDRE \mul_ln13_3_reg_990_reg[10] 
       (.C(ap_clk),
        .CE(icmp_ln12_3_reg_875_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U8_n_21),
        .Q(mul_ln13_3_reg_990[10]),
        .R(1'b0));
  FDRE \mul_ln13_3_reg_990_reg[11] 
       (.C(ap_clk),
        .CE(icmp_ln12_3_reg_875_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U8_n_20),
        .Q(mul_ln13_3_reg_990[11]),
        .R(1'b0));
  FDRE \mul_ln13_3_reg_990_reg[12] 
       (.C(ap_clk),
        .CE(icmp_ln12_3_reg_875_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U8_n_19),
        .Q(mul_ln13_3_reg_990[12]),
        .R(1'b0));
  FDRE \mul_ln13_3_reg_990_reg[13] 
       (.C(ap_clk),
        .CE(icmp_ln12_3_reg_875_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U8_n_18),
        .Q(mul_ln13_3_reg_990[13]),
        .R(1'b0));
  FDRE \mul_ln13_3_reg_990_reg[14] 
       (.C(ap_clk),
        .CE(icmp_ln12_3_reg_875_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U8_n_17),
        .Q(mul_ln13_3_reg_990[14]),
        .R(1'b0));
  FDRE \mul_ln13_3_reg_990_reg[15] 
       (.C(ap_clk),
        .CE(icmp_ln12_3_reg_875_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U8_n_16),
        .Q(mul_ln13_3_reg_990[15]),
        .R(1'b0));
  FDRE \mul_ln13_3_reg_990_reg[16] 
       (.C(ap_clk),
        .CE(icmp_ln12_3_reg_875_pp0_iter2_reg),
        .D(dout_reg__1_13[16]),
        .Q(mul_ln13_3_reg_990[16]),
        .R(1'b0));
  FDRE \mul_ln13_3_reg_990_reg[17] 
       (.C(ap_clk),
        .CE(icmp_ln12_3_reg_875_pp0_iter2_reg),
        .D(dout_reg__1_13[17]),
        .Q(mul_ln13_3_reg_990[17]),
        .R(1'b0));
  FDRE \mul_ln13_3_reg_990_reg[18] 
       (.C(ap_clk),
        .CE(icmp_ln12_3_reg_875_pp0_iter2_reg),
        .D(dout_reg__1_13[18]),
        .Q(mul_ln13_3_reg_990[18]),
        .R(1'b0));
  FDRE \mul_ln13_3_reg_990_reg[19] 
       (.C(ap_clk),
        .CE(icmp_ln12_3_reg_875_pp0_iter2_reg),
        .D(dout_reg__1_13[19]),
        .Q(mul_ln13_3_reg_990[19]),
        .R(1'b0));
  FDRE \mul_ln13_3_reg_990_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln12_3_reg_875_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U8_n_30),
        .Q(mul_ln13_3_reg_990[1]),
        .R(1'b0));
  FDRE \mul_ln13_3_reg_990_reg[20] 
       (.C(ap_clk),
        .CE(icmp_ln12_3_reg_875_pp0_iter2_reg),
        .D(dout_reg__1_13[20]),
        .Q(mul_ln13_3_reg_990[20]),
        .R(1'b0));
  FDRE \mul_ln13_3_reg_990_reg[21] 
       (.C(ap_clk),
        .CE(icmp_ln12_3_reg_875_pp0_iter2_reg),
        .D(dout_reg__1_13[21]),
        .Q(mul_ln13_3_reg_990[21]),
        .R(1'b0));
  FDRE \mul_ln13_3_reg_990_reg[22] 
       (.C(ap_clk),
        .CE(icmp_ln12_3_reg_875_pp0_iter2_reg),
        .D(dout_reg__1_13[22]),
        .Q(mul_ln13_3_reg_990[22]),
        .R(1'b0));
  FDRE \mul_ln13_3_reg_990_reg[23] 
       (.C(ap_clk),
        .CE(icmp_ln12_3_reg_875_pp0_iter2_reg),
        .D(dout_reg__1_13[23]),
        .Q(mul_ln13_3_reg_990[23]),
        .R(1'b0));
  FDRE \mul_ln13_3_reg_990_reg[24] 
       (.C(ap_clk),
        .CE(icmp_ln12_3_reg_875_pp0_iter2_reg),
        .D(dout_reg__1_13[24]),
        .Q(mul_ln13_3_reg_990[24]),
        .R(1'b0));
  FDRE \mul_ln13_3_reg_990_reg[25] 
       (.C(ap_clk),
        .CE(icmp_ln12_3_reg_875_pp0_iter2_reg),
        .D(dout_reg__1_13[25]),
        .Q(mul_ln13_3_reg_990[25]),
        .R(1'b0));
  FDRE \mul_ln13_3_reg_990_reg[26] 
       (.C(ap_clk),
        .CE(icmp_ln12_3_reg_875_pp0_iter2_reg),
        .D(dout_reg__1_13[26]),
        .Q(mul_ln13_3_reg_990[26]),
        .R(1'b0));
  FDRE \mul_ln13_3_reg_990_reg[27] 
       (.C(ap_clk),
        .CE(icmp_ln12_3_reg_875_pp0_iter2_reg),
        .D(dout_reg__1_13[27]),
        .Q(mul_ln13_3_reg_990[27]),
        .R(1'b0));
  FDRE \mul_ln13_3_reg_990_reg[28] 
       (.C(ap_clk),
        .CE(icmp_ln12_3_reg_875_pp0_iter2_reg),
        .D(dout_reg__1_13[28]),
        .Q(mul_ln13_3_reg_990[28]),
        .R(1'b0));
  FDRE \mul_ln13_3_reg_990_reg[29] 
       (.C(ap_clk),
        .CE(icmp_ln12_3_reg_875_pp0_iter2_reg),
        .D(dout_reg__1_13[29]),
        .Q(mul_ln13_3_reg_990[29]),
        .R(1'b0));
  FDRE \mul_ln13_3_reg_990_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln12_3_reg_875_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U8_n_29),
        .Q(mul_ln13_3_reg_990[2]),
        .R(1'b0));
  FDRE \mul_ln13_3_reg_990_reg[30] 
       (.C(ap_clk),
        .CE(icmp_ln12_3_reg_875_pp0_iter2_reg),
        .D(dout_reg__1_13[30]),
        .Q(mul_ln13_3_reg_990[30]),
        .R(1'b0));
  FDRE \mul_ln13_3_reg_990_reg[31] 
       (.C(ap_clk),
        .CE(icmp_ln12_3_reg_875_pp0_iter2_reg),
        .D(dout_reg__1_13[31]),
        .Q(mul_ln13_3_reg_990[31]),
        .R(1'b0));
  FDRE \mul_ln13_3_reg_990_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln12_3_reg_875_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U8_n_28),
        .Q(mul_ln13_3_reg_990[3]),
        .R(1'b0));
  FDRE \mul_ln13_3_reg_990_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln12_3_reg_875_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U8_n_27),
        .Q(mul_ln13_3_reg_990[4]),
        .R(1'b0));
  FDRE \mul_ln13_3_reg_990_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln12_3_reg_875_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U8_n_26),
        .Q(mul_ln13_3_reg_990[5]),
        .R(1'b0));
  FDRE \mul_ln13_3_reg_990_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln12_3_reg_875_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U8_n_25),
        .Q(mul_ln13_3_reg_990[6]),
        .R(1'b0));
  FDRE \mul_ln13_3_reg_990_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln12_3_reg_875_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U8_n_24),
        .Q(mul_ln13_3_reg_990[7]),
        .R(1'b0));
  FDRE \mul_ln13_3_reg_990_reg[8] 
       (.C(ap_clk),
        .CE(icmp_ln12_3_reg_875_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U8_n_23),
        .Q(mul_ln13_3_reg_990[8]),
        .R(1'b0));
  FDRE \mul_ln13_3_reg_990_reg[9] 
       (.C(ap_clk),
        .CE(icmp_ln12_3_reg_875_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U8_n_22),
        .Q(mul_ln13_3_reg_990[9]),
        .R(1'b0));
  FDRE \mul_ln13_4_reg_1000_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln12_4_reg_892_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U10_n_31),
        .Q(mul_ln13_4_reg_1000[0]),
        .R(1'b0));
  FDRE \mul_ln13_4_reg_1000_reg[10] 
       (.C(ap_clk),
        .CE(icmp_ln12_4_reg_892_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U10_n_21),
        .Q(mul_ln13_4_reg_1000[10]),
        .R(1'b0));
  FDRE \mul_ln13_4_reg_1000_reg[11] 
       (.C(ap_clk),
        .CE(icmp_ln12_4_reg_892_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U10_n_20),
        .Q(mul_ln13_4_reg_1000[11]),
        .R(1'b0));
  FDRE \mul_ln13_4_reg_1000_reg[12] 
       (.C(ap_clk),
        .CE(icmp_ln12_4_reg_892_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U10_n_19),
        .Q(mul_ln13_4_reg_1000[12]),
        .R(1'b0));
  FDRE \mul_ln13_4_reg_1000_reg[13] 
       (.C(ap_clk),
        .CE(icmp_ln12_4_reg_892_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U10_n_18),
        .Q(mul_ln13_4_reg_1000[13]),
        .R(1'b0));
  FDRE \mul_ln13_4_reg_1000_reg[14] 
       (.C(ap_clk),
        .CE(icmp_ln12_4_reg_892_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U10_n_17),
        .Q(mul_ln13_4_reg_1000[14]),
        .R(1'b0));
  FDRE \mul_ln13_4_reg_1000_reg[15] 
       (.C(ap_clk),
        .CE(icmp_ln12_4_reg_892_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U10_n_16),
        .Q(mul_ln13_4_reg_1000[15]),
        .R(1'b0));
  FDRE \mul_ln13_4_reg_1000_reg[16] 
       (.C(ap_clk),
        .CE(icmp_ln12_4_reg_892_pp0_iter2_reg),
        .D(dout_reg__1[16]),
        .Q(mul_ln13_4_reg_1000[16]),
        .R(1'b0));
  FDRE \mul_ln13_4_reg_1000_reg[17] 
       (.C(ap_clk),
        .CE(icmp_ln12_4_reg_892_pp0_iter2_reg),
        .D(dout_reg__1[17]),
        .Q(mul_ln13_4_reg_1000[17]),
        .R(1'b0));
  FDRE \mul_ln13_4_reg_1000_reg[18] 
       (.C(ap_clk),
        .CE(icmp_ln12_4_reg_892_pp0_iter2_reg),
        .D(dout_reg__1[18]),
        .Q(mul_ln13_4_reg_1000[18]),
        .R(1'b0));
  FDRE \mul_ln13_4_reg_1000_reg[19] 
       (.C(ap_clk),
        .CE(icmp_ln12_4_reg_892_pp0_iter2_reg),
        .D(dout_reg__1[19]),
        .Q(mul_ln13_4_reg_1000[19]),
        .R(1'b0));
  FDRE \mul_ln13_4_reg_1000_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln12_4_reg_892_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U10_n_30),
        .Q(mul_ln13_4_reg_1000[1]),
        .R(1'b0));
  FDRE \mul_ln13_4_reg_1000_reg[20] 
       (.C(ap_clk),
        .CE(icmp_ln12_4_reg_892_pp0_iter2_reg),
        .D(dout_reg__1[20]),
        .Q(mul_ln13_4_reg_1000[20]),
        .R(1'b0));
  FDRE \mul_ln13_4_reg_1000_reg[21] 
       (.C(ap_clk),
        .CE(icmp_ln12_4_reg_892_pp0_iter2_reg),
        .D(dout_reg__1[21]),
        .Q(mul_ln13_4_reg_1000[21]),
        .R(1'b0));
  FDRE \mul_ln13_4_reg_1000_reg[22] 
       (.C(ap_clk),
        .CE(icmp_ln12_4_reg_892_pp0_iter2_reg),
        .D(dout_reg__1[22]),
        .Q(mul_ln13_4_reg_1000[22]),
        .R(1'b0));
  FDRE \mul_ln13_4_reg_1000_reg[23] 
       (.C(ap_clk),
        .CE(icmp_ln12_4_reg_892_pp0_iter2_reg),
        .D(dout_reg__1[23]),
        .Q(mul_ln13_4_reg_1000[23]),
        .R(1'b0));
  FDRE \mul_ln13_4_reg_1000_reg[24] 
       (.C(ap_clk),
        .CE(icmp_ln12_4_reg_892_pp0_iter2_reg),
        .D(dout_reg__1[24]),
        .Q(mul_ln13_4_reg_1000[24]),
        .R(1'b0));
  FDRE \mul_ln13_4_reg_1000_reg[25] 
       (.C(ap_clk),
        .CE(icmp_ln12_4_reg_892_pp0_iter2_reg),
        .D(dout_reg__1[25]),
        .Q(mul_ln13_4_reg_1000[25]),
        .R(1'b0));
  FDRE \mul_ln13_4_reg_1000_reg[26] 
       (.C(ap_clk),
        .CE(icmp_ln12_4_reg_892_pp0_iter2_reg),
        .D(dout_reg__1[26]),
        .Q(mul_ln13_4_reg_1000[26]),
        .R(1'b0));
  FDRE \mul_ln13_4_reg_1000_reg[27] 
       (.C(ap_clk),
        .CE(icmp_ln12_4_reg_892_pp0_iter2_reg),
        .D(dout_reg__1[27]),
        .Q(mul_ln13_4_reg_1000[27]),
        .R(1'b0));
  FDRE \mul_ln13_4_reg_1000_reg[28] 
       (.C(ap_clk),
        .CE(icmp_ln12_4_reg_892_pp0_iter2_reg),
        .D(dout_reg__1[28]),
        .Q(mul_ln13_4_reg_1000[28]),
        .R(1'b0));
  FDRE \mul_ln13_4_reg_1000_reg[29] 
       (.C(ap_clk),
        .CE(icmp_ln12_4_reg_892_pp0_iter2_reg),
        .D(dout_reg__1[29]),
        .Q(mul_ln13_4_reg_1000[29]),
        .R(1'b0));
  FDRE \mul_ln13_4_reg_1000_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln12_4_reg_892_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U10_n_29),
        .Q(mul_ln13_4_reg_1000[2]),
        .R(1'b0));
  FDRE \mul_ln13_4_reg_1000_reg[30] 
       (.C(ap_clk),
        .CE(icmp_ln12_4_reg_892_pp0_iter2_reg),
        .D(dout_reg__1[30]),
        .Q(mul_ln13_4_reg_1000[30]),
        .R(1'b0));
  FDRE \mul_ln13_4_reg_1000_reg[31] 
       (.C(ap_clk),
        .CE(icmp_ln12_4_reg_892_pp0_iter2_reg),
        .D(dout_reg__1[31]),
        .Q(mul_ln13_4_reg_1000[31]),
        .R(1'b0));
  FDRE \mul_ln13_4_reg_1000_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln12_4_reg_892_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U10_n_28),
        .Q(mul_ln13_4_reg_1000[3]),
        .R(1'b0));
  FDRE \mul_ln13_4_reg_1000_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln12_4_reg_892_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U10_n_27),
        .Q(mul_ln13_4_reg_1000[4]),
        .R(1'b0));
  FDRE \mul_ln13_4_reg_1000_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln12_4_reg_892_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U10_n_26),
        .Q(mul_ln13_4_reg_1000[5]),
        .R(1'b0));
  FDRE \mul_ln13_4_reg_1000_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln12_4_reg_892_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U10_n_25),
        .Q(mul_ln13_4_reg_1000[6]),
        .R(1'b0));
  FDRE \mul_ln13_4_reg_1000_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln12_4_reg_892_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U10_n_24),
        .Q(mul_ln13_4_reg_1000[7]),
        .R(1'b0));
  FDRE \mul_ln13_4_reg_1000_reg[8] 
       (.C(ap_clk),
        .CE(icmp_ln12_4_reg_892_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U10_n_23),
        .Q(mul_ln13_4_reg_1000[8]),
        .R(1'b0));
  FDRE \mul_ln13_4_reg_1000_reg[9] 
       (.C(ap_clk),
        .CE(icmp_ln12_4_reg_892_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U10_n_22),
        .Q(mul_ln13_4_reg_1000[9]),
        .R(1'b0));
  FDRE \mul_ln13_5_reg_1010_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln12_5_reg_909_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U12_n_31),
        .Q(mul_ln13_5_reg_1010[0]),
        .R(1'b0));
  FDRE \mul_ln13_5_reg_1010_reg[10] 
       (.C(ap_clk),
        .CE(icmp_ln12_5_reg_909_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U12_n_21),
        .Q(mul_ln13_5_reg_1010[10]),
        .R(1'b0));
  FDRE \mul_ln13_5_reg_1010_reg[11] 
       (.C(ap_clk),
        .CE(icmp_ln12_5_reg_909_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U12_n_20),
        .Q(mul_ln13_5_reg_1010[11]),
        .R(1'b0));
  FDRE \mul_ln13_5_reg_1010_reg[12] 
       (.C(ap_clk),
        .CE(icmp_ln12_5_reg_909_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U12_n_19),
        .Q(mul_ln13_5_reg_1010[12]),
        .R(1'b0));
  FDRE \mul_ln13_5_reg_1010_reg[13] 
       (.C(ap_clk),
        .CE(icmp_ln12_5_reg_909_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U12_n_18),
        .Q(mul_ln13_5_reg_1010[13]),
        .R(1'b0));
  FDRE \mul_ln13_5_reg_1010_reg[14] 
       (.C(ap_clk),
        .CE(icmp_ln12_5_reg_909_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U12_n_17),
        .Q(mul_ln13_5_reg_1010[14]),
        .R(1'b0));
  FDRE \mul_ln13_5_reg_1010_reg[15] 
       (.C(ap_clk),
        .CE(icmp_ln12_5_reg_909_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U12_n_16),
        .Q(mul_ln13_5_reg_1010[15]),
        .R(1'b0));
  FDRE \mul_ln13_5_reg_1010_reg[16] 
       (.C(ap_clk),
        .CE(icmp_ln12_5_reg_909_pp0_iter2_reg),
        .D(dout_reg__1_1[16]),
        .Q(mul_ln13_5_reg_1010[16]),
        .R(1'b0));
  FDRE \mul_ln13_5_reg_1010_reg[17] 
       (.C(ap_clk),
        .CE(icmp_ln12_5_reg_909_pp0_iter2_reg),
        .D(dout_reg__1_1[17]),
        .Q(mul_ln13_5_reg_1010[17]),
        .R(1'b0));
  FDRE \mul_ln13_5_reg_1010_reg[18] 
       (.C(ap_clk),
        .CE(icmp_ln12_5_reg_909_pp0_iter2_reg),
        .D(dout_reg__1_1[18]),
        .Q(mul_ln13_5_reg_1010[18]),
        .R(1'b0));
  FDRE \mul_ln13_5_reg_1010_reg[19] 
       (.C(ap_clk),
        .CE(icmp_ln12_5_reg_909_pp0_iter2_reg),
        .D(dout_reg__1_1[19]),
        .Q(mul_ln13_5_reg_1010[19]),
        .R(1'b0));
  FDRE \mul_ln13_5_reg_1010_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln12_5_reg_909_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U12_n_30),
        .Q(mul_ln13_5_reg_1010[1]),
        .R(1'b0));
  FDRE \mul_ln13_5_reg_1010_reg[20] 
       (.C(ap_clk),
        .CE(icmp_ln12_5_reg_909_pp0_iter2_reg),
        .D(dout_reg__1_1[20]),
        .Q(mul_ln13_5_reg_1010[20]),
        .R(1'b0));
  FDRE \mul_ln13_5_reg_1010_reg[21] 
       (.C(ap_clk),
        .CE(icmp_ln12_5_reg_909_pp0_iter2_reg),
        .D(dout_reg__1_1[21]),
        .Q(mul_ln13_5_reg_1010[21]),
        .R(1'b0));
  FDRE \mul_ln13_5_reg_1010_reg[22] 
       (.C(ap_clk),
        .CE(icmp_ln12_5_reg_909_pp0_iter2_reg),
        .D(dout_reg__1_1[22]),
        .Q(mul_ln13_5_reg_1010[22]),
        .R(1'b0));
  FDRE \mul_ln13_5_reg_1010_reg[23] 
       (.C(ap_clk),
        .CE(icmp_ln12_5_reg_909_pp0_iter2_reg),
        .D(dout_reg__1_1[23]),
        .Q(mul_ln13_5_reg_1010[23]),
        .R(1'b0));
  FDRE \mul_ln13_5_reg_1010_reg[24] 
       (.C(ap_clk),
        .CE(icmp_ln12_5_reg_909_pp0_iter2_reg),
        .D(dout_reg__1_1[24]),
        .Q(mul_ln13_5_reg_1010[24]),
        .R(1'b0));
  FDRE \mul_ln13_5_reg_1010_reg[25] 
       (.C(ap_clk),
        .CE(icmp_ln12_5_reg_909_pp0_iter2_reg),
        .D(dout_reg__1_1[25]),
        .Q(mul_ln13_5_reg_1010[25]),
        .R(1'b0));
  FDRE \mul_ln13_5_reg_1010_reg[26] 
       (.C(ap_clk),
        .CE(icmp_ln12_5_reg_909_pp0_iter2_reg),
        .D(dout_reg__1_1[26]),
        .Q(mul_ln13_5_reg_1010[26]),
        .R(1'b0));
  FDRE \mul_ln13_5_reg_1010_reg[27] 
       (.C(ap_clk),
        .CE(icmp_ln12_5_reg_909_pp0_iter2_reg),
        .D(dout_reg__1_1[27]),
        .Q(mul_ln13_5_reg_1010[27]),
        .R(1'b0));
  FDRE \mul_ln13_5_reg_1010_reg[28] 
       (.C(ap_clk),
        .CE(icmp_ln12_5_reg_909_pp0_iter2_reg),
        .D(dout_reg__1_1[28]),
        .Q(mul_ln13_5_reg_1010[28]),
        .R(1'b0));
  FDRE \mul_ln13_5_reg_1010_reg[29] 
       (.C(ap_clk),
        .CE(icmp_ln12_5_reg_909_pp0_iter2_reg),
        .D(dout_reg__1_1[29]),
        .Q(mul_ln13_5_reg_1010[29]),
        .R(1'b0));
  FDRE \mul_ln13_5_reg_1010_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln12_5_reg_909_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U12_n_29),
        .Q(mul_ln13_5_reg_1010[2]),
        .R(1'b0));
  FDRE \mul_ln13_5_reg_1010_reg[30] 
       (.C(ap_clk),
        .CE(icmp_ln12_5_reg_909_pp0_iter2_reg),
        .D(dout_reg__1_1[30]),
        .Q(mul_ln13_5_reg_1010[30]),
        .R(1'b0));
  FDRE \mul_ln13_5_reg_1010_reg[31] 
       (.C(ap_clk),
        .CE(icmp_ln12_5_reg_909_pp0_iter2_reg),
        .D(dout_reg__1_1[31]),
        .Q(mul_ln13_5_reg_1010[31]),
        .R(1'b0));
  FDRE \mul_ln13_5_reg_1010_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln12_5_reg_909_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U12_n_28),
        .Q(mul_ln13_5_reg_1010[3]),
        .R(1'b0));
  FDRE \mul_ln13_5_reg_1010_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln12_5_reg_909_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U12_n_27),
        .Q(mul_ln13_5_reg_1010[4]),
        .R(1'b0));
  FDRE \mul_ln13_5_reg_1010_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln12_5_reg_909_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U12_n_26),
        .Q(mul_ln13_5_reg_1010[5]),
        .R(1'b0));
  FDRE \mul_ln13_5_reg_1010_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln12_5_reg_909_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U12_n_25),
        .Q(mul_ln13_5_reg_1010[6]),
        .R(1'b0));
  FDRE \mul_ln13_5_reg_1010_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln12_5_reg_909_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U12_n_24),
        .Q(mul_ln13_5_reg_1010[7]),
        .R(1'b0));
  FDRE \mul_ln13_5_reg_1010_reg[8] 
       (.C(ap_clk),
        .CE(icmp_ln12_5_reg_909_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U12_n_23),
        .Q(mul_ln13_5_reg_1010[8]),
        .R(1'b0));
  FDRE \mul_ln13_5_reg_1010_reg[9] 
       (.C(ap_clk),
        .CE(icmp_ln12_5_reg_909_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U12_n_22),
        .Q(mul_ln13_5_reg_1010[9]),
        .R(1'b0));
  FDRE \mul_ln13_6_reg_1020_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln12_6_reg_926_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U14_n_31),
        .Q(mul_ln13_6_reg_1020[0]),
        .R(1'b0));
  FDRE \mul_ln13_6_reg_1020_reg[10] 
       (.C(ap_clk),
        .CE(icmp_ln12_6_reg_926_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U14_n_21),
        .Q(mul_ln13_6_reg_1020[10]),
        .R(1'b0));
  FDRE \mul_ln13_6_reg_1020_reg[11] 
       (.C(ap_clk),
        .CE(icmp_ln12_6_reg_926_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U14_n_20),
        .Q(mul_ln13_6_reg_1020[11]),
        .R(1'b0));
  FDRE \mul_ln13_6_reg_1020_reg[12] 
       (.C(ap_clk),
        .CE(icmp_ln12_6_reg_926_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U14_n_19),
        .Q(mul_ln13_6_reg_1020[12]),
        .R(1'b0));
  FDRE \mul_ln13_6_reg_1020_reg[13] 
       (.C(ap_clk),
        .CE(icmp_ln12_6_reg_926_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U14_n_18),
        .Q(mul_ln13_6_reg_1020[13]),
        .R(1'b0));
  FDRE \mul_ln13_6_reg_1020_reg[14] 
       (.C(ap_clk),
        .CE(icmp_ln12_6_reg_926_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U14_n_17),
        .Q(mul_ln13_6_reg_1020[14]),
        .R(1'b0));
  FDRE \mul_ln13_6_reg_1020_reg[15] 
       (.C(ap_clk),
        .CE(icmp_ln12_6_reg_926_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U14_n_16),
        .Q(mul_ln13_6_reg_1020[15]),
        .R(1'b0));
  FDRE \mul_ln13_6_reg_1020_reg[16] 
       (.C(ap_clk),
        .CE(icmp_ln12_6_reg_926_pp0_iter2_reg),
        .D(dout_reg__1_3[16]),
        .Q(mul_ln13_6_reg_1020[16]),
        .R(1'b0));
  FDRE \mul_ln13_6_reg_1020_reg[17] 
       (.C(ap_clk),
        .CE(icmp_ln12_6_reg_926_pp0_iter2_reg),
        .D(dout_reg__1_3[17]),
        .Q(mul_ln13_6_reg_1020[17]),
        .R(1'b0));
  FDRE \mul_ln13_6_reg_1020_reg[18] 
       (.C(ap_clk),
        .CE(icmp_ln12_6_reg_926_pp0_iter2_reg),
        .D(dout_reg__1_3[18]),
        .Q(mul_ln13_6_reg_1020[18]),
        .R(1'b0));
  FDRE \mul_ln13_6_reg_1020_reg[19] 
       (.C(ap_clk),
        .CE(icmp_ln12_6_reg_926_pp0_iter2_reg),
        .D(dout_reg__1_3[19]),
        .Q(mul_ln13_6_reg_1020[19]),
        .R(1'b0));
  FDRE \mul_ln13_6_reg_1020_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln12_6_reg_926_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U14_n_30),
        .Q(mul_ln13_6_reg_1020[1]),
        .R(1'b0));
  FDRE \mul_ln13_6_reg_1020_reg[20] 
       (.C(ap_clk),
        .CE(icmp_ln12_6_reg_926_pp0_iter2_reg),
        .D(dout_reg__1_3[20]),
        .Q(mul_ln13_6_reg_1020[20]),
        .R(1'b0));
  FDRE \mul_ln13_6_reg_1020_reg[21] 
       (.C(ap_clk),
        .CE(icmp_ln12_6_reg_926_pp0_iter2_reg),
        .D(dout_reg__1_3[21]),
        .Q(mul_ln13_6_reg_1020[21]),
        .R(1'b0));
  FDRE \mul_ln13_6_reg_1020_reg[22] 
       (.C(ap_clk),
        .CE(icmp_ln12_6_reg_926_pp0_iter2_reg),
        .D(dout_reg__1_3[22]),
        .Q(mul_ln13_6_reg_1020[22]),
        .R(1'b0));
  FDRE \mul_ln13_6_reg_1020_reg[23] 
       (.C(ap_clk),
        .CE(icmp_ln12_6_reg_926_pp0_iter2_reg),
        .D(dout_reg__1_3[23]),
        .Q(mul_ln13_6_reg_1020[23]),
        .R(1'b0));
  FDRE \mul_ln13_6_reg_1020_reg[24] 
       (.C(ap_clk),
        .CE(icmp_ln12_6_reg_926_pp0_iter2_reg),
        .D(dout_reg__1_3[24]),
        .Q(mul_ln13_6_reg_1020[24]),
        .R(1'b0));
  FDRE \mul_ln13_6_reg_1020_reg[25] 
       (.C(ap_clk),
        .CE(icmp_ln12_6_reg_926_pp0_iter2_reg),
        .D(dout_reg__1_3[25]),
        .Q(mul_ln13_6_reg_1020[25]),
        .R(1'b0));
  FDRE \mul_ln13_6_reg_1020_reg[26] 
       (.C(ap_clk),
        .CE(icmp_ln12_6_reg_926_pp0_iter2_reg),
        .D(dout_reg__1_3[26]),
        .Q(mul_ln13_6_reg_1020[26]),
        .R(1'b0));
  FDRE \mul_ln13_6_reg_1020_reg[27] 
       (.C(ap_clk),
        .CE(icmp_ln12_6_reg_926_pp0_iter2_reg),
        .D(dout_reg__1_3[27]),
        .Q(mul_ln13_6_reg_1020[27]),
        .R(1'b0));
  FDRE \mul_ln13_6_reg_1020_reg[28] 
       (.C(ap_clk),
        .CE(icmp_ln12_6_reg_926_pp0_iter2_reg),
        .D(dout_reg__1_3[28]),
        .Q(mul_ln13_6_reg_1020[28]),
        .R(1'b0));
  FDRE \mul_ln13_6_reg_1020_reg[29] 
       (.C(ap_clk),
        .CE(icmp_ln12_6_reg_926_pp0_iter2_reg),
        .D(dout_reg__1_3[29]),
        .Q(mul_ln13_6_reg_1020[29]),
        .R(1'b0));
  FDRE \mul_ln13_6_reg_1020_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln12_6_reg_926_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U14_n_29),
        .Q(mul_ln13_6_reg_1020[2]),
        .R(1'b0));
  FDRE \mul_ln13_6_reg_1020_reg[30] 
       (.C(ap_clk),
        .CE(icmp_ln12_6_reg_926_pp0_iter2_reg),
        .D(dout_reg__1_3[30]),
        .Q(mul_ln13_6_reg_1020[30]),
        .R(1'b0));
  FDRE \mul_ln13_6_reg_1020_reg[31] 
       (.C(ap_clk),
        .CE(icmp_ln12_6_reg_926_pp0_iter2_reg),
        .D(dout_reg__1_3[31]),
        .Q(mul_ln13_6_reg_1020[31]),
        .R(1'b0));
  FDRE \mul_ln13_6_reg_1020_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln12_6_reg_926_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U14_n_28),
        .Q(mul_ln13_6_reg_1020[3]),
        .R(1'b0));
  FDRE \mul_ln13_6_reg_1020_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln12_6_reg_926_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U14_n_27),
        .Q(mul_ln13_6_reg_1020[4]),
        .R(1'b0));
  FDRE \mul_ln13_6_reg_1020_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln12_6_reg_926_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U14_n_26),
        .Q(mul_ln13_6_reg_1020[5]),
        .R(1'b0));
  FDRE \mul_ln13_6_reg_1020_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln12_6_reg_926_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U14_n_25),
        .Q(mul_ln13_6_reg_1020[6]),
        .R(1'b0));
  FDRE \mul_ln13_6_reg_1020_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln12_6_reg_926_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U14_n_24),
        .Q(mul_ln13_6_reg_1020[7]),
        .R(1'b0));
  FDRE \mul_ln13_6_reg_1020_reg[8] 
       (.C(ap_clk),
        .CE(icmp_ln12_6_reg_926_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U14_n_23),
        .Q(mul_ln13_6_reg_1020[8]),
        .R(1'b0));
  FDRE \mul_ln13_6_reg_1020_reg[9] 
       (.C(ap_clk),
        .CE(icmp_ln12_6_reg_926_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U14_n_22),
        .Q(mul_ln13_6_reg_1020[9]),
        .R(1'b0));
  FDRE \mul_ln13_7_reg_1030_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln12_7_reg_943_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U16_n_31),
        .Q(mul_ln13_7_reg_1030[0]),
        .R(1'b0));
  FDRE \mul_ln13_7_reg_1030_reg[10] 
       (.C(ap_clk),
        .CE(icmp_ln12_7_reg_943_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U16_n_21),
        .Q(mul_ln13_7_reg_1030[10]),
        .R(1'b0));
  FDRE \mul_ln13_7_reg_1030_reg[11] 
       (.C(ap_clk),
        .CE(icmp_ln12_7_reg_943_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U16_n_20),
        .Q(mul_ln13_7_reg_1030[11]),
        .R(1'b0));
  FDRE \mul_ln13_7_reg_1030_reg[12] 
       (.C(ap_clk),
        .CE(icmp_ln12_7_reg_943_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U16_n_19),
        .Q(mul_ln13_7_reg_1030[12]),
        .R(1'b0));
  FDRE \mul_ln13_7_reg_1030_reg[13] 
       (.C(ap_clk),
        .CE(icmp_ln12_7_reg_943_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U16_n_18),
        .Q(mul_ln13_7_reg_1030[13]),
        .R(1'b0));
  FDRE \mul_ln13_7_reg_1030_reg[14] 
       (.C(ap_clk),
        .CE(icmp_ln12_7_reg_943_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U16_n_17),
        .Q(mul_ln13_7_reg_1030[14]),
        .R(1'b0));
  FDRE \mul_ln13_7_reg_1030_reg[15] 
       (.C(ap_clk),
        .CE(icmp_ln12_7_reg_943_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U16_n_16),
        .Q(mul_ln13_7_reg_1030[15]),
        .R(1'b0));
  FDRE \mul_ln13_7_reg_1030_reg[16] 
       (.C(ap_clk),
        .CE(icmp_ln12_7_reg_943_pp0_iter2_reg),
        .D(dout_reg__1_5[16]),
        .Q(mul_ln13_7_reg_1030[16]),
        .R(1'b0));
  FDRE \mul_ln13_7_reg_1030_reg[17] 
       (.C(ap_clk),
        .CE(icmp_ln12_7_reg_943_pp0_iter2_reg),
        .D(dout_reg__1_5[17]),
        .Q(mul_ln13_7_reg_1030[17]),
        .R(1'b0));
  FDRE \mul_ln13_7_reg_1030_reg[18] 
       (.C(ap_clk),
        .CE(icmp_ln12_7_reg_943_pp0_iter2_reg),
        .D(dout_reg__1_5[18]),
        .Q(mul_ln13_7_reg_1030[18]),
        .R(1'b0));
  FDRE \mul_ln13_7_reg_1030_reg[19] 
       (.C(ap_clk),
        .CE(icmp_ln12_7_reg_943_pp0_iter2_reg),
        .D(dout_reg__1_5[19]),
        .Q(mul_ln13_7_reg_1030[19]),
        .R(1'b0));
  FDRE \mul_ln13_7_reg_1030_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln12_7_reg_943_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U16_n_30),
        .Q(mul_ln13_7_reg_1030[1]),
        .R(1'b0));
  FDRE \mul_ln13_7_reg_1030_reg[20] 
       (.C(ap_clk),
        .CE(icmp_ln12_7_reg_943_pp0_iter2_reg),
        .D(dout_reg__1_5[20]),
        .Q(mul_ln13_7_reg_1030[20]),
        .R(1'b0));
  FDRE \mul_ln13_7_reg_1030_reg[21] 
       (.C(ap_clk),
        .CE(icmp_ln12_7_reg_943_pp0_iter2_reg),
        .D(dout_reg__1_5[21]),
        .Q(mul_ln13_7_reg_1030[21]),
        .R(1'b0));
  FDRE \mul_ln13_7_reg_1030_reg[22] 
       (.C(ap_clk),
        .CE(icmp_ln12_7_reg_943_pp0_iter2_reg),
        .D(dout_reg__1_5[22]),
        .Q(mul_ln13_7_reg_1030[22]),
        .R(1'b0));
  FDRE \mul_ln13_7_reg_1030_reg[23] 
       (.C(ap_clk),
        .CE(icmp_ln12_7_reg_943_pp0_iter2_reg),
        .D(dout_reg__1_5[23]),
        .Q(mul_ln13_7_reg_1030[23]),
        .R(1'b0));
  FDRE \mul_ln13_7_reg_1030_reg[24] 
       (.C(ap_clk),
        .CE(icmp_ln12_7_reg_943_pp0_iter2_reg),
        .D(dout_reg__1_5[24]),
        .Q(mul_ln13_7_reg_1030[24]),
        .R(1'b0));
  FDRE \mul_ln13_7_reg_1030_reg[25] 
       (.C(ap_clk),
        .CE(icmp_ln12_7_reg_943_pp0_iter2_reg),
        .D(dout_reg__1_5[25]),
        .Q(mul_ln13_7_reg_1030[25]),
        .R(1'b0));
  FDRE \mul_ln13_7_reg_1030_reg[26] 
       (.C(ap_clk),
        .CE(icmp_ln12_7_reg_943_pp0_iter2_reg),
        .D(dout_reg__1_5[26]),
        .Q(mul_ln13_7_reg_1030[26]),
        .R(1'b0));
  FDRE \mul_ln13_7_reg_1030_reg[27] 
       (.C(ap_clk),
        .CE(icmp_ln12_7_reg_943_pp0_iter2_reg),
        .D(dout_reg__1_5[27]),
        .Q(mul_ln13_7_reg_1030[27]),
        .R(1'b0));
  FDRE \mul_ln13_7_reg_1030_reg[28] 
       (.C(ap_clk),
        .CE(icmp_ln12_7_reg_943_pp0_iter2_reg),
        .D(dout_reg__1_5[28]),
        .Q(mul_ln13_7_reg_1030[28]),
        .R(1'b0));
  FDRE \mul_ln13_7_reg_1030_reg[29] 
       (.C(ap_clk),
        .CE(icmp_ln12_7_reg_943_pp0_iter2_reg),
        .D(dout_reg__1_5[29]),
        .Q(mul_ln13_7_reg_1030[29]),
        .R(1'b0));
  FDRE \mul_ln13_7_reg_1030_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln12_7_reg_943_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U16_n_29),
        .Q(mul_ln13_7_reg_1030[2]),
        .R(1'b0));
  FDRE \mul_ln13_7_reg_1030_reg[30] 
       (.C(ap_clk),
        .CE(icmp_ln12_7_reg_943_pp0_iter2_reg),
        .D(dout_reg__1_5[30]),
        .Q(mul_ln13_7_reg_1030[30]),
        .R(1'b0));
  FDRE \mul_ln13_7_reg_1030_reg[31] 
       (.C(ap_clk),
        .CE(icmp_ln12_7_reg_943_pp0_iter2_reg),
        .D(dout_reg__1_5[31]),
        .Q(mul_ln13_7_reg_1030[31]),
        .R(1'b0));
  FDRE \mul_ln13_7_reg_1030_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln12_7_reg_943_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U16_n_28),
        .Q(mul_ln13_7_reg_1030[3]),
        .R(1'b0));
  FDRE \mul_ln13_7_reg_1030_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln12_7_reg_943_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U16_n_27),
        .Q(mul_ln13_7_reg_1030[4]),
        .R(1'b0));
  FDRE \mul_ln13_7_reg_1030_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln12_7_reg_943_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U16_n_26),
        .Q(mul_ln13_7_reg_1030[5]),
        .R(1'b0));
  FDRE \mul_ln13_7_reg_1030_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln12_7_reg_943_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U16_n_25),
        .Q(mul_ln13_7_reg_1030[6]),
        .R(1'b0));
  FDRE \mul_ln13_7_reg_1030_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln12_7_reg_943_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U16_n_24),
        .Q(mul_ln13_7_reg_1030[7]),
        .R(1'b0));
  FDRE \mul_ln13_7_reg_1030_reg[8] 
       (.C(ap_clk),
        .CE(icmp_ln12_7_reg_943_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U16_n_23),
        .Q(mul_ln13_7_reg_1030[8]),
        .R(1'b0));
  FDRE \mul_ln13_7_reg_1030_reg[9] 
       (.C(ap_clk),
        .CE(icmp_ln12_7_reg_943_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U16_n_22),
        .Q(mul_ln13_7_reg_1030[9]),
        .R(1'b0));
  FDRE \mul_ln13_reg_960_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln12_reg_824_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U2_n_31),
        .Q(mul_ln13_reg_960[0]),
        .R(1'b0));
  FDRE \mul_ln13_reg_960_reg[10] 
       (.C(ap_clk),
        .CE(icmp_ln12_reg_824_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U2_n_21),
        .Q(mul_ln13_reg_960[10]),
        .R(1'b0));
  FDRE \mul_ln13_reg_960_reg[11] 
       (.C(ap_clk),
        .CE(icmp_ln12_reg_824_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U2_n_20),
        .Q(mul_ln13_reg_960[11]),
        .R(1'b0));
  FDRE \mul_ln13_reg_960_reg[12] 
       (.C(ap_clk),
        .CE(icmp_ln12_reg_824_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U2_n_19),
        .Q(mul_ln13_reg_960[12]),
        .R(1'b0));
  FDRE \mul_ln13_reg_960_reg[13] 
       (.C(ap_clk),
        .CE(icmp_ln12_reg_824_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U2_n_18),
        .Q(mul_ln13_reg_960[13]),
        .R(1'b0));
  FDRE \mul_ln13_reg_960_reg[14] 
       (.C(ap_clk),
        .CE(icmp_ln12_reg_824_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U2_n_17),
        .Q(mul_ln13_reg_960[14]),
        .R(1'b0));
  FDRE \mul_ln13_reg_960_reg[15] 
       (.C(ap_clk),
        .CE(icmp_ln12_reg_824_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U2_n_16),
        .Q(mul_ln13_reg_960[15]),
        .R(1'b0));
  FDRE \mul_ln13_reg_960_reg[16] 
       (.C(ap_clk),
        .CE(icmp_ln12_reg_824_pp0_iter2_reg),
        .D(dout_reg__1_7[16]),
        .Q(mul_ln13_reg_960[16]),
        .R(1'b0));
  FDRE \mul_ln13_reg_960_reg[17] 
       (.C(ap_clk),
        .CE(icmp_ln12_reg_824_pp0_iter2_reg),
        .D(dout_reg__1_7[17]),
        .Q(mul_ln13_reg_960[17]),
        .R(1'b0));
  FDRE \mul_ln13_reg_960_reg[18] 
       (.C(ap_clk),
        .CE(icmp_ln12_reg_824_pp0_iter2_reg),
        .D(dout_reg__1_7[18]),
        .Q(mul_ln13_reg_960[18]),
        .R(1'b0));
  FDRE \mul_ln13_reg_960_reg[19] 
       (.C(ap_clk),
        .CE(icmp_ln12_reg_824_pp0_iter2_reg),
        .D(dout_reg__1_7[19]),
        .Q(mul_ln13_reg_960[19]),
        .R(1'b0));
  FDRE \mul_ln13_reg_960_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln12_reg_824_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U2_n_30),
        .Q(mul_ln13_reg_960[1]),
        .R(1'b0));
  FDRE \mul_ln13_reg_960_reg[20] 
       (.C(ap_clk),
        .CE(icmp_ln12_reg_824_pp0_iter2_reg),
        .D(dout_reg__1_7[20]),
        .Q(mul_ln13_reg_960[20]),
        .R(1'b0));
  FDRE \mul_ln13_reg_960_reg[21] 
       (.C(ap_clk),
        .CE(icmp_ln12_reg_824_pp0_iter2_reg),
        .D(dout_reg__1_7[21]),
        .Q(mul_ln13_reg_960[21]),
        .R(1'b0));
  FDRE \mul_ln13_reg_960_reg[22] 
       (.C(ap_clk),
        .CE(icmp_ln12_reg_824_pp0_iter2_reg),
        .D(dout_reg__1_7[22]),
        .Q(mul_ln13_reg_960[22]),
        .R(1'b0));
  FDRE \mul_ln13_reg_960_reg[23] 
       (.C(ap_clk),
        .CE(icmp_ln12_reg_824_pp0_iter2_reg),
        .D(dout_reg__1_7[23]),
        .Q(mul_ln13_reg_960[23]),
        .R(1'b0));
  FDRE \mul_ln13_reg_960_reg[24] 
       (.C(ap_clk),
        .CE(icmp_ln12_reg_824_pp0_iter2_reg),
        .D(dout_reg__1_7[24]),
        .Q(mul_ln13_reg_960[24]),
        .R(1'b0));
  FDRE \mul_ln13_reg_960_reg[25] 
       (.C(ap_clk),
        .CE(icmp_ln12_reg_824_pp0_iter2_reg),
        .D(dout_reg__1_7[25]),
        .Q(mul_ln13_reg_960[25]),
        .R(1'b0));
  FDRE \mul_ln13_reg_960_reg[26] 
       (.C(ap_clk),
        .CE(icmp_ln12_reg_824_pp0_iter2_reg),
        .D(dout_reg__1_7[26]),
        .Q(mul_ln13_reg_960[26]),
        .R(1'b0));
  FDRE \mul_ln13_reg_960_reg[27] 
       (.C(ap_clk),
        .CE(icmp_ln12_reg_824_pp0_iter2_reg),
        .D(dout_reg__1_7[27]),
        .Q(mul_ln13_reg_960[27]),
        .R(1'b0));
  FDRE \mul_ln13_reg_960_reg[28] 
       (.C(ap_clk),
        .CE(icmp_ln12_reg_824_pp0_iter2_reg),
        .D(dout_reg__1_7[28]),
        .Q(mul_ln13_reg_960[28]),
        .R(1'b0));
  FDRE \mul_ln13_reg_960_reg[29] 
       (.C(ap_clk),
        .CE(icmp_ln12_reg_824_pp0_iter2_reg),
        .D(dout_reg__1_7[29]),
        .Q(mul_ln13_reg_960[29]),
        .R(1'b0));
  FDRE \mul_ln13_reg_960_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln12_reg_824_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U2_n_29),
        .Q(mul_ln13_reg_960[2]),
        .R(1'b0));
  FDRE \mul_ln13_reg_960_reg[30] 
       (.C(ap_clk),
        .CE(icmp_ln12_reg_824_pp0_iter2_reg),
        .D(dout_reg__1_7[30]),
        .Q(mul_ln13_reg_960[30]),
        .R(1'b0));
  FDRE \mul_ln13_reg_960_reg[31] 
       (.C(ap_clk),
        .CE(icmp_ln12_reg_824_pp0_iter2_reg),
        .D(dout_reg__1_7[31]),
        .Q(mul_ln13_reg_960[31]),
        .R(1'b0));
  FDRE \mul_ln13_reg_960_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln12_reg_824_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U2_n_28),
        .Q(mul_ln13_reg_960[3]),
        .R(1'b0));
  FDRE \mul_ln13_reg_960_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln12_reg_824_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U2_n_27),
        .Q(mul_ln13_reg_960[4]),
        .R(1'b0));
  FDRE \mul_ln13_reg_960_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln12_reg_824_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U2_n_26),
        .Q(mul_ln13_reg_960[5]),
        .R(1'b0));
  FDRE \mul_ln13_reg_960_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln12_reg_824_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U2_n_25),
        .Q(mul_ln13_reg_960[6]),
        .R(1'b0));
  FDRE \mul_ln13_reg_960_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln12_reg_824_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U2_n_24),
        .Q(mul_ln13_reg_960[7]),
        .R(1'b0));
  FDRE \mul_ln13_reg_960_reg[8] 
       (.C(ap_clk),
        .CE(icmp_ln12_reg_824_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U2_n_23),
        .Q(mul_ln13_reg_960[8]),
        .R(1'b0));
  FDRE \mul_ln13_reg_960_reg[9] 
       (.C(ap_clk),
        .CE(icmp_ln12_reg_824_pp0_iter2_reg),
        .D(mul_32s_32s_32_2_1_U2_n_22),
        .Q(mul_ln13_reg_960[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mul_ln16_1_reg_975[31]_i_1 
       (.I0(icmp_ln12_1_reg_841_pp0_iter2_reg),
        .O(\mul_ln16_1_reg_975[31]_i_1_n_0 ));
  FDRE \mul_ln16_1_reg_975_reg[0] 
       (.C(ap_clk),
        .CE(\mul_ln16_1_reg_975[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U5_n_31),
        .Q(mul_ln16_1_reg_975[0]),
        .R(1'b0));
  FDRE \mul_ln16_1_reg_975_reg[10] 
       (.C(ap_clk),
        .CE(\mul_ln16_1_reg_975[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U5_n_21),
        .Q(mul_ln16_1_reg_975[10]),
        .R(1'b0));
  FDRE \mul_ln16_1_reg_975_reg[11] 
       (.C(ap_clk),
        .CE(\mul_ln16_1_reg_975[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U5_n_20),
        .Q(mul_ln16_1_reg_975[11]),
        .R(1'b0));
  FDRE \mul_ln16_1_reg_975_reg[12] 
       (.C(ap_clk),
        .CE(\mul_ln16_1_reg_975[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U5_n_19),
        .Q(mul_ln16_1_reg_975[12]),
        .R(1'b0));
  FDRE \mul_ln16_1_reg_975_reg[13] 
       (.C(ap_clk),
        .CE(\mul_ln16_1_reg_975[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U5_n_18),
        .Q(mul_ln16_1_reg_975[13]),
        .R(1'b0));
  FDRE \mul_ln16_1_reg_975_reg[14] 
       (.C(ap_clk),
        .CE(\mul_ln16_1_reg_975[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U5_n_17),
        .Q(mul_ln16_1_reg_975[14]),
        .R(1'b0));
  FDRE \mul_ln16_1_reg_975_reg[15] 
       (.C(ap_clk),
        .CE(\mul_ln16_1_reg_975[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U5_n_16),
        .Q(mul_ln16_1_reg_975[15]),
        .R(1'b0));
  FDRE \mul_ln16_1_reg_975_reg[16] 
       (.C(ap_clk),
        .CE(\mul_ln16_1_reg_975[31]_i_1_n_0 ),
        .D(dout_reg__1_10[16]),
        .Q(mul_ln16_1_reg_975[16]),
        .R(1'b0));
  FDRE \mul_ln16_1_reg_975_reg[17] 
       (.C(ap_clk),
        .CE(\mul_ln16_1_reg_975[31]_i_1_n_0 ),
        .D(dout_reg__1_10[17]),
        .Q(mul_ln16_1_reg_975[17]),
        .R(1'b0));
  FDRE \mul_ln16_1_reg_975_reg[18] 
       (.C(ap_clk),
        .CE(\mul_ln16_1_reg_975[31]_i_1_n_0 ),
        .D(dout_reg__1_10[18]),
        .Q(mul_ln16_1_reg_975[18]),
        .R(1'b0));
  FDRE \mul_ln16_1_reg_975_reg[19] 
       (.C(ap_clk),
        .CE(\mul_ln16_1_reg_975[31]_i_1_n_0 ),
        .D(dout_reg__1_10[19]),
        .Q(mul_ln16_1_reg_975[19]),
        .R(1'b0));
  FDRE \mul_ln16_1_reg_975_reg[1] 
       (.C(ap_clk),
        .CE(\mul_ln16_1_reg_975[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U5_n_30),
        .Q(mul_ln16_1_reg_975[1]),
        .R(1'b0));
  FDRE \mul_ln16_1_reg_975_reg[20] 
       (.C(ap_clk),
        .CE(\mul_ln16_1_reg_975[31]_i_1_n_0 ),
        .D(dout_reg__1_10[20]),
        .Q(mul_ln16_1_reg_975[20]),
        .R(1'b0));
  FDRE \mul_ln16_1_reg_975_reg[21] 
       (.C(ap_clk),
        .CE(\mul_ln16_1_reg_975[31]_i_1_n_0 ),
        .D(dout_reg__1_10[21]),
        .Q(mul_ln16_1_reg_975[21]),
        .R(1'b0));
  FDRE \mul_ln16_1_reg_975_reg[22] 
       (.C(ap_clk),
        .CE(\mul_ln16_1_reg_975[31]_i_1_n_0 ),
        .D(dout_reg__1_10[22]),
        .Q(mul_ln16_1_reg_975[22]),
        .R(1'b0));
  FDRE \mul_ln16_1_reg_975_reg[23] 
       (.C(ap_clk),
        .CE(\mul_ln16_1_reg_975[31]_i_1_n_0 ),
        .D(dout_reg__1_10[23]),
        .Q(mul_ln16_1_reg_975[23]),
        .R(1'b0));
  FDRE \mul_ln16_1_reg_975_reg[24] 
       (.C(ap_clk),
        .CE(\mul_ln16_1_reg_975[31]_i_1_n_0 ),
        .D(dout_reg__1_10[24]),
        .Q(mul_ln16_1_reg_975[24]),
        .R(1'b0));
  FDRE \mul_ln16_1_reg_975_reg[25] 
       (.C(ap_clk),
        .CE(\mul_ln16_1_reg_975[31]_i_1_n_0 ),
        .D(dout_reg__1_10[25]),
        .Q(mul_ln16_1_reg_975[25]),
        .R(1'b0));
  FDRE \mul_ln16_1_reg_975_reg[26] 
       (.C(ap_clk),
        .CE(\mul_ln16_1_reg_975[31]_i_1_n_0 ),
        .D(dout_reg__1_10[26]),
        .Q(mul_ln16_1_reg_975[26]),
        .R(1'b0));
  FDRE \mul_ln16_1_reg_975_reg[27] 
       (.C(ap_clk),
        .CE(\mul_ln16_1_reg_975[31]_i_1_n_0 ),
        .D(dout_reg__1_10[27]),
        .Q(mul_ln16_1_reg_975[27]),
        .R(1'b0));
  FDRE \mul_ln16_1_reg_975_reg[28] 
       (.C(ap_clk),
        .CE(\mul_ln16_1_reg_975[31]_i_1_n_0 ),
        .D(dout_reg__1_10[28]),
        .Q(mul_ln16_1_reg_975[28]),
        .R(1'b0));
  FDRE \mul_ln16_1_reg_975_reg[29] 
       (.C(ap_clk),
        .CE(\mul_ln16_1_reg_975[31]_i_1_n_0 ),
        .D(dout_reg__1_10[29]),
        .Q(mul_ln16_1_reg_975[29]),
        .R(1'b0));
  FDRE \mul_ln16_1_reg_975_reg[2] 
       (.C(ap_clk),
        .CE(\mul_ln16_1_reg_975[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U5_n_29),
        .Q(mul_ln16_1_reg_975[2]),
        .R(1'b0));
  FDRE \mul_ln16_1_reg_975_reg[30] 
       (.C(ap_clk),
        .CE(\mul_ln16_1_reg_975[31]_i_1_n_0 ),
        .D(dout_reg__1_10[30]),
        .Q(mul_ln16_1_reg_975[30]),
        .R(1'b0));
  FDRE \mul_ln16_1_reg_975_reg[31] 
       (.C(ap_clk),
        .CE(\mul_ln16_1_reg_975[31]_i_1_n_0 ),
        .D(dout_reg__1_10[31]),
        .Q(mul_ln16_1_reg_975[31]),
        .R(1'b0));
  FDRE \mul_ln16_1_reg_975_reg[3] 
       (.C(ap_clk),
        .CE(\mul_ln16_1_reg_975[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U5_n_28),
        .Q(mul_ln16_1_reg_975[3]),
        .R(1'b0));
  FDRE \mul_ln16_1_reg_975_reg[4] 
       (.C(ap_clk),
        .CE(\mul_ln16_1_reg_975[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U5_n_27),
        .Q(mul_ln16_1_reg_975[4]),
        .R(1'b0));
  FDRE \mul_ln16_1_reg_975_reg[5] 
       (.C(ap_clk),
        .CE(\mul_ln16_1_reg_975[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U5_n_26),
        .Q(mul_ln16_1_reg_975[5]),
        .R(1'b0));
  FDRE \mul_ln16_1_reg_975_reg[6] 
       (.C(ap_clk),
        .CE(\mul_ln16_1_reg_975[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U5_n_25),
        .Q(mul_ln16_1_reg_975[6]),
        .R(1'b0));
  FDRE \mul_ln16_1_reg_975_reg[7] 
       (.C(ap_clk),
        .CE(\mul_ln16_1_reg_975[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U5_n_24),
        .Q(mul_ln16_1_reg_975[7]),
        .R(1'b0));
  FDRE \mul_ln16_1_reg_975_reg[8] 
       (.C(ap_clk),
        .CE(\mul_ln16_1_reg_975[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U5_n_23),
        .Q(mul_ln16_1_reg_975[8]),
        .R(1'b0));
  FDRE \mul_ln16_1_reg_975_reg[9] 
       (.C(ap_clk),
        .CE(\mul_ln16_1_reg_975[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U5_n_22),
        .Q(mul_ln16_1_reg_975[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mul_ln16_2_reg_985[31]_i_1 
       (.I0(icmp_ln12_2_reg_858_pp0_iter2_reg),
        .O(\mul_ln16_2_reg_985[31]_i_1_n_0 ));
  FDRE \mul_ln16_2_reg_985_reg[0] 
       (.C(ap_clk),
        .CE(\mul_ln16_2_reg_985[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U7_n_31),
        .Q(mul_ln16_2_reg_985[0]),
        .R(1'b0));
  FDRE \mul_ln16_2_reg_985_reg[10] 
       (.C(ap_clk),
        .CE(\mul_ln16_2_reg_985[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U7_n_21),
        .Q(mul_ln16_2_reg_985[10]),
        .R(1'b0));
  FDRE \mul_ln16_2_reg_985_reg[11] 
       (.C(ap_clk),
        .CE(\mul_ln16_2_reg_985[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U7_n_20),
        .Q(mul_ln16_2_reg_985[11]),
        .R(1'b0));
  FDRE \mul_ln16_2_reg_985_reg[12] 
       (.C(ap_clk),
        .CE(\mul_ln16_2_reg_985[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U7_n_19),
        .Q(mul_ln16_2_reg_985[12]),
        .R(1'b0));
  FDRE \mul_ln16_2_reg_985_reg[13] 
       (.C(ap_clk),
        .CE(\mul_ln16_2_reg_985[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U7_n_18),
        .Q(mul_ln16_2_reg_985[13]),
        .R(1'b0));
  FDRE \mul_ln16_2_reg_985_reg[14] 
       (.C(ap_clk),
        .CE(\mul_ln16_2_reg_985[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U7_n_17),
        .Q(mul_ln16_2_reg_985[14]),
        .R(1'b0));
  FDRE \mul_ln16_2_reg_985_reg[15] 
       (.C(ap_clk),
        .CE(\mul_ln16_2_reg_985[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U7_n_16),
        .Q(mul_ln16_2_reg_985[15]),
        .R(1'b0));
  FDRE \mul_ln16_2_reg_985_reg[16] 
       (.C(ap_clk),
        .CE(\mul_ln16_2_reg_985[31]_i_1_n_0 ),
        .D(dout_reg__1_12[16]),
        .Q(mul_ln16_2_reg_985[16]),
        .R(1'b0));
  FDRE \mul_ln16_2_reg_985_reg[17] 
       (.C(ap_clk),
        .CE(\mul_ln16_2_reg_985[31]_i_1_n_0 ),
        .D(dout_reg__1_12[17]),
        .Q(mul_ln16_2_reg_985[17]),
        .R(1'b0));
  FDRE \mul_ln16_2_reg_985_reg[18] 
       (.C(ap_clk),
        .CE(\mul_ln16_2_reg_985[31]_i_1_n_0 ),
        .D(dout_reg__1_12[18]),
        .Q(mul_ln16_2_reg_985[18]),
        .R(1'b0));
  FDRE \mul_ln16_2_reg_985_reg[19] 
       (.C(ap_clk),
        .CE(\mul_ln16_2_reg_985[31]_i_1_n_0 ),
        .D(dout_reg__1_12[19]),
        .Q(mul_ln16_2_reg_985[19]),
        .R(1'b0));
  FDRE \mul_ln16_2_reg_985_reg[1] 
       (.C(ap_clk),
        .CE(\mul_ln16_2_reg_985[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U7_n_30),
        .Q(mul_ln16_2_reg_985[1]),
        .R(1'b0));
  FDRE \mul_ln16_2_reg_985_reg[20] 
       (.C(ap_clk),
        .CE(\mul_ln16_2_reg_985[31]_i_1_n_0 ),
        .D(dout_reg__1_12[20]),
        .Q(mul_ln16_2_reg_985[20]),
        .R(1'b0));
  FDRE \mul_ln16_2_reg_985_reg[21] 
       (.C(ap_clk),
        .CE(\mul_ln16_2_reg_985[31]_i_1_n_0 ),
        .D(dout_reg__1_12[21]),
        .Q(mul_ln16_2_reg_985[21]),
        .R(1'b0));
  FDRE \mul_ln16_2_reg_985_reg[22] 
       (.C(ap_clk),
        .CE(\mul_ln16_2_reg_985[31]_i_1_n_0 ),
        .D(dout_reg__1_12[22]),
        .Q(mul_ln16_2_reg_985[22]),
        .R(1'b0));
  FDRE \mul_ln16_2_reg_985_reg[23] 
       (.C(ap_clk),
        .CE(\mul_ln16_2_reg_985[31]_i_1_n_0 ),
        .D(dout_reg__1_12[23]),
        .Q(mul_ln16_2_reg_985[23]),
        .R(1'b0));
  FDRE \mul_ln16_2_reg_985_reg[24] 
       (.C(ap_clk),
        .CE(\mul_ln16_2_reg_985[31]_i_1_n_0 ),
        .D(dout_reg__1_12[24]),
        .Q(mul_ln16_2_reg_985[24]),
        .R(1'b0));
  FDRE \mul_ln16_2_reg_985_reg[25] 
       (.C(ap_clk),
        .CE(\mul_ln16_2_reg_985[31]_i_1_n_0 ),
        .D(dout_reg__1_12[25]),
        .Q(mul_ln16_2_reg_985[25]),
        .R(1'b0));
  FDRE \mul_ln16_2_reg_985_reg[26] 
       (.C(ap_clk),
        .CE(\mul_ln16_2_reg_985[31]_i_1_n_0 ),
        .D(dout_reg__1_12[26]),
        .Q(mul_ln16_2_reg_985[26]),
        .R(1'b0));
  FDRE \mul_ln16_2_reg_985_reg[27] 
       (.C(ap_clk),
        .CE(\mul_ln16_2_reg_985[31]_i_1_n_0 ),
        .D(dout_reg__1_12[27]),
        .Q(mul_ln16_2_reg_985[27]),
        .R(1'b0));
  FDRE \mul_ln16_2_reg_985_reg[28] 
       (.C(ap_clk),
        .CE(\mul_ln16_2_reg_985[31]_i_1_n_0 ),
        .D(dout_reg__1_12[28]),
        .Q(mul_ln16_2_reg_985[28]),
        .R(1'b0));
  FDRE \mul_ln16_2_reg_985_reg[29] 
       (.C(ap_clk),
        .CE(\mul_ln16_2_reg_985[31]_i_1_n_0 ),
        .D(dout_reg__1_12[29]),
        .Q(mul_ln16_2_reg_985[29]),
        .R(1'b0));
  FDRE \mul_ln16_2_reg_985_reg[2] 
       (.C(ap_clk),
        .CE(\mul_ln16_2_reg_985[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U7_n_29),
        .Q(mul_ln16_2_reg_985[2]),
        .R(1'b0));
  FDRE \mul_ln16_2_reg_985_reg[30] 
       (.C(ap_clk),
        .CE(\mul_ln16_2_reg_985[31]_i_1_n_0 ),
        .D(dout_reg__1_12[30]),
        .Q(mul_ln16_2_reg_985[30]),
        .R(1'b0));
  FDRE \mul_ln16_2_reg_985_reg[31] 
       (.C(ap_clk),
        .CE(\mul_ln16_2_reg_985[31]_i_1_n_0 ),
        .D(dout_reg__1_12[31]),
        .Q(mul_ln16_2_reg_985[31]),
        .R(1'b0));
  FDRE \mul_ln16_2_reg_985_reg[3] 
       (.C(ap_clk),
        .CE(\mul_ln16_2_reg_985[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U7_n_28),
        .Q(mul_ln16_2_reg_985[3]),
        .R(1'b0));
  FDRE \mul_ln16_2_reg_985_reg[4] 
       (.C(ap_clk),
        .CE(\mul_ln16_2_reg_985[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U7_n_27),
        .Q(mul_ln16_2_reg_985[4]),
        .R(1'b0));
  FDRE \mul_ln16_2_reg_985_reg[5] 
       (.C(ap_clk),
        .CE(\mul_ln16_2_reg_985[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U7_n_26),
        .Q(mul_ln16_2_reg_985[5]),
        .R(1'b0));
  FDRE \mul_ln16_2_reg_985_reg[6] 
       (.C(ap_clk),
        .CE(\mul_ln16_2_reg_985[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U7_n_25),
        .Q(mul_ln16_2_reg_985[6]),
        .R(1'b0));
  FDRE \mul_ln16_2_reg_985_reg[7] 
       (.C(ap_clk),
        .CE(\mul_ln16_2_reg_985[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U7_n_24),
        .Q(mul_ln16_2_reg_985[7]),
        .R(1'b0));
  FDRE \mul_ln16_2_reg_985_reg[8] 
       (.C(ap_clk),
        .CE(\mul_ln16_2_reg_985[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U7_n_23),
        .Q(mul_ln16_2_reg_985[8]),
        .R(1'b0));
  FDRE \mul_ln16_2_reg_985_reg[9] 
       (.C(ap_clk),
        .CE(\mul_ln16_2_reg_985[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U7_n_22),
        .Q(mul_ln16_2_reg_985[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mul_ln16_3_reg_995[31]_i_1 
       (.I0(icmp_ln12_3_reg_875_pp0_iter2_reg),
        .O(\mul_ln16_3_reg_995[31]_i_1_n_0 ));
  FDRE \mul_ln16_3_reg_995_reg[0] 
       (.C(ap_clk),
        .CE(\mul_ln16_3_reg_995[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U9_n_31),
        .Q(mul_ln16_3_reg_995[0]),
        .R(1'b0));
  FDRE \mul_ln16_3_reg_995_reg[10] 
       (.C(ap_clk),
        .CE(\mul_ln16_3_reg_995[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U9_n_21),
        .Q(mul_ln16_3_reg_995[10]),
        .R(1'b0));
  FDRE \mul_ln16_3_reg_995_reg[11] 
       (.C(ap_clk),
        .CE(\mul_ln16_3_reg_995[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U9_n_20),
        .Q(mul_ln16_3_reg_995[11]),
        .R(1'b0));
  FDRE \mul_ln16_3_reg_995_reg[12] 
       (.C(ap_clk),
        .CE(\mul_ln16_3_reg_995[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U9_n_19),
        .Q(mul_ln16_3_reg_995[12]),
        .R(1'b0));
  FDRE \mul_ln16_3_reg_995_reg[13] 
       (.C(ap_clk),
        .CE(\mul_ln16_3_reg_995[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U9_n_18),
        .Q(mul_ln16_3_reg_995[13]),
        .R(1'b0));
  FDRE \mul_ln16_3_reg_995_reg[14] 
       (.C(ap_clk),
        .CE(\mul_ln16_3_reg_995[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U9_n_17),
        .Q(mul_ln16_3_reg_995[14]),
        .R(1'b0));
  FDRE \mul_ln16_3_reg_995_reg[15] 
       (.C(ap_clk),
        .CE(\mul_ln16_3_reg_995[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U9_n_16),
        .Q(mul_ln16_3_reg_995[15]),
        .R(1'b0));
  FDRE \mul_ln16_3_reg_995_reg[16] 
       (.C(ap_clk),
        .CE(\mul_ln16_3_reg_995[31]_i_1_n_0 ),
        .D(dout_reg__1_14[16]),
        .Q(mul_ln16_3_reg_995[16]),
        .R(1'b0));
  FDRE \mul_ln16_3_reg_995_reg[17] 
       (.C(ap_clk),
        .CE(\mul_ln16_3_reg_995[31]_i_1_n_0 ),
        .D(dout_reg__1_14[17]),
        .Q(mul_ln16_3_reg_995[17]),
        .R(1'b0));
  FDRE \mul_ln16_3_reg_995_reg[18] 
       (.C(ap_clk),
        .CE(\mul_ln16_3_reg_995[31]_i_1_n_0 ),
        .D(dout_reg__1_14[18]),
        .Q(mul_ln16_3_reg_995[18]),
        .R(1'b0));
  FDRE \mul_ln16_3_reg_995_reg[19] 
       (.C(ap_clk),
        .CE(\mul_ln16_3_reg_995[31]_i_1_n_0 ),
        .D(dout_reg__1_14[19]),
        .Q(mul_ln16_3_reg_995[19]),
        .R(1'b0));
  FDRE \mul_ln16_3_reg_995_reg[1] 
       (.C(ap_clk),
        .CE(\mul_ln16_3_reg_995[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U9_n_30),
        .Q(mul_ln16_3_reg_995[1]),
        .R(1'b0));
  FDRE \mul_ln16_3_reg_995_reg[20] 
       (.C(ap_clk),
        .CE(\mul_ln16_3_reg_995[31]_i_1_n_0 ),
        .D(dout_reg__1_14[20]),
        .Q(mul_ln16_3_reg_995[20]),
        .R(1'b0));
  FDRE \mul_ln16_3_reg_995_reg[21] 
       (.C(ap_clk),
        .CE(\mul_ln16_3_reg_995[31]_i_1_n_0 ),
        .D(dout_reg__1_14[21]),
        .Q(mul_ln16_3_reg_995[21]),
        .R(1'b0));
  FDRE \mul_ln16_3_reg_995_reg[22] 
       (.C(ap_clk),
        .CE(\mul_ln16_3_reg_995[31]_i_1_n_0 ),
        .D(dout_reg__1_14[22]),
        .Q(mul_ln16_3_reg_995[22]),
        .R(1'b0));
  FDRE \mul_ln16_3_reg_995_reg[23] 
       (.C(ap_clk),
        .CE(\mul_ln16_3_reg_995[31]_i_1_n_0 ),
        .D(dout_reg__1_14[23]),
        .Q(mul_ln16_3_reg_995[23]),
        .R(1'b0));
  FDRE \mul_ln16_3_reg_995_reg[24] 
       (.C(ap_clk),
        .CE(\mul_ln16_3_reg_995[31]_i_1_n_0 ),
        .D(dout_reg__1_14[24]),
        .Q(mul_ln16_3_reg_995[24]),
        .R(1'b0));
  FDRE \mul_ln16_3_reg_995_reg[25] 
       (.C(ap_clk),
        .CE(\mul_ln16_3_reg_995[31]_i_1_n_0 ),
        .D(dout_reg__1_14[25]),
        .Q(mul_ln16_3_reg_995[25]),
        .R(1'b0));
  FDRE \mul_ln16_3_reg_995_reg[26] 
       (.C(ap_clk),
        .CE(\mul_ln16_3_reg_995[31]_i_1_n_0 ),
        .D(dout_reg__1_14[26]),
        .Q(mul_ln16_3_reg_995[26]),
        .R(1'b0));
  FDRE \mul_ln16_3_reg_995_reg[27] 
       (.C(ap_clk),
        .CE(\mul_ln16_3_reg_995[31]_i_1_n_0 ),
        .D(dout_reg__1_14[27]),
        .Q(mul_ln16_3_reg_995[27]),
        .R(1'b0));
  FDRE \mul_ln16_3_reg_995_reg[28] 
       (.C(ap_clk),
        .CE(\mul_ln16_3_reg_995[31]_i_1_n_0 ),
        .D(dout_reg__1_14[28]),
        .Q(mul_ln16_3_reg_995[28]),
        .R(1'b0));
  FDRE \mul_ln16_3_reg_995_reg[29] 
       (.C(ap_clk),
        .CE(\mul_ln16_3_reg_995[31]_i_1_n_0 ),
        .D(dout_reg__1_14[29]),
        .Q(mul_ln16_3_reg_995[29]),
        .R(1'b0));
  FDRE \mul_ln16_3_reg_995_reg[2] 
       (.C(ap_clk),
        .CE(\mul_ln16_3_reg_995[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U9_n_29),
        .Q(mul_ln16_3_reg_995[2]),
        .R(1'b0));
  FDRE \mul_ln16_3_reg_995_reg[30] 
       (.C(ap_clk),
        .CE(\mul_ln16_3_reg_995[31]_i_1_n_0 ),
        .D(dout_reg__1_14[30]),
        .Q(mul_ln16_3_reg_995[30]),
        .R(1'b0));
  FDRE \mul_ln16_3_reg_995_reg[31] 
       (.C(ap_clk),
        .CE(\mul_ln16_3_reg_995[31]_i_1_n_0 ),
        .D(dout_reg__1_14[31]),
        .Q(mul_ln16_3_reg_995[31]),
        .R(1'b0));
  FDRE \mul_ln16_3_reg_995_reg[3] 
       (.C(ap_clk),
        .CE(\mul_ln16_3_reg_995[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U9_n_28),
        .Q(mul_ln16_3_reg_995[3]),
        .R(1'b0));
  FDRE \mul_ln16_3_reg_995_reg[4] 
       (.C(ap_clk),
        .CE(\mul_ln16_3_reg_995[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U9_n_27),
        .Q(mul_ln16_3_reg_995[4]),
        .R(1'b0));
  FDRE \mul_ln16_3_reg_995_reg[5] 
       (.C(ap_clk),
        .CE(\mul_ln16_3_reg_995[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U9_n_26),
        .Q(mul_ln16_3_reg_995[5]),
        .R(1'b0));
  FDRE \mul_ln16_3_reg_995_reg[6] 
       (.C(ap_clk),
        .CE(\mul_ln16_3_reg_995[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U9_n_25),
        .Q(mul_ln16_3_reg_995[6]),
        .R(1'b0));
  FDRE \mul_ln16_3_reg_995_reg[7] 
       (.C(ap_clk),
        .CE(\mul_ln16_3_reg_995[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U9_n_24),
        .Q(mul_ln16_3_reg_995[7]),
        .R(1'b0));
  FDRE \mul_ln16_3_reg_995_reg[8] 
       (.C(ap_clk),
        .CE(\mul_ln16_3_reg_995[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U9_n_23),
        .Q(mul_ln16_3_reg_995[8]),
        .R(1'b0));
  FDRE \mul_ln16_3_reg_995_reg[9] 
       (.C(ap_clk),
        .CE(\mul_ln16_3_reg_995[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U9_n_22),
        .Q(mul_ln16_3_reg_995[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mul_ln16_4_reg_1005[31]_i_1 
       (.I0(icmp_ln12_4_reg_892_pp0_iter2_reg),
        .O(\mul_ln16_4_reg_1005[31]_i_1_n_0 ));
  FDRE \mul_ln16_4_reg_1005_reg[0] 
       (.C(ap_clk),
        .CE(\mul_ln16_4_reg_1005[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U11_n_31),
        .Q(mul_ln16_4_reg_1005[0]),
        .R(1'b0));
  FDRE \mul_ln16_4_reg_1005_reg[10] 
       (.C(ap_clk),
        .CE(\mul_ln16_4_reg_1005[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U11_n_21),
        .Q(mul_ln16_4_reg_1005[10]),
        .R(1'b0));
  FDRE \mul_ln16_4_reg_1005_reg[11] 
       (.C(ap_clk),
        .CE(\mul_ln16_4_reg_1005[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U11_n_20),
        .Q(mul_ln16_4_reg_1005[11]),
        .R(1'b0));
  FDRE \mul_ln16_4_reg_1005_reg[12] 
       (.C(ap_clk),
        .CE(\mul_ln16_4_reg_1005[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U11_n_19),
        .Q(mul_ln16_4_reg_1005[12]),
        .R(1'b0));
  FDRE \mul_ln16_4_reg_1005_reg[13] 
       (.C(ap_clk),
        .CE(\mul_ln16_4_reg_1005[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U11_n_18),
        .Q(mul_ln16_4_reg_1005[13]),
        .R(1'b0));
  FDRE \mul_ln16_4_reg_1005_reg[14] 
       (.C(ap_clk),
        .CE(\mul_ln16_4_reg_1005[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U11_n_17),
        .Q(mul_ln16_4_reg_1005[14]),
        .R(1'b0));
  FDRE \mul_ln16_4_reg_1005_reg[15] 
       (.C(ap_clk),
        .CE(\mul_ln16_4_reg_1005[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U11_n_16),
        .Q(mul_ln16_4_reg_1005[15]),
        .R(1'b0));
  FDRE \mul_ln16_4_reg_1005_reg[16] 
       (.C(ap_clk),
        .CE(\mul_ln16_4_reg_1005[31]_i_1_n_0 ),
        .D(dout_reg__1_0[16]),
        .Q(mul_ln16_4_reg_1005[16]),
        .R(1'b0));
  FDRE \mul_ln16_4_reg_1005_reg[17] 
       (.C(ap_clk),
        .CE(\mul_ln16_4_reg_1005[31]_i_1_n_0 ),
        .D(dout_reg__1_0[17]),
        .Q(mul_ln16_4_reg_1005[17]),
        .R(1'b0));
  FDRE \mul_ln16_4_reg_1005_reg[18] 
       (.C(ap_clk),
        .CE(\mul_ln16_4_reg_1005[31]_i_1_n_0 ),
        .D(dout_reg__1_0[18]),
        .Q(mul_ln16_4_reg_1005[18]),
        .R(1'b0));
  FDRE \mul_ln16_4_reg_1005_reg[19] 
       (.C(ap_clk),
        .CE(\mul_ln16_4_reg_1005[31]_i_1_n_0 ),
        .D(dout_reg__1_0[19]),
        .Q(mul_ln16_4_reg_1005[19]),
        .R(1'b0));
  FDRE \mul_ln16_4_reg_1005_reg[1] 
       (.C(ap_clk),
        .CE(\mul_ln16_4_reg_1005[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U11_n_30),
        .Q(mul_ln16_4_reg_1005[1]),
        .R(1'b0));
  FDRE \mul_ln16_4_reg_1005_reg[20] 
       (.C(ap_clk),
        .CE(\mul_ln16_4_reg_1005[31]_i_1_n_0 ),
        .D(dout_reg__1_0[20]),
        .Q(mul_ln16_4_reg_1005[20]),
        .R(1'b0));
  FDRE \mul_ln16_4_reg_1005_reg[21] 
       (.C(ap_clk),
        .CE(\mul_ln16_4_reg_1005[31]_i_1_n_0 ),
        .D(dout_reg__1_0[21]),
        .Q(mul_ln16_4_reg_1005[21]),
        .R(1'b0));
  FDRE \mul_ln16_4_reg_1005_reg[22] 
       (.C(ap_clk),
        .CE(\mul_ln16_4_reg_1005[31]_i_1_n_0 ),
        .D(dout_reg__1_0[22]),
        .Q(mul_ln16_4_reg_1005[22]),
        .R(1'b0));
  FDRE \mul_ln16_4_reg_1005_reg[23] 
       (.C(ap_clk),
        .CE(\mul_ln16_4_reg_1005[31]_i_1_n_0 ),
        .D(dout_reg__1_0[23]),
        .Q(mul_ln16_4_reg_1005[23]),
        .R(1'b0));
  FDRE \mul_ln16_4_reg_1005_reg[24] 
       (.C(ap_clk),
        .CE(\mul_ln16_4_reg_1005[31]_i_1_n_0 ),
        .D(dout_reg__1_0[24]),
        .Q(mul_ln16_4_reg_1005[24]),
        .R(1'b0));
  FDRE \mul_ln16_4_reg_1005_reg[25] 
       (.C(ap_clk),
        .CE(\mul_ln16_4_reg_1005[31]_i_1_n_0 ),
        .D(dout_reg__1_0[25]),
        .Q(mul_ln16_4_reg_1005[25]),
        .R(1'b0));
  FDRE \mul_ln16_4_reg_1005_reg[26] 
       (.C(ap_clk),
        .CE(\mul_ln16_4_reg_1005[31]_i_1_n_0 ),
        .D(dout_reg__1_0[26]),
        .Q(mul_ln16_4_reg_1005[26]),
        .R(1'b0));
  FDRE \mul_ln16_4_reg_1005_reg[27] 
       (.C(ap_clk),
        .CE(\mul_ln16_4_reg_1005[31]_i_1_n_0 ),
        .D(dout_reg__1_0[27]),
        .Q(mul_ln16_4_reg_1005[27]),
        .R(1'b0));
  FDRE \mul_ln16_4_reg_1005_reg[28] 
       (.C(ap_clk),
        .CE(\mul_ln16_4_reg_1005[31]_i_1_n_0 ),
        .D(dout_reg__1_0[28]),
        .Q(mul_ln16_4_reg_1005[28]),
        .R(1'b0));
  FDRE \mul_ln16_4_reg_1005_reg[29] 
       (.C(ap_clk),
        .CE(\mul_ln16_4_reg_1005[31]_i_1_n_0 ),
        .D(dout_reg__1_0[29]),
        .Q(mul_ln16_4_reg_1005[29]),
        .R(1'b0));
  FDRE \mul_ln16_4_reg_1005_reg[2] 
       (.C(ap_clk),
        .CE(\mul_ln16_4_reg_1005[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U11_n_29),
        .Q(mul_ln16_4_reg_1005[2]),
        .R(1'b0));
  FDRE \mul_ln16_4_reg_1005_reg[30] 
       (.C(ap_clk),
        .CE(\mul_ln16_4_reg_1005[31]_i_1_n_0 ),
        .D(dout_reg__1_0[30]),
        .Q(mul_ln16_4_reg_1005[30]),
        .R(1'b0));
  FDRE \mul_ln16_4_reg_1005_reg[31] 
       (.C(ap_clk),
        .CE(\mul_ln16_4_reg_1005[31]_i_1_n_0 ),
        .D(dout_reg__1_0[31]),
        .Q(mul_ln16_4_reg_1005[31]),
        .R(1'b0));
  FDRE \mul_ln16_4_reg_1005_reg[3] 
       (.C(ap_clk),
        .CE(\mul_ln16_4_reg_1005[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U11_n_28),
        .Q(mul_ln16_4_reg_1005[3]),
        .R(1'b0));
  FDRE \mul_ln16_4_reg_1005_reg[4] 
       (.C(ap_clk),
        .CE(\mul_ln16_4_reg_1005[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U11_n_27),
        .Q(mul_ln16_4_reg_1005[4]),
        .R(1'b0));
  FDRE \mul_ln16_4_reg_1005_reg[5] 
       (.C(ap_clk),
        .CE(\mul_ln16_4_reg_1005[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U11_n_26),
        .Q(mul_ln16_4_reg_1005[5]),
        .R(1'b0));
  FDRE \mul_ln16_4_reg_1005_reg[6] 
       (.C(ap_clk),
        .CE(\mul_ln16_4_reg_1005[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U11_n_25),
        .Q(mul_ln16_4_reg_1005[6]),
        .R(1'b0));
  FDRE \mul_ln16_4_reg_1005_reg[7] 
       (.C(ap_clk),
        .CE(\mul_ln16_4_reg_1005[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U11_n_24),
        .Q(mul_ln16_4_reg_1005[7]),
        .R(1'b0));
  FDRE \mul_ln16_4_reg_1005_reg[8] 
       (.C(ap_clk),
        .CE(\mul_ln16_4_reg_1005[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U11_n_23),
        .Q(mul_ln16_4_reg_1005[8]),
        .R(1'b0));
  FDRE \mul_ln16_4_reg_1005_reg[9] 
       (.C(ap_clk),
        .CE(\mul_ln16_4_reg_1005[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U11_n_22),
        .Q(mul_ln16_4_reg_1005[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mul_ln16_5_reg_1015[31]_i_1 
       (.I0(icmp_ln12_5_reg_909_pp0_iter2_reg),
        .O(\mul_ln16_5_reg_1015[31]_i_1_n_0 ));
  FDRE \mul_ln16_5_reg_1015_reg[0] 
       (.C(ap_clk),
        .CE(\mul_ln16_5_reg_1015[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U13_n_31),
        .Q(mul_ln16_5_reg_1015[0]),
        .R(1'b0));
  FDRE \mul_ln16_5_reg_1015_reg[10] 
       (.C(ap_clk),
        .CE(\mul_ln16_5_reg_1015[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U13_n_21),
        .Q(mul_ln16_5_reg_1015[10]),
        .R(1'b0));
  FDRE \mul_ln16_5_reg_1015_reg[11] 
       (.C(ap_clk),
        .CE(\mul_ln16_5_reg_1015[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U13_n_20),
        .Q(mul_ln16_5_reg_1015[11]),
        .R(1'b0));
  FDRE \mul_ln16_5_reg_1015_reg[12] 
       (.C(ap_clk),
        .CE(\mul_ln16_5_reg_1015[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U13_n_19),
        .Q(mul_ln16_5_reg_1015[12]),
        .R(1'b0));
  FDRE \mul_ln16_5_reg_1015_reg[13] 
       (.C(ap_clk),
        .CE(\mul_ln16_5_reg_1015[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U13_n_18),
        .Q(mul_ln16_5_reg_1015[13]),
        .R(1'b0));
  FDRE \mul_ln16_5_reg_1015_reg[14] 
       (.C(ap_clk),
        .CE(\mul_ln16_5_reg_1015[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U13_n_17),
        .Q(mul_ln16_5_reg_1015[14]),
        .R(1'b0));
  FDRE \mul_ln16_5_reg_1015_reg[15] 
       (.C(ap_clk),
        .CE(\mul_ln16_5_reg_1015[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U13_n_16),
        .Q(mul_ln16_5_reg_1015[15]),
        .R(1'b0));
  FDRE \mul_ln16_5_reg_1015_reg[16] 
       (.C(ap_clk),
        .CE(\mul_ln16_5_reg_1015[31]_i_1_n_0 ),
        .D(dout_reg__1_2[16]),
        .Q(mul_ln16_5_reg_1015[16]),
        .R(1'b0));
  FDRE \mul_ln16_5_reg_1015_reg[17] 
       (.C(ap_clk),
        .CE(\mul_ln16_5_reg_1015[31]_i_1_n_0 ),
        .D(dout_reg__1_2[17]),
        .Q(mul_ln16_5_reg_1015[17]),
        .R(1'b0));
  FDRE \mul_ln16_5_reg_1015_reg[18] 
       (.C(ap_clk),
        .CE(\mul_ln16_5_reg_1015[31]_i_1_n_0 ),
        .D(dout_reg__1_2[18]),
        .Q(mul_ln16_5_reg_1015[18]),
        .R(1'b0));
  FDRE \mul_ln16_5_reg_1015_reg[19] 
       (.C(ap_clk),
        .CE(\mul_ln16_5_reg_1015[31]_i_1_n_0 ),
        .D(dout_reg__1_2[19]),
        .Q(mul_ln16_5_reg_1015[19]),
        .R(1'b0));
  FDRE \mul_ln16_5_reg_1015_reg[1] 
       (.C(ap_clk),
        .CE(\mul_ln16_5_reg_1015[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U13_n_30),
        .Q(mul_ln16_5_reg_1015[1]),
        .R(1'b0));
  FDRE \mul_ln16_5_reg_1015_reg[20] 
       (.C(ap_clk),
        .CE(\mul_ln16_5_reg_1015[31]_i_1_n_0 ),
        .D(dout_reg__1_2[20]),
        .Q(mul_ln16_5_reg_1015[20]),
        .R(1'b0));
  FDRE \mul_ln16_5_reg_1015_reg[21] 
       (.C(ap_clk),
        .CE(\mul_ln16_5_reg_1015[31]_i_1_n_0 ),
        .D(dout_reg__1_2[21]),
        .Q(mul_ln16_5_reg_1015[21]),
        .R(1'b0));
  FDRE \mul_ln16_5_reg_1015_reg[22] 
       (.C(ap_clk),
        .CE(\mul_ln16_5_reg_1015[31]_i_1_n_0 ),
        .D(dout_reg__1_2[22]),
        .Q(mul_ln16_5_reg_1015[22]),
        .R(1'b0));
  FDRE \mul_ln16_5_reg_1015_reg[23] 
       (.C(ap_clk),
        .CE(\mul_ln16_5_reg_1015[31]_i_1_n_0 ),
        .D(dout_reg__1_2[23]),
        .Q(mul_ln16_5_reg_1015[23]),
        .R(1'b0));
  FDRE \mul_ln16_5_reg_1015_reg[24] 
       (.C(ap_clk),
        .CE(\mul_ln16_5_reg_1015[31]_i_1_n_0 ),
        .D(dout_reg__1_2[24]),
        .Q(mul_ln16_5_reg_1015[24]),
        .R(1'b0));
  FDRE \mul_ln16_5_reg_1015_reg[25] 
       (.C(ap_clk),
        .CE(\mul_ln16_5_reg_1015[31]_i_1_n_0 ),
        .D(dout_reg__1_2[25]),
        .Q(mul_ln16_5_reg_1015[25]),
        .R(1'b0));
  FDRE \mul_ln16_5_reg_1015_reg[26] 
       (.C(ap_clk),
        .CE(\mul_ln16_5_reg_1015[31]_i_1_n_0 ),
        .D(dout_reg__1_2[26]),
        .Q(mul_ln16_5_reg_1015[26]),
        .R(1'b0));
  FDRE \mul_ln16_5_reg_1015_reg[27] 
       (.C(ap_clk),
        .CE(\mul_ln16_5_reg_1015[31]_i_1_n_0 ),
        .D(dout_reg__1_2[27]),
        .Q(mul_ln16_5_reg_1015[27]),
        .R(1'b0));
  FDRE \mul_ln16_5_reg_1015_reg[28] 
       (.C(ap_clk),
        .CE(\mul_ln16_5_reg_1015[31]_i_1_n_0 ),
        .D(dout_reg__1_2[28]),
        .Q(mul_ln16_5_reg_1015[28]),
        .R(1'b0));
  FDRE \mul_ln16_5_reg_1015_reg[29] 
       (.C(ap_clk),
        .CE(\mul_ln16_5_reg_1015[31]_i_1_n_0 ),
        .D(dout_reg__1_2[29]),
        .Q(mul_ln16_5_reg_1015[29]),
        .R(1'b0));
  FDRE \mul_ln16_5_reg_1015_reg[2] 
       (.C(ap_clk),
        .CE(\mul_ln16_5_reg_1015[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U13_n_29),
        .Q(mul_ln16_5_reg_1015[2]),
        .R(1'b0));
  FDRE \mul_ln16_5_reg_1015_reg[30] 
       (.C(ap_clk),
        .CE(\mul_ln16_5_reg_1015[31]_i_1_n_0 ),
        .D(dout_reg__1_2[30]),
        .Q(mul_ln16_5_reg_1015[30]),
        .R(1'b0));
  FDRE \mul_ln16_5_reg_1015_reg[31] 
       (.C(ap_clk),
        .CE(\mul_ln16_5_reg_1015[31]_i_1_n_0 ),
        .D(dout_reg__1_2[31]),
        .Q(mul_ln16_5_reg_1015[31]),
        .R(1'b0));
  FDRE \mul_ln16_5_reg_1015_reg[3] 
       (.C(ap_clk),
        .CE(\mul_ln16_5_reg_1015[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U13_n_28),
        .Q(mul_ln16_5_reg_1015[3]),
        .R(1'b0));
  FDRE \mul_ln16_5_reg_1015_reg[4] 
       (.C(ap_clk),
        .CE(\mul_ln16_5_reg_1015[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U13_n_27),
        .Q(mul_ln16_5_reg_1015[4]),
        .R(1'b0));
  FDRE \mul_ln16_5_reg_1015_reg[5] 
       (.C(ap_clk),
        .CE(\mul_ln16_5_reg_1015[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U13_n_26),
        .Q(mul_ln16_5_reg_1015[5]),
        .R(1'b0));
  FDRE \mul_ln16_5_reg_1015_reg[6] 
       (.C(ap_clk),
        .CE(\mul_ln16_5_reg_1015[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U13_n_25),
        .Q(mul_ln16_5_reg_1015[6]),
        .R(1'b0));
  FDRE \mul_ln16_5_reg_1015_reg[7] 
       (.C(ap_clk),
        .CE(\mul_ln16_5_reg_1015[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U13_n_24),
        .Q(mul_ln16_5_reg_1015[7]),
        .R(1'b0));
  FDRE \mul_ln16_5_reg_1015_reg[8] 
       (.C(ap_clk),
        .CE(\mul_ln16_5_reg_1015[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U13_n_23),
        .Q(mul_ln16_5_reg_1015[8]),
        .R(1'b0));
  FDRE \mul_ln16_5_reg_1015_reg[9] 
       (.C(ap_clk),
        .CE(\mul_ln16_5_reg_1015[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U13_n_22),
        .Q(mul_ln16_5_reg_1015[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mul_ln16_6_reg_1025[31]_i_1 
       (.I0(icmp_ln12_6_reg_926_pp0_iter2_reg),
        .O(\mul_ln16_6_reg_1025[31]_i_1_n_0 ));
  FDRE \mul_ln16_6_reg_1025_reg[0] 
       (.C(ap_clk),
        .CE(\mul_ln16_6_reg_1025[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U15_n_31),
        .Q(mul_ln16_6_reg_1025[0]),
        .R(1'b0));
  FDRE \mul_ln16_6_reg_1025_reg[10] 
       (.C(ap_clk),
        .CE(\mul_ln16_6_reg_1025[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U15_n_21),
        .Q(mul_ln16_6_reg_1025[10]),
        .R(1'b0));
  FDRE \mul_ln16_6_reg_1025_reg[11] 
       (.C(ap_clk),
        .CE(\mul_ln16_6_reg_1025[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U15_n_20),
        .Q(mul_ln16_6_reg_1025[11]),
        .R(1'b0));
  FDRE \mul_ln16_6_reg_1025_reg[12] 
       (.C(ap_clk),
        .CE(\mul_ln16_6_reg_1025[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U15_n_19),
        .Q(mul_ln16_6_reg_1025[12]),
        .R(1'b0));
  FDRE \mul_ln16_6_reg_1025_reg[13] 
       (.C(ap_clk),
        .CE(\mul_ln16_6_reg_1025[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U15_n_18),
        .Q(mul_ln16_6_reg_1025[13]),
        .R(1'b0));
  FDRE \mul_ln16_6_reg_1025_reg[14] 
       (.C(ap_clk),
        .CE(\mul_ln16_6_reg_1025[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U15_n_17),
        .Q(mul_ln16_6_reg_1025[14]),
        .R(1'b0));
  FDRE \mul_ln16_6_reg_1025_reg[15] 
       (.C(ap_clk),
        .CE(\mul_ln16_6_reg_1025[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U15_n_16),
        .Q(mul_ln16_6_reg_1025[15]),
        .R(1'b0));
  FDRE \mul_ln16_6_reg_1025_reg[16] 
       (.C(ap_clk),
        .CE(\mul_ln16_6_reg_1025[31]_i_1_n_0 ),
        .D(dout_reg__1_4[16]),
        .Q(mul_ln16_6_reg_1025[16]),
        .R(1'b0));
  FDRE \mul_ln16_6_reg_1025_reg[17] 
       (.C(ap_clk),
        .CE(\mul_ln16_6_reg_1025[31]_i_1_n_0 ),
        .D(dout_reg__1_4[17]),
        .Q(mul_ln16_6_reg_1025[17]),
        .R(1'b0));
  FDRE \mul_ln16_6_reg_1025_reg[18] 
       (.C(ap_clk),
        .CE(\mul_ln16_6_reg_1025[31]_i_1_n_0 ),
        .D(dout_reg__1_4[18]),
        .Q(mul_ln16_6_reg_1025[18]),
        .R(1'b0));
  FDRE \mul_ln16_6_reg_1025_reg[19] 
       (.C(ap_clk),
        .CE(\mul_ln16_6_reg_1025[31]_i_1_n_0 ),
        .D(dout_reg__1_4[19]),
        .Q(mul_ln16_6_reg_1025[19]),
        .R(1'b0));
  FDRE \mul_ln16_6_reg_1025_reg[1] 
       (.C(ap_clk),
        .CE(\mul_ln16_6_reg_1025[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U15_n_30),
        .Q(mul_ln16_6_reg_1025[1]),
        .R(1'b0));
  FDRE \mul_ln16_6_reg_1025_reg[20] 
       (.C(ap_clk),
        .CE(\mul_ln16_6_reg_1025[31]_i_1_n_0 ),
        .D(dout_reg__1_4[20]),
        .Q(mul_ln16_6_reg_1025[20]),
        .R(1'b0));
  FDRE \mul_ln16_6_reg_1025_reg[21] 
       (.C(ap_clk),
        .CE(\mul_ln16_6_reg_1025[31]_i_1_n_0 ),
        .D(dout_reg__1_4[21]),
        .Q(mul_ln16_6_reg_1025[21]),
        .R(1'b0));
  FDRE \mul_ln16_6_reg_1025_reg[22] 
       (.C(ap_clk),
        .CE(\mul_ln16_6_reg_1025[31]_i_1_n_0 ),
        .D(dout_reg__1_4[22]),
        .Q(mul_ln16_6_reg_1025[22]),
        .R(1'b0));
  FDRE \mul_ln16_6_reg_1025_reg[23] 
       (.C(ap_clk),
        .CE(\mul_ln16_6_reg_1025[31]_i_1_n_0 ),
        .D(dout_reg__1_4[23]),
        .Q(mul_ln16_6_reg_1025[23]),
        .R(1'b0));
  FDRE \mul_ln16_6_reg_1025_reg[24] 
       (.C(ap_clk),
        .CE(\mul_ln16_6_reg_1025[31]_i_1_n_0 ),
        .D(dout_reg__1_4[24]),
        .Q(mul_ln16_6_reg_1025[24]),
        .R(1'b0));
  FDRE \mul_ln16_6_reg_1025_reg[25] 
       (.C(ap_clk),
        .CE(\mul_ln16_6_reg_1025[31]_i_1_n_0 ),
        .D(dout_reg__1_4[25]),
        .Q(mul_ln16_6_reg_1025[25]),
        .R(1'b0));
  FDRE \mul_ln16_6_reg_1025_reg[26] 
       (.C(ap_clk),
        .CE(\mul_ln16_6_reg_1025[31]_i_1_n_0 ),
        .D(dout_reg__1_4[26]),
        .Q(mul_ln16_6_reg_1025[26]),
        .R(1'b0));
  FDRE \mul_ln16_6_reg_1025_reg[27] 
       (.C(ap_clk),
        .CE(\mul_ln16_6_reg_1025[31]_i_1_n_0 ),
        .D(dout_reg__1_4[27]),
        .Q(mul_ln16_6_reg_1025[27]),
        .R(1'b0));
  FDRE \mul_ln16_6_reg_1025_reg[28] 
       (.C(ap_clk),
        .CE(\mul_ln16_6_reg_1025[31]_i_1_n_0 ),
        .D(dout_reg__1_4[28]),
        .Q(mul_ln16_6_reg_1025[28]),
        .R(1'b0));
  FDRE \mul_ln16_6_reg_1025_reg[29] 
       (.C(ap_clk),
        .CE(\mul_ln16_6_reg_1025[31]_i_1_n_0 ),
        .D(dout_reg__1_4[29]),
        .Q(mul_ln16_6_reg_1025[29]),
        .R(1'b0));
  FDRE \mul_ln16_6_reg_1025_reg[2] 
       (.C(ap_clk),
        .CE(\mul_ln16_6_reg_1025[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U15_n_29),
        .Q(mul_ln16_6_reg_1025[2]),
        .R(1'b0));
  FDRE \mul_ln16_6_reg_1025_reg[30] 
       (.C(ap_clk),
        .CE(\mul_ln16_6_reg_1025[31]_i_1_n_0 ),
        .D(dout_reg__1_4[30]),
        .Q(mul_ln16_6_reg_1025[30]),
        .R(1'b0));
  FDRE \mul_ln16_6_reg_1025_reg[31] 
       (.C(ap_clk),
        .CE(\mul_ln16_6_reg_1025[31]_i_1_n_0 ),
        .D(dout_reg__1_4[31]),
        .Q(mul_ln16_6_reg_1025[31]),
        .R(1'b0));
  FDRE \mul_ln16_6_reg_1025_reg[3] 
       (.C(ap_clk),
        .CE(\mul_ln16_6_reg_1025[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U15_n_28),
        .Q(mul_ln16_6_reg_1025[3]),
        .R(1'b0));
  FDRE \mul_ln16_6_reg_1025_reg[4] 
       (.C(ap_clk),
        .CE(\mul_ln16_6_reg_1025[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U15_n_27),
        .Q(mul_ln16_6_reg_1025[4]),
        .R(1'b0));
  FDRE \mul_ln16_6_reg_1025_reg[5] 
       (.C(ap_clk),
        .CE(\mul_ln16_6_reg_1025[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U15_n_26),
        .Q(mul_ln16_6_reg_1025[5]),
        .R(1'b0));
  FDRE \mul_ln16_6_reg_1025_reg[6] 
       (.C(ap_clk),
        .CE(\mul_ln16_6_reg_1025[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U15_n_25),
        .Q(mul_ln16_6_reg_1025[6]),
        .R(1'b0));
  FDRE \mul_ln16_6_reg_1025_reg[7] 
       (.C(ap_clk),
        .CE(\mul_ln16_6_reg_1025[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U15_n_24),
        .Q(mul_ln16_6_reg_1025[7]),
        .R(1'b0));
  FDRE \mul_ln16_6_reg_1025_reg[8] 
       (.C(ap_clk),
        .CE(\mul_ln16_6_reg_1025[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U15_n_23),
        .Q(mul_ln16_6_reg_1025[8]),
        .R(1'b0));
  FDRE \mul_ln16_6_reg_1025_reg[9] 
       (.C(ap_clk),
        .CE(\mul_ln16_6_reg_1025[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U15_n_22),
        .Q(mul_ln16_6_reg_1025[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mul_ln16_7_reg_1035[31]_i_1 
       (.I0(icmp_ln12_7_reg_943_pp0_iter2_reg),
        .O(\mul_ln16_7_reg_1035[31]_i_1_n_0 ));
  FDRE \mul_ln16_7_reg_1035_reg[0] 
       (.C(ap_clk),
        .CE(\mul_ln16_7_reg_1035[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U17_n_31),
        .Q(mul_ln16_7_reg_1035[0]),
        .R(1'b0));
  FDRE \mul_ln16_7_reg_1035_reg[10] 
       (.C(ap_clk),
        .CE(\mul_ln16_7_reg_1035[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U17_n_21),
        .Q(mul_ln16_7_reg_1035[10]),
        .R(1'b0));
  FDRE \mul_ln16_7_reg_1035_reg[11] 
       (.C(ap_clk),
        .CE(\mul_ln16_7_reg_1035[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U17_n_20),
        .Q(mul_ln16_7_reg_1035[11]),
        .R(1'b0));
  FDRE \mul_ln16_7_reg_1035_reg[12] 
       (.C(ap_clk),
        .CE(\mul_ln16_7_reg_1035[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U17_n_19),
        .Q(mul_ln16_7_reg_1035[12]),
        .R(1'b0));
  FDRE \mul_ln16_7_reg_1035_reg[13] 
       (.C(ap_clk),
        .CE(\mul_ln16_7_reg_1035[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U17_n_18),
        .Q(mul_ln16_7_reg_1035[13]),
        .R(1'b0));
  FDRE \mul_ln16_7_reg_1035_reg[14] 
       (.C(ap_clk),
        .CE(\mul_ln16_7_reg_1035[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U17_n_17),
        .Q(mul_ln16_7_reg_1035[14]),
        .R(1'b0));
  FDRE \mul_ln16_7_reg_1035_reg[15] 
       (.C(ap_clk),
        .CE(\mul_ln16_7_reg_1035[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U17_n_16),
        .Q(mul_ln16_7_reg_1035[15]),
        .R(1'b0));
  FDRE \mul_ln16_7_reg_1035_reg[16] 
       (.C(ap_clk),
        .CE(\mul_ln16_7_reg_1035[31]_i_1_n_0 ),
        .D(dout_reg__1_6[16]),
        .Q(mul_ln16_7_reg_1035[16]),
        .R(1'b0));
  FDRE \mul_ln16_7_reg_1035_reg[17] 
       (.C(ap_clk),
        .CE(\mul_ln16_7_reg_1035[31]_i_1_n_0 ),
        .D(dout_reg__1_6[17]),
        .Q(mul_ln16_7_reg_1035[17]),
        .R(1'b0));
  FDRE \mul_ln16_7_reg_1035_reg[18] 
       (.C(ap_clk),
        .CE(\mul_ln16_7_reg_1035[31]_i_1_n_0 ),
        .D(dout_reg__1_6[18]),
        .Q(mul_ln16_7_reg_1035[18]),
        .R(1'b0));
  FDRE \mul_ln16_7_reg_1035_reg[19] 
       (.C(ap_clk),
        .CE(\mul_ln16_7_reg_1035[31]_i_1_n_0 ),
        .D(dout_reg__1_6[19]),
        .Q(mul_ln16_7_reg_1035[19]),
        .R(1'b0));
  FDRE \mul_ln16_7_reg_1035_reg[1] 
       (.C(ap_clk),
        .CE(\mul_ln16_7_reg_1035[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U17_n_30),
        .Q(mul_ln16_7_reg_1035[1]),
        .R(1'b0));
  FDRE \mul_ln16_7_reg_1035_reg[20] 
       (.C(ap_clk),
        .CE(\mul_ln16_7_reg_1035[31]_i_1_n_0 ),
        .D(dout_reg__1_6[20]),
        .Q(mul_ln16_7_reg_1035[20]),
        .R(1'b0));
  FDRE \mul_ln16_7_reg_1035_reg[21] 
       (.C(ap_clk),
        .CE(\mul_ln16_7_reg_1035[31]_i_1_n_0 ),
        .D(dout_reg__1_6[21]),
        .Q(mul_ln16_7_reg_1035[21]),
        .R(1'b0));
  FDRE \mul_ln16_7_reg_1035_reg[22] 
       (.C(ap_clk),
        .CE(\mul_ln16_7_reg_1035[31]_i_1_n_0 ),
        .D(dout_reg__1_6[22]),
        .Q(mul_ln16_7_reg_1035[22]),
        .R(1'b0));
  FDRE \mul_ln16_7_reg_1035_reg[23] 
       (.C(ap_clk),
        .CE(\mul_ln16_7_reg_1035[31]_i_1_n_0 ),
        .D(dout_reg__1_6[23]),
        .Q(mul_ln16_7_reg_1035[23]),
        .R(1'b0));
  FDRE \mul_ln16_7_reg_1035_reg[24] 
       (.C(ap_clk),
        .CE(\mul_ln16_7_reg_1035[31]_i_1_n_0 ),
        .D(dout_reg__1_6[24]),
        .Q(mul_ln16_7_reg_1035[24]),
        .R(1'b0));
  FDRE \mul_ln16_7_reg_1035_reg[25] 
       (.C(ap_clk),
        .CE(\mul_ln16_7_reg_1035[31]_i_1_n_0 ),
        .D(dout_reg__1_6[25]),
        .Q(mul_ln16_7_reg_1035[25]),
        .R(1'b0));
  FDRE \mul_ln16_7_reg_1035_reg[26] 
       (.C(ap_clk),
        .CE(\mul_ln16_7_reg_1035[31]_i_1_n_0 ),
        .D(dout_reg__1_6[26]),
        .Q(mul_ln16_7_reg_1035[26]),
        .R(1'b0));
  FDRE \mul_ln16_7_reg_1035_reg[27] 
       (.C(ap_clk),
        .CE(\mul_ln16_7_reg_1035[31]_i_1_n_0 ),
        .D(dout_reg__1_6[27]),
        .Q(mul_ln16_7_reg_1035[27]),
        .R(1'b0));
  FDRE \mul_ln16_7_reg_1035_reg[28] 
       (.C(ap_clk),
        .CE(\mul_ln16_7_reg_1035[31]_i_1_n_0 ),
        .D(dout_reg__1_6[28]),
        .Q(mul_ln16_7_reg_1035[28]),
        .R(1'b0));
  FDRE \mul_ln16_7_reg_1035_reg[29] 
       (.C(ap_clk),
        .CE(\mul_ln16_7_reg_1035[31]_i_1_n_0 ),
        .D(dout_reg__1_6[29]),
        .Q(mul_ln16_7_reg_1035[29]),
        .R(1'b0));
  FDRE \mul_ln16_7_reg_1035_reg[2] 
       (.C(ap_clk),
        .CE(\mul_ln16_7_reg_1035[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U17_n_29),
        .Q(mul_ln16_7_reg_1035[2]),
        .R(1'b0));
  FDRE \mul_ln16_7_reg_1035_reg[30] 
       (.C(ap_clk),
        .CE(\mul_ln16_7_reg_1035[31]_i_1_n_0 ),
        .D(dout_reg__1_6[30]),
        .Q(mul_ln16_7_reg_1035[30]),
        .R(1'b0));
  FDRE \mul_ln16_7_reg_1035_reg[31] 
       (.C(ap_clk),
        .CE(\mul_ln16_7_reg_1035[31]_i_1_n_0 ),
        .D(dout_reg__1_6[31]),
        .Q(mul_ln16_7_reg_1035[31]),
        .R(1'b0));
  FDRE \mul_ln16_7_reg_1035_reg[3] 
       (.C(ap_clk),
        .CE(\mul_ln16_7_reg_1035[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U17_n_28),
        .Q(mul_ln16_7_reg_1035[3]),
        .R(1'b0));
  FDRE \mul_ln16_7_reg_1035_reg[4] 
       (.C(ap_clk),
        .CE(\mul_ln16_7_reg_1035[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U17_n_27),
        .Q(mul_ln16_7_reg_1035[4]),
        .R(1'b0));
  FDRE \mul_ln16_7_reg_1035_reg[5] 
       (.C(ap_clk),
        .CE(\mul_ln16_7_reg_1035[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U17_n_26),
        .Q(mul_ln16_7_reg_1035[5]),
        .R(1'b0));
  FDRE \mul_ln16_7_reg_1035_reg[6] 
       (.C(ap_clk),
        .CE(\mul_ln16_7_reg_1035[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U17_n_25),
        .Q(mul_ln16_7_reg_1035[6]),
        .R(1'b0));
  FDRE \mul_ln16_7_reg_1035_reg[7] 
       (.C(ap_clk),
        .CE(\mul_ln16_7_reg_1035[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U17_n_24),
        .Q(mul_ln16_7_reg_1035[7]),
        .R(1'b0));
  FDRE \mul_ln16_7_reg_1035_reg[8] 
       (.C(ap_clk),
        .CE(\mul_ln16_7_reg_1035[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U17_n_23),
        .Q(mul_ln16_7_reg_1035[8]),
        .R(1'b0));
  FDRE \mul_ln16_7_reg_1035_reg[9] 
       (.C(ap_clk),
        .CE(\mul_ln16_7_reg_1035[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U17_n_22),
        .Q(mul_ln16_7_reg_1035[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mul_ln16_reg_965[31]_i_1 
       (.I0(icmp_ln12_reg_824_pp0_iter2_reg),
        .O(\mul_ln16_reg_965[31]_i_1_n_0 ));
  FDRE \mul_ln16_reg_965_reg[0] 
       (.C(ap_clk),
        .CE(\mul_ln16_reg_965[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U3_n_31),
        .Q(mul_ln16_reg_965[0]),
        .R(1'b0));
  FDRE \mul_ln16_reg_965_reg[10] 
       (.C(ap_clk),
        .CE(\mul_ln16_reg_965[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U3_n_21),
        .Q(mul_ln16_reg_965[10]),
        .R(1'b0));
  FDRE \mul_ln16_reg_965_reg[11] 
       (.C(ap_clk),
        .CE(\mul_ln16_reg_965[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U3_n_20),
        .Q(mul_ln16_reg_965[11]),
        .R(1'b0));
  FDRE \mul_ln16_reg_965_reg[12] 
       (.C(ap_clk),
        .CE(\mul_ln16_reg_965[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U3_n_19),
        .Q(mul_ln16_reg_965[12]),
        .R(1'b0));
  FDRE \mul_ln16_reg_965_reg[13] 
       (.C(ap_clk),
        .CE(\mul_ln16_reg_965[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U3_n_18),
        .Q(mul_ln16_reg_965[13]),
        .R(1'b0));
  FDRE \mul_ln16_reg_965_reg[14] 
       (.C(ap_clk),
        .CE(\mul_ln16_reg_965[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U3_n_17),
        .Q(mul_ln16_reg_965[14]),
        .R(1'b0));
  FDRE \mul_ln16_reg_965_reg[15] 
       (.C(ap_clk),
        .CE(\mul_ln16_reg_965[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U3_n_16),
        .Q(mul_ln16_reg_965[15]),
        .R(1'b0));
  FDRE \mul_ln16_reg_965_reg[16] 
       (.C(ap_clk),
        .CE(\mul_ln16_reg_965[31]_i_1_n_0 ),
        .D(dout_reg__1_8[16]),
        .Q(mul_ln16_reg_965[16]),
        .R(1'b0));
  FDRE \mul_ln16_reg_965_reg[17] 
       (.C(ap_clk),
        .CE(\mul_ln16_reg_965[31]_i_1_n_0 ),
        .D(dout_reg__1_8[17]),
        .Q(mul_ln16_reg_965[17]),
        .R(1'b0));
  FDRE \mul_ln16_reg_965_reg[18] 
       (.C(ap_clk),
        .CE(\mul_ln16_reg_965[31]_i_1_n_0 ),
        .D(dout_reg__1_8[18]),
        .Q(mul_ln16_reg_965[18]),
        .R(1'b0));
  FDRE \mul_ln16_reg_965_reg[19] 
       (.C(ap_clk),
        .CE(\mul_ln16_reg_965[31]_i_1_n_0 ),
        .D(dout_reg__1_8[19]),
        .Q(mul_ln16_reg_965[19]),
        .R(1'b0));
  FDRE \mul_ln16_reg_965_reg[1] 
       (.C(ap_clk),
        .CE(\mul_ln16_reg_965[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U3_n_30),
        .Q(mul_ln16_reg_965[1]),
        .R(1'b0));
  FDRE \mul_ln16_reg_965_reg[20] 
       (.C(ap_clk),
        .CE(\mul_ln16_reg_965[31]_i_1_n_0 ),
        .D(dout_reg__1_8[20]),
        .Q(mul_ln16_reg_965[20]),
        .R(1'b0));
  FDRE \mul_ln16_reg_965_reg[21] 
       (.C(ap_clk),
        .CE(\mul_ln16_reg_965[31]_i_1_n_0 ),
        .D(dout_reg__1_8[21]),
        .Q(mul_ln16_reg_965[21]),
        .R(1'b0));
  FDRE \mul_ln16_reg_965_reg[22] 
       (.C(ap_clk),
        .CE(\mul_ln16_reg_965[31]_i_1_n_0 ),
        .D(dout_reg__1_8[22]),
        .Q(mul_ln16_reg_965[22]),
        .R(1'b0));
  FDRE \mul_ln16_reg_965_reg[23] 
       (.C(ap_clk),
        .CE(\mul_ln16_reg_965[31]_i_1_n_0 ),
        .D(dout_reg__1_8[23]),
        .Q(mul_ln16_reg_965[23]),
        .R(1'b0));
  FDRE \mul_ln16_reg_965_reg[24] 
       (.C(ap_clk),
        .CE(\mul_ln16_reg_965[31]_i_1_n_0 ),
        .D(dout_reg__1_8[24]),
        .Q(mul_ln16_reg_965[24]),
        .R(1'b0));
  FDRE \mul_ln16_reg_965_reg[25] 
       (.C(ap_clk),
        .CE(\mul_ln16_reg_965[31]_i_1_n_0 ),
        .D(dout_reg__1_8[25]),
        .Q(mul_ln16_reg_965[25]),
        .R(1'b0));
  FDRE \mul_ln16_reg_965_reg[26] 
       (.C(ap_clk),
        .CE(\mul_ln16_reg_965[31]_i_1_n_0 ),
        .D(dout_reg__1_8[26]),
        .Q(mul_ln16_reg_965[26]),
        .R(1'b0));
  FDRE \mul_ln16_reg_965_reg[27] 
       (.C(ap_clk),
        .CE(\mul_ln16_reg_965[31]_i_1_n_0 ),
        .D(dout_reg__1_8[27]),
        .Q(mul_ln16_reg_965[27]),
        .R(1'b0));
  FDRE \mul_ln16_reg_965_reg[28] 
       (.C(ap_clk),
        .CE(\mul_ln16_reg_965[31]_i_1_n_0 ),
        .D(dout_reg__1_8[28]),
        .Q(mul_ln16_reg_965[28]),
        .R(1'b0));
  FDRE \mul_ln16_reg_965_reg[29] 
       (.C(ap_clk),
        .CE(\mul_ln16_reg_965[31]_i_1_n_0 ),
        .D(dout_reg__1_8[29]),
        .Q(mul_ln16_reg_965[29]),
        .R(1'b0));
  FDRE \mul_ln16_reg_965_reg[2] 
       (.C(ap_clk),
        .CE(\mul_ln16_reg_965[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U3_n_29),
        .Q(mul_ln16_reg_965[2]),
        .R(1'b0));
  FDRE \mul_ln16_reg_965_reg[30] 
       (.C(ap_clk),
        .CE(\mul_ln16_reg_965[31]_i_1_n_0 ),
        .D(dout_reg__1_8[30]),
        .Q(mul_ln16_reg_965[30]),
        .R(1'b0));
  FDRE \mul_ln16_reg_965_reg[31] 
       (.C(ap_clk),
        .CE(\mul_ln16_reg_965[31]_i_1_n_0 ),
        .D(dout_reg__1_8[31]),
        .Q(mul_ln16_reg_965[31]),
        .R(1'b0));
  FDRE \mul_ln16_reg_965_reg[3] 
       (.C(ap_clk),
        .CE(\mul_ln16_reg_965[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U3_n_28),
        .Q(mul_ln16_reg_965[3]),
        .R(1'b0));
  FDRE \mul_ln16_reg_965_reg[4] 
       (.C(ap_clk),
        .CE(\mul_ln16_reg_965[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U3_n_27),
        .Q(mul_ln16_reg_965[4]),
        .R(1'b0));
  FDRE \mul_ln16_reg_965_reg[5] 
       (.C(ap_clk),
        .CE(\mul_ln16_reg_965[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U3_n_26),
        .Q(mul_ln16_reg_965[5]),
        .R(1'b0));
  FDRE \mul_ln16_reg_965_reg[6] 
       (.C(ap_clk),
        .CE(\mul_ln16_reg_965[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U3_n_25),
        .Q(mul_ln16_reg_965[6]),
        .R(1'b0));
  FDRE \mul_ln16_reg_965_reg[7] 
       (.C(ap_clk),
        .CE(\mul_ln16_reg_965[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U3_n_24),
        .Q(mul_ln16_reg_965[7]),
        .R(1'b0));
  FDRE \mul_ln16_reg_965_reg[8] 
       (.C(ap_clk),
        .CE(\mul_ln16_reg_965[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U3_n_23),
        .Q(mul_ln16_reg_965[8]),
        .R(1'b0));
  FDRE \mul_ln16_reg_965_reg[9] 
       (.C(ap_clk),
        .CE(\mul_ln16_reg_965[31]_i_1_n_0 ),
        .D(mul_32s_32s_32_2_1_U3_n_22),
        .Q(mul_ln16_reg_965[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_s_reg_1055[3]_i_3 
       (.I0(grp_sqrt_fixed_33_33_s_fu_353_n_0),
        .I1(grp_sqrt_fixed_33_33_s_fu_353_n_1),
        .O(\p_Val2_s_reg_1055[3]_i_3_n_0 ));
  FDRE \p_Val2_s_reg_1055_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(grp_sqrt_fixed_33_33_s_fu_353_ap_return[0]),
        .Q(p_Val2_s_reg_1055[0]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_1055_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(grp_sqrt_fixed_33_33_s_fu_353_ap_return[10]),
        .Q(p_Val2_s_reg_1055[10]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_1055_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(grp_sqrt_fixed_33_33_s_fu_353_ap_return[11]),
        .Q(p_Val2_s_reg_1055[11]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_1055_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(grp_sqrt_fixed_33_33_s_fu_353_ap_return[12]),
        .Q(p_Val2_s_reg_1055[12]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_1055_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(grp_sqrt_fixed_33_33_s_fu_353_ap_return[13]),
        .Q(p_Val2_s_reg_1055[13]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_1055_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(grp_sqrt_fixed_33_33_s_fu_353_ap_return[14]),
        .Q(p_Val2_s_reg_1055[14]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_1055_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(grp_sqrt_fixed_33_33_s_fu_353_ap_return[15]),
        .Q(p_Val2_s_reg_1055[15]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_1055_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(grp_sqrt_fixed_33_33_s_fu_353_ap_return[16]),
        .Q(p_Val2_s_reg_1055[16]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_1055_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(grp_sqrt_fixed_33_33_s_fu_353_ap_return[1]),
        .Q(p_Val2_s_reg_1055[1]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_1055_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(grp_sqrt_fixed_33_33_s_fu_353_ap_return[2]),
        .Q(p_Val2_s_reg_1055[2]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_1055_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(grp_sqrt_fixed_33_33_s_fu_353_ap_return[3]),
        .Q(p_Val2_s_reg_1055[3]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_1055_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(grp_sqrt_fixed_33_33_s_fu_353_ap_return[4]),
        .Q(p_Val2_s_reg_1055[4]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_1055_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(grp_sqrt_fixed_33_33_s_fu_353_ap_return[5]),
        .Q(p_Val2_s_reg_1055[5]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_1055_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(grp_sqrt_fixed_33_33_s_fu_353_ap_return[6]),
        .Q(p_Val2_s_reg_1055[6]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_1055_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(grp_sqrt_fixed_33_33_s_fu_353_ap_return[7]),
        .Q(p_Val2_s_reg_1055[7]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_1055_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(grp_sqrt_fixed_33_33_s_fu_353_ap_return[8]),
        .Q(p_Val2_s_reg_1055[8]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_1055_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(grp_sqrt_fixed_33_33_s_fu_353_ap_return[9]),
        .Q(p_Val2_s_reg_1055[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair10" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \xf_V_fu_130[11]_i_2 
       (.I0(xf_V_fu_130[10]),
        .I1(add_ln9_reg_1040[10]),
        .I2(add_ln9_2_reg_1045[10]),
        .O(\xf_V_fu_130[11]_i_2_n_0 ));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \xf_V_fu_130[11]_i_3 
       (.I0(xf_V_fu_130[9]),
        .I1(add_ln9_reg_1040[9]),
        .I2(add_ln9_2_reg_1045[9]),
        .O(\xf_V_fu_130[11]_i_3_n_0 ));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \xf_V_fu_130[11]_i_4 
       (.I0(xf_V_fu_130[8]),
        .I1(add_ln9_reg_1040[8]),
        .I2(add_ln9_2_reg_1045[8]),
        .O(\xf_V_fu_130[11]_i_4_n_0 ));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \xf_V_fu_130[11]_i_5 
       (.I0(xf_V_fu_130[7]),
        .I1(add_ln9_reg_1040[7]),
        .I2(add_ln9_2_reg_1045[7]),
        .O(\xf_V_fu_130[11]_i_5_n_0 ));
  (* HLUTNM = "lutpair11" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xf_V_fu_130[11]_i_6 
       (.I0(xf_V_fu_130[11]),
        .I1(add_ln9_reg_1040[11]),
        .I2(add_ln9_2_reg_1045[11]),
        .I3(\xf_V_fu_130[11]_i_2_n_0 ),
        .O(\xf_V_fu_130[11]_i_6_n_0 ));
  (* HLUTNM = "lutpair10" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xf_V_fu_130[11]_i_7 
       (.I0(xf_V_fu_130[10]),
        .I1(add_ln9_reg_1040[10]),
        .I2(add_ln9_2_reg_1045[10]),
        .I3(\xf_V_fu_130[11]_i_3_n_0 ),
        .O(\xf_V_fu_130[11]_i_7_n_0 ));
  (* HLUTNM = "lutpair9" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xf_V_fu_130[11]_i_8 
       (.I0(xf_V_fu_130[9]),
        .I1(add_ln9_reg_1040[9]),
        .I2(add_ln9_2_reg_1045[9]),
        .I3(\xf_V_fu_130[11]_i_4_n_0 ),
        .O(\xf_V_fu_130[11]_i_8_n_0 ));
  (* HLUTNM = "lutpair8" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xf_V_fu_130[11]_i_9 
       (.I0(xf_V_fu_130[8]),
        .I1(add_ln9_reg_1040[8]),
        .I2(add_ln9_2_reg_1045[8]),
        .I3(\xf_V_fu_130[11]_i_5_n_0 ),
        .O(\xf_V_fu_130[11]_i_9_n_0 ));
  (* HLUTNM = "lutpair14" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \xf_V_fu_130[15]_i_2 
       (.I0(xf_V_fu_130[14]),
        .I1(add_ln9_reg_1040[14]),
        .I2(add_ln9_2_reg_1045[14]),
        .O(\xf_V_fu_130[15]_i_2_n_0 ));
  (* HLUTNM = "lutpair13" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \xf_V_fu_130[15]_i_3 
       (.I0(xf_V_fu_130[13]),
        .I1(add_ln9_reg_1040[13]),
        .I2(add_ln9_2_reg_1045[13]),
        .O(\xf_V_fu_130[15]_i_3_n_0 ));
  (* HLUTNM = "lutpair12" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \xf_V_fu_130[15]_i_4 
       (.I0(xf_V_fu_130[12]),
        .I1(add_ln9_reg_1040[12]),
        .I2(add_ln9_2_reg_1045[12]),
        .O(\xf_V_fu_130[15]_i_4_n_0 ));
  (* HLUTNM = "lutpair11" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \xf_V_fu_130[15]_i_5 
       (.I0(xf_V_fu_130[11]),
        .I1(add_ln9_reg_1040[11]),
        .I2(add_ln9_2_reg_1045[11]),
        .O(\xf_V_fu_130[15]_i_5_n_0 ));
  (* HLUTNM = "lutpair15" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xf_V_fu_130[15]_i_6 
       (.I0(xf_V_fu_130[15]),
        .I1(add_ln9_reg_1040[15]),
        .I2(add_ln9_2_reg_1045[15]),
        .I3(\xf_V_fu_130[15]_i_2_n_0 ),
        .O(\xf_V_fu_130[15]_i_6_n_0 ));
  (* HLUTNM = "lutpair14" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xf_V_fu_130[15]_i_7 
       (.I0(xf_V_fu_130[14]),
        .I1(add_ln9_reg_1040[14]),
        .I2(add_ln9_2_reg_1045[14]),
        .I3(\xf_V_fu_130[15]_i_3_n_0 ),
        .O(\xf_V_fu_130[15]_i_7_n_0 ));
  (* HLUTNM = "lutpair13" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xf_V_fu_130[15]_i_8 
       (.I0(xf_V_fu_130[13]),
        .I1(add_ln9_reg_1040[13]),
        .I2(add_ln9_2_reg_1045[13]),
        .I3(\xf_V_fu_130[15]_i_4_n_0 ),
        .O(\xf_V_fu_130[15]_i_8_n_0 ));
  (* HLUTNM = "lutpair12" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xf_V_fu_130[15]_i_9 
       (.I0(xf_V_fu_130[12]),
        .I1(add_ln9_reg_1040[12]),
        .I2(add_ln9_2_reg_1045[12]),
        .I3(\xf_V_fu_130[15]_i_5_n_0 ),
        .O(\xf_V_fu_130[15]_i_9_n_0 ));
  (* HLUTNM = "lutpair18" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \xf_V_fu_130[19]_i_2 
       (.I0(xf_V_fu_130[18]),
        .I1(add_ln9_reg_1040[18]),
        .I2(add_ln9_2_reg_1045[18]),
        .O(\xf_V_fu_130[19]_i_2_n_0 ));
  (* HLUTNM = "lutpair17" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \xf_V_fu_130[19]_i_3 
       (.I0(xf_V_fu_130[17]),
        .I1(add_ln9_reg_1040[17]),
        .I2(add_ln9_2_reg_1045[17]),
        .O(\xf_V_fu_130[19]_i_3_n_0 ));
  (* HLUTNM = "lutpair16" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \xf_V_fu_130[19]_i_4 
       (.I0(xf_V_fu_130[16]),
        .I1(add_ln9_reg_1040[16]),
        .I2(add_ln9_2_reg_1045[16]),
        .O(\xf_V_fu_130[19]_i_4_n_0 ));
  (* HLUTNM = "lutpair15" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \xf_V_fu_130[19]_i_5 
       (.I0(xf_V_fu_130[15]),
        .I1(add_ln9_reg_1040[15]),
        .I2(add_ln9_2_reg_1045[15]),
        .O(\xf_V_fu_130[19]_i_5_n_0 ));
  (* HLUTNM = "lutpair19" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xf_V_fu_130[19]_i_6 
       (.I0(xf_V_fu_130[19]),
        .I1(add_ln9_reg_1040[19]),
        .I2(add_ln9_2_reg_1045[19]),
        .I3(\xf_V_fu_130[19]_i_2_n_0 ),
        .O(\xf_V_fu_130[19]_i_6_n_0 ));
  (* HLUTNM = "lutpair18" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xf_V_fu_130[19]_i_7 
       (.I0(xf_V_fu_130[18]),
        .I1(add_ln9_reg_1040[18]),
        .I2(add_ln9_2_reg_1045[18]),
        .I3(\xf_V_fu_130[19]_i_3_n_0 ),
        .O(\xf_V_fu_130[19]_i_7_n_0 ));
  (* HLUTNM = "lutpair17" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xf_V_fu_130[19]_i_8 
       (.I0(xf_V_fu_130[17]),
        .I1(add_ln9_reg_1040[17]),
        .I2(add_ln9_2_reg_1045[17]),
        .I3(\xf_V_fu_130[19]_i_4_n_0 ),
        .O(\xf_V_fu_130[19]_i_8_n_0 ));
  (* HLUTNM = "lutpair16" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xf_V_fu_130[19]_i_9 
       (.I0(xf_V_fu_130[16]),
        .I1(add_ln9_reg_1040[16]),
        .I2(add_ln9_2_reg_1045[16]),
        .I3(\xf_V_fu_130[19]_i_5_n_0 ),
        .O(\xf_V_fu_130[19]_i_9_n_0 ));
  (* HLUTNM = "lutpair22" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \xf_V_fu_130[23]_i_2 
       (.I0(xf_V_fu_130[22]),
        .I1(add_ln9_reg_1040[22]),
        .I2(add_ln9_2_reg_1045[22]),
        .O(\xf_V_fu_130[23]_i_2_n_0 ));
  (* HLUTNM = "lutpair21" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \xf_V_fu_130[23]_i_3 
       (.I0(xf_V_fu_130[21]),
        .I1(add_ln9_reg_1040[21]),
        .I2(add_ln9_2_reg_1045[21]),
        .O(\xf_V_fu_130[23]_i_3_n_0 ));
  (* HLUTNM = "lutpair20" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \xf_V_fu_130[23]_i_4 
       (.I0(xf_V_fu_130[20]),
        .I1(add_ln9_reg_1040[20]),
        .I2(add_ln9_2_reg_1045[20]),
        .O(\xf_V_fu_130[23]_i_4_n_0 ));
  (* HLUTNM = "lutpair19" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \xf_V_fu_130[23]_i_5 
       (.I0(xf_V_fu_130[19]),
        .I1(add_ln9_reg_1040[19]),
        .I2(add_ln9_2_reg_1045[19]),
        .O(\xf_V_fu_130[23]_i_5_n_0 ));
  (* HLUTNM = "lutpair23" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xf_V_fu_130[23]_i_6 
       (.I0(xf_V_fu_130[23]),
        .I1(add_ln9_reg_1040[23]),
        .I2(add_ln9_2_reg_1045[23]),
        .I3(\xf_V_fu_130[23]_i_2_n_0 ),
        .O(\xf_V_fu_130[23]_i_6_n_0 ));
  (* HLUTNM = "lutpair22" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xf_V_fu_130[23]_i_7 
       (.I0(xf_V_fu_130[22]),
        .I1(add_ln9_reg_1040[22]),
        .I2(add_ln9_2_reg_1045[22]),
        .I3(\xf_V_fu_130[23]_i_3_n_0 ),
        .O(\xf_V_fu_130[23]_i_7_n_0 ));
  (* HLUTNM = "lutpair21" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xf_V_fu_130[23]_i_8 
       (.I0(xf_V_fu_130[21]),
        .I1(add_ln9_reg_1040[21]),
        .I2(add_ln9_2_reg_1045[21]),
        .I3(\xf_V_fu_130[23]_i_4_n_0 ),
        .O(\xf_V_fu_130[23]_i_8_n_0 ));
  (* HLUTNM = "lutpair20" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xf_V_fu_130[23]_i_9 
       (.I0(xf_V_fu_130[20]),
        .I1(add_ln9_reg_1040[20]),
        .I2(add_ln9_2_reg_1045[20]),
        .I3(\xf_V_fu_130[23]_i_5_n_0 ),
        .O(\xf_V_fu_130[23]_i_9_n_0 ));
  (* HLUTNM = "lutpair26" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \xf_V_fu_130[27]_i_2 
       (.I0(xf_V_fu_130[26]),
        .I1(add_ln9_reg_1040[26]),
        .I2(add_ln9_2_reg_1045[26]),
        .O(\xf_V_fu_130[27]_i_2_n_0 ));
  (* HLUTNM = "lutpair25" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \xf_V_fu_130[27]_i_3 
       (.I0(xf_V_fu_130[25]),
        .I1(add_ln9_reg_1040[25]),
        .I2(add_ln9_2_reg_1045[25]),
        .O(\xf_V_fu_130[27]_i_3_n_0 ));
  (* HLUTNM = "lutpair24" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \xf_V_fu_130[27]_i_4 
       (.I0(xf_V_fu_130[24]),
        .I1(add_ln9_reg_1040[24]),
        .I2(add_ln9_2_reg_1045[24]),
        .O(\xf_V_fu_130[27]_i_4_n_0 ));
  (* HLUTNM = "lutpair23" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \xf_V_fu_130[27]_i_5 
       (.I0(xf_V_fu_130[23]),
        .I1(add_ln9_reg_1040[23]),
        .I2(add_ln9_2_reg_1045[23]),
        .O(\xf_V_fu_130[27]_i_5_n_0 ));
  (* HLUTNM = "lutpair27" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xf_V_fu_130[27]_i_6 
       (.I0(xf_V_fu_130[27]),
        .I1(add_ln9_reg_1040[27]),
        .I2(add_ln9_2_reg_1045[27]),
        .I3(\xf_V_fu_130[27]_i_2_n_0 ),
        .O(\xf_V_fu_130[27]_i_6_n_0 ));
  (* HLUTNM = "lutpair26" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xf_V_fu_130[27]_i_7 
       (.I0(xf_V_fu_130[26]),
        .I1(add_ln9_reg_1040[26]),
        .I2(add_ln9_2_reg_1045[26]),
        .I3(\xf_V_fu_130[27]_i_3_n_0 ),
        .O(\xf_V_fu_130[27]_i_7_n_0 ));
  (* HLUTNM = "lutpair25" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xf_V_fu_130[27]_i_8 
       (.I0(xf_V_fu_130[25]),
        .I1(add_ln9_reg_1040[25]),
        .I2(add_ln9_2_reg_1045[25]),
        .I3(\xf_V_fu_130[27]_i_4_n_0 ),
        .O(\xf_V_fu_130[27]_i_8_n_0 ));
  (* HLUTNM = "lutpair24" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xf_V_fu_130[27]_i_9 
       (.I0(xf_V_fu_130[24]),
        .I1(add_ln9_reg_1040[24]),
        .I2(add_ln9_2_reg_1045[24]),
        .I3(\xf_V_fu_130[27]_i_5_n_0 ),
        .O(\xf_V_fu_130[27]_i_9_n_0 ));
  (* HLUTNM = "lutpair29" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \xf_V_fu_130[31]_i_3 
       (.I0(xf_V_fu_130[29]),
        .I1(add_ln9_reg_1040[29]),
        .I2(add_ln9_2_reg_1045[29]),
        .O(\xf_V_fu_130[31]_i_3_n_0 ));
  (* HLUTNM = "lutpair28" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \xf_V_fu_130[31]_i_4 
       (.I0(xf_V_fu_130[28]),
        .I1(add_ln9_reg_1040[28]),
        .I2(add_ln9_2_reg_1045[28]),
        .O(\xf_V_fu_130[31]_i_4_n_0 ));
  (* HLUTNM = "lutpair27" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \xf_V_fu_130[31]_i_5 
       (.I0(xf_V_fu_130[27]),
        .I1(add_ln9_reg_1040[27]),
        .I2(add_ln9_2_reg_1045[27]),
        .O(\xf_V_fu_130[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \xf_V_fu_130[31]_i_6 
       (.I0(add_ln9_2_reg_1045[30]),
        .I1(add_ln9_reg_1040[30]),
        .I2(xf_V_fu_130[30]),
        .I3(add_ln9_reg_1040[31]),
        .I4(xf_V_fu_130[31]),
        .I5(add_ln9_2_reg_1045[31]),
        .O(\xf_V_fu_130[31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \xf_V_fu_130[31]_i_7 
       (.I0(\xf_V_fu_130[31]_i_3_n_0 ),
        .I1(add_ln9_reg_1040[30]),
        .I2(xf_V_fu_130[30]),
        .I3(add_ln9_2_reg_1045[30]),
        .O(\xf_V_fu_130[31]_i_7_n_0 ));
  (* HLUTNM = "lutpair29" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xf_V_fu_130[31]_i_8 
       (.I0(xf_V_fu_130[29]),
        .I1(add_ln9_reg_1040[29]),
        .I2(add_ln9_2_reg_1045[29]),
        .I3(\xf_V_fu_130[31]_i_4_n_0 ),
        .O(\xf_V_fu_130[31]_i_8_n_0 ));
  (* HLUTNM = "lutpair28" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xf_V_fu_130[31]_i_9 
       (.I0(xf_V_fu_130[28]),
        .I1(add_ln9_reg_1040[28]),
        .I2(add_ln9_2_reg_1045[28]),
        .I3(\xf_V_fu_130[31]_i_5_n_0 ),
        .O(\xf_V_fu_130[31]_i_9_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \xf_V_fu_130[3]_i_2 
       (.I0(xf_V_fu_130[2]),
        .I1(add_ln9_reg_1040[2]),
        .I2(add_ln9_2_reg_1045[2]),
        .O(\xf_V_fu_130[3]_i_2_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \xf_V_fu_130[3]_i_3 
       (.I0(xf_V_fu_130[1]),
        .I1(add_ln9_reg_1040[1]),
        .I2(add_ln9_2_reg_1045[1]),
        .O(\xf_V_fu_130[3]_i_3_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \xf_V_fu_130[3]_i_4 
       (.I0(xf_V_fu_130[0]),
        .I1(add_ln9_reg_1040[0]),
        .I2(add_ln9_2_reg_1045[0]),
        .O(\xf_V_fu_130[3]_i_4_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xf_V_fu_130[3]_i_5 
       (.I0(xf_V_fu_130[3]),
        .I1(add_ln9_reg_1040[3]),
        .I2(add_ln9_2_reg_1045[3]),
        .I3(\xf_V_fu_130[3]_i_2_n_0 ),
        .O(\xf_V_fu_130[3]_i_5_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xf_V_fu_130[3]_i_6 
       (.I0(xf_V_fu_130[2]),
        .I1(add_ln9_reg_1040[2]),
        .I2(add_ln9_2_reg_1045[2]),
        .I3(\xf_V_fu_130[3]_i_3_n_0 ),
        .O(\xf_V_fu_130[3]_i_6_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xf_V_fu_130[3]_i_7 
       (.I0(xf_V_fu_130[1]),
        .I1(add_ln9_reg_1040[1]),
        .I2(add_ln9_2_reg_1045[1]),
        .I3(\xf_V_fu_130[3]_i_4_n_0 ),
        .O(\xf_V_fu_130[3]_i_7_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xf_V_fu_130[3]_i_8 
       (.I0(xf_V_fu_130[0]),
        .I1(add_ln9_reg_1040[0]),
        .I2(add_ln9_2_reg_1045[0]),
        .O(\xf_V_fu_130[3]_i_8_n_0 ));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \xf_V_fu_130[7]_i_2 
       (.I0(xf_V_fu_130[6]),
        .I1(add_ln9_reg_1040[6]),
        .I2(add_ln9_2_reg_1045[6]),
        .O(\xf_V_fu_130[7]_i_2_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \xf_V_fu_130[7]_i_3 
       (.I0(xf_V_fu_130[5]),
        .I1(add_ln9_reg_1040[5]),
        .I2(add_ln9_2_reg_1045[5]),
        .O(\xf_V_fu_130[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \xf_V_fu_130[7]_i_4 
       (.I0(xf_V_fu_130[4]),
        .I1(add_ln9_reg_1040[4]),
        .I2(add_ln9_2_reg_1045[4]),
        .O(\xf_V_fu_130[7]_i_4_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \xf_V_fu_130[7]_i_5 
       (.I0(xf_V_fu_130[3]),
        .I1(add_ln9_reg_1040[3]),
        .I2(add_ln9_2_reg_1045[3]),
        .O(\xf_V_fu_130[7]_i_5_n_0 ));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xf_V_fu_130[7]_i_6 
       (.I0(xf_V_fu_130[7]),
        .I1(add_ln9_reg_1040[7]),
        .I2(add_ln9_2_reg_1045[7]),
        .I3(\xf_V_fu_130[7]_i_2_n_0 ),
        .O(\xf_V_fu_130[7]_i_6_n_0 ));
  (* HLUTNM = "lutpair6" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xf_V_fu_130[7]_i_7 
       (.I0(xf_V_fu_130[6]),
        .I1(add_ln9_reg_1040[6]),
        .I2(add_ln9_2_reg_1045[6]),
        .I3(\xf_V_fu_130[7]_i_3_n_0 ),
        .O(\xf_V_fu_130[7]_i_7_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xf_V_fu_130[7]_i_8 
       (.I0(xf_V_fu_130[5]),
        .I1(add_ln9_reg_1040[5]),
        .I2(add_ln9_2_reg_1045[5]),
        .I3(\xf_V_fu_130[7]_i_4_n_0 ),
        .O(\xf_V_fu_130[7]_i_8_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xf_V_fu_130[7]_i_9 
       (.I0(xf_V_fu_130[4]),
        .I1(add_ln9_reg_1040[4]),
        .I2(add_ln9_2_reg_1045[4]),
        .I3(\xf_V_fu_130[7]_i_5_n_0 ),
        .O(\xf_V_fu_130[7]_i_9_n_0 ));
  FDRE \xf_V_fu_130_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5),
        .D(\xf_V_fu_130_reg[3]_i_1_n_7 ),
        .Q(xf_V_fu_130[0]),
        .R(ap_NS_fsm1));
  FDRE \xf_V_fu_130_reg[10] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5),
        .D(\xf_V_fu_130_reg[11]_i_1_n_5 ),
        .Q(xf_V_fu_130[10]),
        .R(ap_NS_fsm1));
  FDRE \xf_V_fu_130_reg[11] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5),
        .D(\xf_V_fu_130_reg[11]_i_1_n_4 ),
        .Q(xf_V_fu_130[11]),
        .R(ap_NS_fsm1));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \xf_V_fu_130_reg[11]_i_1 
       (.CI(\xf_V_fu_130_reg[7]_i_1_n_0 ),
        .CO({\xf_V_fu_130_reg[11]_i_1_n_0 ,\xf_V_fu_130_reg[11]_i_1_n_1 ,\xf_V_fu_130_reg[11]_i_1_n_2 ,\xf_V_fu_130_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\xf_V_fu_130[11]_i_2_n_0 ,\xf_V_fu_130[11]_i_3_n_0 ,\xf_V_fu_130[11]_i_4_n_0 ,\xf_V_fu_130[11]_i_5_n_0 }),
        .O({\xf_V_fu_130_reg[11]_i_1_n_4 ,\xf_V_fu_130_reg[11]_i_1_n_5 ,\xf_V_fu_130_reg[11]_i_1_n_6 ,\xf_V_fu_130_reg[11]_i_1_n_7 }),
        .S({\xf_V_fu_130[11]_i_6_n_0 ,\xf_V_fu_130[11]_i_7_n_0 ,\xf_V_fu_130[11]_i_8_n_0 ,\xf_V_fu_130[11]_i_9_n_0 }));
  FDRE \xf_V_fu_130_reg[12] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5),
        .D(\xf_V_fu_130_reg[15]_i_1_n_7 ),
        .Q(xf_V_fu_130[12]),
        .R(ap_NS_fsm1));
  FDRE \xf_V_fu_130_reg[13] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5),
        .D(\xf_V_fu_130_reg[15]_i_1_n_6 ),
        .Q(xf_V_fu_130[13]),
        .R(ap_NS_fsm1));
  FDRE \xf_V_fu_130_reg[14] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5),
        .D(\xf_V_fu_130_reg[15]_i_1_n_5 ),
        .Q(xf_V_fu_130[14]),
        .R(ap_NS_fsm1));
  FDRE \xf_V_fu_130_reg[15] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5),
        .D(\xf_V_fu_130_reg[15]_i_1_n_4 ),
        .Q(xf_V_fu_130[15]),
        .R(ap_NS_fsm1));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \xf_V_fu_130_reg[15]_i_1 
       (.CI(\xf_V_fu_130_reg[11]_i_1_n_0 ),
        .CO({\xf_V_fu_130_reg[15]_i_1_n_0 ,\xf_V_fu_130_reg[15]_i_1_n_1 ,\xf_V_fu_130_reg[15]_i_1_n_2 ,\xf_V_fu_130_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\xf_V_fu_130[15]_i_2_n_0 ,\xf_V_fu_130[15]_i_3_n_0 ,\xf_V_fu_130[15]_i_4_n_0 ,\xf_V_fu_130[15]_i_5_n_0 }),
        .O({\xf_V_fu_130_reg[15]_i_1_n_4 ,\xf_V_fu_130_reg[15]_i_1_n_5 ,\xf_V_fu_130_reg[15]_i_1_n_6 ,\xf_V_fu_130_reg[15]_i_1_n_7 }),
        .S({\xf_V_fu_130[15]_i_6_n_0 ,\xf_V_fu_130[15]_i_7_n_0 ,\xf_V_fu_130[15]_i_8_n_0 ,\xf_V_fu_130[15]_i_9_n_0 }));
  FDRE \xf_V_fu_130_reg[16] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5),
        .D(\xf_V_fu_130_reg[19]_i_1_n_7 ),
        .Q(xf_V_fu_130[16]),
        .R(ap_NS_fsm1));
  FDRE \xf_V_fu_130_reg[17] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5),
        .D(\xf_V_fu_130_reg[19]_i_1_n_6 ),
        .Q(xf_V_fu_130[17]),
        .R(ap_NS_fsm1));
  FDRE \xf_V_fu_130_reg[18] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5),
        .D(\xf_V_fu_130_reg[19]_i_1_n_5 ),
        .Q(xf_V_fu_130[18]),
        .R(ap_NS_fsm1));
  FDRE \xf_V_fu_130_reg[19] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5),
        .D(\xf_V_fu_130_reg[19]_i_1_n_4 ),
        .Q(xf_V_fu_130[19]),
        .R(ap_NS_fsm1));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \xf_V_fu_130_reg[19]_i_1 
       (.CI(\xf_V_fu_130_reg[15]_i_1_n_0 ),
        .CO({\xf_V_fu_130_reg[19]_i_1_n_0 ,\xf_V_fu_130_reg[19]_i_1_n_1 ,\xf_V_fu_130_reg[19]_i_1_n_2 ,\xf_V_fu_130_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\xf_V_fu_130[19]_i_2_n_0 ,\xf_V_fu_130[19]_i_3_n_0 ,\xf_V_fu_130[19]_i_4_n_0 ,\xf_V_fu_130[19]_i_5_n_0 }),
        .O({\xf_V_fu_130_reg[19]_i_1_n_4 ,\xf_V_fu_130_reg[19]_i_1_n_5 ,\xf_V_fu_130_reg[19]_i_1_n_6 ,\xf_V_fu_130_reg[19]_i_1_n_7 }),
        .S({\xf_V_fu_130[19]_i_6_n_0 ,\xf_V_fu_130[19]_i_7_n_0 ,\xf_V_fu_130[19]_i_8_n_0 ,\xf_V_fu_130[19]_i_9_n_0 }));
  FDRE \xf_V_fu_130_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5),
        .D(\xf_V_fu_130_reg[3]_i_1_n_6 ),
        .Q(xf_V_fu_130[1]),
        .R(ap_NS_fsm1));
  FDRE \xf_V_fu_130_reg[20] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5),
        .D(\xf_V_fu_130_reg[23]_i_1_n_7 ),
        .Q(xf_V_fu_130[20]),
        .R(ap_NS_fsm1));
  FDRE \xf_V_fu_130_reg[21] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5),
        .D(\xf_V_fu_130_reg[23]_i_1_n_6 ),
        .Q(xf_V_fu_130[21]),
        .R(ap_NS_fsm1));
  FDRE \xf_V_fu_130_reg[22] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5),
        .D(\xf_V_fu_130_reg[23]_i_1_n_5 ),
        .Q(xf_V_fu_130[22]),
        .R(ap_NS_fsm1));
  FDRE \xf_V_fu_130_reg[23] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5),
        .D(\xf_V_fu_130_reg[23]_i_1_n_4 ),
        .Q(xf_V_fu_130[23]),
        .R(ap_NS_fsm1));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \xf_V_fu_130_reg[23]_i_1 
       (.CI(\xf_V_fu_130_reg[19]_i_1_n_0 ),
        .CO({\xf_V_fu_130_reg[23]_i_1_n_0 ,\xf_V_fu_130_reg[23]_i_1_n_1 ,\xf_V_fu_130_reg[23]_i_1_n_2 ,\xf_V_fu_130_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\xf_V_fu_130[23]_i_2_n_0 ,\xf_V_fu_130[23]_i_3_n_0 ,\xf_V_fu_130[23]_i_4_n_0 ,\xf_V_fu_130[23]_i_5_n_0 }),
        .O({\xf_V_fu_130_reg[23]_i_1_n_4 ,\xf_V_fu_130_reg[23]_i_1_n_5 ,\xf_V_fu_130_reg[23]_i_1_n_6 ,\xf_V_fu_130_reg[23]_i_1_n_7 }),
        .S({\xf_V_fu_130[23]_i_6_n_0 ,\xf_V_fu_130[23]_i_7_n_0 ,\xf_V_fu_130[23]_i_8_n_0 ,\xf_V_fu_130[23]_i_9_n_0 }));
  FDRE \xf_V_fu_130_reg[24] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5),
        .D(\xf_V_fu_130_reg[27]_i_1_n_7 ),
        .Q(xf_V_fu_130[24]),
        .R(ap_NS_fsm1));
  FDRE \xf_V_fu_130_reg[25] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5),
        .D(\xf_V_fu_130_reg[27]_i_1_n_6 ),
        .Q(xf_V_fu_130[25]),
        .R(ap_NS_fsm1));
  FDRE \xf_V_fu_130_reg[26] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5),
        .D(\xf_V_fu_130_reg[27]_i_1_n_5 ),
        .Q(xf_V_fu_130[26]),
        .R(ap_NS_fsm1));
  FDRE \xf_V_fu_130_reg[27] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5),
        .D(\xf_V_fu_130_reg[27]_i_1_n_4 ),
        .Q(xf_V_fu_130[27]),
        .R(ap_NS_fsm1));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \xf_V_fu_130_reg[27]_i_1 
       (.CI(\xf_V_fu_130_reg[23]_i_1_n_0 ),
        .CO({\xf_V_fu_130_reg[27]_i_1_n_0 ,\xf_V_fu_130_reg[27]_i_1_n_1 ,\xf_V_fu_130_reg[27]_i_1_n_2 ,\xf_V_fu_130_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\xf_V_fu_130[27]_i_2_n_0 ,\xf_V_fu_130[27]_i_3_n_0 ,\xf_V_fu_130[27]_i_4_n_0 ,\xf_V_fu_130[27]_i_5_n_0 }),
        .O({\xf_V_fu_130_reg[27]_i_1_n_4 ,\xf_V_fu_130_reg[27]_i_1_n_5 ,\xf_V_fu_130_reg[27]_i_1_n_6 ,\xf_V_fu_130_reg[27]_i_1_n_7 }),
        .S({\xf_V_fu_130[27]_i_6_n_0 ,\xf_V_fu_130[27]_i_7_n_0 ,\xf_V_fu_130[27]_i_8_n_0 ,\xf_V_fu_130[27]_i_9_n_0 }));
  FDRE \xf_V_fu_130_reg[28] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5),
        .D(\xf_V_fu_130_reg[31]_i_2_n_7 ),
        .Q(xf_V_fu_130[28]),
        .R(ap_NS_fsm1));
  FDRE \xf_V_fu_130_reg[29] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5),
        .D(\xf_V_fu_130_reg[31]_i_2_n_6 ),
        .Q(xf_V_fu_130[29]),
        .R(ap_NS_fsm1));
  FDRE \xf_V_fu_130_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5),
        .D(\xf_V_fu_130_reg[3]_i_1_n_5 ),
        .Q(xf_V_fu_130[2]),
        .R(ap_NS_fsm1));
  FDRE \xf_V_fu_130_reg[30] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5),
        .D(\xf_V_fu_130_reg[31]_i_2_n_5 ),
        .Q(xf_V_fu_130[30]),
        .R(ap_NS_fsm1));
  FDRE \xf_V_fu_130_reg[31] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5),
        .D(\xf_V_fu_130_reg[31]_i_2_n_4 ),
        .Q(xf_V_fu_130[31]),
        .R(ap_NS_fsm1));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \xf_V_fu_130_reg[31]_i_2 
       (.CI(\xf_V_fu_130_reg[27]_i_1_n_0 ),
        .CO({\NLW_xf_V_fu_130_reg[31]_i_2_CO_UNCONNECTED [3],\xf_V_fu_130_reg[31]_i_2_n_1 ,\xf_V_fu_130_reg[31]_i_2_n_2 ,\xf_V_fu_130_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\xf_V_fu_130[31]_i_3_n_0 ,\xf_V_fu_130[31]_i_4_n_0 ,\xf_V_fu_130[31]_i_5_n_0 }),
        .O({\xf_V_fu_130_reg[31]_i_2_n_4 ,\xf_V_fu_130_reg[31]_i_2_n_5 ,\xf_V_fu_130_reg[31]_i_2_n_6 ,\xf_V_fu_130_reg[31]_i_2_n_7 }),
        .S({\xf_V_fu_130[31]_i_6_n_0 ,\xf_V_fu_130[31]_i_7_n_0 ,\xf_V_fu_130[31]_i_8_n_0 ,\xf_V_fu_130[31]_i_9_n_0 }));
  FDRE \xf_V_fu_130_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5),
        .D(\xf_V_fu_130_reg[3]_i_1_n_4 ),
        .Q(xf_V_fu_130[3]),
        .R(ap_NS_fsm1));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \xf_V_fu_130_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\xf_V_fu_130_reg[3]_i_1_n_0 ,\xf_V_fu_130_reg[3]_i_1_n_1 ,\xf_V_fu_130_reg[3]_i_1_n_2 ,\xf_V_fu_130_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\xf_V_fu_130[3]_i_2_n_0 ,\xf_V_fu_130[3]_i_3_n_0 ,\xf_V_fu_130[3]_i_4_n_0 ,1'b0}),
        .O({\xf_V_fu_130_reg[3]_i_1_n_4 ,\xf_V_fu_130_reg[3]_i_1_n_5 ,\xf_V_fu_130_reg[3]_i_1_n_6 ,\xf_V_fu_130_reg[3]_i_1_n_7 }),
        .S({\xf_V_fu_130[3]_i_5_n_0 ,\xf_V_fu_130[3]_i_6_n_0 ,\xf_V_fu_130[3]_i_7_n_0 ,\xf_V_fu_130[3]_i_8_n_0 }));
  FDRE \xf_V_fu_130_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5),
        .D(\xf_V_fu_130_reg[7]_i_1_n_7 ),
        .Q(xf_V_fu_130[4]),
        .R(ap_NS_fsm1));
  FDRE \xf_V_fu_130_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5),
        .D(\xf_V_fu_130_reg[7]_i_1_n_6 ),
        .Q(xf_V_fu_130[5]),
        .R(ap_NS_fsm1));
  FDRE \xf_V_fu_130_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5),
        .D(\xf_V_fu_130_reg[7]_i_1_n_5 ),
        .Q(xf_V_fu_130[6]),
        .R(ap_NS_fsm1));
  FDRE \xf_V_fu_130_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5),
        .D(\xf_V_fu_130_reg[7]_i_1_n_4 ),
        .Q(xf_V_fu_130[7]),
        .R(ap_NS_fsm1));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \xf_V_fu_130_reg[7]_i_1 
       (.CI(\xf_V_fu_130_reg[3]_i_1_n_0 ),
        .CO({\xf_V_fu_130_reg[7]_i_1_n_0 ,\xf_V_fu_130_reg[7]_i_1_n_1 ,\xf_V_fu_130_reg[7]_i_1_n_2 ,\xf_V_fu_130_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\xf_V_fu_130[7]_i_2_n_0 ,\xf_V_fu_130[7]_i_3_n_0 ,\xf_V_fu_130[7]_i_4_n_0 ,\xf_V_fu_130[7]_i_5_n_0 }),
        .O({\xf_V_fu_130_reg[7]_i_1_n_4 ,\xf_V_fu_130_reg[7]_i_1_n_5 ,\xf_V_fu_130_reg[7]_i_1_n_6 ,\xf_V_fu_130_reg[7]_i_1_n_7 }),
        .S({\xf_V_fu_130[7]_i_6_n_0 ,\xf_V_fu_130[7]_i_7_n_0 ,\xf_V_fu_130[7]_i_8_n_0 ,\xf_V_fu_130[7]_i_9_n_0 }));
  FDRE \xf_V_fu_130_reg[8] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5),
        .D(\xf_V_fu_130_reg[11]_i_1_n_7 ),
        .Q(xf_V_fu_130[8]),
        .R(ap_NS_fsm1));
  FDRE \xf_V_fu_130_reg[9] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5),
        .D(\xf_V_fu_130_reg[11]_i_1_n_6 ),
        .Q(xf_V_fu_130[9]),
        .R(ap_NS_fsm1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eucDis_control_s_axi
   (ap_rst_n_inv,
    D,
    ap_rst_n_0,
    SR,
    icmp_ln12_3_fu_478_p2,
    sub_ln16_3_fu_490_p25_out,
    sub_ln13_3_fu_484_p213_out,
    icmp_ln12_1_fu_442_p2,
    sub_ln16_1_fu_454_p27_out,
    sub_ln13_1_fu_448_p215_out,
    icmp_ln12_2_fu_460_p2,
    sub_ln16_2_fu_472_p26_out,
    sub_ln13_2_fu_466_p214_out,
    icmp_ln12_7_fu_550_p2,
    sub_ln16_7_fu_562_p21_out,
    sub_ln13_7_fu_556_p29_out,
    icmp_ln12_5_fu_514_p2,
    sub_ln16_5_fu_526_p23_out,
    sub_ln13_5_fu_520_p211_out,
    icmp_ln12_6_fu_532_p2,
    sub_ln16_6_fu_544_p22_out,
    sub_ln13_6_fu_538_p210_out,
    icmp_ln12_fu_424_p2,
    sub_ln16_fu_436_p20_out,
    sub_ln13_fu_430_p28_out,
    icmp_ln12_4_fu_496_p2,
    sub_ln16_4_fu_508_p24_out,
    sub_ln13_4_fu_502_p212_out,
    \FSM_onehot_rstate_reg[1]_0 ,
    s_axi_control_BVALID,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_control_RDATA,
    s_axi_control_RVALID,
    s_axi_control_WREADY,
    interrupt,
    ap_rst_n,
    ap_enable_reg_pp0_iter0,
    Q,
    ap_enable_reg_pp0_iter0_reg,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[1]_1 ,
    s_axi_control_ARADDR,
    ap_clk,
    s_axi_control_WDATA,
    s_axi_control_AWADDR,
    \int_C_reg[16]_0 ,
    s_axi_control_ARVALID,
    s_axi_control_RREADY,
    s_axi_control_WVALID,
    s_axi_control_WSTRB,
    s_axi_control_AWVALID,
    s_axi_control_BREADY);
  output ap_rst_n_inv;
  output [1:0]D;
  output ap_rst_n_0;
  output [0:0]SR;
  output [0:0]icmp_ln12_3_fu_478_p2;
  output [31:0]sub_ln16_3_fu_490_p25_out;
  output [31:0]sub_ln13_3_fu_484_p213_out;
  output [0:0]icmp_ln12_1_fu_442_p2;
  output [31:0]sub_ln16_1_fu_454_p27_out;
  output [31:0]sub_ln13_1_fu_448_p215_out;
  output [0:0]icmp_ln12_2_fu_460_p2;
  output [31:0]sub_ln16_2_fu_472_p26_out;
  output [31:0]sub_ln13_2_fu_466_p214_out;
  output [0:0]icmp_ln12_7_fu_550_p2;
  output [31:0]sub_ln16_7_fu_562_p21_out;
  output [31:0]sub_ln13_7_fu_556_p29_out;
  output [0:0]icmp_ln12_5_fu_514_p2;
  output [31:0]sub_ln16_5_fu_526_p23_out;
  output [31:0]sub_ln13_5_fu_520_p211_out;
  output [0:0]icmp_ln12_6_fu_532_p2;
  output [31:0]sub_ln16_6_fu_544_p22_out;
  output [31:0]sub_ln13_6_fu_538_p210_out;
  output [0:0]icmp_ln12_fu_424_p2;
  output [31:0]sub_ln16_fu_436_p20_out;
  output [31:0]sub_ln13_fu_430_p28_out;
  output [0:0]icmp_ln12_4_fu_496_p2;
  output [31:0]sub_ln16_4_fu_508_p24_out;
  output [31:0]sub_ln13_4_fu_502_p212_out;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output s_axi_control_BVALID;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output [31:0]s_axi_control_RDATA;
  output s_axi_control_RVALID;
  output s_axi_control_WREADY;
  output interrupt;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter0;
  input [2:0]Q;
  input [7:0]ap_enable_reg_pp0_iter0_reg;
  input \ap_CS_fsm_reg[1] ;
  input \ap_CS_fsm_reg[1]_0 ;
  input \ap_CS_fsm_reg[1]_1 ;
  input [13:0]s_axi_control_ARADDR;
  input ap_clk;
  input [31:0]s_axi_control_WDATA;
  input [13:0]s_axi_control_AWADDR;
  input [16:0]\int_C_reg[16]_0 ;
  input s_axi_control_ARVALID;
  input s_axi_control_RREADY;
  input s_axi_control_WVALID;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_AWVALID;
  input s_axi_control_BREADY;

  wire A_0_ce0;
  wire [31:0]A_0_q0;
  wire [31:0]A_1_q0;
  wire [31:0]A_2_q0;
  wire [31:0]A_3_q0;
  wire [31:0]A_4_q0;
  wire [31:0]A_5_q0;
  wire [31:0]A_6_q0;
  wire [31:0]A_7_q0;
  wire [31:0]B_0_q0;
  wire [31:0]B_1_q0;
  wire [31:0]B_2_q0;
  wire [31:0]B_3_q0;
  wire [31:0]B_4_q0;
  wire [31:0]B_5_q0;
  wire [31:0]B_6_q0;
  wire [31:0]B_7_q0;
  wire [1:0]D;
  wire \FSM_onehot_rstate[1]_i_1_n_0 ;
  wire \FSM_onehot_rstate[2]_i_1_n_0 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_rstate_reg_n_0_[2] ;
  wire \FSM_onehot_wstate[1]_i_2_n_0 ;
  wire \FSM_onehot_wstate[2]_i_1_n_0 ;
  wire \FSM_onehot_wstate[3]_i_1_n_0 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg_n_0_[2] ;
  wire [2:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire [7:0]ap_enable_reg_pp0_iter0_reg;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ar_hs;
  wire auto_restart_status_i_1_n_0;
  wire auto_restart_status_reg_n_0;
  wire aw_hs;
  wire [0:0]icmp_ln12_1_fu_442_p2;
  wire [0:0]icmp_ln12_2_fu_460_p2;
  wire [0:0]icmp_ln12_3_fu_478_p2;
  wire [0:0]icmp_ln12_4_fu_496_p2;
  wire [0:0]icmp_ln12_5_fu_514_p2;
  wire [0:0]icmp_ln12_6_fu_532_p2;
  wire [0:0]icmp_ln12_7_fu_550_p2;
  wire [0:0]icmp_ln12_fu_424_p2;
  wire [6:0]int_A_0_address1;
  wire int_A_0_n_80;
  wire int_A_0_n_81;
  wire int_A_0_n_82;
  wire int_A_0_n_83;
  wire int_A_0_n_84;
  wire int_A_0_n_85;
  wire int_A_0_n_86;
  wire int_A_0_n_87;
  wire int_A_0_n_88;
  wire int_A_0_n_89;
  wire int_A_0_n_90;
  wire int_A_0_n_91;
  wire int_A_0_n_92;
  wire int_A_0_n_93;
  wire int_A_0_n_94;
  wire int_A_0_n_95;
  wire int_A_0_n_96;
  wire [31:17]int_A_0_q1;
  wire int_A_0_read;
  wire int_A_0_read0;
  wire int_A_0_write0;
  wire int_A_0_write_i_1_n_0;
  wire int_A_0_write_reg_n_0;
  wire [31:0]int_A_1_q1;
  wire int_A_1_read;
  wire int_A_1_read0;
  wire int_A_1_write0;
  wire int_A_1_write_i_1_n_0;
  wire int_A_1_write_reg_n_0;
  wire [31:0]int_A_2_q1;
  wire int_A_2_read;
  wire int_A_2_read0;
  wire int_A_2_write0;
  wire int_A_2_write_i_1_n_0;
  wire int_A_2_write_reg_n_0;
  wire int_A_3_n_65;
  wire int_A_3_n_66;
  wire int_A_3_n_67;
  wire int_A_3_n_68;
  wire int_A_3_n_69;
  wire int_A_3_n_70;
  wire int_A_3_n_71;
  wire int_A_3_n_72;
  wire int_A_3_n_73;
  wire int_A_3_n_74;
  wire int_A_3_n_75;
  wire int_A_3_n_76;
  wire int_A_3_n_77;
  wire int_A_3_n_78;
  wire int_A_3_n_79;
  wire int_A_3_n_80;
  wire int_A_3_n_81;
  wire int_A_3_n_82;
  wire int_A_3_n_83;
  wire int_A_3_n_84;
  wire int_A_3_n_85;
  wire int_A_3_n_86;
  wire int_A_3_n_87;
  wire int_A_3_n_88;
  wire int_A_3_n_89;
  wire int_A_3_n_90;
  wire int_A_3_n_91;
  wire int_A_3_n_92;
  wire int_A_3_n_93;
  wire int_A_3_n_94;
  wire int_A_3_n_95;
  wire int_A_3_n_96;
  wire int_A_3_read;
  wire int_A_3_read0;
  wire int_A_3_write_i_1_n_0;
  wire int_A_3_write_i_2_n_0;
  wire int_A_3_write_i_3_n_0;
  wire int_A_3_write_reg_n_0;
  wire [31:0]int_A_4_q1;
  wire int_A_4_read;
  wire int_A_4_read0;
  wire int_A_4_write0;
  wire int_A_4_write_i_1_n_0;
  wire int_A_4_write_reg_n_0;
  wire [31:0]int_A_5_q1;
  wire int_A_5_read;
  wire int_A_5_read0;
  wire int_A_5_write_i_1_n_0;
  wire int_A_5_write_i_2_n_0;
  wire int_A_5_write_reg_n_0;
  wire int_A_6_n_65;
  wire int_A_6_n_66;
  wire int_A_6_n_67;
  wire int_A_6_n_68;
  wire int_A_6_n_69;
  wire int_A_6_n_70;
  wire int_A_6_n_71;
  wire int_A_6_n_72;
  wire int_A_6_n_73;
  wire int_A_6_n_74;
  wire int_A_6_n_75;
  wire int_A_6_n_76;
  wire int_A_6_n_77;
  wire int_A_6_n_78;
  wire int_A_6_n_79;
  wire int_A_6_n_80;
  wire int_A_6_n_81;
  wire int_A_6_n_82;
  wire int_A_6_n_83;
  wire int_A_6_n_84;
  wire int_A_6_n_85;
  wire int_A_6_n_86;
  wire int_A_6_n_87;
  wire int_A_6_n_88;
  wire int_A_6_n_89;
  wire int_A_6_n_90;
  wire int_A_6_n_91;
  wire int_A_6_n_92;
  wire int_A_6_n_93;
  wire int_A_6_n_94;
  wire int_A_6_n_95;
  wire int_A_6_n_96;
  wire int_A_6_read;
  wire int_A_6_read0;
  wire int_A_6_write_i_1_n_0;
  wire int_A_6_write_reg_n_0;
  wire int_A_7_n_65;
  wire int_A_7_n_66;
  wire int_A_7_n_67;
  wire int_A_7_n_68;
  wire int_A_7_n_69;
  wire int_A_7_n_70;
  wire int_A_7_n_71;
  wire int_A_7_n_72;
  wire int_A_7_n_73;
  wire int_A_7_n_74;
  wire int_A_7_n_75;
  wire int_A_7_n_76;
  wire int_A_7_n_77;
  wire int_A_7_n_78;
  wire int_A_7_n_79;
  wire int_A_7_n_80;
  wire int_A_7_n_81;
  wire int_A_7_n_82;
  wire int_A_7_n_83;
  wire int_A_7_n_84;
  wire int_A_7_n_85;
  wire int_A_7_n_86;
  wire int_A_7_n_87;
  wire int_A_7_n_88;
  wire int_A_7_n_89;
  wire int_A_7_n_90;
  wire int_A_7_n_91;
  wire int_A_7_n_92;
  wire int_A_7_n_93;
  wire int_A_7_n_94;
  wire int_A_7_n_95;
  wire int_A_7_n_96;
  wire int_A_7_read;
  wire int_A_7_read0;
  wire int_A_7_write0;
  wire int_A_7_write_i_1_n_0;
  wire int_A_7_write_reg_n_0;
  wire [31:0]int_B_0_q1;
  wire int_B_0_read;
  wire int_B_0_read0;
  wire int_B_0_write0;
  wire int_B_0_write_i_1_n_0;
  wire int_B_0_write_reg_n_0;
  wire [31:0]int_B_1_q1;
  wire int_B_1_read;
  wire int_B_1_read0;
  wire int_B_1_write0;
  wire int_B_1_write_i_1_n_0;
  wire int_B_1_write_reg_n_0;
  wire [31:0]int_B_2_q1;
  wire int_B_2_read;
  wire int_B_2_read0;
  wire int_B_2_write_i_1_n_0;
  wire int_B_2_write_i_2_n_0;
  wire int_B_2_write_i_3_n_0;
  wire int_B_2_write_reg_n_0;
  wire [31:0]int_B_3_q1;
  wire int_B_3_read;
  wire int_B_3_read0;
  wire int_B_3_write_i_1_n_0;
  wire int_B_3_write_reg_n_0;
  wire int_B_4_n_64;
  wire int_B_4_n_65;
  wire int_B_4_n_66;
  wire int_B_4_n_67;
  wire int_B_4_n_68;
  wire int_B_4_n_69;
  wire int_B_4_n_70;
  wire int_B_4_n_71;
  wire int_B_4_n_72;
  wire int_B_4_n_73;
  wire int_B_4_n_74;
  wire int_B_4_n_75;
  wire int_B_4_n_76;
  wire int_B_4_n_77;
  wire int_B_4_n_78;
  wire int_B_4_n_79;
  wire int_B_4_n_80;
  wire int_B_4_n_81;
  wire int_B_4_n_82;
  wire int_B_4_n_83;
  wire int_B_4_n_84;
  wire int_B_4_n_85;
  wire int_B_4_n_86;
  wire int_B_4_n_87;
  wire int_B_4_n_88;
  wire int_B_4_n_89;
  wire int_B_4_n_90;
  wire int_B_4_n_91;
  wire int_B_4_n_92;
  wire int_B_4_n_93;
  wire int_B_4_n_94;
  wire int_B_4_n_95;
  wire int_B_4_read;
  wire int_B_4_read0;
  wire int_B_4_write0;
  wire int_B_4_write_i_1_n_0;
  wire int_B_4_write_reg_n_0;
  wire int_B_5_n_64;
  wire int_B_5_n_65;
  wire int_B_5_n_66;
  wire int_B_5_n_67;
  wire int_B_5_n_68;
  wire int_B_5_n_69;
  wire int_B_5_n_70;
  wire int_B_5_n_71;
  wire int_B_5_n_72;
  wire int_B_5_n_73;
  wire int_B_5_n_74;
  wire int_B_5_n_75;
  wire int_B_5_n_76;
  wire int_B_5_n_77;
  wire int_B_5_n_78;
  wire int_B_5_n_79;
  wire int_B_5_n_80;
  wire int_B_5_n_81;
  wire int_B_5_n_82;
  wire int_B_5_n_83;
  wire int_B_5_n_84;
  wire int_B_5_n_85;
  wire int_B_5_n_86;
  wire int_B_5_n_87;
  wire int_B_5_n_88;
  wire int_B_5_n_89;
  wire int_B_5_n_90;
  wire int_B_5_n_91;
  wire int_B_5_n_92;
  wire int_B_5_n_93;
  wire int_B_5_n_94;
  wire int_B_5_n_95;
  wire int_B_5_read;
  wire int_B_5_read0;
  wire int_B_5_write_i_1_n_0;
  wire int_B_5_write_i_2_n_0;
  wire int_B_5_write_reg_n_0;
  wire [31:0]int_B_6_q1;
  wire int_B_6_read;
  wire int_B_6_read0;
  wire int_B_6_write0;
  wire int_B_6_write_i_1_n_0;
  wire int_B_6_write_reg_n_0;
  wire [31:0]int_B_7_q1;
  wire int_B_7_read;
  wire int_B_7_read0;
  wire int_B_7_write0;
  wire int_B_7_write_i_1_n_0;
  wire int_B_7_write_reg_n_0;
  wire int_C_ap_vld;
  wire int_C_ap_vld_i_1_n_0;
  wire int_C_ap_vld_i_2_n_0;
  wire int_C_ap_vld_i_3_n_0;
  wire int_C_ap_vld_i_4_n_0;
  wire [16:0]\int_C_reg[16]_0 ;
  wire \int_C_reg_n_0_[0] ;
  wire \int_C_reg_n_0_[10] ;
  wire \int_C_reg_n_0_[11] ;
  wire \int_C_reg_n_0_[12] ;
  wire \int_C_reg_n_0_[13] ;
  wire \int_C_reg_n_0_[14] ;
  wire \int_C_reg_n_0_[15] ;
  wire \int_C_reg_n_0_[16] ;
  wire \int_C_reg_n_0_[1] ;
  wire \int_C_reg_n_0_[2] ;
  wire \int_C_reg_n_0_[3] ;
  wire \int_C_reg_n_0_[4] ;
  wire \int_C_reg_n_0_[5] ;
  wire \int_C_reg_n_0_[6] ;
  wire \int_C_reg_n_0_[7] ;
  wire \int_C_reg_n_0_[8] ;
  wire \int_C_reg_n_0_[9] ;
  wire int_ap_ready;
  wire int_ap_ready_i_1_n_0;
  wire int_ap_start_i_1_n_0;
  wire int_ap_start_i_2_n_0;
  wire int_ap_start_i_3_n_0;
  wire int_ap_start_i_4_n_0;
  wire int_ap_start_i_5_n_0;
  wire int_ap_start_i_6_n_0;
  wire int_auto_restart_i_1_n_0;
  wire int_gie_i_1_n_0;
  wire int_gie_reg_n_0;
  wire \int_ier[0]_i_1_n_0 ;
  wire \int_ier[1]_i_1_n_0 ;
  wire \int_ier_reg_n_0_[0] ;
  wire \int_ier_reg_n_0_[1] ;
  wire int_isr;
  wire int_isr8_out;
  wire \int_isr[0]_i_1_n_0 ;
  wire \int_isr[1]_i_1_n_0 ;
  wire \int_isr_reg_n_0_[0] ;
  wire \int_isr_reg_n_0_[1] ;
  wire int_task_ap_done;
  wire int_task_ap_done0;
  wire int_task_ap_done_i_1_n_0;
  wire int_task_ap_done_i_3_n_0;
  wire interrupt;
  wire [7:2]p_2_in;
  wire p_95_in;
  wire \rdata[0]_i_10_n_0 ;
  wire \rdata[0]_i_11_n_0 ;
  wire \rdata[0]_i_12_n_0 ;
  wire \rdata[16]_i_10_n_0 ;
  wire \rdata[16]_i_11_n_0 ;
  wire \rdata[16]_i_12_n_0 ;
  wire \rdata[16]_i_13_n_0 ;
  wire \rdata[1]_i_10_n_0 ;
  wire \rdata[2]_i_10_n_0 ;
  wire \rdata[31]_i_11_n_0 ;
  wire \rdata[31]_i_13_n_0 ;
  wire \rdata[31]_i_15_n_0 ;
  wire \rdata[31]_i_16_n_0 ;
  wire \rdata[31]_i_1_n_0 ;
  wire \rdata[31]_i_4_n_0 ;
  wire \rdata[31]_i_8_n_0 ;
  wire \rdata[3]_i_10_n_0 ;
  wire \rdata[7]_i_11_n_0 ;
  wire \rdata[7]_i_12_n_0 ;
  wire \rdata[7]_i_13_n_0 ;
  wire \rdata[7]_i_14_n_0 ;
  wire \rdata[7]_i_15_n_0 ;
  wire \rdata[7]_i_16_n_0 ;
  wire \rdata[7]_i_9_n_0 ;
  wire [13:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [13:0]s_axi_control_AWADDR;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire s_axi_control_RVALID_INST_0_i_1_n_0;
  wire s_axi_control_RVALID_INST_0_i_2_n_0;
  wire s_axi_control_RVALID_INST_0_i_3_n_0;
  wire s_axi_control_RVALID_INST_0_i_4_n_0;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [31:0]sub_ln13_1_fu_448_p215_out;
  wire [31:0]sub_ln13_2_fu_466_p214_out;
  wire [31:0]sub_ln13_3_fu_484_p213_out;
  wire [31:0]sub_ln13_4_fu_502_p212_out;
  wire [31:0]sub_ln13_5_fu_520_p211_out;
  wire [31:0]sub_ln13_6_fu_538_p210_out;
  wire [31:0]sub_ln13_7_fu_556_p29_out;
  wire [31:0]sub_ln13_fu_430_p28_out;
  wire [31:0]sub_ln16_1_fu_454_p27_out;
  wire [31:0]sub_ln16_2_fu_472_p26_out;
  wire [31:0]sub_ln16_3_fu_490_p25_out;
  wire [31:0]sub_ln16_4_fu_508_p24_out;
  wire [31:0]sub_ln16_5_fu_526_p23_out;
  wire [31:0]sub_ln16_6_fu_544_p22_out;
  wire [31:0]sub_ln16_7_fu_562_p21_out;
  wire [31:0]sub_ln16_fu_436_p20_out;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[10] ;
  wire \waddr_reg_n_0_[11] ;
  wire \waddr_reg_n_0_[12] ;
  wire \waddr_reg_n_0_[13] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;
  wire \waddr_reg_n_0_[6] ;
  wire \waddr_reg_n_0_[7] ;
  wire \waddr_reg_n_0_[8] ;
  wire \waddr_reg_n_0_[9] ;

  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hF2227777)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_ARVALID),
        .I2(s_axi_control_RVALID),
        .I3(s_axi_control_RREADY),
        .I4(\FSM_onehot_rstate_reg_n_0_[2] ),
        .O(\FSM_onehot_rstate[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hFF707070)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_control_RVALID),
        .I1(s_axi_control_RREADY),
        .I2(\FSM_onehot_rstate_reg_n_0_[2] ),
        .I3(s_axi_control_ARVALID),
        .I4(\FSM_onehot_rstate_reg[1]_0 ),
        .O(\FSM_onehot_rstate[2]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_0 ),
        .Q(\FSM_onehot_rstate_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(ap_rst_n),
        .O(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFF0C1D1D)) 
    \FSM_onehot_wstate[1]_i_2 
       (.I0(\FSM_onehot_wstate_reg_n_0_[2] ),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_control_AWVALID),
        .I3(s_axi_control_BREADY),
        .I4(s_axi_control_BVALID),
        .O(\FSM_onehot_wstate[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA222A222A222)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(\FSM_onehot_wstate_reg_n_0_[2] ),
        .I1(s_axi_control_WVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_control_ARVALID),
        .I4(s_axi_control_AWVALID),
        .I5(\FSM_onehot_wstate_reg[1]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4444F444F444F444)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_control_BREADY),
        .I1(s_axi_control_BVALID),
        .I2(\FSM_onehot_wstate_reg_n_0_[2] ),
        .I3(s_axi_control_WVALID),
        .I4(\FSM_onehot_rstate_reg[1]_0 ),
        .I5(s_axi_control_ARVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_2_n_0 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_0 ),
        .Q(s_axi_control_BVALID),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(ap_start),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hAAAA0C00)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(ap_start),
        .I1(\ap_CS_fsm_reg[1] ),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(\ap_CS_fsm_reg[1]_1 ),
        .I4(Q[0]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h0000AA80AA80AA80)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(ap_rst_n),
        .I1(Q[0]),
        .I2(ap_start),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[1]),
        .I5(ap_enable_reg_pp0_iter0_reg[7]),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hEFAA)) 
    auto_restart_status_i_1
       (.I0(p_2_in[7]),
        .I1(ap_start),
        .I2(Q[0]),
        .I3(auto_restart_status_reg_n_0),
        .O(auto_restart_status_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_0),
        .Q(auto_restart_status_reg_n_0),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eucDis_control_s_axi_ram int_A_0
       (.ADDRARDADDR(int_A_0_address1),
        .A_0_ce0(A_0_ce0),
        .DOADO(int_A_0_q1),
        .DOBDO(A_0_q0),
        .Q({\int_C_reg_n_0_[16] ,\int_C_reg_n_0_[15] ,\int_C_reg_n_0_[14] ,\int_C_reg_n_0_[13] ,\int_C_reg_n_0_[12] ,\int_C_reg_n_0_[11] ,\int_C_reg_n_0_[10] ,\int_C_reg_n_0_[9] ,\int_C_reg_n_0_[8] ,\int_C_reg_n_0_[7] ,\int_C_reg_n_0_[6] ,\int_C_reg_n_0_[5] ,\int_C_reg_n_0_[4] ,\int_C_reg_n_0_[3] ,\int_C_reg_n_0_[2] ,\int_C_reg_n_0_[1] }),
        .ap_clk(ap_clk),
        .icmp_ln12_fu_424_p2(icmp_ln12_fu_424_p2),
        .\icmp_ln12_reg_824_reg[0] (B_0_q0),
        .int_A_0_read(int_A_0_read),
        .\int_C_reg[10] (int_A_0_n_86),
        .\int_C_reg[11] (int_A_0_n_87),
        .\int_C_reg[12] (int_A_0_n_88),
        .\int_C_reg[13] (int_A_0_n_89),
        .\int_C_reg[14] (int_A_0_n_90),
        .\int_C_reg[15] (int_A_0_n_91),
        .\int_C_reg[16] (int_A_0_n_92),
        .\int_C_reg[4] (int_A_0_n_81),
        .\int_C_reg[5] (int_A_0_n_82),
        .\int_C_reg[6] (int_A_0_n_83),
        .\int_C_reg[8] (int_A_0_n_84),
        .\int_C_reg[9] (int_A_0_n_85),
        .mem_reg_0(int_A_0_n_80),
        .mem_reg_1(int_A_0_n_93),
        .mem_reg_2(int_A_0_n_94),
        .mem_reg_3(int_A_0_n_95),
        .mem_reg_4(int_A_0_n_96),
        .mem_reg_5(ap_enable_reg_pp0_iter0_reg[6:0]),
        .mem_reg_6(\FSM_onehot_rstate_reg[1]_0 ),
        .mem_reg_7(int_A_0_write_reg_n_0),
        .mem_reg_8(\FSM_onehot_wstate_reg_n_0_[2] ),
        .\rdata[0]_i_3_0 (\rdata[0]_i_10_n_0 ),
        .\rdata[0]_i_3_1 (\rdata[0]_i_11_n_0 ),
        .\rdata[16]_i_3_0 (\rdata[16]_i_10_n_0 ),
        .\rdata[1]_i_3 (\rdata[1]_i_10_n_0 ),
        .\rdata[2]_i_3 (\rdata[2]_i_10_n_0 ),
        .\rdata[3]_i_3 (\rdata[3]_i_10_n_0 ),
        .\rdata[7]_i_3 (\rdata[7]_i_11_n_0 ),
        .\rdata[7]_i_3_0 (\rdata[7]_i_12_n_0 ),
        .\rdata[7]_i_3_1 (\rdata[7]_i_13_n_0 ),
        .\rdata[7]_i_3_2 (\rdata[7]_i_14_n_0 ),
        .\rdata_reg[0] (\rdata[31]_i_11_n_0 ),
        .\rdata_reg[0]_0 (int_A_6_n_65),
        .\rdata_reg[0]_1 (\rdata[31]_i_13_n_0 ),
        .\rdata_reg[0]_2 (int_A_3_n_65),
        .\rdata_reg[10] (int_A_6_n_75),
        .\rdata_reg[10]_0 (int_A_3_n_75),
        .\rdata_reg[11] (int_A_6_n_76),
        .\rdata_reg[11]_0 (int_A_3_n_76),
        .\rdata_reg[12] (int_A_6_n_77),
        .\rdata_reg[12]_0 (int_A_3_n_77),
        .\rdata_reg[13] (int_A_6_n_78),
        .\rdata_reg[13]_0 (int_A_3_n_78),
        .\rdata_reg[14] (int_A_6_n_79),
        .\rdata_reg[14]_0 (int_A_3_n_79),
        .\rdata_reg[15] (int_A_6_n_80),
        .\rdata_reg[15]_0 (int_A_3_n_80),
        .\rdata_reg[16] (int_A_6_n_81),
        .\rdata_reg[16]_0 (int_A_3_n_81),
        .\rdata_reg[4] (int_A_6_n_69),
        .\rdata_reg[4]_0 (int_A_3_n_69),
        .\rdata_reg[5] (int_A_6_n_70),
        .\rdata_reg[5]_0 (int_A_3_n_70),
        .\rdata_reg[6] (int_A_6_n_71),
        .\rdata_reg[6]_0 (int_A_3_n_71),
        .\rdata_reg[8] (int_A_6_n_73),
        .\rdata_reg[8]_0 (int_A_3_n_73),
        .\rdata_reg[9] (int_A_6_n_74),
        .\rdata_reg[9]_0 (int_A_3_n_74),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .sub_ln13_fu_430_p28_out(sub_ln13_fu_430_p28_out));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    int_A_0_read_i_1
       (.I0(s_axi_control_ARADDR[10]),
        .I1(s_axi_control_ARADDR[11]),
        .I2(s_axi_control_ARADDR[9]),
        .I3(s_axi_control_ARADDR[12]),
        .I4(s_axi_control_ARADDR[13]),
        .I5(ar_hs),
        .O(int_A_0_read0));
  FDRE int_A_0_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_A_0_read0),
        .Q(int_A_0_read),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hEAFFFFFFAAAAAAAA)) 
    int_A_0_write_i_1
       (.I0(int_A_0_write0),
        .I1(s_axi_control_ARVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_control_WVALID),
        .I4(\FSM_onehot_wstate_reg_n_0_[2] ),
        .I5(int_A_0_write_reg_n_0),
        .O(int_A_0_write_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    int_A_0_write_i_2
       (.I0(s_axi_control_AWADDR[10]),
        .I1(s_axi_control_AWADDR[11]),
        .I2(s_axi_control_AWADDR[9]),
        .I3(s_axi_control_AWADDR[12]),
        .I4(s_axi_control_AWADDR[13]),
        .I5(aw_hs),
        .O(int_A_0_write0));
  FDRE int_A_0_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_A_0_write_i_1_n_0),
        .Q(int_A_0_write_reg_n_0),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eucDis_control_s_axi_ram_15 int_A_1
       (.ADDRARDADDR(int_A_0_address1),
        .A_0_ce0(A_0_ce0),
        .DOADO(int_A_1_q1),
        .DOBDO(A_1_q0),
        .ap_clk(ap_clk),
        .icmp_ln12_1_fu_442_p2(icmp_ln12_1_fu_442_p2),
        .\icmp_ln12_1_reg_841_reg[0] (B_1_q0),
        .mem_reg_0(ap_enable_reg_pp0_iter0_reg[6:0]),
        .mem_reg_1(int_A_1_write_reg_n_0),
        .mem_reg_2(\FSM_onehot_rstate_reg[1]_0 ),
        .mem_reg_3(\FSM_onehot_wstate_reg_n_0_[2] ),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .sub_ln13_1_fu_448_p215_out(sub_ln13_1_fu_448_p215_out));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    int_A_1_read_i_1
       (.I0(s_axi_control_ARADDR[9]),
        .I1(ar_hs),
        .I2(s_axi_control_ARADDR[10]),
        .I3(s_axi_control_ARADDR[12]),
        .I4(s_axi_control_ARADDR[11]),
        .I5(s_axi_control_ARADDR[13]),
        .O(int_A_1_read0));
  FDRE int_A_1_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_A_1_read0),
        .Q(int_A_1_read),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hEAFFFFFFAAAAAAAA)) 
    int_A_1_write_i_1
       (.I0(int_A_1_write0),
        .I1(s_axi_control_ARVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_control_WVALID),
        .I4(\FSM_onehot_wstate_reg_n_0_[2] ),
        .I5(int_A_1_write_reg_n_0),
        .O(int_A_1_write_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    int_A_1_write_i_2
       (.I0(aw_hs),
        .I1(s_axi_control_AWADDR[9]),
        .I2(s_axi_control_AWADDR[10]),
        .I3(s_axi_control_AWADDR[12]),
        .I4(s_axi_control_AWADDR[11]),
        .I5(s_axi_control_AWADDR[13]),
        .O(int_A_1_write0));
  FDRE int_A_1_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_A_1_write_i_1_n_0),
        .Q(int_A_1_write_reg_n_0),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eucDis_control_s_axi_ram_16 int_A_2
       (.ADDRARDADDR(int_A_0_address1),
        .A_0_ce0(A_0_ce0),
        .DOADO(int_A_2_q1),
        .DOBDO(A_2_q0),
        .ap_clk(ap_clk),
        .icmp_ln12_2_fu_460_p2(icmp_ln12_2_fu_460_p2),
        .\icmp_ln12_2_reg_858_reg[0] (B_2_q0),
        .mem_reg_0(ap_enable_reg_pp0_iter0_reg[6:0]),
        .mem_reg_1(int_A_2_write_reg_n_0),
        .mem_reg_2(\FSM_onehot_rstate_reg[1]_0 ),
        .mem_reg_3(\FSM_onehot_wstate_reg_n_0_[2] ),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .sub_ln13_2_fu_466_p214_out(sub_ln13_2_fu_466_p214_out));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    int_A_2_read_i_1
       (.I0(ar_hs),
        .I1(s_axi_control_ARADDR[10]),
        .I2(s_axi_control_ARADDR[9]),
        .I3(s_axi_control_ARADDR[12]),
        .I4(s_axi_control_ARADDR[11]),
        .I5(s_axi_control_ARADDR[13]),
        .O(int_A_2_read0));
  FDRE int_A_2_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_A_2_read0),
        .Q(int_A_2_read),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hEAFFFFFFAAAAAAAA)) 
    int_A_2_write_i_1
       (.I0(int_A_2_write0),
        .I1(s_axi_control_ARVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_control_WVALID),
        .I4(\FSM_onehot_wstate_reg_n_0_[2] ),
        .I5(int_A_2_write_reg_n_0),
        .O(int_A_2_write_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    int_A_2_write_i_2
       (.I0(aw_hs),
        .I1(s_axi_control_AWADDR[10]),
        .I2(s_axi_control_AWADDR[9]),
        .I3(s_axi_control_AWADDR[12]),
        .I4(s_axi_control_AWADDR[11]),
        .I5(s_axi_control_AWADDR[13]),
        .O(int_A_2_write0));
  FDRE int_A_2_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_A_2_write_i_1_n_0),
        .Q(int_A_2_write_reg_n_0),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eucDis_control_s_axi_ram_17 int_A_3
       (.ADDRARDADDR(int_A_0_address1),
        .A_0_ce0(A_0_ce0),
        .DOADO(int_A_2_q1),
        .DOBDO(A_3_q0),
        .ap_clk(ap_clk),
        .icmp_ln12_3_fu_478_p2(icmp_ln12_3_fu_478_p2),
        .\icmp_ln12_3_reg_875_reg[0] (B_3_q0),
        .int_A_1_read(int_A_1_read),
        .int_A_2_read(int_A_2_read),
        .int_A_2_read_reg(int_A_3_n_65),
        .int_A_2_read_reg_0(int_A_3_n_66),
        .int_A_2_read_reg_1(int_A_3_n_67),
        .int_A_2_read_reg_10(int_A_3_n_76),
        .int_A_2_read_reg_11(int_A_3_n_77),
        .int_A_2_read_reg_12(int_A_3_n_78),
        .int_A_2_read_reg_13(int_A_3_n_79),
        .int_A_2_read_reg_14(int_A_3_n_80),
        .int_A_2_read_reg_15(int_A_3_n_81),
        .int_A_2_read_reg_16(int_A_3_n_82),
        .int_A_2_read_reg_17(int_A_3_n_83),
        .int_A_2_read_reg_18(int_A_3_n_84),
        .int_A_2_read_reg_19(int_A_3_n_85),
        .int_A_2_read_reg_2(int_A_3_n_68),
        .int_A_2_read_reg_20(int_A_3_n_86),
        .int_A_2_read_reg_21(int_A_3_n_87),
        .int_A_2_read_reg_22(int_A_3_n_88),
        .int_A_2_read_reg_23(int_A_3_n_89),
        .int_A_2_read_reg_24(int_A_3_n_90),
        .int_A_2_read_reg_25(int_A_3_n_91),
        .int_A_2_read_reg_26(int_A_3_n_92),
        .int_A_2_read_reg_27(int_A_3_n_93),
        .int_A_2_read_reg_28(int_A_3_n_94),
        .int_A_2_read_reg_29(int_A_3_n_95),
        .int_A_2_read_reg_3(int_A_3_n_69),
        .int_A_2_read_reg_30(int_A_3_n_96),
        .int_A_2_read_reg_4(int_A_3_n_70),
        .int_A_2_read_reg_5(int_A_3_n_71),
        .int_A_2_read_reg_6(int_A_3_n_72),
        .int_A_2_read_reg_7(int_A_3_n_73),
        .int_A_2_read_reg_8(int_A_3_n_74),
        .int_A_2_read_reg_9(int_A_3_n_75),
        .int_A_3_read(int_A_3_read),
        .mem_reg_0(ap_enable_reg_pp0_iter0_reg[6:0]),
        .mem_reg_1(int_A_3_write_reg_n_0),
        .mem_reg_2(\FSM_onehot_rstate_reg[1]_0 ),
        .mem_reg_3(\FSM_onehot_wstate_reg_n_0_[2] ),
        .\rdata[31]_i_6 (int_A_1_q1),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .sub_ln13_3_fu_484_p213_out(sub_ln13_3_fu_484_p213_out));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    int_A_3_read_i_1
       (.I0(ar_hs),
        .I1(s_axi_control_ARADDR[13]),
        .I2(s_axi_control_ARADDR[12]),
        .I3(s_axi_control_ARADDR[10]),
        .I4(s_axi_control_ARADDR[9]),
        .I5(s_axi_control_ARADDR[11]),
        .O(int_A_3_read0));
  FDRE int_A_3_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_A_3_read0),
        .Q(int_A_3_read),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0040FFFF00400040)) 
    int_A_3_write_i_1
       (.I0(int_A_3_write_i_2_n_0),
        .I1(s_axi_control_AWADDR[11]),
        .I2(aw_hs),
        .I3(int_A_3_write_i_3_n_0),
        .I4(p_95_in),
        .I5(int_A_3_write_reg_n_0),
        .O(int_A_3_write_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'hE)) 
    int_A_3_write_i_2
       (.I0(s_axi_control_AWADDR[9]),
        .I1(s_axi_control_AWADDR[10]),
        .O(int_A_3_write_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    int_A_3_write_i_3
       (.I0(s_axi_control_AWADDR[12]),
        .I1(s_axi_control_AWADDR[13]),
        .O(int_A_3_write_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    int_A_3_write_i_4
       (.I0(\FSM_onehot_wstate_reg_n_0_[2] ),
        .I1(s_axi_control_WVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_control_ARVALID),
        .O(p_95_in));
  FDRE int_A_3_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_A_3_write_i_1_n_0),
        .Q(int_A_3_write_reg_n_0),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eucDis_control_s_axi_ram_18 int_A_4
       (.ADDRARDADDR(int_A_0_address1),
        .A_0_ce0(A_0_ce0),
        .DOADO(int_A_4_q1),
        .DOBDO(A_4_q0),
        .ap_clk(ap_clk),
        .icmp_ln12_4_fu_496_p2(icmp_ln12_4_fu_496_p2),
        .\icmp_ln12_4_reg_892_reg[0] (B_4_q0),
        .mem_reg_0(ap_enable_reg_pp0_iter0_reg[6:0]),
        .mem_reg_1(int_A_4_write_reg_n_0),
        .mem_reg_2(\FSM_onehot_rstate_reg[1]_0 ),
        .mem_reg_3(\FSM_onehot_wstate_reg_n_0_[2] ),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .sub_ln13_4_fu_502_p212_out(sub_ln13_4_fu_502_p212_out));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    int_A_4_read_i_1
       (.I0(ar_hs),
        .I1(s_axi_control_ARADDR[12]),
        .I2(s_axi_control_ARADDR[13]),
        .I3(s_axi_control_ARADDR[10]),
        .I4(s_axi_control_ARADDR[9]),
        .I5(s_axi_control_ARADDR[11]),
        .O(int_A_4_read0));
  FDRE int_A_4_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_A_4_read0),
        .Q(int_A_4_read),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hEAFFFFFFAAAAAAAA)) 
    int_A_4_write_i_1
       (.I0(int_A_4_write0),
        .I1(s_axi_control_ARVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_control_WVALID),
        .I4(\FSM_onehot_wstate_reg_n_0_[2] ),
        .I5(int_A_4_write_reg_n_0),
        .O(int_A_4_write_i_1_n_0));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    int_A_4_write_i_2
       (.I0(aw_hs),
        .I1(s_axi_control_AWADDR[12]),
        .I2(s_axi_control_AWADDR[13]),
        .I3(s_axi_control_AWADDR[10]),
        .I4(s_axi_control_AWADDR[9]),
        .I5(s_axi_control_AWADDR[11]),
        .O(int_A_4_write0));
  FDRE int_A_4_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_A_4_write_i_1_n_0),
        .Q(int_A_4_write_reg_n_0),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eucDis_control_s_axi_ram_19 int_A_5
       (.ADDRARDADDR(int_A_0_address1),
        .A_0_ce0(A_0_ce0),
        .DOADO(int_A_5_q1),
        .DOBDO(A_5_q0),
        .ap_clk(ap_clk),
        .icmp_ln12_5_fu_514_p2(icmp_ln12_5_fu_514_p2),
        .\icmp_ln12_5_reg_909_reg[0] (B_5_q0),
        .mem_reg_0(ap_enable_reg_pp0_iter0_reg[6:0]),
        .mem_reg_1(int_A_5_write_reg_n_0),
        .mem_reg_2(\FSM_onehot_rstate_reg[1]_0 ),
        .mem_reg_3(\FSM_onehot_wstate_reg_n_0_[2] ),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .sub_ln13_5_fu_520_p211_out(sub_ln13_5_fu_520_p211_out));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    int_A_5_read_i_1
       (.I0(s_axi_control_ARADDR[11]),
        .I1(s_axi_control_ARADDR[10]),
        .I2(s_axi_control_ARADDR[9]),
        .I3(s_axi_control_ARADDR[12]),
        .I4(s_axi_control_ARADDR[13]),
        .I5(ar_hs),
        .O(int_A_5_read0));
  FDRE int_A_5_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_A_5_read0),
        .Q(int_A_5_read),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0002FFFF00020002)) 
    int_A_5_write_i_1
       (.I0(aw_hs),
        .I1(int_A_3_write_i_3_n_0),
        .I2(s_axi_control_AWADDR[9]),
        .I3(int_A_5_write_i_2_n_0),
        .I4(p_95_in),
        .I5(int_A_5_write_reg_n_0),
        .O(int_A_5_write_i_1_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    int_A_5_write_i_2
       (.I0(s_axi_control_AWADDR[11]),
        .I1(s_axi_control_AWADDR[10]),
        .O(int_A_5_write_i_2_n_0));
  FDRE int_A_5_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_A_5_write_i_1_n_0),
        .Q(int_A_5_write_reg_n_0),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eucDis_control_s_axi_ram_20 int_A_6
       (.ADDRARDADDR(int_A_0_address1),
        .A_0_ce0(A_0_ce0),
        .DOADO(int_A_5_q1),
        .DOBDO(A_6_q0),
        .ap_clk(ap_clk),
        .icmp_ln12_6_fu_532_p2(icmp_ln12_6_fu_532_p2),
        .\icmp_ln12_6_reg_926_reg[0] (B_6_q0),
        .int_A_4_read(int_A_4_read),
        .int_A_5_read(int_A_5_read),
        .int_A_5_read_reg(int_A_6_n_65),
        .int_A_5_read_reg_0(int_A_6_n_69),
        .int_A_5_read_reg_1(int_A_6_n_70),
        .int_A_5_read_reg_10(int_A_6_n_80),
        .int_A_5_read_reg_11(int_A_6_n_81),
        .int_A_5_read_reg_2(int_A_6_n_71),
        .int_A_5_read_reg_3(int_A_6_n_73),
        .int_A_5_read_reg_4(int_A_6_n_74),
        .int_A_5_read_reg_5(int_A_6_n_75),
        .int_A_5_read_reg_6(int_A_6_n_76),
        .int_A_5_read_reg_7(int_A_6_n_77),
        .int_A_5_read_reg_8(int_A_6_n_78),
        .int_A_5_read_reg_9(int_A_6_n_79),
        .int_A_6_read(int_A_6_read),
        .int_A_6_read_reg(int_A_6_n_66),
        .int_A_6_read_reg_0(int_A_6_n_67),
        .int_A_6_read_reg_1(int_A_6_n_68),
        .int_A_6_read_reg_2(int_A_6_n_72),
        .mem_reg_0(int_A_6_n_82),
        .mem_reg_1(int_A_6_n_83),
        .mem_reg_10(int_A_6_n_92),
        .mem_reg_11(int_A_6_n_93),
        .mem_reg_12(int_A_6_n_94),
        .mem_reg_13(int_A_6_n_95),
        .mem_reg_14(int_A_6_n_96),
        .mem_reg_15(ap_enable_reg_pp0_iter0_reg[6:0]),
        .mem_reg_16(int_A_6_write_reg_n_0),
        .mem_reg_17(\FSM_onehot_rstate_reg[1]_0 ),
        .mem_reg_18(\FSM_onehot_wstate_reg_n_0_[2] ),
        .mem_reg_2(int_A_6_n_84),
        .mem_reg_3(int_A_6_n_85),
        .mem_reg_4(int_A_6_n_86),
        .mem_reg_5(int_A_6_n_87),
        .mem_reg_6(int_A_6_n_88),
        .mem_reg_7(int_A_6_n_89),
        .mem_reg_8(int_A_6_n_90),
        .mem_reg_9(int_A_6_n_91),
        .\rdata[31]_i_6_0 (int_A_4_q1),
        .\rdata_reg[17] (int_A_3_n_82),
        .\rdata_reg[17]_0 (\rdata[31]_i_15_n_0 ),
        .\rdata_reg[18] (int_A_3_n_83),
        .\rdata_reg[19] (int_A_3_n_84),
        .\rdata_reg[1] (\rdata[31]_i_11_n_0 ),
        .\rdata_reg[1]_0 (\rdata[31]_i_13_n_0 ),
        .\rdata_reg[1]_1 (int_A_3_n_66),
        .\rdata_reg[1]_2 (\rdata[7]_i_9_n_0 ),
        .\rdata_reg[1]_3 (int_A_0_n_93),
        .\rdata_reg[20] (int_A_3_n_85),
        .\rdata_reg[21] (int_A_3_n_86),
        .\rdata_reg[22] (int_A_3_n_87),
        .\rdata_reg[23] (int_A_3_n_88),
        .\rdata_reg[24] (int_A_3_n_89),
        .\rdata_reg[25] (int_A_3_n_90),
        .\rdata_reg[26] (int_A_3_n_91),
        .\rdata_reg[27] (int_A_3_n_92),
        .\rdata_reg[28] (int_A_3_n_93),
        .\rdata_reg[29] (int_A_3_n_94),
        .\rdata_reg[2] (int_A_3_n_67),
        .\rdata_reg[2]_0 (int_A_0_n_94),
        .\rdata_reg[30] (int_A_3_n_95),
        .\rdata_reg[31] (int_A_0_q1),
        .\rdata_reg[31]_0 (int_A_3_n_96),
        .\rdata_reg[3] (int_A_3_n_68),
        .\rdata_reg[3]_0 (int_A_0_n_95),
        .\rdata_reg[7] (int_A_3_n_72),
        .\rdata_reg[7]_0 (int_A_0_n_96),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .sub_ln13_6_fu_538_p210_out(sub_ln13_6_fu_538_p210_out));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    int_A_6_read_i_1
       (.I0(ar_hs),
        .I1(s_axi_control_ARADDR[11]),
        .I2(s_axi_control_ARADDR[10]),
        .I3(s_axi_control_ARADDR[9]),
        .I4(s_axi_control_ARADDR[12]),
        .I5(s_axi_control_ARADDR[13]),
        .O(int_A_6_read0));
  FDRE int_A_6_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_A_6_read0),
        .Q(int_A_6_read),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0400FFFF04000400)) 
    int_A_6_write_i_1
       (.I0(int_A_3_write_i_3_n_0),
        .I1(s_axi_control_AWADDR[9]),
        .I2(int_A_5_write_i_2_n_0),
        .I3(aw_hs),
        .I4(p_95_in),
        .I5(int_A_6_write_reg_n_0),
        .O(int_A_6_write_i_1_n_0));
  FDRE int_A_6_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_A_6_write_i_1_n_0),
        .Q(int_A_6_write_reg_n_0),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eucDis_control_s_axi_ram_21 int_A_7
       (.ADDRARDADDR(int_A_0_address1),
        .A_0_ce0(A_0_ce0),
        .DOADO(int_B_0_q1),
        .DOBDO(A_7_q0),
        .ap_clk(ap_clk),
        .icmp_ln12_7_fu_550_p2(icmp_ln12_7_fu_550_p2),
        .\icmp_ln12_7_reg_943_reg[0] (B_7_q0),
        .int_A_7_read(int_A_7_read),
        .int_B_0_read(int_B_0_read),
        .int_B_1_read(int_B_1_read),
        .mem_reg_0(int_A_7_n_65),
        .mem_reg_1(int_A_7_n_66),
        .mem_reg_10(int_A_7_n_75),
        .mem_reg_11(int_A_7_n_76),
        .mem_reg_12(int_A_7_n_77),
        .mem_reg_13(int_A_7_n_78),
        .mem_reg_14(int_A_7_n_79),
        .mem_reg_15(int_A_7_n_80),
        .mem_reg_16(int_A_7_n_81),
        .mem_reg_17(int_A_7_n_82),
        .mem_reg_18(int_A_7_n_83),
        .mem_reg_19(int_A_7_n_84),
        .mem_reg_2(int_A_7_n_67),
        .mem_reg_20(int_A_7_n_85),
        .mem_reg_21(int_A_7_n_86),
        .mem_reg_22(int_A_7_n_87),
        .mem_reg_23(int_A_7_n_88),
        .mem_reg_24(int_A_7_n_89),
        .mem_reg_25(int_A_7_n_90),
        .mem_reg_26(int_A_7_n_91),
        .mem_reg_27(int_A_7_n_92),
        .mem_reg_28(int_A_7_n_93),
        .mem_reg_29(int_A_7_n_94),
        .mem_reg_3(int_A_7_n_68),
        .mem_reg_30(int_A_7_n_95),
        .mem_reg_31(int_A_7_n_96),
        .mem_reg_32(ap_enable_reg_pp0_iter0_reg[6:0]),
        .mem_reg_33(int_A_7_write_reg_n_0),
        .mem_reg_34(\FSM_onehot_rstate_reg[1]_0 ),
        .mem_reg_35(\FSM_onehot_wstate_reg_n_0_[2] ),
        .mem_reg_4(int_A_7_n_69),
        .mem_reg_5(int_A_7_n_70),
        .mem_reg_6(int_A_7_n_71),
        .mem_reg_7(int_A_7_n_72),
        .mem_reg_8(int_A_7_n_73),
        .mem_reg_9(int_A_7_n_74),
        .\rdata[31]_i_5 (int_B_1_q1),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .sub_ln13_7_fu_556_p29_out(sub_ln13_7_fu_556_p29_out));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    int_A_7_read_i_1
       (.I0(ar_hs),
        .I1(s_axi_control_ARADDR[12]),
        .I2(s_axi_control_ARADDR[13]),
        .I3(s_axi_control_ARADDR[9]),
        .I4(s_axi_control_ARADDR[11]),
        .I5(s_axi_control_ARADDR[10]),
        .O(int_A_7_read0));
  FDRE int_A_7_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_A_7_read0),
        .Q(int_A_7_read),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hEAFFFFFFAAAAAAAA)) 
    int_A_7_write_i_1
       (.I0(int_A_7_write0),
        .I1(s_axi_control_ARVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_control_WVALID),
        .I4(\FSM_onehot_wstate_reg_n_0_[2] ),
        .I5(int_A_7_write_reg_n_0),
        .O(int_A_7_write_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    int_A_7_write_i_2
       (.I0(aw_hs),
        .I1(s_axi_control_AWADDR[12]),
        .I2(s_axi_control_AWADDR[13]),
        .I3(s_axi_control_AWADDR[9]),
        .I4(s_axi_control_AWADDR[11]),
        .I5(s_axi_control_AWADDR[10]),
        .O(int_A_7_write0));
  FDRE int_A_7_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_A_7_write_i_1_n_0),
        .Q(int_A_7_write_reg_n_0),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eucDis_control_s_axi_ram_22 int_B_0
       (.ADDRARDADDR(int_A_0_address1),
        .A_0_ce0(A_0_ce0),
        .DOADO(int_B_0_q1),
        .DOBDO(A_0_q0),
        .ap_clk(ap_clk),
        .mem_reg_0(B_0_q0),
        .mem_reg_1(ap_enable_reg_pp0_iter0_reg[6:0]),
        .mem_reg_2(int_B_0_write_reg_n_0),
        .mem_reg_3(\FSM_onehot_rstate_reg[1]_0 ),
        .mem_reg_4(\FSM_onehot_wstate_reg_n_0_[2] ),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .sub_ln16_fu_436_p20_out(sub_ln16_fu_436_p20_out));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    int_B_0_read_i_1
       (.I0(ar_hs),
        .I1(s_axi_control_ARADDR[13]),
        .I2(s_axi_control_ARADDR[11]),
        .I3(s_axi_control_ARADDR[9]),
        .I4(s_axi_control_ARADDR[10]),
        .I5(s_axi_control_ARADDR[12]),
        .O(int_B_0_read0));
  FDRE int_B_0_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_B_0_read0),
        .Q(int_B_0_read),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hEAFFFFFFAAAAAAAA)) 
    int_B_0_write_i_1
       (.I0(int_B_0_write0),
        .I1(s_axi_control_ARVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_control_WVALID),
        .I4(\FSM_onehot_wstate_reg_n_0_[2] ),
        .I5(int_B_0_write_reg_n_0),
        .O(int_B_0_write_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    int_B_0_write_i_2
       (.I0(aw_hs),
        .I1(s_axi_control_AWADDR[13]),
        .I2(s_axi_control_AWADDR[11]),
        .I3(s_axi_control_AWADDR[9]),
        .I4(s_axi_control_AWADDR[10]),
        .I5(s_axi_control_AWADDR[12]),
        .O(int_B_0_write0));
  FDRE int_B_0_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_B_0_write_i_1_n_0),
        .Q(int_B_0_write_reg_n_0),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eucDis_control_s_axi_ram_23 int_B_1
       (.ADDRARDADDR(int_A_0_address1),
        .A_0_ce0(A_0_ce0),
        .DOBDO(A_1_q0),
        .ap_clk(ap_clk),
        .mem_reg_0(int_B_1_q1),
        .mem_reg_1(B_1_q0),
        .mem_reg_2(ap_enable_reg_pp0_iter0_reg[6:0]),
        .mem_reg_3(int_B_1_write_reg_n_0),
        .mem_reg_4(\FSM_onehot_rstate_reg[1]_0 ),
        .mem_reg_5(\FSM_onehot_wstate_reg_n_0_[2] ),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .sub_ln16_1_fu_454_p27_out(sub_ln16_1_fu_454_p27_out));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    int_B_1_read_i_1
       (.I0(ar_hs),
        .I1(s_axi_control_ARADDR[12]),
        .I2(s_axi_control_ARADDR[13]),
        .I3(s_axi_control_ARADDR[10]),
        .I4(s_axi_control_ARADDR[9]),
        .I5(s_axi_control_ARADDR[11]),
        .O(int_B_1_read0));
  FDRE int_B_1_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_B_1_read0),
        .Q(int_B_1_read),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hEAFFFFFFAAAAAAAA)) 
    int_B_1_write_i_1
       (.I0(int_B_1_write0),
        .I1(s_axi_control_ARVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_control_WVALID),
        .I4(\FSM_onehot_wstate_reg_n_0_[2] ),
        .I5(int_B_1_write_reg_n_0),
        .O(int_B_1_write_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    int_B_1_write_i_2
       (.I0(aw_hs),
        .I1(s_axi_control_AWADDR[12]),
        .I2(s_axi_control_AWADDR[13]),
        .I3(s_axi_control_AWADDR[11]),
        .I4(s_axi_control_AWADDR[9]),
        .I5(s_axi_control_AWADDR[10]),
        .O(int_B_1_write0));
  FDRE int_B_1_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_B_1_write_i_1_n_0),
        .Q(int_B_1_write_reg_n_0),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eucDis_control_s_axi_ram_24 int_B_2
       (.ADDRARDADDR(int_A_0_address1),
        .A_0_ce0(A_0_ce0),
        .DOADO(int_B_2_q1),
        .DOBDO(A_2_q0),
        .ap_clk(ap_clk),
        .mem_reg_0(B_2_q0),
        .mem_reg_1(ap_enable_reg_pp0_iter0_reg[6:0]),
        .mem_reg_2(int_B_2_write_reg_n_0),
        .mem_reg_3(\FSM_onehot_rstate_reg[1]_0 ),
        .mem_reg_4(\FSM_onehot_wstate_reg_n_0_[2] ),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .sub_ln16_2_fu_472_p26_out(sub_ln16_2_fu_472_p26_out));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    int_B_2_read_i_1
       (.I0(ar_hs),
        .I1(s_axi_control_ARADDR[13]),
        .I2(s_axi_control_ARADDR[10]),
        .I3(s_axi_control_ARADDR[9]),
        .I4(s_axi_control_ARADDR[11]),
        .I5(s_axi_control_ARADDR[12]),
        .O(int_B_2_read0));
  FDRE int_B_2_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_B_2_read0),
        .Q(int_B_2_read),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0400FFFF04000400)) 
    int_B_2_write_i_1
       (.I0(int_B_2_write_i_2_n_0),
        .I1(s_axi_control_AWADDR[12]),
        .I2(int_B_2_write_i_3_n_0),
        .I3(aw_hs),
        .I4(p_95_in),
        .I5(int_B_2_write_reg_n_0),
        .O(int_B_2_write_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    int_B_2_write_i_2
       (.I0(s_axi_control_AWADDR[13]),
        .I1(s_axi_control_AWADDR[12]),
        .I2(s_axi_control_AWADDR[11]),
        .O(int_B_2_write_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h7)) 
    int_B_2_write_i_3
       (.I0(s_axi_control_AWADDR[10]),
        .I1(s_axi_control_AWADDR[9]),
        .O(int_B_2_write_i_3_n_0));
  FDRE int_B_2_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_B_2_write_i_1_n_0),
        .Q(int_B_2_write_reg_n_0),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eucDis_control_s_axi_ram_25 int_B_3
       (.ADDRARDADDR(int_A_0_address1),
        .A_0_ce0(A_0_ce0),
        .DOADO(int_B_3_q1),
        .DOBDO(A_3_q0),
        .ap_clk(ap_clk),
        .mem_reg_0(B_3_q0),
        .mem_reg_1(ap_enable_reg_pp0_iter0_reg[6:0]),
        .mem_reg_2(int_B_3_write_reg_n_0),
        .mem_reg_3(\FSM_onehot_rstate_reg[1]_0 ),
        .mem_reg_4(\FSM_onehot_wstate_reg_n_0_[2] ),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .sub_ln16_3_fu_490_p25_out(sub_ln16_3_fu_490_p25_out));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    int_B_3_read_i_1
       (.I0(ar_hs),
        .I1(s_axi_control_ARADDR[12]),
        .I2(s_axi_control_ARADDR[11]),
        .I3(s_axi_control_ARADDR[13]),
        .I4(s_axi_control_ARADDR[10]),
        .I5(s_axi_control_ARADDR[9]),
        .O(int_B_3_read0));
  FDRE int_B_3_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_B_3_read0),
        .Q(int_B_3_read),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h1000FFFF10001000)) 
    int_B_3_write_i_1
       (.I0(s_axi_control_AWADDR[13]),
        .I1(int_A_3_write_i_2_n_0),
        .I2(int_B_2_write_i_2_n_0),
        .I3(aw_hs),
        .I4(p_95_in),
        .I5(int_B_3_write_reg_n_0),
        .O(int_B_3_write_i_1_n_0));
  FDRE int_B_3_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_B_3_write_i_1_n_0),
        .Q(int_B_3_write_reg_n_0),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eucDis_control_s_axi_ram_26 int_B_4
       (.ADDRARDADDR(int_A_0_address1),
        .A_0_ce0(A_0_ce0),
        .DOADO(int_B_3_q1),
        .DOBDO(A_4_q0),
        .ap_clk(ap_clk),
        .int_B_2_read(int_B_2_read),
        .int_B_3_read(int_B_3_read),
        .int_B_3_read_reg(int_B_4_n_64),
        .int_B_3_read_reg_0(int_B_4_n_65),
        .int_B_3_read_reg_1(int_B_4_n_66),
        .int_B_3_read_reg_10(int_B_4_n_75),
        .int_B_3_read_reg_11(int_B_4_n_76),
        .int_B_3_read_reg_12(int_B_4_n_77),
        .int_B_3_read_reg_13(int_B_4_n_78),
        .int_B_3_read_reg_14(int_B_4_n_79),
        .int_B_3_read_reg_15(int_B_4_n_80),
        .int_B_3_read_reg_16(int_B_4_n_81),
        .int_B_3_read_reg_17(int_B_4_n_82),
        .int_B_3_read_reg_18(int_B_4_n_83),
        .int_B_3_read_reg_19(int_B_4_n_84),
        .int_B_3_read_reg_2(int_B_4_n_67),
        .int_B_3_read_reg_20(int_B_4_n_85),
        .int_B_3_read_reg_21(int_B_4_n_86),
        .int_B_3_read_reg_22(int_B_4_n_87),
        .int_B_3_read_reg_23(int_B_4_n_88),
        .int_B_3_read_reg_24(int_B_4_n_89),
        .int_B_3_read_reg_25(int_B_4_n_90),
        .int_B_3_read_reg_26(int_B_4_n_91),
        .int_B_3_read_reg_27(int_B_4_n_92),
        .int_B_3_read_reg_28(int_B_4_n_93),
        .int_B_3_read_reg_29(int_B_4_n_94),
        .int_B_3_read_reg_3(int_B_4_n_68),
        .int_B_3_read_reg_30(int_B_4_n_95),
        .int_B_3_read_reg_4(int_B_4_n_69),
        .int_B_3_read_reg_5(int_B_4_n_70),
        .int_B_3_read_reg_6(int_B_4_n_71),
        .int_B_3_read_reg_7(int_B_4_n_72),
        .int_B_3_read_reg_8(int_B_4_n_73),
        .int_B_3_read_reg_9(int_B_4_n_74),
        .int_B_4_read(int_B_4_read),
        .mem_reg_0(B_4_q0),
        .mem_reg_1(ap_enable_reg_pp0_iter0_reg[6:0]),
        .mem_reg_2(int_B_4_write_reg_n_0),
        .mem_reg_3(\FSM_onehot_rstate_reg[1]_0 ),
        .mem_reg_4(\FSM_onehot_wstate_reg_n_0_[2] ),
        .\rdata[31]_i_5 (int_B_2_q1),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .sub_ln16_4_fu_508_p24_out(sub_ln16_4_fu_508_p24_out));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    int_B_4_read_i_1
       (.I0(s_axi_control_ARADDR[9]),
        .I1(ar_hs),
        .I2(s_axi_control_ARADDR[12]),
        .I3(s_axi_control_ARADDR[11]),
        .I4(s_axi_control_ARADDR[10]),
        .I5(s_axi_control_ARADDR[13]),
        .O(int_B_4_read0));
  FDRE int_B_4_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_B_4_read0),
        .Q(int_B_4_read),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hEAFFFFFFAAAAAAAA)) 
    int_B_4_write_i_1
       (.I0(int_B_4_write0),
        .I1(s_axi_control_ARVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_control_WVALID),
        .I4(\FSM_onehot_wstate_reg_n_0_[2] ),
        .I5(int_B_4_write_reg_n_0),
        .O(int_B_4_write_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    int_B_4_write_i_2
       (.I0(s_axi_control_AWADDR[9]),
        .I1(aw_hs),
        .I2(s_axi_control_AWADDR[12]),
        .I3(s_axi_control_AWADDR[11]),
        .I4(s_axi_control_AWADDR[10]),
        .I5(s_axi_control_AWADDR[13]),
        .O(int_B_4_write0));
  FDRE int_B_4_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_B_4_write_i_1_n_0),
        .Q(int_B_4_write_reg_n_0),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eucDis_control_s_axi_ram_27 int_B_5
       (.ADDRARDADDR(int_A_0_address1),
        .A_0_ce0(A_0_ce0),
        .D({int_B_5_n_64,int_B_5_n_65,int_B_5_n_66,int_B_5_n_67,int_B_5_n_68,int_B_5_n_69,int_B_5_n_70,int_B_5_n_71,int_B_5_n_72,int_B_5_n_73,int_B_5_n_74,int_B_5_n_75,int_B_5_n_76,int_B_5_n_77,int_B_5_n_78,int_B_5_n_79,int_B_5_n_80,int_B_5_n_81,int_B_5_n_82,int_B_5_n_83,int_B_5_n_84,int_B_5_n_85,int_B_5_n_86,int_B_5_n_87,int_B_5_n_88,int_B_5_n_89,int_B_5_n_90,int_B_5_n_91,int_B_5_n_92,int_B_5_n_93,int_B_5_n_94,int_B_5_n_95}),
        .DOADO(int_B_6_q1),
        .DOBDO(A_5_q0),
        .ap_clk(ap_clk),
        .int_B_5_read(int_B_5_read),
        .int_B_6_read(int_B_6_read),
        .mem_reg_0(B_5_q0),
        .mem_reg_1(ap_enable_reg_pp0_iter0_reg[6:0]),
        .mem_reg_2(int_B_5_write_reg_n_0),
        .mem_reg_3(\FSM_onehot_rstate_reg[1]_0 ),
        .mem_reg_4(\FSM_onehot_wstate_reg_n_0_[2] ),
        .\rdata[31]_i_5_0 (\rdata[31]_i_16_n_0 ),
        .\rdata[31]_i_5_1 (int_B_7_q1),
        .\rdata_reg[0] (\rdata[31]_i_8_n_0 ),
        .\rdata_reg[0]_0 (int_B_4_n_64),
        .\rdata_reg[0]_1 (int_A_7_n_65),
        .\rdata_reg[0]_2 (\rdata[31]_i_4_n_0 ),
        .\rdata_reg[0]_3 (int_A_0_n_80),
        .\rdata_reg[10] (int_B_4_n_74),
        .\rdata_reg[10]_0 (int_A_7_n_75),
        .\rdata_reg[10]_1 (int_A_0_n_86),
        .\rdata_reg[11] (int_B_4_n_75),
        .\rdata_reg[11]_0 (int_A_7_n_76),
        .\rdata_reg[11]_1 (int_A_0_n_87),
        .\rdata_reg[12] (int_B_4_n_76),
        .\rdata_reg[12]_0 (int_A_7_n_77),
        .\rdata_reg[12]_1 (int_A_0_n_88),
        .\rdata_reg[13] (int_B_4_n_77),
        .\rdata_reg[13]_0 (int_A_7_n_78),
        .\rdata_reg[13]_1 (int_A_0_n_89),
        .\rdata_reg[14] (int_B_4_n_78),
        .\rdata_reg[14]_0 (int_A_7_n_79),
        .\rdata_reg[14]_1 (int_A_0_n_90),
        .\rdata_reg[15] (int_B_4_n_79),
        .\rdata_reg[15]_0 (int_A_7_n_80),
        .\rdata_reg[15]_1 (int_A_0_n_91),
        .\rdata_reg[16] (int_B_4_n_80),
        .\rdata_reg[16]_0 (int_A_7_n_81),
        .\rdata_reg[16]_1 (int_A_0_n_92),
        .\rdata_reg[17] (int_B_4_n_81),
        .\rdata_reg[17]_0 (int_A_7_n_82),
        .\rdata_reg[17]_1 (int_A_6_n_82),
        .\rdata_reg[18] (int_B_4_n_82),
        .\rdata_reg[18]_0 (int_A_7_n_83),
        .\rdata_reg[18]_1 (int_A_6_n_83),
        .\rdata_reg[19] (int_B_4_n_83),
        .\rdata_reg[19]_0 (int_A_7_n_84),
        .\rdata_reg[19]_1 (int_A_6_n_84),
        .\rdata_reg[1] (int_B_4_n_65),
        .\rdata_reg[1]_0 (int_A_7_n_66),
        .\rdata_reg[1]_1 (int_A_6_n_66),
        .\rdata_reg[20] (int_B_4_n_84),
        .\rdata_reg[20]_0 (int_A_7_n_85),
        .\rdata_reg[20]_1 (int_A_6_n_85),
        .\rdata_reg[21] (int_B_4_n_85),
        .\rdata_reg[21]_0 (int_A_7_n_86),
        .\rdata_reg[21]_1 (int_A_6_n_86),
        .\rdata_reg[22] (int_B_4_n_86),
        .\rdata_reg[22]_0 (int_A_7_n_87),
        .\rdata_reg[22]_1 (int_A_6_n_87),
        .\rdata_reg[23] (int_B_4_n_87),
        .\rdata_reg[23]_0 (int_A_7_n_88),
        .\rdata_reg[23]_1 (int_A_6_n_88),
        .\rdata_reg[24] (int_B_4_n_88),
        .\rdata_reg[24]_0 (int_A_7_n_89),
        .\rdata_reg[24]_1 (int_A_6_n_89),
        .\rdata_reg[25] (int_B_4_n_89),
        .\rdata_reg[25]_0 (int_A_7_n_90),
        .\rdata_reg[25]_1 (int_A_6_n_90),
        .\rdata_reg[26] (int_B_4_n_90),
        .\rdata_reg[26]_0 (int_A_7_n_91),
        .\rdata_reg[26]_1 (int_A_6_n_91),
        .\rdata_reg[27] (int_B_4_n_91),
        .\rdata_reg[27]_0 (int_A_7_n_92),
        .\rdata_reg[27]_1 (int_A_6_n_92),
        .\rdata_reg[28] (int_B_4_n_92),
        .\rdata_reg[28]_0 (int_A_7_n_93),
        .\rdata_reg[28]_1 (int_A_6_n_93),
        .\rdata_reg[29] (int_B_4_n_93),
        .\rdata_reg[29]_0 (int_A_7_n_94),
        .\rdata_reg[29]_1 (int_A_6_n_94),
        .\rdata_reg[2] (int_B_4_n_66),
        .\rdata_reg[2]_0 (int_A_7_n_67),
        .\rdata_reg[2]_1 (int_A_6_n_67),
        .\rdata_reg[30] (int_B_4_n_94),
        .\rdata_reg[30]_0 (int_A_7_n_95),
        .\rdata_reg[30]_1 (int_A_6_n_95),
        .\rdata_reg[31] (int_B_4_n_95),
        .\rdata_reg[31]_0 (int_A_7_n_96),
        .\rdata_reg[31]_1 (int_A_6_n_96),
        .\rdata_reg[3] (int_B_4_n_67),
        .\rdata_reg[3]_0 (int_A_7_n_68),
        .\rdata_reg[3]_1 (int_A_6_n_68),
        .\rdata_reg[4] (int_B_4_n_68),
        .\rdata_reg[4]_0 (int_A_7_n_69),
        .\rdata_reg[4]_1 (int_A_0_n_81),
        .\rdata_reg[5] (int_B_4_n_69),
        .\rdata_reg[5]_0 (int_A_7_n_70),
        .\rdata_reg[5]_1 (int_A_0_n_82),
        .\rdata_reg[6] (int_B_4_n_70),
        .\rdata_reg[6]_0 (int_A_7_n_71),
        .\rdata_reg[6]_1 (int_A_0_n_83),
        .\rdata_reg[7] (int_B_4_n_71),
        .\rdata_reg[7]_0 (int_A_7_n_72),
        .\rdata_reg[7]_1 (int_A_6_n_72),
        .\rdata_reg[8] (int_B_4_n_72),
        .\rdata_reg[8]_0 (int_A_7_n_73),
        .\rdata_reg[8]_1 (int_A_0_n_84),
        .\rdata_reg[9] (int_B_4_n_73),
        .\rdata_reg[9]_0 (int_A_7_n_74),
        .\rdata_reg[9]_1 (int_A_0_n_85),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .sub_ln16_5_fu_526_p23_out(sub_ln16_5_fu_526_p23_out));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    int_B_5_read_i_1
       (.I0(ar_hs),
        .I1(s_axi_control_ARADDR[13]),
        .I2(s_axi_control_ARADDR[10]),
        .I3(s_axi_control_ARADDR[11]),
        .I4(s_axi_control_ARADDR[12]),
        .I5(s_axi_control_ARADDR[9]),
        .O(int_B_5_read0));
  FDRE int_B_5_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_B_5_read0),
        .Q(int_B_5_read),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h1000FFFF10001000)) 
    int_B_5_write_i_1
       (.I0(s_axi_control_AWADDR[13]),
        .I1(s_axi_control_AWADDR[9]),
        .I2(int_B_5_write_i_2_n_0),
        .I3(aw_hs),
        .I4(p_95_in),
        .I5(int_B_5_write_reg_n_0),
        .O(int_B_5_write_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    int_B_5_write_i_2
       (.I0(s_axi_control_AWADDR[13]),
        .I1(s_axi_control_AWADDR[10]),
        .I2(s_axi_control_AWADDR[11]),
        .I3(s_axi_control_AWADDR[12]),
        .O(int_B_5_write_i_2_n_0));
  FDRE int_B_5_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_B_5_write_i_1_n_0),
        .Q(int_B_5_write_reg_n_0),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eucDis_control_s_axi_ram_28 int_B_6
       (.ADDRARDADDR(int_A_0_address1),
        .A_0_ce0(A_0_ce0),
        .DOADO(int_B_6_q1),
        .DOBDO(A_6_q0),
        .ap_clk(ap_clk),
        .mem_reg_0(B_6_q0),
        .mem_reg_1(ap_enable_reg_pp0_iter0_reg[6:0]),
        .mem_reg_2(int_B_6_write_reg_n_0),
        .mem_reg_3(\FSM_onehot_rstate_reg[1]_0 ),
        .mem_reg_4(\FSM_onehot_wstate_reg_n_0_[2] ),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .sub_ln16_6_fu_544_p22_out(sub_ln16_6_fu_544_p22_out));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    int_B_6_read_i_1
       (.I0(ar_hs),
        .I1(s_axi_control_ARADDR[11]),
        .I2(s_axi_control_ARADDR[12]),
        .I3(s_axi_control_ARADDR[9]),
        .I4(s_axi_control_ARADDR[10]),
        .I5(s_axi_control_ARADDR[13]),
        .O(int_B_6_read0));
  FDRE int_B_6_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_B_6_read0),
        .Q(int_B_6_read),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hEAFFFFFFAAAAAAAA)) 
    int_B_6_write_i_1
       (.I0(int_B_6_write0),
        .I1(s_axi_control_ARVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_control_WVALID),
        .I4(\FSM_onehot_wstate_reg_n_0_[2] ),
        .I5(int_B_6_write_reg_n_0),
        .O(int_B_6_write_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    int_B_6_write_i_2
       (.I0(s_axi_control_AWADDR[11]),
        .I1(s_axi_control_AWADDR[12]),
        .I2(aw_hs),
        .I3(s_axi_control_AWADDR[9]),
        .I4(s_axi_control_AWADDR[10]),
        .I5(s_axi_control_AWADDR[13]),
        .O(int_B_6_write0));
  FDRE int_B_6_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_B_6_write_i_1_n_0),
        .Q(int_B_6_write_reg_n_0),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eucDis_control_s_axi_ram_29 int_B_7
       (.ADDRARDADDR(int_A_0_address1),
        .A_0_ce0(A_0_ce0),
        .DOBDO(A_7_q0),
        .Q(Q[1]),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .mem_reg_0(int_B_7_q1),
        .mem_reg_1(B_7_q0),
        .mem_reg_2(ap_enable_reg_pp0_iter0_reg[6:0]),
        .mem_reg_3(int_B_7_write_reg_n_0),
        .mem_reg_4(\FSM_onehot_rstate_reg[1]_0 ),
        .mem_reg_5({\waddr_reg_n_0_[8] ,\waddr_reg_n_0_[7] ,\waddr_reg_n_0_[6] ,\waddr_reg_n_0_[5] ,\waddr_reg_n_0_[4] ,\waddr_reg_n_0_[3] ,\waddr_reg_n_0_[2] }),
        .mem_reg_6(\FSM_onehot_wstate_reg_n_0_[2] ),
        .s_axi_control_ARADDR(s_axi_control_ARADDR[8:2]),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .sub_ln16_7_fu_562_p21_out(sub_ln16_7_fu_562_p21_out));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    int_B_7_read_i_1
       (.I0(ar_hs),
        .I1(s_axi_control_ARADDR[13]),
        .I2(s_axi_control_ARADDR[10]),
        .I3(s_axi_control_ARADDR[9]),
        .I4(s_axi_control_ARADDR[12]),
        .I5(s_axi_control_ARADDR[11]),
        .O(int_B_7_read0));
  FDRE int_B_7_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_B_7_read0),
        .Q(int_B_7_read),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hEAFFFFFFAAAAAAAA)) 
    int_B_7_write_i_1
       (.I0(int_B_7_write0),
        .I1(s_axi_control_ARVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_control_WVALID),
        .I4(\FSM_onehot_wstate_reg_n_0_[2] ),
        .I5(int_B_7_write_reg_n_0),
        .O(int_B_7_write_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    int_B_7_write_i_2
       (.I0(aw_hs),
        .I1(s_axi_control_AWADDR[13]),
        .I2(s_axi_control_AWADDR[10]),
        .I3(s_axi_control_AWADDR[9]),
        .I4(s_axi_control_AWADDR[12]),
        .I5(s_axi_control_AWADDR[11]),
        .O(int_B_7_write0));
  FDRE int_B_7_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_B_7_write_i_1_n_0),
        .Q(int_B_7_write_reg_n_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFBFF00)) 
    int_C_ap_vld_i_1
       (.I0(int_C_ap_vld_i_2_n_0),
        .I1(int_C_ap_vld_i_3_n_0),
        .I2(int_C_ap_vld_i_4_n_0),
        .I3(Q[2]),
        .I4(int_C_ap_vld),
        .O(int_C_ap_vld_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    int_C_ap_vld_i_2
       (.I0(s_axi_control_ARADDR[11]),
        .I1(s_axi_control_ARADDR[10]),
        .I2(s_axi_control_ARADDR[9]),
        .I3(s_axi_control_ARADDR[8]),
        .I4(s_axi_control_ARADDR[13]),
        .I5(s_axi_control_ARADDR[12]),
        .O(int_C_ap_vld_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    int_C_ap_vld_i_3
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(ar_hs),
        .I4(s_axi_control_ARADDR[1]),
        .I5(s_axi_control_ARADDR[0]),
        .O(int_C_ap_vld_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    int_C_ap_vld_i_4
       (.I0(s_axi_control_ARADDR[6]),
        .I1(s_axi_control_ARADDR[7]),
        .I2(s_axi_control_ARADDR[5]),
        .O(int_C_ap_vld_i_4_n_0));
  FDRE int_C_ap_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_C_ap_vld_i_1_n_0),
        .Q(int_C_ap_vld),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_reg[0] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\int_C_reg[16]_0 [0]),
        .Q(\int_C_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_reg[10] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\int_C_reg[16]_0 [10]),
        .Q(\int_C_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_reg[11] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\int_C_reg[16]_0 [11]),
        .Q(\int_C_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_reg[12] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\int_C_reg[16]_0 [12]),
        .Q(\int_C_reg_n_0_[12] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_reg[13] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\int_C_reg[16]_0 [13]),
        .Q(\int_C_reg_n_0_[13] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_reg[14] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\int_C_reg[16]_0 [14]),
        .Q(\int_C_reg_n_0_[14] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_reg[15] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\int_C_reg[16]_0 [15]),
        .Q(\int_C_reg_n_0_[15] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_reg[16] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\int_C_reg[16]_0 [16]),
        .Q(\int_C_reg_n_0_[16] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_reg[1] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\int_C_reg[16]_0 [1]),
        .Q(\int_C_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_reg[2] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\int_C_reg[16]_0 [2]),
        .Q(\int_C_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_reg[3] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\int_C_reg[16]_0 [3]),
        .Q(\int_C_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_reg[4] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\int_C_reg[16]_0 [4]),
        .Q(\int_C_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_reg[5] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\int_C_reg[16]_0 [5]),
        .Q(\int_C_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_reg[6] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\int_C_reg[16]_0 [6]),
        .Q(\int_C_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_reg[7] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\int_C_reg[16]_0 [7]),
        .Q(\int_C_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_reg[8] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\int_C_reg[16]_0 [8]),
        .Q(\int_C_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_reg[9] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\int_C_reg[16]_0 [9]),
        .Q(\int_C_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_idle_i_1
       (.I0(Q[0]),
        .I1(ap_start),
        .O(ap_idle));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(p_2_in[2]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    int_ap_ready_i_1
       (.I0(p_2_in[7]),
        .I1(Q[2]),
        .I2(int_task_ap_done0),
        .I3(int_ap_ready),
        .O(int_ap_ready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_0),
        .Q(int_ap_ready),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFBBBBBBBF8888888)) 
    int_ap_start_i_1
       (.I0(p_2_in[7]),
        .I1(Q[2]),
        .I2(int_ap_start_i_2_n_0),
        .I3(int_ap_start_i_3_n_0),
        .I4(s_axi_control_WDATA[0]),
        .I5(ap_start),
        .O(int_ap_start_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h1)) 
    int_ap_start_i_2
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[3] ),
        .O(int_ap_start_i_2_n_0));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    int_ap_start_i_3
       (.I0(s_axi_control_WSTRB[0]),
        .I1(int_ap_start_i_4_n_0),
        .I2(ar_hs),
        .I3(s_axi_control_WVALID),
        .I4(\FSM_onehot_wstate_reg_n_0_[2] ),
        .I5(int_ap_start_i_5_n_0),
        .O(int_ap_start_i_3_n_0));
  LUT5 #(
    .INIT(32'h00010000)) 
    int_ap_start_i_4
       (.I0(\waddr_reg_n_0_[10] ),
        .I1(\waddr_reg_n_0_[11] ),
        .I2(\waddr_reg_n_0_[12] ),
        .I3(\waddr_reg_n_0_[13] ),
        .I4(int_ap_start_i_6_n_0),
        .O(int_ap_start_i_4_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    int_ap_start_i_5
       (.I0(\waddr_reg_n_0_[1] ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr_reg_n_0_[4] ),
        .O(int_ap_start_i_5_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    int_ap_start_i_6
       (.I0(\waddr_reg_n_0_[9] ),
        .I1(\waddr_reg_n_0_[8] ),
        .I2(\waddr_reg_n_0_[7] ),
        .I3(\waddr_reg_n_0_[6] ),
        .O(int_ap_start_i_6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_0),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    int_auto_restart_i_1
       (.I0(s_axi_control_WDATA[7]),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(int_ap_start_i_3_n_0),
        .I4(p_2_in[7]),
        .O(int_auto_restart_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_0),
        .Q(p_2_in[7]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    int_gie_i_1
       (.I0(s_axi_control_WDATA[0]),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(int_ap_start_i_3_n_0),
        .I4(int_gie_reg_n_0),
        .O(int_gie_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_0),
        .Q(int_gie_reg_n_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(int_ap_start_i_3_n_0),
        .I4(\int_ier_reg_n_0_[0] ),
        .O(\int_ier[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(int_ap_start_i_3_n_0),
        .I4(\int_ier_reg_n_0_[1] ),
        .O(\int_ier[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_0 ),
        .Q(\int_ier_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_0 ),
        .Q(\int_ier_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFF8000)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(int_ap_start_i_3_n_0),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(int_isr8_out),
        .I5(\int_isr_reg_n_0_[0] ),
        .O(\int_isr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \int_isr[0]_i_2 
       (.I0(\int_ier_reg_n_0_[0] ),
        .I1(Q[2]),
        .O(int_isr8_out));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFF8000)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(int_ap_start_i_3_n_0),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(int_isr),
        .I5(\int_isr_reg_n_0_[1] ),
        .O(\int_isr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \int_isr[1]_i_2 
       (.I0(Q[2]),
        .I1(\int_ier_reg_n_0_[1] ),
        .O(int_isr));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h2E22FFFF2E222E22)) 
    int_task_ap_done_i_1
       (.I0(Q[2]),
        .I1(auto_restart_status_reg_n_0),
        .I2(p_2_in[2]),
        .I3(ap_idle),
        .I4(int_task_ap_done0),
        .I5(int_task_ap_done),
        .O(int_task_ap_done_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    int_task_ap_done_i_2
       (.I0(int_C_ap_vld_i_4_n_0),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(int_task_ap_done_i_3_n_0),
        .I5(int_C_ap_vld_i_2_n_0),
        .O(int_task_ap_done0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    int_task_ap_done_i_3
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_control_ARVALID),
        .O(int_task_ap_done_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_task_ap_done_i_1_n_0),
        .Q(int_task_ap_done),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hE0)) 
    interrupt_INST_0
       (.I0(\int_isr_reg_n_0_[0] ),
        .I1(\int_isr_reg_n_0_[1] ),
        .I2(int_gie_reg_n_0),
        .O(interrupt));
  LUT6 #(
    .INIT(64'h0000F0F0CCAAF0F0)) 
    \rdata[0]_i_10 
       (.I0(\int_C_reg_n_0_[0] ),
        .I1(int_C_ap_vld),
        .I2(\rdata[0]_i_12_n_0 ),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \rdata[0]_i_11 
       (.I0(int_task_ap_done_i_3_n_0),
        .I1(s_axi_control_ARADDR[11]),
        .I2(s_axi_control_ARADDR[8]),
        .I3(\rdata[7]_i_16_n_0 ),
        .I4(int_C_ap_vld_i_4_n_0),
        .I5(\rdata[16]_i_12_n_0 ),
        .O(\rdata[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[0]_i_12 
       (.I0(int_gie_reg_n_0),
        .I1(\int_isr_reg_n_0_[0] ),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(ap_start),
        .I5(\int_ier_reg_n_0_[0] ),
        .O(\rdata[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \rdata[16]_i_10 
       (.I0(int_task_ap_done_i_3_n_0),
        .I1(\rdata[16]_i_11_n_0 ),
        .I2(int_C_ap_vld_i_4_n_0),
        .I3(\rdata[16]_i_12_n_0 ),
        .I4(\rdata[16]_i_13_n_0 ),
        .I5(\rdata[7]_i_9_n_0 ),
        .O(\rdata[16]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rdata[16]_i_11 
       (.I0(s_axi_control_ARADDR[11]),
        .I1(s_axi_control_ARADDR[8]),
        .I2(s_axi_control_ARADDR[13]),
        .I3(s_axi_control_ARADDR[12]),
        .O(\rdata[16]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \rdata[16]_i_12 
       (.I0(s_axi_control_ARADDR[9]),
        .I1(s_axi_control_ARADDR[10]),
        .O(\rdata[16]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \rdata[16]_i_13 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[3]),
        .O(\rdata[16]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFC0A0C0A)) 
    \rdata[1]_i_10 
       (.I0(int_task_ap_done),
        .I1(\int_ier_reg_n_0_[1] ),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(\int_isr_reg_n_0_[1] ),
        .O(\rdata[1]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \rdata[2]_i_10 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(p_2_in[2]),
        .O(\rdata[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \rdata[31]_i_1 
       (.I0(s_axi_control_RVALID_INST_0_i_1_n_0),
        .I1(int_B_7_read),
        .I2(int_A_0_read),
        .I3(ar_hs),
        .I4(int_B_5_read),
        .I5(int_B_6_read),
        .O(\rdata[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000FE)) 
    \rdata[31]_i_11 
       (.I0(int_A_6_read),
        .I1(int_A_5_read),
        .I2(int_A_4_read),
        .I3(s_axi_control_RVALID_INST_0_i_4_n_0),
        .I4(int_A_0_read),
        .I5(ar_hs),
        .O(\rdata[31]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000FEFEFE)) 
    \rdata[31]_i_13 
       (.I0(int_A_3_read),
        .I1(int_A_1_read),
        .I2(int_A_2_read),
        .I3(s_axi_control_ARVALID),
        .I4(\FSM_onehot_rstate_reg[1]_0 ),
        .I5(int_A_0_read),
        .O(\rdata[31]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \rdata[31]_i_15 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(int_A_0_read),
        .O(\rdata[31]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \rdata[31]_i_16 
       (.I0(int_B_1_read),
        .I1(int_A_7_read),
        .I2(int_B_0_read),
        .I3(int_B_4_read),
        .I4(int_B_3_read),
        .I5(int_B_2_read),
        .O(\rdata[31]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_3 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .O(ar_hs));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \rdata[31]_i_4 
       (.I0(int_A_2_read),
        .I1(int_A_1_read),
        .I2(int_A_3_read),
        .I3(int_A_0_read),
        .I4(ar_hs),
        .I5(s_axi_control_RVALID_INST_0_i_3_n_0),
        .O(\rdata[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000FE)) 
    \rdata[31]_i_8 
       (.I0(int_B_4_read),
        .I1(int_B_3_read),
        .I2(int_B_2_read),
        .I3(int_B_1_read),
        .I4(int_A_7_read),
        .I5(int_B_0_read),
        .O(\rdata[31]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \rdata[3]_i_10 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(int_ap_ready),
        .O(\rdata[3]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \rdata[7]_i_11 
       (.I0(int_A_0_read),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_ARVALID),
        .O(\rdata[7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \rdata[7]_i_12 
       (.I0(\rdata[16]_i_13_n_0 ),
        .I1(\rdata[7]_i_15_n_0 ),
        .I2(\rdata[7]_i_16_n_0 ),
        .I3(s_axi_control_ARADDR[8]),
        .I4(s_axi_control_ARADDR[11]),
        .I5(int_task_ap_done_i_3_n_0),
        .O(\rdata[7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \rdata[7]_i_13 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(\rdata[7]_i_15_n_0 ),
        .I2(\rdata[7]_i_16_n_0 ),
        .I3(s_axi_control_ARADDR[8]),
        .I4(s_axi_control_ARADDR[11]),
        .I5(int_task_ap_done_i_3_n_0),
        .O(\rdata[7]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \rdata[7]_i_14 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(p_2_in[7]),
        .O(\rdata[7]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rdata[7]_i_15 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[7]),
        .I2(s_axi_control_ARADDR[6]),
        .I3(s_axi_control_ARADDR[10]),
        .I4(s_axi_control_ARADDR[9]),
        .O(\rdata[7]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rdata[7]_i_16 
       (.I0(s_axi_control_ARADDR[12]),
        .I1(s_axi_control_ARADDR[13]),
        .O(\rdata[7]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \rdata[7]_i_9 
       (.I0(int_A_0_read),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_ARVALID),
        .O(\rdata[7]_i_9_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_B_5_n_95),
        .Q(s_axi_control_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_B_5_n_85),
        .Q(s_axi_control_RDATA[10]),
        .R(1'b0));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_B_5_n_84),
        .Q(s_axi_control_RDATA[11]),
        .R(1'b0));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_B_5_n_83),
        .Q(s_axi_control_RDATA[12]),
        .R(1'b0));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_B_5_n_82),
        .Q(s_axi_control_RDATA[13]),
        .R(1'b0));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_B_5_n_81),
        .Q(s_axi_control_RDATA[14]),
        .R(1'b0));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_B_5_n_80),
        .Q(s_axi_control_RDATA[15]),
        .R(1'b0));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_B_5_n_79),
        .Q(s_axi_control_RDATA[16]),
        .R(1'b0));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_B_5_n_78),
        .Q(s_axi_control_RDATA[17]),
        .R(1'b0));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_B_5_n_77),
        .Q(s_axi_control_RDATA[18]),
        .R(1'b0));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_B_5_n_76),
        .Q(s_axi_control_RDATA[19]),
        .R(1'b0));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_B_5_n_94),
        .Q(s_axi_control_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_B_5_n_75),
        .Q(s_axi_control_RDATA[20]),
        .R(1'b0));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_B_5_n_74),
        .Q(s_axi_control_RDATA[21]),
        .R(1'b0));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_B_5_n_73),
        .Q(s_axi_control_RDATA[22]),
        .R(1'b0));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_B_5_n_72),
        .Q(s_axi_control_RDATA[23]),
        .R(1'b0));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_B_5_n_71),
        .Q(s_axi_control_RDATA[24]),
        .R(1'b0));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_B_5_n_70),
        .Q(s_axi_control_RDATA[25]),
        .R(1'b0));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_B_5_n_69),
        .Q(s_axi_control_RDATA[26]),
        .R(1'b0));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_B_5_n_68),
        .Q(s_axi_control_RDATA[27]),
        .R(1'b0));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_B_5_n_67),
        .Q(s_axi_control_RDATA[28]),
        .R(1'b0));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_B_5_n_66),
        .Q(s_axi_control_RDATA[29]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_B_5_n_93),
        .Q(s_axi_control_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_B_5_n_65),
        .Q(s_axi_control_RDATA[30]),
        .R(1'b0));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_B_5_n_64),
        .Q(s_axi_control_RDATA[31]),
        .R(1'b0));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_B_5_n_92),
        .Q(s_axi_control_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_B_5_n_91),
        .Q(s_axi_control_RDATA[4]),
        .R(1'b0));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_B_5_n_90),
        .Q(s_axi_control_RDATA[5]),
        .R(1'b0));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_B_5_n_89),
        .Q(s_axi_control_RDATA[6]),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_B_5_n_88),
        .Q(s_axi_control_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_B_5_n_87),
        .Q(s_axi_control_RDATA[8]),
        .R(1'b0));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_B_5_n_86),
        .Q(s_axi_control_RDATA[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    s_axi_control_RVALID_INST_0
       (.I0(s_axi_control_RVALID_INST_0_i_1_n_0),
        .I1(int_B_6_read),
        .I2(int_B_5_read),
        .I3(int_A_0_read),
        .I4(\FSM_onehot_rstate_reg_n_0_[2] ),
        .I5(int_B_7_read),
        .O(s_axi_control_RVALID));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    s_axi_control_RVALID_INST_0_i_1
       (.I0(s_axi_control_RVALID_INST_0_i_2_n_0),
        .I1(int_B_2_read),
        .I2(int_B_3_read),
        .I3(int_B_4_read),
        .I4(s_axi_control_RVALID_INST_0_i_3_n_0),
        .I5(s_axi_control_RVALID_INST_0_i_4_n_0),
        .O(s_axi_control_RVALID_INST_0_i_1_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    s_axi_control_RVALID_INST_0_i_2
       (.I0(int_B_0_read),
        .I1(int_A_7_read),
        .I2(int_B_1_read),
        .O(s_axi_control_RVALID_INST_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    s_axi_control_RVALID_INST_0_i_3
       (.I0(int_A_4_read),
        .I1(int_A_5_read),
        .I2(int_A_6_read),
        .O(s_axi_control_RVALID_INST_0_i_3_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    s_axi_control_RVALID_INST_0_i_4
       (.I0(int_A_2_read),
        .I1(int_A_1_read),
        .I2(int_A_3_read),
        .O(s_axi_control_RVALID_INST_0_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    s_axi_control_WREADY_INST_0
       (.I0(\FSM_onehot_wstate_reg_n_0_[2] ),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_ARVALID),
        .O(s_axi_control_WREADY));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[13]_i_1 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_control_AWVALID),
        .O(aw_hs));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[0]),
        .Q(\waddr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[10] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[10]),
        .Q(\waddr_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \waddr_reg[11] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[11]),
        .Q(\waddr_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \waddr_reg[12] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[12]),
        .Q(\waddr_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \waddr_reg[13] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[13]),
        .Q(\waddr_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[1]),
        .Q(\waddr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[2]),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[3]),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[4]),
        .Q(\waddr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[5]),
        .Q(\waddr_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \waddr_reg[6] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[6]),
        .Q(\waddr_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \waddr_reg[7] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[7]),
        .Q(\waddr_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \waddr_reg[8] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[8]),
        .Q(\waddr_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \waddr_reg[9] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[9]),
        .Q(\waddr_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \xf_V_fu_130[31]_i_1 
       (.I0(ap_start),
        .I1(Q[0]),
        .O(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eucDis_control_s_axi_ram
   (DOADO,
    DOBDO,
    icmp_ln12_fu_424_p2,
    sub_ln13_fu_430_p28_out,
    mem_reg_0,
    \int_C_reg[4] ,
    \int_C_reg[5] ,
    \int_C_reg[6] ,
    \int_C_reg[8] ,
    \int_C_reg[9] ,
    \int_C_reg[10] ,
    \int_C_reg[11] ,
    \int_C_reg[12] ,
    \int_C_reg[13] ,
    \int_C_reg[14] ,
    \int_C_reg[15] ,
    \int_C_reg[16] ,
    mem_reg_1,
    mem_reg_2,
    mem_reg_3,
    mem_reg_4,
    ap_clk,
    A_0_ce0,
    ADDRARDADDR,
    mem_reg_5,
    s_axi_control_WDATA,
    \icmp_ln12_reg_824_reg[0] ,
    \rdata_reg[0] ,
    \rdata_reg[0]_0 ,
    \rdata_reg[0]_1 ,
    \rdata_reg[0]_2 ,
    \rdata_reg[4] ,
    \rdata_reg[4]_0 ,
    \rdata_reg[5] ,
    \rdata_reg[5]_0 ,
    \rdata_reg[6] ,
    \rdata_reg[6]_0 ,
    \rdata_reg[8] ,
    \rdata_reg[8]_0 ,
    \rdata_reg[9] ,
    \rdata_reg[9]_0 ,
    \rdata_reg[10] ,
    \rdata_reg[10]_0 ,
    \rdata_reg[11] ,
    \rdata_reg[11]_0 ,
    \rdata_reg[12] ,
    \rdata_reg[12]_0 ,
    \rdata_reg[13] ,
    \rdata_reg[13]_0 ,
    \rdata_reg[14] ,
    \rdata_reg[14]_0 ,
    \rdata_reg[15] ,
    \rdata_reg[15]_0 ,
    \rdata_reg[16] ,
    \rdata_reg[16]_0 ,
    \rdata[7]_i_3 ,
    \rdata[7]_i_3_0 ,
    Q,
    \rdata[1]_i_3 ,
    \rdata[7]_i_3_1 ,
    \rdata[2]_i_3 ,
    \rdata[3]_i_3 ,
    \rdata[7]_i_3_2 ,
    \rdata[0]_i_3_0 ,
    \rdata[0]_i_3_1 ,
    s_axi_control_ARVALID,
    mem_reg_6,
    int_A_0_read,
    \rdata[16]_i_3_0 ,
    mem_reg_7,
    s_axi_control_WVALID,
    mem_reg_8,
    s_axi_control_WSTRB);
  output [14:0]DOADO;
  output [31:0]DOBDO;
  output [0:0]icmp_ln12_fu_424_p2;
  output [31:0]sub_ln13_fu_430_p28_out;
  output mem_reg_0;
  output \int_C_reg[4] ;
  output \int_C_reg[5] ;
  output \int_C_reg[6] ;
  output \int_C_reg[8] ;
  output \int_C_reg[9] ;
  output \int_C_reg[10] ;
  output \int_C_reg[11] ;
  output \int_C_reg[12] ;
  output \int_C_reg[13] ;
  output \int_C_reg[14] ;
  output \int_C_reg[15] ;
  output \int_C_reg[16] ;
  output mem_reg_1;
  output mem_reg_2;
  output mem_reg_3;
  output mem_reg_4;
  input ap_clk;
  input A_0_ce0;
  input [6:0]ADDRARDADDR;
  input [6:0]mem_reg_5;
  input [31:0]s_axi_control_WDATA;
  input [31:0]\icmp_ln12_reg_824_reg[0] ;
  input \rdata_reg[0] ;
  input \rdata_reg[0]_0 ;
  input \rdata_reg[0]_1 ;
  input \rdata_reg[0]_2 ;
  input \rdata_reg[4] ;
  input \rdata_reg[4]_0 ;
  input \rdata_reg[5] ;
  input \rdata_reg[5]_0 ;
  input \rdata_reg[6] ;
  input \rdata_reg[6]_0 ;
  input \rdata_reg[8] ;
  input \rdata_reg[8]_0 ;
  input \rdata_reg[9] ;
  input \rdata_reg[9]_0 ;
  input \rdata_reg[10] ;
  input \rdata_reg[10]_0 ;
  input \rdata_reg[11] ;
  input \rdata_reg[11]_0 ;
  input \rdata_reg[12] ;
  input \rdata_reg[12]_0 ;
  input \rdata_reg[13] ;
  input \rdata_reg[13]_0 ;
  input \rdata_reg[14] ;
  input \rdata_reg[14]_0 ;
  input \rdata_reg[15] ;
  input \rdata_reg[15]_0 ;
  input \rdata_reg[16] ;
  input \rdata_reg[16]_0 ;
  input \rdata[7]_i_3 ;
  input \rdata[7]_i_3_0 ;
  input [15:0]Q;
  input \rdata[1]_i_3 ;
  input \rdata[7]_i_3_1 ;
  input \rdata[2]_i_3 ;
  input \rdata[3]_i_3 ;
  input \rdata[7]_i_3_2 ;
  input \rdata[0]_i_3_0 ;
  input \rdata[0]_i_3_1 ;
  input s_axi_control_ARVALID;
  input mem_reg_6;
  input int_A_0_read;
  input \rdata[16]_i_3_0 ;
  input mem_reg_7;
  input s_axi_control_WVALID;
  input mem_reg_8;
  input [3:0]s_axi_control_WSTRB;

  wire [6:0]ADDRARDADDR;
  wire A_0_ce0;
  wire [14:0]DOADO;
  wire [31:0]DOBDO;
  wire [15:0]Q;
  wire ap_clk;
  wire [0:0]icmp_ln12_fu_424_p2;
  wire \icmp_ln12_reg_824[0]_i_10_n_0 ;
  wire \icmp_ln12_reg_824[0]_i_12_n_0 ;
  wire \icmp_ln12_reg_824[0]_i_13_n_0 ;
  wire \icmp_ln12_reg_824[0]_i_14_n_0 ;
  wire \icmp_ln12_reg_824[0]_i_15_n_0 ;
  wire \icmp_ln12_reg_824[0]_i_16_n_0 ;
  wire \icmp_ln12_reg_824[0]_i_17_n_0 ;
  wire \icmp_ln12_reg_824[0]_i_18_n_0 ;
  wire \icmp_ln12_reg_824[0]_i_19_n_0 ;
  wire \icmp_ln12_reg_824[0]_i_21_n_0 ;
  wire \icmp_ln12_reg_824[0]_i_22_n_0 ;
  wire \icmp_ln12_reg_824[0]_i_23_n_0 ;
  wire \icmp_ln12_reg_824[0]_i_24_n_0 ;
  wire \icmp_ln12_reg_824[0]_i_25_n_0 ;
  wire \icmp_ln12_reg_824[0]_i_26_n_0 ;
  wire \icmp_ln12_reg_824[0]_i_27_n_0 ;
  wire \icmp_ln12_reg_824[0]_i_28_n_0 ;
  wire \icmp_ln12_reg_824[0]_i_29_n_0 ;
  wire \icmp_ln12_reg_824[0]_i_30_n_0 ;
  wire \icmp_ln12_reg_824[0]_i_31_n_0 ;
  wire \icmp_ln12_reg_824[0]_i_32_n_0 ;
  wire \icmp_ln12_reg_824[0]_i_33_n_0 ;
  wire \icmp_ln12_reg_824[0]_i_34_n_0 ;
  wire \icmp_ln12_reg_824[0]_i_35_n_0 ;
  wire \icmp_ln12_reg_824[0]_i_36_n_0 ;
  wire \icmp_ln12_reg_824[0]_i_3_n_0 ;
  wire \icmp_ln12_reg_824[0]_i_4_n_0 ;
  wire \icmp_ln12_reg_824[0]_i_5_n_0 ;
  wire \icmp_ln12_reg_824[0]_i_6_n_0 ;
  wire \icmp_ln12_reg_824[0]_i_7_n_0 ;
  wire \icmp_ln12_reg_824[0]_i_8_n_0 ;
  wire \icmp_ln12_reg_824[0]_i_9_n_0 ;
  wire [31:0]\icmp_ln12_reg_824_reg[0] ;
  wire \icmp_ln12_reg_824_reg[0]_i_11_n_0 ;
  wire \icmp_ln12_reg_824_reg[0]_i_11_n_1 ;
  wire \icmp_ln12_reg_824_reg[0]_i_11_n_2 ;
  wire \icmp_ln12_reg_824_reg[0]_i_11_n_3 ;
  wire \icmp_ln12_reg_824_reg[0]_i_1_n_1 ;
  wire \icmp_ln12_reg_824_reg[0]_i_1_n_2 ;
  wire \icmp_ln12_reg_824_reg[0]_i_1_n_3 ;
  wire \icmp_ln12_reg_824_reg[0]_i_20_n_0 ;
  wire \icmp_ln12_reg_824_reg[0]_i_20_n_1 ;
  wire \icmp_ln12_reg_824_reg[0]_i_20_n_2 ;
  wire \icmp_ln12_reg_824_reg[0]_i_20_n_3 ;
  wire \icmp_ln12_reg_824_reg[0]_i_2_n_0 ;
  wire \icmp_ln12_reg_824_reg[0]_i_2_n_1 ;
  wire \icmp_ln12_reg_824_reg[0]_i_2_n_2 ;
  wire \icmp_ln12_reg_824_reg[0]_i_2_n_3 ;
  wire [3:0]int_A_0_be1;
  wire int_A_0_ce1;
  wire [16:0]int_A_0_q1;
  wire int_A_0_read;
  wire \int_C_reg[10] ;
  wire \int_C_reg[11] ;
  wire \int_C_reg[12] ;
  wire \int_C_reg[13] ;
  wire \int_C_reg[14] ;
  wire \int_C_reg[15] ;
  wire \int_C_reg[16] ;
  wire \int_C_reg[4] ;
  wire \int_C_reg[5] ;
  wire \int_C_reg[6] ;
  wire \int_C_reg[8] ;
  wire \int_C_reg[9] ;
  wire mem_reg_0;
  wire mem_reg_1;
  wire mem_reg_2;
  wire mem_reg_3;
  wire mem_reg_4;
  wire [6:0]mem_reg_5;
  wire mem_reg_6;
  wire mem_reg_7;
  wire mem_reg_8;
  wire \rdata[0]_i_3_0 ;
  wire \rdata[0]_i_3_1 ;
  wire \rdata[0]_i_7_n_0 ;
  wire \rdata[10]_i_7_n_0 ;
  wire \rdata[11]_i_7_n_0 ;
  wire \rdata[12]_i_7_n_0 ;
  wire \rdata[13]_i_7_n_0 ;
  wire \rdata[14]_i_7_n_0 ;
  wire \rdata[15]_i_7_n_0 ;
  wire \rdata[16]_i_3_0 ;
  wire \rdata[16]_i_7_n_0 ;
  wire \rdata[1]_i_3 ;
  wire \rdata[2]_i_3 ;
  wire \rdata[3]_i_3 ;
  wire \rdata[4]_i_7_n_0 ;
  wire \rdata[5]_i_7_n_0 ;
  wire \rdata[6]_i_7_n_0 ;
  wire \rdata[7]_i_3 ;
  wire \rdata[7]_i_3_0 ;
  wire \rdata[7]_i_3_1 ;
  wire \rdata[7]_i_3_2 ;
  wire \rdata[8]_i_7_n_0 ;
  wire \rdata[9]_i_7_n_0 ;
  wire \rdata_reg[0] ;
  wire \rdata_reg[0]_0 ;
  wire \rdata_reg[0]_1 ;
  wire \rdata_reg[0]_2 ;
  wire \rdata_reg[10] ;
  wire \rdata_reg[10]_0 ;
  wire \rdata_reg[11] ;
  wire \rdata_reg[11]_0 ;
  wire \rdata_reg[12] ;
  wire \rdata_reg[12]_0 ;
  wire \rdata_reg[13] ;
  wire \rdata_reg[13]_0 ;
  wire \rdata_reg[14] ;
  wire \rdata_reg[14]_0 ;
  wire \rdata_reg[15] ;
  wire \rdata_reg[15]_0 ;
  wire \rdata_reg[16] ;
  wire \rdata_reg[16]_0 ;
  wire \rdata_reg[4] ;
  wire \rdata_reg[4]_0 ;
  wire \rdata_reg[5] ;
  wire \rdata_reg[5]_0 ;
  wire \rdata_reg[6] ;
  wire \rdata_reg[6]_0 ;
  wire \rdata_reg[8] ;
  wire \rdata_reg[8]_0 ;
  wire \rdata_reg[9] ;
  wire \rdata_reg[9]_0 ;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [31:0]sub_ln13_fu_430_p28_out;
  wire tmp_product_i_10__5_n_0;
  wire tmp_product_i_11__5_n_0;
  wire tmp_product_i_12__5_n_0;
  wire tmp_product_i_13__5_n_0;
  wire tmp_product_i_14__5_n_0;
  wire tmp_product_i_15__5_n_0;
  wire tmp_product_i_16__5_n_0;
  wire tmp_product_i_17__11_n_0;
  wire tmp_product_i_18__11_n_0;
  wire tmp_product_i_19__11_n_0;
  wire tmp_product_i_1__12_n_1;
  wire tmp_product_i_1__12_n_2;
  wire tmp_product_i_1__12_n_3;
  wire tmp_product_i_20__11_n_0;
  wire tmp_product_i_21__11_n_0;
  wire tmp_product_i_22__11_n_0;
  wire tmp_product_i_23__11_n_0;
  wire tmp_product_i_24__11_n_0;
  wire tmp_product_i_25__11_n_0;
  wire tmp_product_i_26__11_n_0;
  wire tmp_product_i_27__11_n_0;
  wire tmp_product_i_28__11_n_0;
  wire tmp_product_i_29__11_n_0;
  wire tmp_product_i_2__12_n_0;
  wire tmp_product_i_2__12_n_1;
  wire tmp_product_i_2__12_n_2;
  wire tmp_product_i_2__12_n_3;
  wire tmp_product_i_30__11_n_0;
  wire tmp_product_i_31__11_n_0;
  wire tmp_product_i_32__11_n_0;
  wire tmp_product_i_33__11_n_0;
  wire tmp_product_i_34__11_n_0;
  wire tmp_product_i_35__11_n_0;
  wire tmp_product_i_36__11_n_0;
  wire tmp_product_i_37__11_n_0;
  wire tmp_product_i_38__11_n_0;
  wire tmp_product_i_39__11_n_0;
  wire tmp_product_i_3__12_n_0;
  wire tmp_product_i_3__12_n_1;
  wire tmp_product_i_3__12_n_2;
  wire tmp_product_i_3__12_n_3;
  wire tmp_product_i_40__11_n_0;
  wire tmp_product_i_4__12_n_0;
  wire tmp_product_i_4__12_n_1;
  wire tmp_product_i_4__12_n_2;
  wire tmp_product_i_4__12_n_3;
  wire tmp_product_i_5__12_n_0;
  wire tmp_product_i_5__12_n_1;
  wire tmp_product_i_5__12_n_2;
  wire tmp_product_i_5__12_n_3;
  wire tmp_product_i_6__12_n_0;
  wire tmp_product_i_6__12_n_1;
  wire tmp_product_i_6__12_n_2;
  wire tmp_product_i_6__12_n_3;
  wire tmp_product_i_7__12_n_0;
  wire tmp_product_i_7__12_n_1;
  wire tmp_product_i_7__12_n_2;
  wire tmp_product_i_7__12_n_3;
  wire tmp_product_i_8__12_n_0;
  wire tmp_product_i_8__12_n_1;
  wire tmp_product_i_8__12_n_2;
  wire tmp_product_i_8__12_n_3;
  wire tmp_product_i_9__5_n_0;
  wire [3:0]\NLW_icmp_ln12_reg_824_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln12_reg_824_reg[0]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln12_reg_824_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln12_reg_824_reg[0]_i_20_O_UNCONNECTED ;
  wire NLW_mem_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_RDADDRECC_UNCONNECTED;
  wire [3:3]NLW_tmp_product_i_1__12_CO_UNCONNECTED;

  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_reg_824[0]_i_10 
       (.I0(DOBDO[24]),
        .I1(\icmp_ln12_reg_824_reg[0] [24]),
        .I2(DOBDO[25]),
        .I3(\icmp_ln12_reg_824_reg[0] [25]),
        .O(\icmp_ln12_reg_824[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_reg_824[0]_i_12 
       (.I0(DOBDO[22]),
        .I1(\icmp_ln12_reg_824_reg[0] [22]),
        .I2(\icmp_ln12_reg_824_reg[0] [23]),
        .I3(DOBDO[23]),
        .O(\icmp_ln12_reg_824[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_reg_824[0]_i_13 
       (.I0(DOBDO[20]),
        .I1(\icmp_ln12_reg_824_reg[0] [20]),
        .I2(\icmp_ln12_reg_824_reg[0] [21]),
        .I3(DOBDO[21]),
        .O(\icmp_ln12_reg_824[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_reg_824[0]_i_14 
       (.I0(DOBDO[18]),
        .I1(\icmp_ln12_reg_824_reg[0] [18]),
        .I2(\icmp_ln12_reg_824_reg[0] [19]),
        .I3(DOBDO[19]),
        .O(\icmp_ln12_reg_824[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_reg_824[0]_i_15 
       (.I0(DOBDO[16]),
        .I1(\icmp_ln12_reg_824_reg[0] [16]),
        .I2(\icmp_ln12_reg_824_reg[0] [17]),
        .I3(DOBDO[17]),
        .O(\icmp_ln12_reg_824[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_reg_824[0]_i_16 
       (.I0(DOBDO[22]),
        .I1(\icmp_ln12_reg_824_reg[0] [22]),
        .I2(DOBDO[23]),
        .I3(\icmp_ln12_reg_824_reg[0] [23]),
        .O(\icmp_ln12_reg_824[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_reg_824[0]_i_17 
       (.I0(DOBDO[20]),
        .I1(\icmp_ln12_reg_824_reg[0] [20]),
        .I2(DOBDO[21]),
        .I3(\icmp_ln12_reg_824_reg[0] [21]),
        .O(\icmp_ln12_reg_824[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_reg_824[0]_i_18 
       (.I0(DOBDO[18]),
        .I1(\icmp_ln12_reg_824_reg[0] [18]),
        .I2(DOBDO[19]),
        .I3(\icmp_ln12_reg_824_reg[0] [19]),
        .O(\icmp_ln12_reg_824[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_reg_824[0]_i_19 
       (.I0(DOBDO[16]),
        .I1(\icmp_ln12_reg_824_reg[0] [16]),
        .I2(DOBDO[17]),
        .I3(\icmp_ln12_reg_824_reg[0] [17]),
        .O(\icmp_ln12_reg_824[0]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_reg_824[0]_i_21 
       (.I0(DOBDO[14]),
        .I1(\icmp_ln12_reg_824_reg[0] [14]),
        .I2(\icmp_ln12_reg_824_reg[0] [15]),
        .I3(DOBDO[15]),
        .O(\icmp_ln12_reg_824[0]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_reg_824[0]_i_22 
       (.I0(DOBDO[12]),
        .I1(\icmp_ln12_reg_824_reg[0] [12]),
        .I2(\icmp_ln12_reg_824_reg[0] [13]),
        .I3(DOBDO[13]),
        .O(\icmp_ln12_reg_824[0]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_reg_824[0]_i_23 
       (.I0(DOBDO[10]),
        .I1(\icmp_ln12_reg_824_reg[0] [10]),
        .I2(\icmp_ln12_reg_824_reg[0] [11]),
        .I3(DOBDO[11]),
        .O(\icmp_ln12_reg_824[0]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_reg_824[0]_i_24 
       (.I0(DOBDO[8]),
        .I1(\icmp_ln12_reg_824_reg[0] [8]),
        .I2(\icmp_ln12_reg_824_reg[0] [9]),
        .I3(DOBDO[9]),
        .O(\icmp_ln12_reg_824[0]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_reg_824[0]_i_25 
       (.I0(DOBDO[14]),
        .I1(\icmp_ln12_reg_824_reg[0] [14]),
        .I2(DOBDO[15]),
        .I3(\icmp_ln12_reg_824_reg[0] [15]),
        .O(\icmp_ln12_reg_824[0]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_reg_824[0]_i_26 
       (.I0(DOBDO[12]),
        .I1(\icmp_ln12_reg_824_reg[0] [12]),
        .I2(DOBDO[13]),
        .I3(\icmp_ln12_reg_824_reg[0] [13]),
        .O(\icmp_ln12_reg_824[0]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_reg_824[0]_i_27 
       (.I0(DOBDO[10]),
        .I1(\icmp_ln12_reg_824_reg[0] [10]),
        .I2(DOBDO[11]),
        .I3(\icmp_ln12_reg_824_reg[0] [11]),
        .O(\icmp_ln12_reg_824[0]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_reg_824[0]_i_28 
       (.I0(DOBDO[8]),
        .I1(\icmp_ln12_reg_824_reg[0] [8]),
        .I2(DOBDO[9]),
        .I3(\icmp_ln12_reg_824_reg[0] [9]),
        .O(\icmp_ln12_reg_824[0]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_reg_824[0]_i_29 
       (.I0(DOBDO[6]),
        .I1(\icmp_ln12_reg_824_reg[0] [6]),
        .I2(\icmp_ln12_reg_824_reg[0] [7]),
        .I3(DOBDO[7]),
        .O(\icmp_ln12_reg_824[0]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_reg_824[0]_i_3 
       (.I0(DOBDO[30]),
        .I1(\icmp_ln12_reg_824_reg[0] [30]),
        .I2(\icmp_ln12_reg_824_reg[0] [31]),
        .I3(DOBDO[31]),
        .O(\icmp_ln12_reg_824[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_reg_824[0]_i_30 
       (.I0(DOBDO[4]),
        .I1(\icmp_ln12_reg_824_reg[0] [4]),
        .I2(\icmp_ln12_reg_824_reg[0] [5]),
        .I3(DOBDO[5]),
        .O(\icmp_ln12_reg_824[0]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_reg_824[0]_i_31 
       (.I0(DOBDO[2]),
        .I1(\icmp_ln12_reg_824_reg[0] [2]),
        .I2(\icmp_ln12_reg_824_reg[0] [3]),
        .I3(DOBDO[3]),
        .O(\icmp_ln12_reg_824[0]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_reg_824[0]_i_32 
       (.I0(DOBDO[0]),
        .I1(\icmp_ln12_reg_824_reg[0] [0]),
        .I2(\icmp_ln12_reg_824_reg[0] [1]),
        .I3(DOBDO[1]),
        .O(\icmp_ln12_reg_824[0]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_reg_824[0]_i_33 
       (.I0(DOBDO[6]),
        .I1(\icmp_ln12_reg_824_reg[0] [6]),
        .I2(DOBDO[7]),
        .I3(\icmp_ln12_reg_824_reg[0] [7]),
        .O(\icmp_ln12_reg_824[0]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_reg_824[0]_i_34 
       (.I0(DOBDO[4]),
        .I1(\icmp_ln12_reg_824_reg[0] [4]),
        .I2(DOBDO[5]),
        .I3(\icmp_ln12_reg_824_reg[0] [5]),
        .O(\icmp_ln12_reg_824[0]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_reg_824[0]_i_35 
       (.I0(DOBDO[2]),
        .I1(\icmp_ln12_reg_824_reg[0] [2]),
        .I2(DOBDO[3]),
        .I3(\icmp_ln12_reg_824_reg[0] [3]),
        .O(\icmp_ln12_reg_824[0]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_reg_824[0]_i_36 
       (.I0(DOBDO[0]),
        .I1(\icmp_ln12_reg_824_reg[0] [0]),
        .I2(DOBDO[1]),
        .I3(\icmp_ln12_reg_824_reg[0] [1]),
        .O(\icmp_ln12_reg_824[0]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_reg_824[0]_i_4 
       (.I0(DOBDO[28]),
        .I1(\icmp_ln12_reg_824_reg[0] [28]),
        .I2(\icmp_ln12_reg_824_reg[0] [29]),
        .I3(DOBDO[29]),
        .O(\icmp_ln12_reg_824[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_reg_824[0]_i_5 
       (.I0(DOBDO[26]),
        .I1(\icmp_ln12_reg_824_reg[0] [26]),
        .I2(\icmp_ln12_reg_824_reg[0] [27]),
        .I3(DOBDO[27]),
        .O(\icmp_ln12_reg_824[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_reg_824[0]_i_6 
       (.I0(DOBDO[24]),
        .I1(\icmp_ln12_reg_824_reg[0] [24]),
        .I2(\icmp_ln12_reg_824_reg[0] [25]),
        .I3(DOBDO[25]),
        .O(\icmp_ln12_reg_824[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_reg_824[0]_i_7 
       (.I0(DOBDO[30]),
        .I1(\icmp_ln12_reg_824_reg[0] [30]),
        .I2(DOBDO[31]),
        .I3(\icmp_ln12_reg_824_reg[0] [31]),
        .O(\icmp_ln12_reg_824[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_reg_824[0]_i_8 
       (.I0(DOBDO[28]),
        .I1(\icmp_ln12_reg_824_reg[0] [28]),
        .I2(DOBDO[29]),
        .I3(\icmp_ln12_reg_824_reg[0] [29]),
        .O(\icmp_ln12_reg_824[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_reg_824[0]_i_9 
       (.I0(DOBDO[26]),
        .I1(\icmp_ln12_reg_824_reg[0] [26]),
        .I2(DOBDO[27]),
        .I3(\icmp_ln12_reg_824_reg[0] [27]),
        .O(\icmp_ln12_reg_824[0]_i_9_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln12_reg_824_reg[0]_i_1 
       (.CI(\icmp_ln12_reg_824_reg[0]_i_2_n_0 ),
        .CO({icmp_ln12_fu_424_p2,\icmp_ln12_reg_824_reg[0]_i_1_n_1 ,\icmp_ln12_reg_824_reg[0]_i_1_n_2 ,\icmp_ln12_reg_824_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln12_reg_824[0]_i_3_n_0 ,\icmp_ln12_reg_824[0]_i_4_n_0 ,\icmp_ln12_reg_824[0]_i_5_n_0 ,\icmp_ln12_reg_824[0]_i_6_n_0 }),
        .O(\NLW_icmp_ln12_reg_824_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln12_reg_824[0]_i_7_n_0 ,\icmp_ln12_reg_824[0]_i_8_n_0 ,\icmp_ln12_reg_824[0]_i_9_n_0 ,\icmp_ln12_reg_824[0]_i_10_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln12_reg_824_reg[0]_i_11 
       (.CI(\icmp_ln12_reg_824_reg[0]_i_20_n_0 ),
        .CO({\icmp_ln12_reg_824_reg[0]_i_11_n_0 ,\icmp_ln12_reg_824_reg[0]_i_11_n_1 ,\icmp_ln12_reg_824_reg[0]_i_11_n_2 ,\icmp_ln12_reg_824_reg[0]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln12_reg_824[0]_i_21_n_0 ,\icmp_ln12_reg_824[0]_i_22_n_0 ,\icmp_ln12_reg_824[0]_i_23_n_0 ,\icmp_ln12_reg_824[0]_i_24_n_0 }),
        .O(\NLW_icmp_ln12_reg_824_reg[0]_i_11_O_UNCONNECTED [3:0]),
        .S({\icmp_ln12_reg_824[0]_i_25_n_0 ,\icmp_ln12_reg_824[0]_i_26_n_0 ,\icmp_ln12_reg_824[0]_i_27_n_0 ,\icmp_ln12_reg_824[0]_i_28_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln12_reg_824_reg[0]_i_2 
       (.CI(\icmp_ln12_reg_824_reg[0]_i_11_n_0 ),
        .CO({\icmp_ln12_reg_824_reg[0]_i_2_n_0 ,\icmp_ln12_reg_824_reg[0]_i_2_n_1 ,\icmp_ln12_reg_824_reg[0]_i_2_n_2 ,\icmp_ln12_reg_824_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln12_reg_824[0]_i_12_n_0 ,\icmp_ln12_reg_824[0]_i_13_n_0 ,\icmp_ln12_reg_824[0]_i_14_n_0 ,\icmp_ln12_reg_824[0]_i_15_n_0 }),
        .O(\NLW_icmp_ln12_reg_824_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln12_reg_824[0]_i_16_n_0 ,\icmp_ln12_reg_824[0]_i_17_n_0 ,\icmp_ln12_reg_824[0]_i_18_n_0 ,\icmp_ln12_reg_824[0]_i_19_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln12_reg_824_reg[0]_i_20 
       (.CI(1'b0),
        .CO({\icmp_ln12_reg_824_reg[0]_i_20_n_0 ,\icmp_ln12_reg_824_reg[0]_i_20_n_1 ,\icmp_ln12_reg_824_reg[0]_i_20_n_2 ,\icmp_ln12_reg_824_reg[0]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln12_reg_824[0]_i_29_n_0 ,\icmp_ln12_reg_824[0]_i_30_n_0 ,\icmp_ln12_reg_824[0]_i_31_n_0 ,\icmp_ln12_reg_824[0]_i_32_n_0 }),
        .O(\NLW_icmp_ln12_reg_824_reg[0]_i_20_O_UNCONNECTED [3:0]),
        .S({\icmp_ln12_reg_824[0]_i_33_n_0 ,\icmp_ln12_reg_824[0]_i_34_n_0 ,\icmp_ln12_reg_824[0]_i_35_n_0 ,\icmp_ln12_reg_824[0]_i_36_n_0 }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "896" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,mem_reg_5,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_DBITERR_UNCONNECTED),
        .DIADI(s_axi_control_WDATA),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({DOADO,int_A_0_q1}),
        .DOBDO(DOBDO),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(int_A_0_ce1),
        .ENBWREN(A_0_ce0),
        .INJECTDBITERR(NLW_mem_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_SBITERR_UNCONNECTED),
        .WEA(int_A_0_be1),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h0080808000000000)) 
    mem_reg_i_10
       (.I0(mem_reg_7),
        .I1(mem_reg_8),
        .I2(s_axi_control_WVALID),
        .I3(mem_reg_6),
        .I4(s_axi_control_ARVALID),
        .I5(s_axi_control_WSTRB[3]),
        .O(int_A_0_be1[3]));
  LUT6 #(
    .INIT(64'h0080808000000000)) 
    mem_reg_i_11
       (.I0(mem_reg_7),
        .I1(mem_reg_8),
        .I2(s_axi_control_WVALID),
        .I3(mem_reg_6),
        .I4(s_axi_control_ARVALID),
        .I5(s_axi_control_WSTRB[2]),
        .O(int_A_0_be1[2]));
  LUT6 #(
    .INIT(64'h0080808000000000)) 
    mem_reg_i_12
       (.I0(mem_reg_7),
        .I1(mem_reg_8),
        .I2(s_axi_control_WVALID),
        .I3(mem_reg_6),
        .I4(s_axi_control_ARVALID),
        .I5(s_axi_control_WSTRB[1]),
        .O(int_A_0_be1[1]));
  LUT6 #(
    .INIT(64'h0080808000000000)) 
    mem_reg_i_13
       (.I0(mem_reg_7),
        .I1(mem_reg_8),
        .I2(s_axi_control_WVALID),
        .I3(mem_reg_6),
        .I4(s_axi_control_ARVALID),
        .I5(s_axi_control_WSTRB[0]),
        .O(int_A_0_be1[0]));
  LUT4 #(
    .INIT(16'hF888)) 
    mem_reg_i_1__14
       (.I0(mem_reg_7),
        .I1(s_axi_control_WVALID),
        .I2(mem_reg_6),
        .I3(s_axi_control_ARVALID),
        .O(int_A_0_ce1));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[0]_i_3 
       (.I0(\rdata[0]_i_7_n_0 ),
        .I1(\rdata_reg[0] ),
        .I2(\rdata_reg[0]_0 ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[0]_2 ),
        .O(mem_reg_0));
  LUT6 #(
    .INIT(64'h88F8F8F888000000)) 
    \rdata[0]_i_7 
       (.I0(\rdata[0]_i_3_0 ),
        .I1(\rdata[0]_i_3_1 ),
        .I2(int_A_0_q1[0]),
        .I3(s_axi_control_ARVALID),
        .I4(mem_reg_6),
        .I5(int_A_0_read),
        .O(\rdata[0]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[10]_i_3 
       (.I0(\rdata[10]_i_7_n_0 ),
        .I1(\rdata_reg[0] ),
        .I2(\rdata_reg[10] ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[10]_0 ),
        .O(\int_C_reg[10] ));
  LUT6 #(
    .INIT(64'h88F8F8F888888888)) 
    \rdata[10]_i_7 
       (.I0(Q[9]),
        .I1(\rdata[16]_i_3_0 ),
        .I2(int_A_0_q1[10]),
        .I3(s_axi_control_ARVALID),
        .I4(mem_reg_6),
        .I5(int_A_0_read),
        .O(\rdata[10]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[11]_i_3 
       (.I0(\rdata[11]_i_7_n_0 ),
        .I1(\rdata_reg[0] ),
        .I2(\rdata_reg[11] ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[11]_0 ),
        .O(\int_C_reg[11] ));
  LUT6 #(
    .INIT(64'h88F8F8F888888888)) 
    \rdata[11]_i_7 
       (.I0(Q[10]),
        .I1(\rdata[16]_i_3_0 ),
        .I2(int_A_0_q1[11]),
        .I3(s_axi_control_ARVALID),
        .I4(mem_reg_6),
        .I5(int_A_0_read),
        .O(\rdata[11]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[12]_i_3 
       (.I0(\rdata[12]_i_7_n_0 ),
        .I1(\rdata_reg[0] ),
        .I2(\rdata_reg[12] ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[12]_0 ),
        .O(\int_C_reg[12] ));
  LUT6 #(
    .INIT(64'h88F8F8F888888888)) 
    \rdata[12]_i_7 
       (.I0(Q[11]),
        .I1(\rdata[16]_i_3_0 ),
        .I2(int_A_0_q1[12]),
        .I3(s_axi_control_ARVALID),
        .I4(mem_reg_6),
        .I5(int_A_0_read),
        .O(\rdata[12]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[13]_i_3 
       (.I0(\rdata[13]_i_7_n_0 ),
        .I1(\rdata_reg[0] ),
        .I2(\rdata_reg[13] ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[13]_0 ),
        .O(\int_C_reg[13] ));
  LUT6 #(
    .INIT(64'h88F8F8F888888888)) 
    \rdata[13]_i_7 
       (.I0(Q[12]),
        .I1(\rdata[16]_i_3_0 ),
        .I2(int_A_0_q1[13]),
        .I3(s_axi_control_ARVALID),
        .I4(mem_reg_6),
        .I5(int_A_0_read),
        .O(\rdata[13]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[14]_i_3 
       (.I0(\rdata[14]_i_7_n_0 ),
        .I1(\rdata_reg[0] ),
        .I2(\rdata_reg[14] ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[14]_0 ),
        .O(\int_C_reg[14] ));
  LUT6 #(
    .INIT(64'h88F8F8F888888888)) 
    \rdata[14]_i_7 
       (.I0(Q[13]),
        .I1(\rdata[16]_i_3_0 ),
        .I2(int_A_0_q1[14]),
        .I3(s_axi_control_ARVALID),
        .I4(mem_reg_6),
        .I5(int_A_0_read),
        .O(\rdata[14]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[15]_i_3 
       (.I0(\rdata[15]_i_7_n_0 ),
        .I1(\rdata_reg[0] ),
        .I2(\rdata_reg[15] ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[15]_0 ),
        .O(\int_C_reg[15] ));
  LUT6 #(
    .INIT(64'h88F8F8F888888888)) 
    \rdata[15]_i_7 
       (.I0(Q[14]),
        .I1(\rdata[16]_i_3_0 ),
        .I2(int_A_0_q1[15]),
        .I3(s_axi_control_ARVALID),
        .I4(mem_reg_6),
        .I5(int_A_0_read),
        .O(\rdata[15]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[16]_i_3 
       (.I0(\rdata[16]_i_7_n_0 ),
        .I1(\rdata_reg[0] ),
        .I2(\rdata_reg[16] ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[16]_0 ),
        .O(\int_C_reg[16] ));
  LUT6 #(
    .INIT(64'h88F8F8F888888888)) 
    \rdata[16]_i_7 
       (.I0(Q[15]),
        .I1(\rdata[16]_i_3_0 ),
        .I2(int_A_0_q1[16]),
        .I3(s_axi_control_ARVALID),
        .I4(mem_reg_6),
        .I5(int_A_0_read),
        .O(\rdata[16]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[1]_i_9 
       (.I0(\rdata[7]_i_3 ),
        .I1(int_A_0_q1[1]),
        .I2(\rdata[7]_i_3_0 ),
        .I3(Q[0]),
        .I4(\rdata[1]_i_3 ),
        .I5(\rdata[7]_i_3_1 ),
        .O(mem_reg_1));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[2]_i_9 
       (.I0(\rdata[7]_i_3 ),
        .I1(int_A_0_q1[2]),
        .I2(\rdata[7]_i_3_0 ),
        .I3(Q[1]),
        .I4(\rdata[7]_i_3_1 ),
        .I5(\rdata[2]_i_3 ),
        .O(mem_reg_2));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[3]_i_9 
       (.I0(\rdata[7]_i_3 ),
        .I1(int_A_0_q1[3]),
        .I2(\rdata[7]_i_3_0 ),
        .I3(Q[2]),
        .I4(\rdata[7]_i_3_1 ),
        .I5(\rdata[3]_i_3 ),
        .O(mem_reg_3));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[4]_i_3 
       (.I0(\rdata[4]_i_7_n_0 ),
        .I1(\rdata_reg[0] ),
        .I2(\rdata_reg[4] ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[4]_0 ),
        .O(\int_C_reg[4] ));
  LUT6 #(
    .INIT(64'h88F8F8F888888888)) 
    \rdata[4]_i_7 
       (.I0(Q[3]),
        .I1(\rdata[16]_i_3_0 ),
        .I2(int_A_0_q1[4]),
        .I3(s_axi_control_ARVALID),
        .I4(mem_reg_6),
        .I5(int_A_0_read),
        .O(\rdata[4]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[5]_i_3 
       (.I0(\rdata[5]_i_7_n_0 ),
        .I1(\rdata_reg[0] ),
        .I2(\rdata_reg[5] ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[5]_0 ),
        .O(\int_C_reg[5] ));
  LUT6 #(
    .INIT(64'h88F8F8F888888888)) 
    \rdata[5]_i_7 
       (.I0(Q[4]),
        .I1(\rdata[16]_i_3_0 ),
        .I2(int_A_0_q1[5]),
        .I3(s_axi_control_ARVALID),
        .I4(mem_reg_6),
        .I5(int_A_0_read),
        .O(\rdata[5]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[6]_i_3 
       (.I0(\rdata[6]_i_7_n_0 ),
        .I1(\rdata_reg[0] ),
        .I2(\rdata_reg[6] ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[6]_0 ),
        .O(\int_C_reg[6] ));
  LUT6 #(
    .INIT(64'h88F8F8F888888888)) 
    \rdata[6]_i_7 
       (.I0(Q[5]),
        .I1(\rdata[16]_i_3_0 ),
        .I2(int_A_0_q1[6]),
        .I3(s_axi_control_ARVALID),
        .I4(mem_reg_6),
        .I5(int_A_0_read),
        .O(\rdata[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[7]_i_10 
       (.I0(\rdata[7]_i_3 ),
        .I1(int_A_0_q1[7]),
        .I2(\rdata[7]_i_3_0 ),
        .I3(Q[6]),
        .I4(\rdata[7]_i_3_1 ),
        .I5(\rdata[7]_i_3_2 ),
        .O(mem_reg_4));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[8]_i_3 
       (.I0(\rdata[8]_i_7_n_0 ),
        .I1(\rdata_reg[0] ),
        .I2(\rdata_reg[8] ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[8]_0 ),
        .O(\int_C_reg[8] ));
  LUT6 #(
    .INIT(64'h88F8F8F888888888)) 
    \rdata[8]_i_7 
       (.I0(Q[7]),
        .I1(\rdata[16]_i_3_0 ),
        .I2(int_A_0_q1[8]),
        .I3(s_axi_control_ARVALID),
        .I4(mem_reg_6),
        .I5(int_A_0_read),
        .O(\rdata[8]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[9]_i_3 
       (.I0(\rdata[9]_i_7_n_0 ),
        .I1(\rdata_reg[0] ),
        .I2(\rdata_reg[9] ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[9]_0 ),
        .O(\int_C_reg[9] ));
  LUT6 #(
    .INIT(64'h88F8F8F888888888)) 
    \rdata[9]_i_7 
       (.I0(Q[8]),
        .I1(\rdata[16]_i_3_0 ),
        .I2(int_A_0_q1[9]),
        .I3(s_axi_control_ARVALID),
        .I4(mem_reg_6),
        .I5(int_A_0_read),
        .O(\rdata[9]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_10__5
       (.I0(DOBDO[30]),
        .I1(\icmp_ln12_reg_824_reg[0] [30]),
        .O(tmp_product_i_10__5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_11__5
       (.I0(DOBDO[29]),
        .I1(\icmp_ln12_reg_824_reg[0] [29]),
        .O(tmp_product_i_11__5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_12__5
       (.I0(DOBDO[28]),
        .I1(\icmp_ln12_reg_824_reg[0] [28]),
        .O(tmp_product_i_12__5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_13__5
       (.I0(DOBDO[27]),
        .I1(\icmp_ln12_reg_824_reg[0] [27]),
        .O(tmp_product_i_13__5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_14__5
       (.I0(DOBDO[26]),
        .I1(\icmp_ln12_reg_824_reg[0] [26]),
        .O(tmp_product_i_14__5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_15__5
       (.I0(DOBDO[25]),
        .I1(\icmp_ln12_reg_824_reg[0] [25]),
        .O(tmp_product_i_15__5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_16__5
       (.I0(DOBDO[24]),
        .I1(\icmp_ln12_reg_824_reg[0] [24]),
        .O(tmp_product_i_16__5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_17__11
       (.I0(DOBDO[23]),
        .I1(\icmp_ln12_reg_824_reg[0] [23]),
        .O(tmp_product_i_17__11_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_18__11
       (.I0(DOBDO[22]),
        .I1(\icmp_ln12_reg_824_reg[0] [22]),
        .O(tmp_product_i_18__11_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_19__11
       (.I0(DOBDO[21]),
        .I1(\icmp_ln12_reg_824_reg[0] [21]),
        .O(tmp_product_i_19__11_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_1__12
       (.CI(tmp_product_i_2__12_n_0),
        .CO({NLW_tmp_product_i_1__12_CO_UNCONNECTED[3],tmp_product_i_1__12_n_1,tmp_product_i_1__12_n_2,tmp_product_i_1__12_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,DOBDO[30:28]}),
        .O(sub_ln13_fu_430_p28_out[31:28]),
        .S({tmp_product_i_9__5_n_0,tmp_product_i_10__5_n_0,tmp_product_i_11__5_n_0,tmp_product_i_12__5_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_20__11
       (.I0(DOBDO[20]),
        .I1(\icmp_ln12_reg_824_reg[0] [20]),
        .O(tmp_product_i_20__11_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_21__11
       (.I0(DOBDO[19]),
        .I1(\icmp_ln12_reg_824_reg[0] [19]),
        .O(tmp_product_i_21__11_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_22__11
       (.I0(DOBDO[18]),
        .I1(\icmp_ln12_reg_824_reg[0] [18]),
        .O(tmp_product_i_22__11_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_23__11
       (.I0(DOBDO[17]),
        .I1(\icmp_ln12_reg_824_reg[0] [17]),
        .O(tmp_product_i_23__11_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_24__11
       (.I0(DOBDO[16]),
        .I1(\icmp_ln12_reg_824_reg[0] [16]),
        .O(tmp_product_i_24__11_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_25__11
       (.I0(DOBDO[15]),
        .I1(\icmp_ln12_reg_824_reg[0] [15]),
        .O(tmp_product_i_25__11_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_26__11
       (.I0(DOBDO[14]),
        .I1(\icmp_ln12_reg_824_reg[0] [14]),
        .O(tmp_product_i_26__11_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_27__11
       (.I0(DOBDO[13]),
        .I1(\icmp_ln12_reg_824_reg[0] [13]),
        .O(tmp_product_i_27__11_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_28__11
       (.I0(DOBDO[12]),
        .I1(\icmp_ln12_reg_824_reg[0] [12]),
        .O(tmp_product_i_28__11_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_29__11
       (.I0(DOBDO[11]),
        .I1(\icmp_ln12_reg_824_reg[0] [11]),
        .O(tmp_product_i_29__11_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_2__12
       (.CI(tmp_product_i_3__12_n_0),
        .CO({tmp_product_i_2__12_n_0,tmp_product_i_2__12_n_1,tmp_product_i_2__12_n_2,tmp_product_i_2__12_n_3}),
        .CYINIT(1'b0),
        .DI(DOBDO[27:24]),
        .O(sub_ln13_fu_430_p28_out[27:24]),
        .S({tmp_product_i_13__5_n_0,tmp_product_i_14__5_n_0,tmp_product_i_15__5_n_0,tmp_product_i_16__5_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_30__11
       (.I0(DOBDO[10]),
        .I1(\icmp_ln12_reg_824_reg[0] [10]),
        .O(tmp_product_i_30__11_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_31__11
       (.I0(DOBDO[9]),
        .I1(\icmp_ln12_reg_824_reg[0] [9]),
        .O(tmp_product_i_31__11_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_32__11
       (.I0(DOBDO[8]),
        .I1(\icmp_ln12_reg_824_reg[0] [8]),
        .O(tmp_product_i_32__11_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_33__11
       (.I0(DOBDO[7]),
        .I1(\icmp_ln12_reg_824_reg[0] [7]),
        .O(tmp_product_i_33__11_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_34__11
       (.I0(DOBDO[6]),
        .I1(\icmp_ln12_reg_824_reg[0] [6]),
        .O(tmp_product_i_34__11_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_35__11
       (.I0(DOBDO[5]),
        .I1(\icmp_ln12_reg_824_reg[0] [5]),
        .O(tmp_product_i_35__11_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_36__11
       (.I0(DOBDO[4]),
        .I1(\icmp_ln12_reg_824_reg[0] [4]),
        .O(tmp_product_i_36__11_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_37__11
       (.I0(DOBDO[3]),
        .I1(\icmp_ln12_reg_824_reg[0] [3]),
        .O(tmp_product_i_37__11_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_38__11
       (.I0(DOBDO[2]),
        .I1(\icmp_ln12_reg_824_reg[0] [2]),
        .O(tmp_product_i_38__11_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_39__11
       (.I0(DOBDO[1]),
        .I1(\icmp_ln12_reg_824_reg[0] [1]),
        .O(tmp_product_i_39__11_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_3__12
       (.CI(tmp_product_i_4__12_n_0),
        .CO({tmp_product_i_3__12_n_0,tmp_product_i_3__12_n_1,tmp_product_i_3__12_n_2,tmp_product_i_3__12_n_3}),
        .CYINIT(1'b0),
        .DI(DOBDO[23:20]),
        .O(sub_ln13_fu_430_p28_out[23:20]),
        .S({tmp_product_i_17__11_n_0,tmp_product_i_18__11_n_0,tmp_product_i_19__11_n_0,tmp_product_i_20__11_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_40__11
       (.I0(DOBDO[0]),
        .I1(\icmp_ln12_reg_824_reg[0] [0]),
        .O(tmp_product_i_40__11_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_4__12
       (.CI(tmp_product_i_5__12_n_0),
        .CO({tmp_product_i_4__12_n_0,tmp_product_i_4__12_n_1,tmp_product_i_4__12_n_2,tmp_product_i_4__12_n_3}),
        .CYINIT(1'b0),
        .DI(DOBDO[19:16]),
        .O(sub_ln13_fu_430_p28_out[19:16]),
        .S({tmp_product_i_21__11_n_0,tmp_product_i_22__11_n_0,tmp_product_i_23__11_n_0,tmp_product_i_24__11_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_5__12
       (.CI(tmp_product_i_6__12_n_0),
        .CO({tmp_product_i_5__12_n_0,tmp_product_i_5__12_n_1,tmp_product_i_5__12_n_2,tmp_product_i_5__12_n_3}),
        .CYINIT(1'b0),
        .DI(DOBDO[15:12]),
        .O(sub_ln13_fu_430_p28_out[15:12]),
        .S({tmp_product_i_25__11_n_0,tmp_product_i_26__11_n_0,tmp_product_i_27__11_n_0,tmp_product_i_28__11_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_6__12
       (.CI(tmp_product_i_7__12_n_0),
        .CO({tmp_product_i_6__12_n_0,tmp_product_i_6__12_n_1,tmp_product_i_6__12_n_2,tmp_product_i_6__12_n_3}),
        .CYINIT(1'b0),
        .DI(DOBDO[11:8]),
        .O(sub_ln13_fu_430_p28_out[11:8]),
        .S({tmp_product_i_29__11_n_0,tmp_product_i_30__11_n_0,tmp_product_i_31__11_n_0,tmp_product_i_32__11_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_7__12
       (.CI(tmp_product_i_8__12_n_0),
        .CO({tmp_product_i_7__12_n_0,tmp_product_i_7__12_n_1,tmp_product_i_7__12_n_2,tmp_product_i_7__12_n_3}),
        .CYINIT(1'b0),
        .DI(DOBDO[7:4]),
        .O(sub_ln13_fu_430_p28_out[7:4]),
        .S({tmp_product_i_33__11_n_0,tmp_product_i_34__11_n_0,tmp_product_i_35__11_n_0,tmp_product_i_36__11_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_8__12
       (.CI(1'b0),
        .CO({tmp_product_i_8__12_n_0,tmp_product_i_8__12_n_1,tmp_product_i_8__12_n_2,tmp_product_i_8__12_n_3}),
        .CYINIT(1'b1),
        .DI(DOBDO[3:0]),
        .O(sub_ln13_fu_430_p28_out[3:0]),
        .S({tmp_product_i_37__11_n_0,tmp_product_i_38__11_n_0,tmp_product_i_39__11_n_0,tmp_product_i_40__11_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_9__5
       (.I0(DOBDO[31]),
        .I1(\icmp_ln12_reg_824_reg[0] [31]),
        .O(tmp_product_i_9__5_n_0));
endmodule

(* ORIG_REF_NAME = "eucDis_control_s_axi_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eucDis_control_s_axi_ram_15
   (DOADO,
    DOBDO,
    icmp_ln12_1_fu_442_p2,
    sub_ln13_1_fu_448_p215_out,
    ap_clk,
    A_0_ce0,
    ADDRARDADDR,
    mem_reg_0,
    s_axi_control_WDATA,
    \icmp_ln12_1_reg_841_reg[0] ,
    s_axi_control_WVALID,
    mem_reg_1,
    mem_reg_2,
    s_axi_control_ARVALID,
    mem_reg_3,
    s_axi_control_WSTRB);
  output [31:0]DOADO;
  output [31:0]DOBDO;
  output [0:0]icmp_ln12_1_fu_442_p2;
  output [31:0]sub_ln13_1_fu_448_p215_out;
  input ap_clk;
  input A_0_ce0;
  input [6:0]ADDRARDADDR;
  input [6:0]mem_reg_0;
  input [31:0]s_axi_control_WDATA;
  input [31:0]\icmp_ln12_1_reg_841_reg[0] ;
  input s_axi_control_WVALID;
  input mem_reg_1;
  input mem_reg_2;
  input s_axi_control_ARVALID;
  input mem_reg_3;
  input [3:0]s_axi_control_WSTRB;

  wire [6:0]ADDRARDADDR;
  wire A_0_ce0;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire ap_clk;
  wire [0:0]icmp_ln12_1_fu_442_p2;
  wire \icmp_ln12_1_reg_841[0]_i_10_n_0 ;
  wire \icmp_ln12_1_reg_841[0]_i_12_n_0 ;
  wire \icmp_ln12_1_reg_841[0]_i_13_n_0 ;
  wire \icmp_ln12_1_reg_841[0]_i_14_n_0 ;
  wire \icmp_ln12_1_reg_841[0]_i_15_n_0 ;
  wire \icmp_ln12_1_reg_841[0]_i_16_n_0 ;
  wire \icmp_ln12_1_reg_841[0]_i_17_n_0 ;
  wire \icmp_ln12_1_reg_841[0]_i_18_n_0 ;
  wire \icmp_ln12_1_reg_841[0]_i_19_n_0 ;
  wire \icmp_ln12_1_reg_841[0]_i_21_n_0 ;
  wire \icmp_ln12_1_reg_841[0]_i_22_n_0 ;
  wire \icmp_ln12_1_reg_841[0]_i_23_n_0 ;
  wire \icmp_ln12_1_reg_841[0]_i_24_n_0 ;
  wire \icmp_ln12_1_reg_841[0]_i_25_n_0 ;
  wire \icmp_ln12_1_reg_841[0]_i_26_n_0 ;
  wire \icmp_ln12_1_reg_841[0]_i_27_n_0 ;
  wire \icmp_ln12_1_reg_841[0]_i_28_n_0 ;
  wire \icmp_ln12_1_reg_841[0]_i_29_n_0 ;
  wire \icmp_ln12_1_reg_841[0]_i_30_n_0 ;
  wire \icmp_ln12_1_reg_841[0]_i_31_n_0 ;
  wire \icmp_ln12_1_reg_841[0]_i_32_n_0 ;
  wire \icmp_ln12_1_reg_841[0]_i_33_n_0 ;
  wire \icmp_ln12_1_reg_841[0]_i_34_n_0 ;
  wire \icmp_ln12_1_reg_841[0]_i_35_n_0 ;
  wire \icmp_ln12_1_reg_841[0]_i_36_n_0 ;
  wire \icmp_ln12_1_reg_841[0]_i_3_n_0 ;
  wire \icmp_ln12_1_reg_841[0]_i_4_n_0 ;
  wire \icmp_ln12_1_reg_841[0]_i_5_n_0 ;
  wire \icmp_ln12_1_reg_841[0]_i_6_n_0 ;
  wire \icmp_ln12_1_reg_841[0]_i_7_n_0 ;
  wire \icmp_ln12_1_reg_841[0]_i_8_n_0 ;
  wire \icmp_ln12_1_reg_841[0]_i_9_n_0 ;
  wire [31:0]\icmp_ln12_1_reg_841_reg[0] ;
  wire \icmp_ln12_1_reg_841_reg[0]_i_11_n_0 ;
  wire \icmp_ln12_1_reg_841_reg[0]_i_11_n_1 ;
  wire \icmp_ln12_1_reg_841_reg[0]_i_11_n_2 ;
  wire \icmp_ln12_1_reg_841_reg[0]_i_11_n_3 ;
  wire \icmp_ln12_1_reg_841_reg[0]_i_1_n_1 ;
  wire \icmp_ln12_1_reg_841_reg[0]_i_1_n_2 ;
  wire \icmp_ln12_1_reg_841_reg[0]_i_1_n_3 ;
  wire \icmp_ln12_1_reg_841_reg[0]_i_20_n_0 ;
  wire \icmp_ln12_1_reg_841_reg[0]_i_20_n_1 ;
  wire \icmp_ln12_1_reg_841_reg[0]_i_20_n_2 ;
  wire \icmp_ln12_1_reg_841_reg[0]_i_20_n_3 ;
  wire \icmp_ln12_1_reg_841_reg[0]_i_2_n_0 ;
  wire \icmp_ln12_1_reg_841_reg[0]_i_2_n_1 ;
  wire \icmp_ln12_1_reg_841_reg[0]_i_2_n_2 ;
  wire \icmp_ln12_1_reg_841_reg[0]_i_2_n_3 ;
  wire [3:0]int_A_1_be1;
  wire int_A_1_ce1;
  wire [6:0]mem_reg_0;
  wire mem_reg_1;
  wire mem_reg_2;
  wire mem_reg_3;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [31:0]sub_ln13_1_fu_448_p215_out;
  wire tmp_product_i_10__0_n_0;
  wire tmp_product_i_11__0_n_0;
  wire tmp_product_i_12__0_n_0;
  wire tmp_product_i_13__0_n_0;
  wire tmp_product_i_14__0_n_0;
  wire tmp_product_i_15__0_n_0;
  wire tmp_product_i_16__0_n_0;
  wire tmp_product_i_17__1_n_0;
  wire tmp_product_i_18__1_n_0;
  wire tmp_product_i_19__1_n_0;
  wire tmp_product_i_1__2_n_1;
  wire tmp_product_i_1__2_n_2;
  wire tmp_product_i_1__2_n_3;
  wire tmp_product_i_20__1_n_0;
  wire tmp_product_i_21__1_n_0;
  wire tmp_product_i_22__1_n_0;
  wire tmp_product_i_23__1_n_0;
  wire tmp_product_i_24__1_n_0;
  wire tmp_product_i_25__1_n_0;
  wire tmp_product_i_26__1_n_0;
  wire tmp_product_i_27__1_n_0;
  wire tmp_product_i_28__1_n_0;
  wire tmp_product_i_29__1_n_0;
  wire tmp_product_i_2__2_n_0;
  wire tmp_product_i_2__2_n_1;
  wire tmp_product_i_2__2_n_2;
  wire tmp_product_i_2__2_n_3;
  wire tmp_product_i_30__1_n_0;
  wire tmp_product_i_31__1_n_0;
  wire tmp_product_i_32__1_n_0;
  wire tmp_product_i_33__1_n_0;
  wire tmp_product_i_34__1_n_0;
  wire tmp_product_i_35__1_n_0;
  wire tmp_product_i_36__1_n_0;
  wire tmp_product_i_37__1_n_0;
  wire tmp_product_i_38__1_n_0;
  wire tmp_product_i_39__1_n_0;
  wire tmp_product_i_3__2_n_0;
  wire tmp_product_i_3__2_n_1;
  wire tmp_product_i_3__2_n_2;
  wire tmp_product_i_3__2_n_3;
  wire tmp_product_i_40__1_n_0;
  wire tmp_product_i_4__2_n_0;
  wire tmp_product_i_4__2_n_1;
  wire tmp_product_i_4__2_n_2;
  wire tmp_product_i_4__2_n_3;
  wire tmp_product_i_5__2_n_0;
  wire tmp_product_i_5__2_n_1;
  wire tmp_product_i_5__2_n_2;
  wire tmp_product_i_5__2_n_3;
  wire tmp_product_i_6__2_n_0;
  wire tmp_product_i_6__2_n_1;
  wire tmp_product_i_6__2_n_2;
  wire tmp_product_i_6__2_n_3;
  wire tmp_product_i_7__2_n_0;
  wire tmp_product_i_7__2_n_1;
  wire tmp_product_i_7__2_n_2;
  wire tmp_product_i_7__2_n_3;
  wire tmp_product_i_8__2_n_0;
  wire tmp_product_i_8__2_n_1;
  wire tmp_product_i_8__2_n_2;
  wire tmp_product_i_8__2_n_3;
  wire tmp_product_i_9__0_n_0;
  wire [3:0]\NLW_icmp_ln12_1_reg_841_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln12_1_reg_841_reg[0]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln12_1_reg_841_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln12_1_reg_841_reg[0]_i_20_O_UNCONNECTED ;
  wire NLW_mem_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_RDADDRECC_UNCONNECTED;
  wire [3:3]NLW_tmp_product_i_1__2_CO_UNCONNECTED;

  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_1_reg_841[0]_i_10 
       (.I0(DOBDO[24]),
        .I1(\icmp_ln12_1_reg_841_reg[0] [24]),
        .I2(DOBDO[25]),
        .I3(\icmp_ln12_1_reg_841_reg[0] [25]),
        .O(\icmp_ln12_1_reg_841[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_1_reg_841[0]_i_12 
       (.I0(DOBDO[22]),
        .I1(\icmp_ln12_1_reg_841_reg[0] [22]),
        .I2(\icmp_ln12_1_reg_841_reg[0] [23]),
        .I3(DOBDO[23]),
        .O(\icmp_ln12_1_reg_841[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_1_reg_841[0]_i_13 
       (.I0(DOBDO[20]),
        .I1(\icmp_ln12_1_reg_841_reg[0] [20]),
        .I2(\icmp_ln12_1_reg_841_reg[0] [21]),
        .I3(DOBDO[21]),
        .O(\icmp_ln12_1_reg_841[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_1_reg_841[0]_i_14 
       (.I0(DOBDO[18]),
        .I1(\icmp_ln12_1_reg_841_reg[0] [18]),
        .I2(\icmp_ln12_1_reg_841_reg[0] [19]),
        .I3(DOBDO[19]),
        .O(\icmp_ln12_1_reg_841[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_1_reg_841[0]_i_15 
       (.I0(DOBDO[16]),
        .I1(\icmp_ln12_1_reg_841_reg[0] [16]),
        .I2(\icmp_ln12_1_reg_841_reg[0] [17]),
        .I3(DOBDO[17]),
        .O(\icmp_ln12_1_reg_841[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_1_reg_841[0]_i_16 
       (.I0(DOBDO[22]),
        .I1(\icmp_ln12_1_reg_841_reg[0] [22]),
        .I2(DOBDO[23]),
        .I3(\icmp_ln12_1_reg_841_reg[0] [23]),
        .O(\icmp_ln12_1_reg_841[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_1_reg_841[0]_i_17 
       (.I0(DOBDO[20]),
        .I1(\icmp_ln12_1_reg_841_reg[0] [20]),
        .I2(DOBDO[21]),
        .I3(\icmp_ln12_1_reg_841_reg[0] [21]),
        .O(\icmp_ln12_1_reg_841[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_1_reg_841[0]_i_18 
       (.I0(DOBDO[18]),
        .I1(\icmp_ln12_1_reg_841_reg[0] [18]),
        .I2(DOBDO[19]),
        .I3(\icmp_ln12_1_reg_841_reg[0] [19]),
        .O(\icmp_ln12_1_reg_841[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_1_reg_841[0]_i_19 
       (.I0(DOBDO[16]),
        .I1(\icmp_ln12_1_reg_841_reg[0] [16]),
        .I2(DOBDO[17]),
        .I3(\icmp_ln12_1_reg_841_reg[0] [17]),
        .O(\icmp_ln12_1_reg_841[0]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_1_reg_841[0]_i_21 
       (.I0(DOBDO[14]),
        .I1(\icmp_ln12_1_reg_841_reg[0] [14]),
        .I2(\icmp_ln12_1_reg_841_reg[0] [15]),
        .I3(DOBDO[15]),
        .O(\icmp_ln12_1_reg_841[0]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_1_reg_841[0]_i_22 
       (.I0(DOBDO[12]),
        .I1(\icmp_ln12_1_reg_841_reg[0] [12]),
        .I2(\icmp_ln12_1_reg_841_reg[0] [13]),
        .I3(DOBDO[13]),
        .O(\icmp_ln12_1_reg_841[0]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_1_reg_841[0]_i_23 
       (.I0(DOBDO[10]),
        .I1(\icmp_ln12_1_reg_841_reg[0] [10]),
        .I2(\icmp_ln12_1_reg_841_reg[0] [11]),
        .I3(DOBDO[11]),
        .O(\icmp_ln12_1_reg_841[0]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_1_reg_841[0]_i_24 
       (.I0(DOBDO[8]),
        .I1(\icmp_ln12_1_reg_841_reg[0] [8]),
        .I2(\icmp_ln12_1_reg_841_reg[0] [9]),
        .I3(DOBDO[9]),
        .O(\icmp_ln12_1_reg_841[0]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_1_reg_841[0]_i_25 
       (.I0(DOBDO[14]),
        .I1(\icmp_ln12_1_reg_841_reg[0] [14]),
        .I2(DOBDO[15]),
        .I3(\icmp_ln12_1_reg_841_reg[0] [15]),
        .O(\icmp_ln12_1_reg_841[0]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_1_reg_841[0]_i_26 
       (.I0(DOBDO[12]),
        .I1(\icmp_ln12_1_reg_841_reg[0] [12]),
        .I2(DOBDO[13]),
        .I3(\icmp_ln12_1_reg_841_reg[0] [13]),
        .O(\icmp_ln12_1_reg_841[0]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_1_reg_841[0]_i_27 
       (.I0(DOBDO[10]),
        .I1(\icmp_ln12_1_reg_841_reg[0] [10]),
        .I2(DOBDO[11]),
        .I3(\icmp_ln12_1_reg_841_reg[0] [11]),
        .O(\icmp_ln12_1_reg_841[0]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_1_reg_841[0]_i_28 
       (.I0(DOBDO[8]),
        .I1(\icmp_ln12_1_reg_841_reg[0] [8]),
        .I2(DOBDO[9]),
        .I3(\icmp_ln12_1_reg_841_reg[0] [9]),
        .O(\icmp_ln12_1_reg_841[0]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_1_reg_841[0]_i_29 
       (.I0(DOBDO[6]),
        .I1(\icmp_ln12_1_reg_841_reg[0] [6]),
        .I2(\icmp_ln12_1_reg_841_reg[0] [7]),
        .I3(DOBDO[7]),
        .O(\icmp_ln12_1_reg_841[0]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_1_reg_841[0]_i_3 
       (.I0(DOBDO[30]),
        .I1(\icmp_ln12_1_reg_841_reg[0] [30]),
        .I2(\icmp_ln12_1_reg_841_reg[0] [31]),
        .I3(DOBDO[31]),
        .O(\icmp_ln12_1_reg_841[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_1_reg_841[0]_i_30 
       (.I0(DOBDO[4]),
        .I1(\icmp_ln12_1_reg_841_reg[0] [4]),
        .I2(\icmp_ln12_1_reg_841_reg[0] [5]),
        .I3(DOBDO[5]),
        .O(\icmp_ln12_1_reg_841[0]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_1_reg_841[0]_i_31 
       (.I0(DOBDO[2]),
        .I1(\icmp_ln12_1_reg_841_reg[0] [2]),
        .I2(\icmp_ln12_1_reg_841_reg[0] [3]),
        .I3(DOBDO[3]),
        .O(\icmp_ln12_1_reg_841[0]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_1_reg_841[0]_i_32 
       (.I0(DOBDO[0]),
        .I1(\icmp_ln12_1_reg_841_reg[0] [0]),
        .I2(\icmp_ln12_1_reg_841_reg[0] [1]),
        .I3(DOBDO[1]),
        .O(\icmp_ln12_1_reg_841[0]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_1_reg_841[0]_i_33 
       (.I0(DOBDO[6]),
        .I1(\icmp_ln12_1_reg_841_reg[0] [6]),
        .I2(DOBDO[7]),
        .I3(\icmp_ln12_1_reg_841_reg[0] [7]),
        .O(\icmp_ln12_1_reg_841[0]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_1_reg_841[0]_i_34 
       (.I0(DOBDO[4]),
        .I1(\icmp_ln12_1_reg_841_reg[0] [4]),
        .I2(DOBDO[5]),
        .I3(\icmp_ln12_1_reg_841_reg[0] [5]),
        .O(\icmp_ln12_1_reg_841[0]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_1_reg_841[0]_i_35 
       (.I0(DOBDO[2]),
        .I1(\icmp_ln12_1_reg_841_reg[0] [2]),
        .I2(DOBDO[3]),
        .I3(\icmp_ln12_1_reg_841_reg[0] [3]),
        .O(\icmp_ln12_1_reg_841[0]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_1_reg_841[0]_i_36 
       (.I0(DOBDO[0]),
        .I1(\icmp_ln12_1_reg_841_reg[0] [0]),
        .I2(DOBDO[1]),
        .I3(\icmp_ln12_1_reg_841_reg[0] [1]),
        .O(\icmp_ln12_1_reg_841[0]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_1_reg_841[0]_i_4 
       (.I0(DOBDO[28]),
        .I1(\icmp_ln12_1_reg_841_reg[0] [28]),
        .I2(\icmp_ln12_1_reg_841_reg[0] [29]),
        .I3(DOBDO[29]),
        .O(\icmp_ln12_1_reg_841[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_1_reg_841[0]_i_5 
       (.I0(DOBDO[26]),
        .I1(\icmp_ln12_1_reg_841_reg[0] [26]),
        .I2(\icmp_ln12_1_reg_841_reg[0] [27]),
        .I3(DOBDO[27]),
        .O(\icmp_ln12_1_reg_841[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_1_reg_841[0]_i_6 
       (.I0(DOBDO[24]),
        .I1(\icmp_ln12_1_reg_841_reg[0] [24]),
        .I2(\icmp_ln12_1_reg_841_reg[0] [25]),
        .I3(DOBDO[25]),
        .O(\icmp_ln12_1_reg_841[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_1_reg_841[0]_i_7 
       (.I0(DOBDO[30]),
        .I1(\icmp_ln12_1_reg_841_reg[0] [30]),
        .I2(DOBDO[31]),
        .I3(\icmp_ln12_1_reg_841_reg[0] [31]),
        .O(\icmp_ln12_1_reg_841[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_1_reg_841[0]_i_8 
       (.I0(DOBDO[28]),
        .I1(\icmp_ln12_1_reg_841_reg[0] [28]),
        .I2(DOBDO[29]),
        .I3(\icmp_ln12_1_reg_841_reg[0] [29]),
        .O(\icmp_ln12_1_reg_841[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_1_reg_841[0]_i_9 
       (.I0(DOBDO[26]),
        .I1(\icmp_ln12_1_reg_841_reg[0] [26]),
        .I2(DOBDO[27]),
        .I3(\icmp_ln12_1_reg_841_reg[0] [27]),
        .O(\icmp_ln12_1_reg_841[0]_i_9_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln12_1_reg_841_reg[0]_i_1 
       (.CI(\icmp_ln12_1_reg_841_reg[0]_i_2_n_0 ),
        .CO({icmp_ln12_1_fu_442_p2,\icmp_ln12_1_reg_841_reg[0]_i_1_n_1 ,\icmp_ln12_1_reg_841_reg[0]_i_1_n_2 ,\icmp_ln12_1_reg_841_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln12_1_reg_841[0]_i_3_n_0 ,\icmp_ln12_1_reg_841[0]_i_4_n_0 ,\icmp_ln12_1_reg_841[0]_i_5_n_0 ,\icmp_ln12_1_reg_841[0]_i_6_n_0 }),
        .O(\NLW_icmp_ln12_1_reg_841_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln12_1_reg_841[0]_i_7_n_0 ,\icmp_ln12_1_reg_841[0]_i_8_n_0 ,\icmp_ln12_1_reg_841[0]_i_9_n_0 ,\icmp_ln12_1_reg_841[0]_i_10_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln12_1_reg_841_reg[0]_i_11 
       (.CI(\icmp_ln12_1_reg_841_reg[0]_i_20_n_0 ),
        .CO({\icmp_ln12_1_reg_841_reg[0]_i_11_n_0 ,\icmp_ln12_1_reg_841_reg[0]_i_11_n_1 ,\icmp_ln12_1_reg_841_reg[0]_i_11_n_2 ,\icmp_ln12_1_reg_841_reg[0]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln12_1_reg_841[0]_i_21_n_0 ,\icmp_ln12_1_reg_841[0]_i_22_n_0 ,\icmp_ln12_1_reg_841[0]_i_23_n_0 ,\icmp_ln12_1_reg_841[0]_i_24_n_0 }),
        .O(\NLW_icmp_ln12_1_reg_841_reg[0]_i_11_O_UNCONNECTED [3:0]),
        .S({\icmp_ln12_1_reg_841[0]_i_25_n_0 ,\icmp_ln12_1_reg_841[0]_i_26_n_0 ,\icmp_ln12_1_reg_841[0]_i_27_n_0 ,\icmp_ln12_1_reg_841[0]_i_28_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln12_1_reg_841_reg[0]_i_2 
       (.CI(\icmp_ln12_1_reg_841_reg[0]_i_11_n_0 ),
        .CO({\icmp_ln12_1_reg_841_reg[0]_i_2_n_0 ,\icmp_ln12_1_reg_841_reg[0]_i_2_n_1 ,\icmp_ln12_1_reg_841_reg[0]_i_2_n_2 ,\icmp_ln12_1_reg_841_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln12_1_reg_841[0]_i_12_n_0 ,\icmp_ln12_1_reg_841[0]_i_13_n_0 ,\icmp_ln12_1_reg_841[0]_i_14_n_0 ,\icmp_ln12_1_reg_841[0]_i_15_n_0 }),
        .O(\NLW_icmp_ln12_1_reg_841_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln12_1_reg_841[0]_i_16_n_0 ,\icmp_ln12_1_reg_841[0]_i_17_n_0 ,\icmp_ln12_1_reg_841[0]_i_18_n_0 ,\icmp_ln12_1_reg_841[0]_i_19_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln12_1_reg_841_reg[0]_i_20 
       (.CI(1'b0),
        .CO({\icmp_ln12_1_reg_841_reg[0]_i_20_n_0 ,\icmp_ln12_1_reg_841_reg[0]_i_20_n_1 ,\icmp_ln12_1_reg_841_reg[0]_i_20_n_2 ,\icmp_ln12_1_reg_841_reg[0]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln12_1_reg_841[0]_i_29_n_0 ,\icmp_ln12_1_reg_841[0]_i_30_n_0 ,\icmp_ln12_1_reg_841[0]_i_31_n_0 ,\icmp_ln12_1_reg_841[0]_i_32_n_0 }),
        .O(\NLW_icmp_ln12_1_reg_841_reg[0]_i_20_O_UNCONNECTED [3:0]),
        .S({\icmp_ln12_1_reg_841[0]_i_33_n_0 ,\icmp_ln12_1_reg_841[0]_i_34_n_0 ,\icmp_ln12_1_reg_841[0]_i_35_n_0 ,\icmp_ln12_1_reg_841[0]_i_36_n_0 }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "896" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,mem_reg_0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_DBITERR_UNCONNECTED),
        .DIADI(s_axi_control_WDATA),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(int_A_1_ce1),
        .ENBWREN(A_0_ce0),
        .INJECTDBITERR(NLW_mem_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_SBITERR_UNCONNECTED),
        .WEA(int_A_1_be1),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hF888)) 
    mem_reg_i_1__13
       (.I0(s_axi_control_WVALID),
        .I1(mem_reg_1),
        .I2(mem_reg_2),
        .I3(s_axi_control_ARVALID),
        .O(int_A_1_ce1));
  LUT6 #(
    .INIT(64'h0888000000000000)) 
    mem_reg_i_2__13
       (.I0(mem_reg_3),
        .I1(s_axi_control_WVALID),
        .I2(mem_reg_2),
        .I3(s_axi_control_ARVALID),
        .I4(mem_reg_1),
        .I5(s_axi_control_WSTRB[3]),
        .O(int_A_1_be1[3]));
  LUT6 #(
    .INIT(64'h0888000000000000)) 
    mem_reg_i_3__14
       (.I0(mem_reg_3),
        .I1(s_axi_control_WVALID),
        .I2(mem_reg_2),
        .I3(s_axi_control_ARVALID),
        .I4(mem_reg_1),
        .I5(s_axi_control_WSTRB[2]),
        .O(int_A_1_be1[2]));
  LUT6 #(
    .INIT(64'h0888000000000000)) 
    mem_reg_i_4__14
       (.I0(mem_reg_3),
        .I1(s_axi_control_WVALID),
        .I2(mem_reg_2),
        .I3(s_axi_control_ARVALID),
        .I4(mem_reg_1),
        .I5(s_axi_control_WSTRB[1]),
        .O(int_A_1_be1[1]));
  LUT6 #(
    .INIT(64'h0888000000000000)) 
    mem_reg_i_5__14
       (.I0(mem_reg_3),
        .I1(s_axi_control_WVALID),
        .I2(mem_reg_2),
        .I3(s_axi_control_ARVALID),
        .I4(mem_reg_1),
        .I5(s_axi_control_WSTRB[0]),
        .O(int_A_1_be1[0]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_10__0
       (.I0(DOBDO[30]),
        .I1(\icmp_ln12_1_reg_841_reg[0] [30]),
        .O(tmp_product_i_10__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_11__0
       (.I0(DOBDO[29]),
        .I1(\icmp_ln12_1_reg_841_reg[0] [29]),
        .O(tmp_product_i_11__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_12__0
       (.I0(DOBDO[28]),
        .I1(\icmp_ln12_1_reg_841_reg[0] [28]),
        .O(tmp_product_i_12__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_13__0
       (.I0(DOBDO[27]),
        .I1(\icmp_ln12_1_reg_841_reg[0] [27]),
        .O(tmp_product_i_13__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_14__0
       (.I0(DOBDO[26]),
        .I1(\icmp_ln12_1_reg_841_reg[0] [26]),
        .O(tmp_product_i_14__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_15__0
       (.I0(DOBDO[25]),
        .I1(\icmp_ln12_1_reg_841_reg[0] [25]),
        .O(tmp_product_i_15__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_16__0
       (.I0(DOBDO[24]),
        .I1(\icmp_ln12_1_reg_841_reg[0] [24]),
        .O(tmp_product_i_16__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_17__1
       (.I0(DOBDO[23]),
        .I1(\icmp_ln12_1_reg_841_reg[0] [23]),
        .O(tmp_product_i_17__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_18__1
       (.I0(DOBDO[22]),
        .I1(\icmp_ln12_1_reg_841_reg[0] [22]),
        .O(tmp_product_i_18__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_19__1
       (.I0(DOBDO[21]),
        .I1(\icmp_ln12_1_reg_841_reg[0] [21]),
        .O(tmp_product_i_19__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_1__2
       (.CI(tmp_product_i_2__2_n_0),
        .CO({NLW_tmp_product_i_1__2_CO_UNCONNECTED[3],tmp_product_i_1__2_n_1,tmp_product_i_1__2_n_2,tmp_product_i_1__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,DOBDO[30:28]}),
        .O(sub_ln13_1_fu_448_p215_out[31:28]),
        .S({tmp_product_i_9__0_n_0,tmp_product_i_10__0_n_0,tmp_product_i_11__0_n_0,tmp_product_i_12__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_20__1
       (.I0(DOBDO[20]),
        .I1(\icmp_ln12_1_reg_841_reg[0] [20]),
        .O(tmp_product_i_20__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_21__1
       (.I0(DOBDO[19]),
        .I1(\icmp_ln12_1_reg_841_reg[0] [19]),
        .O(tmp_product_i_21__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_22__1
       (.I0(DOBDO[18]),
        .I1(\icmp_ln12_1_reg_841_reg[0] [18]),
        .O(tmp_product_i_22__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_23__1
       (.I0(DOBDO[17]),
        .I1(\icmp_ln12_1_reg_841_reg[0] [17]),
        .O(tmp_product_i_23__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_24__1
       (.I0(DOBDO[16]),
        .I1(\icmp_ln12_1_reg_841_reg[0] [16]),
        .O(tmp_product_i_24__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_25__1
       (.I0(DOBDO[15]),
        .I1(\icmp_ln12_1_reg_841_reg[0] [15]),
        .O(tmp_product_i_25__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_26__1
       (.I0(DOBDO[14]),
        .I1(\icmp_ln12_1_reg_841_reg[0] [14]),
        .O(tmp_product_i_26__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_27__1
       (.I0(DOBDO[13]),
        .I1(\icmp_ln12_1_reg_841_reg[0] [13]),
        .O(tmp_product_i_27__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_28__1
       (.I0(DOBDO[12]),
        .I1(\icmp_ln12_1_reg_841_reg[0] [12]),
        .O(tmp_product_i_28__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_29__1
       (.I0(DOBDO[11]),
        .I1(\icmp_ln12_1_reg_841_reg[0] [11]),
        .O(tmp_product_i_29__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_2__2
       (.CI(tmp_product_i_3__2_n_0),
        .CO({tmp_product_i_2__2_n_0,tmp_product_i_2__2_n_1,tmp_product_i_2__2_n_2,tmp_product_i_2__2_n_3}),
        .CYINIT(1'b0),
        .DI(DOBDO[27:24]),
        .O(sub_ln13_1_fu_448_p215_out[27:24]),
        .S({tmp_product_i_13__0_n_0,tmp_product_i_14__0_n_0,tmp_product_i_15__0_n_0,tmp_product_i_16__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_30__1
       (.I0(DOBDO[10]),
        .I1(\icmp_ln12_1_reg_841_reg[0] [10]),
        .O(tmp_product_i_30__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_31__1
       (.I0(DOBDO[9]),
        .I1(\icmp_ln12_1_reg_841_reg[0] [9]),
        .O(tmp_product_i_31__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_32__1
       (.I0(DOBDO[8]),
        .I1(\icmp_ln12_1_reg_841_reg[0] [8]),
        .O(tmp_product_i_32__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_33__1
       (.I0(DOBDO[7]),
        .I1(\icmp_ln12_1_reg_841_reg[0] [7]),
        .O(tmp_product_i_33__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_34__1
       (.I0(DOBDO[6]),
        .I1(\icmp_ln12_1_reg_841_reg[0] [6]),
        .O(tmp_product_i_34__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_35__1
       (.I0(DOBDO[5]),
        .I1(\icmp_ln12_1_reg_841_reg[0] [5]),
        .O(tmp_product_i_35__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_36__1
       (.I0(DOBDO[4]),
        .I1(\icmp_ln12_1_reg_841_reg[0] [4]),
        .O(tmp_product_i_36__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_37__1
       (.I0(DOBDO[3]),
        .I1(\icmp_ln12_1_reg_841_reg[0] [3]),
        .O(tmp_product_i_37__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_38__1
       (.I0(DOBDO[2]),
        .I1(\icmp_ln12_1_reg_841_reg[0] [2]),
        .O(tmp_product_i_38__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_39__1
       (.I0(DOBDO[1]),
        .I1(\icmp_ln12_1_reg_841_reg[0] [1]),
        .O(tmp_product_i_39__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_3__2
       (.CI(tmp_product_i_4__2_n_0),
        .CO({tmp_product_i_3__2_n_0,tmp_product_i_3__2_n_1,tmp_product_i_3__2_n_2,tmp_product_i_3__2_n_3}),
        .CYINIT(1'b0),
        .DI(DOBDO[23:20]),
        .O(sub_ln13_1_fu_448_p215_out[23:20]),
        .S({tmp_product_i_17__1_n_0,tmp_product_i_18__1_n_0,tmp_product_i_19__1_n_0,tmp_product_i_20__1_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_40__1
       (.I0(DOBDO[0]),
        .I1(\icmp_ln12_1_reg_841_reg[0] [0]),
        .O(tmp_product_i_40__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_4__2
       (.CI(tmp_product_i_5__2_n_0),
        .CO({tmp_product_i_4__2_n_0,tmp_product_i_4__2_n_1,tmp_product_i_4__2_n_2,tmp_product_i_4__2_n_3}),
        .CYINIT(1'b0),
        .DI(DOBDO[19:16]),
        .O(sub_ln13_1_fu_448_p215_out[19:16]),
        .S({tmp_product_i_21__1_n_0,tmp_product_i_22__1_n_0,tmp_product_i_23__1_n_0,tmp_product_i_24__1_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_5__2
       (.CI(tmp_product_i_6__2_n_0),
        .CO({tmp_product_i_5__2_n_0,tmp_product_i_5__2_n_1,tmp_product_i_5__2_n_2,tmp_product_i_5__2_n_3}),
        .CYINIT(1'b0),
        .DI(DOBDO[15:12]),
        .O(sub_ln13_1_fu_448_p215_out[15:12]),
        .S({tmp_product_i_25__1_n_0,tmp_product_i_26__1_n_0,tmp_product_i_27__1_n_0,tmp_product_i_28__1_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_6__2
       (.CI(tmp_product_i_7__2_n_0),
        .CO({tmp_product_i_6__2_n_0,tmp_product_i_6__2_n_1,tmp_product_i_6__2_n_2,tmp_product_i_6__2_n_3}),
        .CYINIT(1'b0),
        .DI(DOBDO[11:8]),
        .O(sub_ln13_1_fu_448_p215_out[11:8]),
        .S({tmp_product_i_29__1_n_0,tmp_product_i_30__1_n_0,tmp_product_i_31__1_n_0,tmp_product_i_32__1_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_7__2
       (.CI(tmp_product_i_8__2_n_0),
        .CO({tmp_product_i_7__2_n_0,tmp_product_i_7__2_n_1,tmp_product_i_7__2_n_2,tmp_product_i_7__2_n_3}),
        .CYINIT(1'b0),
        .DI(DOBDO[7:4]),
        .O(sub_ln13_1_fu_448_p215_out[7:4]),
        .S({tmp_product_i_33__1_n_0,tmp_product_i_34__1_n_0,tmp_product_i_35__1_n_0,tmp_product_i_36__1_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_8__2
       (.CI(1'b0),
        .CO({tmp_product_i_8__2_n_0,tmp_product_i_8__2_n_1,tmp_product_i_8__2_n_2,tmp_product_i_8__2_n_3}),
        .CYINIT(1'b1),
        .DI(DOBDO[3:0]),
        .O(sub_ln13_1_fu_448_p215_out[3:0]),
        .S({tmp_product_i_37__1_n_0,tmp_product_i_38__1_n_0,tmp_product_i_39__1_n_0,tmp_product_i_40__1_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_9__0
       (.I0(DOBDO[31]),
        .I1(\icmp_ln12_1_reg_841_reg[0] [31]),
        .O(tmp_product_i_9__0_n_0));
endmodule

(* ORIG_REF_NAME = "eucDis_control_s_axi_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eucDis_control_s_axi_ram_16
   (DOADO,
    DOBDO,
    icmp_ln12_2_fu_460_p2,
    sub_ln13_2_fu_466_p214_out,
    ap_clk,
    A_0_ce0,
    ADDRARDADDR,
    mem_reg_0,
    s_axi_control_WDATA,
    \icmp_ln12_2_reg_858_reg[0] ,
    s_axi_control_WVALID,
    mem_reg_1,
    mem_reg_2,
    s_axi_control_ARVALID,
    mem_reg_3,
    s_axi_control_WSTRB);
  output [31:0]DOADO;
  output [31:0]DOBDO;
  output [0:0]icmp_ln12_2_fu_460_p2;
  output [31:0]sub_ln13_2_fu_466_p214_out;
  input ap_clk;
  input A_0_ce0;
  input [6:0]ADDRARDADDR;
  input [6:0]mem_reg_0;
  input [31:0]s_axi_control_WDATA;
  input [31:0]\icmp_ln12_2_reg_858_reg[0] ;
  input s_axi_control_WVALID;
  input mem_reg_1;
  input mem_reg_2;
  input s_axi_control_ARVALID;
  input mem_reg_3;
  input [3:0]s_axi_control_WSTRB;

  wire [6:0]ADDRARDADDR;
  wire A_0_ce0;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire ap_clk;
  wire [0:0]icmp_ln12_2_fu_460_p2;
  wire \icmp_ln12_2_reg_858[0]_i_10_n_0 ;
  wire \icmp_ln12_2_reg_858[0]_i_12_n_0 ;
  wire \icmp_ln12_2_reg_858[0]_i_13_n_0 ;
  wire \icmp_ln12_2_reg_858[0]_i_14_n_0 ;
  wire \icmp_ln12_2_reg_858[0]_i_15_n_0 ;
  wire \icmp_ln12_2_reg_858[0]_i_16_n_0 ;
  wire \icmp_ln12_2_reg_858[0]_i_17_n_0 ;
  wire \icmp_ln12_2_reg_858[0]_i_18_n_0 ;
  wire \icmp_ln12_2_reg_858[0]_i_19_n_0 ;
  wire \icmp_ln12_2_reg_858[0]_i_21_n_0 ;
  wire \icmp_ln12_2_reg_858[0]_i_22_n_0 ;
  wire \icmp_ln12_2_reg_858[0]_i_23_n_0 ;
  wire \icmp_ln12_2_reg_858[0]_i_24_n_0 ;
  wire \icmp_ln12_2_reg_858[0]_i_25_n_0 ;
  wire \icmp_ln12_2_reg_858[0]_i_26_n_0 ;
  wire \icmp_ln12_2_reg_858[0]_i_27_n_0 ;
  wire \icmp_ln12_2_reg_858[0]_i_28_n_0 ;
  wire \icmp_ln12_2_reg_858[0]_i_29_n_0 ;
  wire \icmp_ln12_2_reg_858[0]_i_30_n_0 ;
  wire \icmp_ln12_2_reg_858[0]_i_31_n_0 ;
  wire \icmp_ln12_2_reg_858[0]_i_32_n_0 ;
  wire \icmp_ln12_2_reg_858[0]_i_33_n_0 ;
  wire \icmp_ln12_2_reg_858[0]_i_34_n_0 ;
  wire \icmp_ln12_2_reg_858[0]_i_35_n_0 ;
  wire \icmp_ln12_2_reg_858[0]_i_36_n_0 ;
  wire \icmp_ln12_2_reg_858[0]_i_3_n_0 ;
  wire \icmp_ln12_2_reg_858[0]_i_4_n_0 ;
  wire \icmp_ln12_2_reg_858[0]_i_5_n_0 ;
  wire \icmp_ln12_2_reg_858[0]_i_6_n_0 ;
  wire \icmp_ln12_2_reg_858[0]_i_7_n_0 ;
  wire \icmp_ln12_2_reg_858[0]_i_8_n_0 ;
  wire \icmp_ln12_2_reg_858[0]_i_9_n_0 ;
  wire [31:0]\icmp_ln12_2_reg_858_reg[0] ;
  wire \icmp_ln12_2_reg_858_reg[0]_i_11_n_0 ;
  wire \icmp_ln12_2_reg_858_reg[0]_i_11_n_1 ;
  wire \icmp_ln12_2_reg_858_reg[0]_i_11_n_2 ;
  wire \icmp_ln12_2_reg_858_reg[0]_i_11_n_3 ;
  wire \icmp_ln12_2_reg_858_reg[0]_i_1_n_1 ;
  wire \icmp_ln12_2_reg_858_reg[0]_i_1_n_2 ;
  wire \icmp_ln12_2_reg_858_reg[0]_i_1_n_3 ;
  wire \icmp_ln12_2_reg_858_reg[0]_i_20_n_0 ;
  wire \icmp_ln12_2_reg_858_reg[0]_i_20_n_1 ;
  wire \icmp_ln12_2_reg_858_reg[0]_i_20_n_2 ;
  wire \icmp_ln12_2_reg_858_reg[0]_i_20_n_3 ;
  wire \icmp_ln12_2_reg_858_reg[0]_i_2_n_0 ;
  wire \icmp_ln12_2_reg_858_reg[0]_i_2_n_1 ;
  wire \icmp_ln12_2_reg_858_reg[0]_i_2_n_2 ;
  wire \icmp_ln12_2_reg_858_reg[0]_i_2_n_3 ;
  wire [3:0]int_A_2_be1;
  wire int_A_2_ce1;
  wire [6:0]mem_reg_0;
  wire mem_reg_1;
  wire mem_reg_2;
  wire mem_reg_3;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [31:0]sub_ln13_2_fu_466_p214_out;
  wire tmp_product_i_10__1_n_0;
  wire tmp_product_i_11__1_n_0;
  wire tmp_product_i_12__1_n_0;
  wire tmp_product_i_13__1_n_0;
  wire tmp_product_i_14__1_n_0;
  wire tmp_product_i_15__1_n_0;
  wire tmp_product_i_16__1_n_0;
  wire tmp_product_i_17__3_n_0;
  wire tmp_product_i_18__3_n_0;
  wire tmp_product_i_19__3_n_0;
  wire tmp_product_i_1__4_n_1;
  wire tmp_product_i_1__4_n_2;
  wire tmp_product_i_1__4_n_3;
  wire tmp_product_i_20__3_n_0;
  wire tmp_product_i_21__3_n_0;
  wire tmp_product_i_22__3_n_0;
  wire tmp_product_i_23__3_n_0;
  wire tmp_product_i_24__3_n_0;
  wire tmp_product_i_25__3_n_0;
  wire tmp_product_i_26__3_n_0;
  wire tmp_product_i_27__3_n_0;
  wire tmp_product_i_28__3_n_0;
  wire tmp_product_i_29__3_n_0;
  wire tmp_product_i_2__4_n_0;
  wire tmp_product_i_2__4_n_1;
  wire tmp_product_i_2__4_n_2;
  wire tmp_product_i_2__4_n_3;
  wire tmp_product_i_30__3_n_0;
  wire tmp_product_i_31__3_n_0;
  wire tmp_product_i_32__3_n_0;
  wire tmp_product_i_33__3_n_0;
  wire tmp_product_i_34__3_n_0;
  wire tmp_product_i_35__3_n_0;
  wire tmp_product_i_36__3_n_0;
  wire tmp_product_i_37__3_n_0;
  wire tmp_product_i_38__3_n_0;
  wire tmp_product_i_39__3_n_0;
  wire tmp_product_i_3__4_n_0;
  wire tmp_product_i_3__4_n_1;
  wire tmp_product_i_3__4_n_2;
  wire tmp_product_i_3__4_n_3;
  wire tmp_product_i_40__3_n_0;
  wire tmp_product_i_4__4_n_0;
  wire tmp_product_i_4__4_n_1;
  wire tmp_product_i_4__4_n_2;
  wire tmp_product_i_4__4_n_3;
  wire tmp_product_i_5__4_n_0;
  wire tmp_product_i_5__4_n_1;
  wire tmp_product_i_5__4_n_2;
  wire tmp_product_i_5__4_n_3;
  wire tmp_product_i_6__4_n_0;
  wire tmp_product_i_6__4_n_1;
  wire tmp_product_i_6__4_n_2;
  wire tmp_product_i_6__4_n_3;
  wire tmp_product_i_7__4_n_0;
  wire tmp_product_i_7__4_n_1;
  wire tmp_product_i_7__4_n_2;
  wire tmp_product_i_7__4_n_3;
  wire tmp_product_i_8__4_n_0;
  wire tmp_product_i_8__4_n_1;
  wire tmp_product_i_8__4_n_2;
  wire tmp_product_i_8__4_n_3;
  wire tmp_product_i_9__1_n_0;
  wire [3:0]\NLW_icmp_ln12_2_reg_858_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln12_2_reg_858_reg[0]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln12_2_reg_858_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln12_2_reg_858_reg[0]_i_20_O_UNCONNECTED ;
  wire NLW_mem_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_RDADDRECC_UNCONNECTED;
  wire [3:3]NLW_tmp_product_i_1__4_CO_UNCONNECTED;

  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_2_reg_858[0]_i_10 
       (.I0(DOBDO[24]),
        .I1(\icmp_ln12_2_reg_858_reg[0] [24]),
        .I2(DOBDO[25]),
        .I3(\icmp_ln12_2_reg_858_reg[0] [25]),
        .O(\icmp_ln12_2_reg_858[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_2_reg_858[0]_i_12 
       (.I0(DOBDO[22]),
        .I1(\icmp_ln12_2_reg_858_reg[0] [22]),
        .I2(\icmp_ln12_2_reg_858_reg[0] [23]),
        .I3(DOBDO[23]),
        .O(\icmp_ln12_2_reg_858[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_2_reg_858[0]_i_13 
       (.I0(DOBDO[20]),
        .I1(\icmp_ln12_2_reg_858_reg[0] [20]),
        .I2(\icmp_ln12_2_reg_858_reg[0] [21]),
        .I3(DOBDO[21]),
        .O(\icmp_ln12_2_reg_858[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_2_reg_858[0]_i_14 
       (.I0(DOBDO[18]),
        .I1(\icmp_ln12_2_reg_858_reg[0] [18]),
        .I2(\icmp_ln12_2_reg_858_reg[0] [19]),
        .I3(DOBDO[19]),
        .O(\icmp_ln12_2_reg_858[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_2_reg_858[0]_i_15 
       (.I0(DOBDO[16]),
        .I1(\icmp_ln12_2_reg_858_reg[0] [16]),
        .I2(\icmp_ln12_2_reg_858_reg[0] [17]),
        .I3(DOBDO[17]),
        .O(\icmp_ln12_2_reg_858[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_2_reg_858[0]_i_16 
       (.I0(DOBDO[22]),
        .I1(\icmp_ln12_2_reg_858_reg[0] [22]),
        .I2(DOBDO[23]),
        .I3(\icmp_ln12_2_reg_858_reg[0] [23]),
        .O(\icmp_ln12_2_reg_858[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_2_reg_858[0]_i_17 
       (.I0(DOBDO[20]),
        .I1(\icmp_ln12_2_reg_858_reg[0] [20]),
        .I2(DOBDO[21]),
        .I3(\icmp_ln12_2_reg_858_reg[0] [21]),
        .O(\icmp_ln12_2_reg_858[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_2_reg_858[0]_i_18 
       (.I0(DOBDO[18]),
        .I1(\icmp_ln12_2_reg_858_reg[0] [18]),
        .I2(DOBDO[19]),
        .I3(\icmp_ln12_2_reg_858_reg[0] [19]),
        .O(\icmp_ln12_2_reg_858[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_2_reg_858[0]_i_19 
       (.I0(DOBDO[16]),
        .I1(\icmp_ln12_2_reg_858_reg[0] [16]),
        .I2(DOBDO[17]),
        .I3(\icmp_ln12_2_reg_858_reg[0] [17]),
        .O(\icmp_ln12_2_reg_858[0]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_2_reg_858[0]_i_21 
       (.I0(DOBDO[14]),
        .I1(\icmp_ln12_2_reg_858_reg[0] [14]),
        .I2(\icmp_ln12_2_reg_858_reg[0] [15]),
        .I3(DOBDO[15]),
        .O(\icmp_ln12_2_reg_858[0]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_2_reg_858[0]_i_22 
       (.I0(DOBDO[12]),
        .I1(\icmp_ln12_2_reg_858_reg[0] [12]),
        .I2(\icmp_ln12_2_reg_858_reg[0] [13]),
        .I3(DOBDO[13]),
        .O(\icmp_ln12_2_reg_858[0]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_2_reg_858[0]_i_23 
       (.I0(DOBDO[10]),
        .I1(\icmp_ln12_2_reg_858_reg[0] [10]),
        .I2(\icmp_ln12_2_reg_858_reg[0] [11]),
        .I3(DOBDO[11]),
        .O(\icmp_ln12_2_reg_858[0]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_2_reg_858[0]_i_24 
       (.I0(DOBDO[8]),
        .I1(\icmp_ln12_2_reg_858_reg[0] [8]),
        .I2(\icmp_ln12_2_reg_858_reg[0] [9]),
        .I3(DOBDO[9]),
        .O(\icmp_ln12_2_reg_858[0]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_2_reg_858[0]_i_25 
       (.I0(DOBDO[14]),
        .I1(\icmp_ln12_2_reg_858_reg[0] [14]),
        .I2(DOBDO[15]),
        .I3(\icmp_ln12_2_reg_858_reg[0] [15]),
        .O(\icmp_ln12_2_reg_858[0]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_2_reg_858[0]_i_26 
       (.I0(DOBDO[12]),
        .I1(\icmp_ln12_2_reg_858_reg[0] [12]),
        .I2(DOBDO[13]),
        .I3(\icmp_ln12_2_reg_858_reg[0] [13]),
        .O(\icmp_ln12_2_reg_858[0]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_2_reg_858[0]_i_27 
       (.I0(DOBDO[10]),
        .I1(\icmp_ln12_2_reg_858_reg[0] [10]),
        .I2(DOBDO[11]),
        .I3(\icmp_ln12_2_reg_858_reg[0] [11]),
        .O(\icmp_ln12_2_reg_858[0]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_2_reg_858[0]_i_28 
       (.I0(DOBDO[8]),
        .I1(\icmp_ln12_2_reg_858_reg[0] [8]),
        .I2(DOBDO[9]),
        .I3(\icmp_ln12_2_reg_858_reg[0] [9]),
        .O(\icmp_ln12_2_reg_858[0]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_2_reg_858[0]_i_29 
       (.I0(DOBDO[6]),
        .I1(\icmp_ln12_2_reg_858_reg[0] [6]),
        .I2(\icmp_ln12_2_reg_858_reg[0] [7]),
        .I3(DOBDO[7]),
        .O(\icmp_ln12_2_reg_858[0]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_2_reg_858[0]_i_3 
       (.I0(DOBDO[30]),
        .I1(\icmp_ln12_2_reg_858_reg[0] [30]),
        .I2(\icmp_ln12_2_reg_858_reg[0] [31]),
        .I3(DOBDO[31]),
        .O(\icmp_ln12_2_reg_858[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_2_reg_858[0]_i_30 
       (.I0(DOBDO[4]),
        .I1(\icmp_ln12_2_reg_858_reg[0] [4]),
        .I2(\icmp_ln12_2_reg_858_reg[0] [5]),
        .I3(DOBDO[5]),
        .O(\icmp_ln12_2_reg_858[0]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_2_reg_858[0]_i_31 
       (.I0(DOBDO[2]),
        .I1(\icmp_ln12_2_reg_858_reg[0] [2]),
        .I2(\icmp_ln12_2_reg_858_reg[0] [3]),
        .I3(DOBDO[3]),
        .O(\icmp_ln12_2_reg_858[0]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_2_reg_858[0]_i_32 
       (.I0(DOBDO[0]),
        .I1(\icmp_ln12_2_reg_858_reg[0] [0]),
        .I2(\icmp_ln12_2_reg_858_reg[0] [1]),
        .I3(DOBDO[1]),
        .O(\icmp_ln12_2_reg_858[0]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_2_reg_858[0]_i_33 
       (.I0(DOBDO[6]),
        .I1(\icmp_ln12_2_reg_858_reg[0] [6]),
        .I2(DOBDO[7]),
        .I3(\icmp_ln12_2_reg_858_reg[0] [7]),
        .O(\icmp_ln12_2_reg_858[0]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_2_reg_858[0]_i_34 
       (.I0(DOBDO[4]),
        .I1(\icmp_ln12_2_reg_858_reg[0] [4]),
        .I2(DOBDO[5]),
        .I3(\icmp_ln12_2_reg_858_reg[0] [5]),
        .O(\icmp_ln12_2_reg_858[0]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_2_reg_858[0]_i_35 
       (.I0(DOBDO[2]),
        .I1(\icmp_ln12_2_reg_858_reg[0] [2]),
        .I2(DOBDO[3]),
        .I3(\icmp_ln12_2_reg_858_reg[0] [3]),
        .O(\icmp_ln12_2_reg_858[0]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_2_reg_858[0]_i_36 
       (.I0(DOBDO[0]),
        .I1(\icmp_ln12_2_reg_858_reg[0] [0]),
        .I2(DOBDO[1]),
        .I3(\icmp_ln12_2_reg_858_reg[0] [1]),
        .O(\icmp_ln12_2_reg_858[0]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_2_reg_858[0]_i_4 
       (.I0(DOBDO[28]),
        .I1(\icmp_ln12_2_reg_858_reg[0] [28]),
        .I2(\icmp_ln12_2_reg_858_reg[0] [29]),
        .I3(DOBDO[29]),
        .O(\icmp_ln12_2_reg_858[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_2_reg_858[0]_i_5 
       (.I0(DOBDO[26]),
        .I1(\icmp_ln12_2_reg_858_reg[0] [26]),
        .I2(\icmp_ln12_2_reg_858_reg[0] [27]),
        .I3(DOBDO[27]),
        .O(\icmp_ln12_2_reg_858[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_2_reg_858[0]_i_6 
       (.I0(DOBDO[24]),
        .I1(\icmp_ln12_2_reg_858_reg[0] [24]),
        .I2(\icmp_ln12_2_reg_858_reg[0] [25]),
        .I3(DOBDO[25]),
        .O(\icmp_ln12_2_reg_858[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_2_reg_858[0]_i_7 
       (.I0(DOBDO[30]),
        .I1(\icmp_ln12_2_reg_858_reg[0] [30]),
        .I2(DOBDO[31]),
        .I3(\icmp_ln12_2_reg_858_reg[0] [31]),
        .O(\icmp_ln12_2_reg_858[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_2_reg_858[0]_i_8 
       (.I0(DOBDO[28]),
        .I1(\icmp_ln12_2_reg_858_reg[0] [28]),
        .I2(DOBDO[29]),
        .I3(\icmp_ln12_2_reg_858_reg[0] [29]),
        .O(\icmp_ln12_2_reg_858[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_2_reg_858[0]_i_9 
       (.I0(DOBDO[26]),
        .I1(\icmp_ln12_2_reg_858_reg[0] [26]),
        .I2(DOBDO[27]),
        .I3(\icmp_ln12_2_reg_858_reg[0] [27]),
        .O(\icmp_ln12_2_reg_858[0]_i_9_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln12_2_reg_858_reg[0]_i_1 
       (.CI(\icmp_ln12_2_reg_858_reg[0]_i_2_n_0 ),
        .CO({icmp_ln12_2_fu_460_p2,\icmp_ln12_2_reg_858_reg[0]_i_1_n_1 ,\icmp_ln12_2_reg_858_reg[0]_i_1_n_2 ,\icmp_ln12_2_reg_858_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln12_2_reg_858[0]_i_3_n_0 ,\icmp_ln12_2_reg_858[0]_i_4_n_0 ,\icmp_ln12_2_reg_858[0]_i_5_n_0 ,\icmp_ln12_2_reg_858[0]_i_6_n_0 }),
        .O(\NLW_icmp_ln12_2_reg_858_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln12_2_reg_858[0]_i_7_n_0 ,\icmp_ln12_2_reg_858[0]_i_8_n_0 ,\icmp_ln12_2_reg_858[0]_i_9_n_0 ,\icmp_ln12_2_reg_858[0]_i_10_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln12_2_reg_858_reg[0]_i_11 
       (.CI(\icmp_ln12_2_reg_858_reg[0]_i_20_n_0 ),
        .CO({\icmp_ln12_2_reg_858_reg[0]_i_11_n_0 ,\icmp_ln12_2_reg_858_reg[0]_i_11_n_1 ,\icmp_ln12_2_reg_858_reg[0]_i_11_n_2 ,\icmp_ln12_2_reg_858_reg[0]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln12_2_reg_858[0]_i_21_n_0 ,\icmp_ln12_2_reg_858[0]_i_22_n_0 ,\icmp_ln12_2_reg_858[0]_i_23_n_0 ,\icmp_ln12_2_reg_858[0]_i_24_n_0 }),
        .O(\NLW_icmp_ln12_2_reg_858_reg[0]_i_11_O_UNCONNECTED [3:0]),
        .S({\icmp_ln12_2_reg_858[0]_i_25_n_0 ,\icmp_ln12_2_reg_858[0]_i_26_n_0 ,\icmp_ln12_2_reg_858[0]_i_27_n_0 ,\icmp_ln12_2_reg_858[0]_i_28_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln12_2_reg_858_reg[0]_i_2 
       (.CI(\icmp_ln12_2_reg_858_reg[0]_i_11_n_0 ),
        .CO({\icmp_ln12_2_reg_858_reg[0]_i_2_n_0 ,\icmp_ln12_2_reg_858_reg[0]_i_2_n_1 ,\icmp_ln12_2_reg_858_reg[0]_i_2_n_2 ,\icmp_ln12_2_reg_858_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln12_2_reg_858[0]_i_12_n_0 ,\icmp_ln12_2_reg_858[0]_i_13_n_0 ,\icmp_ln12_2_reg_858[0]_i_14_n_0 ,\icmp_ln12_2_reg_858[0]_i_15_n_0 }),
        .O(\NLW_icmp_ln12_2_reg_858_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln12_2_reg_858[0]_i_16_n_0 ,\icmp_ln12_2_reg_858[0]_i_17_n_0 ,\icmp_ln12_2_reg_858[0]_i_18_n_0 ,\icmp_ln12_2_reg_858[0]_i_19_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln12_2_reg_858_reg[0]_i_20 
       (.CI(1'b0),
        .CO({\icmp_ln12_2_reg_858_reg[0]_i_20_n_0 ,\icmp_ln12_2_reg_858_reg[0]_i_20_n_1 ,\icmp_ln12_2_reg_858_reg[0]_i_20_n_2 ,\icmp_ln12_2_reg_858_reg[0]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln12_2_reg_858[0]_i_29_n_0 ,\icmp_ln12_2_reg_858[0]_i_30_n_0 ,\icmp_ln12_2_reg_858[0]_i_31_n_0 ,\icmp_ln12_2_reg_858[0]_i_32_n_0 }),
        .O(\NLW_icmp_ln12_2_reg_858_reg[0]_i_20_O_UNCONNECTED [3:0]),
        .S({\icmp_ln12_2_reg_858[0]_i_33_n_0 ,\icmp_ln12_2_reg_858[0]_i_34_n_0 ,\icmp_ln12_2_reg_858[0]_i_35_n_0 ,\icmp_ln12_2_reg_858[0]_i_36_n_0 }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "896" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,mem_reg_0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_DBITERR_UNCONNECTED),
        .DIADI(s_axi_control_WDATA),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(int_A_2_ce1),
        .ENBWREN(A_0_ce0),
        .INJECTDBITERR(NLW_mem_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_SBITERR_UNCONNECTED),
        .WEA(int_A_2_be1),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hF888)) 
    mem_reg_i_1__12
       (.I0(s_axi_control_WVALID),
        .I1(mem_reg_1),
        .I2(mem_reg_2),
        .I3(s_axi_control_ARVALID),
        .O(int_A_2_ce1));
  LUT6 #(
    .INIT(64'h0888000000000000)) 
    mem_reg_i_2__12
       (.I0(mem_reg_3),
        .I1(s_axi_control_WVALID),
        .I2(mem_reg_2),
        .I3(s_axi_control_ARVALID),
        .I4(mem_reg_1),
        .I5(s_axi_control_WSTRB[3]),
        .O(int_A_2_be1[3]));
  LUT6 #(
    .INIT(64'h0888000000000000)) 
    mem_reg_i_3__13
       (.I0(mem_reg_3),
        .I1(s_axi_control_WVALID),
        .I2(mem_reg_2),
        .I3(s_axi_control_ARVALID),
        .I4(mem_reg_1),
        .I5(s_axi_control_WSTRB[2]),
        .O(int_A_2_be1[2]));
  LUT6 #(
    .INIT(64'h0888000000000000)) 
    mem_reg_i_4__13
       (.I0(mem_reg_3),
        .I1(s_axi_control_WVALID),
        .I2(mem_reg_2),
        .I3(s_axi_control_ARVALID),
        .I4(mem_reg_1),
        .I5(s_axi_control_WSTRB[1]),
        .O(int_A_2_be1[1]));
  LUT6 #(
    .INIT(64'h0888000000000000)) 
    mem_reg_i_5__13
       (.I0(mem_reg_3),
        .I1(s_axi_control_WVALID),
        .I2(mem_reg_2),
        .I3(s_axi_control_ARVALID),
        .I4(mem_reg_1),
        .I5(s_axi_control_WSTRB[0]),
        .O(int_A_2_be1[0]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_10__1
       (.I0(DOBDO[30]),
        .I1(\icmp_ln12_2_reg_858_reg[0] [30]),
        .O(tmp_product_i_10__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_11__1
       (.I0(DOBDO[29]),
        .I1(\icmp_ln12_2_reg_858_reg[0] [29]),
        .O(tmp_product_i_11__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_12__1
       (.I0(DOBDO[28]),
        .I1(\icmp_ln12_2_reg_858_reg[0] [28]),
        .O(tmp_product_i_12__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_13__1
       (.I0(DOBDO[27]),
        .I1(\icmp_ln12_2_reg_858_reg[0] [27]),
        .O(tmp_product_i_13__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_14__1
       (.I0(DOBDO[26]),
        .I1(\icmp_ln12_2_reg_858_reg[0] [26]),
        .O(tmp_product_i_14__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_15__1
       (.I0(DOBDO[25]),
        .I1(\icmp_ln12_2_reg_858_reg[0] [25]),
        .O(tmp_product_i_15__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_16__1
       (.I0(DOBDO[24]),
        .I1(\icmp_ln12_2_reg_858_reg[0] [24]),
        .O(tmp_product_i_16__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_17__3
       (.I0(DOBDO[23]),
        .I1(\icmp_ln12_2_reg_858_reg[0] [23]),
        .O(tmp_product_i_17__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_18__3
       (.I0(DOBDO[22]),
        .I1(\icmp_ln12_2_reg_858_reg[0] [22]),
        .O(tmp_product_i_18__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_19__3
       (.I0(DOBDO[21]),
        .I1(\icmp_ln12_2_reg_858_reg[0] [21]),
        .O(tmp_product_i_19__3_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_1__4
       (.CI(tmp_product_i_2__4_n_0),
        .CO({NLW_tmp_product_i_1__4_CO_UNCONNECTED[3],tmp_product_i_1__4_n_1,tmp_product_i_1__4_n_2,tmp_product_i_1__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,DOBDO[30:28]}),
        .O(sub_ln13_2_fu_466_p214_out[31:28]),
        .S({tmp_product_i_9__1_n_0,tmp_product_i_10__1_n_0,tmp_product_i_11__1_n_0,tmp_product_i_12__1_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_20__3
       (.I0(DOBDO[20]),
        .I1(\icmp_ln12_2_reg_858_reg[0] [20]),
        .O(tmp_product_i_20__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_21__3
       (.I0(DOBDO[19]),
        .I1(\icmp_ln12_2_reg_858_reg[0] [19]),
        .O(tmp_product_i_21__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_22__3
       (.I0(DOBDO[18]),
        .I1(\icmp_ln12_2_reg_858_reg[0] [18]),
        .O(tmp_product_i_22__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_23__3
       (.I0(DOBDO[17]),
        .I1(\icmp_ln12_2_reg_858_reg[0] [17]),
        .O(tmp_product_i_23__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_24__3
       (.I0(DOBDO[16]),
        .I1(\icmp_ln12_2_reg_858_reg[0] [16]),
        .O(tmp_product_i_24__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_25__3
       (.I0(DOBDO[15]),
        .I1(\icmp_ln12_2_reg_858_reg[0] [15]),
        .O(tmp_product_i_25__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_26__3
       (.I0(DOBDO[14]),
        .I1(\icmp_ln12_2_reg_858_reg[0] [14]),
        .O(tmp_product_i_26__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_27__3
       (.I0(DOBDO[13]),
        .I1(\icmp_ln12_2_reg_858_reg[0] [13]),
        .O(tmp_product_i_27__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_28__3
       (.I0(DOBDO[12]),
        .I1(\icmp_ln12_2_reg_858_reg[0] [12]),
        .O(tmp_product_i_28__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_29__3
       (.I0(DOBDO[11]),
        .I1(\icmp_ln12_2_reg_858_reg[0] [11]),
        .O(tmp_product_i_29__3_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_2__4
       (.CI(tmp_product_i_3__4_n_0),
        .CO({tmp_product_i_2__4_n_0,tmp_product_i_2__4_n_1,tmp_product_i_2__4_n_2,tmp_product_i_2__4_n_3}),
        .CYINIT(1'b0),
        .DI(DOBDO[27:24]),
        .O(sub_ln13_2_fu_466_p214_out[27:24]),
        .S({tmp_product_i_13__1_n_0,tmp_product_i_14__1_n_0,tmp_product_i_15__1_n_0,tmp_product_i_16__1_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_30__3
       (.I0(DOBDO[10]),
        .I1(\icmp_ln12_2_reg_858_reg[0] [10]),
        .O(tmp_product_i_30__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_31__3
       (.I0(DOBDO[9]),
        .I1(\icmp_ln12_2_reg_858_reg[0] [9]),
        .O(tmp_product_i_31__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_32__3
       (.I0(DOBDO[8]),
        .I1(\icmp_ln12_2_reg_858_reg[0] [8]),
        .O(tmp_product_i_32__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_33__3
       (.I0(DOBDO[7]),
        .I1(\icmp_ln12_2_reg_858_reg[0] [7]),
        .O(tmp_product_i_33__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_34__3
       (.I0(DOBDO[6]),
        .I1(\icmp_ln12_2_reg_858_reg[0] [6]),
        .O(tmp_product_i_34__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_35__3
       (.I0(DOBDO[5]),
        .I1(\icmp_ln12_2_reg_858_reg[0] [5]),
        .O(tmp_product_i_35__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_36__3
       (.I0(DOBDO[4]),
        .I1(\icmp_ln12_2_reg_858_reg[0] [4]),
        .O(tmp_product_i_36__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_37__3
       (.I0(DOBDO[3]),
        .I1(\icmp_ln12_2_reg_858_reg[0] [3]),
        .O(tmp_product_i_37__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_38__3
       (.I0(DOBDO[2]),
        .I1(\icmp_ln12_2_reg_858_reg[0] [2]),
        .O(tmp_product_i_38__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_39__3
       (.I0(DOBDO[1]),
        .I1(\icmp_ln12_2_reg_858_reg[0] [1]),
        .O(tmp_product_i_39__3_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_3__4
       (.CI(tmp_product_i_4__4_n_0),
        .CO({tmp_product_i_3__4_n_0,tmp_product_i_3__4_n_1,tmp_product_i_3__4_n_2,tmp_product_i_3__4_n_3}),
        .CYINIT(1'b0),
        .DI(DOBDO[23:20]),
        .O(sub_ln13_2_fu_466_p214_out[23:20]),
        .S({tmp_product_i_17__3_n_0,tmp_product_i_18__3_n_0,tmp_product_i_19__3_n_0,tmp_product_i_20__3_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_40__3
       (.I0(DOBDO[0]),
        .I1(\icmp_ln12_2_reg_858_reg[0] [0]),
        .O(tmp_product_i_40__3_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_4__4
       (.CI(tmp_product_i_5__4_n_0),
        .CO({tmp_product_i_4__4_n_0,tmp_product_i_4__4_n_1,tmp_product_i_4__4_n_2,tmp_product_i_4__4_n_3}),
        .CYINIT(1'b0),
        .DI(DOBDO[19:16]),
        .O(sub_ln13_2_fu_466_p214_out[19:16]),
        .S({tmp_product_i_21__3_n_0,tmp_product_i_22__3_n_0,tmp_product_i_23__3_n_0,tmp_product_i_24__3_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_5__4
       (.CI(tmp_product_i_6__4_n_0),
        .CO({tmp_product_i_5__4_n_0,tmp_product_i_5__4_n_1,tmp_product_i_5__4_n_2,tmp_product_i_5__4_n_3}),
        .CYINIT(1'b0),
        .DI(DOBDO[15:12]),
        .O(sub_ln13_2_fu_466_p214_out[15:12]),
        .S({tmp_product_i_25__3_n_0,tmp_product_i_26__3_n_0,tmp_product_i_27__3_n_0,tmp_product_i_28__3_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_6__4
       (.CI(tmp_product_i_7__4_n_0),
        .CO({tmp_product_i_6__4_n_0,tmp_product_i_6__4_n_1,tmp_product_i_6__4_n_2,tmp_product_i_6__4_n_3}),
        .CYINIT(1'b0),
        .DI(DOBDO[11:8]),
        .O(sub_ln13_2_fu_466_p214_out[11:8]),
        .S({tmp_product_i_29__3_n_0,tmp_product_i_30__3_n_0,tmp_product_i_31__3_n_0,tmp_product_i_32__3_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_7__4
       (.CI(tmp_product_i_8__4_n_0),
        .CO({tmp_product_i_7__4_n_0,tmp_product_i_7__4_n_1,tmp_product_i_7__4_n_2,tmp_product_i_7__4_n_3}),
        .CYINIT(1'b0),
        .DI(DOBDO[7:4]),
        .O(sub_ln13_2_fu_466_p214_out[7:4]),
        .S({tmp_product_i_33__3_n_0,tmp_product_i_34__3_n_0,tmp_product_i_35__3_n_0,tmp_product_i_36__3_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_8__4
       (.CI(1'b0),
        .CO({tmp_product_i_8__4_n_0,tmp_product_i_8__4_n_1,tmp_product_i_8__4_n_2,tmp_product_i_8__4_n_3}),
        .CYINIT(1'b1),
        .DI(DOBDO[3:0]),
        .O(sub_ln13_2_fu_466_p214_out[3:0]),
        .S({tmp_product_i_37__3_n_0,tmp_product_i_38__3_n_0,tmp_product_i_39__3_n_0,tmp_product_i_40__3_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_9__1
       (.I0(DOBDO[31]),
        .I1(\icmp_ln12_2_reg_858_reg[0] [31]),
        .O(tmp_product_i_9__1_n_0));
endmodule

(* ORIG_REF_NAME = "eucDis_control_s_axi_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eucDis_control_s_axi_ram_17
   (DOBDO,
    icmp_ln12_3_fu_478_p2,
    sub_ln13_3_fu_484_p213_out,
    int_A_2_read_reg,
    int_A_2_read_reg_0,
    int_A_2_read_reg_1,
    int_A_2_read_reg_2,
    int_A_2_read_reg_3,
    int_A_2_read_reg_4,
    int_A_2_read_reg_5,
    int_A_2_read_reg_6,
    int_A_2_read_reg_7,
    int_A_2_read_reg_8,
    int_A_2_read_reg_9,
    int_A_2_read_reg_10,
    int_A_2_read_reg_11,
    int_A_2_read_reg_12,
    int_A_2_read_reg_13,
    int_A_2_read_reg_14,
    int_A_2_read_reg_15,
    int_A_2_read_reg_16,
    int_A_2_read_reg_17,
    int_A_2_read_reg_18,
    int_A_2_read_reg_19,
    int_A_2_read_reg_20,
    int_A_2_read_reg_21,
    int_A_2_read_reg_22,
    int_A_2_read_reg_23,
    int_A_2_read_reg_24,
    int_A_2_read_reg_25,
    int_A_2_read_reg_26,
    int_A_2_read_reg_27,
    int_A_2_read_reg_28,
    int_A_2_read_reg_29,
    int_A_2_read_reg_30,
    ap_clk,
    A_0_ce0,
    ADDRARDADDR,
    mem_reg_0,
    s_axi_control_WDATA,
    \icmp_ln12_3_reg_875_reg[0] ,
    int_A_2_read,
    int_A_3_read,
    DOADO,
    int_A_1_read,
    \rdata[31]_i_6 ,
    mem_reg_1,
    s_axi_control_WVALID,
    mem_reg_2,
    s_axi_control_ARVALID,
    mem_reg_3,
    s_axi_control_WSTRB);
  output [31:0]DOBDO;
  output [0:0]icmp_ln12_3_fu_478_p2;
  output [31:0]sub_ln13_3_fu_484_p213_out;
  output int_A_2_read_reg;
  output int_A_2_read_reg_0;
  output int_A_2_read_reg_1;
  output int_A_2_read_reg_2;
  output int_A_2_read_reg_3;
  output int_A_2_read_reg_4;
  output int_A_2_read_reg_5;
  output int_A_2_read_reg_6;
  output int_A_2_read_reg_7;
  output int_A_2_read_reg_8;
  output int_A_2_read_reg_9;
  output int_A_2_read_reg_10;
  output int_A_2_read_reg_11;
  output int_A_2_read_reg_12;
  output int_A_2_read_reg_13;
  output int_A_2_read_reg_14;
  output int_A_2_read_reg_15;
  output int_A_2_read_reg_16;
  output int_A_2_read_reg_17;
  output int_A_2_read_reg_18;
  output int_A_2_read_reg_19;
  output int_A_2_read_reg_20;
  output int_A_2_read_reg_21;
  output int_A_2_read_reg_22;
  output int_A_2_read_reg_23;
  output int_A_2_read_reg_24;
  output int_A_2_read_reg_25;
  output int_A_2_read_reg_26;
  output int_A_2_read_reg_27;
  output int_A_2_read_reg_28;
  output int_A_2_read_reg_29;
  output int_A_2_read_reg_30;
  input ap_clk;
  input A_0_ce0;
  input [6:0]ADDRARDADDR;
  input [6:0]mem_reg_0;
  input [31:0]s_axi_control_WDATA;
  input [31:0]\icmp_ln12_3_reg_875_reg[0] ;
  input int_A_2_read;
  input int_A_3_read;
  input [31:0]DOADO;
  input int_A_1_read;
  input [31:0]\rdata[31]_i_6 ;
  input mem_reg_1;
  input s_axi_control_WVALID;
  input mem_reg_2;
  input s_axi_control_ARVALID;
  input mem_reg_3;
  input [3:0]s_axi_control_WSTRB;

  wire [6:0]ADDRARDADDR;
  wire A_0_ce0;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire ap_clk;
  wire [0:0]icmp_ln12_3_fu_478_p2;
  wire \icmp_ln12_3_reg_875[0]_i_10_n_0 ;
  wire \icmp_ln12_3_reg_875[0]_i_12_n_0 ;
  wire \icmp_ln12_3_reg_875[0]_i_13_n_0 ;
  wire \icmp_ln12_3_reg_875[0]_i_14_n_0 ;
  wire \icmp_ln12_3_reg_875[0]_i_15_n_0 ;
  wire \icmp_ln12_3_reg_875[0]_i_16_n_0 ;
  wire \icmp_ln12_3_reg_875[0]_i_17_n_0 ;
  wire \icmp_ln12_3_reg_875[0]_i_18_n_0 ;
  wire \icmp_ln12_3_reg_875[0]_i_19_n_0 ;
  wire \icmp_ln12_3_reg_875[0]_i_21_n_0 ;
  wire \icmp_ln12_3_reg_875[0]_i_22_n_0 ;
  wire \icmp_ln12_3_reg_875[0]_i_23_n_0 ;
  wire \icmp_ln12_3_reg_875[0]_i_24_n_0 ;
  wire \icmp_ln12_3_reg_875[0]_i_25_n_0 ;
  wire \icmp_ln12_3_reg_875[0]_i_26_n_0 ;
  wire \icmp_ln12_3_reg_875[0]_i_27_n_0 ;
  wire \icmp_ln12_3_reg_875[0]_i_28_n_0 ;
  wire \icmp_ln12_3_reg_875[0]_i_29_n_0 ;
  wire \icmp_ln12_3_reg_875[0]_i_30_n_0 ;
  wire \icmp_ln12_3_reg_875[0]_i_31_n_0 ;
  wire \icmp_ln12_3_reg_875[0]_i_32_n_0 ;
  wire \icmp_ln12_3_reg_875[0]_i_33_n_0 ;
  wire \icmp_ln12_3_reg_875[0]_i_34_n_0 ;
  wire \icmp_ln12_3_reg_875[0]_i_35_n_0 ;
  wire \icmp_ln12_3_reg_875[0]_i_36_n_0 ;
  wire \icmp_ln12_3_reg_875[0]_i_3_n_0 ;
  wire \icmp_ln12_3_reg_875[0]_i_4_n_0 ;
  wire \icmp_ln12_3_reg_875[0]_i_5_n_0 ;
  wire \icmp_ln12_3_reg_875[0]_i_6_n_0 ;
  wire \icmp_ln12_3_reg_875[0]_i_7_n_0 ;
  wire \icmp_ln12_3_reg_875[0]_i_8_n_0 ;
  wire \icmp_ln12_3_reg_875[0]_i_9_n_0 ;
  wire [31:0]\icmp_ln12_3_reg_875_reg[0] ;
  wire \icmp_ln12_3_reg_875_reg[0]_i_11_n_0 ;
  wire \icmp_ln12_3_reg_875_reg[0]_i_11_n_1 ;
  wire \icmp_ln12_3_reg_875_reg[0]_i_11_n_2 ;
  wire \icmp_ln12_3_reg_875_reg[0]_i_11_n_3 ;
  wire \icmp_ln12_3_reg_875_reg[0]_i_1_n_1 ;
  wire \icmp_ln12_3_reg_875_reg[0]_i_1_n_2 ;
  wire \icmp_ln12_3_reg_875_reg[0]_i_1_n_3 ;
  wire \icmp_ln12_3_reg_875_reg[0]_i_20_n_0 ;
  wire \icmp_ln12_3_reg_875_reg[0]_i_20_n_1 ;
  wire \icmp_ln12_3_reg_875_reg[0]_i_20_n_2 ;
  wire \icmp_ln12_3_reg_875_reg[0]_i_20_n_3 ;
  wire \icmp_ln12_3_reg_875_reg[0]_i_2_n_0 ;
  wire \icmp_ln12_3_reg_875_reg[0]_i_2_n_1 ;
  wire \icmp_ln12_3_reg_875_reg[0]_i_2_n_2 ;
  wire \icmp_ln12_3_reg_875_reg[0]_i_2_n_3 ;
  wire int_A_1_read;
  wire int_A_2_read;
  wire int_A_2_read_reg;
  wire int_A_2_read_reg_0;
  wire int_A_2_read_reg_1;
  wire int_A_2_read_reg_10;
  wire int_A_2_read_reg_11;
  wire int_A_2_read_reg_12;
  wire int_A_2_read_reg_13;
  wire int_A_2_read_reg_14;
  wire int_A_2_read_reg_15;
  wire int_A_2_read_reg_16;
  wire int_A_2_read_reg_17;
  wire int_A_2_read_reg_18;
  wire int_A_2_read_reg_19;
  wire int_A_2_read_reg_2;
  wire int_A_2_read_reg_20;
  wire int_A_2_read_reg_21;
  wire int_A_2_read_reg_22;
  wire int_A_2_read_reg_23;
  wire int_A_2_read_reg_24;
  wire int_A_2_read_reg_25;
  wire int_A_2_read_reg_26;
  wire int_A_2_read_reg_27;
  wire int_A_2_read_reg_28;
  wire int_A_2_read_reg_29;
  wire int_A_2_read_reg_3;
  wire int_A_2_read_reg_30;
  wire int_A_2_read_reg_4;
  wire int_A_2_read_reg_5;
  wire int_A_2_read_reg_6;
  wire int_A_2_read_reg_7;
  wire int_A_2_read_reg_8;
  wire int_A_2_read_reg_9;
  wire [3:0]int_A_3_be1;
  wire int_A_3_ce1;
  wire [31:0]int_A_3_q1;
  wire int_A_3_read;
  wire [6:0]mem_reg_0;
  wire mem_reg_1;
  wire mem_reg_2;
  wire mem_reg_3;
  wire [31:0]\rdata[31]_i_6 ;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [31:0]sub_ln13_3_fu_484_p213_out;
  wire tmp_product_i_10_n_0;
  wire tmp_product_i_11_n_0;
  wire tmp_product_i_12_n_0;
  wire tmp_product_i_13_n_0;
  wire tmp_product_i_14_n_0;
  wire tmp_product_i_15_n_0;
  wire tmp_product_i_16_n_0;
  wire tmp_product_i_17_n_0;
  wire tmp_product_i_18_n_0;
  wire tmp_product_i_19_n_0;
  wire tmp_product_i_1__0_n_1;
  wire tmp_product_i_1__0_n_2;
  wire tmp_product_i_1__0_n_3;
  wire tmp_product_i_20_n_0;
  wire tmp_product_i_21_n_0;
  wire tmp_product_i_22_n_0;
  wire tmp_product_i_23_n_0;
  wire tmp_product_i_24_n_0;
  wire tmp_product_i_25_n_0;
  wire tmp_product_i_26_n_0;
  wire tmp_product_i_27_n_0;
  wire tmp_product_i_28_n_0;
  wire tmp_product_i_29_n_0;
  wire tmp_product_i_2__0_n_0;
  wire tmp_product_i_2__0_n_1;
  wire tmp_product_i_2__0_n_2;
  wire tmp_product_i_2__0_n_3;
  wire tmp_product_i_30_n_0;
  wire tmp_product_i_31_n_0;
  wire tmp_product_i_32_n_0;
  wire tmp_product_i_33_n_0;
  wire tmp_product_i_34_n_0;
  wire tmp_product_i_35_n_0;
  wire tmp_product_i_36_n_0;
  wire tmp_product_i_37_n_0;
  wire tmp_product_i_38_n_0;
  wire tmp_product_i_39_n_0;
  wire tmp_product_i_3__0_n_0;
  wire tmp_product_i_3__0_n_1;
  wire tmp_product_i_3__0_n_2;
  wire tmp_product_i_3__0_n_3;
  wire tmp_product_i_40_n_0;
  wire tmp_product_i_4__0_n_0;
  wire tmp_product_i_4__0_n_1;
  wire tmp_product_i_4__0_n_2;
  wire tmp_product_i_4__0_n_3;
  wire tmp_product_i_5__0_n_0;
  wire tmp_product_i_5__0_n_1;
  wire tmp_product_i_5__0_n_2;
  wire tmp_product_i_5__0_n_3;
  wire tmp_product_i_6__0_n_0;
  wire tmp_product_i_6__0_n_1;
  wire tmp_product_i_6__0_n_2;
  wire tmp_product_i_6__0_n_3;
  wire tmp_product_i_7__0_n_0;
  wire tmp_product_i_7__0_n_1;
  wire tmp_product_i_7__0_n_2;
  wire tmp_product_i_7__0_n_3;
  wire tmp_product_i_8__0_n_0;
  wire tmp_product_i_8__0_n_1;
  wire tmp_product_i_8__0_n_2;
  wire tmp_product_i_8__0_n_3;
  wire tmp_product_i_9_n_0;
  wire [3:0]\NLW_icmp_ln12_3_reg_875_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln12_3_reg_875_reg[0]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln12_3_reg_875_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln12_3_reg_875_reg[0]_i_20_O_UNCONNECTED ;
  wire NLW_mem_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_RDADDRECC_UNCONNECTED;
  wire [3:3]NLW_tmp_product_i_1__0_CO_UNCONNECTED;

  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_3_reg_875[0]_i_10 
       (.I0(DOBDO[24]),
        .I1(\icmp_ln12_3_reg_875_reg[0] [24]),
        .I2(DOBDO[25]),
        .I3(\icmp_ln12_3_reg_875_reg[0] [25]),
        .O(\icmp_ln12_3_reg_875[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_3_reg_875[0]_i_12 
       (.I0(DOBDO[22]),
        .I1(\icmp_ln12_3_reg_875_reg[0] [22]),
        .I2(\icmp_ln12_3_reg_875_reg[0] [23]),
        .I3(DOBDO[23]),
        .O(\icmp_ln12_3_reg_875[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_3_reg_875[0]_i_13 
       (.I0(DOBDO[20]),
        .I1(\icmp_ln12_3_reg_875_reg[0] [20]),
        .I2(\icmp_ln12_3_reg_875_reg[0] [21]),
        .I3(DOBDO[21]),
        .O(\icmp_ln12_3_reg_875[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_3_reg_875[0]_i_14 
       (.I0(DOBDO[18]),
        .I1(\icmp_ln12_3_reg_875_reg[0] [18]),
        .I2(\icmp_ln12_3_reg_875_reg[0] [19]),
        .I3(DOBDO[19]),
        .O(\icmp_ln12_3_reg_875[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_3_reg_875[0]_i_15 
       (.I0(DOBDO[16]),
        .I1(\icmp_ln12_3_reg_875_reg[0] [16]),
        .I2(\icmp_ln12_3_reg_875_reg[0] [17]),
        .I3(DOBDO[17]),
        .O(\icmp_ln12_3_reg_875[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_3_reg_875[0]_i_16 
       (.I0(DOBDO[22]),
        .I1(\icmp_ln12_3_reg_875_reg[0] [22]),
        .I2(DOBDO[23]),
        .I3(\icmp_ln12_3_reg_875_reg[0] [23]),
        .O(\icmp_ln12_3_reg_875[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_3_reg_875[0]_i_17 
       (.I0(DOBDO[20]),
        .I1(\icmp_ln12_3_reg_875_reg[0] [20]),
        .I2(DOBDO[21]),
        .I3(\icmp_ln12_3_reg_875_reg[0] [21]),
        .O(\icmp_ln12_3_reg_875[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_3_reg_875[0]_i_18 
       (.I0(DOBDO[18]),
        .I1(\icmp_ln12_3_reg_875_reg[0] [18]),
        .I2(DOBDO[19]),
        .I3(\icmp_ln12_3_reg_875_reg[0] [19]),
        .O(\icmp_ln12_3_reg_875[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_3_reg_875[0]_i_19 
       (.I0(DOBDO[16]),
        .I1(\icmp_ln12_3_reg_875_reg[0] [16]),
        .I2(DOBDO[17]),
        .I3(\icmp_ln12_3_reg_875_reg[0] [17]),
        .O(\icmp_ln12_3_reg_875[0]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_3_reg_875[0]_i_21 
       (.I0(DOBDO[14]),
        .I1(\icmp_ln12_3_reg_875_reg[0] [14]),
        .I2(\icmp_ln12_3_reg_875_reg[0] [15]),
        .I3(DOBDO[15]),
        .O(\icmp_ln12_3_reg_875[0]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_3_reg_875[0]_i_22 
       (.I0(DOBDO[12]),
        .I1(\icmp_ln12_3_reg_875_reg[0] [12]),
        .I2(\icmp_ln12_3_reg_875_reg[0] [13]),
        .I3(DOBDO[13]),
        .O(\icmp_ln12_3_reg_875[0]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_3_reg_875[0]_i_23 
       (.I0(DOBDO[10]),
        .I1(\icmp_ln12_3_reg_875_reg[0] [10]),
        .I2(\icmp_ln12_3_reg_875_reg[0] [11]),
        .I3(DOBDO[11]),
        .O(\icmp_ln12_3_reg_875[0]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_3_reg_875[0]_i_24 
       (.I0(DOBDO[8]),
        .I1(\icmp_ln12_3_reg_875_reg[0] [8]),
        .I2(\icmp_ln12_3_reg_875_reg[0] [9]),
        .I3(DOBDO[9]),
        .O(\icmp_ln12_3_reg_875[0]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_3_reg_875[0]_i_25 
       (.I0(DOBDO[14]),
        .I1(\icmp_ln12_3_reg_875_reg[0] [14]),
        .I2(DOBDO[15]),
        .I3(\icmp_ln12_3_reg_875_reg[0] [15]),
        .O(\icmp_ln12_3_reg_875[0]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_3_reg_875[0]_i_26 
       (.I0(DOBDO[12]),
        .I1(\icmp_ln12_3_reg_875_reg[0] [12]),
        .I2(DOBDO[13]),
        .I3(\icmp_ln12_3_reg_875_reg[0] [13]),
        .O(\icmp_ln12_3_reg_875[0]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_3_reg_875[0]_i_27 
       (.I0(DOBDO[10]),
        .I1(\icmp_ln12_3_reg_875_reg[0] [10]),
        .I2(DOBDO[11]),
        .I3(\icmp_ln12_3_reg_875_reg[0] [11]),
        .O(\icmp_ln12_3_reg_875[0]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_3_reg_875[0]_i_28 
       (.I0(DOBDO[8]),
        .I1(\icmp_ln12_3_reg_875_reg[0] [8]),
        .I2(DOBDO[9]),
        .I3(\icmp_ln12_3_reg_875_reg[0] [9]),
        .O(\icmp_ln12_3_reg_875[0]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_3_reg_875[0]_i_29 
       (.I0(DOBDO[6]),
        .I1(\icmp_ln12_3_reg_875_reg[0] [6]),
        .I2(\icmp_ln12_3_reg_875_reg[0] [7]),
        .I3(DOBDO[7]),
        .O(\icmp_ln12_3_reg_875[0]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_3_reg_875[0]_i_3 
       (.I0(DOBDO[30]),
        .I1(\icmp_ln12_3_reg_875_reg[0] [30]),
        .I2(\icmp_ln12_3_reg_875_reg[0] [31]),
        .I3(DOBDO[31]),
        .O(\icmp_ln12_3_reg_875[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_3_reg_875[0]_i_30 
       (.I0(DOBDO[4]),
        .I1(\icmp_ln12_3_reg_875_reg[0] [4]),
        .I2(\icmp_ln12_3_reg_875_reg[0] [5]),
        .I3(DOBDO[5]),
        .O(\icmp_ln12_3_reg_875[0]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_3_reg_875[0]_i_31 
       (.I0(DOBDO[2]),
        .I1(\icmp_ln12_3_reg_875_reg[0] [2]),
        .I2(\icmp_ln12_3_reg_875_reg[0] [3]),
        .I3(DOBDO[3]),
        .O(\icmp_ln12_3_reg_875[0]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_3_reg_875[0]_i_32 
       (.I0(DOBDO[0]),
        .I1(\icmp_ln12_3_reg_875_reg[0] [0]),
        .I2(\icmp_ln12_3_reg_875_reg[0] [1]),
        .I3(DOBDO[1]),
        .O(\icmp_ln12_3_reg_875[0]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_3_reg_875[0]_i_33 
       (.I0(DOBDO[6]),
        .I1(\icmp_ln12_3_reg_875_reg[0] [6]),
        .I2(DOBDO[7]),
        .I3(\icmp_ln12_3_reg_875_reg[0] [7]),
        .O(\icmp_ln12_3_reg_875[0]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_3_reg_875[0]_i_34 
       (.I0(DOBDO[4]),
        .I1(\icmp_ln12_3_reg_875_reg[0] [4]),
        .I2(DOBDO[5]),
        .I3(\icmp_ln12_3_reg_875_reg[0] [5]),
        .O(\icmp_ln12_3_reg_875[0]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_3_reg_875[0]_i_35 
       (.I0(DOBDO[2]),
        .I1(\icmp_ln12_3_reg_875_reg[0] [2]),
        .I2(DOBDO[3]),
        .I3(\icmp_ln12_3_reg_875_reg[0] [3]),
        .O(\icmp_ln12_3_reg_875[0]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_3_reg_875[0]_i_36 
       (.I0(DOBDO[0]),
        .I1(\icmp_ln12_3_reg_875_reg[0] [0]),
        .I2(DOBDO[1]),
        .I3(\icmp_ln12_3_reg_875_reg[0] [1]),
        .O(\icmp_ln12_3_reg_875[0]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_3_reg_875[0]_i_4 
       (.I0(DOBDO[28]),
        .I1(\icmp_ln12_3_reg_875_reg[0] [28]),
        .I2(\icmp_ln12_3_reg_875_reg[0] [29]),
        .I3(DOBDO[29]),
        .O(\icmp_ln12_3_reg_875[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_3_reg_875[0]_i_5 
       (.I0(DOBDO[26]),
        .I1(\icmp_ln12_3_reg_875_reg[0] [26]),
        .I2(\icmp_ln12_3_reg_875_reg[0] [27]),
        .I3(DOBDO[27]),
        .O(\icmp_ln12_3_reg_875[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_3_reg_875[0]_i_6 
       (.I0(DOBDO[24]),
        .I1(\icmp_ln12_3_reg_875_reg[0] [24]),
        .I2(\icmp_ln12_3_reg_875_reg[0] [25]),
        .I3(DOBDO[25]),
        .O(\icmp_ln12_3_reg_875[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_3_reg_875[0]_i_7 
       (.I0(DOBDO[30]),
        .I1(\icmp_ln12_3_reg_875_reg[0] [30]),
        .I2(DOBDO[31]),
        .I3(\icmp_ln12_3_reg_875_reg[0] [31]),
        .O(\icmp_ln12_3_reg_875[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_3_reg_875[0]_i_8 
       (.I0(DOBDO[28]),
        .I1(\icmp_ln12_3_reg_875_reg[0] [28]),
        .I2(DOBDO[29]),
        .I3(\icmp_ln12_3_reg_875_reg[0] [29]),
        .O(\icmp_ln12_3_reg_875[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_3_reg_875[0]_i_9 
       (.I0(DOBDO[26]),
        .I1(\icmp_ln12_3_reg_875_reg[0] [26]),
        .I2(DOBDO[27]),
        .I3(\icmp_ln12_3_reg_875_reg[0] [27]),
        .O(\icmp_ln12_3_reg_875[0]_i_9_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln12_3_reg_875_reg[0]_i_1 
       (.CI(\icmp_ln12_3_reg_875_reg[0]_i_2_n_0 ),
        .CO({icmp_ln12_3_fu_478_p2,\icmp_ln12_3_reg_875_reg[0]_i_1_n_1 ,\icmp_ln12_3_reg_875_reg[0]_i_1_n_2 ,\icmp_ln12_3_reg_875_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln12_3_reg_875[0]_i_3_n_0 ,\icmp_ln12_3_reg_875[0]_i_4_n_0 ,\icmp_ln12_3_reg_875[0]_i_5_n_0 ,\icmp_ln12_3_reg_875[0]_i_6_n_0 }),
        .O(\NLW_icmp_ln12_3_reg_875_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln12_3_reg_875[0]_i_7_n_0 ,\icmp_ln12_3_reg_875[0]_i_8_n_0 ,\icmp_ln12_3_reg_875[0]_i_9_n_0 ,\icmp_ln12_3_reg_875[0]_i_10_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln12_3_reg_875_reg[0]_i_11 
       (.CI(\icmp_ln12_3_reg_875_reg[0]_i_20_n_0 ),
        .CO({\icmp_ln12_3_reg_875_reg[0]_i_11_n_0 ,\icmp_ln12_3_reg_875_reg[0]_i_11_n_1 ,\icmp_ln12_3_reg_875_reg[0]_i_11_n_2 ,\icmp_ln12_3_reg_875_reg[0]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln12_3_reg_875[0]_i_21_n_0 ,\icmp_ln12_3_reg_875[0]_i_22_n_0 ,\icmp_ln12_3_reg_875[0]_i_23_n_0 ,\icmp_ln12_3_reg_875[0]_i_24_n_0 }),
        .O(\NLW_icmp_ln12_3_reg_875_reg[0]_i_11_O_UNCONNECTED [3:0]),
        .S({\icmp_ln12_3_reg_875[0]_i_25_n_0 ,\icmp_ln12_3_reg_875[0]_i_26_n_0 ,\icmp_ln12_3_reg_875[0]_i_27_n_0 ,\icmp_ln12_3_reg_875[0]_i_28_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln12_3_reg_875_reg[0]_i_2 
       (.CI(\icmp_ln12_3_reg_875_reg[0]_i_11_n_0 ),
        .CO({\icmp_ln12_3_reg_875_reg[0]_i_2_n_0 ,\icmp_ln12_3_reg_875_reg[0]_i_2_n_1 ,\icmp_ln12_3_reg_875_reg[0]_i_2_n_2 ,\icmp_ln12_3_reg_875_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln12_3_reg_875[0]_i_12_n_0 ,\icmp_ln12_3_reg_875[0]_i_13_n_0 ,\icmp_ln12_3_reg_875[0]_i_14_n_0 ,\icmp_ln12_3_reg_875[0]_i_15_n_0 }),
        .O(\NLW_icmp_ln12_3_reg_875_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln12_3_reg_875[0]_i_16_n_0 ,\icmp_ln12_3_reg_875[0]_i_17_n_0 ,\icmp_ln12_3_reg_875[0]_i_18_n_0 ,\icmp_ln12_3_reg_875[0]_i_19_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln12_3_reg_875_reg[0]_i_20 
       (.CI(1'b0),
        .CO({\icmp_ln12_3_reg_875_reg[0]_i_20_n_0 ,\icmp_ln12_3_reg_875_reg[0]_i_20_n_1 ,\icmp_ln12_3_reg_875_reg[0]_i_20_n_2 ,\icmp_ln12_3_reg_875_reg[0]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln12_3_reg_875[0]_i_29_n_0 ,\icmp_ln12_3_reg_875[0]_i_30_n_0 ,\icmp_ln12_3_reg_875[0]_i_31_n_0 ,\icmp_ln12_3_reg_875[0]_i_32_n_0 }),
        .O(\NLW_icmp_ln12_3_reg_875_reg[0]_i_20_O_UNCONNECTED [3:0]),
        .S({\icmp_ln12_3_reg_875[0]_i_33_n_0 ,\icmp_ln12_3_reg_875[0]_i_34_n_0 ,\icmp_ln12_3_reg_875[0]_i_35_n_0 ,\icmp_ln12_3_reg_875[0]_i_36_n_0 }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "896" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,mem_reg_0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_DBITERR_UNCONNECTED),
        .DIADI(s_axi_control_WDATA),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(int_A_3_q1),
        .DOBDO(DOBDO),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(int_A_3_ce1),
        .ENBWREN(A_0_ce0),
        .INJECTDBITERR(NLW_mem_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_SBITERR_UNCONNECTED),
        .WEA(int_A_3_be1),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hF888)) 
    mem_reg_i_1__11
       (.I0(mem_reg_1),
        .I1(s_axi_control_WVALID),
        .I2(mem_reg_2),
        .I3(s_axi_control_ARVALID),
        .O(int_A_3_ce1));
  LUT6 #(
    .INIT(64'h0080808000000000)) 
    mem_reg_i_2__11
       (.I0(mem_reg_1),
        .I1(mem_reg_3),
        .I2(s_axi_control_WVALID),
        .I3(mem_reg_2),
        .I4(s_axi_control_ARVALID),
        .I5(s_axi_control_WSTRB[3]),
        .O(int_A_3_be1[3]));
  LUT6 #(
    .INIT(64'h0080808000000000)) 
    mem_reg_i_3__12
       (.I0(mem_reg_1),
        .I1(mem_reg_3),
        .I2(s_axi_control_WVALID),
        .I3(mem_reg_2),
        .I4(s_axi_control_ARVALID),
        .I5(s_axi_control_WSTRB[2]),
        .O(int_A_3_be1[2]));
  LUT6 #(
    .INIT(64'h0080808000000000)) 
    mem_reg_i_4__12
       (.I0(mem_reg_1),
        .I1(mem_reg_3),
        .I2(s_axi_control_WVALID),
        .I3(mem_reg_2),
        .I4(s_axi_control_ARVALID),
        .I5(s_axi_control_WSTRB[1]),
        .O(int_A_3_be1[1]));
  LUT6 #(
    .INIT(64'h0080808000000000)) 
    mem_reg_i_5__12
       (.I0(mem_reg_1),
        .I1(mem_reg_3),
        .I2(s_axi_control_WVALID),
        .I3(mem_reg_2),
        .I4(s_axi_control_ARVALID),
        .I5(s_axi_control_WSTRB[0]),
        .O(int_A_3_be1[0]));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[0]_i_9 
       (.I0(int_A_2_read),
        .I1(int_A_3_read),
        .I2(int_A_3_q1[0]),
        .I3(DOADO[0]),
        .I4(int_A_1_read),
        .I5(\rdata[31]_i_6 [0]),
        .O(int_A_2_read_reg));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[10]_i_9 
       (.I0(int_A_2_read),
        .I1(int_A_3_read),
        .I2(int_A_3_q1[10]),
        .I3(DOADO[10]),
        .I4(int_A_1_read),
        .I5(\rdata[31]_i_6 [10]),
        .O(int_A_2_read_reg_9));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[11]_i_9 
       (.I0(int_A_2_read),
        .I1(int_A_3_read),
        .I2(int_A_3_q1[11]),
        .I3(DOADO[11]),
        .I4(int_A_1_read),
        .I5(\rdata[31]_i_6 [11]),
        .O(int_A_2_read_reg_10));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[12]_i_9 
       (.I0(int_A_2_read),
        .I1(int_A_3_read),
        .I2(int_A_3_q1[12]),
        .I3(DOADO[12]),
        .I4(int_A_1_read),
        .I5(\rdata[31]_i_6 [12]),
        .O(int_A_2_read_reg_11));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[13]_i_9 
       (.I0(int_A_2_read),
        .I1(int_A_3_read),
        .I2(int_A_3_q1[13]),
        .I3(DOADO[13]),
        .I4(int_A_1_read),
        .I5(\rdata[31]_i_6 [13]),
        .O(int_A_2_read_reg_12));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[14]_i_9 
       (.I0(int_A_2_read),
        .I1(int_A_3_read),
        .I2(int_A_3_q1[14]),
        .I3(DOADO[14]),
        .I4(int_A_1_read),
        .I5(\rdata[31]_i_6 [14]),
        .O(int_A_2_read_reg_13));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[15]_i_9 
       (.I0(int_A_2_read),
        .I1(int_A_3_read),
        .I2(int_A_3_q1[15]),
        .I3(DOADO[15]),
        .I4(int_A_1_read),
        .I5(\rdata[31]_i_6 [15]),
        .O(int_A_2_read_reg_14));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[16]_i_9 
       (.I0(int_A_2_read),
        .I1(int_A_3_read),
        .I2(int_A_3_q1[16]),
        .I3(DOADO[16]),
        .I4(int_A_1_read),
        .I5(\rdata[31]_i_6 [16]),
        .O(int_A_2_read_reg_15));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[17]_i_8 
       (.I0(int_A_2_read),
        .I1(int_A_3_read),
        .I2(int_A_3_q1[17]),
        .I3(DOADO[17]),
        .I4(int_A_1_read),
        .I5(\rdata[31]_i_6 [17]),
        .O(int_A_2_read_reg_16));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[18]_i_8 
       (.I0(int_A_2_read),
        .I1(int_A_3_read),
        .I2(int_A_3_q1[18]),
        .I3(DOADO[18]),
        .I4(int_A_1_read),
        .I5(\rdata[31]_i_6 [18]),
        .O(int_A_2_read_reg_17));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[19]_i_8 
       (.I0(int_A_2_read),
        .I1(int_A_3_read),
        .I2(int_A_3_q1[19]),
        .I3(DOADO[19]),
        .I4(int_A_1_read),
        .I5(\rdata[31]_i_6 [19]),
        .O(int_A_2_read_reg_18));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[1]_i_8 
       (.I0(int_A_2_read),
        .I1(int_A_3_read),
        .I2(int_A_3_q1[1]),
        .I3(DOADO[1]),
        .I4(int_A_1_read),
        .I5(\rdata[31]_i_6 [1]),
        .O(int_A_2_read_reg_0));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[20]_i_8 
       (.I0(int_A_2_read),
        .I1(int_A_3_read),
        .I2(int_A_3_q1[20]),
        .I3(DOADO[20]),
        .I4(int_A_1_read),
        .I5(\rdata[31]_i_6 [20]),
        .O(int_A_2_read_reg_19));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[21]_i_8 
       (.I0(int_A_2_read),
        .I1(int_A_3_read),
        .I2(int_A_3_q1[21]),
        .I3(DOADO[21]),
        .I4(int_A_1_read),
        .I5(\rdata[31]_i_6 [21]),
        .O(int_A_2_read_reg_20));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[22]_i_8 
       (.I0(int_A_2_read),
        .I1(int_A_3_read),
        .I2(int_A_3_q1[22]),
        .I3(DOADO[22]),
        .I4(int_A_1_read),
        .I5(\rdata[31]_i_6 [22]),
        .O(int_A_2_read_reg_21));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[23]_i_8 
       (.I0(int_A_2_read),
        .I1(int_A_3_read),
        .I2(int_A_3_q1[23]),
        .I3(DOADO[23]),
        .I4(int_A_1_read),
        .I5(\rdata[31]_i_6 [23]),
        .O(int_A_2_read_reg_22));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[24]_i_8 
       (.I0(int_A_2_read),
        .I1(int_A_3_read),
        .I2(int_A_3_q1[24]),
        .I3(DOADO[24]),
        .I4(int_A_1_read),
        .I5(\rdata[31]_i_6 [24]),
        .O(int_A_2_read_reg_23));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[25]_i_8 
       (.I0(int_A_2_read),
        .I1(int_A_3_read),
        .I2(int_A_3_q1[25]),
        .I3(DOADO[25]),
        .I4(int_A_1_read),
        .I5(\rdata[31]_i_6 [25]),
        .O(int_A_2_read_reg_24));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[26]_i_8 
       (.I0(int_A_2_read),
        .I1(int_A_3_read),
        .I2(int_A_3_q1[26]),
        .I3(DOADO[26]),
        .I4(int_A_1_read),
        .I5(\rdata[31]_i_6 [26]),
        .O(int_A_2_read_reg_25));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[27]_i_8 
       (.I0(int_A_2_read),
        .I1(int_A_3_read),
        .I2(int_A_3_q1[27]),
        .I3(DOADO[27]),
        .I4(int_A_1_read),
        .I5(\rdata[31]_i_6 [27]),
        .O(int_A_2_read_reg_26));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[28]_i_8 
       (.I0(int_A_2_read),
        .I1(int_A_3_read),
        .I2(int_A_3_q1[28]),
        .I3(DOADO[28]),
        .I4(int_A_1_read),
        .I5(\rdata[31]_i_6 [28]),
        .O(int_A_2_read_reg_27));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[29]_i_8 
       (.I0(int_A_2_read),
        .I1(int_A_3_read),
        .I2(int_A_3_q1[29]),
        .I3(DOADO[29]),
        .I4(int_A_1_read),
        .I5(\rdata[31]_i_6 [29]),
        .O(int_A_2_read_reg_28));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[2]_i_8 
       (.I0(int_A_2_read),
        .I1(int_A_3_read),
        .I2(int_A_3_q1[2]),
        .I3(DOADO[2]),
        .I4(int_A_1_read),
        .I5(\rdata[31]_i_6 [2]),
        .O(int_A_2_read_reg_1));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[30]_i_8 
       (.I0(int_A_2_read),
        .I1(int_A_3_read),
        .I2(int_A_3_q1[30]),
        .I3(DOADO[30]),
        .I4(int_A_1_read),
        .I5(\rdata[31]_i_6 [30]),
        .O(int_A_2_read_reg_29));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[31]_i_14 
       (.I0(int_A_2_read),
        .I1(int_A_3_read),
        .I2(int_A_3_q1[31]),
        .I3(DOADO[31]),
        .I4(int_A_1_read),
        .I5(\rdata[31]_i_6 [31]),
        .O(int_A_2_read_reg_30));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[3]_i_8 
       (.I0(int_A_2_read),
        .I1(int_A_3_read),
        .I2(int_A_3_q1[3]),
        .I3(DOADO[3]),
        .I4(int_A_1_read),
        .I5(\rdata[31]_i_6 [3]),
        .O(int_A_2_read_reg_2));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[4]_i_9 
       (.I0(int_A_2_read),
        .I1(int_A_3_read),
        .I2(int_A_3_q1[4]),
        .I3(DOADO[4]),
        .I4(int_A_1_read),
        .I5(\rdata[31]_i_6 [4]),
        .O(int_A_2_read_reg_3));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[5]_i_9 
       (.I0(int_A_2_read),
        .I1(int_A_3_read),
        .I2(int_A_3_q1[5]),
        .I3(DOADO[5]),
        .I4(int_A_1_read),
        .I5(\rdata[31]_i_6 [5]),
        .O(int_A_2_read_reg_4));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[6]_i_9 
       (.I0(int_A_2_read),
        .I1(int_A_3_read),
        .I2(int_A_3_q1[6]),
        .I3(DOADO[6]),
        .I4(int_A_1_read),
        .I5(\rdata[31]_i_6 [6]),
        .O(int_A_2_read_reg_5));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[7]_i_8 
       (.I0(int_A_2_read),
        .I1(int_A_3_read),
        .I2(int_A_3_q1[7]),
        .I3(DOADO[7]),
        .I4(int_A_1_read),
        .I5(\rdata[31]_i_6 [7]),
        .O(int_A_2_read_reg_6));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[8]_i_9 
       (.I0(int_A_2_read),
        .I1(int_A_3_read),
        .I2(int_A_3_q1[8]),
        .I3(DOADO[8]),
        .I4(int_A_1_read),
        .I5(\rdata[31]_i_6 [8]),
        .O(int_A_2_read_reg_7));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[9]_i_9 
       (.I0(int_A_2_read),
        .I1(int_A_3_read),
        .I2(int_A_3_q1[9]),
        .I3(DOADO[9]),
        .I4(int_A_1_read),
        .I5(\rdata[31]_i_6 [9]),
        .O(int_A_2_read_reg_8));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_10
       (.I0(DOBDO[30]),
        .I1(\icmp_ln12_3_reg_875_reg[0] [30]),
        .O(tmp_product_i_10_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_11
       (.I0(DOBDO[29]),
        .I1(\icmp_ln12_3_reg_875_reg[0] [29]),
        .O(tmp_product_i_11_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_12
       (.I0(DOBDO[28]),
        .I1(\icmp_ln12_3_reg_875_reg[0] [28]),
        .O(tmp_product_i_12_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_13
       (.I0(DOBDO[27]),
        .I1(\icmp_ln12_3_reg_875_reg[0] [27]),
        .O(tmp_product_i_13_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_14
       (.I0(DOBDO[26]),
        .I1(\icmp_ln12_3_reg_875_reg[0] [26]),
        .O(tmp_product_i_14_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_15
       (.I0(DOBDO[25]),
        .I1(\icmp_ln12_3_reg_875_reg[0] [25]),
        .O(tmp_product_i_15_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_16
       (.I0(DOBDO[24]),
        .I1(\icmp_ln12_3_reg_875_reg[0] [24]),
        .O(tmp_product_i_16_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_17
       (.I0(DOBDO[23]),
        .I1(\icmp_ln12_3_reg_875_reg[0] [23]),
        .O(tmp_product_i_17_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_18
       (.I0(DOBDO[22]),
        .I1(\icmp_ln12_3_reg_875_reg[0] [22]),
        .O(tmp_product_i_18_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_19
       (.I0(DOBDO[21]),
        .I1(\icmp_ln12_3_reg_875_reg[0] [21]),
        .O(tmp_product_i_19_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_1__0
       (.CI(tmp_product_i_2__0_n_0),
        .CO({NLW_tmp_product_i_1__0_CO_UNCONNECTED[3],tmp_product_i_1__0_n_1,tmp_product_i_1__0_n_2,tmp_product_i_1__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,DOBDO[30:28]}),
        .O(sub_ln13_3_fu_484_p213_out[31:28]),
        .S({tmp_product_i_9_n_0,tmp_product_i_10_n_0,tmp_product_i_11_n_0,tmp_product_i_12_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_20
       (.I0(DOBDO[20]),
        .I1(\icmp_ln12_3_reg_875_reg[0] [20]),
        .O(tmp_product_i_20_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_21
       (.I0(DOBDO[19]),
        .I1(\icmp_ln12_3_reg_875_reg[0] [19]),
        .O(tmp_product_i_21_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_22
       (.I0(DOBDO[18]),
        .I1(\icmp_ln12_3_reg_875_reg[0] [18]),
        .O(tmp_product_i_22_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_23
       (.I0(DOBDO[17]),
        .I1(\icmp_ln12_3_reg_875_reg[0] [17]),
        .O(tmp_product_i_23_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_24
       (.I0(DOBDO[16]),
        .I1(\icmp_ln12_3_reg_875_reg[0] [16]),
        .O(tmp_product_i_24_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_25
       (.I0(DOBDO[15]),
        .I1(\icmp_ln12_3_reg_875_reg[0] [15]),
        .O(tmp_product_i_25_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_26
       (.I0(DOBDO[14]),
        .I1(\icmp_ln12_3_reg_875_reg[0] [14]),
        .O(tmp_product_i_26_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_27
       (.I0(DOBDO[13]),
        .I1(\icmp_ln12_3_reg_875_reg[0] [13]),
        .O(tmp_product_i_27_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_28
       (.I0(DOBDO[12]),
        .I1(\icmp_ln12_3_reg_875_reg[0] [12]),
        .O(tmp_product_i_28_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_29
       (.I0(DOBDO[11]),
        .I1(\icmp_ln12_3_reg_875_reg[0] [11]),
        .O(tmp_product_i_29_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_2__0
       (.CI(tmp_product_i_3__0_n_0),
        .CO({tmp_product_i_2__0_n_0,tmp_product_i_2__0_n_1,tmp_product_i_2__0_n_2,tmp_product_i_2__0_n_3}),
        .CYINIT(1'b0),
        .DI(DOBDO[27:24]),
        .O(sub_ln13_3_fu_484_p213_out[27:24]),
        .S({tmp_product_i_13_n_0,tmp_product_i_14_n_0,tmp_product_i_15_n_0,tmp_product_i_16_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_30
       (.I0(DOBDO[10]),
        .I1(\icmp_ln12_3_reg_875_reg[0] [10]),
        .O(tmp_product_i_30_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_31
       (.I0(DOBDO[9]),
        .I1(\icmp_ln12_3_reg_875_reg[0] [9]),
        .O(tmp_product_i_31_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_32
       (.I0(DOBDO[8]),
        .I1(\icmp_ln12_3_reg_875_reg[0] [8]),
        .O(tmp_product_i_32_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_33
       (.I0(DOBDO[7]),
        .I1(\icmp_ln12_3_reg_875_reg[0] [7]),
        .O(tmp_product_i_33_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_34
       (.I0(DOBDO[6]),
        .I1(\icmp_ln12_3_reg_875_reg[0] [6]),
        .O(tmp_product_i_34_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_35
       (.I0(DOBDO[5]),
        .I1(\icmp_ln12_3_reg_875_reg[0] [5]),
        .O(tmp_product_i_35_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_36
       (.I0(DOBDO[4]),
        .I1(\icmp_ln12_3_reg_875_reg[0] [4]),
        .O(tmp_product_i_36_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_37
       (.I0(DOBDO[3]),
        .I1(\icmp_ln12_3_reg_875_reg[0] [3]),
        .O(tmp_product_i_37_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_38
       (.I0(DOBDO[2]),
        .I1(\icmp_ln12_3_reg_875_reg[0] [2]),
        .O(tmp_product_i_38_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_39
       (.I0(DOBDO[1]),
        .I1(\icmp_ln12_3_reg_875_reg[0] [1]),
        .O(tmp_product_i_39_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_3__0
       (.CI(tmp_product_i_4__0_n_0),
        .CO({tmp_product_i_3__0_n_0,tmp_product_i_3__0_n_1,tmp_product_i_3__0_n_2,tmp_product_i_3__0_n_3}),
        .CYINIT(1'b0),
        .DI(DOBDO[23:20]),
        .O(sub_ln13_3_fu_484_p213_out[23:20]),
        .S({tmp_product_i_17_n_0,tmp_product_i_18_n_0,tmp_product_i_19_n_0,tmp_product_i_20_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_40
       (.I0(DOBDO[0]),
        .I1(\icmp_ln12_3_reg_875_reg[0] [0]),
        .O(tmp_product_i_40_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_4__0
       (.CI(tmp_product_i_5__0_n_0),
        .CO({tmp_product_i_4__0_n_0,tmp_product_i_4__0_n_1,tmp_product_i_4__0_n_2,tmp_product_i_4__0_n_3}),
        .CYINIT(1'b0),
        .DI(DOBDO[19:16]),
        .O(sub_ln13_3_fu_484_p213_out[19:16]),
        .S({tmp_product_i_21_n_0,tmp_product_i_22_n_0,tmp_product_i_23_n_0,tmp_product_i_24_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_5__0
       (.CI(tmp_product_i_6__0_n_0),
        .CO({tmp_product_i_5__0_n_0,tmp_product_i_5__0_n_1,tmp_product_i_5__0_n_2,tmp_product_i_5__0_n_3}),
        .CYINIT(1'b0),
        .DI(DOBDO[15:12]),
        .O(sub_ln13_3_fu_484_p213_out[15:12]),
        .S({tmp_product_i_25_n_0,tmp_product_i_26_n_0,tmp_product_i_27_n_0,tmp_product_i_28_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_6__0
       (.CI(tmp_product_i_7__0_n_0),
        .CO({tmp_product_i_6__0_n_0,tmp_product_i_6__0_n_1,tmp_product_i_6__0_n_2,tmp_product_i_6__0_n_3}),
        .CYINIT(1'b0),
        .DI(DOBDO[11:8]),
        .O(sub_ln13_3_fu_484_p213_out[11:8]),
        .S({tmp_product_i_29_n_0,tmp_product_i_30_n_0,tmp_product_i_31_n_0,tmp_product_i_32_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_7__0
       (.CI(tmp_product_i_8__0_n_0),
        .CO({tmp_product_i_7__0_n_0,tmp_product_i_7__0_n_1,tmp_product_i_7__0_n_2,tmp_product_i_7__0_n_3}),
        .CYINIT(1'b0),
        .DI(DOBDO[7:4]),
        .O(sub_ln13_3_fu_484_p213_out[7:4]),
        .S({tmp_product_i_33_n_0,tmp_product_i_34_n_0,tmp_product_i_35_n_0,tmp_product_i_36_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_8__0
       (.CI(1'b0),
        .CO({tmp_product_i_8__0_n_0,tmp_product_i_8__0_n_1,tmp_product_i_8__0_n_2,tmp_product_i_8__0_n_3}),
        .CYINIT(1'b1),
        .DI(DOBDO[3:0]),
        .O(sub_ln13_3_fu_484_p213_out[3:0]),
        .S({tmp_product_i_37_n_0,tmp_product_i_38_n_0,tmp_product_i_39_n_0,tmp_product_i_40_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_9
       (.I0(DOBDO[31]),
        .I1(\icmp_ln12_3_reg_875_reg[0] [31]),
        .O(tmp_product_i_9_n_0));
endmodule

(* ORIG_REF_NAME = "eucDis_control_s_axi_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eucDis_control_s_axi_ram_18
   (DOADO,
    DOBDO,
    icmp_ln12_4_fu_496_p2,
    sub_ln13_4_fu_502_p212_out,
    ap_clk,
    A_0_ce0,
    ADDRARDADDR,
    mem_reg_0,
    s_axi_control_WDATA,
    \icmp_ln12_4_reg_892_reg[0] ,
    s_axi_control_WVALID,
    mem_reg_1,
    mem_reg_2,
    s_axi_control_ARVALID,
    mem_reg_3,
    s_axi_control_WSTRB);
  output [31:0]DOADO;
  output [31:0]DOBDO;
  output [0:0]icmp_ln12_4_fu_496_p2;
  output [31:0]sub_ln13_4_fu_502_p212_out;
  input ap_clk;
  input A_0_ce0;
  input [6:0]ADDRARDADDR;
  input [6:0]mem_reg_0;
  input [31:0]s_axi_control_WDATA;
  input [31:0]\icmp_ln12_4_reg_892_reg[0] ;
  input s_axi_control_WVALID;
  input mem_reg_1;
  input mem_reg_2;
  input s_axi_control_ARVALID;
  input mem_reg_3;
  input [3:0]s_axi_control_WSTRB;

  wire [6:0]ADDRARDADDR;
  wire A_0_ce0;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire ap_clk;
  wire [0:0]icmp_ln12_4_fu_496_p2;
  wire \icmp_ln12_4_reg_892[0]_i_10_n_0 ;
  wire \icmp_ln12_4_reg_892[0]_i_12_n_0 ;
  wire \icmp_ln12_4_reg_892[0]_i_13_n_0 ;
  wire \icmp_ln12_4_reg_892[0]_i_14_n_0 ;
  wire \icmp_ln12_4_reg_892[0]_i_15_n_0 ;
  wire \icmp_ln12_4_reg_892[0]_i_16_n_0 ;
  wire \icmp_ln12_4_reg_892[0]_i_17_n_0 ;
  wire \icmp_ln12_4_reg_892[0]_i_18_n_0 ;
  wire \icmp_ln12_4_reg_892[0]_i_19_n_0 ;
  wire \icmp_ln12_4_reg_892[0]_i_21_n_0 ;
  wire \icmp_ln12_4_reg_892[0]_i_22_n_0 ;
  wire \icmp_ln12_4_reg_892[0]_i_23_n_0 ;
  wire \icmp_ln12_4_reg_892[0]_i_24_n_0 ;
  wire \icmp_ln12_4_reg_892[0]_i_25_n_0 ;
  wire \icmp_ln12_4_reg_892[0]_i_26_n_0 ;
  wire \icmp_ln12_4_reg_892[0]_i_27_n_0 ;
  wire \icmp_ln12_4_reg_892[0]_i_28_n_0 ;
  wire \icmp_ln12_4_reg_892[0]_i_29_n_0 ;
  wire \icmp_ln12_4_reg_892[0]_i_30_n_0 ;
  wire \icmp_ln12_4_reg_892[0]_i_31_n_0 ;
  wire \icmp_ln12_4_reg_892[0]_i_32_n_0 ;
  wire \icmp_ln12_4_reg_892[0]_i_33_n_0 ;
  wire \icmp_ln12_4_reg_892[0]_i_34_n_0 ;
  wire \icmp_ln12_4_reg_892[0]_i_35_n_0 ;
  wire \icmp_ln12_4_reg_892[0]_i_36_n_0 ;
  wire \icmp_ln12_4_reg_892[0]_i_3_n_0 ;
  wire \icmp_ln12_4_reg_892[0]_i_4_n_0 ;
  wire \icmp_ln12_4_reg_892[0]_i_5_n_0 ;
  wire \icmp_ln12_4_reg_892[0]_i_6_n_0 ;
  wire \icmp_ln12_4_reg_892[0]_i_7_n_0 ;
  wire \icmp_ln12_4_reg_892[0]_i_8_n_0 ;
  wire \icmp_ln12_4_reg_892[0]_i_9_n_0 ;
  wire [31:0]\icmp_ln12_4_reg_892_reg[0] ;
  wire \icmp_ln12_4_reg_892_reg[0]_i_11_n_0 ;
  wire \icmp_ln12_4_reg_892_reg[0]_i_11_n_1 ;
  wire \icmp_ln12_4_reg_892_reg[0]_i_11_n_2 ;
  wire \icmp_ln12_4_reg_892_reg[0]_i_11_n_3 ;
  wire \icmp_ln12_4_reg_892_reg[0]_i_1_n_1 ;
  wire \icmp_ln12_4_reg_892_reg[0]_i_1_n_2 ;
  wire \icmp_ln12_4_reg_892_reg[0]_i_1_n_3 ;
  wire \icmp_ln12_4_reg_892_reg[0]_i_20_n_0 ;
  wire \icmp_ln12_4_reg_892_reg[0]_i_20_n_1 ;
  wire \icmp_ln12_4_reg_892_reg[0]_i_20_n_2 ;
  wire \icmp_ln12_4_reg_892_reg[0]_i_20_n_3 ;
  wire \icmp_ln12_4_reg_892_reg[0]_i_2_n_0 ;
  wire \icmp_ln12_4_reg_892_reg[0]_i_2_n_1 ;
  wire \icmp_ln12_4_reg_892_reg[0]_i_2_n_2 ;
  wire \icmp_ln12_4_reg_892_reg[0]_i_2_n_3 ;
  wire [3:0]int_A_4_be1;
  wire int_A_4_ce1;
  wire [6:0]mem_reg_0;
  wire mem_reg_1;
  wire mem_reg_2;
  wire mem_reg_3;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [31:0]sub_ln13_4_fu_502_p212_out;
  wire tmp_product_i_10__6_n_0;
  wire tmp_product_i_11__6_n_0;
  wire tmp_product_i_12__6_n_0;
  wire tmp_product_i_13__6_n_0;
  wire tmp_product_i_14__6_n_0;
  wire tmp_product_i_15__6_n_0;
  wire tmp_product_i_16__6_n_0;
  wire tmp_product_i_17__13_n_0;
  wire tmp_product_i_18__13_n_0;
  wire tmp_product_i_19__13_n_0;
  wire tmp_product_i_1__14_n_1;
  wire tmp_product_i_1__14_n_2;
  wire tmp_product_i_1__14_n_3;
  wire tmp_product_i_20__13_n_0;
  wire tmp_product_i_21__13_n_0;
  wire tmp_product_i_22__13_n_0;
  wire tmp_product_i_23__13_n_0;
  wire tmp_product_i_24__13_n_0;
  wire tmp_product_i_25__13_n_0;
  wire tmp_product_i_26__13_n_0;
  wire tmp_product_i_27__13_n_0;
  wire tmp_product_i_28__13_n_0;
  wire tmp_product_i_29__13_n_0;
  wire tmp_product_i_2__14_n_0;
  wire tmp_product_i_2__14_n_1;
  wire tmp_product_i_2__14_n_2;
  wire tmp_product_i_2__14_n_3;
  wire tmp_product_i_30__13_n_0;
  wire tmp_product_i_31__13_n_0;
  wire tmp_product_i_32__13_n_0;
  wire tmp_product_i_33__13_n_0;
  wire tmp_product_i_34__13_n_0;
  wire tmp_product_i_35__13_n_0;
  wire tmp_product_i_36__13_n_0;
  wire tmp_product_i_37__13_n_0;
  wire tmp_product_i_38__13_n_0;
  wire tmp_product_i_39__13_n_0;
  wire tmp_product_i_3__14_n_0;
  wire tmp_product_i_3__14_n_1;
  wire tmp_product_i_3__14_n_2;
  wire tmp_product_i_3__14_n_3;
  wire tmp_product_i_40__13_n_0;
  wire tmp_product_i_4__14_n_0;
  wire tmp_product_i_4__14_n_1;
  wire tmp_product_i_4__14_n_2;
  wire tmp_product_i_4__14_n_3;
  wire tmp_product_i_5__14_n_0;
  wire tmp_product_i_5__14_n_1;
  wire tmp_product_i_5__14_n_2;
  wire tmp_product_i_5__14_n_3;
  wire tmp_product_i_6__14_n_0;
  wire tmp_product_i_6__14_n_1;
  wire tmp_product_i_6__14_n_2;
  wire tmp_product_i_6__14_n_3;
  wire tmp_product_i_7__14_n_0;
  wire tmp_product_i_7__14_n_1;
  wire tmp_product_i_7__14_n_2;
  wire tmp_product_i_7__14_n_3;
  wire tmp_product_i_8__14_n_0;
  wire tmp_product_i_8__14_n_1;
  wire tmp_product_i_8__14_n_2;
  wire tmp_product_i_8__14_n_3;
  wire tmp_product_i_9__6_n_0;
  wire [3:0]\NLW_icmp_ln12_4_reg_892_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln12_4_reg_892_reg[0]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln12_4_reg_892_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln12_4_reg_892_reg[0]_i_20_O_UNCONNECTED ;
  wire NLW_mem_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_RDADDRECC_UNCONNECTED;
  wire [3:3]NLW_tmp_product_i_1__14_CO_UNCONNECTED;

  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_4_reg_892[0]_i_10 
       (.I0(DOBDO[24]),
        .I1(\icmp_ln12_4_reg_892_reg[0] [24]),
        .I2(DOBDO[25]),
        .I3(\icmp_ln12_4_reg_892_reg[0] [25]),
        .O(\icmp_ln12_4_reg_892[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_4_reg_892[0]_i_12 
       (.I0(DOBDO[22]),
        .I1(\icmp_ln12_4_reg_892_reg[0] [22]),
        .I2(\icmp_ln12_4_reg_892_reg[0] [23]),
        .I3(DOBDO[23]),
        .O(\icmp_ln12_4_reg_892[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_4_reg_892[0]_i_13 
       (.I0(DOBDO[20]),
        .I1(\icmp_ln12_4_reg_892_reg[0] [20]),
        .I2(\icmp_ln12_4_reg_892_reg[0] [21]),
        .I3(DOBDO[21]),
        .O(\icmp_ln12_4_reg_892[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_4_reg_892[0]_i_14 
       (.I0(DOBDO[18]),
        .I1(\icmp_ln12_4_reg_892_reg[0] [18]),
        .I2(\icmp_ln12_4_reg_892_reg[0] [19]),
        .I3(DOBDO[19]),
        .O(\icmp_ln12_4_reg_892[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_4_reg_892[0]_i_15 
       (.I0(DOBDO[16]),
        .I1(\icmp_ln12_4_reg_892_reg[0] [16]),
        .I2(\icmp_ln12_4_reg_892_reg[0] [17]),
        .I3(DOBDO[17]),
        .O(\icmp_ln12_4_reg_892[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_4_reg_892[0]_i_16 
       (.I0(DOBDO[22]),
        .I1(\icmp_ln12_4_reg_892_reg[0] [22]),
        .I2(DOBDO[23]),
        .I3(\icmp_ln12_4_reg_892_reg[0] [23]),
        .O(\icmp_ln12_4_reg_892[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_4_reg_892[0]_i_17 
       (.I0(DOBDO[20]),
        .I1(\icmp_ln12_4_reg_892_reg[0] [20]),
        .I2(DOBDO[21]),
        .I3(\icmp_ln12_4_reg_892_reg[0] [21]),
        .O(\icmp_ln12_4_reg_892[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_4_reg_892[0]_i_18 
       (.I0(DOBDO[18]),
        .I1(\icmp_ln12_4_reg_892_reg[0] [18]),
        .I2(DOBDO[19]),
        .I3(\icmp_ln12_4_reg_892_reg[0] [19]),
        .O(\icmp_ln12_4_reg_892[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_4_reg_892[0]_i_19 
       (.I0(DOBDO[16]),
        .I1(\icmp_ln12_4_reg_892_reg[0] [16]),
        .I2(DOBDO[17]),
        .I3(\icmp_ln12_4_reg_892_reg[0] [17]),
        .O(\icmp_ln12_4_reg_892[0]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_4_reg_892[0]_i_21 
       (.I0(DOBDO[14]),
        .I1(\icmp_ln12_4_reg_892_reg[0] [14]),
        .I2(\icmp_ln12_4_reg_892_reg[0] [15]),
        .I3(DOBDO[15]),
        .O(\icmp_ln12_4_reg_892[0]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_4_reg_892[0]_i_22 
       (.I0(DOBDO[12]),
        .I1(\icmp_ln12_4_reg_892_reg[0] [12]),
        .I2(\icmp_ln12_4_reg_892_reg[0] [13]),
        .I3(DOBDO[13]),
        .O(\icmp_ln12_4_reg_892[0]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_4_reg_892[0]_i_23 
       (.I0(DOBDO[10]),
        .I1(\icmp_ln12_4_reg_892_reg[0] [10]),
        .I2(\icmp_ln12_4_reg_892_reg[0] [11]),
        .I3(DOBDO[11]),
        .O(\icmp_ln12_4_reg_892[0]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_4_reg_892[0]_i_24 
       (.I0(DOBDO[8]),
        .I1(\icmp_ln12_4_reg_892_reg[0] [8]),
        .I2(\icmp_ln12_4_reg_892_reg[0] [9]),
        .I3(DOBDO[9]),
        .O(\icmp_ln12_4_reg_892[0]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_4_reg_892[0]_i_25 
       (.I0(DOBDO[14]),
        .I1(\icmp_ln12_4_reg_892_reg[0] [14]),
        .I2(DOBDO[15]),
        .I3(\icmp_ln12_4_reg_892_reg[0] [15]),
        .O(\icmp_ln12_4_reg_892[0]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_4_reg_892[0]_i_26 
       (.I0(DOBDO[12]),
        .I1(\icmp_ln12_4_reg_892_reg[0] [12]),
        .I2(DOBDO[13]),
        .I3(\icmp_ln12_4_reg_892_reg[0] [13]),
        .O(\icmp_ln12_4_reg_892[0]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_4_reg_892[0]_i_27 
       (.I0(DOBDO[10]),
        .I1(\icmp_ln12_4_reg_892_reg[0] [10]),
        .I2(DOBDO[11]),
        .I3(\icmp_ln12_4_reg_892_reg[0] [11]),
        .O(\icmp_ln12_4_reg_892[0]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_4_reg_892[0]_i_28 
       (.I0(DOBDO[8]),
        .I1(\icmp_ln12_4_reg_892_reg[0] [8]),
        .I2(DOBDO[9]),
        .I3(\icmp_ln12_4_reg_892_reg[0] [9]),
        .O(\icmp_ln12_4_reg_892[0]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_4_reg_892[0]_i_29 
       (.I0(DOBDO[6]),
        .I1(\icmp_ln12_4_reg_892_reg[0] [6]),
        .I2(\icmp_ln12_4_reg_892_reg[0] [7]),
        .I3(DOBDO[7]),
        .O(\icmp_ln12_4_reg_892[0]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_4_reg_892[0]_i_3 
       (.I0(DOBDO[30]),
        .I1(\icmp_ln12_4_reg_892_reg[0] [30]),
        .I2(\icmp_ln12_4_reg_892_reg[0] [31]),
        .I3(DOBDO[31]),
        .O(\icmp_ln12_4_reg_892[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_4_reg_892[0]_i_30 
       (.I0(DOBDO[4]),
        .I1(\icmp_ln12_4_reg_892_reg[0] [4]),
        .I2(\icmp_ln12_4_reg_892_reg[0] [5]),
        .I3(DOBDO[5]),
        .O(\icmp_ln12_4_reg_892[0]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_4_reg_892[0]_i_31 
       (.I0(DOBDO[2]),
        .I1(\icmp_ln12_4_reg_892_reg[0] [2]),
        .I2(\icmp_ln12_4_reg_892_reg[0] [3]),
        .I3(DOBDO[3]),
        .O(\icmp_ln12_4_reg_892[0]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_4_reg_892[0]_i_32 
       (.I0(DOBDO[0]),
        .I1(\icmp_ln12_4_reg_892_reg[0] [0]),
        .I2(\icmp_ln12_4_reg_892_reg[0] [1]),
        .I3(DOBDO[1]),
        .O(\icmp_ln12_4_reg_892[0]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_4_reg_892[0]_i_33 
       (.I0(DOBDO[6]),
        .I1(\icmp_ln12_4_reg_892_reg[0] [6]),
        .I2(DOBDO[7]),
        .I3(\icmp_ln12_4_reg_892_reg[0] [7]),
        .O(\icmp_ln12_4_reg_892[0]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_4_reg_892[0]_i_34 
       (.I0(DOBDO[4]),
        .I1(\icmp_ln12_4_reg_892_reg[0] [4]),
        .I2(DOBDO[5]),
        .I3(\icmp_ln12_4_reg_892_reg[0] [5]),
        .O(\icmp_ln12_4_reg_892[0]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_4_reg_892[0]_i_35 
       (.I0(DOBDO[2]),
        .I1(\icmp_ln12_4_reg_892_reg[0] [2]),
        .I2(DOBDO[3]),
        .I3(\icmp_ln12_4_reg_892_reg[0] [3]),
        .O(\icmp_ln12_4_reg_892[0]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_4_reg_892[0]_i_36 
       (.I0(DOBDO[0]),
        .I1(\icmp_ln12_4_reg_892_reg[0] [0]),
        .I2(DOBDO[1]),
        .I3(\icmp_ln12_4_reg_892_reg[0] [1]),
        .O(\icmp_ln12_4_reg_892[0]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_4_reg_892[0]_i_4 
       (.I0(DOBDO[28]),
        .I1(\icmp_ln12_4_reg_892_reg[0] [28]),
        .I2(\icmp_ln12_4_reg_892_reg[0] [29]),
        .I3(DOBDO[29]),
        .O(\icmp_ln12_4_reg_892[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_4_reg_892[0]_i_5 
       (.I0(DOBDO[26]),
        .I1(\icmp_ln12_4_reg_892_reg[0] [26]),
        .I2(\icmp_ln12_4_reg_892_reg[0] [27]),
        .I3(DOBDO[27]),
        .O(\icmp_ln12_4_reg_892[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_4_reg_892[0]_i_6 
       (.I0(DOBDO[24]),
        .I1(\icmp_ln12_4_reg_892_reg[0] [24]),
        .I2(\icmp_ln12_4_reg_892_reg[0] [25]),
        .I3(DOBDO[25]),
        .O(\icmp_ln12_4_reg_892[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_4_reg_892[0]_i_7 
       (.I0(DOBDO[30]),
        .I1(\icmp_ln12_4_reg_892_reg[0] [30]),
        .I2(DOBDO[31]),
        .I3(\icmp_ln12_4_reg_892_reg[0] [31]),
        .O(\icmp_ln12_4_reg_892[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_4_reg_892[0]_i_8 
       (.I0(DOBDO[28]),
        .I1(\icmp_ln12_4_reg_892_reg[0] [28]),
        .I2(DOBDO[29]),
        .I3(\icmp_ln12_4_reg_892_reg[0] [29]),
        .O(\icmp_ln12_4_reg_892[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_4_reg_892[0]_i_9 
       (.I0(DOBDO[26]),
        .I1(\icmp_ln12_4_reg_892_reg[0] [26]),
        .I2(DOBDO[27]),
        .I3(\icmp_ln12_4_reg_892_reg[0] [27]),
        .O(\icmp_ln12_4_reg_892[0]_i_9_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln12_4_reg_892_reg[0]_i_1 
       (.CI(\icmp_ln12_4_reg_892_reg[0]_i_2_n_0 ),
        .CO({icmp_ln12_4_fu_496_p2,\icmp_ln12_4_reg_892_reg[0]_i_1_n_1 ,\icmp_ln12_4_reg_892_reg[0]_i_1_n_2 ,\icmp_ln12_4_reg_892_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln12_4_reg_892[0]_i_3_n_0 ,\icmp_ln12_4_reg_892[0]_i_4_n_0 ,\icmp_ln12_4_reg_892[0]_i_5_n_0 ,\icmp_ln12_4_reg_892[0]_i_6_n_0 }),
        .O(\NLW_icmp_ln12_4_reg_892_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln12_4_reg_892[0]_i_7_n_0 ,\icmp_ln12_4_reg_892[0]_i_8_n_0 ,\icmp_ln12_4_reg_892[0]_i_9_n_0 ,\icmp_ln12_4_reg_892[0]_i_10_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln12_4_reg_892_reg[0]_i_11 
       (.CI(\icmp_ln12_4_reg_892_reg[0]_i_20_n_0 ),
        .CO({\icmp_ln12_4_reg_892_reg[0]_i_11_n_0 ,\icmp_ln12_4_reg_892_reg[0]_i_11_n_1 ,\icmp_ln12_4_reg_892_reg[0]_i_11_n_2 ,\icmp_ln12_4_reg_892_reg[0]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln12_4_reg_892[0]_i_21_n_0 ,\icmp_ln12_4_reg_892[0]_i_22_n_0 ,\icmp_ln12_4_reg_892[0]_i_23_n_0 ,\icmp_ln12_4_reg_892[0]_i_24_n_0 }),
        .O(\NLW_icmp_ln12_4_reg_892_reg[0]_i_11_O_UNCONNECTED [3:0]),
        .S({\icmp_ln12_4_reg_892[0]_i_25_n_0 ,\icmp_ln12_4_reg_892[0]_i_26_n_0 ,\icmp_ln12_4_reg_892[0]_i_27_n_0 ,\icmp_ln12_4_reg_892[0]_i_28_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln12_4_reg_892_reg[0]_i_2 
       (.CI(\icmp_ln12_4_reg_892_reg[0]_i_11_n_0 ),
        .CO({\icmp_ln12_4_reg_892_reg[0]_i_2_n_0 ,\icmp_ln12_4_reg_892_reg[0]_i_2_n_1 ,\icmp_ln12_4_reg_892_reg[0]_i_2_n_2 ,\icmp_ln12_4_reg_892_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln12_4_reg_892[0]_i_12_n_0 ,\icmp_ln12_4_reg_892[0]_i_13_n_0 ,\icmp_ln12_4_reg_892[0]_i_14_n_0 ,\icmp_ln12_4_reg_892[0]_i_15_n_0 }),
        .O(\NLW_icmp_ln12_4_reg_892_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln12_4_reg_892[0]_i_16_n_0 ,\icmp_ln12_4_reg_892[0]_i_17_n_0 ,\icmp_ln12_4_reg_892[0]_i_18_n_0 ,\icmp_ln12_4_reg_892[0]_i_19_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln12_4_reg_892_reg[0]_i_20 
       (.CI(1'b0),
        .CO({\icmp_ln12_4_reg_892_reg[0]_i_20_n_0 ,\icmp_ln12_4_reg_892_reg[0]_i_20_n_1 ,\icmp_ln12_4_reg_892_reg[0]_i_20_n_2 ,\icmp_ln12_4_reg_892_reg[0]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln12_4_reg_892[0]_i_29_n_0 ,\icmp_ln12_4_reg_892[0]_i_30_n_0 ,\icmp_ln12_4_reg_892[0]_i_31_n_0 ,\icmp_ln12_4_reg_892[0]_i_32_n_0 }),
        .O(\NLW_icmp_ln12_4_reg_892_reg[0]_i_20_O_UNCONNECTED [3:0]),
        .S({\icmp_ln12_4_reg_892[0]_i_33_n_0 ,\icmp_ln12_4_reg_892[0]_i_34_n_0 ,\icmp_ln12_4_reg_892[0]_i_35_n_0 ,\icmp_ln12_4_reg_892[0]_i_36_n_0 }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "896" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,mem_reg_0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_DBITERR_UNCONNECTED),
        .DIADI(s_axi_control_WDATA),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(int_A_4_ce1),
        .ENBWREN(A_0_ce0),
        .INJECTDBITERR(NLW_mem_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_SBITERR_UNCONNECTED),
        .WEA(int_A_4_be1),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hF888)) 
    mem_reg_i_1__10
       (.I0(s_axi_control_WVALID),
        .I1(mem_reg_1),
        .I2(mem_reg_2),
        .I3(s_axi_control_ARVALID),
        .O(int_A_4_ce1));
  LUT6 #(
    .INIT(64'h0888000000000000)) 
    mem_reg_i_2__10
       (.I0(mem_reg_3),
        .I1(s_axi_control_WVALID),
        .I2(mem_reg_2),
        .I3(s_axi_control_ARVALID),
        .I4(mem_reg_1),
        .I5(s_axi_control_WSTRB[3]),
        .O(int_A_4_be1[3]));
  LUT6 #(
    .INIT(64'h0888000000000000)) 
    mem_reg_i_3__11
       (.I0(mem_reg_3),
        .I1(s_axi_control_WVALID),
        .I2(mem_reg_2),
        .I3(s_axi_control_ARVALID),
        .I4(mem_reg_1),
        .I5(s_axi_control_WSTRB[2]),
        .O(int_A_4_be1[2]));
  LUT6 #(
    .INIT(64'h0888000000000000)) 
    mem_reg_i_4__11
       (.I0(mem_reg_3),
        .I1(s_axi_control_WVALID),
        .I2(mem_reg_2),
        .I3(s_axi_control_ARVALID),
        .I4(mem_reg_1),
        .I5(s_axi_control_WSTRB[1]),
        .O(int_A_4_be1[1]));
  LUT6 #(
    .INIT(64'h0888000000000000)) 
    mem_reg_i_5__11
       (.I0(mem_reg_3),
        .I1(s_axi_control_WVALID),
        .I2(mem_reg_2),
        .I3(s_axi_control_ARVALID),
        .I4(mem_reg_1),
        .I5(s_axi_control_WSTRB[0]),
        .O(int_A_4_be1[0]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_10__6
       (.I0(DOBDO[30]),
        .I1(\icmp_ln12_4_reg_892_reg[0] [30]),
        .O(tmp_product_i_10__6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_11__6
       (.I0(DOBDO[29]),
        .I1(\icmp_ln12_4_reg_892_reg[0] [29]),
        .O(tmp_product_i_11__6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_12__6
       (.I0(DOBDO[28]),
        .I1(\icmp_ln12_4_reg_892_reg[0] [28]),
        .O(tmp_product_i_12__6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_13__6
       (.I0(DOBDO[27]),
        .I1(\icmp_ln12_4_reg_892_reg[0] [27]),
        .O(tmp_product_i_13__6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_14__6
       (.I0(DOBDO[26]),
        .I1(\icmp_ln12_4_reg_892_reg[0] [26]),
        .O(tmp_product_i_14__6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_15__6
       (.I0(DOBDO[25]),
        .I1(\icmp_ln12_4_reg_892_reg[0] [25]),
        .O(tmp_product_i_15__6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_16__6
       (.I0(DOBDO[24]),
        .I1(\icmp_ln12_4_reg_892_reg[0] [24]),
        .O(tmp_product_i_16__6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_17__13
       (.I0(DOBDO[23]),
        .I1(\icmp_ln12_4_reg_892_reg[0] [23]),
        .O(tmp_product_i_17__13_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_18__13
       (.I0(DOBDO[22]),
        .I1(\icmp_ln12_4_reg_892_reg[0] [22]),
        .O(tmp_product_i_18__13_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_19__13
       (.I0(DOBDO[21]),
        .I1(\icmp_ln12_4_reg_892_reg[0] [21]),
        .O(tmp_product_i_19__13_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_1__14
       (.CI(tmp_product_i_2__14_n_0),
        .CO({NLW_tmp_product_i_1__14_CO_UNCONNECTED[3],tmp_product_i_1__14_n_1,tmp_product_i_1__14_n_2,tmp_product_i_1__14_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,DOBDO[30:28]}),
        .O(sub_ln13_4_fu_502_p212_out[31:28]),
        .S({tmp_product_i_9__6_n_0,tmp_product_i_10__6_n_0,tmp_product_i_11__6_n_0,tmp_product_i_12__6_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_20__13
       (.I0(DOBDO[20]),
        .I1(\icmp_ln12_4_reg_892_reg[0] [20]),
        .O(tmp_product_i_20__13_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_21__13
       (.I0(DOBDO[19]),
        .I1(\icmp_ln12_4_reg_892_reg[0] [19]),
        .O(tmp_product_i_21__13_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_22__13
       (.I0(DOBDO[18]),
        .I1(\icmp_ln12_4_reg_892_reg[0] [18]),
        .O(tmp_product_i_22__13_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_23__13
       (.I0(DOBDO[17]),
        .I1(\icmp_ln12_4_reg_892_reg[0] [17]),
        .O(tmp_product_i_23__13_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_24__13
       (.I0(DOBDO[16]),
        .I1(\icmp_ln12_4_reg_892_reg[0] [16]),
        .O(tmp_product_i_24__13_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_25__13
       (.I0(DOBDO[15]),
        .I1(\icmp_ln12_4_reg_892_reg[0] [15]),
        .O(tmp_product_i_25__13_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_26__13
       (.I0(DOBDO[14]),
        .I1(\icmp_ln12_4_reg_892_reg[0] [14]),
        .O(tmp_product_i_26__13_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_27__13
       (.I0(DOBDO[13]),
        .I1(\icmp_ln12_4_reg_892_reg[0] [13]),
        .O(tmp_product_i_27__13_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_28__13
       (.I0(DOBDO[12]),
        .I1(\icmp_ln12_4_reg_892_reg[0] [12]),
        .O(tmp_product_i_28__13_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_29__13
       (.I0(DOBDO[11]),
        .I1(\icmp_ln12_4_reg_892_reg[0] [11]),
        .O(tmp_product_i_29__13_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_2__14
       (.CI(tmp_product_i_3__14_n_0),
        .CO({tmp_product_i_2__14_n_0,tmp_product_i_2__14_n_1,tmp_product_i_2__14_n_2,tmp_product_i_2__14_n_3}),
        .CYINIT(1'b0),
        .DI(DOBDO[27:24]),
        .O(sub_ln13_4_fu_502_p212_out[27:24]),
        .S({tmp_product_i_13__6_n_0,tmp_product_i_14__6_n_0,tmp_product_i_15__6_n_0,tmp_product_i_16__6_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_30__13
       (.I0(DOBDO[10]),
        .I1(\icmp_ln12_4_reg_892_reg[0] [10]),
        .O(tmp_product_i_30__13_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_31__13
       (.I0(DOBDO[9]),
        .I1(\icmp_ln12_4_reg_892_reg[0] [9]),
        .O(tmp_product_i_31__13_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_32__13
       (.I0(DOBDO[8]),
        .I1(\icmp_ln12_4_reg_892_reg[0] [8]),
        .O(tmp_product_i_32__13_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_33__13
       (.I0(DOBDO[7]),
        .I1(\icmp_ln12_4_reg_892_reg[0] [7]),
        .O(tmp_product_i_33__13_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_34__13
       (.I0(DOBDO[6]),
        .I1(\icmp_ln12_4_reg_892_reg[0] [6]),
        .O(tmp_product_i_34__13_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_35__13
       (.I0(DOBDO[5]),
        .I1(\icmp_ln12_4_reg_892_reg[0] [5]),
        .O(tmp_product_i_35__13_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_36__13
       (.I0(DOBDO[4]),
        .I1(\icmp_ln12_4_reg_892_reg[0] [4]),
        .O(tmp_product_i_36__13_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_37__13
       (.I0(DOBDO[3]),
        .I1(\icmp_ln12_4_reg_892_reg[0] [3]),
        .O(tmp_product_i_37__13_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_38__13
       (.I0(DOBDO[2]),
        .I1(\icmp_ln12_4_reg_892_reg[0] [2]),
        .O(tmp_product_i_38__13_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_39__13
       (.I0(DOBDO[1]),
        .I1(\icmp_ln12_4_reg_892_reg[0] [1]),
        .O(tmp_product_i_39__13_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_3__14
       (.CI(tmp_product_i_4__14_n_0),
        .CO({tmp_product_i_3__14_n_0,tmp_product_i_3__14_n_1,tmp_product_i_3__14_n_2,tmp_product_i_3__14_n_3}),
        .CYINIT(1'b0),
        .DI(DOBDO[23:20]),
        .O(sub_ln13_4_fu_502_p212_out[23:20]),
        .S({tmp_product_i_17__13_n_0,tmp_product_i_18__13_n_0,tmp_product_i_19__13_n_0,tmp_product_i_20__13_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_40__13
       (.I0(DOBDO[0]),
        .I1(\icmp_ln12_4_reg_892_reg[0] [0]),
        .O(tmp_product_i_40__13_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_4__14
       (.CI(tmp_product_i_5__14_n_0),
        .CO({tmp_product_i_4__14_n_0,tmp_product_i_4__14_n_1,tmp_product_i_4__14_n_2,tmp_product_i_4__14_n_3}),
        .CYINIT(1'b0),
        .DI(DOBDO[19:16]),
        .O(sub_ln13_4_fu_502_p212_out[19:16]),
        .S({tmp_product_i_21__13_n_0,tmp_product_i_22__13_n_0,tmp_product_i_23__13_n_0,tmp_product_i_24__13_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_5__14
       (.CI(tmp_product_i_6__14_n_0),
        .CO({tmp_product_i_5__14_n_0,tmp_product_i_5__14_n_1,tmp_product_i_5__14_n_2,tmp_product_i_5__14_n_3}),
        .CYINIT(1'b0),
        .DI(DOBDO[15:12]),
        .O(sub_ln13_4_fu_502_p212_out[15:12]),
        .S({tmp_product_i_25__13_n_0,tmp_product_i_26__13_n_0,tmp_product_i_27__13_n_0,tmp_product_i_28__13_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_6__14
       (.CI(tmp_product_i_7__14_n_0),
        .CO({tmp_product_i_6__14_n_0,tmp_product_i_6__14_n_1,tmp_product_i_6__14_n_2,tmp_product_i_6__14_n_3}),
        .CYINIT(1'b0),
        .DI(DOBDO[11:8]),
        .O(sub_ln13_4_fu_502_p212_out[11:8]),
        .S({tmp_product_i_29__13_n_0,tmp_product_i_30__13_n_0,tmp_product_i_31__13_n_0,tmp_product_i_32__13_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_7__14
       (.CI(tmp_product_i_8__14_n_0),
        .CO({tmp_product_i_7__14_n_0,tmp_product_i_7__14_n_1,tmp_product_i_7__14_n_2,tmp_product_i_7__14_n_3}),
        .CYINIT(1'b0),
        .DI(DOBDO[7:4]),
        .O(sub_ln13_4_fu_502_p212_out[7:4]),
        .S({tmp_product_i_33__13_n_0,tmp_product_i_34__13_n_0,tmp_product_i_35__13_n_0,tmp_product_i_36__13_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_8__14
       (.CI(1'b0),
        .CO({tmp_product_i_8__14_n_0,tmp_product_i_8__14_n_1,tmp_product_i_8__14_n_2,tmp_product_i_8__14_n_3}),
        .CYINIT(1'b1),
        .DI(DOBDO[3:0]),
        .O(sub_ln13_4_fu_502_p212_out[3:0]),
        .S({tmp_product_i_37__13_n_0,tmp_product_i_38__13_n_0,tmp_product_i_39__13_n_0,tmp_product_i_40__13_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_9__6
       (.I0(DOBDO[31]),
        .I1(\icmp_ln12_4_reg_892_reg[0] [31]),
        .O(tmp_product_i_9__6_n_0));
endmodule

(* ORIG_REF_NAME = "eucDis_control_s_axi_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eucDis_control_s_axi_ram_19
   (DOADO,
    DOBDO,
    icmp_ln12_5_fu_514_p2,
    sub_ln13_5_fu_520_p211_out,
    ap_clk,
    A_0_ce0,
    ADDRARDADDR,
    mem_reg_0,
    s_axi_control_WDATA,
    \icmp_ln12_5_reg_909_reg[0] ,
    s_axi_control_WVALID,
    mem_reg_1,
    mem_reg_2,
    s_axi_control_ARVALID,
    mem_reg_3,
    s_axi_control_WSTRB);
  output [31:0]DOADO;
  output [31:0]DOBDO;
  output [0:0]icmp_ln12_5_fu_514_p2;
  output [31:0]sub_ln13_5_fu_520_p211_out;
  input ap_clk;
  input A_0_ce0;
  input [6:0]ADDRARDADDR;
  input [6:0]mem_reg_0;
  input [31:0]s_axi_control_WDATA;
  input [31:0]\icmp_ln12_5_reg_909_reg[0] ;
  input s_axi_control_WVALID;
  input mem_reg_1;
  input mem_reg_2;
  input s_axi_control_ARVALID;
  input mem_reg_3;
  input [3:0]s_axi_control_WSTRB;

  wire [6:0]ADDRARDADDR;
  wire A_0_ce0;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire ap_clk;
  wire [0:0]icmp_ln12_5_fu_514_p2;
  wire \icmp_ln12_5_reg_909[0]_i_10_n_0 ;
  wire \icmp_ln12_5_reg_909[0]_i_12_n_0 ;
  wire \icmp_ln12_5_reg_909[0]_i_13_n_0 ;
  wire \icmp_ln12_5_reg_909[0]_i_14_n_0 ;
  wire \icmp_ln12_5_reg_909[0]_i_15_n_0 ;
  wire \icmp_ln12_5_reg_909[0]_i_16_n_0 ;
  wire \icmp_ln12_5_reg_909[0]_i_17_n_0 ;
  wire \icmp_ln12_5_reg_909[0]_i_18_n_0 ;
  wire \icmp_ln12_5_reg_909[0]_i_19_n_0 ;
  wire \icmp_ln12_5_reg_909[0]_i_21_n_0 ;
  wire \icmp_ln12_5_reg_909[0]_i_22_n_0 ;
  wire \icmp_ln12_5_reg_909[0]_i_23_n_0 ;
  wire \icmp_ln12_5_reg_909[0]_i_24_n_0 ;
  wire \icmp_ln12_5_reg_909[0]_i_25_n_0 ;
  wire \icmp_ln12_5_reg_909[0]_i_26_n_0 ;
  wire \icmp_ln12_5_reg_909[0]_i_27_n_0 ;
  wire \icmp_ln12_5_reg_909[0]_i_28_n_0 ;
  wire \icmp_ln12_5_reg_909[0]_i_29_n_0 ;
  wire \icmp_ln12_5_reg_909[0]_i_30_n_0 ;
  wire \icmp_ln12_5_reg_909[0]_i_31_n_0 ;
  wire \icmp_ln12_5_reg_909[0]_i_32_n_0 ;
  wire \icmp_ln12_5_reg_909[0]_i_33_n_0 ;
  wire \icmp_ln12_5_reg_909[0]_i_34_n_0 ;
  wire \icmp_ln12_5_reg_909[0]_i_35_n_0 ;
  wire \icmp_ln12_5_reg_909[0]_i_36_n_0 ;
  wire \icmp_ln12_5_reg_909[0]_i_3_n_0 ;
  wire \icmp_ln12_5_reg_909[0]_i_4_n_0 ;
  wire \icmp_ln12_5_reg_909[0]_i_5_n_0 ;
  wire \icmp_ln12_5_reg_909[0]_i_6_n_0 ;
  wire \icmp_ln12_5_reg_909[0]_i_7_n_0 ;
  wire \icmp_ln12_5_reg_909[0]_i_8_n_0 ;
  wire \icmp_ln12_5_reg_909[0]_i_9_n_0 ;
  wire [31:0]\icmp_ln12_5_reg_909_reg[0] ;
  wire \icmp_ln12_5_reg_909_reg[0]_i_11_n_0 ;
  wire \icmp_ln12_5_reg_909_reg[0]_i_11_n_1 ;
  wire \icmp_ln12_5_reg_909_reg[0]_i_11_n_2 ;
  wire \icmp_ln12_5_reg_909_reg[0]_i_11_n_3 ;
  wire \icmp_ln12_5_reg_909_reg[0]_i_1_n_1 ;
  wire \icmp_ln12_5_reg_909_reg[0]_i_1_n_2 ;
  wire \icmp_ln12_5_reg_909_reg[0]_i_1_n_3 ;
  wire \icmp_ln12_5_reg_909_reg[0]_i_20_n_0 ;
  wire \icmp_ln12_5_reg_909_reg[0]_i_20_n_1 ;
  wire \icmp_ln12_5_reg_909_reg[0]_i_20_n_2 ;
  wire \icmp_ln12_5_reg_909_reg[0]_i_20_n_3 ;
  wire \icmp_ln12_5_reg_909_reg[0]_i_2_n_0 ;
  wire \icmp_ln12_5_reg_909_reg[0]_i_2_n_1 ;
  wire \icmp_ln12_5_reg_909_reg[0]_i_2_n_2 ;
  wire \icmp_ln12_5_reg_909_reg[0]_i_2_n_3 ;
  wire [3:0]int_A_5_be1;
  wire int_A_5_ce1;
  wire [6:0]mem_reg_0;
  wire mem_reg_1;
  wire mem_reg_2;
  wire mem_reg_3;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [31:0]sub_ln13_5_fu_520_p211_out;
  wire tmp_product_i_10__3_n_0;
  wire tmp_product_i_11__3_n_0;
  wire tmp_product_i_12__3_n_0;
  wire tmp_product_i_13__3_n_0;
  wire tmp_product_i_14__3_n_0;
  wire tmp_product_i_15__3_n_0;
  wire tmp_product_i_16__3_n_0;
  wire tmp_product_i_17__7_n_0;
  wire tmp_product_i_18__7_n_0;
  wire tmp_product_i_19__7_n_0;
  wire tmp_product_i_1__8_n_1;
  wire tmp_product_i_1__8_n_2;
  wire tmp_product_i_1__8_n_3;
  wire tmp_product_i_20__7_n_0;
  wire tmp_product_i_21__7_n_0;
  wire tmp_product_i_22__7_n_0;
  wire tmp_product_i_23__7_n_0;
  wire tmp_product_i_24__7_n_0;
  wire tmp_product_i_25__7_n_0;
  wire tmp_product_i_26__7_n_0;
  wire tmp_product_i_27__7_n_0;
  wire tmp_product_i_28__7_n_0;
  wire tmp_product_i_29__7_n_0;
  wire tmp_product_i_2__8_n_0;
  wire tmp_product_i_2__8_n_1;
  wire tmp_product_i_2__8_n_2;
  wire tmp_product_i_2__8_n_3;
  wire tmp_product_i_30__7_n_0;
  wire tmp_product_i_31__7_n_0;
  wire tmp_product_i_32__7_n_0;
  wire tmp_product_i_33__7_n_0;
  wire tmp_product_i_34__7_n_0;
  wire tmp_product_i_35__7_n_0;
  wire tmp_product_i_36__7_n_0;
  wire tmp_product_i_37__7_n_0;
  wire tmp_product_i_38__7_n_0;
  wire tmp_product_i_39__7_n_0;
  wire tmp_product_i_3__8_n_0;
  wire tmp_product_i_3__8_n_1;
  wire tmp_product_i_3__8_n_2;
  wire tmp_product_i_3__8_n_3;
  wire tmp_product_i_40__7_n_0;
  wire tmp_product_i_4__8_n_0;
  wire tmp_product_i_4__8_n_1;
  wire tmp_product_i_4__8_n_2;
  wire tmp_product_i_4__8_n_3;
  wire tmp_product_i_5__8_n_0;
  wire tmp_product_i_5__8_n_1;
  wire tmp_product_i_5__8_n_2;
  wire tmp_product_i_5__8_n_3;
  wire tmp_product_i_6__8_n_0;
  wire tmp_product_i_6__8_n_1;
  wire tmp_product_i_6__8_n_2;
  wire tmp_product_i_6__8_n_3;
  wire tmp_product_i_7__8_n_0;
  wire tmp_product_i_7__8_n_1;
  wire tmp_product_i_7__8_n_2;
  wire tmp_product_i_7__8_n_3;
  wire tmp_product_i_8__8_n_0;
  wire tmp_product_i_8__8_n_1;
  wire tmp_product_i_8__8_n_2;
  wire tmp_product_i_8__8_n_3;
  wire tmp_product_i_9__3_n_0;
  wire [3:0]\NLW_icmp_ln12_5_reg_909_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln12_5_reg_909_reg[0]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln12_5_reg_909_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln12_5_reg_909_reg[0]_i_20_O_UNCONNECTED ;
  wire NLW_mem_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_RDADDRECC_UNCONNECTED;
  wire [3:3]NLW_tmp_product_i_1__8_CO_UNCONNECTED;

  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_5_reg_909[0]_i_10 
       (.I0(DOBDO[24]),
        .I1(\icmp_ln12_5_reg_909_reg[0] [24]),
        .I2(DOBDO[25]),
        .I3(\icmp_ln12_5_reg_909_reg[0] [25]),
        .O(\icmp_ln12_5_reg_909[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_5_reg_909[0]_i_12 
       (.I0(DOBDO[22]),
        .I1(\icmp_ln12_5_reg_909_reg[0] [22]),
        .I2(\icmp_ln12_5_reg_909_reg[0] [23]),
        .I3(DOBDO[23]),
        .O(\icmp_ln12_5_reg_909[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_5_reg_909[0]_i_13 
       (.I0(DOBDO[20]),
        .I1(\icmp_ln12_5_reg_909_reg[0] [20]),
        .I2(\icmp_ln12_5_reg_909_reg[0] [21]),
        .I3(DOBDO[21]),
        .O(\icmp_ln12_5_reg_909[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_5_reg_909[0]_i_14 
       (.I0(DOBDO[18]),
        .I1(\icmp_ln12_5_reg_909_reg[0] [18]),
        .I2(\icmp_ln12_5_reg_909_reg[0] [19]),
        .I3(DOBDO[19]),
        .O(\icmp_ln12_5_reg_909[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_5_reg_909[0]_i_15 
       (.I0(DOBDO[16]),
        .I1(\icmp_ln12_5_reg_909_reg[0] [16]),
        .I2(\icmp_ln12_5_reg_909_reg[0] [17]),
        .I3(DOBDO[17]),
        .O(\icmp_ln12_5_reg_909[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_5_reg_909[0]_i_16 
       (.I0(DOBDO[22]),
        .I1(\icmp_ln12_5_reg_909_reg[0] [22]),
        .I2(DOBDO[23]),
        .I3(\icmp_ln12_5_reg_909_reg[0] [23]),
        .O(\icmp_ln12_5_reg_909[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_5_reg_909[0]_i_17 
       (.I0(DOBDO[20]),
        .I1(\icmp_ln12_5_reg_909_reg[0] [20]),
        .I2(DOBDO[21]),
        .I3(\icmp_ln12_5_reg_909_reg[0] [21]),
        .O(\icmp_ln12_5_reg_909[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_5_reg_909[0]_i_18 
       (.I0(DOBDO[18]),
        .I1(\icmp_ln12_5_reg_909_reg[0] [18]),
        .I2(DOBDO[19]),
        .I3(\icmp_ln12_5_reg_909_reg[0] [19]),
        .O(\icmp_ln12_5_reg_909[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_5_reg_909[0]_i_19 
       (.I0(DOBDO[16]),
        .I1(\icmp_ln12_5_reg_909_reg[0] [16]),
        .I2(DOBDO[17]),
        .I3(\icmp_ln12_5_reg_909_reg[0] [17]),
        .O(\icmp_ln12_5_reg_909[0]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_5_reg_909[0]_i_21 
       (.I0(DOBDO[14]),
        .I1(\icmp_ln12_5_reg_909_reg[0] [14]),
        .I2(\icmp_ln12_5_reg_909_reg[0] [15]),
        .I3(DOBDO[15]),
        .O(\icmp_ln12_5_reg_909[0]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_5_reg_909[0]_i_22 
       (.I0(DOBDO[12]),
        .I1(\icmp_ln12_5_reg_909_reg[0] [12]),
        .I2(\icmp_ln12_5_reg_909_reg[0] [13]),
        .I3(DOBDO[13]),
        .O(\icmp_ln12_5_reg_909[0]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_5_reg_909[0]_i_23 
       (.I0(DOBDO[10]),
        .I1(\icmp_ln12_5_reg_909_reg[0] [10]),
        .I2(\icmp_ln12_5_reg_909_reg[0] [11]),
        .I3(DOBDO[11]),
        .O(\icmp_ln12_5_reg_909[0]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_5_reg_909[0]_i_24 
       (.I0(DOBDO[8]),
        .I1(\icmp_ln12_5_reg_909_reg[0] [8]),
        .I2(\icmp_ln12_5_reg_909_reg[0] [9]),
        .I3(DOBDO[9]),
        .O(\icmp_ln12_5_reg_909[0]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_5_reg_909[0]_i_25 
       (.I0(DOBDO[14]),
        .I1(\icmp_ln12_5_reg_909_reg[0] [14]),
        .I2(DOBDO[15]),
        .I3(\icmp_ln12_5_reg_909_reg[0] [15]),
        .O(\icmp_ln12_5_reg_909[0]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_5_reg_909[0]_i_26 
       (.I0(DOBDO[12]),
        .I1(\icmp_ln12_5_reg_909_reg[0] [12]),
        .I2(DOBDO[13]),
        .I3(\icmp_ln12_5_reg_909_reg[0] [13]),
        .O(\icmp_ln12_5_reg_909[0]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_5_reg_909[0]_i_27 
       (.I0(DOBDO[10]),
        .I1(\icmp_ln12_5_reg_909_reg[0] [10]),
        .I2(DOBDO[11]),
        .I3(\icmp_ln12_5_reg_909_reg[0] [11]),
        .O(\icmp_ln12_5_reg_909[0]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_5_reg_909[0]_i_28 
       (.I0(DOBDO[8]),
        .I1(\icmp_ln12_5_reg_909_reg[0] [8]),
        .I2(DOBDO[9]),
        .I3(\icmp_ln12_5_reg_909_reg[0] [9]),
        .O(\icmp_ln12_5_reg_909[0]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_5_reg_909[0]_i_29 
       (.I0(DOBDO[6]),
        .I1(\icmp_ln12_5_reg_909_reg[0] [6]),
        .I2(\icmp_ln12_5_reg_909_reg[0] [7]),
        .I3(DOBDO[7]),
        .O(\icmp_ln12_5_reg_909[0]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_5_reg_909[0]_i_3 
       (.I0(DOBDO[30]),
        .I1(\icmp_ln12_5_reg_909_reg[0] [30]),
        .I2(\icmp_ln12_5_reg_909_reg[0] [31]),
        .I3(DOBDO[31]),
        .O(\icmp_ln12_5_reg_909[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_5_reg_909[0]_i_30 
       (.I0(DOBDO[4]),
        .I1(\icmp_ln12_5_reg_909_reg[0] [4]),
        .I2(\icmp_ln12_5_reg_909_reg[0] [5]),
        .I3(DOBDO[5]),
        .O(\icmp_ln12_5_reg_909[0]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_5_reg_909[0]_i_31 
       (.I0(DOBDO[2]),
        .I1(\icmp_ln12_5_reg_909_reg[0] [2]),
        .I2(\icmp_ln12_5_reg_909_reg[0] [3]),
        .I3(DOBDO[3]),
        .O(\icmp_ln12_5_reg_909[0]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_5_reg_909[0]_i_32 
       (.I0(DOBDO[0]),
        .I1(\icmp_ln12_5_reg_909_reg[0] [0]),
        .I2(\icmp_ln12_5_reg_909_reg[0] [1]),
        .I3(DOBDO[1]),
        .O(\icmp_ln12_5_reg_909[0]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_5_reg_909[0]_i_33 
       (.I0(DOBDO[6]),
        .I1(\icmp_ln12_5_reg_909_reg[0] [6]),
        .I2(DOBDO[7]),
        .I3(\icmp_ln12_5_reg_909_reg[0] [7]),
        .O(\icmp_ln12_5_reg_909[0]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_5_reg_909[0]_i_34 
       (.I0(DOBDO[4]),
        .I1(\icmp_ln12_5_reg_909_reg[0] [4]),
        .I2(DOBDO[5]),
        .I3(\icmp_ln12_5_reg_909_reg[0] [5]),
        .O(\icmp_ln12_5_reg_909[0]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_5_reg_909[0]_i_35 
       (.I0(DOBDO[2]),
        .I1(\icmp_ln12_5_reg_909_reg[0] [2]),
        .I2(DOBDO[3]),
        .I3(\icmp_ln12_5_reg_909_reg[0] [3]),
        .O(\icmp_ln12_5_reg_909[0]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_5_reg_909[0]_i_36 
       (.I0(DOBDO[0]),
        .I1(\icmp_ln12_5_reg_909_reg[0] [0]),
        .I2(DOBDO[1]),
        .I3(\icmp_ln12_5_reg_909_reg[0] [1]),
        .O(\icmp_ln12_5_reg_909[0]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_5_reg_909[0]_i_4 
       (.I0(DOBDO[28]),
        .I1(\icmp_ln12_5_reg_909_reg[0] [28]),
        .I2(\icmp_ln12_5_reg_909_reg[0] [29]),
        .I3(DOBDO[29]),
        .O(\icmp_ln12_5_reg_909[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_5_reg_909[0]_i_5 
       (.I0(DOBDO[26]),
        .I1(\icmp_ln12_5_reg_909_reg[0] [26]),
        .I2(\icmp_ln12_5_reg_909_reg[0] [27]),
        .I3(DOBDO[27]),
        .O(\icmp_ln12_5_reg_909[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_5_reg_909[0]_i_6 
       (.I0(DOBDO[24]),
        .I1(\icmp_ln12_5_reg_909_reg[0] [24]),
        .I2(\icmp_ln12_5_reg_909_reg[0] [25]),
        .I3(DOBDO[25]),
        .O(\icmp_ln12_5_reg_909[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_5_reg_909[0]_i_7 
       (.I0(DOBDO[30]),
        .I1(\icmp_ln12_5_reg_909_reg[0] [30]),
        .I2(DOBDO[31]),
        .I3(\icmp_ln12_5_reg_909_reg[0] [31]),
        .O(\icmp_ln12_5_reg_909[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_5_reg_909[0]_i_8 
       (.I0(DOBDO[28]),
        .I1(\icmp_ln12_5_reg_909_reg[0] [28]),
        .I2(DOBDO[29]),
        .I3(\icmp_ln12_5_reg_909_reg[0] [29]),
        .O(\icmp_ln12_5_reg_909[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_5_reg_909[0]_i_9 
       (.I0(DOBDO[26]),
        .I1(\icmp_ln12_5_reg_909_reg[0] [26]),
        .I2(DOBDO[27]),
        .I3(\icmp_ln12_5_reg_909_reg[0] [27]),
        .O(\icmp_ln12_5_reg_909[0]_i_9_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln12_5_reg_909_reg[0]_i_1 
       (.CI(\icmp_ln12_5_reg_909_reg[0]_i_2_n_0 ),
        .CO({icmp_ln12_5_fu_514_p2,\icmp_ln12_5_reg_909_reg[0]_i_1_n_1 ,\icmp_ln12_5_reg_909_reg[0]_i_1_n_2 ,\icmp_ln12_5_reg_909_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln12_5_reg_909[0]_i_3_n_0 ,\icmp_ln12_5_reg_909[0]_i_4_n_0 ,\icmp_ln12_5_reg_909[0]_i_5_n_0 ,\icmp_ln12_5_reg_909[0]_i_6_n_0 }),
        .O(\NLW_icmp_ln12_5_reg_909_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln12_5_reg_909[0]_i_7_n_0 ,\icmp_ln12_5_reg_909[0]_i_8_n_0 ,\icmp_ln12_5_reg_909[0]_i_9_n_0 ,\icmp_ln12_5_reg_909[0]_i_10_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln12_5_reg_909_reg[0]_i_11 
       (.CI(\icmp_ln12_5_reg_909_reg[0]_i_20_n_0 ),
        .CO({\icmp_ln12_5_reg_909_reg[0]_i_11_n_0 ,\icmp_ln12_5_reg_909_reg[0]_i_11_n_1 ,\icmp_ln12_5_reg_909_reg[0]_i_11_n_2 ,\icmp_ln12_5_reg_909_reg[0]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln12_5_reg_909[0]_i_21_n_0 ,\icmp_ln12_5_reg_909[0]_i_22_n_0 ,\icmp_ln12_5_reg_909[0]_i_23_n_0 ,\icmp_ln12_5_reg_909[0]_i_24_n_0 }),
        .O(\NLW_icmp_ln12_5_reg_909_reg[0]_i_11_O_UNCONNECTED [3:0]),
        .S({\icmp_ln12_5_reg_909[0]_i_25_n_0 ,\icmp_ln12_5_reg_909[0]_i_26_n_0 ,\icmp_ln12_5_reg_909[0]_i_27_n_0 ,\icmp_ln12_5_reg_909[0]_i_28_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln12_5_reg_909_reg[0]_i_2 
       (.CI(\icmp_ln12_5_reg_909_reg[0]_i_11_n_0 ),
        .CO({\icmp_ln12_5_reg_909_reg[0]_i_2_n_0 ,\icmp_ln12_5_reg_909_reg[0]_i_2_n_1 ,\icmp_ln12_5_reg_909_reg[0]_i_2_n_2 ,\icmp_ln12_5_reg_909_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln12_5_reg_909[0]_i_12_n_0 ,\icmp_ln12_5_reg_909[0]_i_13_n_0 ,\icmp_ln12_5_reg_909[0]_i_14_n_0 ,\icmp_ln12_5_reg_909[0]_i_15_n_0 }),
        .O(\NLW_icmp_ln12_5_reg_909_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln12_5_reg_909[0]_i_16_n_0 ,\icmp_ln12_5_reg_909[0]_i_17_n_0 ,\icmp_ln12_5_reg_909[0]_i_18_n_0 ,\icmp_ln12_5_reg_909[0]_i_19_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln12_5_reg_909_reg[0]_i_20 
       (.CI(1'b0),
        .CO({\icmp_ln12_5_reg_909_reg[0]_i_20_n_0 ,\icmp_ln12_5_reg_909_reg[0]_i_20_n_1 ,\icmp_ln12_5_reg_909_reg[0]_i_20_n_2 ,\icmp_ln12_5_reg_909_reg[0]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln12_5_reg_909[0]_i_29_n_0 ,\icmp_ln12_5_reg_909[0]_i_30_n_0 ,\icmp_ln12_5_reg_909[0]_i_31_n_0 ,\icmp_ln12_5_reg_909[0]_i_32_n_0 }),
        .O(\NLW_icmp_ln12_5_reg_909_reg[0]_i_20_O_UNCONNECTED [3:0]),
        .S({\icmp_ln12_5_reg_909[0]_i_33_n_0 ,\icmp_ln12_5_reg_909[0]_i_34_n_0 ,\icmp_ln12_5_reg_909[0]_i_35_n_0 ,\icmp_ln12_5_reg_909[0]_i_36_n_0 }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "896" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,mem_reg_0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_DBITERR_UNCONNECTED),
        .DIADI(s_axi_control_WDATA),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(int_A_5_ce1),
        .ENBWREN(A_0_ce0),
        .INJECTDBITERR(NLW_mem_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_SBITERR_UNCONNECTED),
        .WEA(int_A_5_be1),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hF888)) 
    mem_reg_i_1__9
       (.I0(s_axi_control_WVALID),
        .I1(mem_reg_1),
        .I2(mem_reg_2),
        .I3(s_axi_control_ARVALID),
        .O(int_A_5_ce1));
  LUT6 #(
    .INIT(64'h0888000000000000)) 
    mem_reg_i_2__9
       (.I0(mem_reg_3),
        .I1(s_axi_control_WVALID),
        .I2(mem_reg_2),
        .I3(s_axi_control_ARVALID),
        .I4(mem_reg_1),
        .I5(s_axi_control_WSTRB[3]),
        .O(int_A_5_be1[3]));
  LUT6 #(
    .INIT(64'h0888000000000000)) 
    mem_reg_i_3__10
       (.I0(mem_reg_3),
        .I1(s_axi_control_WVALID),
        .I2(mem_reg_2),
        .I3(s_axi_control_ARVALID),
        .I4(mem_reg_1),
        .I5(s_axi_control_WSTRB[2]),
        .O(int_A_5_be1[2]));
  LUT6 #(
    .INIT(64'h0888000000000000)) 
    mem_reg_i_4__10
       (.I0(mem_reg_3),
        .I1(s_axi_control_WVALID),
        .I2(mem_reg_2),
        .I3(s_axi_control_ARVALID),
        .I4(mem_reg_1),
        .I5(s_axi_control_WSTRB[1]),
        .O(int_A_5_be1[1]));
  LUT6 #(
    .INIT(64'h0888000000000000)) 
    mem_reg_i_5__10
       (.I0(mem_reg_3),
        .I1(s_axi_control_WVALID),
        .I2(mem_reg_2),
        .I3(s_axi_control_ARVALID),
        .I4(mem_reg_1),
        .I5(s_axi_control_WSTRB[0]),
        .O(int_A_5_be1[0]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_10__3
       (.I0(DOBDO[30]),
        .I1(\icmp_ln12_5_reg_909_reg[0] [30]),
        .O(tmp_product_i_10__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_11__3
       (.I0(DOBDO[29]),
        .I1(\icmp_ln12_5_reg_909_reg[0] [29]),
        .O(tmp_product_i_11__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_12__3
       (.I0(DOBDO[28]),
        .I1(\icmp_ln12_5_reg_909_reg[0] [28]),
        .O(tmp_product_i_12__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_13__3
       (.I0(DOBDO[27]),
        .I1(\icmp_ln12_5_reg_909_reg[0] [27]),
        .O(tmp_product_i_13__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_14__3
       (.I0(DOBDO[26]),
        .I1(\icmp_ln12_5_reg_909_reg[0] [26]),
        .O(tmp_product_i_14__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_15__3
       (.I0(DOBDO[25]),
        .I1(\icmp_ln12_5_reg_909_reg[0] [25]),
        .O(tmp_product_i_15__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_16__3
       (.I0(DOBDO[24]),
        .I1(\icmp_ln12_5_reg_909_reg[0] [24]),
        .O(tmp_product_i_16__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_17__7
       (.I0(DOBDO[23]),
        .I1(\icmp_ln12_5_reg_909_reg[0] [23]),
        .O(tmp_product_i_17__7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_18__7
       (.I0(DOBDO[22]),
        .I1(\icmp_ln12_5_reg_909_reg[0] [22]),
        .O(tmp_product_i_18__7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_19__7
       (.I0(DOBDO[21]),
        .I1(\icmp_ln12_5_reg_909_reg[0] [21]),
        .O(tmp_product_i_19__7_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_1__8
       (.CI(tmp_product_i_2__8_n_0),
        .CO({NLW_tmp_product_i_1__8_CO_UNCONNECTED[3],tmp_product_i_1__8_n_1,tmp_product_i_1__8_n_2,tmp_product_i_1__8_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,DOBDO[30:28]}),
        .O(sub_ln13_5_fu_520_p211_out[31:28]),
        .S({tmp_product_i_9__3_n_0,tmp_product_i_10__3_n_0,tmp_product_i_11__3_n_0,tmp_product_i_12__3_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_20__7
       (.I0(DOBDO[20]),
        .I1(\icmp_ln12_5_reg_909_reg[0] [20]),
        .O(tmp_product_i_20__7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_21__7
       (.I0(DOBDO[19]),
        .I1(\icmp_ln12_5_reg_909_reg[0] [19]),
        .O(tmp_product_i_21__7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_22__7
       (.I0(DOBDO[18]),
        .I1(\icmp_ln12_5_reg_909_reg[0] [18]),
        .O(tmp_product_i_22__7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_23__7
       (.I0(DOBDO[17]),
        .I1(\icmp_ln12_5_reg_909_reg[0] [17]),
        .O(tmp_product_i_23__7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_24__7
       (.I0(DOBDO[16]),
        .I1(\icmp_ln12_5_reg_909_reg[0] [16]),
        .O(tmp_product_i_24__7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_25__7
       (.I0(DOBDO[15]),
        .I1(\icmp_ln12_5_reg_909_reg[0] [15]),
        .O(tmp_product_i_25__7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_26__7
       (.I0(DOBDO[14]),
        .I1(\icmp_ln12_5_reg_909_reg[0] [14]),
        .O(tmp_product_i_26__7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_27__7
       (.I0(DOBDO[13]),
        .I1(\icmp_ln12_5_reg_909_reg[0] [13]),
        .O(tmp_product_i_27__7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_28__7
       (.I0(DOBDO[12]),
        .I1(\icmp_ln12_5_reg_909_reg[0] [12]),
        .O(tmp_product_i_28__7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_29__7
       (.I0(DOBDO[11]),
        .I1(\icmp_ln12_5_reg_909_reg[0] [11]),
        .O(tmp_product_i_29__7_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_2__8
       (.CI(tmp_product_i_3__8_n_0),
        .CO({tmp_product_i_2__8_n_0,tmp_product_i_2__8_n_1,tmp_product_i_2__8_n_2,tmp_product_i_2__8_n_3}),
        .CYINIT(1'b0),
        .DI(DOBDO[27:24]),
        .O(sub_ln13_5_fu_520_p211_out[27:24]),
        .S({tmp_product_i_13__3_n_0,tmp_product_i_14__3_n_0,tmp_product_i_15__3_n_0,tmp_product_i_16__3_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_30__7
       (.I0(DOBDO[10]),
        .I1(\icmp_ln12_5_reg_909_reg[0] [10]),
        .O(tmp_product_i_30__7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_31__7
       (.I0(DOBDO[9]),
        .I1(\icmp_ln12_5_reg_909_reg[0] [9]),
        .O(tmp_product_i_31__7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_32__7
       (.I0(DOBDO[8]),
        .I1(\icmp_ln12_5_reg_909_reg[0] [8]),
        .O(tmp_product_i_32__7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_33__7
       (.I0(DOBDO[7]),
        .I1(\icmp_ln12_5_reg_909_reg[0] [7]),
        .O(tmp_product_i_33__7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_34__7
       (.I0(DOBDO[6]),
        .I1(\icmp_ln12_5_reg_909_reg[0] [6]),
        .O(tmp_product_i_34__7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_35__7
       (.I0(DOBDO[5]),
        .I1(\icmp_ln12_5_reg_909_reg[0] [5]),
        .O(tmp_product_i_35__7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_36__7
       (.I0(DOBDO[4]),
        .I1(\icmp_ln12_5_reg_909_reg[0] [4]),
        .O(tmp_product_i_36__7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_37__7
       (.I0(DOBDO[3]),
        .I1(\icmp_ln12_5_reg_909_reg[0] [3]),
        .O(tmp_product_i_37__7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_38__7
       (.I0(DOBDO[2]),
        .I1(\icmp_ln12_5_reg_909_reg[0] [2]),
        .O(tmp_product_i_38__7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_39__7
       (.I0(DOBDO[1]),
        .I1(\icmp_ln12_5_reg_909_reg[0] [1]),
        .O(tmp_product_i_39__7_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_3__8
       (.CI(tmp_product_i_4__8_n_0),
        .CO({tmp_product_i_3__8_n_0,tmp_product_i_3__8_n_1,tmp_product_i_3__8_n_2,tmp_product_i_3__8_n_3}),
        .CYINIT(1'b0),
        .DI(DOBDO[23:20]),
        .O(sub_ln13_5_fu_520_p211_out[23:20]),
        .S({tmp_product_i_17__7_n_0,tmp_product_i_18__7_n_0,tmp_product_i_19__7_n_0,tmp_product_i_20__7_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_40__7
       (.I0(DOBDO[0]),
        .I1(\icmp_ln12_5_reg_909_reg[0] [0]),
        .O(tmp_product_i_40__7_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_4__8
       (.CI(tmp_product_i_5__8_n_0),
        .CO({tmp_product_i_4__8_n_0,tmp_product_i_4__8_n_1,tmp_product_i_4__8_n_2,tmp_product_i_4__8_n_3}),
        .CYINIT(1'b0),
        .DI(DOBDO[19:16]),
        .O(sub_ln13_5_fu_520_p211_out[19:16]),
        .S({tmp_product_i_21__7_n_0,tmp_product_i_22__7_n_0,tmp_product_i_23__7_n_0,tmp_product_i_24__7_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_5__8
       (.CI(tmp_product_i_6__8_n_0),
        .CO({tmp_product_i_5__8_n_0,tmp_product_i_5__8_n_1,tmp_product_i_5__8_n_2,tmp_product_i_5__8_n_3}),
        .CYINIT(1'b0),
        .DI(DOBDO[15:12]),
        .O(sub_ln13_5_fu_520_p211_out[15:12]),
        .S({tmp_product_i_25__7_n_0,tmp_product_i_26__7_n_0,tmp_product_i_27__7_n_0,tmp_product_i_28__7_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_6__8
       (.CI(tmp_product_i_7__8_n_0),
        .CO({tmp_product_i_6__8_n_0,tmp_product_i_6__8_n_1,tmp_product_i_6__8_n_2,tmp_product_i_6__8_n_3}),
        .CYINIT(1'b0),
        .DI(DOBDO[11:8]),
        .O(sub_ln13_5_fu_520_p211_out[11:8]),
        .S({tmp_product_i_29__7_n_0,tmp_product_i_30__7_n_0,tmp_product_i_31__7_n_0,tmp_product_i_32__7_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_7__8
       (.CI(tmp_product_i_8__8_n_0),
        .CO({tmp_product_i_7__8_n_0,tmp_product_i_7__8_n_1,tmp_product_i_7__8_n_2,tmp_product_i_7__8_n_3}),
        .CYINIT(1'b0),
        .DI(DOBDO[7:4]),
        .O(sub_ln13_5_fu_520_p211_out[7:4]),
        .S({tmp_product_i_33__7_n_0,tmp_product_i_34__7_n_0,tmp_product_i_35__7_n_0,tmp_product_i_36__7_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_8__8
       (.CI(1'b0),
        .CO({tmp_product_i_8__8_n_0,tmp_product_i_8__8_n_1,tmp_product_i_8__8_n_2,tmp_product_i_8__8_n_3}),
        .CYINIT(1'b1),
        .DI(DOBDO[3:0]),
        .O(sub_ln13_5_fu_520_p211_out[3:0]),
        .S({tmp_product_i_37__7_n_0,tmp_product_i_38__7_n_0,tmp_product_i_39__7_n_0,tmp_product_i_40__7_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_9__3
       (.I0(DOBDO[31]),
        .I1(\icmp_ln12_5_reg_909_reg[0] [31]),
        .O(tmp_product_i_9__3_n_0));
endmodule

(* ORIG_REF_NAME = "eucDis_control_s_axi_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eucDis_control_s_axi_ram_20
   (DOBDO,
    icmp_ln12_6_fu_532_p2,
    sub_ln13_6_fu_538_p210_out,
    int_A_5_read_reg,
    int_A_6_read_reg,
    int_A_6_read_reg_0,
    int_A_6_read_reg_1,
    int_A_5_read_reg_0,
    int_A_5_read_reg_1,
    int_A_5_read_reg_2,
    int_A_6_read_reg_2,
    int_A_5_read_reg_3,
    int_A_5_read_reg_4,
    int_A_5_read_reg_5,
    int_A_5_read_reg_6,
    int_A_5_read_reg_7,
    int_A_5_read_reg_8,
    int_A_5_read_reg_9,
    int_A_5_read_reg_10,
    int_A_5_read_reg_11,
    mem_reg_0,
    mem_reg_1,
    mem_reg_2,
    mem_reg_3,
    mem_reg_4,
    mem_reg_5,
    mem_reg_6,
    mem_reg_7,
    mem_reg_8,
    mem_reg_9,
    mem_reg_10,
    mem_reg_11,
    mem_reg_12,
    mem_reg_13,
    mem_reg_14,
    ap_clk,
    A_0_ce0,
    ADDRARDADDR,
    mem_reg_15,
    s_axi_control_WDATA,
    \icmp_ln12_6_reg_926_reg[0] ,
    int_A_5_read,
    int_A_6_read,
    DOADO,
    int_A_4_read,
    \rdata[31]_i_6_0 ,
    \rdata_reg[1] ,
    \rdata_reg[1]_0 ,
    \rdata_reg[1]_1 ,
    \rdata_reg[1]_2 ,
    \rdata_reg[1]_3 ,
    \rdata_reg[2] ,
    \rdata_reg[2]_0 ,
    \rdata_reg[3] ,
    \rdata_reg[3]_0 ,
    \rdata_reg[7] ,
    \rdata_reg[7]_0 ,
    \rdata_reg[17] ,
    \rdata_reg[31] ,
    \rdata_reg[17]_0 ,
    \rdata_reg[18] ,
    \rdata_reg[19] ,
    \rdata_reg[20] ,
    \rdata_reg[21] ,
    \rdata_reg[22] ,
    \rdata_reg[23] ,
    \rdata_reg[24] ,
    \rdata_reg[25] ,
    \rdata_reg[26] ,
    \rdata_reg[27] ,
    \rdata_reg[28] ,
    \rdata_reg[29] ,
    \rdata_reg[30] ,
    \rdata_reg[31]_0 ,
    s_axi_control_WVALID,
    mem_reg_16,
    mem_reg_17,
    s_axi_control_ARVALID,
    mem_reg_18,
    s_axi_control_WSTRB);
  output [31:0]DOBDO;
  output [0:0]icmp_ln12_6_fu_532_p2;
  output [31:0]sub_ln13_6_fu_538_p210_out;
  output int_A_5_read_reg;
  output int_A_6_read_reg;
  output int_A_6_read_reg_0;
  output int_A_6_read_reg_1;
  output int_A_5_read_reg_0;
  output int_A_5_read_reg_1;
  output int_A_5_read_reg_2;
  output int_A_6_read_reg_2;
  output int_A_5_read_reg_3;
  output int_A_5_read_reg_4;
  output int_A_5_read_reg_5;
  output int_A_5_read_reg_6;
  output int_A_5_read_reg_7;
  output int_A_5_read_reg_8;
  output int_A_5_read_reg_9;
  output int_A_5_read_reg_10;
  output int_A_5_read_reg_11;
  output mem_reg_0;
  output mem_reg_1;
  output mem_reg_2;
  output mem_reg_3;
  output mem_reg_4;
  output mem_reg_5;
  output mem_reg_6;
  output mem_reg_7;
  output mem_reg_8;
  output mem_reg_9;
  output mem_reg_10;
  output mem_reg_11;
  output mem_reg_12;
  output mem_reg_13;
  output mem_reg_14;
  input ap_clk;
  input A_0_ce0;
  input [6:0]ADDRARDADDR;
  input [6:0]mem_reg_15;
  input [31:0]s_axi_control_WDATA;
  input [31:0]\icmp_ln12_6_reg_926_reg[0] ;
  input int_A_5_read;
  input int_A_6_read;
  input [31:0]DOADO;
  input int_A_4_read;
  input [31:0]\rdata[31]_i_6_0 ;
  input \rdata_reg[1] ;
  input \rdata_reg[1]_0 ;
  input \rdata_reg[1]_1 ;
  input \rdata_reg[1]_2 ;
  input \rdata_reg[1]_3 ;
  input \rdata_reg[2] ;
  input \rdata_reg[2]_0 ;
  input \rdata_reg[3] ;
  input \rdata_reg[3]_0 ;
  input \rdata_reg[7] ;
  input \rdata_reg[7]_0 ;
  input \rdata_reg[17] ;
  input [14:0]\rdata_reg[31] ;
  input \rdata_reg[17]_0 ;
  input \rdata_reg[18] ;
  input \rdata_reg[19] ;
  input \rdata_reg[20] ;
  input \rdata_reg[21] ;
  input \rdata_reg[22] ;
  input \rdata_reg[23] ;
  input \rdata_reg[24] ;
  input \rdata_reg[25] ;
  input \rdata_reg[26] ;
  input \rdata_reg[27] ;
  input \rdata_reg[28] ;
  input \rdata_reg[29] ;
  input \rdata_reg[30] ;
  input \rdata_reg[31]_0 ;
  input s_axi_control_WVALID;
  input mem_reg_16;
  input mem_reg_17;
  input s_axi_control_ARVALID;
  input mem_reg_18;
  input [3:0]s_axi_control_WSTRB;

  wire [6:0]ADDRARDADDR;
  wire A_0_ce0;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire ap_clk;
  wire [0:0]icmp_ln12_6_fu_532_p2;
  wire \icmp_ln12_6_reg_926[0]_i_10_n_0 ;
  wire \icmp_ln12_6_reg_926[0]_i_12_n_0 ;
  wire \icmp_ln12_6_reg_926[0]_i_13_n_0 ;
  wire \icmp_ln12_6_reg_926[0]_i_14_n_0 ;
  wire \icmp_ln12_6_reg_926[0]_i_15_n_0 ;
  wire \icmp_ln12_6_reg_926[0]_i_16_n_0 ;
  wire \icmp_ln12_6_reg_926[0]_i_17_n_0 ;
  wire \icmp_ln12_6_reg_926[0]_i_18_n_0 ;
  wire \icmp_ln12_6_reg_926[0]_i_19_n_0 ;
  wire \icmp_ln12_6_reg_926[0]_i_21_n_0 ;
  wire \icmp_ln12_6_reg_926[0]_i_22_n_0 ;
  wire \icmp_ln12_6_reg_926[0]_i_23_n_0 ;
  wire \icmp_ln12_6_reg_926[0]_i_24_n_0 ;
  wire \icmp_ln12_6_reg_926[0]_i_25_n_0 ;
  wire \icmp_ln12_6_reg_926[0]_i_26_n_0 ;
  wire \icmp_ln12_6_reg_926[0]_i_27_n_0 ;
  wire \icmp_ln12_6_reg_926[0]_i_28_n_0 ;
  wire \icmp_ln12_6_reg_926[0]_i_29_n_0 ;
  wire \icmp_ln12_6_reg_926[0]_i_30_n_0 ;
  wire \icmp_ln12_6_reg_926[0]_i_31_n_0 ;
  wire \icmp_ln12_6_reg_926[0]_i_32_n_0 ;
  wire \icmp_ln12_6_reg_926[0]_i_33_n_0 ;
  wire \icmp_ln12_6_reg_926[0]_i_34_n_0 ;
  wire \icmp_ln12_6_reg_926[0]_i_35_n_0 ;
  wire \icmp_ln12_6_reg_926[0]_i_36_n_0 ;
  wire \icmp_ln12_6_reg_926[0]_i_3_n_0 ;
  wire \icmp_ln12_6_reg_926[0]_i_4_n_0 ;
  wire \icmp_ln12_6_reg_926[0]_i_5_n_0 ;
  wire \icmp_ln12_6_reg_926[0]_i_6_n_0 ;
  wire \icmp_ln12_6_reg_926[0]_i_7_n_0 ;
  wire \icmp_ln12_6_reg_926[0]_i_8_n_0 ;
  wire \icmp_ln12_6_reg_926[0]_i_9_n_0 ;
  wire [31:0]\icmp_ln12_6_reg_926_reg[0] ;
  wire \icmp_ln12_6_reg_926_reg[0]_i_11_n_0 ;
  wire \icmp_ln12_6_reg_926_reg[0]_i_11_n_1 ;
  wire \icmp_ln12_6_reg_926_reg[0]_i_11_n_2 ;
  wire \icmp_ln12_6_reg_926_reg[0]_i_11_n_3 ;
  wire \icmp_ln12_6_reg_926_reg[0]_i_1_n_1 ;
  wire \icmp_ln12_6_reg_926_reg[0]_i_1_n_2 ;
  wire \icmp_ln12_6_reg_926_reg[0]_i_1_n_3 ;
  wire \icmp_ln12_6_reg_926_reg[0]_i_20_n_0 ;
  wire \icmp_ln12_6_reg_926_reg[0]_i_20_n_1 ;
  wire \icmp_ln12_6_reg_926_reg[0]_i_20_n_2 ;
  wire \icmp_ln12_6_reg_926_reg[0]_i_20_n_3 ;
  wire \icmp_ln12_6_reg_926_reg[0]_i_2_n_0 ;
  wire \icmp_ln12_6_reg_926_reg[0]_i_2_n_1 ;
  wire \icmp_ln12_6_reg_926_reg[0]_i_2_n_2 ;
  wire \icmp_ln12_6_reg_926_reg[0]_i_2_n_3 ;
  wire int_A_4_read;
  wire int_A_5_read;
  wire int_A_5_read_reg;
  wire int_A_5_read_reg_0;
  wire int_A_5_read_reg_1;
  wire int_A_5_read_reg_10;
  wire int_A_5_read_reg_11;
  wire int_A_5_read_reg_2;
  wire int_A_5_read_reg_3;
  wire int_A_5_read_reg_4;
  wire int_A_5_read_reg_5;
  wire int_A_5_read_reg_6;
  wire int_A_5_read_reg_7;
  wire int_A_5_read_reg_8;
  wire int_A_5_read_reg_9;
  wire [3:0]int_A_6_be1;
  wire int_A_6_ce1;
  wire [31:0]int_A_6_q1;
  wire int_A_6_read;
  wire int_A_6_read_reg;
  wire int_A_6_read_reg_0;
  wire int_A_6_read_reg_1;
  wire int_A_6_read_reg_2;
  wire mem_reg_0;
  wire mem_reg_1;
  wire mem_reg_10;
  wire mem_reg_11;
  wire mem_reg_12;
  wire mem_reg_13;
  wire mem_reg_14;
  wire [6:0]mem_reg_15;
  wire mem_reg_16;
  wire mem_reg_17;
  wire mem_reg_18;
  wire mem_reg_2;
  wire mem_reg_3;
  wire mem_reg_4;
  wire mem_reg_5;
  wire mem_reg_6;
  wire mem_reg_7;
  wire mem_reg_8;
  wire mem_reg_9;
  wire \rdata[17]_i_7_n_0 ;
  wire \rdata[18]_i_7_n_0 ;
  wire \rdata[19]_i_7_n_0 ;
  wire \rdata[1]_i_7_n_0 ;
  wire \rdata[20]_i_7_n_0 ;
  wire \rdata[21]_i_7_n_0 ;
  wire \rdata[22]_i_7_n_0 ;
  wire \rdata[23]_i_7_n_0 ;
  wire \rdata[24]_i_7_n_0 ;
  wire \rdata[25]_i_7_n_0 ;
  wire \rdata[26]_i_7_n_0 ;
  wire \rdata[27]_i_7_n_0 ;
  wire \rdata[28]_i_7_n_0 ;
  wire \rdata[29]_i_7_n_0 ;
  wire \rdata[2]_i_7_n_0 ;
  wire \rdata[30]_i_7_n_0 ;
  wire \rdata[31]_i_12_n_0 ;
  wire [31:0]\rdata[31]_i_6_0 ;
  wire \rdata[3]_i_7_n_0 ;
  wire \rdata[7]_i_7_n_0 ;
  wire \rdata_reg[17] ;
  wire \rdata_reg[17]_0 ;
  wire \rdata_reg[18] ;
  wire \rdata_reg[19] ;
  wire \rdata_reg[1] ;
  wire \rdata_reg[1]_0 ;
  wire \rdata_reg[1]_1 ;
  wire \rdata_reg[1]_2 ;
  wire \rdata_reg[1]_3 ;
  wire \rdata_reg[20] ;
  wire \rdata_reg[21] ;
  wire \rdata_reg[22] ;
  wire \rdata_reg[23] ;
  wire \rdata_reg[24] ;
  wire \rdata_reg[25] ;
  wire \rdata_reg[26] ;
  wire \rdata_reg[27] ;
  wire \rdata_reg[28] ;
  wire \rdata_reg[29] ;
  wire \rdata_reg[2] ;
  wire \rdata_reg[2]_0 ;
  wire \rdata_reg[30] ;
  wire [14:0]\rdata_reg[31] ;
  wire \rdata_reg[31]_0 ;
  wire \rdata_reg[3] ;
  wire \rdata_reg[3]_0 ;
  wire \rdata_reg[7] ;
  wire \rdata_reg[7]_0 ;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [31:0]sub_ln13_6_fu_538_p210_out;
  wire tmp_product_i_10__4_n_0;
  wire tmp_product_i_11__4_n_0;
  wire tmp_product_i_12__4_n_0;
  wire tmp_product_i_13__4_n_0;
  wire tmp_product_i_14__4_n_0;
  wire tmp_product_i_15__4_n_0;
  wire tmp_product_i_16__4_n_0;
  wire tmp_product_i_17__9_n_0;
  wire tmp_product_i_18__9_n_0;
  wire tmp_product_i_19__9_n_0;
  wire tmp_product_i_1__10_n_1;
  wire tmp_product_i_1__10_n_2;
  wire tmp_product_i_1__10_n_3;
  wire tmp_product_i_20__9_n_0;
  wire tmp_product_i_21__9_n_0;
  wire tmp_product_i_22__9_n_0;
  wire tmp_product_i_23__9_n_0;
  wire tmp_product_i_24__9_n_0;
  wire tmp_product_i_25__9_n_0;
  wire tmp_product_i_26__9_n_0;
  wire tmp_product_i_27__9_n_0;
  wire tmp_product_i_28__9_n_0;
  wire tmp_product_i_29__9_n_0;
  wire tmp_product_i_2__10_n_0;
  wire tmp_product_i_2__10_n_1;
  wire tmp_product_i_2__10_n_2;
  wire tmp_product_i_2__10_n_3;
  wire tmp_product_i_30__9_n_0;
  wire tmp_product_i_31__9_n_0;
  wire tmp_product_i_32__9_n_0;
  wire tmp_product_i_33__9_n_0;
  wire tmp_product_i_34__9_n_0;
  wire tmp_product_i_35__9_n_0;
  wire tmp_product_i_36__9_n_0;
  wire tmp_product_i_37__9_n_0;
  wire tmp_product_i_38__9_n_0;
  wire tmp_product_i_39__9_n_0;
  wire tmp_product_i_3__10_n_0;
  wire tmp_product_i_3__10_n_1;
  wire tmp_product_i_3__10_n_2;
  wire tmp_product_i_3__10_n_3;
  wire tmp_product_i_40__9_n_0;
  wire tmp_product_i_4__10_n_0;
  wire tmp_product_i_4__10_n_1;
  wire tmp_product_i_4__10_n_2;
  wire tmp_product_i_4__10_n_3;
  wire tmp_product_i_5__10_n_0;
  wire tmp_product_i_5__10_n_1;
  wire tmp_product_i_5__10_n_2;
  wire tmp_product_i_5__10_n_3;
  wire tmp_product_i_6__10_n_0;
  wire tmp_product_i_6__10_n_1;
  wire tmp_product_i_6__10_n_2;
  wire tmp_product_i_6__10_n_3;
  wire tmp_product_i_7__10_n_0;
  wire tmp_product_i_7__10_n_1;
  wire tmp_product_i_7__10_n_2;
  wire tmp_product_i_7__10_n_3;
  wire tmp_product_i_8__10_n_0;
  wire tmp_product_i_8__10_n_1;
  wire tmp_product_i_8__10_n_2;
  wire tmp_product_i_8__10_n_3;
  wire tmp_product_i_9__4_n_0;
  wire [3:0]\NLW_icmp_ln12_6_reg_926_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln12_6_reg_926_reg[0]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln12_6_reg_926_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln12_6_reg_926_reg[0]_i_20_O_UNCONNECTED ;
  wire NLW_mem_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_RDADDRECC_UNCONNECTED;
  wire [3:3]NLW_tmp_product_i_1__10_CO_UNCONNECTED;

  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_6_reg_926[0]_i_10 
       (.I0(DOBDO[24]),
        .I1(\icmp_ln12_6_reg_926_reg[0] [24]),
        .I2(DOBDO[25]),
        .I3(\icmp_ln12_6_reg_926_reg[0] [25]),
        .O(\icmp_ln12_6_reg_926[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_6_reg_926[0]_i_12 
       (.I0(DOBDO[22]),
        .I1(\icmp_ln12_6_reg_926_reg[0] [22]),
        .I2(\icmp_ln12_6_reg_926_reg[0] [23]),
        .I3(DOBDO[23]),
        .O(\icmp_ln12_6_reg_926[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_6_reg_926[0]_i_13 
       (.I0(DOBDO[20]),
        .I1(\icmp_ln12_6_reg_926_reg[0] [20]),
        .I2(\icmp_ln12_6_reg_926_reg[0] [21]),
        .I3(DOBDO[21]),
        .O(\icmp_ln12_6_reg_926[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_6_reg_926[0]_i_14 
       (.I0(DOBDO[18]),
        .I1(\icmp_ln12_6_reg_926_reg[0] [18]),
        .I2(\icmp_ln12_6_reg_926_reg[0] [19]),
        .I3(DOBDO[19]),
        .O(\icmp_ln12_6_reg_926[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_6_reg_926[0]_i_15 
       (.I0(DOBDO[16]),
        .I1(\icmp_ln12_6_reg_926_reg[0] [16]),
        .I2(\icmp_ln12_6_reg_926_reg[0] [17]),
        .I3(DOBDO[17]),
        .O(\icmp_ln12_6_reg_926[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_6_reg_926[0]_i_16 
       (.I0(DOBDO[22]),
        .I1(\icmp_ln12_6_reg_926_reg[0] [22]),
        .I2(DOBDO[23]),
        .I3(\icmp_ln12_6_reg_926_reg[0] [23]),
        .O(\icmp_ln12_6_reg_926[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_6_reg_926[0]_i_17 
       (.I0(DOBDO[20]),
        .I1(\icmp_ln12_6_reg_926_reg[0] [20]),
        .I2(DOBDO[21]),
        .I3(\icmp_ln12_6_reg_926_reg[0] [21]),
        .O(\icmp_ln12_6_reg_926[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_6_reg_926[0]_i_18 
       (.I0(DOBDO[18]),
        .I1(\icmp_ln12_6_reg_926_reg[0] [18]),
        .I2(DOBDO[19]),
        .I3(\icmp_ln12_6_reg_926_reg[0] [19]),
        .O(\icmp_ln12_6_reg_926[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_6_reg_926[0]_i_19 
       (.I0(DOBDO[16]),
        .I1(\icmp_ln12_6_reg_926_reg[0] [16]),
        .I2(DOBDO[17]),
        .I3(\icmp_ln12_6_reg_926_reg[0] [17]),
        .O(\icmp_ln12_6_reg_926[0]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_6_reg_926[0]_i_21 
       (.I0(DOBDO[14]),
        .I1(\icmp_ln12_6_reg_926_reg[0] [14]),
        .I2(\icmp_ln12_6_reg_926_reg[0] [15]),
        .I3(DOBDO[15]),
        .O(\icmp_ln12_6_reg_926[0]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_6_reg_926[0]_i_22 
       (.I0(DOBDO[12]),
        .I1(\icmp_ln12_6_reg_926_reg[0] [12]),
        .I2(\icmp_ln12_6_reg_926_reg[0] [13]),
        .I3(DOBDO[13]),
        .O(\icmp_ln12_6_reg_926[0]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_6_reg_926[0]_i_23 
       (.I0(DOBDO[10]),
        .I1(\icmp_ln12_6_reg_926_reg[0] [10]),
        .I2(\icmp_ln12_6_reg_926_reg[0] [11]),
        .I3(DOBDO[11]),
        .O(\icmp_ln12_6_reg_926[0]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_6_reg_926[0]_i_24 
       (.I0(DOBDO[8]),
        .I1(\icmp_ln12_6_reg_926_reg[0] [8]),
        .I2(\icmp_ln12_6_reg_926_reg[0] [9]),
        .I3(DOBDO[9]),
        .O(\icmp_ln12_6_reg_926[0]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_6_reg_926[0]_i_25 
       (.I0(DOBDO[14]),
        .I1(\icmp_ln12_6_reg_926_reg[0] [14]),
        .I2(DOBDO[15]),
        .I3(\icmp_ln12_6_reg_926_reg[0] [15]),
        .O(\icmp_ln12_6_reg_926[0]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_6_reg_926[0]_i_26 
       (.I0(DOBDO[12]),
        .I1(\icmp_ln12_6_reg_926_reg[0] [12]),
        .I2(DOBDO[13]),
        .I3(\icmp_ln12_6_reg_926_reg[0] [13]),
        .O(\icmp_ln12_6_reg_926[0]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_6_reg_926[0]_i_27 
       (.I0(DOBDO[10]),
        .I1(\icmp_ln12_6_reg_926_reg[0] [10]),
        .I2(DOBDO[11]),
        .I3(\icmp_ln12_6_reg_926_reg[0] [11]),
        .O(\icmp_ln12_6_reg_926[0]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_6_reg_926[0]_i_28 
       (.I0(DOBDO[8]),
        .I1(\icmp_ln12_6_reg_926_reg[0] [8]),
        .I2(DOBDO[9]),
        .I3(\icmp_ln12_6_reg_926_reg[0] [9]),
        .O(\icmp_ln12_6_reg_926[0]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_6_reg_926[0]_i_29 
       (.I0(DOBDO[6]),
        .I1(\icmp_ln12_6_reg_926_reg[0] [6]),
        .I2(\icmp_ln12_6_reg_926_reg[0] [7]),
        .I3(DOBDO[7]),
        .O(\icmp_ln12_6_reg_926[0]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_6_reg_926[0]_i_3 
       (.I0(DOBDO[30]),
        .I1(\icmp_ln12_6_reg_926_reg[0] [30]),
        .I2(\icmp_ln12_6_reg_926_reg[0] [31]),
        .I3(DOBDO[31]),
        .O(\icmp_ln12_6_reg_926[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_6_reg_926[0]_i_30 
       (.I0(DOBDO[4]),
        .I1(\icmp_ln12_6_reg_926_reg[0] [4]),
        .I2(\icmp_ln12_6_reg_926_reg[0] [5]),
        .I3(DOBDO[5]),
        .O(\icmp_ln12_6_reg_926[0]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_6_reg_926[0]_i_31 
       (.I0(DOBDO[2]),
        .I1(\icmp_ln12_6_reg_926_reg[0] [2]),
        .I2(\icmp_ln12_6_reg_926_reg[0] [3]),
        .I3(DOBDO[3]),
        .O(\icmp_ln12_6_reg_926[0]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_6_reg_926[0]_i_32 
       (.I0(DOBDO[0]),
        .I1(\icmp_ln12_6_reg_926_reg[0] [0]),
        .I2(\icmp_ln12_6_reg_926_reg[0] [1]),
        .I3(DOBDO[1]),
        .O(\icmp_ln12_6_reg_926[0]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_6_reg_926[0]_i_33 
       (.I0(DOBDO[6]),
        .I1(\icmp_ln12_6_reg_926_reg[0] [6]),
        .I2(DOBDO[7]),
        .I3(\icmp_ln12_6_reg_926_reg[0] [7]),
        .O(\icmp_ln12_6_reg_926[0]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_6_reg_926[0]_i_34 
       (.I0(DOBDO[4]),
        .I1(\icmp_ln12_6_reg_926_reg[0] [4]),
        .I2(DOBDO[5]),
        .I3(\icmp_ln12_6_reg_926_reg[0] [5]),
        .O(\icmp_ln12_6_reg_926[0]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_6_reg_926[0]_i_35 
       (.I0(DOBDO[2]),
        .I1(\icmp_ln12_6_reg_926_reg[0] [2]),
        .I2(DOBDO[3]),
        .I3(\icmp_ln12_6_reg_926_reg[0] [3]),
        .O(\icmp_ln12_6_reg_926[0]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_6_reg_926[0]_i_36 
       (.I0(DOBDO[0]),
        .I1(\icmp_ln12_6_reg_926_reg[0] [0]),
        .I2(DOBDO[1]),
        .I3(\icmp_ln12_6_reg_926_reg[0] [1]),
        .O(\icmp_ln12_6_reg_926[0]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_6_reg_926[0]_i_4 
       (.I0(DOBDO[28]),
        .I1(\icmp_ln12_6_reg_926_reg[0] [28]),
        .I2(\icmp_ln12_6_reg_926_reg[0] [29]),
        .I3(DOBDO[29]),
        .O(\icmp_ln12_6_reg_926[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_6_reg_926[0]_i_5 
       (.I0(DOBDO[26]),
        .I1(\icmp_ln12_6_reg_926_reg[0] [26]),
        .I2(\icmp_ln12_6_reg_926_reg[0] [27]),
        .I3(DOBDO[27]),
        .O(\icmp_ln12_6_reg_926[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_6_reg_926[0]_i_6 
       (.I0(DOBDO[24]),
        .I1(\icmp_ln12_6_reg_926_reg[0] [24]),
        .I2(\icmp_ln12_6_reg_926_reg[0] [25]),
        .I3(DOBDO[25]),
        .O(\icmp_ln12_6_reg_926[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_6_reg_926[0]_i_7 
       (.I0(DOBDO[30]),
        .I1(\icmp_ln12_6_reg_926_reg[0] [30]),
        .I2(DOBDO[31]),
        .I3(\icmp_ln12_6_reg_926_reg[0] [31]),
        .O(\icmp_ln12_6_reg_926[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_6_reg_926[0]_i_8 
       (.I0(DOBDO[28]),
        .I1(\icmp_ln12_6_reg_926_reg[0] [28]),
        .I2(DOBDO[29]),
        .I3(\icmp_ln12_6_reg_926_reg[0] [29]),
        .O(\icmp_ln12_6_reg_926[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_6_reg_926[0]_i_9 
       (.I0(DOBDO[26]),
        .I1(\icmp_ln12_6_reg_926_reg[0] [26]),
        .I2(DOBDO[27]),
        .I3(\icmp_ln12_6_reg_926_reg[0] [27]),
        .O(\icmp_ln12_6_reg_926[0]_i_9_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln12_6_reg_926_reg[0]_i_1 
       (.CI(\icmp_ln12_6_reg_926_reg[0]_i_2_n_0 ),
        .CO({icmp_ln12_6_fu_532_p2,\icmp_ln12_6_reg_926_reg[0]_i_1_n_1 ,\icmp_ln12_6_reg_926_reg[0]_i_1_n_2 ,\icmp_ln12_6_reg_926_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln12_6_reg_926[0]_i_3_n_0 ,\icmp_ln12_6_reg_926[0]_i_4_n_0 ,\icmp_ln12_6_reg_926[0]_i_5_n_0 ,\icmp_ln12_6_reg_926[0]_i_6_n_0 }),
        .O(\NLW_icmp_ln12_6_reg_926_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln12_6_reg_926[0]_i_7_n_0 ,\icmp_ln12_6_reg_926[0]_i_8_n_0 ,\icmp_ln12_6_reg_926[0]_i_9_n_0 ,\icmp_ln12_6_reg_926[0]_i_10_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln12_6_reg_926_reg[0]_i_11 
       (.CI(\icmp_ln12_6_reg_926_reg[0]_i_20_n_0 ),
        .CO({\icmp_ln12_6_reg_926_reg[0]_i_11_n_0 ,\icmp_ln12_6_reg_926_reg[0]_i_11_n_1 ,\icmp_ln12_6_reg_926_reg[0]_i_11_n_2 ,\icmp_ln12_6_reg_926_reg[0]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln12_6_reg_926[0]_i_21_n_0 ,\icmp_ln12_6_reg_926[0]_i_22_n_0 ,\icmp_ln12_6_reg_926[0]_i_23_n_0 ,\icmp_ln12_6_reg_926[0]_i_24_n_0 }),
        .O(\NLW_icmp_ln12_6_reg_926_reg[0]_i_11_O_UNCONNECTED [3:0]),
        .S({\icmp_ln12_6_reg_926[0]_i_25_n_0 ,\icmp_ln12_6_reg_926[0]_i_26_n_0 ,\icmp_ln12_6_reg_926[0]_i_27_n_0 ,\icmp_ln12_6_reg_926[0]_i_28_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln12_6_reg_926_reg[0]_i_2 
       (.CI(\icmp_ln12_6_reg_926_reg[0]_i_11_n_0 ),
        .CO({\icmp_ln12_6_reg_926_reg[0]_i_2_n_0 ,\icmp_ln12_6_reg_926_reg[0]_i_2_n_1 ,\icmp_ln12_6_reg_926_reg[0]_i_2_n_2 ,\icmp_ln12_6_reg_926_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln12_6_reg_926[0]_i_12_n_0 ,\icmp_ln12_6_reg_926[0]_i_13_n_0 ,\icmp_ln12_6_reg_926[0]_i_14_n_0 ,\icmp_ln12_6_reg_926[0]_i_15_n_0 }),
        .O(\NLW_icmp_ln12_6_reg_926_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln12_6_reg_926[0]_i_16_n_0 ,\icmp_ln12_6_reg_926[0]_i_17_n_0 ,\icmp_ln12_6_reg_926[0]_i_18_n_0 ,\icmp_ln12_6_reg_926[0]_i_19_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln12_6_reg_926_reg[0]_i_20 
       (.CI(1'b0),
        .CO({\icmp_ln12_6_reg_926_reg[0]_i_20_n_0 ,\icmp_ln12_6_reg_926_reg[0]_i_20_n_1 ,\icmp_ln12_6_reg_926_reg[0]_i_20_n_2 ,\icmp_ln12_6_reg_926_reg[0]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln12_6_reg_926[0]_i_29_n_0 ,\icmp_ln12_6_reg_926[0]_i_30_n_0 ,\icmp_ln12_6_reg_926[0]_i_31_n_0 ,\icmp_ln12_6_reg_926[0]_i_32_n_0 }),
        .O(\NLW_icmp_ln12_6_reg_926_reg[0]_i_20_O_UNCONNECTED [3:0]),
        .S({\icmp_ln12_6_reg_926[0]_i_33_n_0 ,\icmp_ln12_6_reg_926[0]_i_34_n_0 ,\icmp_ln12_6_reg_926[0]_i_35_n_0 ,\icmp_ln12_6_reg_926[0]_i_36_n_0 }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "896" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,mem_reg_15,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_DBITERR_UNCONNECTED),
        .DIADI(s_axi_control_WDATA),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(int_A_6_q1),
        .DOBDO(DOBDO),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(int_A_6_ce1),
        .ENBWREN(A_0_ce0),
        .INJECTDBITERR(NLW_mem_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_SBITERR_UNCONNECTED),
        .WEA(int_A_6_be1),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hF888)) 
    mem_reg_i_1__8
       (.I0(s_axi_control_WVALID),
        .I1(mem_reg_16),
        .I2(mem_reg_17),
        .I3(s_axi_control_ARVALID),
        .O(int_A_6_ce1));
  LUT6 #(
    .INIT(64'h0888000000000000)) 
    mem_reg_i_2__8
       (.I0(mem_reg_18),
        .I1(s_axi_control_WVALID),
        .I2(mem_reg_17),
        .I3(s_axi_control_ARVALID),
        .I4(mem_reg_16),
        .I5(s_axi_control_WSTRB[3]),
        .O(int_A_6_be1[3]));
  LUT6 #(
    .INIT(64'h0888000000000000)) 
    mem_reg_i_3__9
       (.I0(mem_reg_18),
        .I1(s_axi_control_WVALID),
        .I2(mem_reg_17),
        .I3(s_axi_control_ARVALID),
        .I4(mem_reg_16),
        .I5(s_axi_control_WSTRB[2]),
        .O(int_A_6_be1[2]));
  LUT6 #(
    .INIT(64'h0888000000000000)) 
    mem_reg_i_4__9
       (.I0(mem_reg_18),
        .I1(s_axi_control_WVALID),
        .I2(mem_reg_17),
        .I3(s_axi_control_ARVALID),
        .I4(mem_reg_16),
        .I5(s_axi_control_WSTRB[1]),
        .O(int_A_6_be1[1]));
  LUT6 #(
    .INIT(64'h0888000000000000)) 
    mem_reg_i_5__9
       (.I0(mem_reg_18),
        .I1(s_axi_control_WVALID),
        .I2(mem_reg_17),
        .I3(s_axi_control_ARVALID),
        .I4(mem_reg_16),
        .I5(s_axi_control_WSTRB[0]),
        .O(int_A_6_be1[0]));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[0]_i_8 
       (.I0(int_A_5_read),
        .I1(int_A_6_read),
        .I2(int_A_6_q1[0]),
        .I3(DOADO[0]),
        .I4(int_A_4_read),
        .I5(\rdata[31]_i_6_0 [0]),
        .O(int_A_5_read_reg));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[10]_i_8 
       (.I0(int_A_5_read),
        .I1(int_A_6_read),
        .I2(int_A_6_q1[10]),
        .I3(DOADO[10]),
        .I4(int_A_4_read),
        .I5(\rdata[31]_i_6_0 [10]),
        .O(int_A_5_read_reg_5));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[11]_i_8 
       (.I0(int_A_5_read),
        .I1(int_A_6_read),
        .I2(int_A_6_q1[11]),
        .I3(DOADO[11]),
        .I4(int_A_4_read),
        .I5(\rdata[31]_i_6_0 [11]),
        .O(int_A_5_read_reg_6));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[12]_i_8 
       (.I0(int_A_5_read),
        .I1(int_A_6_read),
        .I2(int_A_6_q1[12]),
        .I3(DOADO[12]),
        .I4(int_A_4_read),
        .I5(\rdata[31]_i_6_0 [12]),
        .O(int_A_5_read_reg_7));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[13]_i_8 
       (.I0(int_A_5_read),
        .I1(int_A_6_read),
        .I2(int_A_6_q1[13]),
        .I3(DOADO[13]),
        .I4(int_A_4_read),
        .I5(\rdata[31]_i_6_0 [13]),
        .O(int_A_5_read_reg_8));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[14]_i_8 
       (.I0(int_A_5_read),
        .I1(int_A_6_read),
        .I2(int_A_6_q1[14]),
        .I3(DOADO[14]),
        .I4(int_A_4_read),
        .I5(\rdata[31]_i_6_0 [14]),
        .O(int_A_5_read_reg_9));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[15]_i_8 
       (.I0(int_A_5_read),
        .I1(int_A_6_read),
        .I2(int_A_6_q1[15]),
        .I3(DOADO[15]),
        .I4(int_A_4_read),
        .I5(\rdata[31]_i_6_0 [15]),
        .O(int_A_5_read_reg_10));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[16]_i_8 
       (.I0(int_A_5_read),
        .I1(int_A_6_read),
        .I2(int_A_6_q1[16]),
        .I3(DOADO[16]),
        .I4(int_A_4_read),
        .I5(\rdata[31]_i_6_0 [16]),
        .O(int_A_5_read_reg_11));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[17]_i_3 
       (.I0(\rdata_reg[1] ),
        .I1(\rdata[17]_i_7_n_0 ),
        .I2(\rdata_reg[1]_0 ),
        .I3(\rdata_reg[17] ),
        .I4(\rdata_reg[31] [0]),
        .I5(\rdata_reg[17]_0 ),
        .O(mem_reg_0));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[17]_i_7 
       (.I0(int_A_5_read),
        .I1(int_A_6_read),
        .I2(int_A_6_q1[17]),
        .I3(DOADO[17]),
        .I4(int_A_4_read),
        .I5(\rdata[31]_i_6_0 [17]),
        .O(\rdata[17]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[18]_i_3 
       (.I0(\rdata_reg[1] ),
        .I1(\rdata[18]_i_7_n_0 ),
        .I2(\rdata_reg[1]_0 ),
        .I3(\rdata_reg[18] ),
        .I4(\rdata_reg[31] [1]),
        .I5(\rdata_reg[17]_0 ),
        .O(mem_reg_1));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[18]_i_7 
       (.I0(int_A_5_read),
        .I1(int_A_6_read),
        .I2(int_A_6_q1[18]),
        .I3(DOADO[18]),
        .I4(int_A_4_read),
        .I5(\rdata[31]_i_6_0 [18]),
        .O(\rdata[18]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[19]_i_3 
       (.I0(\rdata_reg[1] ),
        .I1(\rdata[19]_i_7_n_0 ),
        .I2(\rdata_reg[1]_0 ),
        .I3(\rdata_reg[19] ),
        .I4(\rdata_reg[31] [2]),
        .I5(\rdata_reg[17]_0 ),
        .O(mem_reg_2));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[19]_i_7 
       (.I0(int_A_5_read),
        .I1(int_A_6_read),
        .I2(int_A_6_q1[19]),
        .I3(DOADO[19]),
        .I4(int_A_4_read),
        .I5(\rdata[31]_i_6_0 [19]),
        .O(\rdata[19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[1]_i_3 
       (.I0(\rdata_reg[1] ),
        .I1(\rdata[1]_i_7_n_0 ),
        .I2(\rdata_reg[1]_0 ),
        .I3(\rdata_reg[1]_1 ),
        .I4(\rdata_reg[1]_2 ),
        .I5(\rdata_reg[1]_3 ),
        .O(int_A_6_read_reg));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[1]_i_7 
       (.I0(int_A_5_read),
        .I1(int_A_6_read),
        .I2(int_A_6_q1[1]),
        .I3(DOADO[1]),
        .I4(int_A_4_read),
        .I5(\rdata[31]_i_6_0 [1]),
        .O(\rdata[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[20]_i_3 
       (.I0(\rdata_reg[1] ),
        .I1(\rdata[20]_i_7_n_0 ),
        .I2(\rdata_reg[1]_0 ),
        .I3(\rdata_reg[20] ),
        .I4(\rdata_reg[31] [3]),
        .I5(\rdata_reg[17]_0 ),
        .O(mem_reg_3));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[20]_i_7 
       (.I0(int_A_5_read),
        .I1(int_A_6_read),
        .I2(int_A_6_q1[20]),
        .I3(DOADO[20]),
        .I4(int_A_4_read),
        .I5(\rdata[31]_i_6_0 [20]),
        .O(\rdata[20]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[21]_i_3 
       (.I0(\rdata_reg[1] ),
        .I1(\rdata[21]_i_7_n_0 ),
        .I2(\rdata_reg[1]_0 ),
        .I3(\rdata_reg[21] ),
        .I4(\rdata_reg[31] [4]),
        .I5(\rdata_reg[17]_0 ),
        .O(mem_reg_4));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[21]_i_7 
       (.I0(int_A_5_read),
        .I1(int_A_6_read),
        .I2(int_A_6_q1[21]),
        .I3(DOADO[21]),
        .I4(int_A_4_read),
        .I5(\rdata[31]_i_6_0 [21]),
        .O(\rdata[21]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[22]_i_3 
       (.I0(\rdata_reg[1] ),
        .I1(\rdata[22]_i_7_n_0 ),
        .I2(\rdata_reg[1]_0 ),
        .I3(\rdata_reg[22] ),
        .I4(\rdata_reg[31] [5]),
        .I5(\rdata_reg[17]_0 ),
        .O(mem_reg_5));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[22]_i_7 
       (.I0(int_A_5_read),
        .I1(int_A_6_read),
        .I2(int_A_6_q1[22]),
        .I3(DOADO[22]),
        .I4(int_A_4_read),
        .I5(\rdata[31]_i_6_0 [22]),
        .O(\rdata[22]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[23]_i_3 
       (.I0(\rdata_reg[1] ),
        .I1(\rdata[23]_i_7_n_0 ),
        .I2(\rdata_reg[1]_0 ),
        .I3(\rdata_reg[23] ),
        .I4(\rdata_reg[31] [6]),
        .I5(\rdata_reg[17]_0 ),
        .O(mem_reg_6));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[23]_i_7 
       (.I0(int_A_5_read),
        .I1(int_A_6_read),
        .I2(int_A_6_q1[23]),
        .I3(DOADO[23]),
        .I4(int_A_4_read),
        .I5(\rdata[31]_i_6_0 [23]),
        .O(\rdata[23]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[24]_i_3 
       (.I0(\rdata_reg[1] ),
        .I1(\rdata[24]_i_7_n_0 ),
        .I2(\rdata_reg[1]_0 ),
        .I3(\rdata_reg[24] ),
        .I4(\rdata_reg[31] [7]),
        .I5(\rdata_reg[17]_0 ),
        .O(mem_reg_7));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[24]_i_7 
       (.I0(int_A_5_read),
        .I1(int_A_6_read),
        .I2(int_A_6_q1[24]),
        .I3(DOADO[24]),
        .I4(int_A_4_read),
        .I5(\rdata[31]_i_6_0 [24]),
        .O(\rdata[24]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[25]_i_3 
       (.I0(\rdata_reg[1] ),
        .I1(\rdata[25]_i_7_n_0 ),
        .I2(\rdata_reg[1]_0 ),
        .I3(\rdata_reg[25] ),
        .I4(\rdata_reg[31] [8]),
        .I5(\rdata_reg[17]_0 ),
        .O(mem_reg_8));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[25]_i_7 
       (.I0(int_A_5_read),
        .I1(int_A_6_read),
        .I2(int_A_6_q1[25]),
        .I3(DOADO[25]),
        .I4(int_A_4_read),
        .I5(\rdata[31]_i_6_0 [25]),
        .O(\rdata[25]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[26]_i_3 
       (.I0(\rdata_reg[1] ),
        .I1(\rdata[26]_i_7_n_0 ),
        .I2(\rdata_reg[1]_0 ),
        .I3(\rdata_reg[26] ),
        .I4(\rdata_reg[31] [9]),
        .I5(\rdata_reg[17]_0 ),
        .O(mem_reg_9));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[26]_i_7 
       (.I0(int_A_5_read),
        .I1(int_A_6_read),
        .I2(int_A_6_q1[26]),
        .I3(DOADO[26]),
        .I4(int_A_4_read),
        .I5(\rdata[31]_i_6_0 [26]),
        .O(\rdata[26]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[27]_i_3 
       (.I0(\rdata_reg[1] ),
        .I1(\rdata[27]_i_7_n_0 ),
        .I2(\rdata_reg[1]_0 ),
        .I3(\rdata_reg[27] ),
        .I4(\rdata_reg[31] [10]),
        .I5(\rdata_reg[17]_0 ),
        .O(mem_reg_10));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[27]_i_7 
       (.I0(int_A_5_read),
        .I1(int_A_6_read),
        .I2(int_A_6_q1[27]),
        .I3(DOADO[27]),
        .I4(int_A_4_read),
        .I5(\rdata[31]_i_6_0 [27]),
        .O(\rdata[27]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[28]_i_3 
       (.I0(\rdata_reg[1] ),
        .I1(\rdata[28]_i_7_n_0 ),
        .I2(\rdata_reg[1]_0 ),
        .I3(\rdata_reg[28] ),
        .I4(\rdata_reg[31] [11]),
        .I5(\rdata_reg[17]_0 ),
        .O(mem_reg_11));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[28]_i_7 
       (.I0(int_A_5_read),
        .I1(int_A_6_read),
        .I2(int_A_6_q1[28]),
        .I3(DOADO[28]),
        .I4(int_A_4_read),
        .I5(\rdata[31]_i_6_0 [28]),
        .O(\rdata[28]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[29]_i_3 
       (.I0(\rdata_reg[1] ),
        .I1(\rdata[29]_i_7_n_0 ),
        .I2(\rdata_reg[1]_0 ),
        .I3(\rdata_reg[29] ),
        .I4(\rdata_reg[31] [12]),
        .I5(\rdata_reg[17]_0 ),
        .O(mem_reg_12));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[29]_i_7 
       (.I0(int_A_5_read),
        .I1(int_A_6_read),
        .I2(int_A_6_q1[29]),
        .I3(DOADO[29]),
        .I4(int_A_4_read),
        .I5(\rdata[31]_i_6_0 [29]),
        .O(\rdata[29]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[2]_i_3 
       (.I0(\rdata_reg[1] ),
        .I1(\rdata[2]_i_7_n_0 ),
        .I2(\rdata_reg[1]_0 ),
        .I3(\rdata_reg[2] ),
        .I4(\rdata_reg[1]_2 ),
        .I5(\rdata_reg[2]_0 ),
        .O(int_A_6_read_reg_0));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[2]_i_7 
       (.I0(int_A_5_read),
        .I1(int_A_6_read),
        .I2(int_A_6_q1[2]),
        .I3(DOADO[2]),
        .I4(int_A_4_read),
        .I5(\rdata[31]_i_6_0 [2]),
        .O(\rdata[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[30]_i_3 
       (.I0(\rdata_reg[1] ),
        .I1(\rdata[30]_i_7_n_0 ),
        .I2(\rdata_reg[1]_0 ),
        .I3(\rdata_reg[30] ),
        .I4(\rdata_reg[31] [13]),
        .I5(\rdata_reg[17]_0 ),
        .O(mem_reg_13));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[30]_i_7 
       (.I0(int_A_5_read),
        .I1(int_A_6_read),
        .I2(int_A_6_q1[30]),
        .I3(DOADO[30]),
        .I4(int_A_4_read),
        .I5(\rdata[31]_i_6_0 [30]),
        .O(\rdata[30]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[31]_i_12 
       (.I0(int_A_5_read),
        .I1(int_A_6_read),
        .I2(int_A_6_q1[31]),
        .I3(DOADO[31]),
        .I4(int_A_4_read),
        .I5(\rdata[31]_i_6_0 [31]),
        .O(\rdata[31]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[31]_i_6 
       (.I0(\rdata_reg[1] ),
        .I1(\rdata[31]_i_12_n_0 ),
        .I2(\rdata_reg[1]_0 ),
        .I3(\rdata_reg[31]_0 ),
        .I4(\rdata_reg[31] [14]),
        .I5(\rdata_reg[17]_0 ),
        .O(mem_reg_14));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[3]_i_3 
       (.I0(\rdata_reg[1] ),
        .I1(\rdata[3]_i_7_n_0 ),
        .I2(\rdata_reg[1]_0 ),
        .I3(\rdata_reg[3] ),
        .I4(\rdata_reg[1]_2 ),
        .I5(\rdata_reg[3]_0 ),
        .O(int_A_6_read_reg_1));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[3]_i_7 
       (.I0(int_A_5_read),
        .I1(int_A_6_read),
        .I2(int_A_6_q1[3]),
        .I3(DOADO[3]),
        .I4(int_A_4_read),
        .I5(\rdata[31]_i_6_0 [3]),
        .O(\rdata[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[4]_i_8 
       (.I0(int_A_5_read),
        .I1(int_A_6_read),
        .I2(int_A_6_q1[4]),
        .I3(DOADO[4]),
        .I4(int_A_4_read),
        .I5(\rdata[31]_i_6_0 [4]),
        .O(int_A_5_read_reg_0));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[5]_i_8 
       (.I0(int_A_5_read),
        .I1(int_A_6_read),
        .I2(int_A_6_q1[5]),
        .I3(DOADO[5]),
        .I4(int_A_4_read),
        .I5(\rdata[31]_i_6_0 [5]),
        .O(int_A_5_read_reg_1));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[6]_i_8 
       (.I0(int_A_5_read),
        .I1(int_A_6_read),
        .I2(int_A_6_q1[6]),
        .I3(DOADO[6]),
        .I4(int_A_4_read),
        .I5(\rdata[31]_i_6_0 [6]),
        .O(int_A_5_read_reg_2));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[7]_i_3 
       (.I0(\rdata_reg[1] ),
        .I1(\rdata[7]_i_7_n_0 ),
        .I2(\rdata_reg[1]_0 ),
        .I3(\rdata_reg[7] ),
        .I4(\rdata_reg[1]_2 ),
        .I5(\rdata_reg[7]_0 ),
        .O(int_A_6_read_reg_2));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[7]_i_7 
       (.I0(int_A_5_read),
        .I1(int_A_6_read),
        .I2(int_A_6_q1[7]),
        .I3(DOADO[7]),
        .I4(int_A_4_read),
        .I5(\rdata[31]_i_6_0 [7]),
        .O(\rdata[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[8]_i_8 
       (.I0(int_A_5_read),
        .I1(int_A_6_read),
        .I2(int_A_6_q1[8]),
        .I3(DOADO[8]),
        .I4(int_A_4_read),
        .I5(\rdata[31]_i_6_0 [8]),
        .O(int_A_5_read_reg_3));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[9]_i_8 
       (.I0(int_A_5_read),
        .I1(int_A_6_read),
        .I2(int_A_6_q1[9]),
        .I3(DOADO[9]),
        .I4(int_A_4_read),
        .I5(\rdata[31]_i_6_0 [9]),
        .O(int_A_5_read_reg_4));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_10__4
       (.I0(DOBDO[30]),
        .I1(\icmp_ln12_6_reg_926_reg[0] [30]),
        .O(tmp_product_i_10__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_11__4
       (.I0(DOBDO[29]),
        .I1(\icmp_ln12_6_reg_926_reg[0] [29]),
        .O(tmp_product_i_11__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_12__4
       (.I0(DOBDO[28]),
        .I1(\icmp_ln12_6_reg_926_reg[0] [28]),
        .O(tmp_product_i_12__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_13__4
       (.I0(DOBDO[27]),
        .I1(\icmp_ln12_6_reg_926_reg[0] [27]),
        .O(tmp_product_i_13__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_14__4
       (.I0(DOBDO[26]),
        .I1(\icmp_ln12_6_reg_926_reg[0] [26]),
        .O(tmp_product_i_14__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_15__4
       (.I0(DOBDO[25]),
        .I1(\icmp_ln12_6_reg_926_reg[0] [25]),
        .O(tmp_product_i_15__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_16__4
       (.I0(DOBDO[24]),
        .I1(\icmp_ln12_6_reg_926_reg[0] [24]),
        .O(tmp_product_i_16__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_17__9
       (.I0(DOBDO[23]),
        .I1(\icmp_ln12_6_reg_926_reg[0] [23]),
        .O(tmp_product_i_17__9_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_18__9
       (.I0(DOBDO[22]),
        .I1(\icmp_ln12_6_reg_926_reg[0] [22]),
        .O(tmp_product_i_18__9_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_19__9
       (.I0(DOBDO[21]),
        .I1(\icmp_ln12_6_reg_926_reg[0] [21]),
        .O(tmp_product_i_19__9_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_1__10
       (.CI(tmp_product_i_2__10_n_0),
        .CO({NLW_tmp_product_i_1__10_CO_UNCONNECTED[3],tmp_product_i_1__10_n_1,tmp_product_i_1__10_n_2,tmp_product_i_1__10_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,DOBDO[30:28]}),
        .O(sub_ln13_6_fu_538_p210_out[31:28]),
        .S({tmp_product_i_9__4_n_0,tmp_product_i_10__4_n_0,tmp_product_i_11__4_n_0,tmp_product_i_12__4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_20__9
       (.I0(DOBDO[20]),
        .I1(\icmp_ln12_6_reg_926_reg[0] [20]),
        .O(tmp_product_i_20__9_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_21__9
       (.I0(DOBDO[19]),
        .I1(\icmp_ln12_6_reg_926_reg[0] [19]),
        .O(tmp_product_i_21__9_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_22__9
       (.I0(DOBDO[18]),
        .I1(\icmp_ln12_6_reg_926_reg[0] [18]),
        .O(tmp_product_i_22__9_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_23__9
       (.I0(DOBDO[17]),
        .I1(\icmp_ln12_6_reg_926_reg[0] [17]),
        .O(tmp_product_i_23__9_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_24__9
       (.I0(DOBDO[16]),
        .I1(\icmp_ln12_6_reg_926_reg[0] [16]),
        .O(tmp_product_i_24__9_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_25__9
       (.I0(DOBDO[15]),
        .I1(\icmp_ln12_6_reg_926_reg[0] [15]),
        .O(tmp_product_i_25__9_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_26__9
       (.I0(DOBDO[14]),
        .I1(\icmp_ln12_6_reg_926_reg[0] [14]),
        .O(tmp_product_i_26__9_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_27__9
       (.I0(DOBDO[13]),
        .I1(\icmp_ln12_6_reg_926_reg[0] [13]),
        .O(tmp_product_i_27__9_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_28__9
       (.I0(DOBDO[12]),
        .I1(\icmp_ln12_6_reg_926_reg[0] [12]),
        .O(tmp_product_i_28__9_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_29__9
       (.I0(DOBDO[11]),
        .I1(\icmp_ln12_6_reg_926_reg[0] [11]),
        .O(tmp_product_i_29__9_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_2__10
       (.CI(tmp_product_i_3__10_n_0),
        .CO({tmp_product_i_2__10_n_0,tmp_product_i_2__10_n_1,tmp_product_i_2__10_n_2,tmp_product_i_2__10_n_3}),
        .CYINIT(1'b0),
        .DI(DOBDO[27:24]),
        .O(sub_ln13_6_fu_538_p210_out[27:24]),
        .S({tmp_product_i_13__4_n_0,tmp_product_i_14__4_n_0,tmp_product_i_15__4_n_0,tmp_product_i_16__4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_30__9
       (.I0(DOBDO[10]),
        .I1(\icmp_ln12_6_reg_926_reg[0] [10]),
        .O(tmp_product_i_30__9_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_31__9
       (.I0(DOBDO[9]),
        .I1(\icmp_ln12_6_reg_926_reg[0] [9]),
        .O(tmp_product_i_31__9_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_32__9
       (.I0(DOBDO[8]),
        .I1(\icmp_ln12_6_reg_926_reg[0] [8]),
        .O(tmp_product_i_32__9_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_33__9
       (.I0(DOBDO[7]),
        .I1(\icmp_ln12_6_reg_926_reg[0] [7]),
        .O(tmp_product_i_33__9_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_34__9
       (.I0(DOBDO[6]),
        .I1(\icmp_ln12_6_reg_926_reg[0] [6]),
        .O(tmp_product_i_34__9_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_35__9
       (.I0(DOBDO[5]),
        .I1(\icmp_ln12_6_reg_926_reg[0] [5]),
        .O(tmp_product_i_35__9_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_36__9
       (.I0(DOBDO[4]),
        .I1(\icmp_ln12_6_reg_926_reg[0] [4]),
        .O(tmp_product_i_36__9_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_37__9
       (.I0(DOBDO[3]),
        .I1(\icmp_ln12_6_reg_926_reg[0] [3]),
        .O(tmp_product_i_37__9_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_38__9
       (.I0(DOBDO[2]),
        .I1(\icmp_ln12_6_reg_926_reg[0] [2]),
        .O(tmp_product_i_38__9_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_39__9
       (.I0(DOBDO[1]),
        .I1(\icmp_ln12_6_reg_926_reg[0] [1]),
        .O(tmp_product_i_39__9_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_3__10
       (.CI(tmp_product_i_4__10_n_0),
        .CO({tmp_product_i_3__10_n_0,tmp_product_i_3__10_n_1,tmp_product_i_3__10_n_2,tmp_product_i_3__10_n_3}),
        .CYINIT(1'b0),
        .DI(DOBDO[23:20]),
        .O(sub_ln13_6_fu_538_p210_out[23:20]),
        .S({tmp_product_i_17__9_n_0,tmp_product_i_18__9_n_0,tmp_product_i_19__9_n_0,tmp_product_i_20__9_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_40__9
       (.I0(DOBDO[0]),
        .I1(\icmp_ln12_6_reg_926_reg[0] [0]),
        .O(tmp_product_i_40__9_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_4__10
       (.CI(tmp_product_i_5__10_n_0),
        .CO({tmp_product_i_4__10_n_0,tmp_product_i_4__10_n_1,tmp_product_i_4__10_n_2,tmp_product_i_4__10_n_3}),
        .CYINIT(1'b0),
        .DI(DOBDO[19:16]),
        .O(sub_ln13_6_fu_538_p210_out[19:16]),
        .S({tmp_product_i_21__9_n_0,tmp_product_i_22__9_n_0,tmp_product_i_23__9_n_0,tmp_product_i_24__9_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_5__10
       (.CI(tmp_product_i_6__10_n_0),
        .CO({tmp_product_i_5__10_n_0,tmp_product_i_5__10_n_1,tmp_product_i_5__10_n_2,tmp_product_i_5__10_n_3}),
        .CYINIT(1'b0),
        .DI(DOBDO[15:12]),
        .O(sub_ln13_6_fu_538_p210_out[15:12]),
        .S({tmp_product_i_25__9_n_0,tmp_product_i_26__9_n_0,tmp_product_i_27__9_n_0,tmp_product_i_28__9_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_6__10
       (.CI(tmp_product_i_7__10_n_0),
        .CO({tmp_product_i_6__10_n_0,tmp_product_i_6__10_n_1,tmp_product_i_6__10_n_2,tmp_product_i_6__10_n_3}),
        .CYINIT(1'b0),
        .DI(DOBDO[11:8]),
        .O(sub_ln13_6_fu_538_p210_out[11:8]),
        .S({tmp_product_i_29__9_n_0,tmp_product_i_30__9_n_0,tmp_product_i_31__9_n_0,tmp_product_i_32__9_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_7__10
       (.CI(tmp_product_i_8__10_n_0),
        .CO({tmp_product_i_7__10_n_0,tmp_product_i_7__10_n_1,tmp_product_i_7__10_n_2,tmp_product_i_7__10_n_3}),
        .CYINIT(1'b0),
        .DI(DOBDO[7:4]),
        .O(sub_ln13_6_fu_538_p210_out[7:4]),
        .S({tmp_product_i_33__9_n_0,tmp_product_i_34__9_n_0,tmp_product_i_35__9_n_0,tmp_product_i_36__9_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_8__10
       (.CI(1'b0),
        .CO({tmp_product_i_8__10_n_0,tmp_product_i_8__10_n_1,tmp_product_i_8__10_n_2,tmp_product_i_8__10_n_3}),
        .CYINIT(1'b1),
        .DI(DOBDO[3:0]),
        .O(sub_ln13_6_fu_538_p210_out[3:0]),
        .S({tmp_product_i_37__9_n_0,tmp_product_i_38__9_n_0,tmp_product_i_39__9_n_0,tmp_product_i_40__9_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_9__4
       (.I0(DOBDO[31]),
        .I1(\icmp_ln12_6_reg_926_reg[0] [31]),
        .O(tmp_product_i_9__4_n_0));
endmodule

(* ORIG_REF_NAME = "eucDis_control_s_axi_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eucDis_control_s_axi_ram_21
   (DOBDO,
    icmp_ln12_7_fu_550_p2,
    sub_ln13_7_fu_556_p29_out,
    mem_reg_0,
    mem_reg_1,
    mem_reg_2,
    mem_reg_3,
    mem_reg_4,
    mem_reg_5,
    mem_reg_6,
    mem_reg_7,
    mem_reg_8,
    mem_reg_9,
    mem_reg_10,
    mem_reg_11,
    mem_reg_12,
    mem_reg_13,
    mem_reg_14,
    mem_reg_15,
    mem_reg_16,
    mem_reg_17,
    mem_reg_18,
    mem_reg_19,
    mem_reg_20,
    mem_reg_21,
    mem_reg_22,
    mem_reg_23,
    mem_reg_24,
    mem_reg_25,
    mem_reg_26,
    mem_reg_27,
    mem_reg_28,
    mem_reg_29,
    mem_reg_30,
    mem_reg_31,
    ap_clk,
    A_0_ce0,
    ADDRARDADDR,
    mem_reg_32,
    s_axi_control_WDATA,
    \icmp_ln12_7_reg_943_reg[0] ,
    int_A_7_read,
    DOADO,
    \rdata[31]_i_5 ,
    int_B_1_read,
    int_B_0_read,
    mem_reg_33,
    s_axi_control_WVALID,
    mem_reg_34,
    s_axi_control_ARVALID,
    mem_reg_35,
    s_axi_control_WSTRB);
  output [31:0]DOBDO;
  output [0:0]icmp_ln12_7_fu_550_p2;
  output [31:0]sub_ln13_7_fu_556_p29_out;
  output mem_reg_0;
  output mem_reg_1;
  output mem_reg_2;
  output mem_reg_3;
  output mem_reg_4;
  output mem_reg_5;
  output mem_reg_6;
  output mem_reg_7;
  output mem_reg_8;
  output mem_reg_9;
  output mem_reg_10;
  output mem_reg_11;
  output mem_reg_12;
  output mem_reg_13;
  output mem_reg_14;
  output mem_reg_15;
  output mem_reg_16;
  output mem_reg_17;
  output mem_reg_18;
  output mem_reg_19;
  output mem_reg_20;
  output mem_reg_21;
  output mem_reg_22;
  output mem_reg_23;
  output mem_reg_24;
  output mem_reg_25;
  output mem_reg_26;
  output mem_reg_27;
  output mem_reg_28;
  output mem_reg_29;
  output mem_reg_30;
  output mem_reg_31;
  input ap_clk;
  input A_0_ce0;
  input [6:0]ADDRARDADDR;
  input [6:0]mem_reg_32;
  input [31:0]s_axi_control_WDATA;
  input [31:0]\icmp_ln12_7_reg_943_reg[0] ;
  input int_A_7_read;
  input [31:0]DOADO;
  input [31:0]\rdata[31]_i_5 ;
  input int_B_1_read;
  input int_B_0_read;
  input mem_reg_33;
  input s_axi_control_WVALID;
  input mem_reg_34;
  input s_axi_control_ARVALID;
  input mem_reg_35;
  input [3:0]s_axi_control_WSTRB;

  wire [6:0]ADDRARDADDR;
  wire A_0_ce0;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire ap_clk;
  wire [0:0]icmp_ln12_7_fu_550_p2;
  wire \icmp_ln12_7_reg_943[0]_i_10_n_0 ;
  wire \icmp_ln12_7_reg_943[0]_i_12_n_0 ;
  wire \icmp_ln12_7_reg_943[0]_i_13_n_0 ;
  wire \icmp_ln12_7_reg_943[0]_i_14_n_0 ;
  wire \icmp_ln12_7_reg_943[0]_i_15_n_0 ;
  wire \icmp_ln12_7_reg_943[0]_i_16_n_0 ;
  wire \icmp_ln12_7_reg_943[0]_i_17_n_0 ;
  wire \icmp_ln12_7_reg_943[0]_i_18_n_0 ;
  wire \icmp_ln12_7_reg_943[0]_i_19_n_0 ;
  wire \icmp_ln12_7_reg_943[0]_i_21_n_0 ;
  wire \icmp_ln12_7_reg_943[0]_i_22_n_0 ;
  wire \icmp_ln12_7_reg_943[0]_i_23_n_0 ;
  wire \icmp_ln12_7_reg_943[0]_i_24_n_0 ;
  wire \icmp_ln12_7_reg_943[0]_i_25_n_0 ;
  wire \icmp_ln12_7_reg_943[0]_i_26_n_0 ;
  wire \icmp_ln12_7_reg_943[0]_i_27_n_0 ;
  wire \icmp_ln12_7_reg_943[0]_i_28_n_0 ;
  wire \icmp_ln12_7_reg_943[0]_i_29_n_0 ;
  wire \icmp_ln12_7_reg_943[0]_i_30_n_0 ;
  wire \icmp_ln12_7_reg_943[0]_i_31_n_0 ;
  wire \icmp_ln12_7_reg_943[0]_i_32_n_0 ;
  wire \icmp_ln12_7_reg_943[0]_i_33_n_0 ;
  wire \icmp_ln12_7_reg_943[0]_i_34_n_0 ;
  wire \icmp_ln12_7_reg_943[0]_i_35_n_0 ;
  wire \icmp_ln12_7_reg_943[0]_i_36_n_0 ;
  wire \icmp_ln12_7_reg_943[0]_i_3_n_0 ;
  wire \icmp_ln12_7_reg_943[0]_i_4_n_0 ;
  wire \icmp_ln12_7_reg_943[0]_i_5_n_0 ;
  wire \icmp_ln12_7_reg_943[0]_i_6_n_0 ;
  wire \icmp_ln12_7_reg_943[0]_i_7_n_0 ;
  wire \icmp_ln12_7_reg_943[0]_i_8_n_0 ;
  wire \icmp_ln12_7_reg_943[0]_i_9_n_0 ;
  wire [31:0]\icmp_ln12_7_reg_943_reg[0] ;
  wire \icmp_ln12_7_reg_943_reg[0]_i_11_n_0 ;
  wire \icmp_ln12_7_reg_943_reg[0]_i_11_n_1 ;
  wire \icmp_ln12_7_reg_943_reg[0]_i_11_n_2 ;
  wire \icmp_ln12_7_reg_943_reg[0]_i_11_n_3 ;
  wire \icmp_ln12_7_reg_943_reg[0]_i_1_n_1 ;
  wire \icmp_ln12_7_reg_943_reg[0]_i_1_n_2 ;
  wire \icmp_ln12_7_reg_943_reg[0]_i_1_n_3 ;
  wire \icmp_ln12_7_reg_943_reg[0]_i_20_n_0 ;
  wire \icmp_ln12_7_reg_943_reg[0]_i_20_n_1 ;
  wire \icmp_ln12_7_reg_943_reg[0]_i_20_n_2 ;
  wire \icmp_ln12_7_reg_943_reg[0]_i_20_n_3 ;
  wire \icmp_ln12_7_reg_943_reg[0]_i_2_n_0 ;
  wire \icmp_ln12_7_reg_943_reg[0]_i_2_n_1 ;
  wire \icmp_ln12_7_reg_943_reg[0]_i_2_n_2 ;
  wire \icmp_ln12_7_reg_943_reg[0]_i_2_n_3 ;
  wire [3:0]int_A_7_be1;
  wire int_A_7_ce1;
  wire [31:0]int_A_7_q1;
  wire int_A_7_read;
  wire int_B_0_read;
  wire int_B_1_read;
  wire mem_reg_0;
  wire mem_reg_1;
  wire mem_reg_10;
  wire mem_reg_11;
  wire mem_reg_12;
  wire mem_reg_13;
  wire mem_reg_14;
  wire mem_reg_15;
  wire mem_reg_16;
  wire mem_reg_17;
  wire mem_reg_18;
  wire mem_reg_19;
  wire mem_reg_2;
  wire mem_reg_20;
  wire mem_reg_21;
  wire mem_reg_22;
  wire mem_reg_23;
  wire mem_reg_24;
  wire mem_reg_25;
  wire mem_reg_26;
  wire mem_reg_27;
  wire mem_reg_28;
  wire mem_reg_29;
  wire mem_reg_3;
  wire mem_reg_30;
  wire mem_reg_31;
  wire [6:0]mem_reg_32;
  wire mem_reg_33;
  wire mem_reg_34;
  wire mem_reg_35;
  wire mem_reg_4;
  wire mem_reg_5;
  wire mem_reg_6;
  wire mem_reg_7;
  wire mem_reg_8;
  wire mem_reg_9;
  wire [31:0]\rdata[31]_i_5 ;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [31:0]sub_ln13_7_fu_556_p29_out;
  wire tmp_product_i_10__2_n_0;
  wire tmp_product_i_11__2_n_0;
  wire tmp_product_i_12__2_n_0;
  wire tmp_product_i_13__2_n_0;
  wire tmp_product_i_14__2_n_0;
  wire tmp_product_i_15__2_n_0;
  wire tmp_product_i_16__2_n_0;
  wire tmp_product_i_17__5_n_0;
  wire tmp_product_i_18__5_n_0;
  wire tmp_product_i_19__5_n_0;
  wire tmp_product_i_1__6_n_1;
  wire tmp_product_i_1__6_n_2;
  wire tmp_product_i_1__6_n_3;
  wire tmp_product_i_20__5_n_0;
  wire tmp_product_i_21__5_n_0;
  wire tmp_product_i_22__5_n_0;
  wire tmp_product_i_23__5_n_0;
  wire tmp_product_i_24__5_n_0;
  wire tmp_product_i_25__5_n_0;
  wire tmp_product_i_26__5_n_0;
  wire tmp_product_i_27__5_n_0;
  wire tmp_product_i_28__5_n_0;
  wire tmp_product_i_29__5_n_0;
  wire tmp_product_i_2__6_n_0;
  wire tmp_product_i_2__6_n_1;
  wire tmp_product_i_2__6_n_2;
  wire tmp_product_i_2__6_n_3;
  wire tmp_product_i_30__5_n_0;
  wire tmp_product_i_31__5_n_0;
  wire tmp_product_i_32__5_n_0;
  wire tmp_product_i_33__5_n_0;
  wire tmp_product_i_34__5_n_0;
  wire tmp_product_i_35__5_n_0;
  wire tmp_product_i_36__5_n_0;
  wire tmp_product_i_37__5_n_0;
  wire tmp_product_i_38__5_n_0;
  wire tmp_product_i_39__5_n_0;
  wire tmp_product_i_3__6_n_0;
  wire tmp_product_i_3__6_n_1;
  wire tmp_product_i_3__6_n_2;
  wire tmp_product_i_3__6_n_3;
  wire tmp_product_i_40__5_n_0;
  wire tmp_product_i_4__6_n_0;
  wire tmp_product_i_4__6_n_1;
  wire tmp_product_i_4__6_n_2;
  wire tmp_product_i_4__6_n_3;
  wire tmp_product_i_5__6_n_0;
  wire tmp_product_i_5__6_n_1;
  wire tmp_product_i_5__6_n_2;
  wire tmp_product_i_5__6_n_3;
  wire tmp_product_i_6__6_n_0;
  wire tmp_product_i_6__6_n_1;
  wire tmp_product_i_6__6_n_2;
  wire tmp_product_i_6__6_n_3;
  wire tmp_product_i_7__6_n_0;
  wire tmp_product_i_7__6_n_1;
  wire tmp_product_i_7__6_n_2;
  wire tmp_product_i_7__6_n_3;
  wire tmp_product_i_8__6_n_0;
  wire tmp_product_i_8__6_n_1;
  wire tmp_product_i_8__6_n_2;
  wire tmp_product_i_8__6_n_3;
  wire tmp_product_i_9__2_n_0;
  wire [3:0]\NLW_icmp_ln12_7_reg_943_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln12_7_reg_943_reg[0]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln12_7_reg_943_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln12_7_reg_943_reg[0]_i_20_O_UNCONNECTED ;
  wire NLW_mem_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_RDADDRECC_UNCONNECTED;
  wire [3:3]NLW_tmp_product_i_1__6_CO_UNCONNECTED;

  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_7_reg_943[0]_i_10 
       (.I0(DOBDO[24]),
        .I1(\icmp_ln12_7_reg_943_reg[0] [24]),
        .I2(DOBDO[25]),
        .I3(\icmp_ln12_7_reg_943_reg[0] [25]),
        .O(\icmp_ln12_7_reg_943[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_7_reg_943[0]_i_12 
       (.I0(DOBDO[22]),
        .I1(\icmp_ln12_7_reg_943_reg[0] [22]),
        .I2(\icmp_ln12_7_reg_943_reg[0] [23]),
        .I3(DOBDO[23]),
        .O(\icmp_ln12_7_reg_943[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_7_reg_943[0]_i_13 
       (.I0(DOBDO[20]),
        .I1(\icmp_ln12_7_reg_943_reg[0] [20]),
        .I2(\icmp_ln12_7_reg_943_reg[0] [21]),
        .I3(DOBDO[21]),
        .O(\icmp_ln12_7_reg_943[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_7_reg_943[0]_i_14 
       (.I0(DOBDO[18]),
        .I1(\icmp_ln12_7_reg_943_reg[0] [18]),
        .I2(\icmp_ln12_7_reg_943_reg[0] [19]),
        .I3(DOBDO[19]),
        .O(\icmp_ln12_7_reg_943[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_7_reg_943[0]_i_15 
       (.I0(DOBDO[16]),
        .I1(\icmp_ln12_7_reg_943_reg[0] [16]),
        .I2(\icmp_ln12_7_reg_943_reg[0] [17]),
        .I3(DOBDO[17]),
        .O(\icmp_ln12_7_reg_943[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_7_reg_943[0]_i_16 
       (.I0(DOBDO[22]),
        .I1(\icmp_ln12_7_reg_943_reg[0] [22]),
        .I2(DOBDO[23]),
        .I3(\icmp_ln12_7_reg_943_reg[0] [23]),
        .O(\icmp_ln12_7_reg_943[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_7_reg_943[0]_i_17 
       (.I0(DOBDO[20]),
        .I1(\icmp_ln12_7_reg_943_reg[0] [20]),
        .I2(DOBDO[21]),
        .I3(\icmp_ln12_7_reg_943_reg[0] [21]),
        .O(\icmp_ln12_7_reg_943[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_7_reg_943[0]_i_18 
       (.I0(DOBDO[18]),
        .I1(\icmp_ln12_7_reg_943_reg[0] [18]),
        .I2(DOBDO[19]),
        .I3(\icmp_ln12_7_reg_943_reg[0] [19]),
        .O(\icmp_ln12_7_reg_943[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_7_reg_943[0]_i_19 
       (.I0(DOBDO[16]),
        .I1(\icmp_ln12_7_reg_943_reg[0] [16]),
        .I2(DOBDO[17]),
        .I3(\icmp_ln12_7_reg_943_reg[0] [17]),
        .O(\icmp_ln12_7_reg_943[0]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_7_reg_943[0]_i_21 
       (.I0(DOBDO[14]),
        .I1(\icmp_ln12_7_reg_943_reg[0] [14]),
        .I2(\icmp_ln12_7_reg_943_reg[0] [15]),
        .I3(DOBDO[15]),
        .O(\icmp_ln12_7_reg_943[0]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_7_reg_943[0]_i_22 
       (.I0(DOBDO[12]),
        .I1(\icmp_ln12_7_reg_943_reg[0] [12]),
        .I2(\icmp_ln12_7_reg_943_reg[0] [13]),
        .I3(DOBDO[13]),
        .O(\icmp_ln12_7_reg_943[0]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_7_reg_943[0]_i_23 
       (.I0(DOBDO[10]),
        .I1(\icmp_ln12_7_reg_943_reg[0] [10]),
        .I2(\icmp_ln12_7_reg_943_reg[0] [11]),
        .I3(DOBDO[11]),
        .O(\icmp_ln12_7_reg_943[0]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_7_reg_943[0]_i_24 
       (.I0(DOBDO[8]),
        .I1(\icmp_ln12_7_reg_943_reg[0] [8]),
        .I2(\icmp_ln12_7_reg_943_reg[0] [9]),
        .I3(DOBDO[9]),
        .O(\icmp_ln12_7_reg_943[0]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_7_reg_943[0]_i_25 
       (.I0(DOBDO[14]),
        .I1(\icmp_ln12_7_reg_943_reg[0] [14]),
        .I2(DOBDO[15]),
        .I3(\icmp_ln12_7_reg_943_reg[0] [15]),
        .O(\icmp_ln12_7_reg_943[0]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_7_reg_943[0]_i_26 
       (.I0(DOBDO[12]),
        .I1(\icmp_ln12_7_reg_943_reg[0] [12]),
        .I2(DOBDO[13]),
        .I3(\icmp_ln12_7_reg_943_reg[0] [13]),
        .O(\icmp_ln12_7_reg_943[0]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_7_reg_943[0]_i_27 
       (.I0(DOBDO[10]),
        .I1(\icmp_ln12_7_reg_943_reg[0] [10]),
        .I2(DOBDO[11]),
        .I3(\icmp_ln12_7_reg_943_reg[0] [11]),
        .O(\icmp_ln12_7_reg_943[0]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_7_reg_943[0]_i_28 
       (.I0(DOBDO[8]),
        .I1(\icmp_ln12_7_reg_943_reg[0] [8]),
        .I2(DOBDO[9]),
        .I3(\icmp_ln12_7_reg_943_reg[0] [9]),
        .O(\icmp_ln12_7_reg_943[0]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_7_reg_943[0]_i_29 
       (.I0(DOBDO[6]),
        .I1(\icmp_ln12_7_reg_943_reg[0] [6]),
        .I2(\icmp_ln12_7_reg_943_reg[0] [7]),
        .I3(DOBDO[7]),
        .O(\icmp_ln12_7_reg_943[0]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_7_reg_943[0]_i_3 
       (.I0(DOBDO[30]),
        .I1(\icmp_ln12_7_reg_943_reg[0] [30]),
        .I2(\icmp_ln12_7_reg_943_reg[0] [31]),
        .I3(DOBDO[31]),
        .O(\icmp_ln12_7_reg_943[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_7_reg_943[0]_i_30 
       (.I0(DOBDO[4]),
        .I1(\icmp_ln12_7_reg_943_reg[0] [4]),
        .I2(\icmp_ln12_7_reg_943_reg[0] [5]),
        .I3(DOBDO[5]),
        .O(\icmp_ln12_7_reg_943[0]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_7_reg_943[0]_i_31 
       (.I0(DOBDO[2]),
        .I1(\icmp_ln12_7_reg_943_reg[0] [2]),
        .I2(\icmp_ln12_7_reg_943_reg[0] [3]),
        .I3(DOBDO[3]),
        .O(\icmp_ln12_7_reg_943[0]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_7_reg_943[0]_i_32 
       (.I0(DOBDO[0]),
        .I1(\icmp_ln12_7_reg_943_reg[0] [0]),
        .I2(\icmp_ln12_7_reg_943_reg[0] [1]),
        .I3(DOBDO[1]),
        .O(\icmp_ln12_7_reg_943[0]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_7_reg_943[0]_i_33 
       (.I0(DOBDO[6]),
        .I1(\icmp_ln12_7_reg_943_reg[0] [6]),
        .I2(DOBDO[7]),
        .I3(\icmp_ln12_7_reg_943_reg[0] [7]),
        .O(\icmp_ln12_7_reg_943[0]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_7_reg_943[0]_i_34 
       (.I0(DOBDO[4]),
        .I1(\icmp_ln12_7_reg_943_reg[0] [4]),
        .I2(DOBDO[5]),
        .I3(\icmp_ln12_7_reg_943_reg[0] [5]),
        .O(\icmp_ln12_7_reg_943[0]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_7_reg_943[0]_i_35 
       (.I0(DOBDO[2]),
        .I1(\icmp_ln12_7_reg_943_reg[0] [2]),
        .I2(DOBDO[3]),
        .I3(\icmp_ln12_7_reg_943_reg[0] [3]),
        .O(\icmp_ln12_7_reg_943[0]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_7_reg_943[0]_i_36 
       (.I0(DOBDO[0]),
        .I1(\icmp_ln12_7_reg_943_reg[0] [0]),
        .I2(DOBDO[1]),
        .I3(\icmp_ln12_7_reg_943_reg[0] [1]),
        .O(\icmp_ln12_7_reg_943[0]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_7_reg_943[0]_i_4 
       (.I0(DOBDO[28]),
        .I1(\icmp_ln12_7_reg_943_reg[0] [28]),
        .I2(\icmp_ln12_7_reg_943_reg[0] [29]),
        .I3(DOBDO[29]),
        .O(\icmp_ln12_7_reg_943[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_7_reg_943[0]_i_5 
       (.I0(DOBDO[26]),
        .I1(\icmp_ln12_7_reg_943_reg[0] [26]),
        .I2(\icmp_ln12_7_reg_943_reg[0] [27]),
        .I3(DOBDO[27]),
        .O(\icmp_ln12_7_reg_943[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln12_7_reg_943[0]_i_6 
       (.I0(DOBDO[24]),
        .I1(\icmp_ln12_7_reg_943_reg[0] [24]),
        .I2(\icmp_ln12_7_reg_943_reg[0] [25]),
        .I3(DOBDO[25]),
        .O(\icmp_ln12_7_reg_943[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_7_reg_943[0]_i_7 
       (.I0(DOBDO[30]),
        .I1(\icmp_ln12_7_reg_943_reg[0] [30]),
        .I2(DOBDO[31]),
        .I3(\icmp_ln12_7_reg_943_reg[0] [31]),
        .O(\icmp_ln12_7_reg_943[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_7_reg_943[0]_i_8 
       (.I0(DOBDO[28]),
        .I1(\icmp_ln12_7_reg_943_reg[0] [28]),
        .I2(DOBDO[29]),
        .I3(\icmp_ln12_7_reg_943_reg[0] [29]),
        .O(\icmp_ln12_7_reg_943[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln12_7_reg_943[0]_i_9 
       (.I0(DOBDO[26]),
        .I1(\icmp_ln12_7_reg_943_reg[0] [26]),
        .I2(DOBDO[27]),
        .I3(\icmp_ln12_7_reg_943_reg[0] [27]),
        .O(\icmp_ln12_7_reg_943[0]_i_9_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln12_7_reg_943_reg[0]_i_1 
       (.CI(\icmp_ln12_7_reg_943_reg[0]_i_2_n_0 ),
        .CO({icmp_ln12_7_fu_550_p2,\icmp_ln12_7_reg_943_reg[0]_i_1_n_1 ,\icmp_ln12_7_reg_943_reg[0]_i_1_n_2 ,\icmp_ln12_7_reg_943_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln12_7_reg_943[0]_i_3_n_0 ,\icmp_ln12_7_reg_943[0]_i_4_n_0 ,\icmp_ln12_7_reg_943[0]_i_5_n_0 ,\icmp_ln12_7_reg_943[0]_i_6_n_0 }),
        .O(\NLW_icmp_ln12_7_reg_943_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln12_7_reg_943[0]_i_7_n_0 ,\icmp_ln12_7_reg_943[0]_i_8_n_0 ,\icmp_ln12_7_reg_943[0]_i_9_n_0 ,\icmp_ln12_7_reg_943[0]_i_10_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln12_7_reg_943_reg[0]_i_11 
       (.CI(\icmp_ln12_7_reg_943_reg[0]_i_20_n_0 ),
        .CO({\icmp_ln12_7_reg_943_reg[0]_i_11_n_0 ,\icmp_ln12_7_reg_943_reg[0]_i_11_n_1 ,\icmp_ln12_7_reg_943_reg[0]_i_11_n_2 ,\icmp_ln12_7_reg_943_reg[0]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln12_7_reg_943[0]_i_21_n_0 ,\icmp_ln12_7_reg_943[0]_i_22_n_0 ,\icmp_ln12_7_reg_943[0]_i_23_n_0 ,\icmp_ln12_7_reg_943[0]_i_24_n_0 }),
        .O(\NLW_icmp_ln12_7_reg_943_reg[0]_i_11_O_UNCONNECTED [3:0]),
        .S({\icmp_ln12_7_reg_943[0]_i_25_n_0 ,\icmp_ln12_7_reg_943[0]_i_26_n_0 ,\icmp_ln12_7_reg_943[0]_i_27_n_0 ,\icmp_ln12_7_reg_943[0]_i_28_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln12_7_reg_943_reg[0]_i_2 
       (.CI(\icmp_ln12_7_reg_943_reg[0]_i_11_n_0 ),
        .CO({\icmp_ln12_7_reg_943_reg[0]_i_2_n_0 ,\icmp_ln12_7_reg_943_reg[0]_i_2_n_1 ,\icmp_ln12_7_reg_943_reg[0]_i_2_n_2 ,\icmp_ln12_7_reg_943_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln12_7_reg_943[0]_i_12_n_0 ,\icmp_ln12_7_reg_943[0]_i_13_n_0 ,\icmp_ln12_7_reg_943[0]_i_14_n_0 ,\icmp_ln12_7_reg_943[0]_i_15_n_0 }),
        .O(\NLW_icmp_ln12_7_reg_943_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln12_7_reg_943[0]_i_16_n_0 ,\icmp_ln12_7_reg_943[0]_i_17_n_0 ,\icmp_ln12_7_reg_943[0]_i_18_n_0 ,\icmp_ln12_7_reg_943[0]_i_19_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln12_7_reg_943_reg[0]_i_20 
       (.CI(1'b0),
        .CO({\icmp_ln12_7_reg_943_reg[0]_i_20_n_0 ,\icmp_ln12_7_reg_943_reg[0]_i_20_n_1 ,\icmp_ln12_7_reg_943_reg[0]_i_20_n_2 ,\icmp_ln12_7_reg_943_reg[0]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln12_7_reg_943[0]_i_29_n_0 ,\icmp_ln12_7_reg_943[0]_i_30_n_0 ,\icmp_ln12_7_reg_943[0]_i_31_n_0 ,\icmp_ln12_7_reg_943[0]_i_32_n_0 }),
        .O(\NLW_icmp_ln12_7_reg_943_reg[0]_i_20_O_UNCONNECTED [3:0]),
        .S({\icmp_ln12_7_reg_943[0]_i_33_n_0 ,\icmp_ln12_7_reg_943[0]_i_34_n_0 ,\icmp_ln12_7_reg_943[0]_i_35_n_0 ,\icmp_ln12_7_reg_943[0]_i_36_n_0 }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "896" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,mem_reg_32,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_DBITERR_UNCONNECTED),
        .DIADI(s_axi_control_WDATA),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(int_A_7_q1),
        .DOBDO(DOBDO),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(int_A_7_ce1),
        .ENBWREN(A_0_ce0),
        .INJECTDBITERR(NLW_mem_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_SBITERR_UNCONNECTED),
        .WEA(int_A_7_be1),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hF888)) 
    mem_reg_i_1__7
       (.I0(mem_reg_33),
        .I1(s_axi_control_WVALID),
        .I2(mem_reg_34),
        .I3(s_axi_control_ARVALID),
        .O(int_A_7_ce1));
  LUT6 #(
    .INIT(64'h0080808000000000)) 
    mem_reg_i_2__7
       (.I0(mem_reg_33),
        .I1(mem_reg_35),
        .I2(s_axi_control_WVALID),
        .I3(mem_reg_34),
        .I4(s_axi_control_ARVALID),
        .I5(s_axi_control_WSTRB[3]),
        .O(int_A_7_be1[3]));
  LUT6 #(
    .INIT(64'h0080808000000000)) 
    mem_reg_i_3__8
       (.I0(mem_reg_33),
        .I1(mem_reg_35),
        .I2(s_axi_control_WVALID),
        .I3(mem_reg_34),
        .I4(s_axi_control_ARVALID),
        .I5(s_axi_control_WSTRB[2]),
        .O(int_A_7_be1[2]));
  LUT6 #(
    .INIT(64'h0080808000000000)) 
    mem_reg_i_4__8
       (.I0(mem_reg_33),
        .I1(mem_reg_35),
        .I2(s_axi_control_WVALID),
        .I3(mem_reg_34),
        .I4(s_axi_control_ARVALID),
        .I5(s_axi_control_WSTRB[1]),
        .O(int_A_7_be1[1]));
  LUT6 #(
    .INIT(64'h0080808000000000)) 
    mem_reg_i_5__8
       (.I0(mem_reg_33),
        .I1(mem_reg_35),
        .I2(s_axi_control_WVALID),
        .I3(mem_reg_34),
        .I4(s_axi_control_ARVALID),
        .I5(s_axi_control_WSTRB[0]),
        .O(int_A_7_be1[0]));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \rdata[0]_i_6 
       (.I0(int_A_7_q1[0]),
        .I1(int_A_7_read),
        .I2(DOADO[0]),
        .I3(\rdata[31]_i_5 [0]),
        .I4(int_B_1_read),
        .I5(int_B_0_read),
        .O(mem_reg_0));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \rdata[10]_i_6 
       (.I0(int_A_7_q1[10]),
        .I1(int_A_7_read),
        .I2(DOADO[10]),
        .I3(\rdata[31]_i_5 [10]),
        .I4(int_B_1_read),
        .I5(int_B_0_read),
        .O(mem_reg_10));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \rdata[11]_i_6 
       (.I0(int_A_7_q1[11]),
        .I1(int_A_7_read),
        .I2(DOADO[11]),
        .I3(\rdata[31]_i_5 [11]),
        .I4(int_B_1_read),
        .I5(int_B_0_read),
        .O(mem_reg_11));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \rdata[12]_i_6 
       (.I0(int_A_7_q1[12]),
        .I1(int_A_7_read),
        .I2(DOADO[12]),
        .I3(\rdata[31]_i_5 [12]),
        .I4(int_B_1_read),
        .I5(int_B_0_read),
        .O(mem_reg_12));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \rdata[13]_i_6 
       (.I0(int_A_7_q1[13]),
        .I1(int_A_7_read),
        .I2(DOADO[13]),
        .I3(\rdata[31]_i_5 [13]),
        .I4(int_B_1_read),
        .I5(int_B_0_read),
        .O(mem_reg_13));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \rdata[14]_i_6 
       (.I0(int_A_7_q1[14]),
        .I1(int_A_7_read),
        .I2(DOADO[14]),
        .I3(\rdata[31]_i_5 [14]),
        .I4(int_B_1_read),
        .I5(int_B_0_read),
        .O(mem_reg_14));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \rdata[15]_i_6 
       (.I0(int_A_7_q1[15]),
        .I1(int_A_7_read),
        .I2(DOADO[15]),
        .I3(\rdata[31]_i_5 [15]),
        .I4(int_B_1_read),
        .I5(int_B_0_read),
        .O(mem_reg_15));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \rdata[16]_i_6 
       (.I0(int_A_7_q1[16]),
        .I1(int_A_7_read),
        .I2(DOADO[16]),
        .I3(\rdata[31]_i_5 [16]),
        .I4(int_B_1_read),
        .I5(int_B_0_read),
        .O(mem_reg_16));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \rdata[17]_i_6 
       (.I0(int_A_7_q1[17]),
        .I1(int_A_7_read),
        .I2(DOADO[17]),
        .I3(\rdata[31]_i_5 [17]),
        .I4(int_B_1_read),
        .I5(int_B_0_read),
        .O(mem_reg_17));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \rdata[18]_i_6 
       (.I0(int_A_7_q1[18]),
        .I1(int_A_7_read),
        .I2(DOADO[18]),
        .I3(\rdata[31]_i_5 [18]),
        .I4(int_B_1_read),
        .I5(int_B_0_read),
        .O(mem_reg_18));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \rdata[19]_i_6 
       (.I0(int_A_7_q1[19]),
        .I1(int_A_7_read),
        .I2(DOADO[19]),
        .I3(\rdata[31]_i_5 [19]),
        .I4(int_B_1_read),
        .I5(int_B_0_read),
        .O(mem_reg_19));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \rdata[1]_i_6 
       (.I0(int_A_7_q1[1]),
        .I1(int_A_7_read),
        .I2(DOADO[1]),
        .I3(\rdata[31]_i_5 [1]),
        .I4(int_B_1_read),
        .I5(int_B_0_read),
        .O(mem_reg_1));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \rdata[20]_i_6 
       (.I0(int_A_7_q1[20]),
        .I1(int_A_7_read),
        .I2(DOADO[20]),
        .I3(\rdata[31]_i_5 [20]),
        .I4(int_B_1_read),
        .I5(int_B_0_read),
        .O(mem_reg_20));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \rdata[21]_i_6 
       (.I0(int_A_7_q1[21]),
        .I1(int_A_7_read),
        .I2(DOADO[21]),
        .I3(\rdata[31]_i_5 [21]),
        .I4(int_B_1_read),
        .I5(int_B_0_read),
        .O(mem_reg_21));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \rdata[22]_i_6 
       (.I0(int_A_7_q1[22]),
        .I1(int_A_7_read),
        .I2(DOADO[22]),
        .I3(\rdata[31]_i_5 [22]),
        .I4(int_B_1_read),
        .I5(int_B_0_read),
        .O(mem_reg_22));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \rdata[23]_i_6 
       (.I0(int_A_7_q1[23]),
        .I1(int_A_7_read),
        .I2(DOADO[23]),
        .I3(\rdata[31]_i_5 [23]),
        .I4(int_B_1_read),
        .I5(int_B_0_read),
        .O(mem_reg_23));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \rdata[24]_i_6 
       (.I0(int_A_7_q1[24]),
        .I1(int_A_7_read),
        .I2(DOADO[24]),
        .I3(\rdata[31]_i_5 [24]),
        .I4(int_B_1_read),
        .I5(int_B_0_read),
        .O(mem_reg_24));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \rdata[25]_i_6 
       (.I0(int_A_7_q1[25]),
        .I1(int_A_7_read),
        .I2(DOADO[25]),
        .I3(\rdata[31]_i_5 [25]),
        .I4(int_B_1_read),
        .I5(int_B_0_read),
        .O(mem_reg_25));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \rdata[26]_i_6 
       (.I0(int_A_7_q1[26]),
        .I1(int_A_7_read),
        .I2(DOADO[26]),
        .I3(\rdata[31]_i_5 [26]),
        .I4(int_B_1_read),
        .I5(int_B_0_read),
        .O(mem_reg_26));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \rdata[27]_i_6 
       (.I0(int_A_7_q1[27]),
        .I1(int_A_7_read),
        .I2(DOADO[27]),
        .I3(\rdata[31]_i_5 [27]),
        .I4(int_B_1_read),
        .I5(int_B_0_read),
        .O(mem_reg_27));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \rdata[28]_i_6 
       (.I0(int_A_7_q1[28]),
        .I1(int_A_7_read),
        .I2(DOADO[28]),
        .I3(\rdata[31]_i_5 [28]),
        .I4(int_B_1_read),
        .I5(int_B_0_read),
        .O(mem_reg_28));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \rdata[29]_i_6 
       (.I0(int_A_7_q1[29]),
        .I1(int_A_7_read),
        .I2(DOADO[29]),
        .I3(\rdata[31]_i_5 [29]),
        .I4(int_B_1_read),
        .I5(int_B_0_read),
        .O(mem_reg_29));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \rdata[2]_i_6 
       (.I0(int_A_7_q1[2]),
        .I1(int_A_7_read),
        .I2(DOADO[2]),
        .I3(\rdata[31]_i_5 [2]),
        .I4(int_B_1_read),
        .I5(int_B_0_read),
        .O(mem_reg_2));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \rdata[30]_i_6 
       (.I0(int_A_7_q1[30]),
        .I1(int_A_7_read),
        .I2(DOADO[30]),
        .I3(\rdata[31]_i_5 [30]),
        .I4(int_B_1_read),
        .I5(int_B_0_read),
        .O(mem_reg_30));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \rdata[31]_i_10 
       (.I0(int_A_7_q1[31]),
        .I1(int_A_7_read),
        .I2(DOADO[31]),
        .I3(\rdata[31]_i_5 [31]),
        .I4(int_B_1_read),
        .I5(int_B_0_read),
        .O(mem_reg_31));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \rdata[3]_i_6 
       (.I0(int_A_7_q1[3]),
        .I1(int_A_7_read),
        .I2(DOADO[3]),
        .I3(\rdata[31]_i_5 [3]),
        .I4(int_B_1_read),
        .I5(int_B_0_read),
        .O(mem_reg_3));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \rdata[4]_i_6 
       (.I0(int_A_7_q1[4]),
        .I1(int_A_7_read),
        .I2(DOADO[4]),
        .I3(\rdata[31]_i_5 [4]),
        .I4(int_B_1_read),
        .I5(int_B_0_read),
        .O(mem_reg_4));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \rdata[5]_i_6 
       (.I0(int_A_7_q1[5]),
        .I1(int_A_7_read),
        .I2(DOADO[5]),
        .I3(\rdata[31]_i_5 [5]),
        .I4(int_B_1_read),
        .I5(int_B_0_read),
        .O(mem_reg_5));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \rdata[6]_i_6 
       (.I0(int_A_7_q1[6]),
        .I1(int_A_7_read),
        .I2(DOADO[6]),
        .I3(\rdata[31]_i_5 [6]),
        .I4(int_B_1_read),
        .I5(int_B_0_read),
        .O(mem_reg_6));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \rdata[7]_i_6 
       (.I0(int_A_7_q1[7]),
        .I1(int_A_7_read),
        .I2(DOADO[7]),
        .I3(\rdata[31]_i_5 [7]),
        .I4(int_B_1_read),
        .I5(int_B_0_read),
        .O(mem_reg_7));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \rdata[8]_i_6 
       (.I0(int_A_7_q1[8]),
        .I1(int_A_7_read),
        .I2(DOADO[8]),
        .I3(\rdata[31]_i_5 [8]),
        .I4(int_B_1_read),
        .I5(int_B_0_read),
        .O(mem_reg_8));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \rdata[9]_i_6 
       (.I0(int_A_7_q1[9]),
        .I1(int_A_7_read),
        .I2(DOADO[9]),
        .I3(\rdata[31]_i_5 [9]),
        .I4(int_B_1_read),
        .I5(int_B_0_read),
        .O(mem_reg_9));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_10__2
       (.I0(DOBDO[30]),
        .I1(\icmp_ln12_7_reg_943_reg[0] [30]),
        .O(tmp_product_i_10__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_11__2
       (.I0(DOBDO[29]),
        .I1(\icmp_ln12_7_reg_943_reg[0] [29]),
        .O(tmp_product_i_11__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_12__2
       (.I0(DOBDO[28]),
        .I1(\icmp_ln12_7_reg_943_reg[0] [28]),
        .O(tmp_product_i_12__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_13__2
       (.I0(DOBDO[27]),
        .I1(\icmp_ln12_7_reg_943_reg[0] [27]),
        .O(tmp_product_i_13__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_14__2
       (.I0(DOBDO[26]),
        .I1(\icmp_ln12_7_reg_943_reg[0] [26]),
        .O(tmp_product_i_14__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_15__2
       (.I0(DOBDO[25]),
        .I1(\icmp_ln12_7_reg_943_reg[0] [25]),
        .O(tmp_product_i_15__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_16__2
       (.I0(DOBDO[24]),
        .I1(\icmp_ln12_7_reg_943_reg[0] [24]),
        .O(tmp_product_i_16__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_17__5
       (.I0(DOBDO[23]),
        .I1(\icmp_ln12_7_reg_943_reg[0] [23]),
        .O(tmp_product_i_17__5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_18__5
       (.I0(DOBDO[22]),
        .I1(\icmp_ln12_7_reg_943_reg[0] [22]),
        .O(tmp_product_i_18__5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_19__5
       (.I0(DOBDO[21]),
        .I1(\icmp_ln12_7_reg_943_reg[0] [21]),
        .O(tmp_product_i_19__5_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_1__6
       (.CI(tmp_product_i_2__6_n_0),
        .CO({NLW_tmp_product_i_1__6_CO_UNCONNECTED[3],tmp_product_i_1__6_n_1,tmp_product_i_1__6_n_2,tmp_product_i_1__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,DOBDO[30:28]}),
        .O(sub_ln13_7_fu_556_p29_out[31:28]),
        .S({tmp_product_i_9__2_n_0,tmp_product_i_10__2_n_0,tmp_product_i_11__2_n_0,tmp_product_i_12__2_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_20__5
       (.I0(DOBDO[20]),
        .I1(\icmp_ln12_7_reg_943_reg[0] [20]),
        .O(tmp_product_i_20__5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_21__5
       (.I0(DOBDO[19]),
        .I1(\icmp_ln12_7_reg_943_reg[0] [19]),
        .O(tmp_product_i_21__5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_22__5
       (.I0(DOBDO[18]),
        .I1(\icmp_ln12_7_reg_943_reg[0] [18]),
        .O(tmp_product_i_22__5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_23__5
       (.I0(DOBDO[17]),
        .I1(\icmp_ln12_7_reg_943_reg[0] [17]),
        .O(tmp_product_i_23__5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_24__5
       (.I0(DOBDO[16]),
        .I1(\icmp_ln12_7_reg_943_reg[0] [16]),
        .O(tmp_product_i_24__5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_25__5
       (.I0(DOBDO[15]),
        .I1(\icmp_ln12_7_reg_943_reg[0] [15]),
        .O(tmp_product_i_25__5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_26__5
       (.I0(DOBDO[14]),
        .I1(\icmp_ln12_7_reg_943_reg[0] [14]),
        .O(tmp_product_i_26__5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_27__5
       (.I0(DOBDO[13]),
        .I1(\icmp_ln12_7_reg_943_reg[0] [13]),
        .O(tmp_product_i_27__5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_28__5
       (.I0(DOBDO[12]),
        .I1(\icmp_ln12_7_reg_943_reg[0] [12]),
        .O(tmp_product_i_28__5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_29__5
       (.I0(DOBDO[11]),
        .I1(\icmp_ln12_7_reg_943_reg[0] [11]),
        .O(tmp_product_i_29__5_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_2__6
       (.CI(tmp_product_i_3__6_n_0),
        .CO({tmp_product_i_2__6_n_0,tmp_product_i_2__6_n_1,tmp_product_i_2__6_n_2,tmp_product_i_2__6_n_3}),
        .CYINIT(1'b0),
        .DI(DOBDO[27:24]),
        .O(sub_ln13_7_fu_556_p29_out[27:24]),
        .S({tmp_product_i_13__2_n_0,tmp_product_i_14__2_n_0,tmp_product_i_15__2_n_0,tmp_product_i_16__2_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_30__5
       (.I0(DOBDO[10]),
        .I1(\icmp_ln12_7_reg_943_reg[0] [10]),
        .O(tmp_product_i_30__5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_31__5
       (.I0(DOBDO[9]),
        .I1(\icmp_ln12_7_reg_943_reg[0] [9]),
        .O(tmp_product_i_31__5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_32__5
       (.I0(DOBDO[8]),
        .I1(\icmp_ln12_7_reg_943_reg[0] [8]),
        .O(tmp_product_i_32__5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_33__5
       (.I0(DOBDO[7]),
        .I1(\icmp_ln12_7_reg_943_reg[0] [7]),
        .O(tmp_product_i_33__5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_34__5
       (.I0(DOBDO[6]),
        .I1(\icmp_ln12_7_reg_943_reg[0] [6]),
        .O(tmp_product_i_34__5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_35__5
       (.I0(DOBDO[5]),
        .I1(\icmp_ln12_7_reg_943_reg[0] [5]),
        .O(tmp_product_i_35__5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_36__5
       (.I0(DOBDO[4]),
        .I1(\icmp_ln12_7_reg_943_reg[0] [4]),
        .O(tmp_product_i_36__5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_37__5
       (.I0(DOBDO[3]),
        .I1(\icmp_ln12_7_reg_943_reg[0] [3]),
        .O(tmp_product_i_37__5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_38__5
       (.I0(DOBDO[2]),
        .I1(\icmp_ln12_7_reg_943_reg[0] [2]),
        .O(tmp_product_i_38__5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_39__5
       (.I0(DOBDO[1]),
        .I1(\icmp_ln12_7_reg_943_reg[0] [1]),
        .O(tmp_product_i_39__5_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_3__6
       (.CI(tmp_product_i_4__6_n_0),
        .CO({tmp_product_i_3__6_n_0,tmp_product_i_3__6_n_1,tmp_product_i_3__6_n_2,tmp_product_i_3__6_n_3}),
        .CYINIT(1'b0),
        .DI(DOBDO[23:20]),
        .O(sub_ln13_7_fu_556_p29_out[23:20]),
        .S({tmp_product_i_17__5_n_0,tmp_product_i_18__5_n_0,tmp_product_i_19__5_n_0,tmp_product_i_20__5_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_40__5
       (.I0(DOBDO[0]),
        .I1(\icmp_ln12_7_reg_943_reg[0] [0]),
        .O(tmp_product_i_40__5_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_4__6
       (.CI(tmp_product_i_5__6_n_0),
        .CO({tmp_product_i_4__6_n_0,tmp_product_i_4__6_n_1,tmp_product_i_4__6_n_2,tmp_product_i_4__6_n_3}),
        .CYINIT(1'b0),
        .DI(DOBDO[19:16]),
        .O(sub_ln13_7_fu_556_p29_out[19:16]),
        .S({tmp_product_i_21__5_n_0,tmp_product_i_22__5_n_0,tmp_product_i_23__5_n_0,tmp_product_i_24__5_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_5__6
       (.CI(tmp_product_i_6__6_n_0),
        .CO({tmp_product_i_5__6_n_0,tmp_product_i_5__6_n_1,tmp_product_i_5__6_n_2,tmp_product_i_5__6_n_3}),
        .CYINIT(1'b0),
        .DI(DOBDO[15:12]),
        .O(sub_ln13_7_fu_556_p29_out[15:12]),
        .S({tmp_product_i_25__5_n_0,tmp_product_i_26__5_n_0,tmp_product_i_27__5_n_0,tmp_product_i_28__5_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_6__6
       (.CI(tmp_product_i_7__6_n_0),
        .CO({tmp_product_i_6__6_n_0,tmp_product_i_6__6_n_1,tmp_product_i_6__6_n_2,tmp_product_i_6__6_n_3}),
        .CYINIT(1'b0),
        .DI(DOBDO[11:8]),
        .O(sub_ln13_7_fu_556_p29_out[11:8]),
        .S({tmp_product_i_29__5_n_0,tmp_product_i_30__5_n_0,tmp_product_i_31__5_n_0,tmp_product_i_32__5_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_7__6
       (.CI(tmp_product_i_8__6_n_0),
        .CO({tmp_product_i_7__6_n_0,tmp_product_i_7__6_n_1,tmp_product_i_7__6_n_2,tmp_product_i_7__6_n_3}),
        .CYINIT(1'b0),
        .DI(DOBDO[7:4]),
        .O(sub_ln13_7_fu_556_p29_out[7:4]),
        .S({tmp_product_i_33__5_n_0,tmp_product_i_34__5_n_0,tmp_product_i_35__5_n_0,tmp_product_i_36__5_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_8__6
       (.CI(1'b0),
        .CO({tmp_product_i_8__6_n_0,tmp_product_i_8__6_n_1,tmp_product_i_8__6_n_2,tmp_product_i_8__6_n_3}),
        .CYINIT(1'b1),
        .DI(DOBDO[3:0]),
        .O(sub_ln13_7_fu_556_p29_out[3:0]),
        .S({tmp_product_i_37__5_n_0,tmp_product_i_38__5_n_0,tmp_product_i_39__5_n_0,tmp_product_i_40__5_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_9__2
       (.I0(DOBDO[31]),
        .I1(\icmp_ln12_7_reg_943_reg[0] [31]),
        .O(tmp_product_i_9__2_n_0));
endmodule

(* ORIG_REF_NAME = "eucDis_control_s_axi_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eucDis_control_s_axi_ram_22
   (DOADO,
    mem_reg_0,
    sub_ln16_fu_436_p20_out,
    ap_clk,
    A_0_ce0,
    ADDRARDADDR,
    mem_reg_1,
    s_axi_control_WDATA,
    DOBDO,
    s_axi_control_WVALID,
    mem_reg_2,
    mem_reg_3,
    s_axi_control_ARVALID,
    mem_reg_4,
    s_axi_control_WSTRB);
  output [31:0]DOADO;
  output [31:0]mem_reg_0;
  output [31:0]sub_ln16_fu_436_p20_out;
  input ap_clk;
  input A_0_ce0;
  input [6:0]ADDRARDADDR;
  input [6:0]mem_reg_1;
  input [31:0]s_axi_control_WDATA;
  input [31:0]DOBDO;
  input s_axi_control_WVALID;
  input mem_reg_2;
  input mem_reg_3;
  input s_axi_control_ARVALID;
  input mem_reg_4;
  input [3:0]s_axi_control_WSTRB;

  wire [6:0]ADDRARDADDR;
  wire A_0_ce0;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire ap_clk;
  wire [3:0]int_B_0_be1;
  wire int_B_0_ce1;
  wire [31:0]mem_reg_0;
  wire [6:0]mem_reg_1;
  wire mem_reg_2;
  wire mem_reg_3;
  wire mem_reg_4;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [31:0]sub_ln16_fu_436_p20_out;
  wire tmp_product_i_10__13_n_0;
  wire tmp_product_i_11__13_n_0;
  wire tmp_product_i_12__13_n_0;
  wire tmp_product_i_13__13_n_0;
  wire tmp_product_i_14__13_n_0;
  wire tmp_product_i_15__13_n_0;
  wire tmp_product_i_16__13_n_0;
  wire tmp_product_i_17__12_n_0;
  wire tmp_product_i_18__12_n_0;
  wire tmp_product_i_19__12_n_0;
  wire tmp_product_i_1__11_n_1;
  wire tmp_product_i_1__11_n_2;
  wire tmp_product_i_1__11_n_3;
  wire tmp_product_i_20__12_n_0;
  wire tmp_product_i_21__12_n_0;
  wire tmp_product_i_22__12_n_0;
  wire tmp_product_i_23__12_n_0;
  wire tmp_product_i_24__12_n_0;
  wire tmp_product_i_25__12_n_0;
  wire tmp_product_i_26__12_n_0;
  wire tmp_product_i_27__12_n_0;
  wire tmp_product_i_28__12_n_0;
  wire tmp_product_i_29__12_n_0;
  wire tmp_product_i_2__11_n_0;
  wire tmp_product_i_2__11_n_1;
  wire tmp_product_i_2__11_n_2;
  wire tmp_product_i_2__11_n_3;
  wire tmp_product_i_30__12_n_0;
  wire tmp_product_i_31__12_n_0;
  wire tmp_product_i_32__12_n_0;
  wire tmp_product_i_33__12_n_0;
  wire tmp_product_i_34__12_n_0;
  wire tmp_product_i_35__12_n_0;
  wire tmp_product_i_36__12_n_0;
  wire tmp_product_i_37__12_n_0;
  wire tmp_product_i_38__12_n_0;
  wire tmp_product_i_39__12_n_0;
  wire tmp_product_i_3__11_n_0;
  wire tmp_product_i_3__11_n_1;
  wire tmp_product_i_3__11_n_2;
  wire tmp_product_i_3__11_n_3;
  wire tmp_product_i_40__12_n_0;
  wire tmp_product_i_4__11_n_0;
  wire tmp_product_i_4__11_n_1;
  wire tmp_product_i_4__11_n_2;
  wire tmp_product_i_4__11_n_3;
  wire tmp_product_i_5__11_n_0;
  wire tmp_product_i_5__11_n_1;
  wire tmp_product_i_5__11_n_2;
  wire tmp_product_i_5__11_n_3;
  wire tmp_product_i_6__11_n_0;
  wire tmp_product_i_6__11_n_1;
  wire tmp_product_i_6__11_n_2;
  wire tmp_product_i_6__11_n_3;
  wire tmp_product_i_7__11_n_0;
  wire tmp_product_i_7__11_n_1;
  wire tmp_product_i_7__11_n_2;
  wire tmp_product_i_7__11_n_3;
  wire tmp_product_i_8__11_n_0;
  wire tmp_product_i_8__11_n_1;
  wire tmp_product_i_8__11_n_2;
  wire tmp_product_i_8__11_n_3;
  wire tmp_product_i_9__13_n_0;
  wire NLW_mem_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_RDADDRECC_UNCONNECTED;
  wire [3:3]NLW_tmp_product_i_1__11_CO_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "896" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,mem_reg_1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_DBITERR_UNCONNECTED),
        .DIADI(s_axi_control_WDATA),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(DOADO),
        .DOBDO(mem_reg_0),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(int_B_0_ce1),
        .ENBWREN(A_0_ce0),
        .INJECTDBITERR(NLW_mem_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_SBITERR_UNCONNECTED),
        .WEA(int_B_0_be1),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hF888)) 
    mem_reg_i_1__6
       (.I0(s_axi_control_WVALID),
        .I1(mem_reg_2),
        .I2(mem_reg_3),
        .I3(s_axi_control_ARVALID),
        .O(int_B_0_ce1));
  LUT6 #(
    .INIT(64'h0888000000000000)) 
    mem_reg_i_2__6
       (.I0(mem_reg_4),
        .I1(s_axi_control_WVALID),
        .I2(mem_reg_3),
        .I3(s_axi_control_ARVALID),
        .I4(mem_reg_2),
        .I5(s_axi_control_WSTRB[3]),
        .O(int_B_0_be1[3]));
  LUT6 #(
    .INIT(64'h0888000000000000)) 
    mem_reg_i_3__7
       (.I0(mem_reg_4),
        .I1(s_axi_control_WVALID),
        .I2(mem_reg_3),
        .I3(s_axi_control_ARVALID),
        .I4(mem_reg_2),
        .I5(s_axi_control_WSTRB[2]),
        .O(int_B_0_be1[2]));
  LUT6 #(
    .INIT(64'h0888000000000000)) 
    mem_reg_i_4__7
       (.I0(mem_reg_4),
        .I1(s_axi_control_WVALID),
        .I2(mem_reg_3),
        .I3(s_axi_control_ARVALID),
        .I4(mem_reg_2),
        .I5(s_axi_control_WSTRB[1]),
        .O(int_B_0_be1[1]));
  LUT6 #(
    .INIT(64'h0888000000000000)) 
    mem_reg_i_5__7
       (.I0(mem_reg_4),
        .I1(s_axi_control_WVALID),
        .I2(mem_reg_3),
        .I3(s_axi_control_ARVALID),
        .I4(mem_reg_2),
        .I5(s_axi_control_WSTRB[0]),
        .O(int_B_0_be1[0]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_10__13
       (.I0(mem_reg_0[30]),
        .I1(DOBDO[30]),
        .O(tmp_product_i_10__13_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_11__13
       (.I0(mem_reg_0[29]),
        .I1(DOBDO[29]),
        .O(tmp_product_i_11__13_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_12__13
       (.I0(mem_reg_0[28]),
        .I1(DOBDO[28]),
        .O(tmp_product_i_12__13_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_13__13
       (.I0(mem_reg_0[27]),
        .I1(DOBDO[27]),
        .O(tmp_product_i_13__13_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_14__13
       (.I0(mem_reg_0[26]),
        .I1(DOBDO[26]),
        .O(tmp_product_i_14__13_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_15__13
       (.I0(mem_reg_0[25]),
        .I1(DOBDO[25]),
        .O(tmp_product_i_15__13_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_16__13
       (.I0(mem_reg_0[24]),
        .I1(DOBDO[24]),
        .O(tmp_product_i_16__13_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_17__12
       (.I0(mem_reg_0[23]),
        .I1(DOBDO[23]),
        .O(tmp_product_i_17__12_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_18__12
       (.I0(mem_reg_0[22]),
        .I1(DOBDO[22]),
        .O(tmp_product_i_18__12_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_19__12
       (.I0(mem_reg_0[21]),
        .I1(DOBDO[21]),
        .O(tmp_product_i_19__12_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_1__11
       (.CI(tmp_product_i_2__11_n_0),
        .CO({NLW_tmp_product_i_1__11_CO_UNCONNECTED[3],tmp_product_i_1__11_n_1,tmp_product_i_1__11_n_2,tmp_product_i_1__11_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,mem_reg_0[30:28]}),
        .O(sub_ln16_fu_436_p20_out[31:28]),
        .S({tmp_product_i_9__13_n_0,tmp_product_i_10__13_n_0,tmp_product_i_11__13_n_0,tmp_product_i_12__13_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_20__12
       (.I0(mem_reg_0[20]),
        .I1(DOBDO[20]),
        .O(tmp_product_i_20__12_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_21__12
       (.I0(mem_reg_0[19]),
        .I1(DOBDO[19]),
        .O(tmp_product_i_21__12_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_22__12
       (.I0(mem_reg_0[18]),
        .I1(DOBDO[18]),
        .O(tmp_product_i_22__12_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_23__12
       (.I0(mem_reg_0[17]),
        .I1(DOBDO[17]),
        .O(tmp_product_i_23__12_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_24__12
       (.I0(mem_reg_0[16]),
        .I1(DOBDO[16]),
        .O(tmp_product_i_24__12_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_25__12
       (.I0(mem_reg_0[15]),
        .I1(DOBDO[15]),
        .O(tmp_product_i_25__12_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_26__12
       (.I0(mem_reg_0[14]),
        .I1(DOBDO[14]),
        .O(tmp_product_i_26__12_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_27__12
       (.I0(mem_reg_0[13]),
        .I1(DOBDO[13]),
        .O(tmp_product_i_27__12_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_28__12
       (.I0(mem_reg_0[12]),
        .I1(DOBDO[12]),
        .O(tmp_product_i_28__12_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_29__12
       (.I0(mem_reg_0[11]),
        .I1(DOBDO[11]),
        .O(tmp_product_i_29__12_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_2__11
       (.CI(tmp_product_i_3__11_n_0),
        .CO({tmp_product_i_2__11_n_0,tmp_product_i_2__11_n_1,tmp_product_i_2__11_n_2,tmp_product_i_2__11_n_3}),
        .CYINIT(1'b0),
        .DI(mem_reg_0[27:24]),
        .O(sub_ln16_fu_436_p20_out[27:24]),
        .S({tmp_product_i_13__13_n_0,tmp_product_i_14__13_n_0,tmp_product_i_15__13_n_0,tmp_product_i_16__13_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_30__12
       (.I0(mem_reg_0[10]),
        .I1(DOBDO[10]),
        .O(tmp_product_i_30__12_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_31__12
       (.I0(mem_reg_0[9]),
        .I1(DOBDO[9]),
        .O(tmp_product_i_31__12_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_32__12
       (.I0(mem_reg_0[8]),
        .I1(DOBDO[8]),
        .O(tmp_product_i_32__12_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_33__12
       (.I0(mem_reg_0[7]),
        .I1(DOBDO[7]),
        .O(tmp_product_i_33__12_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_34__12
       (.I0(mem_reg_0[6]),
        .I1(DOBDO[6]),
        .O(tmp_product_i_34__12_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_35__12
       (.I0(mem_reg_0[5]),
        .I1(DOBDO[5]),
        .O(tmp_product_i_35__12_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_36__12
       (.I0(mem_reg_0[4]),
        .I1(DOBDO[4]),
        .O(tmp_product_i_36__12_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_37__12
       (.I0(mem_reg_0[3]),
        .I1(DOBDO[3]),
        .O(tmp_product_i_37__12_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_38__12
       (.I0(mem_reg_0[2]),
        .I1(DOBDO[2]),
        .O(tmp_product_i_38__12_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_39__12
       (.I0(mem_reg_0[1]),
        .I1(DOBDO[1]),
        .O(tmp_product_i_39__12_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_3__11
       (.CI(tmp_product_i_4__11_n_0),
        .CO({tmp_product_i_3__11_n_0,tmp_product_i_3__11_n_1,tmp_product_i_3__11_n_2,tmp_product_i_3__11_n_3}),
        .CYINIT(1'b0),
        .DI(mem_reg_0[23:20]),
        .O(sub_ln16_fu_436_p20_out[23:20]),
        .S({tmp_product_i_17__12_n_0,tmp_product_i_18__12_n_0,tmp_product_i_19__12_n_0,tmp_product_i_20__12_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_40__12
       (.I0(mem_reg_0[0]),
        .I1(DOBDO[0]),
        .O(tmp_product_i_40__12_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_4__11
       (.CI(tmp_product_i_5__11_n_0),
        .CO({tmp_product_i_4__11_n_0,tmp_product_i_4__11_n_1,tmp_product_i_4__11_n_2,tmp_product_i_4__11_n_3}),
        .CYINIT(1'b0),
        .DI(mem_reg_0[19:16]),
        .O(sub_ln16_fu_436_p20_out[19:16]),
        .S({tmp_product_i_21__12_n_0,tmp_product_i_22__12_n_0,tmp_product_i_23__12_n_0,tmp_product_i_24__12_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_5__11
       (.CI(tmp_product_i_6__11_n_0),
        .CO({tmp_product_i_5__11_n_0,tmp_product_i_5__11_n_1,tmp_product_i_5__11_n_2,tmp_product_i_5__11_n_3}),
        .CYINIT(1'b0),
        .DI(mem_reg_0[15:12]),
        .O(sub_ln16_fu_436_p20_out[15:12]),
        .S({tmp_product_i_25__12_n_0,tmp_product_i_26__12_n_0,tmp_product_i_27__12_n_0,tmp_product_i_28__12_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_6__11
       (.CI(tmp_product_i_7__11_n_0),
        .CO({tmp_product_i_6__11_n_0,tmp_product_i_6__11_n_1,tmp_product_i_6__11_n_2,tmp_product_i_6__11_n_3}),
        .CYINIT(1'b0),
        .DI(mem_reg_0[11:8]),
        .O(sub_ln16_fu_436_p20_out[11:8]),
        .S({tmp_product_i_29__12_n_0,tmp_product_i_30__12_n_0,tmp_product_i_31__12_n_0,tmp_product_i_32__12_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_7__11
       (.CI(tmp_product_i_8__11_n_0),
        .CO({tmp_product_i_7__11_n_0,tmp_product_i_7__11_n_1,tmp_product_i_7__11_n_2,tmp_product_i_7__11_n_3}),
        .CYINIT(1'b0),
        .DI(mem_reg_0[7:4]),
        .O(sub_ln16_fu_436_p20_out[7:4]),
        .S({tmp_product_i_33__12_n_0,tmp_product_i_34__12_n_0,tmp_product_i_35__12_n_0,tmp_product_i_36__12_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_8__11
       (.CI(1'b0),
        .CO({tmp_product_i_8__11_n_0,tmp_product_i_8__11_n_1,tmp_product_i_8__11_n_2,tmp_product_i_8__11_n_3}),
        .CYINIT(1'b1),
        .DI(mem_reg_0[3:0]),
        .O(sub_ln16_fu_436_p20_out[3:0]),
        .S({tmp_product_i_37__12_n_0,tmp_product_i_38__12_n_0,tmp_product_i_39__12_n_0,tmp_product_i_40__12_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_9__13
       (.I0(mem_reg_0[31]),
        .I1(DOBDO[31]),
        .O(tmp_product_i_9__13_n_0));
endmodule

(* ORIG_REF_NAME = "eucDis_control_s_axi_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eucDis_control_s_axi_ram_23
   (mem_reg_0,
    mem_reg_1,
    sub_ln16_1_fu_454_p27_out,
    ap_clk,
    A_0_ce0,
    ADDRARDADDR,
    mem_reg_2,
    s_axi_control_WDATA,
    DOBDO,
    s_axi_control_WVALID,
    mem_reg_3,
    mem_reg_4,
    s_axi_control_ARVALID,
    mem_reg_5,
    s_axi_control_WSTRB);
  output [31:0]mem_reg_0;
  output [31:0]mem_reg_1;
  output [31:0]sub_ln16_1_fu_454_p27_out;
  input ap_clk;
  input A_0_ce0;
  input [6:0]ADDRARDADDR;
  input [6:0]mem_reg_2;
  input [31:0]s_axi_control_WDATA;
  input [31:0]DOBDO;
  input s_axi_control_WVALID;
  input mem_reg_3;
  input mem_reg_4;
  input s_axi_control_ARVALID;
  input mem_reg_5;
  input [3:0]s_axi_control_WSTRB;

  wire [6:0]ADDRARDADDR;
  wire A_0_ce0;
  wire [31:0]DOBDO;
  wire ap_clk;
  wire [3:0]int_B_1_be1;
  wire int_B_1_ce1;
  wire [31:0]mem_reg_0;
  wire [31:0]mem_reg_1;
  wire [6:0]mem_reg_2;
  wire mem_reg_3;
  wire mem_reg_4;
  wire mem_reg_5;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [31:0]sub_ln16_1_fu_454_p27_out;
  wire tmp_product_i_10__8_n_0;
  wire tmp_product_i_11__8_n_0;
  wire tmp_product_i_12__8_n_0;
  wire tmp_product_i_13__8_n_0;
  wire tmp_product_i_14__8_n_0;
  wire tmp_product_i_15__8_n_0;
  wire tmp_product_i_16__8_n_0;
  wire tmp_product_i_17__2_n_0;
  wire tmp_product_i_18__2_n_0;
  wire tmp_product_i_19__2_n_0;
  wire tmp_product_i_1__1_n_1;
  wire tmp_product_i_1__1_n_2;
  wire tmp_product_i_1__1_n_3;
  wire tmp_product_i_20__2_n_0;
  wire tmp_product_i_21__2_n_0;
  wire tmp_product_i_22__2_n_0;
  wire tmp_product_i_23__2_n_0;
  wire tmp_product_i_24__2_n_0;
  wire tmp_product_i_25__2_n_0;
  wire tmp_product_i_26__2_n_0;
  wire tmp_product_i_27__2_n_0;
  wire tmp_product_i_28__2_n_0;
  wire tmp_product_i_29__2_n_0;
  wire tmp_product_i_2__1_n_0;
  wire tmp_product_i_2__1_n_1;
  wire tmp_product_i_2__1_n_2;
  wire tmp_product_i_2__1_n_3;
  wire tmp_product_i_30__2_n_0;
  wire tmp_product_i_31__2_n_0;
  wire tmp_product_i_32__2_n_0;
  wire tmp_product_i_33__2_n_0;
  wire tmp_product_i_34__2_n_0;
  wire tmp_product_i_35__2_n_0;
  wire tmp_product_i_36__2_n_0;
  wire tmp_product_i_37__2_n_0;
  wire tmp_product_i_38__2_n_0;
  wire tmp_product_i_39__2_n_0;
  wire tmp_product_i_3__1_n_0;
  wire tmp_product_i_3__1_n_1;
  wire tmp_product_i_3__1_n_2;
  wire tmp_product_i_3__1_n_3;
  wire tmp_product_i_40__2_n_0;
  wire tmp_product_i_4__1_n_0;
  wire tmp_product_i_4__1_n_1;
  wire tmp_product_i_4__1_n_2;
  wire tmp_product_i_4__1_n_3;
  wire tmp_product_i_5__1_n_0;
  wire tmp_product_i_5__1_n_1;
  wire tmp_product_i_5__1_n_2;
  wire tmp_product_i_5__1_n_3;
  wire tmp_product_i_6__1_n_0;
  wire tmp_product_i_6__1_n_1;
  wire tmp_product_i_6__1_n_2;
  wire tmp_product_i_6__1_n_3;
  wire tmp_product_i_7__1_n_0;
  wire tmp_product_i_7__1_n_1;
  wire tmp_product_i_7__1_n_2;
  wire tmp_product_i_7__1_n_3;
  wire tmp_product_i_8__1_n_0;
  wire tmp_product_i_8__1_n_1;
  wire tmp_product_i_8__1_n_2;
  wire tmp_product_i_8__1_n_3;
  wire tmp_product_i_9__8_n_0;
  wire NLW_mem_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_RDADDRECC_UNCONNECTED;
  wire [3:3]NLW_tmp_product_i_1__1_CO_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "896" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,mem_reg_2,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_DBITERR_UNCONNECTED),
        .DIADI(s_axi_control_WDATA),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(mem_reg_0),
        .DOBDO(mem_reg_1),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(int_B_1_ce1),
        .ENBWREN(A_0_ce0),
        .INJECTDBITERR(NLW_mem_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_SBITERR_UNCONNECTED),
        .WEA(int_B_1_be1),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hF888)) 
    mem_reg_i_1__5
       (.I0(s_axi_control_WVALID),
        .I1(mem_reg_3),
        .I2(mem_reg_4),
        .I3(s_axi_control_ARVALID),
        .O(int_B_1_ce1));
  LUT6 #(
    .INIT(64'h0888000000000000)) 
    mem_reg_i_2__5
       (.I0(mem_reg_5),
        .I1(s_axi_control_WVALID),
        .I2(mem_reg_4),
        .I3(s_axi_control_ARVALID),
        .I4(mem_reg_3),
        .I5(s_axi_control_WSTRB[3]),
        .O(int_B_1_be1[3]));
  LUT6 #(
    .INIT(64'h0888000000000000)) 
    mem_reg_i_3__6
       (.I0(mem_reg_5),
        .I1(s_axi_control_WVALID),
        .I2(mem_reg_4),
        .I3(s_axi_control_ARVALID),
        .I4(mem_reg_3),
        .I5(s_axi_control_WSTRB[2]),
        .O(int_B_1_be1[2]));
  LUT6 #(
    .INIT(64'h0888000000000000)) 
    mem_reg_i_4__6
       (.I0(mem_reg_5),
        .I1(s_axi_control_WVALID),
        .I2(mem_reg_4),
        .I3(s_axi_control_ARVALID),
        .I4(mem_reg_3),
        .I5(s_axi_control_WSTRB[1]),
        .O(int_B_1_be1[1]));
  LUT6 #(
    .INIT(64'h0888000000000000)) 
    mem_reg_i_5__6
       (.I0(mem_reg_5),
        .I1(s_axi_control_WVALID),
        .I2(mem_reg_4),
        .I3(s_axi_control_ARVALID),
        .I4(mem_reg_3),
        .I5(s_axi_control_WSTRB[0]),
        .O(int_B_1_be1[0]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_10__8
       (.I0(mem_reg_1[30]),
        .I1(DOBDO[30]),
        .O(tmp_product_i_10__8_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_11__8
       (.I0(mem_reg_1[29]),
        .I1(DOBDO[29]),
        .O(tmp_product_i_11__8_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_12__8
       (.I0(mem_reg_1[28]),
        .I1(DOBDO[28]),
        .O(tmp_product_i_12__8_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_13__8
       (.I0(mem_reg_1[27]),
        .I1(DOBDO[27]),
        .O(tmp_product_i_13__8_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_14__8
       (.I0(mem_reg_1[26]),
        .I1(DOBDO[26]),
        .O(tmp_product_i_14__8_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_15__8
       (.I0(mem_reg_1[25]),
        .I1(DOBDO[25]),
        .O(tmp_product_i_15__8_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_16__8
       (.I0(mem_reg_1[24]),
        .I1(DOBDO[24]),
        .O(tmp_product_i_16__8_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_17__2
       (.I0(mem_reg_1[23]),
        .I1(DOBDO[23]),
        .O(tmp_product_i_17__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_18__2
       (.I0(mem_reg_1[22]),
        .I1(DOBDO[22]),
        .O(tmp_product_i_18__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_19__2
       (.I0(mem_reg_1[21]),
        .I1(DOBDO[21]),
        .O(tmp_product_i_19__2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_1__1
       (.CI(tmp_product_i_2__1_n_0),
        .CO({NLW_tmp_product_i_1__1_CO_UNCONNECTED[3],tmp_product_i_1__1_n_1,tmp_product_i_1__1_n_2,tmp_product_i_1__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,mem_reg_1[30:28]}),
        .O(sub_ln16_1_fu_454_p27_out[31:28]),
        .S({tmp_product_i_9__8_n_0,tmp_product_i_10__8_n_0,tmp_product_i_11__8_n_0,tmp_product_i_12__8_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_20__2
       (.I0(mem_reg_1[20]),
        .I1(DOBDO[20]),
        .O(tmp_product_i_20__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_21__2
       (.I0(mem_reg_1[19]),
        .I1(DOBDO[19]),
        .O(tmp_product_i_21__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_22__2
       (.I0(mem_reg_1[18]),
        .I1(DOBDO[18]),
        .O(tmp_product_i_22__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_23__2
       (.I0(mem_reg_1[17]),
        .I1(DOBDO[17]),
        .O(tmp_product_i_23__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_24__2
       (.I0(mem_reg_1[16]),
        .I1(DOBDO[16]),
        .O(tmp_product_i_24__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_25__2
       (.I0(mem_reg_1[15]),
        .I1(DOBDO[15]),
        .O(tmp_product_i_25__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_26__2
       (.I0(mem_reg_1[14]),
        .I1(DOBDO[14]),
        .O(tmp_product_i_26__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_27__2
       (.I0(mem_reg_1[13]),
        .I1(DOBDO[13]),
        .O(tmp_product_i_27__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_28__2
       (.I0(mem_reg_1[12]),
        .I1(DOBDO[12]),
        .O(tmp_product_i_28__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_29__2
       (.I0(mem_reg_1[11]),
        .I1(DOBDO[11]),
        .O(tmp_product_i_29__2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_2__1
       (.CI(tmp_product_i_3__1_n_0),
        .CO({tmp_product_i_2__1_n_0,tmp_product_i_2__1_n_1,tmp_product_i_2__1_n_2,tmp_product_i_2__1_n_3}),
        .CYINIT(1'b0),
        .DI(mem_reg_1[27:24]),
        .O(sub_ln16_1_fu_454_p27_out[27:24]),
        .S({tmp_product_i_13__8_n_0,tmp_product_i_14__8_n_0,tmp_product_i_15__8_n_0,tmp_product_i_16__8_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_30__2
       (.I0(mem_reg_1[10]),
        .I1(DOBDO[10]),
        .O(tmp_product_i_30__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_31__2
       (.I0(mem_reg_1[9]),
        .I1(DOBDO[9]),
        .O(tmp_product_i_31__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_32__2
       (.I0(mem_reg_1[8]),
        .I1(DOBDO[8]),
        .O(tmp_product_i_32__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_33__2
       (.I0(mem_reg_1[7]),
        .I1(DOBDO[7]),
        .O(tmp_product_i_33__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_34__2
       (.I0(mem_reg_1[6]),
        .I1(DOBDO[6]),
        .O(tmp_product_i_34__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_35__2
       (.I0(mem_reg_1[5]),
        .I1(DOBDO[5]),
        .O(tmp_product_i_35__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_36__2
       (.I0(mem_reg_1[4]),
        .I1(DOBDO[4]),
        .O(tmp_product_i_36__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_37__2
       (.I0(mem_reg_1[3]),
        .I1(DOBDO[3]),
        .O(tmp_product_i_37__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_38__2
       (.I0(mem_reg_1[2]),
        .I1(DOBDO[2]),
        .O(tmp_product_i_38__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_39__2
       (.I0(mem_reg_1[1]),
        .I1(DOBDO[1]),
        .O(tmp_product_i_39__2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_3__1
       (.CI(tmp_product_i_4__1_n_0),
        .CO({tmp_product_i_3__1_n_0,tmp_product_i_3__1_n_1,tmp_product_i_3__1_n_2,tmp_product_i_3__1_n_3}),
        .CYINIT(1'b0),
        .DI(mem_reg_1[23:20]),
        .O(sub_ln16_1_fu_454_p27_out[23:20]),
        .S({tmp_product_i_17__2_n_0,tmp_product_i_18__2_n_0,tmp_product_i_19__2_n_0,tmp_product_i_20__2_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_40__2
       (.I0(mem_reg_1[0]),
        .I1(DOBDO[0]),
        .O(tmp_product_i_40__2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_4__1
       (.CI(tmp_product_i_5__1_n_0),
        .CO({tmp_product_i_4__1_n_0,tmp_product_i_4__1_n_1,tmp_product_i_4__1_n_2,tmp_product_i_4__1_n_3}),
        .CYINIT(1'b0),
        .DI(mem_reg_1[19:16]),
        .O(sub_ln16_1_fu_454_p27_out[19:16]),
        .S({tmp_product_i_21__2_n_0,tmp_product_i_22__2_n_0,tmp_product_i_23__2_n_0,tmp_product_i_24__2_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_5__1
       (.CI(tmp_product_i_6__1_n_0),
        .CO({tmp_product_i_5__1_n_0,tmp_product_i_5__1_n_1,tmp_product_i_5__1_n_2,tmp_product_i_5__1_n_3}),
        .CYINIT(1'b0),
        .DI(mem_reg_1[15:12]),
        .O(sub_ln16_1_fu_454_p27_out[15:12]),
        .S({tmp_product_i_25__2_n_0,tmp_product_i_26__2_n_0,tmp_product_i_27__2_n_0,tmp_product_i_28__2_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_6__1
       (.CI(tmp_product_i_7__1_n_0),
        .CO({tmp_product_i_6__1_n_0,tmp_product_i_6__1_n_1,tmp_product_i_6__1_n_2,tmp_product_i_6__1_n_3}),
        .CYINIT(1'b0),
        .DI(mem_reg_1[11:8]),
        .O(sub_ln16_1_fu_454_p27_out[11:8]),
        .S({tmp_product_i_29__2_n_0,tmp_product_i_30__2_n_0,tmp_product_i_31__2_n_0,tmp_product_i_32__2_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_7__1
       (.CI(tmp_product_i_8__1_n_0),
        .CO({tmp_product_i_7__1_n_0,tmp_product_i_7__1_n_1,tmp_product_i_7__1_n_2,tmp_product_i_7__1_n_3}),
        .CYINIT(1'b0),
        .DI(mem_reg_1[7:4]),
        .O(sub_ln16_1_fu_454_p27_out[7:4]),
        .S({tmp_product_i_33__2_n_0,tmp_product_i_34__2_n_0,tmp_product_i_35__2_n_0,tmp_product_i_36__2_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_8__1
       (.CI(1'b0),
        .CO({tmp_product_i_8__1_n_0,tmp_product_i_8__1_n_1,tmp_product_i_8__1_n_2,tmp_product_i_8__1_n_3}),
        .CYINIT(1'b1),
        .DI(mem_reg_1[3:0]),
        .O(sub_ln16_1_fu_454_p27_out[3:0]),
        .S({tmp_product_i_37__2_n_0,tmp_product_i_38__2_n_0,tmp_product_i_39__2_n_0,tmp_product_i_40__2_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_9__8
       (.I0(mem_reg_1[31]),
        .I1(DOBDO[31]),
        .O(tmp_product_i_9__8_n_0));
endmodule

(* ORIG_REF_NAME = "eucDis_control_s_axi_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eucDis_control_s_axi_ram_24
   (DOADO,
    mem_reg_0,
    sub_ln16_2_fu_472_p26_out,
    ap_clk,
    A_0_ce0,
    ADDRARDADDR,
    mem_reg_1,
    s_axi_control_WDATA,
    DOBDO,
    mem_reg_2,
    s_axi_control_WVALID,
    mem_reg_3,
    s_axi_control_ARVALID,
    mem_reg_4,
    s_axi_control_WSTRB);
  output [31:0]DOADO;
  output [31:0]mem_reg_0;
  output [31:0]sub_ln16_2_fu_472_p26_out;
  input ap_clk;
  input A_0_ce0;
  input [6:0]ADDRARDADDR;
  input [6:0]mem_reg_1;
  input [31:0]s_axi_control_WDATA;
  input [31:0]DOBDO;
  input mem_reg_2;
  input s_axi_control_WVALID;
  input mem_reg_3;
  input s_axi_control_ARVALID;
  input mem_reg_4;
  input [3:0]s_axi_control_WSTRB;

  wire [6:0]ADDRARDADDR;
  wire A_0_ce0;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire ap_clk;
  wire [3:0]int_B_2_be1;
  wire int_B_2_ce1;
  wire [31:0]mem_reg_0;
  wire [6:0]mem_reg_1;
  wire mem_reg_2;
  wire mem_reg_3;
  wire mem_reg_4;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [31:0]sub_ln16_2_fu_472_p26_out;
  wire tmp_product_i_10__9_n_0;
  wire tmp_product_i_11__9_n_0;
  wire tmp_product_i_12__9_n_0;
  wire tmp_product_i_13__9_n_0;
  wire tmp_product_i_14__9_n_0;
  wire tmp_product_i_15__9_n_0;
  wire tmp_product_i_16__9_n_0;
  wire tmp_product_i_17__4_n_0;
  wire tmp_product_i_18__4_n_0;
  wire tmp_product_i_19__4_n_0;
  wire tmp_product_i_1__3_n_1;
  wire tmp_product_i_1__3_n_2;
  wire tmp_product_i_1__3_n_3;
  wire tmp_product_i_20__4_n_0;
  wire tmp_product_i_21__4_n_0;
  wire tmp_product_i_22__4_n_0;
  wire tmp_product_i_23__4_n_0;
  wire tmp_product_i_24__4_n_0;
  wire tmp_product_i_25__4_n_0;
  wire tmp_product_i_26__4_n_0;
  wire tmp_product_i_27__4_n_0;
  wire tmp_product_i_28__4_n_0;
  wire tmp_product_i_29__4_n_0;
  wire tmp_product_i_2__3_n_0;
  wire tmp_product_i_2__3_n_1;
  wire tmp_product_i_2__3_n_2;
  wire tmp_product_i_2__3_n_3;
  wire tmp_product_i_30__4_n_0;
  wire tmp_product_i_31__4_n_0;
  wire tmp_product_i_32__4_n_0;
  wire tmp_product_i_33__4_n_0;
  wire tmp_product_i_34__4_n_0;
  wire tmp_product_i_35__4_n_0;
  wire tmp_product_i_36__4_n_0;
  wire tmp_product_i_37__4_n_0;
  wire tmp_product_i_38__4_n_0;
  wire tmp_product_i_39__4_n_0;
  wire tmp_product_i_3__3_n_0;
  wire tmp_product_i_3__3_n_1;
  wire tmp_product_i_3__3_n_2;
  wire tmp_product_i_3__3_n_3;
  wire tmp_product_i_40__4_n_0;
  wire tmp_product_i_4__3_n_0;
  wire tmp_product_i_4__3_n_1;
  wire tmp_product_i_4__3_n_2;
  wire tmp_product_i_4__3_n_3;
  wire tmp_product_i_5__3_n_0;
  wire tmp_product_i_5__3_n_1;
  wire tmp_product_i_5__3_n_2;
  wire tmp_product_i_5__3_n_3;
  wire tmp_product_i_6__3_n_0;
  wire tmp_product_i_6__3_n_1;
  wire tmp_product_i_6__3_n_2;
  wire tmp_product_i_6__3_n_3;
  wire tmp_product_i_7__3_n_0;
  wire tmp_product_i_7__3_n_1;
  wire tmp_product_i_7__3_n_2;
  wire tmp_product_i_7__3_n_3;
  wire tmp_product_i_8__3_n_0;
  wire tmp_product_i_8__3_n_1;
  wire tmp_product_i_8__3_n_2;
  wire tmp_product_i_8__3_n_3;
  wire tmp_product_i_9__9_n_0;
  wire NLW_mem_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_RDADDRECC_UNCONNECTED;
  wire [3:3]NLW_tmp_product_i_1__3_CO_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "896" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,mem_reg_1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_DBITERR_UNCONNECTED),
        .DIADI(s_axi_control_WDATA),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(DOADO),
        .DOBDO(mem_reg_0),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(int_B_2_ce1),
        .ENBWREN(A_0_ce0),
        .INJECTDBITERR(NLW_mem_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_SBITERR_UNCONNECTED),
        .WEA(int_B_2_be1),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hF888)) 
    mem_reg_i_1__4
       (.I0(mem_reg_2),
        .I1(s_axi_control_WVALID),
        .I2(mem_reg_3),
        .I3(s_axi_control_ARVALID),
        .O(int_B_2_ce1));
  LUT6 #(
    .INIT(64'h0080808000000000)) 
    mem_reg_i_2__4
       (.I0(mem_reg_2),
        .I1(mem_reg_4),
        .I2(s_axi_control_WVALID),
        .I3(mem_reg_3),
        .I4(s_axi_control_ARVALID),
        .I5(s_axi_control_WSTRB[3]),
        .O(int_B_2_be1[3]));
  LUT6 #(
    .INIT(64'h0080808000000000)) 
    mem_reg_i_3__5
       (.I0(mem_reg_2),
        .I1(mem_reg_4),
        .I2(s_axi_control_WVALID),
        .I3(mem_reg_3),
        .I4(s_axi_control_ARVALID),
        .I5(s_axi_control_WSTRB[2]),
        .O(int_B_2_be1[2]));
  LUT6 #(
    .INIT(64'h0080808000000000)) 
    mem_reg_i_4__5
       (.I0(mem_reg_2),
        .I1(mem_reg_4),
        .I2(s_axi_control_WVALID),
        .I3(mem_reg_3),
        .I4(s_axi_control_ARVALID),
        .I5(s_axi_control_WSTRB[1]),
        .O(int_B_2_be1[1]));
  LUT6 #(
    .INIT(64'h0080808000000000)) 
    mem_reg_i_5__5
       (.I0(mem_reg_2),
        .I1(mem_reg_4),
        .I2(s_axi_control_WVALID),
        .I3(mem_reg_3),
        .I4(s_axi_control_ARVALID),
        .I5(s_axi_control_WSTRB[0]),
        .O(int_B_2_be1[0]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_10__9
       (.I0(mem_reg_0[30]),
        .I1(DOBDO[30]),
        .O(tmp_product_i_10__9_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_11__9
       (.I0(mem_reg_0[29]),
        .I1(DOBDO[29]),
        .O(tmp_product_i_11__9_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_12__9
       (.I0(mem_reg_0[28]),
        .I1(DOBDO[28]),
        .O(tmp_product_i_12__9_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_13__9
       (.I0(mem_reg_0[27]),
        .I1(DOBDO[27]),
        .O(tmp_product_i_13__9_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_14__9
       (.I0(mem_reg_0[26]),
        .I1(DOBDO[26]),
        .O(tmp_product_i_14__9_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_15__9
       (.I0(mem_reg_0[25]),
        .I1(DOBDO[25]),
        .O(tmp_product_i_15__9_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_16__9
       (.I0(mem_reg_0[24]),
        .I1(DOBDO[24]),
        .O(tmp_product_i_16__9_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_17__4
       (.I0(mem_reg_0[23]),
        .I1(DOBDO[23]),
        .O(tmp_product_i_17__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_18__4
       (.I0(mem_reg_0[22]),
        .I1(DOBDO[22]),
        .O(tmp_product_i_18__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_19__4
       (.I0(mem_reg_0[21]),
        .I1(DOBDO[21]),
        .O(tmp_product_i_19__4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_1__3
       (.CI(tmp_product_i_2__3_n_0),
        .CO({NLW_tmp_product_i_1__3_CO_UNCONNECTED[3],tmp_product_i_1__3_n_1,tmp_product_i_1__3_n_2,tmp_product_i_1__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,mem_reg_0[30:28]}),
        .O(sub_ln16_2_fu_472_p26_out[31:28]),
        .S({tmp_product_i_9__9_n_0,tmp_product_i_10__9_n_0,tmp_product_i_11__9_n_0,tmp_product_i_12__9_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_20__4
       (.I0(mem_reg_0[20]),
        .I1(DOBDO[20]),
        .O(tmp_product_i_20__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_21__4
       (.I0(mem_reg_0[19]),
        .I1(DOBDO[19]),
        .O(tmp_product_i_21__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_22__4
       (.I0(mem_reg_0[18]),
        .I1(DOBDO[18]),
        .O(tmp_product_i_22__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_23__4
       (.I0(mem_reg_0[17]),
        .I1(DOBDO[17]),
        .O(tmp_product_i_23__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_24__4
       (.I0(mem_reg_0[16]),
        .I1(DOBDO[16]),
        .O(tmp_product_i_24__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_25__4
       (.I0(mem_reg_0[15]),
        .I1(DOBDO[15]),
        .O(tmp_product_i_25__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_26__4
       (.I0(mem_reg_0[14]),
        .I1(DOBDO[14]),
        .O(tmp_product_i_26__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_27__4
       (.I0(mem_reg_0[13]),
        .I1(DOBDO[13]),
        .O(tmp_product_i_27__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_28__4
       (.I0(mem_reg_0[12]),
        .I1(DOBDO[12]),
        .O(tmp_product_i_28__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_29__4
       (.I0(mem_reg_0[11]),
        .I1(DOBDO[11]),
        .O(tmp_product_i_29__4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_2__3
       (.CI(tmp_product_i_3__3_n_0),
        .CO({tmp_product_i_2__3_n_0,tmp_product_i_2__3_n_1,tmp_product_i_2__3_n_2,tmp_product_i_2__3_n_3}),
        .CYINIT(1'b0),
        .DI(mem_reg_0[27:24]),
        .O(sub_ln16_2_fu_472_p26_out[27:24]),
        .S({tmp_product_i_13__9_n_0,tmp_product_i_14__9_n_0,tmp_product_i_15__9_n_0,tmp_product_i_16__9_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_30__4
       (.I0(mem_reg_0[10]),
        .I1(DOBDO[10]),
        .O(tmp_product_i_30__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_31__4
       (.I0(mem_reg_0[9]),
        .I1(DOBDO[9]),
        .O(tmp_product_i_31__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_32__4
       (.I0(mem_reg_0[8]),
        .I1(DOBDO[8]),
        .O(tmp_product_i_32__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_33__4
       (.I0(mem_reg_0[7]),
        .I1(DOBDO[7]),
        .O(tmp_product_i_33__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_34__4
       (.I0(mem_reg_0[6]),
        .I1(DOBDO[6]),
        .O(tmp_product_i_34__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_35__4
       (.I0(mem_reg_0[5]),
        .I1(DOBDO[5]),
        .O(tmp_product_i_35__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_36__4
       (.I0(mem_reg_0[4]),
        .I1(DOBDO[4]),
        .O(tmp_product_i_36__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_37__4
       (.I0(mem_reg_0[3]),
        .I1(DOBDO[3]),
        .O(tmp_product_i_37__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_38__4
       (.I0(mem_reg_0[2]),
        .I1(DOBDO[2]),
        .O(tmp_product_i_38__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_39__4
       (.I0(mem_reg_0[1]),
        .I1(DOBDO[1]),
        .O(tmp_product_i_39__4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_3__3
       (.CI(tmp_product_i_4__3_n_0),
        .CO({tmp_product_i_3__3_n_0,tmp_product_i_3__3_n_1,tmp_product_i_3__3_n_2,tmp_product_i_3__3_n_3}),
        .CYINIT(1'b0),
        .DI(mem_reg_0[23:20]),
        .O(sub_ln16_2_fu_472_p26_out[23:20]),
        .S({tmp_product_i_17__4_n_0,tmp_product_i_18__4_n_0,tmp_product_i_19__4_n_0,tmp_product_i_20__4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_40__4
       (.I0(mem_reg_0[0]),
        .I1(DOBDO[0]),
        .O(tmp_product_i_40__4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_4__3
       (.CI(tmp_product_i_5__3_n_0),
        .CO({tmp_product_i_4__3_n_0,tmp_product_i_4__3_n_1,tmp_product_i_4__3_n_2,tmp_product_i_4__3_n_3}),
        .CYINIT(1'b0),
        .DI(mem_reg_0[19:16]),
        .O(sub_ln16_2_fu_472_p26_out[19:16]),
        .S({tmp_product_i_21__4_n_0,tmp_product_i_22__4_n_0,tmp_product_i_23__4_n_0,tmp_product_i_24__4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_5__3
       (.CI(tmp_product_i_6__3_n_0),
        .CO({tmp_product_i_5__3_n_0,tmp_product_i_5__3_n_1,tmp_product_i_5__3_n_2,tmp_product_i_5__3_n_3}),
        .CYINIT(1'b0),
        .DI(mem_reg_0[15:12]),
        .O(sub_ln16_2_fu_472_p26_out[15:12]),
        .S({tmp_product_i_25__4_n_0,tmp_product_i_26__4_n_0,tmp_product_i_27__4_n_0,tmp_product_i_28__4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_6__3
       (.CI(tmp_product_i_7__3_n_0),
        .CO({tmp_product_i_6__3_n_0,tmp_product_i_6__3_n_1,tmp_product_i_6__3_n_2,tmp_product_i_6__3_n_3}),
        .CYINIT(1'b0),
        .DI(mem_reg_0[11:8]),
        .O(sub_ln16_2_fu_472_p26_out[11:8]),
        .S({tmp_product_i_29__4_n_0,tmp_product_i_30__4_n_0,tmp_product_i_31__4_n_0,tmp_product_i_32__4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_7__3
       (.CI(tmp_product_i_8__3_n_0),
        .CO({tmp_product_i_7__3_n_0,tmp_product_i_7__3_n_1,tmp_product_i_7__3_n_2,tmp_product_i_7__3_n_3}),
        .CYINIT(1'b0),
        .DI(mem_reg_0[7:4]),
        .O(sub_ln16_2_fu_472_p26_out[7:4]),
        .S({tmp_product_i_33__4_n_0,tmp_product_i_34__4_n_0,tmp_product_i_35__4_n_0,tmp_product_i_36__4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_8__3
       (.CI(1'b0),
        .CO({tmp_product_i_8__3_n_0,tmp_product_i_8__3_n_1,tmp_product_i_8__3_n_2,tmp_product_i_8__3_n_3}),
        .CYINIT(1'b1),
        .DI(mem_reg_0[3:0]),
        .O(sub_ln16_2_fu_472_p26_out[3:0]),
        .S({tmp_product_i_37__4_n_0,tmp_product_i_38__4_n_0,tmp_product_i_39__4_n_0,tmp_product_i_40__4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_9__9
       (.I0(mem_reg_0[31]),
        .I1(DOBDO[31]),
        .O(tmp_product_i_9__9_n_0));
endmodule

(* ORIG_REF_NAME = "eucDis_control_s_axi_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eucDis_control_s_axi_ram_25
   (DOADO,
    mem_reg_0,
    sub_ln16_3_fu_490_p25_out,
    ap_clk,
    A_0_ce0,
    ADDRARDADDR,
    mem_reg_1,
    s_axi_control_WDATA,
    DOBDO,
    s_axi_control_WVALID,
    mem_reg_2,
    mem_reg_3,
    s_axi_control_ARVALID,
    mem_reg_4,
    s_axi_control_WSTRB);
  output [31:0]DOADO;
  output [31:0]mem_reg_0;
  output [31:0]sub_ln16_3_fu_490_p25_out;
  input ap_clk;
  input A_0_ce0;
  input [6:0]ADDRARDADDR;
  input [6:0]mem_reg_1;
  input [31:0]s_axi_control_WDATA;
  input [31:0]DOBDO;
  input s_axi_control_WVALID;
  input mem_reg_2;
  input mem_reg_3;
  input s_axi_control_ARVALID;
  input mem_reg_4;
  input [3:0]s_axi_control_WSTRB;

  wire [6:0]ADDRARDADDR;
  wire A_0_ce0;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire ap_clk;
  wire [3:0]int_B_3_be1;
  wire int_B_3_ce1;
  wire [31:0]mem_reg_0;
  wire [6:0]mem_reg_1;
  wire mem_reg_2;
  wire mem_reg_3;
  wire mem_reg_4;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [31:0]sub_ln16_3_fu_490_p25_out;
  wire tmp_product_i_10__7_n_0;
  wire tmp_product_i_11__7_n_0;
  wire tmp_product_i_12__7_n_0;
  wire tmp_product_i_13__7_n_0;
  wire tmp_product_i_14__7_n_0;
  wire tmp_product_i_15__7_n_0;
  wire tmp_product_i_16__7_n_0;
  wire tmp_product_i_17__0_n_0;
  wire tmp_product_i_18__0_n_0;
  wire tmp_product_i_19__0_n_0;
  wire tmp_product_i_1_n_1;
  wire tmp_product_i_1_n_2;
  wire tmp_product_i_1_n_3;
  wire tmp_product_i_20__0_n_0;
  wire tmp_product_i_21__0_n_0;
  wire tmp_product_i_22__0_n_0;
  wire tmp_product_i_23__0_n_0;
  wire tmp_product_i_24__0_n_0;
  wire tmp_product_i_25__0_n_0;
  wire tmp_product_i_26__0_n_0;
  wire tmp_product_i_27__0_n_0;
  wire tmp_product_i_28__0_n_0;
  wire tmp_product_i_29__0_n_0;
  wire tmp_product_i_2_n_0;
  wire tmp_product_i_2_n_1;
  wire tmp_product_i_2_n_2;
  wire tmp_product_i_2_n_3;
  wire tmp_product_i_30__0_n_0;
  wire tmp_product_i_31__0_n_0;
  wire tmp_product_i_32__0_n_0;
  wire tmp_product_i_33__0_n_0;
  wire tmp_product_i_34__0_n_0;
  wire tmp_product_i_35__0_n_0;
  wire tmp_product_i_36__0_n_0;
  wire tmp_product_i_37__0_n_0;
  wire tmp_product_i_38__0_n_0;
  wire tmp_product_i_39__0_n_0;
  wire tmp_product_i_3_n_0;
  wire tmp_product_i_3_n_1;
  wire tmp_product_i_3_n_2;
  wire tmp_product_i_3_n_3;
  wire tmp_product_i_40__0_n_0;
  wire tmp_product_i_4_n_0;
  wire tmp_product_i_4_n_1;
  wire tmp_product_i_4_n_2;
  wire tmp_product_i_4_n_3;
  wire tmp_product_i_5_n_0;
  wire tmp_product_i_5_n_1;
  wire tmp_product_i_5_n_2;
  wire tmp_product_i_5_n_3;
  wire tmp_product_i_6_n_0;
  wire tmp_product_i_6_n_1;
  wire tmp_product_i_6_n_2;
  wire tmp_product_i_6_n_3;
  wire tmp_product_i_7_n_0;
  wire tmp_product_i_7_n_1;
  wire tmp_product_i_7_n_2;
  wire tmp_product_i_7_n_3;
  wire tmp_product_i_8_n_0;
  wire tmp_product_i_8_n_1;
  wire tmp_product_i_8_n_2;
  wire tmp_product_i_8_n_3;
  wire tmp_product_i_9__7_n_0;
  wire NLW_mem_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_RDADDRECC_UNCONNECTED;
  wire [3:3]NLW_tmp_product_i_1_CO_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "896" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,mem_reg_1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_DBITERR_UNCONNECTED),
        .DIADI(s_axi_control_WDATA),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(DOADO),
        .DOBDO(mem_reg_0),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(int_B_3_ce1),
        .ENBWREN(A_0_ce0),
        .INJECTDBITERR(NLW_mem_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_SBITERR_UNCONNECTED),
        .WEA(int_B_3_be1),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hF888)) 
    mem_reg_i_1__3
       (.I0(s_axi_control_WVALID),
        .I1(mem_reg_2),
        .I2(mem_reg_3),
        .I3(s_axi_control_ARVALID),
        .O(int_B_3_ce1));
  LUT6 #(
    .INIT(64'h0888000000000000)) 
    mem_reg_i_2__3
       (.I0(mem_reg_4),
        .I1(s_axi_control_WVALID),
        .I2(mem_reg_3),
        .I3(s_axi_control_ARVALID),
        .I4(mem_reg_2),
        .I5(s_axi_control_WSTRB[3]),
        .O(int_B_3_be1[3]));
  LUT6 #(
    .INIT(64'h0888000000000000)) 
    mem_reg_i_3__4
       (.I0(mem_reg_4),
        .I1(s_axi_control_WVALID),
        .I2(mem_reg_3),
        .I3(s_axi_control_ARVALID),
        .I4(mem_reg_2),
        .I5(s_axi_control_WSTRB[2]),
        .O(int_B_3_be1[2]));
  LUT6 #(
    .INIT(64'h0888000000000000)) 
    mem_reg_i_4__4
       (.I0(mem_reg_4),
        .I1(s_axi_control_WVALID),
        .I2(mem_reg_3),
        .I3(s_axi_control_ARVALID),
        .I4(mem_reg_2),
        .I5(s_axi_control_WSTRB[1]),
        .O(int_B_3_be1[1]));
  LUT6 #(
    .INIT(64'h0888000000000000)) 
    mem_reg_i_5__4
       (.I0(mem_reg_4),
        .I1(s_axi_control_WVALID),
        .I2(mem_reg_3),
        .I3(s_axi_control_ARVALID),
        .I4(mem_reg_2),
        .I5(s_axi_control_WSTRB[0]),
        .O(int_B_3_be1[0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_1
       (.CI(tmp_product_i_2_n_0),
        .CO({NLW_tmp_product_i_1_CO_UNCONNECTED[3],tmp_product_i_1_n_1,tmp_product_i_1_n_2,tmp_product_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,mem_reg_0[30:28]}),
        .O(sub_ln16_3_fu_490_p25_out[31:28]),
        .S({tmp_product_i_9__7_n_0,tmp_product_i_10__7_n_0,tmp_product_i_11__7_n_0,tmp_product_i_12__7_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_10__7
       (.I0(mem_reg_0[30]),
        .I1(DOBDO[30]),
        .O(tmp_product_i_10__7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_11__7
       (.I0(mem_reg_0[29]),
        .I1(DOBDO[29]),
        .O(tmp_product_i_11__7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_12__7
       (.I0(mem_reg_0[28]),
        .I1(DOBDO[28]),
        .O(tmp_product_i_12__7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_13__7
       (.I0(mem_reg_0[27]),
        .I1(DOBDO[27]),
        .O(tmp_product_i_13__7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_14__7
       (.I0(mem_reg_0[26]),
        .I1(DOBDO[26]),
        .O(tmp_product_i_14__7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_15__7
       (.I0(mem_reg_0[25]),
        .I1(DOBDO[25]),
        .O(tmp_product_i_15__7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_16__7
       (.I0(mem_reg_0[24]),
        .I1(DOBDO[24]),
        .O(tmp_product_i_16__7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_17__0
       (.I0(mem_reg_0[23]),
        .I1(DOBDO[23]),
        .O(tmp_product_i_17__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_18__0
       (.I0(mem_reg_0[22]),
        .I1(DOBDO[22]),
        .O(tmp_product_i_18__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_19__0
       (.I0(mem_reg_0[21]),
        .I1(DOBDO[21]),
        .O(tmp_product_i_19__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_2
       (.CI(tmp_product_i_3_n_0),
        .CO({tmp_product_i_2_n_0,tmp_product_i_2_n_1,tmp_product_i_2_n_2,tmp_product_i_2_n_3}),
        .CYINIT(1'b0),
        .DI(mem_reg_0[27:24]),
        .O(sub_ln16_3_fu_490_p25_out[27:24]),
        .S({tmp_product_i_13__7_n_0,tmp_product_i_14__7_n_0,tmp_product_i_15__7_n_0,tmp_product_i_16__7_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_20__0
       (.I0(mem_reg_0[20]),
        .I1(DOBDO[20]),
        .O(tmp_product_i_20__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_21__0
       (.I0(mem_reg_0[19]),
        .I1(DOBDO[19]),
        .O(tmp_product_i_21__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_22__0
       (.I0(mem_reg_0[18]),
        .I1(DOBDO[18]),
        .O(tmp_product_i_22__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_23__0
       (.I0(mem_reg_0[17]),
        .I1(DOBDO[17]),
        .O(tmp_product_i_23__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_24__0
       (.I0(mem_reg_0[16]),
        .I1(DOBDO[16]),
        .O(tmp_product_i_24__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_25__0
       (.I0(mem_reg_0[15]),
        .I1(DOBDO[15]),
        .O(tmp_product_i_25__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_26__0
       (.I0(mem_reg_0[14]),
        .I1(DOBDO[14]),
        .O(tmp_product_i_26__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_27__0
       (.I0(mem_reg_0[13]),
        .I1(DOBDO[13]),
        .O(tmp_product_i_27__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_28__0
       (.I0(mem_reg_0[12]),
        .I1(DOBDO[12]),
        .O(tmp_product_i_28__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_29__0
       (.I0(mem_reg_0[11]),
        .I1(DOBDO[11]),
        .O(tmp_product_i_29__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_3
       (.CI(tmp_product_i_4_n_0),
        .CO({tmp_product_i_3_n_0,tmp_product_i_3_n_1,tmp_product_i_3_n_2,tmp_product_i_3_n_3}),
        .CYINIT(1'b0),
        .DI(mem_reg_0[23:20]),
        .O(sub_ln16_3_fu_490_p25_out[23:20]),
        .S({tmp_product_i_17__0_n_0,tmp_product_i_18__0_n_0,tmp_product_i_19__0_n_0,tmp_product_i_20__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_30__0
       (.I0(mem_reg_0[10]),
        .I1(DOBDO[10]),
        .O(tmp_product_i_30__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_31__0
       (.I0(mem_reg_0[9]),
        .I1(DOBDO[9]),
        .O(tmp_product_i_31__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_32__0
       (.I0(mem_reg_0[8]),
        .I1(DOBDO[8]),
        .O(tmp_product_i_32__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_33__0
       (.I0(mem_reg_0[7]),
        .I1(DOBDO[7]),
        .O(tmp_product_i_33__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_34__0
       (.I0(mem_reg_0[6]),
        .I1(DOBDO[6]),
        .O(tmp_product_i_34__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_35__0
       (.I0(mem_reg_0[5]),
        .I1(DOBDO[5]),
        .O(tmp_product_i_35__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_36__0
       (.I0(mem_reg_0[4]),
        .I1(DOBDO[4]),
        .O(tmp_product_i_36__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_37__0
       (.I0(mem_reg_0[3]),
        .I1(DOBDO[3]),
        .O(tmp_product_i_37__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_38__0
       (.I0(mem_reg_0[2]),
        .I1(DOBDO[2]),
        .O(tmp_product_i_38__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_39__0
       (.I0(mem_reg_0[1]),
        .I1(DOBDO[1]),
        .O(tmp_product_i_39__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_4
       (.CI(tmp_product_i_5_n_0),
        .CO({tmp_product_i_4_n_0,tmp_product_i_4_n_1,tmp_product_i_4_n_2,tmp_product_i_4_n_3}),
        .CYINIT(1'b0),
        .DI(mem_reg_0[19:16]),
        .O(sub_ln16_3_fu_490_p25_out[19:16]),
        .S({tmp_product_i_21__0_n_0,tmp_product_i_22__0_n_0,tmp_product_i_23__0_n_0,tmp_product_i_24__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_40__0
       (.I0(mem_reg_0[0]),
        .I1(DOBDO[0]),
        .O(tmp_product_i_40__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_5
       (.CI(tmp_product_i_6_n_0),
        .CO({tmp_product_i_5_n_0,tmp_product_i_5_n_1,tmp_product_i_5_n_2,tmp_product_i_5_n_3}),
        .CYINIT(1'b0),
        .DI(mem_reg_0[15:12]),
        .O(sub_ln16_3_fu_490_p25_out[15:12]),
        .S({tmp_product_i_25__0_n_0,tmp_product_i_26__0_n_0,tmp_product_i_27__0_n_0,tmp_product_i_28__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_6
       (.CI(tmp_product_i_7_n_0),
        .CO({tmp_product_i_6_n_0,tmp_product_i_6_n_1,tmp_product_i_6_n_2,tmp_product_i_6_n_3}),
        .CYINIT(1'b0),
        .DI(mem_reg_0[11:8]),
        .O(sub_ln16_3_fu_490_p25_out[11:8]),
        .S({tmp_product_i_29__0_n_0,tmp_product_i_30__0_n_0,tmp_product_i_31__0_n_0,tmp_product_i_32__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_7
       (.CI(tmp_product_i_8_n_0),
        .CO({tmp_product_i_7_n_0,tmp_product_i_7_n_1,tmp_product_i_7_n_2,tmp_product_i_7_n_3}),
        .CYINIT(1'b0),
        .DI(mem_reg_0[7:4]),
        .O(sub_ln16_3_fu_490_p25_out[7:4]),
        .S({tmp_product_i_33__0_n_0,tmp_product_i_34__0_n_0,tmp_product_i_35__0_n_0,tmp_product_i_36__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_8
       (.CI(1'b0),
        .CO({tmp_product_i_8_n_0,tmp_product_i_8_n_1,tmp_product_i_8_n_2,tmp_product_i_8_n_3}),
        .CYINIT(1'b1),
        .DI(mem_reg_0[3:0]),
        .O(sub_ln16_3_fu_490_p25_out[3:0]),
        .S({tmp_product_i_37__0_n_0,tmp_product_i_38__0_n_0,tmp_product_i_39__0_n_0,tmp_product_i_40__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_9__7
       (.I0(mem_reg_0[31]),
        .I1(DOBDO[31]),
        .O(tmp_product_i_9__7_n_0));
endmodule

(* ORIG_REF_NAME = "eucDis_control_s_axi_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eucDis_control_s_axi_ram_26
   (mem_reg_0,
    sub_ln16_4_fu_508_p24_out,
    int_B_3_read_reg,
    int_B_3_read_reg_0,
    int_B_3_read_reg_1,
    int_B_3_read_reg_2,
    int_B_3_read_reg_3,
    int_B_3_read_reg_4,
    int_B_3_read_reg_5,
    int_B_3_read_reg_6,
    int_B_3_read_reg_7,
    int_B_3_read_reg_8,
    int_B_3_read_reg_9,
    int_B_3_read_reg_10,
    int_B_3_read_reg_11,
    int_B_3_read_reg_12,
    int_B_3_read_reg_13,
    int_B_3_read_reg_14,
    int_B_3_read_reg_15,
    int_B_3_read_reg_16,
    int_B_3_read_reg_17,
    int_B_3_read_reg_18,
    int_B_3_read_reg_19,
    int_B_3_read_reg_20,
    int_B_3_read_reg_21,
    int_B_3_read_reg_22,
    int_B_3_read_reg_23,
    int_B_3_read_reg_24,
    int_B_3_read_reg_25,
    int_B_3_read_reg_26,
    int_B_3_read_reg_27,
    int_B_3_read_reg_28,
    int_B_3_read_reg_29,
    int_B_3_read_reg_30,
    ap_clk,
    A_0_ce0,
    ADDRARDADDR,
    mem_reg_1,
    s_axi_control_WDATA,
    DOBDO,
    int_B_3_read,
    int_B_4_read,
    DOADO,
    int_B_2_read,
    \rdata[31]_i_5 ,
    s_axi_control_WVALID,
    mem_reg_2,
    mem_reg_3,
    s_axi_control_ARVALID,
    mem_reg_4,
    s_axi_control_WSTRB);
  output [31:0]mem_reg_0;
  output [31:0]sub_ln16_4_fu_508_p24_out;
  output int_B_3_read_reg;
  output int_B_3_read_reg_0;
  output int_B_3_read_reg_1;
  output int_B_3_read_reg_2;
  output int_B_3_read_reg_3;
  output int_B_3_read_reg_4;
  output int_B_3_read_reg_5;
  output int_B_3_read_reg_6;
  output int_B_3_read_reg_7;
  output int_B_3_read_reg_8;
  output int_B_3_read_reg_9;
  output int_B_3_read_reg_10;
  output int_B_3_read_reg_11;
  output int_B_3_read_reg_12;
  output int_B_3_read_reg_13;
  output int_B_3_read_reg_14;
  output int_B_3_read_reg_15;
  output int_B_3_read_reg_16;
  output int_B_3_read_reg_17;
  output int_B_3_read_reg_18;
  output int_B_3_read_reg_19;
  output int_B_3_read_reg_20;
  output int_B_3_read_reg_21;
  output int_B_3_read_reg_22;
  output int_B_3_read_reg_23;
  output int_B_3_read_reg_24;
  output int_B_3_read_reg_25;
  output int_B_3_read_reg_26;
  output int_B_3_read_reg_27;
  output int_B_3_read_reg_28;
  output int_B_3_read_reg_29;
  output int_B_3_read_reg_30;
  input ap_clk;
  input A_0_ce0;
  input [6:0]ADDRARDADDR;
  input [6:0]mem_reg_1;
  input [31:0]s_axi_control_WDATA;
  input [31:0]DOBDO;
  input int_B_3_read;
  input int_B_4_read;
  input [31:0]DOADO;
  input int_B_2_read;
  input [31:0]\rdata[31]_i_5 ;
  input s_axi_control_WVALID;
  input mem_reg_2;
  input mem_reg_3;
  input s_axi_control_ARVALID;
  input mem_reg_4;
  input [3:0]s_axi_control_WSTRB;

  wire [6:0]ADDRARDADDR;
  wire A_0_ce0;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire ap_clk;
  wire int_B_2_read;
  wire int_B_3_read;
  wire int_B_3_read_reg;
  wire int_B_3_read_reg_0;
  wire int_B_3_read_reg_1;
  wire int_B_3_read_reg_10;
  wire int_B_3_read_reg_11;
  wire int_B_3_read_reg_12;
  wire int_B_3_read_reg_13;
  wire int_B_3_read_reg_14;
  wire int_B_3_read_reg_15;
  wire int_B_3_read_reg_16;
  wire int_B_3_read_reg_17;
  wire int_B_3_read_reg_18;
  wire int_B_3_read_reg_19;
  wire int_B_3_read_reg_2;
  wire int_B_3_read_reg_20;
  wire int_B_3_read_reg_21;
  wire int_B_3_read_reg_22;
  wire int_B_3_read_reg_23;
  wire int_B_3_read_reg_24;
  wire int_B_3_read_reg_25;
  wire int_B_3_read_reg_26;
  wire int_B_3_read_reg_27;
  wire int_B_3_read_reg_28;
  wire int_B_3_read_reg_29;
  wire int_B_3_read_reg_3;
  wire int_B_3_read_reg_30;
  wire int_B_3_read_reg_4;
  wire int_B_3_read_reg_5;
  wire int_B_3_read_reg_6;
  wire int_B_3_read_reg_7;
  wire int_B_3_read_reg_8;
  wire int_B_3_read_reg_9;
  wire [3:0]int_B_4_be1;
  wire int_B_4_ce1;
  wire [31:0]int_B_4_q1;
  wire int_B_4_read;
  wire [31:0]mem_reg_0;
  wire [6:0]mem_reg_1;
  wire mem_reg_2;
  wire mem_reg_3;
  wire mem_reg_4;
  wire [31:0]\rdata[31]_i_5 ;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [31:0]sub_ln16_4_fu_508_p24_out;
  wire tmp_product_i_10__14_n_0;
  wire tmp_product_i_11__14_n_0;
  wire tmp_product_i_12__14_n_0;
  wire tmp_product_i_13__14_n_0;
  wire tmp_product_i_14__14_n_0;
  wire tmp_product_i_15__14_n_0;
  wire tmp_product_i_16__14_n_0;
  wire tmp_product_i_17__14_n_0;
  wire tmp_product_i_18__14_n_0;
  wire tmp_product_i_19__14_n_0;
  wire tmp_product_i_1__13_n_1;
  wire tmp_product_i_1__13_n_2;
  wire tmp_product_i_1__13_n_3;
  wire tmp_product_i_20__14_n_0;
  wire tmp_product_i_21__14_n_0;
  wire tmp_product_i_22__14_n_0;
  wire tmp_product_i_23__14_n_0;
  wire tmp_product_i_24__14_n_0;
  wire tmp_product_i_25__14_n_0;
  wire tmp_product_i_26__14_n_0;
  wire tmp_product_i_27__14_n_0;
  wire tmp_product_i_28__14_n_0;
  wire tmp_product_i_29__14_n_0;
  wire tmp_product_i_2__13_n_0;
  wire tmp_product_i_2__13_n_1;
  wire tmp_product_i_2__13_n_2;
  wire tmp_product_i_2__13_n_3;
  wire tmp_product_i_30__14_n_0;
  wire tmp_product_i_31__14_n_0;
  wire tmp_product_i_32__14_n_0;
  wire tmp_product_i_33__14_n_0;
  wire tmp_product_i_34__14_n_0;
  wire tmp_product_i_35__14_n_0;
  wire tmp_product_i_36__14_n_0;
  wire tmp_product_i_37__14_n_0;
  wire tmp_product_i_38__14_n_0;
  wire tmp_product_i_39__14_n_0;
  wire tmp_product_i_3__13_n_0;
  wire tmp_product_i_3__13_n_1;
  wire tmp_product_i_3__13_n_2;
  wire tmp_product_i_3__13_n_3;
  wire tmp_product_i_40__14_n_0;
  wire tmp_product_i_4__13_n_0;
  wire tmp_product_i_4__13_n_1;
  wire tmp_product_i_4__13_n_2;
  wire tmp_product_i_4__13_n_3;
  wire tmp_product_i_5__13_n_0;
  wire tmp_product_i_5__13_n_1;
  wire tmp_product_i_5__13_n_2;
  wire tmp_product_i_5__13_n_3;
  wire tmp_product_i_6__13_n_0;
  wire tmp_product_i_6__13_n_1;
  wire tmp_product_i_6__13_n_2;
  wire tmp_product_i_6__13_n_3;
  wire tmp_product_i_7__13_n_0;
  wire tmp_product_i_7__13_n_1;
  wire tmp_product_i_7__13_n_2;
  wire tmp_product_i_7__13_n_3;
  wire tmp_product_i_8__13_n_0;
  wire tmp_product_i_8__13_n_1;
  wire tmp_product_i_8__13_n_2;
  wire tmp_product_i_8__13_n_3;
  wire tmp_product_i_9__14_n_0;
  wire NLW_mem_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_RDADDRECC_UNCONNECTED;
  wire [3:3]NLW_tmp_product_i_1__13_CO_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "896" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,mem_reg_1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_DBITERR_UNCONNECTED),
        .DIADI(s_axi_control_WDATA),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(int_B_4_q1),
        .DOBDO(mem_reg_0),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(int_B_4_ce1),
        .ENBWREN(A_0_ce0),
        .INJECTDBITERR(NLW_mem_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_SBITERR_UNCONNECTED),
        .WEA(int_B_4_be1),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hF888)) 
    mem_reg_i_1__2
       (.I0(s_axi_control_WVALID),
        .I1(mem_reg_2),
        .I2(mem_reg_3),
        .I3(s_axi_control_ARVALID),
        .O(int_B_4_ce1));
  LUT6 #(
    .INIT(64'h0888000000000000)) 
    mem_reg_i_2__2
       (.I0(mem_reg_4),
        .I1(s_axi_control_WVALID),
        .I2(mem_reg_3),
        .I3(s_axi_control_ARVALID),
        .I4(mem_reg_2),
        .I5(s_axi_control_WSTRB[3]),
        .O(int_B_4_be1[3]));
  LUT6 #(
    .INIT(64'h0888000000000000)) 
    mem_reg_i_3__3
       (.I0(mem_reg_4),
        .I1(s_axi_control_WVALID),
        .I2(mem_reg_3),
        .I3(s_axi_control_ARVALID),
        .I4(mem_reg_2),
        .I5(s_axi_control_WSTRB[2]),
        .O(int_B_4_be1[2]));
  LUT6 #(
    .INIT(64'h0888000000000000)) 
    mem_reg_i_4__3
       (.I0(mem_reg_4),
        .I1(s_axi_control_WVALID),
        .I2(mem_reg_3),
        .I3(s_axi_control_ARVALID),
        .I4(mem_reg_2),
        .I5(s_axi_control_WSTRB[1]),
        .O(int_B_4_be1[1]));
  LUT6 #(
    .INIT(64'h0888000000000000)) 
    mem_reg_i_5__3
       (.I0(mem_reg_4),
        .I1(s_axi_control_WVALID),
        .I2(mem_reg_3),
        .I3(s_axi_control_ARVALID),
        .I4(mem_reg_2),
        .I5(s_axi_control_WSTRB[0]),
        .O(int_B_4_be1[0]));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[0]_i_5 
       (.I0(int_B_3_read),
        .I1(int_B_4_read),
        .I2(int_B_4_q1[0]),
        .I3(DOADO[0]),
        .I4(int_B_2_read),
        .I5(\rdata[31]_i_5 [0]),
        .O(int_B_3_read_reg));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[10]_i_5 
       (.I0(int_B_3_read),
        .I1(int_B_4_read),
        .I2(int_B_4_q1[10]),
        .I3(DOADO[10]),
        .I4(int_B_2_read),
        .I5(\rdata[31]_i_5 [10]),
        .O(int_B_3_read_reg_9));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[11]_i_5 
       (.I0(int_B_3_read),
        .I1(int_B_4_read),
        .I2(int_B_4_q1[11]),
        .I3(DOADO[11]),
        .I4(int_B_2_read),
        .I5(\rdata[31]_i_5 [11]),
        .O(int_B_3_read_reg_10));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[12]_i_5 
       (.I0(int_B_3_read),
        .I1(int_B_4_read),
        .I2(int_B_4_q1[12]),
        .I3(DOADO[12]),
        .I4(int_B_2_read),
        .I5(\rdata[31]_i_5 [12]),
        .O(int_B_3_read_reg_11));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[13]_i_5 
       (.I0(int_B_3_read),
        .I1(int_B_4_read),
        .I2(int_B_4_q1[13]),
        .I3(DOADO[13]),
        .I4(int_B_2_read),
        .I5(\rdata[31]_i_5 [13]),
        .O(int_B_3_read_reg_12));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[14]_i_5 
       (.I0(int_B_3_read),
        .I1(int_B_4_read),
        .I2(int_B_4_q1[14]),
        .I3(DOADO[14]),
        .I4(int_B_2_read),
        .I5(\rdata[31]_i_5 [14]),
        .O(int_B_3_read_reg_13));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[15]_i_5 
       (.I0(int_B_3_read),
        .I1(int_B_4_read),
        .I2(int_B_4_q1[15]),
        .I3(DOADO[15]),
        .I4(int_B_2_read),
        .I5(\rdata[31]_i_5 [15]),
        .O(int_B_3_read_reg_14));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[16]_i_5 
       (.I0(int_B_3_read),
        .I1(int_B_4_read),
        .I2(int_B_4_q1[16]),
        .I3(DOADO[16]),
        .I4(int_B_2_read),
        .I5(\rdata[31]_i_5 [16]),
        .O(int_B_3_read_reg_15));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[17]_i_5 
       (.I0(int_B_3_read),
        .I1(int_B_4_read),
        .I2(int_B_4_q1[17]),
        .I3(DOADO[17]),
        .I4(int_B_2_read),
        .I5(\rdata[31]_i_5 [17]),
        .O(int_B_3_read_reg_16));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[18]_i_5 
       (.I0(int_B_3_read),
        .I1(int_B_4_read),
        .I2(int_B_4_q1[18]),
        .I3(DOADO[18]),
        .I4(int_B_2_read),
        .I5(\rdata[31]_i_5 [18]),
        .O(int_B_3_read_reg_17));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[19]_i_5 
       (.I0(int_B_3_read),
        .I1(int_B_4_read),
        .I2(int_B_4_q1[19]),
        .I3(DOADO[19]),
        .I4(int_B_2_read),
        .I5(\rdata[31]_i_5 [19]),
        .O(int_B_3_read_reg_18));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[1]_i_5 
       (.I0(int_B_3_read),
        .I1(int_B_4_read),
        .I2(int_B_4_q1[1]),
        .I3(DOADO[1]),
        .I4(int_B_2_read),
        .I5(\rdata[31]_i_5 [1]),
        .O(int_B_3_read_reg_0));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[20]_i_5 
       (.I0(int_B_3_read),
        .I1(int_B_4_read),
        .I2(int_B_4_q1[20]),
        .I3(DOADO[20]),
        .I4(int_B_2_read),
        .I5(\rdata[31]_i_5 [20]),
        .O(int_B_3_read_reg_19));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[21]_i_5 
       (.I0(int_B_3_read),
        .I1(int_B_4_read),
        .I2(int_B_4_q1[21]),
        .I3(DOADO[21]),
        .I4(int_B_2_read),
        .I5(\rdata[31]_i_5 [21]),
        .O(int_B_3_read_reg_20));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[22]_i_5 
       (.I0(int_B_3_read),
        .I1(int_B_4_read),
        .I2(int_B_4_q1[22]),
        .I3(DOADO[22]),
        .I4(int_B_2_read),
        .I5(\rdata[31]_i_5 [22]),
        .O(int_B_3_read_reg_21));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[23]_i_5 
       (.I0(int_B_3_read),
        .I1(int_B_4_read),
        .I2(int_B_4_q1[23]),
        .I3(DOADO[23]),
        .I4(int_B_2_read),
        .I5(\rdata[31]_i_5 [23]),
        .O(int_B_3_read_reg_22));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[24]_i_5 
       (.I0(int_B_3_read),
        .I1(int_B_4_read),
        .I2(int_B_4_q1[24]),
        .I3(DOADO[24]),
        .I4(int_B_2_read),
        .I5(\rdata[31]_i_5 [24]),
        .O(int_B_3_read_reg_23));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[25]_i_5 
       (.I0(int_B_3_read),
        .I1(int_B_4_read),
        .I2(int_B_4_q1[25]),
        .I3(DOADO[25]),
        .I4(int_B_2_read),
        .I5(\rdata[31]_i_5 [25]),
        .O(int_B_3_read_reg_24));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[26]_i_5 
       (.I0(int_B_3_read),
        .I1(int_B_4_read),
        .I2(int_B_4_q1[26]),
        .I3(DOADO[26]),
        .I4(int_B_2_read),
        .I5(\rdata[31]_i_5 [26]),
        .O(int_B_3_read_reg_25));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[27]_i_5 
       (.I0(int_B_3_read),
        .I1(int_B_4_read),
        .I2(int_B_4_q1[27]),
        .I3(DOADO[27]),
        .I4(int_B_2_read),
        .I5(\rdata[31]_i_5 [27]),
        .O(int_B_3_read_reg_26));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[28]_i_5 
       (.I0(int_B_3_read),
        .I1(int_B_4_read),
        .I2(int_B_4_q1[28]),
        .I3(DOADO[28]),
        .I4(int_B_2_read),
        .I5(\rdata[31]_i_5 [28]),
        .O(int_B_3_read_reg_27));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[29]_i_5 
       (.I0(int_B_3_read),
        .I1(int_B_4_read),
        .I2(int_B_4_q1[29]),
        .I3(DOADO[29]),
        .I4(int_B_2_read),
        .I5(\rdata[31]_i_5 [29]),
        .O(int_B_3_read_reg_28));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[2]_i_5 
       (.I0(int_B_3_read),
        .I1(int_B_4_read),
        .I2(int_B_4_q1[2]),
        .I3(DOADO[2]),
        .I4(int_B_2_read),
        .I5(\rdata[31]_i_5 [2]),
        .O(int_B_3_read_reg_1));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[30]_i_5 
       (.I0(int_B_3_read),
        .I1(int_B_4_read),
        .I2(int_B_4_q1[30]),
        .I3(DOADO[30]),
        .I4(int_B_2_read),
        .I5(\rdata[31]_i_5 [30]),
        .O(int_B_3_read_reg_29));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[31]_i_9 
       (.I0(int_B_3_read),
        .I1(int_B_4_read),
        .I2(int_B_4_q1[31]),
        .I3(DOADO[31]),
        .I4(int_B_2_read),
        .I5(\rdata[31]_i_5 [31]),
        .O(int_B_3_read_reg_30));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[3]_i_5 
       (.I0(int_B_3_read),
        .I1(int_B_4_read),
        .I2(int_B_4_q1[3]),
        .I3(DOADO[3]),
        .I4(int_B_2_read),
        .I5(\rdata[31]_i_5 [3]),
        .O(int_B_3_read_reg_2));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[4]_i_5 
       (.I0(int_B_3_read),
        .I1(int_B_4_read),
        .I2(int_B_4_q1[4]),
        .I3(DOADO[4]),
        .I4(int_B_2_read),
        .I5(\rdata[31]_i_5 [4]),
        .O(int_B_3_read_reg_3));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[5]_i_5 
       (.I0(int_B_3_read),
        .I1(int_B_4_read),
        .I2(int_B_4_q1[5]),
        .I3(DOADO[5]),
        .I4(int_B_2_read),
        .I5(\rdata[31]_i_5 [5]),
        .O(int_B_3_read_reg_4));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[6]_i_5 
       (.I0(int_B_3_read),
        .I1(int_B_4_read),
        .I2(int_B_4_q1[6]),
        .I3(DOADO[6]),
        .I4(int_B_2_read),
        .I5(\rdata[31]_i_5 [6]),
        .O(int_B_3_read_reg_5));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[7]_i_5 
       (.I0(int_B_3_read),
        .I1(int_B_4_read),
        .I2(int_B_4_q1[7]),
        .I3(DOADO[7]),
        .I4(int_B_2_read),
        .I5(\rdata[31]_i_5 [7]),
        .O(int_B_3_read_reg_6));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[8]_i_5 
       (.I0(int_B_3_read),
        .I1(int_B_4_read),
        .I2(int_B_4_q1[8]),
        .I3(DOADO[8]),
        .I4(int_B_2_read),
        .I5(\rdata[31]_i_5 [8]),
        .O(int_B_3_read_reg_7));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[9]_i_5 
       (.I0(int_B_3_read),
        .I1(int_B_4_read),
        .I2(int_B_4_q1[9]),
        .I3(DOADO[9]),
        .I4(int_B_2_read),
        .I5(\rdata[31]_i_5 [9]),
        .O(int_B_3_read_reg_8));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_10__14
       (.I0(mem_reg_0[30]),
        .I1(DOBDO[30]),
        .O(tmp_product_i_10__14_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_11__14
       (.I0(mem_reg_0[29]),
        .I1(DOBDO[29]),
        .O(tmp_product_i_11__14_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_12__14
       (.I0(mem_reg_0[28]),
        .I1(DOBDO[28]),
        .O(tmp_product_i_12__14_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_13__14
       (.I0(mem_reg_0[27]),
        .I1(DOBDO[27]),
        .O(tmp_product_i_13__14_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_14__14
       (.I0(mem_reg_0[26]),
        .I1(DOBDO[26]),
        .O(tmp_product_i_14__14_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_15__14
       (.I0(mem_reg_0[25]),
        .I1(DOBDO[25]),
        .O(tmp_product_i_15__14_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_16__14
       (.I0(mem_reg_0[24]),
        .I1(DOBDO[24]),
        .O(tmp_product_i_16__14_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_17__14
       (.I0(mem_reg_0[23]),
        .I1(DOBDO[23]),
        .O(tmp_product_i_17__14_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_18__14
       (.I0(mem_reg_0[22]),
        .I1(DOBDO[22]),
        .O(tmp_product_i_18__14_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_19__14
       (.I0(mem_reg_0[21]),
        .I1(DOBDO[21]),
        .O(tmp_product_i_19__14_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_1__13
       (.CI(tmp_product_i_2__13_n_0),
        .CO({NLW_tmp_product_i_1__13_CO_UNCONNECTED[3],tmp_product_i_1__13_n_1,tmp_product_i_1__13_n_2,tmp_product_i_1__13_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,mem_reg_0[30:28]}),
        .O(sub_ln16_4_fu_508_p24_out[31:28]),
        .S({tmp_product_i_9__14_n_0,tmp_product_i_10__14_n_0,tmp_product_i_11__14_n_0,tmp_product_i_12__14_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_20__14
       (.I0(mem_reg_0[20]),
        .I1(DOBDO[20]),
        .O(tmp_product_i_20__14_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_21__14
       (.I0(mem_reg_0[19]),
        .I1(DOBDO[19]),
        .O(tmp_product_i_21__14_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_22__14
       (.I0(mem_reg_0[18]),
        .I1(DOBDO[18]),
        .O(tmp_product_i_22__14_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_23__14
       (.I0(mem_reg_0[17]),
        .I1(DOBDO[17]),
        .O(tmp_product_i_23__14_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_24__14
       (.I0(mem_reg_0[16]),
        .I1(DOBDO[16]),
        .O(tmp_product_i_24__14_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_25__14
       (.I0(mem_reg_0[15]),
        .I1(DOBDO[15]),
        .O(tmp_product_i_25__14_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_26__14
       (.I0(mem_reg_0[14]),
        .I1(DOBDO[14]),
        .O(tmp_product_i_26__14_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_27__14
       (.I0(mem_reg_0[13]),
        .I1(DOBDO[13]),
        .O(tmp_product_i_27__14_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_28__14
       (.I0(mem_reg_0[12]),
        .I1(DOBDO[12]),
        .O(tmp_product_i_28__14_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_29__14
       (.I0(mem_reg_0[11]),
        .I1(DOBDO[11]),
        .O(tmp_product_i_29__14_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_2__13
       (.CI(tmp_product_i_3__13_n_0),
        .CO({tmp_product_i_2__13_n_0,tmp_product_i_2__13_n_1,tmp_product_i_2__13_n_2,tmp_product_i_2__13_n_3}),
        .CYINIT(1'b0),
        .DI(mem_reg_0[27:24]),
        .O(sub_ln16_4_fu_508_p24_out[27:24]),
        .S({tmp_product_i_13__14_n_0,tmp_product_i_14__14_n_0,tmp_product_i_15__14_n_0,tmp_product_i_16__14_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_30__14
       (.I0(mem_reg_0[10]),
        .I1(DOBDO[10]),
        .O(tmp_product_i_30__14_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_31__14
       (.I0(mem_reg_0[9]),
        .I1(DOBDO[9]),
        .O(tmp_product_i_31__14_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_32__14
       (.I0(mem_reg_0[8]),
        .I1(DOBDO[8]),
        .O(tmp_product_i_32__14_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_33__14
       (.I0(mem_reg_0[7]),
        .I1(DOBDO[7]),
        .O(tmp_product_i_33__14_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_34__14
       (.I0(mem_reg_0[6]),
        .I1(DOBDO[6]),
        .O(tmp_product_i_34__14_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_35__14
       (.I0(mem_reg_0[5]),
        .I1(DOBDO[5]),
        .O(tmp_product_i_35__14_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_36__14
       (.I0(mem_reg_0[4]),
        .I1(DOBDO[4]),
        .O(tmp_product_i_36__14_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_37__14
       (.I0(mem_reg_0[3]),
        .I1(DOBDO[3]),
        .O(tmp_product_i_37__14_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_38__14
       (.I0(mem_reg_0[2]),
        .I1(DOBDO[2]),
        .O(tmp_product_i_38__14_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_39__14
       (.I0(mem_reg_0[1]),
        .I1(DOBDO[1]),
        .O(tmp_product_i_39__14_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_3__13
       (.CI(tmp_product_i_4__13_n_0),
        .CO({tmp_product_i_3__13_n_0,tmp_product_i_3__13_n_1,tmp_product_i_3__13_n_2,tmp_product_i_3__13_n_3}),
        .CYINIT(1'b0),
        .DI(mem_reg_0[23:20]),
        .O(sub_ln16_4_fu_508_p24_out[23:20]),
        .S({tmp_product_i_17__14_n_0,tmp_product_i_18__14_n_0,tmp_product_i_19__14_n_0,tmp_product_i_20__14_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_40__14
       (.I0(mem_reg_0[0]),
        .I1(DOBDO[0]),
        .O(tmp_product_i_40__14_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_4__13
       (.CI(tmp_product_i_5__13_n_0),
        .CO({tmp_product_i_4__13_n_0,tmp_product_i_4__13_n_1,tmp_product_i_4__13_n_2,tmp_product_i_4__13_n_3}),
        .CYINIT(1'b0),
        .DI(mem_reg_0[19:16]),
        .O(sub_ln16_4_fu_508_p24_out[19:16]),
        .S({tmp_product_i_21__14_n_0,tmp_product_i_22__14_n_0,tmp_product_i_23__14_n_0,tmp_product_i_24__14_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_5__13
       (.CI(tmp_product_i_6__13_n_0),
        .CO({tmp_product_i_5__13_n_0,tmp_product_i_5__13_n_1,tmp_product_i_5__13_n_2,tmp_product_i_5__13_n_3}),
        .CYINIT(1'b0),
        .DI(mem_reg_0[15:12]),
        .O(sub_ln16_4_fu_508_p24_out[15:12]),
        .S({tmp_product_i_25__14_n_0,tmp_product_i_26__14_n_0,tmp_product_i_27__14_n_0,tmp_product_i_28__14_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_6__13
       (.CI(tmp_product_i_7__13_n_0),
        .CO({tmp_product_i_6__13_n_0,tmp_product_i_6__13_n_1,tmp_product_i_6__13_n_2,tmp_product_i_6__13_n_3}),
        .CYINIT(1'b0),
        .DI(mem_reg_0[11:8]),
        .O(sub_ln16_4_fu_508_p24_out[11:8]),
        .S({tmp_product_i_29__14_n_0,tmp_product_i_30__14_n_0,tmp_product_i_31__14_n_0,tmp_product_i_32__14_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_7__13
       (.CI(tmp_product_i_8__13_n_0),
        .CO({tmp_product_i_7__13_n_0,tmp_product_i_7__13_n_1,tmp_product_i_7__13_n_2,tmp_product_i_7__13_n_3}),
        .CYINIT(1'b0),
        .DI(mem_reg_0[7:4]),
        .O(sub_ln16_4_fu_508_p24_out[7:4]),
        .S({tmp_product_i_33__14_n_0,tmp_product_i_34__14_n_0,tmp_product_i_35__14_n_0,tmp_product_i_36__14_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_8__13
       (.CI(1'b0),
        .CO({tmp_product_i_8__13_n_0,tmp_product_i_8__13_n_1,tmp_product_i_8__13_n_2,tmp_product_i_8__13_n_3}),
        .CYINIT(1'b1),
        .DI(mem_reg_0[3:0]),
        .O(sub_ln16_4_fu_508_p24_out[3:0]),
        .S({tmp_product_i_37__14_n_0,tmp_product_i_38__14_n_0,tmp_product_i_39__14_n_0,tmp_product_i_40__14_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_9__14
       (.I0(mem_reg_0[31]),
        .I1(DOBDO[31]),
        .O(tmp_product_i_9__14_n_0));
endmodule

(* ORIG_REF_NAME = "eucDis_control_s_axi_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eucDis_control_s_axi_ram_27
   (mem_reg_0,
    sub_ln16_5_fu_526_p23_out,
    D,
    ap_clk,
    A_0_ce0,
    ADDRARDADDR,
    mem_reg_1,
    s_axi_control_WDATA,
    \rdata_reg[0] ,
    \rdata_reg[0]_0 ,
    \rdata_reg[0]_1 ,
    \rdata_reg[1] ,
    \rdata_reg[1]_0 ,
    \rdata_reg[2] ,
    \rdata_reg[2]_0 ,
    \rdata_reg[3] ,
    \rdata_reg[3]_0 ,
    \rdata_reg[4] ,
    \rdata_reg[4]_0 ,
    \rdata_reg[5] ,
    \rdata_reg[5]_0 ,
    \rdata_reg[6] ,
    \rdata_reg[6]_0 ,
    \rdata_reg[7] ,
    \rdata_reg[7]_0 ,
    \rdata_reg[8] ,
    \rdata_reg[8]_0 ,
    \rdata_reg[9] ,
    \rdata_reg[9]_0 ,
    \rdata_reg[10] ,
    \rdata_reg[10]_0 ,
    \rdata_reg[11] ,
    \rdata_reg[11]_0 ,
    \rdata_reg[12] ,
    \rdata_reg[12]_0 ,
    \rdata_reg[13] ,
    \rdata_reg[13]_0 ,
    \rdata_reg[14] ,
    \rdata_reg[14]_0 ,
    \rdata_reg[15] ,
    \rdata_reg[15]_0 ,
    \rdata_reg[16] ,
    \rdata_reg[16]_0 ,
    \rdata_reg[17] ,
    \rdata_reg[17]_0 ,
    \rdata_reg[18] ,
    \rdata_reg[18]_0 ,
    \rdata_reg[19] ,
    \rdata_reg[19]_0 ,
    \rdata_reg[20] ,
    \rdata_reg[20]_0 ,
    \rdata_reg[21] ,
    \rdata_reg[21]_0 ,
    \rdata_reg[22] ,
    \rdata_reg[22]_0 ,
    \rdata_reg[23] ,
    \rdata_reg[23]_0 ,
    \rdata_reg[24] ,
    \rdata_reg[24]_0 ,
    \rdata_reg[25] ,
    \rdata_reg[25]_0 ,
    \rdata_reg[26] ,
    \rdata_reg[26]_0 ,
    \rdata_reg[27] ,
    \rdata_reg[27]_0 ,
    \rdata_reg[28] ,
    \rdata_reg[28]_0 ,
    \rdata_reg[29] ,
    \rdata_reg[29]_0 ,
    \rdata_reg[30] ,
    \rdata_reg[30]_0 ,
    \rdata_reg[31] ,
    \rdata_reg[31]_0 ,
    DOBDO,
    \rdata_reg[0]_2 ,
    \rdata_reg[0]_3 ,
    \rdata[31]_i_5_0 ,
    int_B_5_read,
    DOADO,
    \rdata[31]_i_5_1 ,
    int_B_6_read,
    \rdata_reg[1]_1 ,
    \rdata_reg[2]_1 ,
    \rdata_reg[3]_1 ,
    \rdata_reg[4]_1 ,
    \rdata_reg[5]_1 ,
    \rdata_reg[6]_1 ,
    \rdata_reg[7]_1 ,
    \rdata_reg[8]_1 ,
    \rdata_reg[9]_1 ,
    \rdata_reg[10]_1 ,
    \rdata_reg[11]_1 ,
    \rdata_reg[12]_1 ,
    \rdata_reg[13]_1 ,
    \rdata_reg[14]_1 ,
    \rdata_reg[15]_1 ,
    \rdata_reg[16]_1 ,
    \rdata_reg[17]_1 ,
    \rdata_reg[18]_1 ,
    \rdata_reg[19]_1 ,
    \rdata_reg[20]_1 ,
    \rdata_reg[21]_1 ,
    \rdata_reg[22]_1 ,
    \rdata_reg[23]_1 ,
    \rdata_reg[24]_1 ,
    \rdata_reg[25]_1 ,
    \rdata_reg[26]_1 ,
    \rdata_reg[27]_1 ,
    \rdata_reg[28]_1 ,
    \rdata_reg[29]_1 ,
    \rdata_reg[30]_1 ,
    \rdata_reg[31]_1 ,
    mem_reg_2,
    s_axi_control_WVALID,
    mem_reg_3,
    s_axi_control_ARVALID,
    mem_reg_4,
    s_axi_control_WSTRB);
  output [31:0]mem_reg_0;
  output [31:0]sub_ln16_5_fu_526_p23_out;
  output [31:0]D;
  input ap_clk;
  input A_0_ce0;
  input [6:0]ADDRARDADDR;
  input [6:0]mem_reg_1;
  input [31:0]s_axi_control_WDATA;
  input \rdata_reg[0] ;
  input \rdata_reg[0]_0 ;
  input \rdata_reg[0]_1 ;
  input \rdata_reg[1] ;
  input \rdata_reg[1]_0 ;
  input \rdata_reg[2] ;
  input \rdata_reg[2]_0 ;
  input \rdata_reg[3] ;
  input \rdata_reg[3]_0 ;
  input \rdata_reg[4] ;
  input \rdata_reg[4]_0 ;
  input \rdata_reg[5] ;
  input \rdata_reg[5]_0 ;
  input \rdata_reg[6] ;
  input \rdata_reg[6]_0 ;
  input \rdata_reg[7] ;
  input \rdata_reg[7]_0 ;
  input \rdata_reg[8] ;
  input \rdata_reg[8]_0 ;
  input \rdata_reg[9] ;
  input \rdata_reg[9]_0 ;
  input \rdata_reg[10] ;
  input \rdata_reg[10]_0 ;
  input \rdata_reg[11] ;
  input \rdata_reg[11]_0 ;
  input \rdata_reg[12] ;
  input \rdata_reg[12]_0 ;
  input \rdata_reg[13] ;
  input \rdata_reg[13]_0 ;
  input \rdata_reg[14] ;
  input \rdata_reg[14]_0 ;
  input \rdata_reg[15] ;
  input \rdata_reg[15]_0 ;
  input \rdata_reg[16] ;
  input \rdata_reg[16]_0 ;
  input \rdata_reg[17] ;
  input \rdata_reg[17]_0 ;
  input \rdata_reg[18] ;
  input \rdata_reg[18]_0 ;
  input \rdata_reg[19] ;
  input \rdata_reg[19]_0 ;
  input \rdata_reg[20] ;
  input \rdata_reg[20]_0 ;
  input \rdata_reg[21] ;
  input \rdata_reg[21]_0 ;
  input \rdata_reg[22] ;
  input \rdata_reg[22]_0 ;
  input \rdata_reg[23] ;
  input \rdata_reg[23]_0 ;
  input \rdata_reg[24] ;
  input \rdata_reg[24]_0 ;
  input \rdata_reg[25] ;
  input \rdata_reg[25]_0 ;
  input \rdata_reg[26] ;
  input \rdata_reg[26]_0 ;
  input \rdata_reg[27] ;
  input \rdata_reg[27]_0 ;
  input \rdata_reg[28] ;
  input \rdata_reg[28]_0 ;
  input \rdata_reg[29] ;
  input \rdata_reg[29]_0 ;
  input \rdata_reg[30] ;
  input \rdata_reg[30]_0 ;
  input \rdata_reg[31] ;
  input \rdata_reg[31]_0 ;
  input [31:0]DOBDO;
  input \rdata_reg[0]_2 ;
  input \rdata_reg[0]_3 ;
  input \rdata[31]_i_5_0 ;
  input int_B_5_read;
  input [31:0]DOADO;
  input [31:0]\rdata[31]_i_5_1 ;
  input int_B_6_read;
  input \rdata_reg[1]_1 ;
  input \rdata_reg[2]_1 ;
  input \rdata_reg[3]_1 ;
  input \rdata_reg[4]_1 ;
  input \rdata_reg[5]_1 ;
  input \rdata_reg[6]_1 ;
  input \rdata_reg[7]_1 ;
  input \rdata_reg[8]_1 ;
  input \rdata_reg[9]_1 ;
  input \rdata_reg[10]_1 ;
  input \rdata_reg[11]_1 ;
  input \rdata_reg[12]_1 ;
  input \rdata_reg[13]_1 ;
  input \rdata_reg[14]_1 ;
  input \rdata_reg[15]_1 ;
  input \rdata_reg[16]_1 ;
  input \rdata_reg[17]_1 ;
  input \rdata_reg[18]_1 ;
  input \rdata_reg[19]_1 ;
  input \rdata_reg[20]_1 ;
  input \rdata_reg[21]_1 ;
  input \rdata_reg[22]_1 ;
  input \rdata_reg[23]_1 ;
  input \rdata_reg[24]_1 ;
  input \rdata_reg[25]_1 ;
  input \rdata_reg[26]_1 ;
  input \rdata_reg[27]_1 ;
  input \rdata_reg[28]_1 ;
  input \rdata_reg[29]_1 ;
  input \rdata_reg[30]_1 ;
  input \rdata_reg[31]_1 ;
  input mem_reg_2;
  input s_axi_control_WVALID;
  input mem_reg_3;
  input s_axi_control_ARVALID;
  input mem_reg_4;
  input [3:0]s_axi_control_WSTRB;

  wire [6:0]ADDRARDADDR;
  wire A_0_ce0;
  wire [31:0]D;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire ap_clk;
  wire [3:0]int_B_5_be1;
  wire int_B_5_ce1;
  wire [31:0]int_B_5_q1;
  wire int_B_5_read;
  wire int_B_6_read;
  wire [31:0]mem_reg_0;
  wire [6:0]mem_reg_1;
  wire mem_reg_2;
  wire mem_reg_3;
  wire mem_reg_4;
  wire \rdata[0]_i_2_n_0 ;
  wire \rdata[0]_i_4_n_0 ;
  wire \rdata[10]_i_2_n_0 ;
  wire \rdata[10]_i_4_n_0 ;
  wire \rdata[11]_i_2_n_0 ;
  wire \rdata[11]_i_4_n_0 ;
  wire \rdata[12]_i_2_n_0 ;
  wire \rdata[12]_i_4_n_0 ;
  wire \rdata[13]_i_2_n_0 ;
  wire \rdata[13]_i_4_n_0 ;
  wire \rdata[14]_i_2_n_0 ;
  wire \rdata[14]_i_4_n_0 ;
  wire \rdata[15]_i_2_n_0 ;
  wire \rdata[15]_i_4_n_0 ;
  wire \rdata[16]_i_2_n_0 ;
  wire \rdata[16]_i_4_n_0 ;
  wire \rdata[17]_i_2_n_0 ;
  wire \rdata[17]_i_4_n_0 ;
  wire \rdata[18]_i_2_n_0 ;
  wire \rdata[18]_i_4_n_0 ;
  wire \rdata[19]_i_2_n_0 ;
  wire \rdata[19]_i_4_n_0 ;
  wire \rdata[1]_i_2_n_0 ;
  wire \rdata[1]_i_4_n_0 ;
  wire \rdata[20]_i_2_n_0 ;
  wire \rdata[20]_i_4_n_0 ;
  wire \rdata[21]_i_2_n_0 ;
  wire \rdata[21]_i_4_n_0 ;
  wire \rdata[22]_i_2_n_0 ;
  wire \rdata[22]_i_4_n_0 ;
  wire \rdata[23]_i_2_n_0 ;
  wire \rdata[23]_i_4_n_0 ;
  wire \rdata[24]_i_2_n_0 ;
  wire \rdata[24]_i_4_n_0 ;
  wire \rdata[25]_i_2_n_0 ;
  wire \rdata[25]_i_4_n_0 ;
  wire \rdata[26]_i_2_n_0 ;
  wire \rdata[26]_i_4_n_0 ;
  wire \rdata[27]_i_2_n_0 ;
  wire \rdata[27]_i_4_n_0 ;
  wire \rdata[28]_i_2_n_0 ;
  wire \rdata[28]_i_4_n_0 ;
  wire \rdata[29]_i_2_n_0 ;
  wire \rdata[29]_i_4_n_0 ;
  wire \rdata[2]_i_2_n_0 ;
  wire \rdata[2]_i_4_n_0 ;
  wire \rdata[30]_i_2_n_0 ;
  wire \rdata[30]_i_4_n_0 ;
  wire \rdata[31]_i_5_0 ;
  wire [31:0]\rdata[31]_i_5_1 ;
  wire \rdata[31]_i_5_n_0 ;
  wire \rdata[31]_i_7_n_0 ;
  wire \rdata[3]_i_2_n_0 ;
  wire \rdata[3]_i_4_n_0 ;
  wire \rdata[4]_i_2_n_0 ;
  wire \rdata[4]_i_4_n_0 ;
  wire \rdata[5]_i_2_n_0 ;
  wire \rdata[5]_i_4_n_0 ;
  wire \rdata[6]_i_2_n_0 ;
  wire \rdata[6]_i_4_n_0 ;
  wire \rdata[7]_i_2_n_0 ;
  wire \rdata[7]_i_4_n_0 ;
  wire \rdata[8]_i_2_n_0 ;
  wire \rdata[8]_i_4_n_0 ;
  wire \rdata[9]_i_2_n_0 ;
  wire \rdata[9]_i_4_n_0 ;
  wire \rdata_reg[0] ;
  wire \rdata_reg[0]_0 ;
  wire \rdata_reg[0]_1 ;
  wire \rdata_reg[0]_2 ;
  wire \rdata_reg[0]_3 ;
  wire \rdata_reg[10] ;
  wire \rdata_reg[10]_0 ;
  wire \rdata_reg[10]_1 ;
  wire \rdata_reg[11] ;
  wire \rdata_reg[11]_0 ;
  wire \rdata_reg[11]_1 ;
  wire \rdata_reg[12] ;
  wire \rdata_reg[12]_0 ;
  wire \rdata_reg[12]_1 ;
  wire \rdata_reg[13] ;
  wire \rdata_reg[13]_0 ;
  wire \rdata_reg[13]_1 ;
  wire \rdata_reg[14] ;
  wire \rdata_reg[14]_0 ;
  wire \rdata_reg[14]_1 ;
  wire \rdata_reg[15] ;
  wire \rdata_reg[15]_0 ;
  wire \rdata_reg[15]_1 ;
  wire \rdata_reg[16] ;
  wire \rdata_reg[16]_0 ;
  wire \rdata_reg[16]_1 ;
  wire \rdata_reg[17] ;
  wire \rdata_reg[17]_0 ;
  wire \rdata_reg[17]_1 ;
  wire \rdata_reg[18] ;
  wire \rdata_reg[18]_0 ;
  wire \rdata_reg[18]_1 ;
  wire \rdata_reg[19] ;
  wire \rdata_reg[19]_0 ;
  wire \rdata_reg[19]_1 ;
  wire \rdata_reg[1] ;
  wire \rdata_reg[1]_0 ;
  wire \rdata_reg[1]_1 ;
  wire \rdata_reg[20] ;
  wire \rdata_reg[20]_0 ;
  wire \rdata_reg[20]_1 ;
  wire \rdata_reg[21] ;
  wire \rdata_reg[21]_0 ;
  wire \rdata_reg[21]_1 ;
  wire \rdata_reg[22] ;
  wire \rdata_reg[22]_0 ;
  wire \rdata_reg[22]_1 ;
  wire \rdata_reg[23] ;
  wire \rdata_reg[23]_0 ;
  wire \rdata_reg[23]_1 ;
  wire \rdata_reg[24] ;
  wire \rdata_reg[24]_0 ;
  wire \rdata_reg[24]_1 ;
  wire \rdata_reg[25] ;
  wire \rdata_reg[25]_0 ;
  wire \rdata_reg[25]_1 ;
  wire \rdata_reg[26] ;
  wire \rdata_reg[26]_0 ;
  wire \rdata_reg[26]_1 ;
  wire \rdata_reg[27] ;
  wire \rdata_reg[27]_0 ;
  wire \rdata_reg[27]_1 ;
  wire \rdata_reg[28] ;
  wire \rdata_reg[28]_0 ;
  wire \rdata_reg[28]_1 ;
  wire \rdata_reg[29] ;
  wire \rdata_reg[29]_0 ;
  wire \rdata_reg[29]_1 ;
  wire \rdata_reg[2] ;
  wire \rdata_reg[2]_0 ;
  wire \rdata_reg[2]_1 ;
  wire \rdata_reg[30] ;
  wire \rdata_reg[30]_0 ;
  wire \rdata_reg[30]_1 ;
  wire \rdata_reg[31] ;
  wire \rdata_reg[31]_0 ;
  wire \rdata_reg[31]_1 ;
  wire \rdata_reg[3] ;
  wire \rdata_reg[3]_0 ;
  wire \rdata_reg[3]_1 ;
  wire \rdata_reg[4] ;
  wire \rdata_reg[4]_0 ;
  wire \rdata_reg[4]_1 ;
  wire \rdata_reg[5] ;
  wire \rdata_reg[5]_0 ;
  wire \rdata_reg[5]_1 ;
  wire \rdata_reg[6] ;
  wire \rdata_reg[6]_0 ;
  wire \rdata_reg[6]_1 ;
  wire \rdata_reg[7] ;
  wire \rdata_reg[7]_0 ;
  wire \rdata_reg[7]_1 ;
  wire \rdata_reg[8] ;
  wire \rdata_reg[8]_0 ;
  wire \rdata_reg[8]_1 ;
  wire \rdata_reg[9] ;
  wire \rdata_reg[9]_0 ;
  wire \rdata_reg[9]_1 ;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [31:0]sub_ln16_5_fu_526_p23_out;
  wire tmp_product_i_10__11_n_0;
  wire tmp_product_i_11__11_n_0;
  wire tmp_product_i_12__11_n_0;
  wire tmp_product_i_13__11_n_0;
  wire tmp_product_i_14__11_n_0;
  wire tmp_product_i_15__11_n_0;
  wire tmp_product_i_16__11_n_0;
  wire tmp_product_i_17__8_n_0;
  wire tmp_product_i_18__8_n_0;
  wire tmp_product_i_19__8_n_0;
  wire tmp_product_i_1__7_n_1;
  wire tmp_product_i_1__7_n_2;
  wire tmp_product_i_1__7_n_3;
  wire tmp_product_i_20__8_n_0;
  wire tmp_product_i_21__8_n_0;
  wire tmp_product_i_22__8_n_0;
  wire tmp_product_i_23__8_n_0;
  wire tmp_product_i_24__8_n_0;
  wire tmp_product_i_25__8_n_0;
  wire tmp_product_i_26__8_n_0;
  wire tmp_product_i_27__8_n_0;
  wire tmp_product_i_28__8_n_0;
  wire tmp_product_i_29__8_n_0;
  wire tmp_product_i_2__7_n_0;
  wire tmp_product_i_2__7_n_1;
  wire tmp_product_i_2__7_n_2;
  wire tmp_product_i_2__7_n_3;
  wire tmp_product_i_30__8_n_0;
  wire tmp_product_i_31__8_n_0;
  wire tmp_product_i_32__8_n_0;
  wire tmp_product_i_33__8_n_0;
  wire tmp_product_i_34__8_n_0;
  wire tmp_product_i_35__8_n_0;
  wire tmp_product_i_36__8_n_0;
  wire tmp_product_i_37__8_n_0;
  wire tmp_product_i_38__8_n_0;
  wire tmp_product_i_39__8_n_0;
  wire tmp_product_i_3__7_n_0;
  wire tmp_product_i_3__7_n_1;
  wire tmp_product_i_3__7_n_2;
  wire tmp_product_i_3__7_n_3;
  wire tmp_product_i_40__8_n_0;
  wire tmp_product_i_4__7_n_0;
  wire tmp_product_i_4__7_n_1;
  wire tmp_product_i_4__7_n_2;
  wire tmp_product_i_4__7_n_3;
  wire tmp_product_i_5__7_n_0;
  wire tmp_product_i_5__7_n_1;
  wire tmp_product_i_5__7_n_2;
  wire tmp_product_i_5__7_n_3;
  wire tmp_product_i_6__7_n_0;
  wire tmp_product_i_6__7_n_1;
  wire tmp_product_i_6__7_n_2;
  wire tmp_product_i_6__7_n_3;
  wire tmp_product_i_7__7_n_0;
  wire tmp_product_i_7__7_n_1;
  wire tmp_product_i_7__7_n_2;
  wire tmp_product_i_7__7_n_3;
  wire tmp_product_i_8__7_n_0;
  wire tmp_product_i_8__7_n_1;
  wire tmp_product_i_8__7_n_2;
  wire tmp_product_i_8__7_n_3;
  wire tmp_product_i_9__11_n_0;
  wire NLW_mem_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_RDADDRECC_UNCONNECTED;
  wire [3:3]NLW_tmp_product_i_1__7_CO_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "896" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,mem_reg_1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_DBITERR_UNCONNECTED),
        .DIADI(s_axi_control_WDATA),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(int_B_5_q1),
        .DOBDO(mem_reg_0),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(int_B_5_ce1),
        .ENBWREN(A_0_ce0),
        .INJECTDBITERR(NLW_mem_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_SBITERR_UNCONNECTED),
        .WEA(int_B_5_be1),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hF888)) 
    mem_reg_i_1__1
       (.I0(mem_reg_2),
        .I1(s_axi_control_WVALID),
        .I2(mem_reg_3),
        .I3(s_axi_control_ARVALID),
        .O(int_B_5_ce1));
  LUT6 #(
    .INIT(64'h0080808000000000)) 
    mem_reg_i_2__1
       (.I0(mem_reg_2),
        .I1(mem_reg_4),
        .I2(s_axi_control_WVALID),
        .I3(mem_reg_3),
        .I4(s_axi_control_ARVALID),
        .I5(s_axi_control_WSTRB[3]),
        .O(int_B_5_be1[3]));
  LUT6 #(
    .INIT(64'h0080808000000000)) 
    mem_reg_i_3__2
       (.I0(mem_reg_2),
        .I1(mem_reg_4),
        .I2(s_axi_control_WVALID),
        .I3(mem_reg_3),
        .I4(s_axi_control_ARVALID),
        .I5(s_axi_control_WSTRB[2]),
        .O(int_B_5_be1[2]));
  LUT6 #(
    .INIT(64'h0080808000000000)) 
    mem_reg_i_4__2
       (.I0(mem_reg_2),
        .I1(mem_reg_4),
        .I2(s_axi_control_WVALID),
        .I3(mem_reg_3),
        .I4(s_axi_control_ARVALID),
        .I5(s_axi_control_WSTRB[1]),
        .O(int_B_5_be1[1]));
  LUT6 #(
    .INIT(64'h0080808000000000)) 
    mem_reg_i_5__2
       (.I0(mem_reg_2),
        .I1(mem_reg_4),
        .I2(s_axi_control_WVALID),
        .I3(mem_reg_3),
        .I4(s_axi_control_ARVALID),
        .I5(s_axi_control_WSTRB[0]),
        .O(int_B_5_be1[0]));
  LUT4 #(
    .INIT(16'h0051)) 
    \rdata[0]_i_2 
       (.I0(\rdata[0]_i_4_n_0 ),
        .I1(\rdata_reg[0] ),
        .I2(\rdata_reg[0]_0 ),
        .I3(\rdata_reg[0]_1 ),
        .O(\rdata[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \rdata[0]_i_4 
       (.I0(\rdata[31]_i_5_0 ),
        .I1(int_B_5_read),
        .I2(int_B_5_q1[0]),
        .I3(DOADO[0]),
        .I4(\rdata[31]_i_5_1 [0]),
        .I5(int_B_6_read),
        .O(\rdata[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0051)) 
    \rdata[10]_i_2 
       (.I0(\rdata[10]_i_4_n_0 ),
        .I1(\rdata_reg[0] ),
        .I2(\rdata_reg[10] ),
        .I3(\rdata_reg[10]_0 ),
        .O(\rdata[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \rdata[10]_i_4 
       (.I0(\rdata[31]_i_5_0 ),
        .I1(int_B_5_read),
        .I2(int_B_5_q1[10]),
        .I3(DOADO[10]),
        .I4(\rdata[31]_i_5_1 [10]),
        .I5(int_B_6_read),
        .O(\rdata[10]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0051)) 
    \rdata[11]_i_2 
       (.I0(\rdata[11]_i_4_n_0 ),
        .I1(\rdata_reg[0] ),
        .I2(\rdata_reg[11] ),
        .I3(\rdata_reg[11]_0 ),
        .O(\rdata[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \rdata[11]_i_4 
       (.I0(\rdata[31]_i_5_0 ),
        .I1(int_B_5_read),
        .I2(int_B_5_q1[11]),
        .I3(DOADO[11]),
        .I4(\rdata[31]_i_5_1 [11]),
        .I5(int_B_6_read),
        .O(\rdata[11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0051)) 
    \rdata[12]_i_2 
       (.I0(\rdata[12]_i_4_n_0 ),
        .I1(\rdata_reg[0] ),
        .I2(\rdata_reg[12] ),
        .I3(\rdata_reg[12]_0 ),
        .O(\rdata[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \rdata[12]_i_4 
       (.I0(\rdata[31]_i_5_0 ),
        .I1(int_B_5_read),
        .I2(int_B_5_q1[12]),
        .I3(DOADO[12]),
        .I4(\rdata[31]_i_5_1 [12]),
        .I5(int_B_6_read),
        .O(\rdata[12]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0051)) 
    \rdata[13]_i_2 
       (.I0(\rdata[13]_i_4_n_0 ),
        .I1(\rdata_reg[0] ),
        .I2(\rdata_reg[13] ),
        .I3(\rdata_reg[13]_0 ),
        .O(\rdata[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \rdata[13]_i_4 
       (.I0(\rdata[31]_i_5_0 ),
        .I1(int_B_5_read),
        .I2(int_B_5_q1[13]),
        .I3(DOADO[13]),
        .I4(\rdata[31]_i_5_1 [13]),
        .I5(int_B_6_read),
        .O(\rdata[13]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0051)) 
    \rdata[14]_i_2 
       (.I0(\rdata[14]_i_4_n_0 ),
        .I1(\rdata_reg[0] ),
        .I2(\rdata_reg[14] ),
        .I3(\rdata_reg[14]_0 ),
        .O(\rdata[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \rdata[14]_i_4 
       (.I0(\rdata[31]_i_5_0 ),
        .I1(int_B_5_read),
        .I2(int_B_5_q1[14]),
        .I3(DOADO[14]),
        .I4(\rdata[31]_i_5_1 [14]),
        .I5(int_B_6_read),
        .O(\rdata[14]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0051)) 
    \rdata[15]_i_2 
       (.I0(\rdata[15]_i_4_n_0 ),
        .I1(\rdata_reg[0] ),
        .I2(\rdata_reg[15] ),
        .I3(\rdata_reg[15]_0 ),
        .O(\rdata[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \rdata[15]_i_4 
       (.I0(\rdata[31]_i_5_0 ),
        .I1(int_B_5_read),
        .I2(int_B_5_q1[15]),
        .I3(DOADO[15]),
        .I4(\rdata[31]_i_5_1 [15]),
        .I5(int_B_6_read),
        .O(\rdata[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0051)) 
    \rdata[16]_i_2 
       (.I0(\rdata[16]_i_4_n_0 ),
        .I1(\rdata_reg[0] ),
        .I2(\rdata_reg[16] ),
        .I3(\rdata_reg[16]_0 ),
        .O(\rdata[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \rdata[16]_i_4 
       (.I0(\rdata[31]_i_5_0 ),
        .I1(int_B_5_read),
        .I2(int_B_5_q1[16]),
        .I3(DOADO[16]),
        .I4(\rdata[31]_i_5_1 [16]),
        .I5(int_B_6_read),
        .O(\rdata[16]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0051)) 
    \rdata[17]_i_2 
       (.I0(\rdata[17]_i_4_n_0 ),
        .I1(\rdata_reg[0] ),
        .I2(\rdata_reg[17] ),
        .I3(\rdata_reg[17]_0 ),
        .O(\rdata[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \rdata[17]_i_4 
       (.I0(\rdata[31]_i_5_0 ),
        .I1(int_B_5_read),
        .I2(int_B_5_q1[17]),
        .I3(DOADO[17]),
        .I4(\rdata[31]_i_5_1 [17]),
        .I5(int_B_6_read),
        .O(\rdata[17]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0051)) 
    \rdata[18]_i_2 
       (.I0(\rdata[18]_i_4_n_0 ),
        .I1(\rdata_reg[0] ),
        .I2(\rdata_reg[18] ),
        .I3(\rdata_reg[18]_0 ),
        .O(\rdata[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \rdata[18]_i_4 
       (.I0(\rdata[31]_i_5_0 ),
        .I1(int_B_5_read),
        .I2(int_B_5_q1[18]),
        .I3(DOADO[18]),
        .I4(\rdata[31]_i_5_1 [18]),
        .I5(int_B_6_read),
        .O(\rdata[18]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0051)) 
    \rdata[19]_i_2 
       (.I0(\rdata[19]_i_4_n_0 ),
        .I1(\rdata_reg[0] ),
        .I2(\rdata_reg[19] ),
        .I3(\rdata_reg[19]_0 ),
        .O(\rdata[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \rdata[19]_i_4 
       (.I0(\rdata[31]_i_5_0 ),
        .I1(int_B_5_read),
        .I2(int_B_5_q1[19]),
        .I3(DOADO[19]),
        .I4(\rdata[31]_i_5_1 [19]),
        .I5(int_B_6_read),
        .O(\rdata[19]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0051)) 
    \rdata[1]_i_2 
       (.I0(\rdata[1]_i_4_n_0 ),
        .I1(\rdata_reg[0] ),
        .I2(\rdata_reg[1] ),
        .I3(\rdata_reg[1]_0 ),
        .O(\rdata[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \rdata[1]_i_4 
       (.I0(\rdata[31]_i_5_0 ),
        .I1(int_B_5_read),
        .I2(int_B_5_q1[1]),
        .I3(DOADO[1]),
        .I4(\rdata[31]_i_5_1 [1]),
        .I5(int_B_6_read),
        .O(\rdata[1]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0051)) 
    \rdata[20]_i_2 
       (.I0(\rdata[20]_i_4_n_0 ),
        .I1(\rdata_reg[0] ),
        .I2(\rdata_reg[20] ),
        .I3(\rdata_reg[20]_0 ),
        .O(\rdata[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \rdata[20]_i_4 
       (.I0(\rdata[31]_i_5_0 ),
        .I1(int_B_5_read),
        .I2(int_B_5_q1[20]),
        .I3(DOADO[20]),
        .I4(\rdata[31]_i_5_1 [20]),
        .I5(int_B_6_read),
        .O(\rdata[20]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0051)) 
    \rdata[21]_i_2 
       (.I0(\rdata[21]_i_4_n_0 ),
        .I1(\rdata_reg[0] ),
        .I2(\rdata_reg[21] ),
        .I3(\rdata_reg[21]_0 ),
        .O(\rdata[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \rdata[21]_i_4 
       (.I0(\rdata[31]_i_5_0 ),
        .I1(int_B_5_read),
        .I2(int_B_5_q1[21]),
        .I3(DOADO[21]),
        .I4(\rdata[31]_i_5_1 [21]),
        .I5(int_B_6_read),
        .O(\rdata[21]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0051)) 
    \rdata[22]_i_2 
       (.I0(\rdata[22]_i_4_n_0 ),
        .I1(\rdata_reg[0] ),
        .I2(\rdata_reg[22] ),
        .I3(\rdata_reg[22]_0 ),
        .O(\rdata[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \rdata[22]_i_4 
       (.I0(\rdata[31]_i_5_0 ),
        .I1(int_B_5_read),
        .I2(int_B_5_q1[22]),
        .I3(DOADO[22]),
        .I4(\rdata[31]_i_5_1 [22]),
        .I5(int_B_6_read),
        .O(\rdata[22]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0051)) 
    \rdata[23]_i_2 
       (.I0(\rdata[23]_i_4_n_0 ),
        .I1(\rdata_reg[0] ),
        .I2(\rdata_reg[23] ),
        .I3(\rdata_reg[23]_0 ),
        .O(\rdata[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \rdata[23]_i_4 
       (.I0(\rdata[31]_i_5_0 ),
        .I1(int_B_5_read),
        .I2(int_B_5_q1[23]),
        .I3(DOADO[23]),
        .I4(\rdata[31]_i_5_1 [23]),
        .I5(int_B_6_read),
        .O(\rdata[23]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0051)) 
    \rdata[24]_i_2 
       (.I0(\rdata[24]_i_4_n_0 ),
        .I1(\rdata_reg[0] ),
        .I2(\rdata_reg[24] ),
        .I3(\rdata_reg[24]_0 ),
        .O(\rdata[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \rdata[24]_i_4 
       (.I0(\rdata[31]_i_5_0 ),
        .I1(int_B_5_read),
        .I2(int_B_5_q1[24]),
        .I3(DOADO[24]),
        .I4(\rdata[31]_i_5_1 [24]),
        .I5(int_B_6_read),
        .O(\rdata[24]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0051)) 
    \rdata[25]_i_2 
       (.I0(\rdata[25]_i_4_n_0 ),
        .I1(\rdata_reg[0] ),
        .I2(\rdata_reg[25] ),
        .I3(\rdata_reg[25]_0 ),
        .O(\rdata[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \rdata[25]_i_4 
       (.I0(\rdata[31]_i_5_0 ),
        .I1(int_B_5_read),
        .I2(int_B_5_q1[25]),
        .I3(DOADO[25]),
        .I4(\rdata[31]_i_5_1 [25]),
        .I5(int_B_6_read),
        .O(\rdata[25]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0051)) 
    \rdata[26]_i_2 
       (.I0(\rdata[26]_i_4_n_0 ),
        .I1(\rdata_reg[0] ),
        .I2(\rdata_reg[26] ),
        .I3(\rdata_reg[26]_0 ),
        .O(\rdata[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \rdata[26]_i_4 
       (.I0(\rdata[31]_i_5_0 ),
        .I1(int_B_5_read),
        .I2(int_B_5_q1[26]),
        .I3(DOADO[26]),
        .I4(\rdata[31]_i_5_1 [26]),
        .I5(int_B_6_read),
        .O(\rdata[26]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0051)) 
    \rdata[27]_i_2 
       (.I0(\rdata[27]_i_4_n_0 ),
        .I1(\rdata_reg[0] ),
        .I2(\rdata_reg[27] ),
        .I3(\rdata_reg[27]_0 ),
        .O(\rdata[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \rdata[27]_i_4 
       (.I0(\rdata[31]_i_5_0 ),
        .I1(int_B_5_read),
        .I2(int_B_5_q1[27]),
        .I3(DOADO[27]),
        .I4(\rdata[31]_i_5_1 [27]),
        .I5(int_B_6_read),
        .O(\rdata[27]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0051)) 
    \rdata[28]_i_2 
       (.I0(\rdata[28]_i_4_n_0 ),
        .I1(\rdata_reg[0] ),
        .I2(\rdata_reg[28] ),
        .I3(\rdata_reg[28]_0 ),
        .O(\rdata[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \rdata[28]_i_4 
       (.I0(\rdata[31]_i_5_0 ),
        .I1(int_B_5_read),
        .I2(int_B_5_q1[28]),
        .I3(DOADO[28]),
        .I4(\rdata[31]_i_5_1 [28]),
        .I5(int_B_6_read),
        .O(\rdata[28]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0051)) 
    \rdata[29]_i_2 
       (.I0(\rdata[29]_i_4_n_0 ),
        .I1(\rdata_reg[0] ),
        .I2(\rdata_reg[29] ),
        .I3(\rdata_reg[29]_0 ),
        .O(\rdata[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \rdata[29]_i_4 
       (.I0(\rdata[31]_i_5_0 ),
        .I1(int_B_5_read),
        .I2(int_B_5_q1[29]),
        .I3(DOADO[29]),
        .I4(\rdata[31]_i_5_1 [29]),
        .I5(int_B_6_read),
        .O(\rdata[29]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0051)) 
    \rdata[2]_i_2 
       (.I0(\rdata[2]_i_4_n_0 ),
        .I1(\rdata_reg[0] ),
        .I2(\rdata_reg[2] ),
        .I3(\rdata_reg[2]_0 ),
        .O(\rdata[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \rdata[2]_i_4 
       (.I0(\rdata[31]_i_5_0 ),
        .I1(int_B_5_read),
        .I2(int_B_5_q1[2]),
        .I3(DOADO[2]),
        .I4(\rdata[31]_i_5_1 [2]),
        .I5(int_B_6_read),
        .O(\rdata[2]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0051)) 
    \rdata[30]_i_2 
       (.I0(\rdata[30]_i_4_n_0 ),
        .I1(\rdata_reg[0] ),
        .I2(\rdata_reg[30] ),
        .I3(\rdata_reg[30]_0 ),
        .O(\rdata[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \rdata[30]_i_4 
       (.I0(\rdata[31]_i_5_0 ),
        .I1(int_B_5_read),
        .I2(int_B_5_q1[30]),
        .I3(DOADO[30]),
        .I4(\rdata[31]_i_5_1 [30]),
        .I5(int_B_6_read),
        .O(\rdata[30]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0051)) 
    \rdata[31]_i_5 
       (.I0(\rdata[31]_i_7_n_0 ),
        .I1(\rdata_reg[0] ),
        .I2(\rdata_reg[31] ),
        .I3(\rdata_reg[31]_0 ),
        .O(\rdata[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \rdata[31]_i_7 
       (.I0(\rdata[31]_i_5_0 ),
        .I1(int_B_5_read),
        .I2(int_B_5_q1[31]),
        .I3(DOADO[31]),
        .I4(\rdata[31]_i_5_1 [31]),
        .I5(int_B_6_read),
        .O(\rdata[31]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h0051)) 
    \rdata[3]_i_2 
       (.I0(\rdata[3]_i_4_n_0 ),
        .I1(\rdata_reg[0] ),
        .I2(\rdata_reg[3] ),
        .I3(\rdata_reg[3]_0 ),
        .O(\rdata[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \rdata[3]_i_4 
       (.I0(\rdata[31]_i_5_0 ),
        .I1(int_B_5_read),
        .I2(int_B_5_q1[3]),
        .I3(DOADO[3]),
        .I4(\rdata[31]_i_5_1 [3]),
        .I5(int_B_6_read),
        .O(\rdata[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0051)) 
    \rdata[4]_i_2 
       (.I0(\rdata[4]_i_4_n_0 ),
        .I1(\rdata_reg[0] ),
        .I2(\rdata_reg[4] ),
        .I3(\rdata_reg[4]_0 ),
        .O(\rdata[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \rdata[4]_i_4 
       (.I0(\rdata[31]_i_5_0 ),
        .I1(int_B_5_read),
        .I2(int_B_5_q1[4]),
        .I3(DOADO[4]),
        .I4(\rdata[31]_i_5_1 [4]),
        .I5(int_B_6_read),
        .O(\rdata[4]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0051)) 
    \rdata[5]_i_2 
       (.I0(\rdata[5]_i_4_n_0 ),
        .I1(\rdata_reg[0] ),
        .I2(\rdata_reg[5] ),
        .I3(\rdata_reg[5]_0 ),
        .O(\rdata[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \rdata[5]_i_4 
       (.I0(\rdata[31]_i_5_0 ),
        .I1(int_B_5_read),
        .I2(int_B_5_q1[5]),
        .I3(DOADO[5]),
        .I4(\rdata[31]_i_5_1 [5]),
        .I5(int_B_6_read),
        .O(\rdata[5]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0051)) 
    \rdata[6]_i_2 
       (.I0(\rdata[6]_i_4_n_0 ),
        .I1(\rdata_reg[0] ),
        .I2(\rdata_reg[6] ),
        .I3(\rdata_reg[6]_0 ),
        .O(\rdata[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \rdata[6]_i_4 
       (.I0(\rdata[31]_i_5_0 ),
        .I1(int_B_5_read),
        .I2(int_B_5_q1[6]),
        .I3(DOADO[6]),
        .I4(\rdata[31]_i_5_1 [6]),
        .I5(int_B_6_read),
        .O(\rdata[6]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0051)) 
    \rdata[7]_i_2 
       (.I0(\rdata[7]_i_4_n_0 ),
        .I1(\rdata_reg[0] ),
        .I2(\rdata_reg[7] ),
        .I3(\rdata_reg[7]_0 ),
        .O(\rdata[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \rdata[7]_i_4 
       (.I0(\rdata[31]_i_5_0 ),
        .I1(int_B_5_read),
        .I2(int_B_5_q1[7]),
        .I3(DOADO[7]),
        .I4(\rdata[31]_i_5_1 [7]),
        .I5(int_B_6_read),
        .O(\rdata[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0051)) 
    \rdata[8]_i_2 
       (.I0(\rdata[8]_i_4_n_0 ),
        .I1(\rdata_reg[0] ),
        .I2(\rdata_reg[8] ),
        .I3(\rdata_reg[8]_0 ),
        .O(\rdata[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \rdata[8]_i_4 
       (.I0(\rdata[31]_i_5_0 ),
        .I1(int_B_5_read),
        .I2(int_B_5_q1[8]),
        .I3(DOADO[8]),
        .I4(\rdata[31]_i_5_1 [8]),
        .I5(int_B_6_read),
        .O(\rdata[8]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0051)) 
    \rdata[9]_i_2 
       (.I0(\rdata[9]_i_4_n_0 ),
        .I1(\rdata_reg[0] ),
        .I2(\rdata_reg[9] ),
        .I3(\rdata_reg[9]_0 ),
        .O(\rdata[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \rdata[9]_i_4 
       (.I0(\rdata[31]_i_5_0 ),
        .I1(int_B_5_read),
        .I2(int_B_5_q1[9]),
        .I3(DOADO[9]),
        .I4(\rdata[31]_i_5_1 [9]),
        .I5(int_B_6_read),
        .O(\rdata[9]_i_4_n_0 ));
  MUXF7 \rdata_reg[0]_i_1 
       (.I0(\rdata[0]_i_2_n_0 ),
        .I1(\rdata_reg[0]_3 ),
        .O(D[0]),
        .S(\rdata_reg[0]_2 ));
  MUXF7 \rdata_reg[10]_i_1 
       (.I0(\rdata[10]_i_2_n_0 ),
        .I1(\rdata_reg[10]_1 ),
        .O(D[10]),
        .S(\rdata_reg[0]_2 ));
  MUXF7 \rdata_reg[11]_i_1 
       (.I0(\rdata[11]_i_2_n_0 ),
        .I1(\rdata_reg[11]_1 ),
        .O(D[11]),
        .S(\rdata_reg[0]_2 ));
  MUXF7 \rdata_reg[12]_i_1 
       (.I0(\rdata[12]_i_2_n_0 ),
        .I1(\rdata_reg[12]_1 ),
        .O(D[12]),
        .S(\rdata_reg[0]_2 ));
  MUXF7 \rdata_reg[13]_i_1 
       (.I0(\rdata[13]_i_2_n_0 ),
        .I1(\rdata_reg[13]_1 ),
        .O(D[13]),
        .S(\rdata_reg[0]_2 ));
  MUXF7 \rdata_reg[14]_i_1 
       (.I0(\rdata[14]_i_2_n_0 ),
        .I1(\rdata_reg[14]_1 ),
        .O(D[14]),
        .S(\rdata_reg[0]_2 ));
  MUXF7 \rdata_reg[15]_i_1 
       (.I0(\rdata[15]_i_2_n_0 ),
        .I1(\rdata_reg[15]_1 ),
        .O(D[15]),
        .S(\rdata_reg[0]_2 ));
  MUXF7 \rdata_reg[16]_i_1 
       (.I0(\rdata[16]_i_2_n_0 ),
        .I1(\rdata_reg[16]_1 ),
        .O(D[16]),
        .S(\rdata_reg[0]_2 ));
  MUXF7 \rdata_reg[17]_i_1 
       (.I0(\rdata[17]_i_2_n_0 ),
        .I1(\rdata_reg[17]_1 ),
        .O(D[17]),
        .S(\rdata_reg[0]_2 ));
  MUXF7 \rdata_reg[18]_i_1 
       (.I0(\rdata[18]_i_2_n_0 ),
        .I1(\rdata_reg[18]_1 ),
        .O(D[18]),
        .S(\rdata_reg[0]_2 ));
  MUXF7 \rdata_reg[19]_i_1 
       (.I0(\rdata[19]_i_2_n_0 ),
        .I1(\rdata_reg[19]_1 ),
        .O(D[19]),
        .S(\rdata_reg[0]_2 ));
  MUXF7 \rdata_reg[1]_i_1 
       (.I0(\rdata[1]_i_2_n_0 ),
        .I1(\rdata_reg[1]_1 ),
        .O(D[1]),
        .S(\rdata_reg[0]_2 ));
  MUXF7 \rdata_reg[20]_i_1 
       (.I0(\rdata[20]_i_2_n_0 ),
        .I1(\rdata_reg[20]_1 ),
        .O(D[20]),
        .S(\rdata_reg[0]_2 ));
  MUXF7 \rdata_reg[21]_i_1 
       (.I0(\rdata[21]_i_2_n_0 ),
        .I1(\rdata_reg[21]_1 ),
        .O(D[21]),
        .S(\rdata_reg[0]_2 ));
  MUXF7 \rdata_reg[22]_i_1 
       (.I0(\rdata[22]_i_2_n_0 ),
        .I1(\rdata_reg[22]_1 ),
        .O(D[22]),
        .S(\rdata_reg[0]_2 ));
  MUXF7 \rdata_reg[23]_i_1 
       (.I0(\rdata[23]_i_2_n_0 ),
        .I1(\rdata_reg[23]_1 ),
        .O(D[23]),
        .S(\rdata_reg[0]_2 ));
  MUXF7 \rdata_reg[24]_i_1 
       (.I0(\rdata[24]_i_2_n_0 ),
        .I1(\rdata_reg[24]_1 ),
        .O(D[24]),
        .S(\rdata_reg[0]_2 ));
  MUXF7 \rdata_reg[25]_i_1 
       (.I0(\rdata[25]_i_2_n_0 ),
        .I1(\rdata_reg[25]_1 ),
        .O(D[25]),
        .S(\rdata_reg[0]_2 ));
  MUXF7 \rdata_reg[26]_i_1 
       (.I0(\rdata[26]_i_2_n_0 ),
        .I1(\rdata_reg[26]_1 ),
        .O(D[26]),
        .S(\rdata_reg[0]_2 ));
  MUXF7 \rdata_reg[27]_i_1 
       (.I0(\rdata[27]_i_2_n_0 ),
        .I1(\rdata_reg[27]_1 ),
        .O(D[27]),
        .S(\rdata_reg[0]_2 ));
  MUXF7 \rdata_reg[28]_i_1 
       (.I0(\rdata[28]_i_2_n_0 ),
        .I1(\rdata_reg[28]_1 ),
        .O(D[28]),
        .S(\rdata_reg[0]_2 ));
  MUXF7 \rdata_reg[29]_i_1 
       (.I0(\rdata[29]_i_2_n_0 ),
        .I1(\rdata_reg[29]_1 ),
        .O(D[29]),
        .S(\rdata_reg[0]_2 ));
  MUXF7 \rdata_reg[2]_i_1 
       (.I0(\rdata[2]_i_2_n_0 ),
        .I1(\rdata_reg[2]_1 ),
        .O(D[2]),
        .S(\rdata_reg[0]_2 ));
  MUXF7 \rdata_reg[30]_i_1 
       (.I0(\rdata[30]_i_2_n_0 ),
        .I1(\rdata_reg[30]_1 ),
        .O(D[30]),
        .S(\rdata_reg[0]_2 ));
  MUXF7 \rdata_reg[31]_i_2 
       (.I0(\rdata[31]_i_5_n_0 ),
        .I1(\rdata_reg[31]_1 ),
        .O(D[31]),
        .S(\rdata_reg[0]_2 ));
  MUXF7 \rdata_reg[3]_i_1 
       (.I0(\rdata[3]_i_2_n_0 ),
        .I1(\rdata_reg[3]_1 ),
        .O(D[3]),
        .S(\rdata_reg[0]_2 ));
  MUXF7 \rdata_reg[4]_i_1 
       (.I0(\rdata[4]_i_2_n_0 ),
        .I1(\rdata_reg[4]_1 ),
        .O(D[4]),
        .S(\rdata_reg[0]_2 ));
  MUXF7 \rdata_reg[5]_i_1 
       (.I0(\rdata[5]_i_2_n_0 ),
        .I1(\rdata_reg[5]_1 ),
        .O(D[5]),
        .S(\rdata_reg[0]_2 ));
  MUXF7 \rdata_reg[6]_i_1 
       (.I0(\rdata[6]_i_2_n_0 ),
        .I1(\rdata_reg[6]_1 ),
        .O(D[6]),
        .S(\rdata_reg[0]_2 ));
  MUXF7 \rdata_reg[7]_i_1 
       (.I0(\rdata[7]_i_2_n_0 ),
        .I1(\rdata_reg[7]_1 ),
        .O(D[7]),
        .S(\rdata_reg[0]_2 ));
  MUXF7 \rdata_reg[8]_i_1 
       (.I0(\rdata[8]_i_2_n_0 ),
        .I1(\rdata_reg[8]_1 ),
        .O(D[8]),
        .S(\rdata_reg[0]_2 ));
  MUXF7 \rdata_reg[9]_i_1 
       (.I0(\rdata[9]_i_2_n_0 ),
        .I1(\rdata_reg[9]_1 ),
        .O(D[9]),
        .S(\rdata_reg[0]_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_10__11
       (.I0(mem_reg_0[30]),
        .I1(DOBDO[30]),
        .O(tmp_product_i_10__11_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_11__11
       (.I0(mem_reg_0[29]),
        .I1(DOBDO[29]),
        .O(tmp_product_i_11__11_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_12__11
       (.I0(mem_reg_0[28]),
        .I1(DOBDO[28]),
        .O(tmp_product_i_12__11_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_13__11
       (.I0(mem_reg_0[27]),
        .I1(DOBDO[27]),
        .O(tmp_product_i_13__11_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_14__11
       (.I0(mem_reg_0[26]),
        .I1(DOBDO[26]),
        .O(tmp_product_i_14__11_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_15__11
       (.I0(mem_reg_0[25]),
        .I1(DOBDO[25]),
        .O(tmp_product_i_15__11_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_16__11
       (.I0(mem_reg_0[24]),
        .I1(DOBDO[24]),
        .O(tmp_product_i_16__11_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_17__8
       (.I0(mem_reg_0[23]),
        .I1(DOBDO[23]),
        .O(tmp_product_i_17__8_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_18__8
       (.I0(mem_reg_0[22]),
        .I1(DOBDO[22]),
        .O(tmp_product_i_18__8_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_19__8
       (.I0(mem_reg_0[21]),
        .I1(DOBDO[21]),
        .O(tmp_product_i_19__8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_1__7
       (.CI(tmp_product_i_2__7_n_0),
        .CO({NLW_tmp_product_i_1__7_CO_UNCONNECTED[3],tmp_product_i_1__7_n_1,tmp_product_i_1__7_n_2,tmp_product_i_1__7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,mem_reg_0[30:28]}),
        .O(sub_ln16_5_fu_526_p23_out[31:28]),
        .S({tmp_product_i_9__11_n_0,tmp_product_i_10__11_n_0,tmp_product_i_11__11_n_0,tmp_product_i_12__11_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_20__8
       (.I0(mem_reg_0[20]),
        .I1(DOBDO[20]),
        .O(tmp_product_i_20__8_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_21__8
       (.I0(mem_reg_0[19]),
        .I1(DOBDO[19]),
        .O(tmp_product_i_21__8_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_22__8
       (.I0(mem_reg_0[18]),
        .I1(DOBDO[18]),
        .O(tmp_product_i_22__8_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_23__8
       (.I0(mem_reg_0[17]),
        .I1(DOBDO[17]),
        .O(tmp_product_i_23__8_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_24__8
       (.I0(mem_reg_0[16]),
        .I1(DOBDO[16]),
        .O(tmp_product_i_24__8_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_25__8
       (.I0(mem_reg_0[15]),
        .I1(DOBDO[15]),
        .O(tmp_product_i_25__8_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_26__8
       (.I0(mem_reg_0[14]),
        .I1(DOBDO[14]),
        .O(tmp_product_i_26__8_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_27__8
       (.I0(mem_reg_0[13]),
        .I1(DOBDO[13]),
        .O(tmp_product_i_27__8_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_28__8
       (.I0(mem_reg_0[12]),
        .I1(DOBDO[12]),
        .O(tmp_product_i_28__8_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_29__8
       (.I0(mem_reg_0[11]),
        .I1(DOBDO[11]),
        .O(tmp_product_i_29__8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_2__7
       (.CI(tmp_product_i_3__7_n_0),
        .CO({tmp_product_i_2__7_n_0,tmp_product_i_2__7_n_1,tmp_product_i_2__7_n_2,tmp_product_i_2__7_n_3}),
        .CYINIT(1'b0),
        .DI(mem_reg_0[27:24]),
        .O(sub_ln16_5_fu_526_p23_out[27:24]),
        .S({tmp_product_i_13__11_n_0,tmp_product_i_14__11_n_0,tmp_product_i_15__11_n_0,tmp_product_i_16__11_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_30__8
       (.I0(mem_reg_0[10]),
        .I1(DOBDO[10]),
        .O(tmp_product_i_30__8_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_31__8
       (.I0(mem_reg_0[9]),
        .I1(DOBDO[9]),
        .O(tmp_product_i_31__8_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_32__8
       (.I0(mem_reg_0[8]),
        .I1(DOBDO[8]),
        .O(tmp_product_i_32__8_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_33__8
       (.I0(mem_reg_0[7]),
        .I1(DOBDO[7]),
        .O(tmp_product_i_33__8_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_34__8
       (.I0(mem_reg_0[6]),
        .I1(DOBDO[6]),
        .O(tmp_product_i_34__8_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_35__8
       (.I0(mem_reg_0[5]),
        .I1(DOBDO[5]),
        .O(tmp_product_i_35__8_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_36__8
       (.I0(mem_reg_0[4]),
        .I1(DOBDO[4]),
        .O(tmp_product_i_36__8_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_37__8
       (.I0(mem_reg_0[3]),
        .I1(DOBDO[3]),
        .O(tmp_product_i_37__8_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_38__8
       (.I0(mem_reg_0[2]),
        .I1(DOBDO[2]),
        .O(tmp_product_i_38__8_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_39__8
       (.I0(mem_reg_0[1]),
        .I1(DOBDO[1]),
        .O(tmp_product_i_39__8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_3__7
       (.CI(tmp_product_i_4__7_n_0),
        .CO({tmp_product_i_3__7_n_0,tmp_product_i_3__7_n_1,tmp_product_i_3__7_n_2,tmp_product_i_3__7_n_3}),
        .CYINIT(1'b0),
        .DI(mem_reg_0[23:20]),
        .O(sub_ln16_5_fu_526_p23_out[23:20]),
        .S({tmp_product_i_17__8_n_0,tmp_product_i_18__8_n_0,tmp_product_i_19__8_n_0,tmp_product_i_20__8_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_40__8
       (.I0(mem_reg_0[0]),
        .I1(DOBDO[0]),
        .O(tmp_product_i_40__8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_4__7
       (.CI(tmp_product_i_5__7_n_0),
        .CO({tmp_product_i_4__7_n_0,tmp_product_i_4__7_n_1,tmp_product_i_4__7_n_2,tmp_product_i_4__7_n_3}),
        .CYINIT(1'b0),
        .DI(mem_reg_0[19:16]),
        .O(sub_ln16_5_fu_526_p23_out[19:16]),
        .S({tmp_product_i_21__8_n_0,tmp_product_i_22__8_n_0,tmp_product_i_23__8_n_0,tmp_product_i_24__8_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_5__7
       (.CI(tmp_product_i_6__7_n_0),
        .CO({tmp_product_i_5__7_n_0,tmp_product_i_5__7_n_1,tmp_product_i_5__7_n_2,tmp_product_i_5__7_n_3}),
        .CYINIT(1'b0),
        .DI(mem_reg_0[15:12]),
        .O(sub_ln16_5_fu_526_p23_out[15:12]),
        .S({tmp_product_i_25__8_n_0,tmp_product_i_26__8_n_0,tmp_product_i_27__8_n_0,tmp_product_i_28__8_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_6__7
       (.CI(tmp_product_i_7__7_n_0),
        .CO({tmp_product_i_6__7_n_0,tmp_product_i_6__7_n_1,tmp_product_i_6__7_n_2,tmp_product_i_6__7_n_3}),
        .CYINIT(1'b0),
        .DI(mem_reg_0[11:8]),
        .O(sub_ln16_5_fu_526_p23_out[11:8]),
        .S({tmp_product_i_29__8_n_0,tmp_product_i_30__8_n_0,tmp_product_i_31__8_n_0,tmp_product_i_32__8_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_7__7
       (.CI(tmp_product_i_8__7_n_0),
        .CO({tmp_product_i_7__7_n_0,tmp_product_i_7__7_n_1,tmp_product_i_7__7_n_2,tmp_product_i_7__7_n_3}),
        .CYINIT(1'b0),
        .DI(mem_reg_0[7:4]),
        .O(sub_ln16_5_fu_526_p23_out[7:4]),
        .S({tmp_product_i_33__8_n_0,tmp_product_i_34__8_n_0,tmp_product_i_35__8_n_0,tmp_product_i_36__8_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_8__7
       (.CI(1'b0),
        .CO({tmp_product_i_8__7_n_0,tmp_product_i_8__7_n_1,tmp_product_i_8__7_n_2,tmp_product_i_8__7_n_3}),
        .CYINIT(1'b1),
        .DI(mem_reg_0[3:0]),
        .O(sub_ln16_5_fu_526_p23_out[3:0]),
        .S({tmp_product_i_37__8_n_0,tmp_product_i_38__8_n_0,tmp_product_i_39__8_n_0,tmp_product_i_40__8_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_9__11
       (.I0(mem_reg_0[31]),
        .I1(DOBDO[31]),
        .O(tmp_product_i_9__11_n_0));
endmodule

(* ORIG_REF_NAME = "eucDis_control_s_axi_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eucDis_control_s_axi_ram_28
   (DOADO,
    mem_reg_0,
    sub_ln16_6_fu_544_p22_out,
    ap_clk,
    A_0_ce0,
    ADDRARDADDR,
    mem_reg_1,
    s_axi_control_WDATA,
    DOBDO,
    mem_reg_2,
    s_axi_control_WVALID,
    mem_reg_3,
    s_axi_control_ARVALID,
    mem_reg_4,
    s_axi_control_WSTRB);
  output [31:0]DOADO;
  output [31:0]mem_reg_0;
  output [31:0]sub_ln16_6_fu_544_p22_out;
  input ap_clk;
  input A_0_ce0;
  input [6:0]ADDRARDADDR;
  input [6:0]mem_reg_1;
  input [31:0]s_axi_control_WDATA;
  input [31:0]DOBDO;
  input mem_reg_2;
  input s_axi_control_WVALID;
  input mem_reg_3;
  input s_axi_control_ARVALID;
  input mem_reg_4;
  input [3:0]s_axi_control_WSTRB;

  wire [6:0]ADDRARDADDR;
  wire A_0_ce0;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire ap_clk;
  wire [3:0]int_B_6_be1;
  wire int_B_6_ce1;
  wire [31:0]mem_reg_0;
  wire [6:0]mem_reg_1;
  wire mem_reg_2;
  wire mem_reg_3;
  wire mem_reg_4;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [31:0]sub_ln16_6_fu_544_p22_out;
  wire tmp_product_i_10__12_n_0;
  wire tmp_product_i_11__12_n_0;
  wire tmp_product_i_12__12_n_0;
  wire tmp_product_i_13__12_n_0;
  wire tmp_product_i_14__12_n_0;
  wire tmp_product_i_15__12_n_0;
  wire tmp_product_i_16__12_n_0;
  wire tmp_product_i_17__10_n_0;
  wire tmp_product_i_18__10_n_0;
  wire tmp_product_i_19__10_n_0;
  wire tmp_product_i_1__9_n_1;
  wire tmp_product_i_1__9_n_2;
  wire tmp_product_i_1__9_n_3;
  wire tmp_product_i_20__10_n_0;
  wire tmp_product_i_21__10_n_0;
  wire tmp_product_i_22__10_n_0;
  wire tmp_product_i_23__10_n_0;
  wire tmp_product_i_24__10_n_0;
  wire tmp_product_i_25__10_n_0;
  wire tmp_product_i_26__10_n_0;
  wire tmp_product_i_27__10_n_0;
  wire tmp_product_i_28__10_n_0;
  wire tmp_product_i_29__10_n_0;
  wire tmp_product_i_2__9_n_0;
  wire tmp_product_i_2__9_n_1;
  wire tmp_product_i_2__9_n_2;
  wire tmp_product_i_2__9_n_3;
  wire tmp_product_i_30__10_n_0;
  wire tmp_product_i_31__10_n_0;
  wire tmp_product_i_32__10_n_0;
  wire tmp_product_i_33__10_n_0;
  wire tmp_product_i_34__10_n_0;
  wire tmp_product_i_35__10_n_0;
  wire tmp_product_i_36__10_n_0;
  wire tmp_product_i_37__10_n_0;
  wire tmp_product_i_38__10_n_0;
  wire tmp_product_i_39__10_n_0;
  wire tmp_product_i_3__9_n_0;
  wire tmp_product_i_3__9_n_1;
  wire tmp_product_i_3__9_n_2;
  wire tmp_product_i_3__9_n_3;
  wire tmp_product_i_40__10_n_0;
  wire tmp_product_i_4__9_n_0;
  wire tmp_product_i_4__9_n_1;
  wire tmp_product_i_4__9_n_2;
  wire tmp_product_i_4__9_n_3;
  wire tmp_product_i_5__9_n_0;
  wire tmp_product_i_5__9_n_1;
  wire tmp_product_i_5__9_n_2;
  wire tmp_product_i_5__9_n_3;
  wire tmp_product_i_6__9_n_0;
  wire tmp_product_i_6__9_n_1;
  wire tmp_product_i_6__9_n_2;
  wire tmp_product_i_6__9_n_3;
  wire tmp_product_i_7__9_n_0;
  wire tmp_product_i_7__9_n_1;
  wire tmp_product_i_7__9_n_2;
  wire tmp_product_i_7__9_n_3;
  wire tmp_product_i_8__9_n_0;
  wire tmp_product_i_8__9_n_1;
  wire tmp_product_i_8__9_n_2;
  wire tmp_product_i_8__9_n_3;
  wire tmp_product_i_9__12_n_0;
  wire NLW_mem_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_RDADDRECC_UNCONNECTED;
  wire [3:3]NLW_tmp_product_i_1__9_CO_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "896" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,mem_reg_1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_DBITERR_UNCONNECTED),
        .DIADI(s_axi_control_WDATA),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(DOADO),
        .DOBDO(mem_reg_0),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(int_B_6_ce1),
        .ENBWREN(A_0_ce0),
        .INJECTDBITERR(NLW_mem_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_SBITERR_UNCONNECTED),
        .WEA(int_B_6_be1),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hF888)) 
    mem_reg_i_1__0
       (.I0(mem_reg_2),
        .I1(s_axi_control_WVALID),
        .I2(mem_reg_3),
        .I3(s_axi_control_ARVALID),
        .O(int_B_6_ce1));
  LUT6 #(
    .INIT(64'h0080808000000000)) 
    mem_reg_i_2__0
       (.I0(mem_reg_2),
        .I1(mem_reg_4),
        .I2(s_axi_control_WVALID),
        .I3(mem_reg_3),
        .I4(s_axi_control_ARVALID),
        .I5(s_axi_control_WSTRB[3]),
        .O(int_B_6_be1[3]));
  LUT6 #(
    .INIT(64'h0080808000000000)) 
    mem_reg_i_3__1
       (.I0(mem_reg_2),
        .I1(mem_reg_4),
        .I2(s_axi_control_WVALID),
        .I3(mem_reg_3),
        .I4(s_axi_control_ARVALID),
        .I5(s_axi_control_WSTRB[2]),
        .O(int_B_6_be1[2]));
  LUT6 #(
    .INIT(64'h0080808000000000)) 
    mem_reg_i_4__1
       (.I0(mem_reg_2),
        .I1(mem_reg_4),
        .I2(s_axi_control_WVALID),
        .I3(mem_reg_3),
        .I4(s_axi_control_ARVALID),
        .I5(s_axi_control_WSTRB[1]),
        .O(int_B_6_be1[1]));
  LUT6 #(
    .INIT(64'h0080808000000000)) 
    mem_reg_i_5__1
       (.I0(mem_reg_2),
        .I1(mem_reg_4),
        .I2(s_axi_control_WVALID),
        .I3(mem_reg_3),
        .I4(s_axi_control_ARVALID),
        .I5(s_axi_control_WSTRB[0]),
        .O(int_B_6_be1[0]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_10__12
       (.I0(mem_reg_0[30]),
        .I1(DOBDO[30]),
        .O(tmp_product_i_10__12_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_11__12
       (.I0(mem_reg_0[29]),
        .I1(DOBDO[29]),
        .O(tmp_product_i_11__12_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_12__12
       (.I0(mem_reg_0[28]),
        .I1(DOBDO[28]),
        .O(tmp_product_i_12__12_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_13__12
       (.I0(mem_reg_0[27]),
        .I1(DOBDO[27]),
        .O(tmp_product_i_13__12_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_14__12
       (.I0(mem_reg_0[26]),
        .I1(DOBDO[26]),
        .O(tmp_product_i_14__12_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_15__12
       (.I0(mem_reg_0[25]),
        .I1(DOBDO[25]),
        .O(tmp_product_i_15__12_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_16__12
       (.I0(mem_reg_0[24]),
        .I1(DOBDO[24]),
        .O(tmp_product_i_16__12_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_17__10
       (.I0(mem_reg_0[23]),
        .I1(DOBDO[23]),
        .O(tmp_product_i_17__10_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_18__10
       (.I0(mem_reg_0[22]),
        .I1(DOBDO[22]),
        .O(tmp_product_i_18__10_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_19__10
       (.I0(mem_reg_0[21]),
        .I1(DOBDO[21]),
        .O(tmp_product_i_19__10_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_1__9
       (.CI(tmp_product_i_2__9_n_0),
        .CO({NLW_tmp_product_i_1__9_CO_UNCONNECTED[3],tmp_product_i_1__9_n_1,tmp_product_i_1__9_n_2,tmp_product_i_1__9_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,mem_reg_0[30:28]}),
        .O(sub_ln16_6_fu_544_p22_out[31:28]),
        .S({tmp_product_i_9__12_n_0,tmp_product_i_10__12_n_0,tmp_product_i_11__12_n_0,tmp_product_i_12__12_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_20__10
       (.I0(mem_reg_0[20]),
        .I1(DOBDO[20]),
        .O(tmp_product_i_20__10_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_21__10
       (.I0(mem_reg_0[19]),
        .I1(DOBDO[19]),
        .O(tmp_product_i_21__10_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_22__10
       (.I0(mem_reg_0[18]),
        .I1(DOBDO[18]),
        .O(tmp_product_i_22__10_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_23__10
       (.I0(mem_reg_0[17]),
        .I1(DOBDO[17]),
        .O(tmp_product_i_23__10_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_24__10
       (.I0(mem_reg_0[16]),
        .I1(DOBDO[16]),
        .O(tmp_product_i_24__10_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_25__10
       (.I0(mem_reg_0[15]),
        .I1(DOBDO[15]),
        .O(tmp_product_i_25__10_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_26__10
       (.I0(mem_reg_0[14]),
        .I1(DOBDO[14]),
        .O(tmp_product_i_26__10_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_27__10
       (.I0(mem_reg_0[13]),
        .I1(DOBDO[13]),
        .O(tmp_product_i_27__10_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_28__10
       (.I0(mem_reg_0[12]),
        .I1(DOBDO[12]),
        .O(tmp_product_i_28__10_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_29__10
       (.I0(mem_reg_0[11]),
        .I1(DOBDO[11]),
        .O(tmp_product_i_29__10_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_2__9
       (.CI(tmp_product_i_3__9_n_0),
        .CO({tmp_product_i_2__9_n_0,tmp_product_i_2__9_n_1,tmp_product_i_2__9_n_2,tmp_product_i_2__9_n_3}),
        .CYINIT(1'b0),
        .DI(mem_reg_0[27:24]),
        .O(sub_ln16_6_fu_544_p22_out[27:24]),
        .S({tmp_product_i_13__12_n_0,tmp_product_i_14__12_n_0,tmp_product_i_15__12_n_0,tmp_product_i_16__12_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_30__10
       (.I0(mem_reg_0[10]),
        .I1(DOBDO[10]),
        .O(tmp_product_i_30__10_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_31__10
       (.I0(mem_reg_0[9]),
        .I1(DOBDO[9]),
        .O(tmp_product_i_31__10_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_32__10
       (.I0(mem_reg_0[8]),
        .I1(DOBDO[8]),
        .O(tmp_product_i_32__10_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_33__10
       (.I0(mem_reg_0[7]),
        .I1(DOBDO[7]),
        .O(tmp_product_i_33__10_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_34__10
       (.I0(mem_reg_0[6]),
        .I1(DOBDO[6]),
        .O(tmp_product_i_34__10_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_35__10
       (.I0(mem_reg_0[5]),
        .I1(DOBDO[5]),
        .O(tmp_product_i_35__10_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_36__10
       (.I0(mem_reg_0[4]),
        .I1(DOBDO[4]),
        .O(tmp_product_i_36__10_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_37__10
       (.I0(mem_reg_0[3]),
        .I1(DOBDO[3]),
        .O(tmp_product_i_37__10_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_38__10
       (.I0(mem_reg_0[2]),
        .I1(DOBDO[2]),
        .O(tmp_product_i_38__10_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_39__10
       (.I0(mem_reg_0[1]),
        .I1(DOBDO[1]),
        .O(tmp_product_i_39__10_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_3__9
       (.CI(tmp_product_i_4__9_n_0),
        .CO({tmp_product_i_3__9_n_0,tmp_product_i_3__9_n_1,tmp_product_i_3__9_n_2,tmp_product_i_3__9_n_3}),
        .CYINIT(1'b0),
        .DI(mem_reg_0[23:20]),
        .O(sub_ln16_6_fu_544_p22_out[23:20]),
        .S({tmp_product_i_17__10_n_0,tmp_product_i_18__10_n_0,tmp_product_i_19__10_n_0,tmp_product_i_20__10_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_40__10
       (.I0(mem_reg_0[0]),
        .I1(DOBDO[0]),
        .O(tmp_product_i_40__10_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_4__9
       (.CI(tmp_product_i_5__9_n_0),
        .CO({tmp_product_i_4__9_n_0,tmp_product_i_4__9_n_1,tmp_product_i_4__9_n_2,tmp_product_i_4__9_n_3}),
        .CYINIT(1'b0),
        .DI(mem_reg_0[19:16]),
        .O(sub_ln16_6_fu_544_p22_out[19:16]),
        .S({tmp_product_i_21__10_n_0,tmp_product_i_22__10_n_0,tmp_product_i_23__10_n_0,tmp_product_i_24__10_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_5__9
       (.CI(tmp_product_i_6__9_n_0),
        .CO({tmp_product_i_5__9_n_0,tmp_product_i_5__9_n_1,tmp_product_i_5__9_n_2,tmp_product_i_5__9_n_3}),
        .CYINIT(1'b0),
        .DI(mem_reg_0[15:12]),
        .O(sub_ln16_6_fu_544_p22_out[15:12]),
        .S({tmp_product_i_25__10_n_0,tmp_product_i_26__10_n_0,tmp_product_i_27__10_n_0,tmp_product_i_28__10_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_6__9
       (.CI(tmp_product_i_7__9_n_0),
        .CO({tmp_product_i_6__9_n_0,tmp_product_i_6__9_n_1,tmp_product_i_6__9_n_2,tmp_product_i_6__9_n_3}),
        .CYINIT(1'b0),
        .DI(mem_reg_0[11:8]),
        .O(sub_ln16_6_fu_544_p22_out[11:8]),
        .S({tmp_product_i_29__10_n_0,tmp_product_i_30__10_n_0,tmp_product_i_31__10_n_0,tmp_product_i_32__10_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_7__9
       (.CI(tmp_product_i_8__9_n_0),
        .CO({tmp_product_i_7__9_n_0,tmp_product_i_7__9_n_1,tmp_product_i_7__9_n_2,tmp_product_i_7__9_n_3}),
        .CYINIT(1'b0),
        .DI(mem_reg_0[7:4]),
        .O(sub_ln16_6_fu_544_p22_out[7:4]),
        .S({tmp_product_i_33__10_n_0,tmp_product_i_34__10_n_0,tmp_product_i_35__10_n_0,tmp_product_i_36__10_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_8__9
       (.CI(1'b0),
        .CO({tmp_product_i_8__9_n_0,tmp_product_i_8__9_n_1,tmp_product_i_8__9_n_2,tmp_product_i_8__9_n_3}),
        .CYINIT(1'b1),
        .DI(mem_reg_0[3:0]),
        .O(sub_ln16_6_fu_544_p22_out[3:0]),
        .S({tmp_product_i_37__10_n_0,tmp_product_i_38__10_n_0,tmp_product_i_39__10_n_0,tmp_product_i_40__10_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_9__12
       (.I0(mem_reg_0[31]),
        .I1(DOBDO[31]),
        .O(tmp_product_i_9__12_n_0));
endmodule

(* ORIG_REF_NAME = "eucDis_control_s_axi_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eucDis_control_s_axi_ram_29
   (mem_reg_0,
    mem_reg_1,
    A_0_ce0,
    ADDRARDADDR,
    sub_ln16_7_fu_562_p21_out,
    ap_clk,
    mem_reg_2,
    s_axi_control_WDATA,
    ap_enable_reg_pp0_iter0,
    Q,
    DOBDO,
    s_axi_control_WVALID,
    mem_reg_3,
    mem_reg_4,
    s_axi_control_ARVALID,
    s_axi_control_ARADDR,
    mem_reg_5,
    mem_reg_6,
    s_axi_control_WSTRB);
  output [31:0]mem_reg_0;
  output [31:0]mem_reg_1;
  output A_0_ce0;
  output [6:0]ADDRARDADDR;
  output [31:0]sub_ln16_7_fu_562_p21_out;
  input ap_clk;
  input [6:0]mem_reg_2;
  input [31:0]s_axi_control_WDATA;
  input ap_enable_reg_pp0_iter0;
  input [0:0]Q;
  input [31:0]DOBDO;
  input s_axi_control_WVALID;
  input mem_reg_3;
  input mem_reg_4;
  input s_axi_control_ARVALID;
  input [6:0]s_axi_control_ARADDR;
  input [6:0]mem_reg_5;
  input mem_reg_6;
  input [3:0]s_axi_control_WSTRB;

  wire [6:0]ADDRARDADDR;
  wire A_0_ce0;
  wire [31:0]DOBDO;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire [3:0]int_B_7_be1;
  wire int_B_7_ce1;
  wire [31:0]mem_reg_0;
  wire [31:0]mem_reg_1;
  wire [6:0]mem_reg_2;
  wire mem_reg_3;
  wire mem_reg_4;
  wire [6:0]mem_reg_5;
  wire mem_reg_6;
  wire [6:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [31:0]sub_ln16_7_fu_562_p21_out;
  wire tmp_product_i_10__10_n_0;
  wire tmp_product_i_11__10_n_0;
  wire tmp_product_i_12__10_n_0;
  wire tmp_product_i_13__10_n_0;
  wire tmp_product_i_14__10_n_0;
  wire tmp_product_i_15__10_n_0;
  wire tmp_product_i_16__10_n_0;
  wire tmp_product_i_17__6_n_0;
  wire tmp_product_i_18__6_n_0;
  wire tmp_product_i_19__6_n_0;
  wire tmp_product_i_1__5_n_1;
  wire tmp_product_i_1__5_n_2;
  wire tmp_product_i_1__5_n_3;
  wire tmp_product_i_20__6_n_0;
  wire tmp_product_i_21__6_n_0;
  wire tmp_product_i_22__6_n_0;
  wire tmp_product_i_23__6_n_0;
  wire tmp_product_i_24__6_n_0;
  wire tmp_product_i_25__6_n_0;
  wire tmp_product_i_26__6_n_0;
  wire tmp_product_i_27__6_n_0;
  wire tmp_product_i_28__6_n_0;
  wire tmp_product_i_29__6_n_0;
  wire tmp_product_i_2__5_n_0;
  wire tmp_product_i_2__5_n_1;
  wire tmp_product_i_2__5_n_2;
  wire tmp_product_i_2__5_n_3;
  wire tmp_product_i_30__6_n_0;
  wire tmp_product_i_31__6_n_0;
  wire tmp_product_i_32__6_n_0;
  wire tmp_product_i_33__6_n_0;
  wire tmp_product_i_34__6_n_0;
  wire tmp_product_i_35__6_n_0;
  wire tmp_product_i_36__6_n_0;
  wire tmp_product_i_37__6_n_0;
  wire tmp_product_i_38__6_n_0;
  wire tmp_product_i_39__6_n_0;
  wire tmp_product_i_3__5_n_0;
  wire tmp_product_i_3__5_n_1;
  wire tmp_product_i_3__5_n_2;
  wire tmp_product_i_3__5_n_3;
  wire tmp_product_i_40__6_n_0;
  wire tmp_product_i_4__5_n_0;
  wire tmp_product_i_4__5_n_1;
  wire tmp_product_i_4__5_n_2;
  wire tmp_product_i_4__5_n_3;
  wire tmp_product_i_5__5_n_0;
  wire tmp_product_i_5__5_n_1;
  wire tmp_product_i_5__5_n_2;
  wire tmp_product_i_5__5_n_3;
  wire tmp_product_i_6__5_n_0;
  wire tmp_product_i_6__5_n_1;
  wire tmp_product_i_6__5_n_2;
  wire tmp_product_i_6__5_n_3;
  wire tmp_product_i_7__5_n_0;
  wire tmp_product_i_7__5_n_1;
  wire tmp_product_i_7__5_n_2;
  wire tmp_product_i_7__5_n_3;
  wire tmp_product_i_8__5_n_0;
  wire tmp_product_i_8__5_n_1;
  wire tmp_product_i_8__5_n_2;
  wire tmp_product_i_8__5_n_3;
  wire tmp_product_i_9__10_n_0;
  wire NLW_mem_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_RDADDRECC_UNCONNECTED;
  wire [3:3]NLW_tmp_product_i_1__5_CO_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "896" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,mem_reg_2,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_DBITERR_UNCONNECTED),
        .DIADI(s_axi_control_WDATA),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(mem_reg_0),
        .DOBDO(mem_reg_1),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(int_B_7_ce1),
        .ENBWREN(A_0_ce0),
        .INJECTDBITERR(NLW_mem_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_SBITERR_UNCONNECTED),
        .WEA(int_B_7_be1),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hF888)) 
    mem_reg_i_1
       (.I0(s_axi_control_WVALID),
        .I1(mem_reg_3),
        .I2(mem_reg_4),
        .I3(s_axi_control_ARVALID),
        .O(int_B_7_ce1));
  LUT6 #(
    .INIT(64'h0080808000000000)) 
    mem_reg_i_2
       (.I0(mem_reg_3),
        .I1(mem_reg_6),
        .I2(s_axi_control_WVALID),
        .I3(mem_reg_4),
        .I4(s_axi_control_ARVALID),
        .I5(s_axi_control_WSTRB[3]),
        .O(int_B_7_be1[3]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_2__14
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(Q),
        .O(A_0_ce0));
  LUT4 #(
    .INIT(16'hBF80)) 
    mem_reg_i_3
       (.I0(s_axi_control_ARADDR[6]),
        .I1(s_axi_control_ARVALID),
        .I2(mem_reg_4),
        .I3(mem_reg_5[6]),
        .O(ADDRARDADDR[6]));
  LUT6 #(
    .INIT(64'h0080808000000000)) 
    mem_reg_i_3__0
       (.I0(mem_reg_3),
        .I1(mem_reg_6),
        .I2(s_axi_control_WVALID),
        .I3(mem_reg_4),
        .I4(s_axi_control_ARVALID),
        .I5(s_axi_control_WSTRB[2]),
        .O(int_B_7_be1[2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    mem_reg_i_4
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARVALID),
        .I2(mem_reg_4),
        .I3(mem_reg_5[5]),
        .O(ADDRARDADDR[5]));
  LUT6 #(
    .INIT(64'h0080808000000000)) 
    mem_reg_i_4__0
       (.I0(mem_reg_3),
        .I1(mem_reg_6),
        .I2(s_axi_control_WVALID),
        .I3(mem_reg_4),
        .I4(s_axi_control_ARVALID),
        .I5(s_axi_control_WSTRB[1]),
        .O(int_B_7_be1[1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    mem_reg_i_5
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARVALID),
        .I2(mem_reg_4),
        .I3(mem_reg_5[4]),
        .O(ADDRARDADDR[4]));
  LUT6 #(
    .INIT(64'h0080808000000000)) 
    mem_reg_i_5__0
       (.I0(mem_reg_3),
        .I1(mem_reg_6),
        .I2(s_axi_control_WVALID),
        .I3(mem_reg_4),
        .I4(s_axi_control_ARVALID),
        .I5(s_axi_control_WSTRB[0]),
        .O(int_B_7_be1[0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    mem_reg_i_6
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARVALID),
        .I2(mem_reg_4),
        .I3(mem_reg_5[3]),
        .O(ADDRARDADDR[3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    mem_reg_i_7
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARVALID),
        .I2(mem_reg_4),
        .I3(mem_reg_5[2]),
        .O(ADDRARDADDR[2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    mem_reg_i_8
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARVALID),
        .I2(mem_reg_4),
        .I3(mem_reg_5[1]),
        .O(ADDRARDADDR[1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    mem_reg_i_9
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARVALID),
        .I2(mem_reg_4),
        .I3(mem_reg_5[0]),
        .O(ADDRARDADDR[0]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_10__10
       (.I0(mem_reg_1[30]),
        .I1(DOBDO[30]),
        .O(tmp_product_i_10__10_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_11__10
       (.I0(mem_reg_1[29]),
        .I1(DOBDO[29]),
        .O(tmp_product_i_11__10_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_12__10
       (.I0(mem_reg_1[28]),
        .I1(DOBDO[28]),
        .O(tmp_product_i_12__10_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_13__10
       (.I0(mem_reg_1[27]),
        .I1(DOBDO[27]),
        .O(tmp_product_i_13__10_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_14__10
       (.I0(mem_reg_1[26]),
        .I1(DOBDO[26]),
        .O(tmp_product_i_14__10_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_15__10
       (.I0(mem_reg_1[25]),
        .I1(DOBDO[25]),
        .O(tmp_product_i_15__10_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_16__10
       (.I0(mem_reg_1[24]),
        .I1(DOBDO[24]),
        .O(tmp_product_i_16__10_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_17__6
       (.I0(mem_reg_1[23]),
        .I1(DOBDO[23]),
        .O(tmp_product_i_17__6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_18__6
       (.I0(mem_reg_1[22]),
        .I1(DOBDO[22]),
        .O(tmp_product_i_18__6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_19__6
       (.I0(mem_reg_1[21]),
        .I1(DOBDO[21]),
        .O(tmp_product_i_19__6_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_1__5
       (.CI(tmp_product_i_2__5_n_0),
        .CO({NLW_tmp_product_i_1__5_CO_UNCONNECTED[3],tmp_product_i_1__5_n_1,tmp_product_i_1__5_n_2,tmp_product_i_1__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,mem_reg_1[30:28]}),
        .O(sub_ln16_7_fu_562_p21_out[31:28]),
        .S({tmp_product_i_9__10_n_0,tmp_product_i_10__10_n_0,tmp_product_i_11__10_n_0,tmp_product_i_12__10_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_20__6
       (.I0(mem_reg_1[20]),
        .I1(DOBDO[20]),
        .O(tmp_product_i_20__6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_21__6
       (.I0(mem_reg_1[19]),
        .I1(DOBDO[19]),
        .O(tmp_product_i_21__6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_22__6
       (.I0(mem_reg_1[18]),
        .I1(DOBDO[18]),
        .O(tmp_product_i_22__6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_23__6
       (.I0(mem_reg_1[17]),
        .I1(DOBDO[17]),
        .O(tmp_product_i_23__6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_24__6
       (.I0(mem_reg_1[16]),
        .I1(DOBDO[16]),
        .O(tmp_product_i_24__6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_25__6
       (.I0(mem_reg_1[15]),
        .I1(DOBDO[15]),
        .O(tmp_product_i_25__6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_26__6
       (.I0(mem_reg_1[14]),
        .I1(DOBDO[14]),
        .O(tmp_product_i_26__6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_27__6
       (.I0(mem_reg_1[13]),
        .I1(DOBDO[13]),
        .O(tmp_product_i_27__6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_28__6
       (.I0(mem_reg_1[12]),
        .I1(DOBDO[12]),
        .O(tmp_product_i_28__6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_29__6
       (.I0(mem_reg_1[11]),
        .I1(DOBDO[11]),
        .O(tmp_product_i_29__6_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_2__5
       (.CI(tmp_product_i_3__5_n_0),
        .CO({tmp_product_i_2__5_n_0,tmp_product_i_2__5_n_1,tmp_product_i_2__5_n_2,tmp_product_i_2__5_n_3}),
        .CYINIT(1'b0),
        .DI(mem_reg_1[27:24]),
        .O(sub_ln16_7_fu_562_p21_out[27:24]),
        .S({tmp_product_i_13__10_n_0,tmp_product_i_14__10_n_0,tmp_product_i_15__10_n_0,tmp_product_i_16__10_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_30__6
       (.I0(mem_reg_1[10]),
        .I1(DOBDO[10]),
        .O(tmp_product_i_30__6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_31__6
       (.I0(mem_reg_1[9]),
        .I1(DOBDO[9]),
        .O(tmp_product_i_31__6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_32__6
       (.I0(mem_reg_1[8]),
        .I1(DOBDO[8]),
        .O(tmp_product_i_32__6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_33__6
       (.I0(mem_reg_1[7]),
        .I1(DOBDO[7]),
        .O(tmp_product_i_33__6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_34__6
       (.I0(mem_reg_1[6]),
        .I1(DOBDO[6]),
        .O(tmp_product_i_34__6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_35__6
       (.I0(mem_reg_1[5]),
        .I1(DOBDO[5]),
        .O(tmp_product_i_35__6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_36__6
       (.I0(mem_reg_1[4]),
        .I1(DOBDO[4]),
        .O(tmp_product_i_36__6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_37__6
       (.I0(mem_reg_1[3]),
        .I1(DOBDO[3]),
        .O(tmp_product_i_37__6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_38__6
       (.I0(mem_reg_1[2]),
        .I1(DOBDO[2]),
        .O(tmp_product_i_38__6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_39__6
       (.I0(mem_reg_1[1]),
        .I1(DOBDO[1]),
        .O(tmp_product_i_39__6_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_3__5
       (.CI(tmp_product_i_4__5_n_0),
        .CO({tmp_product_i_3__5_n_0,tmp_product_i_3__5_n_1,tmp_product_i_3__5_n_2,tmp_product_i_3__5_n_3}),
        .CYINIT(1'b0),
        .DI(mem_reg_1[23:20]),
        .O(sub_ln16_7_fu_562_p21_out[23:20]),
        .S({tmp_product_i_17__6_n_0,tmp_product_i_18__6_n_0,tmp_product_i_19__6_n_0,tmp_product_i_20__6_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_40__6
       (.I0(mem_reg_1[0]),
        .I1(DOBDO[0]),
        .O(tmp_product_i_40__6_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_4__5
       (.CI(tmp_product_i_5__5_n_0),
        .CO({tmp_product_i_4__5_n_0,tmp_product_i_4__5_n_1,tmp_product_i_4__5_n_2,tmp_product_i_4__5_n_3}),
        .CYINIT(1'b0),
        .DI(mem_reg_1[19:16]),
        .O(sub_ln16_7_fu_562_p21_out[19:16]),
        .S({tmp_product_i_21__6_n_0,tmp_product_i_22__6_n_0,tmp_product_i_23__6_n_0,tmp_product_i_24__6_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_5__5
       (.CI(tmp_product_i_6__5_n_0),
        .CO({tmp_product_i_5__5_n_0,tmp_product_i_5__5_n_1,tmp_product_i_5__5_n_2,tmp_product_i_5__5_n_3}),
        .CYINIT(1'b0),
        .DI(mem_reg_1[15:12]),
        .O(sub_ln16_7_fu_562_p21_out[15:12]),
        .S({tmp_product_i_25__6_n_0,tmp_product_i_26__6_n_0,tmp_product_i_27__6_n_0,tmp_product_i_28__6_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_6__5
       (.CI(tmp_product_i_7__5_n_0),
        .CO({tmp_product_i_6__5_n_0,tmp_product_i_6__5_n_1,tmp_product_i_6__5_n_2,tmp_product_i_6__5_n_3}),
        .CYINIT(1'b0),
        .DI(mem_reg_1[11:8]),
        .O(sub_ln16_7_fu_562_p21_out[11:8]),
        .S({tmp_product_i_29__6_n_0,tmp_product_i_30__6_n_0,tmp_product_i_31__6_n_0,tmp_product_i_32__6_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_7__5
       (.CI(tmp_product_i_8__5_n_0),
        .CO({tmp_product_i_7__5_n_0,tmp_product_i_7__5_n_1,tmp_product_i_7__5_n_2,tmp_product_i_7__5_n_3}),
        .CYINIT(1'b0),
        .DI(mem_reg_1[7:4]),
        .O(sub_ln16_7_fu_562_p21_out[7:4]),
        .S({tmp_product_i_33__6_n_0,tmp_product_i_34__6_n_0,tmp_product_i_35__6_n_0,tmp_product_i_36__6_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_8__5
       (.CI(1'b0),
        .CO({tmp_product_i_8__5_n_0,tmp_product_i_8__5_n_1,tmp_product_i_8__5_n_2,tmp_product_i_8__5_n_3}),
        .CYINIT(1'b1),
        .DI(mem_reg_1[3:0]),
        .O(sub_ln16_7_fu_562_p21_out[3:0]),
        .S({tmp_product_i_37__6_n_0,tmp_product_i_38__6_n_0,tmp_product_i_39__6_n_0,tmp_product_i_40__6_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_9__10
       (.I0(mem_reg_1[31]),
        .I1(DOBDO[31]),
        .O(tmp_product_i_9__10_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eucDis_mul_32s_32s_32_2_1
   (D,
    Q,
    ap_clk,
    sub_ln13_4_fu_502_p212_out);
  output [31:0]D;
  input [0:0]Q;
  input ap_clk;
  input [31:0]sub_ln13_4_fu_502_p212_out;

  wire [31:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire \dout_reg[16]__0_n_0 ;
  wire dout_reg_n_100;
  wire dout_reg_n_101;
  wire dout_reg_n_102;
  wire dout_reg_n_103;
  wire dout_reg_n_104;
  wire dout_reg_n_105;
  wire dout_reg_n_58;
  wire dout_reg_n_59;
  wire dout_reg_n_60;
  wire dout_reg_n_61;
  wire dout_reg_n_62;
  wire dout_reg_n_63;
  wire dout_reg_n_64;
  wire dout_reg_n_65;
  wire dout_reg_n_66;
  wire dout_reg_n_67;
  wire dout_reg_n_68;
  wire dout_reg_n_69;
  wire dout_reg_n_70;
  wire dout_reg_n_71;
  wire dout_reg_n_72;
  wire dout_reg_n_73;
  wire dout_reg_n_74;
  wire dout_reg_n_75;
  wire dout_reg_n_76;
  wire dout_reg_n_77;
  wire dout_reg_n_78;
  wire dout_reg_n_79;
  wire dout_reg_n_80;
  wire dout_reg_n_81;
  wire dout_reg_n_82;
  wire dout_reg_n_83;
  wire dout_reg_n_84;
  wire dout_reg_n_85;
  wire dout_reg_n_86;
  wire dout_reg_n_87;
  wire dout_reg_n_88;
  wire dout_reg_n_89;
  wire dout_reg_n_90;
  wire dout_reg_n_91;
  wire dout_reg_n_92;
  wire dout_reg_n_93;
  wire dout_reg_n_94;
  wire dout_reg_n_95;
  wire dout_reg_n_96;
  wire dout_reg_n_97;
  wire dout_reg_n_98;
  wire dout_reg_n_99;
  wire \mul_ln13_4_reg_1000[19]_i_2_n_0 ;
  wire \mul_ln13_4_reg_1000[19]_i_3_n_0 ;
  wire \mul_ln13_4_reg_1000[19]_i_4_n_0 ;
  wire \mul_ln13_4_reg_1000[23]_i_2_n_0 ;
  wire \mul_ln13_4_reg_1000[23]_i_3_n_0 ;
  wire \mul_ln13_4_reg_1000[23]_i_4_n_0 ;
  wire \mul_ln13_4_reg_1000[23]_i_5_n_0 ;
  wire \mul_ln13_4_reg_1000[27]_i_2_n_0 ;
  wire \mul_ln13_4_reg_1000[27]_i_3_n_0 ;
  wire \mul_ln13_4_reg_1000[27]_i_4_n_0 ;
  wire \mul_ln13_4_reg_1000[27]_i_5_n_0 ;
  wire \mul_ln13_4_reg_1000[31]_i_2_n_0 ;
  wire \mul_ln13_4_reg_1000[31]_i_3_n_0 ;
  wire \mul_ln13_4_reg_1000[31]_i_4_n_0 ;
  wire \mul_ln13_4_reg_1000[31]_i_5_n_0 ;
  wire \mul_ln13_4_reg_1000_reg[19]_i_1_n_0 ;
  wire \mul_ln13_4_reg_1000_reg[19]_i_1_n_1 ;
  wire \mul_ln13_4_reg_1000_reg[19]_i_1_n_2 ;
  wire \mul_ln13_4_reg_1000_reg[19]_i_1_n_3 ;
  wire \mul_ln13_4_reg_1000_reg[23]_i_1_n_0 ;
  wire \mul_ln13_4_reg_1000_reg[23]_i_1_n_1 ;
  wire \mul_ln13_4_reg_1000_reg[23]_i_1_n_2 ;
  wire \mul_ln13_4_reg_1000_reg[23]_i_1_n_3 ;
  wire \mul_ln13_4_reg_1000_reg[27]_i_1_n_0 ;
  wire \mul_ln13_4_reg_1000_reg[27]_i_1_n_1 ;
  wire \mul_ln13_4_reg_1000_reg[27]_i_1_n_2 ;
  wire \mul_ln13_4_reg_1000_reg[27]_i_1_n_3 ;
  wire \mul_ln13_4_reg_1000_reg[31]_i_1_n_1 ;
  wire \mul_ln13_4_reg_1000_reg[31]_i_1_n_2 ;
  wire \mul_ln13_4_reg_1000_reg[31]_i_1_n_3 ;
  wire [31:0]sub_ln13_4_fu_502_p212_out;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_dout_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_reg_OVERFLOW_UNCONNECTED;
  wire NLW_dout_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dout_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_mul_ln13_4_reg_1000_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sub_ln13_4_fu_502_p212_out[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({sub_ln13_4_fu_502_p212_out[31],sub_ln13_4_fu_502_p212_out[31],sub_ln13_4_fu_502_p212_out[31],sub_ln13_4_fu_502_p212_out[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_reg_OVERFLOW_UNCONNECTED),
        .P({dout_reg_n_58,dout_reg_n_59,dout_reg_n_60,dout_reg_n_61,dout_reg_n_62,dout_reg_n_63,dout_reg_n_64,dout_reg_n_65,dout_reg_n_66,dout_reg_n_67,dout_reg_n_68,dout_reg_n_69,dout_reg_n_70,dout_reg_n_71,dout_reg_n_72,dout_reg_n_73,dout_reg_n_74,dout_reg_n_75,dout_reg_n_76,dout_reg_n_77,dout_reg_n_78,dout_reg_n_79,dout_reg_n_80,dout_reg_n_81,dout_reg_n_82,dout_reg_n_83,dout_reg_n_84,dout_reg_n_85,dout_reg_n_86,dout_reg_n_87,dout_reg_n_88,dout_reg_n_89,dout_reg_n_90,dout_reg_n_91,dout_reg_n_92,dout_reg_n_93,dout_reg_n_94,dout_reg_n_95,dout_reg_n_96,dout_reg_n_97,dout_reg_n_98,dout_reg_n_99,dout_reg_n_100,dout_reg_n_101,dout_reg_n_102,dout_reg_n_103,dout_reg_n_104,dout_reg_n_105}),
        .PATTERNBDETECT(NLW_dout_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_dout_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_reg_UNDERFLOW_UNCONNECTED));
  FDRE \dout_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \dout_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \dout_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \dout_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \dout_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \dout_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \dout_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \dout_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_89),
        .Q(\dout_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \dout_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \dout_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \dout_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \dout_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \dout_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \dout_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \dout_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \dout_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \dout_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_4_reg_1000[19]_i_2 
       (.I0(dout_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln13_4_reg_1000[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_4_reg_1000[19]_i_3 
       (.I0(dout_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln13_4_reg_1000[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_4_reg_1000[19]_i_4 
       (.I0(dout_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln13_4_reg_1000[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_4_reg_1000[23]_i_2 
       (.I0(dout_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln13_4_reg_1000[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_4_reg_1000[23]_i_3 
       (.I0(dout_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln13_4_reg_1000[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_4_reg_1000[23]_i_4 
       (.I0(dout_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln13_4_reg_1000[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_4_reg_1000[23]_i_5 
       (.I0(dout_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln13_4_reg_1000[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_4_reg_1000[27]_i_2 
       (.I0(dout_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln13_4_reg_1000[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_4_reg_1000[27]_i_3 
       (.I0(dout_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln13_4_reg_1000[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_4_reg_1000[27]_i_4 
       (.I0(dout_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln13_4_reg_1000[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_4_reg_1000[27]_i_5 
       (.I0(dout_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln13_4_reg_1000[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_4_reg_1000[31]_i_2 
       (.I0(dout_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\mul_ln13_4_reg_1000[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_4_reg_1000[31]_i_3 
       (.I0(dout_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\mul_ln13_4_reg_1000[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_4_reg_1000[31]_i_4 
       (.I0(dout_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\mul_ln13_4_reg_1000[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_4_reg_1000[31]_i_5 
       (.I0(dout_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln13_4_reg_1000[31]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln13_4_reg_1000_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln13_4_reg_1000_reg[19]_i_1_n_0 ,\mul_ln13_4_reg_1000_reg[19]_i_1_n_1 ,\mul_ln13_4_reg_1000_reg[19]_i_1_n_2 ,\mul_ln13_4_reg_1000_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_103,dout_reg_n_104,dout_reg_n_105,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln13_4_reg_1000[19]_i_2_n_0 ,\mul_ln13_4_reg_1000[19]_i_3_n_0 ,\mul_ln13_4_reg_1000[19]_i_4_n_0 ,\dout_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln13_4_reg_1000_reg[23]_i_1 
       (.CI(\mul_ln13_4_reg_1000_reg[19]_i_1_n_0 ),
        .CO({\mul_ln13_4_reg_1000_reg[23]_i_1_n_0 ,\mul_ln13_4_reg_1000_reg[23]_i_1_n_1 ,\mul_ln13_4_reg_1000_reg[23]_i_1_n_2 ,\mul_ln13_4_reg_1000_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_99,dout_reg_n_100,dout_reg_n_101,dout_reg_n_102}),
        .O(D[23:20]),
        .S({\mul_ln13_4_reg_1000[23]_i_2_n_0 ,\mul_ln13_4_reg_1000[23]_i_3_n_0 ,\mul_ln13_4_reg_1000[23]_i_4_n_0 ,\mul_ln13_4_reg_1000[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln13_4_reg_1000_reg[27]_i_1 
       (.CI(\mul_ln13_4_reg_1000_reg[23]_i_1_n_0 ),
        .CO({\mul_ln13_4_reg_1000_reg[27]_i_1_n_0 ,\mul_ln13_4_reg_1000_reg[27]_i_1_n_1 ,\mul_ln13_4_reg_1000_reg[27]_i_1_n_2 ,\mul_ln13_4_reg_1000_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_95,dout_reg_n_96,dout_reg_n_97,dout_reg_n_98}),
        .O(D[27:24]),
        .S({\mul_ln13_4_reg_1000[27]_i_2_n_0 ,\mul_ln13_4_reg_1000[27]_i_3_n_0 ,\mul_ln13_4_reg_1000[27]_i_4_n_0 ,\mul_ln13_4_reg_1000[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln13_4_reg_1000_reg[31]_i_1 
       (.CI(\mul_ln13_4_reg_1000_reg[27]_i_1_n_0 ),
        .CO({\NLW_mul_ln13_4_reg_1000_reg[31]_i_1_CO_UNCONNECTED [3],\mul_ln13_4_reg_1000_reg[31]_i_1_n_1 ,\mul_ln13_4_reg_1000_reg[31]_i_1_n_2 ,\mul_ln13_4_reg_1000_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,dout_reg_n_92,dout_reg_n_93,dout_reg_n_94}),
        .O(D[31:28]),
        .S({\mul_ln13_4_reg_1000[31]_i_2_n_0 ,\mul_ln13_4_reg_1000[31]_i_3_n_0 ,\mul_ln13_4_reg_1000[31]_i_4_n_0 ,\mul_ln13_4_reg_1000[31]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sub_ln13_4_fu_502_p212_out[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({sub_ln13_4_fu_502_p212_out[31],sub_ln13_4_fu_502_p212_out[31],sub_ln13_4_fu_502_p212_out[31],sub_ln13_4_fu_502_p212_out[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sub_ln13_4_fu_502_p212_out[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,sub_ln13_4_fu_502_p212_out[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "eucDis_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eucDis_mul_32s_32s_32_2_1_0
   (D,
    Q,
    ap_clk,
    sub_ln16_4_fu_508_p24_out);
  output [31:0]D;
  input [0:0]Q;
  input ap_clk;
  input [31:0]sub_ln16_4_fu_508_p24_out;

  wire [31:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire \dout_reg[16]__0_n_0 ;
  wire dout_reg_n_100;
  wire dout_reg_n_101;
  wire dout_reg_n_102;
  wire dout_reg_n_103;
  wire dout_reg_n_104;
  wire dout_reg_n_105;
  wire dout_reg_n_58;
  wire dout_reg_n_59;
  wire dout_reg_n_60;
  wire dout_reg_n_61;
  wire dout_reg_n_62;
  wire dout_reg_n_63;
  wire dout_reg_n_64;
  wire dout_reg_n_65;
  wire dout_reg_n_66;
  wire dout_reg_n_67;
  wire dout_reg_n_68;
  wire dout_reg_n_69;
  wire dout_reg_n_70;
  wire dout_reg_n_71;
  wire dout_reg_n_72;
  wire dout_reg_n_73;
  wire dout_reg_n_74;
  wire dout_reg_n_75;
  wire dout_reg_n_76;
  wire dout_reg_n_77;
  wire dout_reg_n_78;
  wire dout_reg_n_79;
  wire dout_reg_n_80;
  wire dout_reg_n_81;
  wire dout_reg_n_82;
  wire dout_reg_n_83;
  wire dout_reg_n_84;
  wire dout_reg_n_85;
  wire dout_reg_n_86;
  wire dout_reg_n_87;
  wire dout_reg_n_88;
  wire dout_reg_n_89;
  wire dout_reg_n_90;
  wire dout_reg_n_91;
  wire dout_reg_n_92;
  wire dout_reg_n_93;
  wire dout_reg_n_94;
  wire dout_reg_n_95;
  wire dout_reg_n_96;
  wire dout_reg_n_97;
  wire dout_reg_n_98;
  wire dout_reg_n_99;
  wire \mul_ln16_4_reg_1005[19]_i_2_n_0 ;
  wire \mul_ln16_4_reg_1005[19]_i_3_n_0 ;
  wire \mul_ln16_4_reg_1005[19]_i_4_n_0 ;
  wire \mul_ln16_4_reg_1005[23]_i_2_n_0 ;
  wire \mul_ln16_4_reg_1005[23]_i_3_n_0 ;
  wire \mul_ln16_4_reg_1005[23]_i_4_n_0 ;
  wire \mul_ln16_4_reg_1005[23]_i_5_n_0 ;
  wire \mul_ln16_4_reg_1005[27]_i_2_n_0 ;
  wire \mul_ln16_4_reg_1005[27]_i_3_n_0 ;
  wire \mul_ln16_4_reg_1005[27]_i_4_n_0 ;
  wire \mul_ln16_4_reg_1005[27]_i_5_n_0 ;
  wire \mul_ln16_4_reg_1005[31]_i_3_n_0 ;
  wire \mul_ln16_4_reg_1005[31]_i_4_n_0 ;
  wire \mul_ln16_4_reg_1005[31]_i_5_n_0 ;
  wire \mul_ln16_4_reg_1005[31]_i_6_n_0 ;
  wire \mul_ln16_4_reg_1005_reg[19]_i_1_n_0 ;
  wire \mul_ln16_4_reg_1005_reg[19]_i_1_n_1 ;
  wire \mul_ln16_4_reg_1005_reg[19]_i_1_n_2 ;
  wire \mul_ln16_4_reg_1005_reg[19]_i_1_n_3 ;
  wire \mul_ln16_4_reg_1005_reg[23]_i_1_n_0 ;
  wire \mul_ln16_4_reg_1005_reg[23]_i_1_n_1 ;
  wire \mul_ln16_4_reg_1005_reg[23]_i_1_n_2 ;
  wire \mul_ln16_4_reg_1005_reg[23]_i_1_n_3 ;
  wire \mul_ln16_4_reg_1005_reg[27]_i_1_n_0 ;
  wire \mul_ln16_4_reg_1005_reg[27]_i_1_n_1 ;
  wire \mul_ln16_4_reg_1005_reg[27]_i_1_n_2 ;
  wire \mul_ln16_4_reg_1005_reg[27]_i_1_n_3 ;
  wire \mul_ln16_4_reg_1005_reg[31]_i_2_n_1 ;
  wire \mul_ln16_4_reg_1005_reg[31]_i_2_n_2 ;
  wire \mul_ln16_4_reg_1005_reg[31]_i_2_n_3 ;
  wire [31:0]sub_ln16_4_fu_508_p24_out;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_dout_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_reg_OVERFLOW_UNCONNECTED;
  wire NLW_dout_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dout_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_mul_ln16_4_reg_1005_reg[31]_i_2_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sub_ln16_4_fu_508_p24_out[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({sub_ln16_4_fu_508_p24_out[31],sub_ln16_4_fu_508_p24_out[31],sub_ln16_4_fu_508_p24_out[31],sub_ln16_4_fu_508_p24_out[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_reg_OVERFLOW_UNCONNECTED),
        .P({dout_reg_n_58,dout_reg_n_59,dout_reg_n_60,dout_reg_n_61,dout_reg_n_62,dout_reg_n_63,dout_reg_n_64,dout_reg_n_65,dout_reg_n_66,dout_reg_n_67,dout_reg_n_68,dout_reg_n_69,dout_reg_n_70,dout_reg_n_71,dout_reg_n_72,dout_reg_n_73,dout_reg_n_74,dout_reg_n_75,dout_reg_n_76,dout_reg_n_77,dout_reg_n_78,dout_reg_n_79,dout_reg_n_80,dout_reg_n_81,dout_reg_n_82,dout_reg_n_83,dout_reg_n_84,dout_reg_n_85,dout_reg_n_86,dout_reg_n_87,dout_reg_n_88,dout_reg_n_89,dout_reg_n_90,dout_reg_n_91,dout_reg_n_92,dout_reg_n_93,dout_reg_n_94,dout_reg_n_95,dout_reg_n_96,dout_reg_n_97,dout_reg_n_98,dout_reg_n_99,dout_reg_n_100,dout_reg_n_101,dout_reg_n_102,dout_reg_n_103,dout_reg_n_104,dout_reg_n_105}),
        .PATTERNBDETECT(NLW_dout_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_dout_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_reg_UNDERFLOW_UNCONNECTED));
  FDRE \dout_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \dout_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \dout_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \dout_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \dout_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \dout_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \dout_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \dout_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_89),
        .Q(\dout_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \dout_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \dout_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \dout_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \dout_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \dout_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \dout_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \dout_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \dout_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \dout_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_4_reg_1005[19]_i_2 
       (.I0(dout_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln16_4_reg_1005[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_4_reg_1005[19]_i_3 
       (.I0(dout_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln16_4_reg_1005[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_4_reg_1005[19]_i_4 
       (.I0(dout_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln16_4_reg_1005[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_4_reg_1005[23]_i_2 
       (.I0(dout_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln16_4_reg_1005[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_4_reg_1005[23]_i_3 
       (.I0(dout_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln16_4_reg_1005[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_4_reg_1005[23]_i_4 
       (.I0(dout_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln16_4_reg_1005[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_4_reg_1005[23]_i_5 
       (.I0(dout_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln16_4_reg_1005[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_4_reg_1005[27]_i_2 
       (.I0(dout_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln16_4_reg_1005[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_4_reg_1005[27]_i_3 
       (.I0(dout_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln16_4_reg_1005[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_4_reg_1005[27]_i_4 
       (.I0(dout_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln16_4_reg_1005[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_4_reg_1005[27]_i_5 
       (.I0(dout_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln16_4_reg_1005[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_4_reg_1005[31]_i_3 
       (.I0(dout_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\mul_ln16_4_reg_1005[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_4_reg_1005[31]_i_4 
       (.I0(dout_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\mul_ln16_4_reg_1005[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_4_reg_1005[31]_i_5 
       (.I0(dout_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\mul_ln16_4_reg_1005[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_4_reg_1005[31]_i_6 
       (.I0(dout_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln16_4_reg_1005[31]_i_6_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln16_4_reg_1005_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln16_4_reg_1005_reg[19]_i_1_n_0 ,\mul_ln16_4_reg_1005_reg[19]_i_1_n_1 ,\mul_ln16_4_reg_1005_reg[19]_i_1_n_2 ,\mul_ln16_4_reg_1005_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_103,dout_reg_n_104,dout_reg_n_105,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln16_4_reg_1005[19]_i_2_n_0 ,\mul_ln16_4_reg_1005[19]_i_3_n_0 ,\mul_ln16_4_reg_1005[19]_i_4_n_0 ,\dout_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln16_4_reg_1005_reg[23]_i_1 
       (.CI(\mul_ln16_4_reg_1005_reg[19]_i_1_n_0 ),
        .CO({\mul_ln16_4_reg_1005_reg[23]_i_1_n_0 ,\mul_ln16_4_reg_1005_reg[23]_i_1_n_1 ,\mul_ln16_4_reg_1005_reg[23]_i_1_n_2 ,\mul_ln16_4_reg_1005_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_99,dout_reg_n_100,dout_reg_n_101,dout_reg_n_102}),
        .O(D[23:20]),
        .S({\mul_ln16_4_reg_1005[23]_i_2_n_0 ,\mul_ln16_4_reg_1005[23]_i_3_n_0 ,\mul_ln16_4_reg_1005[23]_i_4_n_0 ,\mul_ln16_4_reg_1005[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln16_4_reg_1005_reg[27]_i_1 
       (.CI(\mul_ln16_4_reg_1005_reg[23]_i_1_n_0 ),
        .CO({\mul_ln16_4_reg_1005_reg[27]_i_1_n_0 ,\mul_ln16_4_reg_1005_reg[27]_i_1_n_1 ,\mul_ln16_4_reg_1005_reg[27]_i_1_n_2 ,\mul_ln16_4_reg_1005_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_95,dout_reg_n_96,dout_reg_n_97,dout_reg_n_98}),
        .O(D[27:24]),
        .S({\mul_ln16_4_reg_1005[27]_i_2_n_0 ,\mul_ln16_4_reg_1005[27]_i_3_n_0 ,\mul_ln16_4_reg_1005[27]_i_4_n_0 ,\mul_ln16_4_reg_1005[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln16_4_reg_1005_reg[31]_i_2 
       (.CI(\mul_ln16_4_reg_1005_reg[27]_i_1_n_0 ),
        .CO({\NLW_mul_ln16_4_reg_1005_reg[31]_i_2_CO_UNCONNECTED [3],\mul_ln16_4_reg_1005_reg[31]_i_2_n_1 ,\mul_ln16_4_reg_1005_reg[31]_i_2_n_2 ,\mul_ln16_4_reg_1005_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,dout_reg_n_92,dout_reg_n_93,dout_reg_n_94}),
        .O(D[31:28]),
        .S({\mul_ln16_4_reg_1005[31]_i_3_n_0 ,\mul_ln16_4_reg_1005[31]_i_4_n_0 ,\mul_ln16_4_reg_1005[31]_i_5_n_0 ,\mul_ln16_4_reg_1005[31]_i_6_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sub_ln16_4_fu_508_p24_out[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({sub_ln16_4_fu_508_p24_out[31],sub_ln16_4_fu_508_p24_out[31],sub_ln16_4_fu_508_p24_out[31],sub_ln16_4_fu_508_p24_out[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sub_ln16_4_fu_508_p24_out[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,sub_ln16_4_fu_508_p24_out[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "eucDis_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eucDis_mul_32s_32s_32_2_1_1
   (D,
    Q,
    ap_clk,
    sub_ln13_5_fu_520_p211_out);
  output [31:0]D;
  input [0:0]Q;
  input ap_clk;
  input [31:0]sub_ln13_5_fu_520_p211_out;

  wire [31:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire \dout_reg[16]__0_n_0 ;
  wire dout_reg_n_100;
  wire dout_reg_n_101;
  wire dout_reg_n_102;
  wire dout_reg_n_103;
  wire dout_reg_n_104;
  wire dout_reg_n_105;
  wire dout_reg_n_58;
  wire dout_reg_n_59;
  wire dout_reg_n_60;
  wire dout_reg_n_61;
  wire dout_reg_n_62;
  wire dout_reg_n_63;
  wire dout_reg_n_64;
  wire dout_reg_n_65;
  wire dout_reg_n_66;
  wire dout_reg_n_67;
  wire dout_reg_n_68;
  wire dout_reg_n_69;
  wire dout_reg_n_70;
  wire dout_reg_n_71;
  wire dout_reg_n_72;
  wire dout_reg_n_73;
  wire dout_reg_n_74;
  wire dout_reg_n_75;
  wire dout_reg_n_76;
  wire dout_reg_n_77;
  wire dout_reg_n_78;
  wire dout_reg_n_79;
  wire dout_reg_n_80;
  wire dout_reg_n_81;
  wire dout_reg_n_82;
  wire dout_reg_n_83;
  wire dout_reg_n_84;
  wire dout_reg_n_85;
  wire dout_reg_n_86;
  wire dout_reg_n_87;
  wire dout_reg_n_88;
  wire dout_reg_n_89;
  wire dout_reg_n_90;
  wire dout_reg_n_91;
  wire dout_reg_n_92;
  wire dout_reg_n_93;
  wire dout_reg_n_94;
  wire dout_reg_n_95;
  wire dout_reg_n_96;
  wire dout_reg_n_97;
  wire dout_reg_n_98;
  wire dout_reg_n_99;
  wire \mul_ln13_5_reg_1010[19]_i_2_n_0 ;
  wire \mul_ln13_5_reg_1010[19]_i_3_n_0 ;
  wire \mul_ln13_5_reg_1010[19]_i_4_n_0 ;
  wire \mul_ln13_5_reg_1010[23]_i_2_n_0 ;
  wire \mul_ln13_5_reg_1010[23]_i_3_n_0 ;
  wire \mul_ln13_5_reg_1010[23]_i_4_n_0 ;
  wire \mul_ln13_5_reg_1010[23]_i_5_n_0 ;
  wire \mul_ln13_5_reg_1010[27]_i_2_n_0 ;
  wire \mul_ln13_5_reg_1010[27]_i_3_n_0 ;
  wire \mul_ln13_5_reg_1010[27]_i_4_n_0 ;
  wire \mul_ln13_5_reg_1010[27]_i_5_n_0 ;
  wire \mul_ln13_5_reg_1010[31]_i_2_n_0 ;
  wire \mul_ln13_5_reg_1010[31]_i_3_n_0 ;
  wire \mul_ln13_5_reg_1010[31]_i_4_n_0 ;
  wire \mul_ln13_5_reg_1010[31]_i_5_n_0 ;
  wire \mul_ln13_5_reg_1010_reg[19]_i_1_n_0 ;
  wire \mul_ln13_5_reg_1010_reg[19]_i_1_n_1 ;
  wire \mul_ln13_5_reg_1010_reg[19]_i_1_n_2 ;
  wire \mul_ln13_5_reg_1010_reg[19]_i_1_n_3 ;
  wire \mul_ln13_5_reg_1010_reg[23]_i_1_n_0 ;
  wire \mul_ln13_5_reg_1010_reg[23]_i_1_n_1 ;
  wire \mul_ln13_5_reg_1010_reg[23]_i_1_n_2 ;
  wire \mul_ln13_5_reg_1010_reg[23]_i_1_n_3 ;
  wire \mul_ln13_5_reg_1010_reg[27]_i_1_n_0 ;
  wire \mul_ln13_5_reg_1010_reg[27]_i_1_n_1 ;
  wire \mul_ln13_5_reg_1010_reg[27]_i_1_n_2 ;
  wire \mul_ln13_5_reg_1010_reg[27]_i_1_n_3 ;
  wire \mul_ln13_5_reg_1010_reg[31]_i_1_n_1 ;
  wire \mul_ln13_5_reg_1010_reg[31]_i_1_n_2 ;
  wire \mul_ln13_5_reg_1010_reg[31]_i_1_n_3 ;
  wire [31:0]sub_ln13_5_fu_520_p211_out;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_dout_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_reg_OVERFLOW_UNCONNECTED;
  wire NLW_dout_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dout_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_mul_ln13_5_reg_1010_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sub_ln13_5_fu_520_p211_out[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({sub_ln13_5_fu_520_p211_out[31],sub_ln13_5_fu_520_p211_out[31],sub_ln13_5_fu_520_p211_out[31],sub_ln13_5_fu_520_p211_out[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_reg_OVERFLOW_UNCONNECTED),
        .P({dout_reg_n_58,dout_reg_n_59,dout_reg_n_60,dout_reg_n_61,dout_reg_n_62,dout_reg_n_63,dout_reg_n_64,dout_reg_n_65,dout_reg_n_66,dout_reg_n_67,dout_reg_n_68,dout_reg_n_69,dout_reg_n_70,dout_reg_n_71,dout_reg_n_72,dout_reg_n_73,dout_reg_n_74,dout_reg_n_75,dout_reg_n_76,dout_reg_n_77,dout_reg_n_78,dout_reg_n_79,dout_reg_n_80,dout_reg_n_81,dout_reg_n_82,dout_reg_n_83,dout_reg_n_84,dout_reg_n_85,dout_reg_n_86,dout_reg_n_87,dout_reg_n_88,dout_reg_n_89,dout_reg_n_90,dout_reg_n_91,dout_reg_n_92,dout_reg_n_93,dout_reg_n_94,dout_reg_n_95,dout_reg_n_96,dout_reg_n_97,dout_reg_n_98,dout_reg_n_99,dout_reg_n_100,dout_reg_n_101,dout_reg_n_102,dout_reg_n_103,dout_reg_n_104,dout_reg_n_105}),
        .PATTERNBDETECT(NLW_dout_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_dout_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_reg_UNDERFLOW_UNCONNECTED));
  FDRE \dout_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \dout_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \dout_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \dout_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \dout_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \dout_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \dout_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \dout_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_89),
        .Q(\dout_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \dout_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \dout_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \dout_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \dout_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \dout_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \dout_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \dout_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \dout_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \dout_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_5_reg_1010[19]_i_2 
       (.I0(dout_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln13_5_reg_1010[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_5_reg_1010[19]_i_3 
       (.I0(dout_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln13_5_reg_1010[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_5_reg_1010[19]_i_4 
       (.I0(dout_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln13_5_reg_1010[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_5_reg_1010[23]_i_2 
       (.I0(dout_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln13_5_reg_1010[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_5_reg_1010[23]_i_3 
       (.I0(dout_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln13_5_reg_1010[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_5_reg_1010[23]_i_4 
       (.I0(dout_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln13_5_reg_1010[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_5_reg_1010[23]_i_5 
       (.I0(dout_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln13_5_reg_1010[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_5_reg_1010[27]_i_2 
       (.I0(dout_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln13_5_reg_1010[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_5_reg_1010[27]_i_3 
       (.I0(dout_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln13_5_reg_1010[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_5_reg_1010[27]_i_4 
       (.I0(dout_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln13_5_reg_1010[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_5_reg_1010[27]_i_5 
       (.I0(dout_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln13_5_reg_1010[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_5_reg_1010[31]_i_2 
       (.I0(dout_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\mul_ln13_5_reg_1010[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_5_reg_1010[31]_i_3 
       (.I0(dout_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\mul_ln13_5_reg_1010[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_5_reg_1010[31]_i_4 
       (.I0(dout_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\mul_ln13_5_reg_1010[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_5_reg_1010[31]_i_5 
       (.I0(dout_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln13_5_reg_1010[31]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln13_5_reg_1010_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln13_5_reg_1010_reg[19]_i_1_n_0 ,\mul_ln13_5_reg_1010_reg[19]_i_1_n_1 ,\mul_ln13_5_reg_1010_reg[19]_i_1_n_2 ,\mul_ln13_5_reg_1010_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_103,dout_reg_n_104,dout_reg_n_105,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln13_5_reg_1010[19]_i_2_n_0 ,\mul_ln13_5_reg_1010[19]_i_3_n_0 ,\mul_ln13_5_reg_1010[19]_i_4_n_0 ,\dout_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln13_5_reg_1010_reg[23]_i_1 
       (.CI(\mul_ln13_5_reg_1010_reg[19]_i_1_n_0 ),
        .CO({\mul_ln13_5_reg_1010_reg[23]_i_1_n_0 ,\mul_ln13_5_reg_1010_reg[23]_i_1_n_1 ,\mul_ln13_5_reg_1010_reg[23]_i_1_n_2 ,\mul_ln13_5_reg_1010_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_99,dout_reg_n_100,dout_reg_n_101,dout_reg_n_102}),
        .O(D[23:20]),
        .S({\mul_ln13_5_reg_1010[23]_i_2_n_0 ,\mul_ln13_5_reg_1010[23]_i_3_n_0 ,\mul_ln13_5_reg_1010[23]_i_4_n_0 ,\mul_ln13_5_reg_1010[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln13_5_reg_1010_reg[27]_i_1 
       (.CI(\mul_ln13_5_reg_1010_reg[23]_i_1_n_0 ),
        .CO({\mul_ln13_5_reg_1010_reg[27]_i_1_n_0 ,\mul_ln13_5_reg_1010_reg[27]_i_1_n_1 ,\mul_ln13_5_reg_1010_reg[27]_i_1_n_2 ,\mul_ln13_5_reg_1010_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_95,dout_reg_n_96,dout_reg_n_97,dout_reg_n_98}),
        .O(D[27:24]),
        .S({\mul_ln13_5_reg_1010[27]_i_2_n_0 ,\mul_ln13_5_reg_1010[27]_i_3_n_0 ,\mul_ln13_5_reg_1010[27]_i_4_n_0 ,\mul_ln13_5_reg_1010[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln13_5_reg_1010_reg[31]_i_1 
       (.CI(\mul_ln13_5_reg_1010_reg[27]_i_1_n_0 ),
        .CO({\NLW_mul_ln13_5_reg_1010_reg[31]_i_1_CO_UNCONNECTED [3],\mul_ln13_5_reg_1010_reg[31]_i_1_n_1 ,\mul_ln13_5_reg_1010_reg[31]_i_1_n_2 ,\mul_ln13_5_reg_1010_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,dout_reg_n_92,dout_reg_n_93,dout_reg_n_94}),
        .O(D[31:28]),
        .S({\mul_ln13_5_reg_1010[31]_i_2_n_0 ,\mul_ln13_5_reg_1010[31]_i_3_n_0 ,\mul_ln13_5_reg_1010[31]_i_4_n_0 ,\mul_ln13_5_reg_1010[31]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sub_ln13_5_fu_520_p211_out[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({sub_ln13_5_fu_520_p211_out[31],sub_ln13_5_fu_520_p211_out[31],sub_ln13_5_fu_520_p211_out[31],sub_ln13_5_fu_520_p211_out[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sub_ln13_5_fu_520_p211_out[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,sub_ln13_5_fu_520_p211_out[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "eucDis_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eucDis_mul_32s_32s_32_2_1_10
   (D,
    Q,
    ap_clk,
    sub_ln16_1_fu_454_p27_out);
  output [31:0]D;
  input [0:0]Q;
  input ap_clk;
  input [31:0]sub_ln16_1_fu_454_p27_out;

  wire [31:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire \dout_reg[16]__0_n_0 ;
  wire dout_reg_n_100;
  wire dout_reg_n_101;
  wire dout_reg_n_102;
  wire dout_reg_n_103;
  wire dout_reg_n_104;
  wire dout_reg_n_105;
  wire dout_reg_n_58;
  wire dout_reg_n_59;
  wire dout_reg_n_60;
  wire dout_reg_n_61;
  wire dout_reg_n_62;
  wire dout_reg_n_63;
  wire dout_reg_n_64;
  wire dout_reg_n_65;
  wire dout_reg_n_66;
  wire dout_reg_n_67;
  wire dout_reg_n_68;
  wire dout_reg_n_69;
  wire dout_reg_n_70;
  wire dout_reg_n_71;
  wire dout_reg_n_72;
  wire dout_reg_n_73;
  wire dout_reg_n_74;
  wire dout_reg_n_75;
  wire dout_reg_n_76;
  wire dout_reg_n_77;
  wire dout_reg_n_78;
  wire dout_reg_n_79;
  wire dout_reg_n_80;
  wire dout_reg_n_81;
  wire dout_reg_n_82;
  wire dout_reg_n_83;
  wire dout_reg_n_84;
  wire dout_reg_n_85;
  wire dout_reg_n_86;
  wire dout_reg_n_87;
  wire dout_reg_n_88;
  wire dout_reg_n_89;
  wire dout_reg_n_90;
  wire dout_reg_n_91;
  wire dout_reg_n_92;
  wire dout_reg_n_93;
  wire dout_reg_n_94;
  wire dout_reg_n_95;
  wire dout_reg_n_96;
  wire dout_reg_n_97;
  wire dout_reg_n_98;
  wire dout_reg_n_99;
  wire \mul_ln16_1_reg_975[19]_i_2_n_0 ;
  wire \mul_ln16_1_reg_975[19]_i_3_n_0 ;
  wire \mul_ln16_1_reg_975[19]_i_4_n_0 ;
  wire \mul_ln16_1_reg_975[23]_i_2_n_0 ;
  wire \mul_ln16_1_reg_975[23]_i_3_n_0 ;
  wire \mul_ln16_1_reg_975[23]_i_4_n_0 ;
  wire \mul_ln16_1_reg_975[23]_i_5_n_0 ;
  wire \mul_ln16_1_reg_975[27]_i_2_n_0 ;
  wire \mul_ln16_1_reg_975[27]_i_3_n_0 ;
  wire \mul_ln16_1_reg_975[27]_i_4_n_0 ;
  wire \mul_ln16_1_reg_975[27]_i_5_n_0 ;
  wire \mul_ln16_1_reg_975[31]_i_3_n_0 ;
  wire \mul_ln16_1_reg_975[31]_i_4_n_0 ;
  wire \mul_ln16_1_reg_975[31]_i_5_n_0 ;
  wire \mul_ln16_1_reg_975[31]_i_6_n_0 ;
  wire \mul_ln16_1_reg_975_reg[19]_i_1_n_0 ;
  wire \mul_ln16_1_reg_975_reg[19]_i_1_n_1 ;
  wire \mul_ln16_1_reg_975_reg[19]_i_1_n_2 ;
  wire \mul_ln16_1_reg_975_reg[19]_i_1_n_3 ;
  wire \mul_ln16_1_reg_975_reg[23]_i_1_n_0 ;
  wire \mul_ln16_1_reg_975_reg[23]_i_1_n_1 ;
  wire \mul_ln16_1_reg_975_reg[23]_i_1_n_2 ;
  wire \mul_ln16_1_reg_975_reg[23]_i_1_n_3 ;
  wire \mul_ln16_1_reg_975_reg[27]_i_1_n_0 ;
  wire \mul_ln16_1_reg_975_reg[27]_i_1_n_1 ;
  wire \mul_ln16_1_reg_975_reg[27]_i_1_n_2 ;
  wire \mul_ln16_1_reg_975_reg[27]_i_1_n_3 ;
  wire \mul_ln16_1_reg_975_reg[31]_i_2_n_1 ;
  wire \mul_ln16_1_reg_975_reg[31]_i_2_n_2 ;
  wire \mul_ln16_1_reg_975_reg[31]_i_2_n_3 ;
  wire [31:0]sub_ln16_1_fu_454_p27_out;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_dout_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_reg_OVERFLOW_UNCONNECTED;
  wire NLW_dout_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dout_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_mul_ln16_1_reg_975_reg[31]_i_2_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sub_ln16_1_fu_454_p27_out[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({sub_ln16_1_fu_454_p27_out[31],sub_ln16_1_fu_454_p27_out[31],sub_ln16_1_fu_454_p27_out[31],sub_ln16_1_fu_454_p27_out[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_reg_OVERFLOW_UNCONNECTED),
        .P({dout_reg_n_58,dout_reg_n_59,dout_reg_n_60,dout_reg_n_61,dout_reg_n_62,dout_reg_n_63,dout_reg_n_64,dout_reg_n_65,dout_reg_n_66,dout_reg_n_67,dout_reg_n_68,dout_reg_n_69,dout_reg_n_70,dout_reg_n_71,dout_reg_n_72,dout_reg_n_73,dout_reg_n_74,dout_reg_n_75,dout_reg_n_76,dout_reg_n_77,dout_reg_n_78,dout_reg_n_79,dout_reg_n_80,dout_reg_n_81,dout_reg_n_82,dout_reg_n_83,dout_reg_n_84,dout_reg_n_85,dout_reg_n_86,dout_reg_n_87,dout_reg_n_88,dout_reg_n_89,dout_reg_n_90,dout_reg_n_91,dout_reg_n_92,dout_reg_n_93,dout_reg_n_94,dout_reg_n_95,dout_reg_n_96,dout_reg_n_97,dout_reg_n_98,dout_reg_n_99,dout_reg_n_100,dout_reg_n_101,dout_reg_n_102,dout_reg_n_103,dout_reg_n_104,dout_reg_n_105}),
        .PATTERNBDETECT(NLW_dout_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_dout_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_reg_UNDERFLOW_UNCONNECTED));
  FDRE \dout_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \dout_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \dout_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \dout_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \dout_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \dout_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \dout_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \dout_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_89),
        .Q(\dout_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \dout_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \dout_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \dout_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \dout_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \dout_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \dout_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \dout_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \dout_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \dout_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_1_reg_975[19]_i_2 
       (.I0(dout_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln16_1_reg_975[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_1_reg_975[19]_i_3 
       (.I0(dout_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln16_1_reg_975[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_1_reg_975[19]_i_4 
       (.I0(dout_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln16_1_reg_975[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_1_reg_975[23]_i_2 
       (.I0(dout_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln16_1_reg_975[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_1_reg_975[23]_i_3 
       (.I0(dout_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln16_1_reg_975[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_1_reg_975[23]_i_4 
       (.I0(dout_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln16_1_reg_975[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_1_reg_975[23]_i_5 
       (.I0(dout_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln16_1_reg_975[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_1_reg_975[27]_i_2 
       (.I0(dout_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln16_1_reg_975[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_1_reg_975[27]_i_3 
       (.I0(dout_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln16_1_reg_975[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_1_reg_975[27]_i_4 
       (.I0(dout_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln16_1_reg_975[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_1_reg_975[27]_i_5 
       (.I0(dout_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln16_1_reg_975[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_1_reg_975[31]_i_3 
       (.I0(dout_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\mul_ln16_1_reg_975[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_1_reg_975[31]_i_4 
       (.I0(dout_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\mul_ln16_1_reg_975[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_1_reg_975[31]_i_5 
       (.I0(dout_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\mul_ln16_1_reg_975[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_1_reg_975[31]_i_6 
       (.I0(dout_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln16_1_reg_975[31]_i_6_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln16_1_reg_975_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln16_1_reg_975_reg[19]_i_1_n_0 ,\mul_ln16_1_reg_975_reg[19]_i_1_n_1 ,\mul_ln16_1_reg_975_reg[19]_i_1_n_2 ,\mul_ln16_1_reg_975_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_103,dout_reg_n_104,dout_reg_n_105,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln16_1_reg_975[19]_i_2_n_0 ,\mul_ln16_1_reg_975[19]_i_3_n_0 ,\mul_ln16_1_reg_975[19]_i_4_n_0 ,\dout_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln16_1_reg_975_reg[23]_i_1 
       (.CI(\mul_ln16_1_reg_975_reg[19]_i_1_n_0 ),
        .CO({\mul_ln16_1_reg_975_reg[23]_i_1_n_0 ,\mul_ln16_1_reg_975_reg[23]_i_1_n_1 ,\mul_ln16_1_reg_975_reg[23]_i_1_n_2 ,\mul_ln16_1_reg_975_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_99,dout_reg_n_100,dout_reg_n_101,dout_reg_n_102}),
        .O(D[23:20]),
        .S({\mul_ln16_1_reg_975[23]_i_2_n_0 ,\mul_ln16_1_reg_975[23]_i_3_n_0 ,\mul_ln16_1_reg_975[23]_i_4_n_0 ,\mul_ln16_1_reg_975[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln16_1_reg_975_reg[27]_i_1 
       (.CI(\mul_ln16_1_reg_975_reg[23]_i_1_n_0 ),
        .CO({\mul_ln16_1_reg_975_reg[27]_i_1_n_0 ,\mul_ln16_1_reg_975_reg[27]_i_1_n_1 ,\mul_ln16_1_reg_975_reg[27]_i_1_n_2 ,\mul_ln16_1_reg_975_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_95,dout_reg_n_96,dout_reg_n_97,dout_reg_n_98}),
        .O(D[27:24]),
        .S({\mul_ln16_1_reg_975[27]_i_2_n_0 ,\mul_ln16_1_reg_975[27]_i_3_n_0 ,\mul_ln16_1_reg_975[27]_i_4_n_0 ,\mul_ln16_1_reg_975[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln16_1_reg_975_reg[31]_i_2 
       (.CI(\mul_ln16_1_reg_975_reg[27]_i_1_n_0 ),
        .CO({\NLW_mul_ln16_1_reg_975_reg[31]_i_2_CO_UNCONNECTED [3],\mul_ln16_1_reg_975_reg[31]_i_2_n_1 ,\mul_ln16_1_reg_975_reg[31]_i_2_n_2 ,\mul_ln16_1_reg_975_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,dout_reg_n_92,dout_reg_n_93,dout_reg_n_94}),
        .O(D[31:28]),
        .S({\mul_ln16_1_reg_975[31]_i_3_n_0 ,\mul_ln16_1_reg_975[31]_i_4_n_0 ,\mul_ln16_1_reg_975[31]_i_5_n_0 ,\mul_ln16_1_reg_975[31]_i_6_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sub_ln16_1_fu_454_p27_out[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({sub_ln16_1_fu_454_p27_out[31],sub_ln16_1_fu_454_p27_out[31],sub_ln16_1_fu_454_p27_out[31],sub_ln16_1_fu_454_p27_out[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sub_ln16_1_fu_454_p27_out[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,sub_ln16_1_fu_454_p27_out[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "eucDis_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eucDis_mul_32s_32s_32_2_1_11
   (D,
    Q,
    ap_clk,
    sub_ln13_2_fu_466_p214_out);
  output [31:0]D;
  input [0:0]Q;
  input ap_clk;
  input [31:0]sub_ln13_2_fu_466_p214_out;

  wire [31:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire \dout_reg[16]__0_n_0 ;
  wire dout_reg_n_100;
  wire dout_reg_n_101;
  wire dout_reg_n_102;
  wire dout_reg_n_103;
  wire dout_reg_n_104;
  wire dout_reg_n_105;
  wire dout_reg_n_58;
  wire dout_reg_n_59;
  wire dout_reg_n_60;
  wire dout_reg_n_61;
  wire dout_reg_n_62;
  wire dout_reg_n_63;
  wire dout_reg_n_64;
  wire dout_reg_n_65;
  wire dout_reg_n_66;
  wire dout_reg_n_67;
  wire dout_reg_n_68;
  wire dout_reg_n_69;
  wire dout_reg_n_70;
  wire dout_reg_n_71;
  wire dout_reg_n_72;
  wire dout_reg_n_73;
  wire dout_reg_n_74;
  wire dout_reg_n_75;
  wire dout_reg_n_76;
  wire dout_reg_n_77;
  wire dout_reg_n_78;
  wire dout_reg_n_79;
  wire dout_reg_n_80;
  wire dout_reg_n_81;
  wire dout_reg_n_82;
  wire dout_reg_n_83;
  wire dout_reg_n_84;
  wire dout_reg_n_85;
  wire dout_reg_n_86;
  wire dout_reg_n_87;
  wire dout_reg_n_88;
  wire dout_reg_n_89;
  wire dout_reg_n_90;
  wire dout_reg_n_91;
  wire dout_reg_n_92;
  wire dout_reg_n_93;
  wire dout_reg_n_94;
  wire dout_reg_n_95;
  wire dout_reg_n_96;
  wire dout_reg_n_97;
  wire dout_reg_n_98;
  wire dout_reg_n_99;
  wire \mul_ln13_2_reg_980[19]_i_2_n_0 ;
  wire \mul_ln13_2_reg_980[19]_i_3_n_0 ;
  wire \mul_ln13_2_reg_980[19]_i_4_n_0 ;
  wire \mul_ln13_2_reg_980[23]_i_2_n_0 ;
  wire \mul_ln13_2_reg_980[23]_i_3_n_0 ;
  wire \mul_ln13_2_reg_980[23]_i_4_n_0 ;
  wire \mul_ln13_2_reg_980[23]_i_5_n_0 ;
  wire \mul_ln13_2_reg_980[27]_i_2_n_0 ;
  wire \mul_ln13_2_reg_980[27]_i_3_n_0 ;
  wire \mul_ln13_2_reg_980[27]_i_4_n_0 ;
  wire \mul_ln13_2_reg_980[27]_i_5_n_0 ;
  wire \mul_ln13_2_reg_980[31]_i_2_n_0 ;
  wire \mul_ln13_2_reg_980[31]_i_3_n_0 ;
  wire \mul_ln13_2_reg_980[31]_i_4_n_0 ;
  wire \mul_ln13_2_reg_980[31]_i_5_n_0 ;
  wire \mul_ln13_2_reg_980_reg[19]_i_1_n_0 ;
  wire \mul_ln13_2_reg_980_reg[19]_i_1_n_1 ;
  wire \mul_ln13_2_reg_980_reg[19]_i_1_n_2 ;
  wire \mul_ln13_2_reg_980_reg[19]_i_1_n_3 ;
  wire \mul_ln13_2_reg_980_reg[23]_i_1_n_0 ;
  wire \mul_ln13_2_reg_980_reg[23]_i_1_n_1 ;
  wire \mul_ln13_2_reg_980_reg[23]_i_1_n_2 ;
  wire \mul_ln13_2_reg_980_reg[23]_i_1_n_3 ;
  wire \mul_ln13_2_reg_980_reg[27]_i_1_n_0 ;
  wire \mul_ln13_2_reg_980_reg[27]_i_1_n_1 ;
  wire \mul_ln13_2_reg_980_reg[27]_i_1_n_2 ;
  wire \mul_ln13_2_reg_980_reg[27]_i_1_n_3 ;
  wire \mul_ln13_2_reg_980_reg[31]_i_1_n_1 ;
  wire \mul_ln13_2_reg_980_reg[31]_i_1_n_2 ;
  wire \mul_ln13_2_reg_980_reg[31]_i_1_n_3 ;
  wire [31:0]sub_ln13_2_fu_466_p214_out;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_dout_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_reg_OVERFLOW_UNCONNECTED;
  wire NLW_dout_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dout_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_mul_ln13_2_reg_980_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sub_ln13_2_fu_466_p214_out[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({sub_ln13_2_fu_466_p214_out[31],sub_ln13_2_fu_466_p214_out[31],sub_ln13_2_fu_466_p214_out[31],sub_ln13_2_fu_466_p214_out[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_reg_OVERFLOW_UNCONNECTED),
        .P({dout_reg_n_58,dout_reg_n_59,dout_reg_n_60,dout_reg_n_61,dout_reg_n_62,dout_reg_n_63,dout_reg_n_64,dout_reg_n_65,dout_reg_n_66,dout_reg_n_67,dout_reg_n_68,dout_reg_n_69,dout_reg_n_70,dout_reg_n_71,dout_reg_n_72,dout_reg_n_73,dout_reg_n_74,dout_reg_n_75,dout_reg_n_76,dout_reg_n_77,dout_reg_n_78,dout_reg_n_79,dout_reg_n_80,dout_reg_n_81,dout_reg_n_82,dout_reg_n_83,dout_reg_n_84,dout_reg_n_85,dout_reg_n_86,dout_reg_n_87,dout_reg_n_88,dout_reg_n_89,dout_reg_n_90,dout_reg_n_91,dout_reg_n_92,dout_reg_n_93,dout_reg_n_94,dout_reg_n_95,dout_reg_n_96,dout_reg_n_97,dout_reg_n_98,dout_reg_n_99,dout_reg_n_100,dout_reg_n_101,dout_reg_n_102,dout_reg_n_103,dout_reg_n_104,dout_reg_n_105}),
        .PATTERNBDETECT(NLW_dout_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_dout_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_reg_UNDERFLOW_UNCONNECTED));
  FDRE \dout_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \dout_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \dout_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \dout_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \dout_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \dout_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \dout_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \dout_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_89),
        .Q(\dout_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \dout_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \dout_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \dout_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \dout_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \dout_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \dout_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \dout_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \dout_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \dout_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_2_reg_980[19]_i_2 
       (.I0(dout_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln13_2_reg_980[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_2_reg_980[19]_i_3 
       (.I0(dout_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln13_2_reg_980[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_2_reg_980[19]_i_4 
       (.I0(dout_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln13_2_reg_980[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_2_reg_980[23]_i_2 
       (.I0(dout_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln13_2_reg_980[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_2_reg_980[23]_i_3 
       (.I0(dout_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln13_2_reg_980[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_2_reg_980[23]_i_4 
       (.I0(dout_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln13_2_reg_980[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_2_reg_980[23]_i_5 
       (.I0(dout_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln13_2_reg_980[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_2_reg_980[27]_i_2 
       (.I0(dout_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln13_2_reg_980[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_2_reg_980[27]_i_3 
       (.I0(dout_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln13_2_reg_980[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_2_reg_980[27]_i_4 
       (.I0(dout_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln13_2_reg_980[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_2_reg_980[27]_i_5 
       (.I0(dout_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln13_2_reg_980[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_2_reg_980[31]_i_2 
       (.I0(dout_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\mul_ln13_2_reg_980[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_2_reg_980[31]_i_3 
       (.I0(dout_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\mul_ln13_2_reg_980[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_2_reg_980[31]_i_4 
       (.I0(dout_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\mul_ln13_2_reg_980[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_2_reg_980[31]_i_5 
       (.I0(dout_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln13_2_reg_980[31]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln13_2_reg_980_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln13_2_reg_980_reg[19]_i_1_n_0 ,\mul_ln13_2_reg_980_reg[19]_i_1_n_1 ,\mul_ln13_2_reg_980_reg[19]_i_1_n_2 ,\mul_ln13_2_reg_980_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_103,dout_reg_n_104,dout_reg_n_105,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln13_2_reg_980[19]_i_2_n_0 ,\mul_ln13_2_reg_980[19]_i_3_n_0 ,\mul_ln13_2_reg_980[19]_i_4_n_0 ,\dout_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln13_2_reg_980_reg[23]_i_1 
       (.CI(\mul_ln13_2_reg_980_reg[19]_i_1_n_0 ),
        .CO({\mul_ln13_2_reg_980_reg[23]_i_1_n_0 ,\mul_ln13_2_reg_980_reg[23]_i_1_n_1 ,\mul_ln13_2_reg_980_reg[23]_i_1_n_2 ,\mul_ln13_2_reg_980_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_99,dout_reg_n_100,dout_reg_n_101,dout_reg_n_102}),
        .O(D[23:20]),
        .S({\mul_ln13_2_reg_980[23]_i_2_n_0 ,\mul_ln13_2_reg_980[23]_i_3_n_0 ,\mul_ln13_2_reg_980[23]_i_4_n_0 ,\mul_ln13_2_reg_980[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln13_2_reg_980_reg[27]_i_1 
       (.CI(\mul_ln13_2_reg_980_reg[23]_i_1_n_0 ),
        .CO({\mul_ln13_2_reg_980_reg[27]_i_1_n_0 ,\mul_ln13_2_reg_980_reg[27]_i_1_n_1 ,\mul_ln13_2_reg_980_reg[27]_i_1_n_2 ,\mul_ln13_2_reg_980_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_95,dout_reg_n_96,dout_reg_n_97,dout_reg_n_98}),
        .O(D[27:24]),
        .S({\mul_ln13_2_reg_980[27]_i_2_n_0 ,\mul_ln13_2_reg_980[27]_i_3_n_0 ,\mul_ln13_2_reg_980[27]_i_4_n_0 ,\mul_ln13_2_reg_980[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln13_2_reg_980_reg[31]_i_1 
       (.CI(\mul_ln13_2_reg_980_reg[27]_i_1_n_0 ),
        .CO({\NLW_mul_ln13_2_reg_980_reg[31]_i_1_CO_UNCONNECTED [3],\mul_ln13_2_reg_980_reg[31]_i_1_n_1 ,\mul_ln13_2_reg_980_reg[31]_i_1_n_2 ,\mul_ln13_2_reg_980_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,dout_reg_n_92,dout_reg_n_93,dout_reg_n_94}),
        .O(D[31:28]),
        .S({\mul_ln13_2_reg_980[31]_i_2_n_0 ,\mul_ln13_2_reg_980[31]_i_3_n_0 ,\mul_ln13_2_reg_980[31]_i_4_n_0 ,\mul_ln13_2_reg_980[31]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sub_ln13_2_fu_466_p214_out[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({sub_ln13_2_fu_466_p214_out[31],sub_ln13_2_fu_466_p214_out[31],sub_ln13_2_fu_466_p214_out[31],sub_ln13_2_fu_466_p214_out[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sub_ln13_2_fu_466_p214_out[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,sub_ln13_2_fu_466_p214_out[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "eucDis_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eucDis_mul_32s_32s_32_2_1_12
   (D,
    Q,
    ap_clk,
    sub_ln16_2_fu_472_p26_out);
  output [31:0]D;
  input [0:0]Q;
  input ap_clk;
  input [31:0]sub_ln16_2_fu_472_p26_out;

  wire [31:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire \dout_reg[16]__0_n_0 ;
  wire dout_reg_n_100;
  wire dout_reg_n_101;
  wire dout_reg_n_102;
  wire dout_reg_n_103;
  wire dout_reg_n_104;
  wire dout_reg_n_105;
  wire dout_reg_n_58;
  wire dout_reg_n_59;
  wire dout_reg_n_60;
  wire dout_reg_n_61;
  wire dout_reg_n_62;
  wire dout_reg_n_63;
  wire dout_reg_n_64;
  wire dout_reg_n_65;
  wire dout_reg_n_66;
  wire dout_reg_n_67;
  wire dout_reg_n_68;
  wire dout_reg_n_69;
  wire dout_reg_n_70;
  wire dout_reg_n_71;
  wire dout_reg_n_72;
  wire dout_reg_n_73;
  wire dout_reg_n_74;
  wire dout_reg_n_75;
  wire dout_reg_n_76;
  wire dout_reg_n_77;
  wire dout_reg_n_78;
  wire dout_reg_n_79;
  wire dout_reg_n_80;
  wire dout_reg_n_81;
  wire dout_reg_n_82;
  wire dout_reg_n_83;
  wire dout_reg_n_84;
  wire dout_reg_n_85;
  wire dout_reg_n_86;
  wire dout_reg_n_87;
  wire dout_reg_n_88;
  wire dout_reg_n_89;
  wire dout_reg_n_90;
  wire dout_reg_n_91;
  wire dout_reg_n_92;
  wire dout_reg_n_93;
  wire dout_reg_n_94;
  wire dout_reg_n_95;
  wire dout_reg_n_96;
  wire dout_reg_n_97;
  wire dout_reg_n_98;
  wire dout_reg_n_99;
  wire \mul_ln16_2_reg_985[19]_i_2_n_0 ;
  wire \mul_ln16_2_reg_985[19]_i_3_n_0 ;
  wire \mul_ln16_2_reg_985[19]_i_4_n_0 ;
  wire \mul_ln16_2_reg_985[23]_i_2_n_0 ;
  wire \mul_ln16_2_reg_985[23]_i_3_n_0 ;
  wire \mul_ln16_2_reg_985[23]_i_4_n_0 ;
  wire \mul_ln16_2_reg_985[23]_i_5_n_0 ;
  wire \mul_ln16_2_reg_985[27]_i_2_n_0 ;
  wire \mul_ln16_2_reg_985[27]_i_3_n_0 ;
  wire \mul_ln16_2_reg_985[27]_i_4_n_0 ;
  wire \mul_ln16_2_reg_985[27]_i_5_n_0 ;
  wire \mul_ln16_2_reg_985[31]_i_3_n_0 ;
  wire \mul_ln16_2_reg_985[31]_i_4_n_0 ;
  wire \mul_ln16_2_reg_985[31]_i_5_n_0 ;
  wire \mul_ln16_2_reg_985[31]_i_6_n_0 ;
  wire \mul_ln16_2_reg_985_reg[19]_i_1_n_0 ;
  wire \mul_ln16_2_reg_985_reg[19]_i_1_n_1 ;
  wire \mul_ln16_2_reg_985_reg[19]_i_1_n_2 ;
  wire \mul_ln16_2_reg_985_reg[19]_i_1_n_3 ;
  wire \mul_ln16_2_reg_985_reg[23]_i_1_n_0 ;
  wire \mul_ln16_2_reg_985_reg[23]_i_1_n_1 ;
  wire \mul_ln16_2_reg_985_reg[23]_i_1_n_2 ;
  wire \mul_ln16_2_reg_985_reg[23]_i_1_n_3 ;
  wire \mul_ln16_2_reg_985_reg[27]_i_1_n_0 ;
  wire \mul_ln16_2_reg_985_reg[27]_i_1_n_1 ;
  wire \mul_ln16_2_reg_985_reg[27]_i_1_n_2 ;
  wire \mul_ln16_2_reg_985_reg[27]_i_1_n_3 ;
  wire \mul_ln16_2_reg_985_reg[31]_i_2_n_1 ;
  wire \mul_ln16_2_reg_985_reg[31]_i_2_n_2 ;
  wire \mul_ln16_2_reg_985_reg[31]_i_2_n_3 ;
  wire [31:0]sub_ln16_2_fu_472_p26_out;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_dout_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_reg_OVERFLOW_UNCONNECTED;
  wire NLW_dout_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dout_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_mul_ln16_2_reg_985_reg[31]_i_2_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sub_ln16_2_fu_472_p26_out[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({sub_ln16_2_fu_472_p26_out[31],sub_ln16_2_fu_472_p26_out[31],sub_ln16_2_fu_472_p26_out[31],sub_ln16_2_fu_472_p26_out[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_reg_OVERFLOW_UNCONNECTED),
        .P({dout_reg_n_58,dout_reg_n_59,dout_reg_n_60,dout_reg_n_61,dout_reg_n_62,dout_reg_n_63,dout_reg_n_64,dout_reg_n_65,dout_reg_n_66,dout_reg_n_67,dout_reg_n_68,dout_reg_n_69,dout_reg_n_70,dout_reg_n_71,dout_reg_n_72,dout_reg_n_73,dout_reg_n_74,dout_reg_n_75,dout_reg_n_76,dout_reg_n_77,dout_reg_n_78,dout_reg_n_79,dout_reg_n_80,dout_reg_n_81,dout_reg_n_82,dout_reg_n_83,dout_reg_n_84,dout_reg_n_85,dout_reg_n_86,dout_reg_n_87,dout_reg_n_88,dout_reg_n_89,dout_reg_n_90,dout_reg_n_91,dout_reg_n_92,dout_reg_n_93,dout_reg_n_94,dout_reg_n_95,dout_reg_n_96,dout_reg_n_97,dout_reg_n_98,dout_reg_n_99,dout_reg_n_100,dout_reg_n_101,dout_reg_n_102,dout_reg_n_103,dout_reg_n_104,dout_reg_n_105}),
        .PATTERNBDETECT(NLW_dout_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_dout_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_reg_UNDERFLOW_UNCONNECTED));
  FDRE \dout_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \dout_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \dout_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \dout_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \dout_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \dout_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \dout_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \dout_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_89),
        .Q(\dout_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \dout_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \dout_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \dout_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \dout_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \dout_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \dout_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \dout_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \dout_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \dout_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_2_reg_985[19]_i_2 
       (.I0(dout_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln16_2_reg_985[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_2_reg_985[19]_i_3 
       (.I0(dout_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln16_2_reg_985[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_2_reg_985[19]_i_4 
       (.I0(dout_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln16_2_reg_985[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_2_reg_985[23]_i_2 
       (.I0(dout_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln16_2_reg_985[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_2_reg_985[23]_i_3 
       (.I0(dout_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln16_2_reg_985[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_2_reg_985[23]_i_4 
       (.I0(dout_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln16_2_reg_985[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_2_reg_985[23]_i_5 
       (.I0(dout_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln16_2_reg_985[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_2_reg_985[27]_i_2 
       (.I0(dout_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln16_2_reg_985[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_2_reg_985[27]_i_3 
       (.I0(dout_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln16_2_reg_985[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_2_reg_985[27]_i_4 
       (.I0(dout_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln16_2_reg_985[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_2_reg_985[27]_i_5 
       (.I0(dout_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln16_2_reg_985[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_2_reg_985[31]_i_3 
       (.I0(dout_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\mul_ln16_2_reg_985[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_2_reg_985[31]_i_4 
       (.I0(dout_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\mul_ln16_2_reg_985[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_2_reg_985[31]_i_5 
       (.I0(dout_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\mul_ln16_2_reg_985[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_2_reg_985[31]_i_6 
       (.I0(dout_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln16_2_reg_985[31]_i_6_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln16_2_reg_985_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln16_2_reg_985_reg[19]_i_1_n_0 ,\mul_ln16_2_reg_985_reg[19]_i_1_n_1 ,\mul_ln16_2_reg_985_reg[19]_i_1_n_2 ,\mul_ln16_2_reg_985_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_103,dout_reg_n_104,dout_reg_n_105,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln16_2_reg_985[19]_i_2_n_0 ,\mul_ln16_2_reg_985[19]_i_3_n_0 ,\mul_ln16_2_reg_985[19]_i_4_n_0 ,\dout_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln16_2_reg_985_reg[23]_i_1 
       (.CI(\mul_ln16_2_reg_985_reg[19]_i_1_n_0 ),
        .CO({\mul_ln16_2_reg_985_reg[23]_i_1_n_0 ,\mul_ln16_2_reg_985_reg[23]_i_1_n_1 ,\mul_ln16_2_reg_985_reg[23]_i_1_n_2 ,\mul_ln16_2_reg_985_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_99,dout_reg_n_100,dout_reg_n_101,dout_reg_n_102}),
        .O(D[23:20]),
        .S({\mul_ln16_2_reg_985[23]_i_2_n_0 ,\mul_ln16_2_reg_985[23]_i_3_n_0 ,\mul_ln16_2_reg_985[23]_i_4_n_0 ,\mul_ln16_2_reg_985[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln16_2_reg_985_reg[27]_i_1 
       (.CI(\mul_ln16_2_reg_985_reg[23]_i_1_n_0 ),
        .CO({\mul_ln16_2_reg_985_reg[27]_i_1_n_0 ,\mul_ln16_2_reg_985_reg[27]_i_1_n_1 ,\mul_ln16_2_reg_985_reg[27]_i_1_n_2 ,\mul_ln16_2_reg_985_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_95,dout_reg_n_96,dout_reg_n_97,dout_reg_n_98}),
        .O(D[27:24]),
        .S({\mul_ln16_2_reg_985[27]_i_2_n_0 ,\mul_ln16_2_reg_985[27]_i_3_n_0 ,\mul_ln16_2_reg_985[27]_i_4_n_0 ,\mul_ln16_2_reg_985[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln16_2_reg_985_reg[31]_i_2 
       (.CI(\mul_ln16_2_reg_985_reg[27]_i_1_n_0 ),
        .CO({\NLW_mul_ln16_2_reg_985_reg[31]_i_2_CO_UNCONNECTED [3],\mul_ln16_2_reg_985_reg[31]_i_2_n_1 ,\mul_ln16_2_reg_985_reg[31]_i_2_n_2 ,\mul_ln16_2_reg_985_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,dout_reg_n_92,dout_reg_n_93,dout_reg_n_94}),
        .O(D[31:28]),
        .S({\mul_ln16_2_reg_985[31]_i_3_n_0 ,\mul_ln16_2_reg_985[31]_i_4_n_0 ,\mul_ln16_2_reg_985[31]_i_5_n_0 ,\mul_ln16_2_reg_985[31]_i_6_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sub_ln16_2_fu_472_p26_out[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({sub_ln16_2_fu_472_p26_out[31],sub_ln16_2_fu_472_p26_out[31],sub_ln16_2_fu_472_p26_out[31],sub_ln16_2_fu_472_p26_out[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sub_ln16_2_fu_472_p26_out[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,sub_ln16_2_fu_472_p26_out[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "eucDis_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eucDis_mul_32s_32s_32_2_1_13
   (D,
    Q,
    ap_clk,
    sub_ln13_3_fu_484_p213_out);
  output [31:0]D;
  input [0:0]Q;
  input ap_clk;
  input [31:0]sub_ln13_3_fu_484_p213_out;

  wire [31:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire \dout_reg[16]__0_n_0 ;
  wire dout_reg_n_100;
  wire dout_reg_n_101;
  wire dout_reg_n_102;
  wire dout_reg_n_103;
  wire dout_reg_n_104;
  wire dout_reg_n_105;
  wire dout_reg_n_58;
  wire dout_reg_n_59;
  wire dout_reg_n_60;
  wire dout_reg_n_61;
  wire dout_reg_n_62;
  wire dout_reg_n_63;
  wire dout_reg_n_64;
  wire dout_reg_n_65;
  wire dout_reg_n_66;
  wire dout_reg_n_67;
  wire dout_reg_n_68;
  wire dout_reg_n_69;
  wire dout_reg_n_70;
  wire dout_reg_n_71;
  wire dout_reg_n_72;
  wire dout_reg_n_73;
  wire dout_reg_n_74;
  wire dout_reg_n_75;
  wire dout_reg_n_76;
  wire dout_reg_n_77;
  wire dout_reg_n_78;
  wire dout_reg_n_79;
  wire dout_reg_n_80;
  wire dout_reg_n_81;
  wire dout_reg_n_82;
  wire dout_reg_n_83;
  wire dout_reg_n_84;
  wire dout_reg_n_85;
  wire dout_reg_n_86;
  wire dout_reg_n_87;
  wire dout_reg_n_88;
  wire dout_reg_n_89;
  wire dout_reg_n_90;
  wire dout_reg_n_91;
  wire dout_reg_n_92;
  wire dout_reg_n_93;
  wire dout_reg_n_94;
  wire dout_reg_n_95;
  wire dout_reg_n_96;
  wire dout_reg_n_97;
  wire dout_reg_n_98;
  wire dout_reg_n_99;
  wire \mul_ln13_3_reg_990[19]_i_2_n_0 ;
  wire \mul_ln13_3_reg_990[19]_i_3_n_0 ;
  wire \mul_ln13_3_reg_990[19]_i_4_n_0 ;
  wire \mul_ln13_3_reg_990[23]_i_2_n_0 ;
  wire \mul_ln13_3_reg_990[23]_i_3_n_0 ;
  wire \mul_ln13_3_reg_990[23]_i_4_n_0 ;
  wire \mul_ln13_3_reg_990[23]_i_5_n_0 ;
  wire \mul_ln13_3_reg_990[27]_i_2_n_0 ;
  wire \mul_ln13_3_reg_990[27]_i_3_n_0 ;
  wire \mul_ln13_3_reg_990[27]_i_4_n_0 ;
  wire \mul_ln13_3_reg_990[27]_i_5_n_0 ;
  wire \mul_ln13_3_reg_990[31]_i_2_n_0 ;
  wire \mul_ln13_3_reg_990[31]_i_3_n_0 ;
  wire \mul_ln13_3_reg_990[31]_i_4_n_0 ;
  wire \mul_ln13_3_reg_990[31]_i_5_n_0 ;
  wire \mul_ln13_3_reg_990_reg[19]_i_1_n_0 ;
  wire \mul_ln13_3_reg_990_reg[19]_i_1_n_1 ;
  wire \mul_ln13_3_reg_990_reg[19]_i_1_n_2 ;
  wire \mul_ln13_3_reg_990_reg[19]_i_1_n_3 ;
  wire \mul_ln13_3_reg_990_reg[23]_i_1_n_0 ;
  wire \mul_ln13_3_reg_990_reg[23]_i_1_n_1 ;
  wire \mul_ln13_3_reg_990_reg[23]_i_1_n_2 ;
  wire \mul_ln13_3_reg_990_reg[23]_i_1_n_3 ;
  wire \mul_ln13_3_reg_990_reg[27]_i_1_n_0 ;
  wire \mul_ln13_3_reg_990_reg[27]_i_1_n_1 ;
  wire \mul_ln13_3_reg_990_reg[27]_i_1_n_2 ;
  wire \mul_ln13_3_reg_990_reg[27]_i_1_n_3 ;
  wire \mul_ln13_3_reg_990_reg[31]_i_1_n_1 ;
  wire \mul_ln13_3_reg_990_reg[31]_i_1_n_2 ;
  wire \mul_ln13_3_reg_990_reg[31]_i_1_n_3 ;
  wire [31:0]sub_ln13_3_fu_484_p213_out;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_dout_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_reg_OVERFLOW_UNCONNECTED;
  wire NLW_dout_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dout_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_mul_ln13_3_reg_990_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sub_ln13_3_fu_484_p213_out[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({sub_ln13_3_fu_484_p213_out[31],sub_ln13_3_fu_484_p213_out[31],sub_ln13_3_fu_484_p213_out[31],sub_ln13_3_fu_484_p213_out[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_reg_OVERFLOW_UNCONNECTED),
        .P({dout_reg_n_58,dout_reg_n_59,dout_reg_n_60,dout_reg_n_61,dout_reg_n_62,dout_reg_n_63,dout_reg_n_64,dout_reg_n_65,dout_reg_n_66,dout_reg_n_67,dout_reg_n_68,dout_reg_n_69,dout_reg_n_70,dout_reg_n_71,dout_reg_n_72,dout_reg_n_73,dout_reg_n_74,dout_reg_n_75,dout_reg_n_76,dout_reg_n_77,dout_reg_n_78,dout_reg_n_79,dout_reg_n_80,dout_reg_n_81,dout_reg_n_82,dout_reg_n_83,dout_reg_n_84,dout_reg_n_85,dout_reg_n_86,dout_reg_n_87,dout_reg_n_88,dout_reg_n_89,dout_reg_n_90,dout_reg_n_91,dout_reg_n_92,dout_reg_n_93,dout_reg_n_94,dout_reg_n_95,dout_reg_n_96,dout_reg_n_97,dout_reg_n_98,dout_reg_n_99,dout_reg_n_100,dout_reg_n_101,dout_reg_n_102,dout_reg_n_103,dout_reg_n_104,dout_reg_n_105}),
        .PATTERNBDETECT(NLW_dout_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_dout_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_reg_UNDERFLOW_UNCONNECTED));
  FDRE \dout_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \dout_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \dout_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \dout_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \dout_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \dout_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \dout_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \dout_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_89),
        .Q(\dout_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \dout_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \dout_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \dout_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \dout_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \dout_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \dout_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \dout_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \dout_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \dout_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_3_reg_990[19]_i_2 
       (.I0(dout_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln13_3_reg_990[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_3_reg_990[19]_i_3 
       (.I0(dout_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln13_3_reg_990[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_3_reg_990[19]_i_4 
       (.I0(dout_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln13_3_reg_990[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_3_reg_990[23]_i_2 
       (.I0(dout_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln13_3_reg_990[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_3_reg_990[23]_i_3 
       (.I0(dout_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln13_3_reg_990[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_3_reg_990[23]_i_4 
       (.I0(dout_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln13_3_reg_990[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_3_reg_990[23]_i_5 
       (.I0(dout_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln13_3_reg_990[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_3_reg_990[27]_i_2 
       (.I0(dout_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln13_3_reg_990[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_3_reg_990[27]_i_3 
       (.I0(dout_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln13_3_reg_990[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_3_reg_990[27]_i_4 
       (.I0(dout_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln13_3_reg_990[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_3_reg_990[27]_i_5 
       (.I0(dout_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln13_3_reg_990[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_3_reg_990[31]_i_2 
       (.I0(dout_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\mul_ln13_3_reg_990[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_3_reg_990[31]_i_3 
       (.I0(dout_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\mul_ln13_3_reg_990[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_3_reg_990[31]_i_4 
       (.I0(dout_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\mul_ln13_3_reg_990[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_3_reg_990[31]_i_5 
       (.I0(dout_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln13_3_reg_990[31]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln13_3_reg_990_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln13_3_reg_990_reg[19]_i_1_n_0 ,\mul_ln13_3_reg_990_reg[19]_i_1_n_1 ,\mul_ln13_3_reg_990_reg[19]_i_1_n_2 ,\mul_ln13_3_reg_990_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_103,dout_reg_n_104,dout_reg_n_105,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln13_3_reg_990[19]_i_2_n_0 ,\mul_ln13_3_reg_990[19]_i_3_n_0 ,\mul_ln13_3_reg_990[19]_i_4_n_0 ,\dout_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln13_3_reg_990_reg[23]_i_1 
       (.CI(\mul_ln13_3_reg_990_reg[19]_i_1_n_0 ),
        .CO({\mul_ln13_3_reg_990_reg[23]_i_1_n_0 ,\mul_ln13_3_reg_990_reg[23]_i_1_n_1 ,\mul_ln13_3_reg_990_reg[23]_i_1_n_2 ,\mul_ln13_3_reg_990_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_99,dout_reg_n_100,dout_reg_n_101,dout_reg_n_102}),
        .O(D[23:20]),
        .S({\mul_ln13_3_reg_990[23]_i_2_n_0 ,\mul_ln13_3_reg_990[23]_i_3_n_0 ,\mul_ln13_3_reg_990[23]_i_4_n_0 ,\mul_ln13_3_reg_990[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln13_3_reg_990_reg[27]_i_1 
       (.CI(\mul_ln13_3_reg_990_reg[23]_i_1_n_0 ),
        .CO({\mul_ln13_3_reg_990_reg[27]_i_1_n_0 ,\mul_ln13_3_reg_990_reg[27]_i_1_n_1 ,\mul_ln13_3_reg_990_reg[27]_i_1_n_2 ,\mul_ln13_3_reg_990_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_95,dout_reg_n_96,dout_reg_n_97,dout_reg_n_98}),
        .O(D[27:24]),
        .S({\mul_ln13_3_reg_990[27]_i_2_n_0 ,\mul_ln13_3_reg_990[27]_i_3_n_0 ,\mul_ln13_3_reg_990[27]_i_4_n_0 ,\mul_ln13_3_reg_990[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln13_3_reg_990_reg[31]_i_1 
       (.CI(\mul_ln13_3_reg_990_reg[27]_i_1_n_0 ),
        .CO({\NLW_mul_ln13_3_reg_990_reg[31]_i_1_CO_UNCONNECTED [3],\mul_ln13_3_reg_990_reg[31]_i_1_n_1 ,\mul_ln13_3_reg_990_reg[31]_i_1_n_2 ,\mul_ln13_3_reg_990_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,dout_reg_n_92,dout_reg_n_93,dout_reg_n_94}),
        .O(D[31:28]),
        .S({\mul_ln13_3_reg_990[31]_i_2_n_0 ,\mul_ln13_3_reg_990[31]_i_3_n_0 ,\mul_ln13_3_reg_990[31]_i_4_n_0 ,\mul_ln13_3_reg_990[31]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sub_ln13_3_fu_484_p213_out[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({sub_ln13_3_fu_484_p213_out[31],sub_ln13_3_fu_484_p213_out[31],sub_ln13_3_fu_484_p213_out[31],sub_ln13_3_fu_484_p213_out[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sub_ln13_3_fu_484_p213_out[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,sub_ln13_3_fu_484_p213_out[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "eucDis_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eucDis_mul_32s_32s_32_2_1_14
   (D,
    Q,
    ap_clk,
    sub_ln16_3_fu_490_p25_out);
  output [31:0]D;
  input [0:0]Q;
  input ap_clk;
  input [31:0]sub_ln16_3_fu_490_p25_out;

  wire [31:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire \dout_reg[16]__0_n_0 ;
  wire dout_reg_n_100;
  wire dout_reg_n_101;
  wire dout_reg_n_102;
  wire dout_reg_n_103;
  wire dout_reg_n_104;
  wire dout_reg_n_105;
  wire dout_reg_n_58;
  wire dout_reg_n_59;
  wire dout_reg_n_60;
  wire dout_reg_n_61;
  wire dout_reg_n_62;
  wire dout_reg_n_63;
  wire dout_reg_n_64;
  wire dout_reg_n_65;
  wire dout_reg_n_66;
  wire dout_reg_n_67;
  wire dout_reg_n_68;
  wire dout_reg_n_69;
  wire dout_reg_n_70;
  wire dout_reg_n_71;
  wire dout_reg_n_72;
  wire dout_reg_n_73;
  wire dout_reg_n_74;
  wire dout_reg_n_75;
  wire dout_reg_n_76;
  wire dout_reg_n_77;
  wire dout_reg_n_78;
  wire dout_reg_n_79;
  wire dout_reg_n_80;
  wire dout_reg_n_81;
  wire dout_reg_n_82;
  wire dout_reg_n_83;
  wire dout_reg_n_84;
  wire dout_reg_n_85;
  wire dout_reg_n_86;
  wire dout_reg_n_87;
  wire dout_reg_n_88;
  wire dout_reg_n_89;
  wire dout_reg_n_90;
  wire dout_reg_n_91;
  wire dout_reg_n_92;
  wire dout_reg_n_93;
  wire dout_reg_n_94;
  wire dout_reg_n_95;
  wire dout_reg_n_96;
  wire dout_reg_n_97;
  wire dout_reg_n_98;
  wire dout_reg_n_99;
  wire \mul_ln16_3_reg_995[19]_i_2_n_0 ;
  wire \mul_ln16_3_reg_995[19]_i_3_n_0 ;
  wire \mul_ln16_3_reg_995[19]_i_4_n_0 ;
  wire \mul_ln16_3_reg_995[23]_i_2_n_0 ;
  wire \mul_ln16_3_reg_995[23]_i_3_n_0 ;
  wire \mul_ln16_3_reg_995[23]_i_4_n_0 ;
  wire \mul_ln16_3_reg_995[23]_i_5_n_0 ;
  wire \mul_ln16_3_reg_995[27]_i_2_n_0 ;
  wire \mul_ln16_3_reg_995[27]_i_3_n_0 ;
  wire \mul_ln16_3_reg_995[27]_i_4_n_0 ;
  wire \mul_ln16_3_reg_995[27]_i_5_n_0 ;
  wire \mul_ln16_3_reg_995[31]_i_3_n_0 ;
  wire \mul_ln16_3_reg_995[31]_i_4_n_0 ;
  wire \mul_ln16_3_reg_995[31]_i_5_n_0 ;
  wire \mul_ln16_3_reg_995[31]_i_6_n_0 ;
  wire \mul_ln16_3_reg_995_reg[19]_i_1_n_0 ;
  wire \mul_ln16_3_reg_995_reg[19]_i_1_n_1 ;
  wire \mul_ln16_3_reg_995_reg[19]_i_1_n_2 ;
  wire \mul_ln16_3_reg_995_reg[19]_i_1_n_3 ;
  wire \mul_ln16_3_reg_995_reg[23]_i_1_n_0 ;
  wire \mul_ln16_3_reg_995_reg[23]_i_1_n_1 ;
  wire \mul_ln16_3_reg_995_reg[23]_i_1_n_2 ;
  wire \mul_ln16_3_reg_995_reg[23]_i_1_n_3 ;
  wire \mul_ln16_3_reg_995_reg[27]_i_1_n_0 ;
  wire \mul_ln16_3_reg_995_reg[27]_i_1_n_1 ;
  wire \mul_ln16_3_reg_995_reg[27]_i_1_n_2 ;
  wire \mul_ln16_3_reg_995_reg[27]_i_1_n_3 ;
  wire \mul_ln16_3_reg_995_reg[31]_i_2_n_1 ;
  wire \mul_ln16_3_reg_995_reg[31]_i_2_n_2 ;
  wire \mul_ln16_3_reg_995_reg[31]_i_2_n_3 ;
  wire [31:0]sub_ln16_3_fu_490_p25_out;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_dout_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_reg_OVERFLOW_UNCONNECTED;
  wire NLW_dout_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dout_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_mul_ln16_3_reg_995_reg[31]_i_2_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sub_ln16_3_fu_490_p25_out[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({sub_ln16_3_fu_490_p25_out[31],sub_ln16_3_fu_490_p25_out[31],sub_ln16_3_fu_490_p25_out[31],sub_ln16_3_fu_490_p25_out[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_reg_OVERFLOW_UNCONNECTED),
        .P({dout_reg_n_58,dout_reg_n_59,dout_reg_n_60,dout_reg_n_61,dout_reg_n_62,dout_reg_n_63,dout_reg_n_64,dout_reg_n_65,dout_reg_n_66,dout_reg_n_67,dout_reg_n_68,dout_reg_n_69,dout_reg_n_70,dout_reg_n_71,dout_reg_n_72,dout_reg_n_73,dout_reg_n_74,dout_reg_n_75,dout_reg_n_76,dout_reg_n_77,dout_reg_n_78,dout_reg_n_79,dout_reg_n_80,dout_reg_n_81,dout_reg_n_82,dout_reg_n_83,dout_reg_n_84,dout_reg_n_85,dout_reg_n_86,dout_reg_n_87,dout_reg_n_88,dout_reg_n_89,dout_reg_n_90,dout_reg_n_91,dout_reg_n_92,dout_reg_n_93,dout_reg_n_94,dout_reg_n_95,dout_reg_n_96,dout_reg_n_97,dout_reg_n_98,dout_reg_n_99,dout_reg_n_100,dout_reg_n_101,dout_reg_n_102,dout_reg_n_103,dout_reg_n_104,dout_reg_n_105}),
        .PATTERNBDETECT(NLW_dout_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_dout_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_reg_UNDERFLOW_UNCONNECTED));
  FDRE \dout_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \dout_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \dout_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \dout_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \dout_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \dout_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \dout_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \dout_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_89),
        .Q(\dout_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \dout_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \dout_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \dout_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \dout_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \dout_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \dout_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \dout_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \dout_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \dout_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_3_reg_995[19]_i_2 
       (.I0(dout_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln16_3_reg_995[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_3_reg_995[19]_i_3 
       (.I0(dout_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln16_3_reg_995[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_3_reg_995[19]_i_4 
       (.I0(dout_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln16_3_reg_995[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_3_reg_995[23]_i_2 
       (.I0(dout_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln16_3_reg_995[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_3_reg_995[23]_i_3 
       (.I0(dout_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln16_3_reg_995[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_3_reg_995[23]_i_4 
       (.I0(dout_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln16_3_reg_995[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_3_reg_995[23]_i_5 
       (.I0(dout_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln16_3_reg_995[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_3_reg_995[27]_i_2 
       (.I0(dout_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln16_3_reg_995[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_3_reg_995[27]_i_3 
       (.I0(dout_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln16_3_reg_995[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_3_reg_995[27]_i_4 
       (.I0(dout_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln16_3_reg_995[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_3_reg_995[27]_i_5 
       (.I0(dout_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln16_3_reg_995[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_3_reg_995[31]_i_3 
       (.I0(dout_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\mul_ln16_3_reg_995[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_3_reg_995[31]_i_4 
       (.I0(dout_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\mul_ln16_3_reg_995[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_3_reg_995[31]_i_5 
       (.I0(dout_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\mul_ln16_3_reg_995[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_3_reg_995[31]_i_6 
       (.I0(dout_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln16_3_reg_995[31]_i_6_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln16_3_reg_995_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln16_3_reg_995_reg[19]_i_1_n_0 ,\mul_ln16_3_reg_995_reg[19]_i_1_n_1 ,\mul_ln16_3_reg_995_reg[19]_i_1_n_2 ,\mul_ln16_3_reg_995_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_103,dout_reg_n_104,dout_reg_n_105,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln16_3_reg_995[19]_i_2_n_0 ,\mul_ln16_3_reg_995[19]_i_3_n_0 ,\mul_ln16_3_reg_995[19]_i_4_n_0 ,\dout_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln16_3_reg_995_reg[23]_i_1 
       (.CI(\mul_ln16_3_reg_995_reg[19]_i_1_n_0 ),
        .CO({\mul_ln16_3_reg_995_reg[23]_i_1_n_0 ,\mul_ln16_3_reg_995_reg[23]_i_1_n_1 ,\mul_ln16_3_reg_995_reg[23]_i_1_n_2 ,\mul_ln16_3_reg_995_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_99,dout_reg_n_100,dout_reg_n_101,dout_reg_n_102}),
        .O(D[23:20]),
        .S({\mul_ln16_3_reg_995[23]_i_2_n_0 ,\mul_ln16_3_reg_995[23]_i_3_n_0 ,\mul_ln16_3_reg_995[23]_i_4_n_0 ,\mul_ln16_3_reg_995[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln16_3_reg_995_reg[27]_i_1 
       (.CI(\mul_ln16_3_reg_995_reg[23]_i_1_n_0 ),
        .CO({\mul_ln16_3_reg_995_reg[27]_i_1_n_0 ,\mul_ln16_3_reg_995_reg[27]_i_1_n_1 ,\mul_ln16_3_reg_995_reg[27]_i_1_n_2 ,\mul_ln16_3_reg_995_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_95,dout_reg_n_96,dout_reg_n_97,dout_reg_n_98}),
        .O(D[27:24]),
        .S({\mul_ln16_3_reg_995[27]_i_2_n_0 ,\mul_ln16_3_reg_995[27]_i_3_n_0 ,\mul_ln16_3_reg_995[27]_i_4_n_0 ,\mul_ln16_3_reg_995[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln16_3_reg_995_reg[31]_i_2 
       (.CI(\mul_ln16_3_reg_995_reg[27]_i_1_n_0 ),
        .CO({\NLW_mul_ln16_3_reg_995_reg[31]_i_2_CO_UNCONNECTED [3],\mul_ln16_3_reg_995_reg[31]_i_2_n_1 ,\mul_ln16_3_reg_995_reg[31]_i_2_n_2 ,\mul_ln16_3_reg_995_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,dout_reg_n_92,dout_reg_n_93,dout_reg_n_94}),
        .O(D[31:28]),
        .S({\mul_ln16_3_reg_995[31]_i_3_n_0 ,\mul_ln16_3_reg_995[31]_i_4_n_0 ,\mul_ln16_3_reg_995[31]_i_5_n_0 ,\mul_ln16_3_reg_995[31]_i_6_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sub_ln16_3_fu_490_p25_out[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({sub_ln16_3_fu_490_p25_out[31],sub_ln16_3_fu_490_p25_out[31],sub_ln16_3_fu_490_p25_out[31],sub_ln16_3_fu_490_p25_out[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sub_ln16_3_fu_490_p25_out[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,sub_ln16_3_fu_490_p25_out[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "eucDis_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eucDis_mul_32s_32s_32_2_1_2
   (D,
    Q,
    ap_clk,
    sub_ln16_5_fu_526_p23_out);
  output [31:0]D;
  input [0:0]Q;
  input ap_clk;
  input [31:0]sub_ln16_5_fu_526_p23_out;

  wire [31:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire \dout_reg[16]__0_n_0 ;
  wire dout_reg_n_100;
  wire dout_reg_n_101;
  wire dout_reg_n_102;
  wire dout_reg_n_103;
  wire dout_reg_n_104;
  wire dout_reg_n_105;
  wire dout_reg_n_58;
  wire dout_reg_n_59;
  wire dout_reg_n_60;
  wire dout_reg_n_61;
  wire dout_reg_n_62;
  wire dout_reg_n_63;
  wire dout_reg_n_64;
  wire dout_reg_n_65;
  wire dout_reg_n_66;
  wire dout_reg_n_67;
  wire dout_reg_n_68;
  wire dout_reg_n_69;
  wire dout_reg_n_70;
  wire dout_reg_n_71;
  wire dout_reg_n_72;
  wire dout_reg_n_73;
  wire dout_reg_n_74;
  wire dout_reg_n_75;
  wire dout_reg_n_76;
  wire dout_reg_n_77;
  wire dout_reg_n_78;
  wire dout_reg_n_79;
  wire dout_reg_n_80;
  wire dout_reg_n_81;
  wire dout_reg_n_82;
  wire dout_reg_n_83;
  wire dout_reg_n_84;
  wire dout_reg_n_85;
  wire dout_reg_n_86;
  wire dout_reg_n_87;
  wire dout_reg_n_88;
  wire dout_reg_n_89;
  wire dout_reg_n_90;
  wire dout_reg_n_91;
  wire dout_reg_n_92;
  wire dout_reg_n_93;
  wire dout_reg_n_94;
  wire dout_reg_n_95;
  wire dout_reg_n_96;
  wire dout_reg_n_97;
  wire dout_reg_n_98;
  wire dout_reg_n_99;
  wire \mul_ln16_5_reg_1015[19]_i_2_n_0 ;
  wire \mul_ln16_5_reg_1015[19]_i_3_n_0 ;
  wire \mul_ln16_5_reg_1015[19]_i_4_n_0 ;
  wire \mul_ln16_5_reg_1015[23]_i_2_n_0 ;
  wire \mul_ln16_5_reg_1015[23]_i_3_n_0 ;
  wire \mul_ln16_5_reg_1015[23]_i_4_n_0 ;
  wire \mul_ln16_5_reg_1015[23]_i_5_n_0 ;
  wire \mul_ln16_5_reg_1015[27]_i_2_n_0 ;
  wire \mul_ln16_5_reg_1015[27]_i_3_n_0 ;
  wire \mul_ln16_5_reg_1015[27]_i_4_n_0 ;
  wire \mul_ln16_5_reg_1015[27]_i_5_n_0 ;
  wire \mul_ln16_5_reg_1015[31]_i_3_n_0 ;
  wire \mul_ln16_5_reg_1015[31]_i_4_n_0 ;
  wire \mul_ln16_5_reg_1015[31]_i_5_n_0 ;
  wire \mul_ln16_5_reg_1015[31]_i_6_n_0 ;
  wire \mul_ln16_5_reg_1015_reg[19]_i_1_n_0 ;
  wire \mul_ln16_5_reg_1015_reg[19]_i_1_n_1 ;
  wire \mul_ln16_5_reg_1015_reg[19]_i_1_n_2 ;
  wire \mul_ln16_5_reg_1015_reg[19]_i_1_n_3 ;
  wire \mul_ln16_5_reg_1015_reg[23]_i_1_n_0 ;
  wire \mul_ln16_5_reg_1015_reg[23]_i_1_n_1 ;
  wire \mul_ln16_5_reg_1015_reg[23]_i_1_n_2 ;
  wire \mul_ln16_5_reg_1015_reg[23]_i_1_n_3 ;
  wire \mul_ln16_5_reg_1015_reg[27]_i_1_n_0 ;
  wire \mul_ln16_5_reg_1015_reg[27]_i_1_n_1 ;
  wire \mul_ln16_5_reg_1015_reg[27]_i_1_n_2 ;
  wire \mul_ln16_5_reg_1015_reg[27]_i_1_n_3 ;
  wire \mul_ln16_5_reg_1015_reg[31]_i_2_n_1 ;
  wire \mul_ln16_5_reg_1015_reg[31]_i_2_n_2 ;
  wire \mul_ln16_5_reg_1015_reg[31]_i_2_n_3 ;
  wire [31:0]sub_ln16_5_fu_526_p23_out;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_dout_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_reg_OVERFLOW_UNCONNECTED;
  wire NLW_dout_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dout_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_mul_ln16_5_reg_1015_reg[31]_i_2_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sub_ln16_5_fu_526_p23_out[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({sub_ln16_5_fu_526_p23_out[31],sub_ln16_5_fu_526_p23_out[31],sub_ln16_5_fu_526_p23_out[31],sub_ln16_5_fu_526_p23_out[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_reg_OVERFLOW_UNCONNECTED),
        .P({dout_reg_n_58,dout_reg_n_59,dout_reg_n_60,dout_reg_n_61,dout_reg_n_62,dout_reg_n_63,dout_reg_n_64,dout_reg_n_65,dout_reg_n_66,dout_reg_n_67,dout_reg_n_68,dout_reg_n_69,dout_reg_n_70,dout_reg_n_71,dout_reg_n_72,dout_reg_n_73,dout_reg_n_74,dout_reg_n_75,dout_reg_n_76,dout_reg_n_77,dout_reg_n_78,dout_reg_n_79,dout_reg_n_80,dout_reg_n_81,dout_reg_n_82,dout_reg_n_83,dout_reg_n_84,dout_reg_n_85,dout_reg_n_86,dout_reg_n_87,dout_reg_n_88,dout_reg_n_89,dout_reg_n_90,dout_reg_n_91,dout_reg_n_92,dout_reg_n_93,dout_reg_n_94,dout_reg_n_95,dout_reg_n_96,dout_reg_n_97,dout_reg_n_98,dout_reg_n_99,dout_reg_n_100,dout_reg_n_101,dout_reg_n_102,dout_reg_n_103,dout_reg_n_104,dout_reg_n_105}),
        .PATTERNBDETECT(NLW_dout_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_dout_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_reg_UNDERFLOW_UNCONNECTED));
  FDRE \dout_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \dout_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \dout_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \dout_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \dout_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \dout_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \dout_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \dout_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_89),
        .Q(\dout_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \dout_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \dout_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \dout_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \dout_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \dout_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \dout_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \dout_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \dout_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \dout_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_5_reg_1015[19]_i_2 
       (.I0(dout_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln16_5_reg_1015[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_5_reg_1015[19]_i_3 
       (.I0(dout_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln16_5_reg_1015[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_5_reg_1015[19]_i_4 
       (.I0(dout_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln16_5_reg_1015[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_5_reg_1015[23]_i_2 
       (.I0(dout_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln16_5_reg_1015[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_5_reg_1015[23]_i_3 
       (.I0(dout_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln16_5_reg_1015[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_5_reg_1015[23]_i_4 
       (.I0(dout_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln16_5_reg_1015[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_5_reg_1015[23]_i_5 
       (.I0(dout_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln16_5_reg_1015[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_5_reg_1015[27]_i_2 
       (.I0(dout_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln16_5_reg_1015[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_5_reg_1015[27]_i_3 
       (.I0(dout_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln16_5_reg_1015[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_5_reg_1015[27]_i_4 
       (.I0(dout_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln16_5_reg_1015[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_5_reg_1015[27]_i_5 
       (.I0(dout_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln16_5_reg_1015[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_5_reg_1015[31]_i_3 
       (.I0(dout_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\mul_ln16_5_reg_1015[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_5_reg_1015[31]_i_4 
       (.I0(dout_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\mul_ln16_5_reg_1015[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_5_reg_1015[31]_i_5 
       (.I0(dout_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\mul_ln16_5_reg_1015[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_5_reg_1015[31]_i_6 
       (.I0(dout_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln16_5_reg_1015[31]_i_6_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln16_5_reg_1015_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln16_5_reg_1015_reg[19]_i_1_n_0 ,\mul_ln16_5_reg_1015_reg[19]_i_1_n_1 ,\mul_ln16_5_reg_1015_reg[19]_i_1_n_2 ,\mul_ln16_5_reg_1015_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_103,dout_reg_n_104,dout_reg_n_105,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln16_5_reg_1015[19]_i_2_n_0 ,\mul_ln16_5_reg_1015[19]_i_3_n_0 ,\mul_ln16_5_reg_1015[19]_i_4_n_0 ,\dout_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln16_5_reg_1015_reg[23]_i_1 
       (.CI(\mul_ln16_5_reg_1015_reg[19]_i_1_n_0 ),
        .CO({\mul_ln16_5_reg_1015_reg[23]_i_1_n_0 ,\mul_ln16_5_reg_1015_reg[23]_i_1_n_1 ,\mul_ln16_5_reg_1015_reg[23]_i_1_n_2 ,\mul_ln16_5_reg_1015_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_99,dout_reg_n_100,dout_reg_n_101,dout_reg_n_102}),
        .O(D[23:20]),
        .S({\mul_ln16_5_reg_1015[23]_i_2_n_0 ,\mul_ln16_5_reg_1015[23]_i_3_n_0 ,\mul_ln16_5_reg_1015[23]_i_4_n_0 ,\mul_ln16_5_reg_1015[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln16_5_reg_1015_reg[27]_i_1 
       (.CI(\mul_ln16_5_reg_1015_reg[23]_i_1_n_0 ),
        .CO({\mul_ln16_5_reg_1015_reg[27]_i_1_n_0 ,\mul_ln16_5_reg_1015_reg[27]_i_1_n_1 ,\mul_ln16_5_reg_1015_reg[27]_i_1_n_2 ,\mul_ln16_5_reg_1015_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_95,dout_reg_n_96,dout_reg_n_97,dout_reg_n_98}),
        .O(D[27:24]),
        .S({\mul_ln16_5_reg_1015[27]_i_2_n_0 ,\mul_ln16_5_reg_1015[27]_i_3_n_0 ,\mul_ln16_5_reg_1015[27]_i_4_n_0 ,\mul_ln16_5_reg_1015[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln16_5_reg_1015_reg[31]_i_2 
       (.CI(\mul_ln16_5_reg_1015_reg[27]_i_1_n_0 ),
        .CO({\NLW_mul_ln16_5_reg_1015_reg[31]_i_2_CO_UNCONNECTED [3],\mul_ln16_5_reg_1015_reg[31]_i_2_n_1 ,\mul_ln16_5_reg_1015_reg[31]_i_2_n_2 ,\mul_ln16_5_reg_1015_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,dout_reg_n_92,dout_reg_n_93,dout_reg_n_94}),
        .O(D[31:28]),
        .S({\mul_ln16_5_reg_1015[31]_i_3_n_0 ,\mul_ln16_5_reg_1015[31]_i_4_n_0 ,\mul_ln16_5_reg_1015[31]_i_5_n_0 ,\mul_ln16_5_reg_1015[31]_i_6_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sub_ln16_5_fu_526_p23_out[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({sub_ln16_5_fu_526_p23_out[31],sub_ln16_5_fu_526_p23_out[31],sub_ln16_5_fu_526_p23_out[31],sub_ln16_5_fu_526_p23_out[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sub_ln16_5_fu_526_p23_out[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,sub_ln16_5_fu_526_p23_out[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "eucDis_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eucDis_mul_32s_32s_32_2_1_3
   (D,
    Q,
    ap_clk,
    sub_ln13_6_fu_538_p210_out);
  output [31:0]D;
  input [0:0]Q;
  input ap_clk;
  input [31:0]sub_ln13_6_fu_538_p210_out;

  wire [31:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire \dout_reg[16]__0_n_0 ;
  wire dout_reg_n_100;
  wire dout_reg_n_101;
  wire dout_reg_n_102;
  wire dout_reg_n_103;
  wire dout_reg_n_104;
  wire dout_reg_n_105;
  wire dout_reg_n_58;
  wire dout_reg_n_59;
  wire dout_reg_n_60;
  wire dout_reg_n_61;
  wire dout_reg_n_62;
  wire dout_reg_n_63;
  wire dout_reg_n_64;
  wire dout_reg_n_65;
  wire dout_reg_n_66;
  wire dout_reg_n_67;
  wire dout_reg_n_68;
  wire dout_reg_n_69;
  wire dout_reg_n_70;
  wire dout_reg_n_71;
  wire dout_reg_n_72;
  wire dout_reg_n_73;
  wire dout_reg_n_74;
  wire dout_reg_n_75;
  wire dout_reg_n_76;
  wire dout_reg_n_77;
  wire dout_reg_n_78;
  wire dout_reg_n_79;
  wire dout_reg_n_80;
  wire dout_reg_n_81;
  wire dout_reg_n_82;
  wire dout_reg_n_83;
  wire dout_reg_n_84;
  wire dout_reg_n_85;
  wire dout_reg_n_86;
  wire dout_reg_n_87;
  wire dout_reg_n_88;
  wire dout_reg_n_89;
  wire dout_reg_n_90;
  wire dout_reg_n_91;
  wire dout_reg_n_92;
  wire dout_reg_n_93;
  wire dout_reg_n_94;
  wire dout_reg_n_95;
  wire dout_reg_n_96;
  wire dout_reg_n_97;
  wire dout_reg_n_98;
  wire dout_reg_n_99;
  wire \mul_ln13_6_reg_1020[19]_i_2_n_0 ;
  wire \mul_ln13_6_reg_1020[19]_i_3_n_0 ;
  wire \mul_ln13_6_reg_1020[19]_i_4_n_0 ;
  wire \mul_ln13_6_reg_1020[23]_i_2_n_0 ;
  wire \mul_ln13_6_reg_1020[23]_i_3_n_0 ;
  wire \mul_ln13_6_reg_1020[23]_i_4_n_0 ;
  wire \mul_ln13_6_reg_1020[23]_i_5_n_0 ;
  wire \mul_ln13_6_reg_1020[27]_i_2_n_0 ;
  wire \mul_ln13_6_reg_1020[27]_i_3_n_0 ;
  wire \mul_ln13_6_reg_1020[27]_i_4_n_0 ;
  wire \mul_ln13_6_reg_1020[27]_i_5_n_0 ;
  wire \mul_ln13_6_reg_1020[31]_i_2_n_0 ;
  wire \mul_ln13_6_reg_1020[31]_i_3_n_0 ;
  wire \mul_ln13_6_reg_1020[31]_i_4_n_0 ;
  wire \mul_ln13_6_reg_1020[31]_i_5_n_0 ;
  wire \mul_ln13_6_reg_1020_reg[19]_i_1_n_0 ;
  wire \mul_ln13_6_reg_1020_reg[19]_i_1_n_1 ;
  wire \mul_ln13_6_reg_1020_reg[19]_i_1_n_2 ;
  wire \mul_ln13_6_reg_1020_reg[19]_i_1_n_3 ;
  wire \mul_ln13_6_reg_1020_reg[23]_i_1_n_0 ;
  wire \mul_ln13_6_reg_1020_reg[23]_i_1_n_1 ;
  wire \mul_ln13_6_reg_1020_reg[23]_i_1_n_2 ;
  wire \mul_ln13_6_reg_1020_reg[23]_i_1_n_3 ;
  wire \mul_ln13_6_reg_1020_reg[27]_i_1_n_0 ;
  wire \mul_ln13_6_reg_1020_reg[27]_i_1_n_1 ;
  wire \mul_ln13_6_reg_1020_reg[27]_i_1_n_2 ;
  wire \mul_ln13_6_reg_1020_reg[27]_i_1_n_3 ;
  wire \mul_ln13_6_reg_1020_reg[31]_i_1_n_1 ;
  wire \mul_ln13_6_reg_1020_reg[31]_i_1_n_2 ;
  wire \mul_ln13_6_reg_1020_reg[31]_i_1_n_3 ;
  wire [31:0]sub_ln13_6_fu_538_p210_out;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_dout_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_reg_OVERFLOW_UNCONNECTED;
  wire NLW_dout_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dout_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_mul_ln13_6_reg_1020_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sub_ln13_6_fu_538_p210_out[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({sub_ln13_6_fu_538_p210_out[31],sub_ln13_6_fu_538_p210_out[31],sub_ln13_6_fu_538_p210_out[31],sub_ln13_6_fu_538_p210_out[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_reg_OVERFLOW_UNCONNECTED),
        .P({dout_reg_n_58,dout_reg_n_59,dout_reg_n_60,dout_reg_n_61,dout_reg_n_62,dout_reg_n_63,dout_reg_n_64,dout_reg_n_65,dout_reg_n_66,dout_reg_n_67,dout_reg_n_68,dout_reg_n_69,dout_reg_n_70,dout_reg_n_71,dout_reg_n_72,dout_reg_n_73,dout_reg_n_74,dout_reg_n_75,dout_reg_n_76,dout_reg_n_77,dout_reg_n_78,dout_reg_n_79,dout_reg_n_80,dout_reg_n_81,dout_reg_n_82,dout_reg_n_83,dout_reg_n_84,dout_reg_n_85,dout_reg_n_86,dout_reg_n_87,dout_reg_n_88,dout_reg_n_89,dout_reg_n_90,dout_reg_n_91,dout_reg_n_92,dout_reg_n_93,dout_reg_n_94,dout_reg_n_95,dout_reg_n_96,dout_reg_n_97,dout_reg_n_98,dout_reg_n_99,dout_reg_n_100,dout_reg_n_101,dout_reg_n_102,dout_reg_n_103,dout_reg_n_104,dout_reg_n_105}),
        .PATTERNBDETECT(NLW_dout_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_dout_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_reg_UNDERFLOW_UNCONNECTED));
  FDRE \dout_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \dout_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \dout_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \dout_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \dout_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \dout_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \dout_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \dout_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_89),
        .Q(\dout_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \dout_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \dout_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \dout_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \dout_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \dout_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \dout_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \dout_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \dout_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \dout_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_6_reg_1020[19]_i_2 
       (.I0(dout_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln13_6_reg_1020[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_6_reg_1020[19]_i_3 
       (.I0(dout_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln13_6_reg_1020[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_6_reg_1020[19]_i_4 
       (.I0(dout_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln13_6_reg_1020[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_6_reg_1020[23]_i_2 
       (.I0(dout_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln13_6_reg_1020[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_6_reg_1020[23]_i_3 
       (.I0(dout_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln13_6_reg_1020[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_6_reg_1020[23]_i_4 
       (.I0(dout_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln13_6_reg_1020[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_6_reg_1020[23]_i_5 
       (.I0(dout_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln13_6_reg_1020[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_6_reg_1020[27]_i_2 
       (.I0(dout_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln13_6_reg_1020[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_6_reg_1020[27]_i_3 
       (.I0(dout_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln13_6_reg_1020[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_6_reg_1020[27]_i_4 
       (.I0(dout_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln13_6_reg_1020[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_6_reg_1020[27]_i_5 
       (.I0(dout_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln13_6_reg_1020[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_6_reg_1020[31]_i_2 
       (.I0(dout_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\mul_ln13_6_reg_1020[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_6_reg_1020[31]_i_3 
       (.I0(dout_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\mul_ln13_6_reg_1020[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_6_reg_1020[31]_i_4 
       (.I0(dout_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\mul_ln13_6_reg_1020[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_6_reg_1020[31]_i_5 
       (.I0(dout_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln13_6_reg_1020[31]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln13_6_reg_1020_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln13_6_reg_1020_reg[19]_i_1_n_0 ,\mul_ln13_6_reg_1020_reg[19]_i_1_n_1 ,\mul_ln13_6_reg_1020_reg[19]_i_1_n_2 ,\mul_ln13_6_reg_1020_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_103,dout_reg_n_104,dout_reg_n_105,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln13_6_reg_1020[19]_i_2_n_0 ,\mul_ln13_6_reg_1020[19]_i_3_n_0 ,\mul_ln13_6_reg_1020[19]_i_4_n_0 ,\dout_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln13_6_reg_1020_reg[23]_i_1 
       (.CI(\mul_ln13_6_reg_1020_reg[19]_i_1_n_0 ),
        .CO({\mul_ln13_6_reg_1020_reg[23]_i_1_n_0 ,\mul_ln13_6_reg_1020_reg[23]_i_1_n_1 ,\mul_ln13_6_reg_1020_reg[23]_i_1_n_2 ,\mul_ln13_6_reg_1020_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_99,dout_reg_n_100,dout_reg_n_101,dout_reg_n_102}),
        .O(D[23:20]),
        .S({\mul_ln13_6_reg_1020[23]_i_2_n_0 ,\mul_ln13_6_reg_1020[23]_i_3_n_0 ,\mul_ln13_6_reg_1020[23]_i_4_n_0 ,\mul_ln13_6_reg_1020[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln13_6_reg_1020_reg[27]_i_1 
       (.CI(\mul_ln13_6_reg_1020_reg[23]_i_1_n_0 ),
        .CO({\mul_ln13_6_reg_1020_reg[27]_i_1_n_0 ,\mul_ln13_6_reg_1020_reg[27]_i_1_n_1 ,\mul_ln13_6_reg_1020_reg[27]_i_1_n_2 ,\mul_ln13_6_reg_1020_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_95,dout_reg_n_96,dout_reg_n_97,dout_reg_n_98}),
        .O(D[27:24]),
        .S({\mul_ln13_6_reg_1020[27]_i_2_n_0 ,\mul_ln13_6_reg_1020[27]_i_3_n_0 ,\mul_ln13_6_reg_1020[27]_i_4_n_0 ,\mul_ln13_6_reg_1020[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln13_6_reg_1020_reg[31]_i_1 
       (.CI(\mul_ln13_6_reg_1020_reg[27]_i_1_n_0 ),
        .CO({\NLW_mul_ln13_6_reg_1020_reg[31]_i_1_CO_UNCONNECTED [3],\mul_ln13_6_reg_1020_reg[31]_i_1_n_1 ,\mul_ln13_6_reg_1020_reg[31]_i_1_n_2 ,\mul_ln13_6_reg_1020_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,dout_reg_n_92,dout_reg_n_93,dout_reg_n_94}),
        .O(D[31:28]),
        .S({\mul_ln13_6_reg_1020[31]_i_2_n_0 ,\mul_ln13_6_reg_1020[31]_i_3_n_0 ,\mul_ln13_6_reg_1020[31]_i_4_n_0 ,\mul_ln13_6_reg_1020[31]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sub_ln13_6_fu_538_p210_out[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({sub_ln13_6_fu_538_p210_out[31],sub_ln13_6_fu_538_p210_out[31],sub_ln13_6_fu_538_p210_out[31],sub_ln13_6_fu_538_p210_out[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sub_ln13_6_fu_538_p210_out[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,sub_ln13_6_fu_538_p210_out[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "eucDis_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eucDis_mul_32s_32s_32_2_1_4
   (D,
    Q,
    ap_clk,
    sub_ln16_6_fu_544_p22_out);
  output [31:0]D;
  input [0:0]Q;
  input ap_clk;
  input [31:0]sub_ln16_6_fu_544_p22_out;

  wire [31:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire \dout_reg[16]__0_n_0 ;
  wire dout_reg_n_100;
  wire dout_reg_n_101;
  wire dout_reg_n_102;
  wire dout_reg_n_103;
  wire dout_reg_n_104;
  wire dout_reg_n_105;
  wire dout_reg_n_58;
  wire dout_reg_n_59;
  wire dout_reg_n_60;
  wire dout_reg_n_61;
  wire dout_reg_n_62;
  wire dout_reg_n_63;
  wire dout_reg_n_64;
  wire dout_reg_n_65;
  wire dout_reg_n_66;
  wire dout_reg_n_67;
  wire dout_reg_n_68;
  wire dout_reg_n_69;
  wire dout_reg_n_70;
  wire dout_reg_n_71;
  wire dout_reg_n_72;
  wire dout_reg_n_73;
  wire dout_reg_n_74;
  wire dout_reg_n_75;
  wire dout_reg_n_76;
  wire dout_reg_n_77;
  wire dout_reg_n_78;
  wire dout_reg_n_79;
  wire dout_reg_n_80;
  wire dout_reg_n_81;
  wire dout_reg_n_82;
  wire dout_reg_n_83;
  wire dout_reg_n_84;
  wire dout_reg_n_85;
  wire dout_reg_n_86;
  wire dout_reg_n_87;
  wire dout_reg_n_88;
  wire dout_reg_n_89;
  wire dout_reg_n_90;
  wire dout_reg_n_91;
  wire dout_reg_n_92;
  wire dout_reg_n_93;
  wire dout_reg_n_94;
  wire dout_reg_n_95;
  wire dout_reg_n_96;
  wire dout_reg_n_97;
  wire dout_reg_n_98;
  wire dout_reg_n_99;
  wire \mul_ln16_6_reg_1025[19]_i_2_n_0 ;
  wire \mul_ln16_6_reg_1025[19]_i_3_n_0 ;
  wire \mul_ln16_6_reg_1025[19]_i_4_n_0 ;
  wire \mul_ln16_6_reg_1025[23]_i_2_n_0 ;
  wire \mul_ln16_6_reg_1025[23]_i_3_n_0 ;
  wire \mul_ln16_6_reg_1025[23]_i_4_n_0 ;
  wire \mul_ln16_6_reg_1025[23]_i_5_n_0 ;
  wire \mul_ln16_6_reg_1025[27]_i_2_n_0 ;
  wire \mul_ln16_6_reg_1025[27]_i_3_n_0 ;
  wire \mul_ln16_6_reg_1025[27]_i_4_n_0 ;
  wire \mul_ln16_6_reg_1025[27]_i_5_n_0 ;
  wire \mul_ln16_6_reg_1025[31]_i_3_n_0 ;
  wire \mul_ln16_6_reg_1025[31]_i_4_n_0 ;
  wire \mul_ln16_6_reg_1025[31]_i_5_n_0 ;
  wire \mul_ln16_6_reg_1025[31]_i_6_n_0 ;
  wire \mul_ln16_6_reg_1025_reg[19]_i_1_n_0 ;
  wire \mul_ln16_6_reg_1025_reg[19]_i_1_n_1 ;
  wire \mul_ln16_6_reg_1025_reg[19]_i_1_n_2 ;
  wire \mul_ln16_6_reg_1025_reg[19]_i_1_n_3 ;
  wire \mul_ln16_6_reg_1025_reg[23]_i_1_n_0 ;
  wire \mul_ln16_6_reg_1025_reg[23]_i_1_n_1 ;
  wire \mul_ln16_6_reg_1025_reg[23]_i_1_n_2 ;
  wire \mul_ln16_6_reg_1025_reg[23]_i_1_n_3 ;
  wire \mul_ln16_6_reg_1025_reg[27]_i_1_n_0 ;
  wire \mul_ln16_6_reg_1025_reg[27]_i_1_n_1 ;
  wire \mul_ln16_6_reg_1025_reg[27]_i_1_n_2 ;
  wire \mul_ln16_6_reg_1025_reg[27]_i_1_n_3 ;
  wire \mul_ln16_6_reg_1025_reg[31]_i_2_n_1 ;
  wire \mul_ln16_6_reg_1025_reg[31]_i_2_n_2 ;
  wire \mul_ln16_6_reg_1025_reg[31]_i_2_n_3 ;
  wire [31:0]sub_ln16_6_fu_544_p22_out;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_dout_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_reg_OVERFLOW_UNCONNECTED;
  wire NLW_dout_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dout_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_mul_ln16_6_reg_1025_reg[31]_i_2_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sub_ln16_6_fu_544_p22_out[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({sub_ln16_6_fu_544_p22_out[31],sub_ln16_6_fu_544_p22_out[31],sub_ln16_6_fu_544_p22_out[31],sub_ln16_6_fu_544_p22_out[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_reg_OVERFLOW_UNCONNECTED),
        .P({dout_reg_n_58,dout_reg_n_59,dout_reg_n_60,dout_reg_n_61,dout_reg_n_62,dout_reg_n_63,dout_reg_n_64,dout_reg_n_65,dout_reg_n_66,dout_reg_n_67,dout_reg_n_68,dout_reg_n_69,dout_reg_n_70,dout_reg_n_71,dout_reg_n_72,dout_reg_n_73,dout_reg_n_74,dout_reg_n_75,dout_reg_n_76,dout_reg_n_77,dout_reg_n_78,dout_reg_n_79,dout_reg_n_80,dout_reg_n_81,dout_reg_n_82,dout_reg_n_83,dout_reg_n_84,dout_reg_n_85,dout_reg_n_86,dout_reg_n_87,dout_reg_n_88,dout_reg_n_89,dout_reg_n_90,dout_reg_n_91,dout_reg_n_92,dout_reg_n_93,dout_reg_n_94,dout_reg_n_95,dout_reg_n_96,dout_reg_n_97,dout_reg_n_98,dout_reg_n_99,dout_reg_n_100,dout_reg_n_101,dout_reg_n_102,dout_reg_n_103,dout_reg_n_104,dout_reg_n_105}),
        .PATTERNBDETECT(NLW_dout_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_dout_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_reg_UNDERFLOW_UNCONNECTED));
  FDRE \dout_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \dout_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \dout_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \dout_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \dout_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \dout_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \dout_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \dout_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_89),
        .Q(\dout_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \dout_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \dout_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \dout_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \dout_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \dout_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \dout_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \dout_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \dout_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \dout_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_6_reg_1025[19]_i_2 
       (.I0(dout_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln16_6_reg_1025[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_6_reg_1025[19]_i_3 
       (.I0(dout_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln16_6_reg_1025[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_6_reg_1025[19]_i_4 
       (.I0(dout_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln16_6_reg_1025[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_6_reg_1025[23]_i_2 
       (.I0(dout_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln16_6_reg_1025[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_6_reg_1025[23]_i_3 
       (.I0(dout_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln16_6_reg_1025[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_6_reg_1025[23]_i_4 
       (.I0(dout_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln16_6_reg_1025[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_6_reg_1025[23]_i_5 
       (.I0(dout_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln16_6_reg_1025[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_6_reg_1025[27]_i_2 
       (.I0(dout_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln16_6_reg_1025[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_6_reg_1025[27]_i_3 
       (.I0(dout_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln16_6_reg_1025[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_6_reg_1025[27]_i_4 
       (.I0(dout_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln16_6_reg_1025[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_6_reg_1025[27]_i_5 
       (.I0(dout_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln16_6_reg_1025[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_6_reg_1025[31]_i_3 
       (.I0(dout_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\mul_ln16_6_reg_1025[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_6_reg_1025[31]_i_4 
       (.I0(dout_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\mul_ln16_6_reg_1025[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_6_reg_1025[31]_i_5 
       (.I0(dout_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\mul_ln16_6_reg_1025[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_6_reg_1025[31]_i_6 
       (.I0(dout_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln16_6_reg_1025[31]_i_6_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln16_6_reg_1025_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln16_6_reg_1025_reg[19]_i_1_n_0 ,\mul_ln16_6_reg_1025_reg[19]_i_1_n_1 ,\mul_ln16_6_reg_1025_reg[19]_i_1_n_2 ,\mul_ln16_6_reg_1025_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_103,dout_reg_n_104,dout_reg_n_105,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln16_6_reg_1025[19]_i_2_n_0 ,\mul_ln16_6_reg_1025[19]_i_3_n_0 ,\mul_ln16_6_reg_1025[19]_i_4_n_0 ,\dout_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln16_6_reg_1025_reg[23]_i_1 
       (.CI(\mul_ln16_6_reg_1025_reg[19]_i_1_n_0 ),
        .CO({\mul_ln16_6_reg_1025_reg[23]_i_1_n_0 ,\mul_ln16_6_reg_1025_reg[23]_i_1_n_1 ,\mul_ln16_6_reg_1025_reg[23]_i_1_n_2 ,\mul_ln16_6_reg_1025_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_99,dout_reg_n_100,dout_reg_n_101,dout_reg_n_102}),
        .O(D[23:20]),
        .S({\mul_ln16_6_reg_1025[23]_i_2_n_0 ,\mul_ln16_6_reg_1025[23]_i_3_n_0 ,\mul_ln16_6_reg_1025[23]_i_4_n_0 ,\mul_ln16_6_reg_1025[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln16_6_reg_1025_reg[27]_i_1 
       (.CI(\mul_ln16_6_reg_1025_reg[23]_i_1_n_0 ),
        .CO({\mul_ln16_6_reg_1025_reg[27]_i_1_n_0 ,\mul_ln16_6_reg_1025_reg[27]_i_1_n_1 ,\mul_ln16_6_reg_1025_reg[27]_i_1_n_2 ,\mul_ln16_6_reg_1025_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_95,dout_reg_n_96,dout_reg_n_97,dout_reg_n_98}),
        .O(D[27:24]),
        .S({\mul_ln16_6_reg_1025[27]_i_2_n_0 ,\mul_ln16_6_reg_1025[27]_i_3_n_0 ,\mul_ln16_6_reg_1025[27]_i_4_n_0 ,\mul_ln16_6_reg_1025[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln16_6_reg_1025_reg[31]_i_2 
       (.CI(\mul_ln16_6_reg_1025_reg[27]_i_1_n_0 ),
        .CO({\NLW_mul_ln16_6_reg_1025_reg[31]_i_2_CO_UNCONNECTED [3],\mul_ln16_6_reg_1025_reg[31]_i_2_n_1 ,\mul_ln16_6_reg_1025_reg[31]_i_2_n_2 ,\mul_ln16_6_reg_1025_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,dout_reg_n_92,dout_reg_n_93,dout_reg_n_94}),
        .O(D[31:28]),
        .S({\mul_ln16_6_reg_1025[31]_i_3_n_0 ,\mul_ln16_6_reg_1025[31]_i_4_n_0 ,\mul_ln16_6_reg_1025[31]_i_5_n_0 ,\mul_ln16_6_reg_1025[31]_i_6_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sub_ln16_6_fu_544_p22_out[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({sub_ln16_6_fu_544_p22_out[31],sub_ln16_6_fu_544_p22_out[31],sub_ln16_6_fu_544_p22_out[31],sub_ln16_6_fu_544_p22_out[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sub_ln16_6_fu_544_p22_out[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,sub_ln16_6_fu_544_p22_out[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "eucDis_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eucDis_mul_32s_32s_32_2_1_5
   (D,
    Q,
    ap_clk,
    sub_ln13_7_fu_556_p29_out);
  output [31:0]D;
  input [0:0]Q;
  input ap_clk;
  input [31:0]sub_ln13_7_fu_556_p29_out;

  wire [31:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire \dout_reg[16]__0_n_0 ;
  wire dout_reg_n_100;
  wire dout_reg_n_101;
  wire dout_reg_n_102;
  wire dout_reg_n_103;
  wire dout_reg_n_104;
  wire dout_reg_n_105;
  wire dout_reg_n_58;
  wire dout_reg_n_59;
  wire dout_reg_n_60;
  wire dout_reg_n_61;
  wire dout_reg_n_62;
  wire dout_reg_n_63;
  wire dout_reg_n_64;
  wire dout_reg_n_65;
  wire dout_reg_n_66;
  wire dout_reg_n_67;
  wire dout_reg_n_68;
  wire dout_reg_n_69;
  wire dout_reg_n_70;
  wire dout_reg_n_71;
  wire dout_reg_n_72;
  wire dout_reg_n_73;
  wire dout_reg_n_74;
  wire dout_reg_n_75;
  wire dout_reg_n_76;
  wire dout_reg_n_77;
  wire dout_reg_n_78;
  wire dout_reg_n_79;
  wire dout_reg_n_80;
  wire dout_reg_n_81;
  wire dout_reg_n_82;
  wire dout_reg_n_83;
  wire dout_reg_n_84;
  wire dout_reg_n_85;
  wire dout_reg_n_86;
  wire dout_reg_n_87;
  wire dout_reg_n_88;
  wire dout_reg_n_89;
  wire dout_reg_n_90;
  wire dout_reg_n_91;
  wire dout_reg_n_92;
  wire dout_reg_n_93;
  wire dout_reg_n_94;
  wire dout_reg_n_95;
  wire dout_reg_n_96;
  wire dout_reg_n_97;
  wire dout_reg_n_98;
  wire dout_reg_n_99;
  wire \mul_ln13_7_reg_1030[19]_i_2_n_0 ;
  wire \mul_ln13_7_reg_1030[19]_i_3_n_0 ;
  wire \mul_ln13_7_reg_1030[19]_i_4_n_0 ;
  wire \mul_ln13_7_reg_1030[23]_i_2_n_0 ;
  wire \mul_ln13_7_reg_1030[23]_i_3_n_0 ;
  wire \mul_ln13_7_reg_1030[23]_i_4_n_0 ;
  wire \mul_ln13_7_reg_1030[23]_i_5_n_0 ;
  wire \mul_ln13_7_reg_1030[27]_i_2_n_0 ;
  wire \mul_ln13_7_reg_1030[27]_i_3_n_0 ;
  wire \mul_ln13_7_reg_1030[27]_i_4_n_0 ;
  wire \mul_ln13_7_reg_1030[27]_i_5_n_0 ;
  wire \mul_ln13_7_reg_1030[31]_i_2_n_0 ;
  wire \mul_ln13_7_reg_1030[31]_i_3_n_0 ;
  wire \mul_ln13_7_reg_1030[31]_i_4_n_0 ;
  wire \mul_ln13_7_reg_1030[31]_i_5_n_0 ;
  wire \mul_ln13_7_reg_1030_reg[19]_i_1_n_0 ;
  wire \mul_ln13_7_reg_1030_reg[19]_i_1_n_1 ;
  wire \mul_ln13_7_reg_1030_reg[19]_i_1_n_2 ;
  wire \mul_ln13_7_reg_1030_reg[19]_i_1_n_3 ;
  wire \mul_ln13_7_reg_1030_reg[23]_i_1_n_0 ;
  wire \mul_ln13_7_reg_1030_reg[23]_i_1_n_1 ;
  wire \mul_ln13_7_reg_1030_reg[23]_i_1_n_2 ;
  wire \mul_ln13_7_reg_1030_reg[23]_i_1_n_3 ;
  wire \mul_ln13_7_reg_1030_reg[27]_i_1_n_0 ;
  wire \mul_ln13_7_reg_1030_reg[27]_i_1_n_1 ;
  wire \mul_ln13_7_reg_1030_reg[27]_i_1_n_2 ;
  wire \mul_ln13_7_reg_1030_reg[27]_i_1_n_3 ;
  wire \mul_ln13_7_reg_1030_reg[31]_i_1_n_1 ;
  wire \mul_ln13_7_reg_1030_reg[31]_i_1_n_2 ;
  wire \mul_ln13_7_reg_1030_reg[31]_i_1_n_3 ;
  wire [31:0]sub_ln13_7_fu_556_p29_out;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_dout_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_reg_OVERFLOW_UNCONNECTED;
  wire NLW_dout_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dout_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_mul_ln13_7_reg_1030_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sub_ln13_7_fu_556_p29_out[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({sub_ln13_7_fu_556_p29_out[31],sub_ln13_7_fu_556_p29_out[31],sub_ln13_7_fu_556_p29_out[31],sub_ln13_7_fu_556_p29_out[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_reg_OVERFLOW_UNCONNECTED),
        .P({dout_reg_n_58,dout_reg_n_59,dout_reg_n_60,dout_reg_n_61,dout_reg_n_62,dout_reg_n_63,dout_reg_n_64,dout_reg_n_65,dout_reg_n_66,dout_reg_n_67,dout_reg_n_68,dout_reg_n_69,dout_reg_n_70,dout_reg_n_71,dout_reg_n_72,dout_reg_n_73,dout_reg_n_74,dout_reg_n_75,dout_reg_n_76,dout_reg_n_77,dout_reg_n_78,dout_reg_n_79,dout_reg_n_80,dout_reg_n_81,dout_reg_n_82,dout_reg_n_83,dout_reg_n_84,dout_reg_n_85,dout_reg_n_86,dout_reg_n_87,dout_reg_n_88,dout_reg_n_89,dout_reg_n_90,dout_reg_n_91,dout_reg_n_92,dout_reg_n_93,dout_reg_n_94,dout_reg_n_95,dout_reg_n_96,dout_reg_n_97,dout_reg_n_98,dout_reg_n_99,dout_reg_n_100,dout_reg_n_101,dout_reg_n_102,dout_reg_n_103,dout_reg_n_104,dout_reg_n_105}),
        .PATTERNBDETECT(NLW_dout_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_dout_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_reg_UNDERFLOW_UNCONNECTED));
  FDRE \dout_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \dout_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \dout_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \dout_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \dout_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \dout_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \dout_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \dout_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_89),
        .Q(\dout_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \dout_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \dout_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \dout_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \dout_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \dout_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \dout_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \dout_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \dout_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \dout_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_7_reg_1030[19]_i_2 
       (.I0(dout_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln13_7_reg_1030[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_7_reg_1030[19]_i_3 
       (.I0(dout_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln13_7_reg_1030[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_7_reg_1030[19]_i_4 
       (.I0(dout_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln13_7_reg_1030[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_7_reg_1030[23]_i_2 
       (.I0(dout_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln13_7_reg_1030[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_7_reg_1030[23]_i_3 
       (.I0(dout_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln13_7_reg_1030[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_7_reg_1030[23]_i_4 
       (.I0(dout_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln13_7_reg_1030[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_7_reg_1030[23]_i_5 
       (.I0(dout_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln13_7_reg_1030[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_7_reg_1030[27]_i_2 
       (.I0(dout_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln13_7_reg_1030[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_7_reg_1030[27]_i_3 
       (.I0(dout_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln13_7_reg_1030[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_7_reg_1030[27]_i_4 
       (.I0(dout_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln13_7_reg_1030[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_7_reg_1030[27]_i_5 
       (.I0(dout_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln13_7_reg_1030[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_7_reg_1030[31]_i_2 
       (.I0(dout_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\mul_ln13_7_reg_1030[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_7_reg_1030[31]_i_3 
       (.I0(dout_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\mul_ln13_7_reg_1030[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_7_reg_1030[31]_i_4 
       (.I0(dout_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\mul_ln13_7_reg_1030[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_7_reg_1030[31]_i_5 
       (.I0(dout_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln13_7_reg_1030[31]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln13_7_reg_1030_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln13_7_reg_1030_reg[19]_i_1_n_0 ,\mul_ln13_7_reg_1030_reg[19]_i_1_n_1 ,\mul_ln13_7_reg_1030_reg[19]_i_1_n_2 ,\mul_ln13_7_reg_1030_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_103,dout_reg_n_104,dout_reg_n_105,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln13_7_reg_1030[19]_i_2_n_0 ,\mul_ln13_7_reg_1030[19]_i_3_n_0 ,\mul_ln13_7_reg_1030[19]_i_4_n_0 ,\dout_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln13_7_reg_1030_reg[23]_i_1 
       (.CI(\mul_ln13_7_reg_1030_reg[19]_i_1_n_0 ),
        .CO({\mul_ln13_7_reg_1030_reg[23]_i_1_n_0 ,\mul_ln13_7_reg_1030_reg[23]_i_1_n_1 ,\mul_ln13_7_reg_1030_reg[23]_i_1_n_2 ,\mul_ln13_7_reg_1030_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_99,dout_reg_n_100,dout_reg_n_101,dout_reg_n_102}),
        .O(D[23:20]),
        .S({\mul_ln13_7_reg_1030[23]_i_2_n_0 ,\mul_ln13_7_reg_1030[23]_i_3_n_0 ,\mul_ln13_7_reg_1030[23]_i_4_n_0 ,\mul_ln13_7_reg_1030[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln13_7_reg_1030_reg[27]_i_1 
       (.CI(\mul_ln13_7_reg_1030_reg[23]_i_1_n_0 ),
        .CO({\mul_ln13_7_reg_1030_reg[27]_i_1_n_0 ,\mul_ln13_7_reg_1030_reg[27]_i_1_n_1 ,\mul_ln13_7_reg_1030_reg[27]_i_1_n_2 ,\mul_ln13_7_reg_1030_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_95,dout_reg_n_96,dout_reg_n_97,dout_reg_n_98}),
        .O(D[27:24]),
        .S({\mul_ln13_7_reg_1030[27]_i_2_n_0 ,\mul_ln13_7_reg_1030[27]_i_3_n_0 ,\mul_ln13_7_reg_1030[27]_i_4_n_0 ,\mul_ln13_7_reg_1030[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln13_7_reg_1030_reg[31]_i_1 
       (.CI(\mul_ln13_7_reg_1030_reg[27]_i_1_n_0 ),
        .CO({\NLW_mul_ln13_7_reg_1030_reg[31]_i_1_CO_UNCONNECTED [3],\mul_ln13_7_reg_1030_reg[31]_i_1_n_1 ,\mul_ln13_7_reg_1030_reg[31]_i_1_n_2 ,\mul_ln13_7_reg_1030_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,dout_reg_n_92,dout_reg_n_93,dout_reg_n_94}),
        .O(D[31:28]),
        .S({\mul_ln13_7_reg_1030[31]_i_2_n_0 ,\mul_ln13_7_reg_1030[31]_i_3_n_0 ,\mul_ln13_7_reg_1030[31]_i_4_n_0 ,\mul_ln13_7_reg_1030[31]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sub_ln13_7_fu_556_p29_out[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({sub_ln13_7_fu_556_p29_out[31],sub_ln13_7_fu_556_p29_out[31],sub_ln13_7_fu_556_p29_out[31],sub_ln13_7_fu_556_p29_out[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sub_ln13_7_fu_556_p29_out[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,sub_ln13_7_fu_556_p29_out[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "eucDis_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eucDis_mul_32s_32s_32_2_1_6
   (D,
    Q,
    ap_clk,
    sub_ln16_7_fu_562_p21_out);
  output [31:0]D;
  input [0:0]Q;
  input ap_clk;
  input [31:0]sub_ln16_7_fu_562_p21_out;

  wire [31:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire \dout_reg[16]__0_n_0 ;
  wire dout_reg_n_100;
  wire dout_reg_n_101;
  wire dout_reg_n_102;
  wire dout_reg_n_103;
  wire dout_reg_n_104;
  wire dout_reg_n_105;
  wire dout_reg_n_58;
  wire dout_reg_n_59;
  wire dout_reg_n_60;
  wire dout_reg_n_61;
  wire dout_reg_n_62;
  wire dout_reg_n_63;
  wire dout_reg_n_64;
  wire dout_reg_n_65;
  wire dout_reg_n_66;
  wire dout_reg_n_67;
  wire dout_reg_n_68;
  wire dout_reg_n_69;
  wire dout_reg_n_70;
  wire dout_reg_n_71;
  wire dout_reg_n_72;
  wire dout_reg_n_73;
  wire dout_reg_n_74;
  wire dout_reg_n_75;
  wire dout_reg_n_76;
  wire dout_reg_n_77;
  wire dout_reg_n_78;
  wire dout_reg_n_79;
  wire dout_reg_n_80;
  wire dout_reg_n_81;
  wire dout_reg_n_82;
  wire dout_reg_n_83;
  wire dout_reg_n_84;
  wire dout_reg_n_85;
  wire dout_reg_n_86;
  wire dout_reg_n_87;
  wire dout_reg_n_88;
  wire dout_reg_n_89;
  wire dout_reg_n_90;
  wire dout_reg_n_91;
  wire dout_reg_n_92;
  wire dout_reg_n_93;
  wire dout_reg_n_94;
  wire dout_reg_n_95;
  wire dout_reg_n_96;
  wire dout_reg_n_97;
  wire dout_reg_n_98;
  wire dout_reg_n_99;
  wire \mul_ln16_7_reg_1035[19]_i_2_n_0 ;
  wire \mul_ln16_7_reg_1035[19]_i_3_n_0 ;
  wire \mul_ln16_7_reg_1035[19]_i_4_n_0 ;
  wire \mul_ln16_7_reg_1035[23]_i_2_n_0 ;
  wire \mul_ln16_7_reg_1035[23]_i_3_n_0 ;
  wire \mul_ln16_7_reg_1035[23]_i_4_n_0 ;
  wire \mul_ln16_7_reg_1035[23]_i_5_n_0 ;
  wire \mul_ln16_7_reg_1035[27]_i_2_n_0 ;
  wire \mul_ln16_7_reg_1035[27]_i_3_n_0 ;
  wire \mul_ln16_7_reg_1035[27]_i_4_n_0 ;
  wire \mul_ln16_7_reg_1035[27]_i_5_n_0 ;
  wire \mul_ln16_7_reg_1035[31]_i_3_n_0 ;
  wire \mul_ln16_7_reg_1035[31]_i_4_n_0 ;
  wire \mul_ln16_7_reg_1035[31]_i_5_n_0 ;
  wire \mul_ln16_7_reg_1035[31]_i_6_n_0 ;
  wire \mul_ln16_7_reg_1035_reg[19]_i_1_n_0 ;
  wire \mul_ln16_7_reg_1035_reg[19]_i_1_n_1 ;
  wire \mul_ln16_7_reg_1035_reg[19]_i_1_n_2 ;
  wire \mul_ln16_7_reg_1035_reg[19]_i_1_n_3 ;
  wire \mul_ln16_7_reg_1035_reg[23]_i_1_n_0 ;
  wire \mul_ln16_7_reg_1035_reg[23]_i_1_n_1 ;
  wire \mul_ln16_7_reg_1035_reg[23]_i_1_n_2 ;
  wire \mul_ln16_7_reg_1035_reg[23]_i_1_n_3 ;
  wire \mul_ln16_7_reg_1035_reg[27]_i_1_n_0 ;
  wire \mul_ln16_7_reg_1035_reg[27]_i_1_n_1 ;
  wire \mul_ln16_7_reg_1035_reg[27]_i_1_n_2 ;
  wire \mul_ln16_7_reg_1035_reg[27]_i_1_n_3 ;
  wire \mul_ln16_7_reg_1035_reg[31]_i_2_n_1 ;
  wire \mul_ln16_7_reg_1035_reg[31]_i_2_n_2 ;
  wire \mul_ln16_7_reg_1035_reg[31]_i_2_n_3 ;
  wire [31:0]sub_ln16_7_fu_562_p21_out;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_dout_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_reg_OVERFLOW_UNCONNECTED;
  wire NLW_dout_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dout_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_mul_ln16_7_reg_1035_reg[31]_i_2_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sub_ln16_7_fu_562_p21_out[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({sub_ln16_7_fu_562_p21_out[31],sub_ln16_7_fu_562_p21_out[31],sub_ln16_7_fu_562_p21_out[31],sub_ln16_7_fu_562_p21_out[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_reg_OVERFLOW_UNCONNECTED),
        .P({dout_reg_n_58,dout_reg_n_59,dout_reg_n_60,dout_reg_n_61,dout_reg_n_62,dout_reg_n_63,dout_reg_n_64,dout_reg_n_65,dout_reg_n_66,dout_reg_n_67,dout_reg_n_68,dout_reg_n_69,dout_reg_n_70,dout_reg_n_71,dout_reg_n_72,dout_reg_n_73,dout_reg_n_74,dout_reg_n_75,dout_reg_n_76,dout_reg_n_77,dout_reg_n_78,dout_reg_n_79,dout_reg_n_80,dout_reg_n_81,dout_reg_n_82,dout_reg_n_83,dout_reg_n_84,dout_reg_n_85,dout_reg_n_86,dout_reg_n_87,dout_reg_n_88,dout_reg_n_89,dout_reg_n_90,dout_reg_n_91,dout_reg_n_92,dout_reg_n_93,dout_reg_n_94,dout_reg_n_95,dout_reg_n_96,dout_reg_n_97,dout_reg_n_98,dout_reg_n_99,dout_reg_n_100,dout_reg_n_101,dout_reg_n_102,dout_reg_n_103,dout_reg_n_104,dout_reg_n_105}),
        .PATTERNBDETECT(NLW_dout_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_dout_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_reg_UNDERFLOW_UNCONNECTED));
  FDRE \dout_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \dout_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \dout_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \dout_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \dout_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \dout_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \dout_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \dout_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_89),
        .Q(\dout_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \dout_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \dout_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \dout_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \dout_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \dout_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \dout_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \dout_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \dout_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \dout_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_7_reg_1035[19]_i_2 
       (.I0(dout_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln16_7_reg_1035[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_7_reg_1035[19]_i_3 
       (.I0(dout_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln16_7_reg_1035[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_7_reg_1035[19]_i_4 
       (.I0(dout_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln16_7_reg_1035[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_7_reg_1035[23]_i_2 
       (.I0(dout_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln16_7_reg_1035[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_7_reg_1035[23]_i_3 
       (.I0(dout_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln16_7_reg_1035[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_7_reg_1035[23]_i_4 
       (.I0(dout_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln16_7_reg_1035[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_7_reg_1035[23]_i_5 
       (.I0(dout_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln16_7_reg_1035[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_7_reg_1035[27]_i_2 
       (.I0(dout_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln16_7_reg_1035[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_7_reg_1035[27]_i_3 
       (.I0(dout_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln16_7_reg_1035[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_7_reg_1035[27]_i_4 
       (.I0(dout_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln16_7_reg_1035[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_7_reg_1035[27]_i_5 
       (.I0(dout_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln16_7_reg_1035[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_7_reg_1035[31]_i_3 
       (.I0(dout_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\mul_ln16_7_reg_1035[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_7_reg_1035[31]_i_4 
       (.I0(dout_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\mul_ln16_7_reg_1035[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_7_reg_1035[31]_i_5 
       (.I0(dout_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\mul_ln16_7_reg_1035[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_7_reg_1035[31]_i_6 
       (.I0(dout_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln16_7_reg_1035[31]_i_6_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln16_7_reg_1035_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln16_7_reg_1035_reg[19]_i_1_n_0 ,\mul_ln16_7_reg_1035_reg[19]_i_1_n_1 ,\mul_ln16_7_reg_1035_reg[19]_i_1_n_2 ,\mul_ln16_7_reg_1035_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_103,dout_reg_n_104,dout_reg_n_105,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln16_7_reg_1035[19]_i_2_n_0 ,\mul_ln16_7_reg_1035[19]_i_3_n_0 ,\mul_ln16_7_reg_1035[19]_i_4_n_0 ,\dout_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln16_7_reg_1035_reg[23]_i_1 
       (.CI(\mul_ln16_7_reg_1035_reg[19]_i_1_n_0 ),
        .CO({\mul_ln16_7_reg_1035_reg[23]_i_1_n_0 ,\mul_ln16_7_reg_1035_reg[23]_i_1_n_1 ,\mul_ln16_7_reg_1035_reg[23]_i_1_n_2 ,\mul_ln16_7_reg_1035_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_99,dout_reg_n_100,dout_reg_n_101,dout_reg_n_102}),
        .O(D[23:20]),
        .S({\mul_ln16_7_reg_1035[23]_i_2_n_0 ,\mul_ln16_7_reg_1035[23]_i_3_n_0 ,\mul_ln16_7_reg_1035[23]_i_4_n_0 ,\mul_ln16_7_reg_1035[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln16_7_reg_1035_reg[27]_i_1 
       (.CI(\mul_ln16_7_reg_1035_reg[23]_i_1_n_0 ),
        .CO({\mul_ln16_7_reg_1035_reg[27]_i_1_n_0 ,\mul_ln16_7_reg_1035_reg[27]_i_1_n_1 ,\mul_ln16_7_reg_1035_reg[27]_i_1_n_2 ,\mul_ln16_7_reg_1035_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_95,dout_reg_n_96,dout_reg_n_97,dout_reg_n_98}),
        .O(D[27:24]),
        .S({\mul_ln16_7_reg_1035[27]_i_2_n_0 ,\mul_ln16_7_reg_1035[27]_i_3_n_0 ,\mul_ln16_7_reg_1035[27]_i_4_n_0 ,\mul_ln16_7_reg_1035[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln16_7_reg_1035_reg[31]_i_2 
       (.CI(\mul_ln16_7_reg_1035_reg[27]_i_1_n_0 ),
        .CO({\NLW_mul_ln16_7_reg_1035_reg[31]_i_2_CO_UNCONNECTED [3],\mul_ln16_7_reg_1035_reg[31]_i_2_n_1 ,\mul_ln16_7_reg_1035_reg[31]_i_2_n_2 ,\mul_ln16_7_reg_1035_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,dout_reg_n_92,dout_reg_n_93,dout_reg_n_94}),
        .O(D[31:28]),
        .S({\mul_ln16_7_reg_1035[31]_i_3_n_0 ,\mul_ln16_7_reg_1035[31]_i_4_n_0 ,\mul_ln16_7_reg_1035[31]_i_5_n_0 ,\mul_ln16_7_reg_1035[31]_i_6_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sub_ln16_7_fu_562_p21_out[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({sub_ln16_7_fu_562_p21_out[31],sub_ln16_7_fu_562_p21_out[31],sub_ln16_7_fu_562_p21_out[31],sub_ln16_7_fu_562_p21_out[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sub_ln16_7_fu_562_p21_out[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,sub_ln16_7_fu_562_p21_out[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "eucDis_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eucDis_mul_32s_32s_32_2_1_7
   (D,
    Q,
    ap_clk,
    sub_ln13_fu_430_p28_out);
  output [31:0]D;
  input [0:0]Q;
  input ap_clk;
  input [31:0]sub_ln13_fu_430_p28_out;

  wire [31:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire \dout_reg[16]__0_n_0 ;
  wire dout_reg_n_100;
  wire dout_reg_n_101;
  wire dout_reg_n_102;
  wire dout_reg_n_103;
  wire dout_reg_n_104;
  wire dout_reg_n_105;
  wire dout_reg_n_58;
  wire dout_reg_n_59;
  wire dout_reg_n_60;
  wire dout_reg_n_61;
  wire dout_reg_n_62;
  wire dout_reg_n_63;
  wire dout_reg_n_64;
  wire dout_reg_n_65;
  wire dout_reg_n_66;
  wire dout_reg_n_67;
  wire dout_reg_n_68;
  wire dout_reg_n_69;
  wire dout_reg_n_70;
  wire dout_reg_n_71;
  wire dout_reg_n_72;
  wire dout_reg_n_73;
  wire dout_reg_n_74;
  wire dout_reg_n_75;
  wire dout_reg_n_76;
  wire dout_reg_n_77;
  wire dout_reg_n_78;
  wire dout_reg_n_79;
  wire dout_reg_n_80;
  wire dout_reg_n_81;
  wire dout_reg_n_82;
  wire dout_reg_n_83;
  wire dout_reg_n_84;
  wire dout_reg_n_85;
  wire dout_reg_n_86;
  wire dout_reg_n_87;
  wire dout_reg_n_88;
  wire dout_reg_n_89;
  wire dout_reg_n_90;
  wire dout_reg_n_91;
  wire dout_reg_n_92;
  wire dout_reg_n_93;
  wire dout_reg_n_94;
  wire dout_reg_n_95;
  wire dout_reg_n_96;
  wire dout_reg_n_97;
  wire dout_reg_n_98;
  wire dout_reg_n_99;
  wire \mul_ln13_reg_960[19]_i_2_n_0 ;
  wire \mul_ln13_reg_960[19]_i_3_n_0 ;
  wire \mul_ln13_reg_960[19]_i_4_n_0 ;
  wire \mul_ln13_reg_960[23]_i_2_n_0 ;
  wire \mul_ln13_reg_960[23]_i_3_n_0 ;
  wire \mul_ln13_reg_960[23]_i_4_n_0 ;
  wire \mul_ln13_reg_960[23]_i_5_n_0 ;
  wire \mul_ln13_reg_960[27]_i_2_n_0 ;
  wire \mul_ln13_reg_960[27]_i_3_n_0 ;
  wire \mul_ln13_reg_960[27]_i_4_n_0 ;
  wire \mul_ln13_reg_960[27]_i_5_n_0 ;
  wire \mul_ln13_reg_960[31]_i_2_n_0 ;
  wire \mul_ln13_reg_960[31]_i_3_n_0 ;
  wire \mul_ln13_reg_960[31]_i_4_n_0 ;
  wire \mul_ln13_reg_960[31]_i_5_n_0 ;
  wire \mul_ln13_reg_960_reg[19]_i_1_n_0 ;
  wire \mul_ln13_reg_960_reg[19]_i_1_n_1 ;
  wire \mul_ln13_reg_960_reg[19]_i_1_n_2 ;
  wire \mul_ln13_reg_960_reg[19]_i_1_n_3 ;
  wire \mul_ln13_reg_960_reg[23]_i_1_n_0 ;
  wire \mul_ln13_reg_960_reg[23]_i_1_n_1 ;
  wire \mul_ln13_reg_960_reg[23]_i_1_n_2 ;
  wire \mul_ln13_reg_960_reg[23]_i_1_n_3 ;
  wire \mul_ln13_reg_960_reg[27]_i_1_n_0 ;
  wire \mul_ln13_reg_960_reg[27]_i_1_n_1 ;
  wire \mul_ln13_reg_960_reg[27]_i_1_n_2 ;
  wire \mul_ln13_reg_960_reg[27]_i_1_n_3 ;
  wire \mul_ln13_reg_960_reg[31]_i_1_n_1 ;
  wire \mul_ln13_reg_960_reg[31]_i_1_n_2 ;
  wire \mul_ln13_reg_960_reg[31]_i_1_n_3 ;
  wire [31:0]sub_ln13_fu_430_p28_out;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_dout_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_reg_OVERFLOW_UNCONNECTED;
  wire NLW_dout_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dout_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_mul_ln13_reg_960_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sub_ln13_fu_430_p28_out[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({sub_ln13_fu_430_p28_out[31],sub_ln13_fu_430_p28_out[31],sub_ln13_fu_430_p28_out[31],sub_ln13_fu_430_p28_out[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_reg_OVERFLOW_UNCONNECTED),
        .P({dout_reg_n_58,dout_reg_n_59,dout_reg_n_60,dout_reg_n_61,dout_reg_n_62,dout_reg_n_63,dout_reg_n_64,dout_reg_n_65,dout_reg_n_66,dout_reg_n_67,dout_reg_n_68,dout_reg_n_69,dout_reg_n_70,dout_reg_n_71,dout_reg_n_72,dout_reg_n_73,dout_reg_n_74,dout_reg_n_75,dout_reg_n_76,dout_reg_n_77,dout_reg_n_78,dout_reg_n_79,dout_reg_n_80,dout_reg_n_81,dout_reg_n_82,dout_reg_n_83,dout_reg_n_84,dout_reg_n_85,dout_reg_n_86,dout_reg_n_87,dout_reg_n_88,dout_reg_n_89,dout_reg_n_90,dout_reg_n_91,dout_reg_n_92,dout_reg_n_93,dout_reg_n_94,dout_reg_n_95,dout_reg_n_96,dout_reg_n_97,dout_reg_n_98,dout_reg_n_99,dout_reg_n_100,dout_reg_n_101,dout_reg_n_102,dout_reg_n_103,dout_reg_n_104,dout_reg_n_105}),
        .PATTERNBDETECT(NLW_dout_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_dout_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_reg_UNDERFLOW_UNCONNECTED));
  FDRE \dout_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \dout_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \dout_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \dout_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \dout_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \dout_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \dout_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \dout_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_89),
        .Q(\dout_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \dout_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \dout_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \dout_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \dout_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \dout_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \dout_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \dout_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \dout_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \dout_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_reg_960[19]_i_2 
       (.I0(dout_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln13_reg_960[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_reg_960[19]_i_3 
       (.I0(dout_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln13_reg_960[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_reg_960[19]_i_4 
       (.I0(dout_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln13_reg_960[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_reg_960[23]_i_2 
       (.I0(dout_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln13_reg_960[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_reg_960[23]_i_3 
       (.I0(dout_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln13_reg_960[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_reg_960[23]_i_4 
       (.I0(dout_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln13_reg_960[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_reg_960[23]_i_5 
       (.I0(dout_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln13_reg_960[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_reg_960[27]_i_2 
       (.I0(dout_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln13_reg_960[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_reg_960[27]_i_3 
       (.I0(dout_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln13_reg_960[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_reg_960[27]_i_4 
       (.I0(dout_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln13_reg_960[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_reg_960[27]_i_5 
       (.I0(dout_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln13_reg_960[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_reg_960[31]_i_2 
       (.I0(dout_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\mul_ln13_reg_960[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_reg_960[31]_i_3 
       (.I0(dout_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\mul_ln13_reg_960[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_reg_960[31]_i_4 
       (.I0(dout_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\mul_ln13_reg_960[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_reg_960[31]_i_5 
       (.I0(dout_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln13_reg_960[31]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln13_reg_960_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln13_reg_960_reg[19]_i_1_n_0 ,\mul_ln13_reg_960_reg[19]_i_1_n_1 ,\mul_ln13_reg_960_reg[19]_i_1_n_2 ,\mul_ln13_reg_960_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_103,dout_reg_n_104,dout_reg_n_105,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln13_reg_960[19]_i_2_n_0 ,\mul_ln13_reg_960[19]_i_3_n_0 ,\mul_ln13_reg_960[19]_i_4_n_0 ,\dout_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln13_reg_960_reg[23]_i_1 
       (.CI(\mul_ln13_reg_960_reg[19]_i_1_n_0 ),
        .CO({\mul_ln13_reg_960_reg[23]_i_1_n_0 ,\mul_ln13_reg_960_reg[23]_i_1_n_1 ,\mul_ln13_reg_960_reg[23]_i_1_n_2 ,\mul_ln13_reg_960_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_99,dout_reg_n_100,dout_reg_n_101,dout_reg_n_102}),
        .O(D[23:20]),
        .S({\mul_ln13_reg_960[23]_i_2_n_0 ,\mul_ln13_reg_960[23]_i_3_n_0 ,\mul_ln13_reg_960[23]_i_4_n_0 ,\mul_ln13_reg_960[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln13_reg_960_reg[27]_i_1 
       (.CI(\mul_ln13_reg_960_reg[23]_i_1_n_0 ),
        .CO({\mul_ln13_reg_960_reg[27]_i_1_n_0 ,\mul_ln13_reg_960_reg[27]_i_1_n_1 ,\mul_ln13_reg_960_reg[27]_i_1_n_2 ,\mul_ln13_reg_960_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_95,dout_reg_n_96,dout_reg_n_97,dout_reg_n_98}),
        .O(D[27:24]),
        .S({\mul_ln13_reg_960[27]_i_2_n_0 ,\mul_ln13_reg_960[27]_i_3_n_0 ,\mul_ln13_reg_960[27]_i_4_n_0 ,\mul_ln13_reg_960[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln13_reg_960_reg[31]_i_1 
       (.CI(\mul_ln13_reg_960_reg[27]_i_1_n_0 ),
        .CO({\NLW_mul_ln13_reg_960_reg[31]_i_1_CO_UNCONNECTED [3],\mul_ln13_reg_960_reg[31]_i_1_n_1 ,\mul_ln13_reg_960_reg[31]_i_1_n_2 ,\mul_ln13_reg_960_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,dout_reg_n_92,dout_reg_n_93,dout_reg_n_94}),
        .O(D[31:28]),
        .S({\mul_ln13_reg_960[31]_i_2_n_0 ,\mul_ln13_reg_960[31]_i_3_n_0 ,\mul_ln13_reg_960[31]_i_4_n_0 ,\mul_ln13_reg_960[31]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sub_ln13_fu_430_p28_out[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({sub_ln13_fu_430_p28_out[31],sub_ln13_fu_430_p28_out[31],sub_ln13_fu_430_p28_out[31],sub_ln13_fu_430_p28_out[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sub_ln13_fu_430_p28_out[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,sub_ln13_fu_430_p28_out[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "eucDis_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eucDis_mul_32s_32s_32_2_1_8
   (D,
    Q,
    ap_clk,
    sub_ln16_fu_436_p20_out);
  output [31:0]D;
  input [0:0]Q;
  input ap_clk;
  input [31:0]sub_ln16_fu_436_p20_out;

  wire [31:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire \dout_reg[16]__0_n_0 ;
  wire dout_reg_n_100;
  wire dout_reg_n_101;
  wire dout_reg_n_102;
  wire dout_reg_n_103;
  wire dout_reg_n_104;
  wire dout_reg_n_105;
  wire dout_reg_n_58;
  wire dout_reg_n_59;
  wire dout_reg_n_60;
  wire dout_reg_n_61;
  wire dout_reg_n_62;
  wire dout_reg_n_63;
  wire dout_reg_n_64;
  wire dout_reg_n_65;
  wire dout_reg_n_66;
  wire dout_reg_n_67;
  wire dout_reg_n_68;
  wire dout_reg_n_69;
  wire dout_reg_n_70;
  wire dout_reg_n_71;
  wire dout_reg_n_72;
  wire dout_reg_n_73;
  wire dout_reg_n_74;
  wire dout_reg_n_75;
  wire dout_reg_n_76;
  wire dout_reg_n_77;
  wire dout_reg_n_78;
  wire dout_reg_n_79;
  wire dout_reg_n_80;
  wire dout_reg_n_81;
  wire dout_reg_n_82;
  wire dout_reg_n_83;
  wire dout_reg_n_84;
  wire dout_reg_n_85;
  wire dout_reg_n_86;
  wire dout_reg_n_87;
  wire dout_reg_n_88;
  wire dout_reg_n_89;
  wire dout_reg_n_90;
  wire dout_reg_n_91;
  wire dout_reg_n_92;
  wire dout_reg_n_93;
  wire dout_reg_n_94;
  wire dout_reg_n_95;
  wire dout_reg_n_96;
  wire dout_reg_n_97;
  wire dout_reg_n_98;
  wire dout_reg_n_99;
  wire \mul_ln16_reg_965[19]_i_2_n_0 ;
  wire \mul_ln16_reg_965[19]_i_3_n_0 ;
  wire \mul_ln16_reg_965[19]_i_4_n_0 ;
  wire \mul_ln16_reg_965[23]_i_2_n_0 ;
  wire \mul_ln16_reg_965[23]_i_3_n_0 ;
  wire \mul_ln16_reg_965[23]_i_4_n_0 ;
  wire \mul_ln16_reg_965[23]_i_5_n_0 ;
  wire \mul_ln16_reg_965[27]_i_2_n_0 ;
  wire \mul_ln16_reg_965[27]_i_3_n_0 ;
  wire \mul_ln16_reg_965[27]_i_4_n_0 ;
  wire \mul_ln16_reg_965[27]_i_5_n_0 ;
  wire \mul_ln16_reg_965[31]_i_3_n_0 ;
  wire \mul_ln16_reg_965[31]_i_4_n_0 ;
  wire \mul_ln16_reg_965[31]_i_5_n_0 ;
  wire \mul_ln16_reg_965[31]_i_6_n_0 ;
  wire \mul_ln16_reg_965_reg[19]_i_1_n_0 ;
  wire \mul_ln16_reg_965_reg[19]_i_1_n_1 ;
  wire \mul_ln16_reg_965_reg[19]_i_1_n_2 ;
  wire \mul_ln16_reg_965_reg[19]_i_1_n_3 ;
  wire \mul_ln16_reg_965_reg[23]_i_1_n_0 ;
  wire \mul_ln16_reg_965_reg[23]_i_1_n_1 ;
  wire \mul_ln16_reg_965_reg[23]_i_1_n_2 ;
  wire \mul_ln16_reg_965_reg[23]_i_1_n_3 ;
  wire \mul_ln16_reg_965_reg[27]_i_1_n_0 ;
  wire \mul_ln16_reg_965_reg[27]_i_1_n_1 ;
  wire \mul_ln16_reg_965_reg[27]_i_1_n_2 ;
  wire \mul_ln16_reg_965_reg[27]_i_1_n_3 ;
  wire \mul_ln16_reg_965_reg[31]_i_2_n_1 ;
  wire \mul_ln16_reg_965_reg[31]_i_2_n_2 ;
  wire \mul_ln16_reg_965_reg[31]_i_2_n_3 ;
  wire [31:0]sub_ln16_fu_436_p20_out;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_dout_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_reg_OVERFLOW_UNCONNECTED;
  wire NLW_dout_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dout_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_mul_ln16_reg_965_reg[31]_i_2_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sub_ln16_fu_436_p20_out[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({sub_ln16_fu_436_p20_out[31],sub_ln16_fu_436_p20_out[31],sub_ln16_fu_436_p20_out[31],sub_ln16_fu_436_p20_out[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_reg_OVERFLOW_UNCONNECTED),
        .P({dout_reg_n_58,dout_reg_n_59,dout_reg_n_60,dout_reg_n_61,dout_reg_n_62,dout_reg_n_63,dout_reg_n_64,dout_reg_n_65,dout_reg_n_66,dout_reg_n_67,dout_reg_n_68,dout_reg_n_69,dout_reg_n_70,dout_reg_n_71,dout_reg_n_72,dout_reg_n_73,dout_reg_n_74,dout_reg_n_75,dout_reg_n_76,dout_reg_n_77,dout_reg_n_78,dout_reg_n_79,dout_reg_n_80,dout_reg_n_81,dout_reg_n_82,dout_reg_n_83,dout_reg_n_84,dout_reg_n_85,dout_reg_n_86,dout_reg_n_87,dout_reg_n_88,dout_reg_n_89,dout_reg_n_90,dout_reg_n_91,dout_reg_n_92,dout_reg_n_93,dout_reg_n_94,dout_reg_n_95,dout_reg_n_96,dout_reg_n_97,dout_reg_n_98,dout_reg_n_99,dout_reg_n_100,dout_reg_n_101,dout_reg_n_102,dout_reg_n_103,dout_reg_n_104,dout_reg_n_105}),
        .PATTERNBDETECT(NLW_dout_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_dout_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_reg_UNDERFLOW_UNCONNECTED));
  FDRE \dout_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \dout_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \dout_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \dout_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \dout_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \dout_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \dout_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \dout_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_89),
        .Q(\dout_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \dout_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \dout_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \dout_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \dout_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \dout_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \dout_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \dout_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \dout_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \dout_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_reg_965[19]_i_2 
       (.I0(dout_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln16_reg_965[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_reg_965[19]_i_3 
       (.I0(dout_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln16_reg_965[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_reg_965[19]_i_4 
       (.I0(dout_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln16_reg_965[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_reg_965[23]_i_2 
       (.I0(dout_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln16_reg_965[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_reg_965[23]_i_3 
       (.I0(dout_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln16_reg_965[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_reg_965[23]_i_4 
       (.I0(dout_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln16_reg_965[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_reg_965[23]_i_5 
       (.I0(dout_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln16_reg_965[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_reg_965[27]_i_2 
       (.I0(dout_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln16_reg_965[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_reg_965[27]_i_3 
       (.I0(dout_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln16_reg_965[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_reg_965[27]_i_4 
       (.I0(dout_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln16_reg_965[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_reg_965[27]_i_5 
       (.I0(dout_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln16_reg_965[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_reg_965[31]_i_3 
       (.I0(dout_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\mul_ln16_reg_965[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_reg_965[31]_i_4 
       (.I0(dout_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\mul_ln16_reg_965[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_reg_965[31]_i_5 
       (.I0(dout_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\mul_ln16_reg_965[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln16_reg_965[31]_i_6 
       (.I0(dout_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln16_reg_965[31]_i_6_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln16_reg_965_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln16_reg_965_reg[19]_i_1_n_0 ,\mul_ln16_reg_965_reg[19]_i_1_n_1 ,\mul_ln16_reg_965_reg[19]_i_1_n_2 ,\mul_ln16_reg_965_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_103,dout_reg_n_104,dout_reg_n_105,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln16_reg_965[19]_i_2_n_0 ,\mul_ln16_reg_965[19]_i_3_n_0 ,\mul_ln16_reg_965[19]_i_4_n_0 ,\dout_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln16_reg_965_reg[23]_i_1 
       (.CI(\mul_ln16_reg_965_reg[19]_i_1_n_0 ),
        .CO({\mul_ln16_reg_965_reg[23]_i_1_n_0 ,\mul_ln16_reg_965_reg[23]_i_1_n_1 ,\mul_ln16_reg_965_reg[23]_i_1_n_2 ,\mul_ln16_reg_965_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_99,dout_reg_n_100,dout_reg_n_101,dout_reg_n_102}),
        .O(D[23:20]),
        .S({\mul_ln16_reg_965[23]_i_2_n_0 ,\mul_ln16_reg_965[23]_i_3_n_0 ,\mul_ln16_reg_965[23]_i_4_n_0 ,\mul_ln16_reg_965[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln16_reg_965_reg[27]_i_1 
       (.CI(\mul_ln16_reg_965_reg[23]_i_1_n_0 ),
        .CO({\mul_ln16_reg_965_reg[27]_i_1_n_0 ,\mul_ln16_reg_965_reg[27]_i_1_n_1 ,\mul_ln16_reg_965_reg[27]_i_1_n_2 ,\mul_ln16_reg_965_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_95,dout_reg_n_96,dout_reg_n_97,dout_reg_n_98}),
        .O(D[27:24]),
        .S({\mul_ln16_reg_965[27]_i_2_n_0 ,\mul_ln16_reg_965[27]_i_3_n_0 ,\mul_ln16_reg_965[27]_i_4_n_0 ,\mul_ln16_reg_965[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln16_reg_965_reg[31]_i_2 
       (.CI(\mul_ln16_reg_965_reg[27]_i_1_n_0 ),
        .CO({\NLW_mul_ln16_reg_965_reg[31]_i_2_CO_UNCONNECTED [3],\mul_ln16_reg_965_reg[31]_i_2_n_1 ,\mul_ln16_reg_965_reg[31]_i_2_n_2 ,\mul_ln16_reg_965_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,dout_reg_n_92,dout_reg_n_93,dout_reg_n_94}),
        .O(D[31:28]),
        .S({\mul_ln16_reg_965[31]_i_3_n_0 ,\mul_ln16_reg_965[31]_i_4_n_0 ,\mul_ln16_reg_965[31]_i_5_n_0 ,\mul_ln16_reg_965[31]_i_6_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sub_ln16_fu_436_p20_out[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({sub_ln16_fu_436_p20_out[31],sub_ln16_fu_436_p20_out[31],sub_ln16_fu_436_p20_out[31],sub_ln16_fu_436_p20_out[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sub_ln16_fu_436_p20_out[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,sub_ln16_fu_436_p20_out[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "eucDis_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eucDis_mul_32s_32s_32_2_1_9
   (D,
    Q,
    ap_clk,
    sub_ln13_1_fu_448_p215_out);
  output [31:0]D;
  input [0:0]Q;
  input ap_clk;
  input [31:0]sub_ln13_1_fu_448_p215_out;

  wire [31:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire \dout_reg[16]__0_n_0 ;
  wire dout_reg_n_100;
  wire dout_reg_n_101;
  wire dout_reg_n_102;
  wire dout_reg_n_103;
  wire dout_reg_n_104;
  wire dout_reg_n_105;
  wire dout_reg_n_58;
  wire dout_reg_n_59;
  wire dout_reg_n_60;
  wire dout_reg_n_61;
  wire dout_reg_n_62;
  wire dout_reg_n_63;
  wire dout_reg_n_64;
  wire dout_reg_n_65;
  wire dout_reg_n_66;
  wire dout_reg_n_67;
  wire dout_reg_n_68;
  wire dout_reg_n_69;
  wire dout_reg_n_70;
  wire dout_reg_n_71;
  wire dout_reg_n_72;
  wire dout_reg_n_73;
  wire dout_reg_n_74;
  wire dout_reg_n_75;
  wire dout_reg_n_76;
  wire dout_reg_n_77;
  wire dout_reg_n_78;
  wire dout_reg_n_79;
  wire dout_reg_n_80;
  wire dout_reg_n_81;
  wire dout_reg_n_82;
  wire dout_reg_n_83;
  wire dout_reg_n_84;
  wire dout_reg_n_85;
  wire dout_reg_n_86;
  wire dout_reg_n_87;
  wire dout_reg_n_88;
  wire dout_reg_n_89;
  wire dout_reg_n_90;
  wire dout_reg_n_91;
  wire dout_reg_n_92;
  wire dout_reg_n_93;
  wire dout_reg_n_94;
  wire dout_reg_n_95;
  wire dout_reg_n_96;
  wire dout_reg_n_97;
  wire dout_reg_n_98;
  wire dout_reg_n_99;
  wire \mul_ln13_1_reg_970[19]_i_2_n_0 ;
  wire \mul_ln13_1_reg_970[19]_i_3_n_0 ;
  wire \mul_ln13_1_reg_970[19]_i_4_n_0 ;
  wire \mul_ln13_1_reg_970[23]_i_2_n_0 ;
  wire \mul_ln13_1_reg_970[23]_i_3_n_0 ;
  wire \mul_ln13_1_reg_970[23]_i_4_n_0 ;
  wire \mul_ln13_1_reg_970[23]_i_5_n_0 ;
  wire \mul_ln13_1_reg_970[27]_i_2_n_0 ;
  wire \mul_ln13_1_reg_970[27]_i_3_n_0 ;
  wire \mul_ln13_1_reg_970[27]_i_4_n_0 ;
  wire \mul_ln13_1_reg_970[27]_i_5_n_0 ;
  wire \mul_ln13_1_reg_970[31]_i_2_n_0 ;
  wire \mul_ln13_1_reg_970[31]_i_3_n_0 ;
  wire \mul_ln13_1_reg_970[31]_i_4_n_0 ;
  wire \mul_ln13_1_reg_970[31]_i_5_n_0 ;
  wire \mul_ln13_1_reg_970_reg[19]_i_1_n_0 ;
  wire \mul_ln13_1_reg_970_reg[19]_i_1_n_1 ;
  wire \mul_ln13_1_reg_970_reg[19]_i_1_n_2 ;
  wire \mul_ln13_1_reg_970_reg[19]_i_1_n_3 ;
  wire \mul_ln13_1_reg_970_reg[23]_i_1_n_0 ;
  wire \mul_ln13_1_reg_970_reg[23]_i_1_n_1 ;
  wire \mul_ln13_1_reg_970_reg[23]_i_1_n_2 ;
  wire \mul_ln13_1_reg_970_reg[23]_i_1_n_3 ;
  wire \mul_ln13_1_reg_970_reg[27]_i_1_n_0 ;
  wire \mul_ln13_1_reg_970_reg[27]_i_1_n_1 ;
  wire \mul_ln13_1_reg_970_reg[27]_i_1_n_2 ;
  wire \mul_ln13_1_reg_970_reg[27]_i_1_n_3 ;
  wire \mul_ln13_1_reg_970_reg[31]_i_1_n_1 ;
  wire \mul_ln13_1_reg_970_reg[31]_i_1_n_2 ;
  wire \mul_ln13_1_reg_970_reg[31]_i_1_n_3 ;
  wire [31:0]sub_ln13_1_fu_448_p215_out;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_dout_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_reg_OVERFLOW_UNCONNECTED;
  wire NLW_dout_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dout_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_mul_ln13_1_reg_970_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sub_ln13_1_fu_448_p215_out[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({sub_ln13_1_fu_448_p215_out[31],sub_ln13_1_fu_448_p215_out[31],sub_ln13_1_fu_448_p215_out[31],sub_ln13_1_fu_448_p215_out[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_reg_OVERFLOW_UNCONNECTED),
        .P({dout_reg_n_58,dout_reg_n_59,dout_reg_n_60,dout_reg_n_61,dout_reg_n_62,dout_reg_n_63,dout_reg_n_64,dout_reg_n_65,dout_reg_n_66,dout_reg_n_67,dout_reg_n_68,dout_reg_n_69,dout_reg_n_70,dout_reg_n_71,dout_reg_n_72,dout_reg_n_73,dout_reg_n_74,dout_reg_n_75,dout_reg_n_76,dout_reg_n_77,dout_reg_n_78,dout_reg_n_79,dout_reg_n_80,dout_reg_n_81,dout_reg_n_82,dout_reg_n_83,dout_reg_n_84,dout_reg_n_85,dout_reg_n_86,dout_reg_n_87,dout_reg_n_88,dout_reg_n_89,dout_reg_n_90,dout_reg_n_91,dout_reg_n_92,dout_reg_n_93,dout_reg_n_94,dout_reg_n_95,dout_reg_n_96,dout_reg_n_97,dout_reg_n_98,dout_reg_n_99,dout_reg_n_100,dout_reg_n_101,dout_reg_n_102,dout_reg_n_103,dout_reg_n_104,dout_reg_n_105}),
        .PATTERNBDETECT(NLW_dout_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_dout_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_reg_UNDERFLOW_UNCONNECTED));
  FDRE \dout_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \dout_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \dout_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \dout_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \dout_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \dout_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \dout_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \dout_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_89),
        .Q(\dout_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \dout_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \dout_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \dout_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \dout_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \dout_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \dout_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \dout_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \dout_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \dout_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_1_reg_970[19]_i_2 
       (.I0(dout_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln13_1_reg_970[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_1_reg_970[19]_i_3 
       (.I0(dout_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln13_1_reg_970[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_1_reg_970[19]_i_4 
       (.I0(dout_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln13_1_reg_970[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_1_reg_970[23]_i_2 
       (.I0(dout_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln13_1_reg_970[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_1_reg_970[23]_i_3 
       (.I0(dout_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln13_1_reg_970[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_1_reg_970[23]_i_4 
       (.I0(dout_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln13_1_reg_970[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_1_reg_970[23]_i_5 
       (.I0(dout_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln13_1_reg_970[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_1_reg_970[27]_i_2 
       (.I0(dout_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln13_1_reg_970[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_1_reg_970[27]_i_3 
       (.I0(dout_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln13_1_reg_970[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_1_reg_970[27]_i_4 
       (.I0(dout_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln13_1_reg_970[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_1_reg_970[27]_i_5 
       (.I0(dout_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln13_1_reg_970[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_1_reg_970[31]_i_2 
       (.I0(dout_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\mul_ln13_1_reg_970[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_1_reg_970[31]_i_3 
       (.I0(dout_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\mul_ln13_1_reg_970[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_1_reg_970[31]_i_4 
       (.I0(dout_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\mul_ln13_1_reg_970[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_1_reg_970[31]_i_5 
       (.I0(dout_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln13_1_reg_970[31]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln13_1_reg_970_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln13_1_reg_970_reg[19]_i_1_n_0 ,\mul_ln13_1_reg_970_reg[19]_i_1_n_1 ,\mul_ln13_1_reg_970_reg[19]_i_1_n_2 ,\mul_ln13_1_reg_970_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_103,dout_reg_n_104,dout_reg_n_105,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln13_1_reg_970[19]_i_2_n_0 ,\mul_ln13_1_reg_970[19]_i_3_n_0 ,\mul_ln13_1_reg_970[19]_i_4_n_0 ,\dout_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln13_1_reg_970_reg[23]_i_1 
       (.CI(\mul_ln13_1_reg_970_reg[19]_i_1_n_0 ),
        .CO({\mul_ln13_1_reg_970_reg[23]_i_1_n_0 ,\mul_ln13_1_reg_970_reg[23]_i_1_n_1 ,\mul_ln13_1_reg_970_reg[23]_i_1_n_2 ,\mul_ln13_1_reg_970_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_99,dout_reg_n_100,dout_reg_n_101,dout_reg_n_102}),
        .O(D[23:20]),
        .S({\mul_ln13_1_reg_970[23]_i_2_n_0 ,\mul_ln13_1_reg_970[23]_i_3_n_0 ,\mul_ln13_1_reg_970[23]_i_4_n_0 ,\mul_ln13_1_reg_970[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln13_1_reg_970_reg[27]_i_1 
       (.CI(\mul_ln13_1_reg_970_reg[23]_i_1_n_0 ),
        .CO({\mul_ln13_1_reg_970_reg[27]_i_1_n_0 ,\mul_ln13_1_reg_970_reg[27]_i_1_n_1 ,\mul_ln13_1_reg_970_reg[27]_i_1_n_2 ,\mul_ln13_1_reg_970_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_95,dout_reg_n_96,dout_reg_n_97,dout_reg_n_98}),
        .O(D[27:24]),
        .S({\mul_ln13_1_reg_970[27]_i_2_n_0 ,\mul_ln13_1_reg_970[27]_i_3_n_0 ,\mul_ln13_1_reg_970[27]_i_4_n_0 ,\mul_ln13_1_reg_970[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln13_1_reg_970_reg[31]_i_1 
       (.CI(\mul_ln13_1_reg_970_reg[27]_i_1_n_0 ),
        .CO({\NLW_mul_ln13_1_reg_970_reg[31]_i_1_CO_UNCONNECTED [3],\mul_ln13_1_reg_970_reg[31]_i_1_n_1 ,\mul_ln13_1_reg_970_reg[31]_i_1_n_2 ,\mul_ln13_1_reg_970_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,dout_reg_n_92,dout_reg_n_93,dout_reg_n_94}),
        .O(D[31:28]),
        .S({\mul_ln13_1_reg_970[31]_i_2_n_0 ,\mul_ln13_1_reg_970[31]_i_3_n_0 ,\mul_ln13_1_reg_970[31]_i_4_n_0 ,\mul_ln13_1_reg_970[31]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sub_ln13_1_fu_448_p215_out[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({sub_ln13_1_fu_448_p215_out[31],sub_ln13_1_fu_448_p215_out[31],sub_ln13_1_fu_448_p215_out[31],sub_ln13_1_fu_448_p215_out[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sub_ln13_1_fu_448_p215_out[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,sub_ln13_1_fu_448_p215_out[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eucDis_sqrt_fixed_33_33_s
   (CO,
    \x_l_I_V_44_reg_1627_reg[32]__0_0 ,
    ap_return,
    Q,
    ap_clk,
    S);
  output [0:0]CO;
  output [0:0]\x_l_I_V_44_reg_1627_reg[32]__0_0 ;
  output [16:0]ap_return;
  input [31:0]Q;
  input ap_clk;
  input [0:0]S;

  wire [0:0]CO;
  wire [31:0]Q;
  wire [0:0]S;
  wire ap_clk;
  wire [16:0]ap_return;
  wire icmp_ln443_11_fu_1094_p2;
  wire icmp_ln443_11_reg_1593;
  wire \icmp_ln443_11_reg_1593[0]_i_10_n_0 ;
  wire \icmp_ln443_11_reg_1593[0]_i_11_n_0 ;
  wire \icmp_ln443_11_reg_1593[0]_i_12_n_0 ;
  wire \icmp_ln443_11_reg_1593[0]_i_13_n_0 ;
  wire \icmp_ln443_11_reg_1593[0]_i_14_n_0 ;
  wire \icmp_ln443_11_reg_1593[0]_i_15_n_0 ;
  wire \icmp_ln443_11_reg_1593[0]_i_16_n_0 ;
  wire \icmp_ln443_11_reg_1593[0]_i_17_n_0 ;
  wire \icmp_ln443_11_reg_1593[0]_i_3_n_0 ;
  wire \icmp_ln443_11_reg_1593[0]_i_4_n_0 ;
  wire \icmp_ln443_11_reg_1593[0]_i_5_n_0 ;
  wire \icmp_ln443_11_reg_1593[0]_i_6_n_0 ;
  wire \icmp_ln443_11_reg_1593[0]_i_7_n_0 ;
  wire \icmp_ln443_11_reg_1593[0]_i_8_n_0 ;
  wire \icmp_ln443_11_reg_1593[0]_i_9_n_0 ;
  wire \icmp_ln443_11_reg_1593_reg[0]_i_1_n_1 ;
  wire \icmp_ln443_11_reg_1593_reg[0]_i_1_n_2 ;
  wire \icmp_ln443_11_reg_1593_reg[0]_i_1_n_3 ;
  wire \icmp_ln443_11_reg_1593_reg[0]_i_2_n_0 ;
  wire \icmp_ln443_11_reg_1593_reg[0]_i_2_n_1 ;
  wire \icmp_ln443_11_reg_1593_reg[0]_i_2_n_2 ;
  wire \icmp_ln443_11_reg_1593_reg[0]_i_2_n_3 ;
  wire icmp_ln443_13_fu_1251_p2;
  wire icmp_ln443_13_reg_1616;
  wire \icmp_ln443_13_reg_1616[0]_i_10_n_0 ;
  wire \icmp_ln443_13_reg_1616[0]_i_11_n_0 ;
  wire \icmp_ln443_13_reg_1616[0]_i_12_n_0 ;
  wire \icmp_ln443_13_reg_1616[0]_i_13_n_0 ;
  wire \icmp_ln443_13_reg_1616[0]_i_14_n_0 ;
  wire \icmp_ln443_13_reg_1616[0]_i_15_n_0 ;
  wire \icmp_ln443_13_reg_1616[0]_i_16_n_0 ;
  wire \icmp_ln443_13_reg_1616[0]_i_17_n_0 ;
  wire \icmp_ln443_13_reg_1616[0]_i_18_n_0 ;
  wire \icmp_ln443_13_reg_1616[0]_i_19_n_0 ;
  wire \icmp_ln443_13_reg_1616[0]_i_20_n_0 ;
  wire \icmp_ln443_13_reg_1616[0]_i_3_n_0 ;
  wire \icmp_ln443_13_reg_1616[0]_i_5_n_0 ;
  wire \icmp_ln443_13_reg_1616[0]_i_6_n_0 ;
  wire \icmp_ln443_13_reg_1616[0]_i_7_n_0 ;
  wire \icmp_ln443_13_reg_1616[0]_i_8_n_0 ;
  wire \icmp_ln443_13_reg_1616[0]_i_9_n_0 ;
  wire \icmp_ln443_13_reg_1616_reg[0]_i_2_n_0 ;
  wire \icmp_ln443_13_reg_1616_reg[0]_i_2_n_1 ;
  wire \icmp_ln443_13_reg_1616_reg[0]_i_2_n_2 ;
  wire \icmp_ln443_13_reg_1616_reg[0]_i_2_n_3 ;
  wire \icmp_ln443_13_reg_1616_reg[0]_i_4_n_0 ;
  wire \icmp_ln443_13_reg_1616_reg[0]_i_4_n_1 ;
  wire \icmp_ln443_13_reg_1616_reg[0]_i_4_n_2 ;
  wire \icmp_ln443_13_reg_1616_reg[0]_i_4_n_3 ;
  wire icmp_ln443_1_reg_1478;
  wire \icmp_ln443_1_reg_1478[0]_i_1_n_0 ;
  wire icmp_ln443_3_fu_466_p2;
  wire icmp_ln443_3_reg_1501;
  wire \icmp_ln443_3_reg_1501[0]_i_2_n_0 ;
  wire icmp_ln443_5_fu_623_p2;
  wire icmp_ln443_5_reg_1524;
  wire \icmp_ln443_5_reg_1524[0]_i_10_n_0 ;
  wire \icmp_ln443_5_reg_1524[0]_i_11_n_0 ;
  wire \icmp_ln443_5_reg_1524[0]_i_3_n_0 ;
  wire \icmp_ln443_5_reg_1524[0]_i_4_n_0 ;
  wire \icmp_ln443_5_reg_1524[0]_i_5_n_0 ;
  wire \icmp_ln443_5_reg_1524[0]_i_6_n_0 ;
  wire \icmp_ln443_5_reg_1524[0]_i_7_n_0 ;
  wire \icmp_ln443_5_reg_1524[0]_i_8_n_0 ;
  wire \icmp_ln443_5_reg_1524[0]_i_9_n_0 ;
  wire \icmp_ln443_5_reg_1524_reg[0]_i_2_n_0 ;
  wire \icmp_ln443_5_reg_1524_reg[0]_i_2_n_1 ;
  wire \icmp_ln443_5_reg_1524_reg[0]_i_2_n_2 ;
  wire \icmp_ln443_5_reg_1524_reg[0]_i_2_n_3 ;
  wire icmp_ln443_7_fu_780_p2;
  wire icmp_ln443_7_reg_1547;
  wire \icmp_ln443_7_reg_1547[0]_i_10_n_0 ;
  wire \icmp_ln443_7_reg_1547[0]_i_11_n_0 ;
  wire \icmp_ln443_7_reg_1547[0]_i_12_n_0 ;
  wire \icmp_ln443_7_reg_1547[0]_i_13_n_0 ;
  wire \icmp_ln443_7_reg_1547[0]_i_3_n_0 ;
  wire \icmp_ln443_7_reg_1547[0]_i_4_n_0 ;
  wire \icmp_ln443_7_reg_1547[0]_i_5_n_0 ;
  wire \icmp_ln443_7_reg_1547[0]_i_6_n_0 ;
  wire \icmp_ln443_7_reg_1547[0]_i_7_n_0 ;
  wire \icmp_ln443_7_reg_1547[0]_i_8_n_0 ;
  wire \icmp_ln443_7_reg_1547[0]_i_9_n_0 ;
  wire \icmp_ln443_7_reg_1547_reg[0]_i_1_n_3 ;
  wire \icmp_ln443_7_reg_1547_reg[0]_i_2_n_0 ;
  wire \icmp_ln443_7_reg_1547_reg[0]_i_2_n_1 ;
  wire \icmp_ln443_7_reg_1547_reg[0]_i_2_n_2 ;
  wire \icmp_ln443_7_reg_1547_reg[0]_i_2_n_3 ;
  wire icmp_ln443_9_fu_937_p2;
  wire icmp_ln443_9_reg_1570;
  wire \icmp_ln443_9_reg_1570[0]_i_10_n_0 ;
  wire \icmp_ln443_9_reg_1570[0]_i_11_n_0 ;
  wire \icmp_ln443_9_reg_1570[0]_i_12_n_0 ;
  wire \icmp_ln443_9_reg_1570[0]_i_13_n_0 ;
  wire \icmp_ln443_9_reg_1570[0]_i_14_n_0 ;
  wire \icmp_ln443_9_reg_1570[0]_i_15_n_0 ;
  wire \icmp_ln443_9_reg_1570[0]_i_3_n_0 ;
  wire \icmp_ln443_9_reg_1570[0]_i_4_n_0 ;
  wire \icmp_ln443_9_reg_1570[0]_i_5_n_0 ;
  wire \icmp_ln443_9_reg_1570[0]_i_6_n_0 ;
  wire \icmp_ln443_9_reg_1570[0]_i_7_n_0 ;
  wire \icmp_ln443_9_reg_1570[0]_i_8_n_0 ;
  wire \icmp_ln443_9_reg_1570[0]_i_9_n_0 ;
  wire \icmp_ln443_9_reg_1570_reg[0]_i_1_n_2 ;
  wire \icmp_ln443_9_reg_1570_reg[0]_i_1_n_3 ;
  wire \icmp_ln443_9_reg_1570_reg[0]_i_2_n_0 ;
  wire \icmp_ln443_9_reg_1570_reg[0]_i_2_n_1 ;
  wire \icmp_ln443_9_reg_1570_reg[0]_i_2_n_2 ;
  wire \icmp_ln443_9_reg_1570_reg[0]_i_2_n_3 ;
  wire icmp_ln443_reg_1467;
  wire \icmp_ln443_reg_1467[0]_i_1_n_0 ;
  wire [1:0]p_0_in;
  wire [2:2]p_0_in__0;
  wire [3:3]p_Result_50_fu_286_p4;
  wire [3:2]p_Result_53_fu_370_p4;
  wire [6:2]p_Result_56_fu_452_p4;
  wire [5:3]p_Result_59_fu_527_p4;
  wire [8:3]p_Result_62_fu_609_p4;
  wire [7:3]p_Result_65_fu_684_p4;
  wire [10:3]p_Result_68_fu_766_p4;
  wire [9:3]p_Result_71_fu_841_p4;
  wire [12:3]p_Result_74_fu_923_p4;
  wire [11:3]p_Result_77_fu_998_p4;
  wire [14:3]p_Result_80_fu_1080_p4;
  wire [13:3]p_Result_83_fu_1155_p4;
  wire [16:3]p_Result_86_fu_1237_p4;
  wire [15:3]p_Result_89_fu_1312_p4;
  wire [19:3]p_Result_92_fu_1376_p1;
  wire [18:0]p_Result_92_reg_1640;
  wire \p_Result_92_reg_1640[11]_i_10_n_0 ;
  wire \p_Result_92_reg_1640[11]_i_4_n_0 ;
  wire \p_Result_92_reg_1640[11]_i_6_n_0 ;
  wire \p_Result_92_reg_1640[11]_i_7_n_0 ;
  wire \p_Result_92_reg_1640[11]_i_8_n_0 ;
  wire \p_Result_92_reg_1640[11]_i_9_n_0 ;
  wire \p_Result_92_reg_1640[15]_i_3_n_0 ;
  wire \p_Result_92_reg_1640[15]_i_5_n_0 ;
  wire \p_Result_92_reg_1640[15]_i_6_n_0 ;
  wire \p_Result_92_reg_1640[15]_i_7_n_0 ;
  wire \p_Result_92_reg_1640[15]_i_8_n_0 ;
  wire \p_Result_92_reg_1640[15]_i_9_n_0 ;
  wire \p_Result_92_reg_1640[2]_i_1_n_0 ;
  wire \p_Result_92_reg_1640[3]_i_5_n_0 ;
  wire \p_Result_92_reg_1640[3]_i_6_n_0 ;
  wire \p_Result_92_reg_1640[3]_i_7_n_0 ;
  wire \p_Result_92_reg_1640[3]_i_8_n_0 ;
  wire \p_Result_92_reg_1640[7]_i_10_n_0 ;
  wire \p_Result_92_reg_1640[7]_i_4_n_0 ;
  wire \p_Result_92_reg_1640[7]_i_6_n_0 ;
  wire \p_Result_92_reg_1640[7]_i_7_n_0 ;
  wire \p_Result_92_reg_1640[7]_i_8_n_0 ;
  wire \p_Result_92_reg_1640[7]_i_9_n_0 ;
  wire \p_Result_92_reg_1640_reg[11]_i_2_n_0 ;
  wire \p_Result_92_reg_1640_reg[11]_i_2_n_1 ;
  wire \p_Result_92_reg_1640_reg[11]_i_2_n_2 ;
  wire \p_Result_92_reg_1640_reg[11]_i_2_n_3 ;
  wire \p_Result_92_reg_1640_reg[15]_i_2_n_0 ;
  wire \p_Result_92_reg_1640_reg[15]_i_2_n_1 ;
  wire \p_Result_92_reg_1640_reg[15]_i_2_n_2 ;
  wire \p_Result_92_reg_1640_reg[15]_i_2_n_3 ;
  wire \p_Result_92_reg_1640_reg[3]_i_2_n_0 ;
  wire \p_Result_92_reg_1640_reg[3]_i_2_n_1 ;
  wire \p_Result_92_reg_1640_reg[3]_i_2_n_2 ;
  wire \p_Result_92_reg_1640_reg[3]_i_2_n_3 ;
  wire \p_Result_92_reg_1640_reg[7]_i_2_n_0 ;
  wire \p_Result_92_reg_1640_reg[7]_i_2_n_1 ;
  wire \p_Result_92_reg_1640_reg[7]_i_2_n_2 ;
  wire \p_Result_92_reg_1640_reg[7]_i_2_n_3 ;
  wire \p_Val2_s_reg_1055[3]_i_10_n_0 ;
  wire \p_Val2_s_reg_1055[3]_i_11_n_0 ;
  wire \p_Val2_s_reg_1055[3]_i_12_n_0 ;
  wire \p_Val2_s_reg_1055[3]_i_13_n_0 ;
  wire \p_Val2_s_reg_1055[3]_i_14_n_0 ;
  wire \p_Val2_s_reg_1055[3]_i_15_n_0 ;
  wire \p_Val2_s_reg_1055[3]_i_17_n_0 ;
  wire \p_Val2_s_reg_1055[3]_i_18_n_0 ;
  wire \p_Val2_s_reg_1055[3]_i_19_n_0 ;
  wire \p_Val2_s_reg_1055[3]_i_21_n_0 ;
  wire \p_Val2_s_reg_1055[3]_i_22_n_0 ;
  wire \p_Val2_s_reg_1055[3]_i_23_n_0 ;
  wire \p_Val2_s_reg_1055[3]_i_24_n_0 ;
  wire \p_Val2_s_reg_1055[3]_i_25_n_0 ;
  wire \p_Val2_s_reg_1055[3]_i_26_n_0 ;
  wire \p_Val2_s_reg_1055[3]_i_27_n_0 ;
  wire \p_Val2_s_reg_1055[3]_i_28_n_0 ;
  wire \p_Val2_s_reg_1055[3]_i_30_n_0 ;
  wire \p_Val2_s_reg_1055[3]_i_31_n_0 ;
  wire \p_Val2_s_reg_1055[3]_i_32_n_0 ;
  wire \p_Val2_s_reg_1055[3]_i_33_n_0 ;
  wire \p_Val2_s_reg_1055[3]_i_34_n_0 ;
  wire \p_Val2_s_reg_1055[3]_i_35_n_0 ;
  wire \p_Val2_s_reg_1055[3]_i_36_n_0 ;
  wire \p_Val2_s_reg_1055[3]_i_37_n_0 ;
  wire \p_Val2_s_reg_1055[3]_i_39_n_0 ;
  wire \p_Val2_s_reg_1055[3]_i_40_n_0 ;
  wire \p_Val2_s_reg_1055[3]_i_41_n_0 ;
  wire \p_Val2_s_reg_1055[3]_i_42_n_0 ;
  wire \p_Val2_s_reg_1055[3]_i_43_n_0 ;
  wire \p_Val2_s_reg_1055[3]_i_44_n_0 ;
  wire \p_Val2_s_reg_1055[3]_i_45_n_0 ;
  wire \p_Val2_s_reg_1055[3]_i_46_n_0 ;
  wire \p_Val2_s_reg_1055[3]_i_49_n_0 ;
  wire \p_Val2_s_reg_1055[3]_i_50_n_0 ;
  wire \p_Val2_s_reg_1055[3]_i_51_n_0 ;
  wire \p_Val2_s_reg_1055[3]_i_52_n_0 ;
  wire \p_Val2_s_reg_1055[3]_i_53_n_0 ;
  wire \p_Val2_s_reg_1055[3]_i_54_n_0 ;
  wire \p_Val2_s_reg_1055[3]_i_55_n_0 ;
  wire \p_Val2_s_reg_1055[3]_i_56_n_0 ;
  wire \p_Val2_s_reg_1055[3]_i_57_n_0 ;
  wire \p_Val2_s_reg_1055[3]_i_58_n_0 ;
  wire \p_Val2_s_reg_1055[3]_i_59_n_0 ;
  wire \p_Val2_s_reg_1055[3]_i_5_n_0 ;
  wire \p_Val2_s_reg_1055[3]_i_60_n_0 ;
  wire \p_Val2_s_reg_1055[3]_i_61_n_0 ;
  wire \p_Val2_s_reg_1055[3]_i_62_n_0 ;
  wire \p_Val2_s_reg_1055[3]_i_63_n_0 ;
  wire \p_Val2_s_reg_1055[3]_i_64_n_0 ;
  wire \p_Val2_s_reg_1055[3]_i_71_n_0 ;
  wire \p_Val2_s_reg_1055[3]_i_72_n_0 ;
  wire \p_Val2_s_reg_1055[3]_i_73_n_0 ;
  wire \p_Val2_s_reg_1055[3]_i_74_n_0 ;
  wire \p_Val2_s_reg_1055[3]_i_75_n_0 ;
  wire \p_Val2_s_reg_1055[3]_i_76_n_0 ;
  wire \p_Val2_s_reg_1055[3]_i_77_n_0 ;
  wire \p_Val2_s_reg_1055[3]_i_78_n_0 ;
  wire \p_Val2_s_reg_1055[3]_i_79_n_0 ;
  wire \p_Val2_s_reg_1055[3]_i_80_n_0 ;
  wire \p_Val2_s_reg_1055[3]_i_85_n_0 ;
  wire \p_Val2_s_reg_1055[3]_i_86_n_0 ;
  wire \p_Val2_s_reg_1055[3]_i_87_n_0 ;
  wire \p_Val2_s_reg_1055[3]_i_88_n_0 ;
  wire \p_Val2_s_reg_1055[3]_i_89_n_0 ;
  wire \p_Val2_s_reg_1055[3]_i_8_n_0 ;
  wire \p_Val2_s_reg_1055[3]_i_90_n_0 ;
  wire \p_Val2_s_reg_1055[3]_i_91_n_0 ;
  wire \p_Val2_s_reg_1055[3]_i_92_n_0 ;
  wire \p_Val2_s_reg_1055[3]_i_93_n_0 ;
  wire \p_Val2_s_reg_1055[3]_i_94_n_0 ;
  wire \p_Val2_s_reg_1055[3]_i_95_n_0 ;
  wire \p_Val2_s_reg_1055[3]_i_96_n_0 ;
  wire \p_Val2_s_reg_1055[3]_i_97_n_0 ;
  wire \p_Val2_s_reg_1055[3]_i_98_n_0 ;
  wire \p_Val2_s_reg_1055[3]_i_99_n_0 ;
  wire \p_Val2_s_reg_1055[3]_i_9_n_0 ;
  wire \p_Val2_s_reg_1055_reg[11]_i_1_n_0 ;
  wire \p_Val2_s_reg_1055_reg[11]_i_1_n_1 ;
  wire \p_Val2_s_reg_1055_reg[11]_i_1_n_2 ;
  wire \p_Val2_s_reg_1055_reg[11]_i_1_n_3 ;
  wire \p_Val2_s_reg_1055_reg[15]_i_1_n_0 ;
  wire \p_Val2_s_reg_1055_reg[15]_i_1_n_1 ;
  wire \p_Val2_s_reg_1055_reg[15]_i_1_n_2 ;
  wire \p_Val2_s_reg_1055_reg[15]_i_1_n_3 ;
  wire \p_Val2_s_reg_1055_reg[3]_i_16_n_0 ;
  wire \p_Val2_s_reg_1055_reg[3]_i_16_n_1 ;
  wire \p_Val2_s_reg_1055_reg[3]_i_16_n_2 ;
  wire \p_Val2_s_reg_1055_reg[3]_i_16_n_3 ;
  wire \p_Val2_s_reg_1055_reg[3]_i_1_n_0 ;
  wire \p_Val2_s_reg_1055_reg[3]_i_1_n_1 ;
  wire \p_Val2_s_reg_1055_reg[3]_i_1_n_2 ;
  wire \p_Val2_s_reg_1055_reg[3]_i_1_n_3 ;
  wire \p_Val2_s_reg_1055_reg[3]_i_20_n_0 ;
  wire \p_Val2_s_reg_1055_reg[3]_i_20_n_1 ;
  wire \p_Val2_s_reg_1055_reg[3]_i_20_n_2 ;
  wire \p_Val2_s_reg_1055_reg[3]_i_20_n_3 ;
  wire \p_Val2_s_reg_1055_reg[3]_i_29_n_0 ;
  wire \p_Val2_s_reg_1055_reg[3]_i_29_n_1 ;
  wire \p_Val2_s_reg_1055_reg[3]_i_29_n_2 ;
  wire \p_Val2_s_reg_1055_reg[3]_i_29_n_3 ;
  wire \p_Val2_s_reg_1055_reg[3]_i_38_n_0 ;
  wire \p_Val2_s_reg_1055_reg[3]_i_38_n_1 ;
  wire \p_Val2_s_reg_1055_reg[3]_i_38_n_2 ;
  wire \p_Val2_s_reg_1055_reg[3]_i_38_n_3 ;
  wire \p_Val2_s_reg_1055_reg[3]_i_47_n_3 ;
  wire \p_Val2_s_reg_1055_reg[3]_i_48_n_0 ;
  wire \p_Val2_s_reg_1055_reg[3]_i_48_n_1 ;
  wire \p_Val2_s_reg_1055_reg[3]_i_48_n_2 ;
  wire \p_Val2_s_reg_1055_reg[3]_i_48_n_3 ;
  wire \p_Val2_s_reg_1055_reg[3]_i_4_n_0 ;
  wire \p_Val2_s_reg_1055_reg[3]_i_4_n_1 ;
  wire \p_Val2_s_reg_1055_reg[3]_i_4_n_2 ;
  wire \p_Val2_s_reg_1055_reg[3]_i_4_n_3 ;
  wire \p_Val2_s_reg_1055_reg[3]_i_66_n_0 ;
  wire \p_Val2_s_reg_1055_reg[3]_i_66_n_1 ;
  wire \p_Val2_s_reg_1055_reg[3]_i_66_n_2 ;
  wire \p_Val2_s_reg_1055_reg[3]_i_66_n_3 ;
  wire \p_Val2_s_reg_1055_reg[3]_i_69_n_0 ;
  wire \p_Val2_s_reg_1055_reg[3]_i_69_n_1 ;
  wire \p_Val2_s_reg_1055_reg[3]_i_69_n_2 ;
  wire \p_Val2_s_reg_1055_reg[3]_i_69_n_3 ;
  wire \p_Val2_s_reg_1055_reg[3]_i_6_n_3 ;
  wire \p_Val2_s_reg_1055_reg[3]_i_7_n_0 ;
  wire \p_Val2_s_reg_1055_reg[3]_i_7_n_1 ;
  wire \p_Val2_s_reg_1055_reg[3]_i_7_n_2 ;
  wire \p_Val2_s_reg_1055_reg[3]_i_7_n_3 ;
  wire \p_Val2_s_reg_1055_reg[3]_i_82_n_0 ;
  wire \p_Val2_s_reg_1055_reg[3]_i_82_n_1 ;
  wire \p_Val2_s_reg_1055_reg[3]_i_82_n_2 ;
  wire \p_Val2_s_reg_1055_reg[3]_i_82_n_3 ;
  wire \p_Val2_s_reg_1055_reg[7]_i_1_n_0 ;
  wire \p_Val2_s_reg_1055_reg[7]_i_1_n_1 ;
  wire \p_Val2_s_reg_1055_reg[7]_i_1_n_2 ;
  wire \p_Val2_s_reg_1055_reg[7]_i_1_n_3 ;
  wire [15:14]res_I_V_31_fu_345_p3;
  wire [13:13]res_I_V_32_fu_426_p3;
  wire [15:13]res_I_V_32_reg_1495;
  wire \res_I_V_32_reg_1495[13]_i_2_n_0 ;
  wire \res_I_V_32_reg_1495[13]_i_3_n_0 ;
  wire \res_I_V_32_reg_1495[13]_i_6_n_0 ;
  wire [11:11]res_I_V_34_fu_583_p3;
  wire [15:11]res_I_V_34_reg_1518;
  wire \res_I_V_34_reg_1518[11]_i_3_n_0 ;
  wire \res_I_V_34_reg_1518[11]_i_4_n_0 ;
  wire \res_I_V_34_reg_1518[11]_i_5_n_0 ;
  wire \res_I_V_34_reg_1518[11]_i_6_n_0 ;
  wire \res_I_V_34_reg_1518[11]_i_7_n_0 ;
  wire \res_I_V_34_reg_1518[11]_i_8_n_0 ;
  wire \res_I_V_34_reg_1518[11]_i_9_n_0 ;
  wire \res_I_V_34_reg_1518_reg[11]_i_2_n_0 ;
  wire \res_I_V_34_reg_1518_reg[11]_i_2_n_1 ;
  wire \res_I_V_34_reg_1518_reg[11]_i_2_n_2 ;
  wire \res_I_V_34_reg_1518_reg[11]_i_2_n_3 ;
  wire [10:10]res_I_V_35_fu_660_p3;
  wire [8:8]res_I_V_36_fu_817_p3;
  wire [7:7]res_I_V_37_fu_897_p3;
  wire [15:7]res_I_V_37_reg_1564;
  wire \res_I_V_37_reg_1564[7]_i_10_n_0 ;
  wire \res_I_V_37_reg_1564[7]_i_11_n_0 ;
  wire \res_I_V_37_reg_1564[7]_i_12_n_0 ;
  wire \res_I_V_37_reg_1564[7]_i_13_n_0 ;
  wire \res_I_V_37_reg_1564[7]_i_14_n_0 ;
  wire \res_I_V_37_reg_1564[7]_i_4_n_0 ;
  wire \res_I_V_37_reg_1564[7]_i_5_n_0 ;
  wire \res_I_V_37_reg_1564[7]_i_6_n_0 ;
  wire \res_I_V_37_reg_1564[7]_i_7_n_0 ;
  wire \res_I_V_37_reg_1564[7]_i_8_n_0 ;
  wire \res_I_V_37_reg_1564[7]_i_9_n_0 ;
  wire \res_I_V_37_reg_1564_reg[7]_i_2_n_2 ;
  wire \res_I_V_37_reg_1564_reg[7]_i_2_n_3 ;
  wire \res_I_V_37_reg_1564_reg[7]_i_3_n_0 ;
  wire \res_I_V_37_reg_1564_reg[7]_i_3_n_1 ;
  wire \res_I_V_37_reg_1564_reg[7]_i_3_n_2 ;
  wire \res_I_V_37_reg_1564_reg[7]_i_3_n_3 ;
  wire [6:6]res_I_V_38_fu_974_p3;
  wire [5:5]res_I_V_39_fu_1054_p3;
  wire [15:5]res_I_V_39_reg_1587;
  wire \res_I_V_39_reg_1587[5]_i_10_n_0 ;
  wire \res_I_V_39_reg_1587[5]_i_11_n_0 ;
  wire \res_I_V_39_reg_1587[5]_i_12_n_0 ;
  wire \res_I_V_39_reg_1587[5]_i_13_n_0 ;
  wire \res_I_V_39_reg_1587[5]_i_14_n_0 ;
  wire \res_I_V_39_reg_1587[5]_i_15_n_0 ;
  wire \res_I_V_39_reg_1587[5]_i_16_n_0 ;
  wire \res_I_V_39_reg_1587[5]_i_4_n_0 ;
  wire \res_I_V_39_reg_1587[5]_i_5_n_0 ;
  wire \res_I_V_39_reg_1587[5]_i_6_n_0 ;
  wire \res_I_V_39_reg_1587[5]_i_7_n_0 ;
  wire \res_I_V_39_reg_1587[5]_i_8_n_0 ;
  wire \res_I_V_39_reg_1587[5]_i_9_n_0 ;
  wire \res_I_V_39_reg_1587_reg[5]_i_2_n_1 ;
  wire \res_I_V_39_reg_1587_reg[5]_i_2_n_2 ;
  wire \res_I_V_39_reg_1587_reg[5]_i_2_n_3 ;
  wire \res_I_V_39_reg_1587_reg[5]_i_3_n_0 ;
  wire \res_I_V_39_reg_1587_reg[5]_i_3_n_1 ;
  wire \res_I_V_39_reg_1587_reg[5]_i_3_n_2 ;
  wire \res_I_V_39_reg_1587_reg[5]_i_3_n_3 ;
  wire [4:4]res_I_V_40_fu_1131_p3;
  wire [3:3]res_I_V_41_fu_1211_p3;
  wire [15:3]res_I_V_41_reg_1610;
  wire \res_I_V_41_reg_1610[3]_i_10_n_0 ;
  wire \res_I_V_41_reg_1610[3]_i_11_n_0 ;
  wire \res_I_V_41_reg_1610[3]_i_12_n_0 ;
  wire \res_I_V_41_reg_1610[3]_i_13_n_0 ;
  wire \res_I_V_41_reg_1610[3]_i_14_n_0 ;
  wire \res_I_V_41_reg_1610[3]_i_15_n_0 ;
  wire \res_I_V_41_reg_1610[3]_i_16_n_0 ;
  wire \res_I_V_41_reg_1610[3]_i_17_n_0 ;
  wire \res_I_V_41_reg_1610[3]_i_18_n_0 ;
  wire \res_I_V_41_reg_1610[3]_i_4_n_0 ;
  wire \res_I_V_41_reg_1610[3]_i_5_n_0 ;
  wire \res_I_V_41_reg_1610[3]_i_6_n_0 ;
  wire \res_I_V_41_reg_1610[3]_i_7_n_0 ;
  wire \res_I_V_41_reg_1610[3]_i_8_n_0 ;
  wire \res_I_V_41_reg_1610[3]_i_9_n_0 ;
  wire \res_I_V_41_reg_1610_reg[3]_i_2_n_0 ;
  wire \res_I_V_41_reg_1610_reg[3]_i_2_n_1 ;
  wire \res_I_V_41_reg_1610_reg[3]_i_2_n_2 ;
  wire \res_I_V_41_reg_1610_reg[3]_i_2_n_3 ;
  wire \res_I_V_41_reg_1610_reg[3]_i_3_n_0 ;
  wire \res_I_V_41_reg_1610_reg[3]_i_3_n_1 ;
  wire \res_I_V_41_reg_1610_reg[3]_i_3_n_2 ;
  wire \res_I_V_41_reg_1610_reg[3]_i_3_n_3 ;
  wire [2:2]res_I_V_42_fu_1288_p3;
  wire [1:1]res_I_V_43_fu_1368_p3;
  wire [15:1]res_I_V_43_reg_1633;
  wire \res_I_V_43_reg_1633[1]_i_10_n_0 ;
  wire \res_I_V_43_reg_1633[1]_i_11_n_0 ;
  wire \res_I_V_43_reg_1633[1]_i_12_n_0 ;
  wire \res_I_V_43_reg_1633[1]_i_13_n_0 ;
  wire \res_I_V_43_reg_1633[1]_i_14_n_0 ;
  wire \res_I_V_43_reg_1633[1]_i_15_n_0 ;
  wire \res_I_V_43_reg_1633[1]_i_16_n_0 ;
  wire \res_I_V_43_reg_1633[1]_i_17_n_0 ;
  wire \res_I_V_43_reg_1633[1]_i_18_n_0 ;
  wire \res_I_V_43_reg_1633[1]_i_19_n_0 ;
  wire \res_I_V_43_reg_1633[1]_i_20_n_0 ;
  wire \res_I_V_43_reg_1633[1]_i_21_n_0 ;
  wire \res_I_V_43_reg_1633[1]_i_4_n_0 ;
  wire \res_I_V_43_reg_1633[1]_i_6_n_0 ;
  wire \res_I_V_43_reg_1633[1]_i_7_n_0 ;
  wire \res_I_V_43_reg_1633[1]_i_8_n_0 ;
  wire \res_I_V_43_reg_1633[1]_i_9_n_0 ;
  wire \res_I_V_43_reg_1633_reg[1]_i_2_n_3 ;
  wire \res_I_V_43_reg_1633_reg[1]_i_3_n_0 ;
  wire \res_I_V_43_reg_1633_reg[1]_i_3_n_1 ;
  wire \res_I_V_43_reg_1633_reg[1]_i_3_n_2 ;
  wire \res_I_V_43_reg_1633_reg[1]_i_3_n_3 ;
  wire \res_I_V_43_reg_1633_reg[1]_i_5_n_0 ;
  wire \res_I_V_43_reg_1633_reg[1]_i_5_n_1 ;
  wire \res_I_V_43_reg_1633_reg[1]_i_5_n_2 ;
  wire \res_I_V_43_reg_1633_reg[1]_i_5_n_3 ;
  wire [9:9]res_I_V_fu_740_p3;
  wire [15:9]res_I_V_reg_1541;
  wire \res_I_V_reg_1541[9]_i_10_n_0 ;
  wire \res_I_V_reg_1541[9]_i_11_n_0 ;
  wire \res_I_V_reg_1541[9]_i_12_n_0 ;
  wire \res_I_V_reg_1541[9]_i_4_n_0 ;
  wire \res_I_V_reg_1541[9]_i_5_n_0 ;
  wire \res_I_V_reg_1541[9]_i_6_n_0 ;
  wire \res_I_V_reg_1541[9]_i_7_n_0 ;
  wire \res_I_V_reg_1541[9]_i_8_n_0 ;
  wire \res_I_V_reg_1541[9]_i_9_n_0 ;
  wire \res_I_V_reg_1541_reg[9]_i_2_n_3 ;
  wire \res_I_V_reg_1541_reg[9]_i_3_n_0 ;
  wire \res_I_V_reg_1541_reg[9]_i_3_n_1 ;
  wire \res_I_V_reg_1541_reg[9]_i_3_n_2 ;
  wire \res_I_V_reg_1541_reg[9]_i_3_n_3 ;
  wire [14:0]sub_ln212_10_fu_1100_p2;
  wire [14:0]sub_ln212_10_reg_1599;
  wire \sub_ln212_10_reg_1599[12]_i_2_n_0 ;
  wire \sub_ln212_10_reg_1599[12]_i_3_n_0 ;
  wire \sub_ln212_10_reg_1599[12]_i_4_n_0 ;
  wire \sub_ln212_10_reg_1599[12]_i_5_n_0 ;
  wire \sub_ln212_10_reg_1599[14]_i_2_n_0 ;
  wire \sub_ln212_10_reg_1599[14]_i_3_n_0 ;
  wire \sub_ln212_10_reg_1599[4]_i_2_n_0 ;
  wire \sub_ln212_10_reg_1599[4]_i_3_n_0 ;
  wire \sub_ln212_10_reg_1599[4]_i_4_n_0 ;
  wire \sub_ln212_10_reg_1599[4]_i_5_n_0 ;
  wire \sub_ln212_10_reg_1599[8]_i_2_n_0 ;
  wire \sub_ln212_10_reg_1599[8]_i_3_n_0 ;
  wire \sub_ln212_10_reg_1599[8]_i_4_n_0 ;
  wire \sub_ln212_10_reg_1599[8]_i_5_n_0 ;
  wire \sub_ln212_10_reg_1599_reg[12]_i_1_n_0 ;
  wire \sub_ln212_10_reg_1599_reg[12]_i_1_n_1 ;
  wire \sub_ln212_10_reg_1599_reg[12]_i_1_n_2 ;
  wire \sub_ln212_10_reg_1599_reg[12]_i_1_n_3 ;
  wire \sub_ln212_10_reg_1599_reg[14]_i_1_n_3 ;
  wire \sub_ln212_10_reg_1599_reg[4]_i_1_n_0 ;
  wire \sub_ln212_10_reg_1599_reg[4]_i_1_n_1 ;
  wire \sub_ln212_10_reg_1599_reg[4]_i_1_n_2 ;
  wire \sub_ln212_10_reg_1599_reg[4]_i_1_n_3 ;
  wire \sub_ln212_10_reg_1599_reg[8]_i_1_n_0 ;
  wire \sub_ln212_10_reg_1599_reg[8]_i_1_n_1 ;
  wire \sub_ln212_10_reg_1599_reg[8]_i_1_n_2 ;
  wire \sub_ln212_10_reg_1599_reg[8]_i_1_n_3 ;
  wire [15:1]sub_ln212_11_fu_1175_p2;
  wire [16:0]sub_ln212_12_fu_1257_p2;
  wire [16:0]sub_ln212_12_reg_1622;
  wire \sub_ln212_12_reg_1622[12]_i_2_n_0 ;
  wire \sub_ln212_12_reg_1622[12]_i_3_n_0 ;
  wire \sub_ln212_12_reg_1622[12]_i_4_n_0 ;
  wire \sub_ln212_12_reg_1622[12]_i_5_n_0 ;
  wire \sub_ln212_12_reg_1622[16]_i_2_n_0 ;
  wire \sub_ln212_12_reg_1622[16]_i_3_n_0 ;
  wire \sub_ln212_12_reg_1622[16]_i_4_n_0 ;
  wire \sub_ln212_12_reg_1622[16]_i_5_n_0 ;
  wire \sub_ln212_12_reg_1622[4]_i_2_n_0 ;
  wire \sub_ln212_12_reg_1622[4]_i_3_n_0 ;
  wire \sub_ln212_12_reg_1622[4]_i_4_n_0 ;
  wire \sub_ln212_12_reg_1622[4]_i_5_n_0 ;
  wire \sub_ln212_12_reg_1622[8]_i_2_n_0 ;
  wire \sub_ln212_12_reg_1622[8]_i_3_n_0 ;
  wire \sub_ln212_12_reg_1622[8]_i_4_n_0 ;
  wire \sub_ln212_12_reg_1622[8]_i_5_n_0 ;
  wire \sub_ln212_12_reg_1622_reg[12]_i_1_n_0 ;
  wire \sub_ln212_12_reg_1622_reg[12]_i_1_n_1 ;
  wire \sub_ln212_12_reg_1622_reg[12]_i_1_n_2 ;
  wire \sub_ln212_12_reg_1622_reg[12]_i_1_n_3 ;
  wire \sub_ln212_12_reg_1622_reg[16]_i_1_n_1 ;
  wire \sub_ln212_12_reg_1622_reg[16]_i_1_n_2 ;
  wire \sub_ln212_12_reg_1622_reg[16]_i_1_n_3 ;
  wire \sub_ln212_12_reg_1622_reg[4]_i_1_n_0 ;
  wire \sub_ln212_12_reg_1622_reg[4]_i_1_n_1 ;
  wire \sub_ln212_12_reg_1622_reg[4]_i_1_n_2 ;
  wire \sub_ln212_12_reg_1622_reg[4]_i_1_n_3 ;
  wire \sub_ln212_12_reg_1622_reg[8]_i_1_n_0 ;
  wire \sub_ln212_12_reg_1622_reg[8]_i_1_n_1 ;
  wire \sub_ln212_12_reg_1622_reg[8]_i_1_n_2 ;
  wire \sub_ln212_12_reg_1622_reg[8]_i_1_n_3 ;
  wire [17:1]sub_ln212_13_fu_1332_p2;
  wire [18:1]sub_ln212_14_fu_1396_p2;
  wire [6:0]sub_ln212_2_fu_472_p2;
  wire [6:0]sub_ln212_2_reg_1507;
  wire \sub_ln212_2_reg_1507[6]_i_2_n_0 ;
  wire [7:1]sub_ln212_3_fu_547_p2;
  wire [8:0]sub_ln212_4_fu_629_p2;
  wire [8:0]sub_ln212_4_reg_1530;
  wire \sub_ln212_4_reg_1530[4]_i_2_n_0 ;
  wire \sub_ln212_4_reg_1530[4]_i_3_n_0 ;
  wire \sub_ln212_4_reg_1530[4]_i_4_n_0 ;
  wire \sub_ln212_4_reg_1530[4]_i_5_n_0 ;
  wire \sub_ln212_4_reg_1530[8]_i_2_n_0 ;
  wire \sub_ln212_4_reg_1530[8]_i_3_n_0 ;
  wire \sub_ln212_4_reg_1530[8]_i_4_n_0 ;
  wire \sub_ln212_4_reg_1530[8]_i_5_n_0 ;
  wire \sub_ln212_4_reg_1530_reg[4]_i_1_n_0 ;
  wire \sub_ln212_4_reg_1530_reg[4]_i_1_n_1 ;
  wire \sub_ln212_4_reg_1530_reg[4]_i_1_n_2 ;
  wire \sub_ln212_4_reg_1530_reg[4]_i_1_n_3 ;
  wire \sub_ln212_4_reg_1530_reg[8]_i_1_n_1 ;
  wire \sub_ln212_4_reg_1530_reg[8]_i_1_n_2 ;
  wire \sub_ln212_4_reg_1530_reg[8]_i_1_n_3 ;
  wire [9:1]sub_ln212_5_fu_704_p2;
  wire [10:0]sub_ln212_6_fu_786_p2;
  wire [10:0]sub_ln212_6_reg_1553;
  wire \sub_ln212_6_reg_1553[10]_i_2_n_0 ;
  wire \sub_ln212_6_reg_1553[10]_i_3_n_0 ;
  wire \sub_ln212_6_reg_1553[4]_i_2_n_0 ;
  wire \sub_ln212_6_reg_1553[4]_i_3_n_0 ;
  wire \sub_ln212_6_reg_1553[4]_i_4_n_0 ;
  wire \sub_ln212_6_reg_1553[4]_i_5_n_0 ;
  wire \sub_ln212_6_reg_1553[8]_i_2_n_0 ;
  wire \sub_ln212_6_reg_1553[8]_i_3_n_0 ;
  wire \sub_ln212_6_reg_1553[8]_i_4_n_0 ;
  wire \sub_ln212_6_reg_1553[8]_i_5_n_0 ;
  wire \sub_ln212_6_reg_1553_reg[10]_i_1_n_3 ;
  wire \sub_ln212_6_reg_1553_reg[4]_i_1_n_0 ;
  wire \sub_ln212_6_reg_1553_reg[4]_i_1_n_1 ;
  wire \sub_ln212_6_reg_1553_reg[4]_i_1_n_2 ;
  wire \sub_ln212_6_reg_1553_reg[4]_i_1_n_3 ;
  wire \sub_ln212_6_reg_1553_reg[8]_i_1_n_0 ;
  wire \sub_ln212_6_reg_1553_reg[8]_i_1_n_1 ;
  wire \sub_ln212_6_reg_1553_reg[8]_i_1_n_2 ;
  wire \sub_ln212_6_reg_1553_reg[8]_i_1_n_3 ;
  wire [11:1]sub_ln212_7_fu_861_p2;
  wire [12:0]sub_ln212_8_fu_943_p2;
  wire [12:0]sub_ln212_8_reg_1576;
  wire \sub_ln212_8_reg_1576[12]_i_2_n_0 ;
  wire \sub_ln212_8_reg_1576[12]_i_3_n_0 ;
  wire \sub_ln212_8_reg_1576[12]_i_4_n_0 ;
  wire \sub_ln212_8_reg_1576[12]_i_5_n_0 ;
  wire \sub_ln212_8_reg_1576[4]_i_2_n_0 ;
  wire \sub_ln212_8_reg_1576[4]_i_3_n_0 ;
  wire \sub_ln212_8_reg_1576[4]_i_4_n_0 ;
  wire \sub_ln212_8_reg_1576[4]_i_5_n_0 ;
  wire \sub_ln212_8_reg_1576[8]_i_2_n_0 ;
  wire \sub_ln212_8_reg_1576[8]_i_3_n_0 ;
  wire \sub_ln212_8_reg_1576[8]_i_4_n_0 ;
  wire \sub_ln212_8_reg_1576[8]_i_5_n_0 ;
  wire \sub_ln212_8_reg_1576_reg[12]_i_1_n_1 ;
  wire \sub_ln212_8_reg_1576_reg[12]_i_1_n_2 ;
  wire \sub_ln212_8_reg_1576_reg[12]_i_1_n_3 ;
  wire \sub_ln212_8_reg_1576_reg[4]_i_1_n_0 ;
  wire \sub_ln212_8_reg_1576_reg[4]_i_1_n_1 ;
  wire \sub_ln212_8_reg_1576_reg[4]_i_1_n_2 ;
  wire \sub_ln212_8_reg_1576_reg[4]_i_1_n_3 ;
  wire \sub_ln212_8_reg_1576_reg[8]_i_1_n_0 ;
  wire \sub_ln212_8_reg_1576_reg[8]_i_1_n_1 ;
  wire \sub_ln212_8_reg_1576_reg[8]_i_1_n_2 ;
  wire \sub_ln212_8_reg_1576_reg[8]_i_1_n_3 ;
  wire [13:1]sub_ln212_9_fu_1018_p2;
  wire [2:0]sub_ln212_fu_306_p2;
  wire [2:0]sub_ln212_reg_1484;
  wire \sub_ln212_reg_1484[1]_i_1_n_0 ;
  wire \x_int_reg_reg_n_0_[24] ;
  wire \x_int_reg_reg_n_0_[25] ;
  wire \x_int_reg_reg_n_0_[26] ;
  wire \x_int_reg_reg_n_0_[27] ;
  wire \x_int_reg_reg_n_0_[28] ;
  wire \x_int_reg_reg_n_0_[29] ;
  wire [31:24]x_l_I_V_31_reg_1472;
  wire \x_l_I_V_31_reg_1472[30]_i_1_n_0 ;
  wire \x_l_I_V_31_reg_1472_reg[20]_srl2_n_0 ;
  wire \x_l_I_V_31_reg_1472_reg[21]_srl2_n_0 ;
  wire \x_l_I_V_31_reg_1472_reg[22]_srl2_n_0 ;
  wire \x_l_I_V_31_reg_1472_reg[23]_srl2_n_0 ;
  wire [30:20]x_l_I_V_33_reg_1489;
  wire \x_l_I_V_33_reg_1489[29]_i_2_n_0 ;
  wire \x_l_I_V_33_reg_1489[30]_i_2_n_0 ;
  wire \x_l_I_V_33_reg_1489_reg[16]_srl3_n_0 ;
  wire \x_l_I_V_33_reg_1489_reg[17]_srl3_n_0 ;
  wire \x_l_I_V_33_reg_1489_reg[18]_srl3_n_0 ;
  wire \x_l_I_V_33_reg_1489_reg[19]_srl3_n_0 ;
  wire [28:16]x_l_I_V_35_reg_1512;
  wire \x_l_I_V_35_reg_1512[22]_i_1_n_0 ;
  wire \x_l_I_V_35_reg_1512[26]_i_3_n_0 ;
  wire \x_l_I_V_35_reg_1512[26]_i_5_n_0 ;
  wire \x_l_I_V_35_reg_1512[26]_i_6_n_0 ;
  wire \x_l_I_V_35_reg_1512[26]_i_7_n_0 ;
  wire \x_l_I_V_35_reg_1512[26]_i_8_n_0 ;
  wire \x_l_I_V_35_reg_1512[28]_i_3_n_0 ;
  wire \x_l_I_V_35_reg_1512[28]_i_4_n_0 ;
  wire \x_l_I_V_35_reg_1512[28]_i_5_n_0 ;
  wire \x_l_I_V_35_reg_1512[28]_i_6_n_0 ;
  wire \x_l_I_V_35_reg_1512_reg[12]_srl4_n_0 ;
  wire \x_l_I_V_35_reg_1512_reg[13]_srl4_n_0 ;
  wire \x_l_I_V_35_reg_1512_reg[14]_srl4_n_0 ;
  wire \x_l_I_V_35_reg_1512_reg[15]_srl4_n_0 ;
  wire \x_l_I_V_35_reg_1512_reg[26]_i_2_n_0 ;
  wire \x_l_I_V_35_reg_1512_reg[26]_i_2_n_1 ;
  wire \x_l_I_V_35_reg_1512_reg[26]_i_2_n_2 ;
  wire \x_l_I_V_35_reg_1512_reg[26]_i_2_n_3 ;
  wire \x_l_I_V_35_reg_1512_reg[28]_i_2_n_2 ;
  wire \x_l_I_V_35_reg_1512_reg[28]_i_2_n_3 ;
  wire [26:12]x_l_I_V_36_reg_1535;
  wire \x_l_I_V_36_reg_1535[18]_i_1_n_0 ;
  wire \x_l_I_V_36_reg_1535[22]_i_5_n_0 ;
  wire \x_l_I_V_36_reg_1535[22]_i_6_n_0 ;
  wire \x_l_I_V_36_reg_1535[22]_i_7_n_0 ;
  wire \x_l_I_V_36_reg_1535[22]_i_8_n_0 ;
  wire \x_l_I_V_36_reg_1535[26]_i_3_n_0 ;
  wire \x_l_I_V_36_reg_1535[26]_i_4_n_0 ;
  wire \x_l_I_V_36_reg_1535[26]_i_5_n_0 ;
  wire \x_l_I_V_36_reg_1535[26]_i_6_n_0 ;
  wire \x_l_I_V_36_reg_1535[26]_i_7_n_0 ;
  wire \x_l_I_V_36_reg_1535[26]_i_8_n_0 ;
  wire \x_l_I_V_36_reg_1535[26]_i_9_n_0 ;
  wire \x_l_I_V_36_reg_1535_reg[10]_srl5_n_0 ;
  wire \x_l_I_V_36_reg_1535_reg[11]_srl5_n_0 ;
  wire \x_l_I_V_36_reg_1535_reg[22]_i_2_n_0 ;
  wire \x_l_I_V_36_reg_1535_reg[22]_i_2_n_1 ;
  wire \x_l_I_V_36_reg_1535_reg[22]_i_2_n_2 ;
  wire \x_l_I_V_36_reg_1535_reg[22]_i_2_n_3 ;
  wire \x_l_I_V_36_reg_1535_reg[26]_i_2_n_0 ;
  wire \x_l_I_V_36_reg_1535_reg[26]_i_2_n_1 ;
  wire \x_l_I_V_36_reg_1535_reg[26]_i_2_n_2 ;
  wire \x_l_I_V_36_reg_1535_reg[26]_i_2_n_3 ;
  wire \x_l_I_V_36_reg_1535_reg[8]_srl5_n_0 ;
  wire \x_l_I_V_36_reg_1535_reg[9]_srl5_n_0 ;
  wire [24:8]x_l_I_V_38_reg_1558;
  wire \x_l_I_V_38_reg_1558[14]_i_1_n_0 ;
  wire \x_l_I_V_38_reg_1558[18]_i_5_n_0 ;
  wire \x_l_I_V_38_reg_1558[18]_i_6_n_0 ;
  wire \x_l_I_V_38_reg_1558[18]_i_7_n_0 ;
  wire \x_l_I_V_38_reg_1558[18]_i_8_n_0 ;
  wire \x_l_I_V_38_reg_1558[22]_i_10_n_0 ;
  wire \x_l_I_V_38_reg_1558[22]_i_3_n_0 ;
  wire \x_l_I_V_38_reg_1558[22]_i_4_n_0 ;
  wire \x_l_I_V_38_reg_1558[22]_i_6_n_0 ;
  wire \x_l_I_V_38_reg_1558[22]_i_7_n_0 ;
  wire \x_l_I_V_38_reg_1558[22]_i_8_n_0 ;
  wire \x_l_I_V_38_reg_1558[22]_i_9_n_0 ;
  wire \x_l_I_V_38_reg_1558[24]_i_3_n_0 ;
  wire \x_l_I_V_38_reg_1558[24]_i_4_n_0 ;
  wire \x_l_I_V_38_reg_1558[24]_i_5_n_0 ;
  wire \x_l_I_V_38_reg_1558[24]_i_6_n_0 ;
  wire \x_l_I_V_38_reg_1558_reg[18]_i_2_n_0 ;
  wire \x_l_I_V_38_reg_1558_reg[18]_i_2_n_1 ;
  wire \x_l_I_V_38_reg_1558_reg[18]_i_2_n_2 ;
  wire \x_l_I_V_38_reg_1558_reg[18]_i_2_n_3 ;
  wire \x_l_I_V_38_reg_1558_reg[22]_i_2_n_0 ;
  wire \x_l_I_V_38_reg_1558_reg[22]_i_2_n_1 ;
  wire \x_l_I_V_38_reg_1558_reg[22]_i_2_n_2 ;
  wire \x_l_I_V_38_reg_1558_reg[22]_i_2_n_3 ;
  wire \x_l_I_V_38_reg_1558_reg[24]_i_2_n_2 ;
  wire \x_l_I_V_38_reg_1558_reg[24]_i_2_n_3 ;
  wire \x_l_I_V_38_reg_1558_reg[4]_srl6_n_0 ;
  wire \x_l_I_V_38_reg_1558_reg[5]_srl6_n_0 ;
  wire \x_l_I_V_38_reg_1558_reg[6]_srl6_n_0 ;
  wire \x_l_I_V_38_reg_1558_reg[7]_srl6_n_0 ;
  wire [22:4]x_l_I_V_40_reg_1581;
  wire \x_l_I_V_40_reg_1581[10]_i_1_n_0 ;
  wire \x_l_I_V_40_reg_1581[14]_i_5_n_0 ;
  wire \x_l_I_V_40_reg_1581[14]_i_6_n_0 ;
  wire \x_l_I_V_40_reg_1581[14]_i_7_n_0 ;
  wire \x_l_I_V_40_reg_1581[14]_i_8_n_0 ;
  wire \x_l_I_V_40_reg_1581[18]_i_10_n_0 ;
  wire \x_l_I_V_40_reg_1581[18]_i_4_n_0 ;
  wire \x_l_I_V_40_reg_1581[18]_i_6_n_0 ;
  wire \x_l_I_V_40_reg_1581[18]_i_7_n_0 ;
  wire \x_l_I_V_40_reg_1581[18]_i_8_n_0 ;
  wire \x_l_I_V_40_reg_1581[18]_i_9_n_0 ;
  wire \x_l_I_V_40_reg_1581[22]_i_3_n_0 ;
  wire \x_l_I_V_40_reg_1581[22]_i_4_n_0 ;
  wire \x_l_I_V_40_reg_1581[22]_i_5_n_0 ;
  wire \x_l_I_V_40_reg_1581[22]_i_6_n_0 ;
  wire \x_l_I_V_40_reg_1581[22]_i_7_n_0 ;
  wire \x_l_I_V_40_reg_1581[22]_i_8_n_0 ;
  wire \x_l_I_V_40_reg_1581[22]_i_9_n_0 ;
  wire \x_l_I_V_40_reg_1581_reg[14]_i_2_n_0 ;
  wire \x_l_I_V_40_reg_1581_reg[14]_i_2_n_1 ;
  wire \x_l_I_V_40_reg_1581_reg[14]_i_2_n_2 ;
  wire \x_l_I_V_40_reg_1581_reg[14]_i_2_n_3 ;
  wire \x_l_I_V_40_reg_1581_reg[18]_i_2_n_0 ;
  wire \x_l_I_V_40_reg_1581_reg[18]_i_2_n_1 ;
  wire \x_l_I_V_40_reg_1581_reg[18]_i_2_n_2 ;
  wire \x_l_I_V_40_reg_1581_reg[18]_i_2_n_3 ;
  wire \x_l_I_V_40_reg_1581_reg[22]_i_2_n_0 ;
  wire \x_l_I_V_40_reg_1581_reg[22]_i_2_n_1 ;
  wire \x_l_I_V_40_reg_1581_reg[22]_i_2_n_2 ;
  wire \x_l_I_V_40_reg_1581_reg[22]_i_2_n_3 ;
  wire \x_l_I_V_40_reg_1581_reg[2]_srl7_n_0 ;
  wire \x_l_I_V_40_reg_1581_reg[3]_srl7_n_0 ;
  wire [22:2]x_l_I_V_42_reg_1604;
  wire \x_l_I_V_42_reg_1604[10]_i_5_n_0 ;
  wire \x_l_I_V_42_reg_1604[10]_i_6_n_0 ;
  wire \x_l_I_V_42_reg_1604[10]_i_7_n_0 ;
  wire \x_l_I_V_42_reg_1604[10]_i_8_n_0 ;
  wire \x_l_I_V_42_reg_1604[14]_i_10_n_0 ;
  wire \x_l_I_V_42_reg_1604[14]_i_4_n_0 ;
  wire \x_l_I_V_42_reg_1604[14]_i_6_n_0 ;
  wire \x_l_I_V_42_reg_1604[14]_i_7_n_0 ;
  wire \x_l_I_V_42_reg_1604[14]_i_8_n_0 ;
  wire \x_l_I_V_42_reg_1604[14]_i_9_n_0 ;
  wire \x_l_I_V_42_reg_1604[18]_i_10_n_0 ;
  wire \x_l_I_V_42_reg_1604[18]_i_3_n_0 ;
  wire \x_l_I_V_42_reg_1604[18]_i_4_n_0 ;
  wire \x_l_I_V_42_reg_1604[18]_i_6_n_0 ;
  wire \x_l_I_V_42_reg_1604[18]_i_7_n_0 ;
  wire \x_l_I_V_42_reg_1604[18]_i_8_n_0 ;
  wire \x_l_I_V_42_reg_1604[18]_i_9_n_0 ;
  wire \x_l_I_V_42_reg_1604[21]_i_1_n_0 ;
  wire \x_l_I_V_42_reg_1604[21]_i_3_n_0 ;
  wire \x_l_I_V_42_reg_1604[21]_i_4_n_0 ;
  wire \x_l_I_V_42_reg_1604[21]_i_5_n_0 ;
  wire \x_l_I_V_42_reg_1604[21]_i_6_n_0 ;
  wire \x_l_I_V_42_reg_1604[22]_i_1_n_0 ;
  wire \x_l_I_V_42_reg_1604[6]_i_1_n_0 ;
  wire \x_l_I_V_42_reg_1604_reg[0]_srl8_n_0 ;
  wire \x_l_I_V_42_reg_1604_reg[10]_i_2_n_0 ;
  wire \x_l_I_V_42_reg_1604_reg[10]_i_2_n_1 ;
  wire \x_l_I_V_42_reg_1604_reg[10]_i_2_n_2 ;
  wire \x_l_I_V_42_reg_1604_reg[10]_i_2_n_3 ;
  wire \x_l_I_V_42_reg_1604_reg[14]_i_2_n_0 ;
  wire \x_l_I_V_42_reg_1604_reg[14]_i_2_n_1 ;
  wire \x_l_I_V_42_reg_1604_reg[14]_i_2_n_2 ;
  wire \x_l_I_V_42_reg_1604_reg[14]_i_2_n_3 ;
  wire \x_l_I_V_42_reg_1604_reg[18]_i_2_n_0 ;
  wire \x_l_I_V_42_reg_1604_reg[18]_i_2_n_1 ;
  wire \x_l_I_V_42_reg_1604_reg[18]_i_2_n_2 ;
  wire \x_l_I_V_42_reg_1604_reg[18]_i_2_n_3 ;
  wire \x_l_I_V_42_reg_1604_reg[1]_srl8_n_0 ;
  wire \x_l_I_V_42_reg_1604_reg[21]_i_2_n_2 ;
  wire \x_l_I_V_42_reg_1604_reg[21]_i_2_n_3 ;
  wire \x_l_I_V_42_reg_1604_reg[23]_srl2_i_1_n_0 ;
  wire \x_l_I_V_42_reg_1604_reg[23]_srl2_i_3_n_0 ;
  wire \x_l_I_V_42_reg_1604_reg[23]_srl2_n_0 ;
  wire \x_l_I_V_42_reg_1604_reg[24]_srl2_i_1_n_0 ;
  wire \x_l_I_V_42_reg_1604_reg[24]_srl2_n_0 ;
  wire \x_l_I_V_42_reg_1604_reg[25]_srl3_i_1_n_0 ;
  wire \x_l_I_V_42_reg_1604_reg[25]_srl3_n_0 ;
  wire \x_l_I_V_42_reg_1604_reg[26]_srl3_i_1_n_0 ;
  wire \x_l_I_V_42_reg_1604_reg[26]_srl3_n_0 ;
  wire \x_l_I_V_42_reg_1604_reg[27]_srl4_i_1_n_0 ;
  wire \x_l_I_V_42_reg_1604_reg[27]_srl4_i_3_n_0 ;
  wire \x_l_I_V_42_reg_1604_reg[27]_srl4_n_0 ;
  wire \x_l_I_V_42_reg_1604_reg[28]_srl4_i_1_n_0 ;
  wire \x_l_I_V_42_reg_1604_reg[28]_srl4_n_0 ;
  wire \x_l_I_V_42_reg_1604_reg[29]_srl5_i_1_n_0 ;
  wire \x_l_I_V_42_reg_1604_reg[29]_srl5_n_0 ;
  wire \x_l_I_V_42_reg_1604_reg[30]_srl5_i_1_n_0 ;
  wire \x_l_I_V_42_reg_1604_reg[30]_srl5_n_0 ;
  wire \x_l_I_V_42_reg_1604_reg[31]_srl6_i_1_n_0 ;
  wire \x_l_I_V_42_reg_1604_reg[31]_srl6_n_0 ;
  wire \x_l_I_V_42_reg_1604_reg[32]_srl6_i_1_n_0 ;
  wire \x_l_I_V_42_reg_1604_reg[32]_srl6_n_0 ;
  wire [32:19]x_l_I_V_44_reg_1627;
  wire \x_l_I_V_44_reg_1627[19]_i_3_n_0 ;
  wire \x_l_I_V_44_reg_1627[20]_i_1_n_0 ;
  wire [0:0]\x_l_I_V_44_reg_1627_reg[32]__0_0 ;
  wire [15:3]x_l_I_V_45_fu_1421_p3;
  wire [3:0]\NLW_icmp_ln443_11_reg_1593_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln443_11_reg_1593_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_icmp_ln443_13_reg_1616_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln443_13_reg_1616_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln443_13_reg_1616_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln443_13_reg_1616_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:1]\NLW_icmp_ln443_5_reg_1524_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln443_5_reg_1524_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln443_5_reg_1524_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_icmp_ln443_7_reg_1547_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln443_7_reg_1547_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln443_7_reg_1547_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_icmp_ln443_9_reg_1570_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln443_9_reg_1570_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln443_9_reg_1570_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_p_Val2_s_reg_1055_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_p_Val2_s_reg_1055_reg[16]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_p_Val2_s_reg_1055_reg[3]_i_16_O_UNCONNECTED ;
  wire [3:1]\NLW_p_Val2_s_reg_1055_reg[3]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_p_Val2_s_reg_1055_reg[3]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_p_Val2_s_reg_1055_reg[3]_i_20_O_UNCONNECTED ;
  wire [3:0]\NLW_p_Val2_s_reg_1055_reg[3]_i_29_O_UNCONNECTED ;
  wire [3:0]\NLW_p_Val2_s_reg_1055_reg[3]_i_38_O_UNCONNECTED ;
  wire [3:0]\NLW_p_Val2_s_reg_1055_reg[3]_i_4_O_UNCONNECTED ;
  wire [3:1]\NLW_p_Val2_s_reg_1055_reg[3]_i_47_CO_UNCONNECTED ;
  wire [3:2]\NLW_p_Val2_s_reg_1055_reg[3]_i_47_O_UNCONNECTED ;
  wire [3:2]\NLW_p_Val2_s_reg_1055_reg[3]_i_6_CO_UNCONNECTED ;
  wire [3:0]\NLW_p_Val2_s_reg_1055_reg[3]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_p_Val2_s_reg_1055_reg[3]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_res_I_V_34_reg_1518_reg[11]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_res_I_V_37_reg_1564_reg[7]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_res_I_V_37_reg_1564_reg[7]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_res_I_V_37_reg_1564_reg[7]_i_3_O_UNCONNECTED ;
  wire [3:3]\NLW_res_I_V_39_reg_1587_reg[5]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_res_I_V_39_reg_1587_reg[5]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_res_I_V_39_reg_1587_reg[5]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_res_I_V_41_reg_1610_reg[3]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_res_I_V_41_reg_1610_reg[3]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_res_I_V_43_reg_1633_reg[1]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_res_I_V_43_reg_1633_reg[1]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_res_I_V_43_reg_1633_reg[1]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_res_I_V_43_reg_1633_reg[1]_i_5_O_UNCONNECTED ;
  wire [3:1]\NLW_res_I_V_reg_1541_reg[9]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_res_I_V_reg_1541_reg[9]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_res_I_V_reg_1541_reg[9]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_sub_ln212_10_reg_1599_reg[14]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_sub_ln212_10_reg_1599_reg[14]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_sub_ln212_12_reg_1622_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sub_ln212_4_reg_1530_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_sub_ln212_6_reg_1553_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_sub_ln212_6_reg_1553_reg[10]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_sub_ln212_8_reg_1576_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_x_l_I_V_35_reg_1512_reg[28]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_x_l_I_V_35_reg_1512_reg[28]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_x_l_I_V_38_reg_1558_reg[24]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_x_l_I_V_38_reg_1558_reg[24]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_x_l_I_V_42_reg_1604_reg[21]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_x_l_I_V_42_reg_1604_reg[21]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_x_l_I_V_42_reg_1604_reg[23]_srl2_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_x_l_I_V_42_reg_1604_reg[23]_srl2_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_x_l_I_V_42_reg_1604_reg[27]_srl4_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_x_l_I_V_42_reg_1604_reg[27]_srl4_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_x_l_I_V_44_reg_1627_reg[19]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_x_l_I_V_44_reg_1627_reg[19]_i_2_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln443_11_reg_1593[0]_i_10 
       (.I0(res_I_V_37_reg_1564[9]),
        .I1(p_Result_80_fu_1080_p4[6]),
        .I2(p_Result_80_fu_1080_p4[7]),
        .I3(res_I_V_37_reg_1564[10]),
        .O(\icmp_ln443_11_reg_1593[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln443_11_reg_1593[0]_i_11 
       (.I0(res_I_V_37_reg_1564[7]),
        .I1(p_Result_80_fu_1080_p4[4]),
        .I2(p_Result_80_fu_1080_p4[5]),
        .I3(res_I_V_37_reg_1564[8]),
        .O(\icmp_ln443_11_reg_1593[0]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h032203BB)) 
    \icmp_ln443_11_reg_1593[0]_i_12 
       (.I0(x_l_I_V_38_reg_1558[10]),
        .I1(icmp_ln443_9_reg_1570),
        .I2(x_l_I_V_38_reg_1558[11]),
        .I3(\res_I_V_39_reg_1587_reg[5]_i_2_n_1 ),
        .I4(sub_ln212_9_fu_1018_p2[1]),
        .O(\icmp_ln443_11_reg_1593[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln443_11_reg_1593[0]_i_13 
       (.I0(x_l_I_V_38_reg_1558[8]),
        .I1(x_l_I_V_38_reg_1558[9]),
        .O(\icmp_ln443_11_reg_1593[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln443_11_reg_1593[0]_i_14 
       (.I0(res_I_V_37_reg_1564[9]),
        .I1(p_Result_80_fu_1080_p4[6]),
        .I2(res_I_V_37_reg_1564[10]),
        .I3(p_Result_80_fu_1080_p4[7]),
        .O(\icmp_ln443_11_reg_1593[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln443_11_reg_1593[0]_i_15 
       (.I0(res_I_V_37_reg_1564[7]),
        .I1(p_Result_80_fu_1080_p4[4]),
        .I2(res_I_V_37_reg_1564[8]),
        .I3(p_Result_80_fu_1080_p4[5]),
        .O(\icmp_ln443_11_reg_1593[0]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h14111444)) 
    \icmp_ln443_11_reg_1593[0]_i_16 
       (.I0(x_l_I_V_38_reg_1558[10]),
        .I1(icmp_ln443_9_reg_1570),
        .I2(x_l_I_V_38_reg_1558[11]),
        .I3(\res_I_V_39_reg_1587_reg[5]_i_2_n_1 ),
        .I4(sub_ln212_9_fu_1018_p2[1]),
        .O(\icmp_ln443_11_reg_1593[0]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln443_11_reg_1593[0]_i_17 
       (.I0(x_l_I_V_38_reg_1558[8]),
        .I1(x_l_I_V_38_reg_1558[9]),
        .O(\icmp_ln443_11_reg_1593[0]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln443_11_reg_1593[0]_i_18 
       (.I0(x_l_I_V_38_reg_1558[20]),
        .I1(icmp_ln443_9_reg_1570),
        .I2(sub_ln212_8_reg_1576[8]),
        .O(p_Result_77_fu_998_p4[10]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln443_11_reg_1593[0]_i_19 
       (.I0(x_l_I_V_38_reg_1558[21]),
        .I1(icmp_ln443_9_reg_1570),
        .I2(sub_ln212_8_reg_1576[9]),
        .O(p_Result_77_fu_998_p4[11]));
  LUT6 #(
    .INIT(64'h0000003050500030)) 
    \icmp_ln443_11_reg_1593[0]_i_3 
       (.I0(p_Result_77_fu_998_p4[10]),
        .I1(sub_ln212_9_fu_1018_p2[10]),
        .I2(res_I_V_37_reg_1564[15]),
        .I3(sub_ln212_9_fu_1018_p2[11]),
        .I4(\res_I_V_39_reg_1587_reg[5]_i_2_n_1 ),
        .I5(p_Result_77_fu_998_p4[11]),
        .O(\icmp_ln443_11_reg_1593[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln443_11_reg_1593[0]_i_4 
       (.I0(res_I_V_37_reg_1564[13]),
        .I1(p_Result_80_fu_1080_p4[10]),
        .I2(p_Result_80_fu_1080_p4[11]),
        .I3(res_I_V_37_reg_1564[14]),
        .O(\icmp_ln443_11_reg_1593[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln443_11_reg_1593[0]_i_5 
       (.I0(res_I_V_37_reg_1564[11]),
        .I1(p_Result_80_fu_1080_p4[8]),
        .I2(p_Result_80_fu_1080_p4[9]),
        .I3(res_I_V_37_reg_1564[12]),
        .O(\icmp_ln443_11_reg_1593[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h111DDD1D)) 
    \icmp_ln443_11_reg_1593[0]_i_6 
       (.I0(sub_ln212_9_fu_1018_p2[12]),
        .I1(\res_I_V_39_reg_1587_reg[5]_i_2_n_1 ),
        .I2(sub_ln212_8_reg_1576[10]),
        .I3(icmp_ln443_9_reg_1570),
        .I4(x_l_I_V_38_reg_1558[22]),
        .O(\icmp_ln443_11_reg_1593[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000000A5999900A5)) 
    \icmp_ln443_11_reg_1593[0]_i_7 
       (.I0(res_I_V_37_reg_1564[15]),
        .I1(p_Result_77_fu_998_p4[10]),
        .I2(sub_ln212_9_fu_1018_p2[10]),
        .I3(sub_ln212_9_fu_1018_p2[11]),
        .I4(\res_I_V_39_reg_1587_reg[5]_i_2_n_1 ),
        .I5(p_Result_77_fu_998_p4[11]),
        .O(\icmp_ln443_11_reg_1593[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln443_11_reg_1593[0]_i_8 
       (.I0(res_I_V_37_reg_1564[13]),
        .I1(p_Result_80_fu_1080_p4[10]),
        .I2(res_I_V_37_reg_1564[14]),
        .I3(p_Result_80_fu_1080_p4[11]),
        .O(\icmp_ln443_11_reg_1593[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln443_11_reg_1593[0]_i_9 
       (.I0(res_I_V_37_reg_1564[11]),
        .I1(p_Result_80_fu_1080_p4[8]),
        .I2(res_I_V_37_reg_1564[12]),
        .I3(p_Result_80_fu_1080_p4[9]),
        .O(\icmp_ln443_11_reg_1593[0]_i_9_n_0 ));
  FDRE \icmp_ln443_11_reg_1593_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln443_11_fu_1094_p2),
        .Q(icmp_ln443_11_reg_1593),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln443_11_reg_1593_reg[0]_i_1 
       (.CI(\icmp_ln443_11_reg_1593_reg[0]_i_2_n_0 ),
        .CO({icmp_ln443_11_fu_1094_p2,\icmp_ln443_11_reg_1593_reg[0]_i_1_n_1 ,\icmp_ln443_11_reg_1593_reg[0]_i_1_n_2 ,\icmp_ln443_11_reg_1593_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\icmp_ln443_11_reg_1593[0]_i_3_n_0 ,\icmp_ln443_11_reg_1593[0]_i_4_n_0 ,\icmp_ln443_11_reg_1593[0]_i_5_n_0 }),
        .O(\NLW_icmp_ln443_11_reg_1593_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln443_11_reg_1593[0]_i_6_n_0 ,\icmp_ln443_11_reg_1593[0]_i_7_n_0 ,\icmp_ln443_11_reg_1593[0]_i_8_n_0 ,\icmp_ln443_11_reg_1593[0]_i_9_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln443_11_reg_1593_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln443_11_reg_1593_reg[0]_i_2_n_0 ,\icmp_ln443_11_reg_1593_reg[0]_i_2_n_1 ,\icmp_ln443_11_reg_1593_reg[0]_i_2_n_2 ,\icmp_ln443_11_reg_1593_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln443_11_reg_1593[0]_i_10_n_0 ,\icmp_ln443_11_reg_1593[0]_i_11_n_0 ,\icmp_ln443_11_reg_1593[0]_i_12_n_0 ,\icmp_ln443_11_reg_1593[0]_i_13_n_0 }),
        .O(\NLW_icmp_ln443_11_reg_1593_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln443_11_reg_1593[0]_i_14_n_0 ,\icmp_ln443_11_reg_1593[0]_i_15_n_0 ,\icmp_ln443_11_reg_1593[0]_i_16_n_0 ,\icmp_ln443_11_reg_1593[0]_i_17_n_0 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln443_13_reg_1616[0]_i_10 
       (.I0(res_I_V_39_reg_1587[13]),
        .I1(p_Result_86_fu_1237_p4[12]),
        .I2(res_I_V_39_reg_1587[14]),
        .I3(p_Result_86_fu_1237_p4[13]),
        .O(\icmp_ln443_13_reg_1616[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln443_13_reg_1616[0]_i_11 
       (.I0(res_I_V_39_reg_1587[11]),
        .I1(p_Result_86_fu_1237_p4[10]),
        .I2(res_I_V_39_reg_1587[12]),
        .I3(p_Result_86_fu_1237_p4[11]),
        .O(\icmp_ln443_13_reg_1616[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln443_13_reg_1616[0]_i_12 
       (.I0(res_I_V_39_reg_1587[9]),
        .I1(p_Result_86_fu_1237_p4[8]),
        .I2(res_I_V_39_reg_1587[10]),
        .I3(p_Result_86_fu_1237_p4[9]),
        .O(\icmp_ln443_13_reg_1616[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln443_13_reg_1616[0]_i_13 
       (.I0(res_I_V_39_reg_1587[7]),
        .I1(p_Result_86_fu_1237_p4[6]),
        .I2(p_Result_86_fu_1237_p4[7]),
        .I3(res_I_V_39_reg_1587[8]),
        .O(\icmp_ln443_13_reg_1616[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln443_13_reg_1616[0]_i_14 
       (.I0(res_I_V_39_reg_1587[5]),
        .I1(p_Result_86_fu_1237_p4[4]),
        .I2(p_Result_86_fu_1237_p4[5]),
        .I3(res_I_V_39_reg_1587[6]),
        .O(\icmp_ln443_13_reg_1616[0]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h032203BB)) 
    \icmp_ln443_13_reg_1616[0]_i_15 
       (.I0(x_l_I_V_40_reg_1581[6]),
        .I1(icmp_ln443_11_reg_1593),
        .I2(x_l_I_V_40_reg_1581[7]),
        .I3(\res_I_V_41_reg_1610_reg[3]_i_2_n_0 ),
        .I4(sub_ln212_11_fu_1175_p2[1]),
        .O(\icmp_ln443_13_reg_1616[0]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln443_13_reg_1616[0]_i_16 
       (.I0(x_l_I_V_40_reg_1581[4]),
        .I1(x_l_I_V_40_reg_1581[5]),
        .O(\icmp_ln443_13_reg_1616[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln443_13_reg_1616[0]_i_17 
       (.I0(res_I_V_39_reg_1587[7]),
        .I1(p_Result_86_fu_1237_p4[6]),
        .I2(res_I_V_39_reg_1587[8]),
        .I3(p_Result_86_fu_1237_p4[7]),
        .O(\icmp_ln443_13_reg_1616[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln443_13_reg_1616[0]_i_18 
       (.I0(res_I_V_39_reg_1587[5]),
        .I1(p_Result_86_fu_1237_p4[4]),
        .I2(res_I_V_39_reg_1587[6]),
        .I3(p_Result_86_fu_1237_p4[5]),
        .O(\icmp_ln443_13_reg_1616[0]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'h14111444)) 
    \icmp_ln443_13_reg_1616[0]_i_19 
       (.I0(x_l_I_V_40_reg_1581[6]),
        .I1(icmp_ln443_11_reg_1593),
        .I2(x_l_I_V_40_reg_1581[7]),
        .I3(\res_I_V_41_reg_1610_reg[3]_i_2_n_0 ),
        .I4(sub_ln212_11_fu_1175_p2[1]),
        .O(\icmp_ln443_13_reg_1616[0]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln443_13_reg_1616[0]_i_20 
       (.I0(x_l_I_V_40_reg_1581[4]),
        .I1(x_l_I_V_40_reg_1581[5]),
        .O(\icmp_ln443_13_reg_1616[0]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln443_13_reg_1616[0]_i_21 
       (.I0(x_l_I_V_40_reg_1581[18]),
        .I1(icmp_ln443_11_reg_1593),
        .I2(sub_ln212_10_reg_1599[10]),
        .O(p_Result_83_fu_1155_p4[12]));
  LUT5 #(
    .INIT(32'h111DDD1D)) 
    \icmp_ln443_13_reg_1616[0]_i_3 
       (.I0(sub_ln212_11_fu_1175_p2[14]),
        .I1(\res_I_V_41_reg_1610_reg[3]_i_2_n_0 ),
        .I2(sub_ln212_10_reg_1599[12]),
        .I3(icmp_ln443_11_reg_1593),
        .I4(x_l_I_V_40_reg_1581[20]),
        .O(\icmp_ln443_13_reg_1616[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000003050500030)) 
    \icmp_ln443_13_reg_1616[0]_i_5 
       (.I0(p_Result_83_fu_1155_p4[12]),
        .I1(sub_ln212_11_fu_1175_p2[12]),
        .I2(res_I_V_39_reg_1587[15]),
        .I3(sub_ln212_11_fu_1175_p2[13]),
        .I4(\res_I_V_41_reg_1610_reg[3]_i_2_n_0 ),
        .I5(p_Result_83_fu_1155_p4[13]),
        .O(\icmp_ln443_13_reg_1616[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln443_13_reg_1616[0]_i_6 
       (.I0(res_I_V_39_reg_1587[13]),
        .I1(p_Result_86_fu_1237_p4[12]),
        .I2(p_Result_86_fu_1237_p4[13]),
        .I3(res_I_V_39_reg_1587[14]),
        .O(\icmp_ln443_13_reg_1616[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln443_13_reg_1616[0]_i_7 
       (.I0(res_I_V_39_reg_1587[11]),
        .I1(p_Result_86_fu_1237_p4[10]),
        .I2(p_Result_86_fu_1237_p4[11]),
        .I3(res_I_V_39_reg_1587[12]),
        .O(\icmp_ln443_13_reg_1616[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln443_13_reg_1616[0]_i_8 
       (.I0(res_I_V_39_reg_1587[9]),
        .I1(p_Result_86_fu_1237_p4[8]),
        .I2(p_Result_86_fu_1237_p4[9]),
        .I3(res_I_V_39_reg_1587[10]),
        .O(\icmp_ln443_13_reg_1616[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h000000A5999900A5)) 
    \icmp_ln443_13_reg_1616[0]_i_9 
       (.I0(res_I_V_39_reg_1587[15]),
        .I1(p_Result_83_fu_1155_p4[12]),
        .I2(sub_ln212_11_fu_1175_p2[12]),
        .I3(sub_ln212_11_fu_1175_p2[13]),
        .I4(\res_I_V_41_reg_1610_reg[3]_i_2_n_0 ),
        .I5(p_Result_83_fu_1155_p4[13]),
        .O(\icmp_ln443_13_reg_1616[0]_i_9_n_0 ));
  FDRE \icmp_ln443_13_reg_1616_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln443_13_fu_1251_p2),
        .Q(icmp_ln443_13_reg_1616),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln443_13_reg_1616_reg[0]_i_1 
       (.CI(\icmp_ln443_13_reg_1616_reg[0]_i_2_n_0 ),
        .CO({\NLW_icmp_ln443_13_reg_1616_reg[0]_i_1_CO_UNCONNECTED [3:1],icmp_ln443_13_fu_1251_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln443_13_reg_1616_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\icmp_ln443_13_reg_1616[0]_i_3_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln443_13_reg_1616_reg[0]_i_2 
       (.CI(\icmp_ln443_13_reg_1616_reg[0]_i_4_n_0 ),
        .CO({\icmp_ln443_13_reg_1616_reg[0]_i_2_n_0 ,\icmp_ln443_13_reg_1616_reg[0]_i_2_n_1 ,\icmp_ln443_13_reg_1616_reg[0]_i_2_n_2 ,\icmp_ln443_13_reg_1616_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln443_13_reg_1616[0]_i_5_n_0 ,\icmp_ln443_13_reg_1616[0]_i_6_n_0 ,\icmp_ln443_13_reg_1616[0]_i_7_n_0 ,\icmp_ln443_13_reg_1616[0]_i_8_n_0 }),
        .O(\NLW_icmp_ln443_13_reg_1616_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln443_13_reg_1616[0]_i_9_n_0 ,\icmp_ln443_13_reg_1616[0]_i_10_n_0 ,\icmp_ln443_13_reg_1616[0]_i_11_n_0 ,\icmp_ln443_13_reg_1616[0]_i_12_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln443_13_reg_1616_reg[0]_i_4 
       (.CI(1'b0),
        .CO({\icmp_ln443_13_reg_1616_reg[0]_i_4_n_0 ,\icmp_ln443_13_reg_1616_reg[0]_i_4_n_1 ,\icmp_ln443_13_reg_1616_reg[0]_i_4_n_2 ,\icmp_ln443_13_reg_1616_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln443_13_reg_1616[0]_i_13_n_0 ,\icmp_ln443_13_reg_1616[0]_i_14_n_0 ,\icmp_ln443_13_reg_1616[0]_i_15_n_0 ,\icmp_ln443_13_reg_1616[0]_i_16_n_0 }),
        .O(\NLW_icmp_ln443_13_reg_1616_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\icmp_ln443_13_reg_1616[0]_i_17_n_0 ,\icmp_ln443_13_reg_1616[0]_i_18_n_0 ,\icmp_ln443_13_reg_1616[0]_i_19_n_0 ,\icmp_ln443_13_reg_1616[0]_i_20_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h0F11)) 
    \icmp_ln443_1_reg_1478[0]_i_1 
       (.I0(\x_int_reg_reg_n_0_[29] ),
        .I1(\x_int_reg_reg_n_0_[28] ),
        .I2(p_0_in[1]),
        .I3(p_0_in[0]),
        .O(\icmp_ln443_1_reg_1478[0]_i_1_n_0 ));
  FDRE \icmp_ln443_1_reg_1478_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln443_1_reg_1478[0]_i_1_n_0 ),
        .Q(icmp_ln443_1_reg_1478),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'h01110001)) 
    \icmp_ln443_3_reg_1501[0]_i_1 
       (.I0(p_Result_56_fu_452_p4[6]),
        .I1(p_Result_56_fu_452_p4[5]),
        .I2(p_Result_56_fu_452_p4[4]),
        .I3(icmp_ln443_reg_1467),
        .I4(\icmp_ln443_3_reg_1501[0]_i_2_n_0 ),
        .O(icmp_ln443_3_fu_466_p2));
  LUT6 #(
    .INIT(64'h00010F1F0F1FFF01)) 
    \icmp_ln443_3_reg_1501[0]_i_2 
       (.I0(x_l_I_V_31_reg_1472[24]),
        .I1(x_l_I_V_31_reg_1472[25]),
        .I2(icmp_ln443_1_reg_1478),
        .I3(x_l_I_V_31_reg_1472[26]),
        .I4(\res_I_V_32_reg_1495[13]_i_2_n_0 ),
        .I5(x_l_I_V_31_reg_1472[27]),
        .O(\icmp_ln443_3_reg_1501[0]_i_2_n_0 ));
  FDRE \icmp_ln443_3_reg_1501_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln443_3_fu_466_p2),
        .Q(icmp_ln443_3_reg_1501),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h14111444)) 
    \icmp_ln443_5_reg_1524[0]_i_10 
       (.I0(x_l_I_V_33_reg_1489[22]),
        .I1(icmp_ln443_3_reg_1501),
        .I2(x_l_I_V_33_reg_1489[23]),
        .I3(\res_I_V_34_reg_1518_reg[11]_i_2_n_0 ),
        .I4(sub_ln212_3_fu_547_p2[1]),
        .O(\icmp_ln443_5_reg_1524[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln443_5_reg_1524[0]_i_11 
       (.I0(x_l_I_V_33_reg_1489[20]),
        .I1(x_l_I_V_33_reg_1489[21]),
        .O(\icmp_ln443_5_reg_1524[0]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln443_5_reg_1524[0]_i_12 
       (.I0(x_l_I_V_33_reg_1489[26]),
        .I1(icmp_ln443_3_reg_1501),
        .I2(sub_ln212_2_reg_1507[2]),
        .O(p_Result_59_fu_527_p4[4]));
  LUT5 #(
    .INIT(32'h111DDD1D)) 
    \icmp_ln443_5_reg_1524[0]_i_3 
       (.I0(sub_ln212_3_fu_547_p2[6]),
        .I1(\res_I_V_34_reg_1518_reg[11]_i_2_n_0 ),
        .I2(sub_ln212_2_reg_1507[4]),
        .I3(icmp_ln443_3_reg_1501),
        .I4(x_l_I_V_33_reg_1489[28]),
        .O(\icmp_ln443_5_reg_1524[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000003050500030)) 
    \icmp_ln443_5_reg_1524[0]_i_4 
       (.I0(p_Result_59_fu_527_p4[4]),
        .I1(sub_ln212_3_fu_547_p2[4]),
        .I2(res_I_V_32_reg_1495[15]),
        .I3(sub_ln212_3_fu_547_p2[5]),
        .I4(\res_I_V_34_reg_1518_reg[11]_i_2_n_0 ),
        .I5(p_Result_59_fu_527_p4[5]),
        .O(\icmp_ln443_5_reg_1524[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln443_5_reg_1524[0]_i_5 
       (.I0(res_I_V_32_reg_1495[13]),
        .I1(p_Result_62_fu_609_p4[4]),
        .I2(p_Result_62_fu_609_p4[5]),
        .I3(res_I_V_32_reg_1495[14]),
        .O(\icmp_ln443_5_reg_1524[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h032203BB)) 
    \icmp_ln443_5_reg_1524[0]_i_6 
       (.I0(x_l_I_V_33_reg_1489[22]),
        .I1(icmp_ln443_3_reg_1501),
        .I2(x_l_I_V_33_reg_1489[23]),
        .I3(\res_I_V_34_reg_1518_reg[11]_i_2_n_0 ),
        .I4(sub_ln212_3_fu_547_p2[1]),
        .O(\icmp_ln443_5_reg_1524[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln443_5_reg_1524[0]_i_7 
       (.I0(x_l_I_V_33_reg_1489[20]),
        .I1(x_l_I_V_33_reg_1489[21]),
        .O(\icmp_ln443_5_reg_1524[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h000000A5999900A5)) 
    \icmp_ln443_5_reg_1524[0]_i_8 
       (.I0(res_I_V_32_reg_1495[15]),
        .I1(p_Result_59_fu_527_p4[4]),
        .I2(sub_ln212_3_fu_547_p2[4]),
        .I3(sub_ln212_3_fu_547_p2[5]),
        .I4(\res_I_V_34_reg_1518_reg[11]_i_2_n_0 ),
        .I5(p_Result_59_fu_527_p4[5]),
        .O(\icmp_ln443_5_reg_1524[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln443_5_reg_1524[0]_i_9 
       (.I0(res_I_V_32_reg_1495[13]),
        .I1(p_Result_62_fu_609_p4[4]),
        .I2(res_I_V_32_reg_1495[14]),
        .I3(p_Result_62_fu_609_p4[5]),
        .O(\icmp_ln443_5_reg_1524[0]_i_9_n_0 ));
  FDRE \icmp_ln443_5_reg_1524_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln443_5_fu_623_p2),
        .Q(icmp_ln443_5_reg_1524),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln443_5_reg_1524_reg[0]_i_1 
       (.CI(\icmp_ln443_5_reg_1524_reg[0]_i_2_n_0 ),
        .CO({\NLW_icmp_ln443_5_reg_1524_reg[0]_i_1_CO_UNCONNECTED [3:1],icmp_ln443_5_fu_623_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln443_5_reg_1524_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\icmp_ln443_5_reg_1524[0]_i_3_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln443_5_reg_1524_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln443_5_reg_1524_reg[0]_i_2_n_0 ,\icmp_ln443_5_reg_1524_reg[0]_i_2_n_1 ,\icmp_ln443_5_reg_1524_reg[0]_i_2_n_2 ,\icmp_ln443_5_reg_1524_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln443_5_reg_1524[0]_i_4_n_0 ,\icmp_ln443_5_reg_1524[0]_i_5_n_0 ,\icmp_ln443_5_reg_1524[0]_i_6_n_0 ,\icmp_ln443_5_reg_1524[0]_i_7_n_0 }),
        .O(\NLW_icmp_ln443_5_reg_1524_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln443_5_reg_1524[0]_i_8_n_0 ,\icmp_ln443_5_reg_1524[0]_i_9_n_0 ,\icmp_ln443_5_reg_1524[0]_i_10_n_0 ,\icmp_ln443_5_reg_1524[0]_i_11_n_0 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln443_7_reg_1547[0]_i_10 
       (.I0(res_I_V_34_reg_1518[13]),
        .I1(p_Result_68_fu_766_p4[6]),
        .I2(res_I_V_34_reg_1518[14]),
        .I3(p_Result_68_fu_766_p4[7]),
        .O(\icmp_ln443_7_reg_1547[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln443_7_reg_1547[0]_i_11 
       (.I0(res_I_V_34_reg_1518[11]),
        .I1(p_Result_68_fu_766_p4[4]),
        .I2(res_I_V_34_reg_1518[12]),
        .I3(p_Result_68_fu_766_p4[5]),
        .O(\icmp_ln443_7_reg_1547[0]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h14111444)) 
    \icmp_ln443_7_reg_1547[0]_i_12 
       (.I0(x_l_I_V_35_reg_1512[18]),
        .I1(icmp_ln443_5_reg_1524),
        .I2(x_l_I_V_35_reg_1512[19]),
        .I3(\res_I_V_reg_1541_reg[9]_i_2_n_3 ),
        .I4(sub_ln212_5_fu_704_p2[1]),
        .O(\icmp_ln443_7_reg_1547[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln443_7_reg_1547[0]_i_13 
       (.I0(x_l_I_V_35_reg_1512[16]),
        .I1(x_l_I_V_35_reg_1512[17]),
        .O(\icmp_ln443_7_reg_1547[0]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln443_7_reg_1547[0]_i_14 
       (.I0(x_l_I_V_35_reg_1512[24]),
        .I1(icmp_ln443_5_reg_1524),
        .I2(sub_ln212_4_reg_1530[4]),
        .O(p_Result_65_fu_684_p4[6]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln443_7_reg_1547[0]_i_15 
       (.I0(x_l_I_V_35_reg_1512[25]),
        .I1(icmp_ln443_5_reg_1524),
        .I2(sub_ln212_4_reg_1530[5]),
        .O(p_Result_65_fu_684_p4[7]));
  LUT6 #(
    .INIT(64'h0000003050500030)) 
    \icmp_ln443_7_reg_1547[0]_i_3 
       (.I0(p_Result_65_fu_684_p4[6]),
        .I1(sub_ln212_5_fu_704_p2[6]),
        .I2(res_I_V_34_reg_1518[15]),
        .I3(sub_ln212_5_fu_704_p2[7]),
        .I4(\res_I_V_reg_1541_reg[9]_i_2_n_3 ),
        .I5(p_Result_65_fu_684_p4[7]),
        .O(\icmp_ln443_7_reg_1547[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h111DDD1D)) 
    \icmp_ln443_7_reg_1547[0]_i_4 
       (.I0(sub_ln212_5_fu_704_p2[8]),
        .I1(\res_I_V_reg_1541_reg[9]_i_2_n_3 ),
        .I2(sub_ln212_4_reg_1530[6]),
        .I3(icmp_ln443_5_reg_1524),
        .I4(x_l_I_V_35_reg_1512[26]),
        .O(\icmp_ln443_7_reg_1547[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000000A5999900A5)) 
    \icmp_ln443_7_reg_1547[0]_i_5 
       (.I0(res_I_V_34_reg_1518[15]),
        .I1(p_Result_65_fu_684_p4[6]),
        .I2(sub_ln212_5_fu_704_p2[6]),
        .I3(sub_ln212_5_fu_704_p2[7]),
        .I4(\res_I_V_reg_1541_reg[9]_i_2_n_3 ),
        .I5(p_Result_65_fu_684_p4[7]),
        .O(\icmp_ln443_7_reg_1547[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln443_7_reg_1547[0]_i_6 
       (.I0(res_I_V_34_reg_1518[13]),
        .I1(p_Result_68_fu_766_p4[6]),
        .I2(p_Result_68_fu_766_p4[7]),
        .I3(res_I_V_34_reg_1518[14]),
        .O(\icmp_ln443_7_reg_1547[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln443_7_reg_1547[0]_i_7 
       (.I0(res_I_V_34_reg_1518[11]),
        .I1(p_Result_68_fu_766_p4[4]),
        .I2(p_Result_68_fu_766_p4[5]),
        .I3(res_I_V_34_reg_1518[12]),
        .O(\icmp_ln443_7_reg_1547[0]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h032203BB)) 
    \icmp_ln443_7_reg_1547[0]_i_8 
       (.I0(x_l_I_V_35_reg_1512[18]),
        .I1(icmp_ln443_5_reg_1524),
        .I2(x_l_I_V_35_reg_1512[19]),
        .I3(\res_I_V_reg_1541_reg[9]_i_2_n_3 ),
        .I4(sub_ln212_5_fu_704_p2[1]),
        .O(\icmp_ln443_7_reg_1547[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln443_7_reg_1547[0]_i_9 
       (.I0(x_l_I_V_35_reg_1512[16]),
        .I1(x_l_I_V_35_reg_1512[17]),
        .O(\icmp_ln443_7_reg_1547[0]_i_9_n_0 ));
  FDRE \icmp_ln443_7_reg_1547_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln443_7_fu_780_p2),
        .Q(icmp_ln443_7_reg_1547),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln443_7_reg_1547_reg[0]_i_1 
       (.CI(\icmp_ln443_7_reg_1547_reg[0]_i_2_n_0 ),
        .CO({\NLW_icmp_ln443_7_reg_1547_reg[0]_i_1_CO_UNCONNECTED [3:2],icmp_ln443_7_fu_780_p2,\icmp_ln443_7_reg_1547_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\icmp_ln443_7_reg_1547[0]_i_3_n_0 }),
        .O(\NLW_icmp_ln443_7_reg_1547_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\icmp_ln443_7_reg_1547[0]_i_4_n_0 ,\icmp_ln443_7_reg_1547[0]_i_5_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln443_7_reg_1547_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln443_7_reg_1547_reg[0]_i_2_n_0 ,\icmp_ln443_7_reg_1547_reg[0]_i_2_n_1 ,\icmp_ln443_7_reg_1547_reg[0]_i_2_n_2 ,\icmp_ln443_7_reg_1547_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln443_7_reg_1547[0]_i_6_n_0 ,\icmp_ln443_7_reg_1547[0]_i_7_n_0 ,\icmp_ln443_7_reg_1547[0]_i_8_n_0 ,\icmp_ln443_7_reg_1547[0]_i_9_n_0 }),
        .O(\NLW_icmp_ln443_7_reg_1547_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln443_7_reg_1547[0]_i_10_n_0 ,\icmp_ln443_7_reg_1547[0]_i_11_n_0 ,\icmp_ln443_7_reg_1547[0]_i_12_n_0 ,\icmp_ln443_7_reg_1547[0]_i_13_n_0 }));
  LUT5 #(
    .INIT(32'h032203BB)) 
    \icmp_ln443_9_reg_1570[0]_i_10 
       (.I0(x_l_I_V_36_reg_1535[14]),
        .I1(icmp_ln443_7_reg_1547),
        .I2(x_l_I_V_36_reg_1535[15]),
        .I3(\res_I_V_37_reg_1564_reg[7]_i_2_n_2 ),
        .I4(sub_ln212_7_fu_861_p2[1]),
        .O(\icmp_ln443_9_reg_1570[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln443_9_reg_1570[0]_i_11 
       (.I0(x_l_I_V_36_reg_1535[12]),
        .I1(x_l_I_V_36_reg_1535[13]),
        .O(\icmp_ln443_9_reg_1570[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln443_9_reg_1570[0]_i_12 
       (.I0(res_I_V_reg_1541[11]),
        .I1(p_Result_74_fu_923_p4[6]),
        .I2(res_I_V_reg_1541[12]),
        .I3(p_Result_74_fu_923_p4[7]),
        .O(\icmp_ln443_9_reg_1570[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln443_9_reg_1570[0]_i_13 
       (.I0(res_I_V_reg_1541[9]),
        .I1(p_Result_74_fu_923_p4[4]),
        .I2(res_I_V_reg_1541[10]),
        .I3(p_Result_74_fu_923_p4[5]),
        .O(\icmp_ln443_9_reg_1570[0]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h14111444)) 
    \icmp_ln443_9_reg_1570[0]_i_14 
       (.I0(x_l_I_V_36_reg_1535[14]),
        .I1(icmp_ln443_7_reg_1547),
        .I2(x_l_I_V_36_reg_1535[15]),
        .I3(\res_I_V_37_reg_1564_reg[7]_i_2_n_2 ),
        .I4(sub_ln212_7_fu_861_p2[1]),
        .O(\icmp_ln443_9_reg_1570[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln443_9_reg_1570[0]_i_15 
       (.I0(x_l_I_V_36_reg_1535[12]),
        .I1(x_l_I_V_36_reg_1535[13]),
        .O(\icmp_ln443_9_reg_1570[0]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln443_9_reg_1570[0]_i_16 
       (.I0(x_l_I_V_36_reg_1535[22]),
        .I1(icmp_ln443_7_reg_1547),
        .I2(sub_ln212_6_reg_1553[6]),
        .O(p_Result_71_fu_841_p4[8]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln443_9_reg_1570[0]_i_17 
       (.I0(x_l_I_V_36_reg_1535[23]),
        .I1(icmp_ln443_7_reg_1547),
        .I2(sub_ln212_6_reg_1553[7]),
        .O(p_Result_71_fu_841_p4[9]));
  LUT6 #(
    .INIT(64'h0000003050500030)) 
    \icmp_ln443_9_reg_1570[0]_i_3 
       (.I0(p_Result_71_fu_841_p4[8]),
        .I1(sub_ln212_7_fu_861_p2[8]),
        .I2(res_I_V_reg_1541[15]),
        .I3(sub_ln212_7_fu_861_p2[9]),
        .I4(\res_I_V_37_reg_1564_reg[7]_i_2_n_2 ),
        .I5(p_Result_71_fu_841_p4[9]),
        .O(\icmp_ln443_9_reg_1570[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln443_9_reg_1570[0]_i_4 
       (.I0(res_I_V_reg_1541[13]),
        .I1(p_Result_74_fu_923_p4[8]),
        .I2(p_Result_74_fu_923_p4[9]),
        .I3(res_I_V_reg_1541[14]),
        .O(\icmp_ln443_9_reg_1570[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h111DDD1D)) 
    \icmp_ln443_9_reg_1570[0]_i_5 
       (.I0(sub_ln212_7_fu_861_p2[10]),
        .I1(\res_I_V_37_reg_1564_reg[7]_i_2_n_2 ),
        .I2(sub_ln212_6_reg_1553[8]),
        .I3(icmp_ln443_7_reg_1547),
        .I4(x_l_I_V_36_reg_1535[24]),
        .O(\icmp_ln443_9_reg_1570[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000000A5999900A5)) 
    \icmp_ln443_9_reg_1570[0]_i_6 
       (.I0(res_I_V_reg_1541[15]),
        .I1(p_Result_71_fu_841_p4[8]),
        .I2(sub_ln212_7_fu_861_p2[8]),
        .I3(sub_ln212_7_fu_861_p2[9]),
        .I4(\res_I_V_37_reg_1564_reg[7]_i_2_n_2 ),
        .I5(p_Result_71_fu_841_p4[9]),
        .O(\icmp_ln443_9_reg_1570[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln443_9_reg_1570[0]_i_7 
       (.I0(res_I_V_reg_1541[13]),
        .I1(p_Result_74_fu_923_p4[8]),
        .I2(res_I_V_reg_1541[14]),
        .I3(p_Result_74_fu_923_p4[9]),
        .O(\icmp_ln443_9_reg_1570[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln443_9_reg_1570[0]_i_8 
       (.I0(res_I_V_reg_1541[11]),
        .I1(p_Result_74_fu_923_p4[6]),
        .I2(p_Result_74_fu_923_p4[7]),
        .I3(res_I_V_reg_1541[12]),
        .O(\icmp_ln443_9_reg_1570[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln443_9_reg_1570[0]_i_9 
       (.I0(res_I_V_reg_1541[9]),
        .I1(p_Result_74_fu_923_p4[4]),
        .I2(p_Result_74_fu_923_p4[5]),
        .I3(res_I_V_reg_1541[10]),
        .O(\icmp_ln443_9_reg_1570[0]_i_9_n_0 ));
  FDRE \icmp_ln443_9_reg_1570_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln443_9_fu_937_p2),
        .Q(icmp_ln443_9_reg_1570),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln443_9_reg_1570_reg[0]_i_1 
       (.CI(\icmp_ln443_9_reg_1570_reg[0]_i_2_n_0 ),
        .CO({\NLW_icmp_ln443_9_reg_1570_reg[0]_i_1_CO_UNCONNECTED [3],icmp_ln443_9_fu_937_p2,\icmp_ln443_9_reg_1570_reg[0]_i_1_n_2 ,\icmp_ln443_9_reg_1570_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\icmp_ln443_9_reg_1570[0]_i_3_n_0 ,\icmp_ln443_9_reg_1570[0]_i_4_n_0 }),
        .O(\NLW_icmp_ln443_9_reg_1570_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,\icmp_ln443_9_reg_1570[0]_i_5_n_0 ,\icmp_ln443_9_reg_1570[0]_i_6_n_0 ,\icmp_ln443_9_reg_1570[0]_i_7_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln443_9_reg_1570_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln443_9_reg_1570_reg[0]_i_2_n_0 ,\icmp_ln443_9_reg_1570_reg[0]_i_2_n_1 ,\icmp_ln443_9_reg_1570_reg[0]_i_2_n_2 ,\icmp_ln443_9_reg_1570_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln443_9_reg_1570[0]_i_8_n_0 ,\icmp_ln443_9_reg_1570[0]_i_9_n_0 ,\icmp_ln443_9_reg_1570[0]_i_10_n_0 ,\icmp_ln443_9_reg_1570[0]_i_11_n_0 }),
        .O(\NLW_icmp_ln443_9_reg_1570_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln443_9_reg_1570[0]_i_12_n_0 ,\icmp_ln443_9_reg_1570[0]_i_13_n_0 ,\icmp_ln443_9_reg_1570[0]_i_14_n_0 ,\icmp_ln443_9_reg_1570[0]_i_15_n_0 }));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln443_reg_1467[0]_i_1 
       (.I0(p_0_in[0]),
        .I1(p_0_in[1]),
        .O(\icmp_ln443_reg_1467[0]_i_1_n_0 ));
  FDRE \icmp_ln443_reg_1467_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln443_reg_1467[0]_i_1_n_0 ),
        .Q(icmp_ln443_reg_1467),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Result_92_reg_1640[10]_i_1 
       (.I0(x_l_I_V_42_reg_1604[10]),
        .I1(icmp_ln443_13_reg_1616),
        .I2(sub_ln212_12_reg_1622[6]),
        .I3(\res_I_V_43_reg_1633_reg[1]_i_2_n_3 ),
        .I4(sub_ln212_13_fu_1332_p2[8]),
        .O(p_Result_92_fu_1376_p1[10]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Result_92_reg_1640[11]_i_1 
       (.I0(x_l_I_V_42_reg_1604[11]),
        .I1(icmp_ln443_13_reg_1616),
        .I2(sub_ln212_12_reg_1622[7]),
        .I3(\res_I_V_43_reg_1633_reg[1]_i_2_n_3 ),
        .I4(sub_ln212_13_fu_1332_p2[9]),
        .O(p_Result_92_fu_1376_p1[11]));
  LUT4 #(
    .INIT(16'hE21D)) 
    \p_Result_92_reg_1640[11]_i_10 
       (.I0(sub_ln212_12_reg_1622[7]),
        .I1(icmp_ln443_13_reg_1616),
        .I2(x_l_I_V_42_reg_1604[11]),
        .I3(res_I_V_41_reg_1610[9]),
        .O(\p_Result_92_reg_1640[11]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_92_reg_1640[11]_i_3 
       (.I0(x_l_I_V_42_reg_1604[14]),
        .I1(icmp_ln443_13_reg_1616),
        .I2(sub_ln212_12_reg_1622[10]),
        .O(p_Result_89_fu_1312_p4[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_92_reg_1640[11]_i_4 
       (.I0(x_l_I_V_42_reg_1604[13]),
        .I1(icmp_ln443_13_reg_1616),
        .I2(sub_ln212_12_reg_1622[9]),
        .O(\p_Result_92_reg_1640[11]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_92_reg_1640[11]_i_5 
       (.I0(x_l_I_V_42_reg_1604[12]),
        .I1(icmp_ln443_13_reg_1616),
        .I2(sub_ln212_12_reg_1622[8]),
        .O(p_Result_89_fu_1312_p4[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_92_reg_1640[11]_i_6 
       (.I0(x_l_I_V_42_reg_1604[11]),
        .I1(icmp_ln443_13_reg_1616),
        .I2(sub_ln212_12_reg_1622[7]),
        .O(\p_Result_92_reg_1640[11]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hE21D)) 
    \p_Result_92_reg_1640[11]_i_7 
       (.I0(sub_ln212_12_reg_1622[10]),
        .I1(icmp_ln443_13_reg_1616),
        .I2(x_l_I_V_42_reg_1604[14]),
        .I3(res_I_V_41_reg_1610[12]),
        .O(\p_Result_92_reg_1640[11]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hE21D)) 
    \p_Result_92_reg_1640[11]_i_8 
       (.I0(sub_ln212_12_reg_1622[9]),
        .I1(icmp_ln443_13_reg_1616),
        .I2(x_l_I_V_42_reg_1604[13]),
        .I3(res_I_V_41_reg_1610[11]),
        .O(\p_Result_92_reg_1640[11]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hE21D)) 
    \p_Result_92_reg_1640[11]_i_9 
       (.I0(sub_ln212_12_reg_1622[8]),
        .I1(icmp_ln443_13_reg_1616),
        .I2(x_l_I_V_42_reg_1604[12]),
        .I3(res_I_V_41_reg_1610[10]),
        .O(\p_Result_92_reg_1640[11]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Result_92_reg_1640[12]_i_1 
       (.I0(x_l_I_V_42_reg_1604[12]),
        .I1(icmp_ln443_13_reg_1616),
        .I2(sub_ln212_12_reg_1622[8]),
        .I3(\res_I_V_43_reg_1633_reg[1]_i_2_n_3 ),
        .I4(sub_ln212_13_fu_1332_p2[10]),
        .O(p_Result_92_fu_1376_p1[12]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Result_92_reg_1640[13]_i_1 
       (.I0(x_l_I_V_42_reg_1604[13]),
        .I1(icmp_ln443_13_reg_1616),
        .I2(sub_ln212_12_reg_1622[9]),
        .I3(\res_I_V_43_reg_1633_reg[1]_i_2_n_3 ),
        .I4(sub_ln212_13_fu_1332_p2[11]),
        .O(p_Result_92_fu_1376_p1[13]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Result_92_reg_1640[14]_i_1 
       (.I0(x_l_I_V_42_reg_1604[14]),
        .I1(icmp_ln443_13_reg_1616),
        .I2(sub_ln212_12_reg_1622[10]),
        .I3(\res_I_V_43_reg_1633_reg[1]_i_2_n_3 ),
        .I4(sub_ln212_13_fu_1332_p2[12]),
        .O(p_Result_92_fu_1376_p1[14]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Result_92_reg_1640[15]_i_1 
       (.I0(x_l_I_V_42_reg_1604[15]),
        .I1(icmp_ln443_13_reg_1616),
        .I2(sub_ln212_12_reg_1622[11]),
        .I3(\res_I_V_43_reg_1633_reg[1]_i_2_n_3 ),
        .I4(sub_ln212_13_fu_1332_p2[13]),
        .O(p_Result_92_fu_1376_p1[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_92_reg_1640[15]_i_3 
       (.I0(x_l_I_V_42_reg_1604[17]),
        .I1(icmp_ln443_13_reg_1616),
        .I2(sub_ln212_12_reg_1622[13]),
        .O(\p_Result_92_reg_1640[15]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_92_reg_1640[15]_i_4 
       (.I0(x_l_I_V_42_reg_1604[16]),
        .I1(icmp_ln443_13_reg_1616),
        .I2(sub_ln212_12_reg_1622[12]),
        .O(p_Result_89_fu_1312_p4[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_92_reg_1640[15]_i_5 
       (.I0(x_l_I_V_42_reg_1604[15]),
        .I1(icmp_ln443_13_reg_1616),
        .I2(sub_ln212_12_reg_1622[11]),
        .O(\p_Result_92_reg_1640[15]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \p_Result_92_reg_1640[15]_i_6 
       (.I0(sub_ln212_12_reg_1622[14]),
        .I1(icmp_ln443_13_reg_1616),
        .I2(x_l_I_V_42_reg_1604[18]),
        .O(\p_Result_92_reg_1640[15]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hE21D)) 
    \p_Result_92_reg_1640[15]_i_7 
       (.I0(sub_ln212_12_reg_1622[13]),
        .I1(icmp_ln443_13_reg_1616),
        .I2(x_l_I_V_42_reg_1604[17]),
        .I3(res_I_V_41_reg_1610[15]),
        .O(\p_Result_92_reg_1640[15]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hE21D)) 
    \p_Result_92_reg_1640[15]_i_8 
       (.I0(sub_ln212_12_reg_1622[12]),
        .I1(icmp_ln443_13_reg_1616),
        .I2(x_l_I_V_42_reg_1604[16]),
        .I3(res_I_V_41_reg_1610[14]),
        .O(\p_Result_92_reg_1640[15]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hE21D)) 
    \p_Result_92_reg_1640[15]_i_9 
       (.I0(sub_ln212_12_reg_1622[11]),
        .I1(icmp_ln443_13_reg_1616),
        .I2(x_l_I_V_42_reg_1604[15]),
        .I3(res_I_V_41_reg_1610[13]),
        .O(\p_Result_92_reg_1640[15]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Result_92_reg_1640[16]_i_1 
       (.I0(x_l_I_V_42_reg_1604[16]),
        .I1(icmp_ln443_13_reg_1616),
        .I2(sub_ln212_12_reg_1622[12]),
        .I3(\res_I_V_43_reg_1633_reg[1]_i_2_n_3 ),
        .I4(sub_ln212_13_fu_1332_p2[14]),
        .O(p_Result_92_fu_1376_p1[16]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Result_92_reg_1640[17]_i_1 
       (.I0(x_l_I_V_42_reg_1604[17]),
        .I1(icmp_ln443_13_reg_1616),
        .I2(sub_ln212_12_reg_1622[13]),
        .I3(\res_I_V_43_reg_1633_reg[1]_i_2_n_3 ),
        .I4(sub_ln212_13_fu_1332_p2[15]),
        .O(p_Result_92_fu_1376_p1[17]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Result_92_reg_1640[18]_i_1 
       (.I0(x_l_I_V_42_reg_1604[18]),
        .I1(icmp_ln443_13_reg_1616),
        .I2(sub_ln212_12_reg_1622[14]),
        .I3(\res_I_V_43_reg_1633_reg[1]_i_2_n_3 ),
        .I4(sub_ln212_13_fu_1332_p2[16]),
        .O(p_Result_92_fu_1376_p1[18]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \p_Result_92_reg_1640[2]_i_1 
       (.I0(\res_I_V_43_reg_1633_reg[1]_i_2_n_3 ),
        .I1(x_l_I_V_42_reg_1604[2]),
        .O(\p_Result_92_reg_1640[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_92_reg_1640[3]_i_1 
       (.I0(x_l_I_V_42_reg_1604[3]),
        .I1(\res_I_V_43_reg_1633_reg[1]_i_2_n_3 ),
        .I2(sub_ln212_13_fu_1332_p2[1]),
        .O(p_Result_92_fu_1376_p1[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_92_reg_1640[3]_i_3 
       (.I0(x_l_I_V_42_reg_1604[6]),
        .I1(icmp_ln443_13_reg_1616),
        .I2(sub_ln212_12_reg_1622[2]),
        .O(p_Result_89_fu_1312_p4[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_92_reg_1640[3]_i_4 
       (.I0(x_l_I_V_42_reg_1604[5]),
        .I1(icmp_ln443_13_reg_1616),
        .I2(sub_ln212_12_reg_1622[1]),
        .O(p_Result_89_fu_1312_p4[3]));
  LUT4 #(
    .INIT(16'hE21D)) 
    \p_Result_92_reg_1640[3]_i_5 
       (.I0(sub_ln212_12_reg_1622[2]),
        .I1(icmp_ln443_13_reg_1616),
        .I2(x_l_I_V_42_reg_1604[6]),
        .I3(res_I_V_41_reg_1610[4]),
        .O(\p_Result_92_reg_1640[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hE21D)) 
    \p_Result_92_reg_1640[3]_i_6 
       (.I0(sub_ln212_12_reg_1622[1]),
        .I1(icmp_ln443_13_reg_1616),
        .I2(x_l_I_V_42_reg_1604[5]),
        .I3(res_I_V_41_reg_1610[3]),
        .O(\p_Result_92_reg_1640[3]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \p_Result_92_reg_1640[3]_i_7 
       (.I0(sub_ln212_12_reg_1622[0]),
        .I1(x_l_I_V_42_reg_1604[4]),
        .I2(icmp_ln443_13_reg_1616),
        .O(\p_Result_92_reg_1640[3]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Result_92_reg_1640[3]_i_8 
       (.I0(x_l_I_V_42_reg_1604[3]),
        .O(\p_Result_92_reg_1640[3]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Result_92_reg_1640[4]_i_1 
       (.I0(x_l_I_V_42_reg_1604[4]),
        .I1(icmp_ln443_13_reg_1616),
        .I2(sub_ln212_12_reg_1622[0]),
        .I3(\res_I_V_43_reg_1633_reg[1]_i_2_n_3 ),
        .I4(sub_ln212_13_fu_1332_p2[2]),
        .O(p_Result_92_fu_1376_p1[4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Result_92_reg_1640[5]_i_1 
       (.I0(x_l_I_V_42_reg_1604[5]),
        .I1(icmp_ln443_13_reg_1616),
        .I2(sub_ln212_12_reg_1622[1]),
        .I3(\res_I_V_43_reg_1633_reg[1]_i_2_n_3 ),
        .I4(sub_ln212_13_fu_1332_p2[3]),
        .O(p_Result_92_fu_1376_p1[5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Result_92_reg_1640[6]_i_1 
       (.I0(x_l_I_V_42_reg_1604[6]),
        .I1(icmp_ln443_13_reg_1616),
        .I2(sub_ln212_12_reg_1622[2]),
        .I3(\res_I_V_43_reg_1633_reg[1]_i_2_n_3 ),
        .I4(sub_ln212_13_fu_1332_p2[4]),
        .O(p_Result_92_fu_1376_p1[6]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Result_92_reg_1640[7]_i_1 
       (.I0(x_l_I_V_42_reg_1604[7]),
        .I1(icmp_ln443_13_reg_1616),
        .I2(sub_ln212_12_reg_1622[3]),
        .I3(\res_I_V_43_reg_1633_reg[1]_i_2_n_3 ),
        .I4(sub_ln212_13_fu_1332_p2[5]),
        .O(p_Result_92_fu_1376_p1[7]));
  LUT4 #(
    .INIT(16'hE21D)) 
    \p_Result_92_reg_1640[7]_i_10 
       (.I0(sub_ln212_12_reg_1622[3]),
        .I1(icmp_ln443_13_reg_1616),
        .I2(x_l_I_V_42_reg_1604[7]),
        .I3(res_I_V_41_reg_1610[5]),
        .O(\p_Result_92_reg_1640[7]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_92_reg_1640[7]_i_3 
       (.I0(x_l_I_V_42_reg_1604[10]),
        .I1(icmp_ln443_13_reg_1616),
        .I2(sub_ln212_12_reg_1622[6]),
        .O(p_Result_89_fu_1312_p4[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_92_reg_1640[7]_i_4 
       (.I0(x_l_I_V_42_reg_1604[9]),
        .I1(icmp_ln443_13_reg_1616),
        .I2(sub_ln212_12_reg_1622[5]),
        .O(\p_Result_92_reg_1640[7]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_92_reg_1640[7]_i_5 
       (.I0(x_l_I_V_42_reg_1604[8]),
        .I1(icmp_ln443_13_reg_1616),
        .I2(sub_ln212_12_reg_1622[4]),
        .O(p_Result_89_fu_1312_p4[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_92_reg_1640[7]_i_6 
       (.I0(x_l_I_V_42_reg_1604[7]),
        .I1(icmp_ln443_13_reg_1616),
        .I2(sub_ln212_12_reg_1622[3]),
        .O(\p_Result_92_reg_1640[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hE21D)) 
    \p_Result_92_reg_1640[7]_i_7 
       (.I0(sub_ln212_12_reg_1622[6]),
        .I1(icmp_ln443_13_reg_1616),
        .I2(x_l_I_V_42_reg_1604[10]),
        .I3(res_I_V_41_reg_1610[8]),
        .O(\p_Result_92_reg_1640[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hE21D)) 
    \p_Result_92_reg_1640[7]_i_8 
       (.I0(sub_ln212_12_reg_1622[5]),
        .I1(icmp_ln443_13_reg_1616),
        .I2(x_l_I_V_42_reg_1604[9]),
        .I3(res_I_V_41_reg_1610[7]),
        .O(\p_Result_92_reg_1640[7]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hE21D)) 
    \p_Result_92_reg_1640[7]_i_9 
       (.I0(sub_ln212_12_reg_1622[4]),
        .I1(icmp_ln443_13_reg_1616),
        .I2(x_l_I_V_42_reg_1604[8]),
        .I3(res_I_V_41_reg_1610[6]),
        .O(\p_Result_92_reg_1640[7]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Result_92_reg_1640[8]_i_1 
       (.I0(x_l_I_V_42_reg_1604[8]),
        .I1(icmp_ln443_13_reg_1616),
        .I2(sub_ln212_12_reg_1622[4]),
        .I3(\res_I_V_43_reg_1633_reg[1]_i_2_n_3 ),
        .I4(sub_ln212_13_fu_1332_p2[6]),
        .O(p_Result_92_fu_1376_p1[8]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Result_92_reg_1640[9]_i_1 
       (.I0(x_l_I_V_42_reg_1604[9]),
        .I1(icmp_ln443_13_reg_1616),
        .I2(sub_ln212_12_reg_1622[5]),
        .I3(\res_I_V_43_reg_1633_reg[1]_i_2_n_3 ),
        .I4(sub_ln212_13_fu_1332_p2[7]),
        .O(p_Result_92_fu_1376_p1[9]));
  FDRE \p_Result_92_reg_1640_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_l_I_V_42_reg_1604_reg[0]_srl8_n_0 ),
        .Q(p_Result_92_reg_1640[0]),
        .R(1'b0));
  FDRE \p_Result_92_reg_1640_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_92_fu_1376_p1[10]),
        .Q(p_Result_92_reg_1640[10]),
        .R(1'b0));
  FDRE \p_Result_92_reg_1640_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_92_fu_1376_p1[11]),
        .Q(p_Result_92_reg_1640[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_Result_92_reg_1640_reg[11]_i_2 
       (.CI(\p_Result_92_reg_1640_reg[7]_i_2_n_0 ),
        .CO({\p_Result_92_reg_1640_reg[11]_i_2_n_0 ,\p_Result_92_reg_1640_reg[11]_i_2_n_1 ,\p_Result_92_reg_1640_reg[11]_i_2_n_2 ,\p_Result_92_reg_1640_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({p_Result_89_fu_1312_p4[12],\p_Result_92_reg_1640[11]_i_4_n_0 ,p_Result_89_fu_1312_p4[10],\p_Result_92_reg_1640[11]_i_6_n_0 }),
        .O(sub_ln212_13_fu_1332_p2[12:9]),
        .S({\p_Result_92_reg_1640[11]_i_7_n_0 ,\p_Result_92_reg_1640[11]_i_8_n_0 ,\p_Result_92_reg_1640[11]_i_9_n_0 ,\p_Result_92_reg_1640[11]_i_10_n_0 }));
  FDRE \p_Result_92_reg_1640_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_92_fu_1376_p1[12]),
        .Q(p_Result_92_reg_1640[12]),
        .R(1'b0));
  FDRE \p_Result_92_reg_1640_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_92_fu_1376_p1[13]),
        .Q(p_Result_92_reg_1640[13]),
        .R(1'b0));
  FDRE \p_Result_92_reg_1640_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_92_fu_1376_p1[14]),
        .Q(p_Result_92_reg_1640[14]),
        .R(1'b0));
  FDRE \p_Result_92_reg_1640_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_92_fu_1376_p1[15]),
        .Q(p_Result_92_reg_1640[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_Result_92_reg_1640_reg[15]_i_2 
       (.CI(\p_Result_92_reg_1640_reg[11]_i_2_n_0 ),
        .CO({\p_Result_92_reg_1640_reg[15]_i_2_n_0 ,\p_Result_92_reg_1640_reg[15]_i_2_n_1 ,\p_Result_92_reg_1640_reg[15]_i_2_n_2 ,\p_Result_92_reg_1640_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,\p_Result_92_reg_1640[15]_i_3_n_0 ,p_Result_89_fu_1312_p4[14],\p_Result_92_reg_1640[15]_i_5_n_0 }),
        .O(sub_ln212_13_fu_1332_p2[16:13]),
        .S({\p_Result_92_reg_1640[15]_i_6_n_0 ,\p_Result_92_reg_1640[15]_i_7_n_0 ,\p_Result_92_reg_1640[15]_i_8_n_0 ,\p_Result_92_reg_1640[15]_i_9_n_0 }));
  FDRE \p_Result_92_reg_1640_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_92_fu_1376_p1[16]),
        .Q(p_Result_92_reg_1640[16]),
        .R(1'b0));
  FDRE \p_Result_92_reg_1640_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_92_fu_1376_p1[17]),
        .Q(p_Result_92_reg_1640[17]),
        .R(1'b0));
  FDRE \p_Result_92_reg_1640_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_92_fu_1376_p1[18]),
        .Q(p_Result_92_reg_1640[18]),
        .R(1'b0));
  FDRE \p_Result_92_reg_1640_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_l_I_V_42_reg_1604_reg[1]_srl8_n_0 ),
        .Q(p_Result_92_reg_1640[1]),
        .R(1'b0));
  FDRE \p_Result_92_reg_1640_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Result_92_reg_1640[2]_i_1_n_0 ),
        .Q(p_Result_92_reg_1640[2]),
        .R(1'b0));
  FDRE \p_Result_92_reg_1640_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_92_fu_1376_p1[3]),
        .Q(p_Result_92_reg_1640[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_Result_92_reg_1640_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\p_Result_92_reg_1640_reg[3]_i_2_n_0 ,\p_Result_92_reg_1640_reg[3]_i_2_n_1 ,\p_Result_92_reg_1640_reg[3]_i_2_n_2 ,\p_Result_92_reg_1640_reg[3]_i_2_n_3 }),
        .CYINIT(x_l_I_V_42_reg_1604[2]),
        .DI({p_Result_89_fu_1312_p4[4:3],icmp_ln443_13_reg_1616,x_l_I_V_42_reg_1604[3]}),
        .O(sub_ln212_13_fu_1332_p2[4:1]),
        .S({\p_Result_92_reg_1640[3]_i_5_n_0 ,\p_Result_92_reg_1640[3]_i_6_n_0 ,\p_Result_92_reg_1640[3]_i_7_n_0 ,\p_Result_92_reg_1640[3]_i_8_n_0 }));
  FDRE \p_Result_92_reg_1640_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_92_fu_1376_p1[4]),
        .Q(p_Result_92_reg_1640[4]),
        .R(1'b0));
  FDRE \p_Result_92_reg_1640_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_92_fu_1376_p1[5]),
        .Q(p_Result_92_reg_1640[5]),
        .R(1'b0));
  FDRE \p_Result_92_reg_1640_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_92_fu_1376_p1[6]),
        .Q(p_Result_92_reg_1640[6]),
        .R(1'b0));
  FDRE \p_Result_92_reg_1640_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_92_fu_1376_p1[7]),
        .Q(p_Result_92_reg_1640[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_Result_92_reg_1640_reg[7]_i_2 
       (.CI(\p_Result_92_reg_1640_reg[3]_i_2_n_0 ),
        .CO({\p_Result_92_reg_1640_reg[7]_i_2_n_0 ,\p_Result_92_reg_1640_reg[7]_i_2_n_1 ,\p_Result_92_reg_1640_reg[7]_i_2_n_2 ,\p_Result_92_reg_1640_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({p_Result_89_fu_1312_p4[8],\p_Result_92_reg_1640[7]_i_4_n_0 ,p_Result_89_fu_1312_p4[6],\p_Result_92_reg_1640[7]_i_6_n_0 }),
        .O(sub_ln212_13_fu_1332_p2[8:5]),
        .S({\p_Result_92_reg_1640[7]_i_7_n_0 ,\p_Result_92_reg_1640[7]_i_8_n_0 ,\p_Result_92_reg_1640[7]_i_9_n_0 ,\p_Result_92_reg_1640[7]_i_10_n_0 }));
  FDRE \p_Result_92_reg_1640_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_92_fu_1376_p1[8]),
        .Q(p_Result_92_reg_1640[8]),
        .R(1'b0));
  FDRE \p_Result_92_reg_1640_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_92_fu_1376_p1[9]),
        .Q(p_Result_92_reg_1640[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \p_Val2_s_reg_1055[3]_i_10 
       (.I0(x_l_I_V_44_reg_1627[26]),
        .I1(x_l_I_V_44_reg_1627[27]),
        .O(\p_Val2_s_reg_1055[3]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \p_Val2_s_reg_1055[3]_i_11 
       (.I0(x_l_I_V_44_reg_1627[24]),
        .I1(x_l_I_V_44_reg_1627[25]),
        .O(\p_Val2_s_reg_1055[3]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \p_Val2_s_reg_1055[3]_i_12 
       (.I0(x_l_I_V_44_reg_1627[30]),
        .I1(x_l_I_V_44_reg_1627[31]),
        .O(\p_Val2_s_reg_1055[3]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \p_Val2_s_reg_1055[3]_i_13 
       (.I0(x_l_I_V_44_reg_1627[28]),
        .I1(x_l_I_V_44_reg_1627[29]),
        .O(\p_Val2_s_reg_1055[3]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \p_Val2_s_reg_1055[3]_i_14 
       (.I0(x_l_I_V_44_reg_1627[26]),
        .I1(x_l_I_V_44_reg_1627[27]),
        .O(\p_Val2_s_reg_1055[3]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \p_Val2_s_reg_1055[3]_i_15 
       (.I0(x_l_I_V_44_reg_1627[24]),
        .I1(x_l_I_V_44_reg_1627[25]),
        .O(\p_Val2_s_reg_1055[3]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \p_Val2_s_reg_1055[3]_i_17 
       (.I0(p_Result_92_reg_1640[16]),
        .I1(res_I_V_43_reg_1633[15]),
        .I2(p_Result_92_reg_1640[17]),
        .O(\p_Val2_s_reg_1055[3]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_s_reg_1055[3]_i_18 
       (.I0(p_Result_92_reg_1640[18]),
        .O(\p_Val2_s_reg_1055[3]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \p_Val2_s_reg_1055[3]_i_19 
       (.I0(res_I_V_43_reg_1633[15]),
        .I1(p_Result_92_reg_1640[16]),
        .I2(p_Result_92_reg_1640[17]),
        .O(\p_Val2_s_reg_1055[3]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \p_Val2_s_reg_1055[3]_i_21 
       (.I0(x_l_I_V_44_reg_1627[22]),
        .I1(x_l_I_V_44_reg_1627[23]),
        .O(\p_Val2_s_reg_1055[3]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \p_Val2_s_reg_1055[3]_i_22 
       (.I0(x_l_I_V_44_reg_1627[20]),
        .I1(x_l_I_V_44_reg_1627[21]),
        .O(\p_Val2_s_reg_1055[3]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'hFFB8)) 
    \p_Val2_s_reg_1055[3]_i_23 
       (.I0(p_Result_92_reg_1640[18]),
        .I1(CO),
        .I2(sub_ln212_14_fu_1396_p2[18]),
        .I3(x_l_I_V_44_reg_1627[19]),
        .O(\p_Val2_s_reg_1055[3]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hFFFCAAFC)) 
    \p_Val2_s_reg_1055[3]_i_24 
       (.I0(p_Result_92_reg_1640[16]),
        .I1(sub_ln212_14_fu_1396_p2[16]),
        .I2(sub_ln212_14_fu_1396_p2[17]),
        .I3(CO),
        .I4(p_Result_92_reg_1640[17]),
        .O(\p_Val2_s_reg_1055[3]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \p_Val2_s_reg_1055[3]_i_25 
       (.I0(x_l_I_V_44_reg_1627[22]),
        .I1(x_l_I_V_44_reg_1627[23]),
        .O(\p_Val2_s_reg_1055[3]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \p_Val2_s_reg_1055[3]_i_26 
       (.I0(x_l_I_V_44_reg_1627[20]),
        .I1(x_l_I_V_44_reg_1627[21]),
        .O(\p_Val2_s_reg_1055[3]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h001D)) 
    \p_Val2_s_reg_1055[3]_i_27 
       (.I0(sub_ln212_14_fu_1396_p2[18]),
        .I1(CO),
        .I2(p_Result_92_reg_1640[18]),
        .I3(x_l_I_V_44_reg_1627[19]),
        .O(\p_Val2_s_reg_1055[3]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \p_Val2_s_reg_1055[3]_i_28 
       (.I0(sub_ln212_14_fu_1396_p2[16]),
        .I1(p_Result_92_reg_1640[16]),
        .I2(sub_ln212_14_fu_1396_p2[17]),
        .I3(CO),
        .I4(p_Result_92_reg_1640[17]),
        .O(\p_Val2_s_reg_1055[3]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \p_Val2_s_reg_1055[3]_i_30 
       (.I0(res_I_V_43_reg_1633[13]),
        .I1(p_Result_92_reg_1640[14]),
        .I2(p_Result_92_reg_1640[15]),
        .I3(res_I_V_43_reg_1633[14]),
        .O(\p_Val2_s_reg_1055[3]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \p_Val2_s_reg_1055[3]_i_31 
       (.I0(res_I_V_43_reg_1633[11]),
        .I1(p_Result_92_reg_1640[12]),
        .I2(p_Result_92_reg_1640[13]),
        .I3(res_I_V_43_reg_1633[12]),
        .O(\p_Val2_s_reg_1055[3]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \p_Val2_s_reg_1055[3]_i_32 
       (.I0(res_I_V_43_reg_1633[9]),
        .I1(p_Result_92_reg_1640[10]),
        .I2(p_Result_92_reg_1640[11]),
        .I3(res_I_V_43_reg_1633[10]),
        .O(\p_Val2_s_reg_1055[3]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \p_Val2_s_reg_1055[3]_i_33 
       (.I0(res_I_V_43_reg_1633[7]),
        .I1(p_Result_92_reg_1640[8]),
        .I2(p_Result_92_reg_1640[9]),
        .I3(res_I_V_43_reg_1633[8]),
        .O(\p_Val2_s_reg_1055[3]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \p_Val2_s_reg_1055[3]_i_34 
       (.I0(res_I_V_43_reg_1633[13]),
        .I1(p_Result_92_reg_1640[14]),
        .I2(res_I_V_43_reg_1633[14]),
        .I3(p_Result_92_reg_1640[15]),
        .O(\p_Val2_s_reg_1055[3]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \p_Val2_s_reg_1055[3]_i_35 
       (.I0(res_I_V_43_reg_1633[11]),
        .I1(p_Result_92_reg_1640[12]),
        .I2(res_I_V_43_reg_1633[12]),
        .I3(p_Result_92_reg_1640[13]),
        .O(\p_Val2_s_reg_1055[3]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \p_Val2_s_reg_1055[3]_i_36 
       (.I0(res_I_V_43_reg_1633[9]),
        .I1(p_Result_92_reg_1640[10]),
        .I2(res_I_V_43_reg_1633[10]),
        .I3(p_Result_92_reg_1640[11]),
        .O(\p_Val2_s_reg_1055[3]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \p_Val2_s_reg_1055[3]_i_37 
       (.I0(res_I_V_43_reg_1633[7]),
        .I1(p_Result_92_reg_1640[8]),
        .I2(res_I_V_43_reg_1633[8]),
        .I3(p_Result_92_reg_1640[9]),
        .O(\p_Val2_s_reg_1055[3]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    \p_Val2_s_reg_1055[3]_i_39 
       (.I0(sub_ln212_14_fu_1396_p2[14]),
        .I1(CO),
        .I2(p_Result_92_reg_1640[14]),
        .I3(res_I_V_43_reg_1633[14]),
        .I4(res_I_V_43_reg_1633[15]),
        .I5(x_l_I_V_45_fu_1421_p3[15]),
        .O(\p_Val2_s_reg_1055[3]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    \p_Val2_s_reg_1055[3]_i_40 
       (.I0(sub_ln212_14_fu_1396_p2[12]),
        .I1(CO),
        .I2(p_Result_92_reg_1640[12]),
        .I3(res_I_V_43_reg_1633[12]),
        .I4(res_I_V_43_reg_1633[13]),
        .I5(x_l_I_V_45_fu_1421_p3[13]),
        .O(\p_Val2_s_reg_1055[3]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    \p_Val2_s_reg_1055[3]_i_41 
       (.I0(sub_ln212_14_fu_1396_p2[10]),
        .I1(CO),
        .I2(p_Result_92_reg_1640[10]),
        .I3(res_I_V_43_reg_1633[10]),
        .I4(res_I_V_43_reg_1633[11]),
        .I5(x_l_I_V_45_fu_1421_p3[11]),
        .O(\p_Val2_s_reg_1055[3]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    \p_Val2_s_reg_1055[3]_i_42 
       (.I0(sub_ln212_14_fu_1396_p2[8]),
        .I1(CO),
        .I2(p_Result_92_reg_1640[8]),
        .I3(res_I_V_43_reg_1633[8]),
        .I4(res_I_V_43_reg_1633[9]),
        .I5(x_l_I_V_45_fu_1421_p3[9]),
        .O(\p_Val2_s_reg_1055[3]_i_42_n_0 ));
  LUT5 #(
    .INIT(32'hB8470000)) 
    \p_Val2_s_reg_1055[3]_i_43 
       (.I0(p_Result_92_reg_1640[14]),
        .I1(CO),
        .I2(sub_ln212_14_fu_1396_p2[14]),
        .I3(res_I_V_43_reg_1633[14]),
        .I4(\p_Val2_s_reg_1055[3]_i_71_n_0 ),
        .O(\p_Val2_s_reg_1055[3]_i_43_n_0 ));
  LUT5 #(
    .INIT(32'hB8470000)) 
    \p_Val2_s_reg_1055[3]_i_44 
       (.I0(p_Result_92_reg_1640[12]),
        .I1(CO),
        .I2(sub_ln212_14_fu_1396_p2[12]),
        .I3(res_I_V_43_reg_1633[12]),
        .I4(\p_Val2_s_reg_1055[3]_i_72_n_0 ),
        .O(\p_Val2_s_reg_1055[3]_i_44_n_0 ));
  LUT5 #(
    .INIT(32'hB8470000)) 
    \p_Val2_s_reg_1055[3]_i_45 
       (.I0(p_Result_92_reg_1640[10]),
        .I1(CO),
        .I2(sub_ln212_14_fu_1396_p2[10]),
        .I3(res_I_V_43_reg_1633[10]),
        .I4(\p_Val2_s_reg_1055[3]_i_73_n_0 ),
        .O(\p_Val2_s_reg_1055[3]_i_45_n_0 ));
  LUT5 #(
    .INIT(32'hB8470000)) 
    \p_Val2_s_reg_1055[3]_i_46 
       (.I0(p_Result_92_reg_1640[8]),
        .I1(CO),
        .I2(sub_ln212_14_fu_1396_p2[8]),
        .I3(res_I_V_43_reg_1633[8]),
        .I4(\p_Val2_s_reg_1055[3]_i_74_n_0 ),
        .O(\p_Val2_s_reg_1055[3]_i_46_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \p_Val2_s_reg_1055[3]_i_49 
       (.I0(res_I_V_43_reg_1633[5]),
        .I1(p_Result_92_reg_1640[6]),
        .I2(p_Result_92_reg_1640[7]),
        .I3(res_I_V_43_reg_1633[6]),
        .O(\p_Val2_s_reg_1055[3]_i_49_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_s_reg_1055[3]_i_5 
       (.I0(x_l_I_V_44_reg_1627[32]),
        .O(\p_Val2_s_reg_1055[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \p_Val2_s_reg_1055[3]_i_50 
       (.I0(res_I_V_43_reg_1633[3]),
        .I1(p_Result_92_reg_1640[4]),
        .I2(p_Result_92_reg_1640[5]),
        .I3(res_I_V_43_reg_1633[4]),
        .O(\p_Val2_s_reg_1055[3]_i_50_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \p_Val2_s_reg_1055[3]_i_51 
       (.I0(res_I_V_43_reg_1633[1]),
        .I1(p_Result_92_reg_1640[2]),
        .I2(p_Result_92_reg_1640[3]),
        .I3(res_I_V_43_reg_1633[2]),
        .O(\p_Val2_s_reg_1055[3]_i_51_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \p_Val2_s_reg_1055[3]_i_52 
       (.I0(p_Result_92_reg_1640[0]),
        .I1(p_Result_92_reg_1640[1]),
        .O(\p_Val2_s_reg_1055[3]_i_52_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \p_Val2_s_reg_1055[3]_i_53 
       (.I0(res_I_V_43_reg_1633[5]),
        .I1(p_Result_92_reg_1640[6]),
        .I2(res_I_V_43_reg_1633[6]),
        .I3(p_Result_92_reg_1640[7]),
        .O(\p_Val2_s_reg_1055[3]_i_53_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \p_Val2_s_reg_1055[3]_i_54 
       (.I0(res_I_V_43_reg_1633[3]),
        .I1(p_Result_92_reg_1640[4]),
        .I2(res_I_V_43_reg_1633[4]),
        .I3(p_Result_92_reg_1640[5]),
        .O(\p_Val2_s_reg_1055[3]_i_54_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \p_Val2_s_reg_1055[3]_i_55 
       (.I0(res_I_V_43_reg_1633[1]),
        .I1(p_Result_92_reg_1640[2]),
        .I2(res_I_V_43_reg_1633[2]),
        .I3(p_Result_92_reg_1640[3]),
        .O(\p_Val2_s_reg_1055[3]_i_55_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_s_reg_1055[3]_i_56 
       (.I0(p_Result_92_reg_1640[0]),
        .I1(p_Result_92_reg_1640[1]),
        .O(\p_Val2_s_reg_1055[3]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    \p_Val2_s_reg_1055[3]_i_57 
       (.I0(sub_ln212_14_fu_1396_p2[6]),
        .I1(CO),
        .I2(p_Result_92_reg_1640[6]),
        .I3(res_I_V_43_reg_1633[6]),
        .I4(res_I_V_43_reg_1633[7]),
        .I5(x_l_I_V_45_fu_1421_p3[7]),
        .O(\p_Val2_s_reg_1055[3]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    \p_Val2_s_reg_1055[3]_i_58 
       (.I0(sub_ln212_14_fu_1396_p2[4]),
        .I1(CO),
        .I2(p_Result_92_reg_1640[4]),
        .I3(res_I_V_43_reg_1633[4]),
        .I4(res_I_V_43_reg_1633[5]),
        .I5(x_l_I_V_45_fu_1421_p3[5]),
        .O(\p_Val2_s_reg_1055[3]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    \p_Val2_s_reg_1055[3]_i_59 
       (.I0(sub_ln212_14_fu_1396_p2[2]),
        .I1(CO),
        .I2(p_Result_92_reg_1640[2]),
        .I3(res_I_V_43_reg_1633[2]),
        .I4(res_I_V_43_reg_1633[3]),
        .I5(x_l_I_V_45_fu_1421_p3[3]),
        .O(\p_Val2_s_reg_1055[3]_i_59_n_0 ));
  LUT5 #(
    .INIT(32'hB233B200)) 
    \p_Val2_s_reg_1055[3]_i_60 
       (.I0(p_Result_92_reg_1640[0]),
        .I1(res_I_V_43_reg_1633[1]),
        .I2(p_Result_92_reg_1640[1]),
        .I3(CO),
        .I4(sub_ln212_14_fu_1396_p2[1]),
        .O(\p_Val2_s_reg_1055[3]_i_60_n_0 ));
  LUT5 #(
    .INIT(32'hB8470000)) 
    \p_Val2_s_reg_1055[3]_i_61 
       (.I0(p_Result_92_reg_1640[6]),
        .I1(CO),
        .I2(sub_ln212_14_fu_1396_p2[6]),
        .I3(res_I_V_43_reg_1633[6]),
        .I4(\p_Val2_s_reg_1055[3]_i_85_n_0 ),
        .O(\p_Val2_s_reg_1055[3]_i_61_n_0 ));
  LUT5 #(
    .INIT(32'hB8470000)) 
    \p_Val2_s_reg_1055[3]_i_62 
       (.I0(p_Result_92_reg_1640[4]),
        .I1(CO),
        .I2(sub_ln212_14_fu_1396_p2[4]),
        .I3(res_I_V_43_reg_1633[4]),
        .I4(\p_Val2_s_reg_1055[3]_i_86_n_0 ),
        .O(\p_Val2_s_reg_1055[3]_i_62_n_0 ));
  LUT5 #(
    .INIT(32'hB8470000)) 
    \p_Val2_s_reg_1055[3]_i_63 
       (.I0(p_Result_92_reg_1640[2]),
        .I1(CO),
        .I2(sub_ln212_14_fu_1396_p2[2]),
        .I3(res_I_V_43_reg_1633[2]),
        .I4(\p_Val2_s_reg_1055[3]_i_87_n_0 ),
        .O(\p_Val2_s_reg_1055[3]_i_63_n_0 ));
  LUT5 #(
    .INIT(32'h45401015)) 
    \p_Val2_s_reg_1055[3]_i_64 
       (.I0(p_Result_92_reg_1640[0]),
        .I1(p_Result_92_reg_1640[1]),
        .I2(CO),
        .I3(sub_ln212_14_fu_1396_p2[1]),
        .I4(res_I_V_43_reg_1633[1]),
        .O(\p_Val2_s_reg_1055[3]_i_64_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Val2_s_reg_1055[3]_i_65 
       (.I0(p_Result_92_reg_1640[15]),
        .I1(CO),
        .I2(sub_ln212_14_fu_1396_p2[15]),
        .O(x_l_I_V_45_fu_1421_p3[15]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Val2_s_reg_1055[3]_i_67 
       (.I0(p_Result_92_reg_1640[13]),
        .I1(CO),
        .I2(sub_ln212_14_fu_1396_p2[13]),
        .O(x_l_I_V_45_fu_1421_p3[13]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Val2_s_reg_1055[3]_i_68 
       (.I0(p_Result_92_reg_1640[11]),
        .I1(CO),
        .I2(sub_ln212_14_fu_1396_p2[11]),
        .O(x_l_I_V_45_fu_1421_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Val2_s_reg_1055[3]_i_70 
       (.I0(p_Result_92_reg_1640[9]),
        .I1(CO),
        .I2(sub_ln212_14_fu_1396_p2[9]),
        .O(x_l_I_V_45_fu_1421_p3[9]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \p_Val2_s_reg_1055[3]_i_71 
       (.I0(res_I_V_43_reg_1633[15]),
        .I1(sub_ln212_14_fu_1396_p2[15]),
        .I2(CO),
        .I3(p_Result_92_reg_1640[15]),
        .O(\p_Val2_s_reg_1055[3]_i_71_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \p_Val2_s_reg_1055[3]_i_72 
       (.I0(res_I_V_43_reg_1633[13]),
        .I1(sub_ln212_14_fu_1396_p2[13]),
        .I2(CO),
        .I3(p_Result_92_reg_1640[13]),
        .O(\p_Val2_s_reg_1055[3]_i_72_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \p_Val2_s_reg_1055[3]_i_73 
       (.I0(res_I_V_43_reg_1633[11]),
        .I1(sub_ln212_14_fu_1396_p2[11]),
        .I2(CO),
        .I3(p_Result_92_reg_1640[11]),
        .O(\p_Val2_s_reg_1055[3]_i_73_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \p_Val2_s_reg_1055[3]_i_74 
       (.I0(res_I_V_43_reg_1633[9]),
        .I1(sub_ln212_14_fu_1396_p2[9]),
        .I2(CO),
        .I3(p_Result_92_reg_1640[9]),
        .O(\p_Val2_s_reg_1055[3]_i_74_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_s_reg_1055[3]_i_75 
       (.I0(p_Result_92_reg_1640[18]),
        .O(\p_Val2_s_reg_1055[3]_i_75_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_s_reg_1055[3]_i_76 
       (.I0(p_Result_92_reg_1640[17]),
        .O(\p_Val2_s_reg_1055[3]_i_76_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_s_reg_1055[3]_i_77 
       (.I0(p_Result_92_reg_1640[16]),
        .I1(res_I_V_43_reg_1633[15]),
        .O(\p_Val2_s_reg_1055[3]_i_77_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_s_reg_1055[3]_i_78 
       (.I0(p_Result_92_reg_1640[15]),
        .I1(res_I_V_43_reg_1633[14]),
        .O(\p_Val2_s_reg_1055[3]_i_78_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_s_reg_1055[3]_i_79 
       (.I0(p_Result_92_reg_1640[14]),
        .I1(res_I_V_43_reg_1633[13]),
        .O(\p_Val2_s_reg_1055[3]_i_79_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \p_Val2_s_reg_1055[3]_i_8 
       (.I0(x_l_I_V_44_reg_1627[30]),
        .I1(x_l_I_V_44_reg_1627[31]),
        .O(\p_Val2_s_reg_1055[3]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_s_reg_1055[3]_i_80 
       (.I0(p_Result_92_reg_1640[13]),
        .I1(res_I_V_43_reg_1633[12]),
        .O(\p_Val2_s_reg_1055[3]_i_80_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Val2_s_reg_1055[3]_i_81 
       (.I0(p_Result_92_reg_1640[7]),
        .I1(CO),
        .I2(sub_ln212_14_fu_1396_p2[7]),
        .O(x_l_I_V_45_fu_1421_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Val2_s_reg_1055[3]_i_83 
       (.I0(p_Result_92_reg_1640[5]),
        .I1(CO),
        .I2(sub_ln212_14_fu_1396_p2[5]),
        .O(x_l_I_V_45_fu_1421_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Val2_s_reg_1055[3]_i_84 
       (.I0(p_Result_92_reg_1640[3]),
        .I1(CO),
        .I2(sub_ln212_14_fu_1396_p2[3]),
        .O(x_l_I_V_45_fu_1421_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \p_Val2_s_reg_1055[3]_i_85 
       (.I0(res_I_V_43_reg_1633[7]),
        .I1(sub_ln212_14_fu_1396_p2[7]),
        .I2(CO),
        .I3(p_Result_92_reg_1640[7]),
        .O(\p_Val2_s_reg_1055[3]_i_85_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \p_Val2_s_reg_1055[3]_i_86 
       (.I0(res_I_V_43_reg_1633[5]),
        .I1(sub_ln212_14_fu_1396_p2[5]),
        .I2(CO),
        .I3(p_Result_92_reg_1640[5]),
        .O(\p_Val2_s_reg_1055[3]_i_86_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \p_Val2_s_reg_1055[3]_i_87 
       (.I0(res_I_V_43_reg_1633[3]),
        .I1(sub_ln212_14_fu_1396_p2[3]),
        .I2(CO),
        .I3(p_Result_92_reg_1640[3]),
        .O(\p_Val2_s_reg_1055[3]_i_87_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_s_reg_1055[3]_i_88 
       (.I0(p_Result_92_reg_1640[12]),
        .I1(res_I_V_43_reg_1633[11]),
        .O(\p_Val2_s_reg_1055[3]_i_88_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_s_reg_1055[3]_i_89 
       (.I0(p_Result_92_reg_1640[11]),
        .I1(res_I_V_43_reg_1633[10]),
        .O(\p_Val2_s_reg_1055[3]_i_89_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \p_Val2_s_reg_1055[3]_i_9 
       (.I0(x_l_I_V_44_reg_1627[28]),
        .I1(x_l_I_V_44_reg_1627[29]),
        .O(\p_Val2_s_reg_1055[3]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_s_reg_1055[3]_i_90 
       (.I0(p_Result_92_reg_1640[10]),
        .I1(res_I_V_43_reg_1633[9]),
        .O(\p_Val2_s_reg_1055[3]_i_90_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_s_reg_1055[3]_i_91 
       (.I0(p_Result_92_reg_1640[9]),
        .I1(res_I_V_43_reg_1633[8]),
        .O(\p_Val2_s_reg_1055[3]_i_91_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_s_reg_1055[3]_i_92 
       (.I0(p_Result_92_reg_1640[8]),
        .I1(res_I_V_43_reg_1633[7]),
        .O(\p_Val2_s_reg_1055[3]_i_92_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_s_reg_1055[3]_i_93 
       (.I0(p_Result_92_reg_1640[7]),
        .I1(res_I_V_43_reg_1633[6]),
        .O(\p_Val2_s_reg_1055[3]_i_93_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_s_reg_1055[3]_i_94 
       (.I0(p_Result_92_reg_1640[6]),
        .I1(res_I_V_43_reg_1633[5]),
        .O(\p_Val2_s_reg_1055[3]_i_94_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_s_reg_1055[3]_i_95 
       (.I0(p_Result_92_reg_1640[5]),
        .I1(res_I_V_43_reg_1633[4]),
        .O(\p_Val2_s_reg_1055[3]_i_95_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_s_reg_1055[3]_i_96 
       (.I0(p_Result_92_reg_1640[4]),
        .I1(res_I_V_43_reg_1633[3]),
        .O(\p_Val2_s_reg_1055[3]_i_96_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_s_reg_1055[3]_i_97 
       (.I0(p_Result_92_reg_1640[3]),
        .I1(res_I_V_43_reg_1633[2]),
        .O(\p_Val2_s_reg_1055[3]_i_97_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_s_reg_1055[3]_i_98 
       (.I0(p_Result_92_reg_1640[2]),
        .I1(res_I_V_43_reg_1633[1]),
        .O(\p_Val2_s_reg_1055[3]_i_98_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_s_reg_1055[3]_i_99 
       (.I0(p_Result_92_reg_1640[1]),
        .O(\p_Val2_s_reg_1055[3]_i_99_n_0 ));
  CARRY4 \p_Val2_s_reg_1055_reg[11]_i_1 
       (.CI(\p_Val2_s_reg_1055_reg[7]_i_1_n_0 ),
        .CO({\p_Val2_s_reg_1055_reg[11]_i_1_n_0 ,\p_Val2_s_reg_1055_reg[11]_i_1_n_1 ,\p_Val2_s_reg_1055_reg[11]_i_1_n_2 ,\p_Val2_s_reg_1055_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ap_return[11:8]),
        .S(res_I_V_43_reg_1633[11:8]));
  CARRY4 \p_Val2_s_reg_1055_reg[15]_i_1 
       (.CI(\p_Val2_s_reg_1055_reg[11]_i_1_n_0 ),
        .CO({\p_Val2_s_reg_1055_reg[15]_i_1_n_0 ,\p_Val2_s_reg_1055_reg[15]_i_1_n_1 ,\p_Val2_s_reg_1055_reg[15]_i_1_n_2 ,\p_Val2_s_reg_1055_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ap_return[15:12]),
        .S(res_I_V_43_reg_1633[15:12]));
  CARRY4 \p_Val2_s_reg_1055_reg[16]_i_1 
       (.CI(\p_Val2_s_reg_1055_reg[15]_i_1_n_0 ),
        .CO({\NLW_p_Val2_s_reg_1055_reg[16]_i_1_CO_UNCONNECTED [3:1],ap_return[16]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_p_Val2_s_reg_1055_reg[16]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \p_Val2_s_reg_1055_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_Val2_s_reg_1055_reg[3]_i_1_n_0 ,\p_Val2_s_reg_1055_reg[3]_i_1_n_1 ,\p_Val2_s_reg_1055_reg[3]_i_1_n_2 ,\p_Val2_s_reg_1055_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\x_l_I_V_44_reg_1627_reg[32]__0_0 }),
        .O(ap_return[3:0]),
        .S({res_I_V_43_reg_1633[3:1],S}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \p_Val2_s_reg_1055_reg[3]_i_16 
       (.CI(\p_Val2_s_reg_1055_reg[3]_i_29_n_0 ),
        .CO({\p_Val2_s_reg_1055_reg[3]_i_16_n_0 ,\p_Val2_s_reg_1055_reg[3]_i_16_n_1 ,\p_Val2_s_reg_1055_reg[3]_i_16_n_2 ,\p_Val2_s_reg_1055_reg[3]_i_16_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_Val2_s_reg_1055[3]_i_30_n_0 ,\p_Val2_s_reg_1055[3]_i_31_n_0 ,\p_Val2_s_reg_1055[3]_i_32_n_0 ,\p_Val2_s_reg_1055[3]_i_33_n_0 }),
        .O(\NLW_p_Val2_s_reg_1055_reg[3]_i_16_O_UNCONNECTED [3:0]),
        .S({\p_Val2_s_reg_1055[3]_i_34_n_0 ,\p_Val2_s_reg_1055[3]_i_35_n_0 ,\p_Val2_s_reg_1055[3]_i_36_n_0 ,\p_Val2_s_reg_1055[3]_i_37_n_0 }));
  CARRY4 \p_Val2_s_reg_1055_reg[3]_i_2 
       (.CI(\p_Val2_s_reg_1055_reg[3]_i_4_n_0 ),
        .CO({\NLW_p_Val2_s_reg_1055_reg[3]_i_2_CO_UNCONNECTED [3:1],\x_l_I_V_44_reg_1627_reg[32]__0_0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,x_l_I_V_44_reg_1627[32]}),
        .O(\NLW_p_Val2_s_reg_1055_reg[3]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\p_Val2_s_reg_1055[3]_i_5_n_0 }));
  CARRY4 \p_Val2_s_reg_1055_reg[3]_i_20 
       (.CI(\p_Val2_s_reg_1055_reg[3]_i_38_n_0 ),
        .CO({\p_Val2_s_reg_1055_reg[3]_i_20_n_0 ,\p_Val2_s_reg_1055_reg[3]_i_20_n_1 ,\p_Val2_s_reg_1055_reg[3]_i_20_n_2 ,\p_Val2_s_reg_1055_reg[3]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_Val2_s_reg_1055[3]_i_39_n_0 ,\p_Val2_s_reg_1055[3]_i_40_n_0 ,\p_Val2_s_reg_1055[3]_i_41_n_0 ,\p_Val2_s_reg_1055[3]_i_42_n_0 }),
        .O(\NLW_p_Val2_s_reg_1055_reg[3]_i_20_O_UNCONNECTED [3:0]),
        .S({\p_Val2_s_reg_1055[3]_i_43_n_0 ,\p_Val2_s_reg_1055[3]_i_44_n_0 ,\p_Val2_s_reg_1055[3]_i_45_n_0 ,\p_Val2_s_reg_1055[3]_i_46_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \p_Val2_s_reg_1055_reg[3]_i_29 
       (.CI(1'b0),
        .CO({\p_Val2_s_reg_1055_reg[3]_i_29_n_0 ,\p_Val2_s_reg_1055_reg[3]_i_29_n_1 ,\p_Val2_s_reg_1055_reg[3]_i_29_n_2 ,\p_Val2_s_reg_1055_reg[3]_i_29_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_Val2_s_reg_1055[3]_i_49_n_0 ,\p_Val2_s_reg_1055[3]_i_50_n_0 ,\p_Val2_s_reg_1055[3]_i_51_n_0 ,\p_Val2_s_reg_1055[3]_i_52_n_0 }),
        .O(\NLW_p_Val2_s_reg_1055_reg[3]_i_29_O_UNCONNECTED [3:0]),
        .S({\p_Val2_s_reg_1055[3]_i_53_n_0 ,\p_Val2_s_reg_1055[3]_i_54_n_0 ,\p_Val2_s_reg_1055[3]_i_55_n_0 ,\p_Val2_s_reg_1055[3]_i_56_n_0 }));
  CARRY4 \p_Val2_s_reg_1055_reg[3]_i_38 
       (.CI(1'b0),
        .CO({\p_Val2_s_reg_1055_reg[3]_i_38_n_0 ,\p_Val2_s_reg_1055_reg[3]_i_38_n_1 ,\p_Val2_s_reg_1055_reg[3]_i_38_n_2 ,\p_Val2_s_reg_1055_reg[3]_i_38_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_Val2_s_reg_1055[3]_i_57_n_0 ,\p_Val2_s_reg_1055[3]_i_58_n_0 ,\p_Val2_s_reg_1055[3]_i_59_n_0 ,\p_Val2_s_reg_1055[3]_i_60_n_0 }),
        .O(\NLW_p_Val2_s_reg_1055_reg[3]_i_38_O_UNCONNECTED [3:0]),
        .S({\p_Val2_s_reg_1055[3]_i_61_n_0 ,\p_Val2_s_reg_1055[3]_i_62_n_0 ,\p_Val2_s_reg_1055[3]_i_63_n_0 ,\p_Val2_s_reg_1055[3]_i_64_n_0 }));
  CARRY4 \p_Val2_s_reg_1055_reg[3]_i_4 
       (.CI(\p_Val2_s_reg_1055_reg[3]_i_7_n_0 ),
        .CO({\p_Val2_s_reg_1055_reg[3]_i_4_n_0 ,\p_Val2_s_reg_1055_reg[3]_i_4_n_1 ,\p_Val2_s_reg_1055_reg[3]_i_4_n_2 ,\p_Val2_s_reg_1055_reg[3]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_Val2_s_reg_1055[3]_i_8_n_0 ,\p_Val2_s_reg_1055[3]_i_9_n_0 ,\p_Val2_s_reg_1055[3]_i_10_n_0 ,\p_Val2_s_reg_1055[3]_i_11_n_0 }),
        .O(\NLW_p_Val2_s_reg_1055_reg[3]_i_4_O_UNCONNECTED [3:0]),
        .S({\p_Val2_s_reg_1055[3]_i_12_n_0 ,\p_Val2_s_reg_1055[3]_i_13_n_0 ,\p_Val2_s_reg_1055[3]_i_14_n_0 ,\p_Val2_s_reg_1055[3]_i_15_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_Val2_s_reg_1055_reg[3]_i_47 
       (.CI(\p_Val2_s_reg_1055_reg[3]_i_48_n_0 ),
        .CO({\NLW_p_Val2_s_reg_1055_reg[3]_i_47_CO_UNCONNECTED [3:1],\p_Val2_s_reg_1055_reg[3]_i_47_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_Result_92_reg_1640[17]}),
        .O({\NLW_p_Val2_s_reg_1055_reg[3]_i_47_O_UNCONNECTED [3:2],sub_ln212_14_fu_1396_p2[18:17]}),
        .S({1'b0,1'b0,\p_Val2_s_reg_1055[3]_i_75_n_0 ,\p_Val2_s_reg_1055[3]_i_76_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_Val2_s_reg_1055_reg[3]_i_48 
       (.CI(\p_Val2_s_reg_1055_reg[3]_i_66_n_0 ),
        .CO({\p_Val2_s_reg_1055_reg[3]_i_48_n_0 ,\p_Val2_s_reg_1055_reg[3]_i_48_n_1 ,\p_Val2_s_reg_1055_reg[3]_i_48_n_2 ,\p_Val2_s_reg_1055_reg[3]_i_48_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Result_92_reg_1640[16:13]),
        .O(sub_ln212_14_fu_1396_p2[16:13]),
        .S({\p_Val2_s_reg_1055[3]_i_77_n_0 ,\p_Val2_s_reg_1055[3]_i_78_n_0 ,\p_Val2_s_reg_1055[3]_i_79_n_0 ,\p_Val2_s_reg_1055[3]_i_80_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \p_Val2_s_reg_1055_reg[3]_i_6 
       (.CI(\p_Val2_s_reg_1055_reg[3]_i_16_n_0 ),
        .CO({\NLW_p_Val2_s_reg_1055_reg[3]_i_6_CO_UNCONNECTED [3:2],CO,\p_Val2_s_reg_1055_reg[3]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\p_Val2_s_reg_1055[3]_i_17_n_0 }),
        .O(\NLW_p_Val2_s_reg_1055_reg[3]_i_6_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\p_Val2_s_reg_1055[3]_i_18_n_0 ,\p_Val2_s_reg_1055[3]_i_19_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_Val2_s_reg_1055_reg[3]_i_66 
       (.CI(\p_Val2_s_reg_1055_reg[3]_i_69_n_0 ),
        .CO({\p_Val2_s_reg_1055_reg[3]_i_66_n_0 ,\p_Val2_s_reg_1055_reg[3]_i_66_n_1 ,\p_Val2_s_reg_1055_reg[3]_i_66_n_2 ,\p_Val2_s_reg_1055_reg[3]_i_66_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Result_92_reg_1640[12:9]),
        .O(sub_ln212_14_fu_1396_p2[12:9]),
        .S({\p_Val2_s_reg_1055[3]_i_88_n_0 ,\p_Val2_s_reg_1055[3]_i_89_n_0 ,\p_Val2_s_reg_1055[3]_i_90_n_0 ,\p_Val2_s_reg_1055[3]_i_91_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_Val2_s_reg_1055_reg[3]_i_69 
       (.CI(\p_Val2_s_reg_1055_reg[3]_i_82_n_0 ),
        .CO({\p_Val2_s_reg_1055_reg[3]_i_69_n_0 ,\p_Val2_s_reg_1055_reg[3]_i_69_n_1 ,\p_Val2_s_reg_1055_reg[3]_i_69_n_2 ,\p_Val2_s_reg_1055_reg[3]_i_69_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Result_92_reg_1640[8:5]),
        .O(sub_ln212_14_fu_1396_p2[8:5]),
        .S({\p_Val2_s_reg_1055[3]_i_92_n_0 ,\p_Val2_s_reg_1055[3]_i_93_n_0 ,\p_Val2_s_reg_1055[3]_i_94_n_0 ,\p_Val2_s_reg_1055[3]_i_95_n_0 }));
  CARRY4 \p_Val2_s_reg_1055_reg[3]_i_7 
       (.CI(\p_Val2_s_reg_1055_reg[3]_i_20_n_0 ),
        .CO({\p_Val2_s_reg_1055_reg[3]_i_7_n_0 ,\p_Val2_s_reg_1055_reg[3]_i_7_n_1 ,\p_Val2_s_reg_1055_reg[3]_i_7_n_2 ,\p_Val2_s_reg_1055_reg[3]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_Val2_s_reg_1055[3]_i_21_n_0 ,\p_Val2_s_reg_1055[3]_i_22_n_0 ,\p_Val2_s_reg_1055[3]_i_23_n_0 ,\p_Val2_s_reg_1055[3]_i_24_n_0 }),
        .O(\NLW_p_Val2_s_reg_1055_reg[3]_i_7_O_UNCONNECTED [3:0]),
        .S({\p_Val2_s_reg_1055[3]_i_25_n_0 ,\p_Val2_s_reg_1055[3]_i_26_n_0 ,\p_Val2_s_reg_1055[3]_i_27_n_0 ,\p_Val2_s_reg_1055[3]_i_28_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_Val2_s_reg_1055_reg[3]_i_82 
       (.CI(1'b0),
        .CO({\p_Val2_s_reg_1055_reg[3]_i_82_n_0 ,\p_Val2_s_reg_1055_reg[3]_i_82_n_1 ,\p_Val2_s_reg_1055_reg[3]_i_82_n_2 ,\p_Val2_s_reg_1055_reg[3]_i_82_n_3 }),
        .CYINIT(p_Result_92_reg_1640[0]),
        .DI(p_Result_92_reg_1640[4:1]),
        .O(sub_ln212_14_fu_1396_p2[4:1]),
        .S({\p_Val2_s_reg_1055[3]_i_96_n_0 ,\p_Val2_s_reg_1055[3]_i_97_n_0 ,\p_Val2_s_reg_1055[3]_i_98_n_0 ,\p_Val2_s_reg_1055[3]_i_99_n_0 }));
  CARRY4 \p_Val2_s_reg_1055_reg[7]_i_1 
       (.CI(\p_Val2_s_reg_1055_reg[3]_i_1_n_0 ),
        .CO({\p_Val2_s_reg_1055_reg[7]_i_1_n_0 ,\p_Val2_s_reg_1055_reg[7]_i_1_n_1 ,\p_Val2_s_reg_1055_reg[7]_i_1_n_2 ,\p_Val2_s_reg_1055_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ap_return[7:4]),
        .S(res_I_V_43_reg_1633[7:4]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \res_I_V_32_reg_1495[13]_i_1 
       (.I0(\res_I_V_32_reg_1495[13]_i_2_n_0 ),
        .O(res_I_V_32_fu_426_p3));
  LUT6 #(
    .INIT(64'h022A2A2A0202022A)) 
    \res_I_V_32_reg_1495[13]_i_2 
       (.I0(\res_I_V_32_reg_1495[13]_i_3_n_0 ),
        .I1(p_Result_53_fu_370_p4[3]),
        .I2(icmp_ln443_reg_1467),
        .I3(p_Result_53_fu_370_p4[2]),
        .I4(icmp_ln443_1_reg_1478),
        .I5(\res_I_V_32_reg_1495[13]_i_6_n_0 ),
        .O(\res_I_V_32_reg_1495[13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \res_I_V_32_reg_1495[13]_i_3 
       (.I0(icmp_ln443_1_reg_1478),
        .I1(x_l_I_V_31_reg_1472[31]),
        .I2(sub_ln212_reg_1484[2]),
        .I3(icmp_ln443_1_reg_1478),
        .I4(x_l_I_V_31_reg_1472[30]),
        .O(\res_I_V_32_reg_1495[13]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \res_I_V_32_reg_1495[13]_i_4 
       (.I0(x_l_I_V_31_reg_1472[29]),
        .I1(icmp_ln443_1_reg_1478),
        .I2(sub_ln212_reg_1484[1]),
        .O(p_Result_53_fu_370_p4[3]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \res_I_V_32_reg_1495[13]_i_5 
       (.I0(x_l_I_V_31_reg_1472[28]),
        .I1(icmp_ln443_1_reg_1478),
        .I2(sub_ln212_reg_1484[0]),
        .O(p_Result_53_fu_370_p4[2]));
  LUT2 #(
    .INIT(4'h1)) 
    \res_I_V_32_reg_1495[13]_i_6 
       (.I0(x_l_I_V_31_reg_1472[26]),
        .I1(x_l_I_V_31_reg_1472[27]),
        .O(\res_I_V_32_reg_1495[13]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \res_I_V_32_reg_1495[14]_i_1 
       (.I0(icmp_ln443_1_reg_1478),
        .O(res_I_V_31_fu_345_p3[14]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \res_I_V_32_reg_1495[15]_i_1 
       (.I0(icmp_ln443_reg_1467),
        .O(res_I_V_31_fu_345_p3[15]));
  FDRE \res_I_V_32_reg_1495_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(res_I_V_32_fu_426_p3),
        .Q(res_I_V_32_reg_1495[13]),
        .R(1'b0));
  FDRE \res_I_V_32_reg_1495_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(res_I_V_31_fu_345_p3[14]),
        .Q(res_I_V_32_reg_1495[14]),
        .R(1'b0));
  FDRE \res_I_V_32_reg_1495_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(res_I_V_31_fu_345_p3[15]),
        .Q(res_I_V_32_reg_1495[15]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \res_I_V_34_reg_1518[11]_i_1 
       (.I0(\res_I_V_34_reg_1518_reg[11]_i_2_n_0 ),
        .O(res_I_V_34_fu_583_p3));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \res_I_V_34_reg_1518[11]_i_10 
       (.I0(x_l_I_V_33_reg_1489[27]),
        .I1(icmp_ln443_3_reg_1501),
        .I2(sub_ln212_2_reg_1507[3]),
        .O(p_Result_59_fu_527_p4[5]));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    \res_I_V_34_reg_1518[11]_i_3 
       (.I0(res_I_V_32_reg_1495[14]),
        .I1(sub_ln212_2_reg_1507[2]),
        .I2(icmp_ln443_3_reg_1501),
        .I3(x_l_I_V_33_reg_1489[26]),
        .I4(p_Result_59_fu_527_p4[5]),
        .I5(res_I_V_32_reg_1495[15]),
        .O(\res_I_V_34_reg_1518[11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h353F0005)) 
    \res_I_V_34_reg_1518[11]_i_4 
       (.I0(sub_ln212_2_reg_1507[0]),
        .I1(x_l_I_V_33_reg_1489[25]),
        .I2(icmp_ln443_3_reg_1501),
        .I3(sub_ln212_2_reg_1507[1]),
        .I4(res_I_V_32_reg_1495[13]),
        .O(\res_I_V_34_reg_1518[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \res_I_V_34_reg_1518[11]_i_5 
       (.I0(x_l_I_V_33_reg_1489[22]),
        .I1(x_l_I_V_33_reg_1489[23]),
        .O(\res_I_V_34_reg_1518[11]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \res_I_V_34_reg_1518[11]_i_6 
       (.I0(sub_ln212_2_reg_1507[4]),
        .I1(x_l_I_V_33_reg_1489[28]),
        .I2(sub_ln212_2_reg_1507[5]),
        .I3(icmp_ln443_3_reg_1501),
        .I4(x_l_I_V_33_reg_1489[29]),
        .O(\res_I_V_34_reg_1518[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    \res_I_V_34_reg_1518[11]_i_7 
       (.I0(res_I_V_32_reg_1495[14]),
        .I1(x_l_I_V_33_reg_1489[26]),
        .I2(icmp_ln443_3_reg_1501),
        .I3(sub_ln212_2_reg_1507[2]),
        .I4(res_I_V_32_reg_1495[15]),
        .I5(p_Result_59_fu_527_p4[5]),
        .O(\res_I_V_34_reg_1518[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h5005C0C050050C0C)) 
    \res_I_V_34_reg_1518[11]_i_8 
       (.I0(x_l_I_V_33_reg_1489[24]),
        .I1(sub_ln212_2_reg_1507[0]),
        .I2(res_I_V_32_reg_1495[13]),
        .I3(x_l_I_V_33_reg_1489[25]),
        .I4(icmp_ln443_3_reg_1501),
        .I5(sub_ln212_2_reg_1507[1]),
        .O(\res_I_V_34_reg_1518[11]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \res_I_V_34_reg_1518[11]_i_9 
       (.I0(x_l_I_V_33_reg_1489[22]),
        .I1(x_l_I_V_33_reg_1489[23]),
        .O(\res_I_V_34_reg_1518[11]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \res_I_V_34_reg_1518[12]_i_1 
       (.I0(icmp_ln443_3_reg_1501),
        .O(p_0_in__0));
  FDRE \res_I_V_34_reg_1518_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(res_I_V_34_fu_583_p3),
        .Q(res_I_V_34_reg_1518[11]),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \res_I_V_34_reg_1518_reg[11]_i_2 
       (.CI(1'b0),
        .CO({\res_I_V_34_reg_1518_reg[11]_i_2_n_0 ,\res_I_V_34_reg_1518_reg[11]_i_2_n_1 ,\res_I_V_34_reg_1518_reg[11]_i_2_n_2 ,\res_I_V_34_reg_1518_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\res_I_V_34_reg_1518[11]_i_3_n_0 ,\res_I_V_34_reg_1518[11]_i_4_n_0 ,\res_I_V_34_reg_1518[11]_i_5_n_0 }),
        .O(\NLW_res_I_V_34_reg_1518_reg[11]_i_2_O_UNCONNECTED [3:0]),
        .S({\res_I_V_34_reg_1518[11]_i_6_n_0 ,\res_I_V_34_reg_1518[11]_i_7_n_0 ,\res_I_V_34_reg_1518[11]_i_8_n_0 ,\res_I_V_34_reg_1518[11]_i_9_n_0 }));
  FDRE \res_I_V_34_reg_1518_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in__0),
        .Q(res_I_V_34_reg_1518[12]),
        .R(1'b0));
  FDRE \res_I_V_34_reg_1518_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(res_I_V_32_reg_1495[13]),
        .Q(res_I_V_34_reg_1518[13]),
        .R(1'b0));
  FDRE \res_I_V_34_reg_1518_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(res_I_V_32_reg_1495[14]),
        .Q(res_I_V_34_reg_1518[14]),
        .R(1'b0));
  FDRE \res_I_V_34_reg_1518_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(res_I_V_32_reg_1495[15]),
        .Q(res_I_V_34_reg_1518[15]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \res_I_V_37_reg_1564[7]_i_1 
       (.I0(\res_I_V_37_reg_1564_reg[7]_i_2_n_2 ),
        .O(res_I_V_37_fu_897_p3));
  LUT2 #(
    .INIT(4'h1)) 
    \res_I_V_37_reg_1564[7]_i_10 
       (.I0(x_l_I_V_36_reg_1535[14]),
        .I1(x_l_I_V_36_reg_1535[15]),
        .O(\res_I_V_37_reg_1564[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    \res_I_V_37_reg_1564[7]_i_11 
       (.I0(res_I_V_reg_1541[12]),
        .I1(x_l_I_V_36_reg_1535[20]),
        .I2(icmp_ln443_7_reg_1547),
        .I3(sub_ln212_6_reg_1553[4]),
        .I4(res_I_V_reg_1541[13]),
        .I5(p_Result_71_fu_841_p4[7]),
        .O(\res_I_V_37_reg_1564[7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    \res_I_V_37_reg_1564[7]_i_12 
       (.I0(res_I_V_reg_1541[10]),
        .I1(x_l_I_V_36_reg_1535[18]),
        .I2(icmp_ln443_7_reg_1547),
        .I3(sub_ln212_6_reg_1553[2]),
        .I4(res_I_V_reg_1541[11]),
        .I5(p_Result_71_fu_841_p4[5]),
        .O(\res_I_V_37_reg_1564[7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h5005C0C050050C0C)) 
    \res_I_V_37_reg_1564[7]_i_13 
       (.I0(x_l_I_V_36_reg_1535[16]),
        .I1(sub_ln212_6_reg_1553[0]),
        .I2(res_I_V_reg_1541[9]),
        .I3(x_l_I_V_36_reg_1535[17]),
        .I4(icmp_ln443_7_reg_1547),
        .I5(sub_ln212_6_reg_1553[1]),
        .O(\res_I_V_37_reg_1564[7]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \res_I_V_37_reg_1564[7]_i_14 
       (.I0(x_l_I_V_36_reg_1535[14]),
        .I1(x_l_I_V_36_reg_1535[15]),
        .O(\res_I_V_37_reg_1564[7]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \res_I_V_37_reg_1564[7]_i_15 
       (.I0(x_l_I_V_36_reg_1535[21]),
        .I1(icmp_ln443_7_reg_1547),
        .I2(sub_ln212_6_reg_1553[5]),
        .O(p_Result_71_fu_841_p4[7]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \res_I_V_37_reg_1564[7]_i_16 
       (.I0(x_l_I_V_36_reg_1535[19]),
        .I1(icmp_ln443_7_reg_1547),
        .I2(sub_ln212_6_reg_1553[3]),
        .O(p_Result_71_fu_841_p4[5]));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    \res_I_V_37_reg_1564[7]_i_4 
       (.I0(res_I_V_reg_1541[14]),
        .I1(sub_ln212_6_reg_1553[6]),
        .I2(icmp_ln443_7_reg_1547),
        .I3(x_l_I_V_36_reg_1535[22]),
        .I4(p_Result_71_fu_841_p4[9]),
        .I5(res_I_V_reg_1541[15]),
        .O(\res_I_V_37_reg_1564[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \res_I_V_37_reg_1564[7]_i_5 
       (.I0(sub_ln212_6_reg_1553[8]),
        .I1(x_l_I_V_36_reg_1535[24]),
        .I2(sub_ln212_6_reg_1553[9]),
        .I3(icmp_ln443_7_reg_1547),
        .I4(x_l_I_V_36_reg_1535[25]),
        .O(\res_I_V_37_reg_1564[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    \res_I_V_37_reg_1564[7]_i_6 
       (.I0(res_I_V_reg_1541[14]),
        .I1(x_l_I_V_36_reg_1535[22]),
        .I2(icmp_ln443_7_reg_1547),
        .I3(sub_ln212_6_reg_1553[6]),
        .I4(res_I_V_reg_1541[15]),
        .I5(p_Result_71_fu_841_p4[9]),
        .O(\res_I_V_37_reg_1564[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    \res_I_V_37_reg_1564[7]_i_7 
       (.I0(res_I_V_reg_1541[12]),
        .I1(sub_ln212_6_reg_1553[4]),
        .I2(icmp_ln443_7_reg_1547),
        .I3(x_l_I_V_36_reg_1535[20]),
        .I4(p_Result_71_fu_841_p4[7]),
        .I5(res_I_V_reg_1541[13]),
        .O(\res_I_V_37_reg_1564[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    \res_I_V_37_reg_1564[7]_i_8 
       (.I0(res_I_V_reg_1541[10]),
        .I1(sub_ln212_6_reg_1553[2]),
        .I2(icmp_ln443_7_reg_1547),
        .I3(x_l_I_V_36_reg_1535[18]),
        .I4(p_Result_71_fu_841_p4[5]),
        .I5(res_I_V_reg_1541[11]),
        .O(\res_I_V_37_reg_1564[7]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h353F0005)) 
    \res_I_V_37_reg_1564[7]_i_9 
       (.I0(sub_ln212_6_reg_1553[0]),
        .I1(x_l_I_V_36_reg_1535[17]),
        .I2(icmp_ln443_7_reg_1547),
        .I3(sub_ln212_6_reg_1553[1]),
        .I4(res_I_V_reg_1541[9]),
        .O(\res_I_V_37_reg_1564[7]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \res_I_V_37_reg_1564[8]_i_1 
       (.I0(icmp_ln443_7_reg_1547),
        .O(res_I_V_36_fu_817_p3));
  FDRE \res_I_V_37_reg_1564_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(res_I_V_reg_1541[10]),
        .Q(res_I_V_37_reg_1564[10]),
        .R(1'b0));
  FDRE \res_I_V_37_reg_1564_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(res_I_V_reg_1541[11]),
        .Q(res_I_V_37_reg_1564[11]),
        .R(1'b0));
  FDRE \res_I_V_37_reg_1564_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(res_I_V_reg_1541[12]),
        .Q(res_I_V_37_reg_1564[12]),
        .R(1'b0));
  FDRE \res_I_V_37_reg_1564_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(res_I_V_reg_1541[13]),
        .Q(res_I_V_37_reg_1564[13]),
        .R(1'b0));
  FDRE \res_I_V_37_reg_1564_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(res_I_V_reg_1541[14]),
        .Q(res_I_V_37_reg_1564[14]),
        .R(1'b0));
  FDRE \res_I_V_37_reg_1564_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(res_I_V_reg_1541[15]),
        .Q(res_I_V_37_reg_1564[15]),
        .R(1'b0));
  FDRE \res_I_V_37_reg_1564_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(res_I_V_37_fu_897_p3),
        .Q(res_I_V_37_reg_1564[7]),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \res_I_V_37_reg_1564_reg[7]_i_2 
       (.CI(\res_I_V_37_reg_1564_reg[7]_i_3_n_0 ),
        .CO({\NLW_res_I_V_37_reg_1564_reg[7]_i_2_CO_UNCONNECTED [3:2],\res_I_V_37_reg_1564_reg[7]_i_2_n_2 ,\res_I_V_37_reg_1564_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\res_I_V_37_reg_1564[7]_i_4_n_0 }),
        .O(\NLW_res_I_V_37_reg_1564_reg[7]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\res_I_V_37_reg_1564[7]_i_5_n_0 ,\res_I_V_37_reg_1564[7]_i_6_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \res_I_V_37_reg_1564_reg[7]_i_3 
       (.CI(1'b0),
        .CO({\res_I_V_37_reg_1564_reg[7]_i_3_n_0 ,\res_I_V_37_reg_1564_reg[7]_i_3_n_1 ,\res_I_V_37_reg_1564_reg[7]_i_3_n_2 ,\res_I_V_37_reg_1564_reg[7]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\res_I_V_37_reg_1564[7]_i_7_n_0 ,\res_I_V_37_reg_1564[7]_i_8_n_0 ,\res_I_V_37_reg_1564[7]_i_9_n_0 ,\res_I_V_37_reg_1564[7]_i_10_n_0 }),
        .O(\NLW_res_I_V_37_reg_1564_reg[7]_i_3_O_UNCONNECTED [3:0]),
        .S({\res_I_V_37_reg_1564[7]_i_11_n_0 ,\res_I_V_37_reg_1564[7]_i_12_n_0 ,\res_I_V_37_reg_1564[7]_i_13_n_0 ,\res_I_V_37_reg_1564[7]_i_14_n_0 }));
  FDRE \res_I_V_37_reg_1564_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(res_I_V_36_fu_817_p3),
        .Q(res_I_V_37_reg_1564[8]),
        .R(1'b0));
  FDRE \res_I_V_37_reg_1564_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(res_I_V_reg_1541[9]),
        .Q(res_I_V_37_reg_1564[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \res_I_V_39_reg_1587[5]_i_1 
       (.I0(\res_I_V_39_reg_1587_reg[5]_i_2_n_1 ),
        .O(res_I_V_39_fu_1054_p3));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    \res_I_V_39_reg_1587[5]_i_10 
       (.I0(res_I_V_37_reg_1564[8]),
        .I1(sub_ln212_8_reg_1576[2]),
        .I2(icmp_ln443_9_reg_1570),
        .I3(x_l_I_V_38_reg_1558[14]),
        .I4(p_Result_77_fu_998_p4[5]),
        .I5(res_I_V_37_reg_1564[9]),
        .O(\res_I_V_39_reg_1587[5]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h353F0005)) 
    \res_I_V_39_reg_1587[5]_i_11 
       (.I0(sub_ln212_8_reg_1576[0]),
        .I1(x_l_I_V_38_reg_1558[13]),
        .I2(icmp_ln443_9_reg_1570),
        .I3(sub_ln212_8_reg_1576[1]),
        .I4(res_I_V_37_reg_1564[7]),
        .O(\res_I_V_39_reg_1587[5]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \res_I_V_39_reg_1587[5]_i_12 
       (.I0(x_l_I_V_38_reg_1558[10]),
        .I1(x_l_I_V_38_reg_1558[11]),
        .O(\res_I_V_39_reg_1587[5]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    \res_I_V_39_reg_1587[5]_i_13 
       (.I0(res_I_V_37_reg_1564[10]),
        .I1(x_l_I_V_38_reg_1558[16]),
        .I2(icmp_ln443_9_reg_1570),
        .I3(sub_ln212_8_reg_1576[4]),
        .I4(res_I_V_37_reg_1564[11]),
        .I5(p_Result_77_fu_998_p4[7]),
        .O(\res_I_V_39_reg_1587[5]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    \res_I_V_39_reg_1587[5]_i_14 
       (.I0(res_I_V_37_reg_1564[8]),
        .I1(x_l_I_V_38_reg_1558[14]),
        .I2(icmp_ln443_9_reg_1570),
        .I3(sub_ln212_8_reg_1576[2]),
        .I4(res_I_V_37_reg_1564[9]),
        .I5(p_Result_77_fu_998_p4[5]),
        .O(\res_I_V_39_reg_1587[5]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h5005C0C050050C0C)) 
    \res_I_V_39_reg_1587[5]_i_15 
       (.I0(x_l_I_V_38_reg_1558[12]),
        .I1(sub_ln212_8_reg_1576[0]),
        .I2(res_I_V_37_reg_1564[7]),
        .I3(x_l_I_V_38_reg_1558[13]),
        .I4(icmp_ln443_9_reg_1570),
        .I5(sub_ln212_8_reg_1576[1]),
        .O(\res_I_V_39_reg_1587[5]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \res_I_V_39_reg_1587[5]_i_16 
       (.I0(x_l_I_V_38_reg_1558[10]),
        .I1(x_l_I_V_38_reg_1558[11]),
        .O(\res_I_V_39_reg_1587[5]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \res_I_V_39_reg_1587[5]_i_17 
       (.I0(x_l_I_V_38_reg_1558[19]),
        .I1(icmp_ln443_9_reg_1570),
        .I2(sub_ln212_8_reg_1576[7]),
        .O(p_Result_77_fu_998_p4[9]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \res_I_V_39_reg_1587[5]_i_18 
       (.I0(x_l_I_V_38_reg_1558[17]),
        .I1(icmp_ln443_9_reg_1570),
        .I2(sub_ln212_8_reg_1576[5]),
        .O(p_Result_77_fu_998_p4[7]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \res_I_V_39_reg_1587[5]_i_19 
       (.I0(x_l_I_V_38_reg_1558[15]),
        .I1(icmp_ln443_9_reg_1570),
        .I2(sub_ln212_8_reg_1576[3]),
        .O(p_Result_77_fu_998_p4[5]));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    \res_I_V_39_reg_1587[5]_i_4 
       (.I0(res_I_V_37_reg_1564[14]),
        .I1(sub_ln212_8_reg_1576[8]),
        .I2(icmp_ln443_9_reg_1570),
        .I3(x_l_I_V_38_reg_1558[20]),
        .I4(p_Result_77_fu_998_p4[11]),
        .I5(res_I_V_37_reg_1564[15]),
        .O(\res_I_V_39_reg_1587[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    \res_I_V_39_reg_1587[5]_i_5 
       (.I0(res_I_V_37_reg_1564[12]),
        .I1(sub_ln212_8_reg_1576[6]),
        .I2(icmp_ln443_9_reg_1570),
        .I3(x_l_I_V_38_reg_1558[18]),
        .I4(p_Result_77_fu_998_p4[9]),
        .I5(res_I_V_37_reg_1564[13]),
        .O(\res_I_V_39_reg_1587[5]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \res_I_V_39_reg_1587[5]_i_6 
       (.I0(sub_ln212_8_reg_1576[10]),
        .I1(x_l_I_V_38_reg_1558[22]),
        .I2(sub_ln212_8_reg_1576[11]),
        .I3(icmp_ln443_9_reg_1570),
        .I4(x_l_I_V_38_reg_1558[23]),
        .O(\res_I_V_39_reg_1587[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    \res_I_V_39_reg_1587[5]_i_7 
       (.I0(res_I_V_37_reg_1564[14]),
        .I1(x_l_I_V_38_reg_1558[20]),
        .I2(icmp_ln443_9_reg_1570),
        .I3(sub_ln212_8_reg_1576[8]),
        .I4(res_I_V_37_reg_1564[15]),
        .I5(p_Result_77_fu_998_p4[11]),
        .O(\res_I_V_39_reg_1587[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    \res_I_V_39_reg_1587[5]_i_8 
       (.I0(res_I_V_37_reg_1564[12]),
        .I1(x_l_I_V_38_reg_1558[18]),
        .I2(icmp_ln443_9_reg_1570),
        .I3(sub_ln212_8_reg_1576[6]),
        .I4(res_I_V_37_reg_1564[13]),
        .I5(p_Result_77_fu_998_p4[9]),
        .O(\res_I_V_39_reg_1587[5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    \res_I_V_39_reg_1587[5]_i_9 
       (.I0(res_I_V_37_reg_1564[10]),
        .I1(sub_ln212_8_reg_1576[4]),
        .I2(icmp_ln443_9_reg_1570),
        .I3(x_l_I_V_38_reg_1558[16]),
        .I4(p_Result_77_fu_998_p4[7]),
        .I5(res_I_V_37_reg_1564[11]),
        .O(\res_I_V_39_reg_1587[5]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \res_I_V_39_reg_1587[6]_i_1 
       (.I0(icmp_ln443_9_reg_1570),
        .O(res_I_V_38_fu_974_p3));
  FDRE \res_I_V_39_reg_1587_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(res_I_V_37_reg_1564[10]),
        .Q(res_I_V_39_reg_1587[10]),
        .R(1'b0));
  FDRE \res_I_V_39_reg_1587_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(res_I_V_37_reg_1564[11]),
        .Q(res_I_V_39_reg_1587[11]),
        .R(1'b0));
  FDRE \res_I_V_39_reg_1587_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(res_I_V_37_reg_1564[12]),
        .Q(res_I_V_39_reg_1587[12]),
        .R(1'b0));
  FDRE \res_I_V_39_reg_1587_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(res_I_V_37_reg_1564[13]),
        .Q(res_I_V_39_reg_1587[13]),
        .R(1'b0));
  FDRE \res_I_V_39_reg_1587_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(res_I_V_37_reg_1564[14]),
        .Q(res_I_V_39_reg_1587[14]),
        .R(1'b0));
  FDRE \res_I_V_39_reg_1587_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(res_I_V_37_reg_1564[15]),
        .Q(res_I_V_39_reg_1587[15]),
        .R(1'b0));
  FDRE \res_I_V_39_reg_1587_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(res_I_V_39_fu_1054_p3),
        .Q(res_I_V_39_reg_1587[5]),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \res_I_V_39_reg_1587_reg[5]_i_2 
       (.CI(\res_I_V_39_reg_1587_reg[5]_i_3_n_0 ),
        .CO({\NLW_res_I_V_39_reg_1587_reg[5]_i_2_CO_UNCONNECTED [3],\res_I_V_39_reg_1587_reg[5]_i_2_n_1 ,\res_I_V_39_reg_1587_reg[5]_i_2_n_2 ,\res_I_V_39_reg_1587_reg[5]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\res_I_V_39_reg_1587[5]_i_4_n_0 ,\res_I_V_39_reg_1587[5]_i_5_n_0 }),
        .O(\NLW_res_I_V_39_reg_1587_reg[5]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\res_I_V_39_reg_1587[5]_i_6_n_0 ,\res_I_V_39_reg_1587[5]_i_7_n_0 ,\res_I_V_39_reg_1587[5]_i_8_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \res_I_V_39_reg_1587_reg[5]_i_3 
       (.CI(1'b0),
        .CO({\res_I_V_39_reg_1587_reg[5]_i_3_n_0 ,\res_I_V_39_reg_1587_reg[5]_i_3_n_1 ,\res_I_V_39_reg_1587_reg[5]_i_3_n_2 ,\res_I_V_39_reg_1587_reg[5]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\res_I_V_39_reg_1587[5]_i_9_n_0 ,\res_I_V_39_reg_1587[5]_i_10_n_0 ,\res_I_V_39_reg_1587[5]_i_11_n_0 ,\res_I_V_39_reg_1587[5]_i_12_n_0 }),
        .O(\NLW_res_I_V_39_reg_1587_reg[5]_i_3_O_UNCONNECTED [3:0]),
        .S({\res_I_V_39_reg_1587[5]_i_13_n_0 ,\res_I_V_39_reg_1587[5]_i_14_n_0 ,\res_I_V_39_reg_1587[5]_i_15_n_0 ,\res_I_V_39_reg_1587[5]_i_16_n_0 }));
  FDRE \res_I_V_39_reg_1587_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(res_I_V_38_fu_974_p3),
        .Q(res_I_V_39_reg_1587[6]),
        .R(1'b0));
  FDRE \res_I_V_39_reg_1587_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(res_I_V_37_reg_1564[7]),
        .Q(res_I_V_39_reg_1587[7]),
        .R(1'b0));
  FDRE \res_I_V_39_reg_1587_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(res_I_V_37_reg_1564[8]),
        .Q(res_I_V_39_reg_1587[8]),
        .R(1'b0));
  FDRE \res_I_V_39_reg_1587_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(res_I_V_37_reg_1564[9]),
        .Q(res_I_V_39_reg_1587[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \res_I_V_41_reg_1610[3]_i_1 
       (.I0(\res_I_V_41_reg_1610_reg[3]_i_2_n_0 ),
        .O(res_I_V_41_fu_1211_p3));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    \res_I_V_41_reg_1610[3]_i_10 
       (.I0(res_I_V_39_reg_1587[10]),
        .I1(x_l_I_V_40_reg_1581[14]),
        .I2(icmp_ln443_11_reg_1593),
        .I3(sub_ln212_10_reg_1599[6]),
        .I4(res_I_V_39_reg_1587[11]),
        .I5(p_Result_83_fu_1155_p4[9]),
        .O(\res_I_V_41_reg_1610[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    \res_I_V_41_reg_1610[3]_i_11 
       (.I0(res_I_V_39_reg_1587[8]),
        .I1(sub_ln212_10_reg_1599[4]),
        .I2(icmp_ln443_11_reg_1593),
        .I3(x_l_I_V_40_reg_1581[12]),
        .I4(p_Result_83_fu_1155_p4[7]),
        .I5(res_I_V_39_reg_1587[9]),
        .O(\res_I_V_41_reg_1610[3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    \res_I_V_41_reg_1610[3]_i_12 
       (.I0(res_I_V_39_reg_1587[6]),
        .I1(sub_ln212_10_reg_1599[2]),
        .I2(icmp_ln443_11_reg_1593),
        .I3(x_l_I_V_40_reg_1581[10]),
        .I4(p_Result_83_fu_1155_p4[5]),
        .I5(res_I_V_39_reg_1587[7]),
        .O(\res_I_V_41_reg_1610[3]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h353F0005)) 
    \res_I_V_41_reg_1610[3]_i_13 
       (.I0(sub_ln212_10_reg_1599[0]),
        .I1(x_l_I_V_40_reg_1581[9]),
        .I2(icmp_ln443_11_reg_1593),
        .I3(sub_ln212_10_reg_1599[1]),
        .I4(res_I_V_39_reg_1587[5]),
        .O(\res_I_V_41_reg_1610[3]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \res_I_V_41_reg_1610[3]_i_14 
       (.I0(x_l_I_V_40_reg_1581[6]),
        .I1(x_l_I_V_40_reg_1581[7]),
        .O(\res_I_V_41_reg_1610[3]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    \res_I_V_41_reg_1610[3]_i_15 
       (.I0(res_I_V_39_reg_1587[8]),
        .I1(x_l_I_V_40_reg_1581[12]),
        .I2(icmp_ln443_11_reg_1593),
        .I3(sub_ln212_10_reg_1599[4]),
        .I4(res_I_V_39_reg_1587[9]),
        .I5(p_Result_83_fu_1155_p4[7]),
        .O(\res_I_V_41_reg_1610[3]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    \res_I_V_41_reg_1610[3]_i_16 
       (.I0(res_I_V_39_reg_1587[6]),
        .I1(x_l_I_V_40_reg_1581[10]),
        .I2(icmp_ln443_11_reg_1593),
        .I3(sub_ln212_10_reg_1599[2]),
        .I4(res_I_V_39_reg_1587[7]),
        .I5(p_Result_83_fu_1155_p4[5]),
        .O(\res_I_V_41_reg_1610[3]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h5005C0C050050C0C)) 
    \res_I_V_41_reg_1610[3]_i_17 
       (.I0(x_l_I_V_40_reg_1581[8]),
        .I1(sub_ln212_10_reg_1599[0]),
        .I2(res_I_V_39_reg_1587[5]),
        .I3(x_l_I_V_40_reg_1581[9]),
        .I4(icmp_ln443_11_reg_1593),
        .I5(sub_ln212_10_reg_1599[1]),
        .O(\res_I_V_41_reg_1610[3]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \res_I_V_41_reg_1610[3]_i_18 
       (.I0(x_l_I_V_40_reg_1581[6]),
        .I1(x_l_I_V_40_reg_1581[7]),
        .O(\res_I_V_41_reg_1610[3]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \res_I_V_41_reg_1610[3]_i_19 
       (.I0(x_l_I_V_40_reg_1581[19]),
        .I1(icmp_ln443_11_reg_1593),
        .I2(sub_ln212_10_reg_1599[11]),
        .O(p_Result_83_fu_1155_p4[13]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \res_I_V_41_reg_1610[3]_i_20 
       (.I0(x_l_I_V_40_reg_1581[17]),
        .I1(icmp_ln443_11_reg_1593),
        .I2(sub_ln212_10_reg_1599[9]),
        .O(p_Result_83_fu_1155_p4[11]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \res_I_V_41_reg_1610[3]_i_21 
       (.I0(x_l_I_V_40_reg_1581[15]),
        .I1(icmp_ln443_11_reg_1593),
        .I2(sub_ln212_10_reg_1599[7]),
        .O(p_Result_83_fu_1155_p4[9]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \res_I_V_41_reg_1610[3]_i_22 
       (.I0(x_l_I_V_40_reg_1581[13]),
        .I1(icmp_ln443_11_reg_1593),
        .I2(sub_ln212_10_reg_1599[5]),
        .O(p_Result_83_fu_1155_p4[7]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \res_I_V_41_reg_1610[3]_i_23 
       (.I0(x_l_I_V_40_reg_1581[11]),
        .I1(icmp_ln443_11_reg_1593),
        .I2(sub_ln212_10_reg_1599[3]),
        .O(p_Result_83_fu_1155_p4[5]));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    \res_I_V_41_reg_1610[3]_i_4 
       (.I0(res_I_V_39_reg_1587[14]),
        .I1(sub_ln212_10_reg_1599[10]),
        .I2(icmp_ln443_11_reg_1593),
        .I3(x_l_I_V_40_reg_1581[18]),
        .I4(p_Result_83_fu_1155_p4[13]),
        .I5(res_I_V_39_reg_1587[15]),
        .O(\res_I_V_41_reg_1610[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    \res_I_V_41_reg_1610[3]_i_5 
       (.I0(res_I_V_39_reg_1587[12]),
        .I1(sub_ln212_10_reg_1599[8]),
        .I2(icmp_ln443_11_reg_1593),
        .I3(x_l_I_V_40_reg_1581[16]),
        .I4(p_Result_83_fu_1155_p4[11]),
        .I5(res_I_V_39_reg_1587[13]),
        .O(\res_I_V_41_reg_1610[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    \res_I_V_41_reg_1610[3]_i_6 
       (.I0(res_I_V_39_reg_1587[10]),
        .I1(sub_ln212_10_reg_1599[6]),
        .I2(icmp_ln443_11_reg_1593),
        .I3(x_l_I_V_40_reg_1581[14]),
        .I4(p_Result_83_fu_1155_p4[9]),
        .I5(res_I_V_39_reg_1587[11]),
        .O(\res_I_V_41_reg_1610[3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \res_I_V_41_reg_1610[3]_i_7 
       (.I0(sub_ln212_10_reg_1599[12]),
        .I1(x_l_I_V_40_reg_1581[20]),
        .I2(sub_ln212_10_reg_1599[13]),
        .I3(icmp_ln443_11_reg_1593),
        .I4(x_l_I_V_40_reg_1581[21]),
        .O(\res_I_V_41_reg_1610[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    \res_I_V_41_reg_1610[3]_i_8 
       (.I0(res_I_V_39_reg_1587[14]),
        .I1(x_l_I_V_40_reg_1581[18]),
        .I2(icmp_ln443_11_reg_1593),
        .I3(sub_ln212_10_reg_1599[10]),
        .I4(res_I_V_39_reg_1587[15]),
        .I5(p_Result_83_fu_1155_p4[13]),
        .O(\res_I_V_41_reg_1610[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    \res_I_V_41_reg_1610[3]_i_9 
       (.I0(res_I_V_39_reg_1587[12]),
        .I1(x_l_I_V_40_reg_1581[16]),
        .I2(icmp_ln443_11_reg_1593),
        .I3(sub_ln212_10_reg_1599[8]),
        .I4(res_I_V_39_reg_1587[13]),
        .I5(p_Result_83_fu_1155_p4[11]),
        .O(\res_I_V_41_reg_1610[3]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \res_I_V_41_reg_1610[4]_i_1 
       (.I0(icmp_ln443_11_reg_1593),
        .O(res_I_V_40_fu_1131_p3));
  FDRE \res_I_V_41_reg_1610_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(res_I_V_39_reg_1587[10]),
        .Q(res_I_V_41_reg_1610[10]),
        .R(1'b0));
  FDRE \res_I_V_41_reg_1610_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(res_I_V_39_reg_1587[11]),
        .Q(res_I_V_41_reg_1610[11]),
        .R(1'b0));
  FDRE \res_I_V_41_reg_1610_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(res_I_V_39_reg_1587[12]),
        .Q(res_I_V_41_reg_1610[12]),
        .R(1'b0));
  FDRE \res_I_V_41_reg_1610_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(res_I_V_39_reg_1587[13]),
        .Q(res_I_V_41_reg_1610[13]),
        .R(1'b0));
  FDRE \res_I_V_41_reg_1610_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(res_I_V_39_reg_1587[14]),
        .Q(res_I_V_41_reg_1610[14]),
        .R(1'b0));
  FDRE \res_I_V_41_reg_1610_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(res_I_V_39_reg_1587[15]),
        .Q(res_I_V_41_reg_1610[15]),
        .R(1'b0));
  FDRE \res_I_V_41_reg_1610_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(res_I_V_41_fu_1211_p3),
        .Q(res_I_V_41_reg_1610[3]),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \res_I_V_41_reg_1610_reg[3]_i_2 
       (.CI(\res_I_V_41_reg_1610_reg[3]_i_3_n_0 ),
        .CO({\res_I_V_41_reg_1610_reg[3]_i_2_n_0 ,\res_I_V_41_reg_1610_reg[3]_i_2_n_1 ,\res_I_V_41_reg_1610_reg[3]_i_2_n_2 ,\res_I_V_41_reg_1610_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\res_I_V_41_reg_1610[3]_i_4_n_0 ,\res_I_V_41_reg_1610[3]_i_5_n_0 ,\res_I_V_41_reg_1610[3]_i_6_n_0 }),
        .O(\NLW_res_I_V_41_reg_1610_reg[3]_i_2_O_UNCONNECTED [3:0]),
        .S({\res_I_V_41_reg_1610[3]_i_7_n_0 ,\res_I_V_41_reg_1610[3]_i_8_n_0 ,\res_I_V_41_reg_1610[3]_i_9_n_0 ,\res_I_V_41_reg_1610[3]_i_10_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \res_I_V_41_reg_1610_reg[3]_i_3 
       (.CI(1'b0),
        .CO({\res_I_V_41_reg_1610_reg[3]_i_3_n_0 ,\res_I_V_41_reg_1610_reg[3]_i_3_n_1 ,\res_I_V_41_reg_1610_reg[3]_i_3_n_2 ,\res_I_V_41_reg_1610_reg[3]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\res_I_V_41_reg_1610[3]_i_11_n_0 ,\res_I_V_41_reg_1610[3]_i_12_n_0 ,\res_I_V_41_reg_1610[3]_i_13_n_0 ,\res_I_V_41_reg_1610[3]_i_14_n_0 }),
        .O(\NLW_res_I_V_41_reg_1610_reg[3]_i_3_O_UNCONNECTED [3:0]),
        .S({\res_I_V_41_reg_1610[3]_i_15_n_0 ,\res_I_V_41_reg_1610[3]_i_16_n_0 ,\res_I_V_41_reg_1610[3]_i_17_n_0 ,\res_I_V_41_reg_1610[3]_i_18_n_0 }));
  FDRE \res_I_V_41_reg_1610_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(res_I_V_40_fu_1131_p3),
        .Q(res_I_V_41_reg_1610[4]),
        .R(1'b0));
  FDRE \res_I_V_41_reg_1610_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(res_I_V_39_reg_1587[5]),
        .Q(res_I_V_41_reg_1610[5]),
        .R(1'b0));
  FDRE \res_I_V_41_reg_1610_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(res_I_V_39_reg_1587[6]),
        .Q(res_I_V_41_reg_1610[6]),
        .R(1'b0));
  FDRE \res_I_V_41_reg_1610_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(res_I_V_39_reg_1587[7]),
        .Q(res_I_V_41_reg_1610[7]),
        .R(1'b0));
  FDRE \res_I_V_41_reg_1610_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(res_I_V_39_reg_1587[8]),
        .Q(res_I_V_41_reg_1610[8]),
        .R(1'b0));
  FDRE \res_I_V_41_reg_1610_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(res_I_V_39_reg_1587[9]),
        .Q(res_I_V_41_reg_1610[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \res_I_V_43_reg_1633[1]_i_1 
       (.I0(\res_I_V_43_reg_1633_reg[1]_i_2_n_3 ),
        .O(res_I_V_43_fu_1368_p3));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    \res_I_V_43_reg_1633[1]_i_10 
       (.I0(res_I_V_41_reg_1610[14]),
        .I1(x_l_I_V_42_reg_1604[16]),
        .I2(icmp_ln443_13_reg_1616),
        .I3(sub_ln212_12_reg_1622[12]),
        .I4(res_I_V_41_reg_1610[15]),
        .I5(p_Result_89_fu_1312_p4[15]),
        .O(\res_I_V_43_reg_1633[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    \res_I_V_43_reg_1633[1]_i_11 
       (.I0(res_I_V_41_reg_1610[12]),
        .I1(x_l_I_V_42_reg_1604[14]),
        .I2(icmp_ln443_13_reg_1616),
        .I3(sub_ln212_12_reg_1622[10]),
        .I4(res_I_V_41_reg_1610[13]),
        .I5(p_Result_89_fu_1312_p4[13]),
        .O(\res_I_V_43_reg_1633[1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    \res_I_V_43_reg_1633[1]_i_12 
       (.I0(res_I_V_41_reg_1610[10]),
        .I1(x_l_I_V_42_reg_1604[12]),
        .I2(icmp_ln443_13_reg_1616),
        .I3(sub_ln212_12_reg_1622[8]),
        .I4(res_I_V_41_reg_1610[11]),
        .I5(p_Result_89_fu_1312_p4[11]),
        .O(\res_I_V_43_reg_1633[1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    \res_I_V_43_reg_1633[1]_i_13 
       (.I0(res_I_V_41_reg_1610[8]),
        .I1(x_l_I_V_42_reg_1604[10]),
        .I2(icmp_ln443_13_reg_1616),
        .I3(sub_ln212_12_reg_1622[6]),
        .I4(res_I_V_41_reg_1610[9]),
        .I5(p_Result_89_fu_1312_p4[9]),
        .O(\res_I_V_43_reg_1633[1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    \res_I_V_43_reg_1633[1]_i_14 
       (.I0(res_I_V_41_reg_1610[6]),
        .I1(sub_ln212_12_reg_1622[4]),
        .I2(icmp_ln443_13_reg_1616),
        .I3(x_l_I_V_42_reg_1604[8]),
        .I4(p_Result_89_fu_1312_p4[7]),
        .I5(res_I_V_41_reg_1610[7]),
        .O(\res_I_V_43_reg_1633[1]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    \res_I_V_43_reg_1633[1]_i_15 
       (.I0(res_I_V_41_reg_1610[4]),
        .I1(sub_ln212_12_reg_1622[2]),
        .I2(icmp_ln443_13_reg_1616),
        .I3(x_l_I_V_42_reg_1604[6]),
        .I4(p_Result_89_fu_1312_p4[5]),
        .I5(res_I_V_41_reg_1610[5]),
        .O(\res_I_V_43_reg_1633[1]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h353F0005)) 
    \res_I_V_43_reg_1633[1]_i_16 
       (.I0(sub_ln212_12_reg_1622[0]),
        .I1(x_l_I_V_42_reg_1604[5]),
        .I2(icmp_ln443_13_reg_1616),
        .I3(sub_ln212_12_reg_1622[1]),
        .I4(res_I_V_41_reg_1610[3]),
        .O(\res_I_V_43_reg_1633[1]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \res_I_V_43_reg_1633[1]_i_17 
       (.I0(x_l_I_V_42_reg_1604[2]),
        .I1(x_l_I_V_42_reg_1604[3]),
        .O(\res_I_V_43_reg_1633[1]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    \res_I_V_43_reg_1633[1]_i_18 
       (.I0(res_I_V_41_reg_1610[6]),
        .I1(x_l_I_V_42_reg_1604[8]),
        .I2(icmp_ln443_13_reg_1616),
        .I3(sub_ln212_12_reg_1622[4]),
        .I4(res_I_V_41_reg_1610[7]),
        .I5(p_Result_89_fu_1312_p4[7]),
        .O(\res_I_V_43_reg_1633[1]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    \res_I_V_43_reg_1633[1]_i_19 
       (.I0(res_I_V_41_reg_1610[4]),
        .I1(x_l_I_V_42_reg_1604[6]),
        .I2(icmp_ln443_13_reg_1616),
        .I3(sub_ln212_12_reg_1622[2]),
        .I4(res_I_V_41_reg_1610[5]),
        .I5(p_Result_89_fu_1312_p4[5]),
        .O(\res_I_V_43_reg_1633[1]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h5005C0C050050C0C)) 
    \res_I_V_43_reg_1633[1]_i_20 
       (.I0(x_l_I_V_42_reg_1604[4]),
        .I1(sub_ln212_12_reg_1622[0]),
        .I2(res_I_V_41_reg_1610[3]),
        .I3(x_l_I_V_42_reg_1604[5]),
        .I4(icmp_ln443_13_reg_1616),
        .I5(sub_ln212_12_reg_1622[1]),
        .O(\res_I_V_43_reg_1633[1]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \res_I_V_43_reg_1633[1]_i_21 
       (.I0(x_l_I_V_42_reg_1604[2]),
        .I1(x_l_I_V_42_reg_1604[3]),
        .O(\res_I_V_43_reg_1633[1]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \res_I_V_43_reg_1633[1]_i_22 
       (.I0(x_l_I_V_42_reg_1604[17]),
        .I1(icmp_ln443_13_reg_1616),
        .I2(sub_ln212_12_reg_1622[13]),
        .O(p_Result_89_fu_1312_p4[15]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \res_I_V_43_reg_1633[1]_i_23 
       (.I0(x_l_I_V_42_reg_1604[15]),
        .I1(icmp_ln443_13_reg_1616),
        .I2(sub_ln212_12_reg_1622[11]),
        .O(p_Result_89_fu_1312_p4[13]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \res_I_V_43_reg_1633[1]_i_24 
       (.I0(x_l_I_V_42_reg_1604[13]),
        .I1(icmp_ln443_13_reg_1616),
        .I2(sub_ln212_12_reg_1622[9]),
        .O(p_Result_89_fu_1312_p4[11]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \res_I_V_43_reg_1633[1]_i_25 
       (.I0(x_l_I_V_42_reg_1604[11]),
        .I1(icmp_ln443_13_reg_1616),
        .I2(sub_ln212_12_reg_1622[7]),
        .O(p_Result_89_fu_1312_p4[9]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \res_I_V_43_reg_1633[1]_i_26 
       (.I0(x_l_I_V_42_reg_1604[9]),
        .I1(icmp_ln443_13_reg_1616),
        .I2(sub_ln212_12_reg_1622[5]),
        .O(p_Result_89_fu_1312_p4[7]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \res_I_V_43_reg_1633[1]_i_27 
       (.I0(x_l_I_V_42_reg_1604[7]),
        .I1(icmp_ln443_13_reg_1616),
        .I2(sub_ln212_12_reg_1622[3]),
        .O(p_Result_89_fu_1312_p4[5]));
  LUT5 #(
    .INIT(32'h00053305)) 
    \res_I_V_43_reg_1633[1]_i_4 
       (.I0(sub_ln212_12_reg_1622[14]),
        .I1(x_l_I_V_42_reg_1604[18]),
        .I2(sub_ln212_12_reg_1622[15]),
        .I3(icmp_ln443_13_reg_1616),
        .I4(x_l_I_V_42_reg_1604[19]),
        .O(\res_I_V_43_reg_1633[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    \res_I_V_43_reg_1633[1]_i_6 
       (.I0(res_I_V_41_reg_1610[14]),
        .I1(sub_ln212_12_reg_1622[12]),
        .I2(icmp_ln443_13_reg_1616),
        .I3(x_l_I_V_42_reg_1604[16]),
        .I4(p_Result_89_fu_1312_p4[15]),
        .I5(res_I_V_41_reg_1610[15]),
        .O(\res_I_V_43_reg_1633[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    \res_I_V_43_reg_1633[1]_i_7 
       (.I0(res_I_V_41_reg_1610[12]),
        .I1(sub_ln212_12_reg_1622[10]),
        .I2(icmp_ln443_13_reg_1616),
        .I3(x_l_I_V_42_reg_1604[14]),
        .I4(p_Result_89_fu_1312_p4[13]),
        .I5(res_I_V_41_reg_1610[13]),
        .O(\res_I_V_43_reg_1633[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    \res_I_V_43_reg_1633[1]_i_8 
       (.I0(res_I_V_41_reg_1610[10]),
        .I1(sub_ln212_12_reg_1622[8]),
        .I2(icmp_ln443_13_reg_1616),
        .I3(x_l_I_V_42_reg_1604[12]),
        .I4(p_Result_89_fu_1312_p4[11]),
        .I5(res_I_V_41_reg_1610[11]),
        .O(\res_I_V_43_reg_1633[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    \res_I_V_43_reg_1633[1]_i_9 
       (.I0(res_I_V_41_reg_1610[8]),
        .I1(sub_ln212_12_reg_1622[6]),
        .I2(icmp_ln443_13_reg_1616),
        .I3(x_l_I_V_42_reg_1604[10]),
        .I4(p_Result_89_fu_1312_p4[9]),
        .I5(res_I_V_41_reg_1610[9]),
        .O(\res_I_V_43_reg_1633[1]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \res_I_V_43_reg_1633[2]_i_1 
       (.I0(icmp_ln443_13_reg_1616),
        .O(res_I_V_42_fu_1288_p3));
  FDRE \res_I_V_43_reg_1633_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(res_I_V_41_reg_1610[10]),
        .Q(res_I_V_43_reg_1633[10]),
        .R(1'b0));
  FDRE \res_I_V_43_reg_1633_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(res_I_V_41_reg_1610[11]),
        .Q(res_I_V_43_reg_1633[11]),
        .R(1'b0));
  FDRE \res_I_V_43_reg_1633_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(res_I_V_41_reg_1610[12]),
        .Q(res_I_V_43_reg_1633[12]),
        .R(1'b0));
  FDRE \res_I_V_43_reg_1633_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(res_I_V_41_reg_1610[13]),
        .Q(res_I_V_43_reg_1633[13]),
        .R(1'b0));
  FDRE \res_I_V_43_reg_1633_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(res_I_V_41_reg_1610[14]),
        .Q(res_I_V_43_reg_1633[14]),
        .R(1'b0));
  FDRE \res_I_V_43_reg_1633_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(res_I_V_41_reg_1610[15]),
        .Q(res_I_V_43_reg_1633[15]),
        .R(1'b0));
  FDRE \res_I_V_43_reg_1633_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(res_I_V_43_fu_1368_p3),
        .Q(res_I_V_43_reg_1633[1]),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \res_I_V_43_reg_1633_reg[1]_i_2 
       (.CI(\res_I_V_43_reg_1633_reg[1]_i_3_n_0 ),
        .CO({\NLW_res_I_V_43_reg_1633_reg[1]_i_2_CO_UNCONNECTED [3:1],\res_I_V_43_reg_1633_reg[1]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_res_I_V_43_reg_1633_reg[1]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\res_I_V_43_reg_1633[1]_i_4_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \res_I_V_43_reg_1633_reg[1]_i_3 
       (.CI(\res_I_V_43_reg_1633_reg[1]_i_5_n_0 ),
        .CO({\res_I_V_43_reg_1633_reg[1]_i_3_n_0 ,\res_I_V_43_reg_1633_reg[1]_i_3_n_1 ,\res_I_V_43_reg_1633_reg[1]_i_3_n_2 ,\res_I_V_43_reg_1633_reg[1]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\res_I_V_43_reg_1633[1]_i_6_n_0 ,\res_I_V_43_reg_1633[1]_i_7_n_0 ,\res_I_V_43_reg_1633[1]_i_8_n_0 ,\res_I_V_43_reg_1633[1]_i_9_n_0 }),
        .O(\NLW_res_I_V_43_reg_1633_reg[1]_i_3_O_UNCONNECTED [3:0]),
        .S({\res_I_V_43_reg_1633[1]_i_10_n_0 ,\res_I_V_43_reg_1633[1]_i_11_n_0 ,\res_I_V_43_reg_1633[1]_i_12_n_0 ,\res_I_V_43_reg_1633[1]_i_13_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \res_I_V_43_reg_1633_reg[1]_i_5 
       (.CI(1'b0),
        .CO({\res_I_V_43_reg_1633_reg[1]_i_5_n_0 ,\res_I_V_43_reg_1633_reg[1]_i_5_n_1 ,\res_I_V_43_reg_1633_reg[1]_i_5_n_2 ,\res_I_V_43_reg_1633_reg[1]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\res_I_V_43_reg_1633[1]_i_14_n_0 ,\res_I_V_43_reg_1633[1]_i_15_n_0 ,\res_I_V_43_reg_1633[1]_i_16_n_0 ,\res_I_V_43_reg_1633[1]_i_17_n_0 }),
        .O(\NLW_res_I_V_43_reg_1633_reg[1]_i_5_O_UNCONNECTED [3:0]),
        .S({\res_I_V_43_reg_1633[1]_i_18_n_0 ,\res_I_V_43_reg_1633[1]_i_19_n_0 ,\res_I_V_43_reg_1633[1]_i_20_n_0 ,\res_I_V_43_reg_1633[1]_i_21_n_0 }));
  FDRE \res_I_V_43_reg_1633_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(res_I_V_42_fu_1288_p3),
        .Q(res_I_V_43_reg_1633[2]),
        .R(1'b0));
  FDRE \res_I_V_43_reg_1633_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(res_I_V_41_reg_1610[3]),
        .Q(res_I_V_43_reg_1633[3]),
        .R(1'b0));
  FDRE \res_I_V_43_reg_1633_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(res_I_V_41_reg_1610[4]),
        .Q(res_I_V_43_reg_1633[4]),
        .R(1'b0));
  FDRE \res_I_V_43_reg_1633_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(res_I_V_41_reg_1610[5]),
        .Q(res_I_V_43_reg_1633[5]),
        .R(1'b0));
  FDRE \res_I_V_43_reg_1633_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(res_I_V_41_reg_1610[6]),
        .Q(res_I_V_43_reg_1633[6]),
        .R(1'b0));
  FDRE \res_I_V_43_reg_1633_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(res_I_V_41_reg_1610[7]),
        .Q(res_I_V_43_reg_1633[7]),
        .R(1'b0));
  FDRE \res_I_V_43_reg_1633_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(res_I_V_41_reg_1610[8]),
        .Q(res_I_V_43_reg_1633[8]),
        .R(1'b0));
  FDRE \res_I_V_43_reg_1633_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(res_I_V_41_reg_1610[9]),
        .Q(res_I_V_43_reg_1633[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \res_I_V_reg_1541[10]_i_1 
       (.I0(icmp_ln443_5_reg_1524),
        .O(res_I_V_35_fu_660_p3));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \res_I_V_reg_1541[9]_i_1 
       (.I0(\res_I_V_reg_1541_reg[9]_i_2_n_3 ),
        .O(res_I_V_fu_740_p3));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    \res_I_V_reg_1541[9]_i_10 
       (.I0(res_I_V_34_reg_1518[12]),
        .I1(x_l_I_V_35_reg_1512[22]),
        .I2(icmp_ln443_5_reg_1524),
        .I3(sub_ln212_4_reg_1530[2]),
        .I4(res_I_V_34_reg_1518[13]),
        .I5(p_Result_65_fu_684_p4[5]),
        .O(\res_I_V_reg_1541[9]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h5005C0C050050C0C)) 
    \res_I_V_reg_1541[9]_i_11 
       (.I0(x_l_I_V_35_reg_1512[20]),
        .I1(sub_ln212_4_reg_1530[0]),
        .I2(res_I_V_34_reg_1518[11]),
        .I3(x_l_I_V_35_reg_1512[21]),
        .I4(icmp_ln443_5_reg_1524),
        .I5(sub_ln212_4_reg_1530[1]),
        .O(\res_I_V_reg_1541[9]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \res_I_V_reg_1541[9]_i_12 
       (.I0(x_l_I_V_35_reg_1512[18]),
        .I1(x_l_I_V_35_reg_1512[19]),
        .O(\res_I_V_reg_1541[9]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \res_I_V_reg_1541[9]_i_13 
       (.I0(x_l_I_V_35_reg_1512[23]),
        .I1(icmp_ln443_5_reg_1524),
        .I2(sub_ln212_4_reg_1530[3]),
        .O(p_Result_65_fu_684_p4[5]));
  LUT5 #(
    .INIT(32'h00053305)) 
    \res_I_V_reg_1541[9]_i_4 
       (.I0(sub_ln212_4_reg_1530[6]),
        .I1(x_l_I_V_35_reg_1512[26]),
        .I2(sub_ln212_4_reg_1530[7]),
        .I3(icmp_ln443_5_reg_1524),
        .I4(x_l_I_V_35_reg_1512[27]),
        .O(\res_I_V_reg_1541[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    \res_I_V_reg_1541[9]_i_5 
       (.I0(res_I_V_34_reg_1518[14]),
        .I1(sub_ln212_4_reg_1530[4]),
        .I2(icmp_ln443_5_reg_1524),
        .I3(x_l_I_V_35_reg_1512[24]),
        .I4(p_Result_65_fu_684_p4[7]),
        .I5(res_I_V_34_reg_1518[15]),
        .O(\res_I_V_reg_1541[9]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    \res_I_V_reg_1541[9]_i_6 
       (.I0(res_I_V_34_reg_1518[12]),
        .I1(sub_ln212_4_reg_1530[2]),
        .I2(icmp_ln443_5_reg_1524),
        .I3(x_l_I_V_35_reg_1512[22]),
        .I4(p_Result_65_fu_684_p4[5]),
        .I5(res_I_V_34_reg_1518[13]),
        .O(\res_I_V_reg_1541[9]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h353F0005)) 
    \res_I_V_reg_1541[9]_i_7 
       (.I0(sub_ln212_4_reg_1530[0]),
        .I1(x_l_I_V_35_reg_1512[21]),
        .I2(icmp_ln443_5_reg_1524),
        .I3(sub_ln212_4_reg_1530[1]),
        .I4(res_I_V_34_reg_1518[11]),
        .O(\res_I_V_reg_1541[9]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \res_I_V_reg_1541[9]_i_8 
       (.I0(x_l_I_V_35_reg_1512[18]),
        .I1(x_l_I_V_35_reg_1512[19]),
        .O(\res_I_V_reg_1541[9]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    \res_I_V_reg_1541[9]_i_9 
       (.I0(res_I_V_34_reg_1518[14]),
        .I1(x_l_I_V_35_reg_1512[24]),
        .I2(icmp_ln443_5_reg_1524),
        .I3(sub_ln212_4_reg_1530[4]),
        .I4(res_I_V_34_reg_1518[15]),
        .I5(p_Result_65_fu_684_p4[7]),
        .O(\res_I_V_reg_1541[9]_i_9_n_0 ));
  FDRE \res_I_V_reg_1541_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(res_I_V_35_fu_660_p3),
        .Q(res_I_V_reg_1541[10]),
        .R(1'b0));
  FDRE \res_I_V_reg_1541_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(res_I_V_34_reg_1518[11]),
        .Q(res_I_V_reg_1541[11]),
        .R(1'b0));
  FDRE \res_I_V_reg_1541_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(res_I_V_34_reg_1518[12]),
        .Q(res_I_V_reg_1541[12]),
        .R(1'b0));
  FDRE \res_I_V_reg_1541_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(res_I_V_34_reg_1518[13]),
        .Q(res_I_V_reg_1541[13]),
        .R(1'b0));
  FDRE \res_I_V_reg_1541_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(res_I_V_34_reg_1518[14]),
        .Q(res_I_V_reg_1541[14]),
        .R(1'b0));
  FDRE \res_I_V_reg_1541_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(res_I_V_34_reg_1518[15]),
        .Q(res_I_V_reg_1541[15]),
        .R(1'b0));
  FDRE \res_I_V_reg_1541_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(res_I_V_fu_740_p3),
        .Q(res_I_V_reg_1541[9]),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \res_I_V_reg_1541_reg[9]_i_2 
       (.CI(\res_I_V_reg_1541_reg[9]_i_3_n_0 ),
        .CO({\NLW_res_I_V_reg_1541_reg[9]_i_2_CO_UNCONNECTED [3:1],\res_I_V_reg_1541_reg[9]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_res_I_V_reg_1541_reg[9]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\res_I_V_reg_1541[9]_i_4_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \res_I_V_reg_1541_reg[9]_i_3 
       (.CI(1'b0),
        .CO({\res_I_V_reg_1541_reg[9]_i_3_n_0 ,\res_I_V_reg_1541_reg[9]_i_3_n_1 ,\res_I_V_reg_1541_reg[9]_i_3_n_2 ,\res_I_V_reg_1541_reg[9]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\res_I_V_reg_1541[9]_i_5_n_0 ,\res_I_V_reg_1541[9]_i_6_n_0 ,\res_I_V_reg_1541[9]_i_7_n_0 ,\res_I_V_reg_1541[9]_i_8_n_0 }),
        .O(\NLW_res_I_V_reg_1541_reg[9]_i_3_O_UNCONNECTED [3:0]),
        .S({\res_I_V_reg_1541[9]_i_9_n_0 ,\res_I_V_reg_1541[9]_i_10_n_0 ,\res_I_V_reg_1541[9]_i_11_n_0 ,\res_I_V_reg_1541[9]_i_12_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln212_10_reg_1599[0]_i_1 
       (.I0(x_l_I_V_38_reg_1558[8]),
        .O(sub_ln212_10_fu_1100_p2[0]));
  LUT6 #(
    .INIT(64'hEEE222E2111DDD1D)) 
    \sub_ln212_10_reg_1599[12]_i_2 
       (.I0(sub_ln212_9_fu_1018_p2[10]),
        .I1(\res_I_V_39_reg_1587_reg[5]_i_2_n_1 ),
        .I2(sub_ln212_8_reg_1576[8]),
        .I3(icmp_ln443_9_reg_1570),
        .I4(x_l_I_V_38_reg_1558[20]),
        .I5(res_I_V_37_reg_1564[15]),
        .O(\sub_ln212_10_reg_1599[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEE222E2111DDD1D)) 
    \sub_ln212_10_reg_1599[12]_i_3 
       (.I0(sub_ln212_9_fu_1018_p2[9]),
        .I1(\res_I_V_39_reg_1587_reg[5]_i_2_n_1 ),
        .I2(sub_ln212_8_reg_1576[7]),
        .I3(icmp_ln443_9_reg_1570),
        .I4(x_l_I_V_38_reg_1558[19]),
        .I5(res_I_V_37_reg_1564[14]),
        .O(\sub_ln212_10_reg_1599[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEEE222E2111DDD1D)) 
    \sub_ln212_10_reg_1599[12]_i_4 
       (.I0(sub_ln212_9_fu_1018_p2[8]),
        .I1(\res_I_V_39_reg_1587_reg[5]_i_2_n_1 ),
        .I2(sub_ln212_8_reg_1576[6]),
        .I3(icmp_ln443_9_reg_1570),
        .I4(x_l_I_V_38_reg_1558[18]),
        .I5(res_I_V_37_reg_1564[13]),
        .O(\sub_ln212_10_reg_1599[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEE222E2111DDD1D)) 
    \sub_ln212_10_reg_1599[12]_i_5 
       (.I0(sub_ln212_9_fu_1018_p2[7]),
        .I1(\res_I_V_39_reg_1587_reg[5]_i_2_n_1 ),
        .I2(sub_ln212_8_reg_1576[5]),
        .I3(icmp_ln443_9_reg_1570),
        .I4(x_l_I_V_38_reg_1558[17]),
        .I5(res_I_V_37_reg_1564[12]),
        .O(\sub_ln212_10_reg_1599[12]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h111DDD1D)) 
    \sub_ln212_10_reg_1599[14]_i_2 
       (.I0(sub_ln212_9_fu_1018_p2[12]),
        .I1(\res_I_V_39_reg_1587_reg[5]_i_2_n_1 ),
        .I2(sub_ln212_8_reg_1576[10]),
        .I3(icmp_ln443_9_reg_1570),
        .I4(x_l_I_V_38_reg_1558[22]),
        .O(\sub_ln212_10_reg_1599[14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h111DDD1D)) 
    \sub_ln212_10_reg_1599[14]_i_3 
       (.I0(sub_ln212_9_fu_1018_p2[11]),
        .I1(\res_I_V_39_reg_1587_reg[5]_i_2_n_1 ),
        .I2(sub_ln212_8_reg_1576[9]),
        .I3(icmp_ln443_9_reg_1570),
        .I4(x_l_I_V_38_reg_1558[21]),
        .O(\sub_ln212_10_reg_1599[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEEE222E2111DDD1D)) 
    \sub_ln212_10_reg_1599[4]_i_2 
       (.I0(sub_ln212_9_fu_1018_p2[2]),
        .I1(\res_I_V_39_reg_1587_reg[5]_i_2_n_1 ),
        .I2(sub_ln212_8_reg_1576[0]),
        .I3(icmp_ln443_9_reg_1570),
        .I4(x_l_I_V_38_reg_1558[12]),
        .I5(res_I_V_37_reg_1564[7]),
        .O(\sub_ln212_10_reg_1599[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \sub_ln212_10_reg_1599[4]_i_3 
       (.I0(sub_ln212_9_fu_1018_p2[1]),
        .I1(\res_I_V_39_reg_1587_reg[5]_i_2_n_1 ),
        .I2(x_l_I_V_38_reg_1558[11]),
        .I3(icmp_ln443_9_reg_1570),
        .O(\sub_ln212_10_reg_1599[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln212_10_reg_1599[4]_i_4 
       (.I0(x_l_I_V_38_reg_1558[10]),
        .O(\sub_ln212_10_reg_1599[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln212_10_reg_1599[4]_i_5 
       (.I0(x_l_I_V_38_reg_1558[9]),
        .O(\sub_ln212_10_reg_1599[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEEE222E2111DDD1D)) 
    \sub_ln212_10_reg_1599[8]_i_2 
       (.I0(sub_ln212_9_fu_1018_p2[6]),
        .I1(\res_I_V_39_reg_1587_reg[5]_i_2_n_1 ),
        .I2(sub_ln212_8_reg_1576[4]),
        .I3(icmp_ln443_9_reg_1570),
        .I4(x_l_I_V_38_reg_1558[16]),
        .I5(res_I_V_37_reg_1564[11]),
        .O(\sub_ln212_10_reg_1599[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEE222E2111DDD1D)) 
    \sub_ln212_10_reg_1599[8]_i_3 
       (.I0(sub_ln212_9_fu_1018_p2[5]),
        .I1(\res_I_V_39_reg_1587_reg[5]_i_2_n_1 ),
        .I2(sub_ln212_8_reg_1576[3]),
        .I3(icmp_ln443_9_reg_1570),
        .I4(x_l_I_V_38_reg_1558[15]),
        .I5(res_I_V_37_reg_1564[10]),
        .O(\sub_ln212_10_reg_1599[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEEE222E2111DDD1D)) 
    \sub_ln212_10_reg_1599[8]_i_4 
       (.I0(sub_ln212_9_fu_1018_p2[4]),
        .I1(\res_I_V_39_reg_1587_reg[5]_i_2_n_1 ),
        .I2(sub_ln212_8_reg_1576[2]),
        .I3(icmp_ln443_9_reg_1570),
        .I4(x_l_I_V_38_reg_1558[14]),
        .I5(res_I_V_37_reg_1564[9]),
        .O(\sub_ln212_10_reg_1599[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEE222E2111DDD1D)) 
    \sub_ln212_10_reg_1599[8]_i_5 
       (.I0(sub_ln212_9_fu_1018_p2[3]),
        .I1(\res_I_V_39_reg_1587_reg[5]_i_2_n_1 ),
        .I2(sub_ln212_8_reg_1576[1]),
        .I3(icmp_ln443_9_reg_1570),
        .I4(x_l_I_V_38_reg_1558[13]),
        .I5(res_I_V_37_reg_1564[8]),
        .O(\sub_ln212_10_reg_1599[8]_i_5_n_0 ));
  FDRE \sub_ln212_10_reg_1599_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_10_fu_1100_p2[0]),
        .Q(sub_ln212_10_reg_1599[0]),
        .R(1'b0));
  FDRE \sub_ln212_10_reg_1599_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_10_fu_1100_p2[10]),
        .Q(sub_ln212_10_reg_1599[10]),
        .R(1'b0));
  FDRE \sub_ln212_10_reg_1599_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_10_fu_1100_p2[11]),
        .Q(sub_ln212_10_reg_1599[11]),
        .R(1'b0));
  FDRE \sub_ln212_10_reg_1599_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_10_fu_1100_p2[12]),
        .Q(sub_ln212_10_reg_1599[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln212_10_reg_1599_reg[12]_i_1 
       (.CI(\sub_ln212_10_reg_1599_reg[8]_i_1_n_0 ),
        .CO({\sub_ln212_10_reg_1599_reg[12]_i_1_n_0 ,\sub_ln212_10_reg_1599_reg[12]_i_1_n_1 ,\sub_ln212_10_reg_1599_reg[12]_i_1_n_2 ,\sub_ln212_10_reg_1599_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Result_80_fu_1080_p4[12:9]),
        .O(sub_ln212_10_fu_1100_p2[12:9]),
        .S({\sub_ln212_10_reg_1599[12]_i_2_n_0 ,\sub_ln212_10_reg_1599[12]_i_3_n_0 ,\sub_ln212_10_reg_1599[12]_i_4_n_0 ,\sub_ln212_10_reg_1599[12]_i_5_n_0 }));
  FDRE \sub_ln212_10_reg_1599_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_10_fu_1100_p2[13]),
        .Q(sub_ln212_10_reg_1599[13]),
        .R(1'b0));
  FDRE \sub_ln212_10_reg_1599_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_10_fu_1100_p2[14]),
        .Q(sub_ln212_10_reg_1599[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln212_10_reg_1599_reg[14]_i_1 
       (.CI(\sub_ln212_10_reg_1599_reg[12]_i_1_n_0 ),
        .CO({\NLW_sub_ln212_10_reg_1599_reg[14]_i_1_CO_UNCONNECTED [3:1],\sub_ln212_10_reg_1599_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\NLW_sub_ln212_10_reg_1599_reg[14]_i_1_O_UNCONNECTED [3:2],sub_ln212_10_fu_1100_p2[14:13]}),
        .S({1'b0,1'b0,\sub_ln212_10_reg_1599[14]_i_2_n_0 ,\sub_ln212_10_reg_1599[14]_i_3_n_0 }));
  FDRE \sub_ln212_10_reg_1599_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_10_fu_1100_p2[1]),
        .Q(sub_ln212_10_reg_1599[1]),
        .R(1'b0));
  FDRE \sub_ln212_10_reg_1599_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_10_fu_1100_p2[2]),
        .Q(sub_ln212_10_reg_1599[2]),
        .R(1'b0));
  FDRE \sub_ln212_10_reg_1599_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_10_fu_1100_p2[3]),
        .Q(sub_ln212_10_reg_1599[3]),
        .R(1'b0));
  FDRE \sub_ln212_10_reg_1599_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_10_fu_1100_p2[4]),
        .Q(sub_ln212_10_reg_1599[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln212_10_reg_1599_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\sub_ln212_10_reg_1599_reg[4]_i_1_n_0 ,\sub_ln212_10_reg_1599_reg[4]_i_1_n_1 ,\sub_ln212_10_reg_1599_reg[4]_i_1_n_2 ,\sub_ln212_10_reg_1599_reg[4]_i_1_n_3 }),
        .CYINIT(x_l_I_V_38_reg_1558[8]),
        .DI({p_Result_80_fu_1080_p4[4],icmp_ln443_9_reg_1570,\res_I_V_39_reg_1587_reg[5]_i_2_n_1 ,x_l_I_V_38_reg_1558[9]}),
        .O(sub_ln212_10_fu_1100_p2[4:1]),
        .S({\sub_ln212_10_reg_1599[4]_i_2_n_0 ,\sub_ln212_10_reg_1599[4]_i_3_n_0 ,\sub_ln212_10_reg_1599[4]_i_4_n_0 ,\sub_ln212_10_reg_1599[4]_i_5_n_0 }));
  FDRE \sub_ln212_10_reg_1599_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_10_fu_1100_p2[5]),
        .Q(sub_ln212_10_reg_1599[5]),
        .R(1'b0));
  FDRE \sub_ln212_10_reg_1599_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_10_fu_1100_p2[6]),
        .Q(sub_ln212_10_reg_1599[6]),
        .R(1'b0));
  FDRE \sub_ln212_10_reg_1599_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_10_fu_1100_p2[7]),
        .Q(sub_ln212_10_reg_1599[7]),
        .R(1'b0));
  FDRE \sub_ln212_10_reg_1599_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_10_fu_1100_p2[8]),
        .Q(sub_ln212_10_reg_1599[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln212_10_reg_1599_reg[8]_i_1 
       (.CI(\sub_ln212_10_reg_1599_reg[4]_i_1_n_0 ),
        .CO({\sub_ln212_10_reg_1599_reg[8]_i_1_n_0 ,\sub_ln212_10_reg_1599_reg[8]_i_1_n_1 ,\sub_ln212_10_reg_1599_reg[8]_i_1_n_2 ,\sub_ln212_10_reg_1599_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Result_80_fu_1080_p4[8:5]),
        .O(sub_ln212_10_fu_1100_p2[8:5]),
        .S({\sub_ln212_10_reg_1599[8]_i_2_n_0 ,\sub_ln212_10_reg_1599[8]_i_3_n_0 ,\sub_ln212_10_reg_1599[8]_i_4_n_0 ,\sub_ln212_10_reg_1599[8]_i_5_n_0 }));
  FDRE \sub_ln212_10_reg_1599_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_10_fu_1100_p2[9]),
        .Q(sub_ln212_10_reg_1599[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln212_12_reg_1622[0]_i_1 
       (.I0(x_l_I_V_40_reg_1581[4]),
        .O(sub_ln212_12_fu_1257_p2[0]));
  LUT6 #(
    .INIT(64'hEEE222E2111DDD1D)) 
    \sub_ln212_12_reg_1622[12]_i_2 
       (.I0(sub_ln212_11_fu_1175_p2[10]),
        .I1(\res_I_V_41_reg_1610_reg[3]_i_2_n_0 ),
        .I2(sub_ln212_10_reg_1599[8]),
        .I3(icmp_ln443_11_reg_1593),
        .I4(x_l_I_V_40_reg_1581[16]),
        .I5(res_I_V_39_reg_1587[13]),
        .O(\sub_ln212_12_reg_1622[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEE222E2111DDD1D)) 
    \sub_ln212_12_reg_1622[12]_i_3 
       (.I0(sub_ln212_11_fu_1175_p2[9]),
        .I1(\res_I_V_41_reg_1610_reg[3]_i_2_n_0 ),
        .I2(sub_ln212_10_reg_1599[7]),
        .I3(icmp_ln443_11_reg_1593),
        .I4(x_l_I_V_40_reg_1581[15]),
        .I5(res_I_V_39_reg_1587[12]),
        .O(\sub_ln212_12_reg_1622[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEEE222E2111DDD1D)) 
    \sub_ln212_12_reg_1622[12]_i_4 
       (.I0(sub_ln212_11_fu_1175_p2[8]),
        .I1(\res_I_V_41_reg_1610_reg[3]_i_2_n_0 ),
        .I2(sub_ln212_10_reg_1599[6]),
        .I3(icmp_ln443_11_reg_1593),
        .I4(x_l_I_V_40_reg_1581[14]),
        .I5(res_I_V_39_reg_1587[11]),
        .O(\sub_ln212_12_reg_1622[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEE222E2111DDD1D)) 
    \sub_ln212_12_reg_1622[12]_i_5 
       (.I0(sub_ln212_11_fu_1175_p2[7]),
        .I1(\res_I_V_41_reg_1610_reg[3]_i_2_n_0 ),
        .I2(sub_ln212_10_reg_1599[5]),
        .I3(icmp_ln443_11_reg_1593),
        .I4(x_l_I_V_40_reg_1581[13]),
        .I5(res_I_V_39_reg_1587[10]),
        .O(\sub_ln212_12_reg_1622[12]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h111DDD1D)) 
    \sub_ln212_12_reg_1622[16]_i_2 
       (.I0(sub_ln212_11_fu_1175_p2[14]),
        .I1(\res_I_V_41_reg_1610_reg[3]_i_2_n_0 ),
        .I2(sub_ln212_10_reg_1599[12]),
        .I3(icmp_ln443_11_reg_1593),
        .I4(x_l_I_V_40_reg_1581[20]),
        .O(\sub_ln212_12_reg_1622[16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h111DDD1D)) 
    \sub_ln212_12_reg_1622[16]_i_3 
       (.I0(sub_ln212_11_fu_1175_p2[13]),
        .I1(\res_I_V_41_reg_1610_reg[3]_i_2_n_0 ),
        .I2(sub_ln212_10_reg_1599[11]),
        .I3(icmp_ln443_11_reg_1593),
        .I4(x_l_I_V_40_reg_1581[19]),
        .O(\sub_ln212_12_reg_1622[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEEE222E2111DDD1D)) 
    \sub_ln212_12_reg_1622[16]_i_4 
       (.I0(sub_ln212_11_fu_1175_p2[12]),
        .I1(\res_I_V_41_reg_1610_reg[3]_i_2_n_0 ),
        .I2(sub_ln212_10_reg_1599[10]),
        .I3(icmp_ln443_11_reg_1593),
        .I4(x_l_I_V_40_reg_1581[18]),
        .I5(res_I_V_39_reg_1587[15]),
        .O(\sub_ln212_12_reg_1622[16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEE222E2111DDD1D)) 
    \sub_ln212_12_reg_1622[16]_i_5 
       (.I0(sub_ln212_11_fu_1175_p2[11]),
        .I1(\res_I_V_41_reg_1610_reg[3]_i_2_n_0 ),
        .I2(sub_ln212_10_reg_1599[9]),
        .I3(icmp_ln443_11_reg_1593),
        .I4(x_l_I_V_40_reg_1581[17]),
        .I5(res_I_V_39_reg_1587[14]),
        .O(\sub_ln212_12_reg_1622[16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEEE222E2111DDD1D)) 
    \sub_ln212_12_reg_1622[4]_i_2 
       (.I0(sub_ln212_11_fu_1175_p2[2]),
        .I1(\res_I_V_41_reg_1610_reg[3]_i_2_n_0 ),
        .I2(sub_ln212_10_reg_1599[0]),
        .I3(icmp_ln443_11_reg_1593),
        .I4(x_l_I_V_40_reg_1581[8]),
        .I5(res_I_V_39_reg_1587[5]),
        .O(\sub_ln212_12_reg_1622[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \sub_ln212_12_reg_1622[4]_i_3 
       (.I0(sub_ln212_11_fu_1175_p2[1]),
        .I1(\res_I_V_41_reg_1610_reg[3]_i_2_n_0 ),
        .I2(x_l_I_V_40_reg_1581[7]),
        .I3(icmp_ln443_11_reg_1593),
        .O(\sub_ln212_12_reg_1622[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln212_12_reg_1622[4]_i_4 
       (.I0(x_l_I_V_40_reg_1581[6]),
        .O(\sub_ln212_12_reg_1622[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln212_12_reg_1622[4]_i_5 
       (.I0(x_l_I_V_40_reg_1581[5]),
        .O(\sub_ln212_12_reg_1622[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEEE222E2111DDD1D)) 
    \sub_ln212_12_reg_1622[8]_i_2 
       (.I0(sub_ln212_11_fu_1175_p2[6]),
        .I1(\res_I_V_41_reg_1610_reg[3]_i_2_n_0 ),
        .I2(sub_ln212_10_reg_1599[4]),
        .I3(icmp_ln443_11_reg_1593),
        .I4(x_l_I_V_40_reg_1581[12]),
        .I5(res_I_V_39_reg_1587[9]),
        .O(\sub_ln212_12_reg_1622[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEE222E2111DDD1D)) 
    \sub_ln212_12_reg_1622[8]_i_3 
       (.I0(sub_ln212_11_fu_1175_p2[5]),
        .I1(\res_I_V_41_reg_1610_reg[3]_i_2_n_0 ),
        .I2(sub_ln212_10_reg_1599[3]),
        .I3(icmp_ln443_11_reg_1593),
        .I4(x_l_I_V_40_reg_1581[11]),
        .I5(res_I_V_39_reg_1587[8]),
        .O(\sub_ln212_12_reg_1622[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEEE222E2111DDD1D)) 
    \sub_ln212_12_reg_1622[8]_i_4 
       (.I0(sub_ln212_11_fu_1175_p2[4]),
        .I1(\res_I_V_41_reg_1610_reg[3]_i_2_n_0 ),
        .I2(sub_ln212_10_reg_1599[2]),
        .I3(icmp_ln443_11_reg_1593),
        .I4(x_l_I_V_40_reg_1581[10]),
        .I5(res_I_V_39_reg_1587[7]),
        .O(\sub_ln212_12_reg_1622[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEE222E2111DDD1D)) 
    \sub_ln212_12_reg_1622[8]_i_5 
       (.I0(sub_ln212_11_fu_1175_p2[3]),
        .I1(\res_I_V_41_reg_1610_reg[3]_i_2_n_0 ),
        .I2(sub_ln212_10_reg_1599[1]),
        .I3(icmp_ln443_11_reg_1593),
        .I4(x_l_I_V_40_reg_1581[9]),
        .I5(res_I_V_39_reg_1587[6]),
        .O(\sub_ln212_12_reg_1622[8]_i_5_n_0 ));
  FDRE \sub_ln212_12_reg_1622_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_12_fu_1257_p2[0]),
        .Q(sub_ln212_12_reg_1622[0]),
        .R(1'b0));
  FDRE \sub_ln212_12_reg_1622_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_12_fu_1257_p2[10]),
        .Q(sub_ln212_12_reg_1622[10]),
        .R(1'b0));
  FDRE \sub_ln212_12_reg_1622_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_12_fu_1257_p2[11]),
        .Q(sub_ln212_12_reg_1622[11]),
        .R(1'b0));
  FDRE \sub_ln212_12_reg_1622_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_12_fu_1257_p2[12]),
        .Q(sub_ln212_12_reg_1622[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln212_12_reg_1622_reg[12]_i_1 
       (.CI(\sub_ln212_12_reg_1622_reg[8]_i_1_n_0 ),
        .CO({\sub_ln212_12_reg_1622_reg[12]_i_1_n_0 ,\sub_ln212_12_reg_1622_reg[12]_i_1_n_1 ,\sub_ln212_12_reg_1622_reg[12]_i_1_n_2 ,\sub_ln212_12_reg_1622_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Result_86_fu_1237_p4[12:9]),
        .O(sub_ln212_12_fu_1257_p2[12:9]),
        .S({\sub_ln212_12_reg_1622[12]_i_2_n_0 ,\sub_ln212_12_reg_1622[12]_i_3_n_0 ,\sub_ln212_12_reg_1622[12]_i_4_n_0 ,\sub_ln212_12_reg_1622[12]_i_5_n_0 }));
  FDRE \sub_ln212_12_reg_1622_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_12_fu_1257_p2[13]),
        .Q(sub_ln212_12_reg_1622[13]),
        .R(1'b0));
  FDRE \sub_ln212_12_reg_1622_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_12_fu_1257_p2[14]),
        .Q(sub_ln212_12_reg_1622[14]),
        .R(1'b0));
  FDRE \sub_ln212_12_reg_1622_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_12_fu_1257_p2[15]),
        .Q(sub_ln212_12_reg_1622[15]),
        .R(1'b0));
  FDRE \sub_ln212_12_reg_1622_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_12_fu_1257_p2[16]),
        .Q(sub_ln212_12_reg_1622[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln212_12_reg_1622_reg[16]_i_1 
       (.CI(\sub_ln212_12_reg_1622_reg[12]_i_1_n_0 ),
        .CO({\NLW_sub_ln212_12_reg_1622_reg[16]_i_1_CO_UNCONNECTED [3],\sub_ln212_12_reg_1622_reg[16]_i_1_n_1 ,\sub_ln212_12_reg_1622_reg[16]_i_1_n_2 ,\sub_ln212_12_reg_1622_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,p_Result_86_fu_1237_p4[14:13]}),
        .O(sub_ln212_12_fu_1257_p2[16:13]),
        .S({\sub_ln212_12_reg_1622[16]_i_2_n_0 ,\sub_ln212_12_reg_1622[16]_i_3_n_0 ,\sub_ln212_12_reg_1622[16]_i_4_n_0 ,\sub_ln212_12_reg_1622[16]_i_5_n_0 }));
  FDRE \sub_ln212_12_reg_1622_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_12_fu_1257_p2[1]),
        .Q(sub_ln212_12_reg_1622[1]),
        .R(1'b0));
  FDRE \sub_ln212_12_reg_1622_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_12_fu_1257_p2[2]),
        .Q(sub_ln212_12_reg_1622[2]),
        .R(1'b0));
  FDRE \sub_ln212_12_reg_1622_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_12_fu_1257_p2[3]),
        .Q(sub_ln212_12_reg_1622[3]),
        .R(1'b0));
  FDRE \sub_ln212_12_reg_1622_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_12_fu_1257_p2[4]),
        .Q(sub_ln212_12_reg_1622[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln212_12_reg_1622_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\sub_ln212_12_reg_1622_reg[4]_i_1_n_0 ,\sub_ln212_12_reg_1622_reg[4]_i_1_n_1 ,\sub_ln212_12_reg_1622_reg[4]_i_1_n_2 ,\sub_ln212_12_reg_1622_reg[4]_i_1_n_3 }),
        .CYINIT(x_l_I_V_40_reg_1581[4]),
        .DI({p_Result_86_fu_1237_p4[4],icmp_ln443_11_reg_1593,\res_I_V_41_reg_1610_reg[3]_i_2_n_0 ,x_l_I_V_40_reg_1581[5]}),
        .O(sub_ln212_12_fu_1257_p2[4:1]),
        .S({\sub_ln212_12_reg_1622[4]_i_2_n_0 ,\sub_ln212_12_reg_1622[4]_i_3_n_0 ,\sub_ln212_12_reg_1622[4]_i_4_n_0 ,\sub_ln212_12_reg_1622[4]_i_5_n_0 }));
  FDRE \sub_ln212_12_reg_1622_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_12_fu_1257_p2[5]),
        .Q(sub_ln212_12_reg_1622[5]),
        .R(1'b0));
  FDRE \sub_ln212_12_reg_1622_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_12_fu_1257_p2[6]),
        .Q(sub_ln212_12_reg_1622[6]),
        .R(1'b0));
  FDRE \sub_ln212_12_reg_1622_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_12_fu_1257_p2[7]),
        .Q(sub_ln212_12_reg_1622[7]),
        .R(1'b0));
  FDRE \sub_ln212_12_reg_1622_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_12_fu_1257_p2[8]),
        .Q(sub_ln212_12_reg_1622[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln212_12_reg_1622_reg[8]_i_1 
       (.CI(\sub_ln212_12_reg_1622_reg[4]_i_1_n_0 ),
        .CO({\sub_ln212_12_reg_1622_reg[8]_i_1_n_0 ,\sub_ln212_12_reg_1622_reg[8]_i_1_n_1 ,\sub_ln212_12_reg_1622_reg[8]_i_1_n_2 ,\sub_ln212_12_reg_1622_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Result_86_fu_1237_p4[8:5]),
        .O(sub_ln212_12_fu_1257_p2[8:5]),
        .S({\sub_ln212_12_reg_1622[8]_i_2_n_0 ,\sub_ln212_12_reg_1622[8]_i_3_n_0 ,\sub_ln212_12_reg_1622[8]_i_4_n_0 ,\sub_ln212_12_reg_1622[8]_i_5_n_0 }));
  FDRE \sub_ln212_12_reg_1622_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_12_fu_1257_p2[9]),
        .Q(sub_ln212_12_reg_1622[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln212_2_reg_1507[0]_i_1 
       (.I0(x_l_I_V_31_reg_1472[24]),
        .O(sub_ln212_2_fu_472_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln212_2_reg_1507[1]_i_1 
       (.I0(x_l_I_V_31_reg_1472[25]),
        .I1(x_l_I_V_31_reg_1472[24]),
        .O(sub_ln212_2_fu_472_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \sub_ln212_2_reg_1507[2]_i_1 
       (.I0(x_l_I_V_31_reg_1472[25]),
        .I1(x_l_I_V_31_reg_1472[24]),
        .I2(x_l_I_V_31_reg_1472[26]),
        .O(sub_ln212_2_fu_472_p2[2]));
  LUT6 #(
    .INIT(64'hF0E10F1E0F1EF0E1)) 
    \sub_ln212_2_reg_1507[3]_i_1 
       (.I0(x_l_I_V_31_reg_1472[25]),
        .I1(x_l_I_V_31_reg_1472[24]),
        .I2(icmp_ln443_1_reg_1478),
        .I3(x_l_I_V_31_reg_1472[26]),
        .I4(\res_I_V_32_reg_1495[13]_i_2_n_0 ),
        .I5(x_l_I_V_31_reg_1472[27]),
        .O(sub_ln212_2_fu_472_p2[3]));
  LUT3 #(
    .INIT(8'h96)) 
    \sub_ln212_2_reg_1507[4]_i_1 
       (.I0(\sub_ln212_2_reg_1507[6]_i_2_n_0 ),
        .I1(icmp_ln443_reg_1467),
        .I2(p_Result_56_fu_452_p4[4]),
        .O(sub_ln212_2_fu_472_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hE817)) 
    \sub_ln212_2_reg_1507[5]_i_1 
       (.I0(p_Result_56_fu_452_p4[4]),
        .I1(icmp_ln443_reg_1467),
        .I2(\sub_ln212_2_reg_1507[6]_i_2_n_0 ),
        .I3(p_Result_56_fu_452_p4[5]),
        .O(sub_ln212_2_fu_472_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'hFEEA0115)) 
    \sub_ln212_2_reg_1507[6]_i_1 
       (.I0(p_Result_56_fu_452_p4[5]),
        .I1(\sub_ln212_2_reg_1507[6]_i_2_n_0 ),
        .I2(icmp_ln443_reg_1467),
        .I3(p_Result_56_fu_452_p4[4]),
        .I4(p_Result_56_fu_452_p4[6]),
        .O(sub_ln212_2_fu_472_p2[6]));
  LUT6 #(
    .INIT(64'hFFFEF0E0F0E000FE)) 
    \sub_ln212_2_reg_1507[6]_i_2 
       (.I0(x_l_I_V_31_reg_1472[24]),
        .I1(x_l_I_V_31_reg_1472[25]),
        .I2(icmp_ln443_1_reg_1478),
        .I3(x_l_I_V_31_reg_1472[26]),
        .I4(\res_I_V_32_reg_1495[13]_i_2_n_0 ),
        .I5(x_l_I_V_31_reg_1472[27]),
        .O(\sub_ln212_2_reg_1507[6]_i_2_n_0 ));
  FDRE \sub_ln212_2_reg_1507_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_2_fu_472_p2[0]),
        .Q(sub_ln212_2_reg_1507[0]),
        .R(1'b0));
  FDRE \sub_ln212_2_reg_1507_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_2_fu_472_p2[1]),
        .Q(sub_ln212_2_reg_1507[1]),
        .R(1'b0));
  FDRE \sub_ln212_2_reg_1507_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_2_fu_472_p2[2]),
        .Q(sub_ln212_2_reg_1507[2]),
        .R(1'b0));
  FDRE \sub_ln212_2_reg_1507_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_2_fu_472_p2[3]),
        .Q(sub_ln212_2_reg_1507[3]),
        .R(1'b0));
  FDRE \sub_ln212_2_reg_1507_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_2_fu_472_p2[4]),
        .Q(sub_ln212_2_reg_1507[4]),
        .R(1'b0));
  FDRE \sub_ln212_2_reg_1507_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_2_fu_472_p2[5]),
        .Q(sub_ln212_2_reg_1507[5]),
        .R(1'b0));
  FDRE \sub_ln212_2_reg_1507_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_2_fu_472_p2[6]),
        .Q(sub_ln212_2_reg_1507[6]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln212_4_reg_1530[0]_i_1 
       (.I0(x_l_I_V_33_reg_1489[20]),
        .O(sub_ln212_4_fu_629_p2[0]));
  LUT6 #(
    .INIT(64'hEEE222E2111DDD1D)) 
    \sub_ln212_4_reg_1530[4]_i_2 
       (.I0(sub_ln212_3_fu_547_p2[2]),
        .I1(\res_I_V_34_reg_1518_reg[11]_i_2_n_0 ),
        .I2(sub_ln212_2_reg_1507[0]),
        .I3(icmp_ln443_3_reg_1501),
        .I4(x_l_I_V_33_reg_1489[24]),
        .I5(res_I_V_32_reg_1495[13]),
        .O(\sub_ln212_4_reg_1530[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \sub_ln212_4_reg_1530[4]_i_3 
       (.I0(sub_ln212_3_fu_547_p2[1]),
        .I1(\res_I_V_34_reg_1518_reg[11]_i_2_n_0 ),
        .I2(x_l_I_V_33_reg_1489[23]),
        .I3(icmp_ln443_3_reg_1501),
        .O(\sub_ln212_4_reg_1530[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln212_4_reg_1530[4]_i_4 
       (.I0(x_l_I_V_33_reg_1489[22]),
        .O(\sub_ln212_4_reg_1530[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln212_4_reg_1530[4]_i_5 
       (.I0(x_l_I_V_33_reg_1489[21]),
        .O(\sub_ln212_4_reg_1530[4]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h111DDD1D)) 
    \sub_ln212_4_reg_1530[8]_i_2 
       (.I0(sub_ln212_3_fu_547_p2[6]),
        .I1(\res_I_V_34_reg_1518_reg[11]_i_2_n_0 ),
        .I2(sub_ln212_2_reg_1507[4]),
        .I3(icmp_ln443_3_reg_1501),
        .I4(x_l_I_V_33_reg_1489[28]),
        .O(\sub_ln212_4_reg_1530[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h111DDD1D)) 
    \sub_ln212_4_reg_1530[8]_i_3 
       (.I0(sub_ln212_3_fu_547_p2[5]),
        .I1(\res_I_V_34_reg_1518_reg[11]_i_2_n_0 ),
        .I2(sub_ln212_2_reg_1507[3]),
        .I3(icmp_ln443_3_reg_1501),
        .I4(x_l_I_V_33_reg_1489[27]),
        .O(\sub_ln212_4_reg_1530[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEEE222E2111DDD1D)) 
    \sub_ln212_4_reg_1530[8]_i_4 
       (.I0(sub_ln212_3_fu_547_p2[4]),
        .I1(\res_I_V_34_reg_1518_reg[11]_i_2_n_0 ),
        .I2(sub_ln212_2_reg_1507[2]),
        .I3(icmp_ln443_3_reg_1501),
        .I4(x_l_I_V_33_reg_1489[26]),
        .I5(res_I_V_32_reg_1495[15]),
        .O(\sub_ln212_4_reg_1530[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEE222E2111DDD1D)) 
    \sub_ln212_4_reg_1530[8]_i_5 
       (.I0(sub_ln212_3_fu_547_p2[3]),
        .I1(\res_I_V_34_reg_1518_reg[11]_i_2_n_0 ),
        .I2(sub_ln212_2_reg_1507[1]),
        .I3(icmp_ln443_3_reg_1501),
        .I4(x_l_I_V_33_reg_1489[25]),
        .I5(res_I_V_32_reg_1495[14]),
        .O(\sub_ln212_4_reg_1530[8]_i_5_n_0 ));
  FDRE \sub_ln212_4_reg_1530_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_4_fu_629_p2[0]),
        .Q(sub_ln212_4_reg_1530[0]),
        .R(1'b0));
  FDRE \sub_ln212_4_reg_1530_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_4_fu_629_p2[1]),
        .Q(sub_ln212_4_reg_1530[1]),
        .R(1'b0));
  FDRE \sub_ln212_4_reg_1530_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_4_fu_629_p2[2]),
        .Q(sub_ln212_4_reg_1530[2]),
        .R(1'b0));
  FDRE \sub_ln212_4_reg_1530_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_4_fu_629_p2[3]),
        .Q(sub_ln212_4_reg_1530[3]),
        .R(1'b0));
  FDRE \sub_ln212_4_reg_1530_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_4_fu_629_p2[4]),
        .Q(sub_ln212_4_reg_1530[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln212_4_reg_1530_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\sub_ln212_4_reg_1530_reg[4]_i_1_n_0 ,\sub_ln212_4_reg_1530_reg[4]_i_1_n_1 ,\sub_ln212_4_reg_1530_reg[4]_i_1_n_2 ,\sub_ln212_4_reg_1530_reg[4]_i_1_n_3 }),
        .CYINIT(x_l_I_V_33_reg_1489[20]),
        .DI({p_Result_62_fu_609_p4[4],icmp_ln443_3_reg_1501,\res_I_V_34_reg_1518_reg[11]_i_2_n_0 ,x_l_I_V_33_reg_1489[21]}),
        .O(sub_ln212_4_fu_629_p2[4:1]),
        .S({\sub_ln212_4_reg_1530[4]_i_2_n_0 ,\sub_ln212_4_reg_1530[4]_i_3_n_0 ,\sub_ln212_4_reg_1530[4]_i_4_n_0 ,\sub_ln212_4_reg_1530[4]_i_5_n_0 }));
  FDRE \sub_ln212_4_reg_1530_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_4_fu_629_p2[5]),
        .Q(sub_ln212_4_reg_1530[5]),
        .R(1'b0));
  FDRE \sub_ln212_4_reg_1530_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_4_fu_629_p2[6]),
        .Q(sub_ln212_4_reg_1530[6]),
        .R(1'b0));
  FDRE \sub_ln212_4_reg_1530_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_4_fu_629_p2[7]),
        .Q(sub_ln212_4_reg_1530[7]),
        .R(1'b0));
  FDRE \sub_ln212_4_reg_1530_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_4_fu_629_p2[8]),
        .Q(sub_ln212_4_reg_1530[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln212_4_reg_1530_reg[8]_i_1 
       (.CI(\sub_ln212_4_reg_1530_reg[4]_i_1_n_0 ),
        .CO({\NLW_sub_ln212_4_reg_1530_reg[8]_i_1_CO_UNCONNECTED [3],\sub_ln212_4_reg_1530_reg[8]_i_1_n_1 ,\sub_ln212_4_reg_1530_reg[8]_i_1_n_2 ,\sub_ln212_4_reg_1530_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,p_Result_62_fu_609_p4[6:5]}),
        .O(sub_ln212_4_fu_629_p2[8:5]),
        .S({\sub_ln212_4_reg_1530[8]_i_2_n_0 ,\sub_ln212_4_reg_1530[8]_i_3_n_0 ,\sub_ln212_4_reg_1530[8]_i_4_n_0 ,\sub_ln212_4_reg_1530[8]_i_5_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln212_6_reg_1553[0]_i_1 
       (.I0(x_l_I_V_35_reg_1512[16]),
        .O(sub_ln212_6_fu_786_p2[0]));
  LUT5 #(
    .INIT(32'h111DDD1D)) 
    \sub_ln212_6_reg_1553[10]_i_2 
       (.I0(sub_ln212_5_fu_704_p2[8]),
        .I1(\res_I_V_reg_1541_reg[9]_i_2_n_3 ),
        .I2(sub_ln212_4_reg_1530[6]),
        .I3(icmp_ln443_5_reg_1524),
        .I4(x_l_I_V_35_reg_1512[26]),
        .O(\sub_ln212_6_reg_1553[10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h111DDD1D)) 
    \sub_ln212_6_reg_1553[10]_i_3 
       (.I0(sub_ln212_5_fu_704_p2[7]),
        .I1(\res_I_V_reg_1541_reg[9]_i_2_n_3 ),
        .I2(sub_ln212_4_reg_1530[5]),
        .I3(icmp_ln443_5_reg_1524),
        .I4(x_l_I_V_35_reg_1512[25]),
        .O(\sub_ln212_6_reg_1553[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEEE222E2111DDD1D)) 
    \sub_ln212_6_reg_1553[4]_i_2 
       (.I0(sub_ln212_5_fu_704_p2[2]),
        .I1(\res_I_V_reg_1541_reg[9]_i_2_n_3 ),
        .I2(sub_ln212_4_reg_1530[0]),
        .I3(icmp_ln443_5_reg_1524),
        .I4(x_l_I_V_35_reg_1512[20]),
        .I5(res_I_V_34_reg_1518[11]),
        .O(\sub_ln212_6_reg_1553[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \sub_ln212_6_reg_1553[4]_i_3 
       (.I0(sub_ln212_5_fu_704_p2[1]),
        .I1(\res_I_V_reg_1541_reg[9]_i_2_n_3 ),
        .I2(x_l_I_V_35_reg_1512[19]),
        .I3(icmp_ln443_5_reg_1524),
        .O(\sub_ln212_6_reg_1553[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln212_6_reg_1553[4]_i_4 
       (.I0(x_l_I_V_35_reg_1512[18]),
        .O(\sub_ln212_6_reg_1553[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln212_6_reg_1553[4]_i_5 
       (.I0(x_l_I_V_35_reg_1512[17]),
        .O(\sub_ln212_6_reg_1553[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEEE222E2111DDD1D)) 
    \sub_ln212_6_reg_1553[8]_i_2 
       (.I0(sub_ln212_5_fu_704_p2[6]),
        .I1(\res_I_V_reg_1541_reg[9]_i_2_n_3 ),
        .I2(sub_ln212_4_reg_1530[4]),
        .I3(icmp_ln443_5_reg_1524),
        .I4(x_l_I_V_35_reg_1512[24]),
        .I5(res_I_V_34_reg_1518[15]),
        .O(\sub_ln212_6_reg_1553[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEE222E2111DDD1D)) 
    \sub_ln212_6_reg_1553[8]_i_3 
       (.I0(sub_ln212_5_fu_704_p2[5]),
        .I1(\res_I_V_reg_1541_reg[9]_i_2_n_3 ),
        .I2(sub_ln212_4_reg_1530[3]),
        .I3(icmp_ln443_5_reg_1524),
        .I4(x_l_I_V_35_reg_1512[23]),
        .I5(res_I_V_34_reg_1518[14]),
        .O(\sub_ln212_6_reg_1553[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEEE222E2111DDD1D)) 
    \sub_ln212_6_reg_1553[8]_i_4 
       (.I0(sub_ln212_5_fu_704_p2[4]),
        .I1(\res_I_V_reg_1541_reg[9]_i_2_n_3 ),
        .I2(sub_ln212_4_reg_1530[2]),
        .I3(icmp_ln443_5_reg_1524),
        .I4(x_l_I_V_35_reg_1512[22]),
        .I5(res_I_V_34_reg_1518[13]),
        .O(\sub_ln212_6_reg_1553[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEE222E2111DDD1D)) 
    \sub_ln212_6_reg_1553[8]_i_5 
       (.I0(sub_ln212_5_fu_704_p2[3]),
        .I1(\res_I_V_reg_1541_reg[9]_i_2_n_3 ),
        .I2(sub_ln212_4_reg_1530[1]),
        .I3(icmp_ln443_5_reg_1524),
        .I4(x_l_I_V_35_reg_1512[21]),
        .I5(res_I_V_34_reg_1518[12]),
        .O(\sub_ln212_6_reg_1553[8]_i_5_n_0 ));
  FDRE \sub_ln212_6_reg_1553_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_6_fu_786_p2[0]),
        .Q(sub_ln212_6_reg_1553[0]),
        .R(1'b0));
  FDRE \sub_ln212_6_reg_1553_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_6_fu_786_p2[10]),
        .Q(sub_ln212_6_reg_1553[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln212_6_reg_1553_reg[10]_i_1 
       (.CI(\sub_ln212_6_reg_1553_reg[8]_i_1_n_0 ),
        .CO({\NLW_sub_ln212_6_reg_1553_reg[10]_i_1_CO_UNCONNECTED [3:1],\sub_ln212_6_reg_1553_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\NLW_sub_ln212_6_reg_1553_reg[10]_i_1_O_UNCONNECTED [3:2],sub_ln212_6_fu_786_p2[10:9]}),
        .S({1'b0,1'b0,\sub_ln212_6_reg_1553[10]_i_2_n_0 ,\sub_ln212_6_reg_1553[10]_i_3_n_0 }));
  FDRE \sub_ln212_6_reg_1553_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_6_fu_786_p2[1]),
        .Q(sub_ln212_6_reg_1553[1]),
        .R(1'b0));
  FDRE \sub_ln212_6_reg_1553_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_6_fu_786_p2[2]),
        .Q(sub_ln212_6_reg_1553[2]),
        .R(1'b0));
  FDRE \sub_ln212_6_reg_1553_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_6_fu_786_p2[3]),
        .Q(sub_ln212_6_reg_1553[3]),
        .R(1'b0));
  FDRE \sub_ln212_6_reg_1553_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_6_fu_786_p2[4]),
        .Q(sub_ln212_6_reg_1553[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln212_6_reg_1553_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\sub_ln212_6_reg_1553_reg[4]_i_1_n_0 ,\sub_ln212_6_reg_1553_reg[4]_i_1_n_1 ,\sub_ln212_6_reg_1553_reg[4]_i_1_n_2 ,\sub_ln212_6_reg_1553_reg[4]_i_1_n_3 }),
        .CYINIT(x_l_I_V_35_reg_1512[16]),
        .DI({p_Result_68_fu_766_p4[4],icmp_ln443_5_reg_1524,\res_I_V_reg_1541_reg[9]_i_2_n_3 ,x_l_I_V_35_reg_1512[17]}),
        .O(sub_ln212_6_fu_786_p2[4:1]),
        .S({\sub_ln212_6_reg_1553[4]_i_2_n_0 ,\sub_ln212_6_reg_1553[4]_i_3_n_0 ,\sub_ln212_6_reg_1553[4]_i_4_n_0 ,\sub_ln212_6_reg_1553[4]_i_5_n_0 }));
  FDRE \sub_ln212_6_reg_1553_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_6_fu_786_p2[5]),
        .Q(sub_ln212_6_reg_1553[5]),
        .R(1'b0));
  FDRE \sub_ln212_6_reg_1553_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_6_fu_786_p2[6]),
        .Q(sub_ln212_6_reg_1553[6]),
        .R(1'b0));
  FDRE \sub_ln212_6_reg_1553_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_6_fu_786_p2[7]),
        .Q(sub_ln212_6_reg_1553[7]),
        .R(1'b0));
  FDRE \sub_ln212_6_reg_1553_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_6_fu_786_p2[8]),
        .Q(sub_ln212_6_reg_1553[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln212_6_reg_1553_reg[8]_i_1 
       (.CI(\sub_ln212_6_reg_1553_reg[4]_i_1_n_0 ),
        .CO({\sub_ln212_6_reg_1553_reg[8]_i_1_n_0 ,\sub_ln212_6_reg_1553_reg[8]_i_1_n_1 ,\sub_ln212_6_reg_1553_reg[8]_i_1_n_2 ,\sub_ln212_6_reg_1553_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Result_68_fu_766_p4[8:5]),
        .O(sub_ln212_6_fu_786_p2[8:5]),
        .S({\sub_ln212_6_reg_1553[8]_i_2_n_0 ,\sub_ln212_6_reg_1553[8]_i_3_n_0 ,\sub_ln212_6_reg_1553[8]_i_4_n_0 ,\sub_ln212_6_reg_1553[8]_i_5_n_0 }));
  FDRE \sub_ln212_6_reg_1553_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_6_fu_786_p2[9]),
        .Q(sub_ln212_6_reg_1553[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln212_8_reg_1576[0]_i_1 
       (.I0(x_l_I_V_36_reg_1535[12]),
        .O(sub_ln212_8_fu_943_p2[0]));
  LUT5 #(
    .INIT(32'h111DDD1D)) 
    \sub_ln212_8_reg_1576[12]_i_2 
       (.I0(sub_ln212_7_fu_861_p2[10]),
        .I1(\res_I_V_37_reg_1564_reg[7]_i_2_n_2 ),
        .I2(sub_ln212_6_reg_1553[8]),
        .I3(icmp_ln443_7_reg_1547),
        .I4(x_l_I_V_36_reg_1535[24]),
        .O(\sub_ln212_8_reg_1576[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h111DDD1D)) 
    \sub_ln212_8_reg_1576[12]_i_3 
       (.I0(sub_ln212_7_fu_861_p2[9]),
        .I1(\res_I_V_37_reg_1564_reg[7]_i_2_n_2 ),
        .I2(sub_ln212_6_reg_1553[7]),
        .I3(icmp_ln443_7_reg_1547),
        .I4(x_l_I_V_36_reg_1535[23]),
        .O(\sub_ln212_8_reg_1576[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEEE222E2111DDD1D)) 
    \sub_ln212_8_reg_1576[12]_i_4 
       (.I0(sub_ln212_7_fu_861_p2[8]),
        .I1(\res_I_V_37_reg_1564_reg[7]_i_2_n_2 ),
        .I2(sub_ln212_6_reg_1553[6]),
        .I3(icmp_ln443_7_reg_1547),
        .I4(x_l_I_V_36_reg_1535[22]),
        .I5(res_I_V_reg_1541[15]),
        .O(\sub_ln212_8_reg_1576[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEE222E2111DDD1D)) 
    \sub_ln212_8_reg_1576[12]_i_5 
       (.I0(sub_ln212_7_fu_861_p2[7]),
        .I1(\res_I_V_37_reg_1564_reg[7]_i_2_n_2 ),
        .I2(sub_ln212_6_reg_1553[5]),
        .I3(icmp_ln443_7_reg_1547),
        .I4(x_l_I_V_36_reg_1535[21]),
        .I5(res_I_V_reg_1541[14]),
        .O(\sub_ln212_8_reg_1576[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEEE222E2111DDD1D)) 
    \sub_ln212_8_reg_1576[4]_i_2 
       (.I0(sub_ln212_7_fu_861_p2[2]),
        .I1(\res_I_V_37_reg_1564_reg[7]_i_2_n_2 ),
        .I2(sub_ln212_6_reg_1553[0]),
        .I3(icmp_ln443_7_reg_1547),
        .I4(x_l_I_V_36_reg_1535[16]),
        .I5(res_I_V_reg_1541[9]),
        .O(\sub_ln212_8_reg_1576[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \sub_ln212_8_reg_1576[4]_i_3 
       (.I0(sub_ln212_7_fu_861_p2[1]),
        .I1(\res_I_V_37_reg_1564_reg[7]_i_2_n_2 ),
        .I2(x_l_I_V_36_reg_1535[15]),
        .I3(icmp_ln443_7_reg_1547),
        .O(\sub_ln212_8_reg_1576[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln212_8_reg_1576[4]_i_4 
       (.I0(x_l_I_V_36_reg_1535[14]),
        .O(\sub_ln212_8_reg_1576[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln212_8_reg_1576[4]_i_5 
       (.I0(x_l_I_V_36_reg_1535[13]),
        .O(\sub_ln212_8_reg_1576[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEEE222E2111DDD1D)) 
    \sub_ln212_8_reg_1576[8]_i_2 
       (.I0(sub_ln212_7_fu_861_p2[6]),
        .I1(\res_I_V_37_reg_1564_reg[7]_i_2_n_2 ),
        .I2(sub_ln212_6_reg_1553[4]),
        .I3(icmp_ln443_7_reg_1547),
        .I4(x_l_I_V_36_reg_1535[20]),
        .I5(res_I_V_reg_1541[13]),
        .O(\sub_ln212_8_reg_1576[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEE222E2111DDD1D)) 
    \sub_ln212_8_reg_1576[8]_i_3 
       (.I0(sub_ln212_7_fu_861_p2[5]),
        .I1(\res_I_V_37_reg_1564_reg[7]_i_2_n_2 ),
        .I2(sub_ln212_6_reg_1553[3]),
        .I3(icmp_ln443_7_reg_1547),
        .I4(x_l_I_V_36_reg_1535[19]),
        .I5(res_I_V_reg_1541[12]),
        .O(\sub_ln212_8_reg_1576[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEEE222E2111DDD1D)) 
    \sub_ln212_8_reg_1576[8]_i_4 
       (.I0(sub_ln212_7_fu_861_p2[4]),
        .I1(\res_I_V_37_reg_1564_reg[7]_i_2_n_2 ),
        .I2(sub_ln212_6_reg_1553[2]),
        .I3(icmp_ln443_7_reg_1547),
        .I4(x_l_I_V_36_reg_1535[18]),
        .I5(res_I_V_reg_1541[11]),
        .O(\sub_ln212_8_reg_1576[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEE222E2111DDD1D)) 
    \sub_ln212_8_reg_1576[8]_i_5 
       (.I0(sub_ln212_7_fu_861_p2[3]),
        .I1(\res_I_V_37_reg_1564_reg[7]_i_2_n_2 ),
        .I2(sub_ln212_6_reg_1553[1]),
        .I3(icmp_ln443_7_reg_1547),
        .I4(x_l_I_V_36_reg_1535[17]),
        .I5(res_I_V_reg_1541[10]),
        .O(\sub_ln212_8_reg_1576[8]_i_5_n_0 ));
  FDRE \sub_ln212_8_reg_1576_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_8_fu_943_p2[0]),
        .Q(sub_ln212_8_reg_1576[0]),
        .R(1'b0));
  FDRE \sub_ln212_8_reg_1576_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_8_fu_943_p2[10]),
        .Q(sub_ln212_8_reg_1576[10]),
        .R(1'b0));
  FDRE \sub_ln212_8_reg_1576_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_8_fu_943_p2[11]),
        .Q(sub_ln212_8_reg_1576[11]),
        .R(1'b0));
  FDRE \sub_ln212_8_reg_1576_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_8_fu_943_p2[12]),
        .Q(sub_ln212_8_reg_1576[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln212_8_reg_1576_reg[12]_i_1 
       (.CI(\sub_ln212_8_reg_1576_reg[8]_i_1_n_0 ),
        .CO({\NLW_sub_ln212_8_reg_1576_reg[12]_i_1_CO_UNCONNECTED [3],\sub_ln212_8_reg_1576_reg[12]_i_1_n_1 ,\sub_ln212_8_reg_1576_reg[12]_i_1_n_2 ,\sub_ln212_8_reg_1576_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,p_Result_74_fu_923_p4[10:9]}),
        .O(sub_ln212_8_fu_943_p2[12:9]),
        .S({\sub_ln212_8_reg_1576[12]_i_2_n_0 ,\sub_ln212_8_reg_1576[12]_i_3_n_0 ,\sub_ln212_8_reg_1576[12]_i_4_n_0 ,\sub_ln212_8_reg_1576[12]_i_5_n_0 }));
  FDRE \sub_ln212_8_reg_1576_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_8_fu_943_p2[1]),
        .Q(sub_ln212_8_reg_1576[1]),
        .R(1'b0));
  FDRE \sub_ln212_8_reg_1576_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_8_fu_943_p2[2]),
        .Q(sub_ln212_8_reg_1576[2]),
        .R(1'b0));
  FDRE \sub_ln212_8_reg_1576_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_8_fu_943_p2[3]),
        .Q(sub_ln212_8_reg_1576[3]),
        .R(1'b0));
  FDRE \sub_ln212_8_reg_1576_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_8_fu_943_p2[4]),
        .Q(sub_ln212_8_reg_1576[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln212_8_reg_1576_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\sub_ln212_8_reg_1576_reg[4]_i_1_n_0 ,\sub_ln212_8_reg_1576_reg[4]_i_1_n_1 ,\sub_ln212_8_reg_1576_reg[4]_i_1_n_2 ,\sub_ln212_8_reg_1576_reg[4]_i_1_n_3 }),
        .CYINIT(x_l_I_V_36_reg_1535[12]),
        .DI({p_Result_74_fu_923_p4[4],icmp_ln443_7_reg_1547,\res_I_V_37_reg_1564_reg[7]_i_2_n_2 ,x_l_I_V_36_reg_1535[13]}),
        .O(sub_ln212_8_fu_943_p2[4:1]),
        .S({\sub_ln212_8_reg_1576[4]_i_2_n_0 ,\sub_ln212_8_reg_1576[4]_i_3_n_0 ,\sub_ln212_8_reg_1576[4]_i_4_n_0 ,\sub_ln212_8_reg_1576[4]_i_5_n_0 }));
  FDRE \sub_ln212_8_reg_1576_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_8_fu_943_p2[5]),
        .Q(sub_ln212_8_reg_1576[5]),
        .R(1'b0));
  FDRE \sub_ln212_8_reg_1576_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_8_fu_943_p2[6]),
        .Q(sub_ln212_8_reg_1576[6]),
        .R(1'b0));
  FDRE \sub_ln212_8_reg_1576_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_8_fu_943_p2[7]),
        .Q(sub_ln212_8_reg_1576[7]),
        .R(1'b0));
  FDRE \sub_ln212_8_reg_1576_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_8_fu_943_p2[8]),
        .Q(sub_ln212_8_reg_1576[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln212_8_reg_1576_reg[8]_i_1 
       (.CI(\sub_ln212_8_reg_1576_reg[4]_i_1_n_0 ),
        .CO({\sub_ln212_8_reg_1576_reg[8]_i_1_n_0 ,\sub_ln212_8_reg_1576_reg[8]_i_1_n_1 ,\sub_ln212_8_reg_1576_reg[8]_i_1_n_2 ,\sub_ln212_8_reg_1576_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Result_74_fu_923_p4[8:5]),
        .O(sub_ln212_8_fu_943_p2[8:5]),
        .S({\sub_ln212_8_reg_1576[8]_i_2_n_0 ,\sub_ln212_8_reg_1576[8]_i_3_n_0 ,\sub_ln212_8_reg_1576[8]_i_4_n_0 ,\sub_ln212_8_reg_1576[8]_i_5_n_0 }));
  FDRE \sub_ln212_8_reg_1576_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_8_fu_943_p2[9]),
        .Q(sub_ln212_8_reg_1576[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln212_reg_1484[0]_i_1 
       (.I0(\x_int_reg_reg_n_0_[28] ),
        .O(sub_ln212_fu_306_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln212_reg_1484[1]_i_1 
       (.I0(\x_int_reg_reg_n_0_[28] ),
        .I1(\x_int_reg_reg_n_0_[29] ),
        .O(\sub_ln212_reg_1484[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \sub_ln212_reg_1484[2]_i_1 
       (.I0(\x_int_reg_reg_n_0_[28] ),
        .I1(\x_int_reg_reg_n_0_[29] ),
        .I2(p_0_in[0]),
        .O(sub_ln212_fu_306_p2[2]));
  FDRE \sub_ln212_reg_1484_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_fu_306_p2[0]),
        .Q(sub_ln212_reg_1484[0]),
        .R(1'b0));
  FDRE \sub_ln212_reg_1484_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sub_ln212_reg_1484[1]_i_1_n_0 ),
        .Q(sub_ln212_reg_1484[1]),
        .R(1'b0));
  FDRE \sub_ln212_reg_1484_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sub_ln212_fu_306_p2[2]),
        .Q(sub_ln212_reg_1484[2]),
        .R(1'b0));
  FDRE \x_int_reg_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[24]),
        .Q(\x_int_reg_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \x_int_reg_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[25]),
        .Q(\x_int_reg_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \x_int_reg_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[26]),
        .Q(\x_int_reg_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \x_int_reg_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[27]),
        .Q(\x_int_reg_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \x_int_reg_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[28]),
        .Q(\x_int_reg_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \x_int_reg_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[29]),
        .Q(\x_int_reg_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \x_int_reg_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[30]),
        .Q(p_0_in[0]),
        .R(1'b0));
  FDRE \x_int_reg_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[31]),
        .Q(p_0_in[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \x_l_I_V_31_reg_1472[30]_i_1 
       (.I0(p_0_in[1]),
        .I1(p_0_in[0]),
        .O(\x_l_I_V_31_reg_1472[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \x_l_I_V_31_reg_1472[31]_i_1 
       (.I0(p_0_in[0]),
        .I1(p_0_in[1]),
        .O(p_Result_50_fu_286_p4));
  (* srl_bus_name = "inst/\grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_31_reg_1472_reg " *) 
  (* srl_name = "inst/\grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_31_reg_1472_reg[20]_srl2 " *) 
  SRL16E \x_l_I_V_31_reg_1472_reg[20]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(Q[20]),
        .Q(\x_l_I_V_31_reg_1472_reg[20]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_31_reg_1472_reg " *) 
  (* srl_name = "inst/\grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_31_reg_1472_reg[21]_srl2 " *) 
  SRL16E \x_l_I_V_31_reg_1472_reg[21]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(Q[21]),
        .Q(\x_l_I_V_31_reg_1472_reg[21]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_31_reg_1472_reg " *) 
  (* srl_name = "inst/\grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_31_reg_1472_reg[22]_srl2 " *) 
  SRL16E \x_l_I_V_31_reg_1472_reg[22]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(Q[22]),
        .Q(\x_l_I_V_31_reg_1472_reg[22]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_31_reg_1472_reg " *) 
  (* srl_name = "inst/\grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_31_reg_1472_reg[23]_srl2 " *) 
  SRL16E \x_l_I_V_31_reg_1472_reg[23]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(Q[23]),
        .Q(\x_l_I_V_31_reg_1472_reg[23]_srl2_n_0 ));
  FDRE \x_l_I_V_31_reg_1472_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_int_reg_reg_n_0_[24] ),
        .Q(x_l_I_V_31_reg_1472[24]),
        .R(1'b0));
  FDRE \x_l_I_V_31_reg_1472_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_int_reg_reg_n_0_[25] ),
        .Q(x_l_I_V_31_reg_1472[25]),
        .R(1'b0));
  FDRE \x_l_I_V_31_reg_1472_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_int_reg_reg_n_0_[26] ),
        .Q(x_l_I_V_31_reg_1472[26]),
        .R(1'b0));
  FDRE \x_l_I_V_31_reg_1472_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_int_reg_reg_n_0_[27] ),
        .Q(x_l_I_V_31_reg_1472[27]),
        .R(1'b0));
  FDRE \x_l_I_V_31_reg_1472_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_int_reg_reg_n_0_[28] ),
        .Q(x_l_I_V_31_reg_1472[28]),
        .R(1'b0));
  FDRE \x_l_I_V_31_reg_1472_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_int_reg_reg_n_0_[29] ),
        .Q(x_l_I_V_31_reg_1472[29]),
        .R(1'b0));
  FDRE \x_l_I_V_31_reg_1472_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_l_I_V_31_reg_1472[30]_i_1_n_0 ),
        .Q(x_l_I_V_31_reg_1472[30]),
        .R(1'b0));
  FDRE \x_l_I_V_31_reg_1472_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_50_fu_286_p4),
        .Q(x_l_I_V_31_reg_1472[31]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \x_l_I_V_33_reg_1489[26]_i_1 
       (.I0(x_l_I_V_31_reg_1472[26]),
        .I1(\res_I_V_32_reg_1495[13]_i_2_n_0 ),
        .O(p_Result_56_fu_452_p4[2]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \x_l_I_V_33_reg_1489[27]_i_1 
       (.I0(x_l_I_V_31_reg_1472[26]),
        .I1(\res_I_V_32_reg_1495[13]_i_2_n_0 ),
        .I2(x_l_I_V_31_reg_1472[27]),
        .O(p_Result_56_fu_452_p4[3]));
  LUT6 #(
    .INIT(64'hFE01F1F1FE010E0E)) 
    \x_l_I_V_33_reg_1489[28]_i_1 
       (.I0(x_l_I_V_31_reg_1472[26]),
        .I1(x_l_I_V_31_reg_1472[27]),
        .I2(\res_I_V_32_reg_1495[13]_i_2_n_0 ),
        .I3(x_l_I_V_31_reg_1472[28]),
        .I4(icmp_ln443_1_reg_1478),
        .I5(sub_ln212_reg_1484[0]),
        .O(p_Result_56_fu_452_p4[4]));
  LUT6 #(
    .INIT(64'hF906F9F9F9060606)) 
    \x_l_I_V_33_reg_1489[29]_i_1 
       (.I0(icmp_ln443_reg_1467),
        .I1(\x_l_I_V_33_reg_1489[29]_i_2_n_0 ),
        .I2(\res_I_V_32_reg_1495[13]_i_2_n_0 ),
        .I3(x_l_I_V_31_reg_1472[29]),
        .I4(icmp_ln443_1_reg_1478),
        .I5(sub_ln212_reg_1484[1]),
        .O(p_Result_56_fu_452_p4[5]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'hFEEEF0E0)) 
    \x_l_I_V_33_reg_1489[29]_i_2 
       (.I0(x_l_I_V_31_reg_1472[26]),
        .I1(x_l_I_V_31_reg_1472[27]),
        .I2(icmp_ln443_1_reg_1478),
        .I3(x_l_I_V_31_reg_1472[28]),
        .I4(sub_ln212_reg_1484[0]),
        .O(\x_l_I_V_33_reg_1489[29]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'hEEE111E1)) 
    \x_l_I_V_33_reg_1489[30]_i_1 
       (.I0(\res_I_V_32_reg_1495[13]_i_2_n_0 ),
        .I1(\x_l_I_V_33_reg_1489[30]_i_2_n_0 ),
        .I2(sub_ln212_reg_1484[2]),
        .I3(icmp_ln443_1_reg_1478),
        .I4(x_l_I_V_31_reg_1472[30]),
        .O(p_Result_56_fu_452_p4[6]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'hE8EEE888)) 
    \x_l_I_V_33_reg_1489[30]_i_2 
       (.I0(\x_l_I_V_33_reg_1489[29]_i_2_n_0 ),
        .I1(icmp_ln443_reg_1467),
        .I2(x_l_I_V_31_reg_1472[29]),
        .I3(icmp_ln443_1_reg_1478),
        .I4(sub_ln212_reg_1484[1]),
        .O(\x_l_I_V_33_reg_1489[30]_i_2_n_0 ));
  (* srl_bus_name = "inst/\grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_33_reg_1489_reg " *) 
  (* srl_name = "inst/\grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_33_reg_1489_reg[16]_srl3 " *) 
  SRL16E \x_l_I_V_33_reg_1489_reg[16]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(Q[16]),
        .Q(\x_l_I_V_33_reg_1489_reg[16]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_33_reg_1489_reg " *) 
  (* srl_name = "inst/\grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_33_reg_1489_reg[17]_srl3 " *) 
  SRL16E \x_l_I_V_33_reg_1489_reg[17]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(Q[17]),
        .Q(\x_l_I_V_33_reg_1489_reg[17]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_33_reg_1489_reg " *) 
  (* srl_name = "inst/\grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_33_reg_1489_reg[18]_srl3 " *) 
  SRL16E \x_l_I_V_33_reg_1489_reg[18]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(Q[18]),
        .Q(\x_l_I_V_33_reg_1489_reg[18]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_33_reg_1489_reg " *) 
  (* srl_name = "inst/\grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_33_reg_1489_reg[19]_srl3 " *) 
  SRL16E \x_l_I_V_33_reg_1489_reg[19]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(Q[19]),
        .Q(\x_l_I_V_33_reg_1489_reg[19]_srl3_n_0 ));
  FDRE \x_l_I_V_33_reg_1489_reg[20]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_l_I_V_31_reg_1472_reg[20]_srl2_n_0 ),
        .Q(x_l_I_V_33_reg_1489[20]),
        .R(1'b0));
  FDRE \x_l_I_V_33_reg_1489_reg[21]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_l_I_V_31_reg_1472_reg[21]_srl2_n_0 ),
        .Q(x_l_I_V_33_reg_1489[21]),
        .R(1'b0));
  FDRE \x_l_I_V_33_reg_1489_reg[22]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_l_I_V_31_reg_1472_reg[22]_srl2_n_0 ),
        .Q(x_l_I_V_33_reg_1489[22]),
        .R(1'b0));
  FDRE \x_l_I_V_33_reg_1489_reg[23]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_l_I_V_31_reg_1472_reg[23]_srl2_n_0 ),
        .Q(x_l_I_V_33_reg_1489[23]),
        .R(1'b0));
  FDRE \x_l_I_V_33_reg_1489_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_l_I_V_31_reg_1472[24]),
        .Q(x_l_I_V_33_reg_1489[24]),
        .R(1'b0));
  FDRE \x_l_I_V_33_reg_1489_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_l_I_V_31_reg_1472[25]),
        .Q(x_l_I_V_33_reg_1489[25]),
        .R(1'b0));
  FDRE \x_l_I_V_33_reg_1489_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_56_fu_452_p4[2]),
        .Q(x_l_I_V_33_reg_1489[26]),
        .R(1'b0));
  FDRE \x_l_I_V_33_reg_1489_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_56_fu_452_p4[3]),
        .Q(x_l_I_V_33_reg_1489[27]),
        .R(1'b0));
  FDRE \x_l_I_V_33_reg_1489_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_56_fu_452_p4[4]),
        .Q(x_l_I_V_33_reg_1489[28]),
        .R(1'b0));
  FDRE \x_l_I_V_33_reg_1489_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_56_fu_452_p4[5]),
        .Q(x_l_I_V_33_reg_1489[29]),
        .R(1'b0));
  FDRE \x_l_I_V_33_reg_1489_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_56_fu_452_p4[6]),
        .Q(x_l_I_V_33_reg_1489[30]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \x_l_I_V_35_reg_1512[22]_i_1 
       (.I0(\res_I_V_34_reg_1518_reg[11]_i_2_n_0 ),
        .I1(x_l_I_V_33_reg_1489[22]),
        .O(\x_l_I_V_35_reg_1512[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_l_I_V_35_reg_1512[23]_i_1 
       (.I0(x_l_I_V_33_reg_1489[23]),
        .I1(\res_I_V_34_reg_1518_reg[11]_i_2_n_0 ),
        .I2(sub_ln212_3_fu_547_p2[1]),
        .O(p_Result_62_fu_609_p4[3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \x_l_I_V_35_reg_1512[24]_i_1 
       (.I0(x_l_I_V_33_reg_1489[24]),
        .I1(icmp_ln443_3_reg_1501),
        .I2(sub_ln212_2_reg_1507[0]),
        .I3(\res_I_V_34_reg_1518_reg[11]_i_2_n_0 ),
        .I4(sub_ln212_3_fu_547_p2[2]),
        .O(p_Result_62_fu_609_p4[4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \x_l_I_V_35_reg_1512[25]_i_1 
       (.I0(x_l_I_V_33_reg_1489[25]),
        .I1(icmp_ln443_3_reg_1501),
        .I2(sub_ln212_2_reg_1507[1]),
        .I3(\res_I_V_34_reg_1518_reg[11]_i_2_n_0 ),
        .I4(sub_ln212_3_fu_547_p2[3]),
        .O(p_Result_62_fu_609_p4[5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \x_l_I_V_35_reg_1512[26]_i_1 
       (.I0(x_l_I_V_33_reg_1489[26]),
        .I1(icmp_ln443_3_reg_1501),
        .I2(sub_ln212_2_reg_1507[2]),
        .I3(\res_I_V_34_reg_1518_reg[11]_i_2_n_0 ),
        .I4(sub_ln212_3_fu_547_p2[4]),
        .O(p_Result_62_fu_609_p4[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \x_l_I_V_35_reg_1512[26]_i_3 
       (.I0(x_l_I_V_33_reg_1489[26]),
        .I1(icmp_ln443_3_reg_1501),
        .I2(sub_ln212_2_reg_1507[2]),
        .O(\x_l_I_V_35_reg_1512[26]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \x_l_I_V_35_reg_1512[26]_i_4 
       (.I0(x_l_I_V_33_reg_1489[25]),
        .I1(icmp_ln443_3_reg_1501),
        .I2(sub_ln212_2_reg_1507[1]),
        .O(p_Result_59_fu_527_p4[3]));
  LUT4 #(
    .INIT(16'hE21D)) 
    \x_l_I_V_35_reg_1512[26]_i_5 
       (.I0(sub_ln212_2_reg_1507[2]),
        .I1(icmp_ln443_3_reg_1501),
        .I2(x_l_I_V_33_reg_1489[26]),
        .I3(res_I_V_32_reg_1495[14]),
        .O(\x_l_I_V_35_reg_1512[26]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hE21D)) 
    \x_l_I_V_35_reg_1512[26]_i_6 
       (.I0(sub_ln212_2_reg_1507[1]),
        .I1(icmp_ln443_3_reg_1501),
        .I2(x_l_I_V_33_reg_1489[25]),
        .I3(res_I_V_32_reg_1495[13]),
        .O(\x_l_I_V_35_reg_1512[26]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \x_l_I_V_35_reg_1512[26]_i_7 
       (.I0(sub_ln212_2_reg_1507[0]),
        .I1(x_l_I_V_33_reg_1489[24]),
        .I2(icmp_ln443_3_reg_1501),
        .O(\x_l_I_V_35_reg_1512[26]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_l_I_V_35_reg_1512[26]_i_8 
       (.I0(x_l_I_V_33_reg_1489[23]),
        .O(\x_l_I_V_35_reg_1512[26]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \x_l_I_V_35_reg_1512[27]_i_1 
       (.I0(x_l_I_V_33_reg_1489[27]),
        .I1(icmp_ln443_3_reg_1501),
        .I2(sub_ln212_2_reg_1507[3]),
        .I3(\res_I_V_34_reg_1518_reg[11]_i_2_n_0 ),
        .I4(sub_ln212_3_fu_547_p2[5]),
        .O(p_Result_62_fu_609_p4[7]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \x_l_I_V_35_reg_1512[28]_i_1 
       (.I0(x_l_I_V_33_reg_1489[28]),
        .I1(icmp_ln443_3_reg_1501),
        .I2(sub_ln212_2_reg_1507[4]),
        .I3(\res_I_V_34_reg_1518_reg[11]_i_2_n_0 ),
        .I4(sub_ln212_3_fu_547_p2[6]),
        .O(p_Result_62_fu_609_p4[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \x_l_I_V_35_reg_1512[28]_i_3 
       (.I0(x_l_I_V_33_reg_1489[27]),
        .I1(icmp_ln443_3_reg_1501),
        .I2(sub_ln212_2_reg_1507[3]),
        .O(\x_l_I_V_35_reg_1512[28]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \x_l_I_V_35_reg_1512[28]_i_4 
       (.I0(sub_ln212_2_reg_1507[5]),
        .I1(icmp_ln443_3_reg_1501),
        .I2(x_l_I_V_33_reg_1489[29]),
        .O(\x_l_I_V_35_reg_1512[28]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \x_l_I_V_35_reg_1512[28]_i_5 
       (.I0(sub_ln212_2_reg_1507[4]),
        .I1(icmp_ln443_3_reg_1501),
        .I2(x_l_I_V_33_reg_1489[28]),
        .O(\x_l_I_V_35_reg_1512[28]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hE21D)) 
    \x_l_I_V_35_reg_1512[28]_i_6 
       (.I0(sub_ln212_2_reg_1507[3]),
        .I1(icmp_ln443_3_reg_1501),
        .I2(x_l_I_V_33_reg_1489[27]),
        .I3(res_I_V_32_reg_1495[15]),
        .O(\x_l_I_V_35_reg_1512[28]_i_6_n_0 ));
  (* srl_bus_name = "inst/\grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_35_reg_1512_reg " *) 
  (* srl_name = "inst/\grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_35_reg_1512_reg[12]_srl4 " *) 
  SRL16E \x_l_I_V_35_reg_1512_reg[12]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(Q[12]),
        .Q(\x_l_I_V_35_reg_1512_reg[12]_srl4_n_0 ));
  (* srl_bus_name = "inst/\grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_35_reg_1512_reg " *) 
  (* srl_name = "inst/\grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_35_reg_1512_reg[13]_srl4 " *) 
  SRL16E \x_l_I_V_35_reg_1512_reg[13]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(Q[13]),
        .Q(\x_l_I_V_35_reg_1512_reg[13]_srl4_n_0 ));
  (* srl_bus_name = "inst/\grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_35_reg_1512_reg " *) 
  (* srl_name = "inst/\grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_35_reg_1512_reg[14]_srl4 " *) 
  SRL16E \x_l_I_V_35_reg_1512_reg[14]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(Q[14]),
        .Q(\x_l_I_V_35_reg_1512_reg[14]_srl4_n_0 ));
  (* srl_bus_name = "inst/\grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_35_reg_1512_reg " *) 
  (* srl_name = "inst/\grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_35_reg_1512_reg[15]_srl4 " *) 
  SRL16E \x_l_I_V_35_reg_1512_reg[15]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(Q[15]),
        .Q(\x_l_I_V_35_reg_1512_reg[15]_srl4_n_0 ));
  FDRE \x_l_I_V_35_reg_1512_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_l_I_V_33_reg_1489_reg[16]_srl3_n_0 ),
        .Q(x_l_I_V_35_reg_1512[16]),
        .R(1'b0));
  FDRE \x_l_I_V_35_reg_1512_reg[17]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_l_I_V_33_reg_1489_reg[17]_srl3_n_0 ),
        .Q(x_l_I_V_35_reg_1512[17]),
        .R(1'b0));
  FDRE \x_l_I_V_35_reg_1512_reg[18]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_l_I_V_33_reg_1489_reg[18]_srl3_n_0 ),
        .Q(x_l_I_V_35_reg_1512[18]),
        .R(1'b0));
  FDRE \x_l_I_V_35_reg_1512_reg[19]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_l_I_V_33_reg_1489_reg[19]_srl3_n_0 ),
        .Q(x_l_I_V_35_reg_1512[19]),
        .R(1'b0));
  FDRE \x_l_I_V_35_reg_1512_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_l_I_V_33_reg_1489[20]),
        .Q(x_l_I_V_35_reg_1512[20]),
        .R(1'b0));
  FDRE \x_l_I_V_35_reg_1512_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_l_I_V_33_reg_1489[21]),
        .Q(x_l_I_V_35_reg_1512[21]),
        .R(1'b0));
  FDRE \x_l_I_V_35_reg_1512_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_l_I_V_35_reg_1512[22]_i_1_n_0 ),
        .Q(x_l_I_V_35_reg_1512[22]),
        .R(1'b0));
  FDRE \x_l_I_V_35_reg_1512_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_62_fu_609_p4[3]),
        .Q(x_l_I_V_35_reg_1512[23]),
        .R(1'b0));
  FDRE \x_l_I_V_35_reg_1512_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_62_fu_609_p4[4]),
        .Q(x_l_I_V_35_reg_1512[24]),
        .R(1'b0));
  FDRE \x_l_I_V_35_reg_1512_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_62_fu_609_p4[5]),
        .Q(x_l_I_V_35_reg_1512[25]),
        .R(1'b0));
  FDRE \x_l_I_V_35_reg_1512_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_62_fu_609_p4[6]),
        .Q(x_l_I_V_35_reg_1512[26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_l_I_V_35_reg_1512_reg[26]_i_2 
       (.CI(1'b0),
        .CO({\x_l_I_V_35_reg_1512_reg[26]_i_2_n_0 ,\x_l_I_V_35_reg_1512_reg[26]_i_2_n_1 ,\x_l_I_V_35_reg_1512_reg[26]_i_2_n_2 ,\x_l_I_V_35_reg_1512_reg[26]_i_2_n_3 }),
        .CYINIT(x_l_I_V_33_reg_1489[22]),
        .DI({\x_l_I_V_35_reg_1512[26]_i_3_n_0 ,p_Result_59_fu_527_p4[3],icmp_ln443_3_reg_1501,x_l_I_V_33_reg_1489[23]}),
        .O(sub_ln212_3_fu_547_p2[4:1]),
        .S({\x_l_I_V_35_reg_1512[26]_i_5_n_0 ,\x_l_I_V_35_reg_1512[26]_i_6_n_0 ,\x_l_I_V_35_reg_1512[26]_i_7_n_0 ,\x_l_I_V_35_reg_1512[26]_i_8_n_0 }));
  FDRE \x_l_I_V_35_reg_1512_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_62_fu_609_p4[7]),
        .Q(x_l_I_V_35_reg_1512[27]),
        .R(1'b0));
  FDRE \x_l_I_V_35_reg_1512_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_62_fu_609_p4[8]),
        .Q(x_l_I_V_35_reg_1512[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_l_I_V_35_reg_1512_reg[28]_i_2 
       (.CI(\x_l_I_V_35_reg_1512_reg[26]_i_2_n_0 ),
        .CO({\NLW_x_l_I_V_35_reg_1512_reg[28]_i_2_CO_UNCONNECTED [3:2],\x_l_I_V_35_reg_1512_reg[28]_i_2_n_2 ,\x_l_I_V_35_reg_1512_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,\x_l_I_V_35_reg_1512[28]_i_3_n_0 }),
        .O({\NLW_x_l_I_V_35_reg_1512_reg[28]_i_2_O_UNCONNECTED [3],sub_ln212_3_fu_547_p2[7:5]}),
        .S({1'b0,\x_l_I_V_35_reg_1512[28]_i_4_n_0 ,\x_l_I_V_35_reg_1512[28]_i_5_n_0 ,\x_l_I_V_35_reg_1512[28]_i_6_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \x_l_I_V_36_reg_1535[18]_i_1 
       (.I0(\res_I_V_reg_1541_reg[9]_i_2_n_3 ),
        .I1(x_l_I_V_35_reg_1512[18]),
        .O(\x_l_I_V_36_reg_1535[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_l_I_V_36_reg_1535[19]_i_1 
       (.I0(x_l_I_V_35_reg_1512[19]),
        .I1(\res_I_V_reg_1541_reg[9]_i_2_n_3 ),
        .I2(sub_ln212_5_fu_704_p2[1]),
        .O(p_Result_68_fu_766_p4[3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \x_l_I_V_36_reg_1535[20]_i_1 
       (.I0(x_l_I_V_35_reg_1512[20]),
        .I1(icmp_ln443_5_reg_1524),
        .I2(sub_ln212_4_reg_1530[0]),
        .I3(\res_I_V_reg_1541_reg[9]_i_2_n_3 ),
        .I4(sub_ln212_5_fu_704_p2[2]),
        .O(p_Result_68_fu_766_p4[4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \x_l_I_V_36_reg_1535[21]_i_1 
       (.I0(x_l_I_V_35_reg_1512[21]),
        .I1(icmp_ln443_5_reg_1524),
        .I2(sub_ln212_4_reg_1530[1]),
        .I3(\res_I_V_reg_1541_reg[9]_i_2_n_3 ),
        .I4(sub_ln212_5_fu_704_p2[3]),
        .O(p_Result_68_fu_766_p4[5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \x_l_I_V_36_reg_1535[22]_i_1 
       (.I0(x_l_I_V_35_reg_1512[22]),
        .I1(icmp_ln443_5_reg_1524),
        .I2(sub_ln212_4_reg_1530[2]),
        .I3(\res_I_V_reg_1541_reg[9]_i_2_n_3 ),
        .I4(sub_ln212_5_fu_704_p2[4]),
        .O(p_Result_68_fu_766_p4[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \x_l_I_V_36_reg_1535[22]_i_3 
       (.I0(x_l_I_V_35_reg_1512[22]),
        .I1(icmp_ln443_5_reg_1524),
        .I2(sub_ln212_4_reg_1530[2]),
        .O(p_Result_65_fu_684_p4[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \x_l_I_V_36_reg_1535[22]_i_4 
       (.I0(x_l_I_V_35_reg_1512[21]),
        .I1(icmp_ln443_5_reg_1524),
        .I2(sub_ln212_4_reg_1530[1]),
        .O(p_Result_65_fu_684_p4[3]));
  LUT4 #(
    .INIT(16'hE21D)) 
    \x_l_I_V_36_reg_1535[22]_i_5 
       (.I0(sub_ln212_4_reg_1530[2]),
        .I1(icmp_ln443_5_reg_1524),
        .I2(x_l_I_V_35_reg_1512[22]),
        .I3(res_I_V_34_reg_1518[12]),
        .O(\x_l_I_V_36_reg_1535[22]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hE21D)) 
    \x_l_I_V_36_reg_1535[22]_i_6 
       (.I0(sub_ln212_4_reg_1530[1]),
        .I1(icmp_ln443_5_reg_1524),
        .I2(x_l_I_V_35_reg_1512[21]),
        .I3(res_I_V_34_reg_1518[11]),
        .O(\x_l_I_V_36_reg_1535[22]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \x_l_I_V_36_reg_1535[22]_i_7 
       (.I0(sub_ln212_4_reg_1530[0]),
        .I1(x_l_I_V_35_reg_1512[20]),
        .I2(icmp_ln443_5_reg_1524),
        .O(\x_l_I_V_36_reg_1535[22]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_l_I_V_36_reg_1535[22]_i_8 
       (.I0(x_l_I_V_35_reg_1512[19]),
        .O(\x_l_I_V_36_reg_1535[22]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \x_l_I_V_36_reg_1535[23]_i_1 
       (.I0(x_l_I_V_35_reg_1512[23]),
        .I1(icmp_ln443_5_reg_1524),
        .I2(sub_ln212_4_reg_1530[3]),
        .I3(\res_I_V_reg_1541_reg[9]_i_2_n_3 ),
        .I4(sub_ln212_5_fu_704_p2[5]),
        .O(p_Result_68_fu_766_p4[7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \x_l_I_V_36_reg_1535[24]_i_1 
       (.I0(x_l_I_V_35_reg_1512[24]),
        .I1(icmp_ln443_5_reg_1524),
        .I2(sub_ln212_4_reg_1530[4]),
        .I3(\res_I_V_reg_1541_reg[9]_i_2_n_3 ),
        .I4(sub_ln212_5_fu_704_p2[6]),
        .O(p_Result_68_fu_766_p4[8]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \x_l_I_V_36_reg_1535[25]_i_1 
       (.I0(x_l_I_V_35_reg_1512[25]),
        .I1(icmp_ln443_5_reg_1524),
        .I2(sub_ln212_4_reg_1530[5]),
        .I3(\res_I_V_reg_1541_reg[9]_i_2_n_3 ),
        .I4(sub_ln212_5_fu_704_p2[7]),
        .O(p_Result_68_fu_766_p4[9]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \x_l_I_V_36_reg_1535[26]_i_1 
       (.I0(x_l_I_V_35_reg_1512[26]),
        .I1(icmp_ln443_5_reg_1524),
        .I2(sub_ln212_4_reg_1530[6]),
        .I3(\res_I_V_reg_1541_reg[9]_i_2_n_3 ),
        .I4(sub_ln212_5_fu_704_p2[8]),
        .O(p_Result_68_fu_766_p4[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \x_l_I_V_36_reg_1535[26]_i_3 
       (.I0(x_l_I_V_35_reg_1512[25]),
        .I1(icmp_ln443_5_reg_1524),
        .I2(sub_ln212_4_reg_1530[5]),
        .O(\x_l_I_V_36_reg_1535[26]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \x_l_I_V_36_reg_1535[26]_i_4 
       (.I0(x_l_I_V_35_reg_1512[24]),
        .I1(icmp_ln443_5_reg_1524),
        .I2(sub_ln212_4_reg_1530[4]),
        .O(\x_l_I_V_36_reg_1535[26]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \x_l_I_V_36_reg_1535[26]_i_5 
       (.I0(x_l_I_V_35_reg_1512[23]),
        .I1(icmp_ln443_5_reg_1524),
        .I2(sub_ln212_4_reg_1530[3]),
        .O(\x_l_I_V_36_reg_1535[26]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \x_l_I_V_36_reg_1535[26]_i_6 
       (.I0(sub_ln212_4_reg_1530[6]),
        .I1(icmp_ln443_5_reg_1524),
        .I2(x_l_I_V_35_reg_1512[26]),
        .O(\x_l_I_V_36_reg_1535[26]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hE21D)) 
    \x_l_I_V_36_reg_1535[26]_i_7 
       (.I0(sub_ln212_4_reg_1530[5]),
        .I1(icmp_ln443_5_reg_1524),
        .I2(x_l_I_V_35_reg_1512[25]),
        .I3(res_I_V_34_reg_1518[15]),
        .O(\x_l_I_V_36_reg_1535[26]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hE21D)) 
    \x_l_I_V_36_reg_1535[26]_i_8 
       (.I0(sub_ln212_4_reg_1530[4]),
        .I1(icmp_ln443_5_reg_1524),
        .I2(x_l_I_V_35_reg_1512[24]),
        .I3(res_I_V_34_reg_1518[14]),
        .O(\x_l_I_V_36_reg_1535[26]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hE21D)) 
    \x_l_I_V_36_reg_1535[26]_i_9 
       (.I0(sub_ln212_4_reg_1530[3]),
        .I1(icmp_ln443_5_reg_1524),
        .I2(x_l_I_V_35_reg_1512[23]),
        .I3(res_I_V_34_reg_1518[13]),
        .O(\x_l_I_V_36_reg_1535[26]_i_9_n_0 ));
  (* srl_bus_name = "inst/\grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_36_reg_1535_reg " *) 
  (* srl_name = "inst/\grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_36_reg_1535_reg[10]_srl5 " *) 
  SRL16E \x_l_I_V_36_reg_1535_reg[10]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(Q[10]),
        .Q(\x_l_I_V_36_reg_1535_reg[10]_srl5_n_0 ));
  (* srl_bus_name = "inst/\grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_36_reg_1535_reg " *) 
  (* srl_name = "inst/\grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_36_reg_1535_reg[11]_srl5 " *) 
  SRL16E \x_l_I_V_36_reg_1535_reg[11]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(Q[11]),
        .Q(\x_l_I_V_36_reg_1535_reg[11]_srl5_n_0 ));
  FDRE \x_l_I_V_36_reg_1535_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_l_I_V_35_reg_1512_reg[12]_srl4_n_0 ),
        .Q(x_l_I_V_36_reg_1535[12]),
        .R(1'b0));
  FDRE \x_l_I_V_36_reg_1535_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_l_I_V_35_reg_1512_reg[13]_srl4_n_0 ),
        .Q(x_l_I_V_36_reg_1535[13]),
        .R(1'b0));
  FDRE \x_l_I_V_36_reg_1535_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_l_I_V_35_reg_1512_reg[14]_srl4_n_0 ),
        .Q(x_l_I_V_36_reg_1535[14]),
        .R(1'b0));
  FDRE \x_l_I_V_36_reg_1535_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_l_I_V_35_reg_1512_reg[15]_srl4_n_0 ),
        .Q(x_l_I_V_36_reg_1535[15]),
        .R(1'b0));
  FDRE \x_l_I_V_36_reg_1535_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_l_I_V_35_reg_1512[16]),
        .Q(x_l_I_V_36_reg_1535[16]),
        .R(1'b0));
  FDRE \x_l_I_V_36_reg_1535_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_l_I_V_35_reg_1512[17]),
        .Q(x_l_I_V_36_reg_1535[17]),
        .R(1'b0));
  FDRE \x_l_I_V_36_reg_1535_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_l_I_V_36_reg_1535[18]_i_1_n_0 ),
        .Q(x_l_I_V_36_reg_1535[18]),
        .R(1'b0));
  FDRE \x_l_I_V_36_reg_1535_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_68_fu_766_p4[3]),
        .Q(x_l_I_V_36_reg_1535[19]),
        .R(1'b0));
  FDRE \x_l_I_V_36_reg_1535_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_68_fu_766_p4[4]),
        .Q(x_l_I_V_36_reg_1535[20]),
        .R(1'b0));
  FDRE \x_l_I_V_36_reg_1535_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_68_fu_766_p4[5]),
        .Q(x_l_I_V_36_reg_1535[21]),
        .R(1'b0));
  FDRE \x_l_I_V_36_reg_1535_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_68_fu_766_p4[6]),
        .Q(x_l_I_V_36_reg_1535[22]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_l_I_V_36_reg_1535_reg[22]_i_2 
       (.CI(1'b0),
        .CO({\x_l_I_V_36_reg_1535_reg[22]_i_2_n_0 ,\x_l_I_V_36_reg_1535_reg[22]_i_2_n_1 ,\x_l_I_V_36_reg_1535_reg[22]_i_2_n_2 ,\x_l_I_V_36_reg_1535_reg[22]_i_2_n_3 }),
        .CYINIT(x_l_I_V_35_reg_1512[18]),
        .DI({p_Result_65_fu_684_p4[4:3],icmp_ln443_5_reg_1524,x_l_I_V_35_reg_1512[19]}),
        .O(sub_ln212_5_fu_704_p2[4:1]),
        .S({\x_l_I_V_36_reg_1535[22]_i_5_n_0 ,\x_l_I_V_36_reg_1535[22]_i_6_n_0 ,\x_l_I_V_36_reg_1535[22]_i_7_n_0 ,\x_l_I_V_36_reg_1535[22]_i_8_n_0 }));
  FDRE \x_l_I_V_36_reg_1535_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_68_fu_766_p4[7]),
        .Q(x_l_I_V_36_reg_1535[23]),
        .R(1'b0));
  FDRE \x_l_I_V_36_reg_1535_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_68_fu_766_p4[8]),
        .Q(x_l_I_V_36_reg_1535[24]),
        .R(1'b0));
  FDRE \x_l_I_V_36_reg_1535_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_68_fu_766_p4[9]),
        .Q(x_l_I_V_36_reg_1535[25]),
        .R(1'b0));
  FDRE \x_l_I_V_36_reg_1535_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_68_fu_766_p4[10]),
        .Q(x_l_I_V_36_reg_1535[26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_l_I_V_36_reg_1535_reg[26]_i_2 
       (.CI(\x_l_I_V_36_reg_1535_reg[22]_i_2_n_0 ),
        .CO({\x_l_I_V_36_reg_1535_reg[26]_i_2_n_0 ,\x_l_I_V_36_reg_1535_reg[26]_i_2_n_1 ,\x_l_I_V_36_reg_1535_reg[26]_i_2_n_2 ,\x_l_I_V_36_reg_1535_reg[26]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,\x_l_I_V_36_reg_1535[26]_i_3_n_0 ,\x_l_I_V_36_reg_1535[26]_i_4_n_0 ,\x_l_I_V_36_reg_1535[26]_i_5_n_0 }),
        .O(sub_ln212_5_fu_704_p2[8:5]),
        .S({\x_l_I_V_36_reg_1535[26]_i_6_n_0 ,\x_l_I_V_36_reg_1535[26]_i_7_n_0 ,\x_l_I_V_36_reg_1535[26]_i_8_n_0 ,\x_l_I_V_36_reg_1535[26]_i_9_n_0 }));
  (* srl_bus_name = "inst/\grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_36_reg_1535_reg " *) 
  (* srl_name = "inst/\grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_36_reg_1535_reg[8]_srl5 " *) 
  SRL16E \x_l_I_V_36_reg_1535_reg[8]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(Q[8]),
        .Q(\x_l_I_V_36_reg_1535_reg[8]_srl5_n_0 ));
  (* srl_bus_name = "inst/\grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_36_reg_1535_reg " *) 
  (* srl_name = "inst/\grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_36_reg_1535_reg[9]_srl5 " *) 
  SRL16E \x_l_I_V_36_reg_1535_reg[9]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(Q[9]),
        .Q(\x_l_I_V_36_reg_1535_reg[9]_srl5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \x_l_I_V_38_reg_1558[14]_i_1 
       (.I0(\res_I_V_37_reg_1564_reg[7]_i_2_n_2 ),
        .I1(x_l_I_V_36_reg_1535[14]),
        .O(\x_l_I_V_38_reg_1558[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_l_I_V_38_reg_1558[15]_i_1 
       (.I0(x_l_I_V_36_reg_1535[15]),
        .I1(\res_I_V_37_reg_1564_reg[7]_i_2_n_2 ),
        .I2(sub_ln212_7_fu_861_p2[1]),
        .O(p_Result_74_fu_923_p4[3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \x_l_I_V_38_reg_1558[16]_i_1 
       (.I0(x_l_I_V_36_reg_1535[16]),
        .I1(icmp_ln443_7_reg_1547),
        .I2(sub_ln212_6_reg_1553[0]),
        .I3(\res_I_V_37_reg_1564_reg[7]_i_2_n_2 ),
        .I4(sub_ln212_7_fu_861_p2[2]),
        .O(p_Result_74_fu_923_p4[4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \x_l_I_V_38_reg_1558[17]_i_1 
       (.I0(x_l_I_V_36_reg_1535[17]),
        .I1(icmp_ln443_7_reg_1547),
        .I2(sub_ln212_6_reg_1553[1]),
        .I3(\res_I_V_37_reg_1564_reg[7]_i_2_n_2 ),
        .I4(sub_ln212_7_fu_861_p2[3]),
        .O(p_Result_74_fu_923_p4[5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \x_l_I_V_38_reg_1558[18]_i_1 
       (.I0(x_l_I_V_36_reg_1535[18]),
        .I1(icmp_ln443_7_reg_1547),
        .I2(sub_ln212_6_reg_1553[2]),
        .I3(\res_I_V_37_reg_1564_reg[7]_i_2_n_2 ),
        .I4(sub_ln212_7_fu_861_p2[4]),
        .O(p_Result_74_fu_923_p4[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \x_l_I_V_38_reg_1558[18]_i_3 
       (.I0(x_l_I_V_36_reg_1535[18]),
        .I1(icmp_ln443_7_reg_1547),
        .I2(sub_ln212_6_reg_1553[2]),
        .O(p_Result_71_fu_841_p4[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \x_l_I_V_38_reg_1558[18]_i_4 
       (.I0(x_l_I_V_36_reg_1535[17]),
        .I1(icmp_ln443_7_reg_1547),
        .I2(sub_ln212_6_reg_1553[1]),
        .O(p_Result_71_fu_841_p4[3]));
  LUT4 #(
    .INIT(16'hE21D)) 
    \x_l_I_V_38_reg_1558[18]_i_5 
       (.I0(sub_ln212_6_reg_1553[2]),
        .I1(icmp_ln443_7_reg_1547),
        .I2(x_l_I_V_36_reg_1535[18]),
        .I3(res_I_V_reg_1541[10]),
        .O(\x_l_I_V_38_reg_1558[18]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hE21D)) 
    \x_l_I_V_38_reg_1558[18]_i_6 
       (.I0(sub_ln212_6_reg_1553[1]),
        .I1(icmp_ln443_7_reg_1547),
        .I2(x_l_I_V_36_reg_1535[17]),
        .I3(res_I_V_reg_1541[9]),
        .O(\x_l_I_V_38_reg_1558[18]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \x_l_I_V_38_reg_1558[18]_i_7 
       (.I0(sub_ln212_6_reg_1553[0]),
        .I1(x_l_I_V_36_reg_1535[16]),
        .I2(icmp_ln443_7_reg_1547),
        .O(\x_l_I_V_38_reg_1558[18]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_l_I_V_38_reg_1558[18]_i_8 
       (.I0(x_l_I_V_36_reg_1535[15]),
        .O(\x_l_I_V_38_reg_1558[18]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \x_l_I_V_38_reg_1558[19]_i_1 
       (.I0(x_l_I_V_36_reg_1535[19]),
        .I1(icmp_ln443_7_reg_1547),
        .I2(sub_ln212_6_reg_1553[3]),
        .I3(\res_I_V_37_reg_1564_reg[7]_i_2_n_2 ),
        .I4(sub_ln212_7_fu_861_p2[5]),
        .O(p_Result_74_fu_923_p4[7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \x_l_I_V_38_reg_1558[20]_i_1 
       (.I0(x_l_I_V_36_reg_1535[20]),
        .I1(icmp_ln443_7_reg_1547),
        .I2(sub_ln212_6_reg_1553[4]),
        .I3(\res_I_V_37_reg_1564_reg[7]_i_2_n_2 ),
        .I4(sub_ln212_7_fu_861_p2[6]),
        .O(p_Result_74_fu_923_p4[8]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \x_l_I_V_38_reg_1558[21]_i_1 
       (.I0(x_l_I_V_36_reg_1535[21]),
        .I1(icmp_ln443_7_reg_1547),
        .I2(sub_ln212_6_reg_1553[5]),
        .I3(\res_I_V_37_reg_1564_reg[7]_i_2_n_2 ),
        .I4(sub_ln212_7_fu_861_p2[7]),
        .O(p_Result_74_fu_923_p4[9]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \x_l_I_V_38_reg_1558[22]_i_1 
       (.I0(x_l_I_V_36_reg_1535[22]),
        .I1(icmp_ln443_7_reg_1547),
        .I2(sub_ln212_6_reg_1553[6]),
        .I3(\res_I_V_37_reg_1564_reg[7]_i_2_n_2 ),
        .I4(sub_ln212_7_fu_861_p2[8]),
        .O(p_Result_74_fu_923_p4[10]));
  LUT4 #(
    .INIT(16'hE21D)) 
    \x_l_I_V_38_reg_1558[22]_i_10 
       (.I0(sub_ln212_6_reg_1553[3]),
        .I1(icmp_ln443_7_reg_1547),
        .I2(x_l_I_V_36_reg_1535[19]),
        .I3(res_I_V_reg_1541[11]),
        .O(\x_l_I_V_38_reg_1558[22]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \x_l_I_V_38_reg_1558[22]_i_3 
       (.I0(x_l_I_V_36_reg_1535[22]),
        .I1(icmp_ln443_7_reg_1547),
        .I2(sub_ln212_6_reg_1553[6]),
        .O(\x_l_I_V_38_reg_1558[22]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \x_l_I_V_38_reg_1558[22]_i_4 
       (.I0(x_l_I_V_36_reg_1535[21]),
        .I1(icmp_ln443_7_reg_1547),
        .I2(sub_ln212_6_reg_1553[5]),
        .O(\x_l_I_V_38_reg_1558[22]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \x_l_I_V_38_reg_1558[22]_i_5 
       (.I0(x_l_I_V_36_reg_1535[20]),
        .I1(icmp_ln443_7_reg_1547),
        .I2(sub_ln212_6_reg_1553[4]),
        .O(p_Result_71_fu_841_p4[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \x_l_I_V_38_reg_1558[22]_i_6 
       (.I0(x_l_I_V_36_reg_1535[19]),
        .I1(icmp_ln443_7_reg_1547),
        .I2(sub_ln212_6_reg_1553[3]),
        .O(\x_l_I_V_38_reg_1558[22]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hE21D)) 
    \x_l_I_V_38_reg_1558[22]_i_7 
       (.I0(sub_ln212_6_reg_1553[6]),
        .I1(icmp_ln443_7_reg_1547),
        .I2(x_l_I_V_36_reg_1535[22]),
        .I3(res_I_V_reg_1541[14]),
        .O(\x_l_I_V_38_reg_1558[22]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hE21D)) 
    \x_l_I_V_38_reg_1558[22]_i_8 
       (.I0(sub_ln212_6_reg_1553[5]),
        .I1(icmp_ln443_7_reg_1547),
        .I2(x_l_I_V_36_reg_1535[21]),
        .I3(res_I_V_reg_1541[13]),
        .O(\x_l_I_V_38_reg_1558[22]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hE21D)) 
    \x_l_I_V_38_reg_1558[22]_i_9 
       (.I0(sub_ln212_6_reg_1553[4]),
        .I1(icmp_ln443_7_reg_1547),
        .I2(x_l_I_V_36_reg_1535[20]),
        .I3(res_I_V_reg_1541[12]),
        .O(\x_l_I_V_38_reg_1558[22]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \x_l_I_V_38_reg_1558[23]_i_1 
       (.I0(x_l_I_V_36_reg_1535[23]),
        .I1(icmp_ln443_7_reg_1547),
        .I2(sub_ln212_6_reg_1553[7]),
        .I3(\res_I_V_37_reg_1564_reg[7]_i_2_n_2 ),
        .I4(sub_ln212_7_fu_861_p2[9]),
        .O(p_Result_74_fu_923_p4[11]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \x_l_I_V_38_reg_1558[24]_i_1 
       (.I0(x_l_I_V_36_reg_1535[24]),
        .I1(icmp_ln443_7_reg_1547),
        .I2(sub_ln212_6_reg_1553[8]),
        .I3(\res_I_V_37_reg_1564_reg[7]_i_2_n_2 ),
        .I4(sub_ln212_7_fu_861_p2[10]),
        .O(p_Result_74_fu_923_p4[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \x_l_I_V_38_reg_1558[24]_i_3 
       (.I0(x_l_I_V_36_reg_1535[23]),
        .I1(icmp_ln443_7_reg_1547),
        .I2(sub_ln212_6_reg_1553[7]),
        .O(\x_l_I_V_38_reg_1558[24]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \x_l_I_V_38_reg_1558[24]_i_4 
       (.I0(sub_ln212_6_reg_1553[9]),
        .I1(icmp_ln443_7_reg_1547),
        .I2(x_l_I_V_36_reg_1535[25]),
        .O(\x_l_I_V_38_reg_1558[24]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \x_l_I_V_38_reg_1558[24]_i_5 
       (.I0(sub_ln212_6_reg_1553[8]),
        .I1(icmp_ln443_7_reg_1547),
        .I2(x_l_I_V_36_reg_1535[24]),
        .O(\x_l_I_V_38_reg_1558[24]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hE21D)) 
    \x_l_I_V_38_reg_1558[24]_i_6 
       (.I0(sub_ln212_6_reg_1553[7]),
        .I1(icmp_ln443_7_reg_1547),
        .I2(x_l_I_V_36_reg_1535[23]),
        .I3(res_I_V_reg_1541[15]),
        .O(\x_l_I_V_38_reg_1558[24]_i_6_n_0 ));
  FDRE \x_l_I_V_38_reg_1558_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_l_I_V_36_reg_1535_reg[10]_srl5_n_0 ),
        .Q(x_l_I_V_38_reg_1558[10]),
        .R(1'b0));
  FDRE \x_l_I_V_38_reg_1558_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_l_I_V_36_reg_1535_reg[11]_srl5_n_0 ),
        .Q(x_l_I_V_38_reg_1558[11]),
        .R(1'b0));
  FDRE \x_l_I_V_38_reg_1558_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_l_I_V_36_reg_1535[12]),
        .Q(x_l_I_V_38_reg_1558[12]),
        .R(1'b0));
  FDRE \x_l_I_V_38_reg_1558_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_l_I_V_36_reg_1535[13]),
        .Q(x_l_I_V_38_reg_1558[13]),
        .R(1'b0));
  FDRE \x_l_I_V_38_reg_1558_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_l_I_V_38_reg_1558[14]_i_1_n_0 ),
        .Q(x_l_I_V_38_reg_1558[14]),
        .R(1'b0));
  FDRE \x_l_I_V_38_reg_1558_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_74_fu_923_p4[3]),
        .Q(x_l_I_V_38_reg_1558[15]),
        .R(1'b0));
  FDRE \x_l_I_V_38_reg_1558_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_74_fu_923_p4[4]),
        .Q(x_l_I_V_38_reg_1558[16]),
        .R(1'b0));
  FDRE \x_l_I_V_38_reg_1558_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_74_fu_923_p4[5]),
        .Q(x_l_I_V_38_reg_1558[17]),
        .R(1'b0));
  FDRE \x_l_I_V_38_reg_1558_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_74_fu_923_p4[6]),
        .Q(x_l_I_V_38_reg_1558[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_l_I_V_38_reg_1558_reg[18]_i_2 
       (.CI(1'b0),
        .CO({\x_l_I_V_38_reg_1558_reg[18]_i_2_n_0 ,\x_l_I_V_38_reg_1558_reg[18]_i_2_n_1 ,\x_l_I_V_38_reg_1558_reg[18]_i_2_n_2 ,\x_l_I_V_38_reg_1558_reg[18]_i_2_n_3 }),
        .CYINIT(x_l_I_V_36_reg_1535[14]),
        .DI({p_Result_71_fu_841_p4[4:3],icmp_ln443_7_reg_1547,x_l_I_V_36_reg_1535[15]}),
        .O(sub_ln212_7_fu_861_p2[4:1]),
        .S({\x_l_I_V_38_reg_1558[18]_i_5_n_0 ,\x_l_I_V_38_reg_1558[18]_i_6_n_0 ,\x_l_I_V_38_reg_1558[18]_i_7_n_0 ,\x_l_I_V_38_reg_1558[18]_i_8_n_0 }));
  FDRE \x_l_I_V_38_reg_1558_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_74_fu_923_p4[7]),
        .Q(x_l_I_V_38_reg_1558[19]),
        .R(1'b0));
  FDRE \x_l_I_V_38_reg_1558_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_74_fu_923_p4[8]),
        .Q(x_l_I_V_38_reg_1558[20]),
        .R(1'b0));
  FDRE \x_l_I_V_38_reg_1558_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_74_fu_923_p4[9]),
        .Q(x_l_I_V_38_reg_1558[21]),
        .R(1'b0));
  FDRE \x_l_I_V_38_reg_1558_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_74_fu_923_p4[10]),
        .Q(x_l_I_V_38_reg_1558[22]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_l_I_V_38_reg_1558_reg[22]_i_2 
       (.CI(\x_l_I_V_38_reg_1558_reg[18]_i_2_n_0 ),
        .CO({\x_l_I_V_38_reg_1558_reg[22]_i_2_n_0 ,\x_l_I_V_38_reg_1558_reg[22]_i_2_n_1 ,\x_l_I_V_38_reg_1558_reg[22]_i_2_n_2 ,\x_l_I_V_38_reg_1558_reg[22]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\x_l_I_V_38_reg_1558[22]_i_3_n_0 ,\x_l_I_V_38_reg_1558[22]_i_4_n_0 ,p_Result_71_fu_841_p4[6],\x_l_I_V_38_reg_1558[22]_i_6_n_0 }),
        .O(sub_ln212_7_fu_861_p2[8:5]),
        .S({\x_l_I_V_38_reg_1558[22]_i_7_n_0 ,\x_l_I_V_38_reg_1558[22]_i_8_n_0 ,\x_l_I_V_38_reg_1558[22]_i_9_n_0 ,\x_l_I_V_38_reg_1558[22]_i_10_n_0 }));
  FDRE \x_l_I_V_38_reg_1558_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_74_fu_923_p4[11]),
        .Q(x_l_I_V_38_reg_1558[23]),
        .R(1'b0));
  FDRE \x_l_I_V_38_reg_1558_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_74_fu_923_p4[12]),
        .Q(x_l_I_V_38_reg_1558[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_l_I_V_38_reg_1558_reg[24]_i_2 
       (.CI(\x_l_I_V_38_reg_1558_reg[22]_i_2_n_0 ),
        .CO({\NLW_x_l_I_V_38_reg_1558_reg[24]_i_2_CO_UNCONNECTED [3:2],\x_l_I_V_38_reg_1558_reg[24]_i_2_n_2 ,\x_l_I_V_38_reg_1558_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,\x_l_I_V_38_reg_1558[24]_i_3_n_0 }),
        .O({\NLW_x_l_I_V_38_reg_1558_reg[24]_i_2_O_UNCONNECTED [3],sub_ln212_7_fu_861_p2[11:9]}),
        .S({1'b0,\x_l_I_V_38_reg_1558[24]_i_4_n_0 ,\x_l_I_V_38_reg_1558[24]_i_5_n_0 ,\x_l_I_V_38_reg_1558[24]_i_6_n_0 }));
  (* srl_bus_name = "inst/\grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_38_reg_1558_reg " *) 
  (* srl_name = "inst/\grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_38_reg_1558_reg[4]_srl6 " *) 
  SRL16E \x_l_I_V_38_reg_1558_reg[4]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(Q[4]),
        .Q(\x_l_I_V_38_reg_1558_reg[4]_srl6_n_0 ));
  (* srl_bus_name = "inst/\grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_38_reg_1558_reg " *) 
  (* srl_name = "inst/\grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_38_reg_1558_reg[5]_srl6 " *) 
  SRL16E \x_l_I_V_38_reg_1558_reg[5]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(Q[5]),
        .Q(\x_l_I_V_38_reg_1558_reg[5]_srl6_n_0 ));
  (* srl_bus_name = "inst/\grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_38_reg_1558_reg " *) 
  (* srl_name = "inst/\grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_38_reg_1558_reg[6]_srl6 " *) 
  SRL16E \x_l_I_V_38_reg_1558_reg[6]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(Q[6]),
        .Q(\x_l_I_V_38_reg_1558_reg[6]_srl6_n_0 ));
  (* srl_bus_name = "inst/\grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_38_reg_1558_reg " *) 
  (* srl_name = "inst/\grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_38_reg_1558_reg[7]_srl6 " *) 
  SRL16E \x_l_I_V_38_reg_1558_reg[7]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(Q[7]),
        .Q(\x_l_I_V_38_reg_1558_reg[7]_srl6_n_0 ));
  FDRE \x_l_I_V_38_reg_1558_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_l_I_V_36_reg_1535_reg[8]_srl5_n_0 ),
        .Q(x_l_I_V_38_reg_1558[8]),
        .R(1'b0));
  FDRE \x_l_I_V_38_reg_1558_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_l_I_V_36_reg_1535_reg[9]_srl5_n_0 ),
        .Q(x_l_I_V_38_reg_1558[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \x_l_I_V_40_reg_1581[10]_i_1 
       (.I0(\res_I_V_39_reg_1587_reg[5]_i_2_n_1 ),
        .I1(x_l_I_V_38_reg_1558[10]),
        .O(\x_l_I_V_40_reg_1581[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_l_I_V_40_reg_1581[11]_i_1 
       (.I0(x_l_I_V_38_reg_1558[11]),
        .I1(\res_I_V_39_reg_1587_reg[5]_i_2_n_1 ),
        .I2(sub_ln212_9_fu_1018_p2[1]),
        .O(p_Result_80_fu_1080_p4[3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \x_l_I_V_40_reg_1581[12]_i_1 
       (.I0(x_l_I_V_38_reg_1558[12]),
        .I1(icmp_ln443_9_reg_1570),
        .I2(sub_ln212_8_reg_1576[0]),
        .I3(\res_I_V_39_reg_1587_reg[5]_i_2_n_1 ),
        .I4(sub_ln212_9_fu_1018_p2[2]),
        .O(p_Result_80_fu_1080_p4[4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \x_l_I_V_40_reg_1581[13]_i_1 
       (.I0(x_l_I_V_38_reg_1558[13]),
        .I1(icmp_ln443_9_reg_1570),
        .I2(sub_ln212_8_reg_1576[1]),
        .I3(\res_I_V_39_reg_1587_reg[5]_i_2_n_1 ),
        .I4(sub_ln212_9_fu_1018_p2[3]),
        .O(p_Result_80_fu_1080_p4[5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \x_l_I_V_40_reg_1581[14]_i_1 
       (.I0(x_l_I_V_38_reg_1558[14]),
        .I1(icmp_ln443_9_reg_1570),
        .I2(sub_ln212_8_reg_1576[2]),
        .I3(\res_I_V_39_reg_1587_reg[5]_i_2_n_1 ),
        .I4(sub_ln212_9_fu_1018_p2[4]),
        .O(p_Result_80_fu_1080_p4[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \x_l_I_V_40_reg_1581[14]_i_3 
       (.I0(x_l_I_V_38_reg_1558[14]),
        .I1(icmp_ln443_9_reg_1570),
        .I2(sub_ln212_8_reg_1576[2]),
        .O(p_Result_77_fu_998_p4[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \x_l_I_V_40_reg_1581[14]_i_4 
       (.I0(x_l_I_V_38_reg_1558[13]),
        .I1(icmp_ln443_9_reg_1570),
        .I2(sub_ln212_8_reg_1576[1]),
        .O(p_Result_77_fu_998_p4[3]));
  LUT4 #(
    .INIT(16'hE21D)) 
    \x_l_I_V_40_reg_1581[14]_i_5 
       (.I0(sub_ln212_8_reg_1576[2]),
        .I1(icmp_ln443_9_reg_1570),
        .I2(x_l_I_V_38_reg_1558[14]),
        .I3(res_I_V_37_reg_1564[8]),
        .O(\x_l_I_V_40_reg_1581[14]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hE21D)) 
    \x_l_I_V_40_reg_1581[14]_i_6 
       (.I0(sub_ln212_8_reg_1576[1]),
        .I1(icmp_ln443_9_reg_1570),
        .I2(x_l_I_V_38_reg_1558[13]),
        .I3(res_I_V_37_reg_1564[7]),
        .O(\x_l_I_V_40_reg_1581[14]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \x_l_I_V_40_reg_1581[14]_i_7 
       (.I0(sub_ln212_8_reg_1576[0]),
        .I1(x_l_I_V_38_reg_1558[12]),
        .I2(icmp_ln443_9_reg_1570),
        .O(\x_l_I_V_40_reg_1581[14]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_l_I_V_40_reg_1581[14]_i_8 
       (.I0(x_l_I_V_38_reg_1558[11]),
        .O(\x_l_I_V_40_reg_1581[14]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \x_l_I_V_40_reg_1581[15]_i_1 
       (.I0(x_l_I_V_38_reg_1558[15]),
        .I1(icmp_ln443_9_reg_1570),
        .I2(sub_ln212_8_reg_1576[3]),
        .I3(\res_I_V_39_reg_1587_reg[5]_i_2_n_1 ),
        .I4(sub_ln212_9_fu_1018_p2[5]),
        .O(p_Result_80_fu_1080_p4[7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \x_l_I_V_40_reg_1581[16]_i_1 
       (.I0(x_l_I_V_38_reg_1558[16]),
        .I1(icmp_ln443_9_reg_1570),
        .I2(sub_ln212_8_reg_1576[4]),
        .I3(\res_I_V_39_reg_1587_reg[5]_i_2_n_1 ),
        .I4(sub_ln212_9_fu_1018_p2[6]),
        .O(p_Result_80_fu_1080_p4[8]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \x_l_I_V_40_reg_1581[17]_i_1 
       (.I0(x_l_I_V_38_reg_1558[17]),
        .I1(icmp_ln443_9_reg_1570),
        .I2(sub_ln212_8_reg_1576[5]),
        .I3(\res_I_V_39_reg_1587_reg[5]_i_2_n_1 ),
        .I4(sub_ln212_9_fu_1018_p2[7]),
        .O(p_Result_80_fu_1080_p4[9]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \x_l_I_V_40_reg_1581[18]_i_1 
       (.I0(x_l_I_V_38_reg_1558[18]),
        .I1(icmp_ln443_9_reg_1570),
        .I2(sub_ln212_8_reg_1576[6]),
        .I3(\res_I_V_39_reg_1587_reg[5]_i_2_n_1 ),
        .I4(sub_ln212_9_fu_1018_p2[8]),
        .O(p_Result_80_fu_1080_p4[10]));
  LUT4 #(
    .INIT(16'hE21D)) 
    \x_l_I_V_40_reg_1581[18]_i_10 
       (.I0(sub_ln212_8_reg_1576[3]),
        .I1(icmp_ln443_9_reg_1570),
        .I2(x_l_I_V_38_reg_1558[15]),
        .I3(res_I_V_37_reg_1564[9]),
        .O(\x_l_I_V_40_reg_1581[18]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \x_l_I_V_40_reg_1581[18]_i_3 
       (.I0(x_l_I_V_38_reg_1558[18]),
        .I1(icmp_ln443_9_reg_1570),
        .I2(sub_ln212_8_reg_1576[6]),
        .O(p_Result_77_fu_998_p4[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \x_l_I_V_40_reg_1581[18]_i_4 
       (.I0(x_l_I_V_38_reg_1558[17]),
        .I1(icmp_ln443_9_reg_1570),
        .I2(sub_ln212_8_reg_1576[5]),
        .O(\x_l_I_V_40_reg_1581[18]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \x_l_I_V_40_reg_1581[18]_i_5 
       (.I0(x_l_I_V_38_reg_1558[16]),
        .I1(icmp_ln443_9_reg_1570),
        .I2(sub_ln212_8_reg_1576[4]),
        .O(p_Result_77_fu_998_p4[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \x_l_I_V_40_reg_1581[18]_i_6 
       (.I0(x_l_I_V_38_reg_1558[15]),
        .I1(icmp_ln443_9_reg_1570),
        .I2(sub_ln212_8_reg_1576[3]),
        .O(\x_l_I_V_40_reg_1581[18]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hE21D)) 
    \x_l_I_V_40_reg_1581[18]_i_7 
       (.I0(sub_ln212_8_reg_1576[6]),
        .I1(icmp_ln443_9_reg_1570),
        .I2(x_l_I_V_38_reg_1558[18]),
        .I3(res_I_V_37_reg_1564[12]),
        .O(\x_l_I_V_40_reg_1581[18]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hE21D)) 
    \x_l_I_V_40_reg_1581[18]_i_8 
       (.I0(sub_ln212_8_reg_1576[5]),
        .I1(icmp_ln443_9_reg_1570),
        .I2(x_l_I_V_38_reg_1558[17]),
        .I3(res_I_V_37_reg_1564[11]),
        .O(\x_l_I_V_40_reg_1581[18]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hE21D)) 
    \x_l_I_V_40_reg_1581[18]_i_9 
       (.I0(sub_ln212_8_reg_1576[4]),
        .I1(icmp_ln443_9_reg_1570),
        .I2(x_l_I_V_38_reg_1558[16]),
        .I3(res_I_V_37_reg_1564[10]),
        .O(\x_l_I_V_40_reg_1581[18]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \x_l_I_V_40_reg_1581[19]_i_1 
       (.I0(x_l_I_V_38_reg_1558[19]),
        .I1(icmp_ln443_9_reg_1570),
        .I2(sub_ln212_8_reg_1576[7]),
        .I3(\res_I_V_39_reg_1587_reg[5]_i_2_n_1 ),
        .I4(sub_ln212_9_fu_1018_p2[9]),
        .O(p_Result_80_fu_1080_p4[11]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \x_l_I_V_40_reg_1581[20]_i_1 
       (.I0(x_l_I_V_38_reg_1558[20]),
        .I1(icmp_ln443_9_reg_1570),
        .I2(sub_ln212_8_reg_1576[8]),
        .I3(\res_I_V_39_reg_1587_reg[5]_i_2_n_1 ),
        .I4(sub_ln212_9_fu_1018_p2[10]),
        .O(p_Result_80_fu_1080_p4[12]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \x_l_I_V_40_reg_1581[21]_i_1 
       (.I0(x_l_I_V_38_reg_1558[21]),
        .I1(icmp_ln443_9_reg_1570),
        .I2(sub_ln212_8_reg_1576[9]),
        .I3(\res_I_V_39_reg_1587_reg[5]_i_2_n_1 ),
        .I4(sub_ln212_9_fu_1018_p2[11]),
        .O(p_Result_80_fu_1080_p4[13]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \x_l_I_V_40_reg_1581[22]_i_1 
       (.I0(x_l_I_V_38_reg_1558[22]),
        .I1(icmp_ln443_9_reg_1570),
        .I2(sub_ln212_8_reg_1576[10]),
        .I3(\res_I_V_39_reg_1587_reg[5]_i_2_n_1 ),
        .I4(sub_ln212_9_fu_1018_p2[12]),
        .O(p_Result_80_fu_1080_p4[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \x_l_I_V_40_reg_1581[22]_i_3 
       (.I0(x_l_I_V_38_reg_1558[21]),
        .I1(icmp_ln443_9_reg_1570),
        .I2(sub_ln212_8_reg_1576[9]),
        .O(\x_l_I_V_40_reg_1581[22]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \x_l_I_V_40_reg_1581[22]_i_4 
       (.I0(x_l_I_V_38_reg_1558[20]),
        .I1(icmp_ln443_9_reg_1570),
        .I2(sub_ln212_8_reg_1576[8]),
        .O(\x_l_I_V_40_reg_1581[22]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \x_l_I_V_40_reg_1581[22]_i_5 
       (.I0(x_l_I_V_38_reg_1558[19]),
        .I1(icmp_ln443_9_reg_1570),
        .I2(sub_ln212_8_reg_1576[7]),
        .O(\x_l_I_V_40_reg_1581[22]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \x_l_I_V_40_reg_1581[22]_i_6 
       (.I0(sub_ln212_8_reg_1576[10]),
        .I1(icmp_ln443_9_reg_1570),
        .I2(x_l_I_V_38_reg_1558[22]),
        .O(\x_l_I_V_40_reg_1581[22]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hE21D)) 
    \x_l_I_V_40_reg_1581[22]_i_7 
       (.I0(sub_ln212_8_reg_1576[9]),
        .I1(icmp_ln443_9_reg_1570),
        .I2(x_l_I_V_38_reg_1558[21]),
        .I3(res_I_V_37_reg_1564[15]),
        .O(\x_l_I_V_40_reg_1581[22]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hE21D)) 
    \x_l_I_V_40_reg_1581[22]_i_8 
       (.I0(sub_ln212_8_reg_1576[8]),
        .I1(icmp_ln443_9_reg_1570),
        .I2(x_l_I_V_38_reg_1558[20]),
        .I3(res_I_V_37_reg_1564[14]),
        .O(\x_l_I_V_40_reg_1581[22]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hE21D)) 
    \x_l_I_V_40_reg_1581[22]_i_9 
       (.I0(sub_ln212_8_reg_1576[7]),
        .I1(icmp_ln443_9_reg_1570),
        .I2(x_l_I_V_38_reg_1558[19]),
        .I3(res_I_V_37_reg_1564[13]),
        .O(\x_l_I_V_40_reg_1581[22]_i_9_n_0 ));
  FDRE \x_l_I_V_40_reg_1581_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_l_I_V_40_reg_1581[10]_i_1_n_0 ),
        .Q(x_l_I_V_40_reg_1581[10]),
        .R(1'b0));
  FDRE \x_l_I_V_40_reg_1581_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_80_fu_1080_p4[3]),
        .Q(x_l_I_V_40_reg_1581[11]),
        .R(1'b0));
  FDRE \x_l_I_V_40_reg_1581_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_80_fu_1080_p4[4]),
        .Q(x_l_I_V_40_reg_1581[12]),
        .R(1'b0));
  FDRE \x_l_I_V_40_reg_1581_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_80_fu_1080_p4[5]),
        .Q(x_l_I_V_40_reg_1581[13]),
        .R(1'b0));
  FDRE \x_l_I_V_40_reg_1581_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_80_fu_1080_p4[6]),
        .Q(x_l_I_V_40_reg_1581[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_l_I_V_40_reg_1581_reg[14]_i_2 
       (.CI(1'b0),
        .CO({\x_l_I_V_40_reg_1581_reg[14]_i_2_n_0 ,\x_l_I_V_40_reg_1581_reg[14]_i_2_n_1 ,\x_l_I_V_40_reg_1581_reg[14]_i_2_n_2 ,\x_l_I_V_40_reg_1581_reg[14]_i_2_n_3 }),
        .CYINIT(x_l_I_V_38_reg_1558[10]),
        .DI({p_Result_77_fu_998_p4[4:3],icmp_ln443_9_reg_1570,x_l_I_V_38_reg_1558[11]}),
        .O(sub_ln212_9_fu_1018_p2[4:1]),
        .S({\x_l_I_V_40_reg_1581[14]_i_5_n_0 ,\x_l_I_V_40_reg_1581[14]_i_6_n_0 ,\x_l_I_V_40_reg_1581[14]_i_7_n_0 ,\x_l_I_V_40_reg_1581[14]_i_8_n_0 }));
  FDRE \x_l_I_V_40_reg_1581_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_80_fu_1080_p4[7]),
        .Q(x_l_I_V_40_reg_1581[15]),
        .R(1'b0));
  FDRE \x_l_I_V_40_reg_1581_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_80_fu_1080_p4[8]),
        .Q(x_l_I_V_40_reg_1581[16]),
        .R(1'b0));
  FDRE \x_l_I_V_40_reg_1581_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_80_fu_1080_p4[9]),
        .Q(x_l_I_V_40_reg_1581[17]),
        .R(1'b0));
  FDRE \x_l_I_V_40_reg_1581_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_80_fu_1080_p4[10]),
        .Q(x_l_I_V_40_reg_1581[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_l_I_V_40_reg_1581_reg[18]_i_2 
       (.CI(\x_l_I_V_40_reg_1581_reg[14]_i_2_n_0 ),
        .CO({\x_l_I_V_40_reg_1581_reg[18]_i_2_n_0 ,\x_l_I_V_40_reg_1581_reg[18]_i_2_n_1 ,\x_l_I_V_40_reg_1581_reg[18]_i_2_n_2 ,\x_l_I_V_40_reg_1581_reg[18]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({p_Result_77_fu_998_p4[8],\x_l_I_V_40_reg_1581[18]_i_4_n_0 ,p_Result_77_fu_998_p4[6],\x_l_I_V_40_reg_1581[18]_i_6_n_0 }),
        .O(sub_ln212_9_fu_1018_p2[8:5]),
        .S({\x_l_I_V_40_reg_1581[18]_i_7_n_0 ,\x_l_I_V_40_reg_1581[18]_i_8_n_0 ,\x_l_I_V_40_reg_1581[18]_i_9_n_0 ,\x_l_I_V_40_reg_1581[18]_i_10_n_0 }));
  FDRE \x_l_I_V_40_reg_1581_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_80_fu_1080_p4[11]),
        .Q(x_l_I_V_40_reg_1581[19]),
        .R(1'b0));
  FDRE \x_l_I_V_40_reg_1581_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_80_fu_1080_p4[12]),
        .Q(x_l_I_V_40_reg_1581[20]),
        .R(1'b0));
  FDRE \x_l_I_V_40_reg_1581_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_80_fu_1080_p4[13]),
        .Q(x_l_I_V_40_reg_1581[21]),
        .R(1'b0));
  FDRE \x_l_I_V_40_reg_1581_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_80_fu_1080_p4[14]),
        .Q(x_l_I_V_40_reg_1581[22]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_l_I_V_40_reg_1581_reg[22]_i_2 
       (.CI(\x_l_I_V_40_reg_1581_reg[18]_i_2_n_0 ),
        .CO({\x_l_I_V_40_reg_1581_reg[22]_i_2_n_0 ,\x_l_I_V_40_reg_1581_reg[22]_i_2_n_1 ,\x_l_I_V_40_reg_1581_reg[22]_i_2_n_2 ,\x_l_I_V_40_reg_1581_reg[22]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,\x_l_I_V_40_reg_1581[22]_i_3_n_0 ,\x_l_I_V_40_reg_1581[22]_i_4_n_0 ,\x_l_I_V_40_reg_1581[22]_i_5_n_0 }),
        .O(sub_ln212_9_fu_1018_p2[12:9]),
        .S({\x_l_I_V_40_reg_1581[22]_i_6_n_0 ,\x_l_I_V_40_reg_1581[22]_i_7_n_0 ,\x_l_I_V_40_reg_1581[22]_i_8_n_0 ,\x_l_I_V_40_reg_1581[22]_i_9_n_0 }));
  (* srl_bus_name = "inst/\grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_40_reg_1581_reg " *) 
  (* srl_name = "inst/\grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_40_reg_1581_reg[2]_srl7 " *) 
  SRL16E \x_l_I_V_40_reg_1581_reg[2]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(Q[2]),
        .Q(\x_l_I_V_40_reg_1581_reg[2]_srl7_n_0 ));
  (* srl_bus_name = "inst/\grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_40_reg_1581_reg " *) 
  (* srl_name = "inst/\grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_40_reg_1581_reg[3]_srl7 " *) 
  SRL16E \x_l_I_V_40_reg_1581_reg[3]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(Q[3]),
        .Q(\x_l_I_V_40_reg_1581_reg[3]_srl7_n_0 ));
  FDRE \x_l_I_V_40_reg_1581_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_l_I_V_38_reg_1558_reg[4]_srl6_n_0 ),
        .Q(x_l_I_V_40_reg_1581[4]),
        .R(1'b0));
  FDRE \x_l_I_V_40_reg_1581_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_l_I_V_38_reg_1558_reg[5]_srl6_n_0 ),
        .Q(x_l_I_V_40_reg_1581[5]),
        .R(1'b0));
  FDRE \x_l_I_V_40_reg_1581_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_l_I_V_38_reg_1558_reg[6]_srl6_n_0 ),
        .Q(x_l_I_V_40_reg_1581[6]),
        .R(1'b0));
  FDRE \x_l_I_V_40_reg_1581_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_l_I_V_38_reg_1558_reg[7]_srl6_n_0 ),
        .Q(x_l_I_V_40_reg_1581[7]),
        .R(1'b0));
  FDRE \x_l_I_V_40_reg_1581_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_l_I_V_38_reg_1558[8]),
        .Q(x_l_I_V_40_reg_1581[8]),
        .R(1'b0));
  FDRE \x_l_I_V_40_reg_1581_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_l_I_V_38_reg_1558[9]),
        .Q(x_l_I_V_40_reg_1581[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \x_l_I_V_42_reg_1604[10]_i_1 
       (.I0(x_l_I_V_40_reg_1581[10]),
        .I1(icmp_ln443_11_reg_1593),
        .I2(sub_ln212_10_reg_1599[2]),
        .I3(\res_I_V_41_reg_1610_reg[3]_i_2_n_0 ),
        .I4(sub_ln212_11_fu_1175_p2[4]),
        .O(p_Result_86_fu_1237_p4[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \x_l_I_V_42_reg_1604[10]_i_3 
       (.I0(x_l_I_V_40_reg_1581[10]),
        .I1(icmp_ln443_11_reg_1593),
        .I2(sub_ln212_10_reg_1599[2]),
        .O(p_Result_83_fu_1155_p4[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \x_l_I_V_42_reg_1604[10]_i_4 
       (.I0(x_l_I_V_40_reg_1581[9]),
        .I1(icmp_ln443_11_reg_1593),
        .I2(sub_ln212_10_reg_1599[1]),
        .O(p_Result_83_fu_1155_p4[3]));
  LUT4 #(
    .INIT(16'hE21D)) 
    \x_l_I_V_42_reg_1604[10]_i_5 
       (.I0(sub_ln212_10_reg_1599[2]),
        .I1(icmp_ln443_11_reg_1593),
        .I2(x_l_I_V_40_reg_1581[10]),
        .I3(res_I_V_39_reg_1587[6]),
        .O(\x_l_I_V_42_reg_1604[10]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hE21D)) 
    \x_l_I_V_42_reg_1604[10]_i_6 
       (.I0(sub_ln212_10_reg_1599[1]),
        .I1(icmp_ln443_11_reg_1593),
        .I2(x_l_I_V_40_reg_1581[9]),
        .I3(res_I_V_39_reg_1587[5]),
        .O(\x_l_I_V_42_reg_1604[10]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \x_l_I_V_42_reg_1604[10]_i_7 
       (.I0(sub_ln212_10_reg_1599[0]),
        .I1(x_l_I_V_40_reg_1581[8]),
        .I2(icmp_ln443_11_reg_1593),
        .O(\x_l_I_V_42_reg_1604[10]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_l_I_V_42_reg_1604[10]_i_8 
       (.I0(x_l_I_V_40_reg_1581[7]),
        .O(\x_l_I_V_42_reg_1604[10]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \x_l_I_V_42_reg_1604[11]_i_1 
       (.I0(x_l_I_V_40_reg_1581[11]),
        .I1(icmp_ln443_11_reg_1593),
        .I2(sub_ln212_10_reg_1599[3]),
        .I3(\res_I_V_41_reg_1610_reg[3]_i_2_n_0 ),
        .I4(sub_ln212_11_fu_1175_p2[5]),
        .O(p_Result_86_fu_1237_p4[7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \x_l_I_V_42_reg_1604[12]_i_1 
       (.I0(x_l_I_V_40_reg_1581[12]),
        .I1(icmp_ln443_11_reg_1593),
        .I2(sub_ln212_10_reg_1599[4]),
        .I3(\res_I_V_41_reg_1610_reg[3]_i_2_n_0 ),
        .I4(sub_ln212_11_fu_1175_p2[6]),
        .O(p_Result_86_fu_1237_p4[8]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \x_l_I_V_42_reg_1604[13]_i_1 
       (.I0(x_l_I_V_40_reg_1581[13]),
        .I1(icmp_ln443_11_reg_1593),
        .I2(sub_ln212_10_reg_1599[5]),
        .I3(\res_I_V_41_reg_1610_reg[3]_i_2_n_0 ),
        .I4(sub_ln212_11_fu_1175_p2[7]),
        .O(p_Result_86_fu_1237_p4[9]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \x_l_I_V_42_reg_1604[14]_i_1 
       (.I0(x_l_I_V_40_reg_1581[14]),
        .I1(icmp_ln443_11_reg_1593),
        .I2(sub_ln212_10_reg_1599[6]),
        .I3(\res_I_V_41_reg_1610_reg[3]_i_2_n_0 ),
        .I4(sub_ln212_11_fu_1175_p2[8]),
        .O(p_Result_86_fu_1237_p4[10]));
  LUT4 #(
    .INIT(16'hE21D)) 
    \x_l_I_V_42_reg_1604[14]_i_10 
       (.I0(sub_ln212_10_reg_1599[3]),
        .I1(icmp_ln443_11_reg_1593),
        .I2(x_l_I_V_40_reg_1581[11]),
        .I3(res_I_V_39_reg_1587[7]),
        .O(\x_l_I_V_42_reg_1604[14]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \x_l_I_V_42_reg_1604[14]_i_3 
       (.I0(x_l_I_V_40_reg_1581[14]),
        .I1(icmp_ln443_11_reg_1593),
        .I2(sub_ln212_10_reg_1599[6]),
        .O(p_Result_83_fu_1155_p4[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \x_l_I_V_42_reg_1604[14]_i_4 
       (.I0(x_l_I_V_40_reg_1581[13]),
        .I1(icmp_ln443_11_reg_1593),
        .I2(sub_ln212_10_reg_1599[5]),
        .O(\x_l_I_V_42_reg_1604[14]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \x_l_I_V_42_reg_1604[14]_i_5 
       (.I0(x_l_I_V_40_reg_1581[12]),
        .I1(icmp_ln443_11_reg_1593),
        .I2(sub_ln212_10_reg_1599[4]),
        .O(p_Result_83_fu_1155_p4[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \x_l_I_V_42_reg_1604[14]_i_6 
       (.I0(x_l_I_V_40_reg_1581[11]),
        .I1(icmp_ln443_11_reg_1593),
        .I2(sub_ln212_10_reg_1599[3]),
        .O(\x_l_I_V_42_reg_1604[14]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hE21D)) 
    \x_l_I_V_42_reg_1604[14]_i_7 
       (.I0(sub_ln212_10_reg_1599[6]),
        .I1(icmp_ln443_11_reg_1593),
        .I2(x_l_I_V_40_reg_1581[14]),
        .I3(res_I_V_39_reg_1587[10]),
        .O(\x_l_I_V_42_reg_1604[14]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hE21D)) 
    \x_l_I_V_42_reg_1604[14]_i_8 
       (.I0(sub_ln212_10_reg_1599[5]),
        .I1(icmp_ln443_11_reg_1593),
        .I2(x_l_I_V_40_reg_1581[13]),
        .I3(res_I_V_39_reg_1587[9]),
        .O(\x_l_I_V_42_reg_1604[14]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hE21D)) 
    \x_l_I_V_42_reg_1604[14]_i_9 
       (.I0(sub_ln212_10_reg_1599[4]),
        .I1(icmp_ln443_11_reg_1593),
        .I2(x_l_I_V_40_reg_1581[12]),
        .I3(res_I_V_39_reg_1587[8]),
        .O(\x_l_I_V_42_reg_1604[14]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \x_l_I_V_42_reg_1604[15]_i_1 
       (.I0(x_l_I_V_40_reg_1581[15]),
        .I1(icmp_ln443_11_reg_1593),
        .I2(sub_ln212_10_reg_1599[7]),
        .I3(\res_I_V_41_reg_1610_reg[3]_i_2_n_0 ),
        .I4(sub_ln212_11_fu_1175_p2[9]),
        .O(p_Result_86_fu_1237_p4[11]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \x_l_I_V_42_reg_1604[16]_i_1 
       (.I0(x_l_I_V_40_reg_1581[16]),
        .I1(icmp_ln443_11_reg_1593),
        .I2(sub_ln212_10_reg_1599[8]),
        .I3(\res_I_V_41_reg_1610_reg[3]_i_2_n_0 ),
        .I4(sub_ln212_11_fu_1175_p2[10]),
        .O(p_Result_86_fu_1237_p4[12]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \x_l_I_V_42_reg_1604[17]_i_1 
       (.I0(x_l_I_V_40_reg_1581[17]),
        .I1(icmp_ln443_11_reg_1593),
        .I2(sub_ln212_10_reg_1599[9]),
        .I3(\res_I_V_41_reg_1610_reg[3]_i_2_n_0 ),
        .I4(sub_ln212_11_fu_1175_p2[11]),
        .O(p_Result_86_fu_1237_p4[13]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \x_l_I_V_42_reg_1604[18]_i_1 
       (.I0(x_l_I_V_40_reg_1581[18]),
        .I1(icmp_ln443_11_reg_1593),
        .I2(sub_ln212_10_reg_1599[10]),
        .I3(\res_I_V_41_reg_1610_reg[3]_i_2_n_0 ),
        .I4(sub_ln212_11_fu_1175_p2[12]),
        .O(p_Result_86_fu_1237_p4[14]));
  LUT4 #(
    .INIT(16'hE21D)) 
    \x_l_I_V_42_reg_1604[18]_i_10 
       (.I0(sub_ln212_10_reg_1599[7]),
        .I1(icmp_ln443_11_reg_1593),
        .I2(x_l_I_V_40_reg_1581[15]),
        .I3(res_I_V_39_reg_1587[11]),
        .O(\x_l_I_V_42_reg_1604[18]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \x_l_I_V_42_reg_1604[18]_i_3 
       (.I0(x_l_I_V_40_reg_1581[18]),
        .I1(icmp_ln443_11_reg_1593),
        .I2(sub_ln212_10_reg_1599[10]),
        .O(\x_l_I_V_42_reg_1604[18]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \x_l_I_V_42_reg_1604[18]_i_4 
       (.I0(x_l_I_V_40_reg_1581[17]),
        .I1(icmp_ln443_11_reg_1593),
        .I2(sub_ln212_10_reg_1599[9]),
        .O(\x_l_I_V_42_reg_1604[18]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \x_l_I_V_42_reg_1604[18]_i_5 
       (.I0(x_l_I_V_40_reg_1581[16]),
        .I1(icmp_ln443_11_reg_1593),
        .I2(sub_ln212_10_reg_1599[8]),
        .O(p_Result_83_fu_1155_p4[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \x_l_I_V_42_reg_1604[18]_i_6 
       (.I0(x_l_I_V_40_reg_1581[15]),
        .I1(icmp_ln443_11_reg_1593),
        .I2(sub_ln212_10_reg_1599[7]),
        .O(\x_l_I_V_42_reg_1604[18]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hE21D)) 
    \x_l_I_V_42_reg_1604[18]_i_7 
       (.I0(sub_ln212_10_reg_1599[10]),
        .I1(icmp_ln443_11_reg_1593),
        .I2(x_l_I_V_40_reg_1581[18]),
        .I3(res_I_V_39_reg_1587[14]),
        .O(\x_l_I_V_42_reg_1604[18]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hE21D)) 
    \x_l_I_V_42_reg_1604[18]_i_8 
       (.I0(sub_ln212_10_reg_1599[9]),
        .I1(icmp_ln443_11_reg_1593),
        .I2(x_l_I_V_40_reg_1581[17]),
        .I3(res_I_V_39_reg_1587[13]),
        .O(\x_l_I_V_42_reg_1604[18]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hE21D)) 
    \x_l_I_V_42_reg_1604[18]_i_9 
       (.I0(sub_ln212_10_reg_1599[8]),
        .I1(icmp_ln443_11_reg_1593),
        .I2(x_l_I_V_40_reg_1581[16]),
        .I3(res_I_V_39_reg_1587[12]),
        .O(\x_l_I_V_42_reg_1604[18]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \x_l_I_V_42_reg_1604[19]_i_1 
       (.I0(x_l_I_V_40_reg_1581[19]),
        .I1(icmp_ln443_11_reg_1593),
        .I2(sub_ln212_10_reg_1599[11]),
        .I3(\res_I_V_41_reg_1610_reg[3]_i_2_n_0 ),
        .I4(sub_ln212_11_fu_1175_p2[13]),
        .O(p_Result_86_fu_1237_p4[15]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \x_l_I_V_42_reg_1604[20]_i_1 
       (.I0(x_l_I_V_40_reg_1581[20]),
        .I1(icmp_ln443_11_reg_1593),
        .I2(sub_ln212_10_reg_1599[12]),
        .I3(\res_I_V_41_reg_1610_reg[3]_i_2_n_0 ),
        .I4(sub_ln212_11_fu_1175_p2[14]),
        .O(p_Result_86_fu_1237_p4[16]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \x_l_I_V_42_reg_1604[21]_i_1 
       (.I0(x_l_I_V_40_reg_1581[21]),
        .I1(icmp_ln443_11_reg_1593),
        .I2(sub_ln212_10_reg_1599[13]),
        .I3(\res_I_V_41_reg_1610_reg[3]_i_2_n_0 ),
        .I4(sub_ln212_11_fu_1175_p2[15]),
        .O(\x_l_I_V_42_reg_1604[21]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \x_l_I_V_42_reg_1604[21]_i_3 
       (.I0(x_l_I_V_40_reg_1581[19]),
        .I1(icmp_ln443_11_reg_1593),
        .I2(sub_ln212_10_reg_1599[11]),
        .O(\x_l_I_V_42_reg_1604[21]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \x_l_I_V_42_reg_1604[21]_i_4 
       (.I0(sub_ln212_10_reg_1599[13]),
        .I1(icmp_ln443_11_reg_1593),
        .I2(x_l_I_V_40_reg_1581[21]),
        .O(\x_l_I_V_42_reg_1604[21]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \x_l_I_V_42_reg_1604[21]_i_5 
       (.I0(sub_ln212_10_reg_1599[12]),
        .I1(icmp_ln443_11_reg_1593),
        .I2(x_l_I_V_40_reg_1581[20]),
        .O(\x_l_I_V_42_reg_1604[21]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hE21D)) 
    \x_l_I_V_42_reg_1604[21]_i_6 
       (.I0(sub_ln212_10_reg_1599[11]),
        .I1(icmp_ln443_11_reg_1593),
        .I2(x_l_I_V_40_reg_1581[19]),
        .I3(res_I_V_39_reg_1587[15]),
        .O(\x_l_I_V_42_reg_1604[21]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_l_I_V_42_reg_1604[22]_i_1 
       (.I0(x_l_I_V_40_reg_1581[22]),
        .I1(icmp_ln443_11_reg_1593),
        .I2(sub_ln212_10_reg_1599[14]),
        .O(\x_l_I_V_42_reg_1604[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \x_l_I_V_42_reg_1604[6]_i_1 
       (.I0(\res_I_V_41_reg_1610_reg[3]_i_2_n_0 ),
        .I1(x_l_I_V_40_reg_1581[6]),
        .O(\x_l_I_V_42_reg_1604[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_l_I_V_42_reg_1604[7]_i_1 
       (.I0(x_l_I_V_40_reg_1581[7]),
        .I1(\res_I_V_41_reg_1610_reg[3]_i_2_n_0 ),
        .I2(sub_ln212_11_fu_1175_p2[1]),
        .O(p_Result_86_fu_1237_p4[3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \x_l_I_V_42_reg_1604[8]_i_1 
       (.I0(x_l_I_V_40_reg_1581[8]),
        .I1(icmp_ln443_11_reg_1593),
        .I2(sub_ln212_10_reg_1599[0]),
        .I3(\res_I_V_41_reg_1610_reg[3]_i_2_n_0 ),
        .I4(sub_ln212_11_fu_1175_p2[2]),
        .O(p_Result_86_fu_1237_p4[4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \x_l_I_V_42_reg_1604[9]_i_1 
       (.I0(x_l_I_V_40_reg_1581[9]),
        .I1(icmp_ln443_11_reg_1593),
        .I2(sub_ln212_10_reg_1599[1]),
        .I3(\res_I_V_41_reg_1610_reg[3]_i_2_n_0 ),
        .I4(sub_ln212_11_fu_1175_p2[3]),
        .O(p_Result_86_fu_1237_p4[5]));
  (* srl_bus_name = "inst/\grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_42_reg_1604_reg " *) 
  (* srl_name = "inst/\grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_42_reg_1604_reg[0]_srl8 " *) 
  SRL16E \x_l_I_V_42_reg_1604_reg[0]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(Q[0]),
        .Q(\x_l_I_V_42_reg_1604_reg[0]_srl8_n_0 ));
  FDRE \x_l_I_V_42_reg_1604_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_86_fu_1237_p4[6]),
        .Q(x_l_I_V_42_reg_1604[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_l_I_V_42_reg_1604_reg[10]_i_2 
       (.CI(1'b0),
        .CO({\x_l_I_V_42_reg_1604_reg[10]_i_2_n_0 ,\x_l_I_V_42_reg_1604_reg[10]_i_2_n_1 ,\x_l_I_V_42_reg_1604_reg[10]_i_2_n_2 ,\x_l_I_V_42_reg_1604_reg[10]_i_2_n_3 }),
        .CYINIT(x_l_I_V_40_reg_1581[6]),
        .DI({p_Result_83_fu_1155_p4[4:3],icmp_ln443_11_reg_1593,x_l_I_V_40_reg_1581[7]}),
        .O(sub_ln212_11_fu_1175_p2[4:1]),
        .S({\x_l_I_V_42_reg_1604[10]_i_5_n_0 ,\x_l_I_V_42_reg_1604[10]_i_6_n_0 ,\x_l_I_V_42_reg_1604[10]_i_7_n_0 ,\x_l_I_V_42_reg_1604[10]_i_8_n_0 }));
  FDRE \x_l_I_V_42_reg_1604_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_86_fu_1237_p4[7]),
        .Q(x_l_I_V_42_reg_1604[11]),
        .R(1'b0));
  FDRE \x_l_I_V_42_reg_1604_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_86_fu_1237_p4[8]),
        .Q(x_l_I_V_42_reg_1604[12]),
        .R(1'b0));
  FDRE \x_l_I_V_42_reg_1604_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_86_fu_1237_p4[9]),
        .Q(x_l_I_V_42_reg_1604[13]),
        .R(1'b0));
  FDRE \x_l_I_V_42_reg_1604_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_86_fu_1237_p4[10]),
        .Q(x_l_I_V_42_reg_1604[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_l_I_V_42_reg_1604_reg[14]_i_2 
       (.CI(\x_l_I_V_42_reg_1604_reg[10]_i_2_n_0 ),
        .CO({\x_l_I_V_42_reg_1604_reg[14]_i_2_n_0 ,\x_l_I_V_42_reg_1604_reg[14]_i_2_n_1 ,\x_l_I_V_42_reg_1604_reg[14]_i_2_n_2 ,\x_l_I_V_42_reg_1604_reg[14]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({p_Result_83_fu_1155_p4[8],\x_l_I_V_42_reg_1604[14]_i_4_n_0 ,p_Result_83_fu_1155_p4[6],\x_l_I_V_42_reg_1604[14]_i_6_n_0 }),
        .O(sub_ln212_11_fu_1175_p2[8:5]),
        .S({\x_l_I_V_42_reg_1604[14]_i_7_n_0 ,\x_l_I_V_42_reg_1604[14]_i_8_n_0 ,\x_l_I_V_42_reg_1604[14]_i_9_n_0 ,\x_l_I_V_42_reg_1604[14]_i_10_n_0 }));
  FDRE \x_l_I_V_42_reg_1604_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_86_fu_1237_p4[11]),
        .Q(x_l_I_V_42_reg_1604[15]),
        .R(1'b0));
  FDRE \x_l_I_V_42_reg_1604_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_86_fu_1237_p4[12]),
        .Q(x_l_I_V_42_reg_1604[16]),
        .R(1'b0));
  FDRE \x_l_I_V_42_reg_1604_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_86_fu_1237_p4[13]),
        .Q(x_l_I_V_42_reg_1604[17]),
        .R(1'b0));
  FDRE \x_l_I_V_42_reg_1604_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_86_fu_1237_p4[14]),
        .Q(x_l_I_V_42_reg_1604[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_l_I_V_42_reg_1604_reg[18]_i_2 
       (.CI(\x_l_I_V_42_reg_1604_reg[14]_i_2_n_0 ),
        .CO({\x_l_I_V_42_reg_1604_reg[18]_i_2_n_0 ,\x_l_I_V_42_reg_1604_reg[18]_i_2_n_1 ,\x_l_I_V_42_reg_1604_reg[18]_i_2_n_2 ,\x_l_I_V_42_reg_1604_reg[18]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\x_l_I_V_42_reg_1604[18]_i_3_n_0 ,\x_l_I_V_42_reg_1604[18]_i_4_n_0 ,p_Result_83_fu_1155_p4[10],\x_l_I_V_42_reg_1604[18]_i_6_n_0 }),
        .O(sub_ln212_11_fu_1175_p2[12:9]),
        .S({\x_l_I_V_42_reg_1604[18]_i_7_n_0 ,\x_l_I_V_42_reg_1604[18]_i_8_n_0 ,\x_l_I_V_42_reg_1604[18]_i_9_n_0 ,\x_l_I_V_42_reg_1604[18]_i_10_n_0 }));
  FDRE \x_l_I_V_42_reg_1604_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_86_fu_1237_p4[15]),
        .Q(x_l_I_V_42_reg_1604[19]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_42_reg_1604_reg " *) 
  (* srl_name = "inst/\grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_42_reg_1604_reg[1]_srl8 " *) 
  SRL16E \x_l_I_V_42_reg_1604_reg[1]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(Q[1]),
        .Q(\x_l_I_V_42_reg_1604_reg[1]_srl8_n_0 ));
  FDRE \x_l_I_V_42_reg_1604_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_86_fu_1237_p4[16]),
        .Q(x_l_I_V_42_reg_1604[20]),
        .R(1'b0));
  FDRE \x_l_I_V_42_reg_1604_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_l_I_V_42_reg_1604[21]_i_1_n_0 ),
        .Q(x_l_I_V_42_reg_1604[21]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_l_I_V_42_reg_1604_reg[21]_i_2 
       (.CI(\x_l_I_V_42_reg_1604_reg[18]_i_2_n_0 ),
        .CO({\NLW_x_l_I_V_42_reg_1604_reg[21]_i_2_CO_UNCONNECTED [3:2],\x_l_I_V_42_reg_1604_reg[21]_i_2_n_2 ,\x_l_I_V_42_reg_1604_reg[21]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,\x_l_I_V_42_reg_1604[21]_i_3_n_0 }),
        .O({\NLW_x_l_I_V_42_reg_1604_reg[21]_i_2_O_UNCONNECTED [3],sub_ln212_11_fu_1175_p2[15:13]}),
        .S({1'b0,\x_l_I_V_42_reg_1604[21]_i_4_n_0 ,\x_l_I_V_42_reg_1604[21]_i_5_n_0 ,\x_l_I_V_42_reg_1604[21]_i_6_n_0 }));
  FDRE \x_l_I_V_42_reg_1604_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_l_I_V_42_reg_1604[22]_i_1_n_0 ),
        .Q(x_l_I_V_42_reg_1604[22]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_42_reg_1604_reg " *) 
  (* srl_name = "inst/\grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_42_reg_1604_reg[23]_srl2 " *) 
  SRL16E \x_l_I_V_42_reg_1604_reg[23]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\x_l_I_V_42_reg_1604_reg[23]_srl2_i_1_n_0 ),
        .Q(\x_l_I_V_42_reg_1604_reg[23]_srl2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \x_l_I_V_42_reg_1604_reg[23]_srl2_i_1 
       (.I0(x_l_I_V_38_reg_1558[23]),
        .I1(icmp_ln443_9_reg_1570),
        .I2(sub_ln212_8_reg_1576[11]),
        .I3(\res_I_V_39_reg_1587_reg[5]_i_2_n_1 ),
        .I4(sub_ln212_9_fu_1018_p2[13]),
        .O(\x_l_I_V_42_reg_1604_reg[23]_srl2_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_l_I_V_42_reg_1604_reg[23]_srl2_i_2 
       (.CI(\x_l_I_V_40_reg_1581_reg[22]_i_2_n_0 ),
        .CO(\NLW_x_l_I_V_42_reg_1604_reg[23]_srl2_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_x_l_I_V_42_reg_1604_reg[23]_srl2_i_2_O_UNCONNECTED [3:1],sub_ln212_9_fu_1018_p2[13]}),
        .S({1'b0,1'b0,1'b0,\x_l_I_V_42_reg_1604_reg[23]_srl2_i_3_n_0 }));
  LUT3 #(
    .INIT(8'h1D)) 
    \x_l_I_V_42_reg_1604_reg[23]_srl2_i_3 
       (.I0(sub_ln212_8_reg_1576[11]),
        .I1(icmp_ln443_9_reg_1570),
        .I2(x_l_I_V_38_reg_1558[23]),
        .O(\x_l_I_V_42_reg_1604_reg[23]_srl2_i_3_n_0 ));
  (* srl_bus_name = "inst/\grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_42_reg_1604_reg " *) 
  (* srl_name = "inst/\grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_42_reg_1604_reg[24]_srl2 " *) 
  SRL16E \x_l_I_V_42_reg_1604_reg[24]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\x_l_I_V_42_reg_1604_reg[24]_srl2_i_1_n_0 ),
        .Q(\x_l_I_V_42_reg_1604_reg[24]_srl2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_l_I_V_42_reg_1604_reg[24]_srl2_i_1 
       (.I0(x_l_I_V_38_reg_1558[24]),
        .I1(icmp_ln443_9_reg_1570),
        .I2(sub_ln212_8_reg_1576[12]),
        .O(\x_l_I_V_42_reg_1604_reg[24]_srl2_i_1_n_0 ));
  (* srl_bus_name = "inst/\grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_42_reg_1604_reg " *) 
  (* srl_name = "inst/\grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_42_reg_1604_reg[25]_srl3 " *) 
  SRL16E \x_l_I_V_42_reg_1604_reg[25]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\x_l_I_V_42_reg_1604_reg[25]_srl3_i_1_n_0 ),
        .Q(\x_l_I_V_42_reg_1604_reg[25]_srl3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \x_l_I_V_42_reg_1604_reg[25]_srl3_i_1 
       (.I0(x_l_I_V_36_reg_1535[25]),
        .I1(icmp_ln443_7_reg_1547),
        .I2(sub_ln212_6_reg_1553[9]),
        .I3(\res_I_V_37_reg_1564_reg[7]_i_2_n_2 ),
        .I4(sub_ln212_7_fu_861_p2[11]),
        .O(\x_l_I_V_42_reg_1604_reg[25]_srl3_i_1_n_0 ));
  (* srl_bus_name = "inst/\grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_42_reg_1604_reg " *) 
  (* srl_name = "inst/\grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_42_reg_1604_reg[26]_srl3 " *) 
  SRL16E \x_l_I_V_42_reg_1604_reg[26]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\x_l_I_V_42_reg_1604_reg[26]_srl3_i_1_n_0 ),
        .Q(\x_l_I_V_42_reg_1604_reg[26]_srl3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_l_I_V_42_reg_1604_reg[26]_srl3_i_1 
       (.I0(x_l_I_V_36_reg_1535[26]),
        .I1(icmp_ln443_7_reg_1547),
        .I2(sub_ln212_6_reg_1553[10]),
        .O(\x_l_I_V_42_reg_1604_reg[26]_srl3_i_1_n_0 ));
  (* srl_bus_name = "inst/\grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_42_reg_1604_reg " *) 
  (* srl_name = "inst/\grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_42_reg_1604_reg[27]_srl4 " *) 
  SRL16E \x_l_I_V_42_reg_1604_reg[27]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\x_l_I_V_42_reg_1604_reg[27]_srl4_i_1_n_0 ),
        .Q(\x_l_I_V_42_reg_1604_reg[27]_srl4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \x_l_I_V_42_reg_1604_reg[27]_srl4_i_1 
       (.I0(x_l_I_V_35_reg_1512[27]),
        .I1(icmp_ln443_5_reg_1524),
        .I2(sub_ln212_4_reg_1530[7]),
        .I3(\res_I_V_reg_1541_reg[9]_i_2_n_3 ),
        .I4(sub_ln212_5_fu_704_p2[9]),
        .O(\x_l_I_V_42_reg_1604_reg[27]_srl4_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_l_I_V_42_reg_1604_reg[27]_srl4_i_2 
       (.CI(\x_l_I_V_36_reg_1535_reg[26]_i_2_n_0 ),
        .CO(\NLW_x_l_I_V_42_reg_1604_reg[27]_srl4_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_x_l_I_V_42_reg_1604_reg[27]_srl4_i_2_O_UNCONNECTED [3:1],sub_ln212_5_fu_704_p2[9]}),
        .S({1'b0,1'b0,1'b0,\x_l_I_V_42_reg_1604_reg[27]_srl4_i_3_n_0 }));
  LUT3 #(
    .INIT(8'h1D)) 
    \x_l_I_V_42_reg_1604_reg[27]_srl4_i_3 
       (.I0(sub_ln212_4_reg_1530[7]),
        .I1(icmp_ln443_5_reg_1524),
        .I2(x_l_I_V_35_reg_1512[27]),
        .O(\x_l_I_V_42_reg_1604_reg[27]_srl4_i_3_n_0 ));
  (* srl_bus_name = "inst/\grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_42_reg_1604_reg " *) 
  (* srl_name = "inst/\grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_42_reg_1604_reg[28]_srl4 " *) 
  SRL16E \x_l_I_V_42_reg_1604_reg[28]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\x_l_I_V_42_reg_1604_reg[28]_srl4_i_1_n_0 ),
        .Q(\x_l_I_V_42_reg_1604_reg[28]_srl4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \x_l_I_V_42_reg_1604_reg[28]_srl4_i_1 
       (.I0(x_l_I_V_35_reg_1512[28]),
        .I1(icmp_ln443_5_reg_1524),
        .I2(sub_ln212_4_reg_1530[8]),
        .O(\x_l_I_V_42_reg_1604_reg[28]_srl4_i_1_n_0 ));
  (* srl_bus_name = "inst/\grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_42_reg_1604_reg " *) 
  (* srl_name = "inst/\grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_42_reg_1604_reg[29]_srl5 " *) 
  SRL16E \x_l_I_V_42_reg_1604_reg[29]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\x_l_I_V_42_reg_1604_reg[29]_srl5_i_1_n_0 ),
        .Q(\x_l_I_V_42_reg_1604_reg[29]_srl5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \x_l_I_V_42_reg_1604_reg[29]_srl5_i_1 
       (.I0(x_l_I_V_33_reg_1489[29]),
        .I1(icmp_ln443_3_reg_1501),
        .I2(sub_ln212_2_reg_1507[5]),
        .I3(\res_I_V_34_reg_1518_reg[11]_i_2_n_0 ),
        .I4(sub_ln212_3_fu_547_p2[7]),
        .O(\x_l_I_V_42_reg_1604_reg[29]_srl5_i_1_n_0 ));
  FDRE \x_l_I_V_42_reg_1604_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_l_I_V_40_reg_1581_reg[2]_srl7_n_0 ),
        .Q(x_l_I_V_42_reg_1604[2]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_42_reg_1604_reg " *) 
  (* srl_name = "inst/\grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_42_reg_1604_reg[30]_srl5 " *) 
  SRL16E \x_l_I_V_42_reg_1604_reg[30]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\x_l_I_V_42_reg_1604_reg[30]_srl5_i_1_n_0 ),
        .Q(\x_l_I_V_42_reg_1604_reg[30]_srl5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_l_I_V_42_reg_1604_reg[30]_srl5_i_1 
       (.I0(x_l_I_V_33_reg_1489[30]),
        .I1(icmp_ln443_3_reg_1501),
        .I2(sub_ln212_2_reg_1507[6]),
        .O(\x_l_I_V_42_reg_1604_reg[30]_srl5_i_1_n_0 ));
  (* srl_bus_name = "inst/\grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_42_reg_1604_reg " *) 
  (* srl_name = "inst/\grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_42_reg_1604_reg[31]_srl6 " *) 
  SRL16E \x_l_I_V_42_reg_1604_reg[31]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\x_l_I_V_42_reg_1604_reg[31]_srl6_i_1_n_0 ),
        .Q(\x_l_I_V_42_reg_1604_reg[31]_srl6_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCC8B00000047)) 
    \x_l_I_V_42_reg_1604_reg[31]_srl6_i_1 
       (.I0(x_l_I_V_31_reg_1472[30]),
        .I1(icmp_ln443_1_reg_1478),
        .I2(sub_ln212_reg_1484[2]),
        .I3(\res_I_V_32_reg_1495[13]_i_2_n_0 ),
        .I4(\x_l_I_V_33_reg_1489[30]_i_2_n_0 ),
        .I5(x_l_I_V_31_reg_1472[31]),
        .O(\x_l_I_V_42_reg_1604_reg[31]_srl6_i_1_n_0 ));
  (* srl_bus_name = "inst/\grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_42_reg_1604_reg " *) 
  (* srl_name = "inst/\grp_sqrt_fixed_33_33_s_fu_353/x_l_I_V_42_reg_1604_reg[32]_srl6 " *) 
  SRL16E \x_l_I_V_42_reg_1604_reg[32]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\x_l_I_V_42_reg_1604_reg[32]_srl6_i_1_n_0 ),
        .Q(\x_l_I_V_42_reg_1604_reg[32]_srl6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \x_l_I_V_42_reg_1604_reg[32]_srl6_i_1 
       (.I0(icmp_ln443_1_reg_1478),
        .I1(icmp_ln443_1_reg_1478),
        .O(\x_l_I_V_42_reg_1604_reg[32]_srl6_i_1_n_0 ));
  FDRE \x_l_I_V_42_reg_1604_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_l_I_V_40_reg_1581_reg[3]_srl7_n_0 ),
        .Q(x_l_I_V_42_reg_1604[3]),
        .R(1'b0));
  FDRE \x_l_I_V_42_reg_1604_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_l_I_V_40_reg_1581[4]),
        .Q(x_l_I_V_42_reg_1604[4]),
        .R(1'b0));
  FDRE \x_l_I_V_42_reg_1604_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_l_I_V_40_reg_1581[5]),
        .Q(x_l_I_V_42_reg_1604[5]),
        .R(1'b0));
  FDRE \x_l_I_V_42_reg_1604_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_l_I_V_42_reg_1604[6]_i_1_n_0 ),
        .Q(x_l_I_V_42_reg_1604[6]),
        .R(1'b0));
  FDRE \x_l_I_V_42_reg_1604_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_86_fu_1237_p4[3]),
        .Q(x_l_I_V_42_reg_1604[7]),
        .R(1'b0));
  FDRE \x_l_I_V_42_reg_1604_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_86_fu_1237_p4[4]),
        .Q(x_l_I_V_42_reg_1604[8]),
        .R(1'b0));
  FDRE \x_l_I_V_42_reg_1604_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_86_fu_1237_p4[5]),
        .Q(x_l_I_V_42_reg_1604[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \x_l_I_V_44_reg_1627[19]_i_1 
       (.I0(x_l_I_V_42_reg_1604[19]),
        .I1(icmp_ln443_13_reg_1616),
        .I2(sub_ln212_12_reg_1622[15]),
        .I3(\res_I_V_43_reg_1633_reg[1]_i_2_n_3 ),
        .I4(sub_ln212_13_fu_1332_p2[17]),
        .O(p_Result_92_fu_1376_p1[19]));
  LUT3 #(
    .INIT(8'h1D)) 
    \x_l_I_V_44_reg_1627[19]_i_3 
       (.I0(sub_ln212_12_reg_1622[15]),
        .I1(icmp_ln443_13_reg_1616),
        .I2(x_l_I_V_42_reg_1604[19]),
        .O(\x_l_I_V_44_reg_1627[19]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \x_l_I_V_44_reg_1627[20]_i_1 
       (.I0(x_l_I_V_42_reg_1604[20]),
        .I1(icmp_ln443_13_reg_1616),
        .I2(sub_ln212_12_reg_1622[16]),
        .O(\x_l_I_V_44_reg_1627[20]_i_1_n_0 ));
  FDRE \x_l_I_V_44_reg_1627_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_Result_92_fu_1376_p1[19]),
        .Q(x_l_I_V_44_reg_1627[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_l_I_V_44_reg_1627_reg[19]_i_2 
       (.CI(\p_Result_92_reg_1640_reg[15]_i_2_n_0 ),
        .CO(\NLW_x_l_I_V_44_reg_1627_reg[19]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_x_l_I_V_44_reg_1627_reg[19]_i_2_O_UNCONNECTED [3:1],sub_ln212_13_fu_1332_p2[17]}),
        .S({1'b0,1'b0,1'b0,\x_l_I_V_44_reg_1627[19]_i_3_n_0 }));
  FDRE \x_l_I_V_44_reg_1627_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_l_I_V_44_reg_1627[20]_i_1_n_0 ),
        .Q(x_l_I_V_44_reg_1627[20]),
        .R(1'b0));
  FDRE \x_l_I_V_44_reg_1627_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_l_I_V_42_reg_1604[21]),
        .Q(x_l_I_V_44_reg_1627[21]),
        .R(1'b0));
  FDRE \x_l_I_V_44_reg_1627_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(x_l_I_V_42_reg_1604[22]),
        .Q(x_l_I_V_44_reg_1627[22]),
        .R(1'b0));
  FDRE \x_l_I_V_44_reg_1627_reg[23]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_l_I_V_42_reg_1604_reg[23]_srl2_n_0 ),
        .Q(x_l_I_V_44_reg_1627[23]),
        .R(1'b0));
  FDRE \x_l_I_V_44_reg_1627_reg[24]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_l_I_V_42_reg_1604_reg[24]_srl2_n_0 ),
        .Q(x_l_I_V_44_reg_1627[24]),
        .R(1'b0));
  FDRE \x_l_I_V_44_reg_1627_reg[25]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_l_I_V_42_reg_1604_reg[25]_srl3_n_0 ),
        .Q(x_l_I_V_44_reg_1627[25]),
        .R(1'b0));
  FDRE \x_l_I_V_44_reg_1627_reg[26]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_l_I_V_42_reg_1604_reg[26]_srl3_n_0 ),
        .Q(x_l_I_V_44_reg_1627[26]),
        .R(1'b0));
  FDRE \x_l_I_V_44_reg_1627_reg[27]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_l_I_V_42_reg_1604_reg[27]_srl4_n_0 ),
        .Q(x_l_I_V_44_reg_1627[27]),
        .R(1'b0));
  FDRE \x_l_I_V_44_reg_1627_reg[28]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_l_I_V_42_reg_1604_reg[28]_srl4_n_0 ),
        .Q(x_l_I_V_44_reg_1627[28]),
        .R(1'b0));
  FDRE \x_l_I_V_44_reg_1627_reg[29]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_l_I_V_42_reg_1604_reg[29]_srl5_n_0 ),
        .Q(x_l_I_V_44_reg_1627[29]),
        .R(1'b0));
  FDRE \x_l_I_V_44_reg_1627_reg[30]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_l_I_V_42_reg_1604_reg[30]_srl5_n_0 ),
        .Q(x_l_I_V_44_reg_1627[30]),
        .R(1'b0));
  FDRE \x_l_I_V_44_reg_1627_reg[31]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_l_I_V_42_reg_1604_reg[31]_srl6_n_0 ),
        .Q(x_l_I_V_44_reg_1627[31]),
        .R(1'b0));
  FDRE \x_l_I_V_44_reg_1627_reg[32]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\x_l_I_V_42_reg_1604_reg[32]_srl6_n_0 ),
        .Q(x_l_I_V_44_reg_1627[32]),
        .R(1'b0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
