

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_16_1'
================================================================
* Date:           Mon Aug 12 18:54:59 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        histogram
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.907 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1002|     1002|  5.010 us|  5.010 us|  1002|  1002|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_16_1  |     1000|     1000|         2|          1|          1|  1000|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.90>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:16]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.58ns)   --->   "%store_ln16 = store i10 0, i10 %i" [benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:16]   --->   Operation 6 'store' 'store_ln16' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_2 = load i10 %i" [benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:16]   --->   Operation 8 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.73ns)   --->   "%icmp_ln16 = icmp_eq  i10 %i_2, i10 1000" [benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:16]   --->   Operation 9 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (1.73ns)   --->   "%add_ln16 = add i10 %i_2, i10 1" [benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:16]   --->   Operation 10 'add' 'add_ln16' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %icmp_ln16, void %for.inc.split, void %for.body.i.preheader.exitStub" [benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:16]   --->   Operation 11 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln16 = store i10 %add_ln16, i10 %i" [benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:16]   --->   Operation 12 'store' 'store_ln16' <Predicate = (!icmp_ln16)> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 24 'ret' 'ret_ln0' <Predicate = (icmp_ln16)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i10 %i_2" [benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:16]   --->   Operation 13 'zext' 'zext_ln16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln16 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:16]   --->   Operation 14 'specpipeline' 'specpipeline_ln16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%speclooptripcount_ln16 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1000, i64 1000, i64 1000" [benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:16]   --->   Operation 15 'speclooptripcount' 'speclooptripcount_ln16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:16]   --->   Operation 16 'specloopname' 'specloopname_ln16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%f_addr = getelementptr i10 %f, i64 0, i64 %zext_ln16" [benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:18]   --->   Operation 17 'getelementptr' 'f_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (3.25ns)   --->   "%store_ln18 = store i10 %i_2, i10 %f_addr" [benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:18]   --->   Operation 18 'store' 'store_ln18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1000> <RAM>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%w_addr = getelementptr i64 %w, i64 0, i64 %zext_ln16" [benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:19]   --->   Operation 19 'getelementptr' 'w_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (3.25ns)   --->   "%store_ln19 = store i64 0.1, i10 %w_addr" [benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:19]   --->   Operation 20 'store' 'store_ln19' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000> <RAM>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%hist_addr = getelementptr i64 %hist, i64 0, i64 %zext_ln16" [benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:20]   --->   Operation 21 'getelementptr' 'hist_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (3.25ns)   --->   "%store_ln20 = store i64 0, i10 %hist_addr" [benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:20]   --->   Operation 22 'store' 'store_ln20' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln16 = br void %for.inc" [benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:16]   --->   Operation 23 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 4.907ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln16', benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:16) of constant 0 on local variable 'i', benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:16 [5]  (1.588 ns)
	'load' operation 10 bit ('i', benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:16) on local variable 'i', benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:16 [8]  (0.000 ns)
	'add' operation 10 bit ('add_ln16', benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:16) [10]  (1.731 ns)
	'store' operation 0 bit ('store_ln16', benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:16) of variable 'add_ln16', benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:16 on local variable 'i', benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:16 [23]  (1.588 ns)

 <State 2>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation 10 bit ('f_addr', benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:18) [17]  (0.000 ns)
	'store' operation 0 bit ('store_ln18', benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:18) of variable 'i', benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:16 on array 'f' [18]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
